diff --git a/.cf/openframe_default.json b/.cf/openframe_default.json index 7c4afb4..a74ea5e 100644 --- a/.cf/openframe_default.json +++ b/.cf/openframe_default.json @@ -78,12 +78,79 @@ "mode": "output", "signal": "out", "bit": 10 + }, + { + "pad": 24, + "mode": "output", + "signal": "out2", + "bit": 0 + }, + { + "pad": 25, + "mode": "output", + "signal": "out2", + "bit": 1 + }, + { + "pad": 26, + "mode": "output", + "signal": "out2", + "bit": 2 + }, + { + "pad": 27, + "mode": "output", + "signal": "out2", + "bit": 3 + }, + { + "pad": 28, + "mode": "output", + "signal": "out2", + "bit": 4 + }, + { + "pad": 29, + "mode": "output", + "signal": "out2", + "bit": 5 + }, + { + "pad": 30, + "mode": "output", + "signal": "out2", + "bit": 6 + }, + { + "pad": 31, + "mode": "output", + "signal": "out2", + "bit": 7 + }, + { + "pad": 32, + "mode": "output", + "signal": "out2", + "bit": 8 + }, + { + "pad": 33, + "mode": "output", + "signal": "out2", + "bit": 9 + }, + { + "pad": 34, + "mode": "output", + "signal": "out2", + "bit": 10 } ] }, "power": { "domains": [ - "vccd1" + "vccd1", + "vccd2" ], "macros": [ { @@ -91,7 +158,13 @@ "domain": "vccd1", "vdd_pin": "vccd1", "gnd_pin": "vssd1" + }, + { + "instance": "mprj2", + "domain": "vccd2", + "vdd_pin": "vccd1", + "gnd_pin": "vssd1" } ] } -} +} \ No newline at end of file diff --git a/README.md b/README.md index b9414f7..e43044a 100644 --- a/README.md +++ b/README.md @@ -139,8 +139,10 @@ Generated files (do not edit by hand; they carry a `spec-sha256` of the spec the - `openlane/openframe_project_wrapper/power.json`: `VDD_NETS`, `GND_NETS` and `PDN_MACRO_CONNECTIONS` for the wrapper PDN. -The wrapper flow reads `power.json` (`openlane/Makefile` passes it to LibreLane before `config.json`), -so the domains in the spec drive the wrapper PDN. Keys starting with `//` are comments and are ignored. +> [!NOTE] +> The current wrapper flow (LibreLane 2.4.x, `config.json`) does not read `power.json` yet; the wrapper +> still uses the single `vccd1`/`vssd1` domain set in `config.json`. Multi-domain power from the spec +> arrives with the LibreLane 3.x wrapper PDN. `verilog/rtl/openframe_project_wrapper.v` instantiates `openframe_gpio` and wires its named ports to your macro. When you rename or add signals in the spec, update those connections in the wrapper. Pads in @@ -161,9 +163,7 @@ cf harden # Harden a specific macro Instantiate your module(s) in `verilog/rtl/openframe_project_wrapper.v` and connect them to the named ports of the generated `openframe_gpio` instance (see above). -Add each macro to `MACROS` in `openlane/openframe_project_wrapper/config.json` (views and instance -placement), and give every instance a domain in the spec's `power.macros` so it appears in -`PDN_MACRO_CONNECTIONS`. +Update `openlane/openframe_project_wrapper/config.json` environment variables (`VERILOG_FILES_BLACKBOX`, `EXTRA_LEFS`, `EXTRA_GDS_FILES`) to point to your new macros. #### Wrapper Hardening Finalize the top-level user project: @@ -175,16 +175,8 @@ cf harden openframe_project_wrapper ### Important Notes **Connecting to Power:** - - The wrapper PDN (`openlane/openframe_project_wrapper/pdn_cfg.tcl`) builds one core ring per net in - `VDD_NETS`/`GND_NETS` plus a met4/met5 strap mesh, and ties every padframe pin of those nets to its - ring. Padframe supplies that are not enabled in the spec stay unconnected. - - Harden each user macro with a core ring (`PDN_MULTILAYER: true`, `PDN_CORE_RING: true`; see - `openlane/user_proj_timer/config.json`). The wrapper straps stop on that ring and never enter the - macro, so the macro's internal strap pitch is independent of the wrapper. The flow stops with an - error if a macro has no ring. - - Alternative (hierarchical method): a macro with `PDN_MULTILAYER: false` exposes met4 straps only. - This needs a custom `pdn_cfg.tcl` that lets the wrapper's met5 straps cross the macro, and those - straps must intersect the macro's met4 straps. + - Ensure your design is connected to power using the power pins on the wrapper. + - Use the `vccd1_connection` and `vssd1_connection` macros, which contain the necessary vias and nets for power connections. ### Verification @@ -231,6 +223,6 @@ cf precheck --checks license --checks makefile # Run specific checks only - [ ] Full Chip Simulation passes for both RTL and GL. - [ ] Hardened Macros are LVS and DRC clean. - [ ] openframe_project_wrapper matches the required pin order/template. -- [ ] Every macro is assigned a power domain in the spec, and the wrapper is LVS clean. +- [ ] Design is properly connected to power (vccd1/vssd1). - [ ] Design passes the local cf precheck. - [ ] Documentation (this README) is updated with project-specific details. diff --git a/def/openframe_project_wrapper.def b/def/openframe_project_wrapper.def index f1215f3..13b1aae 100644 --- a/def/openframe_project_wrapper.def +++ b/def/openframe_project_wrapper.def @@ -63,1300 +63,1300 @@ ROW ROW_55 unithd 60260 212160 FS DO 6622 BY 1 STEP 460 0 ; ROW ROW_56 unithd 60260 214880 N DO 6622 BY 1 STEP 460 0 ; ROW ROW_57 unithd 60260 217600 FS DO 6622 BY 1 STEP 460 0 ; ROW ROW_58 unithd 60260 220320 N DO 6622 BY 1 STEP 460 0 ; -ROW ROW_60_1 unithd 60260 225760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_61_1 unithd 60260 228480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_62_1 unithd 60260 231200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_63_1 unithd 60260 233920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_64_1 unithd 60260 236640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_65_1 unithd 60260 239360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_66_1 unithd 60260 242080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_67_1 unithd 60260 244800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_68_1 unithd 60260 247520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_69_1 unithd 60260 250240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_70_1 unithd 60260 252960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_71_1 unithd 60260 255680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_72_1 unithd 60260 258400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_73_1 unithd 60260 261120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_74_1 unithd 60260 263840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_75_1 unithd 60260 266560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_76_1 unithd 60260 269280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_77_1 unithd 60260 272000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_78_1 unithd 60260 274720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_79_1 unithd 60260 277440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_80_1 unithd 60260 280160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_81_1 unithd 60260 282880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_82_1 unithd 60260 285600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_83_1 unithd 60260 288320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_84_1 unithd 60260 291040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_85_1 unithd 60260 293760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_86_1 unithd 60260 296480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_87_1 unithd 60260 299200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_88_1 unithd 60260 301920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_89_1 unithd 60260 304640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_90_1 unithd 60260 307360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_91_1 unithd 60260 310080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_92_1 unithd 60260 312800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_93_1 unithd 60260 315520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_94_1 unithd 60260 318240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_95_1 unithd 60260 320960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_96_1 unithd 60260 323680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_97_1 unithd 60260 326400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_98_1 unithd 60260 329120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_99_1 unithd 60260 331840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_100_1 unithd 60260 334560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_101_1 unithd 60260 337280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_102_1 unithd 60260 340000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_103_1 unithd 60260 342720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_104_1 unithd 60260 345440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_105_1 unithd 60260 348160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_106_1 unithd 60260 350880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_107_1 unithd 60260 353600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_108_1 unithd 60260 356320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_109_1 unithd 60260 359040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_110_1 unithd 60260 361760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_111_1 unithd 60260 364480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_112_1 unithd 60260 367200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_113_1 unithd 60260 369920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_114_1 unithd 60260 372640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_115_1 unithd 60260 375360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_116_1 unithd 60260 378080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_117_1 unithd 60260 380800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_118_1 unithd 60260 383520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_119_1 unithd 60260 386240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_120_1 unithd 60260 388960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_121_1 unithd 60260 391680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_122_1 unithd 60260 394400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_123_1 unithd 60260 397120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_124_1 unithd 60260 399840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_125_1 unithd 60260 402560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_126_1 unithd 60260 405280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_127_1 unithd 60260 408000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_128_1 unithd 60260 410720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_129_1 unithd 60260 413440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_130_1 unithd 60260 416160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_131_1 unithd 60260 418880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_132_1 unithd 60260 421600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_133_1 unithd 60260 424320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_134_1 unithd 60260 427040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_135_1 unithd 60260 429760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_136_1 unithd 60260 432480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_137_1 unithd 60260 435200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_138_1 unithd 60260 437920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_139_1 unithd 60260 440640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_140_1 unithd 60260 443360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_141_1 unithd 60260 446080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_142_1 unithd 60260 448800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_143_1 unithd 60260 451520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_144_1 unithd 60260 454240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_145_1 unithd 60260 456960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_146_1 unithd 60260 459680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_147_1 unithd 60260 462400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_148_1 unithd 60260 465120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_149_1 unithd 60260 467840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_150_1 unithd 60260 470560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_151_1 unithd 60260 473280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_152_1 unithd 60260 476000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_153_1 unithd 60260 478720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_154_1 unithd 60260 481440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_155_1 unithd 60260 484160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_156_1 unithd 60260 486880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_157_1 unithd 60260 489600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_158_1 unithd 60260 492320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_159_1 unithd 60260 495040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_160_1 unithd 60260 497760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_161_1 unithd 60260 500480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_162_1 unithd 60260 503200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_163_1 unithd 60260 505920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_164_1 unithd 60260 508640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_165_1 unithd 60260 511360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_166_1 unithd 60260 514080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_167_1 unithd 60260 516800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_168_1 unithd 60260 519520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_169_1 unithd 60260 522240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_170_1 unithd 60260 524960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_171_1 unithd 60260 527680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_172_1 unithd 60260 530400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_173_1 unithd 60260 533120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_174_1 unithd 60260 535840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_175_1 unithd 60260 538560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_176_1 unithd 60260 541280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_177_1 unithd 60260 544000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_178_1 unithd 60260 546720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_179_1 unithd 60260 549440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_180_1 unithd 60260 552160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_181_1 unithd 60260 554880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_182_1 unithd 60260 557600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_183_1 unithd 60260 560320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_184_1 unithd 60260 563040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_185_1 unithd 60260 565760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_186_1 unithd 60260 568480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_187_1 unithd 60260 571200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_188_1 unithd 60260 573920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_189_1 unithd 60260 576640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_190_1 unithd 60260 579360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_191_1 unithd 60260 582080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_192_1 unithd 60260 584800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_193_1 unithd 60260 587520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_194_1 unithd 60260 590240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_195_1 unithd 60260 592960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_196_1 unithd 60260 595680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_197_1 unithd 60260 598400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_198_1 unithd 60260 601120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_199_1 unithd 60260 603840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_200_1 unithd 60260 606560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_201_1 unithd 60260 609280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_202_1 unithd 60260 612000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_203_1 unithd 60260 614720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_204_1 unithd 60260 617440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_205_1 unithd 60260 620160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_206_1 unithd 60260 622880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_207_1 unithd 60260 625600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_208_1 unithd 60260 628320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_209_1 unithd 60260 631040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_210_1 unithd 60260 633760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_211_1 unithd 60260 636480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_212_1 unithd 60260 639200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_213_1 unithd 60260 641920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_214_1 unithd 60260 644640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_215_1 unithd 60260 647360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_216_1 unithd 60260 650080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_217_1 unithd 60260 652800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_218_1 unithd 60260 655520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_219_1 unithd 60260 658240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_220_1 unithd 60260 660960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_221_1 unithd 60260 663680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_222_1 unithd 60260 666400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_223_1 unithd 60260 669120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_224_1 unithd 60260 671840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_225_1 unithd 60260 674560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_226_1 unithd 60260 677280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_227_1 unithd 60260 680000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_228_1 unithd 60260 682720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_229_1 unithd 60260 685440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_230_1 unithd 60260 688160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_231_1 unithd 60260 690880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_232_1 unithd 60260 693600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_233_1 unithd 60260 696320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_234_1 unithd 60260 699040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_235_1 unithd 60260 701760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_236_1 unithd 60260 704480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_237_1 unithd 60260 707200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_238_1 unithd 60260 709920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_239_1 unithd 60260 712640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_240_1 unithd 60260 715360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_241_1 unithd 60260 718080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_242_1 unithd 60260 720800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_243_1 unithd 60260 723520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_244_1 unithd 60260 726240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_245_1 unithd 60260 728960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_246_1 unithd 60260 731680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_247_1 unithd 60260 734400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_248_1 unithd 60260 737120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_249_1 unithd 60260 739840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_250_1 unithd 60260 742560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_251_1 unithd 60260 745280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_252_1 unithd 60260 748000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_253_1 unithd 60260 750720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_254_1 unithd 60260 753440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_255_1 unithd 60260 756160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_256_1 unithd 60260 758880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_257_1 unithd 60260 761600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_258_1 unithd 60260 764320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_259_1 unithd 60260 767040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_260_1 unithd 60260 769760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_261_1 unithd 60260 772480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_262_1 unithd 60260 775200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_263_1 unithd 60260 777920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_264_1 unithd 60260 780640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_265_1 unithd 60260 783360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_266_1 unithd 60260 786080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_267_1 unithd 60260 788800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_268_1 unithd 60260 791520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_269_1 unithd 60260 794240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_270_1 unithd 60260 796960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_271_1 unithd 60260 799680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_272_1 unithd 60260 802400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_273_1 unithd 60260 805120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_274_1 unithd 60260 807840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_275_1 unithd 60260 810560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_276_1 unithd 60260 813280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_277_1 unithd 60260 816000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_278_1 unithd 60260 818720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_279_1 unithd 60260 821440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_280_1 unithd 60260 824160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_281_1 unithd 60260 826880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_282_1 unithd 60260 829600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_283_1 unithd 60260 832320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_284_1 unithd 60260 835040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_285_1 unithd 60260 837760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_286_1 unithd 60260 840480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_287_1 unithd 60260 843200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_288_1 unithd 60260 845920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_289_1 unithd 60260 848640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_290_1 unithd 60260 851360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_291_1 unithd 60260 854080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_292_1 unithd 60260 856800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_293_1 unithd 60260 859520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_294_1 unithd 60260 862240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_295_1 unithd 60260 864960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_296_1 unithd 60260 867680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_297_1 unithd 60260 870400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_298_1 unithd 60260 873120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_299_1 unithd 60260 875840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_300_1 unithd 60260 878560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_301_1 unithd 60260 881280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_302_1 unithd 60260 884000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_303_1 unithd 60260 886720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_304_1 unithd 60260 889440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_305_1 unithd 60260 892160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_306_1 unithd 60260 894880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_307_1 unithd 60260 897600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_308_1 unithd 60260 900320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_309_1 unithd 60260 903040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_310_1 unithd 60260 905760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_311_1 unithd 60260 908480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_312_1 unithd 60260 911200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_313_1 unithd 60260 913920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_314_1 unithd 60260 916640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_315_1 unithd 60260 919360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_316_1 unithd 60260 922080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_317_1 unithd 60260 924800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_318_1 unithd 60260 927520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_319_1 unithd 60260 930240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_320_1 unithd 60260 932960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_321_1 unithd 60260 935680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_322_1 unithd 60260 938400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_323_1 unithd 60260 941120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_324_1 unithd 60260 943840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_325_1 unithd 60260 946560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_326_1 unithd 60260 949280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_327_1 unithd 60260 952000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_328_1 unithd 60260 954720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_329_1 unithd 60260 957440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_330_1 unithd 60260 960160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_331_1 unithd 60260 962880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_332_1 unithd 60260 965600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_333_1 unithd 60260 968320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_334_1 unithd 60260 971040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_335_1 unithd 60260 973760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_336_1 unithd 60260 976480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_337_1 unithd 60260 979200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_338_1 unithd 60260 981920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_339_1 unithd 60260 984640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_340_1 unithd 60260 987360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_341_1 unithd 60260 990080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_342_1 unithd 60260 992800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_343_1 unithd 60260 995520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_344_1 unithd 60260 998240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_345_1 unithd 60260 1000960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_346_1 unithd 60260 1003680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_347_1 unithd 60260 1006400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_348_1 unithd 60260 1009120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_349_1 unithd 60260 1011840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_350_1 unithd 60260 1014560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_351_1 unithd 60260 1017280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_352_1 unithd 60260 1020000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_353_1 unithd 60260 1022720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_354_1 unithd 60260 1025440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_355_1 unithd 60260 1028160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_356_1 unithd 60260 1030880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_357_1 unithd 60260 1033600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_358_1 unithd 60260 1036320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_359_1 unithd 60260 1039040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_360_1 unithd 60260 1041760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_361_1 unithd 60260 1044480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_362_1 unithd 60260 1047200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_363_1 unithd 60260 1049920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_364_1 unithd 60260 1052640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_365_1 unithd 60260 1055360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_366_1 unithd 60260 1058080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_367_1 unithd 60260 1060800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_368_1 unithd 60260 1063520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_369_1 unithd 60260 1066240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_370_1 unithd 60260 1068960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_371_1 unithd 60260 1071680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_372_1 unithd 60260 1074400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_373_1 unithd 60260 1077120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_374_1 unithd 60260 1079840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_375_1 unithd 60260 1082560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_376_1 unithd 60260 1085280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_377_1 unithd 60260 1088000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_378_1 unithd 60260 1090720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_379_1 unithd 60260 1093440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_380_1 unithd 60260 1096160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_381_1 unithd 60260 1098880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_382_1 unithd 60260 1101600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_383_1 unithd 60260 1104320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_384_1 unithd 60260 1107040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_385_1 unithd 60260 1109760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_386_1 unithd 60260 1112480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_387_1 unithd 60260 1115200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_388_1 unithd 60260 1117920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_389_1 unithd 60260 1120640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_390_1 unithd 60260 1123360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_391_1 unithd 60260 1126080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_392_1 unithd 60260 1128800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_393_1 unithd 60260 1131520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_394_1 unithd 60260 1134240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_395_1 unithd 60260 1136960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_396_1 unithd 60260 1139680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_397_1 unithd 60260 1142400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_398_1 unithd 60260 1145120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_399_1 unithd 60260 1147840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_400_1 unithd 60260 1150560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_401_1 unithd 60260 1153280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_402_1 unithd 60260 1156000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_403_1 unithd 60260 1158720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_404_1 unithd 60260 1161440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_405_1 unithd 60260 1164160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_406_1 unithd 60260 1166880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_407_1 unithd 60260 1169600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_408_1 unithd 60260 1172320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_409_1 unithd 60260 1175040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_410_1 unithd 60260 1177760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_411_1 unithd 60260 1180480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_412_1 unithd 60260 1183200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_413_1 unithd 60260 1185920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_414_1 unithd 60260 1188640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_415_1 unithd 60260 1191360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_416_1 unithd 60260 1194080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_417_1 unithd 60260 1196800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_418_1 unithd 60260 1199520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_419_1 unithd 60260 1202240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_420_1 unithd 60260 1204960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_421_1 unithd 60260 1207680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_422_1 unithd 60260 1210400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_423_1 unithd 60260 1213120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_424_1 unithd 60260 1215840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_425_1 unithd 60260 1218560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_426_1 unithd 60260 1221280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_427_1 unithd 60260 1224000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_428_1 unithd 60260 1226720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_429_1 unithd 60260 1229440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_430_1 unithd 60260 1232160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_431_1 unithd 60260 1234880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_432_1 unithd 60260 1237600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_433_1 unithd 60260 1240320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_434_1 unithd 60260 1243040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_435_1 unithd 60260 1245760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_436_1 unithd 60260 1248480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_437_1 unithd 60260 1251200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_438_1 unithd 60260 1253920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_439_1 unithd 60260 1256640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_440_1 unithd 60260 1259360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_441_1 unithd 60260 1262080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_442_1 unithd 60260 1264800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_443_1 unithd 60260 1267520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_444_1 unithd 60260 1270240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_445_1 unithd 60260 1272960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_446_1 unithd 60260 1275680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_447_1 unithd 60260 1278400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_448_1 unithd 60260 1281120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_449_1 unithd 60260 1283840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_450_1 unithd 60260 1286560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_451_1 unithd 60260 1289280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_452_1 unithd 60260 1292000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_453_1 unithd 60260 1294720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_454_1 unithd 60260 1297440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_455_1 unithd 60260 1300160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_456_1 unithd 60260 1302880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_457_1 unithd 60260 1305600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_458_1 unithd 60260 1308320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_459_1 unithd 60260 1311040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_460_1 unithd 60260 1313760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_461_1 unithd 60260 1316480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_462_1 unithd 60260 1319200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_463_1 unithd 60260 1321920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_464_1 unithd 60260 1324640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_465_1 unithd 60260 1327360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_466_1 unithd 60260 1330080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_467_1 unithd 60260 1332800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_468_1 unithd 60260 1335520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_469_1 unithd 60260 1338240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_470_1 unithd 60260 1340960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_471_1 unithd 60260 1343680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_472_1 unithd 60260 1346400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_473_1 unithd 60260 1349120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_474_1 unithd 60260 1351840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_475_1 unithd 60260 1354560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_476_1 unithd 60260 1357280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_477_1 unithd 60260 1360000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_478_1 unithd 60260 1362720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_479_1 unithd 60260 1365440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_480_1 unithd 60260 1368160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_481_1 unithd 60260 1370880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_482_1 unithd 60260 1373600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_483_1 unithd 60260 1376320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_484_1 unithd 60260 1379040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_485_1 unithd 60260 1381760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_486_1 unithd 60260 1384480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_487_1 unithd 60260 1387200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_488_1 unithd 60260 1389920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_489_1 unithd 60260 1392640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_490_1 unithd 60260 1395360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_491_1 unithd 60260 1398080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_492_1 unithd 60260 1400800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_493_1 unithd 60260 1403520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_494_1 unithd 60260 1406240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_495_1 unithd 60260 1408960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_496_1 unithd 60260 1411680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_497_1 unithd 60260 1414400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_498_1 unithd 60260 1417120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_499_1 unithd 60260 1419840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_500_1 unithd 60260 1422560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_501_1 unithd 60260 1425280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_502_1 unithd 60260 1428000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_503_1 unithd 60260 1430720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_504_1 unithd 60260 1433440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_505_1 unithd 60260 1436160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_506_1 unithd 60260 1438880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_507_1 unithd 60260 1441600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_508_1 unithd 60260 1444320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_509_1 unithd 60260 1447040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_510_1 unithd 60260 1449760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_511_1 unithd 60260 1452480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_512_1 unithd 60260 1455200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_513_1 unithd 60260 1457920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_514_1 unithd 60260 1460640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_515_1 unithd 60260 1463360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_516_1 unithd 60260 1466080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_517_1 unithd 60260 1468800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_518_1 unithd 60260 1471520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_519_1 unithd 60260 1474240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_520_1 unithd 60260 1476960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_521_1 unithd 60260 1479680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_522_1 unithd 60260 1482400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_523_1 unithd 60260 1485120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_524_1 unithd 60260 1487840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_525_1 unithd 60260 1490560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_526_1 unithd 60260 1493280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_527_1 unithd 60260 1496000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_528_1 unithd 60260 1498720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_529_1 unithd 60260 1501440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_530_1 unithd 60260 1504160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_531_1 unithd 60260 1506880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_532_1 unithd 60260 1509600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_533_1 unithd 60260 1512320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_534_1 unithd 60260 1515040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_535_1 unithd 60260 1517760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_536_1 unithd 60260 1520480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_537_1 unithd 60260 1523200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_538_1 unithd 60260 1525920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_539_1 unithd 60260 1528640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_540_1 unithd 60260 1531360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_541_1 unithd 60260 1534080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_542_1 unithd 60260 1536800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_543_1 unithd 60260 1539520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_544_1 unithd 60260 1542240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_545_1 unithd 60260 1544960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_546_1 unithd 60260 1547680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_547_1 unithd 60260 1550400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_548_1 unithd 60260 1553120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_549_1 unithd 60260 1555840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_550_1 unithd 60260 1558560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_551_1 unithd 60260 1561280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_552_1 unithd 60260 1564000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_553_1 unithd 60260 1566720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_554_1 unithd 60260 1569440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_555_1 unithd 60260 1572160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_556_1 unithd 60260 1574880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_557_1 unithd 60260 1577600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_558_1 unithd 60260 1580320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_559_1 unithd 60260 1583040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_560_1 unithd 60260 1585760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_561_1 unithd 60260 1588480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_562_1 unithd 60260 1591200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_563_1 unithd 60260 1593920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_564_1 unithd 60260 1596640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_565_1 unithd 60260 1599360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_566_1 unithd 60260 1602080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_567_1 unithd 60260 1604800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_568_1 unithd 60260 1607520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_569_1 unithd 60260 1610240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_570_1 unithd 60260 1612960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_571_1 unithd 60260 1615680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_572_1 unithd 60260 1618400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_573_1 unithd 60260 1621120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_574_1 unithd 60260 1623840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_575_1 unithd 60260 1626560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_576_1 unithd 60260 1629280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_577_1 unithd 60260 1632000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_578_1 unithd 60260 1634720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_579_1 unithd 60260 1637440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_580_1 unithd 60260 1640160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_581_1 unithd 60260 1642880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_582_1 unithd 60260 1645600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_583_1 unithd 60260 1648320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_584_1 unithd 60260 1651040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_585_1 unithd 60260 1653760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_586_1 unithd 60260 1656480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_587_1 unithd 60260 1659200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_588_1 unithd 60260 1661920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_589_1 unithd 60260 1664640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_590_1 unithd 60260 1667360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_591_1 unithd 60260 1670080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_592_1 unithd 60260 1672800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_593_1 unithd 60260 1675520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_594_1 unithd 60260 1678240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_595_1 unithd 60260 1680960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_596_1 unithd 60260 1683680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_597_1 unithd 60260 1686400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_598_1 unithd 60260 1689120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_599_1 unithd 60260 1691840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_600_1 unithd 60260 1694560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_601_1 unithd 60260 1697280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_602_1 unithd 60260 1700000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_603_1 unithd 60260 1702720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_604_1 unithd 60260 1705440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_605_1 unithd 60260 1708160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_606_1 unithd 60260 1710880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_607_1 unithd 60260 1713600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_608_1 unithd 60260 1716320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_609_1 unithd 60260 1719040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_610_1 unithd 60260 1721760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_611_1 unithd 60260 1724480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_612_1 unithd 60260 1727200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_613_1 unithd 60260 1729920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_614_1 unithd 60260 1732640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_615_1 unithd 60260 1735360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_616_1 unithd 60260 1738080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_617_1 unithd 60260 1740800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_618_1 unithd 60260 1743520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_619_1 unithd 60260 1746240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_620_1 unithd 60260 1748960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_621_1 unithd 60260 1751680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_622_1 unithd 60260 1754400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_623_1 unithd 60260 1757120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_624_1 unithd 60260 1759840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_625_1 unithd 60260 1762560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_626_1 unithd 60260 1765280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_627_1 unithd 60260 1768000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_628_1 unithd 60260 1770720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_629_1 unithd 60260 1773440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_630_1 unithd 60260 1776160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_631_1 unithd 60260 1778880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_632_1 unithd 60260 1781600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_633_1 unithd 60260 1784320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_634_1 unithd 60260 1787040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_635_1 unithd 60260 1789760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_636_1 unithd 60260 1792480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_637_1 unithd 60260 1795200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_638_1 unithd 60260 1797920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_639_1 unithd 60260 1800640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_640_1 unithd 60260 1803360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_641_1 unithd 60260 1806080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_642_1 unithd 60260 1808800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_643_1 unithd 60260 1811520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_644_1 unithd 60260 1814240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_645_1 unithd 60260 1816960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_646_1 unithd 60260 1819680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_647_1 unithd 60260 1822400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_648_1 unithd 60260 1825120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_649_1 unithd 60260 1827840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_650_1 unithd 60260 1830560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_651_1 unithd 60260 1833280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_652_1 unithd 60260 1836000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_653_1 unithd 60260 1838720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_654_1 unithd 60260 1841440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_655_1 unithd 60260 1844160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_656_1 unithd 60260 1846880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_657_1 unithd 60260 1849600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_658_1 unithd 60260 1852320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_659_1 unithd 60260 1855040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_660_1 unithd 60260 1857760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_661_1 unithd 60260 1860480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_662_1 unithd 60260 1863200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_663_1 unithd 60260 1865920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_664_1 unithd 60260 1868640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_665_1 unithd 60260 1871360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_666_1 unithd 60260 1874080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_667_1 unithd 60260 1876800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_668_1 unithd 60260 1879520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_669_1 unithd 60260 1882240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_670_1 unithd 60260 1884960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_671_1 unithd 60260 1887680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_672_1 unithd 60260 1890400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_673_1 unithd 60260 1893120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_674_1 unithd 60260 1895840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_675_1 unithd 60260 1898560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_676_1 unithd 60260 1901280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_677_1 unithd 60260 1904000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_678_1 unithd 60260 1906720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_679_1 unithd 60260 1909440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_680_1 unithd 60260 1912160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_681_1 unithd 60260 1914880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_682_1 unithd 60260 1917600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_683_1 unithd 60260 1920320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_684_1 unithd 60260 1923040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_685_1 unithd 60260 1925760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_686_1 unithd 60260 1928480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_687_1 unithd 60260 1931200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_688_1 unithd 60260 1933920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_689_1 unithd 60260 1936640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_690_1 unithd 60260 1939360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_691_1 unithd 60260 1942080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_692_1 unithd 60260 1944800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_693_1 unithd 60260 1947520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_694_1 unithd 60260 1950240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_695_1 unithd 60260 1952960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_696_1 unithd 60260 1955680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_697_1 unithd 60260 1958400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_698_1 unithd 60260 1961120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_699_1 unithd 60260 1963840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_700_1 unithd 60260 1966560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_701_1 unithd 60260 1969280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_702_1 unithd 60260 1972000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_703_1 unithd 60260 1974720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_704_1 unithd 60260 1977440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_705_1 unithd 60260 1980160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_706_1 unithd 60260 1982880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_707_1 unithd 60260 1985600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_708_1 unithd 60260 1988320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_709_1 unithd 60260 1991040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_710_1 unithd 60260 1993760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_711_1 unithd 60260 1996480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_712_1 unithd 60260 1999200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_713_1 unithd 60260 2001920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_714_1 unithd 60260 2004640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_715_1 unithd 60260 2007360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_716_1 unithd 60260 2010080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_717_1 unithd 60260 2012800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_718_1 unithd 60260 2015520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_719_1 unithd 60260 2018240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_720_1 unithd 60260 2020960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_721_1 unithd 60260 2023680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_722_1 unithd 60260 2026400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_723_1 unithd 60260 2029120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_724_1 unithd 60260 2031840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_725_1 unithd 60260 2034560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_726_1 unithd 60260 2037280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_727_1 unithd 60260 2040000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_728_1 unithd 60260 2042720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_729_1 unithd 60260 2045440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_730_1 unithd 60260 2048160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_731_1 unithd 60260 2050880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_732_1 unithd 60260 2053600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_733_1 unithd 60260 2056320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_734_1 unithd 60260 2059040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_735_1 unithd 60260 2061760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_736_1 unithd 60260 2064480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_737_1 unithd 60260 2067200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_738_1 unithd 60260 2069920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_739_1 unithd 60260 2072640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_740_1 unithd 60260 2075360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_741_1 unithd 60260 2078080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_742_1 unithd 60260 2080800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_743_1 unithd 60260 2083520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_744_1 unithd 60260 2086240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_745_1 unithd 60260 2088960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_746_1 unithd 60260 2091680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_747_1 unithd 60260 2094400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_748_1 unithd 60260 2097120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_749_1 unithd 60260 2099840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_750_1 unithd 60260 2102560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_751_1 unithd 60260 2105280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_752_1 unithd 60260 2108000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_753_1 unithd 60260 2110720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_754_1 unithd 60260 2113440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_755_1 unithd 60260 2116160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_756_1 unithd 60260 2118880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_757_1 unithd 60260 2121600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_758_1 unithd 60260 2124320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_759_1 unithd 60260 2127040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_760_1 unithd 60260 2129760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_761_1 unithd 60260 2132480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_762_1 unithd 60260 2135200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_763_1 unithd 60260 2137920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_764_1 unithd 60260 2140640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_765_1 unithd 60260 2143360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_766_1 unithd 60260 2146080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_767_1 unithd 60260 2148800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_768_1 unithd 60260 2151520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_769_1 unithd 60260 2154240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_770_1 unithd 60260 2156960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_771_1 unithd 60260 2159680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_772_1 unithd 60260 2162400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_773_1 unithd 60260 2165120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_774_1 unithd 60260 2167840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_775_1 unithd 60260 2170560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_776_1 unithd 60260 2173280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_777_1 unithd 60260 2176000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_778_1 unithd 60260 2178720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_779_1 unithd 60260 2181440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_780_1 unithd 60260 2184160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_781_1 unithd 60260 2186880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_782_1 unithd 60260 2189600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_783_1 unithd 60260 2192320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_784_1 unithd 60260 2195040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_785_1 unithd 60260 2197760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_786_1 unithd 60260 2200480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_787_1 unithd 60260 2203200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_788_1 unithd 60260 2205920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_789_1 unithd 60260 2208640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_790_1 unithd 60260 2211360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_791_1 unithd 60260 2214080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_792_1 unithd 60260 2216800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_793_1 unithd 60260 2219520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_794_1 unithd 60260 2222240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_795_1 unithd 60260 2224960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_796_1 unithd 60260 2227680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_797_1 unithd 60260 2230400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_798_1 unithd 60260 2233120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_799_1 unithd 60260 2235840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_800_1 unithd 60260 2238560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_801_1 unithd 60260 2241280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_802_1 unithd 60260 2244000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_803_1 unithd 60260 2246720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_804_1 unithd 60260 2249440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_805_1 unithd 60260 2252160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_806_1 unithd 60260 2254880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_807_1 unithd 60260 2257600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_808_1 unithd 60260 2260320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_809_1 unithd 60260 2263040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_810_1 unithd 60260 2265760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_811_1 unithd 60260 2268480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_812_1 unithd 60260 2271200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_813_1 unithd 60260 2273920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_814_1 unithd 60260 2276640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_815_1 unithd 60260 2279360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_816_1 unithd 60260 2282080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_817_1 unithd 60260 2284800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_818_1 unithd 60260 2287520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_819_1 unithd 60260 2290240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_820_1 unithd 60260 2292960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_821_1 unithd 60260 2295680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_822_1 unithd 60260 2298400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_823_1 unithd 60260 2301120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_824_1 unithd 60260 2303840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_825_1 unithd 60260 2306560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_826_1 unithd 60260 2309280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_827_1 unithd 60260 2312000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_828_1 unithd 60260 2314720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_829_1 unithd 60260 2317440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_830_1 unithd 60260 2320160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_831_1 unithd 60260 2322880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_832_1 unithd 60260 2325600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_833_1 unithd 60260 2328320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_834_1 unithd 60260 2331040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_835_1 unithd 60260 2333760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_836_1 unithd 60260 2336480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_837_1 unithd 60260 2339200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_838_1 unithd 60260 2341920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_839_1 unithd 60260 2344640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_840_1 unithd 60260 2347360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_841_1 unithd 60260 2350080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_842_1 unithd 60260 2352800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_843_1 unithd 60260 2355520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_844_1 unithd 60260 2358240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_845_1 unithd 60260 2360960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_846_1 unithd 60260 2363680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_847_1 unithd 60260 2366400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_848_1 unithd 60260 2369120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_849_1 unithd 60260 2371840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_850_1 unithd 60260 2374560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_851_1 unithd 60260 2377280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_852_1 unithd 60260 2380000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_853_1 unithd 60260 2382720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_854_1 unithd 60260 2385440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_855_1 unithd 60260 2388160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_856_1 unithd 60260 2390880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_857_1 unithd 60260 2393600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_858_1 unithd 60260 2396320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_859_1 unithd 60260 2399040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_860_1 unithd 60260 2401760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_861_1 unithd 60260 2404480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_862_1 unithd 60260 2407200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_863_1 unithd 60260 2409920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_864_1 unithd 60260 2412640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_865_1 unithd 60260 2415360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_866_1 unithd 60260 2418080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_867_1 unithd 60260 2420800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_868_1 unithd 60260 2423520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_869_1 unithd 60260 2426240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_870_1 unithd 60260 2428960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_871_1 unithd 60260 2431680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_872_1 unithd 60260 2434400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_873_1 unithd 60260 2437120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_874_1 unithd 60260 2439840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_875_1 unithd 60260 2442560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_876_1 unithd 60260 2445280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_877_1 unithd 60260 2448000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_878_1 unithd 60260 2450720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_879_1 unithd 60260 2453440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_880_1 unithd 60260 2456160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_881_1 unithd 60260 2458880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_882_1 unithd 60260 2461600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_883_1 unithd 60260 2464320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_884_1 unithd 60260 2467040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_885_1 unithd 60260 2469760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_886_1 unithd 60260 2472480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_887_1 unithd 60260 2475200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_888_1 unithd 60260 2477920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_889_1 unithd 60260 2480640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_890_1 unithd 60260 2483360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_891_1 unithd 60260 2486080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_892_1 unithd 60260 2488800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_893_1 unithd 60260 2491520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_894_1 unithd 60260 2494240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_895_1 unithd 60260 2496960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_896_1 unithd 60260 2499680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_897_1 unithd 60260 2502400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_898_1 unithd 60260 2505120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_899_1 unithd 60260 2507840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_900_1 unithd 60260 2510560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_901_1 unithd 60260 2513280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_902_1 unithd 60260 2516000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_903_1 unithd 60260 2518720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_904_1 unithd 60260 2521440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_905_1 unithd 60260 2524160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_906_1 unithd 60260 2526880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_907_1 unithd 60260 2529600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_908_1 unithd 60260 2532320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_909_1 unithd 60260 2535040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_910_1 unithd 60260 2537760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_911_1 unithd 60260 2540480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_912_1 unithd 60260 2543200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_913_1 unithd 60260 2545920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_914_1 unithd 60260 2548640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_915_1 unithd 60260 2551360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_916_1 unithd 60260 2554080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_917_1 unithd 60260 2556800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_918_1 unithd 60260 2559520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_919_1 unithd 60260 2562240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_920_1 unithd 60260 2564960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_921_1 unithd 60260 2567680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_922_1 unithd 60260 2570400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_923_1 unithd 60260 2573120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_924_1 unithd 60260 2575840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_925_1 unithd 60260 2578560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_926_1 unithd 60260 2581280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_927_1 unithd 60260 2584000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_928_1 unithd 60260 2586720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_929_1 unithd 60260 2589440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_930_1 unithd 60260 2592160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_931_1 unithd 60260 2594880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_932_1 unithd 60260 2597600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_933_1 unithd 60260 2600320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_934_1 unithd 60260 2603040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_935_1 unithd 60260 2605760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_936_1 unithd 60260 2608480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_937_1 unithd 60260 2611200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_938_1 unithd 60260 2613920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_939_1 unithd 60260 2616640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_940_1 unithd 60260 2619360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_941_1 unithd 60260 2622080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_942_1 unithd 60260 2624800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_943_1 unithd 60260 2627520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_944_1 unithd 60260 2630240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_945_1 unithd 60260 2632960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_946_1 unithd 60260 2635680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_947_1 unithd 60260 2638400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_948_1 unithd 60260 2641120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_949_1 unithd 60260 2643840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_950_1 unithd 60260 2646560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_951_1 unithd 60260 2649280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_952_1 unithd 60260 2652000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_953_1 unithd 60260 2654720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_954_1 unithd 60260 2657440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_955_1 unithd 60260 2660160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_956_1 unithd 60260 2662880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_957_1 unithd 60260 2665600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_958_1 unithd 60260 2668320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_959_1 unithd 60260 2671040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_960_1 unithd 60260 2673760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_961_1 unithd 60260 2676480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_962_1 unithd 60260 2679200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_963_1 unithd 60260 2681920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_964_1 unithd 60260 2684640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_965_1 unithd 60260 2687360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_966_1 unithd 60260 2690080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_967_1 unithd 60260 2692800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_968_1 unithd 60260 2695520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_969_1 unithd 60260 2698240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_970_1 unithd 60260 2700960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_971_1 unithd 60260 2703680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_972_1 unithd 60260 2706400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_973_1 unithd 60260 2709120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_974_1 unithd 60260 2711840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_975_1 unithd 60260 2714560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_976_1 unithd 60260 2717280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_977_1 unithd 60260 2720000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_978_1 unithd 60260 2722720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_979_1 unithd 60260 2725440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_980_1 unithd 60260 2728160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_981_1 unithd 60260 2730880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_982_1 unithd 60260 2733600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_983_1 unithd 60260 2736320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_984_1 unithd 60260 2739040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_985_1 unithd 60260 2741760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_986_1 unithd 60260 2744480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_987_1 unithd 60260 2747200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_988_1 unithd 60260 2749920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_989_1 unithd 60260 2752640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_990_1 unithd 60260 2755360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_991_1 unithd 60260 2758080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_992_1 unithd 60260 2760800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_993_1 unithd 60260 2763520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_994_1 unithd 60260 2766240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_995_1 unithd 60260 2768960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_996_1 unithd 60260 2771680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_997_1 unithd 60260 2774400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_998_1 unithd 60260 2777120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_999_1 unithd 60260 2779840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1000_1 unithd 60260 2782560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1001_1 unithd 60260 2785280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1002_1 unithd 60260 2788000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1003_1 unithd 60260 2790720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1004_1 unithd 60260 2793440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1005_1 unithd 60260 2796160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1006_1 unithd 60260 2798880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1007_1 unithd 60260 2801600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1008_1 unithd 60260 2804320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1009_1 unithd 60260 2807040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1010_1 unithd 60260 2809760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1011_1 unithd 60260 2812480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1012_1 unithd 60260 2815200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1013_1 unithd 60260 2817920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1014_1 unithd 60260 2820640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1015_1 unithd 60260 2823360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1016_1 unithd 60260 2826080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1017_1 unithd 60260 2828800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1018_1 unithd 60260 2831520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1019_1 unithd 60260 2834240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1020_1 unithd 60260 2836960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1021_1 unithd 60260 2839680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1022_1 unithd 60260 2842400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1023_1 unithd 60260 2845120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1024_1 unithd 60260 2847840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1025_1 unithd 60260 2850560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1026_1 unithd 60260 2853280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1027_1 unithd 60260 2856000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1028_1 unithd 60260 2858720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1029_1 unithd 60260 2861440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1030_1 unithd 60260 2864160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1031_1 unithd 60260 2866880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1032_1 unithd 60260 2869600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1033_1 unithd 60260 2872320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1034_1 unithd 60260 2875040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1035_1 unithd 60260 2877760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1036_1 unithd 60260 2880480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1037_1 unithd 60260 2883200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1038_1 unithd 60260 2885920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1039_1 unithd 60260 2888640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1040_1 unithd 60260 2891360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1041_1 unithd 60260 2894080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1042_1 unithd 60260 2896800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1043_1 unithd 60260 2899520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1044_1 unithd 60260 2902240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1045_1 unithd 60260 2904960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1046_1 unithd 60260 2907680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1047_1 unithd 60260 2910400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1048_1 unithd 60260 2913120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1049_1 unithd 60260 2915840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1050_1 unithd 60260 2918560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1051_1 unithd 60260 2921280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1052_1 unithd 60260 2924000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1053_1 unithd 60260 2926720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1054_1 unithd 60260 2929440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1055_1 unithd 60260 2932160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1056_1 unithd 60260 2934880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1057_1 unithd 60260 2937600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1058_1 unithd 60260 2940320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1059_1 unithd 60260 2943040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1060_1 unithd 60260 2945760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1061_1 unithd 60260 2948480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1062_1 unithd 60260 2951200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1063_1 unithd 60260 2953920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1064_1 unithd 60260 2956640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1065_1 unithd 60260 2959360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1066_1 unithd 60260 2962080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1067_1 unithd 60260 2964800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1068_1 unithd 60260 2967520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1069_1 unithd 60260 2970240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1070_1 unithd 60260 2972960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1071_1 unithd 60260 2975680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1072_1 unithd 60260 2978400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1073_1 unithd 60260 2981120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1074_1 unithd 60260 2983840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1075_1 unithd 60260 2986560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1076_1 unithd 60260 2989280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1077_1 unithd 60260 2992000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1078_1 unithd 60260 2994720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1079_1 unithd 60260 2997440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1080_1 unithd 60260 3000160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1081_1 unithd 60260 3002880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1082_1 unithd 60260 3005600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1083_1 unithd 60260 3008320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1084_1 unithd 60260 3011040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1085_1 unithd 60260 3013760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1086_1 unithd 60260 3016480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1087_1 unithd 60260 3019200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1088_1 unithd 60260 3021920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1089_1 unithd 60260 3024640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1090_1 unithd 60260 3027360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1091_1 unithd 60260 3030080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1092_1 unithd 60260 3032800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1093_1 unithd 60260 3035520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1094_1 unithd 60260 3038240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1095_1 unithd 60260 3040960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1096_1 unithd 60260 3043680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1097_1 unithd 60260 3046400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1098_1 unithd 60260 3049120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1099_1 unithd 60260 3051840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1100_1 unithd 60260 3054560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1101_1 unithd 60260 3057280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1102_1 unithd 60260 3060000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1103_1 unithd 60260 3062720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1104_1 unithd 60260 3065440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1105_1 unithd 60260 3068160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1106_1 unithd 60260 3070880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1107_1 unithd 60260 3073600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1108_1 unithd 60260 3076320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1109_1 unithd 60260 3079040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1110_1 unithd 60260 3081760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1111_1 unithd 60260 3084480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1112_1 unithd 60260 3087200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1113_1 unithd 60260 3089920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1114_1 unithd 60260 3092640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1115_1 unithd 60260 3095360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1116_1 unithd 60260 3098080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1117_1 unithd 60260 3100800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1118_1 unithd 60260 3103520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1119_1 unithd 60260 3106240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1120_1 unithd 60260 3108960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1121_1 unithd 60260 3111680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1122_1 unithd 60260 3114400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1123_1 unithd 60260 3117120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1124_1 unithd 60260 3119840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1125_1 unithd 60260 3122560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1126_1 unithd 60260 3125280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1127_1 unithd 60260 3128000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1128_1 unithd 60260 3130720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1129_1 unithd 60260 3133440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1130_1 unithd 60260 3136160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1131_1 unithd 60260 3138880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1132_1 unithd 60260 3141600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1133_1 unithd 60260 3144320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1134_1 unithd 60260 3147040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1135_1 unithd 60260 3149760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1136_1 unithd 60260 3152480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1137_1 unithd 60260 3155200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1138_1 unithd 60260 3157920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1139_1 unithd 60260 3160640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1140_1 unithd 60260 3163360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1141_1 unithd 60260 3166080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1142_1 unithd 60260 3168800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1143_1 unithd 60260 3171520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1144_1 unithd 60260 3174240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1145_1 unithd 60260 3176960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1146_1 unithd 60260 3179680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1147_1 unithd 60260 3182400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1148_1 unithd 60260 3185120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1149_1 unithd 60260 3187840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1150_1 unithd 60260 3190560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1151_1 unithd 60260 3193280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1152_1 unithd 60260 3196000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1153_1 unithd 60260 3198720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1154_1 unithd 60260 3201440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1155_1 unithd 60260 3204160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1156_1 unithd 60260 3206880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1157_1 unithd 60260 3209600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1158_1 unithd 60260 3212320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1159_1 unithd 60260 3215040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1160_1 unithd 60260 3217760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1161_1 unithd 60260 3220480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1162_1 unithd 60260 3223200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1163_1 unithd 60260 3225920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1164_1 unithd 60260 3228640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1165_1 unithd 60260 3231360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1166_1 unithd 60260 3234080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1167_1 unithd 60260 3236800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1168_1 unithd 60260 3239520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1169_1 unithd 60260 3242240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1170_1 unithd 60260 3244960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1171_1 unithd 60260 3247680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1172_1 unithd 60260 3250400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1173_1 unithd 60260 3253120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1174_1 unithd 60260 3255840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1175_1 unithd 60260 3258560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1176_1 unithd 60260 3261280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1177_1 unithd 60260 3264000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1178_1 unithd 60260 3266720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1179_1 unithd 60260 3269440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1180_1 unithd 60260 3272160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1181_1 unithd 60260 3274880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1182_1 unithd 60260 3277600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1183_1 unithd 60260 3280320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1184_1 unithd 60260 3283040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1185_1 unithd 60260 3285760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1186_1 unithd 60260 3288480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1187_1 unithd 60260 3291200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1188_1 unithd 60260 3293920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1189_1 unithd 60260 3296640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1190_1 unithd 60260 3299360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1191_1 unithd 60260 3302080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1192_1 unithd 60260 3304800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1193_1 unithd 60260 3307520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1194_1 unithd 60260 3310240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1195_1 unithd 60260 3312960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1196_1 unithd 60260 3315680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1197_1 unithd 60260 3318400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1198_1 unithd 60260 3321120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1199_1 unithd 60260 3323840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1200_1 unithd 60260 3326560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1201_1 unithd 60260 3329280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1202_1 unithd 60260 3332000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1203_1 unithd 60260 3334720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1204_1 unithd 60260 3337440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1205_1 unithd 60260 3340160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1206_1 unithd 60260 3342880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1207_1 unithd 60260 3345600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1208_1 unithd 60260 3348320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1209_1 unithd 60260 3351040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1210_1 unithd 60260 3353760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1211_1 unithd 60260 3356480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1212_1 unithd 60260 3359200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1213_1 unithd 60260 3361920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1214_1 unithd 60260 3364640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1215_1 unithd 60260 3367360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1216_1 unithd 60260 3370080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1217_1 unithd 60260 3372800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1218_1 unithd 60260 3375520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1219_1 unithd 60260 3378240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1220_1 unithd 60260 3380960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1221_1 unithd 60260 3383680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1222_1 unithd 60260 3386400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1223_1 unithd 60260 3389120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1224_1 unithd 60260 3391840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1225_1 unithd 60260 3394560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1226_1 unithd 60260 3397280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1227_1 unithd 60260 3400000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1228_1 unithd 60260 3402720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1229_1 unithd 60260 3405440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1230_1 unithd 60260 3408160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1231_1 unithd 60260 3410880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1232_1 unithd 60260 3413600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1233_1 unithd 60260 3416320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1234_1 unithd 60260 3419040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1235_1 unithd 60260 3421760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1236_1 unithd 60260 3424480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1237_1 unithd 60260 3427200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1238_1 unithd 60260 3429920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1239_1 unithd 60260 3432640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1240_1 unithd 60260 3435360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1241_1 unithd 60260 3438080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1242_1 unithd 60260 3440800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1243_1 unithd 60260 3443520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1244_1 unithd 60260 3446240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1245_1 unithd 60260 3448960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1246_1 unithd 60260 3451680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1247_1 unithd 60260 3454400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1248_1 unithd 60260 3457120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1249_1 unithd 60260 3459840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1250_1 unithd 60260 3462560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1251_1 unithd 60260 3465280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1252_1 unithd 60260 3468000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1253_1 unithd 60260 3470720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1254_1 unithd 60260 3473440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1255_1 unithd 60260 3476160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1256_1 unithd 60260 3478880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1257_1 unithd 60260 3481600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1258_1 unithd 60260 3484320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1259_1 unithd 60260 3487040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1260_1 unithd 60260 3489760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1261_1 unithd 60260 3492480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1262_1 unithd 60260 3495200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1263_1 unithd 60260 3497920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1264_1 unithd 60260 3500640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1265_1 unithd 60260 3503360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1266_1 unithd 60260 3506080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1267_1 unithd 60260 3508800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1268_1 unithd 60260 3511520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1269_1 unithd 60260 3514240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1270_1 unithd 60260 3516960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1271_1 unithd 60260 3519680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1272_1 unithd 60260 3522400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1273_1 unithd 60260 3525120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1274_1 unithd 60260 3527840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1275_1 unithd 60260 3530560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1276_1 unithd 60260 3533280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1277_1 unithd 60260 3536000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1278_1 unithd 60260 3538720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1279_1 unithd 60260 3541440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1280_1 unithd 60260 3544160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1281_1 unithd 60260 3546880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1282_1 unithd 60260 3549600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1283_1 unithd 60260 3552320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1284_1 unithd 60260 3555040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1285_1 unithd 60260 3557760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1286_1 unithd 60260 3560480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1287_1 unithd 60260 3563200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1288_1 unithd 60260 3565920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1289_1 unithd 60260 3568640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1290_1 unithd 60260 3571360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1291_1 unithd 60260 3574080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1292_1 unithd 60260 3576800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1293_1 unithd 60260 3579520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1294_1 unithd 60260 3582240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1295_1 unithd 60260 3584960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1296_1 unithd 60260 3587680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1297_1 unithd 60260 3590400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1298_1 unithd 60260 3593120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1299_1 unithd 60260 3595840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1300_1 unithd 60260 3598560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1301_1 unithd 60260 3601280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1302_1 unithd 60260 3604000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1303_1 unithd 60260 3606720 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1304_1 unithd 60260 3609440 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1305_1 unithd 60260 3612160 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1306_1 unithd 60260 3614880 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1307_1 unithd 60260 3617600 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1308_1 unithd 60260 3620320 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1309_1 unithd 60260 3623040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1310_1 unithd 60260 3625760 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1311_1 unithd 60260 3628480 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1312_1 unithd 60260 3631200 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1313_1 unithd 60260 3633920 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1314_1 unithd 60260 3636640 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1315_1 unithd 60260 3639360 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1316_1 unithd 60260 3642080 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1317_1 unithd 60260 3644800 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1318_1 unithd 60260 3647520 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1319_1 unithd 60260 3650240 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1320_1 unithd 60260 3652960 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1321_1 unithd 60260 3655680 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1322_1 unithd 60260 3658400 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1323_1 unithd 60260 3661120 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1324_1 unithd 60260 3663840 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1325_1 unithd 60260 3666560 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1326_1 unithd 60260 3669280 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1327_1 unithd 60260 3672000 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1328_1 unithd 60260 3674720 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1329_1 unithd 60260 3677440 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1330_1 unithd 60260 3680160 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1331_1 unithd 60260 3682880 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1332_1 unithd 60260 3685600 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1333_1 unithd 60260 3688320 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1334_1 unithd 60260 3691040 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1335_1 unithd 60260 3693760 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1336_1 unithd 60260 3696480 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1337_1 unithd 60260 3699200 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1338_1 unithd 60260 3701920 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1339_1 unithd 60260 3704640 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1340_1 unithd 60260 3707360 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1341_1 unithd 60260 3710080 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1342_1 unithd 60260 3712800 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1343_1 unithd 60260 3715520 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1344_1 unithd 60260 3718240 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1345_1 unithd 60260 3720960 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1346_1 unithd 60260 3723680 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1347_1 unithd 60260 3726400 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1348_1 unithd 60260 3729120 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1349_1 unithd 60260 3731840 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1350_1 unithd 60260 3734560 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1351_1 unithd 60260 3737280 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1352_1 unithd 60260 3740000 N DO 6042 BY 1 STEP 460 0 ; -ROW ROW_1353_1 unithd 60260 3742720 FS DO 6042 BY 1 STEP 460 0 ; +ROW ROW_60_1 unithd 60260 225760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_61_1 unithd 60260 228480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_62_1 unithd 60260 231200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_63_1 unithd 60260 233920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_64_1 unithd 60260 236640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_65_1 unithd 60260 239360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_66_1 unithd 60260 242080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_67_1 unithd 60260 244800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_68_1 unithd 60260 247520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_69_1 unithd 60260 250240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_70_1 unithd 60260 252960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_71_1 unithd 60260 255680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_72_1 unithd 60260 258400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_73_1 unithd 60260 261120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_74_1 unithd 60260 263840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_75_1 unithd 60260 266560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_76_1 unithd 60260 269280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_77_1 unithd 60260 272000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_78_1 unithd 60260 274720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_79_1 unithd 60260 277440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_80_1 unithd 60260 280160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_81_1 unithd 60260 282880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_82_1 unithd 60260 285600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_83_1 unithd 60260 288320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_84_1 unithd 60260 291040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_85_1 unithd 60260 293760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_86_1 unithd 60260 296480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_87_1 unithd 60260 299200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_88_1 unithd 60260 301920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_89_1 unithd 60260 304640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_90_1 unithd 60260 307360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_91_1 unithd 60260 310080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_92_1 unithd 60260 312800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_93_1 unithd 60260 315520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_94_1 unithd 60260 318240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_95_1 unithd 60260 320960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_96_1 unithd 60260 323680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_97_1 unithd 60260 326400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_98_1 unithd 60260 329120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_99_1 unithd 60260 331840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_100_1 unithd 60260 334560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_101_1 unithd 60260 337280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_102_1 unithd 60260 340000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_103_1 unithd 60260 342720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_104_1 unithd 60260 345440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_105_1 unithd 60260 348160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_106_1 unithd 60260 350880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_107_1 unithd 60260 353600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_108_1 unithd 60260 356320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_109_1 unithd 60260 359040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_110_1 unithd 60260 361760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_111_1 unithd 60260 364480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_112_1 unithd 60260 367200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_113_1 unithd 60260 369920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_114_1 unithd 60260 372640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_115_1 unithd 60260 375360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_116_1 unithd 60260 378080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_117_1 unithd 60260 380800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_118_1 unithd 60260 383520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_119_1 unithd 60260 386240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_120_1 unithd 60260 388960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_121_1 unithd 60260 391680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_122_1 unithd 60260 394400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_123_1 unithd 60260 397120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_124_1 unithd 60260 399840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_125_1 unithd 60260 402560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_126_1 unithd 60260 405280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_127_1 unithd 60260 408000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_128_1 unithd 60260 410720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_129_1 unithd 60260 413440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_130_1 unithd 60260 416160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_131_1 unithd 60260 418880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_132_1 unithd 60260 421600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_133_1 unithd 60260 424320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_134_1 unithd 60260 427040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_135_1 unithd 60260 429760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_136_1 unithd 60260 432480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_137_1 unithd 60260 435200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_138_1 unithd 60260 437920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_139_1 unithd 60260 440640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_140_1 unithd 60260 443360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_141_1 unithd 60260 446080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_142_1 unithd 60260 448800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_143_1 unithd 60260 451520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_144_1 unithd 60260 454240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_145_1 unithd 60260 456960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_146_1 unithd 60260 459680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_147_1 unithd 60260 462400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_148_1 unithd 60260 465120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_149_1 unithd 60260 467840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_150_1 unithd 60260 470560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_151_1 unithd 60260 473280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_152_1 unithd 60260 476000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_153_1 unithd 60260 478720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_154_1 unithd 60260 481440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_155_1 unithd 60260 484160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_156_1 unithd 60260 486880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_157_1 unithd 60260 489600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_158_1 unithd 60260 492320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_159_1 unithd 60260 495040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_160_1 unithd 60260 497760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_161_1 unithd 60260 500480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_162_1 unithd 60260 503200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_163_1 unithd 60260 505920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_164_1 unithd 60260 508640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_165_1 unithd 60260 511360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_166_1 unithd 60260 514080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_167_1 unithd 60260 516800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_168_1 unithd 60260 519520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_169_1 unithd 60260 522240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_170_1 unithd 60260 524960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_171_1 unithd 60260 527680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_172_1 unithd 60260 530400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_173_1 unithd 60260 533120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_174_1 unithd 60260 535840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_175_1 unithd 60260 538560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_176_1 unithd 60260 541280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_177_1 unithd 60260 544000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_178_1 unithd 60260 546720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_179_1 unithd 60260 549440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_180_1 unithd 60260 552160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_181_1 unithd 60260 554880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_182_1 unithd 60260 557600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_183_1 unithd 60260 560320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_184_1 unithd 60260 563040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_185_1 unithd 60260 565760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_186_1 unithd 60260 568480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_187_1 unithd 60260 571200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_188_1 unithd 60260 573920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_189_1 unithd 60260 576640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_190_1 unithd 60260 579360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_191_1 unithd 60260 582080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_192_1 unithd 60260 584800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_193_1 unithd 60260 587520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_194_1 unithd 60260 590240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_195_1 unithd 60260 592960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_196_1 unithd 60260 595680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_197_1 unithd 60260 598400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_198_1 unithd 60260 601120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_199_1 unithd 60260 603840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_200_1 unithd 60260 606560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_201_1 unithd 60260 609280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_202_1 unithd 60260 612000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_203_1 unithd 60260 614720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_204_1 unithd 60260 617440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_205_1 unithd 60260 620160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_206_1 unithd 60260 622880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_207_1 unithd 60260 625600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_208_1 unithd 60260 628320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_209_1 unithd 60260 631040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_210_1 unithd 60260 633760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_211_1 unithd 60260 636480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_212_1 unithd 60260 639200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_213_1 unithd 60260 641920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_214_1 unithd 60260 644640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_215_1 unithd 60260 647360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_216_1 unithd 60260 650080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_217_1 unithd 60260 652800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_218_1 unithd 60260 655520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_219_1 unithd 60260 658240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_220_1 unithd 60260 660960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_221_1 unithd 60260 663680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_222_1 unithd 60260 666400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_223_1 unithd 60260 669120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_224_1 unithd 60260 671840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_225_1 unithd 60260 674560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_226_1 unithd 60260 677280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_227_1 unithd 60260 680000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_228_1 unithd 60260 682720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_229_1 unithd 60260 685440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_230_1 unithd 60260 688160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_231_1 unithd 60260 690880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_232_1 unithd 60260 693600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_233_1 unithd 60260 696320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_234_1 unithd 60260 699040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_235_1 unithd 60260 701760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_236_1 unithd 60260 704480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_237_1 unithd 60260 707200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_238_1 unithd 60260 709920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_239_1 unithd 60260 712640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_240_1 unithd 60260 715360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_241_1 unithd 60260 718080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_242_1 unithd 60260 720800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_243_1 unithd 60260 723520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_244_1 unithd 60260 726240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_245_1 unithd 60260 728960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_246_1 unithd 60260 731680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_247_1 unithd 60260 734400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_248_1 unithd 60260 737120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_249_1 unithd 60260 739840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_250_1 unithd 60260 742560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_251_1 unithd 60260 745280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_252_1 unithd 60260 748000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_253_1 unithd 60260 750720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_254_1 unithd 60260 753440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_255_1 unithd 60260 756160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_256_1 unithd 60260 758880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_257_1 unithd 60260 761600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_258_1 unithd 60260 764320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_259_1 unithd 60260 767040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_260_1 unithd 60260 769760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_261_1 unithd 60260 772480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_262_1 unithd 60260 775200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_263_1 unithd 60260 777920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_264_1 unithd 60260 780640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_265_1 unithd 60260 783360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_266_1 unithd 60260 786080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_267_1 unithd 60260 788800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_268_1 unithd 60260 791520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_269_1 unithd 60260 794240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_270_1 unithd 60260 796960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_271_1 unithd 60260 799680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_272_1 unithd 60260 802400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_273_1 unithd 60260 805120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_274_1 unithd 60260 807840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_275_1 unithd 60260 810560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_276_1 unithd 60260 813280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_277_1 unithd 60260 816000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_278_1 unithd 60260 818720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_279_1 unithd 60260 821440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_280_1 unithd 60260 824160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_281_1 unithd 60260 826880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_282_1 unithd 60260 829600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_283_1 unithd 60260 832320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_284_1 unithd 60260 835040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_285_1 unithd 60260 837760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_286_1 unithd 60260 840480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_287_1 unithd 60260 843200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_288_1 unithd 60260 845920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_289_1 unithd 60260 848640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_290_1 unithd 60260 851360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_291_1 unithd 60260 854080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_292_1 unithd 60260 856800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_293_1 unithd 60260 859520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_294_1 unithd 60260 862240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_295_1 unithd 60260 864960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_296_1 unithd 60260 867680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_297_1 unithd 60260 870400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_298_1 unithd 60260 873120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_299_1 unithd 60260 875840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_300_1 unithd 60260 878560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_301_1 unithd 60260 881280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_302_1 unithd 60260 884000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_303_1 unithd 60260 886720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_304_1 unithd 60260 889440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_305_1 unithd 60260 892160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_306_1 unithd 60260 894880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_307_1 unithd 60260 897600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_308_1 unithd 60260 900320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_309_1 unithd 60260 903040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_310_1 unithd 60260 905760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_311_1 unithd 60260 908480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_312_1 unithd 60260 911200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_313_1 unithd 60260 913920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_314_1 unithd 60260 916640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_315_1 unithd 60260 919360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_316_1 unithd 60260 922080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_317_1 unithd 60260 924800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_318_1 unithd 60260 927520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_319_1 unithd 60260 930240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_320_1 unithd 60260 932960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_321_1 unithd 60260 935680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_322_1 unithd 60260 938400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_323_1 unithd 60260 941120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_324_1 unithd 60260 943840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_325_1 unithd 60260 946560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_326_1 unithd 60260 949280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_327_1 unithd 60260 952000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_328_1 unithd 60260 954720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_329_1 unithd 60260 957440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_330_1 unithd 60260 960160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_331_1 unithd 60260 962880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_332_1 unithd 60260 965600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_333_1 unithd 60260 968320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_334_1 unithd 60260 971040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_335_1 unithd 60260 973760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_336_1 unithd 60260 976480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_337_1 unithd 60260 979200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_338_1 unithd 60260 981920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_339_1 unithd 60260 984640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_340_1 unithd 60260 987360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_341_1 unithd 60260 990080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_342_1 unithd 60260 992800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_343_1 unithd 60260 995520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_344_1 unithd 60260 998240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_345_1 unithd 60260 1000960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_346_1 unithd 60260 1003680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_347_1 unithd 60260 1006400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_348_1 unithd 60260 1009120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_349_1 unithd 60260 1011840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_350_1 unithd 60260 1014560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_351_1 unithd 60260 1017280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_352_1 unithd 60260 1020000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_353_1 unithd 60260 1022720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_354_1 unithd 60260 1025440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_355_1 unithd 60260 1028160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_356_1 unithd 60260 1030880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_357_1 unithd 60260 1033600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_358_1 unithd 60260 1036320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_359_1 unithd 60260 1039040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_360_1 unithd 60260 1041760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_361_1 unithd 60260 1044480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_362_1 unithd 60260 1047200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_363_1 unithd 60260 1049920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_364_1 unithd 60260 1052640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_365_1 unithd 60260 1055360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_366_1 unithd 60260 1058080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_367_1 unithd 60260 1060800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_368_1 unithd 60260 1063520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_369_1 unithd 60260 1066240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_370_1 unithd 60260 1068960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_371_1 unithd 60260 1071680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_372_1 unithd 60260 1074400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_373_1 unithd 60260 1077120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_374_1 unithd 60260 1079840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_375_1 unithd 60260 1082560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_376_1 unithd 60260 1085280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_377_1 unithd 60260 1088000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_378_1 unithd 60260 1090720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_379_1 unithd 60260 1093440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_380_1 unithd 60260 1096160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_381_1 unithd 60260 1098880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_382_1 unithd 60260 1101600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_383_1 unithd 60260 1104320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_384_1 unithd 60260 1107040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_385_1 unithd 60260 1109760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_386_1 unithd 60260 1112480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_387_1 unithd 60260 1115200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_388_1 unithd 60260 1117920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_389_1 unithd 60260 1120640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_390_1 unithd 60260 1123360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_391_1 unithd 60260 1126080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_392_1 unithd 60260 1128800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_393_1 unithd 60260 1131520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_394_1 unithd 60260 1134240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_395_1 unithd 60260 1136960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_396_1 unithd 60260 1139680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_397_1 unithd 60260 1142400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_398_1 unithd 60260 1145120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_399_1 unithd 60260 1147840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_400_1 unithd 60260 1150560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_401_1 unithd 60260 1153280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_402_1 unithd 60260 1156000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_403_1 unithd 60260 1158720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_404_1 unithd 60260 1161440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_405_1 unithd 60260 1164160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_406_1 unithd 60260 1166880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_407_1 unithd 60260 1169600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_408_1 unithd 60260 1172320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_409_1 unithd 60260 1175040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_410_1 unithd 60260 1177760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_411_1 unithd 60260 1180480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_412_1 unithd 60260 1183200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_413_1 unithd 60260 1185920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_414_1 unithd 60260 1188640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_415_1 unithd 60260 1191360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_416_1 unithd 60260 1194080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_417_1 unithd 60260 1196800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_418_1 unithd 60260 1199520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_419_1 unithd 60260 1202240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_420_1 unithd 60260 1204960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_421_1 unithd 60260 1207680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_422_1 unithd 60260 1210400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_423_1 unithd 60260 1213120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_424_1 unithd 60260 1215840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_425_1 unithd 60260 1218560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_426_1 unithd 60260 1221280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_427_1 unithd 60260 1224000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_428_1 unithd 60260 1226720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_429_1 unithd 60260 1229440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_430_1 unithd 60260 1232160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_431_1 unithd 60260 1234880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_432_1 unithd 60260 1237600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_433_1 unithd 60260 1240320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_434_1 unithd 60260 1243040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_435_1 unithd 60260 1245760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_436_1 unithd 60260 1248480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_437_1 unithd 60260 1251200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_438_1 unithd 60260 1253920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_439_1 unithd 60260 1256640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_440_1 unithd 60260 1259360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_441_1 unithd 60260 1262080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_442_1 unithd 60260 1264800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_443_1 unithd 60260 1267520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_444_1 unithd 60260 1270240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_445_1 unithd 60260 1272960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_446_1 unithd 60260 1275680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_447_1 unithd 60260 1278400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_448_1 unithd 60260 1281120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_449_1 unithd 60260 1283840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_450_1 unithd 60260 1286560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_451_1 unithd 60260 1289280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_452_1 unithd 60260 1292000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_453_1 unithd 60260 1294720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_454_1 unithd 60260 1297440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_455_1 unithd 60260 1300160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_456_1 unithd 60260 1302880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_457_1 unithd 60260 1305600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_458_1 unithd 60260 1308320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_459_1 unithd 60260 1311040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_460_1 unithd 60260 1313760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_461_1 unithd 60260 1316480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_462_1 unithd 60260 1319200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_463_1 unithd 60260 1321920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_464_1 unithd 60260 1324640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_465_1 unithd 60260 1327360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_466_1 unithd 60260 1330080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_467_1 unithd 60260 1332800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_468_1 unithd 60260 1335520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_469_1 unithd 60260 1338240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_470_1 unithd 60260 1340960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_471_1 unithd 60260 1343680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_472_1 unithd 60260 1346400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_473_1 unithd 60260 1349120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_474_1 unithd 60260 1351840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_475_1 unithd 60260 1354560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_476_1 unithd 60260 1357280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_477_1 unithd 60260 1360000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_478_1 unithd 60260 1362720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_479_1 unithd 60260 1365440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_480_1 unithd 60260 1368160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_481_1 unithd 60260 1370880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_482_1 unithd 60260 1373600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_483_1 unithd 60260 1376320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_484_1 unithd 60260 1379040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_485_1 unithd 60260 1381760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_486_1 unithd 60260 1384480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_487_1 unithd 60260 1387200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_488_1 unithd 60260 1389920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_489_1 unithd 60260 1392640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_490_1 unithd 60260 1395360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_491_1 unithd 60260 1398080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_492_1 unithd 60260 1400800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_493_1 unithd 60260 1403520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_494_1 unithd 60260 1406240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_495_1 unithd 60260 1408960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_496_1 unithd 60260 1411680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_497_1 unithd 60260 1414400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_498_1 unithd 60260 1417120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_499_1 unithd 60260 1419840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_500_1 unithd 60260 1422560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_501_1 unithd 60260 1425280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_502_1 unithd 60260 1428000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_503_1 unithd 60260 1430720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_504_1 unithd 60260 1433440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_505_1 unithd 60260 1436160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_506_1 unithd 60260 1438880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_507_1 unithd 60260 1441600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_508_1 unithd 60260 1444320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_509_1 unithd 60260 1447040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_510_1 unithd 60260 1449760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_511_1 unithd 60260 1452480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_512_1 unithd 60260 1455200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_513_1 unithd 60260 1457920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_514_1 unithd 60260 1460640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_515_1 unithd 60260 1463360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_516_1 unithd 60260 1466080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_517_1 unithd 60260 1468800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_518_1 unithd 60260 1471520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_519_1 unithd 60260 1474240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_520_1 unithd 60260 1476960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_521_1 unithd 60260 1479680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_522_1 unithd 60260 1482400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_523_1 unithd 60260 1485120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_524_1 unithd 60260 1487840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_525_1 unithd 60260 1490560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_526_1 unithd 60260 1493280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_527_1 unithd 60260 1496000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_528_1 unithd 60260 1498720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_529_1 unithd 60260 1501440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_530_1 unithd 60260 1504160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_531_1 unithd 60260 1506880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_532_1 unithd 60260 1509600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_533_1 unithd 60260 1512320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_534_1 unithd 60260 1515040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_535_1 unithd 60260 1517760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_536_1 unithd 60260 1520480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_537_1 unithd 60260 1523200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_538_1 unithd 60260 1525920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_539_1 unithd 60260 1528640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_540_1 unithd 60260 1531360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_541_1 unithd 60260 1534080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_542_1 unithd 60260 1536800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_543_1 unithd 60260 1539520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_544_1 unithd 60260 1542240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_545_1 unithd 60260 1544960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_546_1 unithd 60260 1547680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_547_1 unithd 60260 1550400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_548_1 unithd 60260 1553120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_549_1 unithd 60260 1555840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_550_1 unithd 60260 1558560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_551_1 unithd 60260 1561280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_552_1 unithd 60260 1564000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_553_1 unithd 60260 1566720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_554_1 unithd 60260 1569440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_555_1 unithd 60260 1572160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_556_1 unithd 60260 1574880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_557_1 unithd 60260 1577600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_558_1 unithd 60260 1580320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_559_1 unithd 60260 1583040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_560_1 unithd 60260 1585760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_561_1 unithd 60260 1588480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_562_1 unithd 60260 1591200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_563_1 unithd 60260 1593920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_564_1 unithd 60260 1596640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_565_1 unithd 60260 1599360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_566_1 unithd 60260 1602080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_567_1 unithd 60260 1604800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_568_1 unithd 60260 1607520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_569_1 unithd 60260 1610240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_570_1 unithd 60260 1612960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_571_1 unithd 60260 1615680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_572_1 unithd 60260 1618400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_573_1 unithd 60260 1621120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_574_1 unithd 60260 1623840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_575_1 unithd 60260 1626560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_576_1 unithd 60260 1629280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_577_1 unithd 60260 1632000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_578_1 unithd 60260 1634720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_579_1 unithd 60260 1637440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_580_1 unithd 60260 1640160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_581_1 unithd 60260 1642880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_582_1 unithd 60260 1645600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_583_1 unithd 60260 1648320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_584_1 unithd 60260 1651040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_585_1 unithd 60260 1653760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_586_1 unithd 60260 1656480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_587_1 unithd 60260 1659200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_588_1 unithd 60260 1661920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_589_1 unithd 60260 1664640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_590_1 unithd 60260 1667360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_591_1 unithd 60260 1670080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_592_1 unithd 60260 1672800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_593_1 unithd 60260 1675520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_594_1 unithd 60260 1678240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_595_1 unithd 60260 1680960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_596_1 unithd 60260 1683680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_597_1 unithd 60260 1686400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_598_1 unithd 60260 1689120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_599_1 unithd 60260 1691840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_600_1 unithd 60260 1694560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_601_1 unithd 60260 1697280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_602_1 unithd 60260 1700000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_603_1 unithd 60260 1702720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_604_1 unithd 60260 1705440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_605_1 unithd 60260 1708160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_606_1 unithd 60260 1710880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_607_1 unithd 60260 1713600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_608_1 unithd 60260 1716320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_609_1 unithd 60260 1719040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_610_1 unithd 60260 1721760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_611_1 unithd 60260 1724480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_612_1 unithd 60260 1727200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_613_1 unithd 60260 1729920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_614_1 unithd 60260 1732640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_615_1 unithd 60260 1735360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_616_1 unithd 60260 1738080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_617_1 unithd 60260 1740800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_618_1 unithd 60260 1743520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_619_1 unithd 60260 1746240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_620_1 unithd 60260 1748960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_621_1 unithd 60260 1751680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_622_1 unithd 60260 1754400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_623_1 unithd 60260 1757120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_624_1 unithd 60260 1759840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_625_1 unithd 60260 1762560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_626_1 unithd 60260 1765280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_627_1 unithd 60260 1768000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_628_1 unithd 60260 1770720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_629_1 unithd 60260 1773440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_630_1 unithd 60260 1776160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_631_1 unithd 60260 1778880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_632_1 unithd 60260 1781600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_633_1 unithd 60260 1784320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_634_1 unithd 60260 1787040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_635_1 unithd 60260 1789760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_636_1 unithd 60260 1792480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_637_1 unithd 60260 1795200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_638_1 unithd 60260 1797920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_639_1 unithd 60260 1800640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_640_1 unithd 60260 1803360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_641_1 unithd 60260 1806080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_642_1 unithd 60260 1808800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_643_1 unithd 60260 1811520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_644_1 unithd 60260 1814240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_645_1 unithd 60260 1816960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_646_1 unithd 60260 1819680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_647_1 unithd 60260 1822400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_648_1 unithd 60260 1825120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_649_1 unithd 60260 1827840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_650_1 unithd 60260 1830560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_651_1 unithd 60260 1833280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_652_1 unithd 60260 1836000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_653_1 unithd 60260 1838720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_654_1 unithd 60260 1841440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_655_1 unithd 60260 1844160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_656_1 unithd 60260 1846880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_657_1 unithd 60260 1849600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_658_1 unithd 60260 1852320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_659_1 unithd 60260 1855040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_660_1 unithd 60260 1857760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_661_1 unithd 60260 1860480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_662_1 unithd 60260 1863200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_663_1 unithd 60260 1865920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_664_1 unithd 60260 1868640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_665_1 unithd 60260 1871360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_666_1 unithd 60260 1874080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_667_1 unithd 60260 1876800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_668_1 unithd 60260 1879520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_669_1 unithd 60260 1882240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_670_1 unithd 60260 1884960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_671_1 unithd 60260 1887680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_672_1 unithd 60260 1890400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_673_1 unithd 60260 1893120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_674_1 unithd 60260 1895840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_675_1 unithd 60260 1898560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_676_1 unithd 60260 1901280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_677_1 unithd 60260 1904000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_678_1 unithd 60260 1906720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_679_1 unithd 60260 1909440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_680_1 unithd 60260 1912160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_681_1 unithd 60260 1914880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_682_1 unithd 60260 1917600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_683_1 unithd 60260 1920320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_684_1 unithd 60260 1923040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_685_1 unithd 60260 1925760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_686_1 unithd 60260 1928480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_687_1 unithd 60260 1931200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_688_1 unithd 60260 1933920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_689_1 unithd 60260 1936640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_690_1 unithd 60260 1939360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_691_1 unithd 60260 1942080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_692_1 unithd 60260 1944800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_693_1 unithd 60260 1947520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_694_1 unithd 60260 1950240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_695_1 unithd 60260 1952960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_696_1 unithd 60260 1955680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_697_1 unithd 60260 1958400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_698_1 unithd 60260 1961120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_699_1 unithd 60260 1963840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_700_1 unithd 60260 1966560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_701_1 unithd 60260 1969280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_702_1 unithd 60260 1972000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_703_1 unithd 60260 1974720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_704_1 unithd 60260 1977440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_705_1 unithd 60260 1980160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_706_1 unithd 60260 1982880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_707_1 unithd 60260 1985600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_708_1 unithd 60260 1988320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_709_1 unithd 60260 1991040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_710_1 unithd 60260 1993760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_711_1 unithd 60260 1996480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_712_1 unithd 60260 1999200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_713_1 unithd 60260 2001920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_714_1 unithd 60260 2004640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_715_1 unithd 60260 2007360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_716_1 unithd 60260 2010080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_717_1 unithd 60260 2012800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_718_1 unithd 60260 2015520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_719_1 unithd 60260 2018240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_720_1 unithd 60260 2020960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_721_1 unithd 60260 2023680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_722_1 unithd 60260 2026400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_723_1 unithd 60260 2029120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_724_1 unithd 60260 2031840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_725_1 unithd 60260 2034560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_726_1 unithd 60260 2037280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_727_1 unithd 60260 2040000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_728_1 unithd 60260 2042720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_729_1 unithd 60260 2045440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_730_1 unithd 60260 2048160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_731_1 unithd 60260 2050880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_732_1 unithd 60260 2053600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_733_1 unithd 60260 2056320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_734_1 unithd 60260 2059040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_735_1 unithd 60260 2061760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_736_1 unithd 60260 2064480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_737_1 unithd 60260 2067200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_738_1 unithd 60260 2069920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_739_1 unithd 60260 2072640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_740_1 unithd 60260 2075360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_741_1 unithd 60260 2078080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_742_1 unithd 60260 2080800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_743_1 unithd 60260 2083520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_744_1 unithd 60260 2086240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_745_1 unithd 60260 2088960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_746_1 unithd 60260 2091680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_747_1 unithd 60260 2094400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_748_1 unithd 60260 2097120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_749_1 unithd 60260 2099840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_750_1 unithd 60260 2102560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_751_1 unithd 60260 2105280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_752_1 unithd 60260 2108000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_753_1 unithd 60260 2110720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_754_1 unithd 60260 2113440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_755_1 unithd 60260 2116160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_756_1 unithd 60260 2118880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_757_1 unithd 60260 2121600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_758_1 unithd 60260 2124320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_759_1 unithd 60260 2127040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_760_1 unithd 60260 2129760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_761_1 unithd 60260 2132480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_762_1 unithd 60260 2135200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_763_1 unithd 60260 2137920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_764_1 unithd 60260 2140640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_765_1 unithd 60260 2143360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_766_1 unithd 60260 2146080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_767_1 unithd 60260 2148800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_768_1 unithd 60260 2151520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_769_1 unithd 60260 2154240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_770_1 unithd 60260 2156960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_771_1 unithd 60260 2159680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_772_1 unithd 60260 2162400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_773_1 unithd 60260 2165120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_774_1 unithd 60260 2167840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_775_1 unithd 60260 2170560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_776_1 unithd 60260 2173280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_777_1 unithd 60260 2176000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_778_1 unithd 60260 2178720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_779_1 unithd 60260 2181440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_780_1 unithd 60260 2184160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_781_1 unithd 60260 2186880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_782_1 unithd 60260 2189600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_783_1 unithd 60260 2192320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_784_1 unithd 60260 2195040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_785_1 unithd 60260 2197760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_786_1 unithd 60260 2200480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_787_1 unithd 60260 2203200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_788_1 unithd 60260 2205920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_789_1 unithd 60260 2208640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_790_1 unithd 60260 2211360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_791_1 unithd 60260 2214080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_792_1 unithd 60260 2216800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_793_1 unithd 60260 2219520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_794_1 unithd 60260 2222240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_795_1 unithd 60260 2224960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_796_1 unithd 60260 2227680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_797_1 unithd 60260 2230400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_798_1 unithd 60260 2233120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_799_1 unithd 60260 2235840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_800_1 unithd 60260 2238560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_801_1 unithd 60260 2241280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_802_1 unithd 60260 2244000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_803_1 unithd 60260 2246720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_804_1 unithd 60260 2249440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_805_1 unithd 60260 2252160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_806_1 unithd 60260 2254880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_807_1 unithd 60260 2257600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_808_1 unithd 60260 2260320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_809_1 unithd 60260 2263040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_810_1 unithd 60260 2265760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_811_1 unithd 60260 2268480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_812_1 unithd 60260 2271200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_813_1 unithd 60260 2273920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_814_1 unithd 60260 2276640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_815_1 unithd 60260 2279360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_816_1 unithd 60260 2282080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_817_1 unithd 60260 2284800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_818_1 unithd 60260 2287520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_819_1 unithd 60260 2290240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_820_1 unithd 60260 2292960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_821_1 unithd 60260 2295680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_822_1 unithd 60260 2298400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_823_1 unithd 60260 2301120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_824_1 unithd 60260 2303840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_825_1 unithd 60260 2306560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_826_1 unithd 60260 2309280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_827_1 unithd 60260 2312000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_828_1 unithd 60260 2314720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_829_1 unithd 60260 2317440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_830_1 unithd 60260 2320160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_831_1 unithd 60260 2322880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_832_1 unithd 60260 2325600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_833_1 unithd 60260 2328320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_834_1 unithd 60260 2331040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_835_1 unithd 60260 2333760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_836_1 unithd 60260 2336480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_837_1 unithd 60260 2339200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_838_1 unithd 60260 2341920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_839_1 unithd 60260 2344640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_840_1 unithd 60260 2347360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_841_1 unithd 60260 2350080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_842_1 unithd 60260 2352800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_843_1 unithd 60260 2355520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_844_1 unithd 60260 2358240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_845_1 unithd 60260 2360960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_846_1 unithd 60260 2363680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_847_1 unithd 60260 2366400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_848_1 unithd 60260 2369120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_849_1 unithd 60260 2371840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_850_1 unithd 60260 2374560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_851_1 unithd 60260 2377280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_852_1 unithd 60260 2380000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_853_1 unithd 60260 2382720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_854_1 unithd 60260 2385440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_855_1 unithd 60260 2388160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_856_1 unithd 60260 2390880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_857_1 unithd 60260 2393600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_858_1 unithd 60260 2396320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_859_1 unithd 60260 2399040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_860_1 unithd 60260 2401760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_861_1 unithd 60260 2404480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_862_1 unithd 60260 2407200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_863_1 unithd 60260 2409920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_864_1 unithd 60260 2412640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_865_1 unithd 60260 2415360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_866_1 unithd 60260 2418080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_867_1 unithd 60260 2420800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_868_1 unithd 60260 2423520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_869_1 unithd 60260 2426240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_870_1 unithd 60260 2428960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_871_1 unithd 60260 2431680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_872_1 unithd 60260 2434400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_873_1 unithd 60260 2437120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_874_1 unithd 60260 2439840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_875_1 unithd 60260 2442560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_876_1 unithd 60260 2445280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_877_1 unithd 60260 2448000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_878_1 unithd 60260 2450720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_879_1 unithd 60260 2453440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_880_1 unithd 60260 2456160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_881_1 unithd 60260 2458880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_882_1 unithd 60260 2461600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_883_1 unithd 60260 2464320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_884_1 unithd 60260 2467040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_885_1 unithd 60260 2469760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_886_1 unithd 60260 2472480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_887_1 unithd 60260 2475200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_888_1 unithd 60260 2477920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_889_1 unithd 60260 2480640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_890_1 unithd 60260 2483360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_891_1 unithd 60260 2486080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_892_1 unithd 60260 2488800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_893_1 unithd 60260 2491520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_894_1 unithd 60260 2494240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_895_1 unithd 60260 2496960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_896_1 unithd 60260 2499680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_897_1 unithd 60260 2502400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_898_1 unithd 60260 2505120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_899_1 unithd 60260 2507840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_900_1 unithd 60260 2510560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_901_1 unithd 60260 2513280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_902_1 unithd 60260 2516000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_903_1 unithd 60260 2518720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_904_1 unithd 60260 2521440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_905_1 unithd 60260 2524160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_906_1 unithd 60260 2526880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_907_1 unithd 60260 2529600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_908_1 unithd 60260 2532320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_909_1 unithd 60260 2535040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_910_1 unithd 60260 2537760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_911_1 unithd 60260 2540480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_912_1 unithd 60260 2543200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_913_1 unithd 60260 2545920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_914_1 unithd 60260 2548640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_915_1 unithd 60260 2551360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_916_1 unithd 60260 2554080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_917_1 unithd 60260 2556800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_918_1 unithd 60260 2559520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_919_1 unithd 60260 2562240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_920_1 unithd 60260 2564960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_921_1 unithd 60260 2567680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_922_1 unithd 60260 2570400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_923_1 unithd 60260 2573120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_924_1 unithd 60260 2575840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_925_1 unithd 60260 2578560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_926_1 unithd 60260 2581280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_927_1 unithd 60260 2584000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_928_1 unithd 60260 2586720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_929_1 unithd 60260 2589440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_930_1 unithd 60260 2592160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_931_1 unithd 60260 2594880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_932_1 unithd 60260 2597600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_933_1 unithd 60260 2600320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_934_1 unithd 60260 2603040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_935_1 unithd 60260 2605760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_936_1 unithd 60260 2608480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_937_1 unithd 60260 2611200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_938_1 unithd 60260 2613920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_939_1 unithd 60260 2616640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_940_1 unithd 60260 2619360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_941_1 unithd 60260 2622080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_942_1 unithd 60260 2624800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_943_1 unithd 60260 2627520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_944_1 unithd 60260 2630240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_945_1 unithd 60260 2632960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_946_1 unithd 60260 2635680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_947_1 unithd 60260 2638400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_948_1 unithd 60260 2641120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_949_1 unithd 60260 2643840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_950_1 unithd 60260 2646560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_951_1 unithd 60260 2649280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_952_1 unithd 60260 2652000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_953_1 unithd 60260 2654720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_954_1 unithd 60260 2657440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_955_1 unithd 60260 2660160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_956_1 unithd 60260 2662880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_957_1 unithd 60260 2665600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_958_1 unithd 60260 2668320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_959_1 unithd 60260 2671040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_960_1 unithd 60260 2673760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_961_1 unithd 60260 2676480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_962_1 unithd 60260 2679200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_963_1 unithd 60260 2681920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_964_1 unithd 60260 2684640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_965_1 unithd 60260 2687360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_966_1 unithd 60260 2690080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_967_1 unithd 60260 2692800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_968_1 unithd 60260 2695520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_969_1 unithd 60260 2698240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_970_1 unithd 60260 2700960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_971_1 unithd 60260 2703680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_972_1 unithd 60260 2706400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_973_1 unithd 60260 2709120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_974_1 unithd 60260 2711840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_975_1 unithd 60260 2714560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_976_1 unithd 60260 2717280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_977_1 unithd 60260 2720000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_978_1 unithd 60260 2722720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_979_1 unithd 60260 2725440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_980_1 unithd 60260 2728160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_981_1 unithd 60260 2730880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_982_1 unithd 60260 2733600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_983_1 unithd 60260 2736320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_984_1 unithd 60260 2739040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_985_1 unithd 60260 2741760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_986_1 unithd 60260 2744480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_987_1 unithd 60260 2747200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_988_1 unithd 60260 2749920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_989_1 unithd 60260 2752640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_990_1 unithd 60260 2755360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_991_1 unithd 60260 2758080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_992_1 unithd 60260 2760800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_993_1 unithd 60260 2763520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_994_1 unithd 60260 2766240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_995_1 unithd 60260 2768960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_996_1 unithd 60260 2771680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_997_1 unithd 60260 2774400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_998_1 unithd 60260 2777120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_999_1 unithd 60260 2779840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1000_1 unithd 60260 2782560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1001_1 unithd 60260 2785280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1002_1 unithd 60260 2788000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1003_1 unithd 60260 2790720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1004_1 unithd 60260 2793440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1005_1 unithd 60260 2796160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1006_1 unithd 60260 2798880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1007_1 unithd 60260 2801600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1008_1 unithd 60260 2804320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1009_1 unithd 60260 2807040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1010_1 unithd 60260 2809760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1011_1 unithd 60260 2812480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1012_1 unithd 60260 2815200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1013_1 unithd 60260 2817920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1014_1 unithd 60260 2820640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1015_1 unithd 60260 2823360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1016_1 unithd 60260 2826080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1017_1 unithd 60260 2828800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1018_1 unithd 60260 2831520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1019_1 unithd 60260 2834240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1020_1 unithd 60260 2836960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1021_1 unithd 60260 2839680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1022_1 unithd 60260 2842400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1023_1 unithd 60260 2845120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1024_1 unithd 60260 2847840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1025_1 unithd 60260 2850560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1026_1 unithd 60260 2853280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1027_1 unithd 60260 2856000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1028_1 unithd 60260 2858720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1029_1 unithd 60260 2861440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1030_1 unithd 60260 2864160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1031_1 unithd 60260 2866880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1032_1 unithd 60260 2869600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1033_1 unithd 60260 2872320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1034_1 unithd 60260 2875040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1035_1 unithd 60260 2877760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1036_1 unithd 60260 2880480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1037_1 unithd 60260 2883200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1038_1 unithd 60260 2885920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1039_1 unithd 60260 2888640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1040_1 unithd 60260 2891360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1041_1 unithd 60260 2894080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1042_1 unithd 60260 2896800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1043_1 unithd 60260 2899520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1044_1 unithd 60260 2902240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1045_1 unithd 60260 2904960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1046_1 unithd 60260 2907680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1047_1 unithd 60260 2910400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1048_1 unithd 60260 2913120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1049_1 unithd 60260 2915840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1050_1 unithd 60260 2918560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1051_1 unithd 60260 2921280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1052_1 unithd 60260 2924000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1053_1 unithd 60260 2926720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1054_1 unithd 60260 2929440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1055_1 unithd 60260 2932160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1056_1 unithd 60260 2934880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1057_1 unithd 60260 2937600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1058_1 unithd 60260 2940320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1059_1 unithd 60260 2943040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1060_1 unithd 60260 2945760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1061_1 unithd 60260 2948480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1062_1 unithd 60260 2951200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1063_1 unithd 60260 2953920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1064_1 unithd 60260 2956640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1065_1 unithd 60260 2959360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1066_1 unithd 60260 2962080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1067_1 unithd 60260 2964800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1068_1 unithd 60260 2967520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1069_1 unithd 60260 2970240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1070_1 unithd 60260 2972960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1071_1 unithd 60260 2975680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1072_1 unithd 60260 2978400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1073_1 unithd 60260 2981120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1074_1 unithd 60260 2983840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1075_1 unithd 60260 2986560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1076_1 unithd 60260 2989280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1077_1 unithd 60260 2992000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1078_1 unithd 60260 2994720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1079_1 unithd 60260 2997440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1080_1 unithd 60260 3000160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1081_1 unithd 60260 3002880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1082_1 unithd 60260 3005600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1083_1 unithd 60260 3008320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1084_1 unithd 60260 3011040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1085_1 unithd 60260 3013760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1086_1 unithd 60260 3016480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1087_1 unithd 60260 3019200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1088_1 unithd 60260 3021920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1089_1 unithd 60260 3024640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1090_1 unithd 60260 3027360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1091_1 unithd 60260 3030080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1092_1 unithd 60260 3032800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1093_1 unithd 60260 3035520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1094_1 unithd 60260 3038240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1095_1 unithd 60260 3040960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1096_1 unithd 60260 3043680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1097_1 unithd 60260 3046400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1098_1 unithd 60260 3049120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1099_1 unithd 60260 3051840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1100_1 unithd 60260 3054560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1101_1 unithd 60260 3057280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1102_1 unithd 60260 3060000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1103_1 unithd 60260 3062720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1104_1 unithd 60260 3065440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1105_1 unithd 60260 3068160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1106_1 unithd 60260 3070880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1107_1 unithd 60260 3073600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1108_1 unithd 60260 3076320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1109_1 unithd 60260 3079040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1110_1 unithd 60260 3081760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1111_1 unithd 60260 3084480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1112_1 unithd 60260 3087200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1113_1 unithd 60260 3089920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1114_1 unithd 60260 3092640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1115_1 unithd 60260 3095360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1116_1 unithd 60260 3098080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1117_1 unithd 60260 3100800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1118_1 unithd 60260 3103520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1119_1 unithd 60260 3106240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1120_1 unithd 60260 3108960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1121_1 unithd 60260 3111680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1122_1 unithd 60260 3114400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1123_1 unithd 60260 3117120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1124_1 unithd 60260 3119840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1125_1 unithd 60260 3122560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1126_1 unithd 60260 3125280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1127_1 unithd 60260 3128000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1128_1 unithd 60260 3130720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1129_1 unithd 60260 3133440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1130_1 unithd 60260 3136160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1131_1 unithd 60260 3138880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1132_1 unithd 60260 3141600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1133_1 unithd 60260 3144320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1134_1 unithd 60260 3147040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1135_1 unithd 60260 3149760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1136_1 unithd 60260 3152480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1137_1 unithd 60260 3155200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1138_1 unithd 60260 3157920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1139_1 unithd 60260 3160640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1140_1 unithd 60260 3163360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1141_1 unithd 60260 3166080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1142_1 unithd 60260 3168800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1143_1 unithd 60260 3171520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1144_1 unithd 60260 3174240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1145_1 unithd 60260 3176960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1146_1 unithd 60260 3179680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1147_1 unithd 60260 3182400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1148_1 unithd 60260 3185120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1149_1 unithd 60260 3187840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1150_1 unithd 60260 3190560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1151_1 unithd 60260 3193280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1152_1 unithd 60260 3196000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1153_1 unithd 60260 3198720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1154_1 unithd 60260 3201440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1155_1 unithd 60260 3204160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1156_1 unithd 60260 3206880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1157_1 unithd 60260 3209600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1158_1 unithd 60260 3212320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1159_1 unithd 60260 3215040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1160_1 unithd 60260 3217760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1161_1 unithd 60260 3220480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1162_1 unithd 60260 3223200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1163_1 unithd 60260 3225920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1164_1 unithd 60260 3228640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1165_1 unithd 60260 3231360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1166_1 unithd 60260 3234080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1167_1 unithd 60260 3236800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1168_1 unithd 60260 3239520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1169_1 unithd 60260 3242240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1170_1 unithd 60260 3244960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1171_1 unithd 60260 3247680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1172_1 unithd 60260 3250400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1173_1 unithd 60260 3253120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1174_1 unithd 60260 3255840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1175_1 unithd 60260 3258560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1176_1 unithd 60260 3261280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1177_1 unithd 60260 3264000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1178_1 unithd 60260 3266720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1179_1 unithd 60260 3269440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1180_1 unithd 60260 3272160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1181_1 unithd 60260 3274880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1182_1 unithd 60260 3277600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1183_1 unithd 60260 3280320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1184_1 unithd 60260 3283040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1185_1 unithd 60260 3285760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1186_1 unithd 60260 3288480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1187_1 unithd 60260 3291200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1188_1 unithd 60260 3293920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1189_1 unithd 60260 3296640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1190_1 unithd 60260 3299360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1191_1 unithd 60260 3302080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1192_1 unithd 60260 3304800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1193_1 unithd 60260 3307520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1194_1 unithd 60260 3310240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1195_1 unithd 60260 3312960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1196_1 unithd 60260 3315680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1197_1 unithd 60260 3318400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1198_1 unithd 60260 3321120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1199_1 unithd 60260 3323840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1200_1 unithd 60260 3326560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1201_1 unithd 60260 3329280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1202_1 unithd 60260 3332000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1203_1 unithd 60260 3334720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1204_1 unithd 60260 3337440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1205_1 unithd 60260 3340160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1206_1 unithd 60260 3342880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1207_1 unithd 60260 3345600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1208_1 unithd 60260 3348320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1209_1 unithd 60260 3351040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1210_1 unithd 60260 3353760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1211_1 unithd 60260 3356480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1212_1 unithd 60260 3359200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1213_1 unithd 60260 3361920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1214_1 unithd 60260 3364640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1215_1 unithd 60260 3367360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1216_1 unithd 60260 3370080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1217_1 unithd 60260 3372800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1218_1 unithd 60260 3375520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1219_1 unithd 60260 3378240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1220_1 unithd 60260 3380960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1221_1 unithd 60260 3383680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1222_1 unithd 60260 3386400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1223_1 unithd 60260 3389120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1224_1 unithd 60260 3391840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1225_1 unithd 60260 3394560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1226_1 unithd 60260 3397280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1227_1 unithd 60260 3400000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1228_1 unithd 60260 3402720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1229_1 unithd 60260 3405440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1230_1 unithd 60260 3408160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1231_1 unithd 60260 3410880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1232_1 unithd 60260 3413600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1233_1 unithd 60260 3416320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1234_1 unithd 60260 3419040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1235_1 unithd 60260 3421760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1236_1 unithd 60260 3424480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1237_1 unithd 60260 3427200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1238_1 unithd 60260 3429920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1239_1 unithd 60260 3432640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1240_1 unithd 60260 3435360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1241_1 unithd 60260 3438080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1242_1 unithd 60260 3440800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1243_1 unithd 60260 3443520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1244_1 unithd 60260 3446240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1245_1 unithd 60260 3448960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1246_1 unithd 60260 3451680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1247_1 unithd 60260 3454400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1248_1 unithd 60260 3457120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1249_1 unithd 60260 3459840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1250_1 unithd 60260 3462560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1251_1 unithd 60260 3465280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1252_1 unithd 60260 3468000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1253_1 unithd 60260 3470720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1254_1 unithd 60260 3473440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1255_1 unithd 60260 3476160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1256_1 unithd 60260 3478880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1257_1 unithd 60260 3481600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1258_1 unithd 60260 3484320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1259_1 unithd 60260 3487040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1260_1 unithd 60260 3489760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1261_1 unithd 60260 3492480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1262_1 unithd 60260 3495200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1263_1 unithd 60260 3497920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1264_1 unithd 60260 3500640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1265_1 unithd 60260 3503360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1266_1 unithd 60260 3506080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1267_1 unithd 60260 3508800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1268_1 unithd 60260 3511520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1269_1 unithd 60260 3514240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1270_1 unithd 60260 3516960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1271_1 unithd 60260 3519680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1272_1 unithd 60260 3522400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1273_1 unithd 60260 3525120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1274_1 unithd 60260 3527840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1275_1 unithd 60260 3530560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1276_1 unithd 60260 3533280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1277_1 unithd 60260 3536000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1278_1 unithd 60260 3538720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1279_1 unithd 60260 3541440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1280_1 unithd 60260 3544160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1281_1 unithd 60260 3546880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1282_1 unithd 60260 3549600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1283_1 unithd 60260 3552320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1284_1 unithd 60260 3555040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1285_1 unithd 60260 3557760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1286_1 unithd 60260 3560480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1287_1 unithd 60260 3563200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1288_1 unithd 60260 3565920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1289_1 unithd 60260 3568640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1290_1 unithd 60260 3571360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1291_1 unithd 60260 3574080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1292_1 unithd 60260 3576800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1293_1 unithd 60260 3579520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1294_1 unithd 60260 3582240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1295_1 unithd 60260 3584960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1296_1 unithd 60260 3587680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1297_1 unithd 60260 3590400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1298_1 unithd 60260 3593120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1299_1 unithd 60260 3595840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1300_1 unithd 60260 3598560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1301_1 unithd 60260 3601280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1302_1 unithd 60260 3604000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1303_1 unithd 60260 3606720 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1304_1 unithd 60260 3609440 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1305_1 unithd 60260 3612160 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1306_1 unithd 60260 3614880 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1307_1 unithd 60260 3617600 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1308_1 unithd 60260 3620320 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1309_1 unithd 60260 3623040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1310_1 unithd 60260 3625760 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1311_1 unithd 60260 3628480 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1312_1 unithd 60260 3631200 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1313_1 unithd 60260 3633920 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1314_1 unithd 60260 3636640 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1315_1 unithd 60260 3639360 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1316_1 unithd 60260 3642080 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1317_1 unithd 60260 3644800 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1318_1 unithd 60260 3647520 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1319_1 unithd 60260 3650240 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1320_1 unithd 60260 3652960 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1321_1 unithd 60260 3655680 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1322_1 unithd 60260 3658400 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1323_1 unithd 60260 3661120 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1324_1 unithd 60260 3663840 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1325_1 unithd 60260 3666560 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1326_1 unithd 60260 3669280 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1327_1 unithd 60260 3672000 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1328_1 unithd 60260 3674720 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1329_1 unithd 60260 3677440 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1330_1 unithd 60260 3680160 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1331_1 unithd 60260 3682880 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1332_1 unithd 60260 3685600 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1333_1 unithd 60260 3688320 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1334_1 unithd 60260 3691040 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1335_1 unithd 60260 3693760 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1336_1 unithd 60260 3696480 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1337_1 unithd 60260 3699200 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1338_1 unithd 60260 3701920 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1339_1 unithd 60260 3704640 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1340_1 unithd 60260 3707360 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1341_1 unithd 60260 3710080 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1342_1 unithd 60260 3712800 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1343_1 unithd 60260 3715520 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1344_1 unithd 60260 3718240 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1345_1 unithd 60260 3720960 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1346_1 unithd 60260 3723680 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1347_1 unithd 60260 3726400 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1348_1 unithd 60260 3729120 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1349_1 unithd 60260 3731840 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1350_1 unithd 60260 3734560 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1351_1 unithd 60260 3737280 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_1352_1 unithd 60260 3740000 N DO 99 BY 1 STEP 460 0 ; +ROW ROW_1353_1 unithd 60260 3742720 FS DO 99 BY 1 STEP 460 0 ; ROW ROW_1354 unithd 60260 3745440 N DO 6622 BY 1 STEP 460 0 ; ROW ROW_1355 unithd 60260 3748160 FS DO 6622 BY 1 STEP 460 0 ; ROW ROW_1356 unithd 60260 3750880 N DO 6622 BY 1 STEP 460 0 ; @@ -1710,1302 +1710,2597 @@ ROW ROW_1703 unithd 60260 4694720 FS DO 6622 BY 1 STEP 460 0 ; ROW ROW_1704 unithd 60260 4697440 N DO 6622 BY 1 STEP 460 0 ; ROW ROW_1705 unithd 60260 4700160 FS DO 6622 BY 1 STEP 460 0 ; ROW ROW_1706 unithd 60260 4702880 N DO 6622 BY 1 STEP 460 0 ; -ROW ROW_59_1 unithd 60260 223040 FS DO 6042 BY 1 STEP 460 0 ; -ROW ROW_59_2 unithd 3060380 223040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_60_2 unithd 3060380 225760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_61_2 unithd 3060380 228480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_62_2 unithd 3060380 231200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_63_2 unithd 3060380 233920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_64_2 unithd 3060380 236640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_65_2 unithd 3060380 239360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_66_2 unithd 3060380 242080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_67_2 unithd 3060380 244800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_68_2 unithd 3060380 247520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_69_2 unithd 3060380 250240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_70_2 unithd 3060380 252960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_71_2 unithd 3060380 255680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_72_2 unithd 3060380 258400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_73_2 unithd 3060380 261120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_74_2 unithd 3060380 263840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_75_2 unithd 3060380 266560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_76_2 unithd 3060380 269280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_77_2 unithd 3060380 272000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_78_2 unithd 3060380 274720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_79_2 unithd 3060380 277440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_80_2 unithd 3060380 280160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_81_2 unithd 3060380 282880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_82_2 unithd 3060380 285600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_83_2 unithd 3060380 288320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_84_2 unithd 3060380 291040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_85_2 unithd 3060380 293760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_86_2 unithd 3060380 296480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_87_2 unithd 3060380 299200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_88_2 unithd 3060380 301920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_89_2 unithd 3060380 304640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_90_2 unithd 3060380 307360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_91_2 unithd 3060380 310080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_92_2 unithd 3060380 312800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_93_2 unithd 3060380 315520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_94_2 unithd 3060380 318240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_95_2 unithd 3060380 320960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_96_2 unithd 3060380 323680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_97_2 unithd 3060380 326400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_98_2 unithd 3060380 329120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_99_2 unithd 3060380 331840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_100_2 unithd 3060380 334560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_101_2 unithd 3060380 337280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_102_2 unithd 3060380 340000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_103_2 unithd 3060380 342720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_104_2 unithd 3060380 345440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_105_2 unithd 3060380 348160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_106_2 unithd 3060380 350880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_107_2 unithd 3060380 353600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_108_2 unithd 3060380 356320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_109_2 unithd 3060380 359040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_110_2 unithd 3060380 361760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_111_2 unithd 3060380 364480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_112_2 unithd 3060380 367200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_113_2 unithd 3060380 369920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_114_2 unithd 3060380 372640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_115_2 unithd 3060380 375360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_116_2 unithd 3060380 378080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_117_2 unithd 3060380 380800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_118_2 unithd 3060380 383520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_119_2 unithd 3060380 386240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_120_2 unithd 3060380 388960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_121_2 unithd 3060380 391680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_122_2 unithd 3060380 394400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_123_2 unithd 3060380 397120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_124_2 unithd 3060380 399840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_125_2 unithd 3060380 402560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_126_2 unithd 3060380 405280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_127_2 unithd 3060380 408000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_128_2 unithd 3060380 410720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_129_2 unithd 3060380 413440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_130_2 unithd 3060380 416160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_131_2 unithd 3060380 418880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_132_2 unithd 3060380 421600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_133_2 unithd 3060380 424320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_134_2 unithd 3060380 427040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_135_2 unithd 3060380 429760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_136_2 unithd 3060380 432480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_137_2 unithd 3060380 435200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_138_2 unithd 3060380 437920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_139_2 unithd 3060380 440640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_140_2 unithd 3060380 443360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_141_2 unithd 3060380 446080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_142_2 unithd 3060380 448800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_143_2 unithd 3060380 451520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_144_2 unithd 3060380 454240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_145_2 unithd 3060380 456960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_146_2 unithd 3060380 459680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_147_2 unithd 3060380 462400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_148_2 unithd 3060380 465120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_149_2 unithd 3060380 467840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_150_2 unithd 3060380 470560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_151_2 unithd 3060380 473280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_152_2 unithd 3060380 476000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_153_2 unithd 3060380 478720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_154_2 unithd 3060380 481440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_155_2 unithd 3060380 484160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_156_2 unithd 3060380 486880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_157_2 unithd 3060380 489600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_158_2 unithd 3060380 492320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_159_2 unithd 3060380 495040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_160_2 unithd 3060380 497760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_161_2 unithd 3060380 500480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_162_2 unithd 3060380 503200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_163_2 unithd 3060380 505920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_164_2 unithd 3060380 508640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_165_2 unithd 3060380 511360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_166_2 unithd 3060380 514080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_167_2 unithd 3060380 516800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_168_2 unithd 3060380 519520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_169_2 unithd 3060380 522240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_170_2 unithd 3060380 524960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_171_2 unithd 3060380 527680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_172_2 unithd 3060380 530400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_173_2 unithd 3060380 533120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_174_2 unithd 3060380 535840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_175_2 unithd 3060380 538560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_176_2 unithd 3060380 541280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_177_2 unithd 3060380 544000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_178_2 unithd 3060380 546720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_179_2 unithd 3060380 549440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_180_2 unithd 3060380 552160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_181_2 unithd 3060380 554880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_182_2 unithd 3060380 557600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_183_2 unithd 3060380 560320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_184_2 unithd 3060380 563040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_185_2 unithd 3060380 565760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_186_2 unithd 3060380 568480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_187_2 unithd 3060380 571200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_188_2 unithd 3060380 573920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_189_2 unithd 3060380 576640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_190_2 unithd 3060380 579360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_191_2 unithd 3060380 582080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_192_2 unithd 3060380 584800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_193_2 unithd 3060380 587520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_194_2 unithd 3060380 590240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_195_2 unithd 3060380 592960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_196_2 unithd 3060380 595680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_197_2 unithd 3060380 598400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_198_2 unithd 3060380 601120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_199_2 unithd 3060380 603840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_200_2 unithd 3060380 606560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_201_2 unithd 3060380 609280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_202_2 unithd 3060380 612000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_203_2 unithd 3060380 614720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_204_2 unithd 3060380 617440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_205_2 unithd 3060380 620160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_206_2 unithd 3060380 622880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_207_2 unithd 3060380 625600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_208_2 unithd 3060380 628320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_209_2 unithd 3060380 631040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_210_2 unithd 3060380 633760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_211_2 unithd 3060380 636480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_212_2 unithd 3060380 639200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_213_2 unithd 3060380 641920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_214_2 unithd 3060380 644640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_215_2 unithd 3060380 647360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_216_2 unithd 3060380 650080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_217_2 unithd 3060380 652800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_218_2 unithd 3060380 655520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_219_2 unithd 3060380 658240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_220_2 unithd 3060380 660960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_221_2 unithd 3060380 663680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_222_2 unithd 3060380 666400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_223_2 unithd 3060380 669120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_224_2 unithd 3060380 671840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_225_2 unithd 3060380 674560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_226_2 unithd 3060380 677280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_227_2 unithd 3060380 680000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_228_2 unithd 3060380 682720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_229_2 unithd 3060380 685440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_230_2 unithd 3060380 688160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_231_2 unithd 3060380 690880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_232_2 unithd 3060380 693600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_233_2 unithd 3060380 696320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_234_2 unithd 3060380 699040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_235_2 unithd 3060380 701760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_236_2 unithd 3060380 704480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_237_2 unithd 3060380 707200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_238_2 unithd 3060380 709920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_239_2 unithd 3060380 712640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_240_2 unithd 3060380 715360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_241_2 unithd 3060380 718080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_242_2 unithd 3060380 720800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_243_2 unithd 3060380 723520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_244_2 unithd 3060380 726240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_245_2 unithd 3060380 728960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_246_2 unithd 3060380 731680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_247_2 unithd 3060380 734400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_248_2 unithd 3060380 737120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_249_2 unithd 3060380 739840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_250_2 unithd 3060380 742560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_251_2 unithd 3060380 745280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_252_2 unithd 3060380 748000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_253_2 unithd 3060380 750720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_254_2 unithd 3060380 753440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_255_2 unithd 3060380 756160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_256_2 unithd 3060380 758880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_257_2 unithd 3060380 761600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_258_2 unithd 3060380 764320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_259_2 unithd 3060380 767040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_260_2 unithd 3060380 769760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_261_2 unithd 3060380 772480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_262_2 unithd 3060380 775200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_263_2 unithd 3060380 777920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_264_2 unithd 3060380 780640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_265_2 unithd 3060380 783360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_266_2 unithd 3060380 786080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_267_2 unithd 3060380 788800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_268_2 unithd 3060380 791520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_269_2 unithd 3060380 794240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_270_2 unithd 3060380 796960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_271_2 unithd 3060380 799680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_272_2 unithd 3060380 802400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_273_2 unithd 3060380 805120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_274_2 unithd 3060380 807840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_275_2 unithd 3060380 810560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_276_2 unithd 3060380 813280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_277_2 unithd 3060380 816000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_278_2 unithd 3060380 818720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_279_2 unithd 3060380 821440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_280_2 unithd 3060380 824160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_281_2 unithd 3060380 826880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_282_2 unithd 3060380 829600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_283_2 unithd 3060380 832320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_284_2 unithd 3060380 835040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_285_2 unithd 3060380 837760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_286_2 unithd 3060380 840480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_287_2 unithd 3060380 843200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_288_2 unithd 3060380 845920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_289_2 unithd 3060380 848640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_290_2 unithd 3060380 851360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_291_2 unithd 3060380 854080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_292_2 unithd 3060380 856800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_293_2 unithd 3060380 859520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_294_2 unithd 3060380 862240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_295_2 unithd 3060380 864960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_296_2 unithd 3060380 867680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_297_2 unithd 3060380 870400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_298_2 unithd 3060380 873120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_299_2 unithd 3060380 875840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_300_2 unithd 3060380 878560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_301_2 unithd 3060380 881280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_302_2 unithd 3060380 884000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_303_2 unithd 3060380 886720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_304_2 unithd 3060380 889440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_305_2 unithd 3060380 892160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_306_2 unithd 3060380 894880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_307_2 unithd 3060380 897600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_308_2 unithd 3060380 900320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_309_2 unithd 3060380 903040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_310_2 unithd 3060380 905760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_311_2 unithd 3060380 908480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_312_2 unithd 3060380 911200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_313_2 unithd 3060380 913920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_314_2 unithd 3060380 916640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_315_2 unithd 3060380 919360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_316_2 unithd 3060380 922080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_317_2 unithd 3060380 924800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_318_2 unithd 3060380 927520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_319_2 unithd 3060380 930240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_320_2 unithd 3060380 932960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_321_2 unithd 3060380 935680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_322_2 unithd 3060380 938400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_323_2 unithd 3060380 941120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_324_2 unithd 3060380 943840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_325_2 unithd 3060380 946560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_326_2 unithd 3060380 949280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_327_2 unithd 3060380 952000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_328_2 unithd 3060380 954720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_329_2 unithd 3060380 957440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_330_2 unithd 3060380 960160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_331_2 unithd 3060380 962880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_332_2 unithd 3060380 965600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_333_2 unithd 3060380 968320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_334_2 unithd 3060380 971040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_335_2 unithd 3060380 973760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_336_2 unithd 3060380 976480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_337_2 unithd 3060380 979200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_338_2 unithd 3060380 981920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_339_2 unithd 3060380 984640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_340_2 unithd 3060380 987360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_341_2 unithd 3060380 990080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_342_2 unithd 3060380 992800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_343_2 unithd 3060380 995520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_344_2 unithd 3060380 998240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_345_2 unithd 3060380 1000960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_346_2 unithd 3060380 1003680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_347_2 unithd 3060380 1006400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_348_2 unithd 3060380 1009120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_349_2 unithd 3060380 1011840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_350_2 unithd 3060380 1014560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_351_2 unithd 3060380 1017280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_352_2 unithd 3060380 1020000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_353_2 unithd 3060380 1022720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_354_2 unithd 3060380 1025440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_355_2 unithd 3060380 1028160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_356_2 unithd 3060380 1030880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_357_2 unithd 3060380 1033600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_358_2 unithd 3060380 1036320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_359_2 unithd 3060380 1039040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_360_2 unithd 3060380 1041760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_361_2 unithd 3060380 1044480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_362_2 unithd 3060380 1047200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_363_2 unithd 3060380 1049920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_364_2 unithd 3060380 1052640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_365_2 unithd 3060380 1055360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_366_2 unithd 3060380 1058080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_367_2 unithd 3060380 1060800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_368_2 unithd 3060380 1063520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_369_2 unithd 3060380 1066240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_370_2 unithd 3060380 1068960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_371_2 unithd 3060380 1071680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_372_2 unithd 3060380 1074400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_373_2 unithd 3060380 1077120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_374_2 unithd 3060380 1079840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_375_2 unithd 3060380 1082560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_376_2 unithd 3060380 1085280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_377_2 unithd 3060380 1088000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_378_2 unithd 3060380 1090720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_379_2 unithd 3060380 1093440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_380_2 unithd 3060380 1096160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_381_2 unithd 3060380 1098880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_382_2 unithd 3060380 1101600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_383_2 unithd 3060380 1104320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_384_2 unithd 3060380 1107040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_385_2 unithd 3060380 1109760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_386_2 unithd 3060380 1112480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_387_2 unithd 3060380 1115200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_388_2 unithd 3060380 1117920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_389_2 unithd 3060380 1120640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_390_2 unithd 3060380 1123360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_391_2 unithd 3060380 1126080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_392_2 unithd 3060380 1128800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_393_2 unithd 3060380 1131520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_394_2 unithd 3060380 1134240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_395_2 unithd 3060380 1136960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_396_2 unithd 3060380 1139680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_397_2 unithd 3060380 1142400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_398_2 unithd 3060380 1145120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_399_2 unithd 3060380 1147840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_400_2 unithd 3060380 1150560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_401_2 unithd 3060380 1153280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_402_2 unithd 3060380 1156000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_403_2 unithd 3060380 1158720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_404_2 unithd 3060380 1161440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_405_2 unithd 3060380 1164160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_406_2 unithd 3060380 1166880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_407_2 unithd 3060380 1169600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_408_2 unithd 3060380 1172320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_409_2 unithd 3060380 1175040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_410_2 unithd 3060380 1177760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_411_2 unithd 3060380 1180480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_412_2 unithd 3060380 1183200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_413_2 unithd 3060380 1185920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_414_2 unithd 3060380 1188640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_415_2 unithd 3060380 1191360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_416_2 unithd 3060380 1194080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_417_2 unithd 3060380 1196800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_418_2 unithd 3060380 1199520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_419_2 unithd 3060380 1202240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_420_2 unithd 3060380 1204960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_421_2 unithd 3060380 1207680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_422_2 unithd 3060380 1210400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_423_2 unithd 3060380 1213120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_424_2 unithd 3060380 1215840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_425_2 unithd 3060380 1218560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_426_2 unithd 3060380 1221280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_427_2 unithd 3060380 1224000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_428_2 unithd 3060380 1226720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_429_2 unithd 3060380 1229440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_430_2 unithd 3060380 1232160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_431_2 unithd 3060380 1234880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_432_2 unithd 3060380 1237600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_433_2 unithd 3060380 1240320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_434_2 unithd 3060380 1243040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_435_2 unithd 3060380 1245760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_436_2 unithd 3060380 1248480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_437_2 unithd 3060380 1251200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_438_2 unithd 3060380 1253920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_439_2 unithd 3060380 1256640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_440_2 unithd 3060380 1259360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_441_2 unithd 3060380 1262080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_442_2 unithd 3060380 1264800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_443_2 unithd 3060380 1267520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_444_2 unithd 3060380 1270240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_445_2 unithd 3060380 1272960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_446_2 unithd 3060380 1275680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_447_2 unithd 3060380 1278400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_448_2 unithd 3060380 1281120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_449_2 unithd 3060380 1283840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_450_2 unithd 3060380 1286560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_451_2 unithd 3060380 1289280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_452_2 unithd 3060380 1292000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_453_2 unithd 3060380 1294720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_454_2 unithd 3060380 1297440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_455_2 unithd 3060380 1300160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_456_2 unithd 3060380 1302880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_457_2 unithd 3060380 1305600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_458_2 unithd 3060380 1308320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_459_2 unithd 3060380 1311040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_460_2 unithd 3060380 1313760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_461_2 unithd 3060380 1316480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_462_2 unithd 3060380 1319200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_463_2 unithd 3060380 1321920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_464_2 unithd 3060380 1324640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_465_2 unithd 3060380 1327360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_466_2 unithd 3060380 1330080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_467_2 unithd 3060380 1332800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_468_2 unithd 3060380 1335520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_469_2 unithd 3060380 1338240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_470_2 unithd 3060380 1340960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_471_2 unithd 3060380 1343680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_472_2 unithd 3060380 1346400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_473_2 unithd 3060380 1349120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_474_2 unithd 3060380 1351840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_475_2 unithd 3060380 1354560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_476_2 unithd 3060380 1357280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_477_2 unithd 3060380 1360000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_478_2 unithd 3060380 1362720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_479_2 unithd 3060380 1365440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_480_2 unithd 3060380 1368160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_481_2 unithd 3060380 1370880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_482_2 unithd 3060380 1373600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_483_2 unithd 3060380 1376320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_484_2 unithd 3060380 1379040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_485_2 unithd 3060380 1381760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_486_2 unithd 3060380 1384480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_487_2 unithd 3060380 1387200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_488_2 unithd 3060380 1389920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_489_2 unithd 3060380 1392640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_490_2 unithd 3060380 1395360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_491_2 unithd 3060380 1398080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_492_2 unithd 3060380 1400800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_493_2 unithd 3060380 1403520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_494_2 unithd 3060380 1406240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_495_2 unithd 3060380 1408960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_496_2 unithd 3060380 1411680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_497_2 unithd 3060380 1414400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_498_2 unithd 3060380 1417120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_499_2 unithd 3060380 1419840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_500_2 unithd 3060380 1422560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_501_2 unithd 3060380 1425280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_502_2 unithd 3060380 1428000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_503_2 unithd 3060380 1430720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_504_2 unithd 3060380 1433440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_505_2 unithd 3060380 1436160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_506_2 unithd 3060380 1438880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_507_2 unithd 3060380 1441600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_508_2 unithd 3060380 1444320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_509_2 unithd 3060380 1447040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_510_2 unithd 3060380 1449760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_511_2 unithd 3060380 1452480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_512_2 unithd 3060380 1455200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_513_2 unithd 3060380 1457920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_514_2 unithd 3060380 1460640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_515_2 unithd 3060380 1463360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_516_2 unithd 3060380 1466080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_517_2 unithd 3060380 1468800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_518_2 unithd 3060380 1471520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_519_2 unithd 3060380 1474240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_520_2 unithd 3060380 1476960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_521_2 unithd 3060380 1479680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_522_2 unithd 3060380 1482400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_523_2 unithd 3060380 1485120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_524_2 unithd 3060380 1487840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_525_2 unithd 3060380 1490560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_526_2 unithd 3060380 1493280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_527_2 unithd 3060380 1496000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_528_2 unithd 3060380 1498720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_529_2 unithd 3060380 1501440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_530_2 unithd 3060380 1504160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_531_2 unithd 3060380 1506880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_532_2 unithd 3060380 1509600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_533_2 unithd 3060380 1512320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_534_2 unithd 3060380 1515040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_535_2 unithd 3060380 1517760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_536_2 unithd 3060380 1520480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_537_2 unithd 3060380 1523200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_538_2 unithd 3060380 1525920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_539_2 unithd 3060380 1528640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_540_2 unithd 3060380 1531360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_541_2 unithd 3060380 1534080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_542_2 unithd 3060380 1536800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_543_2 unithd 3060380 1539520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_544_2 unithd 3060380 1542240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_545_2 unithd 3060380 1544960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_546_2 unithd 3060380 1547680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_547_2 unithd 3060380 1550400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_548_2 unithd 3060380 1553120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_549_2 unithd 3060380 1555840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_550_2 unithd 3060380 1558560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_551_2 unithd 3060380 1561280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_552_2 unithd 3060380 1564000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_553_2 unithd 3060380 1566720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_554_2 unithd 3060380 1569440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_555_2 unithd 3060380 1572160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_556_2 unithd 3060380 1574880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_557_2 unithd 3060380 1577600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_558_2 unithd 3060380 1580320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_559_2 unithd 3060380 1583040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_560_2 unithd 3060380 1585760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_561_2 unithd 3060380 1588480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_562_2 unithd 3060380 1591200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_563_2 unithd 3060380 1593920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_564_2 unithd 3060380 1596640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_565_2 unithd 3060380 1599360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_566_2 unithd 3060380 1602080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_567_2 unithd 3060380 1604800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_568_2 unithd 3060380 1607520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_569_2 unithd 3060380 1610240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_570_2 unithd 3060380 1612960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_571_2 unithd 3060380 1615680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_572_2 unithd 3060380 1618400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_573_2 unithd 3060380 1621120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_574_2 unithd 3060380 1623840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_575_2 unithd 3060380 1626560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_576_2 unithd 3060380 1629280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_577_2 unithd 3060380 1632000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_578_2 unithd 3060380 1634720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_579_2 unithd 3060380 1637440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_580_2 unithd 3060380 1640160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_581_2 unithd 3060380 1642880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_582_2 unithd 3060380 1645600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_583_2 unithd 3060380 1648320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_584_2 unithd 3060380 1651040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_585_2 unithd 3060380 1653760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_586_2 unithd 3060380 1656480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_587_2 unithd 3060380 1659200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_588_2 unithd 3060380 1661920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_589_2 unithd 3060380 1664640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_590_2 unithd 3060380 1667360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_591_2 unithd 3060380 1670080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_592_2 unithd 3060380 1672800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_593_2 unithd 3060380 1675520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_594_2 unithd 3060380 1678240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_595_2 unithd 3060380 1680960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_596_2 unithd 3060380 1683680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_597_2 unithd 3060380 1686400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_598_2 unithd 3060380 1689120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_599_2 unithd 3060380 1691840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_600_2 unithd 3060380 1694560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_601_2 unithd 3060380 1697280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_602_2 unithd 3060380 1700000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_603_2 unithd 3060380 1702720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_604_2 unithd 3060380 1705440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_605_2 unithd 3060380 1708160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_606_2 unithd 3060380 1710880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_607_2 unithd 3060380 1713600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_608_2 unithd 3060380 1716320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_609_2 unithd 3060380 1719040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_610_2 unithd 3060380 1721760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_611_2 unithd 3060380 1724480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_612_2 unithd 3060380 1727200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_613_2 unithd 3060380 1729920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_614_2 unithd 3060380 1732640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_615_2 unithd 3060380 1735360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_616_2 unithd 3060380 1738080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_617_2 unithd 3060380 1740800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_618_2 unithd 3060380 1743520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_619_2 unithd 3060380 1746240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_620_2 unithd 3060380 1748960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_621_2 unithd 3060380 1751680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_622_2 unithd 3060380 1754400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_623_2 unithd 3060380 1757120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_624_2 unithd 3060380 1759840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_625_2 unithd 3060380 1762560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_626_2 unithd 3060380 1765280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_627_2 unithd 3060380 1768000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_628_2 unithd 3060380 1770720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_629_2 unithd 3060380 1773440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_630_2 unithd 3060380 1776160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_631_2 unithd 3060380 1778880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_632_2 unithd 3060380 1781600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_633_2 unithd 3060380 1784320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_634_2 unithd 3060380 1787040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_635_2 unithd 3060380 1789760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_636_2 unithd 3060380 1792480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_637_2 unithd 3060380 1795200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_638_2 unithd 3060380 1797920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_639_2 unithd 3060380 1800640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_640_2 unithd 3060380 1803360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_641_2 unithd 3060380 1806080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_642_2 unithd 3060380 1808800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_643_2 unithd 3060380 1811520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_644_2 unithd 3060380 1814240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_645_2 unithd 3060380 1816960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_646_2 unithd 3060380 1819680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_647_2 unithd 3060380 1822400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_648_2 unithd 3060380 1825120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_649_2 unithd 3060380 1827840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_650_2 unithd 3060380 1830560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_651_2 unithd 3060380 1833280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_652_2 unithd 3060380 1836000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_653_2 unithd 3060380 1838720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_654_2 unithd 3060380 1841440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_655_2 unithd 3060380 1844160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_656_2 unithd 3060380 1846880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_657_2 unithd 3060380 1849600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_658_2 unithd 3060380 1852320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_659_2 unithd 3060380 1855040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_660_2 unithd 3060380 1857760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_661_2 unithd 3060380 1860480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_662_2 unithd 3060380 1863200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_663_2 unithd 3060380 1865920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_664_2 unithd 3060380 1868640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_665_2 unithd 3060380 1871360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_666_2 unithd 3060380 1874080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_667_2 unithd 3060380 1876800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_668_2 unithd 3060380 1879520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_669_2 unithd 3060380 1882240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_670_2 unithd 3060380 1884960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_671_2 unithd 3060380 1887680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_672_2 unithd 3060380 1890400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_673_2 unithd 3060380 1893120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_674_2 unithd 3060380 1895840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_675_2 unithd 3060380 1898560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_676_2 unithd 3060380 1901280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_677_2 unithd 3060380 1904000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_678_2 unithd 3060380 1906720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_679_2 unithd 3060380 1909440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_680_2 unithd 3060380 1912160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_681_2 unithd 3060380 1914880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_682_2 unithd 3060380 1917600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_683_2 unithd 3060380 1920320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_684_2 unithd 3060380 1923040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_685_2 unithd 3060380 1925760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_686_2 unithd 3060380 1928480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_687_2 unithd 3060380 1931200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_688_2 unithd 3060380 1933920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_689_2 unithd 3060380 1936640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_690_2 unithd 3060380 1939360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_691_2 unithd 3060380 1942080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_692_2 unithd 3060380 1944800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_693_2 unithd 3060380 1947520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_694_2 unithd 3060380 1950240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_695_2 unithd 3060380 1952960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_696_2 unithd 3060380 1955680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_697_2 unithd 3060380 1958400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_698_2 unithd 3060380 1961120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_699_2 unithd 3060380 1963840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_700_2 unithd 3060380 1966560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_701_2 unithd 3060380 1969280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_702_2 unithd 3060380 1972000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_703_2 unithd 3060380 1974720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_704_2 unithd 3060380 1977440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_705_2 unithd 3060380 1980160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_706_2 unithd 3060380 1982880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_707_2 unithd 3060380 1985600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_708_2 unithd 3060380 1988320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_709_2 unithd 3060380 1991040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_710_2 unithd 3060380 1993760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_711_2 unithd 3060380 1996480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_712_2 unithd 3060380 1999200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_713_2 unithd 3060380 2001920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_714_2 unithd 3060380 2004640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_715_2 unithd 3060380 2007360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_716_2 unithd 3060380 2010080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_717_2 unithd 3060380 2012800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_718_2 unithd 3060380 2015520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_719_2 unithd 3060380 2018240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_720_2 unithd 3060380 2020960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_721_2 unithd 3060380 2023680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_722_2 unithd 3060380 2026400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_723_2 unithd 3060380 2029120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_724_2 unithd 3060380 2031840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_725_2 unithd 3060380 2034560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_726_2 unithd 3060380 2037280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_727_2 unithd 3060380 2040000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_728_2 unithd 3060380 2042720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_729_2 unithd 3060380 2045440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_730_2 unithd 3060380 2048160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_731_2 unithd 3060380 2050880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_732_2 unithd 3060380 2053600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_733_2 unithd 3060380 2056320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_734_2 unithd 3060380 2059040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_735_2 unithd 3060380 2061760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_736_2 unithd 3060380 2064480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_737_2 unithd 3060380 2067200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_738_2 unithd 3060380 2069920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_739_2 unithd 3060380 2072640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_740_2 unithd 3060380 2075360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_741_2 unithd 3060380 2078080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_742_2 unithd 3060380 2080800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_743_2 unithd 3060380 2083520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_744_2 unithd 3060380 2086240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_745_2 unithd 3060380 2088960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_746_2 unithd 3060380 2091680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_747_2 unithd 3060380 2094400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_748_2 unithd 3060380 2097120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_749_2 unithd 3060380 2099840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_750_2 unithd 3060380 2102560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_751_2 unithd 3060380 2105280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_752_2 unithd 3060380 2108000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_753_2 unithd 3060380 2110720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_754_2 unithd 3060380 2113440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_755_2 unithd 3060380 2116160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_756_2 unithd 3060380 2118880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_757_2 unithd 3060380 2121600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_758_2 unithd 3060380 2124320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_759_2 unithd 3060380 2127040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_760_2 unithd 3060380 2129760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_761_2 unithd 3060380 2132480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_762_2 unithd 3060380 2135200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_763_2 unithd 3060380 2137920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_764_2 unithd 3060380 2140640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_765_2 unithd 3060380 2143360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_766_2 unithd 3060380 2146080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_767_2 unithd 3060380 2148800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_768_2 unithd 3060380 2151520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_769_2 unithd 3060380 2154240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_770_2 unithd 3060380 2156960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_771_2 unithd 3060380 2159680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_772_2 unithd 3060380 2162400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_773_2 unithd 3060380 2165120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_774_2 unithd 3060380 2167840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_775_2 unithd 3060380 2170560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_776_2 unithd 3060380 2173280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_777_2 unithd 3060380 2176000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_778_2 unithd 3060380 2178720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_779_2 unithd 3060380 2181440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_780_2 unithd 3060380 2184160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_781_2 unithd 3060380 2186880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_782_2 unithd 3060380 2189600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_783_2 unithd 3060380 2192320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_784_2 unithd 3060380 2195040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_785_2 unithd 3060380 2197760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_786_2 unithd 3060380 2200480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_787_2 unithd 3060380 2203200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_788_2 unithd 3060380 2205920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_789_2 unithd 3060380 2208640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_790_2 unithd 3060380 2211360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_791_2 unithd 3060380 2214080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_792_2 unithd 3060380 2216800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_793_2 unithd 3060380 2219520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_794_2 unithd 3060380 2222240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_795_2 unithd 3060380 2224960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_796_2 unithd 3060380 2227680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_797_2 unithd 3060380 2230400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_798_2 unithd 3060380 2233120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_799_2 unithd 3060380 2235840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_800_2 unithd 3060380 2238560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_801_2 unithd 3060380 2241280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_802_2 unithd 3060380 2244000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_803_2 unithd 3060380 2246720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_804_2 unithd 3060380 2249440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_805_2 unithd 3060380 2252160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_806_2 unithd 3060380 2254880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_807_2 unithd 3060380 2257600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_808_2 unithd 3060380 2260320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_809_2 unithd 3060380 2263040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_810_2 unithd 3060380 2265760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_811_2 unithd 3060380 2268480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_812_2 unithd 3060380 2271200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_813_2 unithd 3060380 2273920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_814_2 unithd 3060380 2276640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_815_2 unithd 3060380 2279360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_816_2 unithd 3060380 2282080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_817_2 unithd 3060380 2284800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_818_2 unithd 3060380 2287520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_819_2 unithd 3060380 2290240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_820_2 unithd 3060380 2292960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_821_2 unithd 3060380 2295680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_822_2 unithd 3060380 2298400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_823_2 unithd 3060380 2301120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_824_2 unithd 3060380 2303840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_825_2 unithd 3060380 2306560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_826_2 unithd 3060380 2309280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_827_2 unithd 3060380 2312000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_828_2 unithd 3060380 2314720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_829_2 unithd 3060380 2317440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_830_2 unithd 3060380 2320160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_831_2 unithd 3060380 2322880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_832_2 unithd 3060380 2325600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_833_2 unithd 3060380 2328320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_834_2 unithd 3060380 2331040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_835_2 unithd 3060380 2333760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_836_2 unithd 3060380 2336480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_837_2 unithd 3060380 2339200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_838_2 unithd 3060380 2341920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_839_2 unithd 3060380 2344640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_840_2 unithd 3060380 2347360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_841_2 unithd 3060380 2350080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_842_2 unithd 3060380 2352800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_843_2 unithd 3060380 2355520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_844_2 unithd 3060380 2358240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_845_2 unithd 3060380 2360960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_846_2 unithd 3060380 2363680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_847_2 unithd 3060380 2366400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_848_2 unithd 3060380 2369120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_849_2 unithd 3060380 2371840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_850_2 unithd 3060380 2374560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_851_2 unithd 3060380 2377280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_852_2 unithd 3060380 2380000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_853_2 unithd 3060380 2382720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_854_2 unithd 3060380 2385440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_855_2 unithd 3060380 2388160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_856_2 unithd 3060380 2390880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_857_2 unithd 3060380 2393600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_858_2 unithd 3060380 2396320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_859_2 unithd 3060380 2399040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_860_2 unithd 3060380 2401760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_861_2 unithd 3060380 2404480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_862_2 unithd 3060380 2407200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_863_2 unithd 3060380 2409920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_864_2 unithd 3060380 2412640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_865_2 unithd 3060380 2415360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_866_2 unithd 3060380 2418080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_867_2 unithd 3060380 2420800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_868_2 unithd 3060380 2423520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_869_2 unithd 3060380 2426240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_870_2 unithd 3060380 2428960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_871_2 unithd 3060380 2431680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_872_2 unithd 3060380 2434400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_873_2 unithd 3060380 2437120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_874_2 unithd 3060380 2439840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_875_2 unithd 3060380 2442560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_876_2 unithd 3060380 2445280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_877_2 unithd 3060380 2448000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_878_2 unithd 3060380 2450720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_879_2 unithd 3060380 2453440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_880_2 unithd 3060380 2456160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_881_2 unithd 3060380 2458880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_882_2 unithd 3060380 2461600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_883_2 unithd 3060380 2464320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_884_2 unithd 3060380 2467040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_885_2 unithd 3060380 2469760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_886_2 unithd 3060380 2472480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_887_2 unithd 3060380 2475200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_888_2 unithd 3060380 2477920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_889_2 unithd 3060380 2480640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_890_2 unithd 3060380 2483360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_891_2 unithd 3060380 2486080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_892_2 unithd 3060380 2488800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_893_2 unithd 3060380 2491520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_894_2 unithd 3060380 2494240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_895_2 unithd 3060380 2496960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_896_2 unithd 3060380 2499680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_897_2 unithd 3060380 2502400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_898_2 unithd 3060380 2505120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_899_2 unithd 3060380 2507840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_900_2 unithd 3060380 2510560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_901_2 unithd 3060380 2513280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_902_2 unithd 3060380 2516000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_903_2 unithd 3060380 2518720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_904_2 unithd 3060380 2521440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_905_2 unithd 3060380 2524160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_906_2 unithd 3060380 2526880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_907_2 unithd 3060380 2529600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_908_2 unithd 3060380 2532320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_909_2 unithd 3060380 2535040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_910_2 unithd 3060380 2537760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_911_2 unithd 3060380 2540480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_912_2 unithd 3060380 2543200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_913_2 unithd 3060380 2545920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_914_2 unithd 3060380 2548640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_915_2 unithd 3060380 2551360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_916_2 unithd 3060380 2554080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_917_2 unithd 3060380 2556800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_918_2 unithd 3060380 2559520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_919_2 unithd 3060380 2562240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_920_2 unithd 3060380 2564960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_921_2 unithd 3060380 2567680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_922_2 unithd 3060380 2570400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_923_2 unithd 3060380 2573120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_924_2 unithd 3060380 2575840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_925_2 unithd 3060380 2578560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_926_2 unithd 3060380 2581280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_927_2 unithd 3060380 2584000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_928_2 unithd 3060380 2586720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_929_2 unithd 3060380 2589440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_930_2 unithd 3060380 2592160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_931_2 unithd 3060380 2594880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_932_2 unithd 3060380 2597600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_933_2 unithd 3060380 2600320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_934_2 unithd 3060380 2603040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_935_2 unithd 3060380 2605760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_936_2 unithd 3060380 2608480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_937_2 unithd 3060380 2611200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_938_2 unithd 3060380 2613920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_939_2 unithd 3060380 2616640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_940_2 unithd 3060380 2619360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_941_2 unithd 3060380 2622080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_942_2 unithd 3060380 2624800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_943_2 unithd 3060380 2627520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_944_2 unithd 3060380 2630240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_945_2 unithd 3060380 2632960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_946_2 unithd 3060380 2635680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_947_2 unithd 3060380 2638400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_948_2 unithd 3060380 2641120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_949_2 unithd 3060380 2643840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_950_2 unithd 3060380 2646560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_951_2 unithd 3060380 2649280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_952_2 unithd 3060380 2652000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_953_2 unithd 3060380 2654720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_954_2 unithd 3060380 2657440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_955_2 unithd 3060380 2660160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_956_2 unithd 3060380 2662880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_957_2 unithd 3060380 2665600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_958_2 unithd 3060380 2668320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_959_2 unithd 3060380 2671040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_960_2 unithd 3060380 2673760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_961_2 unithd 3060380 2676480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_962_2 unithd 3060380 2679200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_963_2 unithd 3060380 2681920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_964_2 unithd 3060380 2684640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_965_2 unithd 3060380 2687360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_966_2 unithd 3060380 2690080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_967_2 unithd 3060380 2692800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_968_2 unithd 3060380 2695520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_969_2 unithd 3060380 2698240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_970_2 unithd 3060380 2700960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_971_2 unithd 3060380 2703680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_972_2 unithd 3060380 2706400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_973_2 unithd 3060380 2709120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_974_2 unithd 3060380 2711840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_975_2 unithd 3060380 2714560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_976_2 unithd 3060380 2717280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_977_2 unithd 3060380 2720000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_978_2 unithd 3060380 2722720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_979_2 unithd 3060380 2725440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_980_2 unithd 3060380 2728160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_981_2 unithd 3060380 2730880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_982_2 unithd 3060380 2733600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_983_2 unithd 3060380 2736320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_984_2 unithd 3060380 2739040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_985_2 unithd 3060380 2741760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_986_2 unithd 3060380 2744480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_987_2 unithd 3060380 2747200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_988_2 unithd 3060380 2749920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_989_2 unithd 3060380 2752640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_990_2 unithd 3060380 2755360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_991_2 unithd 3060380 2758080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_992_2 unithd 3060380 2760800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_993_2 unithd 3060380 2763520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_994_2 unithd 3060380 2766240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_995_2 unithd 3060380 2768960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_996_2 unithd 3060380 2771680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_997_2 unithd 3060380 2774400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_998_2 unithd 3060380 2777120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_999_2 unithd 3060380 2779840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1000_2 unithd 3060380 2782560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1001_2 unithd 3060380 2785280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1002_2 unithd 3060380 2788000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1003_2 unithd 3060380 2790720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1004_2 unithd 3060380 2793440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1005_2 unithd 3060380 2796160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1006_2 unithd 3060380 2798880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1007_2 unithd 3060380 2801600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1008_2 unithd 3060380 2804320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1009_2 unithd 3060380 2807040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1010_2 unithd 3060380 2809760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1011_2 unithd 3060380 2812480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1012_2 unithd 3060380 2815200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1013_2 unithd 3060380 2817920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1014_2 unithd 3060380 2820640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1015_2 unithd 3060380 2823360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1016_2 unithd 3060380 2826080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1017_2 unithd 3060380 2828800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1018_2 unithd 3060380 2831520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1019_2 unithd 3060380 2834240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1020_2 unithd 3060380 2836960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1021_2 unithd 3060380 2839680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1022_2 unithd 3060380 2842400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1023_2 unithd 3060380 2845120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1024_2 unithd 3060380 2847840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1025_2 unithd 3060380 2850560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1026_2 unithd 3060380 2853280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1027_2 unithd 3060380 2856000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1028_2 unithd 3060380 2858720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1029_2 unithd 3060380 2861440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1030_2 unithd 3060380 2864160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1031_2 unithd 3060380 2866880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1032_2 unithd 3060380 2869600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1033_2 unithd 3060380 2872320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1034_2 unithd 3060380 2875040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1035_2 unithd 3060380 2877760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1036_2 unithd 3060380 2880480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1037_2 unithd 3060380 2883200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1038_2 unithd 3060380 2885920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1039_2 unithd 3060380 2888640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1040_2 unithd 3060380 2891360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1041_2 unithd 3060380 2894080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1042_2 unithd 3060380 2896800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1043_2 unithd 3060380 2899520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1044_2 unithd 3060380 2902240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1045_2 unithd 3060380 2904960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1046_2 unithd 3060380 2907680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1047_2 unithd 3060380 2910400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1048_2 unithd 3060380 2913120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1049_2 unithd 3060380 2915840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1050_2 unithd 3060380 2918560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1051_2 unithd 3060380 2921280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1052_2 unithd 3060380 2924000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1053_2 unithd 3060380 2926720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1054_2 unithd 3060380 2929440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1055_2 unithd 3060380 2932160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1056_2 unithd 3060380 2934880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1057_2 unithd 3060380 2937600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1058_2 unithd 3060380 2940320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1059_2 unithd 3060380 2943040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1060_2 unithd 3060380 2945760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1061_2 unithd 3060380 2948480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1062_2 unithd 3060380 2951200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1063_2 unithd 3060380 2953920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1064_2 unithd 3060380 2956640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1065_2 unithd 3060380 2959360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1066_2 unithd 3060380 2962080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1067_2 unithd 3060380 2964800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1068_2 unithd 3060380 2967520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1069_2 unithd 3060380 2970240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1070_2 unithd 3060380 2972960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1071_2 unithd 3060380 2975680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1072_2 unithd 3060380 2978400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1073_2 unithd 3060380 2981120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1074_2 unithd 3060380 2983840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1075_2 unithd 3060380 2986560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1076_2 unithd 3060380 2989280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1077_2 unithd 3060380 2992000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1078_2 unithd 3060380 2994720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1079_2 unithd 3060380 2997440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1080_2 unithd 3060380 3000160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1081_2 unithd 3060380 3002880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1082_2 unithd 3060380 3005600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1083_2 unithd 3060380 3008320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1084_2 unithd 3060380 3011040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1085_2 unithd 3060380 3013760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1086_2 unithd 3060380 3016480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1087_2 unithd 3060380 3019200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1088_2 unithd 3060380 3021920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1089_2 unithd 3060380 3024640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1090_2 unithd 3060380 3027360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1091_2 unithd 3060380 3030080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1092_2 unithd 3060380 3032800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1093_2 unithd 3060380 3035520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1094_2 unithd 3060380 3038240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1095_2 unithd 3060380 3040960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1096_2 unithd 3060380 3043680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1097_2 unithd 3060380 3046400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1098_2 unithd 3060380 3049120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1099_2 unithd 3060380 3051840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1100_2 unithd 3060380 3054560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1101_2 unithd 3060380 3057280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1102_2 unithd 3060380 3060000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1103_2 unithd 3060380 3062720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1104_2 unithd 3060380 3065440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1105_2 unithd 3060380 3068160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1106_2 unithd 3060380 3070880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1107_2 unithd 3060380 3073600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1108_2 unithd 3060380 3076320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1109_2 unithd 3060380 3079040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1110_2 unithd 3060380 3081760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1111_2 unithd 3060380 3084480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1112_2 unithd 3060380 3087200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1113_2 unithd 3060380 3089920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1114_2 unithd 3060380 3092640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1115_2 unithd 3060380 3095360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1116_2 unithd 3060380 3098080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1117_2 unithd 3060380 3100800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1118_2 unithd 3060380 3103520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1119_2 unithd 3060380 3106240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1120_2 unithd 3060380 3108960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1121_2 unithd 3060380 3111680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1122_2 unithd 3060380 3114400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1123_2 unithd 3060380 3117120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1124_2 unithd 3060380 3119840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1125_2 unithd 3060380 3122560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1126_2 unithd 3060380 3125280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1127_2 unithd 3060380 3128000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1128_2 unithd 3060380 3130720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1129_2 unithd 3060380 3133440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1130_2 unithd 3060380 3136160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1131_2 unithd 3060380 3138880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1132_2 unithd 3060380 3141600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1133_2 unithd 3060380 3144320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1134_2 unithd 3060380 3147040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1135_2 unithd 3060380 3149760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1136_2 unithd 3060380 3152480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1137_2 unithd 3060380 3155200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1138_2 unithd 3060380 3157920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1139_2 unithd 3060380 3160640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1140_2 unithd 3060380 3163360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1141_2 unithd 3060380 3166080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1142_2 unithd 3060380 3168800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1143_2 unithd 3060380 3171520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1144_2 unithd 3060380 3174240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1145_2 unithd 3060380 3176960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1146_2 unithd 3060380 3179680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1147_2 unithd 3060380 3182400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1148_2 unithd 3060380 3185120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1149_2 unithd 3060380 3187840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1150_2 unithd 3060380 3190560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1151_2 unithd 3060380 3193280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1152_2 unithd 3060380 3196000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1153_2 unithd 3060380 3198720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1154_2 unithd 3060380 3201440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1155_2 unithd 3060380 3204160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1156_2 unithd 3060380 3206880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1157_2 unithd 3060380 3209600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1158_2 unithd 3060380 3212320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1159_2 unithd 3060380 3215040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1160_2 unithd 3060380 3217760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1161_2 unithd 3060380 3220480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1162_2 unithd 3060380 3223200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1163_2 unithd 3060380 3225920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1164_2 unithd 3060380 3228640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1165_2 unithd 3060380 3231360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1166_2 unithd 3060380 3234080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1167_2 unithd 3060380 3236800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1168_2 unithd 3060380 3239520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1169_2 unithd 3060380 3242240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1170_2 unithd 3060380 3244960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1171_2 unithd 3060380 3247680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1172_2 unithd 3060380 3250400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1173_2 unithd 3060380 3253120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1174_2 unithd 3060380 3255840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1175_2 unithd 3060380 3258560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1176_2 unithd 3060380 3261280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1177_2 unithd 3060380 3264000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1178_2 unithd 3060380 3266720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1179_2 unithd 3060380 3269440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1180_2 unithd 3060380 3272160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1181_2 unithd 3060380 3274880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1182_2 unithd 3060380 3277600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1183_2 unithd 3060380 3280320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1184_2 unithd 3060380 3283040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1185_2 unithd 3060380 3285760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1186_2 unithd 3060380 3288480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1187_2 unithd 3060380 3291200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1188_2 unithd 3060380 3293920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1189_2 unithd 3060380 3296640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1190_2 unithd 3060380 3299360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1191_2 unithd 3060380 3302080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1192_2 unithd 3060380 3304800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1193_2 unithd 3060380 3307520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1194_2 unithd 3060380 3310240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1195_2 unithd 3060380 3312960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1196_2 unithd 3060380 3315680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1197_2 unithd 3060380 3318400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1198_2 unithd 3060380 3321120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1199_2 unithd 3060380 3323840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1200_2 unithd 3060380 3326560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1201_2 unithd 3060380 3329280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1202_2 unithd 3060380 3332000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1203_2 unithd 3060380 3334720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1204_2 unithd 3060380 3337440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1205_2 unithd 3060380 3340160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1206_2 unithd 3060380 3342880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1207_2 unithd 3060380 3345600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1208_2 unithd 3060380 3348320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1209_2 unithd 3060380 3351040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1210_2 unithd 3060380 3353760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1211_2 unithd 3060380 3356480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1212_2 unithd 3060380 3359200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1213_2 unithd 3060380 3361920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1214_2 unithd 3060380 3364640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1215_2 unithd 3060380 3367360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1216_2 unithd 3060380 3370080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1217_2 unithd 3060380 3372800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1218_2 unithd 3060380 3375520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1219_2 unithd 3060380 3378240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1220_2 unithd 3060380 3380960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1221_2 unithd 3060380 3383680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1222_2 unithd 3060380 3386400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1223_2 unithd 3060380 3389120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1224_2 unithd 3060380 3391840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1225_2 unithd 3060380 3394560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1226_2 unithd 3060380 3397280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1227_2 unithd 3060380 3400000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1228_2 unithd 3060380 3402720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1229_2 unithd 3060380 3405440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1230_2 unithd 3060380 3408160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1231_2 unithd 3060380 3410880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1232_2 unithd 3060380 3413600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1233_2 unithd 3060380 3416320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1234_2 unithd 3060380 3419040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1235_2 unithd 3060380 3421760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1236_2 unithd 3060380 3424480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1237_2 unithd 3060380 3427200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1238_2 unithd 3060380 3429920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1239_2 unithd 3060380 3432640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1240_2 unithd 3060380 3435360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1241_2 unithd 3060380 3438080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1242_2 unithd 3060380 3440800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1243_2 unithd 3060380 3443520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1244_2 unithd 3060380 3446240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1245_2 unithd 3060380 3448960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1246_2 unithd 3060380 3451680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1247_2 unithd 3060380 3454400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1248_2 unithd 3060380 3457120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1249_2 unithd 3060380 3459840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1250_2 unithd 3060380 3462560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1251_2 unithd 3060380 3465280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1252_2 unithd 3060380 3468000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1253_2 unithd 3060380 3470720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1254_2 unithd 3060380 3473440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1255_2 unithd 3060380 3476160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1256_2 unithd 3060380 3478880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1257_2 unithd 3060380 3481600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1258_2 unithd 3060380 3484320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1259_2 unithd 3060380 3487040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1260_2 unithd 3060380 3489760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1261_2 unithd 3060380 3492480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1262_2 unithd 3060380 3495200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1263_2 unithd 3060380 3497920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1264_2 unithd 3060380 3500640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1265_2 unithd 3060380 3503360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1266_2 unithd 3060380 3506080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1267_2 unithd 3060380 3508800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1268_2 unithd 3060380 3511520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1269_2 unithd 3060380 3514240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1270_2 unithd 3060380 3516960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1271_2 unithd 3060380 3519680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1272_2 unithd 3060380 3522400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1273_2 unithd 3060380 3525120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1274_2 unithd 3060380 3527840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1275_2 unithd 3060380 3530560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1276_2 unithd 3060380 3533280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1277_2 unithd 3060380 3536000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1278_2 unithd 3060380 3538720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1279_2 unithd 3060380 3541440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1280_2 unithd 3060380 3544160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1281_2 unithd 3060380 3546880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1282_2 unithd 3060380 3549600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1283_2 unithd 3060380 3552320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1284_2 unithd 3060380 3555040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1285_2 unithd 3060380 3557760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1286_2 unithd 3060380 3560480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1287_2 unithd 3060380 3563200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1288_2 unithd 3060380 3565920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1289_2 unithd 3060380 3568640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1290_2 unithd 3060380 3571360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1291_2 unithd 3060380 3574080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1292_2 unithd 3060380 3576800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1293_2 unithd 3060380 3579520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1294_2 unithd 3060380 3582240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1295_2 unithd 3060380 3584960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1296_2 unithd 3060380 3587680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1297_2 unithd 3060380 3590400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1298_2 unithd 3060380 3593120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1299_2 unithd 3060380 3595840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1300_2 unithd 3060380 3598560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1301_2 unithd 3060380 3601280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1302_2 unithd 3060380 3604000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1303_2 unithd 3060380 3606720 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1304_2 unithd 3060380 3609440 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1305_2 unithd 3060380 3612160 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1306_2 unithd 3060380 3614880 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1307_2 unithd 3060380 3617600 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1308_2 unithd 3060380 3620320 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1309_2 unithd 3060380 3623040 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1310_2 unithd 3060380 3625760 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1311_2 unithd 3060380 3628480 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1312_2 unithd 3060380 3631200 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1313_2 unithd 3060380 3633920 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1314_2 unithd 3060380 3636640 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1315_2 unithd 3060380 3639360 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1316_2 unithd 3060380 3642080 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1317_2 unithd 3060380 3644800 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1318_2 unithd 3060380 3647520 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1319_2 unithd 3060380 3650240 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1320_2 unithd 3060380 3652960 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1321_2 unithd 3060380 3655680 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1322_2 unithd 3060380 3658400 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1323_2 unithd 3060380 3661120 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1324_2 unithd 3060380 3663840 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1325_2 unithd 3060380 3666560 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1326_2 unithd 3060380 3669280 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1327_2 unithd 3060380 3672000 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1328_2 unithd 3060380 3674720 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1329_2 unithd 3060380 3677440 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1330_2 unithd 3060380 3680160 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1331_2 unithd 3060380 3682880 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1332_2 unithd 3060380 3685600 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1333_2 unithd 3060380 3688320 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1334_2 unithd 3060380 3691040 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1335_2 unithd 3060380 3693760 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1336_2 unithd 3060380 3696480 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1337_2 unithd 3060380 3699200 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1338_2 unithd 3060380 3701920 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1339_2 unithd 3060380 3704640 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1340_2 unithd 3060380 3707360 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1341_2 unithd 3060380 3710080 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1342_2 unithd 3060380 3712800 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1343_2 unithd 3060380 3715520 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1344_2 unithd 3060380 3718240 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1345_2 unithd 3060380 3720960 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1346_2 unithd 3060380 3723680 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1347_2 unithd 3060380 3726400 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1348_2 unithd 3060380 3729120 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1349_2 unithd 3060380 3731840 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1350_2 unithd 3060380 3734560 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1351_2 unithd 3060380 3737280 FS DO 100 BY 1 STEP 460 0 ; -ROW ROW_1352_2 unithd 3060380 3740000 N DO 100 BY 1 STEP 460 0 ; -ROW ROW_1353_2 unithd 3060380 3742720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_59_1 unithd 60260 223040 FS DO 99 BY 1 STEP 460 0 ; +ROW ROW_59_2 unithd 326140 223040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_59_3 unithd 3060380 223040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_60_2 unithd 326140 225760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_60_3 unithd 3060380 225760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_61_2 unithd 326140 228480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_61_3 unithd 3060380 228480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_62_2 unithd 326140 231200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_62_3 unithd 3060380 231200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_63_2 unithd 326140 233920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_63_3 unithd 3060380 233920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_64_2 unithd 326140 236640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_64_3 unithd 3060380 236640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_65_2 unithd 326140 239360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_65_3 unithd 3060380 239360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_66_2 unithd 326140 242080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_66_3 unithd 3060380 242080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_67_2 unithd 326140 244800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_67_3 unithd 3060380 244800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_68_2 unithd 326140 247520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_68_3 unithd 3060380 247520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_69_2 unithd 326140 250240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_69_3 unithd 3060380 250240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_70_2 unithd 326140 252960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_70_3 unithd 3060380 252960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_71_2 unithd 326140 255680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_71_3 unithd 3060380 255680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_72_2 unithd 326140 258400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_72_3 unithd 3060380 258400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_73_2 unithd 326140 261120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_73_3 unithd 3060380 261120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_74_2 unithd 326140 263840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_74_3 unithd 3060380 263840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_75_2 unithd 326140 266560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_75_3 unithd 3060380 266560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_76_2 unithd 326140 269280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_76_3 unithd 3060380 269280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_77_2 unithd 326140 272000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_77_3 unithd 3060380 272000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_78_2 unithd 326140 274720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_78_3 unithd 3060380 274720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_79_2 unithd 326140 277440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_79_3 unithd 3060380 277440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_80_2 unithd 326140 280160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_80_3 unithd 3060380 280160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_81_2 unithd 326140 282880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_81_3 unithd 3060380 282880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_82_2 unithd 326140 285600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_82_3 unithd 3060380 285600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_83_2 unithd 326140 288320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_83_3 unithd 3060380 288320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_84_2 unithd 326140 291040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_84_3 unithd 3060380 291040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_85_2 unithd 326140 293760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_85_3 unithd 3060380 293760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_86_2 unithd 326140 296480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_86_3 unithd 3060380 296480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_87_2 unithd 326140 299200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_87_3 unithd 3060380 299200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_88_2 unithd 326140 301920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_88_3 unithd 3060380 301920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_89_2 unithd 326140 304640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_89_3 unithd 3060380 304640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_90_2 unithd 326140 307360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_90_3 unithd 3060380 307360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_91_2 unithd 326140 310080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_91_3 unithd 3060380 310080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_92_2 unithd 326140 312800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_92_3 unithd 3060380 312800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_93_2 unithd 326140 315520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_93_3 unithd 3060380 315520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_94_2 unithd 326140 318240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_94_3 unithd 3060380 318240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_95_2 unithd 326140 320960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_95_3 unithd 3060380 320960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_96_2 unithd 326140 323680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_96_3 unithd 3060380 323680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_97_2 unithd 326140 326400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_97_3 unithd 3060380 326400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_98_2 unithd 326140 329120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_98_3 unithd 3060380 329120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_99_2 unithd 326140 331840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_99_3 unithd 3060380 331840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_100_2 unithd 326140 334560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_100_3 unithd 3060380 334560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_101_2 unithd 326140 337280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_101_3 unithd 3060380 337280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_102_2 unithd 326140 340000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_102_3 unithd 3060380 340000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_103_2 unithd 326140 342720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_103_3 unithd 3060380 342720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_104_2 unithd 326140 345440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_104_3 unithd 3060380 345440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_105_2 unithd 326140 348160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_105_3 unithd 3060380 348160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_106_2 unithd 326140 350880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_106_3 unithd 3060380 350880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_107_2 unithd 326140 353600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_107_3 unithd 3060380 353600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_108_2 unithd 326140 356320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_108_3 unithd 3060380 356320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_109_2 unithd 326140 359040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_109_3 unithd 3060380 359040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_110_2 unithd 326140 361760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_110_3 unithd 3060380 361760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_111_2 unithd 326140 364480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_111_3 unithd 3060380 364480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_112_2 unithd 326140 367200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_112_3 unithd 3060380 367200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_113_2 unithd 326140 369920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_113_3 unithd 3060380 369920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_114_2 unithd 326140 372640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_114_3 unithd 3060380 372640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_115_2 unithd 326140 375360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_115_3 unithd 3060380 375360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_116_2 unithd 326140 378080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_116_3 unithd 3060380 378080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_117_2 unithd 326140 380800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_117_3 unithd 3060380 380800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_118_2 unithd 326140 383520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_118_3 unithd 3060380 383520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_119_2 unithd 326140 386240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_119_3 unithd 3060380 386240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_120_2 unithd 326140 388960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_120_3 unithd 3060380 388960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_121_2 unithd 326140 391680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_121_3 unithd 3060380 391680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_122_2 unithd 326140 394400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_122_3 unithd 3060380 394400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_123_2 unithd 326140 397120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_123_3 unithd 3060380 397120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_124_2 unithd 326140 399840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_124_3 unithd 3060380 399840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_125_2 unithd 326140 402560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_125_3 unithd 3060380 402560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_126_2 unithd 326140 405280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_126_3 unithd 3060380 405280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_127_2 unithd 326140 408000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_127_3 unithd 3060380 408000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_128_2 unithd 326140 410720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_128_3 unithd 3060380 410720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_129_2 unithd 326140 413440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_129_3 unithd 3060380 413440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_130_2 unithd 326140 416160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_130_3 unithd 3060380 416160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_131_2 unithd 326140 418880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_131_3 unithd 3060380 418880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_132_2 unithd 326140 421600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_132_3 unithd 3060380 421600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_133_2 unithd 326140 424320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_133_3 unithd 3060380 424320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_134_2 unithd 326140 427040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_134_3 unithd 3060380 427040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_135_2 unithd 326140 429760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_135_3 unithd 3060380 429760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_136_2 unithd 326140 432480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_136_3 unithd 3060380 432480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_137_2 unithd 326140 435200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_137_3 unithd 3060380 435200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_138_2 unithd 326140 437920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_138_3 unithd 3060380 437920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_139_2 unithd 326140 440640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_139_3 unithd 3060380 440640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_140_2 unithd 326140 443360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_140_3 unithd 3060380 443360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_141_2 unithd 326140 446080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_141_3 unithd 3060380 446080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_142_2 unithd 326140 448800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_142_3 unithd 3060380 448800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_143_2 unithd 326140 451520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_143_3 unithd 3060380 451520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_144_2 unithd 326140 454240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_144_3 unithd 3060380 454240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_145_2 unithd 326140 456960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_145_3 unithd 3060380 456960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_146_2 unithd 326140 459680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_146_3 unithd 3060380 459680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_147_2 unithd 326140 462400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_147_3 unithd 3060380 462400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_148_2 unithd 326140 465120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_148_3 unithd 3060380 465120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_149_2 unithd 326140 467840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_149_3 unithd 3060380 467840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_150_2 unithd 326140 470560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_150_3 unithd 3060380 470560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_151_2 unithd 326140 473280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_151_3 unithd 3060380 473280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_152_2 unithd 326140 476000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_152_3 unithd 3060380 476000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_153_2 unithd 326140 478720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_153_3 unithd 3060380 478720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_154_2 unithd 326140 481440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_154_3 unithd 3060380 481440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_155_2 unithd 326140 484160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_155_3 unithd 3060380 484160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_156_2 unithd 326140 486880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_156_3 unithd 3060380 486880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_157_2 unithd 326140 489600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_157_3 unithd 3060380 489600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_158_2 unithd 326140 492320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_158_3 unithd 3060380 492320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_159_2 unithd 326140 495040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_159_3 unithd 3060380 495040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_160_2 unithd 326140 497760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_160_3 unithd 3060380 497760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_161_2 unithd 326140 500480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_161_3 unithd 3060380 500480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_162_2 unithd 326140 503200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_162_3 unithd 3060380 503200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_163_2 unithd 326140 505920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_163_3 unithd 3060380 505920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_164_2 unithd 326140 508640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_164_3 unithd 3060380 508640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_165_2 unithd 326140 511360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_165_3 unithd 3060380 511360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_166_2 unithd 326140 514080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_166_3 unithd 3060380 514080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_167_2 unithd 326140 516800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_167_3 unithd 3060380 516800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_168_2 unithd 326140 519520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_168_3 unithd 3060380 519520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_169_2 unithd 326140 522240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_169_3 unithd 3060380 522240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_170_2 unithd 326140 524960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_170_3 unithd 3060380 524960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_171_2 unithd 326140 527680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_171_3 unithd 3060380 527680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_172_2 unithd 326140 530400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_172_3 unithd 3060380 530400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_173_2 unithd 326140 533120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_173_3 unithd 3060380 533120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_174_2 unithd 326140 535840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_174_3 unithd 3060380 535840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_175_2 unithd 326140 538560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_175_3 unithd 3060380 538560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_176_2 unithd 326140 541280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_176_3 unithd 3060380 541280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_177_2 unithd 326140 544000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_177_3 unithd 3060380 544000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_178_2 unithd 326140 546720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_178_3 unithd 3060380 546720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_179_2 unithd 326140 549440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_179_3 unithd 3060380 549440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_180_2 unithd 326140 552160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_180_3 unithd 3060380 552160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_181_2 unithd 326140 554880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_181_3 unithd 3060380 554880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_182_2 unithd 326140 557600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_182_3 unithd 3060380 557600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_183_2 unithd 326140 560320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_183_3 unithd 3060380 560320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_184_2 unithd 326140 563040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_184_3 unithd 3060380 563040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_185_2 unithd 326140 565760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_185_3 unithd 3060380 565760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_186_2 unithd 326140 568480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_186_3 unithd 3060380 568480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_187_2 unithd 326140 571200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_187_3 unithd 3060380 571200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_188_2 unithd 326140 573920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_188_3 unithd 3060380 573920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_189_2 unithd 326140 576640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_189_3 unithd 3060380 576640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_190_2 unithd 326140 579360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_190_3 unithd 3060380 579360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_191_2 unithd 326140 582080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_191_3 unithd 3060380 582080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_192_2 unithd 326140 584800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_192_3 unithd 3060380 584800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_193_2 unithd 326140 587520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_193_3 unithd 3060380 587520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_194_2 unithd 326140 590240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_194_3 unithd 3060380 590240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_195_2 unithd 326140 592960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_195_3 unithd 3060380 592960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_196_2 unithd 326140 595680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_196_3 unithd 3060380 595680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_197_2 unithd 326140 598400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_197_3 unithd 3060380 598400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_198_2 unithd 326140 601120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_198_3 unithd 3060380 601120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_199_2 unithd 326140 603840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_199_3 unithd 3060380 603840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_200_2 unithd 326140 606560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_200_3 unithd 3060380 606560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_201_2 unithd 326140 609280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_201_3 unithd 3060380 609280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_202_2 unithd 326140 612000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_202_3 unithd 3060380 612000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_203_2 unithd 326140 614720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_203_3 unithd 3060380 614720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_204_2 unithd 326140 617440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_204_3 unithd 3060380 617440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_205_2 unithd 326140 620160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_205_3 unithd 3060380 620160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_206_2 unithd 326140 622880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_206_3 unithd 3060380 622880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_207_2 unithd 326140 625600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_207_3 unithd 3060380 625600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_208_2 unithd 326140 628320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_208_3 unithd 3060380 628320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_209_2 unithd 326140 631040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_209_3 unithd 3060380 631040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_210_2 unithd 326140 633760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_210_3 unithd 3060380 633760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_211_2 unithd 326140 636480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_211_3 unithd 3060380 636480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_212_2 unithd 326140 639200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_212_3 unithd 3060380 639200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_213_2 unithd 326140 641920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_213_3 unithd 3060380 641920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_214_2 unithd 326140 644640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_214_3 unithd 3060380 644640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_215_2 unithd 326140 647360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_215_3 unithd 3060380 647360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_216_2 unithd 326140 650080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_216_3 unithd 3060380 650080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_217_2 unithd 326140 652800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_217_3 unithd 3060380 652800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_218_2 unithd 326140 655520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_218_3 unithd 3060380 655520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_219_2 unithd 326140 658240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_219_3 unithd 3060380 658240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_220_2 unithd 326140 660960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_220_3 unithd 3060380 660960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_221_2 unithd 326140 663680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_221_3 unithd 3060380 663680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_222_2 unithd 326140 666400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_222_3 unithd 3060380 666400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_223_2 unithd 326140 669120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_223_3 unithd 3060380 669120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_224_2 unithd 326140 671840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_224_3 unithd 3060380 671840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_225_2 unithd 326140 674560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_225_3 unithd 3060380 674560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_226_2 unithd 326140 677280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_226_3 unithd 3060380 677280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_227_2 unithd 326140 680000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_227_3 unithd 3060380 680000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_228_2 unithd 326140 682720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_228_3 unithd 3060380 682720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_229_2 unithd 326140 685440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_229_3 unithd 3060380 685440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_230_2 unithd 326140 688160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_230_3 unithd 3060380 688160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_231_2 unithd 326140 690880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_231_3 unithd 3060380 690880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_232_2 unithd 326140 693600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_232_3 unithd 3060380 693600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_233_2 unithd 326140 696320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_233_3 unithd 3060380 696320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_234_2 unithd 326140 699040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_234_3 unithd 3060380 699040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_235_2 unithd 326140 701760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_235_3 unithd 3060380 701760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_236_2 unithd 326140 704480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_236_3 unithd 3060380 704480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_237_2 unithd 326140 707200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_237_3 unithd 3060380 707200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_238_2 unithd 326140 709920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_238_3 unithd 3060380 709920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_239_2 unithd 326140 712640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_239_3 unithd 3060380 712640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_240_2 unithd 326140 715360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_240_3 unithd 3060380 715360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_241_2 unithd 326140 718080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_241_3 unithd 3060380 718080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_242_2 unithd 326140 720800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_242_3 unithd 3060380 720800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_243_2 unithd 326140 723520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_243_3 unithd 3060380 723520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_244_2 unithd 326140 726240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_244_3 unithd 3060380 726240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_245_2 unithd 326140 728960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_245_3 unithd 3060380 728960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_246_2 unithd 326140 731680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_246_3 unithd 3060380 731680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_247_2 unithd 326140 734400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_247_3 unithd 3060380 734400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_248_2 unithd 326140 737120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_248_3 unithd 3060380 737120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_249_2 unithd 326140 739840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_249_3 unithd 3060380 739840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_250_2 unithd 326140 742560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_250_3 unithd 3060380 742560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_251_2 unithd 326140 745280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_251_3 unithd 3060380 745280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_252_2 unithd 326140 748000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_252_3 unithd 3060380 748000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_253_2 unithd 326140 750720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_253_3 unithd 3060380 750720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_254_2 unithd 326140 753440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_254_3 unithd 3060380 753440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_255_2 unithd 326140 756160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_255_3 unithd 3060380 756160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_256_2 unithd 326140 758880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_256_3 unithd 3060380 758880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_257_2 unithd 326140 761600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_257_3 unithd 3060380 761600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_258_2 unithd 326140 764320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_258_3 unithd 3060380 764320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_259_2 unithd 326140 767040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_259_3 unithd 3060380 767040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_260_2 unithd 326140 769760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_260_3 unithd 3060380 769760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_261_2 unithd 326140 772480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_261_3 unithd 3060380 772480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_262_2 unithd 326140 775200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_262_3 unithd 3060380 775200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_263_2 unithd 326140 777920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_263_3 unithd 3060380 777920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_264_2 unithd 326140 780640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_264_3 unithd 3060380 780640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_265_2 unithd 326140 783360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_265_3 unithd 3060380 783360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_266_2 unithd 326140 786080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_266_3 unithd 3060380 786080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_267_2 unithd 326140 788800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_267_3 unithd 3060380 788800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_268_2 unithd 326140 791520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_268_3 unithd 3060380 791520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_269_2 unithd 326140 794240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_269_3 unithd 3060380 794240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_270_2 unithd 326140 796960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_270_3 unithd 3060380 796960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_271_2 unithd 326140 799680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_271_3 unithd 3060380 799680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_272_2 unithd 326140 802400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_272_3 unithd 3060380 802400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_273_2 unithd 326140 805120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_273_3 unithd 3060380 805120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_274_2 unithd 326140 807840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_274_3 unithd 3060380 807840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_275_2 unithd 326140 810560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_275_3 unithd 3060380 810560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_276_2 unithd 326140 813280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_276_3 unithd 3060380 813280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_277_2 unithd 326140 816000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_277_3 unithd 3060380 816000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_278_2 unithd 326140 818720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_278_3 unithd 3060380 818720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_279_2 unithd 326140 821440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_279_3 unithd 3060380 821440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_280_2 unithd 326140 824160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_280_3 unithd 3060380 824160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_281_2 unithd 326140 826880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_281_3 unithd 3060380 826880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_282_2 unithd 326140 829600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_282_3 unithd 3060380 829600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_283_2 unithd 326140 832320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_283_3 unithd 3060380 832320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_284_2 unithd 326140 835040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_284_3 unithd 3060380 835040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_285_2 unithd 326140 837760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_285_3 unithd 3060380 837760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_286_2 unithd 326140 840480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_286_3 unithd 3060380 840480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_287_2 unithd 326140 843200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_287_3 unithd 3060380 843200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_288_2 unithd 326140 845920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_288_3 unithd 3060380 845920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_289_2 unithd 326140 848640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_289_3 unithd 3060380 848640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_290_2 unithd 326140 851360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_290_3 unithd 3060380 851360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_291_2 unithd 326140 854080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_291_3 unithd 3060380 854080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_292_2 unithd 326140 856800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_292_3 unithd 3060380 856800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_293_2 unithd 326140 859520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_293_3 unithd 3060380 859520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_294_2 unithd 326140 862240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_294_3 unithd 3060380 862240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_295_2 unithd 326140 864960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_295_3 unithd 3060380 864960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_296_2 unithd 326140 867680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_296_3 unithd 3060380 867680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_297_2 unithd 326140 870400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_297_3 unithd 3060380 870400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_298_2 unithd 326140 873120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_298_3 unithd 3060380 873120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_299_2 unithd 326140 875840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_299_3 unithd 3060380 875840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_300_2 unithd 326140 878560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_300_3 unithd 3060380 878560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_301_2 unithd 326140 881280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_301_3 unithd 3060380 881280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_302_2 unithd 326140 884000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_302_3 unithd 3060380 884000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_303_2 unithd 326140 886720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_303_3 unithd 3060380 886720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_304_2 unithd 326140 889440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_304_3 unithd 3060380 889440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_305_2 unithd 326140 892160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_305_3 unithd 3060380 892160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_306_2 unithd 326140 894880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_306_3 unithd 3060380 894880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_307_2 unithd 326140 897600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_307_3 unithd 3060380 897600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_308_2 unithd 326140 900320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_308_3 unithd 3060380 900320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_309_2 unithd 326140 903040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_309_3 unithd 3060380 903040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_310_2 unithd 326140 905760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_310_3 unithd 3060380 905760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_311_2 unithd 326140 908480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_311_3 unithd 3060380 908480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_312_2 unithd 326140 911200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_312_3 unithd 3060380 911200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_313_2 unithd 326140 913920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_313_3 unithd 3060380 913920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_314_2 unithd 326140 916640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_314_3 unithd 3060380 916640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_315_2 unithd 326140 919360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_315_3 unithd 3060380 919360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_316_2 unithd 326140 922080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_316_3 unithd 3060380 922080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_317_2 unithd 326140 924800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_317_3 unithd 3060380 924800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_318_2 unithd 326140 927520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_318_3 unithd 3060380 927520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_319_2 unithd 326140 930240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_319_3 unithd 3060380 930240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_320_2 unithd 326140 932960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_320_3 unithd 3060380 932960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_321_2 unithd 326140 935680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_321_3 unithd 3060380 935680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_322_2 unithd 326140 938400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_322_3 unithd 3060380 938400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_323_2 unithd 326140 941120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_323_3 unithd 3060380 941120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_324_2 unithd 326140 943840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_324_3 unithd 3060380 943840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_325_2 unithd 326140 946560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_325_3 unithd 3060380 946560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_326_2 unithd 326140 949280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_326_3 unithd 3060380 949280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_327_2 unithd 326140 952000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_327_3 unithd 3060380 952000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_328_2 unithd 326140 954720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_328_3 unithd 3060380 954720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_329_2 unithd 326140 957440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_329_3 unithd 3060380 957440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_330_2 unithd 326140 960160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_330_3 unithd 3060380 960160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_331_2 unithd 326140 962880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_331_3 unithd 3060380 962880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_332_2 unithd 326140 965600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_332_3 unithd 3060380 965600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_333_2 unithd 326140 968320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_333_3 unithd 3060380 968320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_334_2 unithd 326140 971040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_334_3 unithd 3060380 971040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_335_2 unithd 326140 973760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_335_3 unithd 3060380 973760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_336_2 unithd 326140 976480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_336_3 unithd 3060380 976480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_337_2 unithd 326140 979200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_337_3 unithd 3060380 979200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_338_2 unithd 326140 981920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_338_3 unithd 3060380 981920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_339_2 unithd 326140 984640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_339_3 unithd 3060380 984640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_340_2 unithd 326140 987360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_340_3 unithd 3060380 987360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_341_2 unithd 326140 990080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_341_3 unithd 3060380 990080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_342_2 unithd 326140 992800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_342_3 unithd 3060380 992800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_343_2 unithd 326140 995520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_343_3 unithd 3060380 995520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_344_2 unithd 326140 998240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_344_3 unithd 3060380 998240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_345_2 unithd 326140 1000960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_345_3 unithd 3060380 1000960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_346_2 unithd 326140 1003680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_346_3 unithd 3060380 1003680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_347_2 unithd 326140 1006400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_347_3 unithd 3060380 1006400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_348_2 unithd 326140 1009120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_348_3 unithd 3060380 1009120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_349_2 unithd 326140 1011840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_349_3 unithd 3060380 1011840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_350_2 unithd 326140 1014560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_350_3 unithd 3060380 1014560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_351_2 unithd 326140 1017280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_351_3 unithd 3060380 1017280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_352_2 unithd 326140 1020000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_352_3 unithd 3060380 1020000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_353_2 unithd 326140 1022720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_353_3 unithd 3060380 1022720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_354_2 unithd 326140 1025440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_354_3 unithd 3060380 1025440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_355_2 unithd 326140 1028160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_355_3 unithd 3060380 1028160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_356_2 unithd 326140 1030880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_356_3 unithd 3060380 1030880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_357_2 unithd 326140 1033600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_357_3 unithd 3060380 1033600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_358_2 unithd 326140 1036320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_358_3 unithd 3060380 1036320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_359_2 unithd 326140 1039040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_359_3 unithd 3060380 1039040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_360_2 unithd 326140 1041760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_360_3 unithd 3060380 1041760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_361_2 unithd 326140 1044480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_361_3 unithd 3060380 1044480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_362_2 unithd 326140 1047200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_362_3 unithd 3060380 1047200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_363_2 unithd 326140 1049920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_363_3 unithd 3060380 1049920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_364_2 unithd 326140 1052640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_364_3 unithd 3060380 1052640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_365_2 unithd 326140 1055360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_365_3 unithd 3060380 1055360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_366_2 unithd 326140 1058080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_366_3 unithd 3060380 1058080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_367_2 unithd 326140 1060800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_367_3 unithd 3060380 1060800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_368_2 unithd 326140 1063520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_368_3 unithd 3060380 1063520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_369_2 unithd 326140 1066240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_369_3 unithd 3060380 1066240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_370_2 unithd 326140 1068960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_370_3 unithd 3060380 1068960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_371_2 unithd 326140 1071680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_371_3 unithd 3060380 1071680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_372_2 unithd 326140 1074400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_372_3 unithd 3060380 1074400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_373_2 unithd 326140 1077120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_373_3 unithd 3060380 1077120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_374_2 unithd 326140 1079840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_374_3 unithd 3060380 1079840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_375_2 unithd 326140 1082560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_375_3 unithd 3060380 1082560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_376_2 unithd 326140 1085280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_376_3 unithd 3060380 1085280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_377_2 unithd 326140 1088000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_377_3 unithd 3060380 1088000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_378_2 unithd 326140 1090720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_378_3 unithd 3060380 1090720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_379_2 unithd 326140 1093440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_379_3 unithd 3060380 1093440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_380_2 unithd 326140 1096160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_380_3 unithd 3060380 1096160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_381_2 unithd 326140 1098880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_381_3 unithd 3060380 1098880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_382_2 unithd 326140 1101600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_382_3 unithd 3060380 1101600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_383_2 unithd 326140 1104320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_383_3 unithd 3060380 1104320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_384_2 unithd 326140 1107040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_384_3 unithd 3060380 1107040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_385_2 unithd 326140 1109760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_385_3 unithd 3060380 1109760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_386_2 unithd 326140 1112480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_386_3 unithd 3060380 1112480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_387_2 unithd 326140 1115200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_387_3 unithd 3060380 1115200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_388_2 unithd 326140 1117920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_388_3 unithd 3060380 1117920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_389_2 unithd 326140 1120640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_389_3 unithd 3060380 1120640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_390_2 unithd 326140 1123360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_390_3 unithd 3060380 1123360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_391_2 unithd 326140 1126080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_391_3 unithd 3060380 1126080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_392_2 unithd 326140 1128800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_392_3 unithd 3060380 1128800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_393_2 unithd 326140 1131520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_393_3 unithd 3060380 1131520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_394_2 unithd 326140 1134240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_394_3 unithd 3060380 1134240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_395_2 unithd 326140 1136960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_395_3 unithd 3060380 1136960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_396_2 unithd 326140 1139680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_396_3 unithd 3060380 1139680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_397_2 unithd 326140 1142400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_397_3 unithd 3060380 1142400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_398_2 unithd 326140 1145120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_398_3 unithd 3060380 1145120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_399_2 unithd 326140 1147840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_399_3 unithd 3060380 1147840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_400_2 unithd 326140 1150560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_400_3 unithd 3060380 1150560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_401_2 unithd 326140 1153280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_401_3 unithd 3060380 1153280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_402_2 unithd 326140 1156000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_402_3 unithd 3060380 1156000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_403_2 unithd 326140 1158720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_403_3 unithd 3060380 1158720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_404_2 unithd 326140 1161440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_404_3 unithd 3060380 1161440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_405_2 unithd 326140 1164160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_405_3 unithd 3060380 1164160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_406_2 unithd 326140 1166880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_406_3 unithd 3060380 1166880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_407_2 unithd 326140 1169600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_407_3 unithd 3060380 1169600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_408_2 unithd 326140 1172320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_408_3 unithd 3060380 1172320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_409_2 unithd 326140 1175040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_409_3 unithd 3060380 1175040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_410_2 unithd 326140 1177760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_410_3 unithd 3060380 1177760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_411_2 unithd 326140 1180480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_411_3 unithd 3060380 1180480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_412_2 unithd 326140 1183200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_412_3 unithd 3060380 1183200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_413_2 unithd 326140 1185920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_413_3 unithd 3060380 1185920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_414_2 unithd 326140 1188640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_414_3 unithd 3060380 1188640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_415_2 unithd 326140 1191360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_415_3 unithd 3060380 1191360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_416_2 unithd 326140 1194080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_416_3 unithd 3060380 1194080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_417_2 unithd 326140 1196800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_417_3 unithd 3060380 1196800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_418_2 unithd 326140 1199520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_418_3 unithd 3060380 1199520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_419_2 unithd 326140 1202240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_419_3 unithd 3060380 1202240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_420_2 unithd 326140 1204960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_420_3 unithd 3060380 1204960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_421_2 unithd 326140 1207680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_421_3 unithd 3060380 1207680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_422_2 unithd 326140 1210400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_422_3 unithd 3060380 1210400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_423_2 unithd 326140 1213120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_423_3 unithd 3060380 1213120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_424_2 unithd 326140 1215840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_424_3 unithd 3060380 1215840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_425_2 unithd 326140 1218560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_425_3 unithd 3060380 1218560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_426_2 unithd 326140 1221280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_426_3 unithd 3060380 1221280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_427_2 unithd 326140 1224000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_427_3 unithd 3060380 1224000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_428_2 unithd 326140 1226720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_428_3 unithd 3060380 1226720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_429_2 unithd 326140 1229440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_429_3 unithd 3060380 1229440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_430_2 unithd 326140 1232160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_430_3 unithd 3060380 1232160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_431_2 unithd 326140 1234880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_431_3 unithd 3060380 1234880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_432_2 unithd 326140 1237600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_432_3 unithd 3060380 1237600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_433_2 unithd 326140 1240320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_433_3 unithd 3060380 1240320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_434_2 unithd 326140 1243040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_434_3 unithd 3060380 1243040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_435_2 unithd 326140 1245760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_435_3 unithd 3060380 1245760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_436_2 unithd 326140 1248480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_436_3 unithd 3060380 1248480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_437_2 unithd 326140 1251200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_437_3 unithd 3060380 1251200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_438_2 unithd 326140 1253920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_438_3 unithd 3060380 1253920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_439_2 unithd 326140 1256640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_439_3 unithd 3060380 1256640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_440_2 unithd 326140 1259360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_440_3 unithd 3060380 1259360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_441_2 unithd 326140 1262080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_441_3 unithd 3060380 1262080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_442_2 unithd 326140 1264800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_442_3 unithd 3060380 1264800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_443_2 unithd 326140 1267520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_443_3 unithd 3060380 1267520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_444_2 unithd 326140 1270240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_444_3 unithd 3060380 1270240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_445_2 unithd 326140 1272960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_445_3 unithd 3060380 1272960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_446_2 unithd 326140 1275680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_446_3 unithd 3060380 1275680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_447_2 unithd 326140 1278400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_447_3 unithd 3060380 1278400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_448_2 unithd 326140 1281120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_448_3 unithd 3060380 1281120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_449_2 unithd 326140 1283840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_449_3 unithd 3060380 1283840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_450_2 unithd 326140 1286560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_450_3 unithd 3060380 1286560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_451_2 unithd 326140 1289280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_451_3 unithd 3060380 1289280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_452_2 unithd 326140 1292000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_452_3 unithd 3060380 1292000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_453_2 unithd 326140 1294720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_453_3 unithd 3060380 1294720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_454_2 unithd 326140 1297440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_454_3 unithd 3060380 1297440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_455_2 unithd 326140 1300160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_455_3 unithd 3060380 1300160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_456_2 unithd 326140 1302880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_456_3 unithd 3060380 1302880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_457_2 unithd 326140 1305600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_457_3 unithd 3060380 1305600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_458_2 unithd 326140 1308320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_458_3 unithd 3060380 1308320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_459_2 unithd 326140 1311040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_459_3 unithd 3060380 1311040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_460_2 unithd 326140 1313760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_460_3 unithd 3060380 1313760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_461_2 unithd 326140 1316480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_461_3 unithd 3060380 1316480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_462_2 unithd 326140 1319200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_462_3 unithd 3060380 1319200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_463_2 unithd 326140 1321920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_463_3 unithd 3060380 1321920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_464_2 unithd 326140 1324640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_464_3 unithd 3060380 1324640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_465_2 unithd 326140 1327360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_465_3 unithd 3060380 1327360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_466_2 unithd 326140 1330080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_466_3 unithd 3060380 1330080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_467_2 unithd 326140 1332800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_467_3 unithd 3060380 1332800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_468_2 unithd 326140 1335520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_468_3 unithd 3060380 1335520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_469_2 unithd 326140 1338240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_469_3 unithd 3060380 1338240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_470_2 unithd 326140 1340960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_470_3 unithd 3060380 1340960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_471_2 unithd 326140 1343680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_471_3 unithd 3060380 1343680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_472_2 unithd 326140 1346400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_472_3 unithd 3060380 1346400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_473_2 unithd 326140 1349120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_473_3 unithd 3060380 1349120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_474_2 unithd 326140 1351840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_474_3 unithd 3060380 1351840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_475_2 unithd 326140 1354560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_475_3 unithd 3060380 1354560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_476_2 unithd 326140 1357280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_476_3 unithd 3060380 1357280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_477_2 unithd 326140 1360000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_477_3 unithd 3060380 1360000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_478_2 unithd 326140 1362720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_478_3 unithd 3060380 1362720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_479_2 unithd 326140 1365440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_479_3 unithd 3060380 1365440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_480_2 unithd 326140 1368160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_480_3 unithd 3060380 1368160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_481_2 unithd 326140 1370880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_481_3 unithd 3060380 1370880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_482_2 unithd 326140 1373600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_482_3 unithd 3060380 1373600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_483_2 unithd 326140 1376320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_483_3 unithd 3060380 1376320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_484_2 unithd 326140 1379040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_484_3 unithd 3060380 1379040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_485_2 unithd 326140 1381760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_485_3 unithd 3060380 1381760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_486_2 unithd 326140 1384480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_486_3 unithd 3060380 1384480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_487_2 unithd 326140 1387200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_487_3 unithd 3060380 1387200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_488_2 unithd 326140 1389920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_488_3 unithd 3060380 1389920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_489_2 unithd 326140 1392640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_489_3 unithd 3060380 1392640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_490_2 unithd 326140 1395360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_490_3 unithd 3060380 1395360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_491_2 unithd 326140 1398080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_491_3 unithd 3060380 1398080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_492_2 unithd 326140 1400800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_492_3 unithd 3060380 1400800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_493_2 unithd 326140 1403520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_493_3 unithd 3060380 1403520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_494_2 unithd 326140 1406240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_494_3 unithd 3060380 1406240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_495_2 unithd 326140 1408960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_495_3 unithd 3060380 1408960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_496_2 unithd 326140 1411680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_496_3 unithd 3060380 1411680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_497_2 unithd 326140 1414400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_497_3 unithd 3060380 1414400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_498_2 unithd 326140 1417120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_498_3 unithd 3060380 1417120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_499_2 unithd 326140 1419840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_499_3 unithd 3060380 1419840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_500_2 unithd 326140 1422560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_500_3 unithd 3060380 1422560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_501_2 unithd 326140 1425280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_501_3 unithd 3060380 1425280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_502_2 unithd 326140 1428000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_502_3 unithd 3060380 1428000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_503_2 unithd 326140 1430720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_503_3 unithd 3060380 1430720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_504_2 unithd 326140 1433440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_504_3 unithd 3060380 1433440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_505_2 unithd 326140 1436160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_505_3 unithd 3060380 1436160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_506_2 unithd 326140 1438880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_506_3 unithd 3060380 1438880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_507_2 unithd 326140 1441600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_507_3 unithd 3060380 1441600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_508_2 unithd 326140 1444320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_508_3 unithd 3060380 1444320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_509_2 unithd 326140 1447040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_509_3 unithd 3060380 1447040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_510_2 unithd 326140 1449760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_510_3 unithd 3060380 1449760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_511_2 unithd 326140 1452480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_511_3 unithd 3060380 1452480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_512_2 unithd 326140 1455200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_512_3 unithd 3060380 1455200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_513_2 unithd 326140 1457920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_513_3 unithd 3060380 1457920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_514_2 unithd 326140 1460640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_514_3 unithd 3060380 1460640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_515_2 unithd 326140 1463360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_515_3 unithd 3060380 1463360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_516_2 unithd 326140 1466080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_516_3 unithd 3060380 1466080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_517_2 unithd 326140 1468800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_517_3 unithd 3060380 1468800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_518_2 unithd 326140 1471520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_518_3 unithd 3060380 1471520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_519_2 unithd 326140 1474240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_519_3 unithd 3060380 1474240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_520_2 unithd 326140 1476960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_520_3 unithd 3060380 1476960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_521_2 unithd 326140 1479680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_521_3 unithd 3060380 1479680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_522_2 unithd 326140 1482400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_522_3 unithd 3060380 1482400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_523_2 unithd 326140 1485120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_523_3 unithd 3060380 1485120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_524_2 unithd 326140 1487840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_524_3 unithd 3060380 1487840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_525_2 unithd 326140 1490560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_525_3 unithd 3060380 1490560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_526_2 unithd 326140 1493280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_526_3 unithd 3060380 1493280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_527_2 unithd 326140 1496000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_527_3 unithd 3060380 1496000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_528_2 unithd 326140 1498720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_528_3 unithd 3060380 1498720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_529_2 unithd 326140 1501440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_529_3 unithd 3060380 1501440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_530_2 unithd 326140 1504160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_530_3 unithd 3060380 1504160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_531_2 unithd 326140 1506880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_531_3 unithd 3060380 1506880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_532_2 unithd 326140 1509600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_532_3 unithd 3060380 1509600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_533_2 unithd 326140 1512320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_533_3 unithd 3060380 1512320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_534_2 unithd 326140 1515040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_534_3 unithd 3060380 1515040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_535_2 unithd 326140 1517760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_535_3 unithd 3060380 1517760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_536_2 unithd 326140 1520480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_536_3 unithd 3060380 1520480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_537_2 unithd 326140 1523200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_537_3 unithd 3060380 1523200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_538_2 unithd 326140 1525920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_538_3 unithd 3060380 1525920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_539_2 unithd 326140 1528640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_539_3 unithd 3060380 1528640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_540_2 unithd 326140 1531360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_540_3 unithd 3060380 1531360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_541_2 unithd 326140 1534080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_541_3 unithd 3060380 1534080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_542_2 unithd 326140 1536800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_542_3 unithd 3060380 1536800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_543_2 unithd 326140 1539520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_543_3 unithd 3060380 1539520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_544_2 unithd 326140 1542240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_544_3 unithd 3060380 1542240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_545_2 unithd 326140 1544960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_545_3 unithd 3060380 1544960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_546_2 unithd 326140 1547680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_546_3 unithd 3060380 1547680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_547_2 unithd 326140 1550400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_547_3 unithd 3060380 1550400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_548_2 unithd 326140 1553120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_548_3 unithd 3060380 1553120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_549_2 unithd 326140 1555840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_549_3 unithd 3060380 1555840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_550_2 unithd 326140 1558560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_550_3 unithd 3060380 1558560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_551_2 unithd 326140 1561280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_551_3 unithd 3060380 1561280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_552_2 unithd 326140 1564000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_552_3 unithd 3060380 1564000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_553_2 unithd 326140 1566720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_553_3 unithd 3060380 1566720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_554_2 unithd 326140 1569440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_554_3 unithd 3060380 1569440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_555_2 unithd 326140 1572160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_555_3 unithd 3060380 1572160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_556_2 unithd 326140 1574880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_556_3 unithd 3060380 1574880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_557_2 unithd 326140 1577600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_557_3 unithd 3060380 1577600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_558_2 unithd 326140 1580320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_558_3 unithd 3060380 1580320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_559_2 unithd 326140 1583040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_559_3 unithd 3060380 1583040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_560_2 unithd 326140 1585760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_560_3 unithd 3060380 1585760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_561_2 unithd 326140 1588480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_561_3 unithd 3060380 1588480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_562_2 unithd 326140 1591200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_562_3 unithd 3060380 1591200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_563_2 unithd 326140 1593920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_563_3 unithd 3060380 1593920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_564_2 unithd 326140 1596640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_564_3 unithd 3060380 1596640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_565_2 unithd 326140 1599360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_565_3 unithd 3060380 1599360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_566_2 unithd 326140 1602080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_566_3 unithd 3060380 1602080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_567_2 unithd 326140 1604800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_567_3 unithd 3060380 1604800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_568_2 unithd 326140 1607520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_568_3 unithd 3060380 1607520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_569_2 unithd 326140 1610240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_569_3 unithd 3060380 1610240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_570_2 unithd 326140 1612960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_570_3 unithd 3060380 1612960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_571_2 unithd 326140 1615680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_571_3 unithd 3060380 1615680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_572_2 unithd 326140 1618400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_572_3 unithd 3060380 1618400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_573_2 unithd 326140 1621120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_573_3 unithd 3060380 1621120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_574_2 unithd 326140 1623840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_574_3 unithd 3060380 1623840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_575_2 unithd 326140 1626560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_575_3 unithd 3060380 1626560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_576_2 unithd 326140 1629280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_576_3 unithd 3060380 1629280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_577_2 unithd 326140 1632000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_577_3 unithd 3060380 1632000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_578_2 unithd 326140 1634720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_578_3 unithd 3060380 1634720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_579_2 unithd 326140 1637440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_579_3 unithd 3060380 1637440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_580_2 unithd 326140 1640160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_580_3 unithd 3060380 1640160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_581_2 unithd 326140 1642880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_581_3 unithd 3060380 1642880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_582_2 unithd 326140 1645600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_582_3 unithd 3060380 1645600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_583_2 unithd 326140 1648320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_583_3 unithd 3060380 1648320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_584_2 unithd 326140 1651040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_584_3 unithd 3060380 1651040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_585_2 unithd 326140 1653760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_585_3 unithd 3060380 1653760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_586_2 unithd 326140 1656480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_586_3 unithd 3060380 1656480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_587_2 unithd 326140 1659200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_587_3 unithd 3060380 1659200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_588_2 unithd 326140 1661920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_588_3 unithd 3060380 1661920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_589_2 unithd 326140 1664640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_589_3 unithd 3060380 1664640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_590_2 unithd 326140 1667360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_590_3 unithd 3060380 1667360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_591_2 unithd 326140 1670080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_591_3 unithd 3060380 1670080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_592_2 unithd 326140 1672800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_592_3 unithd 3060380 1672800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_593_2 unithd 326140 1675520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_593_3 unithd 3060380 1675520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_594_2 unithd 326140 1678240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_594_3 unithd 3060380 1678240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_595_2 unithd 326140 1680960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_595_3 unithd 3060380 1680960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_596_2 unithd 326140 1683680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_596_3 unithd 3060380 1683680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_597_2 unithd 326140 1686400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_597_3 unithd 3060380 1686400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_598_2 unithd 326140 1689120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_598_3 unithd 3060380 1689120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_599_2 unithd 326140 1691840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_599_3 unithd 3060380 1691840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_600_2 unithd 326140 1694560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_600_3 unithd 3060380 1694560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_601_2 unithd 326140 1697280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_601_3 unithd 3060380 1697280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_602_2 unithd 326140 1700000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_602_3 unithd 3060380 1700000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_603_2 unithd 326140 1702720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_603_3 unithd 3060380 1702720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_604_2 unithd 326140 1705440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_604_3 unithd 3060380 1705440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_605_2 unithd 326140 1708160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_605_3 unithd 3060380 1708160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_606_2 unithd 326140 1710880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_606_3 unithd 3060380 1710880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_607_2 unithd 326140 1713600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_607_3 unithd 3060380 1713600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_608_2 unithd 326140 1716320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_608_3 unithd 3060380 1716320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_609_2 unithd 326140 1719040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_609_3 unithd 3060380 1719040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_610_2 unithd 326140 1721760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_610_3 unithd 3060380 1721760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_611_2 unithd 326140 1724480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_611_3 unithd 3060380 1724480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_612_2 unithd 326140 1727200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_612_3 unithd 3060380 1727200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_613_2 unithd 326140 1729920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_613_3 unithd 3060380 1729920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_614_2 unithd 326140 1732640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_614_3 unithd 3060380 1732640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_615_2 unithd 326140 1735360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_615_3 unithd 3060380 1735360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_616_2 unithd 326140 1738080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_616_3 unithd 3060380 1738080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_617_2 unithd 326140 1740800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_617_3 unithd 3060380 1740800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_618_2 unithd 326140 1743520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_618_3 unithd 3060380 1743520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_619_2 unithd 326140 1746240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_619_3 unithd 3060380 1746240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_620_2 unithd 326140 1748960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_620_3 unithd 3060380 1748960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_621_2 unithd 326140 1751680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_621_3 unithd 3060380 1751680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_622_2 unithd 326140 1754400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_622_3 unithd 3060380 1754400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_623_2 unithd 326140 1757120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_623_3 unithd 3060380 1757120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_624_2 unithd 326140 1759840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_624_3 unithd 3060380 1759840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_625_2 unithd 326140 1762560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_625_3 unithd 3060380 1762560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_626_2 unithd 326140 1765280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_626_3 unithd 3060380 1765280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_627_2 unithd 326140 1768000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_627_3 unithd 3060380 1768000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_628_2 unithd 326140 1770720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_628_3 unithd 3060380 1770720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_629_2 unithd 326140 1773440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_629_3 unithd 3060380 1773440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_630_2 unithd 326140 1776160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_630_3 unithd 3060380 1776160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_631_2 unithd 326140 1778880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_631_3 unithd 3060380 1778880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_632_2 unithd 326140 1781600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_632_3 unithd 3060380 1781600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_633_2 unithd 326140 1784320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_633_3 unithd 3060380 1784320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_634_2 unithd 326140 1787040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_634_3 unithd 3060380 1787040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_635_2 unithd 326140 1789760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_635_3 unithd 3060380 1789760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_636_2 unithd 326140 1792480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_636_3 unithd 3060380 1792480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_637_2 unithd 326140 1795200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_637_3 unithd 3060380 1795200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_638_2 unithd 326140 1797920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_638_3 unithd 3060380 1797920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_639_2 unithd 326140 1800640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_639_3 unithd 3060380 1800640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_640_2 unithd 326140 1803360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_640_3 unithd 3060380 1803360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_641_2 unithd 326140 1806080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_641_3 unithd 3060380 1806080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_642_2 unithd 326140 1808800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_642_3 unithd 3060380 1808800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_643_2 unithd 326140 1811520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_643_3 unithd 3060380 1811520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_644_2 unithd 326140 1814240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_644_3 unithd 3060380 1814240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_645_2 unithd 326140 1816960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_645_3 unithd 3060380 1816960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_646_2 unithd 326140 1819680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_646_3 unithd 3060380 1819680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_647_2 unithd 326140 1822400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_647_3 unithd 3060380 1822400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_648_2 unithd 326140 1825120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_648_3 unithd 3060380 1825120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_649_2 unithd 326140 1827840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_649_3 unithd 3060380 1827840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_650_2 unithd 326140 1830560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_650_3 unithd 3060380 1830560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_651_2 unithd 326140 1833280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_651_3 unithd 3060380 1833280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_652_2 unithd 326140 1836000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_652_3 unithd 3060380 1836000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_653_2 unithd 326140 1838720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_653_3 unithd 3060380 1838720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_654_2 unithd 326140 1841440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_654_3 unithd 3060380 1841440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_655_2 unithd 326140 1844160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_655_3 unithd 3060380 1844160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_656_2 unithd 326140 1846880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_656_3 unithd 3060380 1846880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_657_2 unithd 326140 1849600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_657_3 unithd 3060380 1849600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_658_2 unithd 326140 1852320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_658_3 unithd 3060380 1852320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_659_2 unithd 326140 1855040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_659_3 unithd 3060380 1855040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_660_2 unithd 326140 1857760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_660_3 unithd 3060380 1857760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_661_2 unithd 326140 1860480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_661_3 unithd 3060380 1860480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_662_2 unithd 326140 1863200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_662_3 unithd 3060380 1863200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_663_2 unithd 326140 1865920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_663_3 unithd 3060380 1865920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_664_2 unithd 326140 1868640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_664_3 unithd 3060380 1868640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_665_2 unithd 326140 1871360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_665_3 unithd 3060380 1871360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_666_2 unithd 326140 1874080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_666_3 unithd 3060380 1874080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_667_2 unithd 326140 1876800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_667_3 unithd 3060380 1876800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_668_2 unithd 326140 1879520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_668_3 unithd 3060380 1879520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_669_2 unithd 326140 1882240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_669_3 unithd 3060380 1882240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_670_2 unithd 326140 1884960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_670_3 unithd 3060380 1884960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_671_2 unithd 326140 1887680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_671_3 unithd 3060380 1887680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_672_2 unithd 326140 1890400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_672_3 unithd 3060380 1890400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_673_2 unithd 326140 1893120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_673_3 unithd 3060380 1893120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_674_2 unithd 326140 1895840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_674_3 unithd 3060380 1895840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_675_2 unithd 326140 1898560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_675_3 unithd 3060380 1898560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_676_2 unithd 326140 1901280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_676_3 unithd 3060380 1901280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_677_2 unithd 326140 1904000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_677_3 unithd 3060380 1904000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_678_2 unithd 326140 1906720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_678_3 unithd 3060380 1906720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_679_2 unithd 326140 1909440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_679_3 unithd 3060380 1909440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_680_2 unithd 326140 1912160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_680_3 unithd 3060380 1912160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_681_2 unithd 326140 1914880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_681_3 unithd 3060380 1914880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_682_2 unithd 326140 1917600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_682_3 unithd 3060380 1917600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_683_2 unithd 326140 1920320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_683_3 unithd 3060380 1920320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_684_2 unithd 326140 1923040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_684_3 unithd 3060380 1923040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_685_2 unithd 326140 1925760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_685_3 unithd 3060380 1925760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_686_2 unithd 326140 1928480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_686_3 unithd 3060380 1928480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_687_2 unithd 326140 1931200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_687_3 unithd 3060380 1931200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_688_2 unithd 326140 1933920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_688_3 unithd 3060380 1933920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_689_2 unithd 326140 1936640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_689_3 unithd 3060380 1936640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_690_2 unithd 326140 1939360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_690_3 unithd 3060380 1939360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_691_2 unithd 326140 1942080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_691_3 unithd 3060380 1942080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_692_2 unithd 326140 1944800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_692_3 unithd 3060380 1944800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_693_2 unithd 326140 1947520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_693_3 unithd 3060380 1947520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_694_2 unithd 326140 1950240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_694_3 unithd 3060380 1950240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_695_2 unithd 326140 1952960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_695_3 unithd 3060380 1952960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_696_2 unithd 326140 1955680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_696_3 unithd 3060380 1955680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_697_2 unithd 326140 1958400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_697_3 unithd 3060380 1958400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_698_2 unithd 326140 1961120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_698_3 unithd 3060380 1961120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_699_2 unithd 326140 1963840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_699_3 unithd 3060380 1963840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_700_2 unithd 326140 1966560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_700_3 unithd 3060380 1966560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_701_2 unithd 326140 1969280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_701_3 unithd 3060380 1969280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_702_2 unithd 326140 1972000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_702_3 unithd 3060380 1972000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_703_2 unithd 326140 1974720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_703_3 unithd 3060380 1974720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_704_2 unithd 326140 1977440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_704_3 unithd 3060380 1977440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_705_2 unithd 326140 1980160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_705_3 unithd 3060380 1980160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_706_2 unithd 326140 1982880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_706_3 unithd 3060380 1982880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_707_2 unithd 326140 1985600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_707_3 unithd 3060380 1985600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_708_2 unithd 326140 1988320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_708_3 unithd 3060380 1988320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_709_2 unithd 326140 1991040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_709_3 unithd 3060380 1991040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_710_2 unithd 326140 1993760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_710_3 unithd 3060380 1993760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_711_2 unithd 326140 1996480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_711_3 unithd 3060380 1996480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_712_2 unithd 326140 1999200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_712_3 unithd 3060380 1999200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_713_2 unithd 326140 2001920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_713_3 unithd 3060380 2001920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_714_2 unithd 326140 2004640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_714_3 unithd 3060380 2004640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_715_2 unithd 326140 2007360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_715_3 unithd 3060380 2007360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_716_2 unithd 326140 2010080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_716_3 unithd 3060380 2010080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_717_2 unithd 326140 2012800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_717_3 unithd 3060380 2012800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_718_2 unithd 326140 2015520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_718_3 unithd 3060380 2015520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_719_2 unithd 326140 2018240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_719_3 unithd 3060380 2018240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_720_2 unithd 326140 2020960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_720_3 unithd 3060380 2020960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_721_2 unithd 326140 2023680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_721_3 unithd 3060380 2023680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_722_2 unithd 326140 2026400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_722_3 unithd 3060380 2026400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_723_2 unithd 326140 2029120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_723_3 unithd 3060380 2029120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_724_2 unithd 326140 2031840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_724_3 unithd 3060380 2031840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_725_2 unithd 326140 2034560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_725_3 unithd 3060380 2034560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_726_2 unithd 326140 2037280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_726_3 unithd 3060380 2037280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_727_2 unithd 326140 2040000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_727_3 unithd 3060380 2040000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_728_2 unithd 326140 2042720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_728_3 unithd 3060380 2042720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_729_2 unithd 326140 2045440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_729_3 unithd 3060380 2045440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_730_2 unithd 326140 2048160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_730_3 unithd 3060380 2048160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_731_2 unithd 326140 2050880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_731_3 unithd 3060380 2050880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_732_2 unithd 326140 2053600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_732_3 unithd 3060380 2053600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_733_2 unithd 326140 2056320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_733_3 unithd 3060380 2056320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_734_2 unithd 326140 2059040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_734_3 unithd 3060380 2059040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_735_2 unithd 326140 2061760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_735_3 unithd 3060380 2061760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_736_2 unithd 326140 2064480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_736_3 unithd 3060380 2064480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_737_2 unithd 326140 2067200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_737_3 unithd 3060380 2067200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_738_2 unithd 326140 2069920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_738_3 unithd 3060380 2069920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_739_2 unithd 326140 2072640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_739_3 unithd 3060380 2072640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_740_2 unithd 326140 2075360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_740_3 unithd 3060380 2075360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_741_2 unithd 326140 2078080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_741_3 unithd 3060380 2078080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_742_2 unithd 326140 2080800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_742_3 unithd 3060380 2080800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_743_2 unithd 326140 2083520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_743_3 unithd 3060380 2083520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_744_2 unithd 326140 2086240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_744_3 unithd 3060380 2086240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_745_2 unithd 326140 2088960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_745_3 unithd 3060380 2088960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_746_2 unithd 326140 2091680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_746_3 unithd 3060380 2091680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_747_2 unithd 326140 2094400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_747_3 unithd 3060380 2094400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_748_2 unithd 326140 2097120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_748_3 unithd 3060380 2097120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_749_2 unithd 326140 2099840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_749_3 unithd 3060380 2099840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_750_2 unithd 326140 2102560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_750_3 unithd 3060380 2102560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_751_2 unithd 326140 2105280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_751_3 unithd 3060380 2105280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_752_2 unithd 326140 2108000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_752_3 unithd 3060380 2108000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_753_2 unithd 326140 2110720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_753_3 unithd 3060380 2110720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_754_2 unithd 326140 2113440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_754_3 unithd 3060380 2113440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_755_2 unithd 326140 2116160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_755_3 unithd 3060380 2116160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_756_2 unithd 326140 2118880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_756_3 unithd 3060380 2118880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_757_2 unithd 326140 2121600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_757_3 unithd 3060380 2121600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_758_2 unithd 326140 2124320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_758_3 unithd 3060380 2124320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_759_2 unithd 326140 2127040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_759_3 unithd 3060380 2127040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_760_2 unithd 326140 2129760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_760_3 unithd 3060380 2129760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_761_2 unithd 326140 2132480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_761_3 unithd 3060380 2132480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_762_2 unithd 326140 2135200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_762_3 unithd 3060380 2135200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_763_2 unithd 326140 2137920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_763_3 unithd 3060380 2137920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_764_2 unithd 326140 2140640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_764_3 unithd 3060380 2140640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_765_2 unithd 326140 2143360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_765_3 unithd 3060380 2143360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_766_2 unithd 326140 2146080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_766_3 unithd 3060380 2146080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_767_2 unithd 326140 2148800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_767_3 unithd 3060380 2148800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_768_2 unithd 326140 2151520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_768_3 unithd 3060380 2151520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_769_2 unithd 326140 2154240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_769_3 unithd 3060380 2154240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_770_2 unithd 326140 2156960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_770_3 unithd 3060380 2156960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_771_2 unithd 326140 2159680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_771_3 unithd 3060380 2159680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_772_2 unithd 326140 2162400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_772_3 unithd 3060380 2162400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_773_2 unithd 326140 2165120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_773_3 unithd 3060380 2165120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_774_2 unithd 326140 2167840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_774_3 unithd 3060380 2167840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_775_2 unithd 326140 2170560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_775_3 unithd 3060380 2170560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_776_2 unithd 326140 2173280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_776_3 unithd 3060380 2173280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_777_2 unithd 326140 2176000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_777_3 unithd 3060380 2176000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_778_2 unithd 326140 2178720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_778_3 unithd 3060380 2178720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_779_2 unithd 326140 2181440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_779_3 unithd 3060380 2181440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_780_2 unithd 326140 2184160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_780_3 unithd 3060380 2184160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_781_2 unithd 326140 2186880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_781_3 unithd 3060380 2186880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_782_2 unithd 326140 2189600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_782_3 unithd 3060380 2189600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_783_2 unithd 326140 2192320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_783_3 unithd 3060380 2192320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_784_2 unithd 326140 2195040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_784_3 unithd 3060380 2195040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_785_2 unithd 326140 2197760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_785_3 unithd 3060380 2197760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_786_2 unithd 326140 2200480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_786_3 unithd 3060380 2200480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_787_2 unithd 326140 2203200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_787_3 unithd 3060380 2203200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_788_2 unithd 326140 2205920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_788_3 unithd 3060380 2205920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_789_2 unithd 326140 2208640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_789_3 unithd 3060380 2208640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_790_2 unithd 326140 2211360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_790_3 unithd 3060380 2211360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_791_2 unithd 326140 2214080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_791_3 unithd 3060380 2214080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_792_2 unithd 326140 2216800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_792_3 unithd 3060380 2216800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_793_2 unithd 326140 2219520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_793_3 unithd 3060380 2219520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_794_2 unithd 326140 2222240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_794_3 unithd 3060380 2222240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_795_2 unithd 326140 2224960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_795_3 unithd 3060380 2224960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_796_2 unithd 326140 2227680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_796_3 unithd 3060380 2227680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_797_2 unithd 326140 2230400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_797_3 unithd 3060380 2230400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_798_2 unithd 326140 2233120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_798_3 unithd 3060380 2233120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_799_2 unithd 326140 2235840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_799_3 unithd 3060380 2235840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_800_2 unithd 326140 2238560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_800_3 unithd 3060380 2238560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_801_2 unithd 326140 2241280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_801_3 unithd 3060380 2241280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_802_2 unithd 326140 2244000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_802_3 unithd 3060380 2244000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_803_2 unithd 326140 2246720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_803_3 unithd 3060380 2246720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_804_2 unithd 326140 2249440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_804_3 unithd 3060380 2249440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_805_2 unithd 326140 2252160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_805_3 unithd 3060380 2252160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_806_2 unithd 326140 2254880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_806_3 unithd 3060380 2254880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_807_2 unithd 326140 2257600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_807_3 unithd 3060380 2257600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_808_2 unithd 326140 2260320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_808_3 unithd 3060380 2260320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_809_2 unithd 326140 2263040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_809_3 unithd 3060380 2263040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_810_2 unithd 326140 2265760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_810_3 unithd 3060380 2265760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_811_2 unithd 326140 2268480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_811_3 unithd 3060380 2268480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_812_2 unithd 326140 2271200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_812_3 unithd 3060380 2271200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_813_2 unithd 326140 2273920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_813_3 unithd 3060380 2273920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_814_2 unithd 326140 2276640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_814_3 unithd 3060380 2276640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_815_2 unithd 326140 2279360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_815_3 unithd 3060380 2279360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_816_2 unithd 326140 2282080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_816_3 unithd 3060380 2282080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_817_2 unithd 326140 2284800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_817_3 unithd 3060380 2284800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_818_2 unithd 326140 2287520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_818_3 unithd 3060380 2287520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_819_2 unithd 326140 2290240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_819_3 unithd 3060380 2290240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_820_2 unithd 326140 2292960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_820_3 unithd 3060380 2292960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_821_2 unithd 326140 2295680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_821_3 unithd 3060380 2295680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_822_2 unithd 326140 2298400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_822_3 unithd 3060380 2298400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_823_2 unithd 326140 2301120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_823_3 unithd 3060380 2301120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_824_2 unithd 326140 2303840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_824_3 unithd 3060380 2303840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_825_2 unithd 326140 2306560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_825_3 unithd 3060380 2306560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_826_2 unithd 326140 2309280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_826_3 unithd 3060380 2309280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_827_2 unithd 326140 2312000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_827_3 unithd 3060380 2312000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_828_2 unithd 326140 2314720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_828_3 unithd 3060380 2314720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_829_2 unithd 326140 2317440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_829_3 unithd 3060380 2317440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_830_2 unithd 326140 2320160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_830_3 unithd 3060380 2320160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_831_2 unithd 326140 2322880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_831_3 unithd 3060380 2322880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_832_2 unithd 326140 2325600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_832_3 unithd 3060380 2325600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_833_2 unithd 326140 2328320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_833_3 unithd 3060380 2328320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_834_2 unithd 326140 2331040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_834_3 unithd 3060380 2331040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_835_2 unithd 326140 2333760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_835_3 unithd 3060380 2333760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_836_2 unithd 326140 2336480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_836_3 unithd 3060380 2336480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_837_2 unithd 326140 2339200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_837_3 unithd 3060380 2339200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_838_2 unithd 326140 2341920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_838_3 unithd 3060380 2341920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_839_2 unithd 326140 2344640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_839_3 unithd 3060380 2344640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_840_2 unithd 326140 2347360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_840_3 unithd 3060380 2347360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_841_2 unithd 326140 2350080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_841_3 unithd 3060380 2350080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_842_2 unithd 326140 2352800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_842_3 unithd 3060380 2352800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_843_2 unithd 326140 2355520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_843_3 unithd 3060380 2355520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_844_2 unithd 326140 2358240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_844_3 unithd 3060380 2358240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_845_2 unithd 326140 2360960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_845_3 unithd 3060380 2360960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_846_2 unithd 326140 2363680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_846_3 unithd 3060380 2363680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_847_2 unithd 326140 2366400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_847_3 unithd 3060380 2366400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_848_2 unithd 326140 2369120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_848_3 unithd 3060380 2369120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_849_2 unithd 326140 2371840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_849_3 unithd 3060380 2371840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_850_2 unithd 326140 2374560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_850_3 unithd 3060380 2374560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_851_2 unithd 326140 2377280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_851_3 unithd 3060380 2377280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_852_2 unithd 326140 2380000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_852_3 unithd 3060380 2380000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_853_2 unithd 326140 2382720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_853_3 unithd 3060380 2382720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_854_2 unithd 326140 2385440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_854_3 unithd 3060380 2385440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_855_2 unithd 326140 2388160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_855_3 unithd 3060380 2388160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_856_2 unithd 326140 2390880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_856_3 unithd 3060380 2390880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_857_2 unithd 326140 2393600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_857_3 unithd 3060380 2393600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_858_2 unithd 326140 2396320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_858_3 unithd 3060380 2396320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_859_2 unithd 326140 2399040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_859_3 unithd 3060380 2399040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_860_2 unithd 326140 2401760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_860_3 unithd 3060380 2401760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_861_2 unithd 326140 2404480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_861_3 unithd 3060380 2404480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_862_2 unithd 326140 2407200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_862_3 unithd 3060380 2407200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_863_2 unithd 326140 2409920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_863_3 unithd 3060380 2409920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_864_2 unithd 326140 2412640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_864_3 unithd 3060380 2412640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_865_2 unithd 326140 2415360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_865_3 unithd 3060380 2415360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_866_2 unithd 326140 2418080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_866_3 unithd 3060380 2418080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_867_2 unithd 326140 2420800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_867_3 unithd 3060380 2420800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_868_2 unithd 326140 2423520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_868_3 unithd 3060380 2423520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_869_2 unithd 326140 2426240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_869_3 unithd 3060380 2426240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_870_2 unithd 326140 2428960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_870_3 unithd 3060380 2428960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_871_2 unithd 326140 2431680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_871_3 unithd 3060380 2431680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_872_2 unithd 326140 2434400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_872_3 unithd 3060380 2434400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_873_2 unithd 326140 2437120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_873_3 unithd 3060380 2437120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_874_2 unithd 326140 2439840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_874_3 unithd 3060380 2439840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_875_2 unithd 326140 2442560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_875_3 unithd 3060380 2442560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_876_2 unithd 326140 2445280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_876_3 unithd 3060380 2445280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_877_2 unithd 326140 2448000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_877_3 unithd 3060380 2448000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_878_2 unithd 326140 2450720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_878_3 unithd 3060380 2450720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_879_2 unithd 326140 2453440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_879_3 unithd 3060380 2453440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_880_2 unithd 326140 2456160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_880_3 unithd 3060380 2456160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_881_2 unithd 326140 2458880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_881_3 unithd 3060380 2458880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_882_2 unithd 326140 2461600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_882_3 unithd 3060380 2461600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_883_2 unithd 326140 2464320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_883_3 unithd 3060380 2464320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_884_2 unithd 326140 2467040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_884_3 unithd 3060380 2467040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_885_2 unithd 326140 2469760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_885_3 unithd 3060380 2469760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_886_2 unithd 326140 2472480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_886_3 unithd 3060380 2472480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_887_2 unithd 326140 2475200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_887_3 unithd 3060380 2475200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_888_2 unithd 326140 2477920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_888_3 unithd 3060380 2477920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_889_2 unithd 326140 2480640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_889_3 unithd 3060380 2480640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_890_2 unithd 326140 2483360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_890_3 unithd 3060380 2483360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_891_2 unithd 326140 2486080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_891_3 unithd 3060380 2486080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_892_2 unithd 326140 2488800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_892_3 unithd 3060380 2488800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_893_2 unithd 326140 2491520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_893_3 unithd 3060380 2491520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_894_2 unithd 326140 2494240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_894_3 unithd 3060380 2494240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_895_2 unithd 326140 2496960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_895_3 unithd 3060380 2496960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_896_2 unithd 326140 2499680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_896_3 unithd 3060380 2499680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_897_2 unithd 326140 2502400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_897_3 unithd 3060380 2502400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_898_2 unithd 326140 2505120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_898_3 unithd 3060380 2505120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_899_2 unithd 326140 2507840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_899_3 unithd 3060380 2507840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_900_2 unithd 326140 2510560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_900_3 unithd 3060380 2510560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_901_2 unithd 326140 2513280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_901_3 unithd 3060380 2513280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_902_2 unithd 326140 2516000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_902_3 unithd 3060380 2516000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_903_2 unithd 326140 2518720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_903_3 unithd 3060380 2518720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_904_2 unithd 326140 2521440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_904_3 unithd 3060380 2521440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_905_2 unithd 326140 2524160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_905_3 unithd 3060380 2524160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_906_2 unithd 326140 2526880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_906_3 unithd 3060380 2526880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_907_2 unithd 326140 2529600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_907_3 unithd 3060380 2529600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_908_2 unithd 326140 2532320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_908_3 unithd 3060380 2532320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_909_2 unithd 326140 2535040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_909_3 unithd 3060380 2535040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_910_2 unithd 326140 2537760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_910_3 unithd 3060380 2537760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_911_2 unithd 326140 2540480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_911_3 unithd 3060380 2540480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_912_2 unithd 326140 2543200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_912_3 unithd 3060380 2543200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_913_2 unithd 326140 2545920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_913_3 unithd 3060380 2545920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_914_2 unithd 326140 2548640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_914_3 unithd 3060380 2548640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_915_2 unithd 326140 2551360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_915_3 unithd 3060380 2551360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_916_2 unithd 326140 2554080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_916_3 unithd 3060380 2554080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_917_2 unithd 326140 2556800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_917_3 unithd 3060380 2556800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_918_2 unithd 326140 2559520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_918_3 unithd 3060380 2559520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_919_2 unithd 326140 2562240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_919_3 unithd 3060380 2562240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_920_2 unithd 326140 2564960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_920_3 unithd 3060380 2564960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_921_2 unithd 326140 2567680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_921_3 unithd 3060380 2567680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_922_2 unithd 326140 2570400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_922_3 unithd 3060380 2570400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_923_2 unithd 326140 2573120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_923_3 unithd 3060380 2573120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_924_2 unithd 326140 2575840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_924_3 unithd 3060380 2575840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_925_2 unithd 326140 2578560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_925_3 unithd 3060380 2578560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_926_2 unithd 326140 2581280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_926_3 unithd 3060380 2581280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_927_2 unithd 326140 2584000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_927_3 unithd 3060380 2584000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_928_2 unithd 326140 2586720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_928_3 unithd 3060380 2586720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_929_2 unithd 326140 2589440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_929_3 unithd 3060380 2589440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_930_2 unithd 326140 2592160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_930_3 unithd 3060380 2592160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_931_2 unithd 326140 2594880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_931_3 unithd 3060380 2594880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_932_2 unithd 326140 2597600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_932_3 unithd 3060380 2597600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_933_2 unithd 326140 2600320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_933_3 unithd 3060380 2600320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_934_2 unithd 326140 2603040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_934_3 unithd 3060380 2603040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_935_2 unithd 326140 2605760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_935_3 unithd 3060380 2605760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_936_2 unithd 326140 2608480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_936_3 unithd 3060380 2608480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_937_2 unithd 326140 2611200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_937_3 unithd 3060380 2611200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_938_2 unithd 326140 2613920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_938_3 unithd 3060380 2613920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_939_2 unithd 326140 2616640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_939_3 unithd 3060380 2616640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_940_2 unithd 326140 2619360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_940_3 unithd 3060380 2619360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_941_2 unithd 326140 2622080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_941_3 unithd 3060380 2622080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_942_2 unithd 326140 2624800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_942_3 unithd 3060380 2624800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_943_2 unithd 326140 2627520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_943_3 unithd 3060380 2627520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_944_2 unithd 326140 2630240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_944_3 unithd 3060380 2630240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_945_2 unithd 326140 2632960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_945_3 unithd 3060380 2632960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_946_2 unithd 326140 2635680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_946_3 unithd 3060380 2635680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_947_2 unithd 326140 2638400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_947_3 unithd 3060380 2638400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_948_2 unithd 326140 2641120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_948_3 unithd 3060380 2641120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_949_2 unithd 326140 2643840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_949_3 unithd 3060380 2643840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_950_2 unithd 326140 2646560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_950_3 unithd 3060380 2646560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_951_2 unithd 326140 2649280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_951_3 unithd 3060380 2649280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_952_2 unithd 326140 2652000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_952_3 unithd 3060380 2652000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_953_2 unithd 326140 2654720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_953_3 unithd 3060380 2654720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_954_2 unithd 326140 2657440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_954_3 unithd 3060380 2657440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_955_2 unithd 326140 2660160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_955_3 unithd 3060380 2660160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_956_2 unithd 326140 2662880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_956_3 unithd 3060380 2662880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_957_2 unithd 326140 2665600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_957_3 unithd 3060380 2665600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_958_2 unithd 326140 2668320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_958_3 unithd 3060380 2668320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_959_2 unithd 326140 2671040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_959_3 unithd 3060380 2671040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_960_2 unithd 326140 2673760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_960_3 unithd 3060380 2673760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_961_2 unithd 326140 2676480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_961_3 unithd 3060380 2676480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_962_2 unithd 326140 2679200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_962_3 unithd 3060380 2679200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_963_2 unithd 326140 2681920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_963_3 unithd 3060380 2681920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_964_2 unithd 326140 2684640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_964_3 unithd 3060380 2684640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_965_2 unithd 326140 2687360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_965_3 unithd 3060380 2687360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_966_2 unithd 326140 2690080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_966_3 unithd 3060380 2690080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_967_2 unithd 326140 2692800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_967_3 unithd 3060380 2692800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_968_2 unithd 326140 2695520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_968_3 unithd 3060380 2695520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_969_2 unithd 326140 2698240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_969_3 unithd 3060380 2698240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_970_2 unithd 326140 2700960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_970_3 unithd 3060380 2700960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_971_2 unithd 326140 2703680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_971_3 unithd 3060380 2703680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_972_2 unithd 326140 2706400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_972_3 unithd 3060380 2706400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_973_2 unithd 326140 2709120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_973_3 unithd 3060380 2709120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_974_2 unithd 326140 2711840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_974_3 unithd 3060380 2711840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_975_2 unithd 326140 2714560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_975_3 unithd 3060380 2714560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_976_2 unithd 326140 2717280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_976_3 unithd 3060380 2717280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_977_2 unithd 326140 2720000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_977_3 unithd 3060380 2720000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_978_2 unithd 326140 2722720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_978_3 unithd 3060380 2722720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_979_2 unithd 326140 2725440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_979_3 unithd 3060380 2725440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_980_2 unithd 326140 2728160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_980_3 unithd 3060380 2728160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_981_2 unithd 326140 2730880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_981_3 unithd 3060380 2730880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_982_2 unithd 326140 2733600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_982_3 unithd 3060380 2733600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_983_2 unithd 326140 2736320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_983_3 unithd 3060380 2736320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_984_2 unithd 326140 2739040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_984_3 unithd 3060380 2739040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_985_2 unithd 326140 2741760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_985_3 unithd 3060380 2741760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_986_2 unithd 326140 2744480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_986_3 unithd 3060380 2744480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_987_2 unithd 326140 2747200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_987_3 unithd 3060380 2747200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_988_2 unithd 326140 2749920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_988_3 unithd 3060380 2749920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_989_2 unithd 326140 2752640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_989_3 unithd 3060380 2752640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_990_2 unithd 326140 2755360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_990_3 unithd 3060380 2755360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_991_2 unithd 326140 2758080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_991_3 unithd 3060380 2758080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_992_2 unithd 326140 2760800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_992_3 unithd 3060380 2760800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_993_2 unithd 326140 2763520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_993_3 unithd 3060380 2763520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_994_2 unithd 326140 2766240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_994_3 unithd 3060380 2766240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_995_2 unithd 326140 2768960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_995_3 unithd 3060380 2768960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_996_2 unithd 326140 2771680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_996_3 unithd 3060380 2771680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_997_2 unithd 326140 2774400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_997_3 unithd 3060380 2774400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_998_2 unithd 326140 2777120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_998_3 unithd 3060380 2777120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_999_2 unithd 326140 2779840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_999_3 unithd 3060380 2779840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1000_2 unithd 326140 2782560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1000_3 unithd 3060380 2782560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1001_2 unithd 326140 2785280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1001_3 unithd 3060380 2785280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1002_2 unithd 326140 2788000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1002_3 unithd 3060380 2788000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1003_2 unithd 326140 2790720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1003_3 unithd 3060380 2790720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1004_2 unithd 326140 2793440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1004_3 unithd 3060380 2793440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1005_2 unithd 326140 2796160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1005_3 unithd 3060380 2796160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1006_2 unithd 326140 2798880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1006_3 unithd 3060380 2798880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1007_2 unithd 326140 2801600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1007_3 unithd 3060380 2801600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1008_2 unithd 326140 2804320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1008_3 unithd 3060380 2804320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1009_2 unithd 326140 2807040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1009_3 unithd 3060380 2807040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1010_2 unithd 326140 2809760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1010_3 unithd 3060380 2809760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1011_2 unithd 326140 2812480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1011_3 unithd 3060380 2812480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1012_2 unithd 326140 2815200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1012_3 unithd 3060380 2815200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1013_2 unithd 326140 2817920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1013_3 unithd 3060380 2817920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1014_2 unithd 326140 2820640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1014_3 unithd 3060380 2820640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1015_2 unithd 326140 2823360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1015_3 unithd 3060380 2823360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1016_2 unithd 326140 2826080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1016_3 unithd 3060380 2826080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1017_2 unithd 326140 2828800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1017_3 unithd 3060380 2828800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1018_2 unithd 326140 2831520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1018_3 unithd 3060380 2831520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1019_2 unithd 326140 2834240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1019_3 unithd 3060380 2834240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1020_2 unithd 326140 2836960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1020_3 unithd 3060380 2836960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1021_2 unithd 326140 2839680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1021_3 unithd 3060380 2839680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1022_2 unithd 326140 2842400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1022_3 unithd 3060380 2842400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1023_2 unithd 326140 2845120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1023_3 unithd 3060380 2845120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1024_2 unithd 326140 2847840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1024_3 unithd 3060380 2847840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1025_2 unithd 326140 2850560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1025_3 unithd 3060380 2850560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1026_2 unithd 326140 2853280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1026_3 unithd 3060380 2853280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1027_2 unithd 326140 2856000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1027_3 unithd 3060380 2856000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1028_2 unithd 326140 2858720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1028_3 unithd 3060380 2858720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1029_2 unithd 326140 2861440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1029_3 unithd 3060380 2861440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1030_2 unithd 326140 2864160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1030_3 unithd 3060380 2864160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1031_2 unithd 326140 2866880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1031_3 unithd 3060380 2866880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1032_2 unithd 326140 2869600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1032_3 unithd 3060380 2869600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1033_2 unithd 326140 2872320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1033_3 unithd 3060380 2872320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1034_2 unithd 326140 2875040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1034_3 unithd 3060380 2875040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1035_2 unithd 326140 2877760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1035_3 unithd 3060380 2877760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1036_2 unithd 326140 2880480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1036_3 unithd 3060380 2880480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1037_2 unithd 326140 2883200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1037_3 unithd 3060380 2883200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1038_2 unithd 326140 2885920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1038_3 unithd 3060380 2885920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1039_2 unithd 326140 2888640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1039_3 unithd 3060380 2888640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1040_2 unithd 326140 2891360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1040_3 unithd 3060380 2891360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1041_2 unithd 326140 2894080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1041_3 unithd 3060380 2894080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1042_2 unithd 326140 2896800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1042_3 unithd 3060380 2896800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1043_2 unithd 326140 2899520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1043_3 unithd 3060380 2899520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1044_2 unithd 326140 2902240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1044_3 unithd 3060380 2902240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1045_2 unithd 326140 2904960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1045_3 unithd 3060380 2904960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1046_2 unithd 326140 2907680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1046_3 unithd 3060380 2907680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1047_2 unithd 326140 2910400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1047_3 unithd 3060380 2910400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1048_2 unithd 326140 2913120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1048_3 unithd 3060380 2913120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1049_2 unithd 326140 2915840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1049_3 unithd 3060380 2915840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1050_2 unithd 326140 2918560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1050_3 unithd 3060380 2918560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1051_2 unithd 326140 2921280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1051_3 unithd 3060380 2921280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1052_2 unithd 326140 2924000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1052_3 unithd 3060380 2924000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1053_2 unithd 326140 2926720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1053_3 unithd 3060380 2926720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1054_2 unithd 326140 2929440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1054_3 unithd 3060380 2929440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1055_2 unithd 326140 2932160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1055_3 unithd 3060380 2932160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1056_2 unithd 326140 2934880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1056_3 unithd 3060380 2934880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1057_2 unithd 326140 2937600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1057_3 unithd 3060380 2937600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1058_2 unithd 326140 2940320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1058_3 unithd 3060380 2940320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1059_2 unithd 326140 2943040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1059_3 unithd 3060380 2943040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1060_2 unithd 326140 2945760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1060_3 unithd 3060380 2945760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1061_2 unithd 326140 2948480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1061_3 unithd 3060380 2948480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1062_2 unithd 326140 2951200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1062_3 unithd 3060380 2951200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1063_2 unithd 326140 2953920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1063_3 unithd 3060380 2953920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1064_2 unithd 326140 2956640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1064_3 unithd 3060380 2956640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1065_2 unithd 326140 2959360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1065_3 unithd 3060380 2959360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1066_2 unithd 326140 2962080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1066_3 unithd 3060380 2962080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1067_2 unithd 326140 2964800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1067_3 unithd 3060380 2964800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1068_2 unithd 326140 2967520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1068_3 unithd 3060380 2967520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1069_2 unithd 326140 2970240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1069_3 unithd 3060380 2970240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1070_2 unithd 326140 2972960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1070_3 unithd 3060380 2972960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1071_2 unithd 326140 2975680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1071_3 unithd 3060380 2975680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1072_2 unithd 326140 2978400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1072_3 unithd 3060380 2978400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1073_2 unithd 326140 2981120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1073_3 unithd 3060380 2981120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1074_2 unithd 326140 2983840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1074_3 unithd 3060380 2983840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1075_2 unithd 326140 2986560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1075_3 unithd 3060380 2986560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1076_2 unithd 326140 2989280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1076_3 unithd 3060380 2989280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1077_2 unithd 326140 2992000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1077_3 unithd 3060380 2992000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1078_2 unithd 326140 2994720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1078_3 unithd 3060380 2994720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1079_2 unithd 326140 2997440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1079_3 unithd 3060380 2997440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1080_2 unithd 326140 3000160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1080_3 unithd 3060380 3000160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1081_2 unithd 326140 3002880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1081_3 unithd 3060380 3002880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1082_2 unithd 326140 3005600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1082_3 unithd 3060380 3005600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1083_2 unithd 326140 3008320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1083_3 unithd 3060380 3008320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1084_2 unithd 326140 3011040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1084_3 unithd 3060380 3011040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1085_2 unithd 326140 3013760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1085_3 unithd 3060380 3013760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1086_2 unithd 326140 3016480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1086_3 unithd 3060380 3016480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1087_2 unithd 326140 3019200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1087_3 unithd 3060380 3019200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1088_2 unithd 326140 3021920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1088_3 unithd 3060380 3021920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1089_2 unithd 326140 3024640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1089_3 unithd 3060380 3024640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1090_2 unithd 326140 3027360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1090_3 unithd 3060380 3027360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1091_2 unithd 326140 3030080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1091_3 unithd 3060380 3030080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1092_2 unithd 326140 3032800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1092_3 unithd 3060380 3032800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1093_2 unithd 326140 3035520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1093_3 unithd 3060380 3035520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1094_2 unithd 326140 3038240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1094_3 unithd 3060380 3038240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1095_2 unithd 326140 3040960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1095_3 unithd 3060380 3040960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1096_2 unithd 326140 3043680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1096_3 unithd 3060380 3043680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1097_2 unithd 326140 3046400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1097_3 unithd 3060380 3046400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1098_2 unithd 326140 3049120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1098_3 unithd 3060380 3049120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1099_2 unithd 326140 3051840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1099_3 unithd 3060380 3051840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1100_2 unithd 326140 3054560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1100_3 unithd 3060380 3054560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1101_2 unithd 326140 3057280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1101_3 unithd 3060380 3057280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1102_2 unithd 326140 3060000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1102_3 unithd 3060380 3060000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1103_2 unithd 326140 3062720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1103_3 unithd 3060380 3062720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1104_2 unithd 326140 3065440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1104_3 unithd 3060380 3065440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1105_2 unithd 326140 3068160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1105_3 unithd 3060380 3068160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1106_2 unithd 326140 3070880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1106_3 unithd 3060380 3070880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1107_2 unithd 326140 3073600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1107_3 unithd 3060380 3073600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1108_2 unithd 326140 3076320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1108_3 unithd 3060380 3076320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1109_2 unithd 326140 3079040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1109_3 unithd 3060380 3079040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1110_2 unithd 326140 3081760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1110_3 unithd 3060380 3081760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1111_2 unithd 326140 3084480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1111_3 unithd 3060380 3084480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1112_2 unithd 326140 3087200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1112_3 unithd 3060380 3087200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1113_2 unithd 326140 3089920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1113_3 unithd 3060380 3089920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1114_2 unithd 326140 3092640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1114_3 unithd 3060380 3092640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1115_2 unithd 326140 3095360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1115_3 unithd 3060380 3095360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1116_2 unithd 326140 3098080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1116_3 unithd 3060380 3098080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1117_2 unithd 326140 3100800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1117_3 unithd 3060380 3100800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1118_2 unithd 326140 3103520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1118_3 unithd 3060380 3103520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1119_2 unithd 326140 3106240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1119_3 unithd 3060380 3106240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1120_2 unithd 326140 3108960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1120_3 unithd 3060380 3108960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1121_2 unithd 326140 3111680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1121_3 unithd 3060380 3111680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1122_2 unithd 326140 3114400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1122_3 unithd 3060380 3114400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1123_2 unithd 326140 3117120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1123_3 unithd 3060380 3117120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1124_2 unithd 326140 3119840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1124_3 unithd 3060380 3119840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1125_2 unithd 326140 3122560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1125_3 unithd 3060380 3122560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1126_2 unithd 326140 3125280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1126_3 unithd 3060380 3125280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1127_2 unithd 326140 3128000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1127_3 unithd 3060380 3128000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1128_2 unithd 326140 3130720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1128_3 unithd 3060380 3130720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1129_2 unithd 326140 3133440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1129_3 unithd 3060380 3133440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1130_2 unithd 326140 3136160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1130_3 unithd 3060380 3136160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1131_2 unithd 326140 3138880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1131_3 unithd 3060380 3138880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1132_2 unithd 326140 3141600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1132_3 unithd 3060380 3141600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1133_2 unithd 326140 3144320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1133_3 unithd 3060380 3144320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1134_2 unithd 326140 3147040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1134_3 unithd 3060380 3147040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1135_2 unithd 326140 3149760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1135_3 unithd 3060380 3149760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1136_2 unithd 326140 3152480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1136_3 unithd 3060380 3152480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1137_2 unithd 326140 3155200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1137_3 unithd 3060380 3155200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1138_2 unithd 326140 3157920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1138_3 unithd 3060380 3157920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1139_2 unithd 326140 3160640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1139_3 unithd 3060380 3160640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1140_2 unithd 326140 3163360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1140_3 unithd 3060380 3163360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1141_2 unithd 326140 3166080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1141_3 unithd 3060380 3166080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1142_2 unithd 326140 3168800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1142_3 unithd 3060380 3168800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1143_2 unithd 326140 3171520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1143_3 unithd 3060380 3171520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1144_2 unithd 326140 3174240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1144_3 unithd 3060380 3174240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1145_2 unithd 326140 3176960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1145_3 unithd 3060380 3176960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1146_2 unithd 326140 3179680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1146_3 unithd 3060380 3179680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1147_2 unithd 326140 3182400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1147_3 unithd 3060380 3182400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1148_2 unithd 326140 3185120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1148_3 unithd 3060380 3185120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1149_2 unithd 326140 3187840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1149_3 unithd 3060380 3187840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1150_2 unithd 326140 3190560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1150_3 unithd 3060380 3190560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1151_2 unithd 326140 3193280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1151_3 unithd 3060380 3193280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1152_2 unithd 326140 3196000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1152_3 unithd 3060380 3196000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1153_2 unithd 326140 3198720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1153_3 unithd 3060380 3198720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1154_2 unithd 326140 3201440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1154_3 unithd 3060380 3201440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1155_2 unithd 326140 3204160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1155_3 unithd 3060380 3204160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1156_2 unithd 326140 3206880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1156_3 unithd 3060380 3206880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1157_2 unithd 326140 3209600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1157_3 unithd 3060380 3209600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1158_2 unithd 326140 3212320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1158_3 unithd 3060380 3212320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1159_2 unithd 326140 3215040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1159_3 unithd 3060380 3215040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1160_2 unithd 326140 3217760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1160_3 unithd 3060380 3217760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1161_2 unithd 326140 3220480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1161_3 unithd 3060380 3220480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1162_2 unithd 326140 3223200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1162_3 unithd 3060380 3223200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1163_2 unithd 326140 3225920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1163_3 unithd 3060380 3225920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1164_2 unithd 326140 3228640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1164_3 unithd 3060380 3228640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1165_2 unithd 326140 3231360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1165_3 unithd 3060380 3231360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1166_2 unithd 326140 3234080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1166_3 unithd 3060380 3234080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1167_2 unithd 326140 3236800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1167_3 unithd 3060380 3236800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1168_2 unithd 326140 3239520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1168_3 unithd 3060380 3239520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1169_2 unithd 326140 3242240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1169_3 unithd 3060380 3242240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1170_2 unithd 326140 3244960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1170_3 unithd 3060380 3244960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1171_2 unithd 326140 3247680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1171_3 unithd 3060380 3247680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1172_2 unithd 326140 3250400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1172_3 unithd 3060380 3250400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1173_2 unithd 326140 3253120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1173_3 unithd 3060380 3253120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1174_2 unithd 326140 3255840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1174_3 unithd 3060380 3255840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1175_2 unithd 326140 3258560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1175_3 unithd 3060380 3258560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1176_2 unithd 326140 3261280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1176_3 unithd 3060380 3261280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1177_2 unithd 326140 3264000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1177_3 unithd 3060380 3264000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1178_2 unithd 326140 3266720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1178_3 unithd 3060380 3266720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1179_2 unithd 326140 3269440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1179_3 unithd 3060380 3269440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1180_2 unithd 326140 3272160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1180_3 unithd 3060380 3272160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1181_2 unithd 326140 3274880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1181_3 unithd 3060380 3274880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1182_2 unithd 326140 3277600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1182_3 unithd 3060380 3277600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1183_2 unithd 326140 3280320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1183_3 unithd 3060380 3280320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1184_2 unithd 326140 3283040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1184_3 unithd 3060380 3283040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1185_2 unithd 326140 3285760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1185_3 unithd 3060380 3285760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1186_2 unithd 326140 3288480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1186_3 unithd 3060380 3288480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1187_2 unithd 326140 3291200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1187_3 unithd 3060380 3291200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1188_2 unithd 326140 3293920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1188_3 unithd 3060380 3293920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1189_2 unithd 326140 3296640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1189_3 unithd 3060380 3296640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1190_2 unithd 326140 3299360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1190_3 unithd 3060380 3299360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1191_2 unithd 326140 3302080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1191_3 unithd 3060380 3302080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1192_2 unithd 326140 3304800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1192_3 unithd 3060380 3304800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1193_2 unithd 326140 3307520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1193_3 unithd 3060380 3307520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1194_2 unithd 326140 3310240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1194_3 unithd 3060380 3310240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1195_2 unithd 326140 3312960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1195_3 unithd 3060380 3312960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1196_2 unithd 326140 3315680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1196_3 unithd 3060380 3315680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1197_2 unithd 326140 3318400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1197_3 unithd 3060380 3318400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1198_2 unithd 326140 3321120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1198_3 unithd 3060380 3321120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1199_2 unithd 326140 3323840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1199_3 unithd 3060380 3323840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1200_2 unithd 326140 3326560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1200_3 unithd 3060380 3326560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1201_2 unithd 326140 3329280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1201_3 unithd 3060380 3329280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1202_2 unithd 326140 3332000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1202_3 unithd 3060380 3332000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1203_2 unithd 326140 3334720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1203_3 unithd 3060380 3334720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1204_2 unithd 326140 3337440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1204_3 unithd 3060380 3337440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1205_2 unithd 326140 3340160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1205_3 unithd 3060380 3340160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1206_2 unithd 326140 3342880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1206_3 unithd 3060380 3342880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1207_2 unithd 326140 3345600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1207_3 unithd 3060380 3345600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1208_2 unithd 326140 3348320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1208_3 unithd 3060380 3348320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1209_2 unithd 326140 3351040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1209_3 unithd 3060380 3351040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1210_2 unithd 326140 3353760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1210_3 unithd 3060380 3353760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1211_2 unithd 326140 3356480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1211_3 unithd 3060380 3356480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1212_2 unithd 326140 3359200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1212_3 unithd 3060380 3359200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1213_2 unithd 326140 3361920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1213_3 unithd 3060380 3361920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1214_2 unithd 326140 3364640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1214_3 unithd 3060380 3364640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1215_2 unithd 326140 3367360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1215_3 unithd 3060380 3367360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1216_2 unithd 326140 3370080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1216_3 unithd 3060380 3370080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1217_2 unithd 326140 3372800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1217_3 unithd 3060380 3372800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1218_2 unithd 326140 3375520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1218_3 unithd 3060380 3375520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1219_2 unithd 326140 3378240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1219_3 unithd 3060380 3378240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1220_2 unithd 326140 3380960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1220_3 unithd 3060380 3380960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1221_2 unithd 326140 3383680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1221_3 unithd 3060380 3383680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1222_2 unithd 326140 3386400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1222_3 unithd 3060380 3386400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1223_2 unithd 326140 3389120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1223_3 unithd 3060380 3389120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1224_2 unithd 326140 3391840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1224_3 unithd 3060380 3391840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1225_2 unithd 326140 3394560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1225_3 unithd 3060380 3394560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1226_2 unithd 326140 3397280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1226_3 unithd 3060380 3397280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1227_2 unithd 326140 3400000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1227_3 unithd 3060380 3400000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1228_2 unithd 326140 3402720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1228_3 unithd 3060380 3402720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1229_2 unithd 326140 3405440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1229_3 unithd 3060380 3405440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1230_2 unithd 326140 3408160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1230_3 unithd 3060380 3408160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1231_2 unithd 326140 3410880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1231_3 unithd 3060380 3410880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1232_2 unithd 326140 3413600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1232_3 unithd 3060380 3413600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1233_2 unithd 326140 3416320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1233_3 unithd 3060380 3416320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1234_2 unithd 326140 3419040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1234_3 unithd 3060380 3419040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1235_2 unithd 326140 3421760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1235_3 unithd 3060380 3421760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1236_2 unithd 326140 3424480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1236_3 unithd 3060380 3424480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1237_2 unithd 326140 3427200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1237_3 unithd 3060380 3427200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1238_2 unithd 326140 3429920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1238_3 unithd 3060380 3429920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1239_2 unithd 326140 3432640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1239_3 unithd 3060380 3432640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1240_2 unithd 326140 3435360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1240_3 unithd 3060380 3435360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1241_2 unithd 326140 3438080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1241_3 unithd 3060380 3438080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1242_2 unithd 326140 3440800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1242_3 unithd 3060380 3440800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1243_2 unithd 326140 3443520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1243_3 unithd 3060380 3443520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1244_2 unithd 326140 3446240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1244_3 unithd 3060380 3446240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1245_2 unithd 326140 3448960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1245_3 unithd 3060380 3448960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1246_2 unithd 326140 3451680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1246_3 unithd 3060380 3451680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1247_2 unithd 326140 3454400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1247_3 unithd 3060380 3454400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1248_2 unithd 326140 3457120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1248_3 unithd 3060380 3457120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1249_2 unithd 326140 3459840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1249_3 unithd 3060380 3459840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1250_2 unithd 326140 3462560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1250_3 unithd 3060380 3462560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1251_2 unithd 326140 3465280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1251_3 unithd 3060380 3465280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1252_2 unithd 326140 3468000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1252_3 unithd 3060380 3468000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1253_2 unithd 326140 3470720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1253_3 unithd 3060380 3470720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1254_2 unithd 326140 3473440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1254_3 unithd 3060380 3473440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1255_2 unithd 326140 3476160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1255_3 unithd 3060380 3476160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1256_2 unithd 326140 3478880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1256_3 unithd 3060380 3478880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1257_2 unithd 326140 3481600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1257_3 unithd 3060380 3481600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1258_2 unithd 326140 3484320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1258_3 unithd 3060380 3484320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1259_2 unithd 326140 3487040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1259_3 unithd 3060380 3487040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1260_2 unithd 326140 3489760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1260_3 unithd 3060380 3489760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1261_2 unithd 326140 3492480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1261_3 unithd 3060380 3492480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1262_2 unithd 326140 3495200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1262_3 unithd 3060380 3495200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1263_2 unithd 326140 3497920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1263_3 unithd 3060380 3497920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1264_2 unithd 326140 3500640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1264_3 unithd 3060380 3500640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1265_2 unithd 326140 3503360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1265_3 unithd 3060380 3503360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1266_2 unithd 326140 3506080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1266_3 unithd 3060380 3506080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1267_2 unithd 326140 3508800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1267_3 unithd 3060380 3508800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1268_2 unithd 326140 3511520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1268_3 unithd 3060380 3511520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1269_2 unithd 326140 3514240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1269_3 unithd 3060380 3514240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1270_2 unithd 326140 3516960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1270_3 unithd 3060380 3516960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1271_2 unithd 326140 3519680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1271_3 unithd 3060380 3519680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1272_2 unithd 326140 3522400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1272_3 unithd 3060380 3522400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1273_2 unithd 326140 3525120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1273_3 unithd 3060380 3525120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1274_2 unithd 326140 3527840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1274_3 unithd 3060380 3527840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1275_2 unithd 326140 3530560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1275_3 unithd 3060380 3530560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1276_2 unithd 326140 3533280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1276_3 unithd 3060380 3533280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1277_2 unithd 326140 3536000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1277_3 unithd 3060380 3536000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1278_2 unithd 326140 3538720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1278_3 unithd 3060380 3538720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1279_2 unithd 326140 3541440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1279_3 unithd 3060380 3541440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1280_2 unithd 326140 3544160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1280_3 unithd 3060380 3544160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1281_2 unithd 326140 3546880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1281_3 unithd 3060380 3546880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1282_2 unithd 326140 3549600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1282_3 unithd 3060380 3549600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1283_2 unithd 326140 3552320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1283_3 unithd 3060380 3552320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1284_2 unithd 326140 3555040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1284_3 unithd 3060380 3555040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1285_2 unithd 326140 3557760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1285_3 unithd 3060380 3557760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1286_2 unithd 326140 3560480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1286_3 unithd 3060380 3560480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1287_2 unithd 326140 3563200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1287_3 unithd 3060380 3563200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1288_2 unithd 326140 3565920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1288_3 unithd 3060380 3565920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1289_2 unithd 326140 3568640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1289_3 unithd 3060380 3568640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1290_2 unithd 326140 3571360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1290_3 unithd 3060380 3571360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1291_2 unithd 326140 3574080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1291_3 unithd 3060380 3574080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1292_2 unithd 326140 3576800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1292_3 unithd 3060380 3576800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1293_2 unithd 326140 3579520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1293_3 unithd 3060380 3579520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1294_2 unithd 326140 3582240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1294_3 unithd 3060380 3582240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1295_2 unithd 326140 3584960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1295_3 unithd 3060380 3584960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1296_2 unithd 326140 3587680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1296_3 unithd 3060380 3587680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1297_2 unithd 326140 3590400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1297_3 unithd 3060380 3590400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1298_2 unithd 326140 3593120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1298_3 unithd 3060380 3593120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1299_2 unithd 326140 3595840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1299_3 unithd 3060380 3595840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1300_2 unithd 326140 3598560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1300_3 unithd 3060380 3598560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1301_2 unithd 326140 3601280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1301_3 unithd 3060380 3601280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1302_2 unithd 326140 3604000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1302_3 unithd 3060380 3604000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1303_2 unithd 326140 3606720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1303_3 unithd 3060380 3606720 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1304_2 unithd 326140 3609440 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1304_3 unithd 3060380 3609440 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1305_2 unithd 326140 3612160 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1305_3 unithd 3060380 3612160 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1306_2 unithd 326140 3614880 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1306_3 unithd 3060380 3614880 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1307_2 unithd 326140 3617600 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1307_3 unithd 3060380 3617600 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1308_2 unithd 326140 3620320 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1308_3 unithd 3060380 3620320 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1309_2 unithd 326140 3623040 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1309_3 unithd 3060380 3623040 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1310_2 unithd 326140 3625760 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1310_3 unithd 3060380 3625760 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1311_2 unithd 326140 3628480 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1311_3 unithd 3060380 3628480 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1312_2 unithd 326140 3631200 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1312_3 unithd 3060380 3631200 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1313_2 unithd 326140 3633920 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1313_3 unithd 3060380 3633920 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1314_2 unithd 326140 3636640 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1314_3 unithd 3060380 3636640 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1315_2 unithd 326140 3639360 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1315_3 unithd 3060380 3639360 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1316_2 unithd 326140 3642080 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1316_3 unithd 3060380 3642080 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1317_2 unithd 326140 3644800 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1317_3 unithd 3060380 3644800 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1318_2 unithd 326140 3647520 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1318_3 unithd 3060380 3647520 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1319_2 unithd 326140 3650240 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1319_3 unithd 3060380 3650240 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1320_2 unithd 326140 3652960 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1320_3 unithd 3060380 3652960 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1321_2 unithd 326140 3655680 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1321_3 unithd 3060380 3655680 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1322_2 unithd 326140 3658400 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1322_3 unithd 3060380 3658400 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1323_2 unithd 326140 3661120 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1323_3 unithd 3060380 3661120 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1324_2 unithd 326140 3663840 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1324_3 unithd 3060380 3663840 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1325_2 unithd 326140 3666560 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1325_3 unithd 3060380 3666560 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1326_2 unithd 326140 3669280 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1326_3 unithd 3060380 3669280 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1327_2 unithd 326140 3672000 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1327_3 unithd 3060380 3672000 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1328_2 unithd 326140 3674720 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1328_3 unithd 3060380 3674720 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1329_2 unithd 326140 3677440 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1329_3 unithd 3060380 3677440 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1330_2 unithd 326140 3680160 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1330_3 unithd 3060380 3680160 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1331_2 unithd 326140 3682880 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1331_3 unithd 3060380 3682880 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1332_2 unithd 326140 3685600 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1332_3 unithd 3060380 3685600 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1333_2 unithd 326140 3688320 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1333_3 unithd 3060380 3688320 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1334_2 unithd 326140 3691040 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1334_3 unithd 3060380 3691040 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1335_2 unithd 326140 3693760 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1335_3 unithd 3060380 3693760 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1336_2 unithd 326140 3696480 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1336_3 unithd 3060380 3696480 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1337_2 unithd 326140 3699200 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1337_3 unithd 3060380 3699200 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1338_2 unithd 326140 3701920 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1338_3 unithd 3060380 3701920 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1339_2 unithd 326140 3704640 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1339_3 unithd 3060380 3704640 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1340_2 unithd 326140 3707360 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1340_3 unithd 3060380 3707360 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1341_2 unithd 326140 3710080 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1341_3 unithd 3060380 3710080 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1342_2 unithd 326140 3712800 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1342_3 unithd 3060380 3712800 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1343_2 unithd 326140 3715520 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1343_3 unithd 3060380 3715520 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1344_2 unithd 326140 3718240 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1344_3 unithd 3060380 3718240 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1345_2 unithd 326140 3720960 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1345_3 unithd 3060380 3720960 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1346_2 unithd 326140 3723680 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1346_3 unithd 3060380 3723680 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1347_2 unithd 326140 3726400 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1347_3 unithd 3060380 3726400 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1348_2 unithd 326140 3729120 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1348_3 unithd 3060380 3729120 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1349_2 unithd 326140 3731840 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1349_3 unithd 3060380 3731840 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1350_2 unithd 326140 3734560 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1350_3 unithd 3060380 3734560 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1351_2 unithd 326140 3737280 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1351_3 unithd 3060380 3737280 FS DO 100 BY 1 STEP 460 0 ; +ROW ROW_1352_2 unithd 326140 3740000 N DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1352_3 unithd 3060380 3740000 N DO 100 BY 1 STEP 460 0 ; +ROW ROW_1353_2 unithd 326140 3742720 FS DO 5464 BY 1 STEP 460 0 ; +ROW ROW_1353_3 unithd 3060380 3742720 FS DO 100 BY 1 STEP 460 0 ; TRACKS X 230 DO 6884 STEP 460 LAYER li1 ; TRACKS Y 170 DO 14019 STEP 340 LAYER li1 ; TRACKS X 170 DO 9313 STEP 340 LAYER met1 ; @@ -3020,7 +4315,7 @@ TRACKS X 1700 DO 931 STEP 3400 LAYER met5 ; TRACKS Y 1700 DO 1402 STEP 3400 LAYER met5 ; GCELLGRID X 0 DO 458 STEP 6900 ; GCELLGRID Y 0 DO 690 STEP 6900 ; -VIAS 15 ; +VIAS 21 ; - via5_6_5000_5000_3_3_1600_1600 + VIARULE M4M5_PR + CUTSIZE 800 800 + LAYERS met4 via4 met5 + CUTSPACING 800 800 + ENCLOSURE 500 190 310 500 + ROWCOL 3 3 ; - via5_6_5000_3100_2_3_1600_1600 + VIARULE M4M5_PR + CUTSIZE 800 800 + LAYERS met4 via4 met5 + CUTSPACING 800 800 + ENCLOSURE 500 190 310 350 + ROWCOL 2 3 ; - via5_6_3100_5000_3_2_1600_1600 + VIARULE M4M5_PR + CUTSIZE 800 800 + LAYERS met4 via4 met5 + CUTSPACING 800 800 + ENCLOSURE 350 190 310 500 + ROWCOL 3 2 ; @@ -3036,9 +4331,16 @@ VIAS 15 ; - openframe_pad_via_4 + VIARULE M3M4_PR + CUTSIZE 200 200 + LAYERS met3 via3 met4 + CUTSPACING 200 200 + ENCLOSURE 90 60 65 65 + ROWCOL 58 12 ; - openframe_pad_via_5 + VIARULE M3M4_PR + CUTSIZE 200 200 + LAYERS met3 via3 met4 + CUTSPACING 200 200 + ENCLOSURE 90 60 65 65 + ROWCOL 60 12 ; - openframe_pad_via_6 + VIARULE M3M4_PR + CUTSIZE 200 200 + LAYERS met3 via3 met4 + CUTSPACING 200 200 + ENCLOSURE 90 60 65 65 + ROWCOL 60 12 ; + - openframe_pad_via_7 + VIARULE M3M4_PR + CUTSIZE 200 200 + LAYERS met3 via3 met4 + CUTSPACING 200 200 + ENCLOSURE 90 60 65 65 + ROWCOL 58 12 ; + - openframe_pad_via_8 + VIARULE M3M4_PR + CUTSIZE 200 200 + LAYERS met3 via3 met4 + CUTSPACING 200 200 + ENCLOSURE 90 60 65 65 + ROWCOL 60 12 ; + - openframe_pad_via_9 + VIARULE M3M4_PR + CUTSIZE 200 200 + LAYERS met3 via3 met4 + CUTSPACING 200 200 + ENCLOSURE 90 60 65 65 + ROWCOL 60 12 ; + - openframe_pad_via_10 + VIARULE M3M4_PR + CUTSIZE 200 200 + LAYERS met3 via3 met4 + CUTSPACING 200 200 + ENCLOSURE 90 60 65 65 + ROWCOL 60 12 ; + - openframe_pad_via_11 + VIARULE M3M4_PR + CUTSIZE 200 200 + LAYERS met3 via3 met4 + CUTSPACING 200 200 + ENCLOSURE 90 60 65 65 + ROWCOL 60 12 ; + - openframe_pad_via_12 + VIARULE M3M4_PR + CUTSIZE 200 200 + LAYERS met3 via3 met4 + CUTSPACING 200 200 + ENCLOSURE 90 60 65 65 + ROWCOL 58 12 ; END VIAS -COMPONENTS 1 ; +COMPONENTS 2 ; - mprj user_proj_timer + FIXED ( 2850000 235000 ) FN ; + - mprj2 user_proj_timer + FIXED ( 116000 235000 ) N ; END COMPONENTS PINS 887 ; - analog_io[0] + NET analog_io[0] + DIRECTION INOUT + USE SIGNAL @@ -4441,32 +5743,32 @@ PINS 887 ; + LAYER met2 ( -140 -2000 ) ( 140 2000 ) + LAYER met2 ( -140 -280 ) ( 140 2000 ) + PLACED ( 227140 4766630 ) N ; - - gpio_dm1[24] + NET gpio_loopback_zero[24] + DIRECTION OUTPUT + USE SIGNAL + - gpio_dm1[24] + NET gpio_loopback_one[24] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 4617135 ) N ; - - gpio_dm1[25] + NET gpio_loopback_zero[25] + DIRECTION OUTPUT + USE SIGNAL + - gpio_dm1[25] + NET gpio_loopback_one[25] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 3768135 ) N ; - - gpio_dm1[26] + NET gpio_loopback_zero[26] + DIRECTION OUTPUT + USE SIGNAL + - gpio_dm1[26] + NET gpio_loopback_one[26] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 3552135 ) N ; - - gpio_dm1[27] + NET gpio_loopback_zero[27] + DIRECTION OUTPUT + USE SIGNAL + - gpio_dm1[27] + NET gpio_loopback_one[27] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 3336135 ) N ; - - gpio_dm1[28] + NET gpio_loopback_zero[28] + DIRECTION OUTPUT + USE SIGNAL + - gpio_dm1[28] + NET gpio_loopback_one[28] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 3120135 ) N ; - - gpio_dm1[29] + NET gpio_loopback_zero[29] + DIRECTION OUTPUT + USE SIGNAL + - gpio_dm1[29] + NET gpio_loopback_one[29] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) @@ -4476,27 +5778,27 @@ PINS 887 ; + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -300 -175 ) ( 2000 175 ) + PLACED ( 3166630 763495 ) N ; - - gpio_dm1[30] + NET gpio_loopback_zero[30] + DIRECTION OUTPUT + USE SIGNAL + - gpio_dm1[30] + NET gpio_loopback_one[30] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 2688135 ) N ; - - gpio_dm1[31] + NET gpio_loopback_zero[31] + DIRECTION OUTPUT + USE SIGNAL + - gpio_dm1[31] + NET gpio_loopback_one[31] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 2472135 ) N ; - - gpio_dm1[32] + NET gpio_loopback_zero[32] + DIRECTION OUTPUT + USE SIGNAL + - gpio_dm1[32] + NET gpio_loopback_one[32] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 1834135 ) N ; - - gpio_dm1[33] + NET gpio_loopback_zero[33] + DIRECTION OUTPUT + USE SIGNAL + - gpio_dm1[33] + NET gpio_loopback_one[33] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 1618135 ) N ; - - gpio_dm1[34] + NET gpio_loopback_zero[34] + DIRECTION OUTPUT + USE SIGNAL + - gpio_dm1[34] + NET gpio_loopback_one[34] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) @@ -4661,32 +5963,32 @@ PINS 887 ; + LAYER met2 ( -140 -2000 ) ( 140 2000 ) + LAYER met2 ( -140 -280 ) ( 140 2000 ) + PLACED ( 196320 4766630 ) N ; - - gpio_dm2[24] + NET gpio_loopback_zero[24] + DIRECTION OUTPUT + USE SIGNAL + - gpio_dm2[24] + NET gpio_loopback_one[24] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 4586315 ) N ; - - gpio_dm2[25] + NET gpio_loopback_zero[25] + DIRECTION OUTPUT + USE SIGNAL + - gpio_dm2[25] + NET gpio_loopback_one[25] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 3737315 ) N ; - - gpio_dm2[26] + NET gpio_loopback_zero[26] + DIRECTION OUTPUT + USE SIGNAL + - gpio_dm2[26] + NET gpio_loopback_one[26] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 3521315 ) N ; - - gpio_dm2[27] + NET gpio_loopback_zero[27] + DIRECTION OUTPUT + USE SIGNAL + - gpio_dm2[27] + NET gpio_loopback_one[27] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 3305315 ) N ; - - gpio_dm2[28] + NET gpio_loopback_zero[28] + DIRECTION OUTPUT + USE SIGNAL + - gpio_dm2[28] + NET gpio_loopback_one[28] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 3089315 ) N ; - - gpio_dm2[29] + NET gpio_loopback_zero[29] + DIRECTION OUTPUT + USE SIGNAL + - gpio_dm2[29] + NET gpio_loopback_one[29] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) @@ -4696,27 +5998,27 @@ PINS 887 ; + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -300 -175 ) ( 2000 175 ) + PLACED ( 3166630 794315 ) N ; - - gpio_dm2[30] + NET gpio_loopback_zero[30] + DIRECTION OUTPUT + USE SIGNAL + - gpio_dm2[30] + NET gpio_loopback_one[30] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 2657315 ) N ; - - gpio_dm2[31] + NET gpio_loopback_zero[31] + DIRECTION OUTPUT + USE SIGNAL + - gpio_dm2[31] + NET gpio_loopback_one[31] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 2441315 ) N ; - - gpio_dm2[32] + NET gpio_loopback_zero[32] + DIRECTION OUTPUT + USE SIGNAL + - gpio_dm2[32] + NET gpio_loopback_one[32] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 1803315 ) N ; - - gpio_dm2[33] + NET gpio_loopback_zero[33] + DIRECTION OUTPUT + USE SIGNAL + - gpio_dm2[33] + NET gpio_loopback_one[33] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 1587315 ) N ; - - gpio_dm2[34] + NET gpio_loopback_zero[34] + DIRECTION OUTPUT + USE SIGNAL + - gpio_dm2[34] + NET gpio_loopback_one[34] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) @@ -6421,32 +7723,32 @@ PINS 887 ; + LAYER met2 ( -140 -2000 ) ( 140 2000 ) + LAYER met2 ( -140 -280 ) ( 140 2000 ) + PLACED ( 174700 4766630 ) N ; - - gpio_oeb[24] + NET gpio_loopback_one[24] + DIRECTION OUTPUT + USE SIGNAL + - gpio_oeb[24] + NET gpio_loopback_zero[24] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 4564695 ) N ; - - gpio_oeb[25] + NET gpio_loopback_one[25] + DIRECTION OUTPUT + USE SIGNAL + - gpio_oeb[25] + NET gpio_loopback_zero[25] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 3715695 ) N ; - - gpio_oeb[26] + NET gpio_loopback_one[26] + DIRECTION OUTPUT + USE SIGNAL + - gpio_oeb[26] + NET gpio_loopback_zero[26] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 3499695 ) N ; - - gpio_oeb[27] + NET gpio_loopback_one[27] + DIRECTION OUTPUT + USE SIGNAL + - gpio_oeb[27] + NET gpio_loopback_zero[27] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 3283695 ) N ; - - gpio_oeb[28] + NET gpio_loopback_one[28] + DIRECTION OUTPUT + USE SIGNAL + - gpio_oeb[28] + NET gpio_loopback_zero[28] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 3067695 ) N ; - - gpio_oeb[29] + NET gpio_loopback_one[29] + DIRECTION OUTPUT + USE SIGNAL + - gpio_oeb[29] + NET gpio_loopback_zero[29] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) @@ -6456,27 +7758,27 @@ PINS 887 ; + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -300 -175 ) ( 2000 175 ) + PLACED ( 3166630 815935 ) N ; - - gpio_oeb[30] + NET gpio_loopback_one[30] + DIRECTION OUTPUT + USE SIGNAL + - gpio_oeb[30] + NET gpio_loopback_zero[30] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 2635695 ) N ; - - gpio_oeb[31] + NET gpio_loopback_one[31] + DIRECTION OUTPUT + USE SIGNAL + - gpio_oeb[31] + NET gpio_loopback_zero[31] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 2419695 ) N ; - - gpio_oeb[32] + NET gpio_loopback_one[32] + DIRECTION OUTPUT + USE SIGNAL + - gpio_oeb[32] + NET gpio_loopback_zero[32] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 1781695 ) N ; - - gpio_oeb[33] + NET gpio_loopback_one[33] + DIRECTION OUTPUT + USE SIGNAL + - gpio_oeb[33] + NET gpio_loopback_zero[33] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 1565695 ) N ; - - gpio_oeb[34] + NET gpio_loopback_one[34] + DIRECTION OUTPUT + USE SIGNAL + - gpio_oeb[34] + NET gpio_loopback_zero[34] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) @@ -6641,32 +7943,32 @@ PINS 887 ; + LAYER met2 ( -140 -2000 ) ( 140 2000 ) + LAYER met2 ( -140 -280 ) ( 140 2000 ) + PLACED ( 190340 4766630 ) N ; - - gpio_out[24] + NET gpio_loopback_zero[24] + DIRECTION OUTPUT + USE SIGNAL + - gpio_out[24] + NET gpio_out[24] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 4580335 ) N ; - - gpio_out[25] + NET gpio_loopback_zero[25] + DIRECTION OUTPUT + USE SIGNAL + - gpio_out[25] + NET gpio_out[25] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 3731335 ) N ; - - gpio_out[26] + NET gpio_loopback_zero[26] + DIRECTION OUTPUT + USE SIGNAL + - gpio_out[26] + NET gpio_out[26] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 3515335 ) N ; - - gpio_out[27] + NET gpio_loopback_zero[27] + DIRECTION OUTPUT + USE SIGNAL + - gpio_out[27] + NET gpio_out[27] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 3299335 ) N ; - - gpio_out[28] + NET gpio_loopback_zero[28] + DIRECTION OUTPUT + USE SIGNAL + - gpio_out[28] + NET gpio_out[28] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 3083335 ) N ; - - gpio_out[29] + NET gpio_loopback_zero[29] + DIRECTION OUTPUT + USE SIGNAL + - gpio_out[29] + NET gpio_out[29] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) @@ -6676,27 +7978,27 @@ PINS 887 ; + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -300 -175 ) ( 2000 175 ) + PLACED ( 3166630 800295 ) N ; - - gpio_out[30] + NET gpio_loopback_zero[30] + DIRECTION OUTPUT + USE SIGNAL + - gpio_out[30] + NET gpio_out[30] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 2651335 ) N ; - - gpio_out[31] + NET gpio_loopback_zero[31] + DIRECTION OUTPUT + USE SIGNAL + - gpio_out[31] + NET gpio_out[31] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 2435335 ) N ; - - gpio_out[32] + NET gpio_loopback_zero[32] + DIRECTION OUTPUT + USE SIGNAL + - gpio_out[32] + NET gpio_out[32] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 1797335 ) N ; - - gpio_out[33] + NET gpio_loopback_zero[33] + DIRECTION OUTPUT + USE SIGNAL + - gpio_out[33] + NET gpio_out[33] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) + PLACED ( 0 1581335 ) N ; - - gpio_out[34] + NET gpio_loopback_zero[34] + DIRECTION OUTPUT + USE SIGNAL + - gpio_out[34] + NET gpio_out[34] + DIRECTION OUTPUT + USE SIGNAL + PORT + LAYER met3 ( -2000 -175 ) ( 2000 175 ) + LAYER met3 ( -2000 -175 ) ( 300 175 ) @@ -7426,13 +8728,13 @@ PINS 887 ; - vccd2 + NET vccd2 + DIRECTION INPUT + USE POWER + PORT + LAYER met3 ( -1150 -11630 ) ( 1150 11630 ) - + PLACED ( -850 2030940 ) N + + FIXED ( -850 2030940 ) N + PORT + LAYER met3 ( -1150 -12000 ) ( 1150 12000 ) - + PLACED ( -850 4361820 ) N + + FIXED ( -850 4361820 ) N + PORT + LAYER met3 ( -1150 -11975 ) ( 1150 11975 ) - + PLACED ( -850 4412045 ) N ; + + FIXED ( -850 4412045 ) N ; - vdda + NET vdda + DIRECTION INPUT + USE POWER + PORT + LAYER met3 ( -11950 -1150 ) ( 11950 1150 ) @@ -7520,13 +8822,13 @@ PINS 887 ; - vssd2 + NET vssd2 + DIRECTION INPUT + USE GROUND + PORT + LAYER met3 ( -1150 -12000 ) ( 1150 12000 ) - + PLACED ( -850 2005810 ) N + + FIXED ( -850 2005810 ) N + PORT + LAYER met3 ( -1150 -11975 ) ( 1150 11975 ) - + PLACED ( -850 2056045 ) N + + FIXED ( -850 2056045 ) N + PORT + LAYER met3 ( -1150 -11655 ) ( 1150 11655 ) - + PLACED ( -850 4386925 ) N ; + + FIXED ( -850 4386925 ) N ; - vssio + NET vssio + DIRECTION INPUT + USE GROUND + PORT + LAYER met3 ( -11950 -1150 ) ( 11950 1150 ) @@ -7543,7 +8845,7 @@ PINS 887 ; END PINS SPECIALNETS 14 ; - vccd ( PIN vccd ) + USE POWER ; - - vccd1 ( PIN vccd1 ) ( * vccd1 ) + USE POWER + - vccd1 ( PIN vccd1 ) ( mprj vccd1 ) + USE POWER + ROUTED met3 0 + SHAPE STRIPE ( 3110880 2125700 ) openframe_pad_via_3 NEW met3 23310 + SHAPE STRIPE ( 3108380 2125705 ) ( 3166630 2125705 ) + ROUTED met3 0 + SHAPE STRIPE ( 3110880 4389810 ) openframe_pad_via_2 @@ -7675,31 +8977,51 @@ SPECIALNETS 14 ; NEW met5 3100 + SHAPE STRIPE ( 3040420 967560 ) ( 3113380 967560 ) NEW met5 3100 + SHAPE STRIPE ( 3040420 787560 ) ( 3113380 787560 ) NEW met5 3100 + SHAPE STRIPE ( 3040420 607560 ) ( 3113380 607560 ) + NEW met5 3100 + SHAPE STRIPE ( 423710 3667560 ) ( 2859480 3667560 ) + NEW met5 3100 + SHAPE STRIPE ( 423710 3487560 ) ( 2766810 3487560 ) + NEW met5 3100 + SHAPE STRIPE ( 423710 3307560 ) ( 2859480 3307560 ) + NEW met5 3100 + SHAPE STRIPE ( 423710 3127560 ) ( 2859480 3127560 ) + NEW met5 3100 + SHAPE STRIPE ( 423710 2947560 ) ( 2859480 2947560 ) + NEW met5 3100 + SHAPE STRIPE ( 423710 2767560 ) ( 2859480 2767560 ) + NEW met5 3100 + SHAPE STRIPE ( 423710 2587560 ) ( 2859480 2587560 ) + NEW met5 3100 + SHAPE STRIPE ( 423710 2407560 ) ( 2766810 2407560 ) + NEW met5 3100 + SHAPE STRIPE ( 423710 2227560 ) ( 2859480 2227560 ) + NEW met5 3100 + SHAPE STRIPE ( 423710 2047560 ) ( 2859480 2047560 ) + NEW met5 3100 + SHAPE STRIPE ( 423710 1867560 ) ( 2859480 1867560 ) + NEW met5 3100 + SHAPE STRIPE ( 423710 1687560 ) ( 2859480 1687560 ) + NEW met5 3100 + SHAPE STRIPE ( 423710 1507560 ) ( 2859480 1507560 ) + NEW met5 3100 + SHAPE STRIPE ( 423710 1327560 ) ( 2859480 1327560 ) + NEW met5 3100 + SHAPE STRIPE ( 423710 1147560 ) ( 2859480 1147560 ) + NEW met5 3100 + SHAPE STRIPE ( 423710 967560 ) ( 2859480 967560 ) + NEW met5 3100 + SHAPE STRIPE ( 423710 787560 ) ( 2859480 787560 ) + NEW met5 3100 + SHAPE STRIPE ( 423710 607560 ) ( 2859480 607560 ) + NEW met5 3100 + SHAPE STRIPE ( 423710 427560 ) ( 2766810 427560 ) + NEW met5 3100 + SHAPE STRIPE ( 423710 247560 ) ( 2766810 247560 ) NEW met5 3100 + SHAPE STRIPE ( 53260 4567560 ) ( 3113380 4567560 ) NEW met5 3100 + SHAPE STRIPE ( 53260 4387560 ) ( 3113380 4387560 ) NEW met5 3100 + SHAPE STRIPE ( 53260 4207560 ) ( 3113380 4207560 ) NEW met5 3100 + SHAPE STRIPE ( 53260 4027560 ) ( 3113380 4027560 ) NEW met5 3100 + SHAPE STRIPE ( 53260 3847560 ) ( 3113380 3847560 ) - NEW met5 3100 + SHAPE STRIPE ( 53260 3667560 ) ( 2859480 3667560 ) - NEW met5 3100 + SHAPE STRIPE ( 53260 3487560 ) ( 2766810 3487560 ) - NEW met5 3100 + SHAPE STRIPE ( 53260 3307560 ) ( 2859480 3307560 ) - NEW met5 3100 + SHAPE STRIPE ( 53260 3127560 ) ( 2859480 3127560 ) - NEW met5 3100 + SHAPE STRIPE ( 53260 2947560 ) ( 2859480 2947560 ) - NEW met5 3100 + SHAPE STRIPE ( 53260 2767560 ) ( 2859480 2767560 ) - NEW met5 3100 + SHAPE STRIPE ( 53260 2587560 ) ( 2859480 2587560 ) - NEW met5 3100 + SHAPE STRIPE ( 53260 2407560 ) ( 2766810 2407560 ) - NEW met5 3100 + SHAPE STRIPE ( 53260 2227560 ) ( 2859480 2227560 ) - NEW met5 3100 + SHAPE STRIPE ( 53260 2047560 ) ( 2859480 2047560 ) - NEW met5 3100 + SHAPE STRIPE ( 53260 1867560 ) ( 2859480 1867560 ) - NEW met5 3100 + SHAPE STRIPE ( 53260 1687560 ) ( 2859480 1687560 ) - NEW met5 3100 + SHAPE STRIPE ( 53260 1507560 ) ( 2859480 1507560 ) - NEW met5 3100 + SHAPE STRIPE ( 53260 1327560 ) ( 2859480 1327560 ) - NEW met5 3100 + SHAPE STRIPE ( 53260 1147560 ) ( 2859480 1147560 ) - NEW met5 3100 + SHAPE STRIPE ( 53260 967560 ) ( 2859480 967560 ) - NEW met5 3100 + SHAPE STRIPE ( 53260 787560 ) ( 2859480 787560 ) - NEW met5 3100 + SHAPE STRIPE ( 53260 607560 ) ( 2859480 607560 ) - NEW met5 3100 + SHAPE STRIPE ( 53260 427560 ) ( 2766810 427560 ) - NEW met5 3100 + SHAPE STRIPE ( 53260 247560 ) ( 2766810 247560 ) + NEW met5 3100 + SHAPE STRIPE ( 53260 3667560 ) ( 66810 3667560 ) + NEW met5 3100 + SHAPE STRIPE ( 53260 3487560 ) ( 66810 3487560 ) + NEW met5 3100 + SHAPE STRIPE ( 53260 3307560 ) ( 66810 3307560 ) + NEW met5 3100 + SHAPE STRIPE ( 53260 3127560 ) ( 66810 3127560 ) + NEW met5 3100 + SHAPE STRIPE ( 53260 2947560 ) ( 66810 2947560 ) + NEW met5 3100 + SHAPE STRIPE ( 53260 2767560 ) ( 66810 2767560 ) + NEW met5 3100 + SHAPE STRIPE ( 53260 2587560 ) ( 66810 2587560 ) + NEW met5 3100 + SHAPE STRIPE ( 53260 2407560 ) ( 66810 2407560 ) + NEW met5 3100 + SHAPE STRIPE ( 53260 2227560 ) ( 66810 2227560 ) + NEW met5 3100 + SHAPE STRIPE ( 53260 2047560 ) ( 66810 2047560 ) + NEW met5 3100 + SHAPE STRIPE ( 53260 1867560 ) ( 66810 1867560 ) + NEW met5 3100 + SHAPE STRIPE ( 53260 1687560 ) ( 66810 1687560 ) + NEW met5 3100 + SHAPE STRIPE ( 53260 1507560 ) ( 66810 1507560 ) + NEW met5 3100 + SHAPE STRIPE ( 53260 1327560 ) ( 66810 1327560 ) + NEW met5 3100 + SHAPE STRIPE ( 53260 1147560 ) ( 66810 1147560 ) + NEW met5 3100 + SHAPE STRIPE ( 53260 967560 ) ( 66810 967560 ) + NEW met5 3100 + SHAPE STRIPE ( 53260 787560 ) ( 66810 787560 ) + NEW met5 3100 + SHAPE STRIPE ( 53260 607560 ) ( 66810 607560 ) + NEW met5 3100 + SHAPE STRIPE ( 53260 427560 ) ( 66810 427560 ) + NEW met5 3100 + SHAPE STRIPE ( 53260 247560 ) ( 66810 247560 ) NEW met5 3100 + SHAPE STRIPE ( 53260 67560 ) ( 3113380 67560 ) NEW met4 3100 + SHAPE STRIPE ( 2945260 3723720 ) ( 2945260 4712600 ) NEW met4 3100 + SHAPE STRIPE ( 2945260 55560 ) ( 2945260 246920 ) @@ -7717,7 +9039,8 @@ SPECIALNETS 14 ; NEW met4 3100 + SHAPE STRIPE ( 785260 55560 ) ( 785260 4712600 ) NEW met4 3100 + SHAPE STRIPE ( 605260 55560 ) ( 605260 4712600 ) NEW met4 3100 + SHAPE STRIPE ( 425260 55560 ) ( 425260 4712600 ) - NEW met4 3100 + SHAPE STRIPE ( 245260 55560 ) ( 245260 4712600 ) + NEW met4 3100 + SHAPE STRIPE ( 245260 3846010 ) ( 245260 4712600 ) + NEW met4 3100 + SHAPE STRIPE ( 245260 55560 ) ( 245260 69110 ) NEW met4 3100 + SHAPE STRIPE ( 65260 55560 ) ( 65260 4712600 ) NEW met5 5000 + SHAPE RING ( 53260 4710100 ) ( 3113380 4710100 ) NEW met5 5000 + SHAPE RING ( 53260 58060 ) ( 3113380 58060 ) @@ -8153,26 +9476,6 @@ SPECIALNETS 14 ; NEW met4 0 + SHAPE STRIPE ( 245260 4207560 ) via5_6_3100_3100_2_2_1600_1600 NEW met4 0 + SHAPE STRIPE ( 245260 4027560 ) via5_6_3100_3100_2_2_1600_1600 NEW met4 0 + SHAPE STRIPE ( 245260 3847560 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 245260 3667560 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 245260 3487560 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 245260 3307560 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 245260 3127560 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 245260 2947560 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 245260 2767560 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 245260 2587560 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 245260 2407560 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 245260 2227560 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 245260 2047560 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 245260 1867560 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 245260 1687560 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 245260 1507560 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 245260 1327560 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 245260 1147560 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 245260 967560 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 245260 787560 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 245260 607560 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 245260 427560 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 245260 247560 ) via5_6_3100_3100_2_2_1600_1600 NEW met4 0 + SHAPE STRIPE ( 245260 67560 ) via5_6_3100_3100_2_2_1600_1600 NEW met4 0 + SHAPE STRIPE ( 245260 58060 ) via5_6_3100_5000_3_2_1600_1600 NEW met4 0 + SHAPE STRIPE ( 65260 4710100 ) via5_6_3100_5000_3_2_1600_1600 @@ -8231,7 +9534,667 @@ SPECIALNETS 14 ; NEW met4 0 + SHAPE STRIPE ( 55760 247560 ) via5_6_5000_3100_2_3_1600_1600 NEW met4 0 + SHAPE STRIPE ( 55760 67560 ) via5_6_5000_3100_2_3_1600_1600 NEW met4 0 + SHAPE RING ( 55760 58060 ) via5_6_5000_5000_3_3_1600_1600 ; - - vccd2 ( PIN vccd2 ) + USE POWER ; + - vccd2 ( PIN vccd2 ) ( mprj2 vccd1 ) + USE POWER + + ROUTED met3 0 + SHAPE STRIPE ( 42360 4412040 ) openframe_pad_via_6 + NEW met3 23950 + SHAPE STRIPE ( 0 4412045 ) ( 44860 4412045 ) + + ROUTED met3 0 + SHAPE STRIPE ( 42360 4361820 ) openframe_pad_via_5 + NEW met3 24000 + SHAPE STRIPE ( 0 4361820 ) ( 44860 4361820 ) + + ROUTED met3 0 + SHAPE STRIPE ( 42360 2030940 ) openframe_pad_via_4 + NEW met3 23260 + SHAPE STRIPE ( 0 2030940 ) ( 44860 2030940 ) + + ROUTED met4 0 + SHAPE STRIPE ( 307270 3704760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 307270 3524760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 307270 3344760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 307270 3164760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 307270 2984760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 307270 2804760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 307270 2624760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 307270 2444760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 307270 2084760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 307270 1904760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 307270 1724760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 307270 1544760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 307270 1364760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 307270 1004760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 307270 824760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 307270 644760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 307270 464760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 307270 284760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 ( 306470 3724870 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 306470 3637930 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 306470 3484750 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 306470 3331570 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 306470 3178390 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 306470 3025210 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 306470 2872030 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 306470 2718850 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 306470 2565670 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 306470 2412490 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 306470 2259310 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 306470 2106130 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 306470 1952950 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 306470 1799770 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 306470 1646590 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 306470 1493410 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 306470 1340230 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 306470 1187050 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 306470 1033870 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 306470 880690 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 306470 727510 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 306470 574330 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 306470 421150 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 306470 267970 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 306470 245770 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 282460 3725070 ) via5_6_3100_2700_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 282460 245570 ) via5_6_3100_2700_1_2_1600_1600 + NEW met4 0 ( 147500 3724870 ) via5_6_1600_3100_2_1_1600_1600 + NEW met4 0 ( 147500 3637930 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 147500 3484750 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 147500 3331570 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 147500 3178390 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 147500 3025210 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 147500 2872030 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 147500 2718850 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 147500 2565670 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 147500 2412490 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 147500 2259310 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 147500 2106130 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 147500 1952950 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 147500 1799770 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 147500 1646590 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 147500 1493410 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 147500 1340230 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 147500 1187050 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 147500 1033870 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 147500 880690 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 147500 727510 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 147500 574330 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 147500 421150 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 147500 267970 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 147500 245770 ) via5_6_1600_3100_2_1_1600_1600 + NEW met4 0 ( 125630 3724870 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 124830 3704760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 ( 125630 3637930 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 124830 3524760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 ( 125630 3484750 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 124830 3344760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 ( 125630 3331570 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 125630 3178390 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 124830 3164760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 ( 125630 3025210 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 124830 2984760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 ( 125630 2872030 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 124830 2804760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 ( 125630 2718850 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 124830 2624760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 ( 125630 2565670 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 124830 2444760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 ( 125630 2412490 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 125630 2259310 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 125630 2106130 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 124830 2084760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 ( 125630 1952950 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 124830 1904760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 ( 125630 1799770 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 124830 1724760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 ( 125630 1646590 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 124830 1544760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 ( 125630 1493410 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 124830 1364760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 ( 125630 1340230 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 125630 1187050 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 125630 1033870 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 124830 1004760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 ( 125630 880690 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 124830 824760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 ( 125630 727510 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 124830 644760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 ( 125630 574330 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 124830 464760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 ( 125630 421150 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 124830 284760 ) via5_6_1500_3100_2_1_1600_1600 + NEW met4 0 ( 125630 267970 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 125630 245770 ) via5_6_3100_3100_2_2_1600_1600 + NEW met5 3100 + SHAPE STRIPE ( 460910 2264760 ) ( 2804010 2264760 ) + NEW met5 3100 + SHAPE STRIPE ( 460910 1184760 ) ( 2804010 1184760 ) + NEW met5 3100 + SHAPE STRIPE ( 306520 3704760 ) ( 2804010 3704760 ) + NEW met5 3100 + SHAPE STRIPE ( 306520 3524760 ) ( 2804010 3524760 ) + NEW met5 3100 + SHAPE STRIPE ( 306520 3344760 ) ( 2804010 3344760 ) + NEW met5 3100 + SHAPE STRIPE ( 306520 3164760 ) ( 2804010 3164760 ) + NEW met5 3100 + SHAPE STRIPE ( 306520 2984760 ) ( 2804010 2984760 ) + NEW met5 3100 + SHAPE STRIPE ( 306520 2804760 ) ( 2804010 2804760 ) + NEW met5 3100 + SHAPE STRIPE ( 306520 2624760 ) ( 2804010 2624760 ) + NEW met5 3100 + SHAPE STRIPE ( 306520 2444760 ) ( 2804010 2444760 ) + NEW met5 3100 + SHAPE STRIPE ( 306520 2084760 ) ( 2804010 2084760 ) + NEW met5 3100 + SHAPE STRIPE ( 306520 1904760 ) ( 2804010 1904760 ) + NEW met5 3100 + SHAPE STRIPE ( 306520 1724760 ) ( 2804010 1724760 ) + NEW met5 3100 + SHAPE STRIPE ( 306520 1544760 ) ( 2804010 1544760 ) + NEW met5 3100 + SHAPE STRIPE ( 306520 1364760 ) ( 2804010 1364760 ) + NEW met5 3100 + SHAPE STRIPE ( 306520 1004760 ) ( 2804010 1004760 ) + NEW met5 3100 + SHAPE STRIPE ( 306520 824760 ) ( 2804010 824760 ) + NEW met5 3100 + SHAPE STRIPE ( 306520 644760 ) ( 2804010 644760 ) + NEW met5 3100 + SHAPE STRIPE ( 306520 464760 ) ( 2804010 464760 ) + NEW met5 3100 + SHAPE STRIPE ( 306520 284760 ) ( 2804010 284760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 4604760 ) ( 3126780 4604760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 4424760 ) ( 3126780 4424760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 4244760 ) ( 3126780 4244760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 4064760 ) ( 3126780 4064760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 3884760 ) ( 3126780 3884760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 3704760 ) ( 125580 3704760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 3524760 ) ( 125580 3524760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 3344760 ) ( 125580 3344760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 3164760 ) ( 125580 3164760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 2984760 ) ( 125580 2984760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 2804760 ) ( 125580 2804760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 2624760 ) ( 125580 2624760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 2444760 ) ( 125580 2444760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 2264760 ) ( 104010 2264760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 2084760 ) ( 125580 2084760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 1904760 ) ( 125580 1904760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 1724760 ) ( 125580 1724760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 1544760 ) ( 125580 1544760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 1364760 ) ( 125580 1364760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 1184760 ) ( 104010 1184760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 1004760 ) ( 125580 1004760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 824760 ) ( 125580 824760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 644760 ) ( 125580 644760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 464760 ) ( 125580 464760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 284760 ) ( 125580 284760 ) + NEW met5 3100 + SHAPE STRIPE ( 39860 104760 ) ( 3126780 104760 ) + NEW met4 3100 + SHAPE STRIPE ( 2982460 3883210 ) ( 2982460 4726000 ) + NEW met4 3100 + SHAPE STRIPE ( 2982460 42160 ) ( 2982460 106310 ) + NEW met4 3100 + SHAPE STRIPE ( 2802460 42160 ) ( 2802460 4726000 ) + NEW met4 3100 + SHAPE STRIPE ( 2622460 42160 ) ( 2622460 4726000 ) + NEW met4 3100 + SHAPE STRIPE ( 2442460 42160 ) ( 2442460 4726000 ) + NEW met4 3100 + SHAPE STRIPE ( 2262460 42160 ) ( 2262460 4726000 ) + NEW met4 3100 + SHAPE STRIPE ( 2082460 42160 ) ( 2082460 4726000 ) + NEW met4 3100 + SHAPE STRIPE ( 1902460 42160 ) ( 1902460 4726000 ) + NEW met4 3100 + SHAPE STRIPE ( 1722460 42160 ) ( 1722460 4726000 ) + NEW met4 3100 + SHAPE STRIPE ( 1542460 42160 ) ( 1542460 4726000 ) + NEW met4 3100 + SHAPE STRIPE ( 1362460 42160 ) ( 1362460 4726000 ) + NEW met4 3100 + SHAPE STRIPE ( 1182460 42160 ) ( 1182460 4726000 ) + NEW met4 3100 + SHAPE STRIPE ( 1002460 42160 ) ( 1002460 4726000 ) + NEW met4 3100 + SHAPE STRIPE ( 822460 42160 ) ( 822460 4726000 ) + NEW met4 3100 + SHAPE STRIPE ( 642460 42160 ) ( 642460 4726000 ) + NEW met4 3100 + SHAPE STRIPE ( 462460 42160 ) ( 462460 4726000 ) + NEW met4 3100 + SHAPE STRIPE ( 282460 3723720 ) ( 282460 4726000 ) + NEW met4 3100 + SHAPE STRIPE ( 282460 42160 ) ( 282460 246920 ) + NEW met4 3100 + SHAPE STRIPE ( 102460 42160 ) ( 102460 4726000 ) + NEW met5 5000 + SHAPE RING ( 39860 4723500 ) ( 3126780 4723500 ) + NEW met5 5000 + SHAPE RING ( 39860 44660 ) ( 3126780 44660 ) + NEW met4 5000 + SHAPE RING ( 3124280 42160 ) ( 3124280 4726000 ) + NEW met4 5000 + SHAPE RING ( 42360 42160 ) ( 42360 4726000 ) + NEW met4 0 + SHAPE RING ( 3124280 4723500 ) via5_6_5000_5000_3_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 3124280 4604760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 3124280 4424760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 3124280 4244760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 3124280 4064760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 3124280 3884760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 3124280 104760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE RING ( 3124280 44660 ) via5_6_5000_5000_3_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2982460 4723500 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2982460 4604760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2982460 4424760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2982460 4244760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2982460 4064760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2982460 3884760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2982460 104760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2982460 44660 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 4723500 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 4604760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 4424760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 4244760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 4064760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 3884760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 3704760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 3524760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 3344760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 3164760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 2984760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 2804760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 2624760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 2444760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 2264760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 2084760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 1904760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 1724760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 1544760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 1364760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 1184760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 1004760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 824760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 644760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 464760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 284760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 104760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2802460 44660 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 4723500 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 4604760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 4424760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 4244760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 4064760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 3884760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 3704760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 3524760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 3344760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 3164760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 2984760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 2804760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 2624760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 2444760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 2264760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 2084760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 1904760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 1724760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 1544760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 1364760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 1184760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 1004760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 824760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 644760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 464760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 284760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 104760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2622460 44660 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 4723500 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 4604760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 4424760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 4244760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 4064760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 3884760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 3704760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 3524760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 3344760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 3164760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 2984760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 2804760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 2624760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 2444760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 2264760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 2084760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 1904760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 1724760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 1544760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 1364760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 1184760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 1004760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 824760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 644760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 464760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 284760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 104760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2442460 44660 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 4723500 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 4604760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 4424760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 4244760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 4064760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 3884760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 3704760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 3524760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 3344760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 3164760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 2984760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 2804760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 2624760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 2444760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 2264760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 2084760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 1904760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 1724760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 1544760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 1364760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 1184760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 1004760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 824760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 644760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 464760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 284760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 104760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2262460 44660 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 4723500 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 4604760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 4424760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 4244760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 4064760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 3884760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 3704760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 3524760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 3344760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 3164760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 2984760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 2804760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 2624760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 2444760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 2264760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 2084760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 1904760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 1724760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 1544760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 1364760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 1184760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 1004760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 824760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 644760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 464760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 284760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 104760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2082460 44660 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 4723500 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 4604760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 4424760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 4244760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 4064760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 3884760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 3704760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 3524760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 3344760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 3164760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 2984760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 2804760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 2624760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 2444760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 2264760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 2084760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 1904760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 1724760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 1544760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 1364760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 1184760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 1004760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 824760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 644760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 464760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 284760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 104760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1902460 44660 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 4723500 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 4604760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 4424760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 4244760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 4064760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 3884760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 3704760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 3524760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 3344760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 3164760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 2984760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 2804760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 2624760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 2444760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 2264760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 2084760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 1904760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 1724760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 1544760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 1364760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 1184760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 1004760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 824760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 644760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 464760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 284760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 104760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1722460 44660 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 4723500 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 4604760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 4424760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 4244760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 4064760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 3884760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 3704760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 3524760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 3344760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 3164760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 2984760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 2804760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 2624760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 2444760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 2264760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 2084760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 1904760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 1724760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 1544760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 1364760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 1184760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 1004760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 824760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 644760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 464760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 284760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 104760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1542460 44660 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 4723500 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 4604760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 4424760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 4244760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 4064760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 3884760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 3704760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 3524760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 3344760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 3164760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 2984760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 2804760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 2624760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 2444760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 2264760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 2084760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 1904760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 1724760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 1544760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 1364760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 1184760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 1004760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 824760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 644760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 464760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 284760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 104760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1362460 44660 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 4723500 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 4604760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 4424760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 4244760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 4064760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 3884760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 3704760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 3524760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 3344760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 3164760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 2984760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 2804760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 2624760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 2444760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 2264760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 2084760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 1904760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 1724760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 1544760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 1364760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 1184760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 1004760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 824760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 644760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 464760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 284760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 104760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1182460 44660 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 4723500 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 4604760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 4424760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 4244760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 4064760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 3884760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 3704760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 3524760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 3344760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 3164760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 2984760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 2804760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 2624760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 2444760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 2264760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 2084760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 1904760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 1724760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 1544760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 1364760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 1184760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 1004760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 824760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 644760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 464760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 284760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 104760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1002460 44660 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 4723500 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 4604760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 4424760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 4244760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 4064760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 3884760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 3704760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 3524760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 3344760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 3164760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 2984760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 2804760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 2624760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 2444760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 2264760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 2084760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 1904760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 1724760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 1544760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 1364760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 1184760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 1004760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 824760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 644760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 464760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 284760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 104760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 822460 44660 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 4723500 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 4604760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 4424760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 4244760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 4064760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 3884760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 3704760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 3524760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 3344760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 3164760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 2984760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 2804760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 2624760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 2444760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 2264760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 2084760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 1904760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 1724760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 1544760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 1364760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 1184760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 1004760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 824760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 644760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 464760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 284760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 104760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 642460 44660 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 4723500 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 4604760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 4424760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 4244760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 4064760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 3884760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 3704760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 3524760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 3344760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 3164760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 2984760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 2804760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 2624760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 2444760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 2264760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 2084760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 1904760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 1724760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 1544760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 1364760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 1184760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 1004760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 824760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 644760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 464760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 284760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 104760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 462460 44660 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 282460 4723500 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 282460 4604760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 282460 4424760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 282460 4244760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 282460 4064760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 282460 3884760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 282460 104760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 282460 44660 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 4723500 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 4604760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 4424760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 4244760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 4064760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 3884760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 3704760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 3524760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 3344760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 3164760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 2984760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 2804760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 2624760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 2444760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 2264760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 2084760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 1904760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 1724760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 1544760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 1364760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 1184760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 1004760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 824760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 644760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 464760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 284760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 104760 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 102460 44660 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE RING ( 42360 4723500 ) via5_6_5000_5000_3_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 4604760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 4424760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 4244760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 4064760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 3884760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 3704760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 3524760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 3344760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 3164760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 2984760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 2804760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 2624760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 2444760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 2264760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 2084760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 1904760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 1724760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 1544760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 1364760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 1184760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 1004760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 824760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 644760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 464760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 284760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 42360 104760 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE RING ( 42360 44660 ) via5_6_5000_5000_3_3_1600_1600 ; - vdda ( PIN vdda ) + USE POWER ; - vdda1 ( PIN vdda1 ) + USE POWER ; - vdda2 ( PIN vdda2 ) + USE POWER ; @@ -8240,12 +10203,12 @@ SPECIALNETS 14 ; - vssa1 ( PIN vssa1 ) + USE GROUND ; - vssa2 ( PIN vssa2 ) + USE GROUND ; - vssd ( PIN vssd ) + USE GROUND ; - - vssd1 ( PIN vssd1 ) ( * vssd1 ) + USE GROUND - + ROUTED met3 0 + SHAPE STRIPE ( 3117580 2100580 ) openframe_pad_via_6 + - vssd1 ( PIN vssd1 ) ( mprj vssd1 ) + USE GROUND + + ROUTED met3 0 + SHAPE STRIPE ( 3117580 2100580 ) openframe_pad_via_9 NEW met3 23950 + SHAPE STRIPE ( 3115080 2100585 ) ( 3166630 2100585 ) - + ROUTED met3 0 + SHAPE STRIPE ( 3117580 2150810 ) openframe_pad_via_5 + + ROUTED met3 0 + SHAPE STRIPE ( 3117580 2150810 ) openframe_pad_via_8 NEW met3 24000 + SHAPE STRIPE ( 3115080 2150810 ) ( 3166630 2150810 ) - + ROUTED met3 0 + SHAPE STRIPE ( 3117580 4364700 ) openframe_pad_via_4 + + ROUTED met3 0 + SHAPE STRIPE ( 3117580 4364700 ) openframe_pad_via_7 NEW met3 23310 + SHAPE STRIPE ( 3115080 4364705 ) ( 3166630 4364705 ) + ROUTED met4 0 ( 3045170 3729670 ) via5_6_3100_3100_2_2_1600_1600 NEW met4 0 + SHAPE STRIPE ( 3045170 3686160 ) via5_6_3100_3100_2_2_1600_1600 @@ -8375,31 +10338,51 @@ SPECIALNETS 14 ; NEW met5 3100 + SHAPE STRIPE ( 3043620 806160 ) ( 3120080 806160 ) NEW met5 3100 + SHAPE STRIPE ( 3043620 626160 ) ( 3120080 626160 ) NEW met5 3100 + SHAPE STRIPE ( 3043620 446160 ) ( 3120080 446160 ) + NEW met5 3100 + SHAPE STRIPE ( 442310 3686160 ) ( 2856280 3686160 ) + NEW met5 3100 + SHAPE STRIPE ( 442310 3506160 ) ( 2856280 3506160 ) + NEW met5 3100 + SHAPE STRIPE ( 442310 3326160 ) ( 2785410 3326160 ) + NEW met5 3100 + SHAPE STRIPE ( 442310 3146160 ) ( 2856280 3146160 ) + NEW met5 3100 + SHAPE STRIPE ( 442310 2966160 ) ( 2856280 2966160 ) + NEW met5 3100 + SHAPE STRIPE ( 442310 2786160 ) ( 2856280 2786160 ) + NEW met5 3100 + SHAPE STRIPE ( 442310 2606160 ) ( 2856280 2606160 ) + NEW met5 3100 + SHAPE STRIPE ( 442310 2426160 ) ( 2856280 2426160 ) + NEW met5 3100 + SHAPE STRIPE ( 442310 2246160 ) ( 2856280 2246160 ) + NEW met5 3100 + SHAPE STRIPE ( 442310 2066160 ) ( 2856280 2066160 ) + NEW met5 3100 + SHAPE STRIPE ( 442310 1886160 ) ( 2856280 1886160 ) + NEW met5 3100 + SHAPE STRIPE ( 442310 1706160 ) ( 2856280 1706160 ) + NEW met5 3100 + SHAPE STRIPE ( 442310 1526160 ) ( 2856280 1526160 ) + NEW met5 3100 + SHAPE STRIPE ( 442310 1346160 ) ( 2785410 1346160 ) + NEW met5 3100 + SHAPE STRIPE ( 442310 1166160 ) ( 2856280 1166160 ) + NEW met5 3100 + SHAPE STRIPE ( 442310 986160 ) ( 2856280 986160 ) + NEW met5 3100 + SHAPE STRIPE ( 442310 806160 ) ( 2856280 806160 ) + NEW met5 3100 + SHAPE STRIPE ( 442310 626160 ) ( 2856280 626160 ) + NEW met5 3100 + SHAPE STRIPE ( 442310 446160 ) ( 2856280 446160 ) + NEW met5 3100 + SHAPE STRIPE ( 442310 266160 ) ( 2785410 266160 ) NEW met5 3100 + SHAPE STRIPE ( 46560 4586160 ) ( 3120080 4586160 ) NEW met5 3100 + SHAPE STRIPE ( 46560 4406160 ) ( 3120080 4406160 ) NEW met5 3100 + SHAPE STRIPE ( 46560 4226160 ) ( 3120080 4226160 ) NEW met5 3100 + SHAPE STRIPE ( 46560 4046160 ) ( 3120080 4046160 ) NEW met5 3100 + SHAPE STRIPE ( 46560 3866160 ) ( 3120080 3866160 ) - NEW met5 3100 + SHAPE STRIPE ( 46560 3686160 ) ( 2856280 3686160 ) - NEW met5 3100 + SHAPE STRIPE ( 46560 3506160 ) ( 2856280 3506160 ) - NEW met5 3100 + SHAPE STRIPE ( 46560 3326160 ) ( 2785410 3326160 ) - NEW met5 3100 + SHAPE STRIPE ( 46560 3146160 ) ( 2856280 3146160 ) - NEW met5 3100 + SHAPE STRIPE ( 46560 2966160 ) ( 2856280 2966160 ) - NEW met5 3100 + SHAPE STRIPE ( 46560 2786160 ) ( 2856280 2786160 ) - NEW met5 3100 + SHAPE STRIPE ( 46560 2606160 ) ( 2856280 2606160 ) - NEW met5 3100 + SHAPE STRIPE ( 46560 2426160 ) ( 2856280 2426160 ) - NEW met5 3100 + SHAPE STRIPE ( 46560 2246160 ) ( 2856280 2246160 ) - NEW met5 3100 + SHAPE STRIPE ( 46560 2066160 ) ( 2856280 2066160 ) - NEW met5 3100 + SHAPE STRIPE ( 46560 1886160 ) ( 2856280 1886160 ) - NEW met5 3100 + SHAPE STRIPE ( 46560 1706160 ) ( 2856280 1706160 ) - NEW met5 3100 + SHAPE STRIPE ( 46560 1526160 ) ( 2856280 1526160 ) - NEW met5 3100 + SHAPE STRIPE ( 46560 1346160 ) ( 2785410 1346160 ) - NEW met5 3100 + SHAPE STRIPE ( 46560 1166160 ) ( 2856280 1166160 ) - NEW met5 3100 + SHAPE STRIPE ( 46560 986160 ) ( 2856280 986160 ) - NEW met5 3100 + SHAPE STRIPE ( 46560 806160 ) ( 2856280 806160 ) - NEW met5 3100 + SHAPE STRIPE ( 46560 626160 ) ( 2856280 626160 ) - NEW met5 3100 + SHAPE STRIPE ( 46560 446160 ) ( 2856280 446160 ) - NEW met5 3100 + SHAPE STRIPE ( 46560 266160 ) ( 2785410 266160 ) + NEW met5 3100 + SHAPE STRIPE ( 46560 3686160 ) ( 85410 3686160 ) + NEW met5 3100 + SHAPE STRIPE ( 46560 3506160 ) ( 85410 3506160 ) + NEW met5 3100 + SHAPE STRIPE ( 46560 3326160 ) ( 85410 3326160 ) + NEW met5 3100 + SHAPE STRIPE ( 46560 3146160 ) ( 85410 3146160 ) + NEW met5 3100 + SHAPE STRIPE ( 46560 2966160 ) ( 85410 2966160 ) + NEW met5 3100 + SHAPE STRIPE ( 46560 2786160 ) ( 85410 2786160 ) + NEW met5 3100 + SHAPE STRIPE ( 46560 2606160 ) ( 85410 2606160 ) + NEW met5 3100 + SHAPE STRIPE ( 46560 2426160 ) ( 85410 2426160 ) + NEW met5 3100 + SHAPE STRIPE ( 46560 2246160 ) ( 85410 2246160 ) + NEW met5 3100 + SHAPE STRIPE ( 46560 2066160 ) ( 85410 2066160 ) + NEW met5 3100 + SHAPE STRIPE ( 46560 1886160 ) ( 85410 1886160 ) + NEW met5 3100 + SHAPE STRIPE ( 46560 1706160 ) ( 85410 1706160 ) + NEW met5 3100 + SHAPE STRIPE ( 46560 1526160 ) ( 85410 1526160 ) + NEW met5 3100 + SHAPE STRIPE ( 46560 1346160 ) ( 85410 1346160 ) + NEW met5 3100 + SHAPE STRIPE ( 46560 1166160 ) ( 85410 1166160 ) + NEW met5 3100 + SHAPE STRIPE ( 46560 986160 ) ( 85410 986160 ) + NEW met5 3100 + SHAPE STRIPE ( 46560 806160 ) ( 85410 806160 ) + NEW met5 3100 + SHAPE STRIPE ( 46560 626160 ) ( 85410 626160 ) + NEW met5 3100 + SHAPE STRIPE ( 46560 446160 ) ( 85410 446160 ) + NEW met5 3100 + SHAPE STRIPE ( 46560 266160 ) ( 85410 266160 ) NEW met5 3100 + SHAPE STRIPE ( 46560 86160 ) ( 3120080 86160 ) NEW met4 3100 + SHAPE STRIPE ( 2963860 3728120 ) ( 2963860 4719300 ) NEW met4 3100 + SHAPE STRIPE ( 2963860 48860 ) ( 2963860 242520 ) @@ -8417,7 +10400,8 @@ SPECIALNETS 14 ; NEW met4 3100 + SHAPE STRIPE ( 803860 48860 ) ( 803860 4719300 ) NEW met4 3100 + SHAPE STRIPE ( 623860 48860 ) ( 623860 4719300 ) NEW met4 3100 + SHAPE STRIPE ( 443860 48860 ) ( 443860 4719300 ) - NEW met4 3100 + SHAPE STRIPE ( 263860 48860 ) ( 263860 4719300 ) + NEW met4 3100 + SHAPE STRIPE ( 263860 3864610 ) ( 263860 4719300 ) + NEW met4 3100 + SHAPE STRIPE ( 263860 48860 ) ( 263860 87710 ) NEW met4 3100 + SHAPE STRIPE ( 83860 48860 ) ( 83860 4719300 ) NEW met5 5000 + SHAPE RING ( 46560 4716800 ) ( 3120080 4716800 ) NEW met5 5000 + SHAPE RING ( 46560 51360 ) ( 3120080 51360 ) @@ -8854,26 +10838,6 @@ SPECIALNETS 14 ; NEW met4 0 + SHAPE STRIPE ( 263860 4226160 ) via5_6_3100_3100_2_2_1600_1600 NEW met4 0 + SHAPE STRIPE ( 263860 4046160 ) via5_6_3100_3100_2_2_1600_1600 NEW met4 0 + SHAPE STRIPE ( 263860 3866160 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 263860 3686160 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 263860 3506160 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 263860 3326160 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 263860 3146160 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 263860 2966160 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 263860 2786160 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 263860 2606160 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 263860 2426160 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 263860 2246160 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 263860 2066160 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 263860 1886160 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 263860 1706160 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 263860 1526160 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 263860 1346160 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 263860 1166160 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 263860 986160 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 263860 806160 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 263860 626160 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 263860 446160 ) via5_6_3100_3100_2_2_1600_1600 - NEW met4 0 + SHAPE STRIPE ( 263860 266160 ) via5_6_3100_3100_2_2_1600_1600 NEW met4 0 + SHAPE STRIPE ( 263860 86160 ) via5_6_3100_3100_2_2_1600_1600 NEW met4 0 + SHAPE STRIPE ( 263860 51360 ) via5_6_3100_5000_3_2_1600_1600 NEW met4 0 + SHAPE STRIPE ( 83860 4716800 ) via5_6_3100_5000_3_2_1600_1600 @@ -8932,10 +10896,643 @@ SPECIALNETS 14 ; NEW met4 0 + SHAPE STRIPE ( 49060 266160 ) via5_6_5000_3100_2_3_1600_1600 NEW met4 0 + SHAPE STRIPE ( 49060 86160 ) via5_6_5000_3100_2_3_1600_1600 NEW met4 0 + SHAPE RING ( 49060 51360 ) via5_6_5000_5000_3_3_1600_1600 ; - - vssd2 ( PIN vssd2 ) + USE GROUND ; + - vssd2 ( PIN vssd2 ) ( mprj2 vssd1 ) + USE GROUND + + ROUTED met3 0 + SHAPE STRIPE ( 35660 4386920 ) openframe_pad_via_12 + NEW met3 23310 + SHAPE STRIPE ( 0 4386925 ) ( 38160 4386925 ) + + ROUTED met3 0 + SHAPE STRIPE ( 35660 2056040 ) openframe_pad_via_11 + NEW met3 23950 + SHAPE STRIPE ( 0 2056045 ) ( 38160 2056045 ) + + ROUTED met3 0 + SHAPE STRIPE ( 35660 2005810 ) openframe_pad_via_10 + NEW met3 24000 + SHAPE STRIPE ( 0 2005810 ) ( 38160 2005810 ) + + ROUTED met4 0 ( 311270 3729670 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 311270 3641230 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 311270 3543360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 311270 3488050 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 311270 3363360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 311270 3334870 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 311270 3181690 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 311270 3028510 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 311270 3003360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 311270 2875330 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 311270 2823360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 311270 2722150 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 311270 2643360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 311270 2568970 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 311270 2463360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 311270 2415790 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 311270 2283360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 311270 2262610 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 311270 2109430 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 311270 1956250 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 311270 1923360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 311270 1803070 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 311270 1743360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 311270 1649890 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 311270 1563360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 311270 1496710 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 311270 1383360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 311270 1343530 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 311270 1203360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 311270 1190350 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 311270 1037170 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 311270 1023360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 311270 883990 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 311270 843360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 311270 730810 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 311270 663360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 311270 577630 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 311270 483360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 311270 424450 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 311270 303360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 311270 271270 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 311270 240970 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 301060 3729670 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 301060 240970 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 150800 3729670 ) via5_6_1600_3100_2_1_1600_1600 + NEW met4 0 ( 150800 3641230 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 150800 3488050 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 150800 3334870 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 150800 3181690 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 150800 3028510 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 150800 2875330 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 150800 2722150 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 150800 2568970 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 150800 2415790 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 150800 2262610 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 150800 2109430 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 150800 1956250 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 150800 1803070 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 150800 1649890 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 150800 1496710 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 150800 1343530 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 150800 1190350 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 150800 1037170 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 150800 883990 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 150800 730810 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 150800 577630 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 150800 424450 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 150800 271270 ) via5_6_1600_1600_1_1_1600_1600 + NEW met4 0 ( 150800 240970 ) via5_6_1600_3100_2_1_1600_1600 + NEW met4 0 ( 120830 3729670 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 120830 3641230 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 120830 3543360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 120830 3488050 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 120830 3363360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 120830 3334870 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 120830 3181690 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 120830 3028510 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 120830 3003360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 120830 2875330 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 120830 2823360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 120830 2722150 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 120830 2643360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 120830 2568970 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 120830 2463360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 120830 2415790 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 120830 2283360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 120830 2262610 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 120830 2109430 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 120830 1956250 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 120830 1923360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 120830 1803070 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 120830 1743360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 120830 1649890 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 120830 1563360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 120830 1496710 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 120830 1383360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 120830 1343530 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 120830 1203360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 120830 1190350 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 120830 1037170 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 120830 1023360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 120830 883990 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 120830 843360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 120830 730810 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 120830 663360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 120830 577630 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 120830 483360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 120830 424450 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 120830 303360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 ( 120830 271270 ) via5_6_3100_1600_1_2_1600_1600 + NEW met4 0 ( 120830 240970 ) via5_6_3100_3100_2_2_1600_1600 + NEW met5 3100 + SHAPE STRIPE ( 479510 3723360 ) ( 2822610 3723360 ) + NEW met5 3100 + SHAPE STRIPE ( 479510 3183360 ) ( 2822610 3183360 ) + NEW met5 3100 + SHAPE STRIPE ( 479510 2103360 ) ( 2822610 2103360 ) + NEW met5 3100 + SHAPE STRIPE ( 309720 3543360 ) ( 2822610 3543360 ) + NEW met5 3100 + SHAPE STRIPE ( 309720 3363360 ) ( 2822610 3363360 ) + NEW met5 3100 + SHAPE STRIPE ( 309720 3003360 ) ( 2822610 3003360 ) + NEW met5 3100 + SHAPE STRIPE ( 309720 2823360 ) ( 2822610 2823360 ) + NEW met5 3100 + SHAPE STRIPE ( 309720 2643360 ) ( 2822610 2643360 ) + NEW met5 3100 + SHAPE STRIPE ( 309720 2463360 ) ( 2822610 2463360 ) + NEW met5 3100 + SHAPE STRIPE ( 309720 2283360 ) ( 2822610 2283360 ) + NEW met5 3100 + SHAPE STRIPE ( 309720 1923360 ) ( 2822610 1923360 ) + NEW met5 3100 + SHAPE STRIPE ( 309720 1743360 ) ( 2822610 1743360 ) + NEW met5 3100 + SHAPE STRIPE ( 309720 1563360 ) ( 2822610 1563360 ) + NEW met5 3100 + SHAPE STRIPE ( 309720 1383360 ) ( 2822610 1383360 ) + NEW met5 3100 + SHAPE STRIPE ( 309720 1203360 ) ( 2822610 1203360 ) + NEW met5 3100 + SHAPE STRIPE ( 309720 1023360 ) ( 2822610 1023360 ) + NEW met5 3100 + SHAPE STRIPE ( 309720 843360 ) ( 2822610 843360 ) + NEW met5 3100 + SHAPE STRIPE ( 309720 663360 ) ( 2822610 663360 ) + NEW met5 3100 + SHAPE STRIPE ( 309720 483360 ) ( 2822610 483360 ) + NEW met5 3100 + SHAPE STRIPE ( 309720 303360 ) ( 2822610 303360 ) + NEW met5 3100 + SHAPE STRIPE ( 33160 4623360 ) ( 3133480 4623360 ) + NEW met5 3100 + SHAPE STRIPE ( 33160 4443360 ) ( 3133480 4443360 ) + NEW met5 3100 + SHAPE STRIPE ( 33160 4263360 ) ( 3133480 4263360 ) + NEW met5 3100 + SHAPE STRIPE ( 33160 4083360 ) ( 3133480 4083360 ) + NEW met5 3100 + SHAPE STRIPE ( 33160 3903360 ) ( 3133480 3903360 ) + NEW met5 3100 + SHAPE STRIPE ( 33160 3543360 ) ( 122380 3543360 ) + NEW met5 3100 + SHAPE STRIPE ( 33160 3363360 ) ( 122380 3363360 ) + NEW met5 3100 + SHAPE STRIPE ( 33160 3003360 ) ( 122380 3003360 ) + NEW met5 3100 + SHAPE STRIPE ( 33160 2823360 ) ( 122380 2823360 ) + NEW met5 3100 + SHAPE STRIPE ( 33160 2643360 ) ( 122380 2643360 ) + NEW met5 3100 + SHAPE STRIPE ( 33160 2463360 ) ( 122380 2463360 ) + NEW met5 3100 + SHAPE STRIPE ( 33160 2283360 ) ( 122380 2283360 ) + NEW met5 3100 + SHAPE STRIPE ( 33160 1923360 ) ( 122380 1923360 ) + NEW met5 3100 + SHAPE STRIPE ( 33160 1743360 ) ( 122380 1743360 ) + NEW met5 3100 + SHAPE STRIPE ( 33160 1563360 ) ( 122380 1563360 ) + NEW met5 3100 + SHAPE STRIPE ( 33160 1383360 ) ( 122380 1383360 ) + NEW met5 3100 + SHAPE STRIPE ( 33160 1203360 ) ( 122380 1203360 ) + NEW met5 3100 + SHAPE STRIPE ( 33160 1023360 ) ( 122380 1023360 ) + NEW met5 3100 + SHAPE STRIPE ( 33160 843360 ) ( 122380 843360 ) + NEW met5 3100 + SHAPE STRIPE ( 33160 663360 ) ( 122380 663360 ) + NEW met5 3100 + SHAPE STRIPE ( 33160 483360 ) ( 122380 483360 ) + NEW met5 3100 + SHAPE STRIPE ( 33160 303360 ) ( 122380 303360 ) + NEW met5 3100 + SHAPE STRIPE ( 33160 123360 ) ( 3133480 123360 ) + NEW met4 3100 + SHAPE STRIPE ( 3001060 3901810 ) ( 3001060 4732700 ) + NEW met4 3100 + SHAPE STRIPE ( 3001060 35460 ) ( 3001060 124910 ) + NEW met4 3100 + SHAPE STRIPE ( 2821060 35460 ) ( 2821060 4732700 ) + NEW met4 3100 + SHAPE STRIPE ( 2641060 35460 ) ( 2641060 4732700 ) + NEW met4 3100 + SHAPE STRIPE ( 2461060 35460 ) ( 2461060 4732700 ) + NEW met4 3100 + SHAPE STRIPE ( 2281060 35460 ) ( 2281060 4732700 ) + NEW met4 3100 + SHAPE STRIPE ( 2101060 35460 ) ( 2101060 4732700 ) + NEW met4 3100 + SHAPE STRIPE ( 1921060 35460 ) ( 1921060 4732700 ) + NEW met4 3100 + SHAPE STRIPE ( 1741060 35460 ) ( 1741060 4732700 ) + NEW met4 3100 + SHAPE STRIPE ( 1561060 35460 ) ( 1561060 4732700 ) + NEW met4 3100 + SHAPE STRIPE ( 1381060 35460 ) ( 1381060 4732700 ) + NEW met4 3100 + SHAPE STRIPE ( 1201060 35460 ) ( 1201060 4732700 ) + NEW met4 3100 + SHAPE STRIPE ( 1021060 35460 ) ( 1021060 4732700 ) + NEW met4 3100 + SHAPE STRIPE ( 841060 35460 ) ( 841060 4732700 ) + NEW met4 3100 + SHAPE STRIPE ( 661060 35460 ) ( 661060 4732700 ) + NEW met4 3100 + SHAPE STRIPE ( 481060 35460 ) ( 481060 4732700 ) + NEW met4 3100 + SHAPE STRIPE ( 301060 3728120 ) ( 301060 4732700 ) + NEW met4 3100 + SHAPE STRIPE ( 301060 35460 ) ( 301060 242520 ) + NEW met4 3100 + SHAPE STRIPE ( 121060 3901810 ) ( 121060 4732700 ) + NEW met4 3100 + SHAPE STRIPE ( 121060 35460 ) ( 121060 124910 ) + NEW met5 5000 + SHAPE RING ( 33160 4730200 ) ( 3133480 4730200 ) + NEW met5 5000 + SHAPE RING ( 33160 37960 ) ( 3133480 37960 ) + NEW met4 5000 + SHAPE RING ( 3130980 35460 ) ( 3130980 4732700 ) + NEW met4 5000 + SHAPE RING ( 35660 35460 ) ( 35660 4732700 ) + NEW met4 0 + SHAPE RING ( 3130980 4730200 ) via5_6_5000_5000_3_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 3130980 4623360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 3130980 4443360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 3130980 4263360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 3130980 4083360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 3130980 3903360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 3130980 123360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE RING ( 3130980 37960 ) via5_6_5000_5000_3_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 3001060 4730200 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 3001060 4623360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 3001060 4443360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 3001060 4263360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 3001060 4083360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 3001060 3903360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 3001060 123360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 3001060 37960 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 4730200 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 4623360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 4443360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 4263360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 4083360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 3903360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 3723360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 3543360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 3363360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 3183360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 3003360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 2823360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 2643360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 2463360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 2283360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 2103360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 1923360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 1743360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 1563360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 1383360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 1203360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 1023360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 843360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 663360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 483360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 303360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 123360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2821060 37960 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 4730200 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 4623360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 4443360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 4263360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 4083360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 3903360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 3723360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 3543360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 3363360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 3183360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 3003360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 2823360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 2643360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 2463360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 2283360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 2103360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 1923360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 1743360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 1563360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 1383360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 1203360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 1023360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 843360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 663360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 483360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 303360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 123360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2641060 37960 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 4730200 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 4623360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 4443360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 4263360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 4083360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 3903360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 3723360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 3543360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 3363360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 3183360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 3003360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 2823360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 2643360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 2463360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 2283360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 2103360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 1923360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 1743360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 1563360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 1383360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 1203360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 1023360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 843360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 663360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 483360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 303360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 123360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2461060 37960 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 4730200 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 4623360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 4443360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 4263360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 4083360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 3903360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 3723360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 3543360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 3363360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 3183360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 3003360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 2823360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 2643360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 2463360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 2283360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 2103360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 1923360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 1743360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 1563360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 1383360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 1203360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 1023360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 843360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 663360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 483360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 303360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 123360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2281060 37960 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 4730200 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 4623360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 4443360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 4263360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 4083360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 3903360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 3723360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 3543360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 3363360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 3183360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 3003360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 2823360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 2643360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 2463360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 2283360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 2103360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 1923360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 1743360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 1563360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 1383360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 1203360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 1023360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 843360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 663360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 483360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 303360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 123360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 2101060 37960 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 4730200 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 4623360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 4443360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 4263360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 4083360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 3903360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 3723360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 3543360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 3363360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 3183360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 3003360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 2823360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 2643360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 2463360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 2283360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 2103360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 1923360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 1743360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 1563360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 1383360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 1203360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 1023360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 843360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 663360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 483360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 303360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 123360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1921060 37960 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 4730200 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 4623360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 4443360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 4263360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 4083360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 3903360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 3723360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 3543360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 3363360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 3183360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 3003360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 2823360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 2643360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 2463360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 2283360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 2103360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 1923360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 1743360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 1563360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 1383360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 1203360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 1023360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 843360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 663360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 483360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 303360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 123360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1741060 37960 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 4730200 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 4623360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 4443360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 4263360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 4083360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 3903360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 3723360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 3543360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 3363360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 3183360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 3003360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 2823360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 2643360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 2463360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 2283360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 2103360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 1923360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 1743360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 1563360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 1383360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 1203360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 1023360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 843360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 663360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 483360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 303360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 123360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1561060 37960 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 4730200 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 4623360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 4443360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 4263360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 4083360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 3903360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 3723360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 3543360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 3363360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 3183360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 3003360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 2823360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 2643360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 2463360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 2283360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 2103360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 1923360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 1743360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 1563360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 1383360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 1203360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 1023360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 843360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 663360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 483360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 303360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 123360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1381060 37960 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 4730200 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 4623360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 4443360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 4263360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 4083360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 3903360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 3723360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 3543360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 3363360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 3183360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 3003360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 2823360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 2643360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 2463360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 2283360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 2103360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 1923360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 1743360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 1563360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 1383360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 1203360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 1023360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 843360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 663360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 483360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 303360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 123360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1201060 37960 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 4730200 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 4623360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 4443360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 4263360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 4083360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 3903360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 3723360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 3543360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 3363360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 3183360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 3003360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 2823360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 2643360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 2463360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 2283360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 2103360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 1923360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 1743360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 1563360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 1383360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 1203360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 1023360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 843360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 663360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 483360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 303360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 123360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 1021060 37960 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 4730200 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 4623360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 4443360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 4263360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 4083360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 3903360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 3723360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 3543360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 3363360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 3183360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 3003360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 2823360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 2643360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 2463360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 2283360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 2103360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 1923360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 1743360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 1563360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 1383360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 1203360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 1023360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 843360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 663360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 483360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 303360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 123360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 841060 37960 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 4730200 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 4623360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 4443360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 4263360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 4083360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 3903360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 3723360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 3543360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 3363360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 3183360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 3003360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 2823360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 2643360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 2463360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 2283360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 2103360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 1923360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 1743360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 1563360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 1383360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 1203360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 1023360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 843360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 663360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 483360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 303360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 123360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 661060 37960 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 4730200 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 4623360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 4443360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 4263360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 4083360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 3903360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 3723360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 3543360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 3363360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 3183360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 3003360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 2823360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 2643360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 2463360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 2283360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 2103360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 1923360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 1743360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 1563360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 1383360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 1203360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 1023360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 843360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 663360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 483360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 303360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 123360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 481060 37960 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 301060 4730200 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 301060 4623360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 301060 4443360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 301060 4263360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 301060 4083360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 301060 3903360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 301060 123360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 301060 37960 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 121060 4730200 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 121060 4623360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 121060 4443360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 121060 4263360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 121060 4083360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 121060 3903360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 121060 123360 ) via5_6_3100_3100_2_2_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 121060 37960 ) via5_6_3100_5000_3_2_1600_1600 + NEW met4 0 + SHAPE RING ( 35660 4730200 ) via5_6_5000_5000_3_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 35660 4623360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 35660 4443360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 35660 4263360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 35660 4083360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 35660 3903360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 35660 3543360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 35660 3363360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 35660 3003360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 35660 2823360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 35660 2643360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 35660 2463360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 35660 2283360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 35660 1923360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 35660 1743360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 35660 1563360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 35660 1383360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 35660 1203360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 35660 1023360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 35660 843360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 35660 663360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 35660 483360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 35660 303360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE STRIPE ( 35660 123360 ) via5_6_5000_3100_2_3_1600_1600 + NEW met4 0 + SHAPE RING ( 35660 37960 ) via5_6_5000_5000_3_3_1600_1600 ; - vssio ( PIN vssio ) + USE GROUND ; END SPECIALNETS -NETS 312 ; +NETS 323 ; - analog_io[0] ( PIN analog_io[0] ) + USE SIGNAL ; - analog_io[10] ( PIN analog_io[10] ) + USE SIGNAL ; - analog_io[11] ( PIN analog_io[11] ) + USE SIGNAL ; @@ -9024,14 +11621,24 @@ NETS 312 ; - analog_noesd_io[7] ( PIN analog_noesd_io[7] ) + USE SIGNAL ; - analog_noesd_io[8] ( PIN analog_noesd_io[8] ) + USE SIGNAL ; - analog_noesd_io[9] ( PIN analog_noesd_io[9] ) + USE SIGNAL ; - - gpio_in[0] ( PIN gpio_in[0] ) ( mprj wb_clk_i ) + USE SIGNAL - + ROUTED met3 ( 3135820 294100 ) ( 3162500 * ) + - gpio_in[0] ( PIN gpio_in[0] ) ( mprj2 wb_clk_i ) ( mprj wb_clk_i ) + USE SIGNAL + + ROUTED met4 ( 116380 368760 ) ( * 368900 ) + NEW met4 ( 3048420 294100 ) ( 3050260 * ) NEW met3 ( 3162500 294095 ) ( * 294100 ) NEW met3 ( 3162500 294095 ) ( 3165260 * 0 ) - NEW met3 ( 3049700 368900 0 ) ( 3135820 * ) - NEW met4 ( 3135820 294100 ) ( * 368900 ) - NEW met3 ( 3135820 294100 ) M3M4_PR - NEW met3 ( 3135820 368900 ) M3M4_PR ; + NEW met3 ( 3050260 294100 ) ( 3162500 * ) + NEW met4 ( 3048420 294100 ) ( * 324300 ) + NEW met4 ( 3049560 365500 ) ( * 368560 ) + NEW met4 ( 3049340 365500 ) ( 3049560 * ) + NEW met4 ( 3049340 324300 ) ( * 365500 ) + NEW met4 ( 3048420 324300 ) ( 3049340 * ) + NEW met4 ( 3049560 368560 ) ( * 368900 ) + NEW met5 ( 116380 368900 ) ( 3049560 * ) + NEW met4 ( 116380 368900 ) M4M5_PR + NEW met3 ( 116380 368760 ) M3M4_PR_M + NEW met3 ( 3050260 294100 ) M3M4_PR + NEW met3 ( 3049560 368560 ) M3M4_PR_MR + NEW met4 ( 3049560 368900 ) M4M5_PR ; - gpio_in[10] ( PIN gpio_in[10] ) + USE SIGNAL ; - gpio_in[11] ( PIN gpio_in[11] ) + USE SIGNAL ; - gpio_in[12] ( PIN gpio_in[12] ) + USE SIGNAL ; @@ -9042,17 +11649,22 @@ NETS 312 ; - gpio_in[17] ( PIN gpio_in[17] ) + USE SIGNAL ; - gpio_in[18] ( PIN gpio_in[18] ) + USE SIGNAL ; - gpio_in[19] ( PIN gpio_in[19] ) + USE SIGNAL ; - - gpio_in[1] ( PIN gpio_in[1] ) ( mprj wb_rst_i ) + USE SIGNAL - + ROUTED met4 ( 3048420 521900 ) ( 3050260 * ) + - gpio_in[1] ( PIN gpio_in[1] ) ( mprj2 wb_rst_i ) ( mprj wb_rst_i ) + USE SIGNAL + + ROUTED met4 ( 116380 637500 ) ( * 637760 ) + NEW met4 ( 3048420 521900 ) ( 3050260 * ) NEW met4 ( 3050260 520540 ) ( * 521900 ) - NEW met4 ( 3048420 634100 ) ( 3049560 * ) - NEW met4 ( 3049560 634100 ) ( * 637840 ) - NEW met4 ( 3048420 521900 ) ( * 634100 ) + NEW met4 ( 3049700 637500 ) ( * 637760 ) + NEW met4 ( 3048420 637500 ) ( 3049700 * ) + NEW met5 ( 116380 637500 ) ( 3049700 * ) + NEW met4 ( 3048420 521900 ) ( * 637500 ) NEW met3 ( 3162500 520095 ) ( * 520540 ) NEW met3 ( 3162500 520095 ) ( 3165260 * 0 ) NEW met3 ( 3050260 520540 ) ( 3162500 * ) + NEW met4 ( 116380 637500 ) M4M5_PR + NEW met3 ( 116380 637760 ) M3M4_PR_M NEW met3 ( 3050260 520540 ) M3M4_PR - NEW met3 ( 3049560 637840 ) M3M4_PR_MR ; + NEW met3 ( 3049700 637760 ) M3M4_PR_M + NEW met4 ( 3049700 637500 ) M4M5_PR ; - gpio_in[20] ( PIN gpio_in[20] ) + USE SIGNAL ; - gpio_in[21] ( PIN gpio_in[21] ) + USE SIGNAL ; - gpio_in[22] ( PIN gpio_in[22] ) + USE SIGNAL ; @@ -9175,17 +11787,17 @@ NETS 312 ; NEW met3 ( 3164340 3287460 ) RECT ( -390 -150 0 150 ) NEW met3 ( 3164570 3259315 ) RECT ( 0 -150 620 150 ) ; - gpio_loopback_one[11] ( PIN gpio_loopback_one[11] ) ( PIN gpio_inp_dis[11] ) ( PIN gpio_dm2[11] ) ( PIN gpio_dm1[11] ) + USE SIGNAL - + ROUTED met3 ( 3162500 3515185 ) ( 3165260 * 0 ) - NEW met3 ( 3162500 3468675 ) ( 3165260 * 0 ) - NEW met4 ( 3162500 3453495 ) ( * 3468675 ) - NEW met3 ( 3162500 3453495 ) ( 3165260 * 0 ) - NEW met3 ( 3162500 3484315 ) ( 3165260 * 0 ) - NEW met4 ( 3162500 3468675 ) ( * 3484315 ) - NEW met4 ( 3162500 3484315 ) ( * 3515185 ) - NEW met3 ( 3162500 3515185 ) M3M4_PR - NEW met3 ( 3162500 3468675 ) M3M4_PR - NEW met3 ( 3162500 3453495 ) M3M4_PR - NEW met3 ( 3162500 3484315 ) M3M4_PR ; + + ROUTED met3 ( 3163420 3468675 ) ( 3165260 * 0 ) + NEW met4 ( 3163420 3453495 ) ( * 3468675 ) + NEW met3 ( 3163420 3453495 ) ( 3165260 * 0 ) + NEW met3 ( 3163420 3484315 ) ( 3165260 * 0 ) + NEW met4 ( 3163420 3468675 ) ( * 3484315 ) + NEW met3 ( 3163420 3515185 ) ( 3165260 * 0 ) + NEW met4 ( 3163420 3484315 ) ( * 3515185 ) + NEW met3 ( 3163420 3468675 ) M3M4_PR + NEW met3 ( 3163420 3453495 ) M3M4_PR + NEW met3 ( 3163420 3484315 ) M3M4_PR + NEW met3 ( 3163420 3515185 ) M3M4_PR ; - gpio_loopback_one[12] ( PIN gpio_loopback_one[12] ) ( PIN gpio_inp_dis[12] ) ( PIN gpio_dm2[12] ) ( PIN gpio_dm1[12] ) + USE SIGNAL + ROUTED met3 ( 3163420 3678495 ) ( 3165260 * 0 ) NEW met3 ( 3163420 3740185 ) ( 3165260 * 0 ) @@ -9339,166 +11951,245 @@ NETS 312 ; NEW met2 ( 173190 4765780 ) M2M3_PR NEW met2 ( 149270 4765780 ) M2M3_PR NEW met2 ( 175490 4764420 ) M2M3_PR ; - - gpio_loopback_one[24] ( PIN gpio_oeb[24] ) ( PIN gpio_loopback_one[24] ) ( PIN gpio_inp_dis[24] ) + USE SIGNAL - + ROUTED met3 ( 1380 4533370 0 ) ( 2300 * ) - NEW met4 ( 2300 4533370 ) ( * 4554000 ) - NEW met3 ( 1380 4564695 0 ) ( 3220 * ) - NEW met4 ( 3220 4564695 ) ( * 4601955 ) + - gpio_loopback_one[24] ( PIN gpio_loopback_one[24] ) ( PIN gpio_inp_dis[24] ) ( PIN gpio_dm2[24] ) ( PIN gpio_dm1[24] ) + USE SIGNAL + + ROUTED met3 ( 1380 4533370 0 ) ( 3220 * ) + NEW met3 ( 3220 4533370 ) ( * 4534580 ) + NEW met3 ( 1380 4534580 ) ( 3220 * ) + NEW met3 ( 1380 4534580 ) ( * 4535940 ) + NEW met3 ( 1380 4586315 0 ) ( 2070 * ) + NEW met2 ( 2070 4585580 ) ( * 4586315 ) + NEW met3 ( 1380 4585580 ) ( 2070 * ) NEW met3 ( 1380 4601955 0 ) ( 3220 * ) - NEW met4 ( 2300 4554000 ) ( 3220 * ) - NEW met4 ( 3220 4554000 ) ( * 4564695 ) - NEW met3 ( 2300 4533370 ) M3M4_PR - NEW met3 ( 3220 4564695 ) M3M4_PR - NEW met3 ( 3220 4601955 ) M3M4_PR ; - - gpio_loopback_one[25] ( PIN gpio_oeb[25] ) ( PIN gpio_loopback_one[25] ) ( PIN gpio_inp_dis[25] ) + USE SIGNAL - + ROUTED met3 ( 1380 3683370 0 ) ( 3220 * ) - NEW met3 ( 1380 3752955 0 ) ( 3220 * ) - NEW met3 ( 1380 3715695 0 ) ( 3220 * ) - NEW met4 ( 3220 3683370 ) ( * 3715695 ) - NEW met4 ( 3220 3715695 ) ( * 3752955 ) - NEW met3 ( 3220 3683370 ) M3M4_PR - NEW met3 ( 3220 3752955 ) M3M4_PR - NEW met3 ( 3220 3715695 ) M3M4_PR ; - - gpio_loopback_one[26] ( PIN gpio_oeb[26] ) ( PIN gpio_loopback_one[26] ) ( PIN gpio_inp_dis[26] ) + USE SIGNAL + NEW met3 ( 3220 4601220 ) ( * 4601955 ) + NEW met3 ( 1380 4601220 ) ( 3220 * ) + NEW met3 ( 1380 4617135 0 ) ( 2070 * ) + NEW met2 ( 2070 4617135 ) ( 2990 * ) + NEW met2 ( 2990 4601955 ) ( * 4617135 ) + NEW met4 ( 1380 4535940 ) ( * 4601220 ) + NEW met3 ( 1380 4535940 ) M3M4_PR + NEW met2 ( 2070 4586315 ) M2M3_PR + NEW met2 ( 2070 4585580 ) M2M3_PR + NEW met3 ( 1380 4585580 ) M3M4_PR + NEW met3 ( 1380 4601220 ) M3M4_PR + NEW met2 ( 2070 4617135 ) M2M3_PR + NEW met2 ( 2990 4601955 ) M2M3_PR + NEW met4 ( 1380 4585580 ) RECT ( -150 -620 150 0 ) + NEW met3 ( 2990 4601955 ) RECT ( 0 -150 620 150 ) ; + - gpio_loopback_one[25] ( PIN gpio_loopback_one[25] ) ( PIN gpio_inp_dis[25] ) ( PIN gpio_dm2[25] ) ( PIN gpio_dm1[25] ) + USE SIGNAL + + ROUTED met3 ( 1380 3683370 0 ) ( 4140 * ) + NEW met3 ( 1380 3768135 0 ) ( 4140 * ) + NEW met3 ( 1380 3737315 0 ) ( 2070 * ) + NEW met2 ( 2070 3736260 ) ( * 3737315 ) + NEW met3 ( 2070 3736260 ) ( 4140 * ) + NEW met3 ( 1380 3752955 0 ) ( 2070 * ) + NEW met2 ( 2070 3737315 ) ( * 3752955 ) + NEW met3 ( 2070 3752955 ) ( 4140 * ) + NEW met4 ( 4140 3683370 ) ( * 3736260 ) + NEW met4 ( 4140 3752955 ) ( * 3768135 ) + NEW met3 ( 4140 3683370 ) M3M4_PR + NEW met3 ( 4140 3768135 ) M3M4_PR + NEW met2 ( 2070 3737315 ) M2M3_PR + NEW met2 ( 2070 3736260 ) M2M3_PR + NEW met3 ( 4140 3736260 ) M3M4_PR + NEW met2 ( 2070 3752955 ) M2M3_PR + NEW met3 ( 4140 3752955 ) M3M4_PR ; + - gpio_loopback_one[26] ( PIN gpio_loopback_one[26] ) ( PIN gpio_inp_dis[26] ) ( PIN gpio_dm2[26] ) ( PIN gpio_dm1[26] ) + USE SIGNAL + ROUTED met3 ( 1380 3468370 0 ) ( 2300 * ) - NEW met3 ( 1380 3499695 0 ) ( 2070 * ) - NEW met3 ( 2070 3499620 ) ( * 3499695 ) - NEW met3 ( 2070 3499620 ) ( 2300 * ) - NEW met4 ( 2300 3468370 ) ( * 3499620 ) - NEW met3 ( 2070 3531580 ) ( 2300 * ) - NEW met2 ( 2070 3531580 ) ( * 3536955 ) - NEW met3 ( 1380 3536955 0 ) ( 2070 * ) - NEW met4 ( 2300 3499620 ) ( * 3531580 ) - NEW met3 ( 2300 3468370 ) M3M4_PR - NEW met3 ( 2300 3499620 ) M3M4_PR - NEW met3 ( 2300 3531580 ) M3M4_PR - NEW met2 ( 2070 3531580 ) M2M3_PR - NEW met2 ( 2070 3536955 ) M2M3_PR - NEW met3 ( 2300 3531580 ) RECT ( 0 -150 390 150 ) ; - - gpio_loopback_one[27] ( PIN gpio_oeb[27] ) ( PIN gpio_loopback_one[27] ) ( PIN gpio_inp_dis[27] ) + USE SIGNAL - + ROUTED met3 ( 1380 3320100 ) ( 3220 * ) - NEW met3 ( 3220 3320100 ) ( * 3320955 ) - NEW met3 ( 1380 3320955 0 ) ( 3220 * ) - NEW met3 ( 1380 3254140 ) ( 2070 * ) - NEW met3 ( 2070 3253370 ) ( * 3254140 ) - NEW met3 ( 1380 3253370 0 ) ( 2070 * ) - NEW met3 ( 1380 3283695 0 ) ( 2070 * ) - NEW met3 ( 2070 3283380 ) ( * 3283695 ) - NEW met3 ( 1380 3283380 ) ( 2070 * ) - NEW met4 ( 1380 3254140 ) ( * 3320100 ) - NEW met3 ( 1380 3320100 ) M3M4_PR - NEW met3 ( 1380 3254140 ) M3M4_PR - NEW met3 ( 1380 3283380 ) M3M4_PR - NEW met4 ( 1380 3283380 ) RECT ( -150 -620 150 0 ) ; - - gpio_loopback_one[28] ( PIN gpio_oeb[28] ) ( PIN gpio_loopback_one[28] ) ( PIN gpio_inp_dis[28] ) + USE SIGNAL + NEW met3 ( 2300 3468340 ) ( * 3468370 ) + NEW met3 ( 2300 3468340 ) ( 5060 * ) + NEW met3 ( 1380 3521315 0 ) ( 3220 * ) + NEW met3 ( 3220 3521315 ) ( * 3521380 ) + NEW met3 ( 3220 3521380 ) ( 5060 * ) + NEW met3 ( 1380 3536955 0 ) ( 3220 * ) + NEW met3 ( 3220 3536955 ) ( * 3537020 ) + NEW met3 ( 3220 3537020 ) ( 5060 * ) + NEW met4 ( 5060 3521380 ) ( * 3537020 ) + NEW met3 ( 1380 3552135 0 ) ( 3220 * ) + NEW met3 ( 3220 3551980 ) ( * 3552135 ) + NEW met3 ( 3220 3551980 ) ( 5060 * ) + NEW met4 ( 5060 3537020 ) ( * 3551980 ) + NEW met4 ( 5060 3468340 ) ( * 3521380 ) + NEW met3 ( 5060 3468340 ) M3M4_PR + NEW met3 ( 5060 3521380 ) M3M4_PR + NEW met3 ( 5060 3537020 ) M3M4_PR + NEW met3 ( 5060 3551980 ) M3M4_PR ; + - gpio_loopback_one[27] ( PIN gpio_loopback_one[27] ) ( PIN gpio_inp_dis[27] ) ( PIN gpio_dm2[27] ) ( PIN gpio_dm1[27] ) + USE SIGNAL + + ROUTED met3 ( 1380 3253370 0 ) ( 4140 * ) + NEW met3 ( 1380 3320955 0 ) ( 4140 * ) + NEW met4 ( 4140 3320955 ) ( * 3336135 ) + NEW met3 ( 1380 3336135 0 ) ( 4140 * ) + NEW met3 ( 1380 3305315 0 ) ( 4140 * ) + NEW met4 ( 4140 3305315 ) ( * 3320955 ) + NEW met4 ( 4140 3253370 ) ( * 3305315 ) + NEW met3 ( 4140 3253370 ) M3M4_PR + NEW met3 ( 4140 3320955 ) M3M4_PR + NEW met3 ( 4140 3336135 ) M3M4_PR + NEW met3 ( 4140 3305315 ) M3M4_PR ; + - gpio_loopback_one[28] ( PIN gpio_loopback_one[28] ) ( PIN gpio_inp_dis[28] ) ( PIN gpio_dm2[28] ) ( PIN gpio_dm1[28] ) + USE SIGNAL + ROUTED met3 ( 1380 3038370 0 ) ( 2300 * ) - NEW met4 ( 2300 3038370 ) ( * 3056700 ) - NEW met3 ( 1380 3067695 0 ) ( 3220 * ) - NEW met4 ( 3220 3067695 ) ( * 3104955 ) - NEW met3 ( 1380 3104955 0 ) ( 3220 * ) - NEW met4 ( 2300 3056700 ) ( 3220 * ) - NEW met4 ( 3220 3056700 ) ( * 3067695 ) - NEW met3 ( 2300 3038370 ) M3M4_PR - NEW met3 ( 3220 3067695 ) M3M4_PR - NEW met3 ( 3220 3104955 ) M3M4_PR ; - - gpio_loopback_one[29] ( PIN gpio_oeb[29] ) ( PIN gpio_loopback_one[29] ) ( PIN gpio_inp_dis[29] ) + USE SIGNAL - + ROUTED met3 ( 1380 2823370 0 ) ( 2300 * ) - NEW met3 ( 1380 2851695 0 ) ( 2070 * ) - NEW met2 ( 2070 2851695 ) ( * 2888955 ) - NEW met3 ( 1380 2888955 0 ) ( 2070 * ) - NEW met3 ( 2070 2850900 ) ( 2300 * ) - NEW met2 ( 2070 2850900 ) ( * 2851695 ) - NEW met4 ( 2300 2823370 ) ( * 2850900 ) - NEW met3 ( 2300 2823370 ) M3M4_PR - NEW met2 ( 2070 2851695 ) M2M3_PR - NEW met2 ( 2070 2888955 ) M2M3_PR - NEW met3 ( 2300 2850900 ) M3M4_PR - NEW met2 ( 2070 2850900 ) M2M3_PR - NEW met3 ( 2300 2850900 ) RECT ( 0 -150 390 150 ) ; + NEW met3 ( 2300 3038370 ) ( * 3038580 ) + NEW met3 ( 2300 3038580 ) ( 5060 * ) + NEW met3 ( 1380 3089315 0 ) ( 3220 * ) + NEW met3 ( 3220 3089315 ) ( * 3089580 ) + NEW met3 ( 3220 3089580 ) ( 5060 * ) + NEW met4 ( 5060 3038580 ) ( * 3089580 ) + NEW met3 ( 1380 3104955 0 ) ( 2300 * ) + NEW met3 ( 2300 3104955 ) ( * 3105220 ) + NEW met3 ( 2300 3105220 ) ( 5060 * ) + NEW met3 ( 1380 3120135 0 ) ( 2070 * ) + NEW met2 ( 2070 3105220 ) ( * 3120135 ) + NEW met3 ( 2070 3105220 ) ( 2300 * ) + NEW met4 ( 5060 3089580 ) ( * 3105220 ) + NEW met3 ( 5060 3038580 ) M3M4_PR + NEW met3 ( 5060 3089580 ) M3M4_PR + NEW met3 ( 5060 3105220 ) M3M4_PR + NEW met2 ( 2070 3120135 ) M2M3_PR + NEW met2 ( 2070 3105220 ) M2M3_PR + NEW met3 ( 2070 3105220 ) RECT ( -570 -150 0 150 ) ; + - gpio_loopback_one[29] ( PIN gpio_loopback_one[29] ) ( PIN gpio_inp_dis[29] ) ( PIN gpio_dm2[29] ) ( PIN gpio_dm1[29] ) + USE SIGNAL + + ROUTED met3 ( 1380 2823370 0 ) ( 4140 * ) + NEW met3 ( 1380 2888955 0 ) ( 4140 * ) + NEW met4 ( 4140 2888955 ) ( * 2904135 ) + NEW met3 ( 1380 2904135 0 ) ( 4140 * ) + NEW met4 ( 4140 2823370 ) ( * 2835900 ) + NEW met4 ( 4140 2884200 ) ( * 2888955 ) + NEW met3 ( 1380 2873315 0 ) ( 3220 * ) + NEW met3 ( 3220 2873315 ) ( * 2873340 ) + NEW met3 ( 3220 2873340 ) ( 5060 * ) + NEW met4 ( 5060 2835900 ) ( * 2873340 ) + NEW met4 ( 4140 2835900 ) ( 5060 * ) + NEW met4 ( 4140 2884200 ) ( 5060 * ) + NEW met4 ( 5060 2873340 ) ( * 2884200 ) + NEW met3 ( 4140 2823370 ) M3M4_PR + NEW met3 ( 4140 2888955 ) M3M4_PR + NEW met3 ( 4140 2904135 ) M3M4_PR + NEW met3 ( 5060 2873340 ) M3M4_PR ; - gpio_loopback_one[2] ( PIN gpio_loopback_one[2] ) ( PIN gpio_inp_dis[2] ) ( PIN gpio_dm2[2] ) ( PIN gpio_dm1[2] ) + USE SIGNAL + ROUTED met3 ( 3164340 778675 ) ( 3165260 * 0 ) NEW met3 ( 3164340 778675 ) ( * 778940 ) - NEW met3 ( 3164340 778940 ) ( 3165260 * ) - NEW met4 ( 3165260 763300 ) ( * 778940 ) - NEW met3 ( 3164340 763300 ) ( 3165260 * ) - NEW met3 ( 3164340 763300 ) ( * 763495 ) - NEW met3 ( 3164340 763495 ) ( 3165260 * 0 ) + NEW met3 ( 3164340 778940 ) ( 3166180 * ) NEW met3 ( 3164340 794315 ) ( 3165260 * 0 ) NEW met3 ( 3164340 794315 ) ( * 794580 ) - NEW met3 ( 3164340 794580 ) ( 3165260 * ) - NEW met4 ( 3165260 794580 ) ( * 829940 ) - NEW met3 ( 3164340 829940 ) ( 3165260 * ) - NEW met3 ( 3164340 829940 ) ( * 830180 ) - NEW met3 ( 3164340 830180 ) ( 3165260 * 0 ) - NEW met4 ( 3165260 778940 ) ( * 794580 ) - NEW met3 ( 3165260 778940 ) M3M4_PR - NEW met3 ( 3165260 763300 ) M3M4_PR - NEW met3 ( 3165260 794580 ) M3M4_PR - NEW met3 ( 3165260 829940 ) M3M4_PR ; - - gpio_loopback_one[30] ( PIN gpio_oeb[30] ) ( PIN gpio_loopback_one[30] ) ( PIN gpio_inp_dis[30] ) + USE SIGNAL - + ROUTED met3 ( 1380 2608370 0 ) ( 4140 * ) - NEW met3 ( 1380 2672740 ) ( 2300 * ) - NEW met3 ( 2300 2672740 ) ( * 2672955 ) + NEW met3 ( 3163420 794580 ) ( 3164340 * ) + NEW met4 ( 3163420 794580 ) ( * 830180 ) + NEW met3 ( 3163420 830180 ) ( 3165260 * 0 ) + NEW met3 ( 3164340 794580 ) ( 3166180 * ) + NEW met4 ( 3166180 778940 ) ( * 794580 ) + NEW met3 ( 3164340 768060 ) ( 3164570 * ) + NEW met2 ( 3164570 763495 ) ( * 768060 ) + NEW met3 ( 3164570 763495 ) ( 3165260 * 0 ) + NEW met4 ( 3164340 768060 ) ( * 778940 ) + NEW met3 ( 3164340 778940 ) M3M4_PR + NEW met3 ( 3166180 778940 ) M3M4_PR + NEW met3 ( 3163420 794580 ) M3M4_PR + NEW met3 ( 3163420 830180 ) M3M4_PR + NEW met3 ( 3166180 794580 ) M3M4_PR + NEW met3 ( 3164340 768060 ) M3M4_PR + NEW met2 ( 3164570 768060 ) M2M3_PR + NEW met2 ( 3164570 763495 ) M2M3_PR + NEW met3 ( 3164340 768060 ) RECT ( -390 -150 0 150 ) ; + - gpio_loopback_one[30] ( PIN gpio_loopback_one[30] ) ( PIN gpio_inp_dis[30] ) ( PIN gpio_dm2[30] ) ( PIN gpio_dm1[30] ) + USE SIGNAL + + ROUTED met3 ( 460 2609500 ) ( 3220 * ) + NEW met3 ( 3220 2608370 ) ( * 2609500 ) + NEW met3 ( 1380 2608370 0 ) ( 3220 * ) NEW met3 ( 1380 2672955 0 ) ( 2300 * ) - NEW met3 ( 1380 2635695 0 ) ( 3220 * ) - NEW met3 ( 3220 2634660 ) ( * 2635695 ) - NEW met3 ( 1380 2634660 ) ( 3220 * ) - NEW met3 ( 3220 2634660 ) ( 4140 * ) - NEW met4 ( 1380 2634660 ) ( * 2672740 ) - NEW met4 ( 4140 2608370 ) ( * 2634660 ) - NEW met3 ( 4140 2608370 ) M3M4_PR + NEW met3 ( 2300 2672740 ) ( * 2672955 ) + NEW met3 ( 1380 2672740 ) ( 2300 * ) + NEW met4 ( 1380 2672740 ) ( * 2688380 ) + NEW met3 ( 1380 2688380 ) ( 2300 * ) + NEW met3 ( 2300 2688135 ) ( * 2688380 ) + NEW met3 ( 1380 2688135 0 ) ( 2300 * ) + NEW met4 ( 460 2674100 ) ( 1380 * ) + NEW met3 ( 1380 2657315 0 ) ( 2300 * ) + NEW met3 ( 2300 2657100 ) ( * 2657315 ) + NEW met3 ( 460 2657100 ) ( 2300 * ) + NEW met4 ( 460 2609500 ) ( * 2657100 ) + NEW met4 ( 460 2657100 ) ( * 2674100 ) + NEW met3 ( 460 2609500 ) M3M4_PR NEW met3 ( 1380 2672740 ) M3M4_PR - NEW met3 ( 1380 2634660 ) M3M4_PR - NEW met3 ( 4140 2634660 ) M3M4_PR ; - - gpio_loopback_one[31] ( PIN gpio_oeb[31] ) ( PIN gpio_loopback_one[31] ) ( PIN gpio_inp_dis[31] ) + USE SIGNAL - + ROUTED met3 ( 1380 2419695 0 ) ( 3220 * ) - NEW met4 ( 3220 2393370 ) ( * 2419695 ) - NEW met3 ( 1380 2393370 0 ) ( 3220 * ) - NEW met3 ( 1380 2456955 0 ) ( 3220 * ) - NEW met4 ( 3220 2419695 ) ( * 2456955 ) - NEW met3 ( 3220 2419695 ) M3M4_PR - NEW met3 ( 3220 2393370 ) M3M4_PR - NEW met3 ( 3220 2456955 ) M3M4_PR ; - - gpio_loopback_one[32] ( PIN gpio_oeb[32] ) ( PIN gpio_loopback_one[32] ) ( PIN gpio_inp_dis[32] ) + USE SIGNAL + NEW met3 ( 1380 2688380 ) M3M4_PR + NEW met3 ( 460 2657100 ) M3M4_PR ; + - gpio_loopback_one[31] ( PIN gpio_loopback_one[31] ) ( PIN gpio_inp_dis[31] ) ( PIN gpio_dm2[31] ) ( PIN gpio_dm1[31] ) + USE SIGNAL + + ROUTED met3 ( 1380 2393370 0 ) ( 2300 * ) + NEW met4 ( 2300 2393370 ) ( * 2401200 ) + NEW met4 ( 1380 2401200 ) ( 2300 * ) + NEW met3 ( 1380 2441315 0 ) ( 2300 * ) + NEW met3 ( 2300 2441315 ) ( * 2441540 ) + NEW met3 ( 1380 2441540 ) ( 2300 * ) + NEW met3 ( 1380 2456955 0 ) ( 2300 * ) + NEW met3 ( 2300 2456955 ) ( * 2457180 ) + NEW met3 ( 1380 2457180 ) ( 2300 * ) + NEW met4 ( 1380 2441540 ) ( * 2457180 ) + NEW met4 ( 1380 2401200 ) ( * 2441540 ) + NEW met3 ( 1380 2467380 ) ( 2070 * ) + NEW met2 ( 2070 2467380 ) ( * 2472135 ) + NEW met3 ( 1380 2472135 0 ) ( 2070 * ) + NEW met4 ( 1380 2457180 ) ( * 2467380 ) + NEW met3 ( 2300 2393370 ) M3M4_PR + NEW met3 ( 1380 2441540 ) M3M4_PR + NEW met3 ( 1380 2457180 ) M3M4_PR + NEW met3 ( 1380 2467380 ) M3M4_PR + NEW met2 ( 2070 2467380 ) M2M3_PR + NEW met2 ( 2070 2472135 ) M2M3_PR ; + - gpio_loopback_one[32] ( PIN gpio_loopback_one[32] ) ( PIN gpio_inp_dis[32] ) ( PIN gpio_dm2[32] ) ( PIN gpio_dm1[32] ) + USE SIGNAL + ROUTED met3 ( 1380 1748370 0 ) ( 2300 * ) - NEW met4 ( 2300 1748370 ) ( * 1773300 ) - NEW met3 ( 1380 1781695 0 ) ( 2300 * ) - NEW met3 ( 2300 1781695 ) ( * 1781940 ) - NEW met3 ( 1380 1781940 ) ( 2300 * ) - NEW met4 ( 1380 1773300 ) ( 2300 * ) - NEW met4 ( 1380 1773300 ) ( * 1781940 ) - NEW met3 ( 1380 1818660 ) ( 2300 * ) - NEW met3 ( 2300 1818660 ) ( * 1818955 ) - NEW met3 ( 1380 1818955 0 ) ( 2300 * ) - NEW met4 ( 1380 1781940 ) ( * 1818660 ) - NEW met3 ( 2300 1748370 ) M3M4_PR - NEW met3 ( 1380 1781940 ) M3M4_PR - NEW met3 ( 1380 1818660 ) M3M4_PR ; - - gpio_loopback_one[33] ( PIN gpio_oeb[33] ) ( PIN gpio_loopback_one[33] ) ( PIN gpio_inp_dis[33] ) + USE SIGNAL - + ROUTED met3 ( 1380 1533370 0 ) ( 3220 * ) - NEW met3 ( 1380 1602955 0 ) ( 4140 * ) - NEW met4 ( 3220 1533370 ) ( * 1545600 ) - NEW met3 ( 1380 1565695 0 ) ( 2070 * ) - NEW met2 ( 2070 1565695 ) ( * 1567740 ) - NEW met3 ( 2070 1567740 ) ( 4140 * ) - NEW met4 ( 3220 1545600 ) ( 4140 * ) - NEW met4 ( 4140 1545600 ) ( * 1567740 ) - NEW met4 ( 4140 1567740 ) ( * 1602955 ) - NEW met3 ( 3220 1533370 ) M3M4_PR - NEW met3 ( 4140 1602955 ) M3M4_PR - NEW met2 ( 2070 1565695 ) M2M3_PR - NEW met2 ( 2070 1567740 ) M2M3_PR - NEW met3 ( 4140 1567740 ) M3M4_PR ; - - gpio_loopback_one[34] ( PIN gpio_oeb[34] ) ( PIN gpio_loopback_one[34] ) ( PIN gpio_inp_dis[34] ) + USE SIGNAL - + ROUTED met3 ( 1380 1349695 0 ) ( 3220 * ) - NEW met4 ( 3220 1318370 ) ( * 1349695 ) - NEW met3 ( 1380 1318370 0 ) ( 3220 * ) - NEW met3 ( 3220 1386860 ) ( * 1386955 ) - NEW met3 ( 1380 1386955 0 ) ( 3220 * ) - NEW met4 ( 3220 1349695 ) ( * 1386860 ) - NEW met3 ( 3220 1349695 ) M3M4_PR - NEW met3 ( 3220 1318370 ) M3M4_PR - NEW met3 ( 3220 1386860 ) M3M4_PR ; + NEW met3 ( 2300 1748370 ) ( * 1748620 ) + NEW met3 ( 1380 1748620 ) ( 2300 * ) + NEW met3 ( 1380 1803315 0 ) ( 2300 * ) + NEW met3 ( 2300 1803020 ) ( * 1803315 ) + NEW met3 ( 1380 1803020 ) ( 2300 * ) + NEW met3 ( 1380 1818955 0 ) ( 2070 * ) + NEW met2 ( 2070 1803315 ) ( * 1818955 ) + NEW met3 ( 1380 1834135 0 ) ( 2070 * ) + NEW met2 ( 2070 1818955 ) ( * 1834135 ) + NEW met4 ( 1380 1748620 ) ( * 1803020 ) + NEW met3 ( 1380 1748620 ) M3M4_PR + NEW met3 ( 1380 1803020 ) M3M4_PR + NEW met2 ( 2070 1818955 ) M2M3_PR + NEW met2 ( 2070 1803315 ) M2M3_PR + NEW met2 ( 2070 1834135 ) M2M3_PR + NEW met3 ( 2070 1803315 ) RECT ( -620 -150 0 150 ) ; + - gpio_loopback_one[33] ( PIN gpio_loopback_one[33] ) ( PIN gpio_inp_dis[33] ) ( PIN gpio_dm2[33] ) ( PIN gpio_dm1[33] ) + USE SIGNAL + + ROUTED met3 ( 1380 1533370 0 ) ( 2300 * ) + NEW met4 ( 2300 1533370 ) ( * 1535100 ) + NEW met4 ( 1380 1535100 ) ( 2300 * ) + NEW met3 ( 2070 1618060 ) ( 2300 * ) + NEW met3 ( 2070 1618060 ) ( * 1618135 ) + NEW met3 ( 1380 1618135 0 ) ( 2070 * ) + NEW met3 ( 1380 1587315 0 ) ( 2070 * ) + NEW met4 ( 2070 1586100 ) ( * 1587315 ) + NEW met4 ( 1380 1586100 ) ( 2070 * ) + NEW met3 ( 1380 1602955 0 ) ( 2070 * ) + NEW met4 ( 2070 1602955 ) ( * 1603100 ) + NEW met4 ( 2070 1603100 ) ( 2300 * ) + NEW met4 ( 2300 1586100 ) ( * 1603100 ) + NEW met4 ( 2070 1586100 ) ( 2300 * ) + NEW met4 ( 1380 1535100 ) ( * 1586100 ) + NEW met4 ( 2300 1603100 ) ( * 1618060 ) + NEW met3 ( 2300 1533370 ) M3M4_PR + NEW met3 ( 2300 1618060 ) M3M4_PR + NEW met3 ( 2070 1587315 ) M3M4_PR + NEW met3 ( 2070 1602955 ) M3M4_PR ; + - gpio_loopback_one[34] ( PIN gpio_loopback_one[34] ) ( PIN gpio_inp_dis[34] ) ( PIN gpio_dm2[34] ) ( PIN gpio_dm1[34] ) + USE SIGNAL + + ROUTED met3 ( 1380 1318370 0 ) ( 2300 * ) + NEW met3 ( 2300 1318180 ) ( * 1318370 ) + NEW met3 ( 1380 1318180 ) ( 2300 * ) + NEW met3 ( 1380 1402135 0 ) ( 3220 * ) + NEW met3 ( 1380 1371315 0 ) ( 2070 * ) + NEW met3 ( 2070 1370540 ) ( * 1371315 ) + NEW met3 ( 1380 1370540 ) ( 2070 * ) + NEW met3 ( 1380 1386955 0 ) ( 2070 * ) + NEW met2 ( 2070 1371315 ) ( * 1386955 ) + NEW met3 ( 2070 1386955 ) ( 3220 * ) + NEW met4 ( 1380 1318180 ) ( * 1370540 ) + NEW met4 ( 3220 1386955 ) ( * 1402135 ) + NEW met3 ( 1380 1318180 ) M3M4_PR + NEW met3 ( 3220 1402135 ) M3M4_PR + NEW met3 ( 1380 1370540 ) M3M4_PR + NEW met2 ( 2070 1386955 ) M2M3_PR + NEW met2 ( 2070 1371315 ) M2M3_PR + NEW met3 ( 3220 1386955 ) M3M4_PR + NEW met3 ( 2070 1371315 ) RECT ( 0 -150 620 150 ) ; - gpio_loopback_one[35] ( PIN gpio_oeb[35] ) ( PIN gpio_loopback_one[35] ) ( PIN gpio_inp_dis[35] ) + USE SIGNAL + ROUTED met3 ( 1380 1103370 0 ) ( 3220 * ) NEW met4 ( 3220 1103370 ) ( * 1124700 ) @@ -9821,35 +12512,42 @@ NETS 312 ; NEW met3 ( 3164570 3262535 ) RECT ( -620 -150 0 150 ) ; - gpio_loopback_zero[11] ( PIN gpio_vtrip_sel[11] ) ( PIN gpio_slow_sel[11] ) ( PIN gpio_oeb[11] ) ( PIN gpio_loopback_zero[11] ) ( PIN gpio_ib_mode_sel[11] ) ( PIN gpio_holdover[11] ) ( PIN gpio_dm0[11] ) ( PIN gpio_analog_sel[11] ) ( PIN gpio_analog_pol[11] ) ( PIN gpio_analog_en[11] ) + USE SIGNAL - + ROUTED met3 ( 3163420 3499495 ) ( 3165260 * 0 ) - NEW met3 ( 3163420 3502715 ) ( 3165260 * 0 ) - NEW met4 ( 3163420 3499495 ) ( * 3502715 ) - NEW met3 ( 3163420 3505935 ) ( 3165260 * 0 ) - NEW met4 ( 3163420 3502715 ) ( * 3505935 ) - NEW met3 ( 3163420 3525185 ) ( 3165260 * 0 ) - NEW met4 ( 3163420 3505935 ) ( * 3525185 ) - NEW met3 ( 3163420 3459475 ) ( 3165260 * 0 ) - NEW met4 ( 3163420 3444295 ) ( * 3459475 ) - NEW met3 ( 3163420 3444295 ) ( 3165260 * 0 ) - NEW met3 ( 3163420 3465915 ) ( 3165260 * 0 ) - NEW met4 ( 3163420 3459475 ) ( * 3465915 ) - NEW met3 ( 3163420 3462695 ) ( 3165260 * 0 ) - NEW met3 ( 3163420 3481095 ) ( 3165260 * 0 ) - NEW met4 ( 3163420 3465915 ) ( * 3481095 ) - NEW met3 ( 3163420 3487535 ) ( 3165260 * 0 ) - NEW met4 ( 3163420 3481095 ) ( * 3487535 ) - NEW met4 ( 3163420 3487535 ) ( * 3499495 ) - NEW met3 ( 3163420 3499495 ) M3M4_PR - NEW met3 ( 3163420 3502715 ) M3M4_PR - NEW met3 ( 3163420 3505935 ) M3M4_PR - NEW met3 ( 3163420 3525185 ) M3M4_PR - NEW met3 ( 3163420 3459475 ) M3M4_PR - NEW met3 ( 3163420 3444295 ) M3M4_PR - NEW met3 ( 3163420 3465915 ) M3M4_PR - NEW met3 ( 3163420 3462695 ) M3M4_PR - NEW met3 ( 3163420 3481095 ) M3M4_PR - NEW met3 ( 3163420 3487535 ) M3M4_PR - NEW met4 ( 3163420 3462695 ) RECT ( -150 -620 150 0 ) ; + + ROUTED met3 ( 3164570 3505935 ) ( 3165260 * 0 ) + NEW met2 ( 3164570 3505935 ) ( * 3525185 ) + NEW met3 ( 3164570 3525185 ) ( 3165260 * 0 ) + NEW met3 ( 3164570 3502715 ) ( 3165260 * 0 ) + NEW met2 ( 3164570 3502715 ) ( * 3505935 ) + NEW met3 ( 3164570 3499495 ) ( 3165260 * 0 ) + NEW met2 ( 3164570 3499495 ) ( * 3502715 ) + NEW met3 ( 3164570 3487535 ) ( 3165260 * 0 ) + NEW met2 ( 3164570 3487535 ) ( * 3499495 ) + NEW met3 ( 3164570 3481095 ) ( 3165260 * 0 ) + NEW met2 ( 3164570 3481095 ) ( * 3487535 ) + NEW met3 ( 3164340 3479900 ) ( 3164570 * ) + NEW met2 ( 3164570 3479900 ) ( * 3481095 ) + NEW met3 ( 3164570 3459475 ) ( 3165260 * 0 ) + NEW met2 ( 3164570 3444295 ) ( * 3459475 ) + NEW met3 ( 3164570 3444295 ) ( 3165260 * 0 ) + NEW met3 ( 3164570 3465915 ) ( 3165260 * 0 ) + NEW met2 ( 3164570 3459475 ) ( * 3465915 ) + NEW met3 ( 3164570 3462695 ) ( 3165260 * 0 ) + NEW met3 ( 3164340 3465915 ) ( 3164570 * ) + NEW met4 ( 3164340 3465915 ) ( * 3479900 ) + NEW met2 ( 3164570 3505935 ) M2M3_PR + NEW met2 ( 3164570 3525185 ) M2M3_PR + NEW met2 ( 3164570 3502715 ) M2M3_PR + NEW met2 ( 3164570 3499495 ) M2M3_PR + NEW met2 ( 3164570 3487535 ) M2M3_PR + NEW met2 ( 3164570 3481095 ) M2M3_PR + NEW met3 ( 3164340 3479900 ) M3M4_PR + NEW met2 ( 3164570 3479900 ) M2M3_PR + NEW met2 ( 3164570 3459475 ) M2M3_PR + NEW met2 ( 3164570 3444295 ) M2M3_PR + NEW met2 ( 3164570 3465915 ) M2M3_PR + NEW met2 ( 3164570 3462695 ) M2M3_PR + NEW met3 ( 3164340 3465915 ) M3M4_PR + NEW met3 ( 3164340 3479900 ) RECT ( -390 -150 0 150 ) + NEW met3 ( 3164340 3465915 ) RECT ( -570 -150 0 150 ) ; - gpio_loopback_zero[12] ( PIN gpio_vtrip_sel[12] ) ( PIN gpio_slow_sel[12] ) ( PIN gpio_oeb[12] ) ( PIN gpio_loopback_zero[12] ) ( PIN gpio_ib_mode_sel[12] ) ( PIN gpio_holdover[12] ) ( PIN gpio_dm0[12] ) ( PIN gpio_analog_sel[12] ) ( PIN gpio_analog_pol[12] ) ( PIN gpio_analog_en[12] ) + USE SIGNAL + ROUTED met3 ( 3164570 3684475 ) ( 3165260 * 0 ) @@ -10338,587 +13036,531 @@ NETS 312 ; NEW met2 ( 175950 4765100 ) M2M3_PR NEW met2 ( 138230 4765100 ) M2M3_PR NEW met2 ( 234830 4765100 ) M2M3_PR ; - - gpio_loopback_zero[24] ( PIN gpio_vtrip_sel[24] ) ( PIN gpio_slow_sel[24] ) ( PIN gpio_out[24] ) ( PIN gpio_loopback_zero[24] ) ( PIN gpio_ib_mode_sel[24] ) ( PIN gpio_holdover[24] ) ( PIN gpio_dm2[24] ) - ( PIN gpio_dm1[24] ) ( PIN gpio_dm0[24] ) ( PIN gpio_analog_sel[24] ) ( PIN gpio_analog_pol[24] ) ( PIN gpio_analog_en[24] ) + USE SIGNAL - + ROUTED met4 ( 460 4526400 ) ( 2300 * ) - NEW met4 ( 2300 4523370 ) ( * 4526400 ) - NEW met3 ( 1380 4523370 0 ) ( 2300 * ) - NEW met3 ( 1380 4567915 0 ) ( 2070 * ) - NEW met2 ( 2070 4567220 ) ( * 4567915 ) - NEW met3 ( 460 4567220 ) ( 2070 * ) + - gpio_loopback_zero[24] ( PIN gpio_vtrip_sel[24] ) ( PIN gpio_slow_sel[24] ) ( PIN gpio_oeb[24] ) ( PIN gpio_loopback_zero[24] ) ( PIN gpio_ib_mode_sel[24] ) ( PIN gpio_holdover[24] ) ( PIN gpio_dm0[24] ) + ( PIN gpio_analog_sel[24] ) ( PIN gpio_analog_pol[24] ) ( PIN gpio_analog_en[24] ) + USE SIGNAL + + ROUTED met3 ( 460 4524380 ) ( 3220 * ) + NEW met3 ( 3220 4523370 ) ( * 4524380 ) + NEW met3 ( 1380 4523370 0 ) ( 3220 * ) NEW met3 ( 1380 4571135 0 ) ( 2070 * ) - NEW met2 ( 2070 4567915 ) ( * 4571135 ) - NEW met3 ( 1380 4580335 0 ) ( 2070 * ) - NEW met2 ( 2070 4571135 ) ( * 4580335 ) + NEW met2 ( 2070 4569940 ) ( * 4571135 ) + NEW met3 ( 460 4569940 ) ( 2070 * ) + NEW met3 ( 1380 4564695 0 ) ( 2070 * ) + NEW met2 ( 2070 4564695 ) ( * 4569940 ) NEW met3 ( 1380 4583095 0 ) ( 2070 * ) - NEW met2 ( 2070 4580335 ) ( * 4583095 ) - NEW met3 ( 2070 4588300 ) ( 2300 * ) - NEW met2 ( 2070 4583095 ) ( * 4588300 ) - NEW met3 ( 1380 4586315 0 ) ( 2530 * ) - NEW met2 ( 2070 4586315 ) ( 2530 * ) - NEW met4 ( 460 4526400 ) ( * 4567220 ) - NEW met3 ( 1380 4589535 0 ) ( 2070 * ) - NEW met4 ( 2070 4589535 ) ( * 4589660 ) - NEW met4 ( 2070 4589660 ) ( 2300 * ) - NEW met3 ( 1380 4604715 0 ) ( 2070 * ) - NEW met2 ( 2070 4589535 ) ( * 4604715 ) - NEW met3 ( 1380 4607935 0 ) ( 2070 * ) - NEW met2 ( 2070 4604715 ) ( * 4607935 ) - NEW met3 ( 1380 4617135 0 ) ( 2070 * ) - NEW met2 ( 2070 4607935 ) ( * 4617135 ) + NEW met2 ( 2070 4571135 ) ( * 4583095 ) + NEW met3 ( 1380 4567915 0 ) ( 2530 * ) + NEW met2 ( 2070 4567915 ) ( 2530 * ) + NEW met3 ( 2070 4583095 ) ( 3220 * ) + NEW met4 ( 460 4524380 ) ( * 4569940 ) NEW met3 ( 1380 4611155 0 ) ( 2070 * ) + NEW met2 ( 1610 4611155 ) ( 2070 * ) + NEW met2 ( 1610 4611155 ) ( * 4626335 ) + NEW met2 ( 1610 4626335 ) ( 2070 * ) NEW met3 ( 1380 4626335 0 ) ( 2070 * ) - NEW met2 ( 2070 4617135 ) ( * 4626335 ) - NEW met4 ( 2300 4588300 ) ( * 4589660 ) - NEW met3 ( 2300 4523370 ) M3M4_PR - NEW met2 ( 2070 4567915 ) M2M3_PR - NEW met2 ( 2070 4567220 ) M2M3_PR - NEW met3 ( 460 4567220 ) M3M4_PR + NEW met3 ( 1380 4604715 0 ) ( 2070 * ) + NEW met2 ( 2070 4604715 ) ( * 4611155 ) + NEW met3 ( 1380 4607935 0 ) ( 2530 * ) + NEW met2 ( 2070 4607935 ) ( 2530 * ) + NEW met3 ( 2070 4589660 ) ( 3220 * ) + NEW met2 ( 2070 4589660 ) ( * 4604715 ) + NEW met3 ( 1380 4589535 0 ) ( 2300 * ) + NEW met3 ( 2300 4589535 ) ( * 4589660 ) + NEW met4 ( 3220 4583095 ) ( * 4589660 ) + NEW met3 ( 460 4524380 ) M3M4_PR NEW met2 ( 2070 4571135 ) M2M3_PR - NEW met2 ( 2070 4580335 ) M2M3_PR + NEW met2 ( 2070 4569940 ) M2M3_PR + NEW met3 ( 460 4569940 ) M3M4_PR + NEW met2 ( 2070 4564695 ) M2M3_PR NEW met2 ( 2070 4583095 ) M2M3_PR - NEW met3 ( 2300 4588300 ) M3M4_PR - NEW met2 ( 2070 4588300 ) M2M3_PR - NEW met2 ( 2530 4586315 ) M2M3_PR - NEW met3 ( 2070 4589535 ) M3M4_PR - NEW met2 ( 2070 4604715 ) M2M3_PR - NEW met2 ( 2070 4589535 ) M2M3_PR - NEW met2 ( 2070 4607935 ) M2M3_PR - NEW met2 ( 2070 4617135 ) M2M3_PR + NEW met2 ( 2530 4567915 ) M2M3_PR + NEW met3 ( 3220 4583095 ) M3M4_PR NEW met2 ( 2070 4611155 ) M2M3_PR NEW met2 ( 2070 4626335 ) M2M3_PR - NEW met3 ( 2300 4588300 ) RECT ( 0 -150 390 150 ) - NEW met3 ( 2070 4589535 ) RECT ( -620 -150 0 150 ) ; - - gpio_loopback_zero[25] ( PIN gpio_vtrip_sel[25] ) ( PIN gpio_slow_sel[25] ) ( PIN gpio_out[25] ) ( PIN gpio_loopback_zero[25] ) ( PIN gpio_ib_mode_sel[25] ) ( PIN gpio_holdover[25] ) ( PIN gpio_dm2[25] ) - ( PIN gpio_dm1[25] ) ( PIN gpio_dm0[25] ) ( PIN gpio_analog_sel[25] ) ( PIN gpio_analog_pol[25] ) ( PIN gpio_analog_en[25] ) + USE SIGNAL - + ROUTED met3 ( 1380 3718915 0 ) ( 2070 * ) - NEW met2 ( 2070 3673370 ) ( * 3718915 ) - NEW met3 ( 1380 3673370 0 ) ( 2070 * ) - NEW met3 ( 2070 3717900 ) ( 2300 * ) - NEW met3 ( 1380 3777335 0 ) ( 3220 * ) - NEW met3 ( 1380 3768135 0 ) ( 3220 * ) - NEW met4 ( 3220 3767400 ) ( * 3777335 ) - NEW met3 ( 1380 3762155 0 ) ( 2070 * ) - NEW met4 ( 2070 3762100 ) ( * 3762155 ) - NEW met4 ( 2070 3762100 ) ( 2300 * ) - NEW met4 ( 2300 3762100 ) ( * 3767400 ) - NEW met4 ( 2300 3767400 ) ( 3220 * ) - NEW met3 ( 1380 3755715 0 ) ( 2300 * ) - NEW met4 ( 2300 3755715 ) ( * 3762100 ) - NEW met3 ( 1380 3758935 0 ) ( 2070 * ) - NEW met4 ( 2070 3758700 ) ( * 3758935 ) - NEW met4 ( 2070 3758700 ) ( 2300 * ) - NEW met3 ( 1380 3740535 0 ) ( 2070 * ) - NEW met2 ( 2070 3740535 ) ( * 3755715 ) - NEW met3 ( 1380 3737315 0 ) ( 2070 * ) - NEW met2 ( 2070 3737315 ) ( * 3740535 ) - NEW met3 ( 1380 3734095 0 ) ( 2070 * ) - NEW met2 ( 2070 3734095 ) ( * 3737315 ) - NEW met3 ( 1380 3731335 0 ) ( 2070 * ) - NEW met2 ( 2070 3731335 ) ( * 3734095 ) + NEW met2 ( 2070 4604715 ) M2M3_PR + NEW met2 ( 2530 4607935 ) M2M3_PR + NEW met3 ( 3220 4589660 ) M3M4_PR + NEW met2 ( 2070 4589660 ) M2M3_PR ; + - gpio_loopback_zero[25] ( PIN gpio_vtrip_sel[25] ) ( PIN gpio_slow_sel[25] ) ( PIN gpio_oeb[25] ) ( PIN gpio_loopback_zero[25] ) ( PIN gpio_ib_mode_sel[25] ) ( PIN gpio_holdover[25] ) ( PIN gpio_dm0[25] ) + ( PIN gpio_analog_sel[25] ) ( PIN gpio_analog_pol[25] ) ( PIN gpio_analog_en[25] ) + USE SIGNAL + + ROUTED met3 ( 1380 3673370 0 ) ( 3220 * ) NEW met3 ( 1380 3722135 0 ) ( 2070 * ) - NEW met2 ( 2070 3722135 ) ( * 3731335 ) - NEW met4 ( 2070 3721980 ) ( 2300 * ) - NEW met4 ( 2070 3721980 ) ( * 3722135 ) - NEW met4 ( 2300 3717900 ) ( * 3721980 ) + NEW met3 ( 1380 3718915 0 ) ( 2070 * ) + NEW met2 ( 2070 3718915 ) ( * 3722135 ) + NEW met3 ( 1380 3715695 0 ) ( 2300 * ) + NEW met3 ( 2300 3715695 ) ( * 3715860 ) + NEW met3 ( 2070 3715860 ) ( 2300 * ) + NEW met2 ( 2070 3715860 ) ( * 3718915 ) + NEW met3 ( 2300 3715860 ) ( 3220 * ) + NEW met4 ( 3220 3673370 ) ( * 3715860 ) + NEW met3 ( 1380 3762155 0 ) ( 3220 * ) + NEW met4 ( 3220 3762155 ) ( * 3777335 ) + NEW met3 ( 1380 3777335 0 ) ( 3220 * ) + NEW met3 ( 1380 3755715 0 ) ( 3220 * ) + NEW met4 ( 3220 3755715 ) ( * 3762155 ) + NEW met3 ( 1380 3758935 0 ) ( 3220 * ) + NEW met3 ( 1380 3740535 0 ) ( 3220 * ) + NEW met4 ( 3220 3740535 ) ( * 3755715 ) + NEW met3 ( 1380 3734095 0 ) ( 3220 * ) + NEW met4 ( 3220 3734095 ) ( * 3740535 ) + NEW met2 ( 2070 3722135 ) ( * 3734095 ) + NEW met3 ( 3220 3673370 ) M3M4_PR + NEW met2 ( 2070 3722135 ) M2M3_PR NEW met2 ( 2070 3718915 ) M2M3_PR - NEW met2 ( 2070 3673370 ) M2M3_PR - NEW met3 ( 2300 3717900 ) M3M4_PR - NEW met2 ( 2070 3717900 ) M2M3_PR + NEW met2 ( 2070 3715860 ) M2M3_PR + NEW met3 ( 3220 3715860 ) M3M4_PR + NEW met3 ( 3220 3762155 ) M3M4_PR NEW met3 ( 3220 3777335 ) M3M4_PR - NEW met3 ( 3220 3768135 ) M3M4_PR - NEW met3 ( 2070 3762155 ) M3M4_PR - NEW met3 ( 2300 3755715 ) M3M4_PR - NEW met3 ( 2070 3758935 ) M3M4_PR - NEW met2 ( 2070 3740535 ) M2M3_PR - NEW met2 ( 2070 3755715 ) M2M3_PR - NEW met2 ( 2070 3737315 ) M2M3_PR + NEW met3 ( 3220 3755715 ) M3M4_PR + NEW met3 ( 3220 3758935 ) M3M4_PR + NEW met3 ( 3220 3740535 ) M3M4_PR + NEW met3 ( 3220 3734095 ) M3M4_PR NEW met2 ( 2070 3734095 ) M2M3_PR - NEW met2 ( 2070 3731335 ) M2M3_PR - NEW met2 ( 2070 3722135 ) M2M3_PR - NEW met3 ( 2070 3722135 ) M3M4_PR - NEW met3 ( 2300 3717900 ) RECT ( 0 -150 390 150 ) - NEW met4 ( 3220 3768135 ) RECT ( -150 -620 150 0 ) - NEW met4 ( 2070 3758935 ) RECT ( -150 0 150 335 ) - NEW met3 ( 2070 3755715 ) RECT ( -620 -150 0 150 ) - NEW met3 ( 2070 3722135 ) RECT ( -600 -150 0 150 ) ; - - gpio_loopback_zero[26] ( PIN gpio_vtrip_sel[26] ) ( PIN gpio_slow_sel[26] ) ( PIN gpio_out[26] ) ( PIN gpio_loopback_zero[26] ) ( PIN gpio_ib_mode_sel[26] ) ( PIN gpio_holdover[26] ) ( PIN gpio_dm2[26] ) - ( PIN gpio_dm1[26] ) ( PIN gpio_dm0[26] ) ( PIN gpio_analog_sel[26] ) ( PIN gpio_analog_pol[26] ) ( PIN gpio_analog_en[26] ) + USE SIGNAL - + ROUTED met3 ( 460 3458140 ) ( 2300 * ) + NEW met4 ( 3220 3758935 ) RECT ( -150 -620 150 0 ) + NEW met3 ( 2070 3734095 ) RECT ( -620 -150 0 150 ) ; + - gpio_loopback_zero[26] ( PIN gpio_vtrip_sel[26] ) ( PIN gpio_slow_sel[26] ) ( PIN gpio_oeb[26] ) ( PIN gpio_loopback_zero[26] ) ( PIN gpio_ib_mode_sel[26] ) ( PIN gpio_holdover[26] ) ( PIN gpio_dm0[26] ) + ( PIN gpio_analog_sel[26] ) ( PIN gpio_analog_pol[26] ) ( PIN gpio_analog_en[26] ) + USE SIGNAL + + ROUTED met3 ( 1380 3499695 0 ) ( 3220 * ) + NEW met3 ( 3220 3498940 ) ( * 3499695 ) + NEW met3 ( 460 3498940 ) ( 3220 * ) + NEW met3 ( 1380 3502915 0 ) ( 3220 * ) + NEW met3 ( 3220 3499695 ) ( * 3502915 ) + NEW met3 ( 1380 3506135 0 ) ( 2070 * ) + NEW met2 ( 2070 3502915 ) ( * 3506135 ) + NEW met3 ( 3220 3502915 ) ( 4140 * ) + NEW met3 ( 1380 3561335 0 ) ( 3220 * ) + NEW met3 ( 460 3458140 ) ( 2300 * ) NEW met3 ( 2300 3458140 ) ( * 3458370 ) NEW met3 ( 1380 3458370 0 ) ( 2300 * ) - NEW met3 ( 1380 3552135 0 ) ( 3220 * ) - NEW met4 ( 3220 3552135 ) ( * 3561335 ) - NEW met3 ( 1380 3561335 0 ) ( 3220 * ) + NEW met4 ( 460 3458140 ) ( * 3498940 ) NEW met3 ( 1380 3546155 0 ) ( 3220 * ) - NEW met4 ( 3220 3546155 ) ( * 3552135 ) - NEW met3 ( 1380 3539715 0 ) ( 3220 * ) NEW met3 ( 1380 3542935 0 ) ( 3220 * ) - NEW met3 ( 1380 3521315 0 ) ( 3220 * ) + NEW met4 ( 3220 3542935 ) ( * 3546155 ) + NEW met3 ( 1380 3539715 0 ) ( 2070 * ) + NEW met2 ( 2070 3539715 ) ( * 3542935 ) NEW met3 ( 1380 3524535 0 ) ( 3220 * ) + NEW met4 ( 3220 3524535 ) ( * 3542935 ) NEW met3 ( 1380 3518095 0 ) ( 3220 * ) - NEW met4 ( 3220 3518095 ) ( * 3521315 ) - NEW met3 ( 1380 3515335 0 ) ( 2070 * ) - NEW met2 ( 2070 3515335 ) ( * 3518095 ) - NEW met3 ( 1380 3506135 0 ) ( 2070 * ) - NEW met2 ( 2070 3506135 ) ( * 3515335 ) - NEW met3 ( 1380 3502915 0 ) ( 2070 * ) - NEW met2 ( 2070 3502915 ) ( * 3506135 ) - NEW met3 ( 460 3503700 ) ( 2070 * ) - NEW met4 ( 460 3458140 ) ( * 3503700 ) - NEW met4 ( 3220 3521315 ) ( * 3546155 ) - NEW met3 ( 460 3458140 ) M3M4_PR - NEW met3 ( 3220 3552135 ) M3M4_PR + NEW met4 ( 3220 3518095 ) ( * 3524535 ) + NEW met4 ( 3220 3517300 ) ( 4140 * ) + NEW met4 ( 3220 3517300 ) ( * 3518095 ) + NEW met4 ( 3220 3546155 ) ( * 3561335 ) + NEW met4 ( 4140 3502915 ) ( * 3517300 ) + NEW met3 ( 460 3498940 ) M3M4_PR + NEW met2 ( 2070 3506135 ) M2M3_PR + NEW met2 ( 2070 3502915 ) M2M3_PR + NEW met3 ( 4140 3502915 ) M3M4_PR NEW met3 ( 3220 3561335 ) M3M4_PR + NEW met3 ( 460 3458140 ) M3M4_PR NEW met3 ( 3220 3546155 ) M3M4_PR - NEW met3 ( 3220 3539715 ) M3M4_PR NEW met3 ( 3220 3542935 ) M3M4_PR - NEW met3 ( 3220 3521315 ) M3M4_PR + NEW met2 ( 2070 3539715 ) M2M3_PR + NEW met2 ( 2070 3542935 ) M2M3_PR NEW met3 ( 3220 3524535 ) M3M4_PR NEW met3 ( 3220 3518095 ) M3M4_PR - NEW met2 ( 2070 3515335 ) M2M3_PR - NEW met2 ( 2070 3518095 ) M2M3_PR - NEW met2 ( 2070 3506135 ) M2M3_PR - NEW met2 ( 2070 3502915 ) M2M3_PR - NEW met3 ( 460 3503700 ) M3M4_PR - NEW met2 ( 2070 3503700 ) M2M3_PR - NEW met4 ( 3220 3539715 ) RECT ( -150 0 150 620 ) - NEW met4 ( 3220 3542935 ) RECT ( -150 -620 150 0 ) - NEW met4 ( 3220 3524535 ) RECT ( -150 -620 150 0 ) - NEW met3 ( 2070 3518095 ) RECT ( 0 -150 620 150 ) ; - - gpio_loopback_zero[27] ( PIN gpio_vtrip_sel[27] ) ( PIN gpio_slow_sel[27] ) ( PIN gpio_out[27] ) ( PIN gpio_loopback_zero[27] ) ( PIN gpio_ib_mode_sel[27] ) ( PIN gpio_holdover[27] ) ( PIN gpio_dm2[27] ) - ( PIN gpio_dm1[27] ) ( PIN gpio_dm0[27] ) ( PIN gpio_analog_sel[27] ) ( PIN gpio_analog_pol[27] ) ( PIN gpio_analog_en[27] ) + USE SIGNAL + NEW met3 ( 2070 3502915 ) RECT ( 0 -150 620 150 ) + NEW met3 ( 2070 3542935 ) RECT ( 0 -150 620 150 ) ; + - gpio_loopback_zero[27] ( PIN gpio_vtrip_sel[27] ) ( PIN gpio_slow_sel[27] ) ( PIN gpio_oeb[27] ) ( PIN gpio_loopback_zero[27] ) ( PIN gpio_ib_mode_sel[27] ) ( PIN gpio_holdover[27] ) ( PIN gpio_dm0[27] ) + ( PIN gpio_analog_sel[27] ) ( PIN gpio_analog_pol[27] ) ( PIN gpio_analog_en[27] ) + USE SIGNAL + ROUTED met3 ( 1380 3243370 0 ) ( 2300 * ) - NEW met3 ( 1380 3330155 0 ) ( 2070 * ) - NEW met2 ( 2070 3330155 ) ( * 3330980 ) - NEW met3 ( 2070 3330980 ) ( 3220 * ) - NEW met3 ( 1380 3326935 0 ) ( 2070 * ) - NEW met2 ( 2070 3326935 ) ( * 3330155 ) - NEW met3 ( 1380 3323715 0 ) ( 2070 * ) - NEW met2 ( 2070 3323715 ) ( * 3326935 ) - NEW met3 ( 1380 3308535 0 ) ( 2070 * ) - NEW met2 ( 2070 3308535 ) ( * 3323715 ) - NEW met3 ( 1380 3305315 0 ) ( 2070 * ) - NEW met2 ( 2070 3305315 ) ( * 3308535 ) - NEW met3 ( 1380 3302095 0 ) ( 2070 * ) - NEW met2 ( 2070 3302095 ) ( * 3305315 ) - NEW met3 ( 1380 3299335 0 ) ( 2070 * ) - NEW met2 ( 2070 3299335 ) ( * 3302095 ) - NEW met3 ( 1380 3290135 0 ) ( 2070 * ) - NEW met2 ( 2070 3290135 ) ( * 3299335 ) + NEW met3 ( 1380 3283695 0 ) ( 3220 * ) + NEW met3 ( 3220 3282700 ) ( * 3283695 ) + NEW met3 ( 2300 3282700 ) ( 3220 * ) + NEW met4 ( 2300 3243370 ) ( * 3282700 ) NEW met3 ( 1380 3286915 0 ) ( 2070 * ) - NEW met2 ( 2070 3286915 ) ( * 3290135 ) - NEW met3 ( 2070 3286100 ) ( 2300 * ) NEW met2 ( 2070 3286100 ) ( * 3286915 ) - NEW met4 ( 2300 3243370 ) ( * 3286100 ) - NEW met3 ( 1380 3336135 0 ) ( 2070 * ) - NEW met4 ( 2070 3336135 ) ( * 3336420 ) - NEW met4 ( 2070 3336420 ) ( 3220 * ) + NEW met3 ( 2070 3286100 ) ( 2300 * ) + NEW met3 ( 1380 3290135 0 ) ( 2070 * ) + NEW met2 ( 2070 3286915 ) ( * 3290135 ) + NEW met3 ( 1380 3302095 0 ) ( 2070 * ) + NEW met2 ( 2070 3290135 ) ( * 3302095 ) + NEW met3 ( 1380 3308535 0 ) ( 2070 * ) + NEW met2 ( 2070 3302095 ) ( * 3308535 ) + NEW met3 ( 1380 3326935 0 ) ( 2070 * ) + NEW met2 ( 2070 3308535 ) ( * 3326935 ) + NEW met3 ( 1380 3323715 0 ) ( 2070 * ) + NEW met3 ( 2070 3328940 ) ( 2300 * ) + NEW met2 ( 2070 3326935 ) ( * 3328940 ) + NEW met3 ( 1380 3330155 0 ) ( 2070 * ) + NEW met2 ( 2070 3328940 ) ( * 3330155 ) + NEW met4 ( 2300 3282700 ) ( * 3286100 ) + NEW met3 ( 2070 3339140 ) ( 2300 * ) + NEW met2 ( 2070 3339140 ) ( * 3345335 ) NEW met3 ( 1380 3345335 0 ) ( 2070 * ) - NEW met4 ( 2070 3345335 ) ( 2300 * ) - NEW met4 ( 2300 3336420 ) ( * 3345335 ) - NEW met4 ( 3220 3330980 ) ( * 3336420 ) + NEW met4 ( 2300 3328940 ) ( * 3339140 ) NEW met3 ( 2300 3243370 ) M3M4_PR - NEW met2 ( 2070 3330155 ) M2M3_PR - NEW met2 ( 2070 3330980 ) M2M3_PR - NEW met3 ( 3220 3330980 ) M3M4_PR - NEW met2 ( 2070 3326935 ) M2M3_PR - NEW met2 ( 2070 3323715 ) M2M3_PR - NEW met2 ( 2070 3308535 ) M2M3_PR - NEW met2 ( 2070 3305315 ) M2M3_PR - NEW met2 ( 2070 3302095 ) M2M3_PR - NEW met2 ( 2070 3299335 ) M2M3_PR - NEW met2 ( 2070 3290135 ) M2M3_PR + NEW met3 ( 2300 3282700 ) M3M4_PR NEW met2 ( 2070 3286915 ) M2M3_PR - NEW met3 ( 2300 3286100 ) M3M4_PR NEW met2 ( 2070 3286100 ) M2M3_PR - NEW met3 ( 2070 3336135 ) M3M4_PR - NEW met3 ( 2070 3345335 ) M3M4_PR - NEW met3 ( 2300 3286100 ) RECT ( 0 -150 390 150 ) ; - - gpio_loopback_zero[28] ( PIN gpio_vtrip_sel[28] ) ( PIN gpio_slow_sel[28] ) ( PIN gpio_out[28] ) ( PIN gpio_loopback_zero[28] ) ( PIN gpio_ib_mode_sel[28] ) ( PIN gpio_holdover[28] ) ( PIN gpio_dm2[28] ) - ( PIN gpio_dm1[28] ) ( PIN gpio_dm0[28] ) ( PIN gpio_analog_sel[28] ) ( PIN gpio_analog_pol[28] ) ( PIN gpio_analog_en[28] ) + USE SIGNAL + NEW met3 ( 2300 3286100 ) M3M4_PR + NEW met2 ( 2070 3290135 ) M2M3_PR + NEW met2 ( 2070 3302095 ) M2M3_PR + NEW met2 ( 2070 3308535 ) M2M3_PR + NEW met2 ( 2070 3326935 ) M2M3_PR + NEW met2 ( 2070 3323715 ) M2M3_PR + NEW met3 ( 2300 3328940 ) M3M4_PR + NEW met2 ( 2070 3328940 ) M2M3_PR + NEW met2 ( 2070 3330155 ) M2M3_PR + NEW met3 ( 2300 3339140 ) M3M4_PR + NEW met2 ( 2070 3339140 ) M2M3_PR + NEW met2 ( 2070 3345335 ) M2M3_PR + NEW met3 ( 2070 3286100 ) RECT ( -390 -150 0 150 ) + NEW met3 ( 2300 3328940 ) RECT ( 0 -150 390 150 ) + NEW met3 ( 2300 3339140 ) RECT ( 0 -150 390 150 ) ; + - gpio_loopback_zero[28] ( PIN gpio_vtrip_sel[28] ) ( PIN gpio_slow_sel[28] ) ( PIN gpio_oeb[28] ) ( PIN gpio_loopback_zero[28] ) ( PIN gpio_ib_mode_sel[28] ) ( PIN gpio_holdover[28] ) ( PIN gpio_dm0[28] ) + ( PIN gpio_analog_sel[28] ) ( PIN gpio_analog_pol[28] ) ( PIN gpio_analog_en[28] ) + USE SIGNAL + ROUTED met3 ( 460 3029060 ) ( 2300 * ) NEW met3 ( 2300 3028370 ) ( * 3029060 ) NEW met3 ( 1380 3028370 0 ) ( 2300 * ) - NEW met3 ( 1380 3092535 0 ) ( 2070 * ) - NEW met2 ( 2070 3091620 ) ( * 3092535 ) - NEW met3 ( 2070 3091620 ) ( 2300 * ) - NEW met3 ( 1380 3107715 0 ) ( 2070 * ) - NEW met2 ( 2070 3092535 ) ( * 3107715 ) - NEW met3 ( 1380 3110935 0 ) ( 2070 * ) - NEW met2 ( 2070 3107715 ) ( * 3110935 ) - NEW met3 ( 1380 3114155 0 ) ( 2070 * ) - NEW met2 ( 2070 3110935 ) ( * 3114155 ) - NEW met3 ( 1380 3120135 0 ) ( 2070 * ) - NEW met2 ( 2070 3114155 ) ( * 3120135 ) + NEW met3 ( 1380 3114155 0 ) ( 2530 * ) + NEW met2 ( 2530 3114155 ) ( * 3129335 ) + NEW met2 ( 2070 3129335 ) ( 2530 * ) NEW met3 ( 1380 3129335 0 ) ( 2070 * ) - NEW met2 ( 2070 3120135 ) ( * 3129335 ) - NEW met3 ( 1380 3074135 0 ) ( 2070 * ) - NEW met3 ( 2070 3073940 ) ( * 3074135 ) - NEW met3 ( 460 3073940 ) ( 2070 * ) - NEW met3 ( 1380 3083335 0 ) ( 2070 * ) - NEW met2 ( 2070 3074135 ) ( * 3083335 ) + NEW met3 ( 1380 3107715 0 ) ( 2530 * ) + NEW met2 ( 2530 3107715 ) ( * 3114155 ) + NEW met3 ( 1380 3110935 0 ) ( 2530 * ) + NEW met3 ( 2530 3107715 ) ( 4140 * ) + NEW met3 ( 1380 3092535 0 ) ( 4140 * ) + NEW met3 ( 1380 3070915 0 ) ( 2300 * ) + NEW met3 ( 2300 3070915 ) ( * 3071220 ) + NEW met3 ( 460 3071220 ) ( 2300 * ) + NEW met3 ( 1380 3067695 0 ) ( 2070 * ) + NEW met2 ( 2070 3067695 ) ( * 3070915 ) + NEW met3 ( 1380 3074135 0 ) ( 2300 * ) + NEW met3 ( 2300 3073940 ) ( * 3074135 ) + NEW met3 ( 1380 3073940 ) ( 2300 * ) + NEW met3 ( 1380 3071220 ) ( * 3073940 ) NEW met3 ( 1380 3086095 0 ) ( 2070 * ) - NEW met2 ( 2070 3083335 ) ( * 3086095 ) - NEW met3 ( 1380 3089315 0 ) ( 2070 * ) - NEW met2 ( 2070 3086095 ) ( * 3089315 ) - NEW met3 ( 1380 3070915 0 ) ( 2070 * ) - NEW met2 ( 2070 3070915 ) ( * 3074135 ) - NEW met4 ( 2070 3089580 ) ( 2300 * ) - NEW met4 ( 2070 3089315 ) ( * 3089580 ) - NEW met4 ( 460 3029060 ) ( * 3073940 ) - NEW met4 ( 2300 3089580 ) ( * 3091620 ) + NEW met2 ( 2070 3074135 ) ( * 3086095 ) + NEW met3 ( 2070 3086095 ) ( 4140 * ) + NEW met4 ( 460 3029060 ) ( * 3071220 ) + NEW met4 ( 4140 3086095 ) ( * 3107715 ) NEW met3 ( 460 3029060 ) M3M4_PR - NEW met2 ( 2070 3092535 ) M2M3_PR - NEW met2 ( 2070 3091620 ) M2M3_PR - NEW met3 ( 2300 3091620 ) M3M4_PR - NEW met2 ( 2070 3107715 ) M2M3_PR - NEW met2 ( 2070 3110935 ) M2M3_PR - NEW met2 ( 2070 3114155 ) M2M3_PR - NEW met2 ( 2070 3120135 ) M2M3_PR + NEW met2 ( 2530 3114155 ) M2M3_PR NEW met2 ( 2070 3129335 ) M2M3_PR - NEW met3 ( 460 3073940 ) M3M4_PR - NEW met2 ( 2070 3083335 ) M2M3_PR - NEW met2 ( 2070 3074135 ) M2M3_PR - NEW met2 ( 2070 3086095 ) M2M3_PR - NEW met2 ( 2070 3089315 ) M2M3_PR + NEW met2 ( 2530 3107715 ) M2M3_PR + NEW met2 ( 2530 3110935 ) M2M3_PR + NEW met3 ( 4140 3107715 ) M3M4_PR + NEW met3 ( 4140 3092535 ) M3M4_PR + NEW met3 ( 460 3071220 ) M3M4_PR + NEW met2 ( 2070 3067695 ) M2M3_PR NEW met2 ( 2070 3070915 ) M2M3_PR - NEW met3 ( 2070 3089315 ) M3M4_PR - NEW met3 ( 2070 3091620 ) RECT ( -390 -150 0 150 ) - NEW met3 ( 2070 3074135 ) RECT ( -620 -150 0 150 ) - NEW met3 ( 2070 3089315 ) RECT ( -600 -150 0 150 ) ; - - gpio_loopback_zero[29] ( PIN gpio_vtrip_sel[29] ) ( PIN gpio_slow_sel[29] ) ( PIN gpio_out[29] ) ( PIN gpio_loopback_zero[29] ) ( PIN gpio_ib_mode_sel[29] ) ( PIN gpio_holdover[29] ) ( PIN gpio_dm2[29] ) - ( PIN gpio_dm1[29] ) ( PIN gpio_dm0[29] ) ( PIN gpio_analog_sel[29] ) ( PIN gpio_analog_pol[29] ) ( PIN gpio_analog_en[29] ) + USE SIGNAL + NEW met2 ( 2070 3086095 ) M2M3_PR + NEW met2 ( 2070 3074135 ) M2M3_PR + NEW met3 ( 4140 3086095 ) M3M4_PR + NEW met4 ( 4140 3092535 ) RECT ( -150 -620 150 0 ) + NEW met3 ( 2070 3070915 ) RECT ( -620 -150 0 150 ) + NEW met3 ( 2070 3074135 ) RECT ( -620 -150 0 150 ) ; + - gpio_loopback_zero[29] ( PIN gpio_vtrip_sel[29] ) ( PIN gpio_slow_sel[29] ) ( PIN gpio_oeb[29] ) ( PIN gpio_loopback_zero[29] ) ( PIN gpio_ib_mode_sel[29] ) ( PIN gpio_holdover[29] ) ( PIN gpio_dm0[29] ) + ( PIN gpio_analog_sel[29] ) ( PIN gpio_analog_pol[29] ) ( PIN gpio_analog_en[29] ) + USE SIGNAL + ROUTED met3 ( 460 2814180 ) ( 2300 * ) NEW met3 ( 2300 2813370 ) ( * 2814180 ) NEW met3 ( 1380 2813370 0 ) ( 2300 * ) - NEW met3 ( 1380 2913335 0 ) ( 3220 * ) - NEW met3 ( 1380 2904135 0 ) ( 3220 * ) NEW met3 ( 1380 2898155 0 ) ( 3220 * ) - NEW met4 ( 3220 2898155 ) ( * 2904135 ) - NEW met4 ( 3220 2904135 ) ( * 2913335 ) + NEW met4 ( 3220 2898155 ) ( * 2913335 ) + NEW met3 ( 1380 2913335 0 ) ( 3220 * ) NEW met3 ( 1380 2894935 0 ) ( 3220 * ) + NEW met4 ( 3220 2894935 ) ( * 2898155 ) NEW met3 ( 1380 2891715 0 ) ( 2070 * ) NEW met2 ( 2070 2891715 ) ( * 2894935 ) - NEW met3 ( 1380 2876535 0 ) ( 2530 * ) - NEW met2 ( 2530 2876535 ) ( * 2891715 ) - NEW met2 ( 2070 2891715 ) ( 2530 * ) - NEW met3 ( 1380 2873315 0 ) ( 2530 * ) - NEW met2 ( 2530 2873315 ) ( * 2876535 ) - NEW met3 ( 1380 2870095 0 ) ( 2530 * ) - NEW met2 ( 2530 2870095 ) ( * 2873315 ) - NEW met3 ( 1380 2867335 0 ) ( 2530 * ) - NEW met2 ( 2530 2867335 ) ( * 2870095 ) - NEW met3 ( 1380 2858135 0 ) ( 2530 * ) - NEW met2 ( 2530 2858135 ) ( * 2867335 ) - NEW met3 ( 1380 2854915 0 ) ( 2530 * ) - NEW met2 ( 2530 2854915 ) ( * 2858135 ) - NEW met3 ( 460 2853620 ) ( 2530 * ) - NEW met2 ( 2530 2853620 ) ( * 2854915 ) - NEW met4 ( 460 2814180 ) ( * 2853620 ) - NEW met4 ( 3220 2894935 ) ( * 2898155 ) + NEW met3 ( 1380 2851695 0 ) ( 3220 * ) + NEW met3 ( 3220 2850900 ) ( * 2851695 ) + NEW met3 ( 460 2850900 ) ( 3220 * ) + NEW met3 ( 1380 2854915 0 ) ( 3220 * ) + NEW met3 ( 3220 2851695 ) ( * 2854915 ) + NEW met3 ( 1380 2858135 0 ) ( 2070 * ) + NEW met2 ( 2070 2854915 ) ( * 2858135 ) + NEW met3 ( 1380 2870095 0 ) ( 4140 * ) + NEW met4 ( 4140 2854915 ) ( * 2870095 ) + NEW met3 ( 3220 2854915 ) ( 4140 * ) + NEW met3 ( 1380 2876535 0 ) ( 4140 * ) + NEW met4 ( 4140 2870095 ) ( * 2876535 ) + NEW met4 ( 3220 2878100 ) ( 4140 * ) + NEW met4 ( 4140 2876535 ) ( * 2878100 ) + NEW met4 ( 460 2814180 ) ( * 2850900 ) + NEW met4 ( 3220 2878100 ) ( * 2894935 ) NEW met3 ( 460 2814180 ) M3M4_PR - NEW met3 ( 3220 2913335 ) M3M4_PR - NEW met3 ( 3220 2904135 ) M3M4_PR NEW met3 ( 3220 2898155 ) M3M4_PR + NEW met3 ( 3220 2913335 ) M3M4_PR NEW met3 ( 3220 2894935 ) M3M4_PR NEW met2 ( 2070 2891715 ) M2M3_PR NEW met2 ( 2070 2894935 ) M2M3_PR - NEW met2 ( 2530 2876535 ) M2M3_PR - NEW met2 ( 2530 2873315 ) M2M3_PR - NEW met2 ( 2530 2870095 ) M2M3_PR - NEW met2 ( 2530 2867335 ) M2M3_PR - NEW met2 ( 2530 2858135 ) M2M3_PR - NEW met2 ( 2530 2854915 ) M2M3_PR - NEW met3 ( 460 2853620 ) M3M4_PR - NEW met2 ( 2530 2853620 ) M2M3_PR - NEW met3 ( 2070 2894935 ) RECT ( -620 -150 0 150 ) ; + NEW met3 ( 460 2850900 ) M3M4_PR + NEW met2 ( 2070 2858135 ) M2M3_PR + NEW met2 ( 2070 2854915 ) M2M3_PR + NEW met3 ( 4140 2870095 ) M3M4_PR + NEW met3 ( 4140 2854915 ) M3M4_PR + NEW met3 ( 4140 2876535 ) M3M4_PR + NEW met3 ( 2070 2894935 ) RECT ( 0 -150 620 150 ) + NEW met3 ( 2070 2854915 ) RECT ( -620 -150 0 150 ) ; - gpio_loopback_zero[2] ( PIN gpio_vtrip_sel[2] ) ( PIN gpio_slow_sel[2] ) ( PIN gpio_oeb[2] ) ( PIN gpio_loopback_zero[2] ) ( PIN gpio_ib_mode_sel[2] ) ( PIN gpio_holdover[2] ) ( PIN gpio_dm0[2] ) ( PIN gpio_analog_sel[2] ) ( PIN gpio_analog_pol[2] ) ( PIN gpio_analog_en[2] ) + USE SIGNAL - + ROUTED met3 ( 3164340 775915 ) ( 3165260 * 0 ) - NEW met3 ( 3164340 775915 ) ( * 776220 ) - NEW met3 ( 3164570 791095 ) ( 3165260 * 0 ) - NEW met2 ( 3164570 776220 ) ( * 791095 ) - NEW met3 ( 3164340 776220 ) ( 3164570 * ) - NEW met3 ( 3164570 797535 ) ( 3165260 * 0 ) - NEW met2 ( 3164570 791095 ) ( * 797535 ) - NEW met3 ( 3164570 809495 ) ( 3165260 * 0 ) - NEW met2 ( 3164570 797535 ) ( * 809495 ) - NEW met3 ( 3164570 812715 ) ( 3165260 * 0 ) - NEW met2 ( 3164570 809495 ) ( * 812715 ) - NEW met3 ( 3164340 815935 ) ( 3165260 * 0 ) - NEW met3 ( 3164340 815660 ) ( * 815935 ) - NEW met3 ( 3164340 815660 ) ( 3164570 * ) - NEW met2 ( 3164570 812715 ) ( * 815660 ) - NEW met3 ( 3164570 769475 ) ( 3165260 * 0 ) - NEW met2 ( 3164570 754295 ) ( * 769475 ) - NEW met3 ( 3164570 754295 ) ( 3165260 * 0 ) - NEW met3 ( 3164340 771460 ) ( 3164570 * ) - NEW met2 ( 3164570 769475 ) ( * 771460 ) + + ROUTED met3 ( 3163420 840185 ) ( 3165260 * 0 ) + NEW met3 ( 3163420 769475 ) ( 3165260 * 0 ) + NEW met4 ( 3163420 754295 ) ( * 769475 ) + NEW met3 ( 3163420 754295 ) ( 3165260 * 0 ) NEW met3 ( 3163420 772695 ) ( 3165260 * 0 ) - NEW met3 ( 3163420 771460 ) ( * 772695 ) - NEW met3 ( 3163420 771460 ) ( 3164340 * ) - NEW met4 ( 3164340 771460 ) ( * 776220 ) - NEW met3 ( 3164340 831300 ) ( 3164570 * ) - NEW met2 ( 3164570 831300 ) ( * 840185 ) - NEW met3 ( 3164570 840185 ) ( 3165260 * 0 ) - NEW met4 ( 3164340 815660 ) ( * 831300 ) - NEW met3 ( 3164340 776220 ) M3M4_PR - NEW met2 ( 3164570 791095 ) M2M3_PR - NEW met2 ( 3164570 776220 ) M2M3_PR - NEW met2 ( 3164570 797535 ) M2M3_PR - NEW met2 ( 3164570 809495 ) M2M3_PR - NEW met2 ( 3164570 812715 ) M2M3_PR - NEW met2 ( 3164570 815660 ) M2M3_PR - NEW met3 ( 3164340 815660 ) M3M4_PR - NEW met2 ( 3164570 769475 ) M2M3_PR - NEW met2 ( 3164570 754295 ) M2M3_PR - NEW met3 ( 3164340 771460 ) M3M4_PR - NEW met2 ( 3164570 771460 ) M2M3_PR - NEW met3 ( 3164340 831300 ) M3M4_PR - NEW met2 ( 3164570 831300 ) M2M3_PR - NEW met2 ( 3164570 840185 ) M2M3_PR - NEW met3 ( 3164570 776220 ) RECT ( 0 -150 570 150 ) - NEW met3 ( 3164340 815660 ) RECT ( -600 -150 0 150 ) - NEW met3 ( 3164340 771460 ) RECT ( -390 -150 0 150 ) - NEW met3 ( 3164340 831300 ) RECT ( -390 -150 0 150 ) ; - - gpio_loopback_zero[30] ( PIN gpio_vtrip_sel[30] ) ( PIN gpio_slow_sel[30] ) ( PIN gpio_out[30] ) ( PIN gpio_loopback_zero[30] ) ( PIN gpio_ib_mode_sel[30] ) ( PIN gpio_holdover[30] ) ( PIN gpio_dm2[30] ) - ( PIN gpio_dm1[30] ) ( PIN gpio_dm0[30] ) ( PIN gpio_analog_sel[30] ) ( PIN gpio_analog_pol[30] ) ( PIN gpio_analog_en[30] ) + USE SIGNAL + NEW met4 ( 3163420 769475 ) ( * 772695 ) + NEW met3 ( 3164570 775915 ) ( 3165260 * 0 ) + NEW met2 ( 3164570 772695 ) ( * 775915 ) + NEW met4 ( 3163420 772695 ) ( * 786600 ) + NEW met4 ( 3163420 834900 ) ( * 840185 ) + NEW met3 ( 3162500 815935 ) ( 3165260 * 0 ) + NEW met4 ( 3162500 815935 ) ( * 834900 ) + NEW met4 ( 3162500 834900 ) ( 3163420 * ) + NEW met3 ( 3162500 812715 ) ( 3165260 * 0 ) + NEW met4 ( 3162500 812715 ) ( * 815935 ) + NEW met3 ( 3162500 809495 ) ( 3165260 * 0 ) + NEW met4 ( 3162500 809495 ) ( * 812715 ) + NEW met3 ( 3162500 797535 ) ( 3165260 * 0 ) + NEW met4 ( 3162500 797535 ) ( * 809495 ) + NEW met3 ( 3162500 791095 ) ( 3165260 * 0 ) + NEW met4 ( 3162500 791095 ) ( * 797535 ) + NEW met4 ( 3162500 786600 ) ( 3163420 * ) + NEW met4 ( 3162500 786600 ) ( * 791095 ) + NEW met3 ( 3163420 840185 ) M3M4_PR + NEW met3 ( 3163420 769475 ) M3M4_PR + NEW met3 ( 3163420 754295 ) M3M4_PR + NEW met3 ( 3163420 772695 ) M3M4_PR + NEW met2 ( 3164570 775915 ) M2M3_PR + NEW met2 ( 3164570 772695 ) M2M3_PR + NEW met3 ( 3162500 815935 ) M3M4_PR + NEW met3 ( 3162500 812715 ) M3M4_PR + NEW met3 ( 3162500 809495 ) M3M4_PR + NEW met3 ( 3162500 797535 ) M3M4_PR + NEW met3 ( 3162500 791095 ) M3M4_PR + NEW met3 ( 3164570 772695 ) RECT ( -620 -150 0 150 ) ; + - gpio_loopback_zero[30] ( PIN gpio_vtrip_sel[30] ) ( PIN gpio_slow_sel[30] ) ( PIN gpio_oeb[30] ) ( PIN gpio_loopback_zero[30] ) ( PIN gpio_ib_mode_sel[30] ) ( PIN gpio_holdover[30] ) ( PIN gpio_dm0[30] ) + ( PIN gpio_analog_sel[30] ) ( PIN gpio_analog_pol[30] ) ( PIN gpio_analog_en[30] ) + USE SIGNAL + ROUTED met3 ( 1380 2598370 0 ) ( 2300 * ) + NEW met3 ( 1380 2635695 0 ) ( 2300 * ) + NEW met3 ( 1380 2638915 0 ) ( 2070 * ) + NEW met2 ( 2070 2635695 ) ( * 2638915 ) NEW met3 ( 1380 2642135 0 ) ( 2070 * ) - NEW met2 ( 2070 2641460 ) ( * 2642135 ) - NEW met3 ( 2070 2641460 ) ( 2300 * ) - NEW met3 ( 1380 2651335 0 ) ( 2070 * ) - NEW met2 ( 2070 2642135 ) ( * 2651335 ) + NEW met2 ( 2070 2638915 ) ( * 2642135 ) NEW met3 ( 1380 2654095 0 ) ( 2070 * ) - NEW met2 ( 2070 2651335 ) ( * 2654095 ) - NEW met3 ( 1380 2638915 0 ) ( 2070 * ) - NEW met2 ( 2070 2638915 ) ( * 2641460 ) - NEW met3 ( 2070 2654095 ) ( 3220 * ) - NEW met4 ( 2300 2598370 ) ( * 2641460 ) - NEW met3 ( 1380 2688135 0 ) ( 2070 * ) - NEW met2 ( 2070 2688135 ) ( * 2697335 ) - NEW met3 ( 1380 2697335 0 ) ( 2070 * ) + NEW met2 ( 2070 2642135 ) ( * 2654095 ) + NEW met3 ( 1380 2654380 ) ( 2300 * ) + NEW met3 ( 2300 2654095 ) ( * 2654380 ) + NEW met3 ( 2070 2654095 ) ( 2300 * ) + NEW met4 ( 2300 2598370 ) ( * 2635695 ) NEW met3 ( 1380 2682155 0 ) ( 2070 * ) - NEW met2 ( 2070 2682155 ) ( * 2688135 ) + NEW met2 ( 2070 2682155 ) ( * 2697335 ) + NEW met3 ( 1380 2697335 0 ) ( 2070 * ) NEW met3 ( 1380 2678935 0 ) ( 2070 * ) NEW met2 ( 2070 2678935 ) ( * 2682155 ) NEW met3 ( 1380 2675715 0 ) ( 2070 * ) NEW met2 ( 2070 2675715 ) ( * 2678935 ) - NEW met3 ( 1380 2660535 0 ) ( 2070 * ) - NEW met2 ( 2070 2660535 ) ( * 2675715 ) - NEW met3 ( 1380 2657315 0 ) ( 2070 * ) - NEW met2 ( 2070 2657315 ) ( * 2660535 ) - NEW met3 ( 2070 2657315 ) ( 3220 * ) - NEW met4 ( 3220 2654095 ) ( * 2657315 ) + NEW met3 ( 1380 2658460 ) ( 2070 * ) + NEW met2 ( 2070 2658460 ) ( * 2675715 ) + NEW met3 ( 1380 2660535 0 ) ( 2300 * ) + NEW met3 ( 2300 2660500 ) ( * 2660535 ) + NEW met3 ( 2070 2660500 ) ( 2300 * ) + NEW met4 ( 1380 2654380 ) ( * 2658460 ) NEW met3 ( 2300 2598370 ) M3M4_PR + NEW met3 ( 2300 2635695 ) M3M4_PR + NEW met2 ( 2070 2638915 ) M2M3_PR + NEW met2 ( 2070 2635695 ) M2M3_PR NEW met2 ( 2070 2642135 ) M2M3_PR - NEW met2 ( 2070 2641460 ) M2M3_PR - NEW met3 ( 2300 2641460 ) M3M4_PR - NEW met2 ( 2070 2651335 ) M2M3_PR NEW met2 ( 2070 2654095 ) M2M3_PR - NEW met2 ( 2070 2638915 ) M2M3_PR - NEW met3 ( 3220 2654095 ) M3M4_PR - NEW met2 ( 2070 2688135 ) M2M3_PR - NEW met2 ( 2070 2697335 ) M2M3_PR + NEW met3 ( 1380 2654380 ) M3M4_PR NEW met2 ( 2070 2682155 ) M2M3_PR + NEW met2 ( 2070 2697335 ) M2M3_PR NEW met2 ( 2070 2678935 ) M2M3_PR NEW met2 ( 2070 2675715 ) M2M3_PR - NEW met2 ( 2070 2660535 ) M2M3_PR - NEW met2 ( 2070 2657315 ) M2M3_PR - NEW met3 ( 3220 2657315 ) M3M4_PR - NEW met3 ( 2070 2641460 ) RECT ( -390 -150 0 150 ) ; - - gpio_loopback_zero[31] ( PIN gpio_vtrip_sel[31] ) ( PIN gpio_slow_sel[31] ) ( PIN gpio_out[31] ) ( PIN gpio_loopback_zero[31] ) ( PIN gpio_ib_mode_sel[31] ) ( PIN gpio_holdover[31] ) ( PIN gpio_dm2[31] ) - ( PIN gpio_dm1[31] ) ( PIN gpio_dm0[31] ) ( PIN gpio_analog_sel[31] ) ( PIN gpio_analog_pol[31] ) ( PIN gpio_analog_en[31] ) + USE SIGNAL - + ROUTED met3 ( 1380 2481335 0 ) ( 3220 * ) + NEW met3 ( 1380 2658460 ) M3M4_PR + NEW met2 ( 2070 2658460 ) M2M3_PR + NEW met2 ( 2070 2660500 ) M2M3_PR + NEW met3 ( 2070 2635695 ) RECT ( -620 -150 0 150 ) ; + - gpio_loopback_zero[31] ( PIN gpio_vtrip_sel[31] ) ( PIN gpio_slow_sel[31] ) ( PIN gpio_oeb[31] ) ( PIN gpio_loopback_zero[31] ) ( PIN gpio_ib_mode_sel[31] ) ( PIN gpio_holdover[31] ) ( PIN gpio_dm0[31] ) + ( PIN gpio_analog_sel[31] ) ( PIN gpio_analog_pol[31] ) ( PIN gpio_analog_en[31] ) + USE SIGNAL + + ROUTED met3 ( 1380 2419695 0 ) ( 3220 * ) + NEW met3 ( 3220 2418420 ) ( * 2419695 ) + NEW met3 ( 460 2418420 ) ( 3220 * ) + NEW met3 ( 1380 2422915 0 ) ( 3220 * ) + NEW met3 ( 3220 2419695 ) ( * 2422915 ) + NEW met3 ( 1380 2426135 0 ) ( 3220 * ) + NEW met3 ( 3220 2422915 ) ( * 2426135 ) + NEW met3 ( 3220 2426135 ) ( 4140 * ) + NEW met4 ( 460 2391900 ) ( 2300 * ) + NEW met4 ( 2300 2383370 ) ( * 2391900 ) NEW met3 ( 1380 2383370 0 ) ( 2300 * ) - NEW met3 ( 1380 2472135 0 ) ( 3220 * ) - NEW met3 ( 1380 2466155 0 ) ( 3220 * ) - NEW met4 ( 3220 2466155 ) ( * 2472135 ) - NEW met4 ( 3220 2472135 ) ( * 2481335 ) - NEW met3 ( 1380 2422915 0 ) ( 2070 * ) - NEW met2 ( 2070 2421820 ) ( * 2422915 ) - NEW met3 ( 2070 2421820 ) ( 2300 * ) - NEW met3 ( 1380 2426135 0 ) ( 2070 * ) - NEW met2 ( 2070 2422915 ) ( * 2426135 ) - NEW met3 ( 1380 2435335 0 ) ( 2070 * ) - NEW met2 ( 2070 2426135 ) ( * 2435335 ) - NEW met3 ( 1380 2438095 0 ) ( 2070 * ) - NEW met2 ( 2070 2435335 ) ( * 2438095 ) - NEW met3 ( 1380 2441315 0 ) ( 2070 * ) - NEW met2 ( 2070 2438095 ) ( * 2441315 ) - NEW met3 ( 1380 2444535 0 ) ( 2070 * ) - NEW met2 ( 2070 2441315 ) ( * 2444535 ) - NEW met3 ( 1380 2459715 0 ) ( 2070 * ) - NEW met2 ( 2070 2444535 ) ( * 2459715 ) - NEW met3 ( 1380 2462935 0 ) ( 2070 * ) - NEW met2 ( 2070 2459715 ) ( * 2462935 ) - NEW met3 ( 2070 2462935 ) ( 3220 * ) - NEW met4 ( 2300 2383370 ) ( * 2421820 ) - NEW met4 ( 3220 2462935 ) ( * 2466155 ) - NEW met3 ( 3220 2481335 ) M3M4_PR + NEW met4 ( 460 2391900 ) ( * 2418420 ) + NEW met3 ( 1380 2438095 0 ) ( 4140 * ) + NEW met3 ( 1380 2444535 0 ) ( 4140 * ) + NEW met4 ( 4140 2438095 ) ( * 2444535 ) + NEW met3 ( 1380 2459715 0 ) ( 4140 * ) + NEW met4 ( 4140 2444535 ) ( * 2459715 ) + NEW met3 ( 1380 2462935 0 ) ( 4140 * ) + NEW met4 ( 4140 2459715 ) ( * 2462935 ) + NEW met4 ( 4140 2426135 ) ( * 2438095 ) + NEW met3 ( 2070 2472820 ) ( 4140 * ) + NEW met2 ( 2070 2472820 ) ( * 2481335 ) + NEW met3 ( 1380 2481335 0 ) ( 2070 * ) + NEW met2 ( 2070 2472820 ) ( 2530 * ) + NEW met3 ( 1380 2466155 0 ) ( 2070 * ) + NEW met2 ( 2070 2466155 ) ( 2530 * ) + NEW met2 ( 2530 2466155 ) ( * 2472820 ) + NEW met4 ( 4140 2462935 ) ( * 2472820 ) + NEW met3 ( 460 2418420 ) M3M4_PR + NEW met3 ( 4140 2426135 ) M3M4_PR NEW met3 ( 2300 2383370 ) M3M4_PR - NEW met3 ( 3220 2472135 ) M3M4_PR - NEW met3 ( 3220 2466155 ) M3M4_PR - NEW met2 ( 2070 2422915 ) M2M3_PR - NEW met2 ( 2070 2421820 ) M2M3_PR - NEW met3 ( 2300 2421820 ) M3M4_PR - NEW met2 ( 2070 2426135 ) M2M3_PR - NEW met2 ( 2070 2435335 ) M2M3_PR - NEW met2 ( 2070 2438095 ) M2M3_PR - NEW met2 ( 2070 2441315 ) M2M3_PR - NEW met2 ( 2070 2444535 ) M2M3_PR - NEW met2 ( 2070 2459715 ) M2M3_PR - NEW met2 ( 2070 2462935 ) M2M3_PR - NEW met3 ( 3220 2462935 ) M3M4_PR - NEW met3 ( 2070 2421820 ) RECT ( -390 -150 0 150 ) ; - - gpio_loopback_zero[32] ( PIN gpio_vtrip_sel[32] ) ( PIN gpio_slow_sel[32] ) ( PIN gpio_out[32] ) ( PIN gpio_loopback_zero[32] ) ( PIN gpio_ib_mode_sel[32] ) ( PIN gpio_holdover[32] ) ( PIN gpio_dm2[32] ) - ( PIN gpio_dm1[32] ) ( PIN gpio_dm0[32] ) ( PIN gpio_analog_sel[32] ) ( PIN gpio_analog_pol[32] ) ( PIN gpio_analog_en[32] ) + USE SIGNAL + NEW met3 ( 4140 2438095 ) M3M4_PR + NEW met3 ( 4140 2444535 ) M3M4_PR + NEW met3 ( 4140 2459715 ) M3M4_PR + NEW met3 ( 4140 2462935 ) M3M4_PR + NEW met3 ( 4140 2472820 ) M3M4_PR + NEW met2 ( 2070 2472820 ) M2M3_PR + NEW met2 ( 2070 2481335 ) M2M3_PR + NEW met2 ( 2070 2466155 ) M2M3_PR ; + - gpio_loopback_zero[32] ( PIN gpio_vtrip_sel[32] ) ( PIN gpio_slow_sel[32] ) ( PIN gpio_oeb[32] ) ( PIN gpio_loopback_zero[32] ) ( PIN gpio_ib_mode_sel[32] ) ( PIN gpio_holdover[32] ) ( PIN gpio_dm0[32] ) + ( PIN gpio_analog_sel[32] ) ( PIN gpio_analog_pol[32] ) ( PIN gpio_analog_en[32] ) + USE SIGNAL + ROUTED met3 ( 460 1737740 ) ( 2300 * ) NEW met3 ( 2300 1737740 ) ( * 1738370 ) NEW met3 ( 1380 1738370 0 ) ( 2300 * ) - NEW met3 ( 1380 1784915 0 ) ( 2300 * ) - NEW met3 ( 2300 1784660 ) ( * 1784915 ) - NEW met3 ( 2300 1784660 ) ( 3220 * ) - NEW met3 ( 460 1784660 ) ( 2300 * ) - NEW met4 ( 460 1737740 ) ( * 1784660 ) - NEW met3 ( 2070 1837700 ) ( 3220 * ) + NEW met3 ( 1380 1784915 0 ) ( 3220 * ) + NEW met3 ( 1380 1781695 0 ) ( 2300 * ) + NEW met3 ( 2300 1781695 ) ( * 1781940 ) + NEW met3 ( 2300 1781940 ) ( 3220 * ) + NEW met4 ( 3220 1781940 ) ( * 1784915 ) + NEW met3 ( 460 1781940 ) ( 2300 * ) + NEW met4 ( 460 1737740 ) ( * 1781940 ) + NEW met3 ( 2070 1837700 ) ( 2300 * ) NEW met2 ( 2070 1837700 ) ( * 1843335 ) NEW met3 ( 1380 1843335 0 ) ( 2070 * ) NEW met3 ( 1380 1788135 0 ) ( 3220 * ) - NEW met3 ( 1380 1797335 0 ) ( 3220 * ) - NEW met4 ( 3220 1788135 ) ( * 1797335 ) - NEW met3 ( 1380 1803315 0 ) ( 2070 * ) - NEW met2 ( 2070 1797335 ) ( * 1803315 ) - NEW met3 ( 1380 1806535 0 ) ( 2070 * ) - NEW met2 ( 2070 1803315 ) ( * 1806535 ) - NEW met3 ( 1380 1800095 0 ) ( 2530 * ) - NEW met2 ( 2070 1800095 ) ( 2530 * ) - NEW met3 ( 1380 1821715 0 ) ( 2070 * ) - NEW met2 ( 2070 1806535 ) ( * 1821715 ) - NEW met3 ( 1380 1824935 0 ) ( 2070 * ) - NEW met2 ( 2070 1821715 ) ( * 1824935 ) - NEW met3 ( 1380 1828155 0 ) ( 2070 * ) - NEW met2 ( 2070 1824935 ) ( * 1828155 ) - NEW met3 ( 1380 1834135 0 ) ( 2070 * ) - NEW met2 ( 2070 1828155 ) ( * 1834135 ) - NEW met3 ( 2070 1834135 ) ( 3220 * ) - NEW met4 ( 3220 1784660 ) ( * 1788135 ) - NEW met4 ( 3220 1834135 ) ( * 1837700 ) + NEW met3 ( 1380 1800095 0 ) ( 3220 * ) + NEW met4 ( 3220 1788135 ) ( * 1800095 ) + NEW met3 ( 1380 1806535 0 ) ( 3220 * ) + NEW met4 ( 3220 1800095 ) ( * 1806535 ) + NEW met3 ( 1380 1824935 0 ) ( 2530 * ) + NEW met2 ( 2530 1806535 ) ( * 1824935 ) + NEW met3 ( 1380 1828155 0 ) ( 2530 * ) + NEW met2 ( 2530 1824935 ) ( * 1828155 ) + NEW met3 ( 2300 1834980 ) ( 2530 * ) + NEW met2 ( 2530 1828155 ) ( * 1834980 ) + NEW met3 ( 1380 1821715 0 ) ( 2530 * ) + NEW met4 ( 2300 1834980 ) ( * 1837700 ) + NEW met4 ( 3220 1784915 ) ( * 1788135 ) NEW met3 ( 460 1737740 ) M3M4_PR - NEW met3 ( 3220 1784660 ) M3M4_PR - NEW met3 ( 460 1784660 ) M3M4_PR - NEW met3 ( 3220 1837700 ) M3M4_PR + NEW met3 ( 3220 1784915 ) M3M4_PR + NEW met3 ( 3220 1781940 ) M3M4_PR + NEW met3 ( 460 1781940 ) M3M4_PR + NEW met3 ( 2300 1837700 ) M3M4_PR NEW met2 ( 2070 1837700 ) M2M3_PR NEW met2 ( 2070 1843335 ) M2M3_PR NEW met3 ( 3220 1788135 ) M3M4_PR - NEW met3 ( 3220 1797335 ) M3M4_PR - NEW met2 ( 2070 1803315 ) M2M3_PR - NEW met2 ( 2070 1797335 ) M2M3_PR - NEW met2 ( 2070 1806535 ) M2M3_PR - NEW met2 ( 2530 1800095 ) M2M3_PR - NEW met2 ( 2070 1821715 ) M2M3_PR - NEW met2 ( 2070 1824935 ) M2M3_PR - NEW met2 ( 2070 1828155 ) M2M3_PR - NEW met2 ( 2070 1834135 ) M2M3_PR - NEW met3 ( 3220 1834135 ) M3M4_PR - NEW met3 ( 2070 1797335 ) RECT ( -620 -150 0 150 ) ; - - gpio_loopback_zero[33] ( PIN gpio_vtrip_sel[33] ) ( PIN gpio_slow_sel[33] ) ( PIN gpio_out[33] ) ( PIN gpio_loopback_zero[33] ) ( PIN gpio_ib_mode_sel[33] ) ( PIN gpio_holdover[33] ) ( PIN gpio_dm2[33] ) - ( PIN gpio_dm1[33] ) ( PIN gpio_dm0[33] ) ( PIN gpio_analog_sel[33] ) ( PIN gpio_analog_pol[33] ) ( PIN gpio_analog_en[33] ) + USE SIGNAL + NEW met3 ( 3220 1800095 ) M3M4_PR + NEW met3 ( 3220 1806535 ) M3M4_PR + NEW met2 ( 2530 1824935 ) M2M3_PR + NEW met2 ( 2530 1806535 ) M2M3_PR + NEW met2 ( 2530 1828155 ) M2M3_PR + NEW met3 ( 2300 1834980 ) M3M4_PR + NEW met2 ( 2530 1834980 ) M2M3_PR + NEW met2 ( 2530 1821715 ) M2M3_PR + NEW met3 ( 2300 1837700 ) RECT ( 0 -150 390 150 ) + NEW met3 ( 2530 1806535 ) RECT ( -620 -150 0 150 ) + NEW met3 ( 2300 1834980 ) RECT ( -390 -150 0 150 ) ; + - gpio_loopback_zero[33] ( PIN gpio_vtrip_sel[33] ) ( PIN gpio_slow_sel[33] ) ( PIN gpio_oeb[33] ) ( PIN gpio_loopback_zero[33] ) ( PIN gpio_ib_mode_sel[33] ) ( PIN gpio_holdover[33] ) ( PIN gpio_dm0[33] ) + ( PIN gpio_analog_sel[33] ) ( PIN gpio_analog_pol[33] ) ( PIN gpio_analog_en[33] ) + USE SIGNAL + ROUTED met3 ( 460 1523540 ) ( 2300 * ) NEW met3 ( 2300 1523370 ) ( * 1523540 ) NEW met3 ( 1380 1523370 0 ) ( 2300 * ) - NEW met3 ( 1380 1568915 0 ) ( 2300 * ) - NEW met3 ( 2300 1568915 ) ( * 1569100 ) - NEW met3 ( 460 1569100 ) ( 2300 * ) + NEW met3 ( 1380 1612155 0 ) ( 3220 * ) + NEW met4 ( 3220 1612155 ) ( * 1627335 ) + NEW met3 ( 1380 1627335 0 ) ( 3220 * ) + NEW met3 ( 1380 1608935 0 ) ( 2070 * ) + NEW met3 ( 2070 1608935 ) ( * 1609220 ) + NEW met3 ( 1380 1609220 ) ( 2070 * ) + NEW met3 ( 1380 1609220 ) ( * 1611940 ) + NEW met3 ( 1380 1611940 ) ( 2070 * ) + NEW met3 ( 2070 1611940 ) ( * 1612155 ) + NEW met3 ( 1380 1605715 0 ) ( 2070 * ) + NEW met2 ( 2070 1605715 ) ( * 1608935 ) + NEW met3 ( 1380 1565695 0 ) ( 2070 * ) + NEW met3 ( 2070 1565020 ) ( * 1565695 ) + NEW met3 ( 460 1565020 ) ( 2070 * ) + NEW met3 ( 1380 1568915 0 ) ( 2070 * ) + NEW met2 ( 2070 1565695 ) ( * 1568915 ) NEW met3 ( 1380 1572135 0 ) ( 2070 * ) - NEW met2 ( 2070 1569100 ) ( * 1572135 ) - NEW met3 ( 1380 1581335 0 ) ( 2070 * ) - NEW met2 ( 2070 1572135 ) ( * 1581335 ) + NEW met3 ( 2070 1571820 ) ( * 1572135 ) + NEW met3 ( 1380 1571820 ) ( 2070 * ) + NEW met3 ( 1380 1569100 ) ( * 1571820 ) + NEW met3 ( 1380 1569100 ) ( 2070 * ) + NEW met3 ( 2070 1568915 ) ( * 1569100 ) NEW met3 ( 1380 1584095 0 ) ( 2070 * ) - NEW met2 ( 2070 1581335 ) ( * 1584095 ) - NEW met3 ( 1380 1587315 0 ) ( 2070 * ) - NEW met2 ( 2070 1584095 ) ( * 1587315 ) + NEW met2 ( 2070 1572135 ) ( * 1584095 ) NEW met3 ( 1380 1590535 0 ) ( 2070 * ) - NEW met2 ( 2070 1587315 ) ( * 1590535 ) - NEW met3 ( 2070 1591540 ) ( 3220 * ) - NEW met2 ( 2070 1590535 ) ( * 1591540 ) - NEW met4 ( 460 1523540 ) ( * 1569100 ) - NEW met3 ( 1380 1605715 0 ) ( 3220 * ) - NEW met3 ( 1380 1608935 0 ) ( 2070 * ) - NEW met2 ( 2070 1605715 ) ( * 1608935 ) - NEW met3 ( 1380 1612155 0 ) ( 2070 * ) - NEW met2 ( 2070 1608935 ) ( * 1612155 ) - NEW met3 ( 1380 1618135 0 ) ( 2070 * ) - NEW met2 ( 2070 1612155 ) ( * 1618135 ) - NEW met3 ( 1380 1627335 0 ) ( 2070 * ) - NEW met2 ( 2070 1618135 ) ( * 1627335 ) - NEW met4 ( 3220 1591540 ) ( * 1605715 ) + NEW met2 ( 2070 1584095 ) ( * 1590535 ) + NEW met3 ( 2070 1590535 ) ( 3220 * ) + NEW met4 ( 460 1523540 ) ( * 1565020 ) + NEW met4 ( 3220 1590535 ) ( * 1612155 ) NEW met3 ( 460 1523540 ) M3M4_PR - NEW met3 ( 460 1569100 ) M3M4_PR - NEW met2 ( 2070 1572135 ) M2M3_PR - NEW met2 ( 2070 1569100 ) M2M3_PR - NEW met2 ( 2070 1581335 ) M2M3_PR - NEW met2 ( 2070 1584095 ) M2M3_PR - NEW met2 ( 2070 1587315 ) M2M3_PR - NEW met2 ( 2070 1590535 ) M2M3_PR - NEW met3 ( 3220 1591540 ) M3M4_PR - NEW met2 ( 2070 1591540 ) M2M3_PR - NEW met3 ( 3220 1605715 ) M3M4_PR + NEW met3 ( 3220 1612155 ) M3M4_PR + NEW met3 ( 3220 1627335 ) M3M4_PR NEW met2 ( 2070 1608935 ) M2M3_PR NEW met2 ( 2070 1605715 ) M2M3_PR - NEW met2 ( 2070 1612155 ) M2M3_PR - NEW met2 ( 2070 1618135 ) M2M3_PR - NEW met2 ( 2070 1627335 ) M2M3_PR - NEW met3 ( 2070 1569100 ) RECT ( -620 -150 0 150 ) - NEW met3 ( 2070 1605715 ) RECT ( -620 -150 0 150 ) ; - - gpio_loopback_zero[34] ( PIN gpio_vtrip_sel[34] ) ( PIN gpio_slow_sel[34] ) ( PIN gpio_out[34] ) ( PIN gpio_loopback_zero[34] ) ( PIN gpio_ib_mode_sel[34] ) ( PIN gpio_holdover[34] ) ( PIN gpio_dm2[34] ) - ( PIN gpio_dm1[34] ) ( PIN gpio_dm0[34] ) ( PIN gpio_analog_sel[34] ) ( PIN gpio_analog_pol[34] ) ( PIN gpio_analog_en[34] ) + USE SIGNAL - + ROUTED met3 ( 1380 1308370 0 ) ( 2300 * ) - NEW met3 ( 2300 1308370 ) ( * 1308660 ) - NEW met3 ( 1380 1308660 ) ( 2300 * ) - NEW met3 ( 1380 1402135 0 ) ( 3220 * ) - NEW met4 ( 3220 1402135 ) ( * 1411335 ) - NEW met3 ( 1380 1411335 0 ) ( 3220 * ) + NEW met3 ( 460 1565020 ) M3M4_PR + NEW met2 ( 2070 1568915 ) M2M3_PR + NEW met2 ( 2070 1565695 ) M2M3_PR + NEW met2 ( 2070 1584095 ) M2M3_PR + NEW met2 ( 2070 1572135 ) M2M3_PR + NEW met2 ( 2070 1590535 ) M2M3_PR + NEW met3 ( 3220 1590535 ) M3M4_PR + NEW met3 ( 2070 1608935 ) RECT ( -620 -150 0 150 ) + NEW met3 ( 2070 1565695 ) RECT ( -620 -150 0 150 ) + NEW met3 ( 2070 1572135 ) RECT ( -620 -150 0 150 ) ; + - gpio_loopback_zero[34] ( PIN gpio_vtrip_sel[34] ) ( PIN gpio_slow_sel[34] ) ( PIN gpio_oeb[34] ) ( PIN gpio_loopback_zero[34] ) ( PIN gpio_ib_mode_sel[34] ) ( PIN gpio_holdover[34] ) ( PIN gpio_dm0[34] ) + ( PIN gpio_analog_sel[34] ) ( PIN gpio_analog_pol[34] ) ( PIN gpio_analog_en[34] ) + USE SIGNAL + + ROUTED met3 ( 1380 1396155 0 ) ( 2070 * ) + NEW met4 ( 2070 1396155 ) ( * 1396380 ) + NEW met4 ( 2070 1396380 ) ( 2300 * ) NEW met3 ( 1380 1392935 0 ) ( 2070 * ) - NEW met2 ( 2070 1392935 ) ( * 1396380 ) - NEW met3 ( 2070 1396380 ) ( 3220 * ) - NEW met3 ( 1380 1396155 0 ) ( 2300 * ) - NEW met3 ( 2300 1396155 ) ( * 1396380 ) + NEW met4 ( 2070 1392935 ) ( * 1392980 ) + NEW met4 ( 2070 1392980 ) ( 2300 * ) + NEW met4 ( 2300 1392980 ) ( * 1396380 ) + NEW met3 ( 1380 1389715 0 ) ( 2070 * ) + NEW met4 ( 2070 1389580 ) ( * 1389715 ) + NEW met4 ( 2070 1389580 ) ( 2300 * ) + NEW met4 ( 2300 1389580 ) ( * 1392980 ) NEW met3 ( 1380 1374535 0 ) ( 2070 * ) - NEW met2 ( 2070 1374535 ) ( * 1392935 ) - NEW met3 ( 1380 1371315 0 ) ( 2070 * ) - NEW met2 ( 2070 1371315 ) ( * 1374535 ) + NEW met4 ( 2070 1374535 ) ( * 1374620 ) + NEW met4 ( 2070 1374620 ) ( 2300 * ) + NEW met4 ( 2300 1374620 ) ( * 1389580 ) NEW met3 ( 1380 1368095 0 ) ( 2070 * ) - NEW met2 ( 2070 1368095 ) ( * 1371315 ) - NEW met3 ( 1380 1365335 0 ) ( 2070 * ) - NEW met2 ( 2070 1365335 ) ( * 1368095 ) - NEW met3 ( 1380 1389715 0 ) ( 2530 * ) - NEW met2 ( 2070 1389715 ) ( 2530 * ) + NEW met4 ( 2070 1367820 ) ( * 1368095 ) + NEW met4 ( 2070 1367820 ) ( 2300 * ) + NEW met4 ( 2300 1367820 ) ( * 1374620 ) + NEW met4 ( 2300 1352860 ) ( * 1367820 ) NEW met3 ( 1380 1356135 0 ) ( 2070 * ) - NEW met2 ( 2070 1356135 ) ( * 1365335 ) + NEW met4 ( 2070 1356135 ) ( * 1356260 ) + NEW met4 ( 2070 1356260 ) ( 2300 * ) NEW met3 ( 1380 1352915 0 ) ( 2070 * ) - NEW met2 ( 2070 1352915 ) ( * 1356135 ) - NEW met4 ( 1380 1353540 ) ( 2300 * ) - NEW met4 ( 2300 1352915 ) ( * 1353540 ) - NEW met3 ( 2070 1352915 ) ( 2300 * ) - NEW met4 ( 1380 1308660 ) ( * 1353540 ) - NEW met4 ( 3220 1396380 ) ( * 1402135 ) - NEW met3 ( 1380 1308660 ) M3M4_PR - NEW met3 ( 3220 1402135 ) M3M4_PR - NEW met3 ( 3220 1411335 ) M3M4_PR - NEW met2 ( 2070 1392935 ) M2M3_PR - NEW met2 ( 2070 1396380 ) M2M3_PR - NEW met3 ( 3220 1396380 ) M3M4_PR - NEW met2 ( 2070 1374535 ) M2M3_PR - NEW met2 ( 2070 1371315 ) M2M3_PR - NEW met2 ( 2070 1368095 ) M2M3_PR - NEW met2 ( 2070 1365335 ) M2M3_PR - NEW met2 ( 2530 1389715 ) M2M3_PR - NEW met2 ( 2070 1356135 ) M2M3_PR - NEW met2 ( 2070 1352915 ) M2M3_PR - NEW met3 ( 2300 1352915 ) M3M4_PR - NEW met3 ( 2300 1352915 ) RECT ( 0 -150 570 150 ) ; + NEW met3 ( 2070 1352400 ) ( * 1352915 ) + NEW met3 ( 2300 1352400 ) ( * 1352860 ) + NEW met3 ( 2070 1352180 ) ( * 1352400 ) + NEW met2 ( 2070 1308370 ) ( * 1352180 ) + NEW met3 ( 1380 1308370 0 ) ( 2070 * ) + NEW met3 ( 2070 1352400 ) ( 2300 * ) + NEW met3 ( 1380 1349695 0 ) ( 2070 * ) + NEW met3 ( 2070 1405900 ) ( 2300 * ) + NEW met2 ( 2070 1405900 ) ( * 1411335 ) + NEW met3 ( 1380 1411335 0 ) ( 2070 * ) + NEW met4 ( 2300 1396380 ) ( * 1405900 ) + NEW met3 ( 2070 1396155 ) M3M4_PR + NEW met3 ( 2070 1392935 ) M3M4_PR + NEW met3 ( 2070 1389715 ) M3M4_PR + NEW met3 ( 2070 1374535 ) M3M4_PR + NEW met3 ( 2070 1368095 ) M3M4_PR + NEW met3 ( 2300 1352860 ) M3M4_PR + NEW met3 ( 2070 1356135 ) M3M4_PR + NEW met2 ( 2070 1352180 ) M2M3_PR + NEW met2 ( 2070 1308370 ) M2M3_PR + NEW met2 ( 2070 1349695 ) M2M3_PR + NEW met3 ( 2300 1405900 ) M3M4_PR + NEW met2 ( 2070 1405900 ) M2M3_PR + NEW met2 ( 2070 1411335 ) M2M3_PR + NEW met4 ( 2070 1356135 ) RECT ( -150 -445 150 0 ) + NEW met3 ( 2300 1405900 ) RECT ( 0 -150 390 150 ) ; - gpio_loopback_zero[35] ( PIN gpio_vtrip_sel[35] ) ( PIN gpio_slow_sel[35] ) ( PIN gpio_out[35] ) ( PIN gpio_loopback_zero[35] ) ( PIN gpio_ib_mode_sel[35] ) ( PIN gpio_holdover[35] ) ( PIN gpio_dm2[35] ) ( PIN gpio_dm1[35] ) ( PIN gpio_dm0[35] ) ( PIN gpio_analog_sel[35] ) ( PIN gpio_analog_pol[35] ) ( PIN gpio_analog_en[35] ) + USE SIGNAL + ROUTED met3 ( 460 1093100 ) ( 2300 * ) @@ -11653,45 +14295,141 @@ NETS 312 ; NEW met3 ( 3164340 3061700 ) M3M4_PR NEW met3 ( 3163420 3265295 ) M3M4_PR ; - gpio_out[11] ( PIN gpio_out[11] ) ( mprj io_out[9] ) + USE SIGNAL - + ROUTED met3 ( 3049700 3330980 0 ) ( 3164340 * ) - NEW met3 ( 3164340 3478540 ) ( 3164570 * ) - NEW met2 ( 3164570 3478540 ) ( * 3490295 ) - NEW met3 ( 3164570 3490295 ) ( 3165260 * 0 ) - NEW met4 ( 3164340 3330980 ) ( * 3478540 ) - NEW met3 ( 3164340 3330980 ) M3M4_PR - NEW met3 ( 3164340 3478540 ) M3M4_PR - NEW met2 ( 3164570 3478540 ) M2M3_PR - NEW met2 ( 3164570 3490295 ) M2M3_PR - NEW met3 ( 3164340 3478540 ) RECT ( -390 -150 0 150 ) ; + + ROUTED met4 ( 3094420 3330980 ) ( * 3490780 ) + NEW met3 ( 3049700 3330980 0 ) ( 3094420 * ) + NEW met3 ( 3162500 3490295 ) ( * 3490780 ) + NEW met3 ( 3162500 3490295 ) ( 3165260 * 0 ) + NEW met3 ( 3094420 3490780 ) ( 3162500 * ) + NEW met3 ( 3094420 3490780 ) M3M4_PR + NEW met3 ( 3094420 3330980 ) M3M4_PR ; - gpio_out[12] ( PIN gpio_out[12] ) ( mprj io_out[10] ) + USE SIGNAL - + ROUTED met3 ( 3049700 3600260 0 ) ( 3164340 * ) - NEW met4 ( 3164340 3600260 ) ( * 3608700 ) - NEW met4 ( 3164340 3608700 ) ( 3165260 * ) - NEW met3 ( 3164570 3714500 ) ( 3165260 * ) - NEW met3 ( 3164570 3714500 ) ( * 3715295 ) - NEW met3 ( 3164570 3715295 ) ( 3165260 * 0 ) - NEW met4 ( 3165260 3608700 ) ( * 3714500 ) - NEW met3 ( 3164340 3600260 ) M3M4_PR - NEW met3 ( 3165260 3714500 ) M3M4_PR ; + + ROUTED met4 ( 3080620 3600260 ) ( * 3715860 ) + NEW met3 ( 3049700 3600260 0 ) ( 3080620 * ) + NEW met3 ( 3162500 3715295 ) ( * 3715860 ) + NEW met3 ( 3162500 3715295 ) ( 3165260 * 0 ) + NEW met3 ( 3080620 3715860 ) ( 3162500 * ) + NEW met3 ( 3080620 3600260 ) M3M4_PR + NEW met3 ( 3080620 3715860 ) M3M4_PR ; + - gpio_out[24] ( PIN gpio_out[24] ) ( mprj2 io_out[0] ) + USE SIGNAL + + ROUTED met3 ( 2300 3517300 ) ( 6670 * ) + NEW met3 ( 6670 907460 ) ( 116300 * 0 ) + NEW met2 ( 6670 907460 ) ( * 3517300 ) + NEW met3 ( 2300 4579460 ) ( 3220 * ) + NEW met3 ( 3220 4579460 ) ( * 4580335 ) + NEW met3 ( 1380 4580335 0 ) ( 3220 * ) + NEW met4 ( 2300 3517300 ) ( * 4579460 ) + NEW met3 ( 2300 3517300 ) M3M4_PR + NEW met2 ( 6670 3517300 ) M2M3_PR + NEW met2 ( 6670 907460 ) M2M3_PR + NEW met3 ( 2300 4579460 ) M3M4_PR ; + - gpio_out[25] ( PIN gpio_out[25] ) ( mprj2 io_out[1] ) + USE SIGNAL + + ROUTED met3 ( 1380 3730140 ) ( 3220 * ) + NEW met3 ( 3220 3730140 ) ( * 3731335 ) + NEW met3 ( 1380 3731335 0 ) ( 3220 * ) + NEW met3 ( 6210 1176740 ) ( 116300 * 0 ) + NEW met3 ( 1380 3304460 ) ( 6210 * ) + NEW met4 ( 1380 3304460 ) ( * 3730140 ) + NEW met2 ( 6210 1176740 ) ( * 3304460 ) + NEW met3 ( 1380 3730140 ) M3M4_PR + NEW met2 ( 6210 1176740 ) M2M3_PR + NEW met3 ( 1380 3304460 ) M3M4_PR + NEW met2 ( 6210 3304460 ) M2M3_PR ; + - gpio_out[26] ( PIN gpio_out[26] ) ( mprj2 io_out[2] ) + USE SIGNAL + + ROUTED met3 ( 1380 3515335 0 ) ( 3220 * ) + NEW met3 ( 5750 1446020 ) ( 116300 * 0 ) + NEW met3 ( 3220 3080740 ) ( 5750 * ) + NEW met2 ( 5750 1446020 ) ( * 3080740 ) + NEW met4 ( 3220 3080740 ) ( * 3515335 ) + NEW met2 ( 5750 1446020 ) M2M3_PR + NEW met3 ( 3220 3515335 ) M3M4_PR + NEW met3 ( 3220 3080740 ) M3M4_PR + NEW met2 ( 5750 3080740 ) M2M3_PR ; + - gpio_out[27] ( PIN gpio_out[27] ) ( mprj2 io_out[3] ) + USE SIGNAL + + ROUTED met3 ( 1380 2863820 ) ( 5290 * ) + NEW met3 ( 5290 1715300 ) ( 116300 * 0 ) + NEW met2 ( 5290 1715300 ) ( * 2863820 ) + NEW met3 ( 1380 3298340 ) ( 3220 * ) + NEW met3 ( 3220 3298340 ) ( * 3299335 ) + NEW met3 ( 1380 3299335 0 ) ( 3220 * ) + NEW met4 ( 1380 2863820 ) ( * 3298340 ) + NEW met2 ( 5290 1715300 ) M2M3_PR + NEW met3 ( 1380 2863820 ) M3M4_PR + NEW met2 ( 5290 2863820 ) M2M3_PR + NEW met3 ( 1380 3298340 ) M3M4_PR ; + - gpio_out[28] ( PIN gpio_out[28] ) ( mprj2 io_out[4] ) + USE SIGNAL + + ROUTED met3 ( 4830 1984580 ) ( 116300 * 0 ) + NEW met3 ( 2300 2649620 ) ( 4830 * ) + NEW met2 ( 4830 1984580 ) ( * 2649620 ) + NEW met3 ( 2070 3082780 ) ( 2300 * ) + NEW met3 ( 2070 3082780 ) ( * 3083335 ) + NEW met3 ( 1380 3083335 0 ) ( 2070 * ) + NEW met4 ( 2300 2649620 ) ( * 3082780 ) + NEW met2 ( 4830 1984580 ) M2M3_PR + NEW met3 ( 2300 2649620 ) M3M4_PR + NEW met2 ( 4830 2649620 ) M2M3_PR + NEW met3 ( 2300 3082780 ) M3M4_PR ; + - gpio_out[29] ( PIN gpio_out[29] ) ( mprj2 io_out[5] ) + USE SIGNAL + + ROUTED met3 ( 1380 2867335 0 ) ( 3220 * ) + NEW met3 ( 3220 2253860 ) ( 116300 * 0 ) + NEW met4 ( 3220 2253860 ) ( * 2867335 ) + NEW met3 ( 3220 2253860 ) M3M4_PR + NEW met3 ( 3220 2867335 ) M3M4_PR ; - gpio_out[2] ( PIN gpio_out[2] ) ( mprj io_out[0] ) + USE SIGNAL - + ROUTED met3 ( 3049700 907460 0 ) ( 3142260 * ) - NEW met4 ( 3142260 800020 ) ( * 907460 ) - NEW met3 ( 3162500 800020 ) ( * 800295 ) - NEW met3 ( 3162500 800295 ) ( 3165260 * 0 ) - NEW met3 ( 3142260 800020 ) ( 3162500 * ) - NEW met3 ( 3142260 800020 ) M3M4_PR - NEW met3 ( 3142260 907460 ) M3M4_PR ; + + ROUTED met3 ( 3049700 907460 0 ) ( 3164340 * ) + NEW met3 ( 3164340 800020 ) ( 3164570 * ) + NEW met3 ( 3164570 800020 ) ( * 800295 ) + NEW met3 ( 3164570 800295 ) ( 3165260 * 0 ) + NEW met4 ( 3164340 800020 ) ( * 907460 ) + NEW met3 ( 3164340 907460 ) M3M4_PR + NEW met3 ( 3164340 800020 ) M3M4_PR ; + - gpio_out[30] ( PIN gpio_out[30] ) ( mprj2 io_out[6] ) + USE SIGNAL + + ROUTED met3 ( 99820 2523140 ) ( 116300 * 0 ) + NEW met4 ( 99820 2523140 ) ( * 2651660 ) + NEW met3 ( 1380 2651335 0 ) ( 4140 * ) + NEW met3 ( 4140 2651335 ) ( * 2651660 ) + NEW met3 ( 4140 2651660 ) ( 99820 * ) + NEW met3 ( 99820 2523140 ) M3M4_PR + NEW met3 ( 99820 2651660 ) M3M4_PR ; + - gpio_out[31] ( PIN gpio_out[31] ) ( mprj2 io_out[7] ) + USE SIGNAL + + ROUTED met3 ( 114540 2792080 ) ( 116160 * 0 ) + NEW met4 ( 114540 2435420 ) ( * 2792080 ) + NEW met3 ( 1380 2435335 0 ) ( 4140 * ) + NEW met3 ( 4140 2435335 ) ( * 2435420 ) + NEW met3 ( 4140 2435420 ) ( 114540 * ) + NEW met3 ( 114540 2435420 ) M3M4_PR + NEW met3 ( 114540 2792080 ) M3M4_PR ; + - gpio_out[32] ( PIN gpio_out[32] ) ( mprj2 io_out[8] ) + USE SIGNAL + + ROUTED met3 ( 1380 1797335 0 ) ( 4140 * ) + NEW met3 ( 4140 1797335 ) ( * 1797580 ) + NEW met3 ( 4140 1797580 ) ( 9660 * ) + NEW met3 ( 9660 3061700 ) ( 116300 * 0 ) + NEW met4 ( 9660 1797580 ) ( * 3061700 ) + NEW met3 ( 9660 1797580 ) M3M4_PR + NEW met3 ( 9660 3061700 ) M3M4_PR ; + - gpio_out[33] ( PIN gpio_out[33] ) ( mprj2 io_out[9] ) + USE SIGNAL + + ROUTED met3 ( 115460 3330640 ) ( 116160 * 0 ) + NEW met4 ( 115460 1581340 ) ( * 3330640 ) + NEW met3 ( 1380 1581335 0 ) ( 4140 * ) + NEW met3 ( 4140 1581335 ) ( * 1581340 ) + NEW met3 ( 4140 1581340 ) ( 115460 * ) + NEW met3 ( 115460 1581340 ) M3M4_PR + NEW met3 ( 115460 3330640 ) M3M4_PR ; + - gpio_out[34] ( PIN gpio_out[34] ) ( mprj2 io_out[10] ) + USE SIGNAL + + ROUTED met4 ( 17020 1365100 ) ( * 3600260 ) + NEW met3 ( 17020 3600260 ) ( 116300 * 0 ) + NEW met3 ( 4140 1365100 ) ( * 1365335 ) + NEW met3 ( 1380 1365335 0 ) ( 4140 * ) + NEW met3 ( 4140 1365100 ) ( 17020 * ) + NEW met3 ( 17020 1365100 ) M3M4_PR + NEW met3 ( 17020 3600260 ) M3M4_PR ; - gpio_out[3] ( PIN gpio_out[3] ) ( mprj io_out[1] ) + USE SIGNAL - + ROUTED met4 ( 3048420 1174700 ) ( 3049560 * ) - NEW met4 ( 3049560 1174700 ) ( * 1176400 ) - NEW met4 ( 3048420 1028500 ) ( 3050260 * ) - NEW met4 ( 3050260 1026460 ) ( * 1028500 ) - NEW met4 ( 3048420 1028500 ) ( * 1174700 ) + + ROUTED met3 ( 3049700 1176740 0 ) ( 3142260 * ) + NEW met4 ( 3142260 1026460 ) ( * 1176740 ) NEW met3 ( 3162500 1026295 ) ( * 1026460 ) NEW met3 ( 3162500 1026295 ) ( 3165260 * 0 ) - NEW met3 ( 3050260 1026460 ) ( 3162500 * ) - NEW met3 ( 3049560 1176400 ) M3M4_PR_MR - NEW met3 ( 3050260 1026460 ) M3M4_PR ; + NEW met3 ( 3142260 1026460 ) ( 3162500 * ) + NEW met3 ( 3142260 1176740 ) M3M4_PR + NEW met3 ( 3142260 1026460 ) M3M4_PR ; - gpio_out[4] ( PIN gpio_out[4] ) ( mprj io_out[2] ) + USE SIGNAL + ROUTED met4 ( 3048420 1252900 ) ( 3050260 * ) NEW met4 ( 3050260 1251540 ) ( * 1252900 ) diff --git a/gds/openframe_project_wrapper.gds b/gds/openframe_project_wrapper.gds index fd41dce..2751eba 100644 Binary files a/gds/openframe_project_wrapper.gds and b/gds/openframe_project_wrapper.gds differ diff --git a/lef/openframe_project_wrapper.lef b/lef/openframe_project_wrapper.lef index f67dacf..a3f7824 100644 --- a/lef/openframe_project_wrapper.lef +++ b/lef/openframe_project_wrapper.lef @@ -732,7 +732,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT 3164.630 3459.300 3168.630 3459.650 ; + RECT 3164.710 3459.300 3168.630 3459.650 ; END END gpio_analog_en[11] PIN gpio_analog_en[12] @@ -852,7 +852,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3761.980 1.910 3762.330 ; + RECT -2.000 3761.980 2.000 3762.330 ; END END gpio_analog_en[25] PIN gpio_analog_en[26] @@ -876,7 +876,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3113.980 1.930 3114.330 ; + RECT -2.000 3113.980 2.000 3114.330 ; END END gpio_analog_en[28] PIN gpio_analog_en[29] @@ -892,7 +892,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT 3164.710 769.300 3168.630 769.650 ; + RECT 3164.630 769.300 3168.630 769.650 ; END END gpio_analog_en[2] PIN gpio_analog_en[30] @@ -908,7 +908,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 2465.980 2.000 2466.330 ; + RECT -2.000 2465.980 1.930 2466.330 ; END END gpio_analog_en[31] PIN gpio_analog_en[32] @@ -916,7 +916,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1827.980 1.930 1828.330 ; + RECT -2.000 1827.980 2.000 1828.330 ; END END gpio_analog_en[32] PIN gpio_analog_en[33] @@ -924,7 +924,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1611.980 1.930 1612.330 ; + RECT -2.000 1611.980 2.000 1612.330 ; END END gpio_analog_en[33] PIN gpio_analog_en[34] @@ -932,7 +932,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1395.980 1.930 1396.330 ; + RECT -2.000 1395.980 1.910 1396.330 ; END END gpio_analog_en[34] PIN gpio_analog_en[35] @@ -1084,7 +1084,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT 3164.630 3465.740 3168.630 3466.090 ; + RECT 3164.710 3465.740 3168.630 3466.090 ; END END gpio_analog_pol[11] PIN gpio_analog_pol[12] @@ -1204,7 +1204,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3755.540 1.930 3755.890 ; + RECT -2.000 3755.540 2.000 3755.890 ; END END gpio_analog_pol[25] PIN gpio_analog_pol[26] @@ -1212,7 +1212,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3539.540 2.000 3539.890 ; + RECT -2.000 3539.540 1.930 3539.890 ; END END gpio_analog_pol[26] PIN gpio_analog_pol[27] @@ -1228,7 +1228,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3107.540 1.930 3107.890 ; + RECT -2.000 3107.540 2.000 3107.890 ; END END gpio_analog_pol[28] PIN gpio_analog_pol[29] @@ -1260,7 +1260,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 2459.540 1.930 2459.890 ; + RECT -2.000 2459.540 2.000 2459.890 ; END END gpio_analog_pol[31] PIN gpio_analog_pol[32] @@ -1268,7 +1268,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1821.540 1.930 1821.890 ; + RECT -2.000 1821.540 2.000 1821.890 ; END END gpio_analog_pol[32] PIN gpio_analog_pol[33] @@ -1284,7 +1284,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1389.540 2.000 1389.890 ; + RECT -2.000 1389.540 1.910 1389.890 ; END END gpio_analog_pol[34] PIN gpio_analog_pol[35] @@ -1436,7 +1436,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT 3164.630 3480.920 3168.630 3481.270 ; + RECT 3164.710 3480.920 3168.630 3481.270 ; END END gpio_analog_sel[11] PIN gpio_analog_sel[12] @@ -1548,7 +1548,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 4589.360 1.910 4589.710 ; + RECT -2.000 4589.360 1.930 4589.710 ; END END gpio_analog_sel[24] PIN gpio_analog_sel[25] @@ -1556,7 +1556,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3740.360 1.930 3740.710 ; + RECT -2.000 3740.360 2.000 3740.710 ; END END gpio_analog_sel[25] PIN gpio_analog_sel[26] @@ -1580,7 +1580,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3092.360 1.930 3092.710 ; + RECT -2.000 3092.360 2.000 3092.710 ; END END gpio_analog_sel[28] PIN gpio_analog_sel[29] @@ -1596,7 +1596,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT 3164.710 790.920 3168.630 791.270 ; + RECT 3164.630 790.920 3168.630 791.270 ; END END gpio_analog_sel[2] PIN gpio_analog_sel[30] @@ -1612,7 +1612,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 2444.360 1.930 2444.710 ; + RECT -2.000 2444.360 2.000 2444.710 ; END END gpio_analog_sel[31] PIN gpio_analog_sel[32] @@ -1620,7 +1620,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1806.360 1.930 1806.710 ; + RECT -2.000 1806.360 2.000 1806.710 ; END END gpio_analog_sel[32] PIN gpio_analog_sel[33] @@ -1636,7 +1636,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1374.360 1.930 1374.710 ; + RECT -2.000 1374.360 1.910 1374.710 ; END END gpio_analog_sel[34] PIN gpio_analog_sel[35] @@ -1788,7 +1788,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT 3164.630 3462.520 3168.630 3462.870 ; + RECT 3164.710 3462.520 3168.630 3462.870 ; END END gpio_dm0[11] PIN gpio_dm0[12] @@ -1900,7 +1900,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 4607.760 1.930 4608.110 ; + RECT -2.000 4607.760 2.000 4608.110 ; END END gpio_dm0[24] PIN gpio_dm0[25] @@ -1908,7 +1908,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3758.760 1.910 3759.110 ; + RECT -2.000 3758.760 2.000 3759.110 ; END END gpio_dm0[25] PIN gpio_dm0[26] @@ -1916,7 +1916,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3542.760 2.000 3543.110 ; + RECT -2.000 3542.760 1.930 3543.110 ; END END gpio_dm0[26] PIN gpio_dm0[27] @@ -1932,7 +1932,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3110.760 1.930 3111.110 ; + RECT -2.000 3110.760 2.000 3111.110 ; END END gpio_dm0[28] PIN gpio_dm0[29] @@ -1948,7 +1948,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT 3164.630 772.520 3168.630 772.870 ; + RECT 3164.710 772.520 3168.630 772.870 ; END END gpio_dm0[2] PIN gpio_dm0[30] @@ -1964,7 +1964,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 2462.760 1.930 2463.110 ; + RECT -2.000 2462.760 2.000 2463.110 ; END END gpio_dm0[31] PIN gpio_dm0[32] @@ -1972,7 +1972,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1824.760 1.930 1825.110 ; + RECT -2.000 1824.760 2.000 1825.110 ; END END gpio_dm0[32] PIN gpio_dm0[33] @@ -1988,7 +1988,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1392.760 1.930 1393.110 ; + RECT -2.000 1392.760 1.910 1393.110 ; END END gpio_dm0[34] PIN gpio_dm0[35] @@ -2276,7 +2276,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3335.960 1.910 3336.310 ; + RECT -2.000 3335.960 2.000 3336.310 ; END END gpio_dm1[27] PIN gpio_dm1[28] @@ -2300,7 +2300,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT 3165.420 763.320 3168.630 763.670 ; + RECT 3164.710 763.320 3168.630 763.670 ; END END gpio_dm1[2] PIN gpio_dm1[30] @@ -2308,7 +2308,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 2687.960 1.930 2688.310 ; + RECT -2.000 2687.960 1.220 2688.310 ; END END gpio_dm1[30] PIN gpio_dm1[31] @@ -2316,7 +2316,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 2471.960 2.000 2472.310 ; + RECT -2.000 2471.960 1.930 2472.310 ; END END gpio_dm1[31] PIN gpio_dm1[32] @@ -2332,7 +2332,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1617.960 1.930 1618.310 ; + RECT -2.000 1617.960 2.000 1618.310 ; END END gpio_dm1[33] PIN gpio_dm1[34] @@ -2604,7 +2604,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 4586.140 2.000 4586.490 ; + RECT -2.000 4586.140 1.930 4586.490 ; END END gpio_dm2[24] PIN gpio_dm2[25] @@ -2628,7 +2628,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3305.140 1.930 3305.490 ; + RECT -2.000 3305.140 2.000 3305.490 ; END END gpio_dm2[27] PIN gpio_dm2[28] @@ -2636,7 +2636,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3089.140 1.910 3089.490 ; + RECT -2.000 3089.140 2.000 3089.490 ; END END gpio_dm2[28] PIN gpio_dm2[29] @@ -2652,7 +2652,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT 3165.420 794.140 3168.630 794.490 ; + RECT 3166.330 794.140 3168.630 794.490 ; END END gpio_dm2[2] PIN gpio_dm2[30] @@ -2660,7 +2660,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 2657.140 1.930 2657.490 ; + RECT -2.000 2657.140 0.300 2657.490 ; END END gpio_dm2[30] PIN gpio_dm2[31] @@ -2668,7 +2668,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 2441.140 1.930 2441.490 ; + RECT -2.000 2441.140 1.220 2441.490 ; END END gpio_dm2[31] PIN gpio_dm2[32] @@ -2676,7 +2676,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1803.140 1.930 1803.490 ; + RECT -2.000 1803.140 1.220 1803.490 ; END END gpio_dm2[32] PIN gpio_dm2[33] @@ -2684,7 +2684,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1587.140 1.930 1587.490 ; + RECT -2.000 1587.140 1.910 1587.490 ; END END gpio_dm2[33] PIN gpio_dm2[34] @@ -2844,7 +2844,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT 3164.630 3487.360 3168.630 3487.710 ; + RECT 3164.710 3487.360 3168.630 3487.710 ; END END gpio_holdover[11] PIN gpio_holdover[12] @@ -2972,7 +2972,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3517.920 1.930 3518.270 ; + RECT -2.000 3517.920 2.000 3518.270 ; END END gpio_holdover[26] PIN gpio_holdover[27] @@ -3004,7 +3004,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT 3164.710 797.360 3168.630 797.710 ; + RECT 3164.630 797.360 3168.630 797.710 ; END END gpio_holdover[2] PIN gpio_holdover[30] @@ -3012,7 +3012,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 2653.920 1.930 2654.270 ; + RECT -2.000 2653.920 1.220 2654.270 ; END END gpio_holdover[30] PIN gpio_holdover[31] @@ -3020,7 +3020,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 2437.920 1.930 2438.270 ; + RECT -2.000 2437.920 2.000 2438.270 ; END END gpio_holdover[31] PIN gpio_holdover[32] @@ -3044,7 +3044,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1367.920 1.930 1368.270 ; + RECT -2.000 1367.920 1.910 1368.270 ; END END gpio_holdover[34] PIN gpio_holdover[35] @@ -3196,7 +3196,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT 3164.630 3502.540 3168.630 3502.890 ; + RECT 3164.710 3502.540 3168.630 3502.890 ; END END gpio_ib_mode_sel[11] PIN gpio_ib_mode_sel[12] @@ -3308,7 +3308,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 4567.740 1.930 4568.090 ; + RECT -2.000 4567.740 2.000 4568.090 ; END END gpio_ib_mode_sel[24] PIN gpio_ib_mode_sel[25] @@ -3340,7 +3340,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3070.740 1.930 3071.090 ; + RECT -2.000 3070.740 0.300 3071.090 ; END END gpio_ib_mode_sel[28] PIN gpio_ib_mode_sel[29] @@ -3348,7 +3348,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 2854.740 2.000 2855.090 ; + RECT -2.000 2854.740 1.930 2855.090 ; END END gpio_ib_mode_sel[29] PIN gpio_ib_mode_sel[2] @@ -3356,7 +3356,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT 3164.710 812.540 3168.630 812.890 ; + RECT 3164.630 812.540 3168.630 812.890 ; END END gpio_ib_mode_sel[2] PIN gpio_ib_mode_sel[30] @@ -3372,7 +3372,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 2422.740 1.930 2423.090 ; + RECT -2.000 2422.740 2.000 2423.090 ; END END gpio_ib_mode_sel[31] PIN gpio_ib_mode_sel[32] @@ -3380,7 +3380,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1784.740 0.300 1785.090 ; + RECT -2.000 1784.740 2.000 1785.090 ; END END gpio_ib_mode_sel[32] PIN gpio_ib_mode_sel[33] @@ -3388,7 +3388,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1568.740 0.300 1569.090 ; + RECT -2.000 1568.740 1.930 1569.090 ; END END gpio_ib_mode_sel[33] PIN gpio_ib_mode_sel[34] @@ -3396,7 +3396,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1352.740 1.930 1353.090 ; + RECT -2.000 1352.740 2.000 1353.090 ; END END gpio_ib_mode_sel[34] PIN gpio_ib_mode_sel[35] @@ -3530,8 +3530,8 @@ MACRO openframe_project_wrapper PIN gpio_in[0] DIRECTION INPUT ; USE SIGNAL ; - ANTENNAGATEAREA 1.286700 ; - ANTENNADIFFAREA 0.434700 ; + ANTENNAGATEAREA 2.573400 ; + ANTENNADIFFAREA 0.869400 ; PORT LAYER met3 ; RECT 3164.630 293.920 3168.630 294.270 ; @@ -3620,8 +3620,8 @@ MACRO openframe_project_wrapper PIN gpio_in[1] DIRECTION INPUT ; USE SIGNAL ; - ANTENNAGATEAREA 0.593700 ; - ANTENNADIFFAREA 0.434700 ; + ANTENNAGATEAREA 1.187400 ; + ANTENNADIFFAREA 0.869400 ; PORT LAYER met3 ; RECT 3164.630 519.920 3168.630 520.270 ; @@ -4376,7 +4376,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3752.780 2.000 3753.130 ; + RECT -2.000 3752.780 1.930 3753.130 ; END END gpio_inp_dis[25] PIN gpio_inp_dis[26] @@ -4384,7 +4384,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3536.780 1.930 3537.130 ; + RECT -2.000 3536.780 2.000 3537.130 ; END END gpio_inp_dis[26] PIN gpio_inp_dis[27] @@ -4400,7 +4400,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3104.780 2.000 3105.130 ; + RECT -2.000 3104.780 1.930 3105.130 ; END END gpio_inp_dis[28] PIN gpio_inp_dis[29] @@ -4408,7 +4408,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 2888.780 1.930 2889.130 ; + RECT -2.000 2888.780 2.000 2889.130 ; END END gpio_inp_dis[29] PIN gpio_inp_dis[2] @@ -4416,7 +4416,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT 3165.420 778.500 3168.630 778.850 ; + RECT 3166.330 778.500 3168.630 778.850 ; END END gpio_inp_dis[2] PIN gpio_inp_dis[30] @@ -4432,7 +4432,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 2456.780 2.000 2457.130 ; + RECT -2.000 2456.780 1.220 2457.130 ; END END gpio_inp_dis[31] PIN gpio_inp_dis[32] @@ -4440,7 +4440,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1818.780 1.220 1819.130 ; + RECT -2.000 1818.780 1.930 1819.130 ; END END gpio_inp_dis[32] PIN gpio_inp_dis[33] @@ -4448,7 +4448,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1602.780 2.000 1603.130 ; + RECT -2.000 1602.780 1.910 1603.130 ; END END gpio_inp_dis[33] PIN gpio_inp_dis[34] @@ -4456,7 +4456,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1386.780 2.000 1387.130 ; + RECT -2.000 1386.780 1.930 1387.130 ; END END gpio_inp_dis[34] PIN gpio_inp_dis[35] @@ -4720,7 +4720,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 4533.220 2.140 4533.520 ; + RECT -2.000 4533.220 3.370 4533.520 ; END END gpio_loopback_one[24] PIN gpio_loopback_one[25] @@ -4728,7 +4728,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3683.220 3.060 3683.520 ; + RECT -2.000 3683.220 3.980 3683.520 ; END END gpio_loopback_one[25] PIN gpio_loopback_one[26] @@ -4736,7 +4736,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3468.220 2.140 3468.520 ; + RECT -2.000 3468.220 2.450 3468.520 ; END END gpio_loopback_one[26] PIN gpio_loopback_one[27] @@ -4744,7 +4744,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3253.220 2.220 3253.520 ; + RECT -2.000 3253.220 3.980 3253.520 ; END END gpio_loopback_one[27] PIN gpio_loopback_one[28] @@ -4752,7 +4752,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3038.220 2.140 3038.520 ; + RECT -2.000 3038.220 2.450 3038.520 ; END END gpio_loopback_one[28] PIN gpio_loopback_one[29] @@ -4760,7 +4760,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 2823.220 2.140 2823.520 ; + RECT -2.000 2823.220 3.980 2823.520 ; END END gpio_loopback_one[29] PIN gpio_loopback_one[2] @@ -4768,7 +4768,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT 3165.420 830.025 3168.630 830.335 ; + RECT 3164.630 830.025 3168.630 830.335 ; END END gpio_loopback_one[2] PIN gpio_loopback_one[30] @@ -4776,7 +4776,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 2608.220 3.980 2608.520 ; + RECT -2.000 2608.220 3.370 2608.520 ; END END gpio_loopback_one[30] PIN gpio_loopback_one[31] @@ -4784,7 +4784,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 2393.220 3.060 2393.520 ; + RECT -2.000 2393.220 2.140 2393.520 ; END END gpio_loopback_one[31] PIN gpio_loopback_one[32] @@ -4792,7 +4792,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1748.220 2.140 1748.520 ; + RECT -2.000 1748.220 1.220 1748.520 ; END END gpio_loopback_one[32] PIN gpio_loopback_one[33] @@ -4800,7 +4800,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1533.220 3.060 1533.520 ; + RECT -2.000 1533.220 2.140 1533.520 ; END END gpio_loopback_one[33] PIN gpio_loopback_one[34] @@ -4808,7 +4808,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1318.220 3.060 1318.520 ; + RECT -2.000 1318.220 1.220 1318.520 ; END END gpio_loopback_one[34] PIN gpio_loopback_one[35] @@ -4960,7 +4960,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT 3164.630 3525.030 3168.630 3525.340 ; + RECT 3164.710 3525.030 3168.630 3525.340 ; END END gpio_loopback_zero[11] PIN gpio_loopback_zero[12] @@ -5072,7 +5072,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 4523.220 2.140 4523.520 ; + RECT -2.000 4523.220 3.370 4523.520 ; END END gpio_loopback_zero[24] PIN gpio_loopback_zero[25] @@ -5080,7 +5080,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3673.220 1.930 3673.520 ; + RECT -2.000 3673.220 3.060 3673.520 ; END END gpio_loopback_zero[25] PIN gpio_loopback_zero[26] @@ -5120,7 +5120,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT 3164.710 840.030 3168.630 840.340 ; + RECT 3164.630 840.030 3168.630 840.340 ; END END gpio_loopback_zero[2] PIN gpio_loopback_zero[30] @@ -5160,7 +5160,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1308.220 1.220 1308.520 ; + RECT -2.000 1308.220 1.930 1308.520 ; END END gpio_loopback_zero[34] PIN gpio_loopback_zero[35] @@ -5312,7 +5312,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT 3164.630 3505.760 3168.630 3506.110 ; + RECT 3164.710 3505.760 3168.630 3506.110 ; END END gpio_oeb[11] PIN gpio_oeb[12] @@ -5424,7 +5424,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 4564.520 2.000 4564.870 ; + RECT -2.000 4564.520 1.930 4564.870 ; END END gpio_oeb[24] PIN gpio_oeb[25] @@ -5432,7 +5432,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3715.520 2.000 3715.870 ; + RECT -2.000 3715.520 1.930 3715.870 ; END END gpio_oeb[25] PIN gpio_oeb[26] @@ -5448,7 +5448,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3283.520 1.220 3283.870 ; + RECT -2.000 3283.520 2.000 3283.870 ; END END gpio_oeb[27] PIN gpio_oeb[28] @@ -5456,7 +5456,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3067.520 2.000 3067.870 ; + RECT -2.000 3067.520 1.930 3067.870 ; END END gpio_oeb[28] PIN gpio_oeb[29] @@ -5464,7 +5464,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 2851.520 1.930 2851.870 ; + RECT -2.000 2851.520 2.000 2851.870 ; END END gpio_oeb[29] PIN gpio_oeb[2] @@ -5472,7 +5472,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT 3164.710 815.760 3168.630 816.110 ; + RECT 3164.630 815.760 3168.630 816.110 ; END END gpio_oeb[2] PIN gpio_oeb[30] @@ -5480,7 +5480,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 2635.520 2.000 2635.870 ; + RECT -2.000 2635.520 1.930 2635.870 ; END END gpio_oeb[30] PIN gpio_oeb[31] @@ -5496,7 +5496,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1781.520 1.220 1781.870 ; + RECT -2.000 1781.520 0.300 1781.870 ; END END gpio_oeb[32] PIN gpio_oeb[33] @@ -5512,7 +5512,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1349.520 2.000 1349.870 ; + RECT -2.000 1349.520 1.930 1349.870 ; END END gpio_oeb[34] PIN gpio_oeb[35] @@ -5666,7 +5666,7 @@ MACRO openframe_project_wrapper ANTENNADIFFAREA 0.702900 ; PORT LAYER met3 ; - RECT 3164.710 3490.120 3168.630 3490.470 ; + RECT 3164.630 3490.120 3168.630 3490.470 ; END END gpio_out[11] PIN gpio_out[12] @@ -5777,46 +5777,52 @@ MACRO openframe_project_wrapper PIN gpio_out[24] DIRECTION OUTPUT ; USE SIGNAL ; + ANTENNADIFFAREA 0.702900 ; PORT LAYER met3 ; - RECT -2.000 4580.160 1.930 4580.510 ; + RECT -2.000 4580.160 2.000 4580.510 ; END END gpio_out[24] PIN gpio_out[25] DIRECTION OUTPUT ; USE SIGNAL ; + ANTENNADIFFAREA 0.702900 ; PORT LAYER met3 ; - RECT -2.000 3731.160 1.930 3731.510 ; + RECT -2.000 3731.160 2.000 3731.510 ; END END gpio_out[25] PIN gpio_out[26] DIRECTION OUTPUT ; USE SIGNAL ; + ANTENNADIFFAREA 0.702900 ; PORT LAYER met3 ; - RECT -2.000 3515.160 1.930 3515.510 ; + RECT -2.000 3515.160 2.000 3515.510 ; END END gpio_out[26] PIN gpio_out[27] DIRECTION OUTPUT ; USE SIGNAL ; + ANTENNADIFFAREA 0.702900 ; PORT LAYER met3 ; - RECT -2.000 3299.160 1.930 3299.510 ; + RECT -2.000 3299.160 2.000 3299.510 ; END END gpio_out[27] PIN gpio_out[28] DIRECTION OUTPUT ; USE SIGNAL ; + ANTENNADIFFAREA 0.702900 ; PORT LAYER met3 ; - RECT -2.000 3083.160 1.930 3083.510 ; + RECT -2.000 3083.160 2.000 3083.510 ; END END gpio_out[28] PIN gpio_out[29] DIRECTION OUTPUT ; USE SIGNAL ; + ANTENNADIFFAREA 0.702900 ; PORT LAYER met3 ; RECT -2.000 2867.160 2.000 2867.510 ; @@ -5834,41 +5840,46 @@ MACRO openframe_project_wrapper PIN gpio_out[30] DIRECTION OUTPUT ; USE SIGNAL ; + ANTENNADIFFAREA 0.702900 ; PORT LAYER met3 ; - RECT -2.000 2651.160 1.930 2651.510 ; + RECT -2.000 2651.160 2.000 2651.510 ; END END gpio_out[30] PIN gpio_out[31] DIRECTION OUTPUT ; USE SIGNAL ; + ANTENNADIFFAREA 0.702900 ; PORT LAYER met3 ; - RECT -2.000 2435.160 1.930 2435.510 ; + RECT -2.000 2435.160 2.000 2435.510 ; END END gpio_out[31] PIN gpio_out[32] DIRECTION OUTPUT ; USE SIGNAL ; + ANTENNADIFFAREA 0.702900 ; PORT LAYER met3 ; - RECT -2.000 1797.160 1.930 1797.510 ; + RECT -2.000 1797.160 2.000 1797.510 ; END END gpio_out[32] PIN gpio_out[33] DIRECTION OUTPUT ; USE SIGNAL ; + ANTENNADIFFAREA 0.702900 ; PORT LAYER met3 ; - RECT -2.000 1581.160 1.930 1581.510 ; + RECT -2.000 1581.160 2.000 1581.510 ; END END gpio_out[33] PIN gpio_out[34] DIRECTION OUTPUT ; USE SIGNAL ; + ANTENNADIFFAREA 0.702900 ; PORT LAYER met3 ; - RECT -2.000 1365.160 1.930 1365.510 ; + RECT -2.000 1365.160 2.000 1365.510 ; END END gpio_out[34] PIN gpio_out[35] @@ -6027,7 +6038,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT 3164.630 3444.120 3168.630 3444.470 ; + RECT 3164.710 3444.120 3168.630 3444.470 ; END END gpio_slow_sel[11] PIN gpio_slow_sel[12] @@ -6163,7 +6174,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3345.160 1.910 3345.510 ; + RECT -2.000 3345.160 1.930 3345.510 ; END END gpio_slow_sel[27] PIN gpio_slow_sel[28] @@ -6187,7 +6198,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT 3164.710 754.120 3168.630 754.470 ; + RECT 3164.630 754.120 3168.630 754.470 ; END END gpio_slow_sel[2] PIN gpio_slow_sel[30] @@ -6203,7 +6214,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 2481.160 2.000 2481.510 ; + RECT -2.000 2481.160 1.930 2481.510 ; END END gpio_slow_sel[31] PIN gpio_slow_sel[32] @@ -6219,7 +6230,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1627.160 1.930 1627.510 ; + RECT -2.000 1627.160 2.000 1627.510 ; END END gpio_slow_sel[33] PIN gpio_slow_sel[34] @@ -6227,7 +6238,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1411.160 2.000 1411.510 ; + RECT -2.000 1411.160 1.930 1411.510 ; END END gpio_slow_sel[34] PIN gpio_slow_sel[35] @@ -6379,7 +6390,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT 3164.630 3499.320 3168.630 3499.670 ; + RECT 3164.710 3499.320 3168.630 3499.670 ; END END gpio_vtrip_sel[11] PIN gpio_vtrip_sel[12] @@ -6499,7 +6510,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3721.960 1.910 3722.310 ; + RECT -2.000 3721.960 1.930 3722.310 ; END END gpio_vtrip_sel[25] PIN gpio_vtrip_sel[26] @@ -6523,7 +6534,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 3073.960 0.300 3074.310 ; + RECT -2.000 3073.960 1.930 3074.310 ; END END gpio_vtrip_sel[28] PIN gpio_vtrip_sel[29] @@ -6531,7 +6542,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 2857.960 2.000 2858.310 ; + RECT -2.000 2857.960 1.930 2858.310 ; END END gpio_vtrip_sel[29] PIN gpio_vtrip_sel[2] @@ -6539,7 +6550,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT 3164.710 809.320 3168.630 809.670 ; + RECT 3164.630 809.320 3168.630 809.670 ; END END gpio_vtrip_sel[2] PIN gpio_vtrip_sel[30] @@ -6555,7 +6566,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 2425.960 1.930 2426.310 ; + RECT -2.000 2425.960 2.000 2426.310 ; END END gpio_vtrip_sel[31] PIN gpio_vtrip_sel[32] @@ -6579,7 +6590,7 @@ MACRO openframe_project_wrapper USE SIGNAL ; PORT LAYER met3 ; - RECT -2.000 1355.960 1.930 1356.310 ; + RECT -2.000 1355.960 1.910 1356.310 ; END END gpio_vtrip_sel[34] PIN gpio_vtrip_sel[35] @@ -7051,7 +7062,7 @@ MACRO openframe_project_wrapper USE POWER ; PORT LAYER met3 ; - RECT -2.000 2019.310 0.300 2042.570 ; + RECT -2.000 2019.310 40.000 2042.570 ; END END vccd2 PIN vccd2 @@ -7059,7 +7070,7 @@ MACRO openframe_project_wrapper USE POWER ; PORT LAYER met3 ; - RECT -2.000 4349.820 0.300 4373.820 ; + RECT -2.000 4349.820 40.000 4373.820 ; END END vccd2 PIN vccd2 @@ -7067,7 +7078,7 @@ MACRO openframe_project_wrapper USE POWER ; PORT LAYER met3 ; - RECT -2.000 4400.070 0.300 4424.020 ; + RECT -2.000 4400.070 40.000 4424.020 ; END END vccd2 PIN vdda @@ -7275,7 +7286,7 @@ MACRO openframe_project_wrapper USE GROUND ; PORT LAYER met3 ; - RECT -2.000 1993.810 0.300 2017.810 ; + RECT -2.000 1993.810 33.300 2017.810 ; END END vssd2 PIN vssd2 @@ -7283,7 +7294,7 @@ MACRO openframe_project_wrapper USE GROUND ; PORT LAYER met3 ; - RECT -2.000 2044.070 0.300 2068.020 ; + RECT -2.000 2044.070 33.300 2068.020 ; END END vssd2 PIN vssd2 @@ -7291,7 +7302,7 @@ MACRO openframe_project_wrapper USE GROUND ; PORT LAYER met3 ; - RECT -2.000 4375.270 0.300 4398.580 ; + RECT -2.000 4375.270 33.300 4398.580 ; END END vssd2 PIN vssio @@ -7328,13 +7339,13 @@ MACRO openframe_project_wrapper END vssio OBS LAYER nwell ; - RECT 2864.890 251.235 3035.010 3719.510 ; + RECT 130.990 251.235 3035.010 3719.510 ; LAYER li1 ; - RECT 2865.080 251.235 3034.820 3719.405 ; + RECT 131.180 251.235 3034.820 3719.405 ; LAYER met1 ; - RECT 2865.080 251.080 3043.490 3719.560 ; + RECT 122.510 251.080 3043.490 3719.560 ; LAYER met2 ; - RECT 1.930 4764.350 137.210 4766.530 ; + RECT 1.540 4764.350 137.210 4766.530 ; RECT 138.070 4764.350 147.210 4766.530 ; RECT 148.070 4764.350 171.520 4766.530 ; RECT 172.360 4764.350 174.280 4766.530 ; @@ -7512,8 +7523,8 @@ MACRO openframe_project_wrapper RECT 2982.720 4764.350 2984.920 4766.530 ; RECT 2985.760 4764.350 2994.120 4766.530 ; RECT 2994.960 4764.350 3165.100 4766.530 ; - RECT 1.930 2.280 3165.100 4764.350 ; - RECT 1.930 0.155 497.600 2.280 ; + RECT 1.540 2.280 3165.100 4764.350 ; + RECT 1.540 0.155 497.600 2.280 ; RECT 498.440 0.155 550.540 2.280 ; RECT 551.380 0.155 725.670 2.280 ; RECT 726.510 0.155 734.870 2.280 ; @@ -7668,1152 +7679,1164 @@ MACRO openframe_project_wrapper RECT 1481.110 4765.930 1506.310 4765.945 ; RECT 1531.010 4765.930 2667.410 4765.945 ; RECT 2692.110 4765.930 2717.310 4765.945 ; - RECT 2742.010 4765.930 3165.450 4765.945 ; - RECT 0.270 4645.740 3165.450 4765.930 ; + RECT 2742.010 4765.930 3166.370 4765.945 ; + RECT 0.270 4645.740 3166.370 4765.930 ; RECT 0.270 4644.630 3164.230 4645.740 ; - RECT 0.270 4636.110 3165.450 4644.630 ; - RECT 2.400 4635.740 3165.450 4636.110 ; + RECT 0.270 4636.110 3166.370 4644.630 ; + RECT 2.400 4635.740 3166.370 4636.110 ; RECT 2.400 4634.960 3164.230 4635.740 ; RECT 0.270 4634.630 3164.230 4634.960 ; - RECT 0.270 4626.910 3165.450 4634.630 ; - RECT 2.330 4626.270 3165.450 4626.910 ; + RECT 0.270 4626.910 3166.370 4634.630 ; + RECT 2.330 4626.270 3166.370 4626.910 ; RECT 2.330 4625.760 3164.230 4626.270 ; RECT 0.270 4625.120 3164.230 4625.760 ; - RECT 0.270 4623.840 3165.450 4625.120 ; - RECT 2.400 4623.510 3165.450 4623.840 ; + RECT 0.270 4623.840 3166.370 4625.120 ; + RECT 2.400 4623.510 3166.370 4623.840 ; RECT 2.400 4622.400 3164.230 4623.510 ; RECT 0.270 4622.360 3164.230 4622.400 ; - RECT 0.270 4620.290 3165.450 4622.360 ; + RECT 0.270 4620.290 3166.370 4622.360 ; RECT 0.270 4619.140 3164.310 4620.290 ; - RECT 0.270 4617.710 3165.450 4619.140 ; - RECT 2.330 4617.070 3165.450 4617.710 ; + RECT 0.270 4617.710 3166.370 4619.140 ; + RECT 2.330 4617.070 3166.370 4617.710 ; RECT 2.330 4616.560 3164.230 4617.070 ; RECT 0.270 4615.920 3164.230 4616.560 ; - RECT 0.270 4614.855 3165.450 4615.920 ; - RECT 2.400 4612.985 3165.450 4614.855 ; - RECT 0.270 4611.730 3165.450 4612.985 ; - RECT 2.330 4610.580 3165.450 4611.730 ; - RECT 0.270 4608.510 3165.450 4610.580 ; - RECT 2.330 4607.870 3165.450 4608.510 ; - RECT 2.330 4607.360 3164.310 4607.870 ; + RECT 0.270 4614.855 3166.370 4615.920 ; + RECT 2.400 4612.985 3166.370 4614.855 ; + RECT 0.270 4611.730 3166.370 4612.985 ; + RECT 2.330 4610.580 3166.370 4611.730 ; + RECT 0.270 4608.510 3166.370 4610.580 ; + RECT 2.400 4607.870 3166.370 4608.510 ; + RECT 2.400 4607.360 3164.310 4607.870 ; RECT 0.270 4606.720 3164.310 4607.360 ; - RECT 0.270 4605.290 3165.450 4606.720 ; - RECT 2.330 4605.110 3165.450 4605.290 ; + RECT 0.270 4605.290 3166.370 4606.720 ; + RECT 2.330 4605.110 3166.370 4605.290 ; RECT 2.330 4604.140 3164.310 4605.110 ; RECT 0.270 4603.960 3164.310 4604.140 ; - RECT 0.270 4602.530 3165.450 4603.960 ; - RECT 2.400 4601.890 3165.450 4602.530 ; + RECT 0.270 4602.530 3166.370 4603.960 ; + RECT 2.400 4601.890 3166.370 4602.530 ; RECT 2.400 4601.380 3164.310 4601.890 ; RECT 0.270 4600.740 3164.310 4601.380 ; - RECT 0.270 4598.670 3165.450 4600.740 ; + RECT 0.270 4598.670 3166.370 4600.740 ; RECT 0.270 4597.520 3164.310 4598.670 ; - RECT 0.270 4590.110 3165.450 4597.520 ; - RECT 2.310 4588.960 3165.450 4590.110 ; - RECT 0.270 4586.890 3165.450 4588.960 ; - RECT 2.400 4586.250 3165.450 4586.890 ; - RECT 2.400 4585.740 3164.230 4586.250 ; + RECT 0.270 4590.110 3166.370 4597.520 ; + RECT 2.330 4588.960 3166.370 4590.110 ; + RECT 0.270 4586.890 3166.370 4588.960 ; + RECT 2.330 4586.250 3166.370 4586.890 ; + RECT 2.330 4585.740 3164.230 4586.250 ; RECT 0.270 4585.100 3164.230 4585.740 ; - RECT 0.270 4583.670 3165.450 4585.100 ; - RECT 2.330 4583.490 3165.450 4583.670 ; + RECT 0.270 4583.670 3166.370 4585.100 ; + RECT 2.330 4583.490 3166.370 4583.670 ; RECT 2.330 4582.520 3164.310 4583.490 ; RECT 0.270 4582.340 3164.310 4582.520 ; - RECT 0.270 4580.910 3165.450 4582.340 ; - RECT 2.330 4580.270 3165.450 4580.910 ; - RECT 2.330 4579.760 3164.310 4580.270 ; + RECT 0.270 4580.910 3166.370 4582.340 ; + RECT 2.400 4580.270 3166.370 4580.910 ; + RECT 2.400 4579.760 3164.310 4580.270 ; RECT 0.270 4579.120 3164.310 4579.760 ; - RECT 0.270 4577.050 3165.450 4579.120 ; + RECT 0.270 4577.050 3166.370 4579.120 ; RECT 0.270 4575.900 3164.310 4577.050 ; - RECT 0.270 4574.645 3165.450 4575.900 ; + RECT 0.270 4574.645 3166.370 4575.900 ; RECT 0.270 4572.775 3164.230 4574.645 ; - RECT 0.270 4571.710 3165.450 4572.775 ; - RECT 2.330 4571.070 3165.450 4571.710 ; + RECT 0.270 4571.710 3166.370 4572.775 ; + RECT 2.330 4571.070 3166.370 4571.710 ; RECT 2.330 4570.560 3164.310 4571.070 ; RECT 0.270 4569.920 3164.310 4570.560 ; - RECT 0.270 4568.490 3165.450 4569.920 ; - RECT 2.330 4567.340 3165.450 4568.490 ; - RECT 0.270 4565.270 3165.450 4567.340 ; - RECT 2.400 4565.230 3165.450 4565.270 ; - RECT 2.400 4564.120 3164.230 4565.230 ; + RECT 0.270 4568.490 3166.370 4569.920 ; + RECT 2.400 4567.340 3166.370 4568.490 ; + RECT 0.270 4565.270 3166.370 4567.340 ; + RECT 2.330 4565.230 3166.370 4565.270 ; + RECT 2.330 4564.120 3164.230 4565.230 ; RECT 0.270 4563.790 3164.230 4564.120 ; - RECT 0.270 4562.510 3165.450 4563.790 ; - RECT 2.400 4561.870 3165.450 4562.510 ; + RECT 0.270 4562.510 3166.370 4563.790 ; + RECT 2.400 4561.870 3166.370 4562.510 ; RECT 2.400 4561.360 3164.310 4561.870 ; RECT 0.270 4560.720 3164.310 4561.360 ; - RECT 0.270 4552.670 3165.450 4560.720 ; + RECT 0.270 4552.670 3166.370 4560.720 ; RECT 0.270 4551.520 3164.230 4552.670 ; - RECT 0.270 4533.920 3165.450 4551.520 ; - RECT 2.540 4532.820 3165.450 4533.920 ; - RECT 0.270 4523.920 3165.450 4532.820 ; - RECT 2.540 4522.820 3165.450 4523.920 ; - RECT 0.270 4424.420 3165.450 4522.820 ; - RECT 0.700 4402.210 3165.450 4424.420 ; - RECT 0.700 4399.670 3112.840 4402.210 ; + RECT 0.270 4533.920 3166.370 4551.520 ; + RECT 3.770 4532.820 3166.370 4533.920 ; + RECT 0.270 4523.920 3166.370 4532.820 ; + RECT 3.770 4522.820 3166.370 4523.920 ; + RECT 0.270 4424.420 3166.370 4522.820 ; + RECT 40.400 4402.210 3166.370 4424.420 ; + RECT 40.400 4399.670 3112.840 4402.210 ; RECT 0.270 4398.980 3112.840 4399.670 ; - RECT 0.700 4377.410 3112.840 4398.980 ; - RECT 0.700 4376.760 3165.450 4377.410 ; - RECT 0.700 4374.870 3119.540 4376.760 ; + RECT 33.700 4377.410 3112.840 4398.980 ; + RECT 33.700 4376.760 3166.370 4377.410 ; + RECT 33.700 4374.870 3119.540 4376.760 ; RECT 0.270 4374.220 3119.540 4374.870 ; - RECT 0.700 4352.650 3119.540 4374.220 ; - RECT 0.700 4351.960 3165.450 4352.650 ; - RECT 0.700 4349.420 3112.840 4351.960 ; + RECT 40.400 4352.650 3119.540 4374.220 ; + RECT 40.400 4351.960 3166.370 4352.650 ; + RECT 40.400 4349.420 3112.840 4351.960 ; RECT 0.270 4327.210 3112.840 4349.420 ; - RECT 0.270 4213.010 3165.450 4327.210 ; - RECT 0.700 4195.740 3165.450 4213.010 ; + RECT 0.270 4213.010 3166.370 4327.210 ; + RECT 0.700 4195.740 3166.370 4213.010 ; RECT 0.700 4194.630 3164.230 4195.740 ; - RECT 0.700 4188.310 3165.450 4194.630 ; - RECT 0.270 4185.740 3165.450 4188.310 ; + RECT 0.700 4188.310 3166.370 4194.630 ; + RECT 0.270 4185.740 3166.370 4188.310 ; RECT 0.270 4184.630 3164.310 4185.740 ; - RECT 0.270 4180.270 3165.450 4184.630 ; + RECT 0.270 4180.270 3166.370 4184.630 ; RECT 0.270 4179.120 3164.230 4180.270 ; - RECT 0.270 4177.510 3165.450 4179.120 ; + RECT 0.270 4177.510 3166.370 4179.120 ; RECT 0.270 4176.360 3164.310 4177.510 ; - RECT 0.270 4174.290 3165.450 4176.360 ; + RECT 0.270 4174.290 3166.370 4176.360 ; RECT 0.270 4173.140 3164.230 4174.290 ; - RECT 0.270 4171.070 3165.450 4173.140 ; + RECT 0.270 4171.070 3166.370 4173.140 ; RECT 0.270 4169.920 3164.310 4171.070 ; - RECT 0.270 4163.110 3165.450 4169.920 ; - RECT 0.700 4161.870 3165.450 4163.110 ; + RECT 0.270 4163.110 3166.370 4169.920 ; + RECT 0.700 4161.870 3166.370 4163.110 ; RECT 0.700 4160.720 3164.310 4161.870 ; - RECT 0.700 4159.110 3165.450 4160.720 ; + RECT 0.700 4159.110 3166.370 4160.720 ; RECT 0.700 4157.960 3164.310 4159.110 ; - RECT 0.700 4155.890 3165.450 4157.960 ; + RECT 0.700 4155.890 3166.370 4157.960 ; RECT 0.700 4154.740 3164.310 4155.890 ; - RECT 0.700 4152.670 3165.450 4154.740 ; + RECT 0.700 4152.670 3166.370 4154.740 ; RECT 0.700 4151.520 3164.310 4152.670 ; - RECT 0.700 4140.250 3165.450 4151.520 ; + RECT 0.700 4140.250 3166.370 4151.520 ; RECT 0.700 4139.100 3164.230 4140.250 ; - RECT 0.700 4138.410 3165.450 4139.100 ; - RECT 0.270 4137.490 3165.450 4138.410 ; + RECT 0.700 4138.410 3166.370 4139.100 ; + RECT 0.270 4137.490 3166.370 4138.410 ; RECT 0.270 4136.340 3164.310 4137.490 ; - RECT 0.270 4134.270 3165.450 4136.340 ; + RECT 0.270 4134.270 3166.370 4136.340 ; RECT 0.270 4133.120 3164.310 4134.270 ; - RECT 0.270 4131.050 3165.450 4133.120 ; + RECT 0.270 4131.050 3166.370 4133.120 ; RECT 0.270 4129.900 3164.310 4131.050 ; - RECT 0.270 4128.645 3165.450 4129.900 ; + RECT 0.270 4128.645 3166.370 4129.900 ; RECT 0.270 4126.775 3164.230 4128.645 ; - RECT 0.270 4125.070 3165.450 4126.775 ; + RECT 0.270 4125.070 3166.370 4126.775 ; RECT 0.270 4123.920 3164.310 4125.070 ; - RECT 0.270 4119.230 3165.450 4123.920 ; + RECT 0.270 4119.230 3166.370 4123.920 ; RECT 0.270 4117.790 3164.230 4119.230 ; - RECT 0.270 4115.870 3165.450 4117.790 ; + RECT 0.270 4115.870 3166.370 4117.790 ; RECT 0.270 4114.720 3164.310 4115.870 ; - RECT 0.270 4106.670 3165.450 4114.720 ; + RECT 0.270 4106.670 3166.370 4114.720 ; RECT 0.270 4105.520 3164.230 4106.670 ; - RECT 0.270 4002.010 3165.450 4105.520 ; - RECT 0.700 3977.310 3165.450 4002.010 ; - RECT 0.270 3952.110 3165.450 3977.310 ; - RECT 0.700 3927.410 3165.450 3952.110 ; - RECT 0.270 3787.110 3165.450 3927.410 ; - RECT 2.400 3785.960 3165.450 3787.110 ; - RECT 0.270 3777.910 3165.450 3785.960 ; - RECT 2.400 3776.760 3165.450 3777.910 ; - RECT 0.270 3774.840 3165.450 3776.760 ; - RECT 2.400 3773.400 3165.450 3774.840 ; - RECT 0.270 3768.710 3165.450 3773.400 ; - RECT 2.400 3767.560 3165.450 3768.710 ; - RECT 0.270 3765.855 3165.450 3767.560 ; - RECT 2.400 3763.985 3165.450 3765.855 ; - RECT 0.270 3762.730 3165.450 3763.985 ; - RECT 2.310 3761.580 3165.450 3762.730 ; - RECT 0.270 3759.510 3165.450 3761.580 ; - RECT 2.310 3758.360 3165.450 3759.510 ; - RECT 0.270 3756.290 3165.450 3758.360 ; - RECT 2.330 3755.140 3165.450 3756.290 ; - RECT 0.270 3753.530 3165.450 3755.140 ; - RECT 2.400 3752.380 3165.450 3753.530 ; - RECT 0.270 3750.740 3165.450 3752.380 ; + RECT 0.270 4002.010 3166.370 4105.520 ; + RECT 0.700 3977.310 3166.370 4002.010 ; + RECT 0.270 3956.220 3166.370 3977.310 ; + RECT 0.270 3952.110 3165.930 3956.220 ; + RECT 0.700 3931.520 3165.930 3952.110 ; + RECT 0.700 3927.410 3166.370 3931.520 ; + RECT 0.270 3906.330 3166.370 3927.410 ; + RECT 0.270 3881.630 3165.930 3906.330 ; + RECT 0.270 3787.110 3166.370 3881.630 ; + RECT 2.400 3785.960 3166.370 3787.110 ; + RECT 0.270 3777.910 3166.370 3785.960 ; + RECT 2.400 3776.760 3166.370 3777.910 ; + RECT 0.270 3774.840 3166.370 3776.760 ; + RECT 2.400 3773.400 3166.370 3774.840 ; + RECT 0.270 3768.710 3166.370 3773.400 ; + RECT 2.400 3767.560 3166.370 3768.710 ; + RECT 0.270 3765.855 3166.370 3767.560 ; + RECT 2.400 3763.985 3166.370 3765.855 ; + RECT 0.270 3762.730 3166.370 3763.985 ; + RECT 2.400 3761.580 3166.370 3762.730 ; + RECT 0.270 3759.510 3166.370 3761.580 ; + RECT 2.400 3758.360 3166.370 3759.510 ; + RECT 0.270 3756.290 3166.370 3758.360 ; + RECT 2.400 3755.140 3166.370 3756.290 ; + RECT 0.270 3753.530 3166.370 3755.140 ; + RECT 2.330 3752.380 3166.370 3753.530 ; + RECT 0.270 3750.740 3166.370 3752.380 ; RECT 0.270 3749.630 3164.310 3750.740 ; - RECT 0.270 3741.110 3165.450 3749.630 ; - RECT 2.330 3740.740 3165.450 3741.110 ; - RECT 2.330 3739.960 3164.230 3740.740 ; + RECT 0.270 3741.110 3166.370 3749.630 ; + RECT 2.400 3740.740 3166.370 3741.110 ; + RECT 2.400 3739.960 3164.230 3740.740 ; RECT 0.270 3739.630 3164.230 3739.960 ; - RECT 0.270 3737.890 3165.450 3739.630 ; - RECT 2.330 3736.740 3165.450 3737.890 ; - RECT 0.270 3734.670 3165.450 3736.740 ; - RECT 2.330 3734.270 3165.450 3734.670 ; + RECT 0.270 3737.890 3166.370 3739.630 ; + RECT 2.330 3736.740 3166.370 3737.890 ; + RECT 0.270 3734.670 3166.370 3736.740 ; + RECT 2.330 3734.270 3166.370 3734.670 ; RECT 2.330 3733.520 3164.230 3734.270 ; RECT 0.270 3733.120 3164.230 3733.520 ; - RECT 0.270 3731.910 3165.450 3733.120 ; - RECT 2.330 3731.510 3165.450 3731.910 ; - RECT 2.330 3730.760 3164.310 3731.510 ; + RECT 0.270 3731.910 3166.370 3733.120 ; + RECT 2.400 3731.510 3166.370 3731.910 ; + RECT 2.400 3730.760 3164.310 3731.510 ; RECT 0.270 3730.360 3164.310 3730.760 ; - RECT 0.270 3728.290 3165.450 3730.360 ; + RECT 0.270 3728.290 3166.370 3730.360 ; RECT 0.270 3727.140 3164.330 3728.290 ; - RECT 0.270 3725.070 3165.450 3727.140 ; + RECT 0.270 3725.070 3166.370 3727.140 ; RECT 0.270 3723.920 3164.330 3725.070 ; - RECT 0.270 3722.710 3165.450 3723.920 ; - RECT 2.310 3721.560 3165.450 3722.710 ; - RECT 0.270 3719.490 3165.450 3721.560 ; - RECT 2.330 3718.340 3165.450 3719.490 ; - RECT 0.270 3716.270 3165.450 3718.340 ; - RECT 2.400 3715.870 3165.450 3716.270 ; - RECT 2.400 3715.120 3164.230 3715.870 ; + RECT 0.270 3722.710 3166.370 3723.920 ; + RECT 2.330 3721.560 3166.370 3722.710 ; + RECT 0.270 3719.490 3166.370 3721.560 ; + RECT 2.330 3718.340 3166.370 3719.490 ; + RECT 0.270 3716.270 3166.370 3718.340 ; + RECT 2.330 3715.870 3166.370 3716.270 ; + RECT 2.330 3715.120 3164.230 3715.870 ; RECT 0.270 3714.720 3164.230 3715.120 ; - RECT 0.270 3713.510 3165.450 3714.720 ; - RECT 2.400 3713.110 3165.450 3713.510 ; + RECT 0.270 3713.510 3166.370 3714.720 ; + RECT 2.400 3713.110 3166.370 3713.510 ; RECT 2.400 3712.360 3164.230 3713.110 ; RECT 0.270 3711.960 3164.230 3712.360 ; - RECT 0.270 3709.890 3165.450 3711.960 ; + RECT 0.270 3709.890 3166.370 3711.960 ; RECT 0.270 3708.740 3164.230 3709.890 ; - RECT 0.270 3706.670 3165.450 3708.740 ; + RECT 0.270 3706.670 3166.370 3708.740 ; RECT 0.270 3705.520 3164.230 3706.670 ; - RECT 0.270 3694.250 3165.450 3705.520 ; + RECT 0.270 3694.250 3166.370 3705.520 ; RECT 0.270 3693.100 3164.230 3694.250 ; - RECT 0.270 3691.490 3165.450 3693.100 ; + RECT 0.270 3691.490 3166.370 3693.100 ; RECT 0.270 3690.340 3164.330 3691.490 ; - RECT 0.270 3688.270 3165.450 3690.340 ; + RECT 0.270 3688.270 3166.370 3690.340 ; RECT 0.270 3687.120 3164.230 3688.270 ; - RECT 0.270 3685.050 3165.450 3687.120 ; + RECT 0.270 3685.050 3166.370 3687.120 ; RECT 0.270 3683.920 3164.310 3685.050 ; - RECT 3.460 3683.900 3164.310 3683.920 ; - RECT 3.460 3682.820 3165.450 3683.900 ; - RECT 0.270 3682.645 3165.450 3682.820 ; + RECT 4.380 3683.900 3164.310 3683.920 ; + RECT 4.380 3682.820 3166.370 3683.900 ; + RECT 0.270 3682.645 3166.370 3682.820 ; RECT 0.270 3680.775 3164.230 3682.645 ; - RECT 0.270 3679.070 3165.450 3680.775 ; + RECT 0.270 3679.070 3166.370 3680.775 ; RECT 0.270 3677.920 3164.230 3679.070 ; - RECT 0.270 3673.920 3165.450 3677.920 ; - RECT 2.330 3673.230 3165.450 3673.920 ; - RECT 2.330 3672.820 3164.230 3673.230 ; + RECT 0.270 3673.920 3166.370 3677.920 ; + RECT 3.460 3673.230 3166.370 3673.920 ; + RECT 3.460 3672.820 3164.230 3673.230 ; RECT 0.270 3671.790 3164.230 3672.820 ; - RECT 0.270 3669.870 3165.450 3671.790 ; + RECT 0.270 3669.870 3166.370 3671.790 ; RECT 0.270 3668.720 3164.230 3669.870 ; - RECT 0.270 3660.670 3165.450 3668.720 ; + RECT 0.270 3660.670 3166.370 3668.720 ; RECT 0.270 3659.520 3164.230 3660.670 ; - RECT 0.270 3571.110 3165.450 3659.520 ; - RECT 2.400 3569.960 3165.450 3571.110 ; - RECT 0.270 3561.910 3165.450 3569.960 ; - RECT 2.400 3560.760 3165.450 3561.910 ; - RECT 0.270 3558.840 3165.450 3560.760 ; - RECT 2.400 3557.400 3165.450 3558.840 ; - RECT 0.270 3552.710 3165.450 3557.400 ; - RECT 2.400 3551.560 3165.450 3552.710 ; - RECT 0.270 3549.855 3165.450 3551.560 ; - RECT 2.400 3547.985 3165.450 3549.855 ; - RECT 0.270 3546.730 3165.450 3547.985 ; - RECT 2.400 3545.580 3165.450 3546.730 ; - RECT 0.270 3543.510 3165.450 3545.580 ; - RECT 2.400 3542.360 3165.450 3543.510 ; - RECT 0.270 3540.290 3165.450 3542.360 ; - RECT 2.400 3539.140 3165.450 3540.290 ; - RECT 0.270 3537.530 3165.450 3539.140 ; - RECT 2.330 3536.380 3165.450 3537.530 ; - RECT 0.270 3525.740 3165.450 3536.380 ; - RECT 0.270 3525.110 3164.230 3525.740 ; - RECT 2.400 3524.630 3164.230 3525.110 ; - RECT 2.400 3523.960 3165.450 3524.630 ; - RECT 0.270 3521.890 3165.450 3523.960 ; - RECT 2.400 3520.740 3165.450 3521.890 ; - RECT 0.270 3518.670 3165.450 3520.740 ; - RECT 2.330 3517.520 3165.450 3518.670 ; - RECT 0.270 3515.910 3165.450 3517.520 ; - RECT 2.330 3515.740 3165.450 3515.910 ; - RECT 2.330 3514.760 3164.230 3515.740 ; + RECT 0.270 3571.110 3166.370 3659.520 ; + RECT 2.400 3569.960 3166.370 3571.110 ; + RECT 0.270 3561.910 3166.370 3569.960 ; + RECT 2.400 3560.760 3166.370 3561.910 ; + RECT 0.270 3558.840 3166.370 3560.760 ; + RECT 2.400 3557.400 3166.370 3558.840 ; + RECT 0.270 3552.710 3166.370 3557.400 ; + RECT 2.400 3551.560 3166.370 3552.710 ; + RECT 0.270 3549.855 3166.370 3551.560 ; + RECT 2.400 3547.985 3166.370 3549.855 ; + RECT 0.270 3546.730 3166.370 3547.985 ; + RECT 2.400 3545.580 3166.370 3546.730 ; + RECT 0.270 3543.510 3166.370 3545.580 ; + RECT 2.330 3542.360 3166.370 3543.510 ; + RECT 0.270 3540.290 3166.370 3542.360 ; + RECT 2.330 3539.140 3166.370 3540.290 ; + RECT 0.270 3537.530 3166.370 3539.140 ; + RECT 2.400 3536.380 3166.370 3537.530 ; + RECT 0.270 3525.740 3166.370 3536.380 ; + RECT 0.270 3525.110 3164.310 3525.740 ; + RECT 2.400 3524.630 3164.310 3525.110 ; + RECT 2.400 3523.960 3166.370 3524.630 ; + RECT 0.270 3521.890 3166.370 3523.960 ; + RECT 2.400 3520.740 3166.370 3521.890 ; + RECT 0.270 3518.670 3166.370 3520.740 ; + RECT 2.400 3517.520 3166.370 3518.670 ; + RECT 0.270 3515.910 3166.370 3517.520 ; + RECT 2.400 3515.740 3166.370 3515.910 ; + RECT 2.400 3514.760 3164.230 3515.740 ; RECT 0.270 3514.630 3164.230 3514.760 ; - RECT 0.270 3509.270 3165.450 3514.630 ; + RECT 0.270 3509.270 3166.370 3514.630 ; RECT 0.270 3508.120 3164.230 3509.270 ; - RECT 0.270 3506.710 3165.450 3508.120 ; - RECT 2.330 3506.510 3165.450 3506.710 ; - RECT 2.330 3505.560 3164.230 3506.510 ; - RECT 0.270 3505.360 3164.230 3505.560 ; - RECT 0.270 3503.490 3165.450 3505.360 ; - RECT 2.330 3503.290 3165.450 3503.490 ; - RECT 2.330 3502.340 3164.230 3503.290 ; - RECT 0.270 3502.140 3164.230 3502.340 ; - RECT 0.270 3500.270 3165.450 3502.140 ; - RECT 2.400 3500.070 3165.450 3500.270 ; - RECT 2.400 3499.120 3164.230 3500.070 ; - RECT 0.270 3498.920 3164.230 3499.120 ; - RECT 0.270 3497.510 3165.450 3498.920 ; - RECT 2.400 3496.360 3165.450 3497.510 ; - RECT 0.270 3490.870 3165.450 3496.360 ; - RECT 0.270 3489.720 3164.310 3490.870 ; - RECT 0.270 3488.110 3165.450 3489.720 ; - RECT 0.270 3486.960 3164.230 3488.110 ; - RECT 0.270 3484.890 3165.450 3486.960 ; + RECT 0.270 3506.710 3166.370 3508.120 ; + RECT 2.330 3506.510 3166.370 3506.710 ; + RECT 2.330 3505.560 3164.310 3506.510 ; + RECT 0.270 3505.360 3164.310 3505.560 ; + RECT 0.270 3503.490 3166.370 3505.360 ; + RECT 2.330 3503.290 3166.370 3503.490 ; + RECT 2.330 3502.340 3164.310 3503.290 ; + RECT 0.270 3502.140 3164.310 3502.340 ; + RECT 0.270 3500.270 3166.370 3502.140 ; + RECT 2.400 3500.070 3166.370 3500.270 ; + RECT 2.400 3499.120 3164.310 3500.070 ; + RECT 0.270 3498.920 3164.310 3499.120 ; + RECT 0.270 3497.510 3166.370 3498.920 ; + RECT 2.400 3496.360 3166.370 3497.510 ; + RECT 0.270 3490.870 3166.370 3496.360 ; + RECT 0.270 3489.720 3164.230 3490.870 ; + RECT 0.270 3488.110 3166.370 3489.720 ; + RECT 0.270 3486.960 3164.310 3488.110 ; + RECT 0.270 3484.890 3166.370 3486.960 ; RECT 0.270 3483.740 3164.230 3484.890 ; - RECT 0.270 3481.670 3165.450 3483.740 ; - RECT 0.270 3480.520 3164.230 3481.670 ; - RECT 0.270 3469.250 3165.450 3480.520 ; + RECT 0.270 3481.670 3166.370 3483.740 ; + RECT 0.270 3480.520 3164.310 3481.670 ; + RECT 0.270 3469.250 3166.370 3480.520 ; RECT 0.270 3468.920 3164.230 3469.250 ; - RECT 2.540 3468.100 3164.230 3468.920 ; - RECT 2.540 3467.820 3165.450 3468.100 ; - RECT 0.270 3466.490 3165.450 3467.820 ; - RECT 0.270 3465.340 3164.230 3466.490 ; - RECT 0.270 3463.270 3165.450 3465.340 ; - RECT 0.270 3462.120 3164.230 3463.270 ; - RECT 0.270 3460.050 3165.450 3462.120 ; - RECT 0.270 3458.920 3164.230 3460.050 ; - RECT 0.700 3458.900 3164.230 3458.920 ; - RECT 0.700 3457.820 3165.450 3458.900 ; - RECT 0.270 3457.645 3165.450 3457.820 ; + RECT 2.850 3468.100 3164.230 3468.920 ; + RECT 2.850 3467.820 3166.370 3468.100 ; + RECT 0.270 3466.490 3166.370 3467.820 ; + RECT 0.270 3465.340 3164.310 3466.490 ; + RECT 0.270 3463.270 3166.370 3465.340 ; + RECT 0.270 3462.120 3164.310 3463.270 ; + RECT 0.270 3460.050 3166.370 3462.120 ; + RECT 0.270 3458.920 3164.310 3460.050 ; + RECT 0.700 3458.900 3164.310 3458.920 ; + RECT 0.700 3457.820 3166.370 3458.900 ; + RECT 0.270 3457.645 3166.370 3457.820 ; RECT 0.270 3455.775 3164.230 3457.645 ; - RECT 0.270 3454.070 3165.450 3455.775 ; + RECT 0.270 3454.070 3166.370 3455.775 ; RECT 0.270 3452.920 3164.230 3454.070 ; - RECT 0.270 3448.230 3165.450 3452.920 ; + RECT 0.270 3448.230 3166.370 3452.920 ; RECT 0.270 3446.790 3164.230 3448.230 ; - RECT 0.270 3444.870 3165.450 3446.790 ; - RECT 0.270 3443.720 3164.230 3444.870 ; - RECT 0.270 3435.670 3165.450 3443.720 ; + RECT 0.270 3444.870 3166.370 3446.790 ; + RECT 0.270 3443.720 3164.310 3444.870 ; + RECT 0.270 3435.670 3166.370 3443.720 ; RECT 0.270 3434.520 3164.230 3435.670 ; - RECT 0.270 3355.110 3165.450 3434.520 ; - RECT 2.400 3353.960 3165.450 3355.110 ; - RECT 0.270 3345.910 3165.450 3353.960 ; - RECT 2.310 3344.760 3165.450 3345.910 ; - RECT 0.270 3342.840 3165.450 3344.760 ; - RECT 2.400 3341.400 3165.450 3342.840 ; - RECT 0.270 3336.710 3165.450 3341.400 ; - RECT 2.310 3335.560 3165.450 3336.710 ; - RECT 0.270 3333.855 3165.450 3335.560 ; - RECT 2.400 3331.985 3165.450 3333.855 ; - RECT 0.270 3330.730 3165.450 3331.985 ; - RECT 2.330 3329.580 3165.450 3330.730 ; - RECT 0.270 3327.510 3165.450 3329.580 ; - RECT 2.330 3326.360 3165.450 3327.510 ; - RECT 0.270 3324.290 3165.450 3326.360 ; - RECT 2.330 3323.140 3165.450 3324.290 ; - RECT 0.270 3321.530 3165.450 3323.140 ; - RECT 2.400 3320.380 3165.450 3321.530 ; - RECT 0.270 3309.110 3165.450 3320.380 ; - RECT 2.330 3307.960 3165.450 3309.110 ; - RECT 0.270 3305.890 3165.450 3307.960 ; - RECT 2.330 3304.740 3165.450 3305.890 ; - RECT 0.270 3302.670 3165.450 3304.740 ; - RECT 2.330 3301.520 3165.450 3302.670 ; - RECT 0.270 3300.740 3165.450 3301.520 ; + RECT 0.270 3355.110 3166.370 3434.520 ; + RECT 2.400 3353.960 3166.370 3355.110 ; + RECT 0.270 3345.910 3166.370 3353.960 ; + RECT 2.330 3344.760 3166.370 3345.910 ; + RECT 0.270 3342.840 3166.370 3344.760 ; + RECT 2.400 3341.400 3166.370 3342.840 ; + RECT 0.270 3336.710 3166.370 3341.400 ; + RECT 2.400 3335.560 3166.370 3336.710 ; + RECT 0.270 3333.855 3166.370 3335.560 ; + RECT 2.400 3331.985 3166.370 3333.855 ; + RECT 0.270 3330.730 3166.370 3331.985 ; + RECT 2.330 3329.580 3166.370 3330.730 ; + RECT 0.270 3327.510 3166.370 3329.580 ; + RECT 2.330 3326.360 3166.370 3327.510 ; + RECT 0.270 3324.290 3166.370 3326.360 ; + RECT 2.330 3323.140 3166.370 3324.290 ; + RECT 0.270 3321.530 3166.370 3323.140 ; + RECT 2.400 3320.380 3166.370 3321.530 ; + RECT 0.270 3309.110 3166.370 3320.380 ; + RECT 2.330 3307.960 3166.370 3309.110 ; + RECT 0.270 3305.890 3166.370 3307.960 ; + RECT 2.400 3304.740 3166.370 3305.890 ; + RECT 0.270 3302.670 3166.370 3304.740 ; + RECT 2.330 3301.520 3166.370 3302.670 ; + RECT 0.270 3300.740 3166.370 3301.520 ; RECT 0.270 3299.910 3164.230 3300.740 ; - RECT 2.330 3299.630 3164.230 3299.910 ; - RECT 2.330 3298.760 3165.450 3299.630 ; - RECT 0.270 3290.740 3165.450 3298.760 ; + RECT 2.400 3299.630 3164.230 3299.910 ; + RECT 2.400 3298.760 3166.370 3299.630 ; + RECT 0.270 3290.740 3166.370 3298.760 ; RECT 0.270 3290.710 3164.310 3290.740 ; RECT 2.330 3289.630 3164.310 3290.710 ; - RECT 2.330 3289.560 3165.450 3289.630 ; - RECT 0.270 3287.490 3165.450 3289.560 ; - RECT 2.330 3286.340 3165.450 3287.490 ; - RECT 0.270 3284.270 3165.450 3286.340 ; - RECT 1.620 3283.120 3164.230 3284.270 ; - RECT 0.270 3281.510 3165.450 3283.120 ; + RECT 2.330 3289.560 3166.370 3289.630 ; + RECT 0.270 3287.490 3166.370 3289.560 ; + RECT 2.330 3286.340 3166.370 3287.490 ; + RECT 0.270 3284.270 3166.370 3286.340 ; + RECT 2.400 3283.120 3164.230 3284.270 ; + RECT 0.270 3281.510 3166.370 3283.120 ; RECT 2.400 3280.360 3164.230 3281.510 ; - RECT 0.270 3278.290 3165.450 3280.360 ; + RECT 0.270 3278.290 3166.370 3280.360 ; RECT 0.270 3277.140 3164.310 3278.290 ; - RECT 0.270 3275.070 3165.450 3277.140 ; + RECT 0.270 3275.070 3166.370 3277.140 ; RECT 0.270 3273.920 3164.310 3275.070 ; - RECT 0.270 3265.870 3165.450 3273.920 ; + RECT 0.270 3265.870 3166.370 3273.920 ; RECT 0.270 3264.720 3164.230 3265.870 ; - RECT 0.270 3263.110 3165.450 3264.720 ; + RECT 0.270 3263.110 3166.370 3264.720 ; RECT 0.270 3261.960 3165.020 3263.110 ; - RECT 0.270 3259.890 3165.450 3261.960 ; + RECT 0.270 3259.890 3166.370 3261.960 ; RECT 0.270 3258.740 3164.330 3259.890 ; - RECT 0.270 3256.670 3165.450 3258.740 ; + RECT 0.270 3256.670 3166.370 3258.740 ; RECT 0.270 3255.520 3164.330 3256.670 ; - RECT 0.270 3253.920 3165.450 3255.520 ; - RECT 2.620 3252.820 3165.450 3253.920 ; - RECT 0.270 3244.250 3165.450 3252.820 ; + RECT 0.270 3253.920 3166.370 3255.520 ; + RECT 4.380 3252.820 3166.370 3253.920 ; + RECT 0.270 3244.250 3166.370 3252.820 ; RECT 0.270 3243.920 3165.020 3244.250 ; RECT 2.540 3243.100 3165.020 3243.920 ; - RECT 2.540 3242.820 3165.450 3243.100 ; - RECT 0.270 3241.490 3165.450 3242.820 ; + RECT 2.540 3242.820 3166.370 3243.100 ; + RECT 0.270 3241.490 3166.370 3242.820 ; RECT 0.270 3240.340 3164.330 3241.490 ; - RECT 0.270 3238.270 3165.450 3240.340 ; + RECT 0.270 3238.270 3166.370 3240.340 ; RECT 0.270 3237.120 3164.330 3238.270 ; - RECT 0.270 3235.050 3165.450 3237.120 ; + RECT 0.270 3235.050 3166.370 3237.120 ; RECT 0.270 3233.900 3164.310 3235.050 ; - RECT 0.270 3232.645 3165.450 3233.900 ; + RECT 0.270 3232.645 3166.370 3233.900 ; RECT 0.270 3230.775 3164.230 3232.645 ; - RECT 0.270 3229.070 3165.450 3230.775 ; + RECT 0.270 3229.070 3166.370 3230.775 ; RECT 0.270 3227.920 3165.020 3229.070 ; - RECT 0.270 3223.230 3165.450 3227.920 ; + RECT 0.270 3223.230 3166.370 3227.920 ; RECT 0.270 3221.790 3164.230 3223.230 ; - RECT 0.270 3219.870 3165.450 3221.790 ; + RECT 0.270 3219.870 3166.370 3221.790 ; RECT 0.270 3218.720 3164.310 3219.870 ; - RECT 0.270 3210.670 3165.450 3218.720 ; + RECT 0.270 3210.670 3166.370 3218.720 ; RECT 0.270 3209.520 3164.230 3210.670 ; - RECT 0.270 3139.110 3165.450 3209.520 ; - RECT 2.400 3137.960 3165.450 3139.110 ; - RECT 0.270 3129.910 3165.450 3137.960 ; - RECT 2.330 3128.760 3165.450 3129.910 ; - RECT 0.270 3126.840 3165.450 3128.760 ; - RECT 2.400 3125.400 3165.450 3126.840 ; - RECT 0.270 3120.710 3165.450 3125.400 ; - RECT 2.330 3119.560 3165.450 3120.710 ; - RECT 0.270 3117.855 3165.450 3119.560 ; - RECT 2.400 3115.985 3165.450 3117.855 ; - RECT 0.270 3114.730 3165.450 3115.985 ; - RECT 2.330 3113.580 3165.450 3114.730 ; - RECT 0.270 3111.510 3165.450 3113.580 ; - RECT 2.330 3110.360 3165.450 3111.510 ; - RECT 0.270 3108.290 3165.450 3110.360 ; - RECT 2.330 3107.140 3165.450 3108.290 ; - RECT 0.270 3105.530 3165.450 3107.140 ; - RECT 2.400 3104.380 3165.450 3105.530 ; - RECT 0.270 3093.110 3165.450 3104.380 ; - RECT 2.330 3091.960 3165.450 3093.110 ; - RECT 0.270 3089.890 3165.450 3091.960 ; - RECT 2.310 3088.740 3165.450 3089.890 ; - RECT 0.270 3086.670 3165.450 3088.740 ; - RECT 2.330 3085.520 3165.450 3086.670 ; - RECT 0.270 3083.910 3165.450 3085.520 ; - RECT 2.330 3082.760 3165.450 3083.910 ; - RECT 0.270 3075.740 3165.450 3082.760 ; + RECT 0.270 3139.110 3166.370 3209.520 ; + RECT 2.400 3137.960 3166.370 3139.110 ; + RECT 0.270 3129.910 3166.370 3137.960 ; + RECT 2.330 3128.760 3166.370 3129.910 ; + RECT 0.270 3126.840 3166.370 3128.760 ; + RECT 2.400 3125.400 3166.370 3126.840 ; + RECT 0.270 3120.710 3166.370 3125.400 ; + RECT 2.330 3119.560 3166.370 3120.710 ; + RECT 0.270 3117.855 3166.370 3119.560 ; + RECT 2.400 3115.985 3166.370 3117.855 ; + RECT 0.270 3114.730 3166.370 3115.985 ; + RECT 2.400 3113.580 3166.370 3114.730 ; + RECT 0.270 3111.510 3166.370 3113.580 ; + RECT 2.400 3110.360 3166.370 3111.510 ; + RECT 0.270 3108.290 3166.370 3110.360 ; + RECT 2.400 3107.140 3166.370 3108.290 ; + RECT 0.270 3105.530 3166.370 3107.140 ; + RECT 2.330 3104.380 3166.370 3105.530 ; + RECT 0.270 3093.110 3166.370 3104.380 ; + RECT 2.400 3091.960 3166.370 3093.110 ; + RECT 0.270 3089.890 3166.370 3091.960 ; + RECT 2.400 3088.740 3166.370 3089.890 ; + RECT 0.270 3086.670 3166.370 3088.740 ; + RECT 2.330 3085.520 3166.370 3086.670 ; + RECT 0.270 3083.910 3166.370 3085.520 ; + RECT 2.400 3082.760 3166.370 3083.910 ; + RECT 0.270 3075.740 3166.370 3082.760 ; RECT 0.270 3074.710 3164.230 3075.740 ; - RECT 0.700 3074.630 3164.230 3074.710 ; - RECT 0.700 3073.560 3165.450 3074.630 ; - RECT 0.270 3071.490 3165.450 3073.560 ; - RECT 2.330 3070.340 3165.450 3071.490 ; - RECT 0.270 3068.270 3165.450 3070.340 ; - RECT 2.400 3067.120 3165.450 3068.270 ; - RECT 0.270 3065.740 3165.450 3067.120 ; + RECT 2.330 3074.630 3164.230 3074.710 ; + RECT 2.330 3073.560 3166.370 3074.630 ; + RECT 0.270 3071.490 3166.370 3073.560 ; + RECT 0.700 3070.340 3166.370 3071.490 ; + RECT 0.270 3068.270 3166.370 3070.340 ; + RECT 2.330 3067.120 3166.370 3068.270 ; + RECT 0.270 3065.740 3166.370 3067.120 ; RECT 0.270 3065.510 3164.230 3065.740 ; RECT 2.400 3064.630 3164.230 3065.510 ; - RECT 2.400 3064.360 3165.450 3064.630 ; - RECT 0.270 3058.270 3165.450 3064.360 ; + RECT 2.400 3064.360 3166.370 3064.630 ; + RECT 0.270 3058.270 3166.370 3064.360 ; RECT 0.270 3057.120 3164.230 3058.270 ; - RECT 0.270 3055.510 3165.450 3057.120 ; + RECT 0.270 3055.510 3166.370 3057.120 ; RECT 0.270 3054.360 3164.230 3055.510 ; - RECT 0.270 3052.290 3165.450 3054.360 ; + RECT 0.270 3052.290 3166.370 3054.360 ; RECT 0.270 3051.140 3164.230 3052.290 ; - RECT 0.270 3049.070 3165.450 3051.140 ; + RECT 0.270 3049.070 3166.370 3051.140 ; RECT 0.270 3047.920 3164.230 3049.070 ; - RECT 0.270 3039.870 3165.450 3047.920 ; + RECT 0.270 3039.870 3166.370 3047.920 ; RECT 0.270 3038.920 3164.230 3039.870 ; - RECT 2.540 3038.720 3164.230 3038.920 ; - RECT 2.540 3037.820 3165.450 3038.720 ; - RECT 0.270 3037.110 3165.450 3037.820 ; + RECT 2.850 3038.720 3164.230 3038.920 ; + RECT 2.850 3037.820 3166.370 3038.720 ; + RECT 0.270 3037.110 3166.370 3037.820 ; RECT 0.270 3035.960 3164.230 3037.110 ; - RECT 0.270 3033.890 3165.450 3035.960 ; + RECT 0.270 3033.890 3166.370 3035.960 ; RECT 0.270 3032.740 3164.330 3033.890 ; - RECT 0.270 3030.670 3165.450 3032.740 ; + RECT 0.270 3030.670 3166.370 3032.740 ; RECT 0.270 3029.520 3164.330 3030.670 ; - RECT 0.270 3028.920 3165.450 3029.520 ; - RECT 2.850 3027.820 3165.450 3028.920 ; - RECT 0.270 3018.250 3165.450 3027.820 ; + RECT 0.270 3028.920 3166.370 3029.520 ; + RECT 2.850 3027.820 3166.370 3028.920 ; + RECT 0.270 3018.250 3166.370 3027.820 ; RECT 0.270 3017.100 3164.310 3018.250 ; - RECT 0.270 3015.490 3165.450 3017.100 ; + RECT 0.270 3015.490 3166.370 3017.100 ; RECT 0.270 3014.340 3164.330 3015.490 ; - RECT 0.270 3012.270 3165.450 3014.340 ; + RECT 0.270 3012.270 3166.370 3014.340 ; RECT 0.270 3011.120 3164.330 3012.270 ; - RECT 0.270 3009.050 3165.450 3011.120 ; + RECT 0.270 3009.050 3166.370 3011.120 ; RECT 0.270 3007.900 3164.330 3009.050 ; - RECT 0.270 3006.645 3165.450 3007.900 ; + RECT 0.270 3006.645 3166.370 3007.900 ; RECT 0.270 3004.775 3164.230 3006.645 ; - RECT 0.270 3003.070 3165.450 3004.775 ; + RECT 0.270 3003.070 3166.370 3004.775 ; RECT 0.270 3001.920 3164.310 3003.070 ; - RECT 0.270 2997.230 3165.450 3001.920 ; + RECT 0.270 2997.230 3166.370 3001.920 ; RECT 0.270 2995.790 3164.230 2997.230 ; - RECT 0.270 2993.870 3165.450 2995.790 ; + RECT 0.270 2993.870 3166.370 2995.790 ; RECT 0.270 2992.720 3164.310 2993.870 ; - RECT 0.270 2984.670 3165.450 2992.720 ; + RECT 0.270 2984.670 3166.370 2992.720 ; RECT 0.270 2983.520 3164.230 2984.670 ; - RECT 0.270 2923.110 3165.450 2983.520 ; - RECT 2.400 2921.960 3165.450 2923.110 ; - RECT 0.270 2913.910 3165.450 2921.960 ; - RECT 2.400 2912.760 3165.450 2913.910 ; - RECT 0.270 2910.840 3165.450 2912.760 ; - RECT 2.400 2909.400 3165.450 2910.840 ; - RECT 0.270 2904.710 3165.450 2909.400 ; - RECT 2.400 2903.560 3165.450 2904.710 ; - RECT 0.270 2901.855 3165.450 2903.560 ; - RECT 2.400 2899.985 3165.450 2901.855 ; - RECT 0.270 2898.730 3165.450 2899.985 ; - RECT 2.400 2897.580 3165.450 2898.730 ; - RECT 0.270 2895.510 3165.450 2897.580 ; - RECT 2.330 2894.360 3165.450 2895.510 ; - RECT 0.270 2892.290 3165.450 2894.360 ; - RECT 2.330 2891.140 3165.450 2892.290 ; - RECT 0.270 2889.530 3165.450 2891.140 ; - RECT 2.330 2888.380 3165.450 2889.530 ; - RECT 0.270 2877.110 3165.450 2888.380 ; - RECT 2.400 2875.960 3165.450 2877.110 ; - RECT 0.270 2873.890 3165.450 2875.960 ; - RECT 2.400 2872.740 3165.450 2873.890 ; - RECT 0.270 2870.670 3165.450 2872.740 ; - RECT 2.400 2869.520 3165.450 2870.670 ; - RECT 0.270 2867.910 3165.450 2869.520 ; - RECT 2.400 2866.760 3165.450 2867.910 ; - RECT 0.270 2858.710 3165.450 2866.760 ; - RECT 2.400 2857.560 3165.450 2858.710 ; - RECT 0.270 2855.490 3165.450 2857.560 ; - RECT 2.400 2854.340 3165.450 2855.490 ; - RECT 0.270 2852.270 3165.450 2854.340 ; - RECT 2.330 2851.120 3165.450 2852.270 ; - RECT 0.270 2850.740 3165.450 2851.120 ; + RECT 0.270 2923.110 3166.370 2983.520 ; + RECT 2.400 2921.960 3166.370 2923.110 ; + RECT 0.270 2913.910 3166.370 2921.960 ; + RECT 2.400 2912.760 3166.370 2913.910 ; + RECT 0.270 2910.840 3166.370 2912.760 ; + RECT 2.400 2909.400 3166.370 2910.840 ; + RECT 0.270 2904.710 3166.370 2909.400 ; + RECT 2.400 2903.560 3166.370 2904.710 ; + RECT 0.270 2901.855 3166.370 2903.560 ; + RECT 2.400 2899.985 3166.370 2901.855 ; + RECT 0.270 2898.730 3166.370 2899.985 ; + RECT 2.400 2897.580 3166.370 2898.730 ; + RECT 0.270 2895.510 3166.370 2897.580 ; + RECT 2.330 2894.360 3166.370 2895.510 ; + RECT 0.270 2892.290 3166.370 2894.360 ; + RECT 2.330 2891.140 3166.370 2892.290 ; + RECT 0.270 2889.530 3166.370 2891.140 ; + RECT 2.400 2888.380 3166.370 2889.530 ; + RECT 0.270 2877.110 3166.370 2888.380 ; + RECT 2.400 2875.960 3166.370 2877.110 ; + RECT 0.270 2873.890 3166.370 2875.960 ; + RECT 2.400 2872.740 3166.370 2873.890 ; + RECT 0.270 2870.670 3166.370 2872.740 ; + RECT 2.400 2869.520 3166.370 2870.670 ; + RECT 0.270 2867.910 3166.370 2869.520 ; + RECT 2.400 2866.760 3166.370 2867.910 ; + RECT 0.270 2858.710 3166.370 2866.760 ; + RECT 2.330 2857.560 3166.370 2858.710 ; + RECT 0.270 2855.490 3166.370 2857.560 ; + RECT 2.330 2854.340 3166.370 2855.490 ; + RECT 0.270 2852.270 3166.370 2854.340 ; + RECT 2.400 2851.120 3166.370 2852.270 ; + RECT 0.270 2850.740 3166.370 2851.120 ; RECT 0.270 2849.630 3164.230 2850.740 ; - RECT 0.270 2849.510 3165.450 2849.630 ; - RECT 2.400 2848.360 3165.450 2849.510 ; - RECT 0.270 2840.740 3165.450 2848.360 ; + RECT 0.270 2849.510 3166.370 2849.630 ; + RECT 2.400 2848.360 3166.370 2849.510 ; + RECT 0.270 2840.740 3166.370 2848.360 ; RECT 0.270 2839.630 3164.230 2840.740 ; - RECT 0.270 2833.270 3165.450 2839.630 ; + RECT 0.270 2833.270 3166.370 2839.630 ; RECT 0.270 2832.120 3164.230 2833.270 ; - RECT 0.270 2830.510 3165.450 2832.120 ; + RECT 0.270 2830.510 3166.370 2832.120 ; RECT 0.270 2829.360 3164.310 2830.510 ; - RECT 0.270 2827.290 3165.450 2829.360 ; + RECT 0.270 2827.290 3166.370 2829.360 ; RECT 0.270 2826.140 3164.310 2827.290 ; - RECT 0.270 2824.070 3165.450 2826.140 ; + RECT 0.270 2824.070 3166.370 2826.140 ; RECT 0.270 2823.920 3164.310 2824.070 ; - RECT 2.540 2822.920 3164.310 2823.920 ; - RECT 2.540 2822.820 3165.450 2822.920 ; - RECT 0.270 2814.870 3165.450 2822.820 ; + RECT 4.380 2822.920 3164.310 2823.920 ; + RECT 4.380 2822.820 3166.370 2822.920 ; + RECT 0.270 2814.870 3166.370 2822.820 ; RECT 0.270 2813.920 3164.230 2814.870 ; RECT 2.850 2813.720 3164.230 2813.920 ; - RECT 2.850 2812.820 3165.450 2813.720 ; - RECT 0.270 2812.110 3165.450 2812.820 ; + RECT 2.850 2812.820 3166.370 2813.720 ; + RECT 0.270 2812.110 3166.370 2812.820 ; RECT 0.270 2810.960 3164.310 2812.110 ; - RECT 0.270 2808.890 3165.450 2810.960 ; + RECT 0.270 2808.890 3166.370 2810.960 ; RECT 0.270 2807.740 3164.230 2808.890 ; - RECT 0.270 2805.670 3165.450 2807.740 ; + RECT 0.270 2805.670 3166.370 2807.740 ; RECT 0.270 2804.520 3165.020 2805.670 ; - RECT 0.270 2793.250 3165.450 2804.520 ; + RECT 0.270 2793.250 3166.370 2804.520 ; RECT 0.270 2792.100 3164.230 2793.250 ; - RECT 0.270 2790.490 3165.450 2792.100 ; + RECT 0.270 2790.490 3166.370 2792.100 ; RECT 0.270 2789.340 3165.020 2790.490 ; - RECT 0.270 2787.270 3165.450 2789.340 ; + RECT 0.270 2787.270 3166.370 2789.340 ; RECT 0.270 2786.120 3164.230 2787.270 ; - RECT 0.270 2784.050 3165.450 2786.120 ; + RECT 0.270 2784.050 3166.370 2786.120 ; RECT 0.270 2782.900 3164.230 2784.050 ; - RECT 0.270 2781.645 3165.450 2782.900 ; + RECT 0.270 2781.645 3166.370 2782.900 ; RECT 0.270 2779.775 3164.230 2781.645 ; - RECT 0.270 2778.070 3165.450 2779.775 ; + RECT 0.270 2778.070 3166.370 2779.775 ; RECT 0.270 2776.920 3164.230 2778.070 ; - RECT 0.270 2772.230 3165.450 2776.920 ; + RECT 0.270 2772.230 3166.370 2776.920 ; RECT 0.270 2770.790 3164.230 2772.230 ; - RECT 0.270 2768.870 3165.450 2770.790 ; + RECT 0.270 2768.870 3166.370 2770.790 ; RECT 0.270 2767.720 3164.230 2768.870 ; - RECT 0.270 2759.670 3165.450 2767.720 ; + RECT 0.270 2759.670 3166.370 2767.720 ; RECT 0.270 2758.520 3164.230 2759.670 ; - RECT 0.270 2707.110 3165.450 2758.520 ; - RECT 2.400 2705.960 3165.450 2707.110 ; - RECT 0.270 2697.910 3165.450 2705.960 ; - RECT 2.330 2696.760 3165.450 2697.910 ; - RECT 0.270 2694.840 3165.450 2696.760 ; - RECT 2.400 2693.400 3165.450 2694.840 ; - RECT 0.270 2688.710 3165.450 2693.400 ; - RECT 2.330 2687.560 3165.450 2688.710 ; - RECT 0.270 2685.855 3165.450 2687.560 ; - RECT 2.400 2683.985 3165.450 2685.855 ; - RECT 0.270 2682.730 3165.450 2683.985 ; - RECT 2.330 2681.580 3165.450 2682.730 ; - RECT 0.270 2679.510 3165.450 2681.580 ; - RECT 2.330 2678.360 3165.450 2679.510 ; - RECT 0.270 2676.290 3165.450 2678.360 ; - RECT 2.330 2675.140 3165.450 2676.290 ; - RECT 0.270 2673.530 3165.450 2675.140 ; - RECT 1.620 2672.380 3165.450 2673.530 ; - RECT 0.270 2661.110 3165.450 2672.380 ; - RECT 2.330 2659.960 3165.450 2661.110 ; - RECT 0.270 2657.890 3165.450 2659.960 ; - RECT 2.330 2656.740 3165.450 2657.890 ; - RECT 0.270 2654.670 3165.450 2656.740 ; - RECT 2.330 2653.520 3165.450 2654.670 ; - RECT 0.270 2651.910 3165.450 2653.520 ; - RECT 2.330 2650.760 3165.450 2651.910 ; - RECT 0.270 2642.710 3165.450 2650.760 ; - RECT 2.330 2641.560 3165.450 2642.710 ; - RECT 0.270 2639.490 3165.450 2641.560 ; - RECT 2.330 2638.340 3165.450 2639.490 ; - RECT 0.270 2636.270 3165.450 2638.340 ; - RECT 2.400 2635.120 3165.450 2636.270 ; - RECT 0.270 2633.510 3165.450 2635.120 ; - RECT 2.400 2632.360 3165.450 2633.510 ; - RECT 0.270 2625.740 3165.450 2632.360 ; + RECT 0.270 2707.110 3166.370 2758.520 ; + RECT 2.400 2705.960 3166.370 2707.110 ; + RECT 0.270 2697.910 3166.370 2705.960 ; + RECT 2.330 2696.760 3166.370 2697.910 ; + RECT 0.270 2694.840 3166.370 2696.760 ; + RECT 2.400 2693.400 3166.370 2694.840 ; + RECT 0.270 2688.710 3166.370 2693.400 ; + RECT 1.620 2687.560 3166.370 2688.710 ; + RECT 0.270 2685.855 3166.370 2687.560 ; + RECT 2.400 2683.985 3166.370 2685.855 ; + RECT 0.270 2682.730 3166.370 2683.985 ; + RECT 2.330 2681.580 3166.370 2682.730 ; + RECT 0.270 2679.510 3166.370 2681.580 ; + RECT 2.330 2678.360 3166.370 2679.510 ; + RECT 0.270 2676.290 3166.370 2678.360 ; + RECT 2.330 2675.140 3166.370 2676.290 ; + RECT 0.270 2673.530 3166.370 2675.140 ; + RECT 1.620 2672.380 3166.370 2673.530 ; + RECT 0.270 2661.110 3166.370 2672.380 ; + RECT 2.330 2659.960 3166.370 2661.110 ; + RECT 0.270 2657.890 3166.370 2659.960 ; + RECT 0.700 2656.740 3166.370 2657.890 ; + RECT 0.270 2654.670 3166.370 2656.740 ; + RECT 1.620 2653.520 3166.370 2654.670 ; + RECT 0.270 2651.910 3166.370 2653.520 ; + RECT 2.400 2650.760 3166.370 2651.910 ; + RECT 0.270 2642.710 3166.370 2650.760 ; + RECT 2.330 2641.560 3166.370 2642.710 ; + RECT 0.270 2639.490 3166.370 2641.560 ; + RECT 2.330 2638.340 3166.370 2639.490 ; + RECT 0.270 2636.270 3166.370 2638.340 ; + RECT 2.330 2635.120 3166.370 2636.270 ; + RECT 0.270 2633.510 3166.370 2635.120 ; + RECT 2.400 2632.360 3166.370 2633.510 ; + RECT 0.270 2625.740 3166.370 2632.360 ; RECT 0.270 2624.630 3164.230 2625.740 ; - RECT 0.270 2615.735 3165.450 2624.630 ; + RECT 0.270 2615.735 3166.370 2624.630 ; RECT 0.270 2614.625 3164.230 2615.735 ; - RECT 0.270 2608.920 3165.450 2614.625 ; - RECT 4.380 2607.820 3165.450 2608.920 ; - RECT 0.270 2607.270 3165.450 2607.820 ; + RECT 0.270 2608.920 3166.370 2614.625 ; + RECT 3.770 2607.820 3166.370 2608.920 ; + RECT 0.270 2607.270 3166.370 2607.820 ; RECT 0.270 2606.120 3164.230 2607.270 ; - RECT 0.270 2604.510 3165.450 2606.120 ; + RECT 0.270 2604.510 3166.370 2606.120 ; RECT 0.270 2603.360 3164.310 2604.510 ; - RECT 0.270 2601.290 3165.450 2603.360 ; + RECT 0.270 2601.290 3166.370 2603.360 ; RECT 0.270 2600.140 3164.310 2601.290 ; - RECT 0.270 2598.920 3165.450 2600.140 ; - RECT 2.540 2598.070 3165.450 2598.920 ; + RECT 0.270 2598.920 3166.370 2600.140 ; + RECT 2.540 2598.070 3166.370 2598.920 ; RECT 2.540 2597.820 3164.310 2598.070 ; RECT 0.270 2596.920 3164.310 2597.820 ; - RECT 0.270 2588.870 3165.450 2596.920 ; + RECT 0.270 2588.870 3166.370 2596.920 ; RECT 0.270 2587.720 3164.230 2588.870 ; - RECT 0.270 2586.110 3165.450 2587.720 ; + RECT 0.270 2586.110 3166.370 2587.720 ; RECT 0.270 2584.960 3164.310 2586.110 ; - RECT 0.270 2582.890 3165.450 2584.960 ; + RECT 0.270 2582.890 3166.370 2584.960 ; RECT 0.270 2581.740 3164.230 2582.890 ; - RECT 0.270 2579.670 3165.450 2581.740 ; + RECT 0.270 2579.670 3166.370 2581.740 ; RECT 0.270 2578.520 3164.310 2579.670 ; - RECT 0.270 2567.250 3165.450 2578.520 ; + RECT 0.270 2567.250 3166.370 2578.520 ; RECT 0.270 2566.100 3164.230 2567.250 ; - RECT 0.270 2564.490 3165.450 2566.100 ; + RECT 0.270 2564.490 3166.370 2566.100 ; RECT 0.270 2563.340 3164.310 2564.490 ; - RECT 0.270 2561.270 3165.450 2563.340 ; + RECT 0.270 2561.270 3166.370 2563.340 ; RECT 0.270 2560.120 3164.310 2561.270 ; - RECT 0.270 2558.050 3165.450 2560.120 ; + RECT 0.270 2558.050 3166.370 2560.120 ; RECT 0.270 2556.900 3164.310 2558.050 ; - RECT 0.270 2555.645 3165.450 2556.900 ; + RECT 0.270 2555.645 3166.370 2556.900 ; RECT 0.270 2553.775 3164.230 2555.645 ; - RECT 0.270 2552.070 3165.450 2553.775 ; + RECT 0.270 2552.070 3166.370 2553.775 ; RECT 0.270 2550.920 3164.230 2552.070 ; - RECT 0.270 2546.230 3165.450 2550.920 ; + RECT 0.270 2546.230 3166.370 2550.920 ; RECT 0.270 2544.790 3164.230 2546.230 ; - RECT 0.270 2542.870 3165.450 2544.790 ; + RECT 0.270 2542.870 3166.370 2544.790 ; RECT 0.270 2541.720 3164.230 2542.870 ; - RECT 0.270 2533.670 3165.450 2541.720 ; + RECT 0.270 2533.670 3166.370 2541.720 ; RECT 0.270 2532.520 3164.230 2533.670 ; - RECT 0.270 2491.110 3165.450 2532.520 ; - RECT 2.400 2489.960 3165.450 2491.110 ; - RECT 0.270 2481.910 3165.450 2489.960 ; - RECT 2.400 2480.760 3165.450 2481.910 ; - RECT 0.270 2478.840 3165.450 2480.760 ; - RECT 2.400 2477.400 3165.450 2478.840 ; - RECT 0.270 2472.710 3165.450 2477.400 ; - RECT 2.400 2471.560 3165.450 2472.710 ; - RECT 0.270 2469.855 3165.450 2471.560 ; - RECT 2.400 2467.985 3165.450 2469.855 ; - RECT 0.270 2466.730 3165.450 2467.985 ; - RECT 2.400 2465.580 3165.450 2466.730 ; - RECT 0.270 2463.510 3165.450 2465.580 ; - RECT 2.330 2462.360 3165.450 2463.510 ; - RECT 0.270 2460.290 3165.450 2462.360 ; - RECT 2.330 2459.140 3165.450 2460.290 ; - RECT 0.270 2457.530 3165.450 2459.140 ; - RECT 2.400 2456.380 3165.450 2457.530 ; - RECT 0.270 2445.110 3165.450 2456.380 ; - RECT 2.330 2443.960 3165.450 2445.110 ; - RECT 0.270 2441.890 3165.450 2443.960 ; - RECT 2.330 2440.740 3165.450 2441.890 ; - RECT 0.270 2438.670 3165.450 2440.740 ; - RECT 2.330 2437.520 3165.450 2438.670 ; - RECT 0.270 2435.910 3165.450 2437.520 ; - RECT 2.330 2434.760 3165.450 2435.910 ; - RECT 0.270 2426.710 3165.450 2434.760 ; - RECT 2.330 2425.560 3165.450 2426.710 ; - RECT 0.270 2423.490 3165.450 2425.560 ; - RECT 2.330 2422.340 3165.450 2423.490 ; - RECT 0.270 2420.270 3165.450 2422.340 ; - RECT 2.400 2419.120 3165.450 2420.270 ; - RECT 0.270 2417.510 3165.450 2419.120 ; - RECT 2.400 2416.360 3165.450 2417.510 ; - RECT 0.270 2393.920 3165.450 2416.360 ; - RECT 3.460 2392.820 3165.450 2393.920 ; - RECT 0.270 2383.920 3165.450 2392.820 ; - RECT 2.540 2382.820 3165.450 2383.920 ; - RECT 0.270 2279.000 3165.450 2382.820 ; - RECT 0.700 2254.300 3165.450 2279.000 ; - RECT 0.270 2229.110 3165.450 2254.300 ; - RECT 0.700 2204.410 3165.450 2229.110 ; - RECT 0.270 2163.210 3165.450 2204.410 ; + RECT 0.270 2491.110 3166.370 2532.520 ; + RECT 2.400 2489.960 3166.370 2491.110 ; + RECT 0.270 2481.910 3166.370 2489.960 ; + RECT 2.330 2480.760 3166.370 2481.910 ; + RECT 0.270 2478.840 3166.370 2480.760 ; + RECT 2.400 2477.400 3166.370 2478.840 ; + RECT 0.270 2472.710 3166.370 2477.400 ; + RECT 2.330 2471.560 3166.370 2472.710 ; + RECT 0.270 2469.855 3166.370 2471.560 ; + RECT 2.400 2467.985 3166.370 2469.855 ; + RECT 0.270 2466.730 3166.370 2467.985 ; + RECT 2.330 2465.580 3166.370 2466.730 ; + RECT 0.270 2463.510 3166.370 2465.580 ; + RECT 2.400 2462.360 3166.370 2463.510 ; + RECT 0.270 2460.290 3166.370 2462.360 ; + RECT 2.400 2459.140 3166.370 2460.290 ; + RECT 0.270 2457.530 3166.370 2459.140 ; + RECT 1.620 2456.380 3166.370 2457.530 ; + RECT 0.270 2445.110 3166.370 2456.380 ; + RECT 2.400 2443.960 3166.370 2445.110 ; + RECT 0.270 2441.890 3166.370 2443.960 ; + RECT 1.620 2440.740 3166.370 2441.890 ; + RECT 0.270 2438.670 3166.370 2440.740 ; + RECT 2.400 2437.520 3166.370 2438.670 ; + RECT 0.270 2435.910 3166.370 2437.520 ; + RECT 2.400 2434.760 3166.370 2435.910 ; + RECT 0.270 2426.710 3166.370 2434.760 ; + RECT 2.400 2425.560 3166.370 2426.710 ; + RECT 0.270 2423.490 3166.370 2425.560 ; + RECT 2.400 2422.340 3166.370 2423.490 ; + RECT 0.270 2420.270 3166.370 2422.340 ; + RECT 2.400 2419.120 3166.370 2420.270 ; + RECT 0.270 2417.510 3166.370 2419.120 ; + RECT 2.400 2416.360 3166.370 2417.510 ; + RECT 0.270 2393.920 3166.370 2416.360 ; + RECT 2.540 2392.820 3166.370 2393.920 ; + RECT 0.270 2383.920 3166.370 2392.820 ; + RECT 2.540 2383.220 3166.370 2383.920 ; + RECT 2.540 2382.820 3165.930 2383.220 ; + RECT 0.270 2358.520 3165.930 2382.820 ; + RECT 0.270 2333.320 3166.370 2358.520 ; + RECT 0.270 2308.620 3165.930 2333.320 ; + RECT 0.270 2279.000 3166.370 2308.620 ; + RECT 0.700 2254.300 3166.370 2279.000 ; + RECT 0.270 2229.110 3166.370 2254.300 ; + RECT 0.700 2204.410 3166.370 2229.110 ; + RECT 0.270 2163.210 3166.370 2204.410 ; RECT 0.270 2138.410 3119.540 2163.210 ; - RECT 0.270 2137.760 3165.450 2138.410 ; + RECT 0.270 2137.760 3166.370 2138.410 ; RECT 0.270 2113.650 3112.840 2137.760 ; - RECT 0.270 2112.960 3165.450 2113.650 ; + RECT 0.270 2112.960 3166.370 2113.650 ; RECT 0.270 2088.210 3119.540 2112.960 ; - RECT 0.270 2068.420 3165.450 2088.210 ; - RECT 0.700 2043.670 3165.450 2068.420 ; - RECT 0.270 2042.970 3165.450 2043.670 ; - RECT 0.700 2018.910 3165.450 2042.970 ; - RECT 0.270 2018.210 3165.450 2018.910 ; - RECT 0.700 1993.410 3165.450 2018.210 ; - RECT 0.270 1853.110 3165.450 1993.410 ; - RECT 2.400 1851.960 3165.450 1853.110 ; - RECT 0.270 1843.910 3165.450 1851.960 ; - RECT 2.330 1842.760 3165.450 1843.910 ; - RECT 0.270 1840.840 3165.450 1842.760 ; - RECT 2.400 1839.400 3165.450 1840.840 ; - RECT 0.270 1834.710 3165.450 1839.400 ; - RECT 2.330 1833.560 3165.450 1834.710 ; - RECT 0.270 1831.855 3165.450 1833.560 ; - RECT 2.400 1829.985 3165.450 1831.855 ; - RECT 0.270 1828.730 3165.450 1829.985 ; - RECT 2.330 1827.580 3165.450 1828.730 ; - RECT 0.270 1825.510 3165.450 1827.580 ; - RECT 2.330 1824.360 3165.450 1825.510 ; - RECT 0.270 1822.290 3165.450 1824.360 ; - RECT 2.330 1821.140 3165.450 1822.290 ; - RECT 0.270 1819.530 3165.450 1821.140 ; - RECT 1.620 1818.380 3165.450 1819.530 ; - RECT 0.270 1807.110 3165.450 1818.380 ; - RECT 2.330 1805.960 3165.450 1807.110 ; - RECT 0.270 1803.890 3165.450 1805.960 ; - RECT 2.330 1802.740 3165.450 1803.890 ; - RECT 0.270 1800.670 3165.450 1802.740 ; - RECT 2.400 1799.520 3165.450 1800.670 ; - RECT 0.270 1797.910 3165.450 1799.520 ; - RECT 2.330 1796.760 3165.450 1797.910 ; - RECT 0.270 1788.710 3165.450 1796.760 ; - RECT 2.400 1787.560 3165.450 1788.710 ; - RECT 0.270 1785.490 3165.450 1787.560 ; - RECT 0.700 1784.340 3165.450 1785.490 ; - RECT 0.270 1782.270 3165.450 1784.340 ; - RECT 1.620 1781.120 3165.450 1782.270 ; - RECT 0.270 1779.510 3165.450 1781.120 ; - RECT 2.400 1778.360 3165.450 1779.510 ; - RECT 0.270 1748.920 3165.450 1778.360 ; - RECT 2.540 1747.820 3165.450 1748.920 ; - RECT 0.270 1740.740 3165.450 1747.820 ; + RECT 0.270 2068.420 3166.370 2088.210 ; + RECT 33.700 2043.670 3166.370 2068.420 ; + RECT 0.270 2042.970 3166.370 2043.670 ; + RECT 40.400 2018.910 3166.370 2042.970 ; + RECT 0.270 2018.210 3166.370 2018.910 ; + RECT 33.700 1993.410 3166.370 2018.210 ; + RECT 0.270 1942.220 3166.370 1993.410 ; + RECT 0.270 1917.520 3165.930 1942.220 ; + RECT 0.270 1892.330 3166.370 1917.520 ; + RECT 0.270 1867.630 3165.930 1892.330 ; + RECT 0.270 1853.110 3166.370 1867.630 ; + RECT 2.400 1851.960 3166.370 1853.110 ; + RECT 0.270 1843.910 3166.370 1851.960 ; + RECT 2.330 1842.760 3166.370 1843.910 ; + RECT 0.270 1840.840 3166.370 1842.760 ; + RECT 2.400 1839.400 3166.370 1840.840 ; + RECT 0.270 1834.710 3166.370 1839.400 ; + RECT 2.330 1833.560 3166.370 1834.710 ; + RECT 0.270 1831.855 3166.370 1833.560 ; + RECT 2.400 1829.985 3166.370 1831.855 ; + RECT 0.270 1828.730 3166.370 1829.985 ; + RECT 2.400 1827.580 3166.370 1828.730 ; + RECT 0.270 1825.510 3166.370 1827.580 ; + RECT 2.400 1824.360 3166.370 1825.510 ; + RECT 0.270 1822.290 3166.370 1824.360 ; + RECT 2.400 1821.140 3166.370 1822.290 ; + RECT 0.270 1819.530 3166.370 1821.140 ; + RECT 2.330 1818.380 3166.370 1819.530 ; + RECT 0.270 1807.110 3166.370 1818.380 ; + RECT 2.400 1805.960 3166.370 1807.110 ; + RECT 0.270 1803.890 3166.370 1805.960 ; + RECT 1.620 1802.740 3166.370 1803.890 ; + RECT 0.270 1800.670 3166.370 1802.740 ; + RECT 2.400 1799.520 3166.370 1800.670 ; + RECT 0.270 1797.910 3166.370 1799.520 ; + RECT 2.400 1796.760 3166.370 1797.910 ; + RECT 0.270 1788.710 3166.370 1796.760 ; + RECT 2.400 1787.560 3166.370 1788.710 ; + RECT 0.270 1785.490 3166.370 1787.560 ; + RECT 2.400 1784.340 3166.370 1785.490 ; + RECT 0.270 1782.270 3166.370 1784.340 ; + RECT 0.700 1781.120 3166.370 1782.270 ; + RECT 0.270 1779.510 3166.370 1781.120 ; + RECT 2.400 1778.360 3166.370 1779.510 ; + RECT 0.270 1748.920 3166.370 1778.360 ; + RECT 1.620 1747.820 3166.370 1748.920 ; + RECT 0.270 1740.740 3166.370 1747.820 ; RECT 0.270 1739.630 3164.230 1740.740 ; - RECT 0.270 1738.920 3165.450 1739.630 ; - RECT 2.850 1737.820 3165.450 1738.920 ; - RECT 0.270 1730.735 3165.450 1737.820 ; + RECT 0.270 1738.920 3166.370 1739.630 ; + RECT 2.850 1737.820 3166.370 1738.920 ; + RECT 0.270 1730.735 3166.370 1737.820 ; RECT 0.270 1729.625 3164.230 1730.735 ; - RECT 0.270 1721.270 3165.450 1729.625 ; + RECT 0.270 1721.270 3166.370 1729.625 ; RECT 0.270 1720.120 3164.230 1721.270 ; - RECT 0.270 1718.510 3165.450 1720.120 ; + RECT 0.270 1718.510 3166.370 1720.120 ; RECT 0.270 1717.360 3164.230 1718.510 ; - RECT 0.270 1715.290 3165.450 1717.360 ; + RECT 0.270 1715.290 3166.370 1717.360 ; RECT 0.270 1714.140 3164.310 1715.290 ; - RECT 0.270 1712.070 3165.450 1714.140 ; + RECT 0.270 1712.070 3166.370 1714.140 ; RECT 0.270 1710.920 3164.310 1712.070 ; - RECT 0.270 1702.870 3165.450 1710.920 ; + RECT 0.270 1702.870 3166.370 1710.920 ; RECT 0.270 1701.720 3164.230 1702.870 ; - RECT 0.270 1700.110 3165.450 1701.720 ; + RECT 0.270 1700.110 3166.370 1701.720 ; RECT 0.270 1698.960 3164.310 1700.110 ; - RECT 0.270 1696.890 3165.450 1698.960 ; + RECT 0.270 1696.890 3166.370 1698.960 ; RECT 0.270 1695.740 3164.230 1696.890 ; - RECT 0.270 1693.670 3165.450 1695.740 ; + RECT 0.270 1693.670 3166.370 1695.740 ; RECT 0.270 1692.520 3164.310 1693.670 ; - RECT 0.270 1681.250 3165.450 1692.520 ; + RECT 0.270 1681.250 3166.370 1692.520 ; RECT 0.270 1680.100 3164.230 1681.250 ; - RECT 0.270 1678.490 3165.450 1680.100 ; + RECT 0.270 1678.490 3166.370 1680.100 ; RECT 0.270 1677.340 3164.310 1678.490 ; - RECT 0.270 1675.270 3165.450 1677.340 ; + RECT 0.270 1675.270 3166.370 1677.340 ; RECT 0.270 1674.120 3164.310 1675.270 ; - RECT 0.270 1672.050 3165.450 1674.120 ; + RECT 0.270 1672.050 3166.370 1674.120 ; RECT 0.270 1670.900 3164.310 1672.050 ; - RECT 0.270 1669.645 3165.450 1670.900 ; + RECT 0.270 1669.645 3166.370 1670.900 ; RECT 0.270 1667.775 3164.230 1669.645 ; - RECT 0.270 1666.070 3165.450 1667.775 ; + RECT 0.270 1666.070 3166.370 1667.775 ; RECT 0.270 1664.920 3164.230 1666.070 ; - RECT 0.270 1660.230 3165.450 1664.920 ; + RECT 0.270 1660.230 3166.370 1664.920 ; RECT 0.270 1658.790 3164.230 1660.230 ; - RECT 0.270 1656.870 3165.450 1658.790 ; + RECT 0.270 1656.870 3166.370 1658.790 ; RECT 0.270 1655.720 3164.310 1656.870 ; - RECT 0.270 1647.670 3165.450 1655.720 ; + RECT 0.270 1647.670 3166.370 1655.720 ; RECT 0.270 1646.520 3164.230 1647.670 ; - RECT 0.270 1637.110 3165.450 1646.520 ; - RECT 2.400 1635.960 3165.450 1637.110 ; - RECT 0.270 1627.910 3165.450 1635.960 ; - RECT 2.330 1626.760 3165.450 1627.910 ; - RECT 0.270 1624.840 3165.450 1626.760 ; - RECT 2.400 1623.400 3165.450 1624.840 ; - RECT 0.270 1618.710 3165.450 1623.400 ; - RECT 2.330 1617.560 3165.450 1618.710 ; - RECT 0.270 1615.855 3165.450 1617.560 ; - RECT 2.400 1613.985 3165.450 1615.855 ; - RECT 0.270 1612.730 3165.450 1613.985 ; - RECT 2.330 1611.580 3165.450 1612.730 ; - RECT 0.270 1609.510 3165.450 1611.580 ; - RECT 2.330 1608.360 3165.450 1609.510 ; - RECT 0.270 1606.290 3165.450 1608.360 ; - RECT 2.330 1605.140 3165.450 1606.290 ; - RECT 0.270 1603.530 3165.450 1605.140 ; - RECT 2.400 1602.380 3165.450 1603.530 ; - RECT 0.270 1591.110 3165.450 1602.380 ; - RECT 2.330 1589.960 3165.450 1591.110 ; - RECT 0.270 1587.890 3165.450 1589.960 ; - RECT 2.330 1586.740 3165.450 1587.890 ; - RECT 0.270 1584.670 3165.450 1586.740 ; - RECT 2.330 1583.520 3165.450 1584.670 ; - RECT 0.270 1581.910 3165.450 1583.520 ; - RECT 2.330 1580.760 3165.450 1581.910 ; - RECT 0.270 1572.710 3165.450 1580.760 ; - RECT 2.330 1571.560 3165.450 1572.710 ; - RECT 0.270 1569.490 3165.450 1571.560 ; - RECT 0.700 1568.340 3165.450 1569.490 ; - RECT 0.270 1566.270 3165.450 1568.340 ; - RECT 2.330 1565.120 3165.450 1566.270 ; - RECT 0.270 1563.510 3165.450 1565.120 ; - RECT 2.400 1562.360 3165.450 1563.510 ; - RECT 0.270 1533.920 3165.450 1562.360 ; - RECT 3.460 1532.820 3165.450 1533.920 ; - RECT 0.270 1523.920 3165.450 1532.820 ; - RECT 0.700 1522.820 3165.450 1523.920 ; - RECT 0.270 1515.740 3165.450 1522.820 ; + RECT 0.270 1637.110 3166.370 1646.520 ; + RECT 2.400 1635.960 3166.370 1637.110 ; + RECT 0.270 1627.910 3166.370 1635.960 ; + RECT 2.400 1626.760 3166.370 1627.910 ; + RECT 0.270 1624.840 3166.370 1626.760 ; + RECT 2.400 1623.400 3166.370 1624.840 ; + RECT 0.270 1618.710 3166.370 1623.400 ; + RECT 2.400 1617.560 3166.370 1618.710 ; + RECT 0.270 1615.855 3166.370 1617.560 ; + RECT 2.400 1613.985 3166.370 1615.855 ; + RECT 0.270 1612.730 3166.370 1613.985 ; + RECT 2.400 1611.580 3166.370 1612.730 ; + RECT 0.270 1609.510 3166.370 1611.580 ; + RECT 2.330 1608.360 3166.370 1609.510 ; + RECT 0.270 1606.290 3166.370 1608.360 ; + RECT 2.330 1605.140 3166.370 1606.290 ; + RECT 0.270 1603.530 3166.370 1605.140 ; + RECT 2.310 1602.380 3166.370 1603.530 ; + RECT 0.270 1591.110 3166.370 1602.380 ; + RECT 2.330 1589.960 3166.370 1591.110 ; + RECT 0.270 1587.890 3166.370 1589.960 ; + RECT 2.310 1586.740 3166.370 1587.890 ; + RECT 0.270 1584.670 3166.370 1586.740 ; + RECT 2.330 1583.520 3166.370 1584.670 ; + RECT 0.270 1581.910 3166.370 1583.520 ; + RECT 2.400 1580.760 3166.370 1581.910 ; + RECT 0.270 1572.710 3166.370 1580.760 ; + RECT 2.330 1571.560 3166.370 1572.710 ; + RECT 0.270 1569.490 3166.370 1571.560 ; + RECT 2.330 1568.340 3166.370 1569.490 ; + RECT 0.270 1566.270 3166.370 1568.340 ; + RECT 2.330 1565.120 3166.370 1566.270 ; + RECT 0.270 1563.510 3166.370 1565.120 ; + RECT 2.400 1562.360 3166.370 1563.510 ; + RECT 0.270 1533.920 3166.370 1562.360 ; + RECT 2.540 1532.820 3166.370 1533.920 ; + RECT 0.270 1523.920 3166.370 1532.820 ; + RECT 0.700 1522.820 3166.370 1523.920 ; + RECT 0.270 1515.740 3166.370 1522.820 ; RECT 0.270 1514.630 3164.310 1515.740 ; - RECT 0.270 1505.735 3165.450 1514.630 ; + RECT 0.270 1505.735 3166.370 1514.630 ; RECT 0.270 1504.625 3164.230 1505.735 ; - RECT 0.270 1495.270 3165.450 1504.625 ; + RECT 0.270 1495.270 3166.370 1504.625 ; RECT 0.270 1494.120 3164.230 1495.270 ; - RECT 0.270 1492.510 3165.450 1494.120 ; + RECT 0.270 1492.510 3166.370 1494.120 ; RECT 0.270 1491.360 3164.310 1492.510 ; - RECT 0.270 1489.290 3165.450 1491.360 ; + RECT 0.270 1489.290 3166.370 1491.360 ; RECT 0.270 1488.140 3164.310 1489.290 ; - RECT 0.270 1486.070 3165.450 1488.140 ; + RECT 0.270 1486.070 3166.370 1488.140 ; RECT 0.270 1484.920 3164.310 1486.070 ; - RECT 0.270 1476.870 3165.450 1484.920 ; + RECT 0.270 1476.870 3166.370 1484.920 ; RECT 0.270 1475.720 3164.230 1476.870 ; - RECT 0.270 1474.110 3165.450 1475.720 ; + RECT 0.270 1474.110 3166.370 1475.720 ; RECT 0.270 1472.960 3164.310 1474.110 ; - RECT 0.270 1470.890 3165.450 1472.960 ; + RECT 0.270 1470.890 3166.370 1472.960 ; RECT 0.270 1469.740 3165.020 1470.890 ; - RECT 0.270 1467.670 3165.450 1469.740 ; + RECT 0.270 1467.670 3166.370 1469.740 ; RECT 0.270 1466.520 3164.310 1467.670 ; - RECT 0.270 1455.250 3165.450 1466.520 ; + RECT 0.270 1455.250 3166.370 1466.520 ; RECT 0.270 1454.100 3165.020 1455.250 ; - RECT 0.270 1452.490 3165.450 1454.100 ; + RECT 0.270 1452.490 3166.370 1454.100 ; RECT 0.270 1451.340 3164.230 1452.490 ; - RECT 0.270 1449.270 3165.450 1451.340 ; + RECT 0.270 1449.270 3166.370 1451.340 ; RECT 0.270 1448.120 3164.310 1449.270 ; - RECT 0.270 1446.050 3165.450 1448.120 ; + RECT 0.270 1446.050 3166.370 1448.120 ; RECT 0.270 1444.900 3164.310 1446.050 ; - RECT 0.270 1443.645 3165.450 1444.900 ; + RECT 0.270 1443.645 3166.370 1444.900 ; RECT 0.270 1441.775 3164.230 1443.645 ; - RECT 0.270 1440.070 3165.450 1441.775 ; + RECT 0.270 1440.070 3166.370 1441.775 ; RECT 0.270 1438.920 3164.310 1440.070 ; - RECT 0.270 1434.230 3165.450 1438.920 ; + RECT 0.270 1434.230 3166.370 1438.920 ; RECT 0.270 1432.790 3164.230 1434.230 ; - RECT 0.270 1430.870 3165.450 1432.790 ; + RECT 0.270 1430.870 3166.370 1432.790 ; RECT 0.270 1429.720 3164.310 1430.870 ; - RECT 0.270 1421.670 3165.450 1429.720 ; + RECT 0.270 1421.670 3166.370 1429.720 ; RECT 0.270 1421.110 3164.230 1421.670 ; RECT 2.400 1420.520 3164.230 1421.110 ; - RECT 2.400 1419.960 3165.450 1420.520 ; - RECT 0.270 1411.910 3165.450 1419.960 ; - RECT 2.400 1410.760 3165.450 1411.910 ; - RECT 0.270 1408.840 3165.450 1410.760 ; - RECT 2.400 1407.400 3165.450 1408.840 ; - RECT 0.270 1402.710 3165.450 1407.400 ; - RECT 2.400 1401.560 3165.450 1402.710 ; - RECT 0.270 1399.855 3165.450 1401.560 ; - RECT 2.400 1397.985 3165.450 1399.855 ; - RECT 0.270 1396.730 3165.450 1397.985 ; - RECT 2.330 1395.580 3165.450 1396.730 ; - RECT 0.270 1393.510 3165.450 1395.580 ; - RECT 2.330 1392.360 3165.450 1393.510 ; - RECT 0.270 1390.290 3165.450 1392.360 ; - RECT 2.400 1389.140 3165.450 1390.290 ; - RECT 0.270 1387.530 3165.450 1389.140 ; - RECT 2.400 1386.380 3165.450 1387.530 ; - RECT 0.270 1375.110 3165.450 1386.380 ; - RECT 2.330 1373.960 3165.450 1375.110 ; - RECT 0.270 1371.890 3165.450 1373.960 ; - RECT 2.330 1370.740 3165.450 1371.890 ; - RECT 0.270 1368.670 3165.450 1370.740 ; - RECT 2.330 1367.520 3165.450 1368.670 ; - RECT 0.270 1365.910 3165.450 1367.520 ; - RECT 2.330 1364.760 3165.450 1365.910 ; - RECT 0.270 1356.710 3165.450 1364.760 ; - RECT 2.330 1355.560 3165.450 1356.710 ; - RECT 0.270 1353.490 3165.450 1355.560 ; - RECT 2.330 1352.340 3165.450 1353.490 ; - RECT 0.270 1350.270 3165.450 1352.340 ; - RECT 2.400 1349.120 3165.450 1350.270 ; - RECT 0.270 1347.510 3165.450 1349.120 ; - RECT 2.400 1346.360 3165.450 1347.510 ; - RECT 0.270 1318.920 3165.450 1346.360 ; - RECT 3.460 1317.820 3165.450 1318.920 ; - RECT 0.270 1308.920 3165.450 1317.820 ; - RECT 1.620 1307.820 3165.450 1308.920 ; - RECT 0.270 1290.740 3165.450 1307.820 ; + RECT 2.400 1419.960 3166.370 1420.520 ; + RECT 0.270 1411.910 3166.370 1419.960 ; + RECT 2.330 1410.760 3166.370 1411.910 ; + RECT 0.270 1408.840 3166.370 1410.760 ; + RECT 2.400 1407.400 3166.370 1408.840 ; + RECT 0.270 1402.710 3166.370 1407.400 ; + RECT 2.400 1401.560 3166.370 1402.710 ; + RECT 0.270 1399.855 3166.370 1401.560 ; + RECT 2.400 1397.985 3166.370 1399.855 ; + RECT 0.270 1396.730 3166.370 1397.985 ; + RECT 2.310 1395.580 3166.370 1396.730 ; + RECT 0.270 1393.510 3166.370 1395.580 ; + RECT 2.310 1392.360 3166.370 1393.510 ; + RECT 0.270 1390.290 3166.370 1392.360 ; + RECT 2.310 1389.140 3166.370 1390.290 ; + RECT 0.270 1387.530 3166.370 1389.140 ; + RECT 2.330 1386.380 3166.370 1387.530 ; + RECT 0.270 1375.110 3166.370 1386.380 ; + RECT 2.310 1373.960 3166.370 1375.110 ; + RECT 0.270 1371.890 3166.370 1373.960 ; + RECT 2.330 1370.740 3166.370 1371.890 ; + RECT 0.270 1368.670 3166.370 1370.740 ; + RECT 2.310 1367.520 3166.370 1368.670 ; + RECT 0.270 1365.910 3166.370 1367.520 ; + RECT 2.400 1364.760 3166.370 1365.910 ; + RECT 0.270 1356.710 3166.370 1364.760 ; + RECT 2.310 1355.560 3166.370 1356.710 ; + RECT 0.270 1353.490 3166.370 1355.560 ; + RECT 2.400 1352.340 3166.370 1353.490 ; + RECT 0.270 1350.270 3166.370 1352.340 ; + RECT 2.330 1349.120 3166.370 1350.270 ; + RECT 0.270 1347.510 3166.370 1349.120 ; + RECT 2.400 1346.360 3166.370 1347.510 ; + RECT 0.270 1318.920 3166.370 1346.360 ; + RECT 1.620 1317.820 3166.370 1318.920 ; + RECT 0.270 1308.920 3166.370 1317.820 ; + RECT 2.330 1307.820 3166.370 1308.920 ; + RECT 0.270 1290.740 3166.370 1307.820 ; RECT 0.270 1289.630 3164.310 1290.740 ; - RECT 0.270 1280.735 3165.450 1289.630 ; + RECT 0.270 1280.735 3166.370 1289.630 ; RECT 0.270 1279.625 3164.230 1280.735 ; - RECT 0.270 1270.270 3165.450 1279.625 ; + RECT 0.270 1270.270 3166.370 1279.625 ; RECT 0.270 1269.120 3164.230 1270.270 ; - RECT 0.270 1267.510 3165.450 1269.120 ; + RECT 0.270 1267.510 3166.370 1269.120 ; RECT 0.270 1266.360 3164.310 1267.510 ; - RECT 0.270 1264.290 3165.450 1266.360 ; + RECT 0.270 1264.290 3166.370 1266.360 ; RECT 0.270 1263.140 3164.310 1264.290 ; - RECT 0.270 1261.070 3165.450 1263.140 ; + RECT 0.270 1261.070 3166.370 1263.140 ; RECT 0.270 1259.920 3164.310 1261.070 ; - RECT 0.270 1251.870 3165.450 1259.920 ; + RECT 0.270 1251.870 3166.370 1259.920 ; RECT 0.270 1250.720 3164.230 1251.870 ; - RECT 0.270 1249.110 3165.450 1250.720 ; + RECT 0.270 1249.110 3166.370 1250.720 ; RECT 0.270 1247.960 3164.230 1249.110 ; - RECT 0.270 1245.890 3165.450 1247.960 ; + RECT 0.270 1245.890 3166.370 1247.960 ; RECT 0.270 1244.740 3164.230 1245.890 ; - RECT 0.270 1242.670 3165.450 1244.740 ; + RECT 0.270 1242.670 3166.370 1244.740 ; RECT 0.270 1241.520 3164.230 1242.670 ; - RECT 0.270 1230.250 3165.450 1241.520 ; + RECT 0.270 1230.250 3166.370 1241.520 ; RECT 0.270 1229.100 3164.230 1230.250 ; - RECT 0.270 1227.490 3165.450 1229.100 ; + RECT 0.270 1227.490 3166.370 1229.100 ; RECT 0.270 1226.340 3164.230 1227.490 ; - RECT 0.270 1224.270 3165.450 1226.340 ; + RECT 0.270 1224.270 3166.370 1226.340 ; RECT 0.270 1223.120 3164.230 1224.270 ; - RECT 0.270 1221.050 3165.450 1223.120 ; + RECT 0.270 1221.050 3166.370 1223.120 ; RECT 0.270 1219.900 3164.230 1221.050 ; - RECT 0.270 1218.645 3165.450 1219.900 ; + RECT 0.270 1218.645 3166.370 1219.900 ; RECT 0.270 1216.775 3164.230 1218.645 ; - RECT 0.270 1215.070 3165.450 1216.775 ; + RECT 0.270 1215.070 3166.370 1216.775 ; RECT 0.270 1213.920 3164.230 1215.070 ; - RECT 0.270 1209.230 3165.450 1213.920 ; + RECT 0.270 1209.230 3166.370 1213.920 ; RECT 0.270 1207.790 3164.230 1209.230 ; - RECT 0.270 1205.870 3165.450 1207.790 ; + RECT 0.270 1205.870 3166.370 1207.790 ; RECT 0.270 1205.110 3164.330 1205.870 ; RECT 2.400 1204.720 3164.330 1205.110 ; - RECT 2.400 1203.960 3165.450 1204.720 ; - RECT 0.270 1196.670 3165.450 1203.960 ; + RECT 2.400 1203.960 3166.370 1204.720 ; + RECT 0.270 1196.670 3166.370 1203.960 ; RECT 0.270 1195.910 3164.230 1196.670 ; RECT 2.400 1195.520 3164.230 1195.910 ; - RECT 2.400 1194.760 3165.450 1195.520 ; - RECT 0.270 1192.840 3165.450 1194.760 ; - RECT 2.400 1191.400 3165.450 1192.840 ; - RECT 0.270 1186.710 3165.450 1191.400 ; - RECT 2.400 1185.560 3165.450 1186.710 ; - RECT 0.270 1183.855 3165.450 1185.560 ; - RECT 2.400 1181.985 3165.450 1183.855 ; - RECT 0.270 1180.730 3165.450 1181.985 ; - RECT 2.400 1179.580 3165.450 1180.730 ; - RECT 0.270 1177.510 3165.450 1179.580 ; - RECT 2.400 1176.360 3165.450 1177.510 ; - RECT 0.270 1174.290 3165.450 1176.360 ; - RECT 2.400 1173.140 3165.450 1174.290 ; - RECT 0.270 1171.530 3165.450 1173.140 ; - RECT 2.400 1170.380 3165.450 1171.530 ; - RECT 0.270 1159.110 3165.450 1170.380 ; - RECT 2.400 1157.960 3165.450 1159.110 ; - RECT 0.270 1155.890 3165.450 1157.960 ; - RECT 2.400 1154.740 3165.450 1155.890 ; - RECT 0.270 1152.670 3165.450 1154.740 ; - RECT 2.400 1151.520 3165.450 1152.670 ; - RECT 0.270 1149.910 3165.450 1151.520 ; - RECT 2.400 1148.760 3165.450 1149.910 ; - RECT 0.270 1140.710 3165.450 1148.760 ; - RECT 2.400 1139.560 3165.450 1140.710 ; - RECT 0.270 1137.490 3165.450 1139.560 ; - RECT 0.700 1136.340 3165.450 1137.490 ; - RECT 0.270 1134.270 3165.450 1136.340 ; - RECT 2.400 1133.120 3165.450 1134.270 ; - RECT 0.270 1131.510 3165.450 1133.120 ; - RECT 2.400 1130.360 3165.450 1131.510 ; - RECT 0.270 1103.920 3165.450 1130.360 ; - RECT 3.460 1102.820 3165.450 1103.920 ; - RECT 0.270 1093.920 3165.450 1102.820 ; - RECT 0.700 1092.820 3165.450 1093.920 ; - RECT 0.270 1065.740 3165.450 1092.820 ; + RECT 2.400 1194.760 3166.370 1195.520 ; + RECT 0.270 1192.840 3166.370 1194.760 ; + RECT 2.400 1191.400 3166.370 1192.840 ; + RECT 0.270 1186.710 3166.370 1191.400 ; + RECT 2.400 1185.560 3166.370 1186.710 ; + RECT 0.270 1183.855 3166.370 1185.560 ; + RECT 2.400 1181.985 3166.370 1183.855 ; + RECT 0.270 1180.730 3166.370 1181.985 ; + RECT 2.400 1179.580 3166.370 1180.730 ; + RECT 0.270 1177.510 3166.370 1179.580 ; + RECT 2.400 1176.360 3166.370 1177.510 ; + RECT 0.270 1174.290 3166.370 1176.360 ; + RECT 2.400 1173.140 3166.370 1174.290 ; + RECT 0.270 1171.530 3166.370 1173.140 ; + RECT 2.400 1170.380 3166.370 1171.530 ; + RECT 0.270 1159.110 3166.370 1170.380 ; + RECT 2.400 1157.960 3166.370 1159.110 ; + RECT 0.270 1155.890 3166.370 1157.960 ; + RECT 2.400 1154.740 3166.370 1155.890 ; + RECT 0.270 1152.670 3166.370 1154.740 ; + RECT 2.400 1151.520 3166.370 1152.670 ; + RECT 0.270 1149.910 3166.370 1151.520 ; + RECT 2.400 1148.760 3166.370 1149.910 ; + RECT 0.270 1140.710 3166.370 1148.760 ; + RECT 2.400 1139.560 3166.370 1140.710 ; + RECT 0.270 1137.490 3166.370 1139.560 ; + RECT 0.700 1136.340 3166.370 1137.490 ; + RECT 0.270 1134.270 3166.370 1136.340 ; + RECT 2.400 1133.120 3166.370 1134.270 ; + RECT 0.270 1131.510 3166.370 1133.120 ; + RECT 2.400 1130.360 3166.370 1131.510 ; + RECT 0.270 1103.920 3166.370 1130.360 ; + RECT 3.460 1102.820 3166.370 1103.920 ; + RECT 0.270 1093.920 3166.370 1102.820 ; + RECT 0.700 1092.820 3166.370 1093.920 ; + RECT 0.270 1065.740 3166.370 1092.820 ; RECT 0.270 1064.630 3164.310 1065.740 ; - RECT 0.270 1055.735 3165.450 1064.630 ; + RECT 0.270 1055.735 3166.370 1064.630 ; RECT 0.270 1054.625 3164.230 1055.735 ; - RECT 0.270 1045.270 3165.450 1054.625 ; + RECT 0.270 1045.270 3166.370 1054.625 ; RECT 0.270 1044.120 3164.230 1045.270 ; - RECT 0.270 1042.510 3165.450 1044.120 ; + RECT 0.270 1042.510 3166.370 1044.120 ; RECT 0.270 1041.360 3164.330 1042.510 ; - RECT 0.270 1039.290 3165.450 1041.360 ; + RECT 0.270 1039.290 3166.370 1041.360 ; RECT 0.270 1038.140 3164.330 1039.290 ; - RECT 0.270 1036.070 3165.450 1038.140 ; + RECT 0.270 1036.070 3166.370 1038.140 ; RECT 0.270 1034.920 3164.330 1036.070 ; - RECT 0.270 1026.870 3165.450 1034.920 ; + RECT 0.270 1026.870 3166.370 1034.920 ; RECT 0.270 1025.720 3164.230 1026.870 ; - RECT 0.270 1024.110 3165.450 1025.720 ; + RECT 0.270 1024.110 3166.370 1025.720 ; RECT 0.270 1022.960 3164.330 1024.110 ; - RECT 0.270 1020.890 3165.450 1022.960 ; + RECT 0.270 1020.890 3166.370 1022.960 ; RECT 0.270 1019.740 3164.230 1020.890 ; - RECT 0.270 1017.670 3165.450 1019.740 ; + RECT 0.270 1017.670 3166.370 1019.740 ; RECT 0.270 1016.520 3164.330 1017.670 ; - RECT 0.270 1005.250 3165.450 1016.520 ; + RECT 0.270 1005.250 3166.370 1016.520 ; RECT 0.270 1004.100 3164.230 1005.250 ; - RECT 0.270 1002.490 3165.450 1004.100 ; + RECT 0.270 1002.490 3166.370 1004.100 ; RECT 0.270 1001.340 3164.230 1002.490 ; - RECT 0.270 999.270 3165.450 1001.340 ; + RECT 0.270 999.270 3166.370 1001.340 ; RECT 0.270 998.120 3164.230 999.270 ; - RECT 0.270 996.050 3165.450 998.120 ; + RECT 0.270 996.050 3166.370 998.120 ; RECT 0.270 994.900 3164.230 996.050 ; - RECT 0.270 993.645 3165.450 994.900 ; + RECT 0.270 993.645 3166.370 994.900 ; RECT 0.270 991.775 3164.230 993.645 ; - RECT 0.270 990.070 3165.450 991.775 ; + RECT 0.270 990.070 3166.370 991.775 ; RECT 0.270 989.110 3164.230 990.070 ; RECT 2.400 988.920 3164.230 989.110 ; - RECT 2.400 987.960 3165.450 988.920 ; - RECT 0.270 984.230 3165.450 987.960 ; + RECT 2.400 987.960 3166.370 988.920 ; + RECT 0.270 984.230 3166.370 987.960 ; RECT 0.270 982.790 3164.230 984.230 ; - RECT 0.270 980.870 3165.450 982.790 ; + RECT 0.270 980.870 3166.370 982.790 ; RECT 0.270 979.910 3164.230 980.870 ; RECT 2.330 979.720 3164.230 979.910 ; - RECT 2.330 978.760 3165.450 979.720 ; - RECT 0.270 976.840 3165.450 978.760 ; - RECT 2.400 975.400 3165.450 976.840 ; - RECT 0.270 971.670 3165.450 975.400 ; + RECT 2.330 978.760 3166.370 979.720 ; + RECT 0.270 976.840 3166.370 978.760 ; + RECT 2.400 975.400 3166.370 976.840 ; + RECT 0.270 971.670 3166.370 975.400 ; RECT 0.270 970.710 3164.230 971.670 ; RECT 2.330 970.520 3164.230 970.710 ; - RECT 2.330 969.560 3165.450 970.520 ; - RECT 0.270 967.855 3165.450 969.560 ; - RECT 2.400 965.985 3165.450 967.855 ; - RECT 0.270 964.730 3165.450 965.985 ; - RECT 2.400 963.580 3165.450 964.730 ; - RECT 0.270 961.510 3165.450 963.580 ; - RECT 2.330 960.360 3165.450 961.510 ; - RECT 0.270 958.290 3165.450 960.360 ; - RECT 2.330 957.140 3165.450 958.290 ; - RECT 0.270 955.530 3165.450 957.140 ; - RECT 2.400 954.380 3165.450 955.530 ; - RECT 0.270 943.110 3165.450 954.380 ; - RECT 2.330 941.960 3165.450 943.110 ; - RECT 0.270 939.890 3165.450 941.960 ; - RECT 2.330 938.740 3165.450 939.890 ; - RECT 0.270 936.670 3165.450 938.740 ; - RECT 2.330 935.520 3165.450 936.670 ; - RECT 0.270 933.910 3165.450 935.520 ; - RECT 2.330 932.760 3165.450 933.910 ; - RECT 0.270 924.710 3165.450 932.760 ; - RECT 2.330 923.560 3165.450 924.710 ; - RECT 0.270 921.490 3165.450 923.560 ; - RECT 2.330 920.340 3165.450 921.490 ; - RECT 0.270 918.270 3165.450 920.340 ; - RECT 2.330 917.120 3165.450 918.270 ; - RECT 0.270 915.510 3165.450 917.120 ; - RECT 2.400 914.360 3165.450 915.510 ; - RECT 0.270 888.920 3165.450 914.360 ; - RECT 2.330 887.820 3165.450 888.920 ; - RECT 0.270 878.920 3165.450 887.820 ; - RECT 2.850 877.820 3165.450 878.920 ; - RECT 0.270 840.740 3165.450 877.820 ; - RECT 0.270 839.630 3164.310 840.740 ; - RECT 0.270 830.735 3165.450 839.630 ; - RECT 0.270 829.625 3165.020 830.735 ; - RECT 0.270 819.270 3165.450 829.625 ; + RECT 2.330 969.560 3166.370 970.520 ; + RECT 0.270 967.855 3166.370 969.560 ; + RECT 2.400 965.985 3166.370 967.855 ; + RECT 0.270 964.730 3166.370 965.985 ; + RECT 2.400 963.580 3166.370 964.730 ; + RECT 0.270 961.510 3166.370 963.580 ; + RECT 2.330 960.360 3166.370 961.510 ; + RECT 0.270 958.290 3166.370 960.360 ; + RECT 2.330 957.140 3166.370 958.290 ; + RECT 0.270 955.530 3166.370 957.140 ; + RECT 2.400 954.380 3166.370 955.530 ; + RECT 0.270 943.110 3166.370 954.380 ; + RECT 2.330 941.960 3166.370 943.110 ; + RECT 0.270 939.890 3166.370 941.960 ; + RECT 2.330 938.740 3166.370 939.890 ; + RECT 0.270 936.670 3166.370 938.740 ; + RECT 2.330 935.520 3166.370 936.670 ; + RECT 0.270 933.910 3166.370 935.520 ; + RECT 2.330 932.760 3166.370 933.910 ; + RECT 0.270 924.710 3166.370 932.760 ; + RECT 2.330 923.560 3166.370 924.710 ; + RECT 0.270 921.490 3166.370 923.560 ; + RECT 2.330 920.340 3166.370 921.490 ; + RECT 0.270 918.270 3166.370 920.340 ; + RECT 2.330 917.120 3166.370 918.270 ; + RECT 0.270 915.510 3166.370 917.120 ; + RECT 2.400 914.360 3166.370 915.510 ; + RECT 0.270 888.920 3166.370 914.360 ; + RECT 2.330 887.820 3166.370 888.920 ; + RECT 0.270 878.920 3166.370 887.820 ; + RECT 2.850 877.820 3166.370 878.920 ; + RECT 0.270 840.740 3166.370 877.820 ; + RECT 0.270 839.630 3164.230 840.740 ; + RECT 0.270 830.735 3166.370 839.630 ; + RECT 0.270 829.625 3164.230 830.735 ; + RECT 0.270 819.270 3166.370 829.625 ; RECT 0.270 818.120 3164.230 819.270 ; - RECT 0.270 816.510 3165.450 818.120 ; - RECT 0.270 815.360 3164.310 816.510 ; - RECT 0.270 813.290 3165.450 815.360 ; - RECT 0.270 812.140 3164.310 813.290 ; - RECT 0.270 810.070 3165.450 812.140 ; - RECT 0.270 808.920 3164.310 810.070 ; - RECT 0.270 800.870 3165.450 808.920 ; + RECT 0.270 816.510 3166.370 818.120 ; + RECT 0.270 815.360 3164.230 816.510 ; + RECT 0.270 813.290 3166.370 815.360 ; + RECT 0.270 812.140 3164.230 813.290 ; + RECT 0.270 810.070 3166.370 812.140 ; + RECT 0.270 808.920 3164.230 810.070 ; + RECT 0.270 800.870 3166.370 808.920 ; RECT 0.270 799.720 3164.230 800.870 ; - RECT 0.270 798.110 3165.450 799.720 ; - RECT 0.270 796.960 3164.310 798.110 ; - RECT 0.270 794.890 3165.450 796.960 ; - RECT 0.270 793.740 3165.020 794.890 ; - RECT 0.270 791.670 3165.450 793.740 ; - RECT 0.270 790.520 3164.310 791.670 ; - RECT 0.270 779.250 3165.450 790.520 ; - RECT 0.270 778.100 3165.020 779.250 ; - RECT 0.270 776.490 3165.450 778.100 ; + RECT 0.270 798.110 3166.370 799.720 ; + RECT 0.270 796.960 3164.230 798.110 ; + RECT 0.270 794.890 3166.370 796.960 ; + RECT 0.270 793.740 3165.930 794.890 ; + RECT 0.270 791.670 3166.370 793.740 ; + RECT 0.270 790.520 3164.230 791.670 ; + RECT 0.270 779.250 3166.370 790.520 ; + RECT 0.270 778.100 3165.930 779.250 ; + RECT 0.270 776.490 3166.370 778.100 ; RECT 0.270 775.340 3164.310 776.490 ; - RECT 0.270 773.270 3165.450 775.340 ; - RECT 0.270 773.110 3164.230 773.270 ; - RECT 2.400 772.120 3164.230 773.110 ; - RECT 2.400 771.960 3165.450 772.120 ; - RECT 0.270 770.050 3165.450 771.960 ; - RECT 0.270 768.900 3164.310 770.050 ; - RECT 0.270 767.645 3165.450 768.900 ; + RECT 0.270 773.270 3166.370 775.340 ; + RECT 0.270 773.110 3164.310 773.270 ; + RECT 2.400 772.120 3164.310 773.110 ; + RECT 2.400 771.960 3166.370 772.120 ; + RECT 0.270 770.050 3166.370 771.960 ; + RECT 0.270 768.900 3164.230 770.050 ; + RECT 0.270 767.645 3166.370 768.900 ; RECT 0.270 765.775 3164.230 767.645 ; - RECT 0.270 764.070 3165.450 765.775 ; - RECT 0.270 763.910 3165.020 764.070 ; - RECT 2.310 762.920 3165.020 763.910 ; - RECT 2.310 762.760 3165.450 762.920 ; - RECT 0.270 760.840 3165.450 762.760 ; - RECT 2.400 759.400 3165.450 760.840 ; - RECT 0.270 758.230 3165.450 759.400 ; + RECT 0.270 764.070 3166.370 765.775 ; + RECT 0.270 763.910 3164.310 764.070 ; + RECT 2.310 762.920 3164.310 763.910 ; + RECT 2.310 762.760 3166.370 762.920 ; + RECT 0.270 760.840 3166.370 762.760 ; + RECT 2.400 759.400 3166.370 760.840 ; + RECT 0.270 758.230 3166.370 759.400 ; RECT 0.270 756.790 3164.230 758.230 ; - RECT 0.270 754.870 3165.450 756.790 ; - RECT 0.270 754.710 3164.310 754.870 ; - RECT 2.310 753.720 3164.310 754.710 ; - RECT 2.310 753.560 3165.450 753.720 ; - RECT 0.270 751.855 3165.450 753.560 ; - RECT 2.400 749.985 3165.450 751.855 ; - RECT 0.270 748.730 3165.450 749.985 ; - RECT 2.310 747.580 3165.450 748.730 ; - RECT 0.270 745.670 3165.450 747.580 ; + RECT 0.270 754.870 3166.370 756.790 ; + RECT 0.270 754.710 3164.230 754.870 ; + RECT 2.310 753.720 3164.230 754.710 ; + RECT 2.310 753.560 3166.370 753.720 ; + RECT 0.270 751.855 3166.370 753.560 ; + RECT 2.400 749.985 3166.370 751.855 ; + RECT 0.270 748.730 3166.370 749.985 ; + RECT 2.310 747.580 3166.370 748.730 ; + RECT 0.270 745.670 3166.370 747.580 ; RECT 0.270 745.510 3164.230 745.670 ; RECT 2.310 744.520 3164.230 745.510 ; - RECT 2.310 744.360 3165.450 744.520 ; - RECT 0.270 742.290 3165.450 744.360 ; - RECT 2.400 741.140 3165.450 742.290 ; - RECT 0.270 739.530 3165.450 741.140 ; - RECT 2.400 738.380 3165.450 739.530 ; - RECT 0.270 727.110 3165.450 738.380 ; - RECT 2.310 725.960 3165.450 727.110 ; - RECT 0.270 723.890 3165.450 725.960 ; - RECT 2.330 722.740 3165.450 723.890 ; - RECT 0.270 720.670 3165.450 722.740 ; - RECT 2.330 719.520 3165.450 720.670 ; - RECT 0.270 717.910 3165.450 719.520 ; - RECT 2.330 716.760 3165.450 717.910 ; - RECT 0.270 708.710 3165.450 716.760 ; - RECT 2.330 707.560 3165.450 708.710 ; - RECT 0.270 705.490 3165.450 707.560 ; - RECT 2.400 704.340 3165.450 705.490 ; - RECT 0.270 702.270 3165.450 704.340 ; - RECT 1.620 701.120 3165.450 702.270 ; - RECT 0.270 699.510 3165.450 701.120 ; - RECT 2.400 698.360 3165.450 699.510 ; - RECT 0.270 673.920 3165.450 698.360 ; - RECT 2.540 672.820 3165.450 673.920 ; - RECT 0.270 663.920 3165.450 672.820 ; - RECT 3.460 662.820 3165.450 663.920 ; - RECT 0.270 615.740 3165.450 662.820 ; + RECT 2.310 744.360 3166.370 744.520 ; + RECT 0.270 742.290 3166.370 744.360 ; + RECT 2.400 741.140 3166.370 742.290 ; + RECT 0.270 739.530 3166.370 741.140 ; + RECT 2.400 738.380 3166.370 739.530 ; + RECT 0.270 727.110 3166.370 738.380 ; + RECT 2.310 725.960 3166.370 727.110 ; + RECT 0.270 723.890 3166.370 725.960 ; + RECT 2.330 722.740 3166.370 723.890 ; + RECT 0.270 720.670 3166.370 722.740 ; + RECT 2.330 719.520 3166.370 720.670 ; + RECT 0.270 717.910 3166.370 719.520 ; + RECT 2.330 716.760 3166.370 717.910 ; + RECT 0.270 708.710 3166.370 716.760 ; + RECT 2.330 707.560 3166.370 708.710 ; + RECT 0.270 705.490 3166.370 707.560 ; + RECT 2.400 704.340 3166.370 705.490 ; + RECT 0.270 702.270 3166.370 704.340 ; + RECT 1.620 701.120 3166.370 702.270 ; + RECT 0.270 699.510 3166.370 701.120 ; + RECT 2.400 698.360 3166.370 699.510 ; + RECT 0.270 673.920 3166.370 698.360 ; + RECT 2.540 672.820 3166.370 673.920 ; + RECT 0.270 663.920 3166.370 672.820 ; + RECT 3.460 662.820 3166.370 663.920 ; + RECT 0.270 615.740 3166.370 662.820 ; RECT 0.270 614.630 3164.310 615.740 ; - RECT 0.270 605.735 3165.450 614.630 ; + RECT 0.270 605.735 3166.370 614.630 ; RECT 0.270 604.625 3164.230 605.735 ; - RECT 0.270 594.270 3165.450 604.625 ; + RECT 0.270 594.270 3166.370 604.625 ; RECT 0.270 593.120 3164.230 594.270 ; - RECT 0.270 591.510 3165.450 593.120 ; + RECT 0.270 591.510 3166.370 593.120 ; RECT 0.270 590.360 3164.310 591.510 ; - RECT 0.270 588.290 3165.450 590.360 ; + RECT 0.270 588.290 3166.370 590.360 ; RECT 0.270 587.140 3164.310 588.290 ; - RECT 0.270 585.070 3165.450 587.140 ; + RECT 0.270 585.070 3166.370 587.140 ; RECT 0.270 583.920 3164.310 585.070 ; - RECT 0.270 575.870 3165.450 583.920 ; + RECT 0.270 575.870 3166.370 583.920 ; RECT 0.270 574.720 3164.230 575.870 ; - RECT 0.270 573.110 3165.450 574.720 ; + RECT 0.270 573.110 3166.370 574.720 ; RECT 0.270 571.960 3164.310 573.110 ; - RECT 0.270 569.890 3165.450 571.960 ; + RECT 0.270 569.890 3166.370 571.960 ; RECT 0.270 568.740 3164.230 569.890 ; - RECT 0.270 566.670 3165.450 568.740 ; + RECT 0.270 566.670 3166.370 568.740 ; RECT 0.270 565.520 3164.310 566.670 ; - RECT 0.270 554.250 3165.450 565.520 ; + RECT 0.270 554.250 3166.370 565.520 ; RECT 0.270 553.100 3164.310 554.250 ; - RECT 0.270 551.490 3165.450 553.100 ; + RECT 0.270 551.490 3166.370 553.100 ; RECT 0.270 550.340 3164.310 551.490 ; - RECT 0.270 548.270 3165.450 550.340 ; + RECT 0.270 548.270 3166.370 550.340 ; RECT 0.270 547.120 3164.230 548.270 ; - RECT 0.270 545.050 3165.450 547.120 ; + RECT 0.270 545.050 3166.370 547.120 ; RECT 0.270 543.900 3164.310 545.050 ; - RECT 0.270 542.645 3165.450 543.900 ; + RECT 0.270 542.645 3166.370 543.900 ; RECT 0.270 540.775 3164.230 542.645 ; - RECT 0.270 539.070 3165.450 540.775 ; + RECT 0.270 539.070 3166.370 540.775 ; RECT 0.270 537.920 3164.230 539.070 ; - RECT 0.270 533.230 3165.450 537.920 ; + RECT 0.270 533.230 3166.370 537.920 ; RECT 0.270 531.790 3164.230 533.230 ; - RECT 0.270 529.870 3165.450 531.790 ; + RECT 0.270 529.870 3166.370 531.790 ; RECT 0.270 528.720 3164.310 529.870 ; - RECT 0.270 520.670 3165.450 528.720 ; + RECT 0.270 520.670 3166.370 528.720 ; RECT 0.270 519.520 3164.230 520.670 ; - RECT 0.270 415.000 3165.450 519.520 ; - RECT 0.700 390.740 3165.450 415.000 ; + RECT 0.270 415.000 3166.370 519.520 ; + RECT 0.700 390.740 3166.370 415.000 ; RECT 0.700 390.300 3164.230 390.740 ; RECT 0.270 389.630 3164.230 390.300 ; - RECT 0.270 380.735 3165.450 389.630 ; + RECT 0.270 380.735 3166.370 389.630 ; RECT 0.270 379.625 3164.310 380.735 ; - RECT 0.270 368.270 3165.450 379.625 ; + RECT 0.270 368.270 3166.370 379.625 ; RECT 0.270 367.120 3164.230 368.270 ; - RECT 0.270 365.510 3165.450 367.120 ; + RECT 0.270 365.510 3166.370 367.120 ; RECT 0.270 365.110 3164.230 365.510 ; RECT 0.700 364.360 3164.230 365.110 ; - RECT 0.700 362.290 3165.450 364.360 ; + RECT 0.700 362.290 3166.370 364.360 ; RECT 0.700 361.140 3164.230 362.290 ; - RECT 0.700 359.070 3165.450 361.140 ; + RECT 0.700 359.070 3166.370 361.140 ; RECT 0.700 357.920 3164.310 359.070 ; - RECT 0.700 349.870 3165.450 357.920 ; + RECT 0.700 349.870 3166.370 357.920 ; RECT 0.700 348.720 3164.310 349.870 ; - RECT 0.700 347.110 3165.450 348.720 ; + RECT 0.700 347.110 3166.370 348.720 ; RECT 0.700 345.960 3164.310 347.110 ; - RECT 0.700 343.890 3165.450 345.960 ; + RECT 0.700 343.890 3166.370 345.960 ; RECT 0.700 342.740 3164.310 343.890 ; - RECT 0.700 340.670 3165.450 342.740 ; + RECT 0.700 340.670 3166.370 342.740 ; RECT 0.700 340.410 3164.310 340.670 ; RECT 0.270 339.520 3164.310 340.410 ; - RECT 0.270 328.250 3165.450 339.520 ; + RECT 0.270 328.250 3166.370 339.520 ; RECT 0.270 327.100 3164.230 328.250 ; - RECT 0.270 325.490 3165.450 327.100 ; + RECT 0.270 325.490 3166.370 327.100 ; RECT 0.270 324.340 3164.230 325.490 ; - RECT 0.270 322.270 3165.450 324.340 ; + RECT 0.270 322.270 3166.370 324.340 ; RECT 0.270 321.120 3164.310 322.270 ; - RECT 0.270 319.050 3165.450 321.120 ; + RECT 0.270 319.050 3166.370 321.120 ; RECT 0.270 317.900 3164.230 319.050 ; - RECT 0.270 316.645 3165.450 317.900 ; + RECT 0.270 316.645 3166.370 317.900 ; RECT 0.270 314.775 3164.230 316.645 ; - RECT 0.270 313.070 3165.450 314.775 ; + RECT 0.270 313.070 3166.370 314.775 ; RECT 0.270 311.920 3164.230 313.070 ; - RECT 0.270 307.230 3165.450 311.920 ; + RECT 0.270 307.230 3166.370 311.920 ; RECT 0.270 305.790 3164.230 307.230 ; - RECT 0.270 303.870 3165.450 305.790 ; + RECT 0.270 303.870 3166.370 305.790 ; RECT 0.270 302.720 3164.230 303.870 ; - RECT 0.270 294.670 3165.450 302.720 ; + RECT 0.270 294.670 3166.370 302.720 ; RECT 0.270 293.520 3164.230 294.670 ; - RECT 0.270 268.725 3165.450 293.520 ; - RECT 2.400 265.335 3165.450 268.725 ; - RECT 0.270 204.420 3165.450 265.335 ; - RECT 0.700 179.670 3165.450 204.420 ; - RECT 0.270 154.210 3165.450 179.670 ; - RECT 0.700 129.410 3165.450 154.210 ; - RECT 0.270 0.700 3165.450 129.410 ; + RECT 0.270 268.725 3166.370 293.520 ; + RECT 2.400 265.335 3166.370 268.725 ; + RECT 0.270 204.420 3166.370 265.335 ; + RECT 0.700 179.670 3166.370 204.420 ; + RECT 0.270 154.210 3166.370 179.670 ; + RECT 0.700 129.410 3166.370 154.210 ; + RECT 0.270 0.700 3166.370 129.410 ; RECT 0.270 0.175 183.630 0.700 ; RECT 208.330 0.175 233.520 0.700 ; RECT 258.220 0.175 996.020 0.700 ; @@ -8822,11 +8845,11 @@ MACRO openframe_project_wrapper RECT 2659.330 0.175 2684.520 0.700 ; RECT 2709.220 0.175 2903.630 0.700 ; RECT 2928.330 0.175 2953.520 0.700 ; - RECT 2978.220 0.175 3165.450 0.700 ; + RECT 2978.220 0.175 3166.370 0.700 ; LAYER met4 ; - RECT 0.295 48.860 3165.425 4719.300 ; + RECT 0.295 35.460 3166.345 4732.700 ; LAYER met5 ; - RECT 46.560 48.860 3120.080 4719.300 ; + RECT 33.160 35.460 3133.480 4732.700 ; END END openframe_project_wrapper END LIBRARY diff --git a/lib/multicorner/openframe_project_wrapper__max_ff_n40C_1v95.lib b/lib/multicorner/openframe_project_wrapper__max_ff_n40C_1v95.lib index 145f0d1..f0baad3 100644 --- a/lib/multicorner/openframe_project_wrapper__max_ff_n40C_1v95.lib +++ b/lib/multicorner/openframe_project_wrapper__max_ff_n40C_1v95.lib @@ -167,7 +167,7 @@ library (openframe_project_wrapper) { } cell ("openframe_project_wrapper") { - area : 16852.445 + area : 33705.535 is_macro_cell : true; pin("por_l") { direction : input; @@ -704,274 +704,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89950"); + values("0.89974"); } rise_transition(scalar) { - values("1.28086"); + values("1.28120"); } cell_fall(scalar) { - values("0.42872"); + values("0.42883"); } fall_transition(scalar) { - values("0.57500"); + values("0.57515"); } } } pin("gpio_analog_en[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90130"); + values("0.90295"); } rise_transition(scalar) { - values("1.28608"); + values("1.28844"); } cell_fall(scalar) { - values("0.42874"); + values("0.42953"); } fall_transition(scalar) { - values("0.57582"); + values("0.57688"); } } } pin("gpio_analog_en[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89935"); + values("0.74489"); } rise_transition(scalar) { - values("1.28028"); + values("1.05735"); } cell_fall(scalar) { - values("0.42879"); + values("0.35445"); } fall_transition(scalar) { - values("0.57469"); + values("0.47849"); } } } pin("gpio_analog_en[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0177; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90026"); + values("0.75420"); } rise_transition(scalar) { - values("1.27202"); + values("1.06665"); } cell_fall(scalar) { - values("0.42962"); + values("0.36044"); } fall_transition(scalar) { - values("0.57419"); + values("0.48188"); } } } pin("gpio_analog_en[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90312"); + values("0.75008"); } rise_transition(scalar) { - values("1.27805"); + values("1.06957"); } cell_fall(scalar) { - values("0.43021"); + values("0.35808"); } fall_transition(scalar) { - values("0.57669"); + values("0.47923"); } } } pin("gpio_analog_en[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0221; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90075"); + values("0.75966"); } rise_transition(scalar) { - values("1.27416"); + values("1.08489"); } cell_fall(scalar) { - values("0.42932"); + values("0.36205"); } fall_transition(scalar) { - values("0.57487"); + values("0.48515"); } } } pin("gpio_analog_en[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0147; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90255"); + values("0.74794"); } rise_transition(scalar) { - values("1.27416"); + values("1.05649"); } cell_fall(scalar) { - values("0.43096"); + values("0.35805"); } fall_transition(scalar) { - values("0.57615"); + values("0.47714"); } } } pin("gpio_analog_en[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0200; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90297"); + values("0.75332"); } rise_transition(scalar) { - values("1.27705"); + values("1.07781"); } cell_fall(scalar) { - values("0.43042"); + values("0.35834"); } fall_transition(scalar) { - values("0.57639"); + values("0.48190"); } } } pin("gpio_analog_en[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90173"); + values("0.75437"); } rise_transition(scalar) { - values("1.27266"); + values("1.07377"); } cell_fall(scalar) { - values("0.43078"); + values("0.36079"); } fall_transition(scalar) { - values("0.57505"); + values("0.48145"); } } } pin("gpio_analog_en[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0176; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90016"); + values("0.75105"); } rise_transition(scalar) { - values("1.28243"); + values("1.07051"); } cell_fall(scalar) { - values("0.42878"); + values("0.35870"); } fall_transition(scalar) { - values("0.57572"); + values("0.47974"); } } } pin("gpio_analog_en[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0205; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90167"); + values("0.75440"); } rise_transition(scalar) { - values("1.27804"); + values("1.07931"); } cell_fall(scalar) { - values("0.42874"); + values("0.35886"); } fall_transition(scalar) { - values("0.57656"); + values("0.48262"); } } } pin("gpio_analog_en[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0197; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90558"); + values("0.75586"); } rise_transition(scalar) { - values("1.28516"); + values("1.07785"); } cell_fall(scalar) { - values("0.43245"); + values("0.36070"); } fall_transition(scalar) { - values("0.58264"); + values("0.48346"); } } } pin("gpio_analog_en[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90122"); + values("0.74938"); } rise_transition(scalar) { - values("1.27168"); + values("1.05951"); } cell_fall(scalar) { - values("0.43057"); + values("0.35837"); } fall_transition(scalar) { - values("0.57513"); + values("0.47834"); } } } @@ -1208,64 +1208,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.74300"); + values("0.73753"); } rise_transition(scalar) { - values("1.06149"); + values("1.05373"); } cell_fall(scalar) { - values("0.35395"); + values("0.35137"); } fall_transition(scalar) { - values("0.47578"); + values("0.47228"); } } } pin("gpio_analog_en[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.74021"); + values("0.73507"); } rise_transition(scalar) { - values("1.06043"); + values("1.04614"); } cell_fall(scalar) { - values("0.35173"); + values("0.35174"); } fall_transition(scalar) { - values("0.47354"); + values("0.46940"); } } } pin("gpio_analog_en[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73981"); + values("0.73943"); } rise_transition(scalar) { - values("1.05514"); + values("1.05461"); } cell_fall(scalar) { - values("0.35318"); + values("0.35300"); } fall_transition(scalar) { - values("0.47270"); + values("0.47246"); } } } @@ -1280,13 +1280,13 @@ library (openframe_project_wrapper) { values("0.73761"); } rise_transition(scalar) { - values("1.05675"); + values("1.05674"); } cell_fall(scalar) { values("0.35051"); } fall_transition(scalar) { - values("0.47193"); + values("0.47192"); } } } @@ -1418,22 +1418,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.74288"); + values("0.73930"); } rise_transition(scalar) { - values("1.04880"); + values("1.05923"); } cell_fall(scalar) { - values("0.35570"); + values("0.35127"); } fall_transition(scalar) { - values("0.47549"); + values("0.47311"); } } } @@ -1633,274 +1633,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89809"); + values("0.89833"); } rise_transition(scalar) { - values("1.28078"); + values("1.28113"); } cell_fall(scalar) { - values("0.42732"); + values("0.42743"); } fall_transition(scalar) { - values("0.57484"); + values("0.57499"); } } } pin("gpio_analog_pol[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89996"); + values("0.90162"); } rise_transition(scalar) { - values("1.28603"); + values("1.28839"); } cell_fall(scalar) { - values("0.42741"); + values("0.42820"); } fall_transition(scalar) { - values("0.57571"); + values("0.57677"); } } } pin("gpio_analog_pol[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89796"); + values("0.74477"); } rise_transition(scalar) { - values("1.28021"); + values("1.05734"); } cell_fall(scalar) { - values("0.42741"); + values("0.35434"); } fall_transition(scalar) { - values("0.57453"); + values("0.47848"); } } } pin("gpio_analog_pol[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0177; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89809"); + values("0.75493"); } rise_transition(scalar) { - values("1.27189"); + values("1.06670"); } cell_fall(scalar) { - values("0.42746"); + values("0.36117"); } fall_transition(scalar) { - values("0.57391"); + values("0.48198"); } } } pin("gpio_analog_pol[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90230"); + values("0.74948"); } rise_transition(scalar) { - values("1.27800"); + values("1.06954"); } cell_fall(scalar) { - values("0.42939"); + values("0.35748"); } fall_transition(scalar) { - values("0.57659"); + values("0.47917"); } } } pin("gpio_analog_pol[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0221; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89827"); + values("0.75802"); } rise_transition(scalar) { - values("1.27403"); + values("1.08484"); } cell_fall(scalar) { - values("0.42686"); + values("0.36042"); } fall_transition(scalar) { - values("0.57457"); + values("0.48503"); } } } pin("gpio_analog_pol[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0147; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90172"); + values("0.74734"); } rise_transition(scalar) { - values("1.27411"); + values("1.05645"); } cell_fall(scalar) { - values("0.43015"); + values("0.35746"); } fall_transition(scalar) { - values("0.57603"); + values("0.47705"); } } } pin("gpio_analog_pol[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0200; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90048"); + values("0.75421"); } rise_transition(scalar) { - values("1.27691"); + values("1.07784"); } cell_fall(scalar) { - values("0.42796"); + values("0.35923"); } fall_transition(scalar) { - values("0.57609"); + values("0.48196"); } } } pin("gpio_analog_pol[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90091"); + values("0.75268"); } rise_transition(scalar) { - values("1.27260"); + values("1.07369"); } cell_fall(scalar) { - values("0.42996"); + values("0.35911"); } fall_transition(scalar) { - values("0.57494"); + values("0.48126"); } } } pin("gpio_analog_pol[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0176; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89933"); + values("0.75049"); } rise_transition(scalar) { - values("1.28239"); + values("1.07048"); } cell_fall(scalar) { - values("0.42795"); + values("0.35814"); } fall_transition(scalar) { - values("0.57563"); + values("0.47968"); } } } pin("gpio_analog_pol[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0205; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90151"); + values("0.75529"); } rise_transition(scalar) { - values("1.27803"); + values("1.07934"); } cell_fall(scalar) { - values("0.42858"); + values("0.35974"); } fall_transition(scalar) { - values("0.57655"); + values("0.48268"); } } } pin("gpio_analog_pol[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0197; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90408"); + values("0.75574"); } rise_transition(scalar) { - values("1.28501"); + values("1.07785"); } cell_fall(scalar) { - values("0.43097"); + values("0.36058"); } fall_transition(scalar) { - values("0.58231"); + values("0.48345"); } } } pin("gpio_analog_pol[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90040"); + values("0.74879"); } rise_transition(scalar) { - values("1.27162"); + values("1.05947"); } cell_fall(scalar) { - values("0.42975"); + values("0.35778"); } fall_transition(scalar) { - values("0.57501"); + values("0.47826"); } } } @@ -2137,64 +2137,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.74234"); + values("0.73687"); } rise_transition(scalar) { - values("1.06147"); + values("1.05370"); } cell_fall(scalar) { - values("0.35329"); + values("0.35071"); } fall_transition(scalar) { - values("0.47572"); + values("0.47222"); } } } pin("gpio_analog_pol[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.74010"); + values("0.73340"); } rise_transition(scalar) { - values("1.06043"); + values("1.04606"); } cell_fall(scalar) { - values("0.35162"); + values("0.35007"); } fall_transition(scalar) { - values("0.47354"); + values("0.46920"); } } } pin("gpio_analog_pol[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73941"); + values("0.73903"); } rise_transition(scalar) { - values("1.05512"); + values("1.05459"); } cell_fall(scalar) { - values("0.35279"); + values("0.35261"); } fall_transition(scalar) { - values("0.47266"); + values("0.47242"); } } } @@ -2209,7 +2209,7 @@ library (openframe_project_wrapper) { values("0.73748"); } rise_transition(scalar) { - values("1.05675"); + values("1.05674"); } cell_fall(scalar) { values("0.35038"); @@ -2347,22 +2347,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.74018"); + values("0.74019"); } rise_transition(scalar) { - values("1.04860"); + values("1.05925"); } cell_fall(scalar) { - values("0.35303"); + values("0.35216"); } fall_transition(scalar) { - values("0.47503"); + values("0.47315"); } } } @@ -2562,274 +2562,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89539"); + values("0.89563"); } rise_transition(scalar) { - values("1.28066"); + values("1.28100"); } cell_fall(scalar) { - values("0.42463"); + values("0.42474"); } fall_transition(scalar) { - values("0.57456"); + values("0.57471"); } } } pin("gpio_analog_sel[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89832"); + values("0.89998"); } rise_transition(scalar) { - values("1.28598"); + values("1.28833"); } cell_fall(scalar) { - values("0.42578"); + values("0.42656"); } fall_transition(scalar) { - values("0.57559"); + values("0.57665"); } } } pin("gpio_analog_sel[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89522"); + values("0.74437"); } rise_transition(scalar) { - values("1.28009"); + values("1.05732"); } cell_fall(scalar) { - values("0.42470"); + values("0.35395"); } fall_transition(scalar) { - values("0.57425"); + values("0.47842"); } } } pin("gpio_analog_sel[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0177; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89350"); + values("0.75163"); } rise_transition(scalar) { - values("1.27167"); + values("1.06650"); } cell_fall(scalar) { - values("0.42290"); + values("0.35790"); } fall_transition(scalar) { - values("0.57341"); + values("0.48153"); } } } pin("gpio_analog_sel[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89959"); + values("0.74591"); } rise_transition(scalar) { - values("1.27786"); + values("1.06940"); } cell_fall(scalar) { - values("0.42671"); + values("0.35393"); } fall_transition(scalar) { - values("0.57628"); + values("0.47886"); } } } pin("gpio_analog_sel[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0221; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89556"); + values("0.75761"); } rise_transition(scalar) { - values("1.27390"); + values("1.08483"); } cell_fall(scalar) { - values("0.42417"); + values("0.36001"); } fall_transition(scalar) { - values("0.57429"); + values("0.48501"); } } } pin("gpio_analog_sel[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0147; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89903"); + values("0.74517"); } rise_transition(scalar) { - values("1.27394"); + values("1.05632"); } cell_fall(scalar) { - values("0.42747"); + values("0.35531"); } fall_transition(scalar) { - values("0.57566"); + values("0.47676"); } } } pin("gpio_analog_sel[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0200; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89766"); + values("0.75275"); } rise_transition(scalar) { - values("1.27678"); + values("1.07779"); } cell_fall(scalar) { - values("0.42515"); + values("0.35777"); } fall_transition(scalar) { - values("0.57578"); + values("0.48186"); } } } pin("gpio_analog_sel[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89821"); + values("0.75139"); } rise_transition(scalar) { - values("1.27244"); + values("1.07363"); } cell_fall(scalar) { - values("0.42729"); + values("0.35783"); } fall_transition(scalar) { - values("0.57458"); + values("0.48113"); } } } pin("gpio_analog_sel[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0176; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89662"); + values("0.74829"); } rise_transition(scalar) { - values("1.28226"); + values("1.07039"); } cell_fall(scalar) { - values("0.42527"); + values("0.35596"); } fall_transition(scalar) { - values("0.57534"); + values("0.47947"); } } } pin("gpio_analog_sel[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0205; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90102"); + values("0.75387"); } rise_transition(scalar) { - values("1.27801"); + values("1.07930"); } cell_fall(scalar) { - values("0.42809"); + values("0.35832"); } fall_transition(scalar) { - values("0.57649"); + values("0.48258"); } } } pin("gpio_analog_sel[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0197; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90028"); + values("0.75534"); } rise_transition(scalar) { - values("1.28466"); + values("1.07783"); } cell_fall(scalar) { - values("0.42723"); + values("0.36018"); } fall_transition(scalar) { - values("0.58153"); + values("0.48341"); } } } pin("gpio_analog_sel[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89609"); + values("0.74527"); } rise_transition(scalar) { - values("1.27136"); + values("1.05927"); } cell_fall(scalar) { - values("0.42548"); + values("0.35429"); } fall_transition(scalar) { - values("0.57442"); + values("0.47782"); } } } @@ -3066,64 +3066,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.74192"); + values("0.73646"); } rise_transition(scalar) { - values("1.06145"); + values("1.05368"); } cell_fall(scalar) { - values("0.35287"); + values("0.35030"); } fall_transition(scalar) { - values("0.47568"); + values("0.47218"); } } } pin("gpio_analog_sel[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73969"); + values("0.72978"); } rise_transition(scalar) { - values("1.06042"); + values("1.04589"); } cell_fall(scalar) { - values("0.35121"); + values("0.34648"); } fall_transition(scalar) { - values("0.47353"); + values("0.46883"); } } } pin("gpio_analog_sel[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73899"); + values("0.73861"); } rise_transition(scalar) { - values("1.05510"); + values("1.05457"); } cell_fall(scalar) { - values("0.35237"); + values("0.35219"); } fall_transition(scalar) { - values("0.47262"); + values("0.47238"); } } } @@ -3138,13 +3138,13 @@ library (openframe_project_wrapper) { values("0.73705"); } rise_transition(scalar) { - values("1.05674"); + values("1.05673"); } cell_fall(scalar) { values("0.34994"); } fall_transition(scalar) { - values("0.47191"); + values("0.47190"); } } } @@ -3276,22 +3276,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73719"); + values("0.73873"); } rise_transition(scalar) { - values("1.04840"); + values("1.05922"); } cell_fall(scalar) { - values("0.35007"); + values("0.35071"); } fall_transition(scalar) { - values("0.47460"); + values("0.47309"); } } } @@ -3491,274 +3491,274 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89939"); + values("0.89963"); } rise_transition(scalar) { - values("1.28085"); + values("1.28119"); } cell_fall(scalar) { - values("0.42860"); + values("0.42872"); } fall_transition(scalar) { - values("0.57499"); + values("0.57514"); } } } pin("gpio_dm0[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90011"); + values("0.90177"); } rise_transition(scalar) { - values("1.28604"); + values("1.28839"); } cell_fall(scalar) { - values("0.42756"); + values("0.42834"); } fall_transition(scalar) { - values("0.57573"); + values("0.57678"); } } } pin("gpio_dm0[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89841"); + values("0.74484"); } rise_transition(scalar) { - values("1.28023"); + values("1.05735"); } cell_fall(scalar) { - values("0.42786"); + values("0.35440"); } fall_transition(scalar) { - values("0.57458"); + values("0.47849"); } } } pin("gpio_dm0[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0177; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89991"); + values("0.75427"); } rise_transition(scalar) { - values("1.27199"); + values("1.06666"); } cell_fall(scalar) { - values("0.42927"); + values("0.36052"); } fall_transition(scalar) { - values("0.57414"); + values("0.48189"); } } } pin("gpio_dm0[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90277"); + values("0.74984"); } rise_transition(scalar) { - values("1.27803"); + values("1.06955"); } cell_fall(scalar) { - values("0.42986"); + values("0.35784"); } fall_transition(scalar) { - values("0.57664"); + values("0.47921"); } } } pin("gpio_dm0[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0221; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89957"); + values("0.75809"); } rise_transition(scalar) { - values("1.27410"); + values("1.08484"); } cell_fall(scalar) { - values("0.42815"); + values("0.36049"); } fall_transition(scalar) { - values("0.57472"); + values("0.48504"); } } } pin("gpio_dm0[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0147; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90219"); + values("0.74770"); } rise_transition(scalar) { - values("1.27414"); + values("1.05648"); } cell_fall(scalar) { - values("0.43061"); + values("0.35782"); } fall_transition(scalar) { - values("0.57610"); + values("0.47710"); } } } pin("gpio_dm0[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0200; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90178"); + values("0.75356"); } rise_transition(scalar) { - values("1.27698"); + values("1.07782"); } cell_fall(scalar) { - values("0.42924"); + values("0.35857"); } fall_transition(scalar) { - values("0.57624"); + values("0.48192"); } } } pin("gpio_dm0[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90138"); + values("0.75413"); } rise_transition(scalar) { - values("1.27263"); + values("1.07376"); } cell_fall(scalar) { - values("0.43043"); + values("0.36055"); } fall_transition(scalar) { - values("0.57500"); + values("0.48142"); } } } pin("gpio_dm0[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0176; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89980"); + values("0.75085"); } rise_transition(scalar) { - values("1.28242"); + values("1.07050"); } cell_fall(scalar) { - values("0.42842"); + values("0.35849"); } fall_transition(scalar) { - values("0.57568"); + values("0.47972"); } } } pin("gpio_dm0[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0205; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90160"); + values("0.75464"); } rise_transition(scalar) { - values("1.27804"); + values("1.07932"); } cell_fall(scalar) { - values("0.42867"); + values("0.35909"); } fall_transition(scalar) { - values("0.57656"); + values("0.48263"); } } } pin("gpio_dm0[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0197; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90551"); + values("0.75581"); } rise_transition(scalar) { - values("1.28515"); + values("1.07785"); } cell_fall(scalar) { - values("0.43238"); + values("0.36065"); } fall_transition(scalar) { - values("0.58263"); + values("0.48346"); } } } pin("gpio_dm0[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90087"); + values("0.74917"); } rise_transition(scalar) { - values("1.27165"); + values("1.05949"); } cell_fall(scalar) { - values("0.43022"); + values("0.35816"); } fall_transition(scalar) { - values("0.57508"); + values("0.47831"); } } } @@ -3995,64 +3995,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.74240"); + values("0.73693"); } rise_transition(scalar) { - values("1.06147"); + values("1.05370"); } cell_fall(scalar) { - values("0.35335"); + values("0.35077"); } fall_transition(scalar) { - values("0.47572"); + values("0.47223"); } } } pin("gpio_dm0[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.74017"); + values("0.73484"); } rise_transition(scalar) { - values("1.06043"); + values("1.04613"); } cell_fall(scalar) { - values("0.35168"); + values("0.35150"); } fall_transition(scalar) { - values("0.47354"); + values("0.46937"); } } } pin("gpio_dm0[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73948"); + values("0.73910"); } rise_transition(scalar) { - values("1.05512"); + values("1.05459"); } cell_fall(scalar) { - values("0.35285"); + values("0.35267"); } fall_transition(scalar) { - values("0.47266"); + values("0.47243"); } } } @@ -4067,7 +4067,7 @@ library (openframe_project_wrapper) { values("0.73756"); } rise_transition(scalar) { - values("1.05675"); + values("1.05674"); } cell_fall(scalar) { values("0.35045"); @@ -4205,22 +4205,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.74194"); + values("0.73953"); } rise_transition(scalar) { - values("1.04873"); + values("1.05924"); } cell_fall(scalar) { - values("0.35477"); + values("0.35150"); } fall_transition(scalar) { - values("0.47532"); + values("0.47312"); } } } @@ -4420,274 +4420,274 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90158"); + values("0.90182"); } rise_transition(scalar) { - values("1.28097"); + values("1.28131"); } cell_fall(scalar) { - values("0.43078"); + values("0.43089"); } fall_transition(scalar) { - values("0.57526"); + values("0.57541"); } } } pin("gpio_dm1[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90136"); + values("0.90302"); } rise_transition(scalar) { - values("1.28609"); + values("1.28844"); } cell_fall(scalar) { - values("0.42881"); + values("0.42959"); } fall_transition(scalar) { - values("0.57583"); + values("0.57688"); } } } pin("gpio_dm1[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0132; timing() { - related_pin : "gpio_loopback_zero[34]"; + related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90026"); + values("0.26724"); } rise_transition(scalar) { - values("1.28033"); + values("0.38299"); } cell_fall(scalar) { - values("0.42970"); + values("0.12815"); } fall_transition(scalar) { - values("0.57480"); + values("0.17345"); } } } pin("gpio_dm1[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0139; timing() { - related_pin : "gpio_loopback_zero[33]"; + related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90069"); + values("0.26709"); } rise_transition(scalar) { - values("1.27204"); + values("0.38482"); } cell_fall(scalar) { - values("0.43004"); + values("0.12754"); } fall_transition(scalar) { - values("0.57425"); + values("0.17357"); } } } pin("gpio_dm1[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0124; timing() { - related_pin : "gpio_loopback_zero[32]"; + related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90384"); + values("0.26511"); } rise_transition(scalar) { - values("1.27809"); + values("0.38025"); } cell_fall(scalar) { - values("0.43092"); + values("0.12700"); } fall_transition(scalar) { - values("0.57678"); + values("0.17215"); } } } pin("gpio_dm1[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0119; timing() { - related_pin : "gpio_loopback_zero[31]"; + related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90083"); + values("0.26292"); } rise_transition(scalar) { - values("1.27417"); + values("0.37816"); } cell_fall(scalar) { - values("0.42940"); + values("0.12571"); } fall_transition(scalar) { - values("0.57488"); + values("0.17064"); } } } pin("gpio_dm1[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0121; timing() { - related_pin : "gpio_loopback_zero[30]"; + related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90298"); + values("0.26291"); } rise_transition(scalar) { - values("1.27419"); + values("0.37883"); } cell_fall(scalar) { - values("0.43139"); + values("0.12548"); } fall_transition(scalar) { - values("0.57621"); + values("0.17089"); } } } pin("gpio_dm1[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0180; timing() { - related_pin : "gpio_loopback_zero[29]"; + related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90305"); + values("0.27653"); } rise_transition(scalar) { - values("1.27705"); + values("0.39844"); } cell_fall(scalar) { - values("0.43050"); + values("0.13218"); } fall_transition(scalar) { - values("0.57640"); + values("0.17967"); } } } pin("gpio_dm1[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0150; timing() { - related_pin : "gpio_loopback_zero[28]"; + related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90216"); + values("0.27043"); } rise_transition(scalar) { - values("1.27268"); + values("0.38842"); } cell_fall(scalar) { - values("0.43120"); + values("0.12957"); } fall_transition(scalar) { - values("0.57512"); + values("0.17536"); } } } pin("gpio_dm1[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0156; timing() { - related_pin : "gpio_loopback_zero[27]"; + related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90143"); + values("0.27103"); } rise_transition(scalar) { - values("1.28250"); + values("0.39053"); } cell_fall(scalar) { - values("0.43004"); + values("0.12947"); } fall_transition(scalar) { - values("0.57588"); + values("0.17613"); } } } pin("gpio_dm1[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0137; timing() { - related_pin : "gpio_loopback_zero[26]"; + related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90175"); + values("0.26664"); } rise_transition(scalar) { - values("1.27805"); + values("0.38419"); } cell_fall(scalar) { - values("0.42882"); + values("0.12731"); } fall_transition(scalar) { - values("0.57657"); + values("0.17330"); } } } pin("gpio_dm1[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0137; timing() { - related_pin : "gpio_loopback_zero[25]"; + related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90569"); + values("0.26828"); } rise_transition(scalar) { - values("1.28517"); + values("0.38471"); } cell_fall(scalar) { - values("0.43255"); + values("0.12851"); } fall_transition(scalar) { - values("0.58266"); + values("0.17446"); } } } pin("gpio_dm1[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0142; timing() { - related_pin : "gpio_loopback_zero[24]"; + related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90165"); + values("0.26865"); } rise_transition(scalar) { - values("1.27171"); + values("0.38602"); } cell_fall(scalar) { - values("0.43099"); + values("0.12862"); } fall_transition(scalar) { - values("0.57520"); + values("0.17433"); } } } @@ -4924,64 +4924,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[12]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0100; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25772"); + values("0.25783"); } rise_transition(scalar) { - values("0.37146"); + values("0.37161"); } cell_fall(scalar) { - values("0.12290"); + values("0.12295"); } fall_transition(scalar) { - values("0.16769"); + values("0.16776"); } } } pin("gpio_dm1[11]") { direction : output; - capacitance : 0.0107; + capacitance : 0.0090; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25964"); + values("0.25563"); } rise_transition(scalar) { - values("0.37422"); + values("0.36844"); } cell_fall(scalar) { - values("0.12384"); + values("0.12187"); } fall_transition(scalar) { - values("0.16894"); + values("0.16634"); } } } pin("gpio_dm1[10]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.26006"); + values("0.25961"); } rise_transition(scalar) { - values("0.37042"); + values("0.36978"); } cell_fall(scalar) { - values("0.12446"); + values("0.12424"); } fall_transition(scalar) { - values("0.16911"); + values("0.16882"); } } } @@ -5134,22 +5134,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[2]") { direction : output; - capacitance : 0.0104; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25897"); + values("0.26443"); } rise_transition(scalar) { - values("0.37322"); + values("0.37896"); } cell_fall(scalar) { - values("0.12352"); + values("0.12683"); } fall_transition(scalar) { - values("0.16850"); + values("0.17144"); } } } @@ -5349,274 +5349,274 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89467"); + values("0.89491"); } rise_transition(scalar) { - values("1.28063"); + values("1.28097"); } cell_fall(scalar) { - values("0.42392"); + values("0.42403"); } fall_transition(scalar) { - values("0.57449"); + values("0.57464"); } } } pin("gpio_dm2[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89818"); + values("0.89984"); } rise_transition(scalar) { - values("1.28598"); + values("1.28833"); } cell_fall(scalar) { - values("0.42564"); + values("0.42642"); } fall_transition(scalar) { - values("0.57558"); + values("0.57664"); } } } pin("gpio_dm2[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0132; timing() { - related_pin : "gpio_loopback_zero[34]"; + related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89451"); + values("0.26424"); } rise_transition(scalar) { - values("1.28005"); + values("0.38289"); } cell_fall(scalar) { - values("0.42399"); + values("0.12516"); } fall_transition(scalar) { - values("0.57418"); + values("0.17323"); } } } pin("gpio_dm2[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0139; timing() { - related_pin : "gpio_loopback_zero[33]"; + related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89278"); + values("0.26673"); } rise_transition(scalar) { - values("1.27164"); + values("0.38481"); } cell_fall(scalar) { - values("0.42219"); + values("0.12718"); } fall_transition(scalar) { - values("0.57335"); + values("0.17356"); } } } pin("gpio_dm2[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0124; timing() { - related_pin : "gpio_loopback_zero[32]"; + related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89888"); + values("0.26255"); } rise_transition(scalar) { - values("1.27783"); + values("0.38016"); } cell_fall(scalar) { - values("0.42600"); + values("0.12446"); } fall_transition(scalar) { - values("0.57621"); + values("0.17196"); } } } pin("gpio_dm2[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0119; timing() { - related_pin : "gpio_loopback_zero[31]"; + related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89485"); + values("0.26190"); } rise_transition(scalar) { - values("1.27387"); + values("0.37814"); } cell_fall(scalar) { - values("0.42346"); + values("0.12469"); } fall_transition(scalar) { - values("0.57422"); + values("0.17060"); } } } pin("gpio_dm2[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0121; timing() { - related_pin : "gpio_loopback_zero[30]"; + related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89642"); + values("0.26256"); } rise_transition(scalar) { - values("1.27380"); + values("0.37882"); } cell_fall(scalar) { - values("0.42488"); + values("0.12512"); } fall_transition(scalar) { - values("0.57534"); + values("0.17087"); } } } pin("gpio_dm2[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0180; timing() { - related_pin : "gpio_loopback_zero[29]"; + related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89695"); + values("0.27618"); } rise_transition(scalar) { - values("1.27675"); + values("0.39843"); } cell_fall(scalar) { - values("0.42444"); + values("0.13183"); } fall_transition(scalar) { - values("0.57571"); + values("0.17966"); } } } pin("gpio_dm2[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0150; timing() { - related_pin : "gpio_loopback_zero[28]"; + related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89266"); + values("0.26878"); } rise_transition(scalar) { - values("1.27217"); + values("0.38838"); } cell_fall(scalar) { - values("0.42178"); + values("0.12793"); } fall_transition(scalar) { - values("0.57396"); + values("0.17527"); } } } pin("gpio_dm2[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0156; timing() { - related_pin : "gpio_loopback_zero[27]"; + related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89591"); + values("0.27070"); } rise_transition(scalar) { - values("1.28223"); + values("0.39053"); } cell_fall(scalar) { - values("0.42456"); + values("0.12914"); } fall_transition(scalar) { - values("0.57527"); + values("0.17612"); } } } pin("gpio_dm2[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0137; timing() { - related_pin : "gpio_loopback_zero[26]"; + related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90088"); + values("0.26632"); } rise_transition(scalar) { - values("1.27800"); + values("0.38419"); } cell_fall(scalar) { - values("0.42796"); + values("0.12699"); } fall_transition(scalar) { - values("0.57648"); + values("0.17329"); } } } pin("gpio_dm2[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0137; timing() { - related_pin : "gpio_loopback_zero[25]"; + related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89957"); + values("0.26611"); } rise_transition(scalar) { - values("1.28460"); + values("0.38462"); } cell_fall(scalar) { - values("0.42653"); + values("0.12635"); } fall_transition(scalar) { - values("0.58139"); + values("0.17427"); } } } pin("gpio_dm2[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0142; timing() { - related_pin : "gpio_loopback_zero[24]"; + related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89091"); + values("0.26754"); } rise_transition(scalar) { - values("1.27111"); + values("0.38599"); } cell_fall(scalar) { - values("0.42033"); + values("0.12751"); } fall_transition(scalar) { - values("0.57386"); + values("0.17427"); } } } @@ -5853,64 +5853,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[12]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0100; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25739"); + values("0.25750"); } rise_transition(scalar) { - values("0.37145"); + values("0.37161"); } cell_fall(scalar) { - values("0.12257"); + values("0.12263"); } fall_transition(scalar) { - values("0.16768"); + values("0.16775"); } } } pin("gpio_dm2[11]") { direction : output; - capacitance : 0.0107; + capacitance : 0.0090; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25931"); + values("0.25531"); } rise_transition(scalar) { - values("0.37421"); + values("0.36844"); } cell_fall(scalar) { - values("0.12351"); + values("0.12155"); } fall_transition(scalar) { - values("0.16892"); + values("0.16633"); } } } pin("gpio_dm2[10]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25711"); + values("0.25666"); } rise_transition(scalar) { - values("0.37029"); + values("0.36965"); } cell_fall(scalar) { - values("0.12153"); + values("0.12131"); } fall_transition(scalar) { - values("0.16881"); + values("0.16852"); } } } @@ -6063,22 +6063,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[2]") { direction : output; - capacitance : 0.0104; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25864"); + values("0.26167"); } rise_transition(scalar) { - values("0.37321"); + values("0.37888"); } cell_fall(scalar) { - values("0.12319"); + values("0.12408"); } fall_transition(scalar) { - values("0.16849"); + values("0.17125"); } } } @@ -6278,274 +6278,274 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89384"); + values("0.89408"); } rise_transition(scalar) { - values("1.28059"); + values("1.28094"); } cell_fall(scalar) { - values("0.42310"); + values("0.42321"); } fall_transition(scalar) { - values("0.57442"); + values("0.57457"); } } } pin("gpio_holdover[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89803"); + values("0.89968"); } rise_transition(scalar) { - values("1.28597"); + values("1.28832"); } cell_fall(scalar) { - values("0.42549"); + values("0.42627"); } fall_transition(scalar) { - values("0.57557"); + values("0.57663"); } } } pin("gpio_holdover[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89368"); + values("0.74415"); } rise_transition(scalar) { - values("1.28002"); + values("1.05730"); } cell_fall(scalar) { - values("0.42316"); + values("0.35372"); } fall_transition(scalar) { - values("0.57410"); + values("0.47839"); } } } pin("gpio_holdover[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0177; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89195"); + values("0.74930"); } rise_transition(scalar) { - values("1.27160"); + values("1.06638"); } cell_fall(scalar) { - values("0.42137"); + values("0.35559"); } fall_transition(scalar) { - values("0.57327"); + values("0.48126"); } } } pin("gpio_holdover[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89807"); + values("0.74455"); } rise_transition(scalar) { - values("1.27780"); + values("1.06935"); } cell_fall(scalar) { - values("0.42520"); + values("0.35257"); } fall_transition(scalar) { - values("0.57613"); + values("0.47876"); } } } pin("gpio_holdover[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0221; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89402"); + values("0.75739"); } rise_transition(scalar) { - values("1.27384"); + values("1.08482"); } cell_fall(scalar) { - values("0.42263"); + values("0.35979"); } fall_transition(scalar) { - values("0.57415"); + values("0.48499"); } } } pin("gpio_holdover[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0147; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89231"); + values("0.74012"); } rise_transition(scalar) { - values("1.27361"); + values("1.05607"); } cell_fall(scalar) { - values("0.42081"); + values("0.35029"); } fall_transition(scalar) { - values("0.57492"); + values("0.47620"); } } } pin("gpio_holdover[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0200; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89611"); + values("0.75253"); } rise_transition(scalar) { - values("1.27671"); + values("1.07779"); } cell_fall(scalar) { - values("0.42361"); + values("0.35755"); } fall_transition(scalar) { - values("0.57564"); + values("0.48185"); } } } pin("gpio_holdover[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89019"); + values("0.74940"); } rise_transition(scalar) { - values("1.27207"); + values("1.07355"); } cell_fall(scalar) { - values("0.41932"); + values("0.35586"); } fall_transition(scalar) { - values("0.57375"); + values("0.48095"); } } } pin("gpio_holdover[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0176; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89508"); + values("0.74712"); } rise_transition(scalar) { - values("1.28220"); + values("1.07034"); } cell_fall(scalar) { - values("0.42373"); + values("0.35478"); } fall_transition(scalar) { - values("0.57520"); + values("0.47937"); } } } pin("gpio_holdover[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0205; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89847"); + values("0.75365"); } rise_transition(scalar) { - values("1.27789"); + values("1.07929"); } cell_fall(scalar) { - values("0.42556"); + values("0.35810"); } fall_transition(scalar) { - values("0.57622"); + values("0.48257"); } } } pin("gpio_holdover[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0197; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89874"); + values("0.75340"); } rise_transition(scalar) { - values("1.28453"); + values("1.07774"); } cell_fall(scalar) { - values("0.42571"); + values("0.35825"); } fall_transition(scalar) { - values("0.58124"); + values("0.48321"); } } } pin("gpio_holdover[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89005"); + values("0.74220"); } rise_transition(scalar) { - values("1.27107"); + values("1.05913"); } cell_fall(scalar) { - values("0.41949"); + values("0.35124"); } fall_transition(scalar) { - values("0.57378"); + values("0.47751"); } } } @@ -6782,64 +6782,64 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.74171"); + values("0.73625"); } rise_transition(scalar) { - values("1.06144"); + values("1.05367"); } cell_fall(scalar) { - values("0.35266"); + values("0.35009"); } fall_transition(scalar) { - values("0.47566"); + values("0.47216"); } } } pin("gpio_holdover[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73947"); + values("0.72861"); } rise_transition(scalar) { - values("1.06042"); + values("1.04585"); } cell_fall(scalar) { - values("0.35099"); + values("0.34531"); } fall_transition(scalar) { - values("0.47352"); + values("0.46873"); } } } pin("gpio_holdover[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73704"); + values("0.73666"); } rise_transition(scalar) { - values("1.05502"); + values("1.05449"); } cell_fall(scalar) { - values("0.35043"); + values("0.35025"); } fall_transition(scalar) { - values("0.47244"); + values("0.47220"); } } } @@ -6854,7 +6854,7 @@ library (openframe_project_wrapper) { values("0.73679"); } rise_transition(scalar) { - values("1.05674"); + values("1.05673"); } cell_fall(scalar) { values("0.34969"); @@ -6992,22 +6992,22 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73601"); + values("0.73852"); } rise_transition(scalar) { - values("1.04833"); + values("1.05922"); } cell_fall(scalar) { - values("0.34890"); + values("0.35049"); } fall_transition(scalar) { - values("0.47444"); + values("0.47309"); } } } @@ -7207,274 +7207,274 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88593"); + values("0.88616"); } rise_transition(scalar) { - values("1.28035"); + values("1.28070"); } cell_fall(scalar) { - values("0.41522"); + values("0.41533"); } fall_transition(scalar) { - values("0.57389"); + values("0.57404"); } } } pin("gpio_ib_mode_sel[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89398"); + values("0.89563"); } rise_transition(scalar) { - values("1.28587"); + values("1.28822"); } cell_fall(scalar) { - values("0.42145"); + values("0.42223"); } fall_transition(scalar) { - values("0.57534"); + values("0.57640"); } } } pin("gpio_ib_mode_sel[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88571"); + values("0.74125"); } rise_transition(scalar) { - values("1.27978"); + values("1.05714"); } cell_fall(scalar) { - values("0.41522"); + values("0.35085"); } fall_transition(scalar) { - values("0.57357"); + values("0.47803"); } } } pin("gpio_ib_mode_sel[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0177; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88406"); + values("0.74445"); } rise_transition(scalar) { - values("1.27136"); + values("1.06617"); } cell_fall(scalar) { - values("0.41350"); + values("0.35076"); } fall_transition(scalar) { - values("0.57274"); + values("0.48080"); } } } pin("gpio_ib_mode_sel[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88865"); + values("0.74391"); } rise_transition(scalar) { - values("1.27749"); + values("1.06934"); } cell_fall(scalar) { - values("0.41582"); + values("0.35194"); } fall_transition(scalar) { - values("0.57545"); + values("0.47872"); } } } pin("gpio_ib_mode_sel[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0221; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88904"); + values("0.75470"); } rise_transition(scalar) { - values("1.27367"); + values("1.08475"); } cell_fall(scalar) { - values("0.41768"); + values("0.35711"); } fall_transition(scalar) { - values("0.57378"); + values("0.48485"); } } } pin("gpio_ib_mode_sel[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0147; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88642"); + values("0.73529"); } rise_transition(scalar) { - values("1.27341"); + values("1.05590"); } cell_fall(scalar) { - values("0.41495"); + values("0.34549"); } fall_transition(scalar) { - values("0.57446"); + values("0.47582"); } } } pin("gpio_ib_mode_sel[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0200; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89112"); + values("0.74989"); } rise_transition(scalar) { - values("1.27654"); + values("1.07772"); } cell_fall(scalar) { - values("0.41865"); + values("0.35492"); } fall_transition(scalar) { - values("0.57525"); + values("0.48171"); } } } pin("gpio_ib_mode_sel[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88652"); + values("0.74322"); } rise_transition(scalar) { - values("1.27195"); + values("1.07337"); } cell_fall(scalar) { - values("0.41567"); + values("0.34970"); } fall_transition(scalar) { - values("0.57348"); + values("0.48055"); } } } pin("gpio_ib_mode_sel[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0176; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89011"); + values("0.74367"); } rise_transition(scalar) { - values("1.28203"); + values("1.07023"); } cell_fall(scalar) { - values("0.41878"); + values("0.35135"); } fall_transition(scalar) { - values("0.57482"); + values("0.47913"); } } } pin("gpio_ib_mode_sel[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0205; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89187"); + values("0.75097"); } rise_transition(scalar) { - values("1.27765"); + values("1.07922"); } cell_fall(scalar) { - values("0.41899"); + values("0.35543"); } fall_transition(scalar) { - values("0.57569"); + values("0.48242"); } } } pin("gpio_ib_mode_sel[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0197; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88400"); + values("0.74850"); } rise_transition(scalar) { - values("1.28359"); + values("1.07756"); } cell_fall(scalar) { - values("0.41113"); + values("0.35338"); } fall_transition(scalar) { - values("0.57913"); + values("0.48281"); } } } pin("gpio_ib_mode_sel[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88509"); + values("0.73806"); } rise_transition(scalar) { - values("1.27090"); + values("1.05899"); } cell_fall(scalar) { - values("0.41455"); + values("0.34713"); } fall_transition(scalar) { - values("0.57340"); + values("0.47718"); } } } @@ -7711,64 +7711,64 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73880"); + values("0.73336"); } rise_transition(scalar) { - values("1.06133"); + values("1.05357"); } cell_fall(scalar) { - values("0.34977"); + values("0.34723"); } fall_transition(scalar) { - values("0.47542"); + values("0.47193"); } } } pin("gpio_ib_mode_sel[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73883"); + values("0.72518"); } rise_transition(scalar) { - values("1.06041"); + values("1.04574"); } cell_fall(scalar) { - values("0.35034"); + values("0.34190"); } fall_transition(scalar) { - values("0.47350"); + values("0.46849"); } } } pin("gpio_ib_mode_sel[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.72996"); + values("0.72959"); } rise_transition(scalar) { - values("1.05483"); + values("1.05430"); } cell_fall(scalar) { - values("0.34338"); + values("0.34320"); } fall_transition(scalar) { - values("0.47201"); + values("0.47177"); } } } @@ -7783,7 +7783,7 @@ library (openframe_project_wrapper) { values("0.73615"); } rise_transition(scalar) { - values("1.05673"); + values("1.05672"); } cell_fall(scalar) { values("0.34905"); @@ -7921,22 +7921,22 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73258"); + values("0.73788"); } rise_transition(scalar) { - values("1.04816"); + values("1.05921"); } cell_fall(scalar) { - values("0.34550"); + values("0.34985"); } fall_transition(scalar) { - values("0.47405"); + values("0.47307"); } } } @@ -8157,11 +8157,11 @@ library (openframe_project_wrapper) { } pin("gpio_in[1]") { direction : input; - capacitance : 0.0295; + capacitance : 0.3925; } pin("gpio_in[0]") { direction : input; - capacitance : 0.1924; + capacitance : 0.7139; } } bus("gpio_in_h") { @@ -8519,253 +8519,253 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[35]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0100; timing() { related_pin : "gpio_loopback_one[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17992"); + values("0.18087"); } rise_transition(scalar) { - values("0.25926"); + values("0.26062"); } cell_fall(scalar) { - values("0.08469"); + values("0.08516"); } fall_transition(scalar) { - values("0.11739"); + values("0.11801"); } } } pin("gpio_inp_dis[34]") { direction : output; - capacitance : 0.0088; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17800"); + values("0.26655"); } rise_transition(scalar) { - values("0.25649"); + values("0.38296"); } cell_fall(scalar) { - values("0.08374"); + values("0.12746"); } fall_transition(scalar) { - values("0.11615"); + values("0.17339"); } } } pin("gpio_inp_dis[33]") { direction : output; - capacitance : 0.0089; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17807"); + values("0.26697"); } rise_transition(scalar) { - values("0.25693"); + values("0.38481"); } cell_fall(scalar) { - values("0.08364"); + values("0.12742"); } fall_transition(scalar) { - values("0.11628"); + values("0.17357"); } } } pin("gpio_inp_dis[32]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0124; timing() { related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17990"); + values("0.26454"); } rise_transition(scalar) { - values("0.25921"); + values("0.38022"); } cell_fall(scalar) { - values("0.08468"); + values("0.12644"); } fall_transition(scalar) { - values("0.11738"); + values("0.17209"); } } } pin("gpio_inp_dis[31]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0119; timing() { related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17847"); + values("0.26211"); } rise_transition(scalar) { - values("0.25718"); + values("0.37814"); } cell_fall(scalar) { - values("0.08397"); + values("0.12490"); } fall_transition(scalar) { - values("0.11644"); + values("0.17061"); } } } pin("gpio_inp_dis[30]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.18035"); + values("0.26281"); } rise_transition(scalar) { - values("0.25935"); + values("0.37882"); } cell_fall(scalar) { - values("0.08505"); + values("0.12537"); } fall_transition(scalar) { - values("0.11746"); + values("0.17088"); } } } pin("gpio_inp_dis[29]") { direction : output; - capacitance : 0.0089; + capacitance : 0.0180; timing() { related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17930"); + values("0.27641"); } rise_transition(scalar) { - values("0.25711"); + values("0.39843"); } cell_fall(scalar) { - values("0.08468"); + values("0.13205"); } fall_transition(scalar) { - values("0.11684"); + values("0.17966"); } } } pin("gpio_inp_dis[28]") { direction : output; - capacitance : 0.0083; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17677"); + values("0.26932"); } rise_transition(scalar) { - values("0.25472"); + values("0.38839"); } cell_fall(scalar) { - values("0.08313"); + values("0.12847"); } fall_transition(scalar) { - values("0.11535"); + values("0.17530"); } } } pin("gpio_inp_dis[27]") { direction : output; - capacitance : 0.0101; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.18109"); + values("0.27092"); } rise_transition(scalar) { - values("0.26093"); + values("0.39053"); } cell_fall(scalar) { - values("0.08527"); + values("0.12935"); } fall_transition(scalar) { - values("0.11814"); + values("0.17612"); } } } pin("gpio_inp_dis[26]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0137; timing() { related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17906"); + values("0.26653"); } rise_transition(scalar) { - values("0.25739"); + values("0.38419"); } cell_fall(scalar) { - values("0.08446"); + values("0.12720"); } fall_transition(scalar) { - values("0.11652"); + values("0.17330"); } } } pin("gpio_inp_dis[25]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0137; timing() { related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17901"); + values("0.26758"); } rise_transition(scalar) { - values("0.25793"); + values("0.38467"); } cell_fall(scalar) { - values("0.08424"); + values("0.12781"); } fall_transition(scalar) { - values("0.11679"); + values("0.17439"); } } } pin("gpio_inp_dis[24]") { direction : output; - capacitance : 0.0081; + capacitance : 0.0142; timing() { related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17647"); + values("0.26751"); } rise_transition(scalar) { - values("0.25428"); + values("0.38599"); } cell_fall(scalar) { - values("0.08299"); + values("0.12749"); } fall_transition(scalar) { - values("0.11516"); + values("0.17427"); } } } @@ -9002,64 +9002,64 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[12]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0100; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25761"); + values("0.25771"); } rise_transition(scalar) { - values("0.37146"); + values("0.37161"); } cell_fall(scalar) { - values("0.12278"); + values("0.12284"); } fall_transition(scalar) { - values("0.16769"); + values("0.16776"); } } } pin("gpio_inp_dis[11]") { direction : output; - capacitance : 0.0107; + capacitance : 0.0090; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25952"); + values("0.25552"); } rise_transition(scalar) { - values("0.37421"); + values("0.36844"); } cell_fall(scalar) { - values("0.12372"); + values("0.12177"); } fall_transition(scalar) { - values("0.16893"); + values("0.16633"); } } } pin("gpio_inp_dis[10]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25938"); + values("0.25893"); } rise_transition(scalar) { - values("0.37038"); + values("0.36974"); } cell_fall(scalar) { - values("0.12379"); + values("0.12356"); } fall_transition(scalar) { - values("0.16902"); + values("0.16874"); } } } @@ -9212,22 +9212,22 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[2]") { direction : output; - capacitance : 0.0104; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25885"); + values("0.26306"); } rise_transition(scalar) { - values("0.37322"); + values("0.37891"); } cell_fall(scalar) { - values("0.12340"); + values("0.12547"); } fall_transition(scalar) { - values("0.16850"); + values("0.17133"); } } } @@ -9312,51 +9312,51 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[35]") { direction : input; - capacitance : 0.0765; + capacitance : 0.0769; } pin("gpio_loopback_one[34]") { direction : input; - capacitance : 0.0757; + capacitance : 0.1136; } pin("gpio_loopback_one[33]") { direction : input; - capacitance : 0.0758; + capacitance : 0.1142; } pin("gpio_loopback_one[32]") { direction : input; - capacitance : 0.0765; + capacitance : 0.1127; } pin("gpio_loopback_one[31]") { direction : input; - capacitance : 0.0759; + capacitance : 0.1122; } pin("gpio_loopback_one[30]") { direction : input; - capacitance : 0.0765; + capacitance : 0.1124; } pin("gpio_loopback_one[29]") { direction : input; - capacitance : 0.0758; + capacitance : 0.1183; } pin("gpio_loopback_one[28]") { direction : input; - capacitance : 0.0751; + capacitance : 0.1153; } pin("gpio_loopback_one[27]") { direction : input; - capacitance : 0.0770; + capacitance : 0.1160; } pin("gpio_loopback_one[26]") { direction : input; - capacitance : 0.0759; + capacitance : 0.1140; } pin("gpio_loopback_one[25]") { direction : input; - capacitance : 0.0761; + capacitance : 0.1140; } pin("gpio_loopback_one[24]") { direction : input; - capacitance : 0.0750; + capacitance : 0.1145; } pin("gpio_loopback_one[23]") { direction : input; @@ -9404,15 +9404,15 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[12]") { direction : input; - capacitance : 0.1102; + capacitance : 0.1103; } pin("gpio_loopback_one[11]") { direction : input; - capacitance : 0.1111; + capacitance : 0.1093; } pin("gpio_loopback_one[10]") { direction : input; - capacitance : 0.1102; + capacitance : 0.1100; } pin("gpio_loopback_one[9]") { direction : input; @@ -9444,7 +9444,7 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[2]") { direction : input; - capacitance : 0.1108; + capacitance : 0.1124; } pin("gpio_loopback_one[1]") { direction : input; @@ -9489,55 +9489,55 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[36]") { direction : input; - capacitance : 0.3813; + capacitance : 0.3814; } pin("gpio_loopback_zero[35]") { direction : input; - capacitance : 0.3831; + capacitance : 0.3839; } pin("gpio_loopback_zero[34]") { direction : input; - capacitance : 0.3811; + capacitance : 0.3160; } pin("gpio_loopback_zero[33]") { direction : input; - capacitance : 0.3804; + capacitance : 0.3187; } pin("gpio_loopback_zero[32]") { direction : input; - capacitance : 0.3822; + capacitance : 0.3183; } pin("gpio_loopback_zero[31]") { direction : input; - capacitance : 0.3810; + capacitance : 0.3231; } pin("gpio_loopback_zero[30]") { direction : input; - capacitance : 0.3810; + capacitance : 0.3157; } pin("gpio_loopback_zero[29]") { direction : input; - capacitance : 0.3819; + capacitance : 0.3210; } pin("gpio_loopback_zero[28]") { direction : input; - capacitance : 0.3805; + capacitance : 0.3195; } pin("gpio_loopback_zero[27]") { direction : input; - capacitance : 0.3817; + capacitance : 0.3186; } pin("gpio_loopback_zero[26]") { direction : input; - capacitance : 0.3822; + capacitance : 0.3214; } pin("gpio_loopback_zero[25]") { direction : input; - capacitance : 0.3815; + capacitance : 0.3207; } pin("gpio_loopback_zero[24]") { direction : input; - capacitance : 0.3802; + capacitance : 0.3166; } pin("gpio_loopback_zero[23]") { direction : input; @@ -9585,15 +9585,15 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[12]") { direction : input; - capacitance : 0.3159; + capacitance : 0.3135; } pin("gpio_loopback_zero[11]") { direction : input; - capacitance : 0.3162; + capacitance : 0.3112; } pin("gpio_loopback_zero[10]") { direction : input; - capacitance : 0.3140; + capacitance : 0.3138; } pin("gpio_loopback_zero[9]") { direction : input; @@ -9625,7 +9625,7 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[2]") { direction : input; - capacitance : 0.3133; + capacitance : 0.3158; } pin("gpio_loopback_zero[1]") { direction : input; @@ -9810,253 +9810,253 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[35]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0100; timing() { related_pin : "gpio_loopback_one[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17963"); + values("0.18058"); } rise_transition(scalar) { - values("0.25925"); + values("0.26061"); } cell_fall(scalar) { - values("0.08439"); + values("0.08486"); } fall_transition(scalar) { - values("0.11738"); + values("0.11800"); } } } pin("gpio_oeb[34]") { direction : output; - capacitance : 0.0088; + capacitance : 0.0150; timing() { - related_pin : "gpio_loopback_one[34]"; + related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17773"); + values("0.73853"); } rise_transition(scalar) { - values("0.25649"); + values("1.05701"); } cell_fall(scalar) { - values("0.08347"); + values("0.34814"); } fall_transition(scalar) { - values("0.11614"); + values("0.47774"); } } } pin("gpio_oeb[33]") { direction : output; - capacitance : 0.0089; + capacitance : 0.0177; timing() { - related_pin : "gpio_loopback_one[33]"; + related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17843"); + values("0.73902"); } rise_transition(scalar) { - values("0.25693"); + values("1.06602"); } cell_fall(scalar) { - values("0.08400"); + values("0.34536"); } fall_transition(scalar) { - values("0.11629"); + values("0.48047"); } } } pin("gpio_oeb[32]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0173; timing() { - related_pin : "gpio_loopback_one[32]"; + related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17962"); + values("0.74119"); } rise_transition(scalar) { - values("0.25921"); + values("1.06927"); } cell_fall(scalar) { - values("0.08440"); + values("0.34922"); } fall_transition(scalar) { - values("0.11737"); + values("0.47857"); } } } pin("gpio_oeb[31]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0221; timing() { - related_pin : "gpio_loopback_one[31]"; + related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17819"); + values("0.75452"); } rise_transition(scalar) { - values("0.25718"); + values("1.08475"); } cell_fall(scalar) { - values("0.08369"); + values("0.35693"); } fall_transition(scalar) { - values("0.11643"); + values("0.48484"); } } } pin("gpio_oeb[30]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0147; timing() { - related_pin : "gpio_loopback_one[30]"; + related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17948"); + values("0.73186"); } rise_transition(scalar) { - values("0.25933"); + values("1.05582"); } cell_fall(scalar) { - values("0.08418"); + values("0.34207"); } fall_transition(scalar) { - values("0.11741"); + values("0.47564"); } } } pin("gpio_oeb[29]") { direction : output; - capacitance : 0.0089; + capacitance : 0.0200; timing() { - related_pin : "gpio_loopback_one[29]"; + related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17781"); + values("0.74970"); } rise_transition(scalar) { - values("0.25706"); + values("1.07772"); } cell_fall(scalar) { - values("0.08321"); + values("0.35472"); } fall_transition(scalar) { - values("0.11672"); + values("0.48170"); } } } pin("gpio_oeb[28]") { direction : output; - capacitance : 0.0083; + capacitance : 0.0185; timing() { - related_pin : "gpio_loopback_one[28]"; + related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17649"); + values("0.74388"); } rise_transition(scalar) { - values("0.25472"); + values("1.07338"); } cell_fall(scalar) { - values("0.08286"); + values("0.35035"); } fall_transition(scalar) { - values("0.11534"); + values("0.48058"); } } } pin("gpio_oeb[27]") { direction : output; - capacitance : 0.0101; + capacitance : 0.0176; timing() { - related_pin : "gpio_loopback_one[27]"; + related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.18080"); + values("0.73878"); } rise_transition(scalar) { - values("0.26093"); + values("1.07013"); } cell_fall(scalar) { - values("0.08497"); + values("0.34648"); } fall_transition(scalar) { - values("0.11813"); + values("0.47891"); } } } pin("gpio_oeb[26]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0205; timing() { - related_pin : "gpio_loopback_one[26]"; + related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17801"); + values("0.75077"); } rise_transition(scalar) { - values("0.25737"); + values("1.07922"); } cell_fall(scalar) { - values("0.08342"); + values("0.35524"); } fall_transition(scalar) { - values("0.11647"); + values("0.48241"); } } } pin("gpio_oeb[25]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0197; timing() { - related_pin : "gpio_loopback_one[25]"; + related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17873"); + values("0.74507"); } rise_transition(scalar) { - values("0.25793"); + values("1.07747"); } cell_fall(scalar) { - values("0.08396"); + values("0.34996"); } fall_transition(scalar) { - values("0.11678"); + values("0.48262"); } } } pin("gpio_oeb[24]") { direction : output; - capacitance : 0.0081; + capacitance : 0.0156; timing() { - related_pin : "gpio_loopback_one[24]"; + related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17620"); + values("0.73816"); } rise_transition(scalar) { - values("0.25428"); + values("1.05899"); } cell_fall(scalar) { - values("0.08272"); + values("0.34722"); } fall_transition(scalar) { - values("0.11515"); + values("0.47719"); } } } @@ -10293,64 +10293,64 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73586"); + values("0.73045"); } rise_transition(scalar) { - values("1.06125"); + values("1.05348"); } cell_fall(scalar) { - values("0.34684"); + values("0.34432"); } fall_transition(scalar) { - values("0.47523"); + values("0.47174"); } } } pin("gpio_oeb[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73864"); + values("0.72422"); } rise_transition(scalar) { - values("1.06041"); + values("1.04571"); } cell_fall(scalar) { - values("0.35016"); + values("0.34095"); } fall_transition(scalar) { - values("0.47350"); + values("0.46843"); } } } pin("gpio_oeb[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.72965"); + values("0.72927"); } rise_transition(scalar) { - values("1.05482"); + values("1.05429"); } cell_fall(scalar) { - values("0.34306"); + values("0.34288"); } fall_transition(scalar) { - values("0.47200"); + values("0.47176"); } } } @@ -10365,13 +10365,13 @@ library (openframe_project_wrapper) { values("0.73597"); } rise_transition(scalar) { - values("1.05673"); + values("1.05672"); } cell_fall(scalar) { values("0.34887"); } fall_transition(scalar) { - values("0.47188"); + values("0.47187"); } } } @@ -10503,22 +10503,22 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.72921"); + values("0.73769"); } rise_transition(scalar) { - values("1.04801"); + values("1.05921"); } cell_fall(scalar) { - values("0.34215"); + values("0.34967"); } fall_transition(scalar) { - values("0.47373"); + values("0.47306"); } } } @@ -10718,276 +10718,89 @@ library (openframe_project_wrapper) { } pin("gpio_out[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89303"); + values("0.89326"); } rise_transition(scalar) { - values("1.28056"); + values("1.28090"); } cell_fall(scalar) { - values("0.42228"); + values("0.42239"); } fall_transition(scalar) { - values("0.57435"); + values("0.57450"); } } } pin("gpio_out[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89787"); + values("0.89952"); } rise_transition(scalar) { - values("1.28597"); + values("1.28832"); } cell_fall(scalar) { - values("0.42533"); + values("0.42611"); } fall_transition(scalar) { - values("0.57556"); + values("0.57662"); } } } pin("gpio_out[34]") { direction : output; - capacitance : 0.0133; - timing() { - related_pin : "gpio_loopback_zero[34]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.89286"); - } - rise_transition(scalar) { - values("1.27999"); - } - cell_fall(scalar) { - values("0.42235"); - } - fall_transition(scalar) { - values("0.57403"); - } - } + capacitance : 0.2285; } pin("gpio_out[33]") { direction : output; - capacitance : 0.0125; - timing() { - related_pin : "gpio_loopback_zero[33]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.89113"); - } - rise_transition(scalar) { - values("1.27157"); - } - cell_fall(scalar) { - values("0.42055"); - } - fall_transition(scalar) { - values("0.57320"); - } - } + capacitance : 0.1997; } pin("gpio_out[32]") { direction : output; - capacitance : 0.0143; - timing() { - related_pin : "gpio_loopback_zero[32]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.89478"); - } - rise_transition(scalar) { - values("1.27767"); - } - cell_fall(scalar) { - values("0.42192"); - } - fall_transition(scalar) { - values("0.57584"); - } - } + capacitance : 0.1399; } pin("gpio_out[31]") { direction : output; - capacitance : 0.0132; - timing() { - related_pin : "gpio_loopback_zero[31]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.89320"); - } - rise_transition(scalar) { - values("1.27381"); - } - cell_fall(scalar) { - values("0.42182"); - } - fall_transition(scalar) { - values("0.57408"); - } - } + capacitance : 0.0674; } pin("gpio_out[30]") { direction : output; - capacitance : 0.0131; - timing() { - related_pin : "gpio_loopback_zero[30]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.88958"); - } - rise_transition(scalar) { - values("1.27351"); - } - cell_fall(scalar) { - values("0.41809"); - } - fall_transition(scalar) { - values("0.57468"); - } - } + capacitance : 0.0334; } pin("gpio_out[29]") { direction : output; - capacitance : 0.0140; - timing() { - related_pin : "gpio_loopback_zero[29]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.89529"); - } - rise_transition(scalar) { - values("1.27668"); - } - cell_fall(scalar) { - values("0.42280"); - } - fall_transition(scalar) { - values("0.57556"); - } - } + capacitance : 0.1235; } pin("gpio_out[28]") { direction : output; - capacitance : 0.0127; - timing() { - related_pin : "gpio_loopback_zero[28]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.88937"); - } - rise_transition(scalar) { - values("1.27204"); - } - cell_fall(scalar) { - values("0.41851"); - } - fall_transition(scalar) { - values("0.57368"); - } - } + capacitance : 0.1894; } pin("gpio_out[27]") { direction : output; - capacitance : 0.0139; - timing() { - related_pin : "gpio_loopback_zero[27]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.89426"); - } - rise_transition(scalar) { - values("1.28217"); - } - cell_fall(scalar) { - values("0.42292"); - } - fall_transition(scalar) { - values("0.57513"); - } - } + capacitance : 0.2781; } pin("gpio_out[26]") { direction : output; - capacitance : 0.0144; - timing() { - related_pin : "gpio_loopback_zero[26]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.89573"); - } - rise_transition(scalar) { - values("1.27778"); - } - cell_fall(scalar) { - values("0.42283"); - } - fall_transition(scalar) { - values("0.57597"); - } - } + capacitance : 0.3741; } pin("gpio_out[25]") { direction : output; - capacitance : 0.0136; - timing() { - related_pin : "gpio_loopback_zero[25]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.89792"); - } - rise_transition(scalar) { - values("1.28447"); - } - cell_fall(scalar) { - values("0.42490"); - } - fall_transition(scalar) { - values("0.58109"); - } - } + capacitance : 0.4601; } pin("gpio_out[24]") { direction : output; - capacitance : 0.0124; - timing() { - related_pin : "gpio_loopback_zero[24]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.88924"); - } - rise_transition(scalar) { - values("1.27104"); - } - cell_fall(scalar) { - values("0.41867"); - } - fall_transition(scalar) { - values("0.57371"); - } - } + capacitance : 0.4956; } pin("gpio_out[23]") { direction : output; @@ -11222,47 +11035,47 @@ library (openframe_project_wrapper) { } pin("gpio_out[12]") { direction : output; - capacitance : 0.0282; + capacitance : 0.0270; } pin("gpio_out[11]") { direction : output; - capacitance : 0.0316; + capacitance : 0.0304; } pin("gpio_out[10]") { direction : output; - capacitance : 0.0363; + capacitance : 0.0372; } pin("gpio_out[9]") { direction : output; - capacitance : 0.0430; + capacitance : 0.0439; } pin("gpio_out[8]") { direction : output; - capacitance : 0.0521; + capacitance : 0.0528; } pin("gpio_out[7]") { direction : output; - capacitance : 0.0490; + capacitance : 0.0499; } pin("gpio_out[6]") { direction : output; - capacitance : 0.0425; + capacitance : 0.0434; } pin("gpio_out[5]") { direction : output; - capacitance : 0.0394; + capacitance : 0.0402; } pin("gpio_out[4]") { direction : output; - capacitance : 0.0331; + capacitance : 0.0340; } pin("gpio_out[3]") { direction : output; - capacitance : 0.0293; + capacitance : 0.0295; } pin("gpio_out[2]") { direction : output; - capacitance : 0.0246; + capacitance : 0.0275; } pin("gpio_out[1]") { direction : output; @@ -11460,274 +11273,274 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90191"); + values("0.90215"); } rise_transition(scalar) { - values("1.28099"); + values("1.28133"); } cell_fall(scalar) { - values("0.43110"); + values("0.43122"); } fall_transition(scalar) { - values("0.57531"); + values("0.57546"); } } } pin("gpio_slow_sel[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90143"); + values("0.90309"); } rise_transition(scalar) { - values("1.28609"); + values("1.28844"); } cell_fall(scalar) { - values("0.42887"); + values("0.42966"); } fall_transition(scalar) { - values("0.57583"); + values("0.57689"); } } } pin("gpio_slow_sel[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90032"); + values("0.74571"); } rise_transition(scalar) { - values("1.28034"); + values("1.05740"); } cell_fall(scalar) { - values("0.42976"); + values("0.35527"); } fall_transition(scalar) { - values("0.57481"); + values("0.47861"); } } } pin("gpio_slow_sel[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0177; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90102"); + values("0.75375"); } rise_transition(scalar) { - values("1.27206"); + values("1.06662"); } cell_fall(scalar) { - values("0.43037"); + values("0.36000"); } fall_transition(scalar) { - values("0.57429"); + values("0.48182"); } } } pin("gpio_slow_sel[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90517"); + values("0.75167"); } rise_transition(scalar) { - values("1.27817"); + values("1.06964"); } cell_fall(scalar) { - values("0.43224"); + values("0.35966"); } fall_transition(scalar) { - values("0.57695"); + values("0.47941"); } } } pin("gpio_slow_sel[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0221; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90090"); + values("0.75968"); } rise_transition(scalar) { - values("1.27417"); + values("1.08489"); } cell_fall(scalar) { - values("0.42947"); + values("0.36207"); } fall_transition(scalar) { - values("0.57489"); + values("0.48515"); } } } pin("gpio_slow_sel[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0147; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90331"); + values("0.74849"); } rise_transition(scalar) { - values("1.27421"); + values("1.05653"); } cell_fall(scalar) { - values("0.43171"); + values("0.35860"); } fall_transition(scalar) { - values("0.57626"); + values("0.47722"); } } } pin("gpio_slow_sel[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0200; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90311"); + values("0.75345"); } rise_transition(scalar) { - values("1.27706"); + values("1.07781"); } cell_fall(scalar) { - values("0.43056"); + values("0.35846"); } fall_transition(scalar) { - values("0.57641"); + values("0.48191"); } } } pin("gpio_slow_sel[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90249"); + values("0.75495"); } rise_transition(scalar) { - values("1.27271"); + values("1.07380"); } cell_fall(scalar) { - values("0.43153"); + values("0.36137"); } fall_transition(scalar) { - values("0.57517"); + values("0.48152"); } } } pin("gpio_slow_sel[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0176; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90150"); + values("0.75247"); } rise_transition(scalar) { - values("1.28251"); + values("1.07058"); } cell_fall(scalar) { - values("0.43010"); + values("0.36011"); } fall_transition(scalar) { - values("0.57588"); + values("0.47990"); } } } pin("gpio_slow_sel[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0205; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90181"); + values("0.75452"); } rise_transition(scalar) { - values("1.27805"); + values("1.07932"); } cell_fall(scalar) { - values("0.42888"); + values("0.35897"); } fall_transition(scalar) { - values("0.57658"); + values("0.48263"); } } } pin("gpio_slow_sel[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0197; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90575"); + values("0.75598"); } rise_transition(scalar) { - values("1.28517"); + values("1.07786"); } cell_fall(scalar) { - values("0.43262"); + values("0.36082"); } fall_transition(scalar) { - values("0.58268"); + values("0.48348"); } } } pin("gpio_slow_sel[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90198"); + values("0.74997"); } rise_transition(scalar) { - values("1.27173"); + values("1.05954"); } cell_fall(scalar) { - values("0.43132"); + values("0.35896"); } fall_transition(scalar) { - values("0.57525"); + values("0.47842"); } } } @@ -11964,64 +11777,64 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.74258"); + values("0.73709"); } rise_transition(scalar) { - values("1.06148"); + values("1.05371"); } cell_fall(scalar) { - values("0.35353"); + values("0.35094"); } fall_transition(scalar) { - values("0.47574"); + values("0.47224"); } } } pin("gpio_slow_sel[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.74034"); + values("0.73562"); } rise_transition(scalar) { - values("1.06043"); + values("1.04618"); } cell_fall(scalar) { - values("0.35185"); + values("0.35228"); } fall_transition(scalar) { - values("0.47355"); + values("0.46947"); } } } pin("gpio_slow_sel[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.74090"); + values("0.74053"); } rise_transition(scalar) { - values("1.05519"); + values("1.05466"); } cell_fall(scalar) { - values("0.35427"); + values("0.35409"); } fall_transition(scalar) { - values("0.47281"); + values("0.47258"); } } } @@ -12036,7 +11849,7 @@ library (openframe_project_wrapper) { values("0.73830"); } rise_transition(scalar) { - values("1.05676"); + values("1.05675"); } cell_fall(scalar) { values("0.35119"); @@ -12174,22 +11987,22 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.74343"); + values("0.73940"); } rise_transition(scalar) { - values("1.04884"); + values("1.05923"); } cell_fall(scalar) { - values("0.35624"); + values("0.35137"); } fall_transition(scalar) { - values("0.47558"); + values("0.47312"); } } } @@ -12389,274 +12202,274 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89006"); + values("0.89029"); } rise_transition(scalar) { - values("1.28046"); + values("1.28080"); } cell_fall(scalar) { - values("0.41933"); + values("0.41944"); } fall_transition(scalar) { - values("0.57412"); + values("0.57427"); } } } pin("gpio_vtrip_sel[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89732"); + values("0.89897"); } rise_transition(scalar) { - values("1.28595"); + values("1.28830"); } cell_fall(scalar) { - values("0.42478"); + values("0.42556"); } fall_transition(scalar) { - values("0.57553"); + values("0.57658"); } } } pin("gpio_vtrip_sel[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88989"); + values("0.74369"); } rise_transition(scalar) { - values("1.27989"); + values("1.05728"); } cell_fall(scalar) { - values("0.41939"); + values("0.35326"); } fall_transition(scalar) { - values("0.57381"); + values("0.47833"); } } } pin("gpio_vtrip_sel[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0177; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88817"); + values("0.74472"); } rise_transition(scalar) { - values("1.27147"); + values("1.06618"); } cell_fall(scalar) { - values("0.41760"); + values("0.35104"); } fall_transition(scalar) { - values("0.57298"); + values("0.48082"); } } } pin("gpio_vtrip_sel[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89197"); + values("0.74407"); } rise_transition(scalar) { - values("1.27758"); + values("1.06934"); } cell_fall(scalar) { - values("0.41913"); + values("0.35210"); } fall_transition(scalar) { - values("0.57564"); + values("0.47873"); } } } pin("gpio_vtrip_sel[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0221; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89023"); + values("0.75487"); } rise_transition(scalar) { - values("1.27371"); + values("1.08476"); } cell_fall(scalar) { - values("0.41887"); + values("0.35728"); } fall_transition(scalar) { - values("0.57385"); + values("0.48486"); } } } pin("gpio_vtrip_sel[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0147; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88662"); + values("0.73613"); } rise_transition(scalar) { - values("1.27341"); + values("1.05592"); } cell_fall(scalar) { - values("0.41514"); + values("0.34633"); } fall_transition(scalar) { - values("0.57448"); + values("0.47588"); } } } pin("gpio_vtrip_sel[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0200; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89231"); + values("0.75055"); } rise_transition(scalar) { - values("1.27657"); + values("1.07773"); } cell_fall(scalar) { - values("0.41983"); + values("0.35557"); } fall_transition(scalar) { - values("0.57533"); + values("0.48174"); } } } pin("gpio_vtrip_sel[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88341"); + values("0.74342"); } rise_transition(scalar) { - values("1.27187"); + values("1.07337"); } cell_fall(scalar) { - values("0.41257"); + values("0.34989"); } fall_transition(scalar) { - values("0.57331"); + values("0.48056"); } } } pin("gpio_vtrip_sel[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0176; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89129"); + values("0.74451"); } rise_transition(scalar) { - values("1.28207"); + values("1.07026"); } cell_fall(scalar) { - values("0.41996"); + values("0.35219"); } fall_transition(scalar) { - values("0.57490"); + values("0.47918"); } } } pin("gpio_vtrip_sel[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0205; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89275"); + values("0.75162"); } rise_transition(scalar) { - values("1.27767"); + values("1.07924"); } cell_fall(scalar) { - values("0.41987"); + values("0.35609"); } fall_transition(scalar) { - values("0.57574"); + values("0.48245"); } } } pin("gpio_vtrip_sel[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0197; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89225"); + values("0.74935"); } rise_transition(scalar) { - values("1.28406"); + values("1.07758"); } cell_fall(scalar) { - values("0.41930"); + values("0.35423"); } fall_transition(scalar) { - values("0.58016"); + values("0.48287"); } } } pin("gpio_vtrip_sel[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88627"); + values("0.73822"); } rise_transition(scalar) { - values("1.27093"); + values("1.05899"); } cell_fall(scalar) { - values("0.41573"); + values("0.34728"); } fall_transition(scalar) { - values("0.57348"); + values("0.47719"); } } } @@ -12893,64 +12706,64 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.74122"); + values("0.73576"); } rise_transition(scalar) { - values("1.06142"); + values("1.05365"); } cell_fall(scalar) { - values("0.35217"); + values("0.34961"); } fall_transition(scalar) { - values("0.47561"); + values("0.47212"); } } } pin("gpio_vtrip_sel[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73899"); + values("0.72602"); } rise_transition(scalar) { - values("1.06042"); + values("1.04576"); } cell_fall(scalar) { - values("0.35051"); + values("0.34273"); } fall_transition(scalar) { - values("0.47351"); + values("0.46854"); } } } pin("gpio_vtrip_sel[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73302"); + values("0.73264"); } rise_transition(scalar) { - values("1.05490"); + values("1.05437"); } cell_fall(scalar) { - values("0.34643"); + values("0.34625"); } fall_transition(scalar) { - values("0.47216"); + values("0.47192"); } } } @@ -12962,16 +12775,16 @@ library (openframe_project_wrapper) { timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73632"); + values("0.73631"); } rise_transition(scalar) { - values("1.05673"); + values("1.05672"); } cell_fall(scalar) { values("0.34921"); } fall_transition(scalar) { - values("0.47189"); + values("0.47188"); } } } @@ -13103,22 +12916,22 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73342"); + values("0.73804"); } rise_transition(scalar) { - values("1.04820"); + values("1.05921"); } cell_fall(scalar) { - values("0.34633"); + values("0.35001"); } fall_transition(scalar) { - values("0.47414"); + values("0.47307"); } } } diff --git a/lib/multicorner/openframe_project_wrapper__max_ss_100C_1v60.lib b/lib/multicorner/openframe_project_wrapper__max_ss_100C_1v60.lib index 38d924d..2eda626 100644 --- a/lib/multicorner/openframe_project_wrapper__max_ss_100C_1v60.lib +++ b/lib/multicorner/openframe_project_wrapper__max_ss_100C_1v60.lib @@ -167,7 +167,7 @@ library (openframe_project_wrapper) { } cell ("openframe_project_wrapper") { - area : 16852.445 + area : 33705.535 is_macro_cell : true; pin("por_l") { direction : input; @@ -704,274 +704,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91114"); + values("1.91165"); } rise_transition(scalar) { - values("2.69982"); + values("2.70053"); } cell_fall(scalar) { - values("1.15819"); + values("1.15849"); } fall_transition(scalar) { - values("1.58242"); + values("1.58284"); } } } pin("gpio_analog_en[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91785"); + values("1.92134"); } rise_transition(scalar) { - values("2.71162"); + values("2.71654"); } cell_fall(scalar) { - values("1.16142"); + values("1.16354"); } fall_transition(scalar) { - values("1.58867"); + values("1.59159"); } } } pin("gpio_analog_en[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91057"); + values("1.58562"); } rise_transition(scalar) { - values("2.69864"); + values("2.24412"); } cell_fall(scalar) { - values("1.15794"); + values("0.96077"); } fall_transition(scalar) { - values("1.58170"); + values("1.31433"); } } } pin("gpio_analog_en[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0177; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90864"); + values("1.60200"); } rise_transition(scalar) { - values("2.69371"); + values("2.26289"); } cell_fall(scalar) { - values("1.15743"); + values("0.97183"); } fall_transition(scalar) { - values("1.57898"); + values("1.32515"); } } } pin("gpio_analog_en[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91629"); + values("1.59751"); } rise_transition(scalar) { - values("2.70648"); + values("2.25878"); } cell_fall(scalar) { - values("1.16148"); + values("0.96835"); } fall_transition(scalar) { - values("1.58644"); + values("1.32208"); } } } pin("gpio_analog_en[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0221; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91085"); + values("1.61962"); } rise_transition(scalar) { - values("2.69821"); + values("2.29146"); } cell_fall(scalar) { - values("1.15836"); + values("0.98118"); } fall_transition(scalar) { - values("1.58153"); + values("1.34085"); } } } pin("gpio_analog_en[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0147; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91261"); + values("1.58774"); } rise_transition(scalar) { - values("2.69861"); + values("2.24134"); } cell_fall(scalar) { - values("1.16010"); + values("0.96361"); } fall_transition(scalar) { - values("1.58217"); + values("1.31240"); } } } pin("gpio_analog_en[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0200; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91532"); + values("1.60779"); } rise_transition(scalar) { - values("2.70437"); + values("2.27673"); } cell_fall(scalar) { - values("1.16112"); + values("0.97349"); } fall_transition(scalar) { - values("1.58523"); + values("1.33215"); } } } pin("gpio_analog_en[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91059"); + values("1.60490"); } rise_transition(scalar) { - values("2.69521"); + values("2.26733"); } cell_fall(scalar) { - values("1.15900"); + values("0.97337"); } fall_transition(scalar) { - values("1.58003"); + values("1.32726"); } } } pin("gpio_analog_en[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0176; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91302"); + values("1.59916"); } rise_transition(scalar) { - values("2.70313"); + values("2.26068"); } cell_fall(scalar) { - values("1.15914"); + values("0.96948"); } fall_transition(scalar) { - values("1.58438"); + values("1.32324"); } } } pin("gpio_analog_en[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0205; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91488"); + values("1.61000"); } rise_transition(scalar) { - values("2.70658"); + values("2.27982"); } cell_fall(scalar) { - values("1.16003"); + values("0.97484"); } fall_transition(scalar) { - values("1.58646"); + values("1.33400"); } } } pin("gpio_analog_en[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0197; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91828"); + values("1.60946"); } rise_transition(scalar) { - values("2.70529"); + values("2.27582"); } cell_fall(scalar) { - values("1.16507"); + values("0.97557"); } fall_transition(scalar) { - values("1.57787"); + values("1.33236"); } } } pin("gpio_analog_en[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90933"); + values("1.59157"); } rise_transition(scalar) { - values("2.69337"); + values("2.24768"); } cell_fall(scalar) { - values("1.15829"); + values("0.96564"); } fall_transition(scalar) { - values("1.57912"); + values("1.31608"); } } } @@ -1208,64 +1208,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.58403"); + values("1.57250"); } rise_transition(scalar) { - values("2.24186"); + values("2.22563"); } cell_fall(scalar) { - values("0.95965"); + values("0.95268"); } fall_transition(scalar) { - values("1.31220"); + values("1.30264"); } } } pin("gpio_analog_en[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.58207"); + values("1.56389"); } rise_transition(scalar) { - values("2.24152"); + values("2.20941"); } cell_fall(scalar) { - values("0.95751"); + values("0.94866"); } fall_transition(scalar) { - values("1.31059"); + values("1.29327"); } } } pin("gpio_analog_en[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57602"); + values("1.57523"); } rise_transition(scalar) { - values("2.22867"); + values("2.22756"); } cell_fall(scalar) { - values("0.95532"); + values("0.95484"); } fall_transition(scalar) { - values("1.30431"); + values("1.30366"); } } } @@ -1286,7 +1286,7 @@ library (openframe_project_wrapper) { values("0.95419"); } fall_transition(scalar) { - values("1.30606"); + values("1.30605"); } } } @@ -1418,22 +1418,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57676"); + values("1.58012"); } rise_transition(scalar) { - values("2.22584"); + values("2.23889"); } cell_fall(scalar) { - values("0.95710"); + values("0.95631"); } fall_transition(scalar) { - values("1.30380"); + values("1.30914"); } } } @@ -1633,274 +1633,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90973"); + values("1.91024"); } rise_transition(scalar) { - values("2.69979"); + values("2.70050"); } cell_fall(scalar) { - values("1.15678"); + values("1.15708"); } fall_transition(scalar) { - values("1.58236"); + values("1.58278"); } } } pin("gpio_analog_pol[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91651"); + values("1.92001"); } rise_transition(scalar) { - values("2.71160"); + values("2.71652"); } cell_fall(scalar) { - values("1.16009"); + values("1.16220"); } fall_transition(scalar) { - values("1.58863"); + values("1.59155"); } } } pin("gpio_analog_pol[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90918"); + values("1.58550"); } rise_transition(scalar) { - values("2.69860"); + values("2.24411"); } cell_fall(scalar) { - values("1.15655"); + values("0.96065"); } fall_transition(scalar) { - values("1.58164"); + values("1.31432"); } } } pin("gpio_analog_pol[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0177; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90646"); + values("1.60273"); } rise_transition(scalar) { - values("2.69366"); + values("2.26291"); } cell_fall(scalar) { - values("1.15526"); + values("0.97256"); } fall_transition(scalar) { - values("1.57888"); + values("1.32519"); } } } pin("gpio_analog_pol[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91546"); + values("1.59691"); } rise_transition(scalar) { - values("2.70646"); + values("2.25877"); } cell_fall(scalar) { - values("1.16065"); + values("0.96775"); } fall_transition(scalar) { - values("1.58640"); + values("1.32206"); } } } pin("gpio_analog_pol[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0221; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90836"); + values("1.61798"); } rise_transition(scalar) { - values("2.69815"); + values("2.29144"); } cell_fall(scalar) { - values("1.15588"); + values("0.97954"); } fall_transition(scalar) { - values("1.58143"); + values("1.34081"); } } } pin("gpio_analog_pol[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0147; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91178"); + values("1.58714"); } rise_transition(scalar) { - values("2.69858"); + values("2.24132"); } cell_fall(scalar) { - values("1.15928"); + values("0.96301"); } fall_transition(scalar) { - values("1.58213"); + values("1.31237"); } } } pin("gpio_analog_pol[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0200; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91283"); + values("1.60868"); } rise_transition(scalar) { - values("2.70430"); + values("2.27674"); } cell_fall(scalar) { - values("1.15863"); + values("0.97438"); } fall_transition(scalar) { - values("1.58513"); + values("1.33217"); } } } pin("gpio_analog_pol[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90976"); + values("1.60321"); } rise_transition(scalar) { - values("2.69519"); + values("2.26730"); } cell_fall(scalar) { - values("1.15817"); + values("0.97168"); } fall_transition(scalar) { - values("1.57999"); + values("1.32719"); } } } pin("gpio_analog_pol[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0176; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91219"); + values("1.59860"); } rise_transition(scalar) { - values("2.70311"); + values("2.26067"); } cell_fall(scalar) { - values("1.15831"); + values("0.96892"); } fall_transition(scalar) { - values("1.58434"); + values("1.32322"); } } } pin("gpio_analog_pol[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0205; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91472"); + values("1.61089"); } rise_transition(scalar) { - values("2.70658"); + values("2.27984"); } cell_fall(scalar) { - values("1.15988"); + values("0.97573"); } fall_transition(scalar) { - values("1.58646"); + values("1.33402"); } } } pin("gpio_analog_pol[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0197; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91676"); + values("1.60935"); } rise_transition(scalar) { - values("2.70522"); + values("2.27582"); } cell_fall(scalar) { - values("1.16356"); + values("0.97546"); } fall_transition(scalar) { - values("1.57775"); + values("1.33235"); } } } pin("gpio_analog_pol[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90850"); + values("1.59097"); } rise_transition(scalar) { - values("2.69335"); + values("2.24767"); } cell_fall(scalar) { - values("1.15747"); + values("0.96505"); } fall_transition(scalar) { - values("1.57908"); + values("1.31605"); } } } @@ -2137,64 +2137,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.58336"); + values("1.57184"); } rise_transition(scalar) { - values("2.24184"); + values("2.22561"); } cell_fall(scalar) { - values("0.95898"); + values("0.95202"); } fall_transition(scalar) { - values("1.31218"); + values("1.30261"); } } } pin("gpio_analog_pol[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.58196"); + values("1.56221"); } rise_transition(scalar) { - values("2.24152"); + values("2.20937"); } cell_fall(scalar) { - values("0.95740"); + values("0.94698"); } fall_transition(scalar) { - values("1.31059"); + values("1.29320"); } } } pin("gpio_analog_pol[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57562"); + values("1.57483"); } rise_transition(scalar) { - values("2.22866"); + values("2.22755"); } cell_fall(scalar) { - values("0.95492"); + values("0.95444"); } fall_transition(scalar) { - values("1.30430"); + values("1.30364"); } } } @@ -2212,10 +2212,10 @@ library (openframe_project_wrapper) { values("2.23377"); } cell_fall(scalar) { - values("0.95406"); + values("0.95405"); } fall_transition(scalar) { - values("1.30606"); + values("1.30605"); } } } @@ -2347,22 +2347,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57404"); + values("1.58101"); } rise_transition(scalar) { - values("2.22575"); + values("2.23890"); } cell_fall(scalar) { - values("0.95439"); + values("0.95720"); } fall_transition(scalar) { - values("1.30364"); + values("1.30915"); } } } @@ -2562,274 +2562,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90702"); + values("1.90752"); } rise_transition(scalar) { - values("2.69973"); + values("2.70044"); } cell_fall(scalar) { - values("1.15407"); + values("1.15437"); } fall_transition(scalar) { - values("1.58226"); + values("1.58268"); } } } pin("gpio_analog_sel[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91487"); + values("1.91836"); } rise_transition(scalar) { - values("2.71157"); + values("2.71649"); } cell_fall(scalar) { - values("1.15845"); + values("1.16056"); } fall_transition(scalar) { - values("1.58859"); + values("1.59151"); } } } pin("gpio_analog_sel[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90644"); + values("1.58510"); } rise_transition(scalar) { - values("2.69854"); + values("2.24410"); } cell_fall(scalar) { - values("1.15382"); + values("0.96026"); } fall_transition(scalar) { - values("1.58154"); + values("1.31430"); } } } pin("gpio_analog_sel[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0177; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90186"); + values("1.59942"); } rise_transition(scalar) { - values("2.69355"); + values("2.26282"); } cell_fall(scalar) { - values("1.15067"); + values("0.96925"); } fall_transition(scalar) { - values("1.57870"); + values("1.32503"); } } } pin("gpio_analog_sel[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91275"); + values("1.59333"); } rise_transition(scalar) { - values("2.70640"); + values("2.25870"); } cell_fall(scalar) { - values("1.15794"); + values("0.96418"); } fall_transition(scalar) { - values("1.58629"); + values("1.32195"); } } } pin("gpio_analog_sel[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0221; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90565"); + values("1.61757"); } rise_transition(scalar) { - values("2.69809"); + values("2.29143"); } cell_fall(scalar) { - values("1.15317"); + values("0.97913"); } fall_transition(scalar) { - values("1.58133"); + values("1.34080"); } } } pin("gpio_analog_sel[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0147; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90908"); + values("1.58496"); } rise_transition(scalar) { - values("2.69851"); + values("2.24126"); } cell_fall(scalar) { - values("1.15658"); + values("0.96084"); } fall_transition(scalar) { - values("1.58200"); + values("1.31227"); } } } pin("gpio_analog_sel[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0200; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91001"); + values("1.60721"); } rise_transition(scalar) { - values("2.70424"); + values("2.27672"); } cell_fall(scalar) { - values("1.15581"); + values("0.97291"); } fall_transition(scalar) { - values("1.58502"); + values("1.33214"); } } } pin("gpio_analog_sel[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90706"); + values("1.60191"); } rise_transition(scalar) { - values("2.69512"); + values("2.26727"); } cell_fall(scalar) { - values("1.15548"); + values("0.97039"); } fall_transition(scalar) { - values("1.57986"); + values("1.32714"); } } } pin("gpio_analog_sel[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0176; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90948"); + values("1.59640"); } rise_transition(scalar) { - values("2.70305"); + values("2.26062"); } cell_fall(scalar) { - values("1.15560"); + values("0.96672"); } fall_transition(scalar) { - values("1.58424"); + values("1.32314"); } } } pin("gpio_analog_sel[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0205; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91423"); + values("1.60947"); } rise_transition(scalar) { - values("2.70657"); + values("2.27981"); } cell_fall(scalar) { - values("1.15938"); + values("0.97430"); } fall_transition(scalar) { - values("1.58644"); + values("1.33399"); } } } pin("gpio_analog_sel[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0197; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91295"); + values("1.60895"); } rise_transition(scalar) { - values("2.70506"); + values("2.27581"); } cell_fall(scalar) { - values("1.15976"); + values("0.97505"); } fall_transition(scalar) { - values("1.57748"); + values("1.33234"); } } } pin("gpio_analog_sel[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90417"); + values("1.58744"); } rise_transition(scalar) { - values("2.69323"); + values("2.24758"); } cell_fall(scalar) { - values("1.15315"); + values("0.96153"); } fall_transition(scalar) { - values("1.57887"); + values("1.31589"); } } } @@ -3066,64 +3066,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.58294"); + values("1.57143"); } rise_transition(scalar) { - values("2.24183"); + values("2.22560"); } cell_fall(scalar) { - values("0.95856"); + values("0.95161"); } fall_transition(scalar) { - values("1.31217"); + values("1.30260"); } } } pin("gpio_analog_sel[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.58155"); + values("1.55858"); } rise_transition(scalar) { - values("2.24152"); + values("2.20929"); } cell_fall(scalar) { - values("0.95699"); + values("0.94336"); } fall_transition(scalar) { - values("1.31058"); + values("1.29307"); } } } pin("gpio_analog_sel[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57520"); + values("1.57441"); } rise_transition(scalar) { - values("2.22866"); + values("2.22755"); } cell_fall(scalar) { - values("0.95450"); + values("0.95402"); } fall_transition(scalar) { - values("1.30428"); + values("1.30363"); } } } @@ -3144,7 +3144,7 @@ library (openframe_project_wrapper) { values("0.95362"); } fall_transition(scalar) { - values("1.30606"); + values("1.30604"); } } } @@ -3276,22 +3276,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57104"); + values("1.57955"); } rise_transition(scalar) { - values("2.22566"); + values("2.23889"); } cell_fall(scalar) { - values("0.95139"); + values("0.95575"); } fall_transition(scalar) { - values("1.30349"); + values("1.30913"); } } } @@ -3491,274 +3491,274 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91103"); + values("1.91153"); } rise_transition(scalar) { - values("2.69982"); + values("2.70053"); } cell_fall(scalar) { - values("1.15807"); + values("1.15838"); } fall_transition(scalar) { - values("1.58242"); + values("1.58284"); } } } pin("gpio_dm0[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91666"); + values("1.92015"); } rise_transition(scalar) { - values("2.71160"); + values("2.71652"); } cell_fall(scalar) { - values("1.16024"); + values("1.16235"); } fall_transition(scalar) { - values("1.58864"); + values("1.59155"); } } } pin("gpio_dm0[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90963"); + values("1.58557"); } rise_transition(scalar) { - values("2.69861"); + values("2.24412"); } cell_fall(scalar) { - values("1.15700"); + values("0.96072"); } fall_transition(scalar) { - values("1.58166"); + values("1.31432"); } } } pin("gpio_dm0[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0177; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90829"); + values("1.60208"); } rise_transition(scalar) { - values("2.69370"); + values("2.26289"); } cell_fall(scalar) { - values("1.15708"); + values("0.97190"); } fall_transition(scalar) { - values("1.57896"); + values("1.32516"); } } } pin("gpio_dm0[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91593"); + values("1.59727"); } rise_transition(scalar) { - values("2.70648"); + values("2.25878"); } cell_fall(scalar) { - values("1.16112"); + values("0.96811"); } fall_transition(scalar) { - values("1.58642"); + values("1.32207"); } } } pin("gpio_dm0[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0221; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90966"); + values("1.61805"); } rise_transition(scalar) { - values("2.69818"); + values("2.29144"); } cell_fall(scalar) { - values("1.15717"); + values("0.97961"); } fall_transition(scalar) { - values("1.58148"); + values("1.34081"); } } } pin("gpio_dm0[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0147; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91226"); + values("1.58750"); } rise_transition(scalar) { - values("2.69860"); + values("2.24133"); } cell_fall(scalar) { - values("1.15975"); + values("0.96337"); } fall_transition(scalar) { - values("1.58216"); + values("1.31239"); } } } pin("gpio_dm0[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0200; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91413"); + values("1.60802"); } rise_transition(scalar) { - values("2.70434"); + values("2.27673"); } cell_fall(scalar) { - values("1.15993"); + values("0.97372"); } fall_transition(scalar) { - values("1.58518"); + values("1.33215"); } } } pin("gpio_dm0[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91023"); + values("1.60466"); } rise_transition(scalar) { - values("2.69520"); + values("2.26733"); } cell_fall(scalar) { - values("1.15865"); + values("0.97313"); } fall_transition(scalar) { - values("1.58001"); + values("1.32725"); } } } pin("gpio_dm0[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0176; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91267"); + values("1.59896"); } rise_transition(scalar) { - values("2.70312"); + values("2.26067"); } cell_fall(scalar) { - values("1.15878"); + values("0.96928"); } fall_transition(scalar) { - values("1.58436"); + values("1.32323"); } } } pin("gpio_dm0[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0205; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91481"); + values("1.61024"); } rise_transition(scalar) { - values("2.70658"); + values("2.27983"); } cell_fall(scalar) { - values("1.15997"); + values("0.97507"); } fall_transition(scalar) { - values("1.58646"); + values("1.33401"); } } } pin("gpio_dm0[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0197; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91821"); + values("1.60942"); } rise_transition(scalar) { - values("2.70528"); + values("2.27582"); } cell_fall(scalar) { - values("1.16500"); + values("0.97553"); } fall_transition(scalar) { - values("1.57787"); + values("1.33236"); } } } pin("gpio_dm0[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90897"); + values("1.59135"); } rise_transition(scalar) { - values("2.69336"); + values("2.24768"); } cell_fall(scalar) { - values("1.15794"); + values("0.96543"); } fall_transition(scalar) { - values("1.57910"); + values("1.31607"); } } } @@ -3995,64 +3995,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.58342"); + values("1.57190"); } rise_transition(scalar) { - values("2.24184"); + values("2.22561"); } cell_fall(scalar) { - values("0.95904"); + values("0.95208"); } fall_transition(scalar) { - values("1.31218"); + values("1.30261"); } } } pin("gpio_dm0[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.58203"); + values("1.56365"); } rise_transition(scalar) { - values("2.24152"); + values("2.20940"); } cell_fall(scalar) { - values("0.95747"); + values("0.94842"); } fall_transition(scalar) { - values("1.31059"); + values("1.29326"); } } } pin("gpio_dm0[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57569"); + values("1.57490"); } rise_transition(scalar) { - values("2.22867"); + values("2.22756"); } cell_fall(scalar) { - values("0.95498"); + values("0.95451"); } fall_transition(scalar) { - values("1.30430"); + values("1.30364"); } } } @@ -4073,7 +4073,7 @@ library (openframe_project_wrapper) { values("0.95413"); } fall_transition(scalar) { - values("1.30606"); + values("1.30605"); } } } @@ -4205,22 +4205,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57581"); + values("1.58035"); } rise_transition(scalar) { - values("2.22581"); + values("2.23890"); } cell_fall(scalar) { - values("0.95615"); + values("0.95655"); } fall_transition(scalar) { - values("1.30374"); + values("1.30914"); } } } @@ -4420,274 +4420,274 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91322"); + values("1.91373"); } rise_transition(scalar) { - values("2.69987"); + values("2.70059"); } cell_fall(scalar) { - values("1.16026"); + values("1.16057"); } fall_transition(scalar) { - values("1.58251"); + values("1.58293"); } } } pin("gpio_dm1[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91792"); + values("1.92141"); } rise_transition(scalar) { - values("2.71162"); + values("2.71654"); } cell_fall(scalar) { - values("1.16149"); + values("1.16361"); } fall_transition(scalar) { - values("1.58867"); + values("1.59159"); } } } pin("gpio_dm1[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0132; timing() { - related_pin : "gpio_loopback_zero[34]"; + related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91148"); + values("0.57129"); } rise_transition(scalar) { - values("2.69866"); + values("0.81539"); } cell_fall(scalar) { - values("1.15885"); + values("0.34841"); } fall_transition(scalar) { - values("1.58173"); + values("0.48054"); } } } pin("gpio_dm1[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0139; timing() { - related_pin : "gpio_loopback_zero[33]"; + related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90907"); + values("0.57307"); } rise_transition(scalar) { - values("2.69373"); + values("0.81967"); } cell_fall(scalar) { - values("1.15787"); + values("0.34889"); } fall_transition(scalar) { - values("1.57900"); + values("0.48264"); } } } pin("gpio_dm1[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0124; timing() { - related_pin : "gpio_loopback_zero[32]"; + related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91700"); + values("0.56694"); } rise_transition(scalar) { - values("2.70650"); + values("0.80951"); } cell_fall(scalar) { - values("1.16219"); + values("0.34570"); } fall_transition(scalar) { - values("1.58647"); + values("0.47713"); } } } pin("gpio_dm1[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0119; timing() { - related_pin : "gpio_loopback_zero[31]"; + related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91093"); + values("0.56341"); } rise_transition(scalar) { - values("2.69821"); + values("0.80530"); } cell_fall(scalar) { - values("1.15844"); + values("0.34326"); } fall_transition(scalar) { - values("1.58154"); + values("0.47440"); } } } pin("gpio_dm1[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0121; timing() { - related_pin : "gpio_loopback_zero[30]"; + related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91304"); + values("0.56398"); } rise_transition(scalar) { - values("2.69862"); + values("0.80677"); } cell_fall(scalar) { - values("1.16053"); + values("0.34341"); } fall_transition(scalar) { - values("1.58220"); + values("0.47522"); } } } pin("gpio_dm1[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0180; timing() { - related_pin : "gpio_loopback_zero[29]"; + related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91540"); + values("0.59370"); } rise_transition(scalar) { - values("2.70437"); + values("0.84899"); } cell_fall(scalar) { - values("1.16120"); + values("0.36132"); } fall_transition(scalar) { - values("1.58524"); + values("0.49952"); } } } pin("gpio_dm1[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0150; timing() { - related_pin : "gpio_loopback_zero[28]"; + related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91102"); + values("0.57925"); } rise_transition(scalar) { - values("2.69523"); + values("0.82731"); } cell_fall(scalar) { - values("1.15943"); + values("0.35296"); } fall_transition(scalar) { - values("1.58005"); + values("0.48714"); } } } pin("gpio_dm1[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0156; timing() { - related_pin : "gpio_loopback_zero[27]"; + related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91430"); + values("0.58172"); } rise_transition(scalar) { - values("2.70316"); + values("0.83198"); } cell_fall(scalar) { - values("1.16041"); + values("0.35409"); } fall_transition(scalar) { - values("1.58443"); + values("0.48972"); } } } pin("gpio_dm1[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0137; timing() { - related_pin : "gpio_loopback_zero[26]"; + related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91496"); + values("0.57211"); } rise_transition(scalar) { - values("2.70659"); + values("0.81832"); } cell_fall(scalar) { - values("1.16011"); + values("0.34831"); } fall_transition(scalar) { - values("1.58647"); + values("0.48188"); } } } pin("gpio_dm1[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0137; timing() { - related_pin : "gpio_loopback_zero[25]"; + related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91838"); + values("0.57361"); } rise_transition(scalar) { - values("2.70529"); + values("0.81900"); } cell_fall(scalar) { - values("1.16517"); + values("0.34975"); } fall_transition(scalar) { - values("1.57788"); + values("0.48273"); } } } pin("gpio_dm1[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0142; timing() { - related_pin : "gpio_loopback_zero[24]"; + related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90976"); + values("0.57546"); } rise_transition(scalar) { - values("2.69339"); + values("0.82212"); } cell_fall(scalar) { - values("1.15873"); + values("0.35063"); } fall_transition(scalar) { - values("1.57914"); + values("0.48419"); } } } @@ -4924,64 +4924,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[12]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0100; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.55283"); + values("0.55306"); } rise_transition(scalar) { - values("0.79098"); + values("0.79131"); } cell_fall(scalar) { - values("0.33666"); + values("0.33680"); } fall_transition(scalar) { - values("0.46606"); + values("0.46625"); } } } pin("gpio_dm1[11]") { direction : output; - capacitance : 0.0107; + capacitance : 0.0090; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.55700"); + values("0.54826"); } rise_transition(scalar) { - values("0.79691"); + values("0.78449"); } cell_fall(scalar) { - values("0.33918"); + values("0.33391"); } fall_transition(scalar) { - values("0.46948"); + values("0.46233"); } } } pin("gpio_dm1[10]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.55471"); + values("0.55373"); } rise_transition(scalar) { - values("0.79177"); + values("0.79039"); } cell_fall(scalar) { - values("0.33850"); + values("0.33791"); } fall_transition(scalar) { - values("0.46717"); + values("0.46638"); } } } @@ -5134,22 +5134,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[2]") { direction : output; - capacitance : 0.0104; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.55549"); + values("0.56529"); } rise_transition(scalar) { - values("0.79475"); + values("0.80679"); } cell_fall(scalar) { - values("0.33828"); + values("0.34479"); } fall_transition(scalar) { - values("0.46825"); + values("0.47549"); } } } @@ -5349,274 +5349,274 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90630"); + values("1.90681"); } rise_transition(scalar) { - values("2.69971"); + values("2.70043"); } cell_fall(scalar) { - values("1.15336"); + values("1.15366"); } fall_transition(scalar) { - values("1.58224"); + values("1.58266"); } } } pin("gpio_dm2[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91473"); + values("1.91822"); } rise_transition(scalar) { - values("2.71157"); + values("2.71649"); } cell_fall(scalar) { - values("1.15831"); + values("1.16042"); } fall_transition(scalar) { - values("1.58859"); + values("1.59150"); } } } pin("gpio_dm2[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0132; timing() { - related_pin : "gpio_loopback_zero[34]"; + related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90573"); + values("0.56828"); } rise_transition(scalar) { - values("2.69853"); + values("0.81534"); } cell_fall(scalar) { - values("1.15310"); + values("0.34540"); } fall_transition(scalar) { - values("1.58151"); + values("0.48046"); } } } pin("gpio_dm2[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0139; timing() { - related_pin : "gpio_loopback_zero[33]"; + related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90115"); + values("0.57271"); } rise_transition(scalar) { - values("2.69354"); + values("0.81966"); } cell_fall(scalar) { - values("1.14995"); + values("0.34854"); } fall_transition(scalar) { - values("1.57868"); + values("0.48264"); } } } pin("gpio_dm2[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0124; timing() { - related_pin : "gpio_loopback_zero[32]"; + related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91203"); + values("0.56438"); } rise_transition(scalar) { - values("2.70639"); + values("0.80947"); } cell_fall(scalar) { - values("1.15723"); + values("0.34314"); } fall_transition(scalar) { - values("1.58627"); + values("0.47706"); } } } pin("gpio_dm2[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0119; timing() { - related_pin : "gpio_loopback_zero[31]"; + related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90493"); + values("0.56238"); } rise_transition(scalar) { - values("2.69808"); + values("0.80529"); } cell_fall(scalar) { - values("1.15245"); + values("0.34224"); } fall_transition(scalar) { - values("1.58131"); + values("0.47439"); } } } pin("gpio_dm2[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0121; timing() { - related_pin : "gpio_loopback_zero[30]"; + related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90646"); + values("0.56362"); } rise_transition(scalar) { - values("2.69844"); + values("0.80677"); } cell_fall(scalar) { - values("1.15396"); + values("0.34306"); } fall_transition(scalar) { - values("1.58189"); + values("0.47522"); } } } pin("gpio_dm2[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0180; timing() { - related_pin : "gpio_loopback_zero[29]"; + related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90929"); + values("0.59335"); } rise_transition(scalar) { - values("2.70423"); + values("0.84899"); } cell_fall(scalar) { - values("1.15509"); + values("0.36097"); } fall_transition(scalar) { - values("1.58500"); + values("0.49951"); } } } pin("gpio_dm2[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0150; timing() { - related_pin : "gpio_loopback_zero[28]"; + related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90149"); + values("0.57761"); } rise_transition(scalar) { - values("2.69499"); + values("0.82730"); } cell_fall(scalar) { - values("1.14992"); + values("0.35132"); } fall_transition(scalar) { - values("1.57965"); + values("0.48711"); } } } pin("gpio_dm2[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0156; timing() { - related_pin : "gpio_loopback_zero[27]"; + related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90877"); + values("0.58138"); } rise_transition(scalar) { - values("2.70304"); + values("0.83197"); } cell_fall(scalar) { - values("1.15489"); + values("0.35376"); } fall_transition(scalar) { - values("1.58422"); + values("0.48972"); } } } pin("gpio_dm2[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0137; timing() { - related_pin : "gpio_loopback_zero[26]"; + related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91409"); + values("0.57178"); } rise_transition(scalar) { - values("2.70657"); + values("0.81832"); } cell_fall(scalar) { - values("1.15925"); + values("0.34799"); } fall_transition(scalar) { - values("1.58643"); + values("0.48187"); } } } pin("gpio_dm2[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0137; timing() { - related_pin : "gpio_loopback_zero[25]"; + related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91223"); + values("0.57144"); } rise_transition(scalar) { - values("2.70503"); + values("0.81896"); } cell_fall(scalar) { - values("1.15904"); + values("0.34758"); } fall_transition(scalar) { - values("1.57743"); + values("0.48267"); } } } pin("gpio_dm2[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0142; timing() { - related_pin : "gpio_loopback_zero[24]"; + related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89898"); + values("0.57436"); } rise_transition(scalar) { - values("2.69311"); + values("0.82211"); } cell_fall(scalar) { - values("1.14797"); + values("0.34953"); } fall_transition(scalar) { - values("1.57867"); + values("0.48416"); } } } @@ -5853,64 +5853,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[12]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0100; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.55250"); + values("0.55273"); } rise_transition(scalar) { - values("0.79098"); + values("0.79131"); } cell_fall(scalar) { - values("0.33633"); + values("0.33647"); } fall_transition(scalar) { - values("0.46606"); + values("0.46625"); } } } pin("gpio_dm2[11]") { direction : output; - capacitance : 0.0107; + capacitance : 0.0090; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.55667"); + values("0.54794"); } rise_transition(scalar) { - values("0.79691"); + values("0.78449"); } cell_fall(scalar) { - values("0.33885"); + values("0.33359"); } fall_transition(scalar) { - values("0.46948"); + values("0.46232"); } } } pin("gpio_dm2[10]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.55175"); + values("0.55077"); } rise_transition(scalar) { - values("0.79171"); + values("0.79032"); } cell_fall(scalar) { - values("0.33554"); + values("0.33495"); } fall_transition(scalar) { - values("0.46707"); + values("0.46627"); } } } @@ -6063,22 +6063,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[2]") { direction : output; - capacitance : 0.0104; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.55517"); + values("0.56252"); } rise_transition(scalar) { - values("0.79475"); + values("0.80675"); } cell_fall(scalar) { - values("0.33795"); + values("0.34202"); } fall_transition(scalar) { - values("0.46824"); + values("0.47543"); } } } @@ -6278,274 +6278,274 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90547"); + values("1.90598"); } rise_transition(scalar) { - values("2.69970"); + values("2.70041"); } cell_fall(scalar) { - values("1.15252"); + values("1.15283"); } fall_transition(scalar) { - values("1.58221"); + values("1.58263"); } } } pin("gpio_holdover[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91457"); + values("1.91807"); } rise_transition(scalar) { - values("2.71157"); + values("2.71649"); } cell_fall(scalar) { - values("1.15815"); + values("1.16026"); } fall_transition(scalar) { - values("1.58858"); + values("1.59150"); } } } pin("gpio_holdover[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90489"); + values("1.58488"); } rise_transition(scalar) { - values("2.69851"); + values("2.24410"); } cell_fall(scalar) { - values("1.15227"); + values("0.96003"); } fall_transition(scalar) { - values("1.58149"); + values("1.31429"); } } } pin("gpio_holdover[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0177; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90031"); + values("1.59709"); } rise_transition(scalar) { - values("2.69352"); + values("2.26276"); } cell_fall(scalar) { - values("1.14912"); + values("0.96693"); } fall_transition(scalar) { - values("1.57865"); + values("1.32494"); } } } pin("gpio_holdover[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91122"); + values("1.59196"); } rise_transition(scalar) { - values("2.70637"); + values("2.25868"); } cell_fall(scalar) { - values("1.15642"); + values("0.96281"); } fall_transition(scalar) { - values("1.58624"); + values("1.32191"); } } } pin("gpio_holdover[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0221; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90410"); + values("1.61734"); } rise_transition(scalar) { - values("2.69806"); + values("2.29143"); } cell_fall(scalar) { - values("1.15162"); + values("0.97891"); } fall_transition(scalar) { - values("1.58128"); + values("1.34079"); } } } pin("gpio_holdover[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0147; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90235"); + values("1.57990"); } rise_transition(scalar) { - values("2.69835"); + values("2.24114"); } cell_fall(scalar) { - values("1.14986"); + values("0.95578"); } fall_transition(scalar) { - values("1.58174"); + values("1.31207"); } } } pin("gpio_holdover[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0200; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90845"); + values("1.60699"); } rise_transition(scalar) { - values("2.70421"); + values("2.27672"); } cell_fall(scalar) { - values("1.15426"); + values("0.97269"); } fall_transition(scalar) { - values("1.58497"); + values("1.33213"); } } } pin("gpio_holdover[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89901"); + values("1.59993"); } rise_transition(scalar) { - values("2.69494"); + values("2.26723"); } cell_fall(scalar) { - values("1.14745"); + values("0.96840"); } fall_transition(scalar) { - values("1.57957"); + values("1.32708"); } } } pin("gpio_holdover[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0176; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90793"); + values("1.59522"); } rise_transition(scalar) { - values("2.70302"); + values("2.26060"); } cell_fall(scalar) { - values("1.15406"); + values("0.96554"); } fall_transition(scalar) { - values("1.58419"); + values("1.32311"); } } } pin("gpio_holdover[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0205; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91167"); + values("1.60925"); } rise_transition(scalar) { - values("2.70651"); + values("2.27981"); } cell_fall(scalar) { - values("1.15683"); + values("0.97408"); } fall_transition(scalar) { - values("1.58634"); + values("1.33398"); } } } pin("gpio_holdover[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0197; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91140"); + values("1.60700"); } rise_transition(scalar) { - values("2.70500"); + values("2.27577"); } cell_fall(scalar) { - values("1.15821"); + values("0.97311"); } fall_transition(scalar) { - values("1.57738"); + values("1.33227"); } } } pin("gpio_holdover[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89813"); + values("1.58437"); } rise_transition(scalar) { - values("2.69309"); + values("2.24751"); } cell_fall(scalar) { - values("1.14712"); + values("0.95846"); } fall_transition(scalar) { - values("1.57864"); + values("1.31578"); } } } @@ -6782,64 +6782,64 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.58273"); + values("1.57122"); } rise_transition(scalar) { - values("2.24183"); + values("2.22560"); } cell_fall(scalar) { - values("0.95835"); + values("0.95140"); } fall_transition(scalar) { - values("1.31216"); + values("1.30259"); } } } pin("gpio_holdover[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.58133"); + values("1.55741"); } rise_transition(scalar) { - values("2.24152"); + values("2.20927"); } cell_fall(scalar) { - values("0.95677"); + values("0.94219"); } fall_transition(scalar) { - values("1.31058"); + values("1.29303"); } } } pin("gpio_holdover[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57324"); + values("1.57245"); } rise_transition(scalar) { - values("2.22862"); + values("2.22751"); } cell_fall(scalar) { - values("0.95254"); + values("0.95207"); } fall_transition(scalar) { - values("1.30422"); + values("1.30357"); } } } @@ -6860,7 +6860,7 @@ library (openframe_project_wrapper) { values("0.95337"); } fall_transition(scalar) { - values("1.30605"); + values("1.30604"); } } } @@ -6992,22 +6992,22 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56986"); + values("1.57934"); } rise_transition(scalar) { - values("2.22563"); + values("2.23889"); } cell_fall(scalar) { - values("0.95022"); + values("0.95553"); } fall_transition(scalar) { - values("1.30343"); + values("1.30913"); } } } @@ -7207,274 +7207,274 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89755"); + values("1.89805"); } rise_transition(scalar) { - values("2.69959"); + values("2.70030"); } cell_fall(scalar) { - values("1.14461"); + values("1.14491"); } fall_transition(scalar) { - values("1.58202"); + values("1.58244"); } } } pin("gpio_ib_mode_sel[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91052"); + values("1.91401"); } rise_transition(scalar) { - values("2.71152"); + values("2.71644"); } cell_fall(scalar) { - values("1.15410"); + values("1.15621"); } fall_transition(scalar) { - values("1.58850"); + values("1.59142"); } } } pin("gpio_ib_mode_sel[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89691"); + values("1.58197"); } rise_transition(scalar) { - values("2.69840"); + values("2.24402"); } cell_fall(scalar) { - values("1.14429"); + values("0.95714"); } fall_transition(scalar) { - values("1.58130"); + values("1.31416"); } } } pin("gpio_ib_mode_sel[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0177; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89240"); + values("1.59223"); } rise_transition(scalar) { - values("2.69341"); + values("2.26267"); } cell_fall(scalar) { - values("1.14122"); + values("0.96207"); } fall_transition(scalar) { - values("1.57846"); + values("1.32477"); } } } pin("gpio_ib_mode_sel[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90179"); + values("1.59132"); } rise_transition(scalar) { - values("2.70623"); + values("2.25867"); } cell_fall(scalar) { - values("1.14700"); + values("0.96218"); } fall_transition(scalar) { - values("1.58600"); + values("1.32190"); } } } pin("gpio_ib_mode_sel[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0221; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89912"); + values("1.61466"); } rise_transition(scalar) { - values("2.69798"); + values("2.29140"); } cell_fall(scalar) { - values("1.14664"); + values("0.97622"); } fall_transition(scalar) { - values("1.58115"); + values("1.34074"); } } } pin("gpio_ib_mode_sel[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0147; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89645"); + values("1.57506"); } rise_transition(scalar) { - values("2.69826"); + values("2.24106"); } cell_fall(scalar) { - values("1.14397"); + values("0.95095"); } fall_transition(scalar) { - values("1.58158"); + values("1.31193"); } } } pin("gpio_ib_mode_sel[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0200; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90345"); + values("1.60435"); } rise_transition(scalar) { - values("2.70413"); + values("2.27669"); } cell_fall(scalar) { - values("1.14926"); + values("0.97006"); } fall_transition(scalar) { - values("1.58483"); + values("1.33208"); } } } pin("gpio_ib_mode_sel[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89534"); + values("1.59374"); } rise_transition(scalar) { - values("2.69489"); + values("2.26715"); } cell_fall(scalar) { - values("1.14378"); + values("0.96222"); } fall_transition(scalar) { - values("1.57947"); + values("1.32694"); } } } pin("gpio_ib_mode_sel[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0176; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90295"); + values("1.59177"); } rise_transition(scalar) { - values("2.70294"); + values("2.26055"); } cell_fall(scalar) { - values("1.14908"); + values("0.96210"); } fall_transition(scalar) { - values("1.58406"); + values("1.32302"); } } } pin("gpio_ib_mode_sel[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0205; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90505"); + values("1.60656"); } rise_transition(scalar) { - values("2.70640"); + values("2.27978"); } cell_fall(scalar) { - values("1.15022"); + values("0.97140"); } fall_transition(scalar) { - values("1.58615"); + values("1.33393"); } } } pin("gpio_ib_mode_sel[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0197; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89662"); + values("1.60209"); } rise_transition(scalar) { - values("2.70456"); + values("2.27569"); } cell_fall(scalar) { - values("1.14346"); + values("0.96821"); } fall_transition(scalar) { - values("1.57663"); + values("1.33213"); } } } pin("gpio_ib_mode_sel[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89315"); + values("1.58022"); } rise_transition(scalar) { - values("2.69301"); + values("2.24744"); } cell_fall(scalar) { - values("1.14215"); + values("0.95432"); } fall_transition(scalar) { - values("1.57851"); + values("1.31567"); } } } @@ -7711,64 +7711,64 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57982"); + values("1.56833"); } rise_transition(scalar) { - values("2.24178"); + values("2.22555"); } cell_fall(scalar) { - values("0.95544"); + values("0.94851"); } fall_transition(scalar) { - values("1.31208"); + values("1.30251"); } } } pin("gpio_ib_mode_sel[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.58068"); + values("1.55398"); } rise_transition(scalar) { - values("2.24152"); + values("2.20922"); } cell_fall(scalar) { - values("0.95612"); + values("0.93876"); } fall_transition(scalar) { - values("1.31058"); + values("1.29295"); } } } pin("gpio_ib_mode_sel[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56616"); + values("1.56537"); } rise_transition(scalar) { - values("2.22853"); + values("2.22742"); } cell_fall(scalar) { - values("0.94547"); + values("0.94499"); } fall_transition(scalar) { - values("1.30406"); + values("1.30341"); } } } @@ -7789,7 +7789,7 @@ library (openframe_project_wrapper) { values("0.95273"); } fall_transition(scalar) { - values("1.30605"); + values("1.30604"); } } } @@ -7921,22 +7921,22 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56642"); + values("1.57870"); } rise_transition(scalar) { - values("2.22555"); + values("2.23888"); } cell_fall(scalar) { - values("0.94678"); + values("0.95489"); } fall_transition(scalar) { - values("1.30329"); + values("1.30912"); } } } @@ -8157,11 +8157,11 @@ library (openframe_project_wrapper) { } pin("gpio_in[1]") { direction : input; - capacitance : 0.0296; + capacitance : 0.3926; } pin("gpio_in[0]") { direction : input; - capacitance : 0.1926; + capacitance : 0.7142; } } bus("gpio_in_h") { @@ -8519,253 +8519,253 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[35]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0100; timing() { related_pin : "gpio_loopback_one[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.38286"); + values("0.38492"); } rise_transition(scalar) { - values("0.54938"); + values("0.55232"); } cell_fall(scalar) { - values("0.23433"); + values("0.23557"); } fall_transition(scalar) { - values("0.32708"); + values("0.32877"); } } } pin("gpio_inp_dis[34]") { direction : output; - capacitance : 0.0088; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37867"); + values("0.57060"); } rise_transition(scalar) { - values("0.54344"); + values("0.81537"); } cell_fall(scalar) { - values("0.23180"); + values("0.34771"); } fall_transition(scalar) { - values("0.32366"); + values("0.48052"); } } } pin("gpio_inp_dis[33]") { direction : output; - capacitance : 0.0089; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37903"); + values("0.57295"); } rise_transition(scalar) { - values("0.54433"); + values("0.81966"); } cell_fall(scalar) { - values("0.23194"); + values("0.34878"); } fall_transition(scalar) { - values("0.32422"); + values("0.48264"); } } } pin("gpio_inp_dis[32]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0124; timing() { related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.38279"); + values("0.56637"); } rise_transition(scalar) { - values("0.54928"); + values("0.80950"); } cell_fall(scalar) { - values("0.23429"); + values("0.34513"); } fall_transition(scalar) { - values("0.32703"); + values("0.47711"); } } } pin("gpio_inp_dis[31]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0119; timing() { related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37972"); + values("0.56259"); } rise_transition(scalar) { - values("0.54493"); + values("0.80529"); } cell_fall(scalar) { - values("0.23243"); + values("0.34245"); } fall_transition(scalar) { - values("0.32451"); + values("0.47439"); } } } pin("gpio_inp_dis[30]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.38324"); + values("0.56388"); } rise_transition(scalar) { - values("0.54948"); + values("0.80677"); } cell_fall(scalar) { - values("0.23471"); + values("0.34331"); } fall_transition(scalar) { - values("0.32723"); + values("0.47522"); } } } pin("gpio_inp_dis[29]") { direction : output; - capacitance : 0.0089; + capacitance : 0.0180; timing() { related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.38011"); + values("0.59358"); } rise_transition(scalar) { - values("0.54450"); + values("0.84899"); } cell_fall(scalar) { - values("0.23305"); + values("0.36119"); } fall_transition(scalar) { - values("0.32455"); + values("0.49952"); } } } pin("gpio_inp_dis[28]") { direction : output; - capacitance : 0.0083; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37598"); + values("0.57815"); } rise_transition(scalar) { - values("0.53962"); + values("0.82730"); } cell_fall(scalar) { - values("0.23018"); + values("0.35186"); } fall_transition(scalar) { - values("0.32146"); + values("0.48712"); } } } pin("gpio_inp_dis[27]") { direction : output; - capacitance : 0.0101; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.38541"); + values("0.58160"); } rise_transition(scalar) { - values("0.55300"); + values("0.83198"); } cell_fall(scalar) { - values("0.23587"); + values("0.35397"); } fall_transition(scalar) { - values("0.32916"); + values("0.48972"); } } } pin("gpio_inp_dis[26]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0137; timing() { related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.38038"); + values("0.57199"); } rise_transition(scalar) { - values("0.54529"); + values("0.81832"); } cell_fall(scalar) { - values("0.23301"); + values("0.34820"); } fall_transition(scalar) { - values("0.32479"); + values("0.48188"); } } } pin("gpio_inp_dis[25]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0137; timing() { related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.38086"); + values("0.57291"); } rise_transition(scalar) { - values("0.54653"); + values("0.81899"); } cell_fall(scalar) { - values("0.23312"); + values("0.34904"); } fall_transition(scalar) { - values("0.32544"); + values("0.48271"); } } } pin("gpio_inp_dis[24]") { direction : output; - capacitance : 0.0081; + capacitance : 0.0142; timing() { related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37532"); + values("0.57433"); } rise_transition(scalar) { - values("0.53867"); + values("0.82211"); } cell_fall(scalar) { - values("0.22978"); + values("0.34950"); } fall_transition(scalar) { - values("0.32092"); + values("0.48416"); } } } @@ -9002,64 +9002,64 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[12]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0100; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.55271"); + values("0.55294"); } rise_transition(scalar) { - values("0.79098"); + values("0.79131"); } cell_fall(scalar) { - values("0.33654"); + values("0.33669"); } fall_transition(scalar) { - values("0.46606"); + values("0.46625"); } } } pin("gpio_inp_dis[11]") { direction : output; - capacitance : 0.0107; + capacitance : 0.0090; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.55688"); + values("0.54815"); } rise_transition(scalar) { - values("0.79691"); + values("0.78449"); } cell_fall(scalar) { - values("0.33906"); + values("0.33380"); } fall_transition(scalar) { - values("0.46948"); + values("0.46233"); } } } pin("gpio_inp_dis[10]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.55402"); + values("0.55304"); } rise_transition(scalar) { - values("0.79175"); + values("0.79037"); } cell_fall(scalar) { - values("0.33781"); + values("0.33722"); } fall_transition(scalar) { - values("0.46714"); + values("0.46635"); } } } @@ -9212,22 +9212,22 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[2]") { direction : output; - capacitance : 0.0104; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.55538"); + values("0.56392"); } rise_transition(scalar) { - values("0.79475"); + values("0.80676"); } cell_fall(scalar) { - values("0.33816"); + values("0.34342"); } fall_transition(scalar) { - values("0.46825"); + values("0.47545"); } } } @@ -9312,51 +9312,51 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[35]") { direction : input; - capacitance : 0.0765; + capacitance : 0.0769; } pin("gpio_loopback_one[34]") { direction : input; - capacitance : 0.0757; + capacitance : 0.1136; } pin("gpio_loopback_one[33]") { direction : input; - capacitance : 0.0758; + capacitance : 0.1142; } pin("gpio_loopback_one[32]") { direction : input; - capacitance : 0.0765; + capacitance : 0.1127; } pin("gpio_loopback_one[31]") { direction : input; - capacitance : 0.0759; + capacitance : 0.1122; } pin("gpio_loopback_one[30]") { direction : input; - capacitance : 0.0765; + capacitance : 0.1124; } pin("gpio_loopback_one[29]") { direction : input; - capacitance : 0.0758; + capacitance : 0.1183; } pin("gpio_loopback_one[28]") { direction : input; - capacitance : 0.0751; + capacitance : 0.1153; } pin("gpio_loopback_one[27]") { direction : input; - capacitance : 0.0770; + capacitance : 0.1160; } pin("gpio_loopback_one[26]") { direction : input; - capacitance : 0.0759; + capacitance : 0.1140; } pin("gpio_loopback_one[25]") { direction : input; - capacitance : 0.0761; + capacitance : 0.1140; } pin("gpio_loopback_one[24]") { direction : input; - capacitance : 0.0750; + capacitance : 0.1145; } pin("gpio_loopback_one[23]") { direction : input; @@ -9404,15 +9404,15 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[12]") { direction : input; - capacitance : 0.1102; + capacitance : 0.1103; } pin("gpio_loopback_one[11]") { direction : input; - capacitance : 0.1111; + capacitance : 0.1093; } pin("gpio_loopback_one[10]") { direction : input; - capacitance : 0.1102; + capacitance : 0.1100; } pin("gpio_loopback_one[9]") { direction : input; @@ -9444,7 +9444,7 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[2]") { direction : input; - capacitance : 0.1108; + capacitance : 0.1124; } pin("gpio_loopback_one[1]") { direction : input; @@ -9489,55 +9489,55 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[36]") { direction : input; - capacitance : 0.3813; + capacitance : 0.3814; } pin("gpio_loopback_zero[35]") { direction : input; - capacitance : 0.3831; + capacitance : 0.3839; } pin("gpio_loopback_zero[34]") { direction : input; - capacitance : 0.3811; + capacitance : 0.3160; } pin("gpio_loopback_zero[33]") { direction : input; - capacitance : 0.3804; + capacitance : 0.3187; } pin("gpio_loopback_zero[32]") { direction : input; - capacitance : 0.3822; + capacitance : 0.3183; } pin("gpio_loopback_zero[31]") { direction : input; - capacitance : 0.3810; + capacitance : 0.3231; } pin("gpio_loopback_zero[30]") { direction : input; - capacitance : 0.3810; + capacitance : 0.3157; } pin("gpio_loopback_zero[29]") { direction : input; - capacitance : 0.3819; + capacitance : 0.3210; } pin("gpio_loopback_zero[28]") { direction : input; - capacitance : 0.3805; + capacitance : 0.3195; } pin("gpio_loopback_zero[27]") { direction : input; - capacitance : 0.3817; + capacitance : 0.3186; } pin("gpio_loopback_zero[26]") { direction : input; - capacitance : 0.3822; + capacitance : 0.3214; } pin("gpio_loopback_zero[25]") { direction : input; - capacitance : 0.3815; + capacitance : 0.3207; } pin("gpio_loopback_zero[24]") { direction : input; - capacitance : 0.3802; + capacitance : 0.3166; } pin("gpio_loopback_zero[23]") { direction : input; @@ -9585,15 +9585,15 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[12]") { direction : input; - capacitance : 0.3159; + capacitance : 0.3135; } pin("gpio_loopback_zero[11]") { direction : input; - capacitance : 0.3162; + capacitance : 0.3112; } pin("gpio_loopback_zero[10]") { direction : input; - capacitance : 0.3140; + capacitance : 0.3138; } pin("gpio_loopback_zero[9]") { direction : input; @@ -9625,7 +9625,7 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[2]") { direction : input; - capacitance : 0.3133; + capacitance : 0.3158; } pin("gpio_loopback_zero[1]") { direction : input; @@ -9810,253 +9810,253 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[35]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0100; timing() { related_pin : "gpio_loopback_one[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.38256"); + values("0.38463"); } rise_transition(scalar) { - values("0.54938"); + values("0.55231"); } cell_fall(scalar) { - values("0.23403"); + values("0.23528"); } fall_transition(scalar) { - values("0.32708"); + values("0.32877"); } } } pin("gpio_oeb[34]") { direction : output; - capacitance : 0.0088; + capacitance : 0.0150; timing() { - related_pin : "gpio_loopback_one[34]"; + related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37840"); + values("1.57924"); } rise_transition(scalar) { - values("0.54344"); + values("2.24396"); } cell_fall(scalar) { - values("0.23153"); + values("0.95441"); } fall_transition(scalar) { - values("0.32366"); + values("1.31406"); } } } pin("gpio_oeb[33]") { direction : output; - capacitance : 0.0089; + capacitance : 0.0177; timing() { - related_pin : "gpio_loopback_one[33]"; + related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37939"); + values("1.58680"); } rise_transition(scalar) { - values("0.54433"); + values("2.26260"); } cell_fall(scalar) { - values("0.23229"); + values("0.95664"); } fall_transition(scalar) { - values("0.32423"); + values("1.32465"); } } } pin("gpio_oeb[32]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0173; timing() { - related_pin : "gpio_loopback_one[32]"; + related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.38251"); + values("1.58860"); } rise_transition(scalar) { - values("0.54928"); + values("2.25864"); } cell_fall(scalar) { - values("0.23401"); + values("0.95945"); } fall_transition(scalar) { - values("0.32702"); + values("1.32184"); } } } pin("gpio_oeb[31]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0221; timing() { - related_pin : "gpio_loopback_one[31]"; + related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37944"); + values("1.61447"); } rise_transition(scalar) { - values("0.54493"); + values("2.29140"); } cell_fall(scalar) { - values("0.23215"); + values("0.97604"); } fall_transition(scalar) { - values("0.32450"); + values("1.34074"); } } } pin("gpio_oeb[30]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0147; timing() { - related_pin : "gpio_loopback_one[30]"; + related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.38237"); + values("1.57163"); } rise_transition(scalar) { - values("0.54947"); + values("2.24102"); } cell_fall(scalar) { - values("0.23385"); + values("0.94752"); } fall_transition(scalar) { - values("0.32722"); + values("1.31187"); } } } pin("gpio_oeb[29]") { direction : output; - capacitance : 0.0089; + capacitance : 0.0200; timing() { - related_pin : "gpio_loopback_one[29]"; + related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37862"); + values("1.60416"); } rise_transition(scalar) { - values("0.54448"); + values("2.27669"); } cell_fall(scalar) { - values("0.23157"); + values("0.96986"); } fall_transition(scalar) { - values("0.32451"); + values("1.33208"); } } } pin("gpio_oeb[28]") { direction : output; - capacitance : 0.0083; + capacitance : 0.0185; timing() { - related_pin : "gpio_loopback_one[28]"; + related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37570"); + values("1.59439"); } rise_transition(scalar) { - values("0.53961"); + values("2.26715"); } cell_fall(scalar) { - values("0.22990"); + values("0.96287"); } fall_transition(scalar) { - values("0.32146"); + values("1.32695"); } } } pin("gpio_oeb[27]") { direction : output; - capacitance : 0.0101; + capacitance : 0.0176; timing() { - related_pin : "gpio_loopback_one[27]"; + related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.38511"); + values("1.58687"); } rise_transition(scalar) { - values("0.55300"); + values("2.26050"); } cell_fall(scalar) { - values("0.23557"); + values("0.95721"); } fall_transition(scalar) { - values("0.32915"); + values("1.32294"); } } } pin("gpio_oeb[26]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0205; timing() { - related_pin : "gpio_loopback_one[26]"; + related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37933"); + values("1.60637"); } rise_transition(scalar) { - values("0.54528"); + values("2.27978"); } cell_fall(scalar) { - values("0.23197"); + values("0.97121"); } fall_transition(scalar) { - values("0.32477"); + values("1.33393"); } } } pin("gpio_oeb[25]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0197; timing() { - related_pin : "gpio_loopback_one[25]"; + related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.38058"); + values("1.59865"); } rise_transition(scalar) { - values("0.54653"); + values("2.27565"); } cell_fall(scalar) { - values("0.23285"); + values("0.96477"); } fall_transition(scalar) { - values("0.32544"); + values("1.33206"); } } } pin("gpio_oeb[24]") { direction : output; - capacitance : 0.0081; + capacitance : 0.0156; timing() { - related_pin : "gpio_loopback_one[24]"; + related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37505"); + values("1.58032"); } rise_transition(scalar) { - values("0.53867"); + values("2.24745"); } cell_fall(scalar) { - values("0.22951"); + values("0.95441"); } fall_transition(scalar) { - values("0.32092"); + values("1.31567"); } } } @@ -10293,64 +10293,64 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57687"); + values("1.56541"); } rise_transition(scalar) { - values("2.24174"); + values("2.22551"); } cell_fall(scalar) { - values("0.95250"); + values("0.94560"); } fall_transition(scalar) { - values("1.31201"); + values("1.30244"); } } } pin("gpio_oeb[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.58050"); + values("1.55302"); } rise_transition(scalar) { - values("2.24151"); + values("2.20921"); } cell_fall(scalar) { - values("0.95594"); + values("0.93780"); } fall_transition(scalar) { - values("1.31057"); + values("1.29293"); } } } pin("gpio_oeb[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56584"); + values("1.56505"); } rise_transition(scalar) { - values("2.22853"); + values("2.22742"); } cell_fall(scalar) { - values("0.94515"); + values("0.94467"); } fall_transition(scalar) { - values("1.30406"); + values("1.30341"); } } } @@ -10371,7 +10371,7 @@ library (openframe_project_wrapper) { values("0.95254"); } fall_transition(scalar) { - values("1.30605"); + values("1.30603"); } } } @@ -10503,22 +10503,22 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56305"); + values("1.57851"); } rise_transition(scalar) { - values("2.22548"); + values("2.23888"); } cell_fall(scalar) { - values("0.94341"); + values("0.95471"); } fall_transition(scalar) { - values("1.30318"); + values("1.30912"); } } } @@ -10718,276 +10718,89 @@ library (openframe_project_wrapper) { } pin("gpio_out[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90465"); + values("1.90516"); } rise_transition(scalar) { - values("2.69968"); + values("2.70040"); } cell_fall(scalar) { - values("1.15171"); + values("1.15201"); } fall_transition(scalar) { - values("1.58219"); + values("1.58261"); } } } pin("gpio_out[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91442"); + values("1.91791"); } rise_transition(scalar) { - values("2.71157"); + values("2.71649"); } cell_fall(scalar) { - values("1.15800"); + values("1.16010"); } fall_transition(scalar) { - values("1.58858"); + values("1.59149"); } } } pin("gpio_out[34]") { direction : output; - capacitance : 0.0133; - timing() { - related_pin : "gpio_loopback_zero[34]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.90407"); - } - rise_transition(scalar) { - values("2.69850"); - } - cell_fall(scalar) { - values("1.15145"); - } - fall_transition(scalar) { - values("1.58146"); - } - } + capacitance : 0.2285; } pin("gpio_out[33]") { direction : output; - capacitance : 0.0125; - timing() { - related_pin : "gpio_loopback_zero[33]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.89949"); - } - rise_transition(scalar) { - values("2.69351"); - } - cell_fall(scalar) { - values("1.14830"); - } - fall_transition(scalar) { - values("1.57863"); - } - } + capacitance : 0.1997; } pin("gpio_out[32]") { direction : output; - capacitance : 0.0143; - timing() { - related_pin : "gpio_loopback_zero[32]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.90793"); - } - rise_transition(scalar) { - values("2.70631"); - } - cell_fall(scalar) { - values("1.15313"); - } - fall_transition(scalar) { - values("1.58614"); - } - } + capacitance : 0.1399; } pin("gpio_out[31]") { direction : output; - capacitance : 0.0132; - timing() { - related_pin : "gpio_loopback_zero[31]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.90328"); - } - rise_transition(scalar) { - values("2.69805"); - } - cell_fall(scalar) { - values("1.15080"); - } - fall_transition(scalar) { - values("1.58126"); - } - } + capacitance : 0.0674; } pin("gpio_out[30]") { direction : output; - capacitance : 0.0131; - timing() { - related_pin : "gpio_loopback_zero[30]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.89962"); - } - rise_transition(scalar) { - values("2.69830"); - } - cell_fall(scalar) { - values("1.14713"); - } - fall_transition(scalar) { - values("1.58166"); - } - } + capacitance : 0.0334; } pin("gpio_out[29]") { direction : output; - capacitance : 0.0140; - timing() { - related_pin : "gpio_loopback_zero[29]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.90763"); - } - rise_transition(scalar) { - values("2.70420"); - } - cell_fall(scalar) { - values("1.15344"); - } - fall_transition(scalar) { - values("1.58494"); - } - } + capacitance : 0.1235; } pin("gpio_out[28]") { direction : output; - capacitance : 0.0127; - timing() { - related_pin : "gpio_loopback_zero[28]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.89820"); - } - rise_transition(scalar) { - values("2.69493"); - } - cell_fall(scalar) { - values("1.14663"); - } - fall_transition(scalar) { - values("1.57955"); - } - } + capacitance : 0.1894; } pin("gpio_out[27]") { direction : output; - capacitance : 0.0139; - timing() { - related_pin : "gpio_loopback_zero[27]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.90711"); - } - rise_transition(scalar) { - values("2.70300"); - } - cell_fall(scalar) { - values("1.15324"); - } - fall_transition(scalar) { - values("1.58417"); - } - } + capacitance : 0.2781; } pin("gpio_out[26]") { direction : output; - capacitance : 0.0144; - timing() { - related_pin : "gpio_loopback_zero[26]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.90892"); - } - rise_transition(scalar) { - values("2.70646"); - } - cell_fall(scalar) { - values("1.15409"); - } - fall_transition(scalar) { - values("1.58625"); - } - } + capacitance : 0.3741; } pin("gpio_out[25]") { direction : output; - capacitance : 0.0136; - timing() { - related_pin : "gpio_loopback_zero[25]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.91058"); - } - rise_transition(scalar) { - values("2.70497"); - } - cell_fall(scalar) { - values("1.15740"); - } - fall_transition(scalar) { - values("1.57733"); - } - } + capacitance : 0.4601; } pin("gpio_out[24]") { direction : output; - capacitance : 0.0124; - timing() { - related_pin : "gpio_loopback_zero[24]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.89731"); - } - rise_transition(scalar) { - values("2.69308"); - } - cell_fall(scalar) { - values("1.14630"); - } - fall_transition(scalar) { - values("1.57862"); - } - } + capacitance : 0.4956; } pin("gpio_out[23]") { direction : output; @@ -11222,47 +11035,47 @@ library (openframe_project_wrapper) { } pin("gpio_out[12]") { direction : output; - capacitance : 0.0282; + capacitance : 0.0270; } pin("gpio_out[11]") { direction : output; - capacitance : 0.0316; + capacitance : 0.0304; } pin("gpio_out[10]") { direction : output; - capacitance : 0.0363; + capacitance : 0.0372; } pin("gpio_out[9]") { direction : output; - capacitance : 0.0430; + capacitance : 0.0439; } pin("gpio_out[8]") { direction : output; - capacitance : 0.0521; + capacitance : 0.0528; } pin("gpio_out[7]") { direction : output; - capacitance : 0.0490; + capacitance : 0.0499; } pin("gpio_out[6]") { direction : output; - capacitance : 0.0425; + capacitance : 0.0434; } pin("gpio_out[5]") { direction : output; - capacitance : 0.0394; + capacitance : 0.0402; } pin("gpio_out[4]") { direction : output; - capacitance : 0.0331; + capacitance : 0.0340; } pin("gpio_out[3]") { direction : output; - capacitance : 0.0293; + capacitance : 0.0295; } pin("gpio_out[2]") { direction : output; - capacitance : 0.0246; + capacitance : 0.0275; } pin("gpio_out[1]") { direction : output; @@ -11460,274 +11273,274 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91355"); + values("1.91406"); } rise_transition(scalar) { - values("2.69988"); + values("2.70060"); } cell_fall(scalar) { - values("1.16059"); + values("1.16090"); } fall_transition(scalar) { - values("1.58253"); + values("1.58295"); } } } pin("gpio_slow_sel[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91798"); + values("1.92148"); } rise_transition(scalar) { - values("2.71163"); + values("2.71654"); } cell_fall(scalar) { - values("1.16156"); + values("1.16367"); } fall_transition(scalar) { - values("1.58868"); + values("1.59159"); } } } pin("gpio_slow_sel[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91155"); + values("1.58644"); } rise_transition(scalar) { - values("2.69866"); + values("2.24414"); } cell_fall(scalar) { - values("1.15892"); + values("0.96160"); } fall_transition(scalar) { - values("1.58174"); + values("1.31437"); } } } pin("gpio_slow_sel[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0177; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90940"); + values("1.60155"); } rise_transition(scalar) { - values("2.69373"); + values("2.26288"); } cell_fall(scalar) { - values("1.15820"); + values("0.97138"); } fall_transition(scalar) { - values("1.57901"); + values("1.32513"); } } } pin("gpio_slow_sel[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91834"); + values("1.59910"); } rise_transition(scalar) { - values("2.70654"); + values("2.25882"); } cell_fall(scalar) { - values("1.16353"); + values("0.96994"); } fall_transition(scalar) { - values("1.58653"); + values("1.32214"); } } } pin("gpio_slow_sel[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0221; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91100"); + values("1.61964"); } rise_transition(scalar) { - values("2.69822"); + values("2.29146"); } cell_fall(scalar) { - values("1.15851"); + values("0.98120"); } fall_transition(scalar) { - values("1.58154"); + values("1.34085"); } } } pin("gpio_slow_sel[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0147; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91337"); + values("1.58829"); } rise_transition(scalar) { - values("2.69863"); + values("2.24135"); } cell_fall(scalar) { - values("1.16086"); + values("0.96416"); } fall_transition(scalar) { - values("1.58221"); + values("1.31243"); } } } pin("gpio_slow_sel[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0200; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91547"); + values("1.60791"); } rise_transition(scalar) { - values("2.70437"); + values("2.27673"); } cell_fall(scalar) { - values("1.16126"); + values("0.97361"); } fall_transition(scalar) { - values("1.58524"); + values("1.33215"); } } } pin("gpio_slow_sel[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91135"); + values("1.60549"); } rise_transition(scalar) { - values("2.69524"); + values("2.26735"); } cell_fall(scalar) { - values("1.15976"); + values("0.97396"); } fall_transition(scalar) { - values("1.58007"); + values("1.32728"); } } } pin("gpio_slow_sel[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0176; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91436"); + values("1.60058"); } rise_transition(scalar) { - values("2.70316"); + values("2.26071"); } cell_fall(scalar) { - values("1.16048"); + values("0.97090"); } fall_transition(scalar) { - values("1.58443"); + values("1.32329"); } } } pin("gpio_slow_sel[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0205; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91502"); + values("1.61012"); } rise_transition(scalar) { - values("2.70659"); + values("2.27982"); } cell_fall(scalar) { - values("1.16018"); + values("0.97496"); } fall_transition(scalar) { - values("1.58647"); + values("1.33400"); } } } pin("gpio_slow_sel[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0197; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91845"); + values("1.60959"); } rise_transition(scalar) { - values("2.70529"); + values("2.27583"); } cell_fall(scalar) { - values("1.16524"); + values("0.97569"); } fall_transition(scalar) { - values("1.57788"); + values("1.33236"); } } } pin("gpio_slow_sel[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91009"); + values("1.59216"); } rise_transition(scalar) { - values("2.69340"); + values("2.24770"); } cell_fall(scalar) { - values("1.15906"); + values("0.96624"); } fall_transition(scalar) { - values("1.57916"); + values("1.31611"); } } } @@ -11964,64 +11777,64 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.58360"); + values("1.57206"); } rise_transition(scalar) { - values("2.24185"); + values("2.22562"); } cell_fall(scalar) { - values("0.95922"); + values("0.95224"); } fall_transition(scalar) { - values("1.31219"); + values("1.30262"); } } } pin("gpio_slow_sel[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.58219"); + values("1.56444"); } rise_transition(scalar) { - values("2.24153"); + values("2.20942"); } cell_fall(scalar) { - values("0.95764"); + values("0.94921"); } fall_transition(scalar) { - values("1.31059"); + values("1.29329"); } } } pin("gpio_slow_sel[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57711"); + values("1.57632"); } rise_transition(scalar) { - values("2.22870"); + values("2.22759"); } cell_fall(scalar) { - values("0.95641"); + values("0.95593"); } fall_transition(scalar) { - values("1.30435"); + values("1.30370"); } } } @@ -12033,7 +11846,7 @@ library (openframe_project_wrapper) { timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57725"); + values("1.57724"); } rise_transition(scalar) { values("2.23378"); @@ -12042,7 +11855,7 @@ library (openframe_project_wrapper) { values("0.95487"); } fall_transition(scalar) { - values("1.30607"); + values("1.30606"); } } } @@ -12174,22 +11987,22 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57731"); + values("1.58022"); } rise_transition(scalar) { - values("2.22586"); + values("2.23890"); } cell_fall(scalar) { - values("0.95764"); + values("0.95642"); } fall_transition(scalar) { - values("1.30383"); + values("1.30914"); } } } @@ -12389,274 +12202,274 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90168"); + values("1.90218"); } rise_transition(scalar) { - values("2.69964"); + values("2.70035"); } cell_fall(scalar) { - values("1.14874"); + values("1.14904"); } fall_transition(scalar) { - values("1.58211"); + values("1.58253"); } } } pin("gpio_vtrip_sel[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91387"); + values("1.91736"); } rise_transition(scalar) { - values("2.71156"); + values("2.71648"); } cell_fall(scalar) { - values("1.15745"); + values("1.15955"); } fall_transition(scalar) { - values("1.58857"); + values("1.59148"); } } } pin("gpio_vtrip_sel[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90110"); + values("1.58441"); } rise_transition(scalar) { - values("2.69845"); + values("2.24408"); } cell_fall(scalar) { - values("1.14848"); + values("0.95957"); } fall_transition(scalar) { - values("1.58138"); + values("1.31427"); } } } pin("gpio_vtrip_sel[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0177; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89652"); + values("1.59251"); } rise_transition(scalar) { - values("2.69346"); + values("2.26267"); } cell_fall(scalar) { - values("1.14533"); + values("0.96235"); } fall_transition(scalar) { - values("1.57855"); + values("1.32478"); } } } pin("gpio_vtrip_sel[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90511"); + values("1.59149"); } rise_transition(scalar) { - values("2.70627"); + values("2.25868"); } cell_fall(scalar) { - values("1.15032"); + values("0.96234"); } fall_transition(scalar) { - values("1.58606"); + values("1.32190"); } } } pin("gpio_vtrip_sel[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0221; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90031"); + values("1.61482"); } rise_transition(scalar) { - values("2.69800"); + values("2.29140"); } cell_fall(scalar) { - values("1.14783"); + values("0.97639"); } fall_transition(scalar) { - values("1.58117"); + values("1.34074"); } } } pin("gpio_vtrip_sel[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0147; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89664"); + values("1.57590"); } rise_transition(scalar) { - values("2.69826"); + values("2.24107"); } cell_fall(scalar) { - values("1.14416"); + values("0.95179"); } fall_transition(scalar) { - values("1.58158"); + values("1.31195"); } } } pin("gpio_vtrip_sel[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0200; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90464"); + values("1.60501"); } rise_transition(scalar) { - values("2.70415"); + values("2.27669"); } cell_fall(scalar) { - values("1.15046"); + values("0.97071"); } fall_transition(scalar) { - values("1.58486"); + values("1.33209"); } } } pin("gpio_vtrip_sel[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89223"); + values("1.59393"); } rise_transition(scalar) { - values("2.69485"); + values("2.26715"); } cell_fall(scalar) { - values("1.14066"); + values("0.96241"); } fall_transition(scalar) { - values("1.57941"); + values("1.32694"); } } } pin("gpio_vtrip_sel[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0176; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90414"); + values("1.59261"); } rise_transition(scalar) { - values("2.70296"); + values("2.26056"); } cell_fall(scalar) { - values("1.15027"); + values("0.96294"); } fall_transition(scalar) { - values("1.58408"); + values("1.32304"); } } } pin("gpio_vtrip_sel[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0205; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90594"); + values("1.60722"); } rise_transition(scalar) { - values("2.70641"); + values("2.27979"); } cell_fall(scalar) { - values("1.15111"); + values("0.97206"); } fall_transition(scalar) { - values("1.58617"); + values("1.33394"); } } } pin("gpio_vtrip_sel[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0197; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90489"); + values("1.60295"); } rise_transition(scalar) { - values("2.70477"); + values("2.27570"); } cell_fall(scalar) { - values("1.15172"); + values("0.96906"); } fall_transition(scalar) { - values("1.57700"); + values("1.33215"); } } } pin("gpio_vtrip_sel[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89434"); + values("1.58038"); } rise_transition(scalar) { - values("2.69303"); + values("2.24745"); } cell_fall(scalar) { - values("1.14333"); + values("0.95447"); } fall_transition(scalar) { - values("1.57854"); + values("1.31567"); } } } @@ -12893,64 +12706,64 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.58224"); + values("1.57073"); } rise_transition(scalar) { - values("2.24182"); + values("2.22559"); } cell_fall(scalar) { - values("0.95786"); + values("0.95091"); } fall_transition(scalar) { - values("1.31214"); + values("1.30258"); } } } pin("gpio_vtrip_sel[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.58084"); + values("1.55482"); } rise_transition(scalar) { - values("2.24152"); + values("2.20923"); } cell_fall(scalar) { - values("0.95629"); + values("0.93960"); } fall_transition(scalar) { - values("1.31058"); + values("1.29296"); } } } pin("gpio_vtrip_sel[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56922"); + values("1.56843"); } rise_transition(scalar) { - values("2.22856"); + values("2.22745"); } cell_fall(scalar) { - values("0.94852"); + values("0.94805"); } fall_transition(scalar) { - values("1.30412"); + values("1.30346"); } } } @@ -12965,13 +12778,13 @@ library (openframe_project_wrapper) { values("1.57526"); } rise_transition(scalar) { - values("2.23377"); + values("2.23376"); } cell_fall(scalar) { values("0.95289"); } fall_transition(scalar) { - values("1.30605"); + values("1.30604"); } } } @@ -13103,22 +12916,22 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56727"); + values("1.57886"); } rise_transition(scalar) { - values("2.22556"); + values("2.23889"); } cell_fall(scalar) { - values("0.94762"); + values("0.95505"); } fall_transition(scalar) { - values("1.30332"); + values("1.30913"); } } } diff --git a/lib/multicorner/openframe_project_wrapper__max_tt_025C_1v80.lib b/lib/multicorner/openframe_project_wrapper__max_tt_025C_1v80.lib index c333386..a2c9522 100644 --- a/lib/multicorner/openframe_project_wrapper__max_tt_025C_1v80.lib +++ b/lib/multicorner/openframe_project_wrapper__max_tt_025C_1v80.lib @@ -167,7 +167,7 @@ library (openframe_project_wrapper) { } cell ("openframe_project_wrapper") { - area : 16852.445 + area : 33705.535 is_macro_cell : true; pin("por_l") { direction : input; @@ -704,274 +704,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17834"); + values("1.17866"); } rise_transition(scalar) { - values("1.70061"); + values("1.70108"); } cell_fall(scalar) { - values("0.62414"); + values("0.62431"); } fall_transition(scalar) { - values("0.83183"); + values("0.83205"); } } } pin("gpio_analog_en[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18132"); + values("1.18348"); } rise_transition(scalar) { - values("1.70800"); + values("1.71114"); } cell_fall(scalar) { - values("0.62526"); + values("0.62641"); } fall_transition(scalar) { - values("0.83395"); + values("0.83548"); } } } pin("gpio_analog_en[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17807"); + values("0.97806"); } rise_transition(scalar) { - values("1.69986"); + values("1.40534"); } cell_fall(scalar) { - values("0.62414"); + values("0.51570"); } fall_transition(scalar) { - values("0.83139"); + values("0.69171"); } } } pin("gpio_analog_en[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0177; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17760"); + values("0.98829"); } rise_transition(scalar) { - values("1.69680"); + values("1.42345"); } cell_fall(scalar) { - values("0.62455"); + values("0.52324"); } fall_transition(scalar) { - values("0.83034"); + values("0.69680"); } } } pin("gpio_analog_en[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18174"); + values("0.98443"); } rise_transition(scalar) { - values("1.70485"); + values("1.42076"); } cell_fall(scalar) { - values("0.62610"); + values("0.52078"); } fall_transition(scalar) { - values("0.83413"); + values("0.69395"); } } } pin("gpio_analog_en[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0221; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17853"); + values("0.99730"); } rise_transition(scalar) { - values("1.69963"); + values("1.44141"); } cell_fall(scalar) { - values("0.62462"); + values("0.52732"); } fall_transition(scalar) { - values("0.83148"); + values("0.70312"); } } } pin("gpio_analog_en[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0147; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18049"); + values("0.97983"); } rise_transition(scalar) { - values("1.69992"); + values("1.40980"); } cell_fall(scalar) { - values("0.62615"); + values("0.51928"); } fall_transition(scalar) { - values("0.83267"); + values("0.68997"); } } } pin("gpio_analog_en[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0200; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18138"); + values("0.98948"); } rise_transition(scalar) { - values("1.70354"); + values("1.43204"); } cell_fall(scalar) { - values("0.62615"); + values("0.52251"); } fall_transition(scalar) { - values("0.83358"); + values("0.69848"); } } } pin("gpio_analog_en[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17927"); + values("0.98959"); } rise_transition(scalar) { - values("1.69779"); + values("1.42622"); } cell_fall(scalar) { - values("0.62576"); + values("0.52409"); } fall_transition(scalar) { - values("0.83128"); + values("0.69692"); } } } pin("gpio_analog_en[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0176; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17934"); + values("0.98560"); } rise_transition(scalar) { - values("1.70272"); + values("1.42196"); } cell_fall(scalar) { - values("0.62444"); + values("0.52152"); } fall_transition(scalar) { - values("0.83287"); + values("0.69462"); } } } pin("gpio_analog_en[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0205; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18030"); + values("0.99087"); } rise_transition(scalar) { - values("1.70490"); + values("1.43401"); } cell_fall(scalar) { - values("0.62463"); + values("0.52325"); } fall_transition(scalar) { - values("0.83407"); + values("0.69950"); } } } pin("gpio_analog_en[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0197; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18599"); + values("0.99193"); } rise_transition(scalar) { - values("1.69529"); + values("1.43158"); } cell_fall(scalar) { - values("0.62825"); + values("0.52459"); } fall_transition(scalar) { - values("0.83966"); + values("0.69976"); } } } pin("gpio_analog_en[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17864"); + values("0.98190"); } rise_transition(scalar) { - values("1.69663"); + values("1.41381"); } cell_fall(scalar) { - values("0.62536"); + values("0.52008"); } fall_transition(scalar) { - values("0.83114"); + values("0.69181"); } } } @@ -1208,64 +1208,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97565"); + values("0.96854"); } rise_transition(scalar) { - values("1.41000"); + values("1.39971"); } cell_fall(scalar) { - values("0.51534"); + values("0.51156"); } fall_transition(scalar) { - values("0.68889"); + values("0.68385"); } } } pin("gpio_analog_en[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97281"); + values("0.96445"); } rise_transition(scalar) { - values("1.40954"); + values("1.38948"); } cell_fall(scalar) { - values("0.51341"); + values("0.51068"); } fall_transition(scalar) { - values("0.68708"); + values("0.67928"); } } } pin("gpio_analog_en[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97112"); + values("0.97064"); } rise_transition(scalar) { - values("1.40165"); + values("1.40094"); } cell_fall(scalar) { - values("0.51364"); + values("0.51338"); } fall_transition(scalar) { - values("0.68455"); + values("0.68420"); } } } @@ -1280,7 +1280,7 @@ library (openframe_project_wrapper) { values("0.96943"); } rise_transition(scalar) { - values("1.40463"); + values("1.40464"); } cell_fall(scalar) { values("0.51160"); @@ -1418,22 +1418,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97425"); + values("0.97163"); } rise_transition(scalar) { - values("1.39376"); + values("1.40789"); } cell_fall(scalar) { - values("0.51556"); + values("0.51272"); } fall_transition(scalar) { - values("0.68672"); + values("0.68643"); } } } @@ -1633,274 +1633,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17693"); + values("1.17725"); } rise_transition(scalar) { - values("1.70056"); + values("1.70102"); } cell_fall(scalar) { - values("0.62274"); + values("0.62290"); } fall_transition(scalar) { - values("0.83172"); + values("0.83194"); } } } pin("gpio_analog_pol[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17999"); + values("1.18214"); } rise_transition(scalar) { - values("1.70797"); + values("1.71110"); } cell_fall(scalar) { - values("0.62393"); + values("0.62508"); } fall_transition(scalar) { - values("0.83388"); + values("0.83540"); } } } pin("gpio_analog_pol[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17668"); + values("0.97794"); } rise_transition(scalar) { - values("1.69981"); + values("1.40533"); } cell_fall(scalar) { - values("0.62276"); + values("0.51559"); } fall_transition(scalar) { - values("0.83129"); + values("0.69170"); } } } pin("gpio_analog_pol[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0177; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17542"); + values("0.98902"); } rise_transition(scalar) { - values("1.69671"); + values("1.42349"); } cell_fall(scalar) { - values("0.62238"); + values("0.52397"); } fall_transition(scalar) { - values("0.83015"); + values("0.69687"); } } } pin("gpio_analog_pol[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18091"); + values("0.98383"); } rise_transition(scalar) { - values("1.70482"); + values("1.42073"); } cell_fall(scalar) { - values("0.62528"); + values("0.52018"); } fall_transition(scalar) { - values("0.83406"); + values("0.69391"); } } } pin("gpio_analog_pol[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0221; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17604"); + values("0.99566"); } rise_transition(scalar) { - values("1.69953"); + values("1.44137"); } cell_fall(scalar) { - values("0.62214"); + values("0.52569"); } fall_transition(scalar) { - values("0.83129"); + values("0.70304"); } } } pin("gpio_analog_pol[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0147; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17966"); + values("0.97924"); } rise_transition(scalar) { - values("1.69988"); + values("1.40977"); } cell_fall(scalar) { - values("0.62533"); + values("0.51868"); } fall_transition(scalar) { - values("0.83259"); + values("0.68992"); } } } pin("gpio_analog_pol[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0200; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17889"); + values("0.99037"); } rise_transition(scalar) { - values("1.70344"); + values("1.43206"); } cell_fall(scalar) { - values("0.62367"); + values("0.52340"); } fall_transition(scalar) { - values("0.83337"); + values("0.69853"); } } } pin("gpio_analog_pol[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17844"); + values("0.98789"); } rise_transition(scalar) { - values("1.69775"); + values("1.42616"); } cell_fall(scalar) { - values("0.62494"); + values("0.52241"); } fall_transition(scalar) { - values("0.83120"); + values("0.69679"); } } } pin("gpio_analog_pol[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0176; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17851"); + values("0.98503"); } rise_transition(scalar) { - values("1.70268"); + values("1.42194"); } cell_fall(scalar) { - values("0.62361"); + values("0.52096"); } fall_transition(scalar) { - values("0.83280"); + values("0.69458"); } } } pin("gpio_analog_pol[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0205; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18014"); + values("0.99176"); } rise_transition(scalar) { - values("1.70489"); + values("1.43403"); } cell_fall(scalar) { - values("0.62448"); + values("0.52413"); } fall_transition(scalar) { - values("0.83406"); + values("0.69955"); } } } pin("gpio_analog_pol[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0197; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18447"); + values("0.99182"); } rise_transition(scalar) { - values("1.69518"); + values("1.43157"); } cell_fall(scalar) { - values("0.62676"); + values("0.52447"); } fall_transition(scalar) { - values("0.83944"); + values("0.69975"); } } } pin("gpio_analog_pol[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17782"); + values("0.98131"); } rise_transition(scalar) { - values("1.69659"); + values("1.41378"); } cell_fall(scalar) { - values("0.62454"); + values("0.51948"); } fall_transition(scalar) { - values("0.83105"); + values("0.69176"); } } } @@ -2137,64 +2137,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97499"); + values("0.96788"); } rise_transition(scalar) { - values("1.40998"); + values("1.39968"); } cell_fall(scalar) { - values("0.51468"); + values("0.51090"); } fall_transition(scalar) { - values("0.68885"); + values("0.68380"); } } } pin("gpio_analog_pol[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97270"); + values("0.96277"); } rise_transition(scalar) { - values("1.40954"); + values("1.38941"); } cell_fall(scalar) { - values("0.51329"); + values("0.50901"); } fall_transition(scalar) { - values("0.68708"); + values("0.67915"); } } } pin("gpio_analog_pol[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97072"); + values("0.97023"); } rise_transition(scalar) { - values("1.40163"); + values("1.40093"); } cell_fall(scalar) { - values("0.51324"); + values("0.51298"); } fall_transition(scalar) { - values("0.68452"); + values("0.68417"); } } } @@ -2209,13 +2209,13 @@ library (openframe_project_wrapper) { values("0.96930"); } rise_transition(scalar) { - values("1.40463"); + values("1.40464"); } cell_fall(scalar) { - values("0.51147"); + values("0.51146"); } fall_transition(scalar) { - values("0.68472"); + values("0.68473"); } } } @@ -2347,22 +2347,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97154"); + values("0.97252"); } rise_transition(scalar) { - values("1.39361"); + values("1.40790"); } cell_fall(scalar) { - values("0.51287"); + values("0.51361"); } fall_transition(scalar) { - values("0.68642"); + values("0.68645"); } } } @@ -2562,274 +2562,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17422"); + values("1.17454"); } rise_transition(scalar) { - values("1.70046"); + values("1.70093"); } cell_fall(scalar) { - values("0.62004"); + values("0.62020"); } fall_transition(scalar) { - values("0.83153"); + values("0.83175"); } } } pin("gpio_analog_sel[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17834"); + values("1.18050"); } rise_transition(scalar) { - values("1.70793"); + values("1.71106"); } cell_fall(scalar) { - values("0.62229"); + values("0.62344"); } fall_transition(scalar) { - values("0.83380"); + values("0.83532"); } } } pin("gpio_analog_sel[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17394"); + values("0.97755"); } rise_transition(scalar) { - values("1.69972"); + values("1.40531"); } cell_fall(scalar) { - values("0.62003"); + values("0.51519"); } fall_transition(scalar) { - values("0.83109"); + values("0.69167"); } } } pin("gpio_analog_sel[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0177; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17083"); + values("0.98571"); } rise_transition(scalar) { - values("1.69654"); + values("1.42334"); } cell_fall(scalar) { - values("0.61781"); + values("0.52068"); } fall_transition(scalar) { - values("0.82981"); + values("0.69657"); } } } pin("gpio_analog_sel[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17820"); + values("0.98026"); } rise_transition(scalar) { - values("1.70472"); + values("1.42063"); } cell_fall(scalar) { - values("0.62258"); + values("0.51662"); } fall_transition(scalar) { - values("0.83385"); + values("0.69370"); } } } pin("gpio_analog_sel[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0221; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17333"); + values("0.99525"); } rise_transition(scalar) { - values("1.69944"); + values("1.44136"); } cell_fall(scalar) { - values("0.61944"); + values("0.52528"); } fall_transition(scalar) { - values("0.83110"); + values("0.70302"); } } } pin("gpio_analog_sel[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0147; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17696"); + values("0.97706"); } rise_transition(scalar) { - values("1.69976"); + values("1.40967"); } cell_fall(scalar) { - values("0.62264"); + values("0.51652"); } fall_transition(scalar) { - values("0.83234"); + values("0.68972"); } } } pin("gpio_analog_sel[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0200; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17607"); + values("0.98891"); } rise_transition(scalar) { - values("1.70334"); + values("1.43203"); } cell_fall(scalar) { - values("0.62086"); + values("0.52194"); } fall_transition(scalar) { - values("0.83317"); + values("0.69846"); } } } pin("gpio_analog_sel[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17574"); + values("0.98660"); } rise_transition(scalar) { - values("1.69763"); + values("1.42611"); } cell_fall(scalar) { - values("0.62226"); + values("0.52112"); } fall_transition(scalar) { - values("0.83096"); + values("0.69670"); } } } pin("gpio_analog_sel[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0176; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17580"); + values("0.98283"); } rise_transition(scalar) { - values("1.70259"); + values("1.42187"); } cell_fall(scalar) { - values("0.62092"); + values("0.51877"); } fall_transition(scalar) { - values("0.83261"); + values("0.69444"); } } } pin("gpio_analog_sel[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0205; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17965"); + values("0.99034"); } rise_transition(scalar) { - values("1.70487"); + values("1.43400"); } cell_fall(scalar) { - values("0.62399"); + values("0.52271"); } fall_transition(scalar) { - values("0.83402"); + values("0.69948"); } } } pin("gpio_analog_sel[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0197; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18067"); + values("0.99141"); } rise_transition(scalar) { - values("1.69492"); + values("1.43156"); } cell_fall(scalar) { - values("0.62298"); + values("0.52407"); } fall_transition(scalar) { - values("0.83891"); + values("0.69972"); } } } pin("gpio_analog_sel[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17350"); + values("0.97779"); } rise_transition(scalar) { - values("1.69639"); + values("1.41364"); } cell_fall(scalar) { - values("0.62024"); + values("0.51598"); } fall_transition(scalar) { - values("0.83066"); + values("0.69146"); } } } @@ -3066,64 +3066,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97457"); + values("0.96747"); } rise_transition(scalar) { - values("1.40997"); + values("1.39967"); } cell_fall(scalar) { - values("0.51427"); + values("0.51048"); } fall_transition(scalar) { - values("0.68882"); + values("0.68378"); } } } pin("gpio_analog_sel[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97229"); + values("0.95915"); } rise_transition(scalar) { - values("1.40954"); + values("1.38929"); } cell_fall(scalar) { - values("0.51289"); + values("0.50540"); } fall_transition(scalar) { - values("0.68707"); + values("0.67890"); } } } pin("gpio_analog_sel[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97030"); + values("0.96982"); } rise_transition(scalar) { - values("1.40162"); + values("1.40091"); } cell_fall(scalar) { - values("0.51283"); + values("0.51256"); } fall_transition(scalar) { - values("0.68449"); + values("0.68414"); } } } @@ -3138,13 +3138,13 @@ library (openframe_project_wrapper) { values("0.96887"); } rise_transition(scalar) { - values("1.40462"); + values("1.40463"); } cell_fall(scalar) { values("0.51103"); } fall_transition(scalar) { - values("0.68471"); + values("0.68472"); } } } @@ -3276,22 +3276,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96854"); + values("0.97107"); } rise_transition(scalar) { - values("1.39347"); + values("1.40788"); } cell_fall(scalar) { - values("0.50989"); + values("0.51216"); } fall_transition(scalar) { - values("0.68612"); + values("0.68641"); } } } @@ -3491,274 +3491,274 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17823"); + values("1.17854"); } rise_transition(scalar) { - values("1.70061"); + values("1.70107"); } cell_fall(scalar) { - values("0.62403"); + values("0.62419"); } fall_transition(scalar) { - values("0.83182"); + values("0.83204"); } } } pin("gpio_dm0[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18013"); + values("1.18229"); } rise_transition(scalar) { - values("1.70797"); + values("1.71110"); } cell_fall(scalar) { - values("0.62407"); + values("0.62522"); } fall_transition(scalar) { - values("0.83389"); + values("0.83541"); } } } pin("gpio_dm0[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17713"); + values("0.97802"); } rise_transition(scalar) { - values("1.69983"); + values("1.40533"); } cell_fall(scalar) { - values("0.62320"); + values("0.51566"); } fall_transition(scalar) { - values("0.83132"); + values("0.69171"); } } } pin("gpio_dm0[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0177; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17725"); + values("0.98836"); } rise_transition(scalar) { - values("1.69679"); + values("1.42346"); } cell_fall(scalar) { - values("0.62420"); + values("0.52332"); } fall_transition(scalar) { - values("0.83030"); + values("0.69681"); } } } pin("gpio_dm0[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18139"); + values("0.98419"); } rise_transition(scalar) { - values("1.70484"); + values("1.42075"); } cell_fall(scalar) { - values("0.62575"); + values("0.52054"); } fall_transition(scalar) { - values("0.83410"); + values("0.69393"); } } } pin("gpio_dm0[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0221; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17734"); + values("0.99573"); } rise_transition(scalar) { - values("1.69958"); + values("1.44137"); } cell_fall(scalar) { - values("0.62343"); + values("0.52575"); } fall_transition(scalar) { - values("0.83139"); + values("0.70304"); } } } pin("gpio_dm0[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0147; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18013"); + values("0.97959"); } rise_transition(scalar) { - values("1.69991"); + values("1.40979"); } cell_fall(scalar) { - values("0.62579"); + values("0.51904"); } fall_transition(scalar) { - values("0.83264"); + values("0.68995"); } } } pin("gpio_dm0[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0200; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18019"); + values("0.98972"); } rise_transition(scalar) { - values("1.70349"); + values("1.43205"); } cell_fall(scalar) { - values("0.62496"); + values("0.52274"); } fall_transition(scalar) { - values("0.83348"); + values("0.69850"); } } } pin("gpio_dm0[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17892"); + values("0.98934"); } rise_transition(scalar) { - values("1.69777"); + values("1.42621"); } cell_fall(scalar) { - values("0.62541"); + values("0.52385"); } fall_transition(scalar) { - values("0.83125"); + values("0.69690"); } } } pin("gpio_dm0[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0176; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17898"); + values("0.98539"); } rise_transition(scalar) { - values("1.70270"); + values("1.42195"); } cell_fall(scalar) { - values("0.62409"); + values("0.52132"); } fall_transition(scalar) { - values("0.83284"); + values("0.69460"); } } } pin("gpio_dm0[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0205; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18023"); + values("0.99111"); } rise_transition(scalar) { - values("1.70490"); + values("1.43401"); } cell_fall(scalar) { - values("0.62457"); + values("0.52348"); } fall_transition(scalar) { - values("0.83406"); + values("0.69951"); } } } pin("gpio_dm0[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0197; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18592"); + values("0.99189"); } rise_transition(scalar) { - values("1.69529"); + values("1.43158"); } cell_fall(scalar) { - values("0.62818"); + values("0.52454"); } fall_transition(scalar) { - values("0.83965"); + values("0.69976"); } } } pin("gpio_dm0[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17829"); + values("0.98169"); } rise_transition(scalar) { - values("1.69661"); + values("1.41380"); } cell_fall(scalar) { - values("0.62500"); + values("0.51986"); } fall_transition(scalar) { - values("0.83110"); + values("0.69179"); } } } @@ -3995,64 +3995,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97505"); + values("0.96794"); } rise_transition(scalar) { - values("1.40998"); + values("1.39969"); } cell_fall(scalar) { - values("0.51474"); + values("0.51095"); } fall_transition(scalar) { - values("0.68885"); + values("0.68381"); } } } pin("gpio_dm0[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97277"); + values("0.96421"); } rise_transition(scalar) { - values("1.40954"); + values("1.38947"); } cell_fall(scalar) { - values("0.51336"); + values("0.51044"); } fall_transition(scalar) { - values("0.68708"); + values("0.67926"); } } } pin("gpio_dm0[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97079"); + values("0.97030"); } rise_transition(scalar) { - values("1.40163"); + values("1.40093"); } cell_fall(scalar) { - values("0.51331"); + values("0.51305"); } fall_transition(scalar) { - values("0.68452"); + values("0.68417"); } } } @@ -4067,13 +4067,13 @@ library (openframe_project_wrapper) { values("0.96938"); } rise_transition(scalar) { - values("1.40463"); + values("1.40464"); } cell_fall(scalar) { values("0.51154"); } fall_transition(scalar) { - values("0.68472"); + values("0.68473"); } } } @@ -4205,22 +4205,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97331"); + values("0.97187"); } rise_transition(scalar) { - values("1.39371"); + values("1.40789"); } cell_fall(scalar) { - values("0.51462"); + values("0.51296"); } fall_transition(scalar) { - values("0.68661"); + values("0.68643"); } } } @@ -4420,274 +4420,274 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18042"); + values("1.18074"); } rise_transition(scalar) { - values("1.70070"); + values("1.70116"); } cell_fall(scalar) { - values("0.62621"); + values("0.62638"); } fall_transition(scalar) { - values("0.83201"); + values("0.83222"); } } } pin("gpio_dm1[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18139"); + values("1.18355"); } rise_transition(scalar) { - values("1.70801"); + values("1.71114"); } cell_fall(scalar) { - values("0.62533"); + values("0.62648"); } fall_transition(scalar) { - values("0.83396"); + values("0.83548"); } } } pin("gpio_dm1[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0132; timing() { - related_pin : "gpio_loopback_zero[34]"; + related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17898"); + values("0.35598"); } rise_transition(scalar) { - values("1.69990"); + values("0.51250"); } cell_fall(scalar) { - values("0.62505"); + values("0.18508"); } fall_transition(scalar) { - values("0.83147"); + values("0.24944"); } } } pin("gpio_dm1[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0139; timing() { - related_pin : "gpio_loopback_zero[33]"; + related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17803"); + values("0.35631"); } rise_transition(scalar) { - values("1.69682"); + values("0.51509"); } cell_fall(scalar) { - values("0.62498"); + values("0.18474"); } fall_transition(scalar) { - values("0.83037"); + values("0.25043"); } } } pin("gpio_dm1[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0124; timing() { - related_pin : "gpio_loopback_zero[32]"; + related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18245"); + values("0.35323"); } rise_transition(scalar) { - values("1.70488"); + values("0.50885"); } cell_fall(scalar) { - values("0.62681"); + values("0.18353"); } fall_transition(scalar) { - values("0.83419"); + values("0.24761"); } } } pin("gpio_dm1[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0119; timing() { - related_pin : "gpio_loopback_zero[31]"; + related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17861"); + values("0.35063"); } rise_transition(scalar) { - values("1.69963"); + values("0.50620"); } cell_fall(scalar) { - values("0.62470"); + values("0.18193"); } fall_transition(scalar) { - values("0.83149"); + values("0.24614"); } } } pin("gpio_dm1[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0121; timing() { - related_pin : "gpio_loopback_zero[30]"; + related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18092"); + values("0.35078"); } rise_transition(scalar) { - values("1.69995"); + values("0.50710"); } cell_fall(scalar) { - values("0.62657"); + values("0.18179"); } fall_transition(scalar) { - values("0.83272"); + values("0.24654"); } } } pin("gpio_dm1[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0180; timing() { - related_pin : "gpio_loopback_zero[29]"; + related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18146"); + values("0.36880"); } rise_transition(scalar) { - values("1.70355"); + values("0.53323"); } cell_fall(scalar) { - values("0.62623"); + values("0.19140"); } fall_transition(scalar) { - values("0.83358"); + values("0.25929"); } } } pin("gpio_dm1[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0150; timing() { - related_pin : "gpio_loopback_zero[28]"; + related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17970"); + values("0.36044"); } rise_transition(scalar) { - values("1.69781"); + values("0.51984"); } cell_fall(scalar) { - values("0.62619"); + values("0.18731"); } fall_transition(scalar) { - values("0.83132"); + values("0.25291"); } } } pin("gpio_dm1[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0156; timing() { - related_pin : "gpio_loopback_zero[27]"; + related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18061"); + values("0.36154"); } rise_transition(scalar) { - values("1.70277"); + values("0.52270"); } cell_fall(scalar) { - values("0.62571"); + values("0.18752"); } fall_transition(scalar) { - values("0.83297"); + values("0.25415"); } } } pin("gpio_dm1[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0137; timing() { - related_pin : "gpio_loopback_zero[26]"; + related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18038"); + values("0.35572"); } rise_transition(scalar) { - values("1.70490"); + values("0.51426"); } cell_fall(scalar) { - values("0.62471"); + values("0.18442"); } fall_transition(scalar) { - values("0.83407"); + values("0.25004"); } } } pin("gpio_dm1[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0137; timing() { - related_pin : "gpio_loopback_zero[25]"; + related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18609"); + values("0.35739"); } rise_transition(scalar) { - values("1.69530"); + values("0.51474"); } cell_fall(scalar) { - values("0.62835"); + values("0.18569"); } fall_transition(scalar) { - values("0.83968"); + values("0.25074"); } } } pin("gpio_dm1[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0142; timing() { - related_pin : "gpio_loopback_zero[24]"; + related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17907"); + values("0.35811"); } rise_transition(scalar) { - values("1.69665"); + values("0.51663"); } cell_fall(scalar) { - values("0.62578"); + values("0.18600"); } fall_transition(scalar) { - values("0.83118"); + values("0.25138"); } } } @@ -4924,64 +4924,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[12]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0100; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34391"); + values("0.34405"); } rise_transition(scalar) { - values("0.49784"); + values("0.49804"); } cell_fall(scalar) { - values("0.17815"); + values("0.17823"); } fall_transition(scalar) { - values("0.24148"); + values("0.24157"); } } } pin("gpio_dm1[11]") { direction : output; - capacitance : 0.0107; + capacitance : 0.0090; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34646"); + values("0.34113"); } rise_transition(scalar) { - values("0.50154"); + values("0.49380"); } cell_fall(scalar) { - values("0.17950"); + values("0.17668"); } fall_transition(scalar) { - values("0.24327"); + values("0.23951"); } } } pin("gpio_dm1[10]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34605"); + values("0.34546"); } rise_transition(scalar) { - values("0.49843"); + values("0.49757"); } cell_fall(scalar) { - values("0.17978"); + values("0.17946"); } fall_transition(scalar) { - values("0.24260"); + values("0.24218"); } } } @@ -5134,22 +5134,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[2]") { direction : output; - capacitance : 0.0104; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34555"); + values("0.35227"); } rise_transition(scalar) { - values("0.50019"); + values("0.50715"); } cell_fall(scalar) { - values("0.17903"); + values("0.18317"); } fall_transition(scalar) { - values("0.24264"); + values("0.24667"); } } } @@ -5349,274 +5349,274 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17351"); + values("1.17382"); } rise_transition(scalar) { - values("1.70044"); + values("1.70090"); } cell_fall(scalar) { - values("0.61933"); + values("0.61949"); } fall_transition(scalar) { - values("0.83149"); + values("0.83170"); } } } pin("gpio_dm2[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17821"); + values("1.18036"); } rise_transition(scalar) { - values("1.70792"); + values("1.71106"); } cell_fall(scalar) { - values("0.62215"); + values("0.62330"); } fall_transition(scalar) { - values("0.83379"); + values("0.83532"); } } } pin("gpio_dm2[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0132; timing() { - related_pin : "gpio_loopback_zero[34]"; + related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17323"); + values("0.35298"); } rise_transition(scalar) { - values("1.69969"); + values("0.51242"); } cell_fall(scalar) { - values("0.61932"); + values("0.18209"); } fall_transition(scalar) { - values("0.83105"); + values("0.24929"); } } } pin("gpio_dm2[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0139; timing() { - related_pin : "gpio_loopback_zero[33]"; + related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17011"); + values("0.35595"); } rise_transition(scalar) { - values("1.69652"); + values("0.51508"); } cell_fall(scalar) { - values("0.61710"); + values("0.18438"); } fall_transition(scalar) { - values("0.82977"); + values("0.25042"); } } } pin("gpio_dm2[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0124; timing() { - related_pin : "gpio_loopback_zero[32]"; + related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17749"); + values("0.35067"); } rise_transition(scalar) { - values("1.70469"); + values("0.50878"); } cell_fall(scalar) { - values("0.62187"); + values("0.18098"); } fall_transition(scalar) { - values("0.83380"); + values("0.24748"); } } } pin("gpio_dm2[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0119; timing() { - related_pin : "gpio_loopback_zero[31]"; + related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17261"); + values("0.34961"); } rise_transition(scalar) { - values("1.69941"); + values("0.50619"); } cell_fall(scalar) { - values("0.61873"); + values("0.18091"); } fall_transition(scalar) { - values("0.83105"); + values("0.24611"); } } } pin("gpio_dm2[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0121; timing() { - related_pin : "gpio_loopback_zero[30]"; + related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17434"); + values("0.35043"); } rise_transition(scalar) { - values("1.69965"); + values("0.50710"); } cell_fall(scalar) { - values("0.62004"); + values("0.18144"); } fall_transition(scalar) { - values("0.83213"); + values("0.24653"); } } } pin("gpio_dm2[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0180; timing() { - related_pin : "gpio_loopback_zero[29]"; + related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17535"); + values("0.36845"); } rise_transition(scalar) { - values("1.70332"); + values("0.53322"); } cell_fall(scalar) { - values("0.62015"); + values("0.19105"); } fall_transition(scalar) { - values("0.83312"); + values("0.25928"); } } } pin("gpio_dm2[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0150; timing() { - related_pin : "gpio_loopback_zero[28]"; + related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17019"); + values("0.35879"); } rise_transition(scalar) { - values("1.69742"); + values("0.51981"); } cell_fall(scalar) { - values("0.61672"); + values("0.18566"); } fall_transition(scalar) { - values("0.83055"); + values("0.25285"); } } } pin("gpio_dm2[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0156; timing() { - related_pin : "gpio_loopback_zero[27]"; + related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17508"); + values("0.36120"); } rise_transition(scalar) { - values("1.70256"); + values("0.52270"); } cell_fall(scalar) { - values("0.62020"); + values("0.18719"); } fall_transition(scalar) { - values("0.83257"); + values("0.25414"); } } } pin("gpio_dm2[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0137; timing() { - related_pin : "gpio_loopback_zero[26]"; + related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17951"); + values("0.35540"); } rise_transition(scalar) { - values("1.70487"); + values("0.51425"); } cell_fall(scalar) { - values("0.62385"); + values("0.18409"); } fall_transition(scalar) { - values("0.83401"); + values("0.25003"); } } } pin("gpio_dm2[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0137; timing() { - related_pin : "gpio_loopback_zero[25]"; + related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17995"); + values("0.35522"); } rise_transition(scalar) { - values("1.69488"); + values("0.51468"); } cell_fall(scalar) { - values("0.62228"); + values("0.18352"); } fall_transition(scalar) { - values("0.83882"); + values("0.25061"); } } } pin("gpio_dm2[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0142; timing() { - related_pin : "gpio_loopback_zero[24]"; + related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16831"); + values("0.35700"); } rise_transition(scalar) { - values("1.69620"); + values("0.51661"); } cell_fall(scalar) { - values("0.61508"); + values("0.18489"); } fall_transition(scalar) { - values("0.83028"); + values("0.25134"); } } } @@ -5853,64 +5853,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[12]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0100; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34358"); + values("0.34372"); } rise_transition(scalar) { - values("0.49784"); + values("0.49804"); } cell_fall(scalar) { - values("0.17782"); + values("0.17790"); } fall_transition(scalar) { - values("0.24147"); + values("0.24157"); } } } pin("gpio_dm2[11]") { direction : output; - capacitance : 0.0107; + capacitance : 0.0090; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34613"); + values("0.34081"); } rise_transition(scalar) { - values("0.50153"); + values("0.49379"); } cell_fall(scalar) { - values("0.17917"); + values("0.17636"); } fall_transition(scalar) { - values("0.24326"); + values("0.23951"); } } } pin("gpio_dm2[10]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34310"); + values("0.34250"); } rise_transition(scalar) { - values("0.49833"); + values("0.49747"); } cell_fall(scalar) { - values("0.17683"); + values("0.17652"); } fall_transition(scalar) { - values("0.24239"); + values("0.24198"); } } } @@ -6063,22 +6063,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[2]") { direction : output; - capacitance : 0.0104; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34523"); + values("0.34951"); } rise_transition(scalar) { - values("0.50019"); + values("0.50709"); } cell_fall(scalar) { - values("0.17870"); + values("0.18042"); } fall_transition(scalar) { - values("0.24263"); + values("0.24655"); } } } @@ -6278,274 +6278,274 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17268"); + values("1.17299"); } rise_transition(scalar) { - values("1.70041"); + values("1.70088"); } cell_fall(scalar) { - values("0.61850"); + values("0.61866"); } fall_transition(scalar) { - values("0.83144"); + values("0.83165"); } } } pin("gpio_holdover[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17805"); + values("1.18020"); } rise_transition(scalar) { - values("1.70792"); + values("1.71105"); } cell_fall(scalar) { - values("0.62200"); + values("0.62314"); } fall_transition(scalar) { - values("0.83378"); + values("0.83531"); } } } pin("gpio_holdover[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17239"); + values("0.97732"); } rise_transition(scalar) { - values("1.69967"); + values("1.40530"); } cell_fall(scalar) { - values("0.61849"); + values("0.51497"); } fall_transition(scalar) { - values("0.83100"); + values("0.69165"); } } } pin("gpio_holdover[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0177; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16928"); + values("0.98338"); } rise_transition(scalar) { - values("1.69649"); + values("1.42325"); } cell_fall(scalar) { - values("0.61627"); + values("0.51836"); } fall_transition(scalar) { - values("0.82972"); + values("0.69638"); } } } pin("gpio_holdover[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17668"); + values("0.97889"); } rise_transition(scalar) { - values("1.70467"); + values("1.42060"); } cell_fall(scalar) { - values("0.62107"); + values("0.51526"); } fall_transition(scalar) { - values("0.83375"); + values("0.69363"); } } } pin("gpio_holdover[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0221; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17178"); + values("0.99503"); } rise_transition(scalar) { - values("1.69939"); + values("1.44135"); } cell_fall(scalar) { - values("0.61790"); + values("0.52505"); } fall_transition(scalar) { - values("0.83100"); + values("0.70301"); } } } pin("gpio_holdover[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0147; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17024"); + values("0.97200"); } rise_transition(scalar) { - values("1.69951"); + values("1.40948"); } cell_fall(scalar) { - values("0.61595"); + values("0.51148"); } fall_transition(scalar) { - values("0.83184"); + values("0.68934"); } } } pin("gpio_holdover[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0200; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17451"); + values("0.98869"); } rise_transition(scalar) { - values("1.70329"); + values("1.43202"); } cell_fall(scalar) { - values("0.61931"); + values("0.52171"); } fall_transition(scalar) { - values("0.83307"); + values("0.69845"); } } } pin("gpio_holdover[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16771"); + values("0.98461"); } rise_transition(scalar) { - values("1.69735"); + values("1.42605"); } cell_fall(scalar) { - values("0.61426"); + values("0.51914"); } fall_transition(scalar) { - values("0.83040"); + values("0.69658"); } } } pin("gpio_holdover[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0176; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17425"); + values("0.98166"); } rise_transition(scalar) { - values("1.70254"); + values("1.42183"); } cell_fall(scalar) { - values("0.61938"); + values("0.51760"); } fall_transition(scalar) { - values("0.83251"); + values("0.69437"); } } } pin("gpio_holdover[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0205; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17709"); + values("0.99012"); } rise_transition(scalar) { - values("1.70478"); + values("1.43399"); } cell_fall(scalar) { - values("0.62144"); + values("0.52249"); } fall_transition(scalar) { - values("0.83384"); + values("0.69947"); } } } pin("gpio_holdover[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0197; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17912"); + values("0.98947"); } rise_transition(scalar) { - values("1.69482"); + values("1.43149"); } cell_fall(scalar) { - values("0.62145"); + values("0.52213"); } fall_transition(scalar) { - values("0.83872"); + values("0.69959"); } } } pin("gpio_holdover[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16746"); + values("0.97471"); } rise_transition(scalar) { - values("1.69618"); + values("1.41353"); } cell_fall(scalar) { - values("0.61423"); + values("0.51292"); } fall_transition(scalar) { - values("0.83023"); + values("0.69125"); } } } @@ -6782,64 +6782,64 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97436"); + values("0.96726"); } rise_transition(scalar) { - values("1.40996"); + values("1.39966"); } cell_fall(scalar) { - values("0.51405"); + values("0.51028"); } fall_transition(scalar) { - values("0.68881"); + values("0.68376"); } } } pin("gpio_holdover[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97207"); + values("0.95797"); } rise_transition(scalar) { - values("1.40953"); + values("1.38926"); } cell_fall(scalar) { - values("0.51266"); + values("0.50423"); } fall_transition(scalar) { - values("0.68707"); + values("0.67883"); } } } pin("gpio_holdover[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96835"); + values("0.96786"); } rise_transition(scalar) { - values("1.40156"); + values("1.40085"); } cell_fall(scalar) { - values("0.51088"); + values("0.51062"); } fall_transition(scalar) { - values("0.68437"); + values("0.68402"); } } } @@ -6854,7 +6854,7 @@ library (openframe_project_wrapper) { values("0.96861"); } rise_transition(scalar) { - values("1.40462"); + values("1.40463"); } cell_fall(scalar) { values("0.51078"); @@ -6992,22 +6992,22 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96737"); + values("0.97085"); } rise_transition(scalar) { - values("1.39341"); + values("1.40788"); } cell_fall(scalar) { - values("0.50872"); + values("0.51194"); } fall_transition(scalar) { - values("0.68602"); + values("0.68641"); } } } @@ -7207,274 +7207,274 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16476"); + values("1.16507"); } rise_transition(scalar) { - values("1.70023"); + values("1.70070"); } cell_fall(scalar) { - values("0.61060"); + values("0.61076"); } fall_transition(scalar) { - values("0.83108"); + values("0.83129"); } } } pin("gpio_ib_mode_sel[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17400"); + values("1.17614"); } rise_transition(scalar) { - values("1.70784"); + values("1.71097"); } cell_fall(scalar) { - values("0.61795"); + values("0.61909"); } fall_transition(scalar) { - values("0.83363"); + values("0.83515"); } } } pin("gpio_ib_mode_sel[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16442"); + values("0.97442"); } rise_transition(scalar) { - values("1.69948"); + values("1.40518"); } cell_fall(scalar) { - values("0.61053"); + values("0.51209"); } fall_transition(scalar) { - values("0.83063"); + values("0.69140"); } } } pin("gpio_ib_mode_sel[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0177; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16138"); + values("0.97852"); } rise_transition(scalar) { - values("1.69631"); + values("1.42309"); } cell_fall(scalar) { - values("0.60839"); + values("0.51352"); } fall_transition(scalar) { - values("0.82935"); + values("0.69608"); } } } pin("gpio_ib_mode_sel[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16725"); + values("0.97825"); } rise_transition(scalar) { - values("1.70443"); + values("1.42058"); } cell_fall(scalar) { - values("0.61167"); + values("0.51462"); } fall_transition(scalar) { - values("0.83329"); + values("0.69360"); } } } pin("gpio_ib_mode_sel[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0221; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16680"); + values("0.99234"); } rise_transition(scalar) { - values("1.69926"); + values("1.44130"); } cell_fall(scalar) { - values("0.61294"); + values("0.52237"); } fall_transition(scalar) { - values("0.83075"); + values("0.70291"); } } } pin("gpio_ib_mode_sel[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0147; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16434"); + values("0.96717"); } rise_transition(scalar) { - values("1.69935"); + values("1.40935"); } cell_fall(scalar) { - values("0.61007"); + values("0.50667"); } fall_transition(scalar) { - values("0.83154"); + values("0.68908"); } } } pin("gpio_ib_mode_sel[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0200; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16952"); + values("0.98605"); } rise_transition(scalar) { - values("1.70316"); + values("1.43197"); } cell_fall(scalar) { - values("0.61433"); + values("0.51908"); } fall_transition(scalar) { - values("0.83281"); + values("0.69835"); } } } pin("gpio_ib_mode_sel[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16404"); + values("0.97843"); } rise_transition(scalar) { - values("1.69726"); + values("1.42592"); } cell_fall(scalar) { - values("0.61060"); + values("0.51297"); } fall_transition(scalar) { - values("0.83022"); + values("0.69631"); } } } pin("gpio_ib_mode_sel[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0176; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16927"); + values("0.97821"); } rise_transition(scalar) { - values("1.70241"); + values("1.42175"); } cell_fall(scalar) { - values("0.61441"); + values("0.51416"); } fall_transition(scalar) { - values("0.83226"); + values("0.69420"); } } } pin("gpio_ib_mode_sel[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0205; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17048"); + values("0.98744"); } rise_transition(scalar) { - values("1.70460"); + values("1.43394"); } cell_fall(scalar) { - values("0.61486"); + values("0.51982"); } fall_transition(scalar) { - values("0.83347"); + values("0.69937"); } } } pin("gpio_ib_mode_sel[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0197; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16436"); + values("0.98457"); } rise_transition(scalar) { - values("1.69411"); + values("1.43136"); } cell_fall(scalar) { - values("0.60679"); + values("0.51725"); } fall_transition(scalar) { - values("0.83729"); + values("0.69932"); } } } pin("gpio_ib_mode_sel[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16249"); + values("0.97057"); } rise_transition(scalar) { - values("1.69605"); + values("1.41342"); } cell_fall(scalar) { - values("0.60927"); + values("0.50879"); } fall_transition(scalar) { - values("0.82996"); + values("0.69103"); } } } @@ -7711,64 +7711,64 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97144"); + values("0.96437"); } rise_transition(scalar) { - values("1.40988"); + values("1.39958"); } cell_fall(scalar) { - values("0.51115"); + values("0.50740"); } fall_transition(scalar) { - values("0.68865"); + values("0.68360"); } } } pin("gpio_ib_mode_sel[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97142"); + values("0.95454"); } rise_transition(scalar) { - values("1.40953"); + values("1.38917"); } cell_fall(scalar) { - values("0.51202"); + values("0.50081"); } fall_transition(scalar) { - values("0.68706"); + values("0.67867"); } } } pin("gpio_ib_mode_sel[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96127"); + values("0.96078"); } rise_transition(scalar) { - values("1.40141"); + values("1.40071"); } cell_fall(scalar) { - values("0.50382"); + values("0.50355"); } fall_transition(scalar) { - values("0.68408"); + values("0.68373"); } } } @@ -7783,7 +7783,7 @@ library (openframe_project_wrapper) { values("0.96797"); } rise_transition(scalar) { - values("1.40461"); + values("1.40462"); } cell_fall(scalar) { values("0.51014"); @@ -7921,22 +7921,22 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96393"); + values("0.97021"); } rise_transition(scalar) { - values("1.39328"); + values("1.40788"); } cell_fall(scalar) { - values("0.50530"); + values("0.51130"); } fall_transition(scalar) { - values("0.68575"); + values("0.68640"); } } } @@ -8157,11 +8157,11 @@ library (openframe_project_wrapper) { } pin("gpio_in[1]") { direction : input; - capacitance : 0.0295; + capacitance : 0.3925; } pin("gpio_in[0]") { direction : input; - capacitance : 0.1925; + capacitance : 0.7140; } } bus("gpio_in_h") { @@ -8519,253 +8519,253 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[35]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0100; timing() { related_pin : "gpio_loopback_one[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.24032"); + values("0.24158"); } rise_transition(scalar) { - values("0.34731"); + values("0.34914"); } cell_fall(scalar) { - values("0.12343"); + values("0.12410"); } fall_transition(scalar) { - values("0.16865"); + values("0.16953"); } } } pin("gpio_inp_dis[34]") { direction : output; - capacitance : 0.0088; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23777"); + values("0.35529"); } rise_transition(scalar) { - values("0.34361"); + values("0.51248"); } cell_fall(scalar) { - values("0.12208"); + values("0.18439"); } fall_transition(scalar) { - values("0.16685"); + values("0.24940"); } } } pin("gpio_inp_dis[33]") { direction : output; - capacitance : 0.0089; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23793"); + values("0.35619"); } rise_transition(scalar) { - values("0.34417"); + values("0.51508"); } cell_fall(scalar) { - values("0.12204"); + values("0.18462"); } fall_transition(scalar) { - values("0.16720"); + values("0.25043"); } } } pin("gpio_inp_dis[32]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0124; timing() { related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.24028"); + values("0.35266"); } rise_transition(scalar) { - values("0.34725"); + values("0.50883"); } cell_fall(scalar) { - values("0.12341"); + values("0.18296"); } fall_transition(scalar) { - values("0.16862"); + values("0.24757"); } } } pin("gpio_inp_dis[31]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0119; timing() { related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23839"); + values("0.34982"); } rise_transition(scalar) { - values("0.34454"); + values("0.50619"); } cell_fall(scalar) { - values("0.12241"); + values("0.18112"); } fall_transition(scalar) { - values("0.16728"); + values("0.24611"); } } } pin("gpio_inp_dis[30]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.24075"); + values("0.35068"); } rise_transition(scalar) { - values("0.34739"); + values("0.50710"); } cell_fall(scalar) { - values("0.12380"); + values("0.18169"); } fall_transition(scalar) { - values("0.16884"); + values("0.24653"); } } } pin("gpio_inp_dis[29]") { direction : output; - capacitance : 0.0089; + capacitance : 0.0180; timing() { related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23914"); + values("0.36868"); } rise_transition(scalar) { - values("0.34431"); + values("0.53323"); } cell_fall(scalar) { - values("0.12309"); + values("0.19127"); } fall_transition(scalar) { - values("0.16747"); + values("0.25929"); } } } pin("gpio_inp_dis[28]") { direction : output; - capacitance : 0.0083; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23612"); + values("0.35933"); } rise_transition(scalar) { - values("0.34123"); + values("0.51982"); } cell_fall(scalar) { - values("0.12121"); + values("0.18620"); } fall_transition(scalar) { - values("0.16569"); + values("0.25286"); } } } pin("gpio_inp_dis[27]") { direction : output; - capacitance : 0.0101; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.24188"); + values("0.36142"); } rise_transition(scalar) { - values("0.34956"); + values("0.52270"); } cell_fall(scalar) { - values("0.12426"); + values("0.18740"); } fall_transition(scalar) { - values("0.16973"); + values("0.25414"); } } } pin("gpio_inp_dis[26]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0137; timing() { related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23901"); + values("0.35561"); } rise_transition(scalar) { - values("0.34477"); + values("0.51426"); } cell_fall(scalar) { - values("0.12292"); + values("0.18430"); } fall_transition(scalar) { - values("0.16752"); + values("0.25003"); } } } pin("gpio_inp_dis[25]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0137; timing() { related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23910"); + values("0.35669"); } rise_transition(scalar) { - values("0.34553"); + values("0.51472"); } cell_fall(scalar) { - values("0.12279"); + values("0.18499"); } fall_transition(scalar) { - values("0.16778"); + values("0.25070"); } } } pin("gpio_inp_dis[24]") { direction : output; - capacitance : 0.0081; + capacitance : 0.0142; timing() { related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23572"); + values("0.35698"); } rise_transition(scalar) { - values("0.34064"); + values("0.51661"); } cell_fall(scalar) { - values("0.12100"); + values("0.18487"); } fall_transition(scalar) { - values("0.16542"); + values("0.25134"); } } } @@ -9002,64 +9002,64 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[12]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0100; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34379"); + values("0.34394"); } rise_transition(scalar) { - values("0.49784"); + values("0.49804"); } cell_fall(scalar) { - values("0.17804"); + values("0.17811"); } fall_transition(scalar) { - values("0.24147"); + values("0.24157"); } } } pin("gpio_inp_dis[11]") { direction : output; - capacitance : 0.0107; + capacitance : 0.0090; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34634"); + values("0.34102"); } rise_transition(scalar) { - values("0.50153"); + values("0.49379"); } cell_fall(scalar) { - values("0.17938"); + values("0.17657"); } fall_transition(scalar) { - values("0.24327"); + values("0.23951"); } } } pin("gpio_inp_dis[10]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34537"); + values("0.34477"); } rise_transition(scalar) { - values("0.49840"); + values("0.49754"); } cell_fall(scalar) { - values("0.17910"); + values("0.17878"); } fall_transition(scalar) { - values("0.24254"); + values("0.24213"); } } } @@ -9212,22 +9212,22 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[2]") { direction : output; - capacitance : 0.0104; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34544"); + values("0.35090"); } rise_transition(scalar) { - values("0.50019"); + values("0.50711"); } cell_fall(scalar) { - values("0.17891"); + values("0.18181"); } fall_transition(scalar) { - values("0.24263"); + values("0.24660"); } } } @@ -9312,51 +9312,51 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[35]") { direction : input; - capacitance : 0.0765; + capacitance : 0.0769; } pin("gpio_loopback_one[34]") { direction : input; - capacitance : 0.0757; + capacitance : 0.1136; } pin("gpio_loopback_one[33]") { direction : input; - capacitance : 0.0758; + capacitance : 0.1142; } pin("gpio_loopback_one[32]") { direction : input; - capacitance : 0.0765; + capacitance : 0.1127; } pin("gpio_loopback_one[31]") { direction : input; - capacitance : 0.0759; + capacitance : 0.1122; } pin("gpio_loopback_one[30]") { direction : input; - capacitance : 0.0765; + capacitance : 0.1124; } pin("gpio_loopback_one[29]") { direction : input; - capacitance : 0.0758; + capacitance : 0.1183; } pin("gpio_loopback_one[28]") { direction : input; - capacitance : 0.0751; + capacitance : 0.1153; } pin("gpio_loopback_one[27]") { direction : input; - capacitance : 0.0770; + capacitance : 0.1160; } pin("gpio_loopback_one[26]") { direction : input; - capacitance : 0.0759; + capacitance : 0.1140; } pin("gpio_loopback_one[25]") { direction : input; - capacitance : 0.0761; + capacitance : 0.1140; } pin("gpio_loopback_one[24]") { direction : input; - capacitance : 0.0750; + capacitance : 0.1145; } pin("gpio_loopback_one[23]") { direction : input; @@ -9404,15 +9404,15 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[12]") { direction : input; - capacitance : 0.1102; + capacitance : 0.1103; } pin("gpio_loopback_one[11]") { direction : input; - capacitance : 0.1111; + capacitance : 0.1093; } pin("gpio_loopback_one[10]") { direction : input; - capacitance : 0.1102; + capacitance : 0.1100; } pin("gpio_loopback_one[9]") { direction : input; @@ -9444,7 +9444,7 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[2]") { direction : input; - capacitance : 0.1108; + capacitance : 0.1124; } pin("gpio_loopback_one[1]") { direction : input; @@ -9489,55 +9489,55 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[36]") { direction : input; - capacitance : 0.3813; + capacitance : 0.3814; } pin("gpio_loopback_zero[35]") { direction : input; - capacitance : 0.3831; + capacitance : 0.3839; } pin("gpio_loopback_zero[34]") { direction : input; - capacitance : 0.3811; + capacitance : 0.3160; } pin("gpio_loopback_zero[33]") { direction : input; - capacitance : 0.3804; + capacitance : 0.3187; } pin("gpio_loopback_zero[32]") { direction : input; - capacitance : 0.3822; + capacitance : 0.3183; } pin("gpio_loopback_zero[31]") { direction : input; - capacitance : 0.3810; + capacitance : 0.3231; } pin("gpio_loopback_zero[30]") { direction : input; - capacitance : 0.3810; + capacitance : 0.3157; } pin("gpio_loopback_zero[29]") { direction : input; - capacitance : 0.3819; + capacitance : 0.3210; } pin("gpio_loopback_zero[28]") { direction : input; - capacitance : 0.3805; + capacitance : 0.3195; } pin("gpio_loopback_zero[27]") { direction : input; - capacitance : 0.3817; + capacitance : 0.3186; } pin("gpio_loopback_zero[26]") { direction : input; - capacitance : 0.3822; + capacitance : 0.3214; } pin("gpio_loopback_zero[25]") { direction : input; - capacitance : 0.3815; + capacitance : 0.3207; } pin("gpio_loopback_zero[24]") { direction : input; - capacitance : 0.3802; + capacitance : 0.3166; } pin("gpio_loopback_zero[23]") { direction : input; @@ -9585,15 +9585,15 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[12]") { direction : input; - capacitance : 0.3159; + capacitance : 0.3135; } pin("gpio_loopback_zero[11]") { direction : input; - capacitance : 0.3162; + capacitance : 0.3112; } pin("gpio_loopback_zero[10]") { direction : input; - capacitance : 0.3140; + capacitance : 0.3138; } pin("gpio_loopback_zero[9]") { direction : input; @@ -9625,7 +9625,7 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[2]") { direction : input; - capacitance : 0.3133; + capacitance : 0.3158; } pin("gpio_loopback_zero[1]") { direction : input; @@ -9810,253 +9810,253 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[35]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0100; timing() { related_pin : "gpio_loopback_one[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.24002"); + values("0.24129"); } rise_transition(scalar) { - values("0.34731"); + values("0.34914"); } cell_fall(scalar) { - values("0.12313"); + values("0.12380"); } fall_transition(scalar) { - values("0.16864"); + values("0.16953"); } } } pin("gpio_oeb[34]") { direction : output; - capacitance : 0.0088; + capacitance : 0.0150; timing() { - related_pin : "gpio_loopback_one[34]"; + related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23749"); + values("0.97169"); } rise_transition(scalar) { - values("0.34360"); + values("1.40508"); } cell_fall(scalar) { - values("0.12180"); + values("0.50937"); } fall_transition(scalar) { - values("0.16684"); + values("0.69120"); } } } pin("gpio_oeb[33]") { direction : output; - capacitance : 0.0089; + capacitance : 0.0177; timing() { - related_pin : "gpio_loopback_one[33]"; + related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23828"); + values("0.97310"); } rise_transition(scalar) { - values("0.34417"); + values("1.42297"); } cell_fall(scalar) { - values("0.12239"); + values("0.50811"); } fall_transition(scalar) { - values("0.16721"); + values("0.69585"); } } } pin("gpio_oeb[32]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0173; timing() { - related_pin : "gpio_loopback_one[32]"; + related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.24001"); + values("0.97553"); } rise_transition(scalar) { - values("0.34725"); + values("1.42053"); } cell_fall(scalar) { - values("0.12313"); + values("0.51190"); } fall_transition(scalar) { - values("0.16862"); + values("0.69350"); } } } pin("gpio_oeb[31]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0221; timing() { - related_pin : "gpio_loopback_one[31]"; + related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23812"); + values("0.99216"); } rise_transition(scalar) { - values("0.34453"); + values("1.44130"); } cell_fall(scalar) { - values("0.12213"); + values("0.52219"); } fall_transition(scalar) { - values("0.16728"); + values("0.70291"); } } } pin("gpio_oeb[30]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0147; timing() { - related_pin : "gpio_loopback_one[30]"; + related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23988"); + values("0.96374"); } rise_transition(scalar) { - values("0.34738"); + values("1.40929"); } cell_fall(scalar) { - values("0.12293"); + values("0.50324"); } fall_transition(scalar) { - values("0.16881"); + values("0.68896"); } } } pin("gpio_oeb[29]") { direction : output; - capacitance : 0.0089; + capacitance : 0.0200; timing() { - related_pin : "gpio_loopback_one[29]"; + related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23765"); + values("0.98585"); } rise_transition(scalar) { - values("0.34427"); + values("1.43197"); } cell_fall(scalar) { - values("0.12161"); + values("0.51889"); } fall_transition(scalar) { - values("0.16739"); + values("0.69835"); } } } pin("gpio_oeb[28]") { direction : output; - capacitance : 0.0083; + capacitance : 0.0185; timing() { - related_pin : "gpio_loopback_one[28]"; + related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23585"); + values("0.97908"); } rise_transition(scalar) { - values("0.34122"); + values("1.42593"); } cell_fall(scalar) { - values("0.12093"); + values("0.51363"); } fall_transition(scalar) { - values("0.16569"); + values("0.69633"); } } } pin("gpio_oeb[27]") { direction : output; - capacitance : 0.0101; + capacitance : 0.0176; timing() { - related_pin : "gpio_loopback_one[27]"; + related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.24158"); + values("0.97332"); } rise_transition(scalar) { - values("0.34956"); + values("1.42167"); } cell_fall(scalar) { - values("0.12396"); + values("0.50928"); } fall_transition(scalar) { - values("0.16972"); + values("0.69406"); } } } pin("gpio_oeb[26]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0205; timing() { - related_pin : "gpio_loopback_one[26]"; + related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23796"); + values("0.98724"); } rise_transition(scalar) { - values("0.34476"); + values("1.43394"); } cell_fall(scalar) { - values("0.12188"); + values("0.51962"); } fall_transition(scalar) { - values("0.16748"); + values("0.69936"); } } } pin("gpio_oeb[25]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0197; timing() { - related_pin : "gpio_loopback_one[25]"; + related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23882"); + values("0.98113"); } rise_transition(scalar) { - values("0.34553"); + values("1.43129"); } cell_fall(scalar) { - values("0.12251"); + values("0.51382"); } fall_transition(scalar) { - values("0.16778"); + values("0.69919"); } } } pin("gpio_oeb[24]") { direction : output; - capacitance : 0.0081; + capacitance : 0.0156; timing() { - related_pin : "gpio_loopback_one[24]"; + related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23545"); + values("0.97066"); } rise_transition(scalar) { - values("0.34064"); + values("1.41342"); } cell_fall(scalar) { - values("0.12073"); + values("0.50889"); } fall_transition(scalar) { - values("0.16541"); + values("0.69103"); } } } @@ -10293,64 +10293,64 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96850"); + values("0.96145"); } rise_transition(scalar) { - values("1.40982"); + values("1.39952"); } cell_fall(scalar) { - values("0.50822"); + values("0.50449"); } fall_transition(scalar) { - values("0.68852"); + values("0.68348"); } } } pin("gpio_oeb[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97124"); + values("0.95359"); } rise_transition(scalar) { - values("1.40953"); + values("1.38915"); } cell_fall(scalar) { - values("0.51184"); + values("0.49985"); } fall_transition(scalar) { - values("0.68705"); + values("0.67863"); } } } pin("gpio_oeb[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96095"); + values("0.96046"); } rise_transition(scalar) { - values("1.40141"); + values("1.40070"); } cell_fall(scalar) { - values("0.50350"); + values("0.50324"); } fall_transition(scalar) { - values("0.68407"); + values("0.68372"); } } } @@ -10365,13 +10365,13 @@ library (openframe_project_wrapper) { values("0.96779"); } rise_transition(scalar) { - values("1.40461"); + values("1.40462"); } cell_fall(scalar) { - values("0.50996"); + values("0.50995"); } fall_transition(scalar) { - values("0.68469"); + values("0.68470"); } } } @@ -10503,22 +10503,22 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96056"); + values("0.97003"); } rise_transition(scalar) { - values("1.39317"); + values("1.40787"); } cell_fall(scalar) { - values("0.50195"); + values("0.51112"); } fall_transition(scalar) { - values("0.68553"); + values("0.68639"); } } } @@ -10718,276 +10718,89 @@ library (openframe_project_wrapper) { } pin("gpio_out[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17186"); + values("1.17217"); } rise_transition(scalar) { - values("1.70039"); + values("1.70086"); } cell_fall(scalar) { - values("0.61768"); + values("0.61785"); } fall_transition(scalar) { - values("0.83139"); + values("0.83160"); } } } pin("gpio_out[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17789"); + values("1.18005"); } rise_transition(scalar) { - values("1.70792"); + values("1.71105"); } cell_fall(scalar) { - values("0.62184"); + values("0.62299"); } fall_transition(scalar) { - values("0.83378"); + values("0.83530"); } } } pin("gpio_out[34]") { direction : output; - capacitance : 0.0133; - timing() { - related_pin : "gpio_loopback_zero[34]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.17158"); - } - rise_transition(scalar) { - values("1.69964"); - } - cell_fall(scalar) { - values("0.61767"); - } - fall_transition(scalar) { - values("0.83095"); - } - } + capacitance : 0.2285; } pin("gpio_out[33]") { direction : output; - capacitance : 0.0125; - timing() { - related_pin : "gpio_loopback_zero[33]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16846"); - } - rise_transition(scalar) { - values("1.69647"); - } - cell_fall(scalar) { - values("0.61545"); - } - fall_transition(scalar) { - values("0.82967"); - } - } + capacitance : 0.1997; } pin("gpio_out[32]") { direction : output; - capacitance : 0.0143; - timing() { - related_pin : "gpio_loopback_zero[32]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.17339"); - } - rise_transition(scalar) { - values("1.70457"); - } - cell_fall(scalar) { - values("0.61779"); - } - fall_transition(scalar) { - values("0.83355"); - } - } + capacitance : 0.1399; } pin("gpio_out[31]") { direction : output; - capacitance : 0.0132; - timing() { - related_pin : "gpio_loopback_zero[31]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.17096"); - } - rise_transition(scalar) { - values("1.69936"); - } - cell_fall(scalar) { - values("0.61709"); - } - fall_transition(scalar) { - values("0.83095"); - } - } + capacitance : 0.0674; } pin("gpio_out[30]") { direction : output; - capacitance : 0.0131; - timing() { - related_pin : "gpio_loopback_zero[30]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16751"); - } - rise_transition(scalar) { - values("1.69943"); - } - cell_fall(scalar) { - values("0.61323"); - } - fall_transition(scalar) { - values("0.83169"); - } - } + capacitance : 0.0334; } pin("gpio_out[29]") { direction : output; - capacitance : 0.0140; - timing() { - related_pin : "gpio_loopback_zero[29]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.17369"); - } - rise_transition(scalar) { - values("1.70326"); - } - cell_fall(scalar) { - values("0.61850"); - } - fall_transition(scalar) { - values("0.83302"); - } - } + capacitance : 0.1235; } pin("gpio_out[28]") { direction : output; - capacitance : 0.0127; - timing() { - related_pin : "gpio_loopback_zero[28]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16689"); - } - rise_transition(scalar) { - values("1.69732"); - } - cell_fall(scalar) { - values("0.61344"); - } - fall_transition(scalar) { - values("0.83035"); - } - } + capacitance : 0.1894; } pin("gpio_out[27]") { direction : output; - capacitance : 0.0139; - timing() { - related_pin : "gpio_loopback_zero[27]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.17343"); - } - rise_transition(scalar) { - values("1.70251"); - } - cell_fall(scalar) { - values("0.61856"); - } - fall_transition(scalar) { - values("0.83247"); - } - } + capacitance : 0.2781; } pin("gpio_out[26]") { direction : output; - capacitance : 0.0144; - timing() { - related_pin : "gpio_loopback_zero[26]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.17435"); - } - rise_transition(scalar) { - values("1.70470"); - } - cell_fall(scalar) { - values("0.61871"); - } - fall_transition(scalar) { - values("0.83367"); - } - } + capacitance : 0.3741; } pin("gpio_out[25]") { direction : output; - capacitance : 0.0136; - timing() { - related_pin : "gpio_loopback_zero[25]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.17831"); - } - rise_transition(scalar) { - values("1.69477"); - } - cell_fall(scalar) { - values("0.62064"); - } - fall_transition(scalar) { - values("0.83862"); - } - } + capacitance : 0.4601; } pin("gpio_out[24]") { direction : output; - capacitance : 0.0124; - timing() { - related_pin : "gpio_loopback_zero[24]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16664"); - } - rise_transition(scalar) { - values("1.69615"); - } - cell_fall(scalar) { - values("0.61341"); - } - fall_transition(scalar) { - values("0.83018"); - } - } + capacitance : 0.4956; } pin("gpio_out[23]") { direction : output; @@ -11222,47 +11035,47 @@ library (openframe_project_wrapper) { } pin("gpio_out[12]") { direction : output; - capacitance : 0.0282; + capacitance : 0.0270; } pin("gpio_out[11]") { direction : output; - capacitance : 0.0316; + capacitance : 0.0304; } pin("gpio_out[10]") { direction : output; - capacitance : 0.0363; + capacitance : 0.0372; } pin("gpio_out[9]") { direction : output; - capacitance : 0.0430; + capacitance : 0.0439; } pin("gpio_out[8]") { direction : output; - capacitance : 0.0521; + capacitance : 0.0528; } pin("gpio_out[7]") { direction : output; - capacitance : 0.0490; + capacitance : 0.0499; } pin("gpio_out[6]") { direction : output; - capacitance : 0.0425; + capacitance : 0.0434; } pin("gpio_out[5]") { direction : output; - capacitance : 0.0394; + capacitance : 0.0402; } pin("gpio_out[4]") { direction : output; - capacitance : 0.0331; + capacitance : 0.0340; } pin("gpio_out[3]") { direction : output; - capacitance : 0.0293; + capacitance : 0.0295; } pin("gpio_out[2]") { direction : output; - capacitance : 0.0246; + capacitance : 0.0275; } pin("gpio_out[1]") { direction : output; @@ -11460,274 +11273,274 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18075"); + values("1.18107"); } rise_transition(scalar) { - values("1.70071"); + values("1.70118"); } cell_fall(scalar) { - values("0.62654"); + values("0.62671"); } fall_transition(scalar) { - values("0.83204"); + values("0.83225"); } } } pin("gpio_slow_sel[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18146"); + values("1.18361"); } rise_transition(scalar) { - values("1.70801"); + values("1.71114"); } cell_fall(scalar) { - values("0.62539"); + values("0.62654"); } fall_transition(scalar) { - values("0.83396"); + values("0.83548"); } } } pin("gpio_slow_sel[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17905"); + values("0.97889"); } rise_transition(scalar) { - values("1.69990"); + values("1.40538"); } cell_fall(scalar) { - values("0.62511"); + values("0.51652"); } fall_transition(scalar) { - values("0.83147"); + values("0.69179"); } } } pin("gpio_slow_sel[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0177; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17836"); + values("0.98784"); } rise_transition(scalar) { - values("1.69684"); + values("1.42343"); } cell_fall(scalar) { - values("0.62531"); + values("0.52280"); } fall_transition(scalar) { - values("0.83040"); + values("0.69676"); } } } pin("gpio_slow_sel[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18379"); + values("0.98602"); } rise_transition(scalar) { - values("1.70494"); + values("1.42081"); } cell_fall(scalar) { - values("0.62814"); + values("0.52236"); } fall_transition(scalar) { - values("0.83431"); + values("0.69407"); } } } pin("gpio_slow_sel[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0221; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17867"); + values("0.99732"); } rise_transition(scalar) { - values("1.69964"); + values("1.44141"); } cell_fall(scalar) { - values("0.62476"); + values("0.52734"); } fall_transition(scalar) { - values("0.83150"); + values("0.70312"); } } } pin("gpio_slow_sel[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0147; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18125"); + values("0.98039"); } rise_transition(scalar) { - values("1.69996"); + values("1.40983"); } cell_fall(scalar) { - values("0.62690"); + values("0.51983"); } fall_transition(scalar) { - values("0.83275"); + values("0.69003"); } } } pin("gpio_slow_sel[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0200; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18152"); + values("0.98960"); } rise_transition(scalar) { - values("1.70355"); + values("1.43204"); } cell_fall(scalar) { - values("0.62629"); + values("0.52263"); } fall_transition(scalar) { - values("0.83359"); + values("0.69849"); } } } pin("gpio_slow_sel[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18003"); + values("0.99017"); } rise_transition(scalar) { - values("1.69782"); + values("1.42624"); } cell_fall(scalar) { - values("0.62652"); + values("0.52468"); } fall_transition(scalar) { - values("0.83136"); + values("0.69696"); } } } pin("gpio_slow_sel[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0176; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18067"); + values("0.98702"); } rise_transition(scalar) { - values("1.70277"); + values("1.42201"); } cell_fall(scalar) { - values("0.62577"); + values("0.52294"); } fall_transition(scalar) { - values("0.83298"); + values("0.69472"); } } } pin("gpio_slow_sel[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0205; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18044"); + values("0.99099"); } rise_transition(scalar) { - values("1.70490"); + values("1.43401"); } cell_fall(scalar) { - values("0.62478"); + values("0.52336"); } fall_transition(scalar) { - values("0.83408"); + values("0.69951"); } } } pin("gpio_slow_sel[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0197; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18615"); + values("0.99205"); } rise_transition(scalar) { - values("1.69531"); + values("1.43158"); } cell_fall(scalar) { - values("0.62842"); + values("0.52471"); } fall_transition(scalar) { - values("0.83969"); + values("0.69977"); } } } pin("gpio_slow_sel[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17940"); + values("0.98250"); } rise_transition(scalar) { - values("1.69667"); + values("1.41384"); } cell_fall(scalar) { - values("0.62611"); + values("0.52067"); } fall_transition(scalar) { - values("0.83122"); + values("0.69187"); } } } @@ -11964,64 +11777,64 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97523"); + values("0.96810"); } rise_transition(scalar) { - values("1.40999"); + values("1.39969"); } cell_fall(scalar) { - values("0.51492"); + values("0.51112"); } fall_transition(scalar) { - values("0.68886"); + values("0.68382"); } } } pin("gpio_slow_sel[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97294"); + values("0.96499"); } rise_transition(scalar) { - values("1.40954"); + values("1.38950"); } cell_fall(scalar) { - values("0.51353"); + values("0.51122"); } fall_transition(scalar) { - values("0.68709"); + values("0.67933"); } } } pin("gpio_slow_sel[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97222"); + values("0.97173"); } rise_transition(scalar) { - values("1.40168"); + values("1.40098"); } cell_fall(scalar) { - values("0.51473"); + values("0.51447"); } fall_transition(scalar) { - values("0.68462"); + values("0.68427"); } } } @@ -12036,13 +11849,13 @@ library (openframe_project_wrapper) { values("0.97012"); } rise_transition(scalar) { - values("1.40464"); + values("1.40465"); } cell_fall(scalar) { values("0.51228"); } fall_transition(scalar) { - values("0.68474"); + values("0.68475"); } } } @@ -12174,22 +11987,22 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97480"); + values("0.97174"); } rise_transition(scalar) { - values("1.39379"); + values("1.40789"); } cell_fall(scalar) { - values("0.51610"); + values("0.51283"); } fall_transition(scalar) { - values("0.68679"); + values("0.68643"); } } } @@ -12389,274 +12202,274 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[36]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0135; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16889"); + values("1.16920"); } rise_transition(scalar) { - values("1.70031"); + values("1.70078"); } cell_fall(scalar) { - values("0.61472"); + values("0.61489"); } fall_transition(scalar) { - values("0.83124"); + values("0.83145"); } } } pin("gpio_vtrip_sel[35]") { direction : output; - capacitance : 0.0153; + capacitance : 0.0160; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17734"); + values("1.17949"); } rise_transition(scalar) { - values("1.70790"); + values("1.71104"); } cell_fall(scalar) { - values("0.62129"); + values("0.62243"); } fall_transition(scalar) { - values("0.83375"); + values("0.83528"); } } } pin("gpio_vtrip_sel[34]") { direction : output; - capacitance : 0.0133; + capacitance : 0.0150; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16860"); + values("0.97686"); } rise_transition(scalar) { - values("1.69957"); + values("1.40528"); } cell_fall(scalar) { - values("0.61471"); + values("0.51451"); } fall_transition(scalar) { - values("0.83080"); + values("0.69160"); } } } pin("gpio_vtrip_sel[33]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0177; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16549"); + values("0.97880"); } rise_transition(scalar) { - values("1.69639"); + values("1.42310"); } cell_fall(scalar) { - values("0.61249"); + values("0.51380"); } fall_transition(scalar) { - values("0.82952"); + values("0.69609"); } } } pin("gpio_vtrip_sel[32]") { direction : output; - capacitance : 0.0143; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17058"); + values("0.97841"); } rise_transition(scalar) { - values("1.70450"); + values("1.42058"); } cell_fall(scalar) { - values("0.61498"); + values("0.51478"); } fall_transition(scalar) { - values("0.83342"); + values("0.69361"); } } } pin("gpio_vtrip_sel[31]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0221; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16799"); + values("0.99251"); } rise_transition(scalar) { - values("1.69929"); + values("1.44131"); } cell_fall(scalar) { - values("0.61412"); + values("0.52253"); } fall_transition(scalar) { - values("0.83080"); + values("0.70292"); } } } pin("gpio_vtrip_sel[30]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0147; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16453"); + values("0.96801"); } rise_transition(scalar) { - values("1.69936"); + values("1.40937"); } cell_fall(scalar) { - values("0.61027"); + values("0.50750"); } fall_transition(scalar) { - values("0.83154"); + values("0.68912"); } } } pin("gpio_vtrip_sel[29]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0200; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17071"); + values("0.98670"); } rise_transition(scalar) { - values("1.70318"); + values("1.43198"); } cell_fall(scalar) { - values("0.61552"); + values("0.51974"); } fall_transition(scalar) { - values("0.83286"); + values("0.69837"); } } } pin("gpio_vtrip_sel[28]") { direction : output; - capacitance : 0.0127; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16093"); + values("0.97862"); } rise_transition(scalar) { - values("1.69720"); + values("1.42592"); } cell_fall(scalar) { - values("0.60749"); + values("0.51317"); } fall_transition(scalar) { - values("0.83010"); + values("0.69631"); } } } pin("gpio_vtrip_sel[27]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0176; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17046"); + values("0.97905"); } rise_transition(scalar) { - values("1.70244"); + values("1.42177"); } cell_fall(scalar) { - values("0.61560"); + values("0.51500"); } fall_transition(scalar) { - values("0.83231"); + values("0.69424"); } } } pin("gpio_vtrip_sel[26]") { direction : output; - capacitance : 0.0144; + capacitance : 0.0205; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17137"); + values("0.98809"); } rise_transition(scalar) { - values("1.70462"); + values("1.43395"); } cell_fall(scalar) { - values("0.61573"); + values("0.52047"); } fall_transition(scalar) { - values("0.83351"); + values("0.69939"); } } } pin("gpio_vtrip_sel[25]") { direction : output; - capacitance : 0.0136; + capacitance : 0.0197; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17262"); + values("0.98542"); } rise_transition(scalar) { - values("1.69446"); + values("1.43138"); } cell_fall(scalar) { - values("0.61500"); + values("0.51810"); } fall_transition(scalar) { - values("0.83799"); + values("0.69936"); } } } pin("gpio_vtrip_sel[24]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0156; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16367"); + values("0.97073"); } rise_transition(scalar) { - values("1.69607"); + values("1.41342"); } cell_fall(scalar) { - values("0.61046"); + values("0.50895"); } fall_transition(scalar) { - values("0.83002"); + values("0.69104"); } } } @@ -12893,64 +12706,64 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[12]") { direction : output; - capacitance : 0.0149; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97386"); + values("0.96677"); } rise_transition(scalar) { - values("1.40995"); + values("1.39965"); } cell_fall(scalar) { - values("0.51356"); + values("0.50979"); } fall_transition(scalar) { - values("0.68878"); + values("0.68373"); } } } pin("gpio_vtrip_sel[11]") { direction : output; - capacitance : 0.0152; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97159"); + values("0.95538"); } rise_transition(scalar) { - values("1.40953"); + values("1.38919"); } cell_fall(scalar) { - values("0.51218"); + values("0.50165"); } fall_transition(scalar) { - values("0.68706"); + values("0.67870"); } } } pin("gpio_vtrip_sel[10]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96433"); + values("0.96384"); } rise_transition(scalar) { - values("1.40146"); + values("1.40076"); } cell_fall(scalar) { - values("0.50687"); + values("0.50661"); } fall_transition(scalar) { - values("0.68418"); + values("0.68383"); } } } @@ -12965,13 +12778,13 @@ library (openframe_project_wrapper) { values("0.96813"); } rise_transition(scalar) { - values("1.40462"); + values("1.40463"); } cell_fall(scalar) { values("0.51030"); } fall_transition(scalar) { - values("0.68470"); + values("0.68471"); } } } @@ -13103,22 +12916,22 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[2]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96477"); + values("0.97037"); } rise_transition(scalar) { - values("1.39331"); + values("1.40788"); } cell_fall(scalar) { - values("0.50614"); + values("0.51146"); } fall_transition(scalar) { - values("0.68581"); + values("0.68640"); } } } diff --git a/lib/multicorner/openframe_project_wrapper__min_ff_n40C_1v95.lib b/lib/multicorner/openframe_project_wrapper__min_ff_n40C_1v95.lib index f9754e2..97436b6 100644 --- a/lib/multicorner/openframe_project_wrapper__min_ff_n40C_1v95.lib +++ b/lib/multicorner/openframe_project_wrapper__min_ff_n40C_1v95.lib @@ -167,7 +167,7 @@ library (openframe_project_wrapper) { } cell ("openframe_project_wrapper") { - area : 16852.445 + area : 33705.535 is_macro_cell : true; pin("por_l") { direction : input; @@ -704,274 +704,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89248"); + values("0.89276"); } rise_transition(scalar) { - values("1.27429"); + values("1.27468"); } cell_fall(scalar) { - values("0.42445"); + values("0.42458"); } fall_transition(scalar) { - values("0.56961"); + values("0.56978"); } } } pin("gpio_analog_en[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89180"); + values("0.89368"); } rise_transition(scalar) { - values("1.27621"); + values("1.27889"); } cell_fall(scalar) { - values("0.42297"); + values("0.42386"); } fall_transition(scalar) { - values("0.56961"); + values("0.57081"); } } } pin("gpio_analog_en[34]") { direction : output; - capacitance : 0.0118; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89168"); + values("0.73694"); } rise_transition(scalar) { - values("1.27292"); + values("1.05523"); } cell_fall(scalar) { - values("0.42416"); + values("0.35082"); } fall_transition(scalar) { - values("0.56900"); + values("0.46921"); } } } pin("gpio_analog_en[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0157; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88904"); + values("0.74248"); } rise_transition(scalar) { - values("1.27018"); + values("1.06232"); } cell_fall(scalar) { - values("0.42252"); + values("0.35330"); } fall_transition(scalar) { - values("0.56766"); + values("0.47448"); } } } pin("gpio_analog_en[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0152; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89276"); + values("0.74098"); } rise_transition(scalar) { - values("1.27516"); + values("1.06036"); } cell_fall(scalar) { - values("0.42438"); + values("0.35250"); } fall_transition(scalar) { - values("0.56966"); + values("0.47330"); } } } pin("gpio_analog_en[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0204; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89115"); + values("0.75215"); } rise_transition(scalar) { - values("1.27232"); + values("1.07736"); } cell_fall(scalar) { - values("0.42385"); + values("0.35733"); } fall_transition(scalar) { - values("0.56870"); + values("0.48063"); } } } pin("gpio_analog_en[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89078"); + values("0.73684"); } rise_transition(scalar) { - values("1.27191"); + values("1.05309"); } cell_fall(scalar) { - values("0.42362"); + values("0.35111"); } fall_transition(scalar) { - values("0.56840"); + values("0.47044"); } } } pin("gpio_analog_en[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0171; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89239"); + values("0.74413"); } rise_transition(scalar) { - values("1.27398"); + values("1.06638"); } cell_fall(scalar) { - values("0.42448"); + values("0.35340"); } fall_transition(scalar) { - values("0.56952"); + values("0.47573"); } } } pin("gpio_analog_en[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0159; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89045"); + values("0.74255"); } rise_transition(scalar) { - values("1.27138"); + values("1.06274"); } cell_fall(scalar) { - values("0.42350"); + values("0.35320"); } fall_transition(scalar) { - values("0.56819"); + values("0.47443"); } } } pin("gpio_analog_en[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0153; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89259"); + values("0.74232"); } rise_transition(scalar) { - values("1.27430"); + values("1.06089"); } cell_fall(scalar) { - values("0.42456"); + values("0.35368"); } fall_transition(scalar) { - values("0.56962"); + values("0.47387"); } } } pin("gpio_analog_en[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0174; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89140"); + values("0.74475"); } rise_transition(scalar) { - values("1.27483"); + values("1.06724"); } cell_fall(scalar) { - values("0.42313"); + values("0.35369"); } fall_transition(scalar) { - values("0.56953"); + values("0.47615"); } } } pin("gpio_analog_en[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0168; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89520"); + values("0.74465"); } rise_transition(scalar) { - values("1.27710"); + values("1.06585"); } cell_fall(scalar) { - values("0.42588"); + values("0.35415"); } fall_transition(scalar) { - values("0.57266"); + values("0.47597"); } } } pin("gpio_analog_en[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88986"); + values("0.73810"); } rise_transition(scalar) { - values("1.27026"); + values("1.05538"); } cell_fall(scalar) { - values("0.42334"); + values("0.35151"); } fall_transition(scalar) { - values("0.56723"); + values("0.47137"); } } } @@ -1208,64 +1208,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73500"); + values("0.73049"); } rise_transition(scalar) { - values("1.05299"); + values("1.04657"); } cell_fall(scalar) { - values("0.34931"); + values("0.34718"); } fall_transition(scalar) { - values("0.47044"); + values("0.46757"); } } } pin("gpio_analog_en[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73421"); + values("0.72778"); } rise_transition(scalar) { - values("1.05239"); + values("1.04074"); } cell_fall(scalar) { - values("0.34866"); + values("0.34665"); } fall_transition(scalar) { - values("0.46918"); + values("0.46486"); } } } pin("gpio_analog_en[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73169"); + values("0.73128"); } rise_transition(scalar) { - values("1.04764"); + values("1.04706"); } cell_fall(scalar) { - values("0.34795"); + values("0.34776"); } fall_transition(scalar) { - values("0.46755"); + values("0.46730"); } } } @@ -1418,22 +1418,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73204"); + values("0.73340"); } rise_transition(scalar) { - values("1.04621"); + values("1.05123"); } cell_fall(scalar) { - values("0.34889"); + values("0.34829"); } fall_transition(scalar) { - values("0.46714"); + values("0.46873"); } } } @@ -1633,274 +1633,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89201"); + values("0.89229"); } rise_transition(scalar) { - values("1.27428"); + values("1.27467"); } cell_fall(scalar) { - values("0.42398"); + values("0.42411"); } fall_transition(scalar) { - values("0.56959"); + values("0.56976"); } } } pin("gpio_analog_pol[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89156"); + values("0.89345"); } rise_transition(scalar) { - values("1.27621"); + values("1.27889"); } cell_fall(scalar) { - values("0.42274"); + values("0.42363"); } fall_transition(scalar) { - values("0.56960"); + values("0.57081"); } } } pin("gpio_analog_pol[34]") { direction : output; - capacitance : 0.0118; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89104"); + values("0.73686"); } rise_transition(scalar) { - values("1.27291"); + values("1.05522"); } cell_fall(scalar) { - values("0.42353"); + values("0.35074"); } fall_transition(scalar) { - values("0.56897"); + values("0.46920"); } } } pin("gpio_analog_pol[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0157; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88836"); + values("0.74265"); } rise_transition(scalar) { - values("1.27017"); + values("1.06232"); } cell_fall(scalar) { - values("0.42184"); + values("0.35347"); } fall_transition(scalar) { - values("0.56763"); + values("0.47449"); } } } pin("gpio_analog_pol[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0152; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89216"); + values("0.74054"); } rise_transition(scalar) { - values("1.27515"); + values("1.06036"); } cell_fall(scalar) { - values("0.42378"); + values("0.35207"); } fall_transition(scalar) { - values("0.56964"); + values("0.47329"); } } } pin("gpio_analog_pol[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0204; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89062"); + values("0.75172"); } rise_transition(scalar) { - values("1.27231"); + values("1.07736"); } cell_fall(scalar) { - values("0.42332"); + values("0.35690"); } fall_transition(scalar) { - values("0.56867"); + values("0.48062"); } } } pin("gpio_analog_pol[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89018"); + values("0.73641"); } rise_transition(scalar) { - values("1.27190"); + values("1.05308"); } cell_fall(scalar) { - values("0.42302"); + values("0.35068"); } fall_transition(scalar) { - values("0.56837"); + values("0.47042"); } } } pin("gpio_analog_pol[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0171; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89186"); + values("0.74424"); } rise_transition(scalar) { - values("1.27397"); + values("1.06638"); } cell_fall(scalar) { - values("0.42395"); + values("0.35351"); } fall_transition(scalar) { - values("0.56950"); + values("0.47573"); } } } pin("gpio_analog_pol[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0159; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88985"); + values("0.74205"); } rise_transition(scalar) { - values("1.27136"); + values("1.06273"); } cell_fall(scalar) { - values("0.42290"); + values("0.35270"); } fall_transition(scalar) { - values("0.56817"); + values("0.47441"); } } } pin("gpio_analog_pol[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0153; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89199"); + values("0.74191"); } rise_transition(scalar) { - values("1.27429"); + values("1.06088"); } cell_fall(scalar) { - values("0.42396"); + values("0.35327"); } fall_transition(scalar) { - values("0.56959"); + values("0.47385"); } } } pin("gpio_analog_pol[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0174; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89129"); + values("0.74486"); } rise_transition(scalar) { - values("1.27482"); + values("1.06724"); } cell_fall(scalar) { - values("0.42303"); + values("0.35381"); } fall_transition(scalar) { - values("0.56953"); + values("0.47615"); } } } pin("gpio_analog_pol[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0168; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89501"); + values("0.74458"); } rise_transition(scalar) { - values("1.27709"); + values("1.06585"); } cell_fall(scalar) { - values("0.42569"); + values("0.35408"); } fall_transition(scalar) { - values("0.57264"); + values("0.47597"); } } } pin("gpio_analog_pol[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88927"); + values("0.73767"); } rise_transition(scalar) { - values("1.27025"); + values("1.05537"); } cell_fall(scalar) { - values("0.42275"); + values("0.35108"); } fall_transition(scalar) { - values("0.56720"); + values("0.47135"); } } } @@ -2137,64 +2137,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73488"); + values("0.73037"); } rise_transition(scalar) { - values("1.05299"); + values("1.04657"); } cell_fall(scalar) { - values("0.34919"); + values("0.34706"); } fall_transition(scalar) { - values("0.47044"); + values("0.46757"); } } } pin("gpio_analog_pol[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73413"); + values("0.72728"); } rise_transition(scalar) { - values("1.05239"); + values("1.04072"); } cell_fall(scalar) { - values("0.34858"); + values("0.34615"); } fall_transition(scalar) { - values("0.46917"); + values("0.46483"); } } } pin("gpio_analog_pol[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73160"); + values("0.73119"); } rise_transition(scalar) { - values("1.04764"); + values("1.04706"); } cell_fall(scalar) { - values("0.34785"); + values("0.34766"); } fall_transition(scalar) { - values("0.46755"); + values("0.46729"); } } } @@ -2347,22 +2347,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73171"); + values("0.73351"); } rise_transition(scalar) { - values("1.04620"); + values("1.05123"); } cell_fall(scalar) { - values("0.34856"); + values("0.34840"); } fall_transition(scalar) { - values("0.46712"); + values("0.46874"); } } } @@ -2562,274 +2562,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89005"); + values("0.89033"); } rise_transition(scalar) { - values("1.27425"); + values("1.27463"); } cell_fall(scalar) { - values("0.42203"); + values("0.42215"); } fall_transition(scalar) { - values("0.56950"); + values("0.56968"); } } } pin("gpio_analog_sel[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89113"); + values("0.89302"); } rise_transition(scalar) { - values("1.27620"); + values("1.27888"); } cell_fall(scalar) { - values("0.42231"); + values("0.42320"); } fall_transition(scalar) { - values("0.56960"); + values("0.57080"); } } } pin("gpio_analog_sel[34]") { direction : output; - capacitance : 0.0118; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88906"); + values("0.73659"); } rise_transition(scalar) { - values("1.27287"); + values("1.05522"); } cell_fall(scalar) { - values("0.42155"); + values("0.35048"); } fall_transition(scalar) { - values("0.56888"); + values("0.46918"); } } } pin("gpio_analog_sel[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0157; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88759"); + values("0.74192"); } rise_transition(scalar) { - values("1.27016"); + values("1.06231"); } cell_fall(scalar) { - values("0.42108"); + values("0.35275"); } fall_transition(scalar) { - values("0.56760"); + values("0.47446"); } } } pin("gpio_analog_sel[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0152; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89020"); + values("0.73887"); } rise_transition(scalar) { - values("1.27512"); + values("1.06034"); } cell_fall(scalar) { - values("0.42182"); + values("0.35040"); } fall_transition(scalar) { - values("0.56957"); + values("0.47325"); } } } pin("gpio_analog_sel[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0204; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88866"); + values("0.75144"); } rise_transition(scalar) { - values("1.27227"); + values("1.07736"); } cell_fall(scalar) { - values("0.42137"); + values("0.35662"); } fall_transition(scalar) { - values("0.56859"); + values("0.48062"); } } } pin("gpio_analog_sel[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88822"); + values("0.73483"); } rise_transition(scalar) { - values("1.27186"); + values("1.05305"); } cell_fall(scalar) { - values("0.42107"); + values("0.34910"); } fall_transition(scalar) { - values("0.56830"); + values("0.47036"); } } } pin("gpio_analog_sel[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0171; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88982"); + values("0.74374"); } rise_transition(scalar) { - values("1.27393"); + values("1.06638"); } cell_fall(scalar) { - values("0.42191"); + values("0.35301"); } fall_transition(scalar) { - values("0.56941"); + values("0.47572"); } } } pin("gpio_analog_sel[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0159; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88790"); + values("0.74170"); } rise_transition(scalar) { - values("1.27133"); + values("1.06273"); } cell_fall(scalar) { - values("0.42095"); + values("0.35235"); } fall_transition(scalar) { - values("0.56809"); + values("0.47440"); } } } pin("gpio_analog_sel[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0153; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89003"); + values("0.74033"); } rise_transition(scalar) { - values("1.27425"); + values("1.06086"); } cell_fall(scalar) { - values("0.42200"); + values("0.35169"); } fall_transition(scalar) { - values("0.56951"); + values("0.47379"); } } } pin("gpio_analog_sel[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0174; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89095"); + values("0.74439"); } rise_transition(scalar) { - values("1.27482"); + values("1.06724"); } cell_fall(scalar) { - values("0.42269"); + values("0.35333"); } fall_transition(scalar) { - values("0.56952"); + values("0.47614"); } } } pin("gpio_analog_sel[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0168; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89298"); + values("0.74430"); } rise_transition(scalar) { - values("1.27701"); + values("1.06585"); } cell_fall(scalar) { - values("0.42367"); + values("0.35380"); } fall_transition(scalar) { - values("0.57245"); + values("0.47596"); } } } pin("gpio_analog_sel[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88721"); + values("0.73602"); } rise_transition(scalar) { - values("1.27021"); + values("1.05534"); } cell_fall(scalar) { - values("0.42070"); + values("0.34944"); } fall_transition(scalar) { - values("0.56710"); + values("0.47130"); } } } @@ -3066,64 +3066,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73460"); + values("0.73009"); } rise_transition(scalar) { - values("1.05299"); + values("1.04656"); } cell_fall(scalar) { - values("0.34890"); + values("0.34678"); } fall_transition(scalar) { - values("0.47043"); + values("0.46756"); } } } pin("gpio_analog_sel[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73386"); + values("0.72669"); } rise_transition(scalar) { - values("1.05239"); + values("1.04071"); } cell_fall(scalar) { - values("0.34831"); + values("0.34556"); } fall_transition(scalar) { - values("0.46917"); + values("0.46480"); } } } pin("gpio_analog_sel[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73131"); + values("0.73091"); } rise_transition(scalar) { - values("1.04763"); + values("1.04705"); } cell_fall(scalar) { - values("0.34757"); + values("0.34738"); } fall_transition(scalar) { - values("0.46754"); + values("0.46728"); } } } @@ -3276,22 +3276,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73010"); + values("0.73302"); } rise_transition(scalar) { - values("1.04616"); + values("1.05123"); } cell_fall(scalar) { - values("0.34695"); + values("0.34791"); } fall_transition(scalar) { - values("0.46704"); + values("0.46873"); } } } @@ -3491,274 +3491,274 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89241"); + values("0.89268"); } rise_transition(scalar) { - values("1.27429"); + values("1.27468"); } cell_fall(scalar) { - values("0.42437"); + values("0.42450"); } fall_transition(scalar) { - values("0.56961"); + values("0.56978"); } } } pin("gpio_dm0[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89166"); + values("0.89355"); } rise_transition(scalar) { - values("1.27621"); + values("1.27889"); } cell_fall(scalar) { - values("0.42284"); + values("0.42373"); } fall_transition(scalar) { - values("0.56961"); + values("0.57081"); } } } pin("gpio_dm0[34]") { direction : output; - capacitance : 0.0118; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89137"); + values("0.73691"); } rise_transition(scalar) { - values("1.27291"); + values("1.05522"); } cell_fall(scalar) { - values("0.42385"); + values("0.35079"); } fall_transition(scalar) { - values("0.56898"); + values("0.46921"); } } } pin("gpio_dm0[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0157; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88878"); + values("0.74253"); } rise_transition(scalar) { - values("1.27018"); + values("1.06232"); } cell_fall(scalar) { - values("0.42227"); + values("0.35335"); } fall_transition(scalar) { - values("0.56765"); + values("0.47449"); } } } pin("gpio_dm0[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0152; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89250"); + values("0.74080"); } rise_transition(scalar) { - values("1.27515"); + values("1.06036"); } cell_fall(scalar) { - values("0.42412"); + values("0.35233"); } fall_transition(scalar) { - values("0.56965"); + values("0.47329"); } } } pin("gpio_dm0[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0204; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89102"); + values("0.75177"); } rise_transition(scalar) { - values("1.27232"); + values("1.07736"); } cell_fall(scalar) { - values("0.42372"); + values("0.35695"); } fall_transition(scalar) { - values("0.56869"); + values("0.48062"); } } } pin("gpio_dm0[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89052"); + values("0.73666"); } rise_transition(scalar) { - values("1.27190"); + values("1.05309"); } cell_fall(scalar) { - values("0.42336"); + values("0.35093"); } fall_transition(scalar) { - values("0.56839"); + values("0.47043"); } } } pin("gpio_dm0[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0171; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89225"); + values("0.74412"); } rise_transition(scalar) { - values("1.27398"); + values("1.06638"); } cell_fall(scalar) { - values("0.42434"); + values("0.35339"); } fall_transition(scalar) { - values("0.56952"); + values("0.47573"); } } } pin("gpio_dm0[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0159; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89020"); + values("0.74238"); } rise_transition(scalar) { - values("1.27137"); + values("1.06274"); } cell_fall(scalar) { - values("0.42324"); + values("0.35303"); } fall_transition(scalar) { - values("0.56818"); + values("0.47442"); } } } pin("gpio_dm0[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0153; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89233"); + values("0.74217"); } rise_transition(scalar) { - values("1.27429"); + values("1.06089"); } cell_fall(scalar) { - values("0.42430"); + values("0.35353"); } fall_transition(scalar) { - values("0.56961"); + values("0.47386"); } } } pin("gpio_dm0[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0174; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89135"); + values("0.74474"); } rise_transition(scalar) { - values("1.27482"); + values("1.06724"); } cell_fall(scalar) { - values("0.42309"); + values("0.35369"); } fall_transition(scalar) { - values("0.56953"); + values("0.47615"); } } } pin("gpio_dm0[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0168; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89516"); + values("0.74462"); } rise_transition(scalar) { - values("1.27710"); + values("1.06585"); } cell_fall(scalar) { - values("0.42583"); + values("0.35412"); } fall_transition(scalar) { - values("0.57265"); + values("0.47597"); } } } pin("gpio_dm0[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88961"); + values("0.73794"); } rise_transition(scalar) { - values("1.27026"); + values("1.05538"); } cell_fall(scalar) { - values("0.42309"); + values("0.35135"); } fall_transition(scalar) { - values("0.56721"); + values("0.47137"); } } } @@ -3995,64 +3995,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73492"); + values("0.73040"); } rise_transition(scalar) { - values("1.05299"); + values("1.04657"); } cell_fall(scalar) { - values("0.34923"); + values("0.34710"); } fall_transition(scalar) { - values("0.47044"); + values("0.46757"); } } } pin("gpio_dm0[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73418"); + values("0.72761"); } rise_transition(scalar) { - values("1.05239"); + values("1.04073"); } cell_fall(scalar) { - values("0.34863"); + values("0.34647"); } fall_transition(scalar) { - values("0.46918"); + values("0.46485"); } } } pin("gpio_dm0[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73164"); + values("0.73124"); } rise_transition(scalar) { - values("1.04764"); + values("1.04706"); } cell_fall(scalar) { - values("0.34790"); + values("0.34771"); } fall_transition(scalar) { - values("0.46755"); + values("0.46729"); } } } @@ -4205,22 +4205,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73190"); + values("0.73340"); } rise_transition(scalar) { - values("1.04621"); + values("1.05123"); } cell_fall(scalar) { - values("0.34874"); + values("0.34828"); } fall_transition(scalar) { - values("0.46713"); + values("0.46873"); } } } @@ -4420,43 +4420,43 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89272"); + values("0.89300"); } rise_transition(scalar) { - values("1.27430"); + values("1.27469"); } cell_fall(scalar) { - values("0.42469"); + values("0.42482"); } fall_transition(scalar) { - values("0.56962"); + values("0.56980"); } } } pin("gpio_dm1[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89185"); + values("0.89373"); } rise_transition(scalar) { - values("1.27621"); + values("1.27889"); } cell_fall(scalar) { - values("0.42302"); + values("0.42391"); } fall_transition(scalar) { - values("0.56961"); + values("0.57081"); } } } @@ -4464,230 +4464,230 @@ library (openframe_project_wrapper) { direction : output; capacitance : 0.0118; timing() { - related_pin : "gpio_loopback_zero[34]"; + related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89180"); + values("0.26223"); } rise_transition(scalar) { - values("1.27292"); + values("0.37769"); } cell_fall(scalar) { - values("0.42428"); + values("0.12523"); } fall_transition(scalar) { - values("0.56900"); + values("0.17036"); } } } pin("gpio_dm1[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0122; timing() { - related_pin : "gpio_loopback_zero[33]"; + related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88935"); + values("0.26255"); } rise_transition(scalar) { - values("1.27019"); + values("0.37867"); } cell_fall(scalar) { - values("0.42284"); + values("0.12523"); } fall_transition(scalar) { - values("0.56767"); + values("0.17064"); } } } pin("gpio_dm1[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0107; timing() { - related_pin : "gpio_loopback_zero[32]"; + related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89309"); + values("0.25989"); } rise_transition(scalar) { - values("1.27516"); + values("0.37404"); } cell_fall(scalar) { - values("0.42471"); + values("0.12418"); } fall_transition(scalar) { - values("0.56967"); + values("0.16876"); } } } pin("gpio_dm1[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0102; timing() { - related_pin : "gpio_loopback_zero[31]"; + related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89121"); + values("0.25815"); } rise_transition(scalar) { - values("1.27232"); + values("0.37222"); } cell_fall(scalar) { - values("0.42391"); + values("0.12311"); } fall_transition(scalar) { - values("0.56870"); + values("0.16774"); } } } pin("gpio_dm1[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0107; timing() { - related_pin : "gpio_loopback_zero[30]"; + related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89109"); + values("0.25920"); } rise_transition(scalar) { - values("1.27192"); + values("0.37386"); } cell_fall(scalar) { - values("0.42393"); + values("0.12359"); } fall_transition(scalar) { - values("0.56841"); + values("0.16848"); } } } pin("gpio_dm1[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0169; timing() { - related_pin : "gpio_loopback_zero[29]"; + related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89244"); + values("0.27338"); } rise_transition(scalar) { - values("1.27399"); + values("0.39431"); } cell_fall(scalar) { - values("0.42453"); + values("0.13056"); } fall_transition(scalar) { - values("0.56953"); + values("0.17763"); } } } pin("gpio_dm1[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0140; timing() { - related_pin : "gpio_loopback_zero[28]"; + related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89076"); + values("0.26700"); } rise_transition(scalar) { - values("1.27138"); + values("0.38471"); } cell_fall(scalar) { - values("0.42381"); + values("0.12755"); } fall_transition(scalar) { - values("0.56821"); + values("0.17338"); } } } pin("gpio_dm1[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0139; timing() { - related_pin : "gpio_loopback_zero[27]"; + related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89279"); + values("0.26651"); } rise_transition(scalar) { - values("1.27430"); + values("0.38441"); } cell_fall(scalar) { - values("0.42475"); + values("0.12718"); } fall_transition(scalar) { - values("0.56963"); + values("0.17320"); } } } pin("gpio_dm1[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0123; timing() { - related_pin : "gpio_loopback_zero[26]"; + related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89145"); + values("0.26287"); } rise_transition(scalar) { - values("1.27483"); + values("0.37915"); } cell_fall(scalar) { - values("0.42319"); + values("0.12539"); } fall_transition(scalar) { - values("0.56954"); + values("0.17086"); } } } pin("gpio_dm1[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0118; timing() { - related_pin : "gpio_loopback_zero[25]"; + related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89527"); + values("0.26213"); } rise_transition(scalar) { - values("1.27711"); + values("0.37754"); } cell_fall(scalar) { - values("0.42595"); + values("0.12518"); } fall_transition(scalar) { - values("0.57266"); + values("0.17034"); } } } pin("gpio_dm1[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0125; timing() { - related_pin : "gpio_loopback_zero[24]"; + related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89018"); + values("0.26357"); } rise_transition(scalar) { - values("1.27027"); + values("0.37975"); } cell_fall(scalar) { - values("0.42365"); + values("0.12586"); } fall_transition(scalar) { - values("0.56724"); + values("0.17118"); } } } @@ -4924,64 +4924,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[12]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0087; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25436"); + values("0.25456"); } rise_transition(scalar) { - values("0.36693"); + values("0.36722"); } cell_fall(scalar) { - values("0.12120"); + values("0.12130"); } fall_transition(scalar) { - values("0.16528"); + values("0.16541"); } } } pin("gpio_dm1[11]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0082; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25574"); + values("0.25334"); } rise_transition(scalar) { - values("0.36892"); + values("0.36546"); } cell_fall(scalar) { - values("0.12188"); + values("0.12070"); } fall_transition(scalar) { - values("0.16618"); + values("0.16463"); } } } pin("gpio_dm1[10]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0084; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25482"); + values("0.25438"); } rise_transition(scalar) { - values("0.36705"); + values("0.36640"); } cell_fall(scalar) { - values("0.12158"); + values("0.12136"); } fall_transition(scalar) { - values("0.16559"); + values("0.16530"); } } } @@ -5134,22 +5134,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[2]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0103; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25569"); + values("0.25847"); } rise_transition(scalar) { - values("0.36884"); + values("0.37261"); } cell_fall(scalar) { - values("0.12186"); + values("0.12330"); } fall_transition(scalar) { - values("0.16616"); + values("0.16790"); } } } @@ -5349,43 +5349,43 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88954"); + values("0.88981"); } rise_transition(scalar) { - values("1.27424"); + values("1.27463"); } cell_fall(scalar) { - values("0.42151"); + values("0.42164"); } fall_transition(scalar) { - values("0.56948"); + values("0.56966"); } } } pin("gpio_dm2[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89104"); + values("0.89293"); } rise_transition(scalar) { - values("1.27620"); + values("1.27888"); } cell_fall(scalar) { - values("0.42222"); + values("0.42310"); } fall_transition(scalar) { - values("0.56959"); + values("0.57080"); } } } @@ -5393,230 +5393,230 @@ library (openframe_project_wrapper) { direction : output; capacitance : 0.0118; timing() { - related_pin : "gpio_loopback_zero[34]"; + related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88855"); + values("0.26120"); } rise_transition(scalar) { - values("1.27286"); + values("0.37768"); } cell_fall(scalar) { - values("0.42104"); + values("0.12421"); } fall_transition(scalar) { - values("0.56886"); + values("0.17034"); } } } pin("gpio_dm2[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0122; timing() { - related_pin : "gpio_loopback_zero[33]"; + related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88708"); + values("0.26232"); } rise_transition(scalar) { - values("1.27015"); + values("0.37867"); } cell_fall(scalar) { - values("0.42057"); + values("0.12500"); } fall_transition(scalar) { - values("0.56758"); + values("0.17063"); } } } pin("gpio_dm2[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0107; timing() { - related_pin : "gpio_loopback_zero[32]"; + related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88969"); + values("0.25861"); } rise_transition(scalar) { - values("1.27511"); + values("0.37402"); } cell_fall(scalar) { - values("0.42131"); + values("0.12289"); } fall_transition(scalar) { - values("0.56956"); + values("0.16873"); } } } pin("gpio_dm2[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0102; timing() { - related_pin : "gpio_loopback_zero[31]"; + related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88815"); + values("0.25780"); } rise_transition(scalar) { - values("1.27226"); + values("0.37222"); } cell_fall(scalar) { - values("0.42085"); + values("0.12277"); } fall_transition(scalar) { - values("0.56857"); + values("0.16774"); } } } pin("gpio_dm2[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0107; timing() { - related_pin : "gpio_loopback_zero[30]"; + related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88759"); + values("0.25897"); } rise_transition(scalar) { - values("1.27185"); + values("0.37386"); } cell_fall(scalar) { - values("0.42044"); + values("0.12336"); } fall_transition(scalar) { - values("0.56828"); + values("0.16848"); } } } pin("gpio_dm2[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0169; timing() { - related_pin : "gpio_loopback_zero[29]"; + related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88930"); + values("0.27316"); } rise_transition(scalar) { - values("1.27392"); + values("0.39431"); } cell_fall(scalar) { - values("0.42140"); + values("0.13033"); } fall_transition(scalar) { - values("0.56939"); + values("0.17763"); } } } pin("gpio_dm2[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0140; timing() { - related_pin : "gpio_loopback_zero[28]"; + related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88731"); + values("0.26639"); } rise_transition(scalar) { - values("1.27132"); + values("0.38471"); } cell_fall(scalar) { - values("0.42036"); + values("0.12694"); } fall_transition(scalar) { - values("0.56807"); + values("0.17337"); } } } pin("gpio_dm2[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0139; timing() { - related_pin : "gpio_loopback_zero[27]"; + related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88951"); + values("0.26630"); } rise_transition(scalar) { - values("1.27424"); + values("0.38441"); } cell_fall(scalar) { - values("0.42149"); + values("0.12696"); } fall_transition(scalar) { - values("0.56949"); + values("0.17319"); } } } pin("gpio_dm2[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0123; timing() { - related_pin : "gpio_loopback_zero[26]"; + related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89086"); + values("0.26266"); } rise_transition(scalar) { - values("1.27482"); + values("0.37915"); } cell_fall(scalar) { - values("0.42260"); + values("0.12518"); } fall_transition(scalar) { - values("0.56952"); + values("0.17085"); } } } pin("gpio_dm2[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0118; timing() { - related_pin : "gpio_loopback_zero[25]"; + related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89247"); + values("0.26115"); } rise_transition(scalar) { - values("1.27699"); + values("0.37753"); } cell_fall(scalar) { - values("0.42316"); + values("0.12420"); } fall_transition(scalar) { - values("0.57240"); + values("0.17031"); } } } pin("gpio_dm2[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0125; timing() { - related_pin : "gpio_loopback_zero[24]"; + related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88653"); + values("0.26298"); } rise_transition(scalar) { - values("1.27020"); + values("0.37975"); } cell_fall(scalar) { - values("0.42002"); + values("0.12528"); } fall_transition(scalar) { - values("0.56708"); + values("0.17116"); } } } @@ -5853,64 +5853,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[12]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0087; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25414"); + values("0.25435"); } rise_transition(scalar) { - values("0.36693"); + values("0.36722"); } cell_fall(scalar) { - values("0.12099"); + values("0.12109"); } fall_transition(scalar) { - values("0.16528"); + values("0.16541"); } } } pin("gpio_dm2[11]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0082; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25552"); + values("0.25313"); } rise_transition(scalar) { - values("0.36892"); + values("0.36546"); } cell_fall(scalar) { - values("0.12167"); + values("0.12049"); } fall_transition(scalar) { - values("0.16618"); + values("0.16462"); } } } pin("gpio_dm2[10]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0084; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25382"); + values("0.25337"); } rise_transition(scalar) { - values("0.36704"); + values("0.36639"); } cell_fall(scalar) { - values("0.12058"); + values("0.12035"); } fall_transition(scalar) { - values("0.16557"); + values("0.16528"); } } } @@ -6063,22 +6063,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[2]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0103; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25548"); + values("0.25798"); } rise_transition(scalar) { - values("0.36884"); + values("0.37261"); } cell_fall(scalar) { - values("0.12165"); + values("0.12281"); } fall_transition(scalar) { - values("0.16616"); + values("0.16790"); } } } @@ -6278,274 +6278,274 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88894"); + values("0.88921"); } rise_transition(scalar) { - values("1.27423"); + values("1.27462"); } cell_fall(scalar) { - values("0.42091"); + values("0.42104"); } fall_transition(scalar) { - values("0.56946"); + values("0.56964"); } } } pin("gpio_holdover[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89093"); + values("0.89282"); } rise_transition(scalar) { - values("1.27620"); + values("1.27888"); } cell_fall(scalar) { - values("0.42211"); + values("0.42300"); } fall_transition(scalar) { - values("0.56959"); + values("0.57080"); } } } pin("gpio_holdover[34]") { direction : output; - capacitance : 0.0118; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88795"); + values("0.73644"); } rise_transition(scalar) { - values("1.27285"); + values("1.05521"); } cell_fall(scalar) { - values("0.42044"); + values("0.35032"); } fall_transition(scalar) { - values("0.56884"); + values("0.46917"); } } } pin("gpio_holdover[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0157; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88648"); + values("0.74099"); } rise_transition(scalar) { - values("1.27014"); + values("1.06229"); } cell_fall(scalar) { - values("0.41997"); + values("0.35182"); } fall_transition(scalar) { - values("0.56756"); + values("0.47443"); } } } pin("gpio_holdover[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0152; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88910"); + values("0.73864"); } rise_transition(scalar) { - values("1.27510"); + values("1.06034"); } cell_fall(scalar) { - values("0.42072"); + values("0.35016"); } fall_transition(scalar) { - values("0.56954"); + values("0.47324"); } } } pin("gpio_holdover[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0204; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88754"); + values("0.75129"); } rise_transition(scalar) { - values("1.27226"); + values("1.07735"); } cell_fall(scalar) { - values("0.42025"); + values("0.35647"); } fall_transition(scalar) { - values("0.56855"); + values("0.48061"); } } } pin("gpio_holdover[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88716"); + values("0.73410"); } rise_transition(scalar) { - values("1.27185"); + values("1.05304"); } cell_fall(scalar) { - values("0.42000"); + values("0.34838"); } fall_transition(scalar) { - values("0.56826"); + values("0.47033"); } } } pin("gpio_holdover[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0171; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88870"); + values("0.74359"); } rise_transition(scalar) { - values("1.27391"); + values("1.06638"); } cell_fall(scalar) { - values("0.42080"); + values("0.35286"); } fall_transition(scalar) { - values("0.56936"); + values("0.47572"); } } } pin("gpio_holdover[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0159; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88661"); + values("0.74139"); } rise_transition(scalar) { - values("1.27131"); + values("1.06272"); } cell_fall(scalar) { - values("0.41966"); + values("0.35203"); } fall_transition(scalar) { - values("0.56805"); + values("0.47439"); } } } pin("gpio_holdover[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0153; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88891"); + values("0.73948"); } rise_transition(scalar) { - values("1.27423"); + values("1.06084"); } cell_fall(scalar) { - values("0.42089"); + values("0.35084"); } fall_transition(scalar) { - values("0.56947"); + values("0.47376"); } } } pin("gpio_holdover[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0174; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89057"); + values("0.74424"); } rise_transition(scalar) { - values("1.27481"); + values("1.06724"); } cell_fall(scalar) { - values("0.42231"); + values("0.35318"); } fall_transition(scalar) { - values("0.56951"); + values("0.47614"); } } } pin("gpio_holdover[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0168; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89187"); + values("0.74401"); } rise_transition(scalar) { - values("1.27697"); + values("1.06584"); } cell_fall(scalar) { - values("0.42256"); + values("0.35351"); } fall_transition(scalar) { - values("0.57235"); + values("0.47595"); } } } pin("gpio_holdover[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88592"); + values("0.73563"); } rise_transition(scalar) { - values("1.27019"); + values("1.05534"); } cell_fall(scalar) { - values("0.41941"); + values("0.34905"); } fall_transition(scalar) { - values("0.56706"); + values("0.47128"); } } } @@ -6782,64 +6782,64 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73445"); + values("0.72994"); } rise_transition(scalar) { - values("1.05298"); + values("1.04656"); } cell_fall(scalar) { - values("0.34876"); + values("0.34664"); } fall_transition(scalar) { - values("0.47042"); + values("0.46755"); } } } pin("gpio_holdover[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73371"); + values("0.72584"); } rise_transition(scalar) { - values("1.05239"); + values("1.04069"); } cell_fall(scalar) { - values("0.34816"); + values("0.34472"); } fall_transition(scalar) { - values("0.46917"); + values("0.46475"); } } } pin("gpio_holdover[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73101"); + values("0.73060"); } rise_transition(scalar) { - values("1.04763"); + values("1.04705"); } cell_fall(scalar) { - values("0.34727"); + values("0.34708"); } fall_transition(scalar) { - values("0.46754"); + values("0.46728"); } } } @@ -6860,7 +6860,7 @@ library (openframe_project_wrapper) { values("0.34713"); } fall_transition(scalar) { - values("0.46783"); + values("0.46782"); } } } @@ -6992,22 +6992,22 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.72925"); + values("0.73287"); } rise_transition(scalar) { - values("1.04615"); + values("1.05123"); } cell_fall(scalar) { - values("0.34610"); + values("0.34776"); } fall_transition(scalar) { - values("0.46700"); + values("0.46873"); } } } @@ -7207,274 +7207,274 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88519"); + values("0.88546"); } rise_transition(scalar) { - values("1.27419"); + values("1.27458"); } cell_fall(scalar) { - values("0.41717"); + values("0.41729"); } fall_transition(scalar) { - values("0.56938"); + values("0.56955"); } } } pin("gpio_ib_mode_sel[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89005"); + values("0.89193"); } rise_transition(scalar) { - values("1.27619"); + values("1.27888"); } cell_fall(scalar) { - values("0.42123"); + values("0.42211"); } fall_transition(scalar) { - values("0.56958"); + values("0.57078"); } } } pin("gpio_ib_mode_sel[34]") { direction : output; - capacitance : 0.0118; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88416"); + values("0.73583"); } rise_transition(scalar) { - values("1.27281"); + values("1.05519"); } cell_fall(scalar) { - values("0.41665"); + values("0.34972"); } fall_transition(scalar) { - values("0.56876"); + values("0.46913"); } } } pin("gpio_ib_mode_sel[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0157; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88274"); + values("0.73878"); } rise_transition(scalar) { - values("1.27010"); + values("1.06227"); } cell_fall(scalar) { - values("0.41624"); + values("0.34961"); } fall_transition(scalar) { - values("0.56747"); + values("0.47437"); } } } pin("gpio_ib_mode_sel[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0152; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88738"); + values("0.73820"); } rise_transition(scalar) { - values("1.27509"); + values("1.06033"); } cell_fall(scalar) { - values("0.41900"); + values("0.34973"); } fall_transition(scalar) { - values("0.56951"); + values("0.47323"); } } } pin("gpio_ib_mode_sel[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0204; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88394"); + values("0.75069"); } rise_transition(scalar) { - values("1.27222"); + values("1.07735"); } cell_fall(scalar) { - values("0.41666"); + values("0.35587"); } fall_transition(scalar) { - values("0.56847"); + values("0.48060"); } } } pin("gpio_ib_mode_sel[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88415"); + values("0.73153"); } rise_transition(scalar) { - values("1.27182"); + values("1.05301"); } cell_fall(scalar) { - values("0.41701"); + values("0.34581"); } fall_transition(scalar) { - values("0.56820"); + values("0.47027"); } } } pin("gpio_ib_mode_sel[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0171; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88509"); + values("0.74303"); } rise_transition(scalar) { - values("1.27387"); + values("1.06637"); } cell_fall(scalar) { - values("0.41719"); + values("0.35229"); } fall_transition(scalar) { - values("0.56928"); + values("0.47571"); } } } pin("gpio_ib_mode_sel[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0159; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88395"); + values("0.73915"); } rise_transition(scalar) { - values("1.27129"); + values("1.06270"); } cell_fall(scalar) { - values("0.41701"); + values("0.34980"); } fall_transition(scalar) { - values("0.56799"); + values("0.47435"); } } } pin("gpio_ib_mode_sel[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0153; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88531"); + values("0.73699"); } rise_transition(scalar) { - values("1.27419"); + values("1.06082"); } cell_fall(scalar) { - values("0.41729"); + values("0.34836"); } fall_transition(scalar) { - values("0.56938"); + values("0.47371"); } } } pin("gpio_ib_mode_sel[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0174; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88707"); + values("0.74364"); } rise_transition(scalar) { - values("1.27478"); + values("1.06723"); } cell_fall(scalar) { - values("0.41881"); + values("0.35258"); } fall_transition(scalar) { - values("0.56942"); + values("0.47613"); } } } pin("gpio_ib_mode_sel[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0168; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88824"); + values("0.74142"); } rise_transition(scalar) { - values("1.27685"); + values("1.06581"); } cell_fall(scalar) { - values("0.41895"); + values("0.35092"); } fall_transition(scalar) { - values("0.57209"); + values("0.47588"); } } } pin("gpio_ib_mode_sel[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88232"); + values("0.73356"); } rise_transition(scalar) { - values("1.27015"); + values("1.05532"); } cell_fall(scalar) { - values("0.41582"); + values("0.34698"); } fall_transition(scalar) { - values("0.56697"); + values("0.47124"); } } } @@ -7711,64 +7711,64 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73386"); + values("0.72935"); } rise_transition(scalar) { - values("1.05297"); + values("1.04655"); } cell_fall(scalar) { - values("0.34817"); + values("0.34605"); } fall_transition(scalar) { - values("0.47040"); + values("0.46753"); } } } pin("gpio_ib_mode_sel[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73327"); + values("0.72337"); } rise_transition(scalar) { - values("1.05239"); + values("1.04064"); } cell_fall(scalar) { - values("0.34772"); + values("0.34224"); } fall_transition(scalar) { - values("0.46917"); + values("0.46465"); } } } pin("gpio_ib_mode_sel[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.72829"); + values("0.72788"); } rise_transition(scalar) { - values("1.04761"); + values("1.04703"); } cell_fall(scalar) { - values("0.34455"); + values("0.34435"); } fall_transition(scalar) { - values("0.46749"); + values("0.46723"); } } } @@ -7783,7 +7783,7 @@ library (openframe_project_wrapper) { values("0.73111"); } rise_transition(scalar) { - values("1.04933"); + values("1.04934"); } cell_fall(scalar) { values("0.34669"); @@ -7921,22 +7921,22 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.72677"); + values("0.73244"); } rise_transition(scalar) { - values("1.04611"); + values("1.05123"); } cell_fall(scalar) { - values("0.34362"); + values("0.34733"); } fall_transition(scalar) { - values("0.46692"); + values("0.46872"); } } } @@ -8157,11 +8157,11 @@ library (openframe_project_wrapper) { } pin("gpio_in[1]") { direction : input; - capacitance : 0.0262; + capacitance : 0.3246; } pin("gpio_in[0]") { direction : input; - capacitance : 0.1645; + capacitance : 0.5969; } } bus("gpio_in_h") { @@ -8519,253 +8519,253 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[35]") { direction : output; - capacitance : 0.0083; + capacitance : 0.0088; timing() { related_pin : "gpio_loopback_one[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17657"); + values("0.17765"); } rise_transition(scalar) { - values("0.25471"); + values("0.25627"); } cell_fall(scalar) { - values("0.08298"); + values("0.08351"); } fall_transition(scalar) { - values("0.11508"); + values("0.11578"); } } } pin("gpio_inp_dis[34]") { direction : output; - capacitance : 0.0080; + capacitance : 0.0118; timing() { related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17592"); + values("0.26211"); } rise_transition(scalar) { - values("0.25377"); + values("0.37769"); } cell_fall(scalar) { - values("0.08266"); + values("0.12512"); } fall_transition(scalar) { - values("0.11466"); + values("0.17036"); } } } pin("gpio_inp_dis[33]") { direction : output; - capacitance : 0.0080; + capacitance : 0.0122; timing() { related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17577"); + values("0.26248"); } rise_transition(scalar) { - values("0.25362"); + values("0.37867"); } cell_fall(scalar) { - values("0.08257"); + values("0.12516"); } fall_transition(scalar) { - values("0.11461"); + values("0.17064"); } } } pin("gpio_inp_dis[32]") { direction : output; - capacitance : 0.0085; + capacitance : 0.0107; timing() { related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17704"); + values("0.25949"); } rise_transition(scalar) { - values("0.25539"); + values("0.37403"); } cell_fall(scalar) { - values("0.08321"); + values("0.12378"); } fall_transition(scalar) { - values("0.11539"); + values("0.16875"); } } } pin("gpio_inp_dis[31]") { direction : output; - capacitance : 0.0082; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17620"); + values("0.25794"); } rise_transition(scalar) { - values("0.25420"); + values("0.37222"); } cell_fall(scalar) { - values("0.08280"); + values("0.12291"); } fall_transition(scalar) { - values("0.11483"); + values("0.16774"); } } } pin("gpio_inp_dis[30]") { direction : output; - capacitance : 0.0085; + capacitance : 0.0107; timing() { related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17696"); + values("0.25914"); } rise_transition(scalar) { - values("0.25524"); + values("0.37386"); } cell_fall(scalar) { - values("0.08319"); + values("0.12353"); } fall_transition(scalar) { - values("0.11532"); + values("0.16848"); } } } pin("gpio_inp_dis[29]") { direction : output; - capacitance : 0.0077; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17565"); + values("0.27331"); } rise_transition(scalar) { - values("0.25268"); + values("0.39431"); } cell_fall(scalar) { - values("0.08275"); + values("0.13048"); } fall_transition(scalar) { - values("0.11433"); + values("0.17763"); } } } pin("gpio_inp_dis[28]") { direction : output; - capacitance : 0.0076; + capacitance : 0.0140; timing() { related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17479"); + values("0.26657"); } rise_transition(scalar) { - values("0.25216"); + values("0.38471"); } cell_fall(scalar) { - values("0.08211"); + values("0.12712"); } fall_transition(scalar) { - values("0.11393"); + values("0.17337"); } } } pin("gpio_inp_dis[27]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17816"); + values("0.26644"); } rise_transition(scalar) { - values("0.25701"); + values("0.38441"); } cell_fall(scalar) { - values("0.08377"); + values("0.12711"); } fall_transition(scalar) { - values("0.11610"); + values("0.17320"); } } } pin("gpio_inp_dis[26]") { direction : output; - capacitance : 0.0079; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17569"); + values("0.26281"); } rise_transition(scalar) { - values("0.25332"); + values("0.37915"); } cell_fall(scalar) { - values("0.08259"); + values("0.12532"); } fall_transition(scalar) { - values("0.11448"); + values("0.17086"); } } } pin("gpio_inp_dis[25]") { direction : output; - capacitance : 0.0087; + capacitance : 0.0118; timing() { related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17753"); + values("0.26201"); } rise_transition(scalar) { - values("0.25610"); + values("0.37754"); } cell_fall(scalar) { - values("0.08345"); + values("0.12505"); } fall_transition(scalar) { - values("0.11570"); + values("0.17033"); } } } pin("gpio_inp_dis[24]") { direction : output; - capacitance : 0.0073; + capacitance : 0.0125; timing() { related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17433"); + values("0.26311"); } rise_transition(scalar) { - values("0.25149"); + values("0.37975"); } cell_fall(scalar) { - values("0.08188"); + values("0.12541"); } fall_transition(scalar) { - values("0.11364"); + values("0.17117"); } } } @@ -9002,64 +9002,64 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[12]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0087; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25429"); + values("0.25449"); } rise_transition(scalar) { - values("0.36693"); + values("0.36722"); } cell_fall(scalar) { - values("0.12113"); + values("0.12123"); } fall_transition(scalar) { - values("0.16528"); + values("0.16541"); } } } pin("gpio_inp_dis[11]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0082; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25567"); + values("0.25327"); } rise_transition(scalar) { - values("0.36892"); + values("0.36546"); } cell_fall(scalar) { - values("0.12181"); + values("0.12063"); } fall_transition(scalar) { - values("0.16618"); + values("0.16463"); } } } pin("gpio_inp_dis[10]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0084; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25471"); + values("0.25426"); } rise_transition(scalar) { - values("0.36705"); + values("0.36640"); } cell_fall(scalar) { - values("0.12147"); + values("0.12124"); } fall_transition(scalar) { - values("0.16559"); + values("0.16530"); } } } @@ -9212,22 +9212,22 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[2]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0103; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25562"); + values("0.25823"); } rise_transition(scalar) { - values("0.36884"); + values("0.37261"); } cell_fall(scalar) { - values("0.12179"); + values("0.12306"); } fall_transition(scalar) { - values("0.16616"); + values("0.16790"); } } } @@ -9312,51 +9312,51 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[35]") { direction : input; - capacitance : 0.0752; + capacitance : 0.0757; } pin("gpio_loopback_one[34]") { direction : input; - capacitance : 0.0749; + capacitance : 0.1121; } pin("gpio_loopback_one[33]") { direction : input; - capacitance : 0.0749; + capacitance : 0.1125; } pin("gpio_loopback_one[32]") { direction : input; - capacitance : 0.0754; + capacitance : 0.1110; } pin("gpio_loopback_one[31]") { direction : input; - capacitance : 0.0751; + capacitance : 0.1105; } pin("gpio_loopback_one[30]") { direction : input; - capacitance : 0.0754; + capacitance : 0.1110; } pin("gpio_loopback_one[29]") { direction : input; - capacitance : 0.0746; + capacitance : 0.1172; } pin("gpio_loopback_one[28]") { direction : input; - capacitance : 0.0744; + capacitance : 0.1143; } pin("gpio_loopback_one[27]") { direction : input; - capacitance : 0.0759; + capacitance : 0.1142; } pin("gpio_loopback_one[26]") { direction : input; - capacitance : 0.0748; + capacitance : 0.1126; } pin("gpio_loopback_one[25]") { direction : input; - capacitance : 0.0756; + capacitance : 0.1121; } pin("gpio_loopback_one[24]") { direction : input; - capacitance : 0.0742; + capacitance : 0.1128; } pin("gpio_loopback_one[23]") { direction : input; @@ -9404,15 +9404,15 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[12]") { direction : input; - capacitance : 0.1090; + capacitance : 0.1091; } pin("gpio_loopback_one[11]") { direction : input; - capacitance : 0.1096; + capacitance : 0.1085; } pin("gpio_loopback_one[10]") { direction : input; - capacitance : 0.1089; + capacitance : 0.1088; } pin("gpio_loopback_one[9]") { direction : input; @@ -9444,7 +9444,7 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[2]") { direction : input; - capacitance : 0.1095; + capacitance : 0.1107; } pin("gpio_loopback_one[1]") { direction : input; @@ -9489,55 +9489,55 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[36]") { direction : input; - capacitance : 0.3801; + capacitance : 0.3802; } pin("gpio_loopback_zero[35]") { direction : input; - capacitance : 0.3809; + capacitance : 0.3817; } pin("gpio_loopback_zero[34]") { direction : input; - capacitance : 0.3797; + capacitance : 0.3142; } pin("gpio_loopback_zero[33]") { direction : input; - capacitance : 0.3789; + capacitance : 0.3167; } pin("gpio_loopback_zero[32]") { direction : input; - capacitance : 0.3804; + capacitance : 0.3162; } pin("gpio_loopback_zero[31]") { direction : input; - capacitance : 0.3795; + capacitance : 0.3214; } pin("gpio_loopback_zero[30]") { direction : input; - capacitance : 0.3794; + capacitance : 0.3139; } pin("gpio_loopback_zero[29]") { direction : input; - capacitance : 0.3800; + capacitance : 0.3181; } pin("gpio_loopback_zero[28]") { direction : input; - capacitance : 0.3792; + capacitance : 0.3169; } pin("gpio_loopback_zero[27]") { direction : input; - capacitance : 0.3801; + capacitance : 0.3163; } pin("gpio_loopback_zero[26]") { direction : input; - capacitance : 0.3803; + capacitance : 0.3183; } pin("gpio_loopback_zero[25]") { direction : input; - capacitance : 0.3803; + capacitance : 0.3178; } pin("gpio_loopback_zero[24]") { direction : input; - capacitance : 0.3788; + capacitance : 0.3146; } pin("gpio_loopback_zero[23]") { direction : input; @@ -9585,15 +9585,15 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[12]") { direction : input; - capacitance : 0.3138; + capacitance : 0.3119; } pin("gpio_loopback_zero[11]") { direction : input; - capacitance : 0.3140; + capacitance : 0.3100; } pin("gpio_loopback_zero[10]") { direction : input; - capacitance : 0.3124; + capacitance : 0.3122; } pin("gpio_loopback_zero[9]") { direction : input; @@ -9625,7 +9625,7 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[2]") { direction : input; - capacitance : 0.3117; + capacitance : 0.3136; } pin("gpio_loopback_zero[1]") { direction : input; @@ -9810,253 +9810,253 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[35]") { direction : output; - capacitance : 0.0083; + capacitance : 0.0088; timing() { related_pin : "gpio_loopback_one[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17639"); + values("0.17747"); } rise_transition(scalar) { - values("0.25471"); + values("0.25627"); } cell_fall(scalar) { - values("0.08280"); + values("0.08333"); } fall_transition(scalar) { - values("0.11508"); + values("0.11578"); } } } pin("gpio_oeb[34]") { direction : output; - capacitance : 0.0080; + capacitance : 0.0132; timing() { - related_pin : "gpio_loopback_one[34]"; + related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17574"); + values("0.73515"); } rise_transition(scalar) { - values("0.25377"); + values("1.05517"); } cell_fall(scalar) { - values("0.08249"); + values("0.34904"); } fall_transition(scalar) { - values("0.11466"); + values("0.46909"); } } } pin("gpio_oeb[33]") { direction : output; - capacitance : 0.0080; + capacitance : 0.0157; timing() { - related_pin : "gpio_loopback_one[33]"; + related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17570"); + values("0.73780"); } rise_transition(scalar) { - values("0.25362"); + values("1.06226"); } cell_fall(scalar) { - values("0.08249"); + values("0.34863"); } fall_transition(scalar) { - values("0.11461"); + values("0.47436"); } } } pin("gpio_oeb[32]") { direction : output; - capacitance : 0.0085; + capacitance : 0.0152; timing() { - related_pin : "gpio_loopback_one[32]"; + related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17686"); + values("0.73789"); } rise_transition(scalar) { - values("0.25539"); + values("1.06033"); } cell_fall(scalar) { - values("0.08304"); + values("0.34942"); } fall_transition(scalar) { - values("0.11539"); + values("0.47323"); } } } pin("gpio_oeb[31]") { direction : output; - capacitance : 0.0082; + capacitance : 0.0204; timing() { - related_pin : "gpio_loopback_one[31]"; + related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17603"); + values("0.75056"); } rise_transition(scalar) { - values("0.25419"); + values("1.07735"); } cell_fall(scalar) { - values("0.08263"); + values("0.35574"); } fall_transition(scalar) { - values("0.11483"); + values("0.48060"); } } } pin("gpio_oeb[30]") { direction : output; - capacitance : 0.0085; + capacitance : 0.0129; timing() { - related_pin : "gpio_loopback_one[30]"; + related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17674"); + values("0.73068"); } rise_transition(scalar) { - values("0.25524"); + values("1.05301"); } cell_fall(scalar) { - values("0.08296"); + values("0.34496"); } fall_transition(scalar) { - values("0.11532"); + values("0.47026"); } } } pin("gpio_oeb[29]") { direction : output; - capacitance : 0.0077; + capacitance : 0.0171; timing() { - related_pin : "gpio_loopback_one[29]"; + related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17461"); + values("0.74289"); } rise_transition(scalar) { - values("0.25267"); + values("1.06637"); } cell_fall(scalar) { - values("0.08172"); + values("0.35216"); } fall_transition(scalar) { - values("0.11430"); + values("0.47571"); } } } pin("gpio_oeb[28]") { direction : output; - capacitance : 0.0076; + capacitance : 0.0159; timing() { - related_pin : "gpio_loopback_one[28]"; + related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17462"); + values("0.73927"); } rise_transition(scalar) { - values("0.25216"); + values("1.06270"); } cell_fall(scalar) { - values("0.08193"); + values("0.34992"); } fall_transition(scalar) { - values("0.11393"); + values("0.47435"); } } } pin("gpio_oeb[27]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0153; timing() { - related_pin : "gpio_loopback_one[27]"; + related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17798"); + values("0.73638"); } rise_transition(scalar) { - values("0.25701"); + values("1.06082"); } cell_fall(scalar) { - values("0.08358"); + values("0.34775"); } fall_transition(scalar) { - values("0.11610"); + values("0.47370"); } } } pin("gpio_oeb[26]") { direction : output; - capacitance : 0.0079; + capacitance : 0.0174; timing() { - related_pin : "gpio_loopback_one[26]"; + related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17535"); + values("0.74350"); } rise_transition(scalar) { - values("0.25332"); + values("1.06723"); } cell_fall(scalar) { - values("0.08225"); + values("0.35245"); } fall_transition(scalar) { - values("0.11447"); + values("0.47613"); } } } pin("gpio_oeb[25]") { direction : output; - capacitance : 0.0087; + capacitance : 0.0168; timing() { - related_pin : "gpio_loopback_one[25]"; + related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17735"); + values("0.74058"); } rise_transition(scalar) { - values("0.25609"); + values("1.06581"); } cell_fall(scalar) { - values("0.08328"); + values("0.35009"); } fall_transition(scalar) { - values("0.11570"); + values("0.47587"); } } } pin("gpio_oeb[24]") { direction : output; - capacitance : 0.0073; + capacitance : 0.0136; timing() { - related_pin : "gpio_loopback_one[24]"; + related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17416"); + values("0.73363"); } rise_transition(scalar) { - values("0.25149"); + values("1.05532"); } cell_fall(scalar) { - values("0.08171"); + values("0.34704"); } fall_transition(scalar) { - values("0.11363"); + values("0.47124"); } } } @@ -10293,64 +10293,64 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73303"); + values("0.72854"); } rise_transition(scalar) { - values("1.05296"); + values("1.04654"); } cell_fall(scalar) { - values("0.34735"); + values("0.34524"); } fall_transition(scalar) { - values("0.47038"); + values("0.46751"); } } } pin("gpio_oeb[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73315"); + values("0.72268"); } rise_transition(scalar) { - values("1.05239"); + values("1.04064"); } cell_fall(scalar) { - values("0.34760"); + values("0.34156"); } fall_transition(scalar) { - values("0.46917"); + values("0.46463"); } } } pin("gpio_oeb[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.72807"); + values("0.72767"); } rise_transition(scalar) { - values("1.04761"); + values("1.04703"); } cell_fall(scalar) { - values("0.34433"); + values("0.34414"); } fall_transition(scalar) { - values("0.46749"); + values("0.46723"); } } } @@ -10365,7 +10365,7 @@ library (openframe_project_wrapper) { values("0.73098"); } rise_transition(scalar) { - values("1.04933"); + values("1.04934"); } cell_fall(scalar) { values("0.34657"); @@ -10503,22 +10503,22 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.72596"); + values("0.73232"); } rise_transition(scalar) { - values("1.04610"); + values("1.05123"); } cell_fall(scalar) { - values("0.34282"); + values("0.34721"); } fall_transition(scalar) { - values("0.46690"); + values("0.46872"); } } } @@ -10718,276 +10718,89 @@ library (openframe_project_wrapper) { } pin("gpio_out[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88834"); + values("0.88861"); } rise_transition(scalar) { - values("1.27422"); + values("1.27461"); } cell_fall(scalar) { - values("0.42032"); + values("0.42045"); } fall_transition(scalar) { - values("0.56945"); + values("0.56962"); } } } pin("gpio_out[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89083"); + values("0.89271"); } rise_transition(scalar) { - values("1.27620"); + values("1.27888"); } cell_fall(scalar) { - values("0.42200"); + values("0.42289"); } fall_transition(scalar) { - values("0.56959"); + values("0.57079"); } } } pin("gpio_out[34]") { direction : output; - capacitance : 0.0118; - timing() { - related_pin : "gpio_loopback_zero[34]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.88735"); - } - rise_transition(scalar) { - values("1.27284"); - } - cell_fall(scalar) { - values("0.41985"); - } - fall_transition(scalar) { - values("0.56882"); - } - } + capacitance : 0.2039; } pin("gpio_out[33]") { direction : output; - capacitance : 0.0110; - timing() { - related_pin : "gpio_loopback_zero[33]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.88588"); - } - rise_transition(scalar) { - values("1.27013"); - } - cell_fall(scalar) { - values("0.41938"); - } - fall_transition(scalar) { - values("0.56754"); - } - } + capacitance : 0.1773; } pin("gpio_out[32]") { direction : output; - capacitance : 0.0126; - timing() { - related_pin : "gpio_loopback_zero[32]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.88834"); - } - rise_transition(scalar) { - values("1.27510"); - } - cell_fall(scalar) { - values("0.41996"); - } - fall_transition(scalar) { - values("0.56953"); - } - } + capacitance : 0.1232; } pin("gpio_out[31]") { direction : output; - capacitance : 0.0116; - timing() { - related_pin : "gpio_loopback_zero[31]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.88695"); - } - rise_transition(scalar) { - values("1.27225"); - } - cell_fall(scalar) { - values("0.41966"); - } - fall_transition(scalar) { - values("0.56854"); - } - } + capacitance : 0.0584; } pin("gpio_out[30]") { direction : output; - capacitance : 0.0115; - timing() { - related_pin : "gpio_loopback_zero[30]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.88644"); - } - rise_transition(scalar) { - values("1.27184"); - } - cell_fall(scalar) { - values("0.41929"); - } - fall_transition(scalar) { - values("0.56824"); - } - } + capacitance : 0.0283; } pin("gpio_out[29]") { direction : output; - capacitance : 0.0121; - timing() { - related_pin : "gpio_loopback_zero[29]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.88811"); - } - rise_transition(scalar) { - values("1.27391"); - } - cell_fall(scalar) { - values("0.42020"); - } - fall_transition(scalar) { - values("0.56935"); - } - } + capacitance : 0.1168; } pin("gpio_out[28]") { direction : output; - capacitance : 0.0114; - timing() { - related_pin : "gpio_loopback_zero[28]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.88601"); - } - rise_transition(scalar) { - values("1.27130"); - } - cell_fall(scalar) { - values("0.41907"); - } - fall_transition(scalar) { - values("0.56803"); - } - } + capacitance : 0.1672; } pin("gpio_out[27]") { direction : output; - capacitance : 0.0122; - timing() { - related_pin : "gpio_loopback_zero[27]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.88832"); - } - rise_transition(scalar) { - values("1.27422"); - } - cell_fall(scalar) { - values("0.42030"); - } - fall_transition(scalar) { - values("0.56945"); - } - } + capacitance : 0.2385; } pin("gpio_out[26]") { direction : output; - capacitance : 0.0125; - timing() { - related_pin : "gpio_loopback_zero[26]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.88986"); - } - rise_transition(scalar) { - values("1.27480"); - } - cell_fall(scalar) { - values("0.42160"); - } - fall_transition(scalar) { - values("0.56948"); - } - } + capacitance : 0.3221; } pin("gpio_out[25]") { direction : output; - capacitance : 0.0124; - timing() { - related_pin : "gpio_loopback_zero[25]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.89128"); - } - rise_transition(scalar) { - values("1.27694"); - } - cell_fall(scalar) { - values("0.42197"); - } - fall_transition(scalar) { - values("0.57230"); - } - } + capacitance : 0.3925; } pin("gpio_out[24]") { direction : output; - capacitance : 0.0110; - timing() { - related_pin : "gpio_loopback_zero[24]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.88533"); - } - rise_transition(scalar) { - values("1.27018"); - } - cell_fall(scalar) { - values("0.41882"); - } - fall_transition(scalar) { - values("0.56704"); - } - } + capacitance : 0.4340; } pin("gpio_out[23]") { direction : output; @@ -11222,39 +11035,39 @@ library (openframe_project_wrapper) { } pin("gpio_out[12]") { direction : output; - capacitance : 0.0246; + capacitance : 0.0234; } pin("gpio_out[11]") { direction : output; - capacitance : 0.0277; + capacitance : 0.0266; } pin("gpio_out[10]") { direction : output; - capacitance : 0.0322; + capacitance : 0.0327; } pin("gpio_out[9]") { direction : output; - capacitance : 0.0384; + capacitance : 0.0389; } pin("gpio_out[8]") { direction : output; - capacitance : 0.0458; + capacitance : 0.0461; } pin("gpio_out[7]") { direction : output; - capacitance : 0.0436; + capacitance : 0.0441; } pin("gpio_out[6]") { direction : output; - capacitance : 0.0376; + capacitance : 0.0381; } pin("gpio_out[5]") { direction : output; - capacitance : 0.0346; + capacitance : 0.0350; } pin("gpio_out[4]") { direction : output; - capacitance : 0.0294; + capacitance : 0.0298; } pin("gpio_out[3]") { direction : output; @@ -11262,7 +11075,7 @@ library (openframe_project_wrapper) { } pin("gpio_out[2]") { direction : output; - capacitance : 0.0217; + capacitance : 0.0239; } pin("gpio_out[1]") { direction : output; @@ -11460,274 +11273,274 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89296"); + values("0.89324"); } rise_transition(scalar) { - values("1.27430"); + values("1.27469"); } cell_fall(scalar) { - values("0.42493"); + values("0.42506"); } fall_transition(scalar) { - values("0.56963"); + values("0.56981"); } } } pin("gpio_slow_sel[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89189"); + values("0.89377"); } rise_transition(scalar) { - values("1.27621"); + values("1.27889"); } cell_fall(scalar) { - values("0.42306"); + values("0.42395"); } fall_transition(scalar) { - values("0.56961"); + values("0.57081"); } } } pin("gpio_slow_sel[34]") { direction : output; - capacitance : 0.0118; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89184"); + values("0.73716"); } rise_transition(scalar) { - values("1.27292"); + values("1.05523"); } cell_fall(scalar) { - values("0.42432"); + values("0.35104"); } fall_transition(scalar) { - values("0.56901"); + values("0.46922"); } } } pin("gpio_slow_sel[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0157; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88959"); + values("0.74250"); } rise_transition(scalar) { - values("1.27020"); + values("1.06232"); } cell_fall(scalar) { - values("0.42307"); + values("0.35332"); } fall_transition(scalar) { - values("0.56768"); + values("0.47448"); } } } pin("gpio_slow_sel[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0152; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89334"); + values("0.74139"); } rise_transition(scalar) { - values("1.27517"); + values("1.06037"); } cell_fall(scalar) { - values("0.42495"); + values("0.35292"); } fall_transition(scalar) { - values("0.56969"); + values("0.47331"); } } } pin("gpio_slow_sel[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0204; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89125"); + values("0.75216"); } rise_transition(scalar) { - values("1.27232"); + values("1.07736"); } cell_fall(scalar) { - values("0.42395"); + values("0.35734"); } fall_transition(scalar) { - values("0.56871"); + values("0.48063"); } } } pin("gpio_slow_sel[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89133"); + values("0.73723"); } rise_transition(scalar) { - values("1.27192"); + values("1.05310"); } cell_fall(scalar) { - values("0.42417"); + values("0.35150"); } fall_transition(scalar) { - values("0.56842"); + values("0.47046"); } } } pin("gpio_slow_sel[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0171; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89248"); + values("0.74420"); } rise_transition(scalar) { - values("1.27399"); + values("1.06638"); } cell_fall(scalar) { - values("0.42457"); + values("0.35347"); } fall_transition(scalar) { - values("0.56953"); + values("0.47573"); } } } pin("gpio_slow_sel[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0159; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89100"); + values("0.74297"); } rise_transition(scalar) { - values("1.27139"); + values("1.06275"); } cell_fall(scalar) { - values("0.42404"); + values("0.35362"); } fall_transition(scalar) { - values("0.56822"); + values("0.47444"); } } } pin("gpio_slow_sel[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0153; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89282"); + values("0.74258"); } rise_transition(scalar) { - values("1.27430"); + values("1.06090"); } cell_fall(scalar) { - values("0.42479"); + values("0.35393"); } fall_transition(scalar) { - values("0.56963"); + values("0.47388"); } } } pin("gpio_slow_sel[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0174; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89149"); + values("0.74482"); } rise_transition(scalar) { - values("1.27483"); + values("1.06724"); } cell_fall(scalar) { - values("0.42323"); + values("0.35376"); } fall_transition(scalar) { - values("0.56954"); + values("0.47615"); } } } pin("gpio_slow_sel[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0168; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89531"); + values("0.74472"); } rise_transition(scalar) { - values("1.27711"); + values("1.06585"); } cell_fall(scalar) { - values("0.42599"); + values("0.35422"); } fall_transition(scalar) { - values("0.57267"); + values("0.47597"); } } } pin("gpio_slow_sel[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89041"); + values("0.73852"); } rise_transition(scalar) { - values("1.27028"); + values("1.05539"); } cell_fall(scalar) { - values("0.42389"); + values("0.35193"); } fall_transition(scalar) { - values("0.56726"); + values("0.47139"); } } } @@ -11964,64 +11777,64 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73503"); + values("0.73051"); } rise_transition(scalar) { - values("1.05299"); + values("1.04657"); } cell_fall(scalar) { - values("0.34933"); + values("0.34721"); } fall_transition(scalar) { - values("0.47045"); + values("0.46757"); } } } pin("gpio_slow_sel[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73428"); + values("0.72817"); } rise_transition(scalar) { - values("1.05239"); + values("1.04075"); } cell_fall(scalar) { - values("0.34873"); + values("0.34704"); } fall_transition(scalar) { - values("0.46918"); + values("0.46488"); } } } pin("gpio_slow_sel[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73212"); + values("0.73171"); } rise_transition(scalar) { - values("1.04764"); + values("1.04706"); } cell_fall(scalar) { - values("0.34838"); + values("0.34818"); } fall_transition(scalar) { - values("0.46757"); + values("0.46731"); } } } @@ -12042,7 +11855,7 @@ library (openframe_project_wrapper) { values("0.34780"); } fall_transition(scalar) { - values("0.46784"); + values("0.46783"); } } } @@ -12174,22 +11987,22 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73244"); + values("0.73347"); } rise_transition(scalar) { - values("1.04622"); + values("1.05123"); } cell_fall(scalar) { - values("0.34928"); + values("0.34836"); } fall_transition(scalar) { - values("0.46716"); + values("0.46873"); } } } @@ -12389,274 +12202,274 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88619"); + values("0.88647"); } rise_transition(scalar) { - values("1.27420"); + values("1.27459"); } cell_fall(scalar) { - values("0.41817"); + values("0.41830"); } fall_transition(scalar) { - values("0.56939"); + values("0.56957"); } } } pin("gpio_vtrip_sel[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89045"); + values("0.89234"); } rise_transition(scalar) { - values("1.27620"); + values("1.27888"); } cell_fall(scalar) { - values("0.42163"); + values("0.42252"); } fall_transition(scalar) { - values("0.56958"); + values("0.57079"); } } } pin("gpio_vtrip_sel[34]") { direction : output; - capacitance : 0.0118; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88520"); + values("0.73613"); } rise_transition(scalar) { - values("1.27282"); + values("1.05520"); } cell_fall(scalar) { - values("0.41770"); + values("0.35001"); } fall_transition(scalar) { - values("0.56877"); + values("0.46915"); } } } pin("gpio_vtrip_sel[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0157; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88374"); + values("0.73897"); } rise_transition(scalar) { - values("1.27011"); + values("1.06227"); } cell_fall(scalar) { - values("0.41723"); + values("0.34980"); } fall_transition(scalar) { - values("0.56749"); + values("0.47438"); } } } pin("gpio_vtrip_sel[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0152; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88778"); + values("0.73831"); } rise_transition(scalar) { - values("1.27509"); + values("1.06033"); } cell_fall(scalar) { - values("0.41940"); + values("0.34984"); } fall_transition(scalar) { - values("0.56952"); + values("0.47324"); } } } pin("gpio_vtrip_sel[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0204; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88480"); + values("0.75080"); } rise_transition(scalar) { - values("1.27223"); + values("1.07735"); } cell_fall(scalar) { - values("0.41751"); + values("0.35598"); } fall_transition(scalar) { - values("0.56849"); + values("0.48061"); } } } pin("gpio_vtrip_sel[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88430"); + values("0.73214"); } rise_transition(scalar) { - values("1.27182"); + values("1.05302"); } cell_fall(scalar) { - values("0.41715"); + values("0.34642"); } fall_transition(scalar) { - values("0.56820"); + values("0.47028"); } } } pin("gpio_vtrip_sel[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0171; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88595"); + values("0.74315"); } rise_transition(scalar) { - values("1.27388"); + values("1.06637"); } cell_fall(scalar) { - values("0.41805"); + values("0.35241"); } fall_transition(scalar) { - values("0.56929"); + values("0.47571"); } } } pin("gpio_vtrip_sel[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0159; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88368"); + values("0.73928"); } rise_transition(scalar) { - values("1.27128"); + values("1.06270"); } cell_fall(scalar) { - values("0.41673"); + values("0.34993"); } fall_transition(scalar) { - values("0.56799"); + values("0.47435"); } } } pin("gpio_vtrip_sel[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0153; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88617"); + values("0.73760"); } rise_transition(scalar) { - values("1.27420"); + values("1.06082"); } cell_fall(scalar) { - values("0.41815"); + values("0.34896"); } fall_transition(scalar) { - values("0.56940"); + values("0.47372"); } } } pin("gpio_vtrip_sel[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0174; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88770"); + values("0.74375"); } rise_transition(scalar) { - values("1.27478"); + values("1.06723"); } cell_fall(scalar) { - values("0.41945"); + values("0.35270"); } fall_transition(scalar) { - values("0.56943"); + values("0.47613"); } } } pin("gpio_vtrip_sel[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0168; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88896"); + values("0.74203"); } rise_transition(scalar) { - values("1.27687"); + values("1.06582"); } cell_fall(scalar) { - values("0.41967"); + values("0.35153"); } fall_transition(scalar) { - values("0.57213"); + values("0.47589"); } } } pin("gpio_vtrip_sel[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88318"); + values("0.73367"); } rise_transition(scalar) { - values("1.27015"); + values("1.05532"); } cell_fall(scalar) { - values("0.41667"); + values("0.34709"); } fall_transition(scalar) { - values("0.56698"); + values("0.47124"); } } } @@ -12893,64 +12706,64 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73412"); + values("0.72961"); } rise_transition(scalar) { - values("1.05298"); + values("1.04656"); } cell_fall(scalar) { - values("0.34843"); + values("0.34631"); } fall_transition(scalar) { - values("0.47041"); + values("0.46754"); } } } pin("gpio_vtrip_sel[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73338"); + values("0.72397"); } rise_transition(scalar) { - values("1.05239"); + values("1.04065"); } cell_fall(scalar) { - values("0.34783"); + values("0.34285"); } fall_transition(scalar) { - values("0.46917"); + values("0.46468"); } } } pin("gpio_vtrip_sel[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.72904"); + values("0.72863"); } rise_transition(scalar) { - values("1.04761"); + values("1.04703"); } cell_fall(scalar) { - values("0.34530"); + values("0.34510"); } fall_transition(scalar) { - values("0.46750"); + values("0.46724"); } } } @@ -12965,7 +12778,7 @@ library (openframe_project_wrapper) { values("0.73121"); } rise_transition(scalar) { - values("1.04933"); + values("1.04934"); } cell_fall(scalar) { values("0.34680"); @@ -13103,22 +12916,22 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.72738"); + values("0.73255"); } rise_transition(scalar) { - values("1.04612"); + values("1.05123"); } cell_fall(scalar) { - values("0.34423"); + values("0.34744"); } fall_transition(scalar) { - values("0.46694"); + values("0.46872"); } } } diff --git a/lib/multicorner/openframe_project_wrapper__min_ss_100C_1v60.lib b/lib/multicorner/openframe_project_wrapper__min_ss_100C_1v60.lib index 32729ba..5a08b74 100644 --- a/lib/multicorner/openframe_project_wrapper__min_ss_100C_1v60.lib +++ b/lib/multicorner/openframe_project_wrapper__min_ss_100C_1v60.lib @@ -167,7 +167,7 @@ library (openframe_project_wrapper) { } cell ("openframe_project_wrapper") { - area : 16852.445 + area : 33705.535 is_macro_cell : true; pin("por_l") { direction : input; @@ -704,274 +704,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90106"); + values("1.90164"); } rise_transition(scalar) { - values("2.68834"); + values("2.68915"); } cell_fall(scalar) { - values("1.15097"); + values("1.15132"); } fall_transition(scalar) { - values("1.57396"); + values("1.57444"); } } } pin("gpio_analog_en[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90265"); + values("1.90663"); } rise_transition(scalar) { - values("2.69331"); + values("2.69892"); } cell_fall(scalar) { - values("1.15104"); + values("1.15344"); } fall_transition(scalar) { - values("1.57622"); + values("1.57954"); } } } pin("gpio_analog_en[34]") { direction : output; - capacitance : 0.0118; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89917"); + values("1.57362"); } rise_transition(scalar) { - values("2.68544"); + values("2.22936"); } cell_fall(scalar) { - values("1.14990"); + values("0.95265"); } fall_transition(scalar) { - values("1.57224"); + values("1.30438"); } } } pin("gpio_analog_en[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0157; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89450"); + values("1.58573"); } rise_transition(scalar) { - values("2.67986"); + values("2.24536"); } cell_fall(scalar) { - values("1.14677"); + values("0.96010"); } fall_transition(scalar) { - values("1.56889"); + values("1.31293"); } } } pin("gpio_analog_en[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0152; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90233"); + values("1.58299"); } rise_transition(scalar) { - values("2.69053"); + values("2.24163"); } cell_fall(scalar) { - values("1.15157"); + values("0.95837"); } fall_transition(scalar) { - values("1.57498"); + values("1.31048"); } } } pin("gpio_analog_en[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0204; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89822"); + values("1.60766"); } rise_transition(scalar) { - values("2.68424"); + values("2.27747"); } cell_fall(scalar) { - values("1.14927"); + values("0.97294"); } fall_transition(scalar) { - values("1.57153"); + values("1.33139"); } } } pin("gpio_analog_en[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89764"); + values("1.57281"); } rise_transition(scalar) { - values("2.68352"); + values("2.22597"); } cell_fall(scalar) { - values("1.14887"); + values("0.95265"); } fall_transition(scalar) { - values("1.57100"); + values("1.30157"); } } } pin("gpio_analog_en[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0171; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90067"); + values("1.59106"); } rise_transition(scalar) { - values("2.68763"); + values("2.25449"); } cell_fall(scalar) { - values("1.15079"); + values("0.96279"); } fall_transition(scalar) { - values("1.57358"); + values("1.31786"); } } } pin("gpio_analog_en[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0159; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89686"); + values("1.58636"); } rise_transition(scalar) { - values("2.68237"); + values("2.24652"); } cell_fall(scalar) { - values("1.14843"); + values("0.96037"); } fall_transition(scalar) { - values("1.57035"); + values("1.31342"); } } } pin("gpio_analog_en[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0153; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90117"); + values("1.58445"); } rise_transition(scalar) { - values("2.68834"); + values("2.24236"); } cell_fall(scalar) { - values("1.15107"); + values("0.95967"); } fall_transition(scalar) { - values("1.57396"); + values("1.31115"); } } } pin("gpio_analog_en[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0174; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90067"); + values("1.59232"); } rise_transition(scalar) { - values("2.68981"); + values("2.25627"); } cell_fall(scalar) { - values("1.15012"); + values("0.96356"); } fall_transition(scalar) { - values("1.57459"); + values("1.31894"); } } } pin("gpio_analog_en[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0168; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90425"); + values("1.59075"); } rise_transition(scalar) { - values("2.69234"); + values("2.25286"); } cell_fall(scalar) { - values("1.15333"); + values("0.96301"); } fall_transition(scalar) { - values("1.57774"); + values("1.31727"); } } } pin("gpio_analog_en[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89521"); + values("1.57594"); } rise_transition(scalar) { - values("2.67981"); + values("2.23085"); } cell_fall(scalar) { - values("1.14753"); + values("0.95439"); } fall_transition(scalar) { - values("1.56901"); + values("1.30437"); } } } @@ -1208,64 +1208,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57082"); + values("1.56129"); } rise_transition(scalar) { - values("2.22568"); + values("2.21226"); } cell_fall(scalar) { - values("0.95074"); + values("0.94499"); } fall_transition(scalar) { - values("1.30147"); + values("1.29357"); } } } pin("gpio_analog_en[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57046"); + values("1.55366"); } rise_transition(scalar) { - values("2.22557"); + values("2.19961"); } cell_fall(scalar) { - values("0.95029"); + values("0.94098"); } fall_transition(scalar) { - values("1.30063"); + values("1.28642"); } } } pin("gpio_analog_en[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56381"); + values("1.56295"); } rise_transition(scalar) { - values("2.21508"); + values("2.21387"); } cell_fall(scalar) { - values("0.94665"); + values("0.94612"); } fall_transition(scalar) { - values("1.29482"); + values("1.29411"); } } } @@ -1418,22 +1418,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56234"); + values("1.56869"); } rise_transition(scalar) { - values("2.21122"); + values("2.22307"); } cell_fall(scalar) { - values("0.94637"); + values("0.94923"); } fall_transition(scalar) { - values("1.29312"); + values("1.29921"); } } } @@ -1633,274 +1633,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90059"); + values("1.90117"); } rise_transition(scalar) { - values("2.68834"); + values("2.68915"); } cell_fall(scalar) { - values("1.15050"); + values("1.15084"); } fall_transition(scalar) { - values("1.57395"); + values("1.57443"); } } } pin("gpio_analog_pol[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90242"); + values("1.90640"); } rise_transition(scalar) { - values("2.69331"); + values("2.69892"); } cell_fall(scalar) { - values("1.15080"); + values("1.15321"); } fall_transition(scalar) { - values("1.57622"); + values("1.57954"); } } } pin("gpio_analog_pol[34]") { direction : output; - capacitance : 0.0118; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89854"); + values("1.57353"); } rise_transition(scalar) { - values("2.68544"); + values("2.22935"); } cell_fall(scalar) { - values("1.14926"); + values("0.95257"); } fall_transition(scalar) { - values("1.57223"); + values("1.30438"); } } } pin("gpio_analog_pol[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0157; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89382"); + values("1.58590"); } rise_transition(scalar) { - values("2.67986"); + values("2.24536"); } cell_fall(scalar) { - values("1.14609"); + values("0.96027"); } fall_transition(scalar) { - values("1.56888"); + values("1.31293"); } } } pin("gpio_analog_pol[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0152; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90173"); + values("1.58255"); } rise_transition(scalar) { - values("2.69052"); + values("2.24163"); } cell_fall(scalar) { - values("1.15097"); + values("0.95793"); } fall_transition(scalar) { - values("1.57497"); + values("1.31047"); } } } pin("gpio_analog_pol[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0204; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89768"); + values("1.60724"); } rise_transition(scalar) { - values("2.68424"); + values("2.27747"); } cell_fall(scalar) { - values("1.14874"); + values("0.97251"); } fall_transition(scalar) { - values("1.57152"); + values("1.33139"); } } } pin("gpio_analog_pol[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89704"); + values("1.57238"); } rise_transition(scalar) { - values("2.68352"); + values("2.22597"); } cell_fall(scalar) { - values("1.14827"); + values("0.95222"); } fall_transition(scalar) { - values("1.57099"); + values("1.30156"); } } } pin("gpio_analog_pol[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0171; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90014"); + values("1.59117"); } rise_transition(scalar) { - values("2.68762"); + values("2.25449"); } cell_fall(scalar) { - values("1.15026"); + values("0.96291"); } fall_transition(scalar) { - values("1.57357"); + values("1.31786"); } } } pin("gpio_analog_pol[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0159; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89626"); + values("1.58586"); } rise_transition(scalar) { - values("2.68236"); + values("2.24652"); } cell_fall(scalar) { - values("1.14783"); + values("0.95987"); } fall_transition(scalar) { - values("1.57034"); + values("1.31342"); } } } pin("gpio_analog_pol[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0153; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90057"); + values("1.58404"); } rise_transition(scalar) { - values("2.68834"); + values("2.24236"); } cell_fall(scalar) { - values("1.15047"); + values("0.95926"); } fall_transition(scalar) { - values("1.57395"); + values("1.31115"); } } } pin("gpio_analog_pol[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0174; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90057"); + values("1.59243"); } rise_transition(scalar) { - values("2.68981"); + values("2.25627"); } cell_fall(scalar) { - values("1.15001"); + values("0.96367"); } fall_transition(scalar) { - values("1.57459"); + values("1.31894"); } } } pin("gpio_analog_pol[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0168; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90405"); + values("1.59067"); } rise_transition(scalar) { - values("2.69233"); + values("2.25286"); } cell_fall(scalar) { - values("1.15314"); + values("0.96293"); } fall_transition(scalar) { - values("1.57773"); + values("1.31727"); } } } pin("gpio_analog_pol[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89461"); + values("1.57551"); } rise_transition(scalar) { - values("2.67981"); + values("2.23085"); } cell_fall(scalar) { - values("1.14693"); + values("0.95396"); } fall_transition(scalar) { - values("1.56899"); + values("1.30436"); } } } @@ -2137,64 +2137,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57069"); + values("1.56117"); } rise_transition(scalar) { - values("2.22568"); + values("2.21226"); } cell_fall(scalar) { - values("0.95062"); + values("0.94487"); } fall_transition(scalar) { - values("1.30147"); + values("1.29356"); } } } pin("gpio_analog_pol[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57038"); + values("1.55316"); } rise_transition(scalar) { - values("2.22557"); + values("2.19960"); } cell_fall(scalar) { - values("0.95021"); + values("0.94048"); } fall_transition(scalar) { - values("1.30063"); + values("1.28641"); } } } pin("gpio_analog_pol[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56371"); + values("1.56285"); } rise_transition(scalar) { - values("2.21508"); + values("2.21387"); } cell_fall(scalar) { - values("0.94655"); + values("0.94603"); } fall_transition(scalar) { - values("1.29482"); + values("1.29410"); } } } @@ -2212,7 +2212,7 @@ library (openframe_project_wrapper) { values("2.21917"); } cell_fall(scalar) { - values("0.94749"); + values("0.94748"); } fall_transition(scalar) { values("1.29688"); @@ -2347,22 +2347,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56202"); + values("1.56880"); } rise_transition(scalar) { - values("2.21121"); + values("2.22307"); } cell_fall(scalar) { - values("0.94604"); + values("0.94934"); } fall_transition(scalar) { - values("1.29312"); + values("1.29921"); } } } @@ -2562,274 +2562,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89863"); + values("1.89920"); } rise_transition(scalar) { - values("2.68832"); + values("2.68913"); } cell_fall(scalar) { - values("1.14854"); + values("1.14888"); } fall_transition(scalar) { - values("1.57392"); + values("1.57440"); } } } pin("gpio_analog_sel[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90198"); + values("1.90597"); } rise_transition(scalar) { - values("2.69331"); + values("2.69892"); } cell_fall(scalar) { - values("1.15037"); + values("1.15278"); } fall_transition(scalar) { - values("1.57621"); + values("1.57953"); } } } pin("gpio_analog_sel[34]") { direction : output; - capacitance : 0.0118; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89655"); + values("1.57327"); } rise_transition(scalar) { - values("2.68542"); + values("2.22935"); } cell_fall(scalar) { - values("1.14728"); + values("0.95231"); } fall_transition(scalar) { - values("1.57220"); + values("1.30438"); } } } pin("gpio_analog_sel[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0157; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89306"); + values("1.58517"); } rise_transition(scalar) { - values("2.67985"); + values("2.24535"); } cell_fall(scalar) { - values("1.14533"); + values("0.95955"); } fall_transition(scalar) { - values("1.56887"); + values("1.31292"); } } } pin("gpio_analog_sel[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0152; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89977"); + values("1.58088"); } rise_transition(scalar) { - values("2.69051"); + values("2.24162"); } cell_fall(scalar) { - values("1.14901"); + values("0.95626"); } fall_transition(scalar) { - values("1.57495"); + values("1.31046"); } } } pin("gpio_analog_sel[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0204; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89572"); + values("1.60696"); } rise_transition(scalar) { - values("2.68422"); + values("2.27747"); } cell_fall(scalar) { - values("1.14678"); + values("0.97223"); } fall_transition(scalar) { - values("1.57149"); + values("1.33139"); } } } pin("gpio_analog_sel[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89508"); + values("1.57081"); } rise_transition(scalar) { - values("2.68350"); + values("2.22596"); } cell_fall(scalar) { - values("1.14632"); + values("0.95064"); } fall_transition(scalar) { - values("1.57097"); + values("1.30154"); } } } pin("gpio_analog_sel[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0171; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89810"); + values("1.59067"); } rise_transition(scalar) { - values("2.68760"); + values("2.25449"); } cell_fall(scalar) { - values("1.14822"); + values("0.96241"); } fall_transition(scalar) { - values("1.57354"); + values("1.31786"); } } } pin("gpio_analog_sel[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0159; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89431"); + values("1.58550"); } rise_transition(scalar) { - values("2.68235"); + values("2.24652"); } cell_fall(scalar) { - values("1.14587"); + values("0.95952"); } fall_transition(scalar) { - values("1.57031"); + values("1.31341"); } } } pin("gpio_analog_sel[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0153; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89861"); + values("1.58246"); } rise_transition(scalar) { - values("2.68832"); + values("2.24234"); } cell_fall(scalar) { - values("1.14851"); + values("0.95768"); } fall_transition(scalar) { - values("1.57392"); + values("1.31112"); } } } pin("gpio_analog_sel[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0174; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90023"); + values("1.59196"); } rise_transition(scalar) { - values("2.68980"); + values("2.25626"); } cell_fall(scalar) { - values("1.14968"); + values("0.96320"); } fall_transition(scalar) { - values("1.57458"); + values("1.31894"); } } } pin("gpio_analog_sel[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0168; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90202"); + values("1.59040"); } rise_transition(scalar) { - values("2.69229"); + values("2.25286"); } cell_fall(scalar) { - values("1.15111"); + values("0.96265"); } fall_transition(scalar) { - values("1.57767"); + values("1.31727"); } } } pin("gpio_analog_sel[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89256"); + values("1.57386"); } rise_transition(scalar) { - values("2.67979"); + values("2.23083"); } cell_fall(scalar) { - values("1.14488"); + values("0.95231"); } fall_transition(scalar) { - values("1.56896"); + values("1.30434"); } } } @@ -3066,64 +3066,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57041"); + values("1.56089"); } rise_transition(scalar) { - values("2.22568"); + values("2.21226"); } cell_fall(scalar) { - values("0.95034"); + values("0.94459"); } fall_transition(scalar) { - values("1.30146"); + values("1.29356"); } } } pin("gpio_analog_sel[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57010"); + values("1.55257"); } rise_transition(scalar) { - values("2.22557"); + values("2.19960"); } cell_fall(scalar) { - values("0.94994"); + values("0.93989"); } fall_transition(scalar) { - values("1.30063"); + values("1.28640"); } } } pin("gpio_analog_sel[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56343"); + values("1.56257"); } rise_transition(scalar) { - values("2.21508"); + values("2.21387"); } cell_fall(scalar) { - values("0.94627"); + values("0.94575"); } fall_transition(scalar) { - values("1.29482"); + values("1.29410"); } } } @@ -3276,22 +3276,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56040"); + values("1.56831"); } rise_transition(scalar) { - values("2.21120"); + values("2.22307"); } cell_fall(scalar) { - values("0.94443"); + values("0.94885"); } fall_transition(scalar) { - values("1.29309"); + values("1.29921"); } } } @@ -3491,274 +3491,274 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90098"); + values("1.90156"); } rise_transition(scalar) { - values("2.68834"); + values("2.68915"); } cell_fall(scalar) { - values("1.15089"); + values("1.15124"); } fall_transition(scalar) { - values("1.57396"); + values("1.57444"); } } } pin("gpio_dm0[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90251"); + values("1.90650"); } rise_transition(scalar) { - values("2.69331"); + values("2.69892"); } cell_fall(scalar) { - values("1.15090"); + values("1.15331"); } fall_transition(scalar) { - values("1.57622"); + values("1.57954"); } } } pin("gpio_dm0[34]") { direction : output; - capacitance : 0.0118; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89886"); + values("1.57358"); } rise_transition(scalar) { - values("2.68544"); + values("2.22935"); } cell_fall(scalar) { - values("1.14958"); + values("0.95262"); } fall_transition(scalar) { - values("1.57224"); + values("1.30438"); } } } pin("gpio_dm0[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0157; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89425"); + values("1.58578"); } rise_transition(scalar) { - values("2.67986"); + values("2.24536"); } cell_fall(scalar) { - values("1.14652"); + values("0.96016"); } fall_transition(scalar) { - values("1.56889"); + values("1.31293"); } } } pin("gpio_dm0[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0152; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90207"); + values("1.58281"); } rise_transition(scalar) { - values("2.69052"); + values("2.24163"); } cell_fall(scalar) { - values("1.15131"); + values("0.95819"); } fall_transition(scalar) { - values("1.57498"); + values("1.31047"); } } } pin("gpio_dm0[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0204; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89808"); + values("1.60728"); } rise_transition(scalar) { - values("2.68424"); + values("2.27747"); } cell_fall(scalar) { - values("1.14913"); + values("0.97256"); } fall_transition(scalar) { - values("1.57152"); + values("1.33139"); } } } pin("gpio_dm0[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89738"); + values("1.57264"); } rise_transition(scalar) { - values("2.68352"); + values("2.22597"); } cell_fall(scalar) { - values("1.14861"); + values("0.95248"); } fall_transition(scalar) { - values("1.57100"); + values("1.30156"); } } } pin("gpio_dm0[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0171; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90054"); + values("1.59105"); } rise_transition(scalar) { - values("2.68763"); + values("2.25449"); } cell_fall(scalar) { - values("1.15065"); + values("0.96279"); } fall_transition(scalar) { - values("1.57358"); + values("1.31786"); } } } pin("gpio_dm0[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0159; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89661"); + values("1.58618"); } rise_transition(scalar) { - values("2.68237"); + values("2.24652"); } cell_fall(scalar) { - values("1.14817"); + values("0.96020"); } fall_transition(scalar) { - values("1.57035"); + values("1.31342"); } } } pin("gpio_dm0[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0153; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90091"); + values("1.58430"); } rise_transition(scalar) { - values("2.68834"); + values("2.24236"); } cell_fall(scalar) { - values("1.15082"); + values("0.95952"); } fall_transition(scalar) { - values("1.57396"); + values("1.31115"); } } } pin("gpio_dm0[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0174; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90063"); + values("1.59232"); } rise_transition(scalar) { - values("2.68981"); + values("2.25627"); } cell_fall(scalar) { - values("1.15007"); + values("0.96356"); } fall_transition(scalar) { - values("1.57459"); + values("1.31894"); } } } pin("gpio_dm0[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0168; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90420"); + values("1.59072"); } rise_transition(scalar) { - values("2.69233"); + values("2.25286"); } cell_fall(scalar) { - values("1.15328"); + values("0.96297"); } fall_transition(scalar) { - values("1.57774"); + values("1.31727"); } } } pin("gpio_dm0[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89496"); + values("1.57578"); } rise_transition(scalar) { - values("2.67981"); + values("2.23085"); } cell_fall(scalar) { - values("1.14727"); + values("0.95423"); } fall_transition(scalar) { - values("1.56900"); + values("1.30437"); } } } @@ -3995,64 +3995,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57073"); + values("1.56121"); } rise_transition(scalar) { - values("2.22568"); + values("2.21226"); } cell_fall(scalar) { - values("0.95066"); + values("0.94491"); } fall_transition(scalar) { - values("1.30147"); + values("1.29356"); } } } pin("gpio_dm0[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57042"); + values("1.55349"); } rise_transition(scalar) { - values("2.22557"); + values("2.19961"); } cell_fall(scalar) { - values("0.95026"); + values("0.94080"); } fall_transition(scalar) { - values("1.30063"); + values("1.28642"); } } } pin("gpio_dm0[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56376"); + values("1.56290"); } rise_transition(scalar) { - values("2.21508"); + values("2.21387"); } cell_fall(scalar) { - values("0.94660"); + values("0.94608"); } fall_transition(scalar) { - values("1.29482"); + values("1.29410"); } } } @@ -4064,7 +4064,7 @@ library (openframe_project_wrapper) { timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56591"); + values("1.56590"); } rise_transition(scalar) { values("2.21917"); @@ -4205,22 +4205,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56220"); + values("1.56868"); } rise_transition(scalar) { - values("2.21122"); + values("2.22307"); } cell_fall(scalar) { - values("0.94623"); + values("0.94922"); } fall_transition(scalar) { - values("1.29312"); + values("1.29921"); } } } @@ -4420,43 +4420,43 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90130"); + values("1.90188"); } rise_transition(scalar) { - values("2.68834"); + values("2.68916"); } cell_fall(scalar) { - values("1.15121"); + values("1.15156"); } fall_transition(scalar) { - values("1.57396"); + values("1.57444"); } } } pin("gpio_dm1[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90270"); + values("1.90668"); } rise_transition(scalar) { - values("2.69331"); + values("2.69892"); } cell_fall(scalar) { - values("1.15108"); + values("1.15349"); } fall_transition(scalar) { - values("1.57622"); + values("1.57954"); } } } @@ -4464,230 +4464,230 @@ library (openframe_project_wrapper) { direction : output; capacitance : 0.0118; timing() { - related_pin : "gpio_loopback_zero[34]"; + related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89929"); + values("0.56255"); } rise_transition(scalar) { - values("2.68544"); + values("0.80448"); } cell_fall(scalar) { - values("1.15001"); + values("0.34259"); } fall_transition(scalar) { - values("1.57224"); + values("0.47374"); } } } pin("gpio_dm1[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0122; timing() { - related_pin : "gpio_loopback_zero[33]"; + related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89481"); + values("0.56380"); } rise_transition(scalar) { - values("2.67987"); + values("0.80670"); } cell_fall(scalar) { - values("1.14709"); + values("0.34319"); } fall_transition(scalar) { - values("1.56889"); + values("0.47492"); } } } pin("gpio_dm1[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0107; timing() { - related_pin : "gpio_loopback_zero[32]"; + related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90266"); + values("0.55719"); } rise_transition(scalar) { - values("2.69053"); + values("0.79659"); } cell_fall(scalar) { - values("1.15190"); + values("0.33943"); } fall_transition(scalar) { - values("1.57499"); + values("0.46923"); } } } pin("gpio_dm1[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0102; timing() { - related_pin : "gpio_loopback_zero[31]"; + related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89827"); + values("0.55410"); } rise_transition(scalar) { - values("2.68424"); + values("0.79281"); } cell_fall(scalar) { - values("1.14932"); + values("0.33738"); } fall_transition(scalar) { - values("1.57153"); + values("0.46693"); } } } pin("gpio_dm1[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0107; timing() { - related_pin : "gpio_loopback_zero[30]"; + related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89795"); + values("0.55650"); } rise_transition(scalar) { - values("2.68353"); + values("0.79635"); } cell_fall(scalar) { - values("1.14918"); + values("0.33879"); } fall_transition(scalar) { - values("1.57101"); + values("0.46897"); } } } pin("gpio_dm1[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0169; timing() { - related_pin : "gpio_loopback_zero[29]"; + related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90073"); + values("0.58749"); } rise_transition(scalar) { - values("2.68763"); + values("0.84038"); } cell_fall(scalar) { - values("1.15084"); + values("0.35745"); } fall_transition(scalar) { - values("1.57358"); + values("0.49429"); } } } pin("gpio_dm1[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0140; timing() { - related_pin : "gpio_loopback_zero[28]"; + related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89717"); + values("0.57318"); } rise_transition(scalar) { - values("2.68237"); + values("0.81968"); } cell_fall(scalar) { - values("1.14874"); + values("0.34894"); } fall_transition(scalar) { - values("1.57036"); + values("0.48241"); } } } pin("gpio_dm1[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0139; timing() { - related_pin : "gpio_loopback_zero[27]"; + related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90136"); + values("0.57248"); } rise_transition(scalar) { - values("2.68834"); + values("0.81906"); } cell_fall(scalar) { - values("1.15127"); + values("0.34841"); } fall_transition(scalar) { - values("1.57397"); + values("0.48202"); } } } pin("gpio_dm1[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0123; timing() { - related_pin : "gpio_loopback_zero[26]"; + related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90073"); + values("0.56451"); } rise_transition(scalar) { - values("2.68981"); + values("0.80774"); } cell_fall(scalar) { - values("1.15017"); + values("0.34362"); } fall_transition(scalar) { - values("1.57459"); + values("0.47552"); } } } pin("gpio_dm1[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0118; timing() { - related_pin : "gpio_loopback_zero[25]"; + related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90431"); + values("0.56230"); } rise_transition(scalar) { - values("2.69234"); + values("0.80413"); } cell_fall(scalar) { - values("1.15340"); + values("0.34244"); } fall_transition(scalar) { - values("1.57774"); + values("0.47357"); } } } pin("gpio_dm1[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0125; timing() { - related_pin : "gpio_loopback_zero[24]"; + related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89553"); + values("0.56566"); } rise_transition(scalar) { - values("2.67982"); + values("0.80899"); } cell_fall(scalar) { - values("1.14784"); + values("0.34442"); } fall_transition(scalar) { - values("1.56901"); + values("0.47627"); } } } @@ -4924,64 +4924,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[12]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0087; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.54602"); + values("0.54647"); } rise_transition(scalar) { - values("0.78148"); + values("0.78211"); } cell_fall(scalar) { - values("0.33246"); + values("0.33273"); } fall_transition(scalar) { - values("0.46036"); + values("0.46072"); } } } pin("gpio_dm1[11]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0082; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.54903"); + values("0.54380"); } rise_transition(scalar) { - values("0.78575"); + values("0.77832"); } cell_fall(scalar) { - values("0.33428"); + values("0.33112"); } fall_transition(scalar) { - values("0.46282"); + values("0.45854"); } } } pin("gpio_dm1[10]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0084; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.54640"); + values("0.54542"); } rise_transition(scalar) { - values("0.78157"); + values("0.78018"); } cell_fall(scalar) { - values("0.33285"); + values("0.33226"); } fall_transition(scalar) { - values("0.46056"); + values("0.45977"); } } } @@ -5134,22 +5134,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[2]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0103; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.54892"); + values("0.55476"); } rise_transition(scalar) { - values("0.78558"); + values("0.79366"); } cell_fall(scalar) { - values("0.33421"); + values("0.33779"); } fall_transition(scalar) { - values("0.46273"); + values("0.46741"); } } } @@ -5349,43 +5349,43 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89811"); + values("1.89869"); } rise_transition(scalar) { - values("2.68831"); + values("2.68913"); } cell_fall(scalar) { - values("1.14802"); + values("1.14837"); } fall_transition(scalar) { - values("1.57391"); + values("1.57439"); } } } pin("gpio_dm2[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90189"); + values("1.90587"); } rise_transition(scalar) { - values("2.69331"); + values("2.69892"); } cell_fall(scalar) { - values("1.15028"); + values("1.15268"); } fall_transition(scalar) { - values("1.57621"); + values("1.57953"); } } } @@ -5393,230 +5393,230 @@ library (openframe_project_wrapper) { direction : output; capacitance : 0.0118; timing() { - related_pin : "gpio_loopback_zero[34]"; + related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89604"); + values("0.56152"); } rise_transition(scalar) { - values("2.68541"); + values("0.80447"); } cell_fall(scalar) { - values("1.14676"); + values("0.34156"); } fall_transition(scalar) { - values("1.57219"); + values("0.47374"); } } } pin("gpio_dm2[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0122; timing() { - related_pin : "gpio_loopback_zero[33]"; + related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89254"); + values("0.56357"); } rise_transition(scalar) { - values("2.67985"); + values("0.80670"); } cell_fall(scalar) { - values("1.14481"); + values("0.34296"); } fall_transition(scalar) { - values("1.56886"); + values("0.47492"); } } } pin("gpio_dm2[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0107; timing() { - related_pin : "gpio_loopback_zero[32]"; + related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89925"); + values("0.55590"); } rise_transition(scalar) { - values("2.69050"); + values("0.79659"); } cell_fall(scalar) { - values("1.14849"); + values("0.33815"); } fall_transition(scalar) { - values("1.57494"); + values("0.46922"); } } } pin("gpio_dm2[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0102; timing() { - related_pin : "gpio_loopback_zero[31]"; + related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89520"); + values("0.55375"); } rise_transition(scalar) { - values("2.68422"); + values("0.79281"); } cell_fall(scalar) { - values("1.14626"); + values("0.33703"); } fall_transition(scalar) { - values("1.57148"); + values("0.46693"); } } } pin("gpio_dm2[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0107; timing() { - related_pin : "gpio_loopback_zero[30]"; + related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89444"); + values("0.55627"); } rise_transition(scalar) { - values("2.68350"); + values("0.79635"); } cell_fall(scalar) { - values("1.14568"); + values("0.33856"); } fall_transition(scalar) { - values("1.57096"); + values("0.46896"); } } } pin("gpio_dm2[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0169; timing() { - related_pin : "gpio_loopback_zero[29]"; + related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89758"); + values("0.58726"); } rise_transition(scalar) { - values("2.68760"); + values("0.84038"); } cell_fall(scalar) { - values("1.14770"); + values("0.35722"); } fall_transition(scalar) { - values("1.57353"); + values("0.49429"); } } } pin("gpio_dm2[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0140; timing() { - related_pin : "gpio_loopback_zero[28]"; + related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89372"); + values("0.57258"); } rise_transition(scalar) { - values("2.68234"); + values("0.81968"); } cell_fall(scalar) { - values("1.14529"); + values("0.34834"); } fall_transition(scalar) { - values("1.57031"); + values("0.48241"); } } } pin("gpio_dm2[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0139; timing() { - related_pin : "gpio_loopback_zero[27]"; + related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89809"); + values("0.57226"); } rise_transition(scalar) { - values("2.68831"); + values("0.81906"); } cell_fall(scalar) { - values("1.14800"); + values("0.34819"); } fall_transition(scalar) { - values("1.57392"); + values("0.48202"); } } } pin("gpio_dm2[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0123; timing() { - related_pin : "gpio_loopback_zero[26]"; + related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90014"); + values("0.56430"); } rise_transition(scalar) { - values("2.68980"); + values("0.80773"); } cell_fall(scalar) { - values("1.14959"); + values("0.34340"); } fall_transition(scalar) { - values("1.57458"); + values("0.47552"); } } } pin("gpio_dm2[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0118; timing() { - related_pin : "gpio_loopback_zero[25]"; + related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90150"); + values("0.56132"); } rise_transition(scalar) { - values("2.69228"); + values("0.80413"); } cell_fall(scalar) { - values("1.15059"); + values("0.34146"); } fall_transition(scalar) { - values("1.57765"); + values("0.47356"); } } } pin("gpio_dm2[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0125; timing() { - related_pin : "gpio_loopback_zero[24]"; + related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89188"); + values("0.56508"); } rise_transition(scalar) { - values("2.67978"); + values("0.80899"); } cell_fall(scalar) { - values("1.14420"); + values("0.34384"); } fall_transition(scalar) { - values("1.56895"); + values("0.47627"); } } } @@ -5853,64 +5853,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[12]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0087; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.54581"); + values("0.54625"); } rise_transition(scalar) { - values("0.78148"); + values("0.78211"); } cell_fall(scalar) { - values("0.33225"); + values("0.33252"); } fall_transition(scalar) { - values("0.46036"); + values("0.46072"); } } } pin("gpio_dm2[11]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0082; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.54882"); + values("0.54359"); } rise_transition(scalar) { - values("0.78575"); + values("0.77832"); } cell_fall(scalar) { - values("0.33406"); + values("0.33091"); } fall_transition(scalar) { - values("0.46282"); + values("0.45854"); } } } pin("gpio_dm2[10]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0084; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.54540"); + values("0.54441"); } rise_transition(scalar) { - values("0.78156"); + values("0.78017"); } cell_fall(scalar) { - values("0.33185"); + values("0.33126"); } fall_transition(scalar) { - values("0.46056"); + values("0.45976"); } } } @@ -6063,22 +6063,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[2]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0103; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.54871"); + values("0.55427"); } rise_transition(scalar) { - values("0.78558"); + values("0.79366"); } cell_fall(scalar) { - values("0.33400"); + values("0.33730"); } fall_transition(scalar) { - values("0.46273"); + values("0.46741"); } } } @@ -6278,274 +6278,274 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89751"); + values("1.89809"); } rise_transition(scalar) { - values("2.68831"); + values("2.68912"); } cell_fall(scalar) { - values("1.14742"); + values("1.14777"); } fall_transition(scalar) { - values("1.57391"); + values("1.57439"); } } } pin("gpio_holdover[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90179"); + values("1.90577"); } rise_transition(scalar) { - values("2.69331"); + values("2.69892"); } cell_fall(scalar) { - values("1.15017"); + values("1.15258"); } fall_transition(scalar) { - values("1.57621"); + values("1.57953"); } } } pin("gpio_holdover[34]") { direction : output; - capacitance : 0.0118; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89544"); + values("1.57311"); } rise_transition(scalar) { - values("2.68541"); + values("2.22935"); } cell_fall(scalar) { - values("1.14616"); + values("0.95215"); } fall_transition(scalar) { - values("1.57219"); + values("1.30437"); } } } pin("gpio_holdover[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0157; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89194"); + values("1.58424"); } rise_transition(scalar) { - values("2.67984"); + values("2.24535"); } cell_fall(scalar) { - values("1.14421"); + values("0.95862"); } fall_transition(scalar) { - values("1.56885"); + values("1.31291"); } } } pin("gpio_holdover[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0152; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89867"); + values("1.58064"); } rise_transition(scalar) { - values("2.69050"); + values("2.24162"); } cell_fall(scalar) { - values("1.14791"); + values("0.95603"); } fall_transition(scalar) { - values("1.57494"); + values("1.31045"); } } } pin("gpio_holdover[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0204; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89460"); + values("1.60681"); } rise_transition(scalar) { - values("2.68421"); + values("2.27747"); } cell_fall(scalar) { - values("1.14566"); + values("0.97208"); } fall_transition(scalar) { - values("1.57147"); + values("1.33139"); } } } pin("gpio_holdover[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89401"); + values("1.57008"); } rise_transition(scalar) { - values("2.68350"); + values("2.22595"); } cell_fall(scalar) { - values("1.14525"); + values("0.94991"); } fall_transition(scalar) { - values("1.57096"); + values("1.30153"); } } } pin("gpio_holdover[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0171; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89698"); + values("1.59052"); } rise_transition(scalar) { - values("2.68760"); + values("2.25449"); } cell_fall(scalar) { - values("1.14710"); + values("0.96226"); } fall_transition(scalar) { - values("1.57353"); + values("1.31786"); } } } pin("gpio_holdover[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0159; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89301"); + values("1.58519"); } rise_transition(scalar) { - values("2.68234"); + values("2.24651"); } cell_fall(scalar) { - values("1.14458"); + values("0.95920"); } fall_transition(scalar) { - values("1.57030"); + values("1.31341"); } } } pin("gpio_holdover[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0153; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89749"); + values("1.58161"); } rise_transition(scalar) { - values("2.68831"); + values("2.24234"); } cell_fall(scalar) { - values("1.14740"); + values("0.95683"); } fall_transition(scalar) { - values("1.57391"); + values("1.31112"); } } } pin("gpio_holdover[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0174; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89985"); + values("1.59181"); } rise_transition(scalar) { - values("2.68980"); + values("2.25626"); } cell_fall(scalar) { - values("1.14929"); + values("0.96305"); } fall_transition(scalar) { - values("1.57458"); + values("1.31894"); } } } pin("gpio_holdover[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0168; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90090"); + values("1.59011"); } rise_transition(scalar) { - values("2.69227"); + values("2.25286"); } cell_fall(scalar) { - values("1.14999"); + values("0.96236"); } fall_transition(scalar) { - values("1.57763"); + values("1.31727"); } } } pin("gpio_holdover[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89126"); + values("1.57347"); } rise_transition(scalar) { - values("2.67978"); + values("2.23083"); } cell_fall(scalar) { - values("1.14358"); + values("0.95193"); } fall_transition(scalar) { - values("1.56894"); + values("1.30434"); } } } @@ -6782,64 +6782,64 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57027"); + values("1.56075"); } rise_transition(scalar) { - values("2.22568"); + values("2.21226"); } cell_fall(scalar) { - values("0.95020"); + values("0.94445"); } fall_transition(scalar) { - values("1.30146"); + values("1.29356"); } } } pin("gpio_holdover[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56995"); + values("1.55172"); } rise_transition(scalar) { - values("2.22557"); + values("2.19959"); } cell_fall(scalar) { - values("0.94979"); + values("0.93904"); } fall_transition(scalar) { - values("1.30063"); + values("1.28639"); } } } pin("gpio_holdover[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56313"); + values("1.56226"); } rise_transition(scalar) { - values("2.21508"); + values("2.21387"); } cell_fall(scalar) { - values("0.94596"); + values("0.94544"); } fall_transition(scalar) { - values("1.29481"); + values("1.29410"); } } } @@ -6992,22 +6992,22 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.55955"); + values("1.56816"); } rise_transition(scalar) { - values("2.21119"); + values("2.22307"); } cell_fall(scalar) { - values("0.94358"); + values("0.94870"); } fall_transition(scalar) { - values("1.29307"); + values("1.29921"); } } } @@ -7207,274 +7207,274 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89376"); + values("1.89434"); } rise_transition(scalar) { - values("2.68829"); + values("2.68911"); } cell_fall(scalar) { - values("1.14367"); + values("1.14402"); } fall_transition(scalar) { - values("1.57388"); + values("1.57436"); } } } pin("gpio_ib_mode_sel[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90090"); + values("1.90488"); } rise_transition(scalar) { - values("2.69330"); + values("2.69892"); } cell_fall(scalar) { - values("1.14929"); + values("1.15169"); } fall_transition(scalar) { - values("1.57621"); + values("1.57953"); } } } pin("gpio_ib_mode_sel[34]") { direction : output; - capacitance : 0.0118; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89165"); + values("1.57251"); } rise_transition(scalar) { - values("2.68539"); + values("2.22934"); } cell_fall(scalar) { - values("1.14237"); + values("0.95155"); } fall_transition(scalar) { - values("1.57216"); + values("1.30436"); } } } pin("gpio_ib_mode_sel[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0157; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.88820"); + values("1.58203"); } rise_transition(scalar) { - values("2.67983"); + values("2.24534"); } cell_fall(scalar) { - values("1.14048"); + values("0.95640"); } fall_transition(scalar) { - values("1.56882"); + values("1.31289"); } } } pin("gpio_ib_mode_sel[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0152; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89694"); + values("1.58021"); } rise_transition(scalar) { - values("2.69050"); + values("2.24162"); } cell_fall(scalar) { - values("1.14618"); + values("0.95560"); } fall_transition(scalar) { - values("1.57493"); + values("1.31045"); } } } pin("gpio_ib_mode_sel[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0204; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89100"); + values("1.60620"); } rise_transition(scalar) { - values("2.68420"); + values("2.27746"); } cell_fall(scalar) { - values("1.14206"); + values("0.97148"); } fall_transition(scalar) { - values("1.57144"); + values("1.33138"); } } } pin("gpio_ib_mode_sel[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89101"); + values("1.56750"); } rise_transition(scalar) { - values("2.68348"); + values("2.22594"); } cell_fall(scalar) { - values("1.14225"); + values("0.94734"); } fall_transition(scalar) { - values("1.57093"); + values("1.30151"); } } } pin("gpio_ib_mode_sel[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0171; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89337"); + values("1.58995"); } rise_transition(scalar) { - values("2.68758"); + values("2.25449"); } cell_fall(scalar) { - values("1.14349"); + values("0.96169"); } fall_transition(scalar) { - values("1.57350"); + values("1.31785"); } } } pin("gpio_ib_mode_sel[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0159; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89036"); + values("1.58295"); } rise_transition(scalar) { - values("2.68233"); + values("2.24651"); } cell_fall(scalar) { - values("1.14193"); + values("0.95697"); } fall_transition(scalar) { - values("1.57028"); + values("1.31339"); } } } pin("gpio_ib_mode_sel[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0153; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89389"); + values("1.57912"); } rise_transition(scalar) { - values("2.68829"); + values("2.24233"); } cell_fall(scalar) { - values("1.14379"); + values("0.95434"); } fall_transition(scalar) { - values("1.57388"); + values("1.31110"); } } } pin("gpio_ib_mode_sel[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0174; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89634"); + values("1.59121"); } rise_transition(scalar) { - values("2.68978"); + values("2.25626"); } cell_fall(scalar) { - values("1.14579"); + values("0.96245"); } fall_transition(scalar) { - values("1.57455"); + values("1.31893"); } } } pin("gpio_ib_mode_sel[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0168; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89727"); + values("1.58751"); } rise_transition(scalar) { - values("2.69222"); + values("2.25285"); } cell_fall(scalar) { - values("1.14636"); + values("0.95977"); } fall_transition(scalar) { - values("1.57754"); + values("1.31724"); } } } pin("gpio_ib_mode_sel[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.88767"); + values("1.57140"); } rise_transition(scalar) { - values("2.67976"); + values("2.23082"); } cell_fall(scalar) { - values("1.13999"); + values("0.94985"); } fall_transition(scalar) { - values("1.56891"); + values("1.30432"); } } } @@ -7711,64 +7711,64 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56967"); + values("1.56016"); } rise_transition(scalar) { - values("2.22567"); + values("2.21226"); } cell_fall(scalar) { - values("0.94960"); + values("0.94386"); } fall_transition(scalar) { - values("1.30145"); + values("1.29355"); } } } pin("gpio_ib_mode_sel[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56952"); + values("1.54924"); } rise_transition(scalar) { - values("2.22557"); + values("2.19957"); } cell_fall(scalar) { - values("0.94935"); + values("0.93656"); } fall_transition(scalar) { - values("1.30063"); + values("1.28635"); } } } pin("gpio_ib_mode_sel[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56040"); + values("1.55954"); } rise_transition(scalar) { - values("2.21507"); + values("2.21386"); } cell_fall(scalar) { - values("0.94324"); + values("0.94272"); } fall_transition(scalar) { - values("1.29480"); + values("1.29408"); } } } @@ -7921,22 +7921,22 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.55706"); + values("1.56773"); } rise_transition(scalar) { - values("2.21117"); + values("2.22307"); } cell_fall(scalar) { - values("0.94110"); + values("0.94827"); } fall_transition(scalar) { - values("1.29305"); + values("1.29921"); } } } @@ -8157,11 +8157,11 @@ library (openframe_project_wrapper) { } pin("gpio_in[1]") { direction : input; - capacitance : 0.0263; + capacitance : 0.3247; } pin("gpio_in[0]") { direction : input; - capacitance : 0.1646; + capacitance : 0.5972; } } bus("gpio_in_h") { @@ -8519,253 +8519,253 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[35]") { direction : output; - capacitance : 0.0083; + capacitance : 0.0088; timing() { related_pin : "gpio_loopback_one[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37598"); + values("0.37834"); } rise_transition(scalar) { - values("0.53977"); + values("0.54313"); } cell_fall(scalar) { - values("0.23008"); + values("0.23150"); } fall_transition(scalar) { - values("0.32139"); + values("0.32332"); } } } pin("gpio_inp_dis[34]") { direction : output; - capacitance : 0.0080; + capacitance : 0.0118; timing() { related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37456"); + values("0.56243"); } rise_transition(scalar) { - values("0.53775"); + values("0.80448"); } cell_fall(scalar) { - values("0.22923"); + values("0.34247"); } fall_transition(scalar) { - values("0.32023"); + values("0.47374"); } } } pin("gpio_inp_dis[33]") { direction : output; - capacitance : 0.0080; + capacitance : 0.0122; timing() { related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37427"); + values("0.56373"); } rise_transition(scalar) { - values("0.53740"); + values("0.80670"); } cell_fall(scalar) { - values("0.22904"); + values("0.34312"); } fall_transition(scalar) { - values("0.32004"); + values("0.47492"); } } } pin("gpio_inp_dis[32]") { direction : output; - capacitance : 0.0085; + capacitance : 0.0107; timing() { related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37700"); + values("0.55678"); } rise_transition(scalar) { - values("0.54122"); + values("0.79659"); } cell_fall(scalar) { - values("0.23070"); + values("0.33903"); } fall_transition(scalar) { - values("0.32222"); + values("0.46922"); } } } pin("gpio_inp_dis[31]") { direction : output; - capacitance : 0.0082; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37520"); + values("0.55390"); } rise_transition(scalar) { - values("0.53867"); + values("0.79281"); } cell_fall(scalar) { - values("0.22961"); + values("0.33717"); } fall_transition(scalar) { - values("0.32075"); + values("0.46693"); } } } pin("gpio_inp_dis[30]") { direction : output; - capacitance : 0.0085; + capacitance : 0.0107; timing() { related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37681"); + values("0.55644"); } rise_transition(scalar) { - values("0.54091"); + values("0.79635"); } cell_fall(scalar) { - values("0.23059"); + values("0.33873"); } fall_transition(scalar) { - values("0.32205"); + values("0.46897"); } } } pin("gpio_inp_dis[29]") { direction : output; - capacitance : 0.0077; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37328"); + values("0.58741"); } rise_transition(scalar) { - values("0.53530"); + values("0.84038"); } cell_fall(scalar) { - values("0.22866"); + values("0.35738"); } fall_transition(scalar) { - values("0.31891"); + values("0.49429"); } } } pin("gpio_inp_dis[28]") { direction : output; - capacitance : 0.0076; + capacitance : 0.0140; timing() { related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37211"); + values("0.57275"); } rise_transition(scalar) { - values("0.53427"); + values("0.81968"); } cell_fall(scalar) { - values("0.22775"); + values("0.34852"); } fall_transition(scalar) { - values("0.31823"); + values("0.48241"); } } } pin("gpio_inp_dis[27]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37947"); + values("0.57241"); } rise_transition(scalar) { - values("0.54472"); + values("0.81906"); } cell_fall(scalar) { - values("0.23219"); + values("0.34834"); } fall_transition(scalar) { - values("0.32423"); + values("0.48202"); } } } pin("gpio_inp_dis[26]") { direction : output; - capacitance : 0.0079; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37394"); + values("0.56444"); } rise_transition(scalar) { - values("0.53675"); + values("0.80773"); } cell_fall(scalar) { - values("0.22889"); + values("0.34355"); } fall_transition(scalar) { - values("0.31967"); + values("0.47552"); } } } pin("gpio_inp_dis[25]") { direction : output; - capacitance : 0.0087; + capacitance : 0.0118; timing() { related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37808"); + values("0.56217"); } rise_transition(scalar) { - values("0.54275"); + values("0.80413"); } cell_fall(scalar) { - values("0.23135"); + values("0.34231"); } fall_transition(scalar) { - values("0.32310"); + values("0.47357"); } } } pin("gpio_inp_dis[24]") { direction : output; - capacitance : 0.0073; + capacitance : 0.0125; timing() { related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37110"); + values("0.56521"); } rise_transition(scalar) { - values("0.53283"); + values("0.80899"); } cell_fall(scalar) { - values("0.22714"); + values("0.34397"); } fall_transition(scalar) { - values("0.31740"); + values("0.47627"); } } } @@ -9002,64 +9002,64 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[12]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0087; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.54595"); + values("0.54640"); } rise_transition(scalar) { - values("0.78148"); + values("0.78211"); } cell_fall(scalar) { - values("0.33239"); + values("0.33266"); } fall_transition(scalar) { - values("0.46036"); + values("0.46072"); } } } pin("gpio_inp_dis[11]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0082; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.54896"); + values("0.54373"); } rise_transition(scalar) { - values("0.78575"); + values("0.77832"); } cell_fall(scalar) { - values("0.33420"); + values("0.33106"); } fall_transition(scalar) { - values("0.46282"); + values("0.45854"); } } } pin("gpio_inp_dis[10]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0084; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.54629"); + values("0.54531"); } rise_transition(scalar) { - values("0.78157"); + values("0.78018"); } cell_fall(scalar) { - values("0.33274"); + values("0.33215"); } fall_transition(scalar) { - values("0.46056"); + values("0.45976"); } } } @@ -9212,22 +9212,22 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[2]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0103; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.54885"); + values("0.55452"); } rise_transition(scalar) { - values("0.78558"); + values("0.79366"); } cell_fall(scalar) { - values("0.33414"); + values("0.33755"); } fall_transition(scalar) { - values("0.46273"); + values("0.46741"); } } } @@ -9312,51 +9312,51 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[35]") { direction : input; - capacitance : 0.0752; + capacitance : 0.0757; } pin("gpio_loopback_one[34]") { direction : input; - capacitance : 0.0749; + capacitance : 0.1121; } pin("gpio_loopback_one[33]") { direction : input; - capacitance : 0.0749; + capacitance : 0.1125; } pin("gpio_loopback_one[32]") { direction : input; - capacitance : 0.0754; + capacitance : 0.1110; } pin("gpio_loopback_one[31]") { direction : input; - capacitance : 0.0751; + capacitance : 0.1105; } pin("gpio_loopback_one[30]") { direction : input; - capacitance : 0.0754; + capacitance : 0.1110; } pin("gpio_loopback_one[29]") { direction : input; - capacitance : 0.0746; + capacitance : 0.1172; } pin("gpio_loopback_one[28]") { direction : input; - capacitance : 0.0744; + capacitance : 0.1143; } pin("gpio_loopback_one[27]") { direction : input; - capacitance : 0.0759; + capacitance : 0.1142; } pin("gpio_loopback_one[26]") { direction : input; - capacitance : 0.0748; + capacitance : 0.1126; } pin("gpio_loopback_one[25]") { direction : input; - capacitance : 0.0756; + capacitance : 0.1121; } pin("gpio_loopback_one[24]") { direction : input; - capacitance : 0.0742; + capacitance : 0.1128; } pin("gpio_loopback_one[23]") { direction : input; @@ -9404,15 +9404,15 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[12]") { direction : input; - capacitance : 0.1090; + capacitance : 0.1091; } pin("gpio_loopback_one[11]") { direction : input; - capacitance : 0.1096; + capacitance : 0.1085; } pin("gpio_loopback_one[10]") { direction : input; - capacitance : 0.1089; + capacitance : 0.1088; } pin("gpio_loopback_one[9]") { direction : input; @@ -9444,7 +9444,7 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[2]") { direction : input; - capacitance : 0.1095; + capacitance : 0.1107; } pin("gpio_loopback_one[1]") { direction : input; @@ -9489,55 +9489,55 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[36]") { direction : input; - capacitance : 0.3801; + capacitance : 0.3802; } pin("gpio_loopback_zero[35]") { direction : input; - capacitance : 0.3809; + capacitance : 0.3817; } pin("gpio_loopback_zero[34]") { direction : input; - capacitance : 0.3797; + capacitance : 0.3142; } pin("gpio_loopback_zero[33]") { direction : input; - capacitance : 0.3789; + capacitance : 0.3167; } pin("gpio_loopback_zero[32]") { direction : input; - capacitance : 0.3804; + capacitance : 0.3162; } pin("gpio_loopback_zero[31]") { direction : input; - capacitance : 0.3795; + capacitance : 0.3214; } pin("gpio_loopback_zero[30]") { direction : input; - capacitance : 0.3794; + capacitance : 0.3139; } pin("gpio_loopback_zero[29]") { direction : input; - capacitance : 0.3800; + capacitance : 0.3181; } pin("gpio_loopback_zero[28]") { direction : input; - capacitance : 0.3792; + capacitance : 0.3169; } pin("gpio_loopback_zero[27]") { direction : input; - capacitance : 0.3801; + capacitance : 0.3163; } pin("gpio_loopback_zero[26]") { direction : input; - capacitance : 0.3803; + capacitance : 0.3183; } pin("gpio_loopback_zero[25]") { direction : input; - capacitance : 0.3803; + capacitance : 0.3178; } pin("gpio_loopback_zero[24]") { direction : input; - capacitance : 0.3788; + capacitance : 0.3146; } pin("gpio_loopback_zero[23]") { direction : input; @@ -9585,15 +9585,15 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[12]") { direction : input; - capacitance : 0.3138; + capacitance : 0.3119; } pin("gpio_loopback_zero[11]") { direction : input; - capacitance : 0.3140; + capacitance : 0.3100; } pin("gpio_loopback_zero[10]") { direction : input; - capacitance : 0.3124; + capacitance : 0.3122; } pin("gpio_loopback_zero[9]") { direction : input; @@ -9625,7 +9625,7 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[2]") { direction : input; - capacitance : 0.3117; + capacitance : 0.3136; } pin("gpio_loopback_zero[1]") { direction : input; @@ -9810,253 +9810,253 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[35]") { direction : output; - capacitance : 0.0083; + capacitance : 0.0088; timing() { related_pin : "gpio_loopback_one[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37581"); + values("0.37817"); } rise_transition(scalar) { - values("0.53977"); + values("0.54313"); } cell_fall(scalar) { - values("0.22991"); + values("0.23133"); } fall_transition(scalar) { - values("0.32139"); + values("0.32332"); } } } pin("gpio_oeb[34]") { direction : output; - capacitance : 0.0080; + capacitance : 0.0132; timing() { - related_pin : "gpio_loopback_one[34]"; + related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37439"); + values("1.57182"); } rise_transition(scalar) { - values("0.53775"); + values("2.22933"); } cell_fall(scalar) { - values("0.22905"); + values("0.95087"); } fall_transition(scalar) { - values("0.32023"); + values("1.30434"); } } } pin("gpio_oeb[33]") { direction : output; - capacitance : 0.0080; + capacitance : 0.0157; timing() { - related_pin : "gpio_loopback_one[33]"; + related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37420"); + values("1.58105"); } rise_transition(scalar) { - values("0.53740"); + values("2.24533"); } cell_fall(scalar) { - values("0.22897"); + values("0.95543"); } fall_transition(scalar) { - values("0.32004"); + values("1.31288"); } } } pin("gpio_oeb[32]") { direction : output; - capacitance : 0.0085; + capacitance : 0.0152; timing() { - related_pin : "gpio_loopback_one[32]"; + related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37683"); + values("1.57990"); } rise_transition(scalar) { - values("0.54122"); + values("2.24162"); } cell_fall(scalar) { - values("0.23052"); + values("0.95528"); } fall_transition(scalar) { - values("0.32222"); + values("1.31045"); } } } pin("gpio_oeb[31]") { direction : output; - capacitance : 0.0082; + capacitance : 0.0204; timing() { - related_pin : "gpio_loopback_one[31]"; + related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37503"); + values("1.60608"); } rise_transition(scalar) { - values("0.53867"); + values("2.27746"); } cell_fall(scalar) { - values("0.22944"); + values("0.97135"); } fall_transition(scalar) { - values("0.32075"); + values("1.33138"); } } } pin("gpio_oeb[30]") { direction : output; - capacitance : 0.0085; + capacitance : 0.0129; timing() { - related_pin : "gpio_loopback_one[30]"; + related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37658"); + values("1.56666"); } rise_transition(scalar) { - values("0.54091"); + values("2.22593"); } cell_fall(scalar) { - values("0.23037"); + values("0.94650"); } fall_transition(scalar) { - values("0.32205"); + values("1.30150"); } } } pin("gpio_oeb[29]") { direction : output; - capacitance : 0.0077; + capacitance : 0.0171; timing() { - related_pin : "gpio_loopback_one[29]"; + related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37224"); + values("1.58982"); } rise_transition(scalar) { - values("0.53530"); + values("2.25449"); } cell_fall(scalar) { - values("0.22763"); + values("0.96156"); } fall_transition(scalar) { - values("0.31890"); + values("1.31785"); } } } pin("gpio_oeb[28]") { direction : output; - capacitance : 0.0076; + capacitance : 0.0159; timing() { - related_pin : "gpio_loopback_one[28]"; + related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37194"); + values("1.58307"); } rise_transition(scalar) { - values("0.53427"); + values("2.24651"); } cell_fall(scalar) { - values("0.22758"); + values("0.95709"); } fall_transition(scalar) { - values("0.31823"); + values("1.31339"); } } } pin("gpio_oeb[27]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0153; timing() { - related_pin : "gpio_loopback_one[27]"; + related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37929"); + values("1.57851"); } rise_transition(scalar) { - values("0.54472"); + values("2.24232"); } cell_fall(scalar) { - values("0.23200"); + values("0.95373"); } fall_transition(scalar) { - values("0.32423"); + values("1.31109"); } } } pin("gpio_oeb[26]") { direction : output; - capacitance : 0.0079; + capacitance : 0.0174; timing() { - related_pin : "gpio_loopback_one[26]"; + related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37361"); + values("1.59108"); } rise_transition(scalar) { - values("0.53675"); + values("2.25626"); } cell_fall(scalar) { - values("0.22855"); + values("0.96232"); } fall_transition(scalar) { - values("0.31966"); + values("1.31893"); } } } pin("gpio_oeb[25]") { direction : output; - capacitance : 0.0087; + capacitance : 0.0168; timing() { - related_pin : "gpio_loopback_one[25]"; + related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37791"); + values("1.58668"); } rise_transition(scalar) { - values("0.54275"); + values("2.25284"); } cell_fall(scalar) { - values("0.23117"); + values("0.95893"); } fall_transition(scalar) { - values("0.32310"); + values("1.31724"); } } } pin("gpio_oeb[24]") { direction : output; - capacitance : 0.0073; + capacitance : 0.0136; timing() { - related_pin : "gpio_loopback_one[24]"; + related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37093"); + values("1.57147"); } rise_transition(scalar) { - values("0.53283"); + values("2.23082"); } cell_fall(scalar) { - values("0.22697"); + values("0.94992"); } fall_transition(scalar) { - values("0.31740"); + values("1.30432"); } } } @@ -10293,64 +10293,64 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56885"); + values("1.55934"); } rise_transition(scalar) { - values("2.22567"); + values("2.21225"); } cell_fall(scalar) { - values("0.94878"); + values("0.94304"); } fall_transition(scalar) { - values("1.30144"); + values("1.29354"); } } } pin("gpio_oeb[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56940"); + values("1.54855"); } rise_transition(scalar) { - values("2.22557"); + values("2.19956"); } cell_fall(scalar) { - values("0.94923"); + values("0.93587"); } fall_transition(scalar) { - values("1.30063"); + values("1.28634"); } } } pin("gpio_oeb[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56019"); + values("1.55933"); } rise_transition(scalar) { - values("2.21507"); + values("2.21386"); } cell_fall(scalar) { - values("0.94303"); + values("0.94251"); } fall_transition(scalar) { - values("1.29480"); + values("1.29408"); } } } @@ -10503,22 +10503,22 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.55626"); + values("1.56760"); } rise_transition(scalar) { - values("2.21117"); + values("2.22307"); } cell_fall(scalar) { - values("0.94029"); + values("0.94815"); } fall_transition(scalar) { - values("1.29304"); + values("1.29921"); } } } @@ -10718,276 +10718,89 @@ library (openframe_project_wrapper) { } pin("gpio_out[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89692"); + values("1.89749"); } rise_transition(scalar) { - values("2.68831"); + values("2.68912"); } cell_fall(scalar) { - values("1.14683"); + values("1.14717"); } fall_transition(scalar) { - values("1.57390"); + values("1.57438"); } } } pin("gpio_out[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90168"); + values("1.90566"); } rise_transition(scalar) { - values("2.69331"); + values("2.69892"); } cell_fall(scalar) { - values("1.15007"); + values("1.15247"); } fall_transition(scalar) { - values("1.57621"); + values("1.57953"); } } } pin("gpio_out[34]") { direction : output; - capacitance : 0.0118; - timing() { - related_pin : "gpio_loopback_zero[34]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.89484"); - } - rise_transition(scalar) { - values("2.68541"); - } - cell_fall(scalar) { - values("1.14557"); - } - fall_transition(scalar) { - values("1.57218"); - } - } + capacitance : 0.2039; } pin("gpio_out[33]") { direction : output; - capacitance : 0.0110; - timing() { - related_pin : "gpio_loopback_zero[33]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.89134"); - } - rise_transition(scalar) { - values("2.67984"); - } - cell_fall(scalar) { - values("1.14362"); - } - fall_transition(scalar) { - values("1.56885"); - } - } + capacitance : 0.1773; } pin("gpio_out[32]") { direction : output; - capacitance : 0.0126; - timing() { - related_pin : "gpio_loopback_zero[32]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.89790"); - } - rise_transition(scalar) { - values("2.69050"); - } - cell_fall(scalar) { - values("1.14715"); - } - fall_transition(scalar) { - values("1.57493"); - } - } + capacitance : 0.1232; } pin("gpio_out[31]") { direction : output; - capacitance : 0.0116; - timing() { - related_pin : "gpio_loopback_zero[31]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.89401"); - } - rise_transition(scalar) { - values("2.68421"); - } - cell_fall(scalar) { - values("1.14507"); - } - fall_transition(scalar) { - values("1.57147"); - } - } + capacitance : 0.0584; } pin("gpio_out[30]") { direction : output; - capacitance : 0.0115; - timing() { - related_pin : "gpio_loopback_zero[30]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.89330"); - } - rise_transition(scalar) { - values("2.68349"); - } - cell_fall(scalar) { - values("1.14454"); - } - fall_transition(scalar) { - values("1.57095"); - } - } + capacitance : 0.0283; } pin("gpio_out[29]") { direction : output; - capacitance : 0.0121; - timing() { - related_pin : "gpio_loopback_zero[29]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.89639"); - } - rise_transition(scalar) { - values("2.68759"); - } - cell_fall(scalar) { - values("1.14650"); - } - fall_transition(scalar) { - values("1.57352"); - } - } + capacitance : 0.1168; } pin("gpio_out[28]") { direction : output; - capacitance : 0.0114; - timing() { - related_pin : "gpio_loopback_zero[28]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.89242"); - } - rise_transition(scalar) { - values("2.68234"); - } - cell_fall(scalar) { - values("1.14399"); - } - fall_transition(scalar) { - values("1.57029"); - } - } + capacitance : 0.1672; } pin("gpio_out[27]") { direction : output; - capacitance : 0.0122; - timing() { - related_pin : "gpio_loopback_zero[27]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.89689"); - } - rise_transition(scalar) { - values("2.68831"); - } - cell_fall(scalar) { - values("1.14680"); - } - fall_transition(scalar) { - values("1.57390"); - } - } + capacitance : 0.2385; } pin("gpio_out[26]") { direction : output; - capacitance : 0.0125; - timing() { - related_pin : "gpio_loopback_zero[26]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.89913"); - } - rise_transition(scalar) { - values("2.68980"); - } - cell_fall(scalar) { - values("1.14858"); - } - fall_transition(scalar) { - values("1.57457"); - } - } + capacitance : 0.3221; } pin("gpio_out[25]") { direction : output; - capacitance : 0.0124; - timing() { - related_pin : "gpio_loopback_zero[25]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.90031"); - } - rise_transition(scalar) { - values("2.69226"); - } - cell_fall(scalar) { - values("1.14940"); - } - fall_transition(scalar) { - values("1.57761"); - } - } + capacitance : 0.3925; } pin("gpio_out[24]") { direction : output; - capacitance : 0.0110; - timing() { - related_pin : "gpio_loopback_zero[24]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.89067"); - } - rise_transition(scalar) { - values("2.67977"); - } - cell_fall(scalar) { - values("1.14299"); - } - fall_transition(scalar) { - values("1.56894"); - } - } + capacitance : 0.4340; } pin("gpio_out[23]") { direction : output; @@ -11222,39 +11035,39 @@ library (openframe_project_wrapper) { } pin("gpio_out[12]") { direction : output; - capacitance : 0.0246; + capacitance : 0.0234; } pin("gpio_out[11]") { direction : output; - capacitance : 0.0277; + capacitance : 0.0266; } pin("gpio_out[10]") { direction : output; - capacitance : 0.0322; + capacitance : 0.0327; } pin("gpio_out[9]") { direction : output; - capacitance : 0.0384; + capacitance : 0.0389; } pin("gpio_out[8]") { direction : output; - capacitance : 0.0458; + capacitance : 0.0461; } pin("gpio_out[7]") { direction : output; - capacitance : 0.0436; + capacitance : 0.0441; } pin("gpio_out[6]") { direction : output; - capacitance : 0.0376; + capacitance : 0.0381; } pin("gpio_out[5]") { direction : output; - capacitance : 0.0346; + capacitance : 0.0350; } pin("gpio_out[4]") { direction : output; - capacitance : 0.0294; + capacitance : 0.0298; } pin("gpio_out[3]") { direction : output; @@ -11262,7 +11075,7 @@ library (openframe_project_wrapper) { } pin("gpio_out[2]") { direction : output; - capacitance : 0.0217; + capacitance : 0.0239; } pin("gpio_out[1]") { direction : output; @@ -11460,274 +11273,274 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90154"); + values("1.90212"); } rise_transition(scalar) { - values("2.68835"); + values("2.68916"); } cell_fall(scalar) { - values("1.15144"); + values("1.15179"); } fall_transition(scalar) { - values("1.57397"); + values("1.57445"); } } } pin("gpio_slow_sel[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90274"); + values("1.90672"); } rise_transition(scalar) { - values("2.69331"); + values("2.69892"); } cell_fall(scalar) { - values("1.15112"); + values("1.15353"); } fall_transition(scalar) { - values("1.57622"); + values("1.57954"); } } } pin("gpio_slow_sel[34]") { direction : output; - capacitance : 0.0118; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89933"); + values("1.57384"); } rise_transition(scalar) { - values("2.68544"); + values("2.22936"); } cell_fall(scalar) { - values("1.15005"); + values("0.95287"); } fall_transition(scalar) { - values("1.57224"); + values("1.30439"); } } } pin("gpio_slow_sel[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0157; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89505"); + values("1.58575"); } rise_transition(scalar) { - values("2.67987"); + values("2.24536"); } cell_fall(scalar) { - values("1.14732"); + values("0.96013"); } fall_transition(scalar) { - values("1.56890"); + values("1.31293"); } } } pin("gpio_slow_sel[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0152; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90290"); + values("1.58340"); } rise_transition(scalar) { - values("2.69053"); + values("2.24164"); } cell_fall(scalar) { - values("1.15214"); + values("0.95878"); } fall_transition(scalar) { - values("1.57499"); + values("1.31048"); } } } pin("gpio_slow_sel[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0204; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89831"); + values("1.60768"); } rise_transition(scalar) { - values("2.68424"); + values("2.27747"); } cell_fall(scalar) { - values("1.14936"); + values("0.97295"); } fall_transition(scalar) { - values("1.57153"); + values("1.33139"); } } } pin("gpio_slow_sel[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89819"); + values("1.57321"); } rise_transition(scalar) { - values("2.68353"); + values("2.22598"); } cell_fall(scalar) { - values("1.14942"); + values("0.95304"); } fall_transition(scalar) { - values("1.57101"); + values("1.30157"); } } } pin("gpio_slow_sel[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0171; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90077"); + values("1.59113"); } rise_transition(scalar) { - values("2.68763"); + values("2.25449"); } cell_fall(scalar) { - values("1.15088"); + values("0.96287"); } fall_transition(scalar) { - values("1.57358"); + values("1.31786"); } } } pin("gpio_slow_sel[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0159; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89741"); + values("1.58677"); } rise_transition(scalar) { - values("2.68238"); + values("2.24652"); } cell_fall(scalar) { - values("1.14898"); + values("0.96079"); } fall_transition(scalar) { - values("1.57036"); + values("1.31343"); } } } pin("gpio_slow_sel[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0153; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90140"); + values("1.58471"); } rise_transition(scalar) { - values("2.68834"); + values("2.24236"); } cell_fall(scalar) { - values("1.15131"); + values("0.95993"); } fall_transition(scalar) { - values("1.57397"); + values("1.31116"); } } } pin("gpio_slow_sel[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0174; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90077"); + values("1.59239"); } rise_transition(scalar) { - values("2.68981"); + values("2.25627"); } cell_fall(scalar) { - values("1.15022"); + values("0.96363"); } fall_transition(scalar) { - values("1.57459"); + values("1.31894"); } } } pin("gpio_slow_sel[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0168; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90436"); + values("1.59082"); } rise_transition(scalar) { - values("2.69234"); + values("2.25286"); } cell_fall(scalar) { - values("1.15344"); + values("0.96308"); } fall_transition(scalar) { - values("1.57774"); + values("1.31727"); } } } pin("gpio_slow_sel[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89576"); + values("1.57636"); } rise_transition(scalar) { - values("2.67982"); + values("2.23085"); } cell_fall(scalar) { - values("1.14808"); + values("0.95482"); } fall_transition(scalar) { - values("1.56902"); + values("1.30438"); } } } @@ -11964,64 +11777,64 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57084"); + values("1.56132"); } rise_transition(scalar) { - values("2.22568"); + values("2.21226"); } cell_fall(scalar) { - values("0.95077"); + values("0.94502"); } fall_transition(scalar) { - values("1.30147"); + values("1.29357"); } } } pin("gpio_slow_sel[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57053"); + values("1.55405"); } rise_transition(scalar) { - values("2.22557"); + values("2.19961"); } cell_fall(scalar) { - values("0.95036"); + values("0.94137"); } fall_transition(scalar) { - values("1.30063"); + values("1.28643"); } } } pin("gpio_slow_sel[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56424"); + values("1.56337"); } rise_transition(scalar) { - values("2.21509"); + values("2.21387"); } cell_fall(scalar) { - values("0.94707"); + values("0.94655"); } fall_transition(scalar) { - values("1.29482"); + values("1.29411"); } } } @@ -12174,22 +11987,22 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56274"); + values("1.56875"); } rise_transition(scalar) { - values("2.21122"); + values("2.22307"); } cell_fall(scalar) { - values("0.94677"); + values("0.94930"); } fall_transition(scalar) { - values("1.29313"); + values("1.29921"); } } } @@ -12389,274 +12202,274 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89477"); + values("1.89534"); } rise_transition(scalar) { - values("2.68829"); + values("2.68911"); } cell_fall(scalar) { - values("1.14468"); + values("1.14502"); } fall_transition(scalar) { - values("1.57388"); + values("1.57436"); } } } pin("gpio_vtrip_sel[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90131"); + values("1.90529"); } rise_transition(scalar) { - values("2.69331"); + values("2.69892"); } cell_fall(scalar) { - values("1.14969"); + values("1.15210"); } fall_transition(scalar) { - values("1.57621"); + values("1.57953"); } } } pin("gpio_vtrip_sel[34]") { direction : output; - capacitance : 0.0118; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89269"); + values("1.57280"); } rise_transition(scalar) { - values("2.68540"); + values("2.22934"); } cell_fall(scalar) { - values("1.14342"); + values("0.95184"); } fall_transition(scalar) { - values("1.57216"); + values("1.30436"); } } } pin("gpio_vtrip_sel[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0157; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.88920"); + values("1.58222"); } rise_transition(scalar) { - values("2.67983"); + values("2.24534"); } cell_fall(scalar) { - values("1.14147"); + values("0.95659"); } fall_transition(scalar) { - values("1.56883"); + values("1.31289"); } } } pin("gpio_vtrip_sel[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0152; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89735"); + values("1.58032"); } rise_transition(scalar) { - values("2.69050"); + values("2.24162"); } cell_fall(scalar) { - values("1.14659"); + values("0.95570"); } fall_transition(scalar) { - values("1.57493"); + values("1.31045"); } } } pin("gpio_vtrip_sel[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0204; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89186"); + values("1.60631"); } rise_transition(scalar) { - values("2.68420"); + values("2.27747"); } cell_fall(scalar) { - values("1.14292"); + values("0.97159"); } fall_transition(scalar) { - values("1.57145"); + values("1.33138"); } } } pin("gpio_vtrip_sel[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89115"); + values("1.56811"); } rise_transition(scalar) { - values("2.68348"); + values("2.22594"); } cell_fall(scalar) { - values("1.14239"); + values("0.94795"); } fall_transition(scalar) { - values("1.57093"); + values("1.30151"); } } } pin("gpio_vtrip_sel[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0171; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89423"); + values("1.59007"); } rise_transition(scalar) { - values("2.68758"); + values("2.25449"); } cell_fall(scalar) { - values("1.14435"); + values("0.96181"); } fall_transition(scalar) { - values("1.57350"); + values("1.31785"); } } } pin("gpio_vtrip_sel[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0159; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89009"); + values("1.58308"); } rise_transition(scalar) { - values("2.68233"); + values("2.24651"); } cell_fall(scalar) { - values("1.14165"); + values("0.95710"); } fall_transition(scalar) { - values("1.57028"); + values("1.31339"); } } } pin("gpio_vtrip_sel[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0153; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89475"); + values("1.57973"); } rise_transition(scalar) { - values("2.68830"); + values("2.24233"); } cell_fall(scalar) { - values("1.14465"); + values("0.95495"); } fall_transition(scalar) { - values("1.57388"); + values("1.31110"); } } } pin("gpio_vtrip_sel[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0174; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89698"); + values("1.59133"); } rise_transition(scalar) { - values("2.68979"); + values("2.25626"); } cell_fall(scalar) { - values("1.14643"); + values("0.96257"); } fall_transition(scalar) { - values("1.57455"); + values("1.31893"); } } } pin("gpio_vtrip_sel[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0168; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89799"); + values("1.58813"); } rise_transition(scalar) { - values("2.69223"); + values("2.25285"); } cell_fall(scalar) { - values("1.14708"); + values("0.96038"); } fall_transition(scalar) { - values("1.57755"); + values("1.31725"); } } } pin("gpio_vtrip_sel[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.88852"); + values("1.57151"); } rise_transition(scalar) { - values("2.67976"); + values("2.23082"); } cell_fall(scalar) { - values("1.14084"); + values("0.94997"); } fall_transition(scalar) { - values("1.56892"); + values("1.30432"); } } } @@ -12893,64 +12706,64 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56993"); + values("1.56042"); } rise_transition(scalar) { - values("2.22567"); + values("2.21226"); } cell_fall(scalar) { - values("0.94986"); + values("0.94412"); } fall_transition(scalar) { - values("1.30146"); + values("1.29355"); } } } pin("gpio_vtrip_sel[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56963"); + values("1.54985"); } rise_transition(scalar) { - values("2.22557"); + values("2.19957"); } cell_fall(scalar) { - values("0.94946"); + values("0.93717"); } fall_transition(scalar) { - values("1.30063"); + values("1.28636"); } } } pin("gpio_vtrip_sel[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56115"); + values("1.56029"); } rise_transition(scalar) { - values("2.21507"); + values("2.21386"); } cell_fall(scalar) { - values("0.94399"); + values("0.94347"); } fall_transition(scalar) { - values("1.29480"); + values("1.29409"); } } } @@ -12968,7 +12781,7 @@ library (openframe_project_wrapper) { values("2.21917"); } cell_fall(scalar) { - values("0.94670"); + values("0.94669"); } fall_transition(scalar) { values("1.29687"); @@ -13103,22 +12916,22 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.55767"); + values("1.56783"); } rise_transition(scalar) { - values("2.21118"); + values("2.22307"); } cell_fall(scalar) { - values("0.94170"); + values("0.94838"); } fall_transition(scalar) { - values("1.29305"); + values("1.29921"); } } } diff --git a/lib/multicorner/openframe_project_wrapper__min_tt_025C_1v80.lib b/lib/multicorner/openframe_project_wrapper__min_tt_025C_1v80.lib index 0f6bbc1..4a0edd7 100644 --- a/lib/multicorner/openframe_project_wrapper__min_tt_025C_1v80.lib +++ b/lib/multicorner/openframe_project_wrapper__min_tt_025C_1v80.lib @@ -167,7 +167,7 @@ library (openframe_project_wrapper) { } cell ("openframe_project_wrapper") { - area : 16852.445 + area : 33705.535 is_macro_cell : true; pin("por_l") { direction : input; @@ -704,274 +704,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17016"); + values("1.17051"); } rise_transition(scalar) { - values("1.69306"); + values("1.69359"); } cell_fall(scalar) { - values("0.61940"); + values("0.61959"); } fall_transition(scalar) { - values("0.82604"); + values("0.82628"); } } } pin("gpio_analog_en[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16997"); + values("1.17242"); } rise_transition(scalar) { - values("1.69608"); + values("1.69964"); } cell_fall(scalar) { - values("0.61849"); + values("0.61980"); } fall_transition(scalar) { - values("0.82640"); + values("0.82814"); } } } pin("gpio_analog_en[34]") { direction : output; - capacitance : 0.0118; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16906"); + values("0.96832"); } rise_transition(scalar) { - values("1.69123"); + values("1.40199"); } cell_fall(scalar) { - values("0.61889"); + values("0.51091"); } fall_transition(scalar) { - values("0.82515"); + values("0.68406"); } } } pin("gpio_analog_en[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0157; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16586"); + values("0.97546"); } rise_transition(scalar) { - values("1.68768"); + values("1.41199"); } cell_fall(scalar) { - values("0.61686"); + values("0.51525"); } fall_transition(scalar) { - values("0.82326"); + values("0.68839"); } } } pin("gpio_analog_en[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0152; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17065"); + values("0.97358"); } rise_transition(scalar) { - values("1.69439"); + values("1.40957"); } cell_fall(scalar) { - values("0.61957"); + values("0.51424"); } fall_transition(scalar) { - values("0.82624"); + values("0.68681"); } } } pin("gpio_analog_en[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0204; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16841"); + values("0.98837"); } rise_transition(scalar) { - values("1.69047"); + values("1.43227"); } cell_fall(scalar) { - values("0.61850"); + values("0.52180"); } fall_transition(scalar) { - values("0.82472"); + values("0.69755"); } } } pin("gpio_analog_en[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16796"); + values("0.96787"); } rise_transition(scalar) { - values("1.68999"); + values("1.39971"); } cell_fall(scalar) { - values("0.61824"); + values("0.51159"); } fall_transition(scalar) { - values("0.82433"); + values("0.68249"); } } } pin("gpio_analog_en[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0171; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16999"); + values("0.97804"); } rise_transition(scalar) { - values("1.69263"); + values("1.41770"); } cell_fall(scalar) { - values("0.61935"); + values("0.51616"); } fall_transition(scalar) { - values("0.82588"); + values("0.69044"); } } } pin("gpio_analog_en[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0159; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16752"); + values("0.97566"); } rise_transition(scalar) { - values("1.68926"); + values("1.41270"); } cell_fall(scalar) { - values("0.61802"); + values("0.51529"); } fall_transition(scalar) { - values("0.82402"); + values("0.68841"); } } } pin("gpio_analog_en[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0153; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17026"); + values("0.97500"); } rise_transition(scalar) { - values("1.69306"); + values("1.41011"); } cell_fall(scalar) { - values("0.61950"); + values("0.51540"); } fall_transition(scalar) { - values("0.82604"); + values("0.68748"); } } } pin("gpio_analog_en[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0174; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16922"); + values("0.97883"); } rise_transition(scalar) { - values("1.69395"); + values("1.41882"); } cell_fall(scalar) { - values("0.61826"); + values("0.51658"); } fall_transition(scalar) { - values("0.82606"); + values("0.69104"); } } } pin("gpio_analog_en[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0168; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17329"); + values("0.97840"); } rise_transition(scalar) { - values("1.69581"); + values("1.41674"); } cell_fall(scalar) { - values("0.62082"); + values("0.51668"); } fall_transition(scalar) { - values("0.82886"); + values("0.69059"); } } } pin("gpio_analog_en[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16668"); + values("0.96962"); } rise_transition(scalar) { - values("1.68768"); + values("1.40280"); } cell_fall(scalar) { - values("0.61763"); + values("0.51237"); } fall_transition(scalar) { - values("0.82350"); + values("0.68388"); } } } @@ -1208,64 +1208,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96600"); + values("0.96014"); } rise_transition(scalar) { - values("1.39953"); + values("1.39103"); } cell_fall(scalar) { - values("0.50974"); + values("0.50661"); } fall_transition(scalar) { - values("0.68251"); + values("0.67835"); } } } pin("gpio_analog_en[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96519"); + values("0.95616"); } rise_transition(scalar) { - values("1.39929"); + values("1.38306"); } cell_fall(scalar) { - values("0.50932"); + values("0.50507"); } fall_transition(scalar) { - values("0.68109"); + values("0.67498"); } } } pin("gpio_analog_en[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96162"); + values("0.96109"); } rise_transition(scalar) { - values("1.39273"); + values("1.39196"); } cell_fall(scalar) { - values("0.50772"); + values("0.50744"); } fall_transition(scalar) { - values("0.67851"); + values("0.67813"); } } } @@ -1280,7 +1280,7 @@ library (openframe_project_wrapper) { values("0.96243"); } rise_transition(scalar) { - values("1.39524"); + values("1.39523"); } cell_fall(scalar) { values("0.50786"); @@ -1418,22 +1418,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96159"); + values("0.96413"); } rise_transition(scalar) { - values("1.39040"); + values("1.39773"); } cell_fall(scalar) { - values("0.50820"); + values("0.50875"); } fall_transition(scalar) { - values("0.67837"); + values("0.68042"); } } } @@ -1633,274 +1633,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16969"); + values("1.17004"); } rise_transition(scalar) { - values("1.69305"); + values("1.69358"); } cell_fall(scalar) { - values("0.61892"); + values("0.61911"); } fall_transition(scalar) { - values("0.82602"); + values("0.82626"); } } } pin("gpio_analog_pol[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16973"); + values("1.17219"); } rise_transition(scalar) { - values("1.69608"); + values("1.69964"); } cell_fall(scalar) { - values("0.61826"); + values("0.61957"); } fall_transition(scalar) { - values("0.82639"); + values("0.82814"); } } } pin("gpio_analog_pol[34]") { direction : output; - capacitance : 0.0118; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16842"); + values("0.96824"); } rise_transition(scalar) { - values("1.69121"); + values("1.40199"); } cell_fall(scalar) { - values("0.61825"); + values("0.51083"); } fall_transition(scalar) { - values("0.82513"); + values("0.68405"); } } } pin("gpio_analog_pol[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0157; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16517"); + values("0.97563"); } rise_transition(scalar) { - values("1.68767"); + values("1.41200"); } cell_fall(scalar) { - values("0.61618"); + values("0.51542"); } fall_transition(scalar) { - values("0.82324"); + values("0.68840"); } } } pin("gpio_analog_pol[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0152; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17005"); + values("0.97315"); } rise_transition(scalar) { - values("1.69438"); + values("1.40957"); } cell_fall(scalar) { - values("0.61897"); + values("0.51381"); } fall_transition(scalar) { - values("0.82622"); + values("0.68680"); } } } pin("gpio_analog_pol[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0204; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16788"); + values("0.98794"); } rise_transition(scalar) { - values("1.69046"); + values("1.43227"); } cell_fall(scalar) { - values("0.61797"); + values("0.52138"); } fall_transition(scalar) { - values("0.82471"); + values("0.69755"); } } } pin("gpio_analog_pol[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16737"); + values("0.96744"); } rise_transition(scalar) { - values("1.68999"); + values("1.39970"); } cell_fall(scalar) { - values("0.61764"); + values("0.51116"); } fall_transition(scalar) { - values("0.82431"); + values("0.68248"); } } } pin("gpio_analog_pol[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0171; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16946"); + values("0.97815"); } rise_transition(scalar) { - values("1.69262"); + values("1.41770"); } cell_fall(scalar) { - values("0.61882"); + values("0.51627"); } fall_transition(scalar) { - values("0.82586"); + values("0.69044"); } } } pin("gpio_analog_pol[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0159; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16693"); + values("0.97515"); } rise_transition(scalar) { - values("1.68925"); + values("1.41269"); } cell_fall(scalar) { - values("0.61743"); + values("0.51479"); } fall_transition(scalar) { - values("0.82400"); + values("0.68840"); } } } pin("gpio_analog_pol[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0153; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16966"); + values("0.97460"); } rise_transition(scalar) { - values("1.69305"); + values("1.41010"); } cell_fall(scalar) { - values("0.61890"); + values("0.51499"); } fall_transition(scalar) { - values("0.82602"); + values("0.68747"); } } } pin("gpio_analog_pol[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0174; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16911"); + values("0.97894"); } rise_transition(scalar) { - values("1.69395"); + values("1.41882"); } cell_fall(scalar) { - values("0.61815"); + values("0.51669"); } fall_transition(scalar) { - values("0.82606"); + values("0.69105"); } } } pin("gpio_analog_pol[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0168; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17310"); + values("0.97832"); } rise_transition(scalar) { - values("1.69581"); + values("1.41674"); } cell_fall(scalar) { - values("0.62063"); + values("0.51660"); } fall_transition(scalar) { - values("0.82885"); + values("0.69059"); } } } pin("gpio_analog_pol[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16608"); + values("0.96919"); } rise_transition(scalar) { - values("1.68767"); + values("1.40279"); } cell_fall(scalar) { - values("0.61703"); + values("0.51194"); } fall_transition(scalar) { - values("0.82348"); + values("0.68387"); } } } @@ -2137,64 +2137,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96588"); + values("0.96002"); } rise_transition(scalar) { - values("1.39953"); + values("1.39103"); } cell_fall(scalar) { - values("0.50962"); + values("0.50649"); } fall_transition(scalar) { - values("0.68251"); + values("0.67835"); } } } pin("gpio_analog_pol[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96511"); + values("0.95566"); } rise_transition(scalar) { - values("1.39929"); + values("1.38305"); } cell_fall(scalar) { - values("0.50924"); + values("0.50458"); } fall_transition(scalar) { - values("0.68109"); + values("0.67496"); } } } pin("gpio_analog_pol[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96153"); + values("0.96100"); } rise_transition(scalar) { - values("1.39273"); + values("1.39196"); } cell_fall(scalar) { - values("0.50762"); + values("0.50734"); } fall_transition(scalar) { - values("0.67851"); + values("0.67813"); } } } @@ -2209,7 +2209,7 @@ library (openframe_project_wrapper) { values("0.96234"); } rise_transition(scalar) { - values("1.39524"); + values("1.39523"); } cell_fall(scalar) { values("0.50777"); @@ -2347,22 +2347,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96126"); + values("0.96425"); } rise_transition(scalar) { - values("1.39040"); + values("1.39773"); } cell_fall(scalar) { - values("0.50787"); + values("0.50886"); } fall_transition(scalar) { - values("0.67835"); + values("0.68042"); } } } @@ -2562,274 +2562,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16773"); + values("1.16808"); } rise_transition(scalar) { - values("1.69302"); + values("1.69355"); } cell_fall(scalar) { - values("0.61697"); + values("0.61716"); } fall_transition(scalar) { - values("0.82596"); + values("0.82621"); } } } pin("gpio_analog_sel[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16930"); + values("1.17175"); } rise_transition(scalar) { - values("1.69607"); + values("1.69963"); } cell_fall(scalar) { - values("0.61783"); + values("0.61913"); } fall_transition(scalar) { - values("0.82639"); + values("0.82813"); } } } pin("gpio_analog_sel[34]") { direction : output; - capacitance : 0.0118; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16644"); + values("0.96797"); } rise_transition(scalar) { - values("1.69119"); + values("1.40198"); } cell_fall(scalar) { - values("0.61628"); + values("0.51057"); } fall_transition(scalar) { - values("0.82507"); + values("0.68404"); } } } pin("gpio_analog_sel[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0157; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16441"); + values("0.97491"); } rise_transition(scalar) { - values("1.68766"); + values("1.41199"); } cell_fall(scalar) { - values("0.61542"); + values("0.51469"); } fall_transition(scalar) { - values("0.82322"); + values("0.68838"); } } } pin("gpio_analog_sel[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0152; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16809"); + values("0.97148"); } rise_transition(scalar) { - values("1.69436"); + values("1.40956"); } cell_fall(scalar) { - values("0.61701"); + values("0.51214"); } fall_transition(scalar) { - values("0.82618"); + values("0.68677"); } } } pin("gpio_analog_sel[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0204; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16592"); + values("0.98766"); } rise_transition(scalar) { - values("1.69043"); + values("1.43227"); } cell_fall(scalar) { - values("0.61601"); + values("0.52110"); } fall_transition(scalar) { - values("0.82465"); + values("0.69754"); } } } pin("gpio_analog_sel[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16541"); + values("0.96586"); } rise_transition(scalar) { - values("1.68996"); + values("1.39968"); } cell_fall(scalar) { - values("0.61569"); + values("0.50958"); } fall_transition(scalar) { - values("0.82426"); + values("0.68243"); } } } pin("gpio_analog_sel[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0171; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16742"); + values("0.97765"); } rise_transition(scalar) { - values("1.69259"); + values("1.41769"); } cell_fall(scalar) { - values("0.61679"); + values("0.51577"); } fall_transition(scalar) { - values("0.82580"); + values("0.69044"); } } } pin("gpio_analog_sel[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0159; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16497"); + values("0.97480"); } rise_transition(scalar) { - values("1.68922"); + values("1.41269"); } cell_fall(scalar) { - values("0.61547"); + values("0.51444"); } fall_transition(scalar) { - values("0.82395"); + values("0.68840"); } } } pin("gpio_analog_sel[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0153; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16770"); + values("0.97301"); } rise_transition(scalar) { - values("1.69303"); + values("1.41008"); } cell_fall(scalar) { - values("0.61694"); + values("0.51341"); } fall_transition(scalar) { - values("0.82597"); + values("0.68742"); } } } pin("gpio_analog_sel[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0174; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16877"); + values("0.97847"); } rise_transition(scalar) { - values("1.69394"); + values("1.41881"); } cell_fall(scalar) { - values("0.61782"); + values("0.51622"); } fall_transition(scalar) { - values("0.82605"); + values("0.69104"); } } } pin("gpio_analog_sel[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0168; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17107"); + values("0.97805"); } rise_transition(scalar) { - values("1.69574"); + values("1.41673"); } cell_fall(scalar) { - values("0.61861"); + values("0.51633"); } fall_transition(scalar) { - values("0.82872"); + values("0.69058"); } } } pin("gpio_analog_sel[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16403"); + values("0.96754"); } rise_transition(scalar) { - values("1.68764"); + values("1.40277"); } cell_fall(scalar) { - values("0.61498"); + values("0.51030"); } fall_transition(scalar) { - values("0.82342"); + values("0.68383"); } } } @@ -3066,64 +3066,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96560"); + values("0.95974"); } rise_transition(scalar) { - values("1.39952"); + values("1.39102"); } cell_fall(scalar) { - values("0.50933"); + values("0.50621"); } fall_transition(scalar) { - values("0.68250"); + values("0.67834"); } } } pin("gpio_analog_sel[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96484"); + values("0.95507"); } rise_transition(scalar) { - values("1.39929"); + values("1.38304"); } cell_fall(scalar) { - values("0.50897"); + values("0.50399"); } fall_transition(scalar) { - values("0.68109"); + values("0.67494"); } } } pin("gpio_analog_sel[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96124"); + values("0.96071"); } rise_transition(scalar) { - values("1.39273"); + values("1.39196"); } cell_fall(scalar) { - values("0.50734"); + values("0.50706"); } fall_transition(scalar) { - values("0.67850"); + values("0.67813"); } } } @@ -3138,7 +3138,7 @@ library (openframe_project_wrapper) { values("0.96205"); } rise_transition(scalar) { - values("1.39524"); + values("1.39523"); } cell_fall(scalar) { values("0.50748"); @@ -3276,22 +3276,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.95964"); + values("0.96375"); } rise_transition(scalar) { - values("1.39037"); + values("1.39772"); } cell_fall(scalar) { - values("0.50626"); + values("0.50837"); } fall_transition(scalar) { - values("0.67830"); + values("0.68041"); } } } @@ -3491,274 +3491,274 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17008"); + values("1.17044"); } rise_transition(scalar) { - values("1.69306"); + values("1.69359"); } cell_fall(scalar) { - values("0.61932"); + values("0.61951"); } fall_transition(scalar) { - values("0.82603"); + values("0.82628"); } } } pin("gpio_dm0[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16983"); + values("1.17229"); } rise_transition(scalar) { - values("1.69608"); + values("1.69964"); } cell_fall(scalar) { - values("0.61836"); + values("0.61966"); } fall_transition(scalar) { - values("0.82640"); + values("0.82814"); } } } pin("gpio_dm0[34]") { direction : output; - capacitance : 0.0118; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16875"); + values("0.96829"); } rise_transition(scalar) { - values("1.69122"); + values("1.40199"); } cell_fall(scalar) { - values("0.61858"); + values("0.51088"); } fall_transition(scalar) { - values("0.82514"); + values("0.68406"); } } } pin("gpio_dm0[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0157; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16560"); + values("0.97552"); } rise_transition(scalar) { - values("1.68767"); + values("1.41199"); } cell_fall(scalar) { - values("0.61660"); + values("0.51530"); } fall_transition(scalar) { - values("0.82325"); + values("0.68839"); } } } pin("gpio_dm0[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0152; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17040"); + values("0.97341"); } rise_transition(scalar) { - values("1.69439"); + values("1.40957"); } cell_fall(scalar) { - values("0.61931"); + values("0.51407"); } fall_transition(scalar) { - values("0.82623"); + values("0.68681"); } } } pin("gpio_dm0[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0204; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16828"); + values("0.98799"); } rise_transition(scalar) { - values("1.69047"); + values("1.43227"); } cell_fall(scalar) { - values("0.61836"); + values("0.52142"); } fall_transition(scalar) { - values("0.82472"); + values("0.69755"); } } } pin("gpio_dm0[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16771"); + values("0.96769"); } rise_transition(scalar) { - values("1.68999"); + values("1.39971"); } cell_fall(scalar) { - values("0.61798"); + values("0.51141"); } fall_transition(scalar) { - values("0.82432"); + values("0.68248"); } } } pin("gpio_dm0[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0171; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16985"); + values("0.97803"); } rise_transition(scalar) { - values("1.69263"); + values("1.41770"); } cell_fall(scalar) { - values("0.61922"); + values("0.51615"); } fall_transition(scalar) { - values("0.82588"); + values("0.69044"); } } } pin("gpio_dm0[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0159; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16727"); + values("0.97548"); } rise_transition(scalar) { - values("1.68925"); + values("1.41270"); } cell_fall(scalar) { - values("0.61777"); + values("0.51512"); } fall_transition(scalar) { - values("0.82401"); + values("0.68841"); } } } pin("gpio_dm0[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0153; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17001"); + values("0.97486"); } rise_transition(scalar) { - values("1.69306"); + values("1.41010"); } cell_fall(scalar) { - values("0.61924"); + values("0.51525"); } fall_transition(scalar) { - values("0.82604"); + values("0.68747"); } } } pin("gpio_dm0[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0174; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16917"); + values("0.97882"); } rise_transition(scalar) { - values("1.69395"); + values("1.41882"); } cell_fall(scalar) { - values("0.61821"); + values("0.51657"); } fall_transition(scalar) { - values("0.82606"); + values("0.69104"); } } } pin("gpio_dm0[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0168; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17324"); + values("0.97836"); } rise_transition(scalar) { - values("1.69581"); + values("1.41674"); } cell_fall(scalar) { - values("0.62078"); + values("0.51665"); } fall_transition(scalar) { - values("0.82886"); + values("0.69059"); } } } pin("gpio_dm0[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16642"); + values("0.96946"); } rise_transition(scalar) { - values("1.68767"); + values("1.40280"); } cell_fall(scalar) { - values("0.61737"); + values("0.51222"); } fall_transition(scalar) { - values("0.82350"); + values("0.68387"); } } } @@ -3995,64 +3995,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96592"); + values("0.96005"); } rise_transition(scalar) { - values("1.39953"); + values("1.39103"); } cell_fall(scalar) { - values("0.50966"); + values("0.50653"); } fall_transition(scalar) { - values("0.68251"); + values("0.67835"); } } } pin("gpio_dm0[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96516"); + values("0.95598"); } rise_transition(scalar) { - values("1.39929"); + values("1.38305"); } cell_fall(scalar) { - values("0.50929"); + values("0.50490"); } fall_transition(scalar) { - values("0.68109"); + values("0.67498"); } } } pin("gpio_dm0[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96157"); + values("0.96104"); } rise_transition(scalar) { - values("1.39273"); + values("1.39196"); } cell_fall(scalar) { - values("0.50767"); + values("0.50739"); } fall_transition(scalar) { - values("0.67851"); + values("0.67813"); } } } @@ -4067,7 +4067,7 @@ library (openframe_project_wrapper) { values("0.96239"); } rise_transition(scalar) { - values("1.39524"); + values("1.39523"); } cell_fall(scalar) { values("0.50782"); @@ -4205,22 +4205,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96144"); + values("0.96413"); } rise_transition(scalar) { - values("1.39040"); + values("1.39773"); } cell_fall(scalar) { - values("0.50805"); + values("0.50874"); } fall_transition(scalar) { - values("0.67836"); + values("0.68042"); } } } @@ -4420,43 +4420,43 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17040"); + values("1.17075"); } rise_transition(scalar) { - values("1.69307"); + values("1.69359"); } cell_fall(scalar) { - values("0.61963"); + values("0.61982"); } fall_transition(scalar) { - values("0.82604"); + values("0.82629"); } } } pin("gpio_dm1[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17002"); + values("1.17247"); } rise_transition(scalar) { - values("1.69608"); + values("1.69964"); } cell_fall(scalar) { - values("0.61854"); + values("0.61985"); } fall_transition(scalar) { - values("0.82640"); + values("0.82814"); } } } @@ -4464,230 +4464,230 @@ library (openframe_project_wrapper) { direction : output; capacitance : 0.0118; timing() { - related_pin : "gpio_loopback_zero[34]"; + related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16918"); + values("0.34987"); } rise_transition(scalar) { - values("1.69123"); + values("0.50571"); } cell_fall(scalar) { - values("0.61901"); + values("0.18141"); } fall_transition(scalar) { - values("0.82515"); + values("0.24557"); } } } pin("gpio_dm1[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0122; timing() { - related_pin : "gpio_loopback_zero[33]"; + related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16617"); + values("0.35044"); } rise_transition(scalar) { - values("1.68768"); + values("0.50702"); } cell_fall(scalar) { - values("0.61717"); + values("0.18157"); } fall_transition(scalar) { - values("0.82327"); + values("0.24609"); } } } pin("gpio_dm1[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0107; timing() { - related_pin : "gpio_loopback_zero[32]"; + related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17098"); + values("0.34668"); } rise_transition(scalar) { - values("1.69440"); + values("0.50133"); } cell_fall(scalar) { - values("0.61990"); + values("0.17982"); } fall_transition(scalar) { - values("0.82625"); + values("0.24307"); } } } pin("gpio_dm1[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0102; timing() { - related_pin : "gpio_loopback_zero[31]"; + related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16847"); + values("0.34455"); } rise_transition(scalar) { - values("1.69047"); + values("0.49895"); } cell_fall(scalar) { - values("0.61855"); + values("0.17850"); } fall_transition(scalar) { - values("0.82472"); + values("0.24172"); } } } pin("gpio_dm1[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0107; timing() { - related_pin : "gpio_loopback_zero[30]"; + related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16828"); + values("0.34599"); } rise_transition(scalar) { - values("1.69000"); + values("0.50115"); } cell_fall(scalar) { - values("0.61855"); + values("0.17922"); } fall_transition(scalar) { - values("0.82434"); + values("0.24279"); } } } pin("gpio_dm1[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0169; timing() { - related_pin : "gpio_loopback_zero[29]"; + related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17005"); + values("0.36478"); } rise_transition(scalar) { - values("1.69263"); + values("0.52785"); } cell_fall(scalar) { - values("0.61941"); + values("0.18922"); } fall_transition(scalar) { - values("0.82589"); + values("0.25624"); } } } pin("gpio_dm1[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0140; timing() { - related_pin : "gpio_loopback_zero[28]"; + related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16784"); + values("0.35624"); } rise_transition(scalar) { - values("1.68926"); + values("0.51505"); } cell_fall(scalar) { - values("0.61834"); + values("0.18478"); } fall_transition(scalar) { - values("0.82403"); + values("0.25004"); } } } pin("gpio_dm1[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0139; timing() { - related_pin : "gpio_loopback_zero[27]"; + related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17046"); + values("0.35569"); } rise_transition(scalar) { - values("1.69307"); + values("0.51466"); } cell_fall(scalar) { - values("0.61969"); + values("0.18437"); } fall_transition(scalar) { - values("0.82605"); + values("0.24981"); } } } pin("gpio_dm1[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0123; timing() { - related_pin : "gpio_loopback_zero[26]"; + related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16927"); + values("0.35087"); } rise_transition(scalar) { - values("1.69395"); + values("0.50766"); } cell_fall(scalar) { - values("0.61831"); + values("0.18180"); } fall_transition(scalar) { - values("0.82606"); + values("0.24641"); } } } pin("gpio_dm1[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0118; timing() { - related_pin : "gpio_loopback_zero[25]"; + related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17336"); + values("0.34973"); } rise_transition(scalar) { - values("1.69582"); + values("0.50553"); } cell_fall(scalar) { - values("0.62089"); + values("0.18133"); } fall_transition(scalar) { - values("0.82887"); + values("0.24550"); } } } pin("gpio_dm1[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0125; timing() { - related_pin : "gpio_loopback_zero[24]"; + related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16699"); + values("0.35169"); } rise_transition(scalar) { - values("1.68769"); + values("0.50845"); } cell_fall(scalar) { - values("0.61794"); + values("0.18236"); } fall_transition(scalar) { - values("0.82352"); + values("0.24683"); } } } @@ -4924,64 +4924,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[12]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0087; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.33956"); + values("0.33983"); } rise_transition(scalar) { - values("0.49187"); + values("0.49226"); } cell_fall(scalar) { - values("0.17582"); + values("0.17596"); } fall_transition(scalar) { - values("0.23822"); + values("0.23840"); } } } pin("gpio_dm1[11]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0082; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34139"); + values("0.33820"); } rise_transition(scalar) { - values("0.49454"); + values("0.48990"); } cell_fall(scalar) { - values("0.17679"); + values("0.17511"); } fall_transition(scalar) { - values("0.23951"); + values("0.23726"); } } } pin("gpio_dm1[10]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0084; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34002"); + values("0.33942"); } rise_transition(scalar) { - values("0.49196"); + values("0.49109"); } cell_fall(scalar) { - values("0.17620"); + values("0.17588"); } fall_transition(scalar) { - values("0.23850"); + values("0.23809"); } } } @@ -5134,22 +5134,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[2]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0103; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34133"); + values("0.34497"); } rise_transition(scalar) { - values("0.49443"); + values("0.49947"); } cell_fall(scalar) { - values("0.17676"); + values("0.17875"); } fall_transition(scalar) { - values("0.23947"); + values("0.24196"); } } } @@ -5349,43 +5349,43 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16721"); + values("1.16756"); } rise_transition(scalar) { - values("1.69302"); + values("1.69355"); } cell_fall(scalar) { - values("0.61645"); + values("0.61664"); } fall_transition(scalar) { - values("0.82595"); + values("0.82619"); } } } pin("gpio_dm2[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16921"); + values("1.17166"); } rise_transition(scalar) { - values("1.69607"); + values("1.69963"); } cell_fall(scalar) { - values("0.61774"); + values("0.61904"); } fall_transition(scalar) { - values("0.82639"); + values("0.82813"); } } } @@ -5393,230 +5393,230 @@ library (openframe_project_wrapper) { direction : output; capacitance : 0.0118; timing() { - related_pin : "gpio_loopback_zero[34]"; + related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16593"); + values("0.34884"); } rise_transition(scalar) { - values("1.69118"); + values("0.50570"); } cell_fall(scalar) { - values("0.61576"); + values("0.18039"); } fall_transition(scalar) { - values("0.82506"); + values("0.24555"); } } } pin("gpio_dm2[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0122; timing() { - related_pin : "gpio_loopback_zero[33]"; + related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16390"); + values("0.35021"); } rise_transition(scalar) { - values("1.68765"); + values("0.50702"); } cell_fall(scalar) { - values("0.61490"); + values("0.18134"); } fall_transition(scalar) { - values("0.82320"); + values("0.24609"); } } } pin("gpio_dm2[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0107; timing() { - related_pin : "gpio_loopback_zero[32]"; + related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16758"); + values("0.34540"); } rise_transition(scalar) { - values("1.69436"); + values("0.50132"); } cell_fall(scalar) { - values("0.61650"); + values("0.17854"); } fall_transition(scalar) { - values("0.82617"); + values("0.24305"); } } } pin("gpio_dm2[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0102; timing() { - related_pin : "gpio_loopback_zero[31]"; + related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16540"); + values("0.34421"); } rise_transition(scalar) { - values("1.69043"); + values("0.49894"); } cell_fall(scalar) { - values("0.61549"); + values("0.17816"); } fall_transition(scalar) { - values("0.82464"); + values("0.24172"); } } } pin("gpio_dm2[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0107; timing() { - related_pin : "gpio_loopback_zero[30]"; + related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16477"); + values("0.34576"); } rise_transition(scalar) { - values("1.68995"); + values("0.50115"); } cell_fall(scalar) { - values("0.61506"); + values("0.17899"); } fall_transition(scalar) { - values("0.82424"); + values("0.24279"); } } } pin("gpio_dm2[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0169; timing() { - related_pin : "gpio_loopback_zero[29]"; + related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16690"); + values("0.36456"); } rise_transition(scalar) { - values("1.69259"); + values("0.52785"); } cell_fall(scalar) { - values("0.61627"); + values("0.18899"); } fall_transition(scalar) { - values("0.82579"); + values("0.25624"); } } } pin("gpio_dm2[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0140; timing() { - related_pin : "gpio_loopback_zero[28]"; + related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16438"); + values("0.35563"); } rise_transition(scalar) { - values("1.68921"); + values("0.51505"); } cell_fall(scalar) { - values("0.61489"); + values("0.18418"); } fall_transition(scalar) { - values("0.82393"); + values("0.25004"); } } } pin("gpio_dm2[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0139; timing() { - related_pin : "gpio_loopback_zero[27]"; + related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16719"); + values("0.35547"); } rise_transition(scalar) { - values("1.69302"); + values("0.51466"); } cell_fall(scalar) { - values("0.61643"); + values("0.18415"); } fall_transition(scalar) { - values("0.82595"); + values("0.24981"); } } } pin("gpio_dm2[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0123; timing() { - related_pin : "gpio_loopback_zero[26]"; + related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16868"); + values("0.35066"); } rise_transition(scalar) { - values("1.69394"); + values("0.50766"); } cell_fall(scalar) { - values("0.61773"); + values("0.18159"); } fall_transition(scalar) { - values("0.82605"); + values("0.24640"); } } } pin("gpio_dm2[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0118; timing() { - related_pin : "gpio_loopback_zero[25]"; + related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17055"); + values("0.34875"); } rise_transition(scalar) { - values("1.69573"); + values("0.50552"); } cell_fall(scalar) { - values("0.61810"); + values("0.18035"); } fall_transition(scalar) { - values("0.82869"); + values("0.24548"); } } } pin("gpio_dm2[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0125; timing() { - related_pin : "gpio_loopback_zero[24]"; + related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16335"); + values("0.35111"); } rise_transition(scalar) { - values("1.68763"); + values("0.50844"); } cell_fall(scalar) { - values("0.61430"); + values("0.18177"); } fall_transition(scalar) { - values("0.82340"); + values("0.24683"); } } } @@ -5853,64 +5853,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[12]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0087; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.33934"); + values("0.33961"); } rise_transition(scalar) { - values("0.49187"); + values("0.49226"); } cell_fall(scalar) { - values("0.17561"); + values("0.17575"); } fall_transition(scalar) { - values("0.23821"); + values("0.23840"); } } } pin("gpio_dm2[11]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0082; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34118"); + values("0.33799"); } rise_transition(scalar) { - values("0.49454"); + values("0.48990"); } cell_fall(scalar) { - values("0.17658"); + values("0.17490"); } fall_transition(scalar) { - values("0.23951"); + values("0.23726"); } } } pin("gpio_dm2[10]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0084; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.33901"); + values("0.33841"); } rise_transition(scalar) { - values("0.49195"); + values("0.49109"); } cell_fall(scalar) { - values("0.17519"); + values("0.17487"); } fall_transition(scalar) { - values("0.23849"); + values("0.23807"); } } } @@ -6063,22 +6063,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[2]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0103; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34112"); + values("0.34448"); } rise_transition(scalar) { - values("0.49443"); + values("0.49947"); } cell_fall(scalar) { - values("0.17655"); + values("0.17826"); } fall_transition(scalar) { - values("0.23947"); + values("0.24196"); } } } @@ -6278,274 +6278,274 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16661"); + values("1.16696"); } rise_transition(scalar) { - values("1.69301"); + values("1.69354"); } cell_fall(scalar) { - values("0.61585"); + values("0.61604"); } fall_transition(scalar) { - values("0.82594"); + values("0.82618"); } } } pin("gpio_holdover[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16910"); + values("1.17156"); } rise_transition(scalar) { - values("1.69607"); + values("1.69963"); } cell_fall(scalar) { - values("0.61763"); + values("0.61893"); } fall_transition(scalar) { - values("0.82639"); + values("0.82813"); } } } pin("gpio_holdover[34]") { direction : output; - capacitance : 0.0118; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16533"); + values("0.96782"); } rise_transition(scalar) { - values("1.69117"); + values("1.40198"); } cell_fall(scalar) { - values("0.61516"); + values("0.51041"); } fall_transition(scalar) { - values("0.82504"); + values("0.68404"); } } } pin("gpio_holdover[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0157; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16329"); + values("0.97398"); } rise_transition(scalar) { - values("1.68764"); + values("1.41197"); } cell_fall(scalar) { - values("0.61430"); + values("0.51376"); } fall_transition(scalar) { - values("0.82319"); + values("0.68836"); } } } pin("gpio_holdover[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0152; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16699"); + values("0.97124"); } rise_transition(scalar) { - values("1.69435"); + values("1.40956"); } cell_fall(scalar) { - values("0.61591"); + values("0.51190"); } fall_transition(scalar) { - values("0.82616"); + values("0.68677"); } } } pin("gpio_holdover[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0204; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16480"); + values("0.98751"); } rise_transition(scalar) { - values("1.69042"); + values("1.43227"); } cell_fall(scalar) { - values("0.61489"); + values("0.52095"); } fall_transition(scalar) { - values("0.82462"); + values("0.69754"); } } } pin("gpio_holdover[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16434"); + values("0.96513"); } rise_transition(scalar) { - values("1.68995"); + values("1.39967"); } cell_fall(scalar) { - values("0.61462"); + values("0.50885"); } fall_transition(scalar) { - values("0.82423"); + values("0.68242"); } } } pin("gpio_holdover[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0171; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16630"); + values("0.97750"); } rise_transition(scalar) { - values("1.69258"); + values("1.41769"); } cell_fall(scalar) { - values("0.61567"); + values("0.51562"); } fall_transition(scalar) { - values("0.82578"); + values("0.69044"); } } } pin("gpio_holdover[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0159; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16368"); + values("0.97449"); } rise_transition(scalar) { - values("1.68921"); + values("1.41269"); } cell_fall(scalar) { - values("0.61418"); + values("0.51412"); } fall_transition(scalar) { - values("0.82392"); + values("0.68839"); } } } pin("gpio_holdover[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0153; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16659"); + values("0.97216"); } rise_transition(scalar) { - values("1.69301"); + values("1.41007"); } cell_fall(scalar) { - values("0.61583"); + values("0.51256"); } fall_transition(scalar) { - values("0.82594"); + values("0.68741"); } } } pin("gpio_holdover[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0174; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16839"); + values("0.97832"); } rise_transition(scalar) { - values("1.69394"); + values("1.41881"); } cell_fall(scalar) { - values("0.61743"); + values("0.51607"); } fall_transition(scalar) { - values("0.82604"); + values("0.69104"); } } } pin("gpio_holdover[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0168; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16995"); + values("0.97776"); } rise_transition(scalar) { - values("1.69571"); + values("1.41673"); } cell_fall(scalar) { - values("0.61750"); + values("0.51604"); } fall_transition(scalar) { - values("0.82866"); + values("0.69057"); } } } pin("gpio_holdover[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16273"); + values("0.96716"); } rise_transition(scalar) { - values("1.68762"); + values("1.40277"); } cell_fall(scalar) { - values("0.61368"); + values("0.50991"); } fall_transition(scalar) { - values("0.82339"); + values("0.68382"); } } } @@ -6782,64 +6782,64 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96546"); + values("0.95959"); } rise_transition(scalar) { - values("1.39952"); + values("1.39102"); } cell_fall(scalar) { - values("0.50919"); + values("0.50607"); } fall_transition(scalar) { - values("0.68250"); + values("0.67834"); } } } pin("gpio_holdover[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96469"); + values("0.95422"); } rise_transition(scalar) { - values("1.39929"); + values("1.38302"); } cell_fall(scalar) { - values("0.50882"); + values("0.50314"); } fall_transition(scalar) { - values("0.68109"); + values("0.67491"); } } } pin("gpio_holdover[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96094"); + values("0.96041"); } rise_transition(scalar) { - values("1.39273"); + values("1.39196"); } cell_fall(scalar) { - values("0.50704"); + values("0.50676"); } fall_transition(scalar) { - values("0.67850"); + values("0.67812"); } } } @@ -6854,7 +6854,7 @@ library (openframe_project_wrapper) { values("0.96187"); } rise_transition(scalar) { - values("1.39524"); + values("1.39523"); } cell_fall(scalar) { values("0.50730"); @@ -6992,22 +6992,22 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.95880"); + values("0.96361"); } rise_transition(scalar) { - values("1.39036"); + values("1.39772"); } cell_fall(scalar) { - values("0.50541"); + values("0.50822"); } fall_transition(scalar) { - values("0.67827"); + values("0.68041"); } } } @@ -7207,274 +7207,274 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16286"); + values("1.16321"); } rise_transition(scalar) { - values("1.69298"); + values("1.69351"); } cell_fall(scalar) { - values("0.61211"); + values("0.61229"); } fall_transition(scalar) { - values("0.82588"); + values("0.82612"); } } } pin("gpio_ib_mode_sel[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16822"); + values("1.17067"); } rise_transition(scalar) { - values("1.69607"); + values("1.69963"); } cell_fall(scalar) { - values("0.61674"); + values("0.61805"); } fall_transition(scalar) { - values("0.82638"); + values("0.82812"); } } } pin("gpio_ib_mode_sel[34]") { direction : output; - capacitance : 0.0118; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16154"); + values("0.96722"); } rise_transition(scalar) { - values("1.69114"); + values("1.40196"); } cell_fall(scalar) { - values("0.61137"); + values("0.50981"); } fall_transition(scalar) { - values("0.82498"); + values("0.68401"); } } } pin("gpio_ib_mode_sel[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0157; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.15956"); + values("0.97176"); } rise_transition(scalar) { - values("1.68761"); + values("1.41196"); } cell_fall(scalar) { - values("0.61057"); + values("0.51155"); } fall_transition(scalar) { - values("0.82313"); + values("0.68832"); } } } pin("gpio_ib_mode_sel[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0152; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16527"); + values("0.97081"); } rise_transition(scalar) { - values("1.69434"); + values("1.40955"); } cell_fall(scalar) { - values("0.61419"); + values("0.51147"); } fall_transition(scalar) { - values("0.82614"); + values("0.68677"); } } } pin("gpio_ib_mode_sel[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0204; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16120"); + values("0.98691"); } rise_transition(scalar) { - values("1.69039"); + values("1.43226"); } cell_fall(scalar) { - values("0.61129"); + values("0.52034"); } fall_transition(scalar) { - values("0.82457"); + values("0.69754"); } } } pin("gpio_ib_mode_sel[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16134"); + values("0.96256"); } rise_transition(scalar) { - values("1.68993"); + values("1.39965"); } cell_fall(scalar) { - values("0.61162"); + values("0.50628"); } fall_transition(scalar) { - values("0.82419"); + values("0.68238"); } } } pin("gpio_ib_mode_sel[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0171; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16269"); + values("0.97693"); } rise_transition(scalar) { - values("1.69255"); + values("1.41769"); } cell_fall(scalar) { - values("0.61206"); + values("0.51505"); } fall_transition(scalar) { - values("0.82572"); + values("0.69043"); } } } pin("gpio_ib_mode_sel[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0159; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16102"); + values("0.97225"); } rise_transition(scalar) { - values("1.68919"); + values("1.41267"); } cell_fall(scalar) { - values("0.61153"); + values("0.51189"); } fall_transition(scalar) { - values("0.82388"); + values("0.68836"); } } } pin("gpio_ib_mode_sel[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0153; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16298"); + values("0.96967"); } rise_transition(scalar) { - values("1.69298"); + values("1.41005"); } cell_fall(scalar) { - values("0.61223"); + values("0.51007"); } fall_transition(scalar) { - values("0.82588"); + values("0.68737"); } } } pin("gpio_ib_mode_sel[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0174; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16489"); + values("0.97772"); } rise_transition(scalar) { - values("1.69391"); + values("1.41881"); } cell_fall(scalar) { - values("0.61393"); + values("0.51547"); } fall_transition(scalar) { - values("0.82598"); + values("0.69103"); } } } pin("gpio_ib_mode_sel[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0168; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16632"); + values("0.97516"); } rise_transition(scalar) { - values("1.69562"); + values("1.41671"); } cell_fall(scalar) { - values("0.61388"); + values("0.51344"); } fall_transition(scalar) { - values("0.82848"); + values("0.69053"); } } } pin("gpio_ib_mode_sel[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.15913"); + values("0.96508"); } rise_transition(scalar) { - values("1.68759"); + values("1.40275"); } cell_fall(scalar) { - values("0.61009"); + values("0.50784"); } fall_transition(scalar) { - values("0.82333"); + values("0.68379"); } } } @@ -7711,64 +7711,64 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96486"); + values("0.95900"); } rise_transition(scalar) { - values("1.39952"); + values("1.39101"); } cell_fall(scalar) { - values("0.50860"); + values("0.50548"); } fall_transition(scalar) { - values("0.68248"); + values("0.67832"); } } } pin("gpio_ib_mode_sel[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96425"); + values("0.95174"); } rise_transition(scalar) { - values("1.39928"); + values("1.38299"); } cell_fall(scalar) { - values("0.50838"); + values("0.50067"); } fall_transition(scalar) { - values("0.68109"); + values("0.67485"); } } } pin("gpio_ib_mode_sel[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.95822"); + values("0.95769"); } rise_transition(scalar) { - values("1.39271"); + values("1.39194"); } cell_fall(scalar) { - values("0.50432"); + values("0.50403"); } fall_transition(scalar) { - values("0.67847"); + values("0.67809"); } } } @@ -7783,7 +7783,7 @@ library (openframe_project_wrapper) { values("0.96144"); } rise_transition(scalar) { - values("1.39524"); + values("1.39522"); } cell_fall(scalar) { values("0.50687"); @@ -7921,22 +7921,22 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.95631"); + values("0.96317"); } rise_transition(scalar) { - values("1.39033"); + values("1.39772"); } cell_fall(scalar) { - values("0.50293"); + values("0.50779"); } fall_transition(scalar) { - values("0.67822"); + values("0.68041"); } } } @@ -8157,11 +8157,11 @@ library (openframe_project_wrapper) { } pin("gpio_in[1]") { direction : input; - capacitance : 0.0263; + capacitance : 0.3246; } pin("gpio_in[0]") { direction : input; - capacitance : 0.1645; + capacitance : 0.5970; } } bus("gpio_in_h") { @@ -8519,253 +8519,253 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[35]") { direction : output; - capacitance : 0.0083; + capacitance : 0.0088; timing() { related_pin : "gpio_loopback_one[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23596"); + values("0.23740"); } rise_transition(scalar) { - values("0.34130"); + values("0.34338"); } cell_fall(scalar) { - values("0.12108"); + values("0.12184"); } fall_transition(scalar) { - values("0.16546"); + values("0.16647"); } } } pin("gpio_inp_dis[34]") { direction : output; - capacitance : 0.0080; + capacitance : 0.0118; timing() { related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23509"); + values("0.34975"); } rise_transition(scalar) { - values("0.34004"); + values("0.50571"); } cell_fall(scalar) { - values("0.12062"); + values("0.18130"); } fall_transition(scalar) { - values("0.16485"); + values("0.24557"); } } } pin("gpio_inp_dis[33]") { direction : output; - capacitance : 0.0080; + capacitance : 0.0122; timing() { related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23491"); + values("0.35037"); } rise_transition(scalar) { - values("0.33982"); + values("0.50702"); } cell_fall(scalar) { - values("0.12051"); + values("0.18150"); } fall_transition(scalar) { - values("0.16477"); + values("0.24609"); } } } pin("gpio_inp_dis[32]") { direction : output; - capacitance : 0.0085; + capacitance : 0.0107; timing() { related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23658"); + values("0.34628"); } rise_transition(scalar) { - values("0.34220"); + values("0.50132"); } cell_fall(scalar) { - values("0.12141"); + values("0.17942"); } fall_transition(scalar) { - values("0.16590"); + values("0.24306"); } } } pin("gpio_inp_dis[31]") { direction : output; - capacitance : 0.0082; + capacitance : 0.0102; timing() { related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23548"); + values("0.34435"); } rise_transition(scalar) { - values("0.34060"); + values("0.49894"); } cell_fall(scalar) { - values("0.12083"); + values("0.17830"); } fall_transition(scalar) { - values("0.16511"); + values("0.24172"); } } } pin("gpio_inp_dis[30]") { direction : output; - capacitance : 0.0085; + capacitance : 0.0107; timing() { related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23647"); + values("0.34593"); } rise_transition(scalar) { - values("0.34200"); + values("0.50115"); } cell_fall(scalar) { - values("0.12136"); + values("0.17916"); } fall_transition(scalar) { - values("0.16581"); + values("0.24279"); } } } pin("gpio_inp_dis[29]") { direction : output; - capacitance : 0.0077; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23455"); + values("0.36471"); } rise_transition(scalar) { - values("0.33853"); + values("0.52785"); } cell_fall(scalar) { - values("0.12054"); + values("0.18914"); } fall_transition(scalar) { - values("0.16428"); + values("0.25624"); } } } pin("gpio_inp_dis[28]") { direction : output; - capacitance : 0.0076; + capacitance : 0.0140; timing() { related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23360"); + values("0.35581"); } rise_transition(scalar) { - values("0.33787"); + values("0.51505"); } cell_fall(scalar) { - values("0.11983"); + values("0.18435"); } fall_transition(scalar) { - values("0.16380"); + values("0.25004"); } } } pin("gpio_inp_dis[27]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23809"); + values("0.35562"); } rise_transition(scalar) { - values("0.34438"); + values("0.51466"); } cell_fall(scalar) { - values("0.12221"); + values("0.18430"); } fall_transition(scalar) { - values("0.16695"); + values("0.24981"); } } } pin("gpio_inp_dis[26]") { direction : output; - capacitance : 0.0079; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23476"); + values("0.35080"); } rise_transition(scalar) { - values("0.33942"); + values("0.50766"); } cell_fall(scalar) { - values("0.12048"); + values("0.18173"); } fall_transition(scalar) { - values("0.16457"); + values("0.24640"); } } } pin("gpio_inp_dis[25]") { direction : output; - capacitance : 0.0087; + capacitance : 0.0118; timing() { related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23724"); + values("0.34961"); } rise_transition(scalar) { - values("0.34315"); + values("0.50553"); } cell_fall(scalar) { - values("0.12176"); + values("0.18121"); } fall_transition(scalar) { - values("0.16636"); + values("0.24550"); } } } pin("gpio_inp_dis[24]") { direction : output; - capacitance : 0.0073; + capacitance : 0.0125; timing() { related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23298"); + values("0.35124"); } rise_transition(scalar) { - values("0.33697"); + values("0.50844"); } cell_fall(scalar) { - values("0.11951"); + values("0.18190"); } fall_transition(scalar) { - values("0.16337"); + values("0.24683"); } } } @@ -9002,64 +9002,64 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[12]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0087; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.33949"); + values("0.33976"); } rise_transition(scalar) { - values("0.49187"); + values("0.49226"); } cell_fall(scalar) { - values("0.17575"); + values("0.17589"); } fall_transition(scalar) { - values("0.23822"); + values("0.23840"); } } } pin("gpio_inp_dis[11]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0082; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34132"); + values("0.33814"); } rise_transition(scalar) { - values("0.49454"); + values("0.48990"); } cell_fall(scalar) { - values("0.17672"); + values("0.17504"); } fall_transition(scalar) { - values("0.23951"); + values("0.23726"); } } } pin("gpio_inp_dis[10]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0084; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.33990"); + values("0.33930"); } rise_transition(scalar) { - values("0.49196"); + values("0.49109"); } cell_fall(scalar) { - values("0.17608"); + values("0.17577"); } fall_transition(scalar) { - values("0.23850"); + values("0.23808"); } } } @@ -9212,22 +9212,22 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[2]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0103; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34126"); + values("0.34473"); } rise_transition(scalar) { - values("0.49443"); + values("0.49947"); } cell_fall(scalar) { - values("0.17669"); + values("0.17851"); } fall_transition(scalar) { - values("0.23947"); + values("0.24196"); } } } @@ -9312,51 +9312,51 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[35]") { direction : input; - capacitance : 0.0752; + capacitance : 0.0757; } pin("gpio_loopback_one[34]") { direction : input; - capacitance : 0.0749; + capacitance : 0.1121; } pin("gpio_loopback_one[33]") { direction : input; - capacitance : 0.0749; + capacitance : 0.1125; } pin("gpio_loopback_one[32]") { direction : input; - capacitance : 0.0754; + capacitance : 0.1110; } pin("gpio_loopback_one[31]") { direction : input; - capacitance : 0.0751; + capacitance : 0.1105; } pin("gpio_loopback_one[30]") { direction : input; - capacitance : 0.0754; + capacitance : 0.1110; } pin("gpio_loopback_one[29]") { direction : input; - capacitance : 0.0746; + capacitance : 0.1172; } pin("gpio_loopback_one[28]") { direction : input; - capacitance : 0.0744; + capacitance : 0.1143; } pin("gpio_loopback_one[27]") { direction : input; - capacitance : 0.0759; + capacitance : 0.1142; } pin("gpio_loopback_one[26]") { direction : input; - capacitance : 0.0748; + capacitance : 0.1126; } pin("gpio_loopback_one[25]") { direction : input; - capacitance : 0.0756; + capacitance : 0.1121; } pin("gpio_loopback_one[24]") { direction : input; - capacitance : 0.0742; + capacitance : 0.1128; } pin("gpio_loopback_one[23]") { direction : input; @@ -9404,15 +9404,15 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[12]") { direction : input; - capacitance : 0.1090; + capacitance : 0.1091; } pin("gpio_loopback_one[11]") { direction : input; - capacitance : 0.1096; + capacitance : 0.1085; } pin("gpio_loopback_one[10]") { direction : input; - capacitance : 0.1089; + capacitance : 0.1088; } pin("gpio_loopback_one[9]") { direction : input; @@ -9444,7 +9444,7 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[2]") { direction : input; - capacitance : 0.1095; + capacitance : 0.1107; } pin("gpio_loopback_one[1]") { direction : input; @@ -9489,55 +9489,55 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[36]") { direction : input; - capacitance : 0.3801; + capacitance : 0.3802; } pin("gpio_loopback_zero[35]") { direction : input; - capacitance : 0.3809; + capacitance : 0.3817; } pin("gpio_loopback_zero[34]") { direction : input; - capacitance : 0.3797; + capacitance : 0.3142; } pin("gpio_loopback_zero[33]") { direction : input; - capacitance : 0.3789; + capacitance : 0.3167; } pin("gpio_loopback_zero[32]") { direction : input; - capacitance : 0.3804; + capacitance : 0.3162; } pin("gpio_loopback_zero[31]") { direction : input; - capacitance : 0.3795; + capacitance : 0.3214; } pin("gpio_loopback_zero[30]") { direction : input; - capacitance : 0.3794; + capacitance : 0.3139; } pin("gpio_loopback_zero[29]") { direction : input; - capacitance : 0.3800; + capacitance : 0.3181; } pin("gpio_loopback_zero[28]") { direction : input; - capacitance : 0.3792; + capacitance : 0.3169; } pin("gpio_loopback_zero[27]") { direction : input; - capacitance : 0.3801; + capacitance : 0.3163; } pin("gpio_loopback_zero[26]") { direction : input; - capacitance : 0.3803; + capacitance : 0.3183; } pin("gpio_loopback_zero[25]") { direction : input; - capacitance : 0.3803; + capacitance : 0.3178; } pin("gpio_loopback_zero[24]") { direction : input; - capacitance : 0.3788; + capacitance : 0.3146; } pin("gpio_loopback_zero[23]") { direction : input; @@ -9585,15 +9585,15 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[12]") { direction : input; - capacitance : 0.3138; + capacitance : 0.3119; } pin("gpio_loopback_zero[11]") { direction : input; - capacitance : 0.3140; + capacitance : 0.3100; } pin("gpio_loopback_zero[10]") { direction : input; - capacitance : 0.3124; + capacitance : 0.3122; } pin("gpio_loopback_zero[9]") { direction : input; @@ -9625,7 +9625,7 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[2]") { direction : input; - capacitance : 0.3117; + capacitance : 0.3136; } pin("gpio_loopback_zero[1]") { direction : input; @@ -9810,253 +9810,253 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[35]") { direction : output; - capacitance : 0.0083; + capacitance : 0.0088; timing() { related_pin : "gpio_loopback_one[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23578"); + values("0.23722"); } rise_transition(scalar) { - values("0.34129"); + values("0.34338"); } cell_fall(scalar) { - values("0.12090"); + values("0.12166"); } fall_transition(scalar) { - values("0.16546"); + values("0.16647"); } } } pin("gpio_oeb[34]") { direction : output; - capacitance : 0.0080; + capacitance : 0.0132; timing() { - related_pin : "gpio_loopback_one[34]"; + related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23492"); + values("0.96653"); } rise_transition(scalar) { - values("0.34004"); + values("1.40195"); } cell_fall(scalar) { - values("0.12045"); + values("0.50913"); } fall_transition(scalar) { - values("0.16485"); + values("0.68398"); } } } pin("gpio_oeb[33]") { direction : output; - capacitance : 0.0080; + capacitance : 0.0157; timing() { - related_pin : "gpio_loopback_one[33]"; + related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23484"); + values("0.97079"); } rise_transition(scalar) { - values("0.33982"); + values("1.41195"); } cell_fall(scalar) { - values("0.12043"); + values("0.51057"); } fall_transition(scalar) { - values("0.16477"); + values("0.68831"); } } } pin("gpio_oeb[32]") { direction : output; - capacitance : 0.0085; + capacitance : 0.0152; timing() { - related_pin : "gpio_loopback_one[32]"; + related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23641"); + values("0.97050"); } rise_transition(scalar) { - values("0.34220"); + values("1.40955"); } cell_fall(scalar) { - values("0.12124"); + values("0.51116"); } fall_transition(scalar) { - values("0.16590"); + values("0.68676"); } } } pin("gpio_oeb[31]") { direction : output; - capacitance : 0.0082; + capacitance : 0.0204; timing() { - related_pin : "gpio_loopback_one[31]"; + related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23530"); + values("0.98678"); } rise_transition(scalar) { - values("0.34060"); + values("1.43226"); } cell_fall(scalar) { - values("0.12065"); + values("0.52022"); } fall_transition(scalar) { - values("0.16511"); + values("0.69753"); } } } pin("gpio_oeb[30]") { direction : output; - capacitance : 0.0085; + capacitance : 0.0129; timing() { - related_pin : "gpio_loopback_one[30]"; + related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23625"); + values("0.96171"); } rise_transition(scalar) { - values("0.34200"); + values("1.39965"); } cell_fall(scalar) { - values("0.12114"); + values("0.50544"); } fall_transition(scalar) { - values("0.16581"); + values("0.68237"); } } } pin("gpio_oeb[29]") { direction : output; - capacitance : 0.0077; + capacitance : 0.0171; timing() { - related_pin : "gpio_loopback_one[29]"; + related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23352"); + values("0.97680"); } rise_transition(scalar) { - values("0.33852"); + values("1.41769"); } cell_fall(scalar) { - values("0.11951"); + values("0.51492"); } fall_transition(scalar) { - values("0.16426"); + values("0.69043"); } } } pin("gpio_oeb[28]") { direction : output; - capacitance : 0.0076; + capacitance : 0.0159; timing() { - related_pin : "gpio_loopback_one[28]"; + related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23343"); + values("0.97237"); } rise_transition(scalar) { - values("0.33787"); + values("1.41267"); } cell_fall(scalar) { - values("0.11966"); + values("0.51201"); } fall_transition(scalar) { - values("0.16380"); + values("0.68836"); } } } pin("gpio_oeb[27]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0153; timing() { - related_pin : "gpio_loopback_one[27]"; + related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23790"); + values("0.96907"); } rise_transition(scalar) { - values("0.34438"); + values("1.41005"); } cell_fall(scalar) { - values("0.12202"); + values("0.50947"); } fall_transition(scalar) { - values("0.16695"); + values("0.68737"); } } } pin("gpio_oeb[26]") { direction : output; - capacitance : 0.0079; + capacitance : 0.0174; timing() { - related_pin : "gpio_loopback_one[26]"; + related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23442"); + values("0.97759"); } rise_transition(scalar) { - values("0.33941"); + values("1.41881"); } cell_fall(scalar) { - values("0.12015"); + values("0.51533"); } fall_transition(scalar) { - values("0.16457"); + values("0.69103"); } } } pin("gpio_oeb[25]") { direction : output; - capacitance : 0.0087; + capacitance : 0.0168; timing() { - related_pin : "gpio_loopback_one[25]"; + related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23707"); + values("0.97433"); } rise_transition(scalar) { - values("0.34315"); + values("1.41670"); } cell_fall(scalar) { - values("0.12159"); + values("0.51261"); } fall_transition(scalar) { - values("0.16636"); + values("0.69052"); } } } pin("gpio_oeb[24]") { direction : output; - capacitance : 0.0073; + capacitance : 0.0136; timing() { - related_pin : "gpio_loopback_one[24]"; + related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23281"); + values("0.96515"); } rise_transition(scalar) { - values("0.33697"); + values("1.40275"); } cell_fall(scalar) { - values("0.11934"); + values("0.50791"); } fall_transition(scalar) { - values("0.16337"); + values("0.68379"); } } } @@ -10293,64 +10293,64 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96404"); + values("0.95819"); } rise_transition(scalar) { - values("1.39951"); + values("1.39101"); } cell_fall(scalar) { - values("0.50777"); + values("0.50466"); } fall_transition(scalar) { - values("0.68247"); + values("0.67831"); } } } pin("gpio_oeb[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96413"); + values("0.95105"); } rise_transition(scalar) { - values("1.39928"); + values("1.38298"); } cell_fall(scalar) { - values("0.50826"); + values("0.49998"); } fall_transition(scalar) { - values("0.68108"); + values("0.67483"); } } } pin("gpio_oeb[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.95800"); + values("0.95747"); } rise_transition(scalar) { - values("1.39271"); + values("1.39194"); } cell_fall(scalar) { - values("0.50410"); + values("0.50382"); } fall_transition(scalar) { - values("0.67847"); + values("0.67809"); } } } @@ -10365,7 +10365,7 @@ library (openframe_project_wrapper) { values("0.96132"); } rise_transition(scalar) { - values("1.39524"); + values("1.39522"); } cell_fall(scalar) { values("0.50675"); @@ -10503,22 +10503,22 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.95551"); + values("0.96305"); } rise_transition(scalar) { - values("1.39032"); + values("1.39772"); } cell_fall(scalar) { - values("0.50212"); + values("0.50767"); } fall_transition(scalar) { - values("0.67821"); + values("0.68041"); } } } @@ -10718,276 +10718,89 @@ library (openframe_project_wrapper) { } pin("gpio_out[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16602"); + values("1.16637"); } rise_transition(scalar) { - values("1.69301"); + values("1.69353"); } cell_fall(scalar) { - values("0.61526"); + values("0.61545"); } fall_transition(scalar) { - values("0.82592"); + values("0.82617"); } } } pin("gpio_out[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16900"); + values("1.17145"); } rise_transition(scalar) { - values("1.69607"); + values("1.69963"); } cell_fall(scalar) { - values("0.61752"); + values("0.61883"); } fall_transition(scalar) { - values("0.82638"); + values("0.82813"); } } } pin("gpio_out[34]") { direction : output; - capacitance : 0.0118; - timing() { - related_pin : "gpio_loopback_zero[34]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16473"); - } - rise_transition(scalar) { - values("1.69117"); - } - cell_fall(scalar) { - values("0.61457"); - } - fall_transition(scalar) { - values("0.82503"); - } - } + capacitance : 0.2039; } pin("gpio_out[33]") { direction : output; - capacitance : 0.0110; - timing() { - related_pin : "gpio_loopback_zero[33]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16270"); - } - rise_transition(scalar) { - values("1.68764"); - } - cell_fall(scalar) { - values("0.61371"); - } - fall_transition(scalar) { - values("0.82318"); - } - } + capacitance : 0.1773; } pin("gpio_out[32]") { direction : output; - capacitance : 0.0126; - timing() { - related_pin : "gpio_loopback_zero[32]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16623"); - } - rise_transition(scalar) { - values("1.69435"); - } - cell_fall(scalar) { - values("0.61515"); - } - fall_transition(scalar) { - values("0.82615"); - } - } + capacitance : 0.1232; } pin("gpio_out[31]") { direction : output; - capacitance : 0.0116; - timing() { - related_pin : "gpio_loopback_zero[31]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16421"); - } - rise_transition(scalar) { - values("1.69042"); - } - cell_fall(scalar) { - values("0.61430"); - } - fall_transition(scalar) { - values("0.82461"); - } - } + capacitance : 0.0584; } pin("gpio_out[30]") { direction : output; - capacitance : 0.0115; - timing() { - related_pin : "gpio_loopback_zero[30]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16363"); - } - rise_transition(scalar) { - values("1.68994"); - } - cell_fall(scalar) { - values("0.61391"); - } - fall_transition(scalar) { - values("0.82422"); - } - } + capacitance : 0.0283; } pin("gpio_out[29]") { direction : output; - capacitance : 0.0121; - timing() { - related_pin : "gpio_loopback_zero[29]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16571"); - } - rise_transition(scalar) { - values("1.69257"); - } - cell_fall(scalar) { - values("0.61508"); - } - fall_transition(scalar) { - values("0.82576"); - } - } + capacitance : 0.1168; } pin("gpio_out[28]") { direction : output; - capacitance : 0.0114; - timing() { - related_pin : "gpio_loopback_zero[28]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16308"); - } - rise_transition(scalar) { - values("1.68920"); - } - cell_fall(scalar) { - values("0.61359"); - } - fall_transition(scalar) { - values("0.82391"); - } - } + capacitance : 0.1672; } pin("gpio_out[27]") { direction : output; - capacitance : 0.0122; - timing() { - related_pin : "gpio_loopback_zero[27]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16599"); - } - rise_transition(scalar) { - values("1.69301"); - } - cell_fall(scalar) { - values("0.61524"); - } - fall_transition(scalar) { - values("0.82593"); - } - } + capacitance : 0.2385; } pin("gpio_out[26]") { direction : output; - capacitance : 0.0125; - timing() { - related_pin : "gpio_loopback_zero[26]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16768"); - } - rise_transition(scalar) { - values("1.69393"); - } - cell_fall(scalar) { - values("0.61672"); - } - fall_transition(scalar) { - values("0.82603"); - } - } + capacitance : 0.3221; } pin("gpio_out[25]") { direction : output; - capacitance : 0.0124; - timing() { - related_pin : "gpio_loopback_zero[25]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16936"); - } - rise_transition(scalar) { - values("1.69569"); - } - cell_fall(scalar) { - values("0.61691"); - } - fall_transition(scalar) { - values("0.82862"); - } - } + capacitance : 0.3925; } pin("gpio_out[24]") { direction : output; - capacitance : 0.0110; - timing() { - related_pin : "gpio_loopback_zero[24]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16214"); - } - rise_transition(scalar) { - values("1.68761"); - } - cell_fall(scalar) { - values("0.61309"); - } - fall_transition(scalar) { - values("0.82338"); - } - } + capacitance : 0.4340; } pin("gpio_out[23]") { direction : output; @@ -11222,39 +11035,39 @@ library (openframe_project_wrapper) { } pin("gpio_out[12]") { direction : output; - capacitance : 0.0246; + capacitance : 0.0234; } pin("gpio_out[11]") { direction : output; - capacitance : 0.0277; + capacitance : 0.0266; } pin("gpio_out[10]") { direction : output; - capacitance : 0.0322; + capacitance : 0.0327; } pin("gpio_out[9]") { direction : output; - capacitance : 0.0384; + capacitance : 0.0389; } pin("gpio_out[8]") { direction : output; - capacitance : 0.0458; + capacitance : 0.0461; } pin("gpio_out[7]") { direction : output; - capacitance : 0.0436; + capacitance : 0.0441; } pin("gpio_out[6]") { direction : output; - capacitance : 0.0376; + capacitance : 0.0381; } pin("gpio_out[5]") { direction : output; - capacitance : 0.0346; + capacitance : 0.0350; } pin("gpio_out[4]") { direction : output; - capacitance : 0.0294; + capacitance : 0.0298; } pin("gpio_out[3]") { direction : output; @@ -11262,7 +11075,7 @@ library (openframe_project_wrapper) { } pin("gpio_out[2]") { direction : output; - capacitance : 0.0217; + capacitance : 0.0239; } pin("gpio_out[1]") { direction : output; @@ -11460,274 +11273,274 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17063"); + values("1.17099"); } rise_transition(scalar) { - values("1.69307"); + values("1.69360"); } cell_fall(scalar) { - values("0.61987"); + values("0.62006"); } fall_transition(scalar) { - values("0.82605"); + values("0.82630"); } } } pin("gpio_slow_sel[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17006"); + values("1.17251"); } rise_transition(scalar) { - values("1.69608"); + values("1.69964"); } cell_fall(scalar) { - values("0.61858"); + values("0.61989"); } fall_transition(scalar) { - values("0.82640"); + values("0.82814"); } } } pin("gpio_slow_sel[34]") { direction : output; - capacitance : 0.0118; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16922"); + values("0.96854"); } rise_transition(scalar) { - values("1.69123"); + values("1.40199"); } cell_fall(scalar) { - values("0.61905"); + values("0.51113"); } fall_transition(scalar) { - values("0.82515"); + values("0.68407"); } } } pin("gpio_slow_sel[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0157; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16641"); + values("0.97549"); } rise_transition(scalar) { - values("1.68769"); + values("1.41199"); } cell_fall(scalar) { - values("0.61741"); + values("0.51527"); } fall_transition(scalar) { - values("0.82328"); + values("0.68839"); } } } pin("gpio_slow_sel[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0152; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17123"); + values("0.97400"); } rise_transition(scalar) { - values("1.69440"); + values("1.40958"); } cell_fall(scalar) { - values("0.62014"); + values("0.51466"); } fall_transition(scalar) { - values("0.82625"); + values("0.68682"); } } } pin("gpio_slow_sel[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0204; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16851"); + values("0.98838"); } rise_transition(scalar) { - values("1.69047"); + values("1.43227"); } cell_fall(scalar) { - values("0.61859"); + values("0.52182"); } fall_transition(scalar) { - values("0.82473"); + values("0.69755"); } } } pin("gpio_slow_sel[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16851"); + values("0.96826"); } rise_transition(scalar) { - values("1.69000"); + values("1.39972"); } cell_fall(scalar) { - values("0.61879"); + values("0.51198"); } fall_transition(scalar) { - values("0.82434"); + values("0.68250"); } } } pin("gpio_slow_sel[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0171; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17009"); + values("0.97811"); } rise_transition(scalar) { - values("1.69263"); + values("1.41770"); } cell_fall(scalar) { - values("0.61945"); + values("0.51623"); } fall_transition(scalar) { - values("0.82589"); + values("0.69044"); } } } pin("gpio_slow_sel[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0159; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16807"); + values("0.97607"); } rise_transition(scalar) { - values("1.68927"); + values("1.41270"); } cell_fall(scalar) { - values("0.61857"); + values("0.51571"); } fall_transition(scalar) { - values("0.82404"); + values("0.68842"); } } } pin("gpio_slow_sel[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0153; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17050"); + values("0.97526"); } rise_transition(scalar) { - values("1.69307"); + values("1.41011"); } cell_fall(scalar) { - values("0.61973"); + values("0.51566"); } fall_transition(scalar) { - values("0.82605"); + values("0.68749"); } } } pin("gpio_slow_sel[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0174; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16931"); + values("0.97890"); } rise_transition(scalar) { - values("1.69395"); + values("1.41882"); } cell_fall(scalar) { - values("0.61835"); + values("0.51665"); } fall_transition(scalar) { - values("0.82606"); + values("0.69105"); } } } pin("gpio_slow_sel[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0168; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17340"); + values("0.97847"); } rise_transition(scalar) { - values("1.69582"); + values("1.41674"); } cell_fall(scalar) { - values("0.62093"); + values("0.51675"); } fall_transition(scalar) { - values("0.82887"); + values("0.69059"); } } } pin("gpio_slow_sel[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16723"); + values("0.97005"); } rise_transition(scalar) { - values("1.68769"); + values("1.40281"); } cell_fall(scalar) { - values("0.61817"); + values("0.51280"); } fall_transition(scalar) { - values("0.82353"); + values("0.68389"); } } } @@ -11964,64 +11777,64 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96603"); + values("0.96016"); } rise_transition(scalar) { - values("1.39953"); + values("1.39103"); } cell_fall(scalar) { - values("0.50977"); + values("0.50664"); } fall_transition(scalar) { - values("0.68251"); + values("0.67835"); } } } pin("gpio_slow_sel[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96526"); + values("0.95655"); } rise_transition(scalar) { - values("1.39929"); + values("1.38307"); } cell_fall(scalar) { - values("0.50939"); + values("0.50547"); } fall_transition(scalar) { - values("0.68109"); + values("0.67500"); } } } pin("gpio_slow_sel[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96205"); + values("0.96152"); } rise_transition(scalar) { - values("1.39274"); + values("1.39197"); } cell_fall(scalar) { - values("0.50815"); + values("0.50786"); } fall_transition(scalar) { - values("0.67852"); + values("0.67814"); } } } @@ -12036,7 +11849,7 @@ library (openframe_project_wrapper) { values("0.96255"); } rise_transition(scalar) { - values("1.39524"); + values("1.39523"); } cell_fall(scalar) { values("0.50798"); @@ -12174,22 +11987,22 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96198"); + values("0.96420"); } rise_transition(scalar) { - values("1.39041"); + values("1.39773"); } cell_fall(scalar) { - values("0.50859"); + values("0.50882"); } fall_transition(scalar) { - values("0.67838"); + values("0.68042"); } } } @@ -12389,274 +12202,274 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[36]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0123; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16387"); + values("1.16422"); } rise_transition(scalar) { - values("1.69299"); + values("1.69352"); } cell_fall(scalar) { - values("0.61311"); + values("0.61330"); } fall_transition(scalar) { - values("0.82589"); + values("0.82613"); } } } pin("gpio_vtrip_sel[35]") { direction : output; - capacitance : 0.0131; + capacitance : 0.0139; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16863"); + values("1.17108"); } rise_transition(scalar) { - values("1.69607"); + values("1.69963"); } cell_fall(scalar) { - values("0.61715"); + values("0.61846"); } fall_transition(scalar) { - values("0.82638"); + values("0.82813"); } } } pin("gpio_vtrip_sel[34]") { direction : output; - capacitance : 0.0118; + capacitance : 0.0132; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16258"); + values("0.96751"); } rise_transition(scalar) { - values("1.69115"); + values("1.40197"); } cell_fall(scalar) { - values("0.61242"); + values("0.51010"); } fall_transition(scalar) { - values("0.82499"); + values("0.68402"); } } } pin("gpio_vtrip_sel[33]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0157; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16055"); + values("0.97195"); } rise_transition(scalar) { - values("1.68762"); + values("1.41196"); } cell_fall(scalar) { - values("0.61156"); + values("0.51174"); } fall_transition(scalar) { - values("0.82314"); + values("0.68832"); } } } pin("gpio_vtrip_sel[32]") { direction : output; - capacitance : 0.0126; + capacitance : 0.0152; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16567"); + values("0.97092"); } rise_transition(scalar) { - values("1.69434"); + values("1.40955"); } cell_fall(scalar) { - values("0.61459"); + values("0.51158"); } fall_transition(scalar) { - values("0.82614"); + values("0.68677"); } } } pin("gpio_vtrip_sel[31]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0204; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16206"); + values("0.98702"); } rise_transition(scalar) { - values("1.69040"); + values("1.43226"); } cell_fall(scalar) { - values("0.61215"); + values("0.52045"); } fall_transition(scalar) { - values("0.82458"); + values("0.69754"); } } } pin("gpio_vtrip_sel[30]") { direction : output; - capacitance : 0.0115; + capacitance : 0.0129; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16148"); + values("0.96317"); } rise_transition(scalar) { - values("1.68993"); + values("1.39966"); } cell_fall(scalar) { - values("0.61176"); + values("0.50689"); } fall_transition(scalar) { - values("0.82419"); + values("0.68238"); } } } pin("gpio_vtrip_sel[29]") { direction : output; - capacitance : 0.0121; + capacitance : 0.0171; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16355"); + values("0.97705"); } rise_transition(scalar) { - values("1.69255"); + values("1.41769"); } cell_fall(scalar) { - values("0.61292"); + values("0.51517"); } fall_transition(scalar) { - values("0.82573"); + values("0.69043"); } } } pin("gpio_vtrip_sel[28]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0159; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16075"); + values("0.97238"); } rise_transition(scalar) { - values("1.68919"); + values("1.41267"); } cell_fall(scalar) { - values("0.61126"); + values("0.51202"); } fall_transition(scalar) { - values("0.82388"); + values("0.68836"); } } } pin("gpio_vtrip_sel[27]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0153; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16384"); + values("0.97028"); } rise_transition(scalar) { - values("1.69299"); + values("1.41006"); } cell_fall(scalar) { - values("0.61309"); + values("0.51068"); } fall_transition(scalar) { - values("0.82589"); + values("0.68738"); } } } pin("gpio_vtrip_sel[26]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0174; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16552"); + values("0.97784"); } rise_transition(scalar) { - values("1.69391"); + values("1.41881"); } cell_fall(scalar) { - values("0.61457"); + values("0.51558"); } fall_transition(scalar) { - values("0.82599"); + values("0.69103"); } } } pin("gpio_vtrip_sel[25]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0168; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16704"); + values("0.97577"); } rise_transition(scalar) { - values("1.69563"); + values("1.41671"); } cell_fall(scalar) { - values("0.61460"); + values("0.51406"); } fall_transition(scalar) { - values("0.82851"); + values("0.69054"); } } } pin("gpio_vtrip_sel[24]") { direction : output; - capacitance : 0.0110; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.15999"); + values("0.96519"); } rise_transition(scalar) { - values("1.68760"); + values("1.40275"); } cell_fall(scalar) { - values("0.61095"); + values("0.50795"); } fall_transition(scalar) { - values("0.82334"); + values("0.68379"); } } } @@ -12893,64 +12706,64 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[12]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0109; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96512"); + values("0.95926"); } rise_transition(scalar) { - values("1.39952"); + values("1.39102"); } cell_fall(scalar) { - values("0.50886"); + values("0.50574"); } fall_transition(scalar) { - values("0.68249"); + values("0.67833"); } } } pin("gpio_vtrip_sel[11]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0091; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96436"); + values("0.95235"); } rise_transition(scalar) { - values("1.39928"); + values("1.38300"); } cell_fall(scalar) { - values("0.50849"); + values("0.50127"); } fall_transition(scalar) { - values("0.68109"); + values("0.67486"); } } } pin("gpio_vtrip_sel[10]") { direction : output; - capacitance : 0.0114; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.95897"); + values("0.95843"); } rise_transition(scalar) { - values("1.39271"); + values("1.39194"); } cell_fall(scalar) { - values("0.50506"); + values("0.50478"); } fall_transition(scalar) { - values("0.67847"); + values("0.67810"); } } } @@ -12965,7 +12778,7 @@ library (openframe_project_wrapper) { values("0.96155"); } rise_transition(scalar) { - values("1.39524"); + values("1.39522"); } cell_fall(scalar) { values("0.50698"); @@ -13103,22 +12916,22 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[2]") { direction : output; - capacitance : 0.0108; + capacitance : 0.0127; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.95692"); + values("0.96328"); } rise_transition(scalar) { - values("1.39033"); + values("1.39772"); } cell_fall(scalar) { - values("0.50354"); + values("0.50790"); } fall_transition(scalar) { - values("0.67823"); + values("0.68041"); } } } diff --git a/lib/multicorner/openframe_project_wrapper__nom_ff_n40C_1v95.lib b/lib/multicorner/openframe_project_wrapper__nom_ff_n40C_1v95.lib index ee0e175..12c1ac3 100644 --- a/lib/multicorner/openframe_project_wrapper__nom_ff_n40C_1v95.lib +++ b/lib/multicorner/openframe_project_wrapper__nom_ff_n40C_1v95.lib @@ -167,7 +167,7 @@ library (openframe_project_wrapper) { } cell ("openframe_project_wrapper") { - area : 16852.445 + area : 33705.535 is_macro_cell : true; pin("por_l") { direction : input; @@ -704,274 +704,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89599"); + values("0.89627"); } rise_transition(scalar) { - values("1.27786"); + values("1.27827"); } cell_fall(scalar) { - values("0.42656"); + values("0.42670"); } fall_transition(scalar) { - values("0.57168"); + values("0.57187"); } } } pin("gpio_analog_en[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89569"); + values("0.89764"); } rise_transition(scalar) { - values("1.28037"); + values("1.28314"); } cell_fall(scalar) { - values("0.42540"); + values("0.42632"); } fall_transition(scalar) { - values("0.57171"); + values("0.57295"); } } } pin("gpio_analog_en[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89509"); + values("0.74055"); } rise_transition(scalar) { - values("1.27630"); + values("1.05922"); } cell_fall(scalar) { - values("0.42625"); + values("0.35229"); } fall_transition(scalar) { - values("0.57098"); + values("0.47502"); } } } pin("gpio_analog_en[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89339"); + values("0.74783"); } rise_transition(scalar) { - values("1.27369"); + values("1.06757"); } cell_fall(scalar) { - values("0.42552"); + values("0.35666"); } fall_transition(scalar) { - values("0.56985"); + values("0.47752"); } } } pin("gpio_analog_en[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89678"); + values("0.74505"); } rise_transition(scalar) { - values("1.27910"); + values("1.06468"); } cell_fall(scalar) { - values("0.42691"); + values("0.35501"); } fall_transition(scalar) { - values("0.57204"); + values("0.47552"); } } } pin("gpio_analog_en[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89509"); + values("0.75713"); } rise_transition(scalar) { - values("1.27608"); + values("1.08321"); } cell_fall(scalar) { - values("0.42633"); + values("0.36019"); } fall_transition(scalar) { - values("0.57092"); + values("0.48392"); } } } pin("gpio_analog_en[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89549"); + values("0.74155"); } rise_transition(scalar) { - values("1.27590"); + values("1.05731"); } cell_fall(scalar) { - values("0.42740"); + values("0.35421"); } fall_transition(scalar) { - values("0.56769"); + values("0.47296"); } } } pin("gpio_analog_en[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89637"); + values("0.74823"); } rise_transition(scalar) { - values("1.27776"); + values("1.07158"); } cell_fall(scalar) { - values("0.42760"); + values("0.35561"); } fall_transition(scalar) { - values("0.56848"); + values("0.47870"); } } } pin("gpio_analog_en[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89502"); + values("0.74816"); } rise_transition(scalar) { - values("1.27499"); + values("1.06846"); } cell_fall(scalar) { - values("0.42730"); + values("0.35672"); } fall_transition(scalar) { - values("0.56728"); + values("0.47734"); } } } pin("gpio_analog_en[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89614"); + values("0.74659"); } rise_transition(scalar) { - values("1.27824"); + values("1.06578"); } cell_fall(scalar) { - values("0.42657"); + values("0.35614"); } fall_transition(scalar) { - values("0.57187"); + values("0.47628"); } } } pin("gpio_analog_en[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89516"); + values("0.74911"); } rise_transition(scalar) { - values("1.27865"); + values("1.07281"); } cell_fall(scalar) { - values("0.42545"); + values("0.35604"); } fall_transition(scalar) { - values("0.57180"); + values("0.47929"); } } } pin("gpio_analog_en[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90110"); + values("0.74972"); } rise_transition(scalar) { - values("1.27447"); + values("1.07152"); } cell_fall(scalar) { - values("0.42926"); + values("0.35711"); } fall_transition(scalar) { - values("0.57718"); + values("0.47888"); } } } pin("gpio_analog_en[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89437"); + values("0.74268"); } rise_transition(scalar) { - values("1.27381"); + values("1.05962"); } cell_fall(scalar) { - values("0.42697"); + values("0.35449"); } fall_transition(scalar) { - values("0.56684"); + values("0.47388"); } } } @@ -1208,64 +1208,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73884"); + values("0.73371"); } rise_transition(scalar) { - values("1.05733"); + values("1.05004"); } cell_fall(scalar) { - values("0.35149"); + values("0.34908"); } fall_transition(scalar) { - values("0.47260"); + values("0.46933"); } } } pin("gpio_analog_en[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73700"); + values("0.73120"); } rise_transition(scalar) { - values("1.05614"); + values("1.04356"); } cell_fall(scalar) { - values("0.35008"); + values("0.34944"); } fall_transition(scalar) { - values("0.47119"); + values("0.46416"); } } } pin("gpio_analog_en[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73537"); + values("0.73492"); } rise_transition(scalar) { - values("1.05129"); + values("1.05066"); } cell_fall(scalar) { - values("0.35031"); + values("0.35010"); } fall_transition(scalar) { - values("0.46946"); + values("0.46918"); } } } @@ -1292,22 +1292,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73674"); + values("0.73649"); } rise_transition(scalar) { - values("1.05188"); + values("1.05153"); } cell_fall(scalar) { - values("0.35189"); + values("0.35177"); } fall_transition(scalar) { - values("0.46785"); + values("0.46769"); } } } @@ -1418,22 +1418,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73679"); + values("0.73594"); } rise_transition(scalar) { - values("1.05040"); + values("1.05467"); } cell_fall(scalar) { - values("0.35193"); + values("0.34957"); } fall_transition(scalar) { - values("0.47064"); + values("0.47063"); } } } @@ -1633,274 +1633,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89514"); + values("0.89542"); } rise_transition(scalar) { - values("1.27783"); + values("1.27824"); } cell_fall(scalar) { - values("0.42571"); + values("0.42584"); } fall_transition(scalar) { - values("0.57162"); + values("0.57180"); } } } pin("gpio_analog_pol[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89502"); + values("0.89697"); } rise_transition(scalar) { - values("1.28036"); + values("1.28313"); } cell_fall(scalar) { - values("0.42473"); + values("0.42565"); } fall_transition(scalar) { - values("0.57168"); + values("0.57292"); } } } pin("gpio_analog_pol[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89414"); + values("0.74045"); } rise_transition(scalar) { - values("1.27627"); + values("1.05921"); } cell_fall(scalar) { - values("0.42530"); + values("0.35219"); } fall_transition(scalar) { - values("0.57090"); + values("0.47501"); } } } pin("gpio_analog_pol[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89211"); + values("0.74822"); } rise_transition(scalar) { - values("1.27365"); + values("1.06759"); } cell_fall(scalar) { - values("0.42424"); + values("0.35705"); } fall_transition(scalar) { - values("0.56975"); + values("0.47755"); } } } pin("gpio_analog_pol[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89607"); + values("0.74453"); } rise_transition(scalar) { - values("1.27908"); + values("1.06467"); } cell_fall(scalar) { - values("0.42620"); + values("0.35450"); } fall_transition(scalar) { - values("0.57199"); + values("0.47549"); } } } pin("gpio_analog_pol[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89379"); + values("0.75621"); } rise_transition(scalar) { - values("1.27604"); + values("1.08319"); } cell_fall(scalar) { - values("0.42503"); + values("0.35927"); } fall_transition(scalar) { - values("0.57082"); + values("0.48389"); } } } pin("gpio_analog_pol[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89478"); + values("0.74104"); } rise_transition(scalar) { - values("1.27587"); + values("1.05729"); } cell_fall(scalar) { - values("0.42669"); + values("0.35370"); } fall_transition(scalar) { - values("0.56763"); + values("0.47292"); } } } pin("gpio_analog_pol[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89506"); + values("0.74864"); } rise_transition(scalar) { - values("1.27772"); + values("1.07158"); } cell_fall(scalar) { - values("0.42630"); + values("0.35603"); } fall_transition(scalar) { - values("0.56838"); + values("0.47872"); } } } pin("gpio_analog_pol[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89431"); + values("0.74718"); } rise_transition(scalar) { - values("1.27496"); + values("1.06843"); } cell_fall(scalar) { - values("0.42659"); + values("0.35574"); } fall_transition(scalar) { - values("0.56722"); + values("0.47728"); } } } pin("gpio_analog_pol[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89543"); + values("0.74611"); } rise_transition(scalar) { - values("1.27821"); + values("1.06577"); } cell_fall(scalar) { - values("0.42586"); + values("0.35565"); } fall_transition(scalar) { - values("0.57181"); + values("0.47624"); } } } pin("gpio_analog_pol[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89503"); + values("0.74952"); } rise_transition(scalar) { - values("1.27864"); + values("1.07282"); } cell_fall(scalar) { - values("0.42531"); + values("0.35645"); } fall_transition(scalar) { - values("0.57180"); + values("0.47931"); } } } pin("gpio_analog_pol[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90039"); + values("0.74962"); } rise_transition(scalar) { - values("1.27443"); + values("1.07152"); } cell_fall(scalar) { - values("0.42856"); + values("0.35701"); } fall_transition(scalar) { - values("0.57708"); + values("0.47888"); } } } pin("gpio_analog_pol[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89366"); + values("0.74217"); } rise_transition(scalar) { - values("1.27378"); + values("1.05960"); } cell_fall(scalar) { - values("0.42627"); + values("0.35398"); } fall_transition(scalar) { - values("0.56678"); + values("0.47383"); } } } @@ -2137,64 +2137,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73851"); + values("0.73337"); } rise_transition(scalar) { - values("1.05732"); + values("1.05003"); } cell_fall(scalar) { - values("0.35116"); + values("0.34874"); } fall_transition(scalar) { - values("0.47258"); + values("0.46931"); } } } pin("gpio_analog_pol[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73690"); + values("0.73023"); } rise_transition(scalar) { - values("1.05614"); + values("1.04352"); } cell_fall(scalar) { - values("0.34998"); + values("0.34848"); } fall_transition(scalar) { - values("0.47119"); + values("0.46408"); } } } pin("gpio_analog_pol[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73515"); + values("0.73470"); } rise_transition(scalar) { - values("1.05128"); + values("1.05065"); } cell_fall(scalar) { - values("0.35010"); + values("0.34989"); } fall_transition(scalar) { - values("0.46945"); + values("0.46917"); } } } @@ -2206,7 +2206,7 @@ library (openframe_project_wrapper) { timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73431"); + values("0.73430"); } rise_transition(scalar) { values("1.05245"); @@ -2221,22 +2221,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73627"); + values("0.73601"); } rise_transition(scalar) { - values("1.05186"); + values("1.05151"); } cell_fall(scalar) { - values("0.35142"); + values("0.35129"); } fall_transition(scalar) { - values("0.46781"); + values("0.46765"); } } } @@ -2347,22 +2347,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73553"); + values("0.73635"); } rise_transition(scalar) { - values("1.05034"); + values("1.05467"); } cell_fall(scalar) { - values("0.35068"); + values("0.34999"); } fall_transition(scalar) { - values("0.47051"); + values("0.47064"); } } } @@ -2562,274 +2562,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89280"); + values("0.89308"); } rise_transition(scalar) { - values("1.27776"); + values("1.27817"); } cell_fall(scalar) { - values("0.42339"); + values("0.42352"); } fall_transition(scalar) { - values("0.57146"); + values("0.57164"); } } } pin("gpio_analog_sel[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89410"); + values("0.89605"); } rise_transition(scalar) { - values("1.28034"); + values("1.28311"); } cell_fall(scalar) { - values("0.42382"); + values("0.42473"); } fall_transition(scalar) { - values("0.57164"); + values("0.57288"); } } } pin("gpio_analog_sel[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89178"); + values("0.74012"); } rise_transition(scalar) { - values("1.27620"); + values("1.05920"); } cell_fall(scalar) { - values("0.42295"); + values("0.35186"); } fall_transition(scalar) { - values("0.57074"); + values("0.47498"); } } } pin("gpio_analog_sel[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88983"); + values("0.74647"); } rise_transition(scalar) { - values("1.27358"); + values("1.06753"); } cell_fall(scalar) { - values("0.42197"); + values("0.35530"); } fall_transition(scalar) { - values("0.56959"); + values("0.47741"); } } } pin("gpio_analog_sel[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89373"); + values("0.74206"); } rise_transition(scalar) { - values("1.27901"); + values("1.06461"); } cell_fall(scalar) { - values("0.42388"); + values("0.35203"); } fall_transition(scalar) { - values("0.57184"); + values("0.47537"); } } } pin("gpio_analog_sel[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89145"); + values("0.75586"); } rise_transition(scalar) { - values("1.27597"); + values("1.08318"); } cell_fall(scalar) { - values("0.42270"); + values("0.35893"); } fall_transition(scalar) { - values("0.57066"); + values("0.48388"); } } } pin("gpio_analog_sel[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89245"); + values("0.73917"); } rise_transition(scalar) { - values("1.27579"); + values("1.05722"); } cell_fall(scalar) { - values("0.42437"); + values("0.35184"); } fall_transition(scalar) { - values("0.56745"); + values("0.47277"); } } } pin("gpio_analog_sel[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89263"); + values("0.74775"); } rise_transition(scalar) { - values("1.27764"); + values("1.07157"); } cell_fall(scalar) { - values("0.42389"); + values("0.35513"); } fall_transition(scalar) { - values("0.56821"); + values("0.47868"); } } } pin("gpio_analog_sel[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89198"); + values("0.74645"); } rise_transition(scalar) { - values("1.27488"); + values("1.06841"); } cell_fall(scalar) { - values("0.42427"); + values("0.35501"); } fall_transition(scalar) { - values("0.56704"); + values("0.47724"); } } } pin("gpio_analog_sel[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89310"); + values("0.74422"); } rise_transition(scalar) { - values("1.27814"); + values("1.06571"); } cell_fall(scalar) { - values("0.42354"); + values("0.35377"); } fall_transition(scalar) { - values("0.57165"); + values("0.47613"); } } } pin("gpio_analog_sel[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89461"); + values("0.74866"); } rise_transition(scalar) { - values("1.27863"); + values("1.07280"); } cell_fall(scalar) { - values("0.42490"); + values("0.35559"); } fall_transition(scalar) { - values("0.57177"); + values("0.47927"); } } } pin("gpio_analog_sel[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89759"); + values("0.74928"); } rise_transition(scalar) { - values("1.27425"); + values("1.07151"); } cell_fall(scalar) { - values("0.42579"); + values("0.35667"); } fall_transition(scalar) { - values("0.57668"); + values("0.47885"); } } } pin("gpio_analog_sel[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89065"); + values("0.73973"); } rise_transition(scalar) { - values("1.27368"); + values("1.05952"); } cell_fall(scalar) { - values("0.42327"); + values("0.35155"); } fall_transition(scalar) { - values("0.56653"); + values("0.47366"); } } } @@ -3066,64 +3066,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73815"); + values("0.73303"); } rise_transition(scalar) { - values("1.05731"); + values("1.05002"); } cell_fall(scalar) { - values("0.35081"); + values("0.34840"); } fall_transition(scalar) { - values("0.47256"); + values("0.46929"); } } } pin("gpio_analog_sel[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73656"); + values("0.72844"); } rise_transition(scalar) { - values("1.05614"); + values("1.04346"); } cell_fall(scalar) { - values("0.34964"); + values("0.34670"); } fall_transition(scalar) { - values("0.47118"); + values("0.46394"); } } } pin("gpio_analog_sel[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73480"); + values("0.73435"); } rise_transition(scalar) { - values("1.05128"); + values("1.05065"); } cell_fall(scalar) { - values("0.34975"); + values("0.34954"); } fall_transition(scalar) { - values("0.46943"); + values("0.46915"); } } } @@ -3144,28 +3144,28 @@ library (openframe_project_wrapper) { values("0.34840"); } fall_transition(scalar) { - values("0.46956"); + values("0.46955"); } } } pin("gpio_analog_sel[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73494"); + values("0.73469"); } rise_transition(scalar) { - values("1.05182"); + values("1.05146"); } cell_fall(scalar) { - values("0.35009"); + values("0.34997"); } fall_transition(scalar) { - values("0.46770"); + values("0.46754"); } } } @@ -3276,22 +3276,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73331"); + values("0.73546"); } rise_transition(scalar) { - values("1.05026"); + values("1.05466"); } cell_fall(scalar) { - values("0.34847"); + values("0.34910"); } fall_transition(scalar) { - values("0.47031"); + values("0.47062"); } } } @@ -3491,274 +3491,274 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89589"); + values("0.89618"); } rise_transition(scalar) { - values("1.27786"); + values("1.27827"); } cell_fall(scalar) { - values("0.42646"); + values("0.42660"); } fall_transition(scalar) { - values("0.57168"); + values("0.57186"); } } } pin("gpio_dm0[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89514"); + values("0.89709"); } rise_transition(scalar) { - values("1.28036"); + values("1.28313"); } cell_fall(scalar) { - values("0.42486"); + values("0.42577"); } fall_transition(scalar) { - values("0.57169"); + values("0.57293"); } } } pin("gpio_dm0[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89453"); + values("0.74051"); } rise_transition(scalar) { - values("1.27628"); + values("1.05922"); } cell_fall(scalar) { - values("0.42569"); + values("0.35225"); } fall_transition(scalar) { - values("0.57093"); + values("0.47502"); } } } pin("gpio_dm0[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89309"); + values("0.74789"); } rise_transition(scalar) { - values("1.27368"); + values("1.06758"); } cell_fall(scalar) { - values("0.42521"); + values("0.35672"); } fall_transition(scalar) { - values("0.56982"); + values("0.47752"); } } } pin("gpio_dm0[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89647"); + values("0.74484"); } rise_transition(scalar) { - values("1.27909"); + values("1.06468"); } cell_fall(scalar) { - values("0.42661"); + values("0.35481"); } fall_transition(scalar) { - values("0.57202"); + values("0.47551"); } } } pin("gpio_dm0[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89454"); + values("0.75627"); } rise_transition(scalar) { - values("1.27606"); + values("1.08319"); } cell_fall(scalar) { - values("0.42578"); + values("0.35933"); } fall_transition(scalar) { - values("0.57088"); + values("0.48389"); } } } pin("gpio_dm0[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89519"); + values("0.74135"); } rise_transition(scalar) { - values("1.27588"); + values("1.05730"); } cell_fall(scalar) { - values("0.42709"); + values("0.35401"); } fall_transition(scalar) { - values("0.56767"); + values("0.47294"); } } } pin("gpio_dm0[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89582"); + values("0.74831"); } rise_transition(scalar) { - values("1.27774"); + values("1.07158"); } cell_fall(scalar) { - values("0.42706"); + values("0.35570"); } fall_transition(scalar) { - values("0.56844"); + values("0.47871"); } } } pin("gpio_dm0[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89471"); + values("0.74796"); } rise_transition(scalar) { - values("1.27497"); + values("1.06845"); } cell_fall(scalar) { - values("0.42699"); + values("0.35651"); } fall_transition(scalar) { - values("0.56725"); + values("0.47733"); } } } pin("gpio_dm0[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89584"); + values("0.74642"); } rise_transition(scalar) { - values("1.27823"); + values("1.06578"); } cell_fall(scalar) { - values("0.42627"); + values("0.35596"); } fall_transition(scalar) { - values("0.57184"); + values("0.47627"); } } } pin("gpio_dm0[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89510"); + values("0.74919"); } rise_transition(scalar) { - values("1.27865"); + values("1.07281"); } cell_fall(scalar) { - values("0.42539"); + values("0.35612"); } fall_transition(scalar) { - values("0.57180"); + values("0.47929"); } } } pin("gpio_dm0[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90104"); + values("0.74968"); } rise_transition(scalar) { - values("1.27447"); + values("1.07152"); } cell_fall(scalar) { - values("0.42920"); + values("0.35707"); } fall_transition(scalar) { - values("0.57717"); + values("0.47888"); } } } pin("gpio_dm0[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89407"); + values("0.74250"); } rise_transition(scalar) { - values("1.27380"); + values("1.05961"); } cell_fall(scalar) { - values("0.42667"); + values("0.35430"); } fall_transition(scalar) { - values("0.56681"); + values("0.47386"); } } } @@ -3995,64 +3995,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73856"); + values("0.73342"); } rise_transition(scalar) { - values("1.05732"); + values("1.05003"); } cell_fall(scalar) { - values("0.35121"); + values("0.34879"); } fall_transition(scalar) { - values("0.47258"); + values("0.46932"); } } } pin("gpio_dm0[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73696"); + values("0.73099"); } rise_transition(scalar) { - values("1.05614"); + values("1.04355"); } cell_fall(scalar) { - values("0.35004"); + values("0.34924"); } fall_transition(scalar) { - values("0.47119"); + values("0.46414"); } } } pin("gpio_dm0[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73521"); + values("0.73476"); } rise_transition(scalar) { - values("1.05129"); + values("1.05066"); } cell_fall(scalar) { - values("0.35015"); + values("0.34994"); } fall_transition(scalar) { - values("0.46945"); + values("0.46917"); } } } @@ -4079,22 +4079,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73633"); + values("0.73608"); } rise_transition(scalar) { - values("1.05187"); + values("1.05151"); } cell_fall(scalar) { - values("0.35148"); + values("0.35136"); } fall_transition(scalar) { - values("0.46781"); + values("0.46765"); } } } @@ -4205,22 +4205,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73633"); + values("0.73602"); } rise_transition(scalar) { - values("1.05038"); + values("1.05467"); } cell_fall(scalar) { - values("0.35147"); + values("0.34966"); } fall_transition(scalar) { - values("0.47059"); + values("0.47063"); } } } @@ -4420,274 +4420,274 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89695"); + values("0.89723"); } rise_transition(scalar) { - values("1.27790"); + values("1.27831"); } cell_fall(scalar) { - values("0.42751"); + values("0.42765"); } fall_transition(scalar) { - values("0.57176"); + values("0.57195"); } } } pin("gpio_dm1[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89575"); + values("0.89770"); } rise_transition(scalar) { - values("1.28037"); + values("1.28314"); } cell_fall(scalar) { - values("0.42546"); + values("0.42638"); } fall_transition(scalar) { - values("0.57171"); + values("0.57295"); } } } pin("gpio_dm1[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0126; timing() { - related_pin : "gpio_loopback_zero[34]"; + related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89552"); + values("0.26476"); } rise_transition(scalar) { - values("1.27632"); + values("0.38057"); } cell_fall(scalar) { - values("0.42668"); + values("0.12668"); } fall_transition(scalar) { - values("0.57101"); + values("0.17178"); } } } pin("gpio_dm1[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0131; timing() { - related_pin : "gpio_loopback_zero[33]"; + related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89377"); + values("0.26491"); } rise_transition(scalar) { - values("1.27370"); + values("0.38192"); } cell_fall(scalar) { - values("0.42589"); + values("0.12642"); } fall_transition(scalar) { - values("0.56988"); + values("0.17227"); } } } pin("gpio_dm1[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0114; timing() { - related_pin : "gpio_loopback_zero[32]"; + related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89727"); + values("0.26211"); } rise_transition(scalar) { - values("1.27912"); + values("0.37669"); } cell_fall(scalar) { - values("0.42740"); + values("0.12540"); } fall_transition(scalar) { - values("0.57208"); + values("0.17005"); } } } pin("gpio_dm1[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0108; timing() { - related_pin : "gpio_loopback_zero[31]"; + related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89516"); + values("0.25994"); } rise_transition(scalar) { - values("1.27608"); + values("0.37442"); } cell_fall(scalar) { - values("0.42640"); + values("0.12409"); } fall_transition(scalar) { - values("0.57092"); + values("0.16893"); } } } pin("gpio_dm1[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0113; timing() { - related_pin : "gpio_loopback_zero[30]"; + related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89586"); + values("0.26082"); } rise_transition(scalar) { - values("1.27591"); + values("0.37603"); } cell_fall(scalar) { - values("0.42777"); + values("0.12440"); } fall_transition(scalar) { - values("0.56773"); + values("0.16963"); } } } pin("gpio_dm1[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0179; timing() { - related_pin : "gpio_loopback_zero[29]"; + related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89644"); + values("0.27593"); } rise_transition(scalar) { - values("1.27777"); + values("0.39781"); } cell_fall(scalar) { - values("0.42767"); + values("0.13183"); } fall_transition(scalar) { - values("0.56849"); + values("0.17939"); } } } pin("gpio_dm1[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0148; timing() { - related_pin : "gpio_loopback_zero[28]"; + related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89539"); + values("0.26938"); } rise_transition(scalar) { - values("1.27500"); + values("0.38764"); } cell_fall(scalar) { - values("0.42767"); + values("0.12886"); } fall_transition(scalar) { - values("0.56731"); + values("0.17492"); } } } pin("gpio_dm1[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0148; timing() { - related_pin : "gpio_loopback_zero[27]"; + related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89676"); + values("0.26894"); } rise_transition(scalar) { - values("1.27826"); + values("0.38775"); } cell_fall(scalar) { - values("0.42719"); + values("0.12840"); } fall_transition(scalar) { - values("0.57192"); + values("0.17488"); } } } pin("gpio_dm1[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0130; timing() { - related_pin : "gpio_loopback_zero[26]"; + related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89523"); + values("0.26462"); } rise_transition(scalar) { - values("1.27865"); + values("0.38151"); } cell_fall(scalar) { - values("0.42551"); + values("0.12627"); } fall_transition(scalar) { - values("0.57181"); + values("0.17210"); } } } pin("gpio_dm1[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0126; timing() { - related_pin : "gpio_loopback_zero[25]"; + related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90119"); + values("0.26477"); } rise_transition(scalar) { - values("1.27448"); + values("0.38067"); } cell_fall(scalar) { - values("0.42935"); + values("0.12662"); } fall_transition(scalar) { - values("0.57720"); + values("0.17193"); } } } pin("gpio_dm1[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0134; timing() { - related_pin : "gpio_loopback_zero[24]"; + related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89474"); + values("0.26605"); } rise_transition(scalar) { - values("1.27383"); + values("0.38290"); } cell_fall(scalar) { - values("0.42734"); + values("0.12719"); } fall_transition(scalar) { - values("0.56688"); + values("0.17283"); } } } @@ -4924,64 +4924,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[12]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0093; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25592"); + values("0.25612"); } rise_transition(scalar) { - values("0.36905"); + values("0.36935"); } cell_fall(scalar) { - values("0.12199"); + values("0.12209"); } fall_transition(scalar) { - values("0.16640"); + values("0.16653"); } } } pin("gpio_dm1[11]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0087; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25748"); + values("0.25462"); } rise_transition(scalar) { - values("0.37130"); + values("0.36717"); } cell_fall(scalar) { - values("0.12275"); + values("0.12135"); } fall_transition(scalar) { - values("0.16741"); + values("0.16555"); } } } pin("gpio_dm1[10]") { direction : output; - capacitance : 0.0093; + capacitance : 0.0090; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25712"); + values("0.25662"); } rise_transition(scalar) { - values("0.36951"); + values("0.36879"); } cell_fall(scalar) { - values("0.12290"); + values("0.12265"); } fall_transition(scalar) { - values("0.16700"); + values("0.16667"); } } } @@ -5134,22 +5134,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[2]") { direction : output; - capacitance : 0.0098; + capacitance : 0.0111; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25733"); + values("0.26112"); } rise_transition(scalar) { - values("0.37107"); + values("0.37557"); } cell_fall(scalar) { - values("0.12269"); + values("0.12485"); } fall_transition(scalar) { - values("0.16733"); + values("0.16958"); } } } @@ -5349,274 +5349,274 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89219"); + values("0.89247"); } rise_transition(scalar) { - values("1.27774"); + values("1.27815"); } cell_fall(scalar) { - values("0.42277"); + values("0.42291"); } fall_transition(scalar) { - values("0.57142"); + values("0.57161"); } } } pin("gpio_dm2[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89399"); + values("0.89593"); } rise_transition(scalar) { - values("1.28034"); + values("1.28311"); } cell_fall(scalar) { - values("0.42370"); + values("0.42462"); } fall_transition(scalar) { - values("0.57164"); + values("0.57288"); } } } pin("gpio_dm2[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0126; timing() { - related_pin : "gpio_loopback_zero[34]"; + related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89117"); + values("0.26292"); } rise_transition(scalar) { - values("1.27618"); + values("0.38053"); } cell_fall(scalar) { - values("0.42234"); + values("0.12485"); } fall_transition(scalar) { - values("0.57071"); + values("0.17170"); } } } pin("gpio_dm2[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0131; timing() { - related_pin : "gpio_loopback_zero[33]"; + related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88922"); + values("0.26462"); } rise_transition(scalar) { - values("1.27356"); + values("0.38191"); } cell_fall(scalar) { - values("0.42136"); + values("0.12613"); } fall_transition(scalar) { - values("0.56956"); + values("0.17226"); } } } pin("gpio_dm2[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0114; timing() { - related_pin : "gpio_loopback_zero[32]"; + related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89312"); + values("0.26028"); } rise_transition(scalar) { - values("1.27899"); + values("0.37666"); } cell_fall(scalar) { - values("0.42326"); + values("0.12357"); } fall_transition(scalar) { - values("0.57181"); + values("0.16996"); } } } pin("gpio_dm2[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0108; timing() { - related_pin : "gpio_loopback_zero[31]"; + related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89084"); + values("0.25931"); } rise_transition(scalar) { - values("1.27595"); + values("0.37441"); } cell_fall(scalar) { - values("0.42209"); + values("0.12347"); } fall_transition(scalar) { - values("0.57062"); + values("0.16891"); } } } pin("gpio_dm2[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0113; timing() { - related_pin : "gpio_loopback_zero[30]"; + related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89103"); + values("0.26053"); } rise_transition(scalar) { - values("1.27574"); + values("0.37603"); } cell_fall(scalar) { - values("0.42295"); + values("0.12411"); } fall_transition(scalar) { - values("0.56736"); + values("0.16962"); } } } pin("gpio_dm2[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0179; timing() { - related_pin : "gpio_loopback_zero[29]"; + related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89202"); + values("0.27564"); } rise_transition(scalar) { - values("1.27762"); + values("0.39781"); } cell_fall(scalar) { - values("0.42327"); + values("0.13155"); } fall_transition(scalar) { - values("0.56817"); + values("0.17938"); } } } pin("gpio_dm2[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0148; timing() { - related_pin : "gpio_loopback_zero[28]"; + related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88945"); + values("0.26834"); } rise_transition(scalar) { - values("1.27481"); + values("0.38762"); } cell_fall(scalar) { - values("0.42175"); + values("0.12783"); } fall_transition(scalar) { - values("0.56688"); + values("0.17489"); } } } pin("gpio_dm2[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0148; timing() { - related_pin : "gpio_loopback_zero[27]"; + related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89248"); + values("0.26867"); } rise_transition(scalar) { - values("1.27812"); + values("0.38775"); } cell_fall(scalar) { - values("0.42292"); + values("0.12812"); } fall_transition(scalar) { - values("0.57162"); + values("0.17487"); } } } pin("gpio_dm2[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0130; timing() { - related_pin : "gpio_loopback_zero[26]"; + related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89450"); + values("0.26436"); } rise_transition(scalar) { - values("1.27863"); + values("0.38151"); } cell_fall(scalar) { - values("0.42479"); + values("0.12601"); } fall_transition(scalar) { - values("0.57176"); + values("0.17209"); } } } pin("gpio_dm2[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0126; timing() { - related_pin : "gpio_loopback_zero[25]"; + related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89698"); + values("0.26329"); } rise_transition(scalar) { - values("1.27421"); + values("0.38064"); } cell_fall(scalar) { - values("0.42518"); + values("0.12514"); } fall_transition(scalar) { - values("0.57660"); + values("0.17186"); } } } pin("gpio_dm2[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0134; timing() { - related_pin : "gpio_loopback_zero[24]"; + related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88820"); + values("0.26523"); } rise_transition(scalar) { - values("1.27360"); + values("0.38288"); } cell_fall(scalar) { - values("0.42083"); + values("0.12638"); } fall_transition(scalar) { - values("0.56637"); + values("0.17280"); } } } @@ -5853,64 +5853,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[12]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0093; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25565"); + values("0.25586"); } rise_transition(scalar) { - values("0.36905"); + values("0.36934"); } cell_fall(scalar) { - values("0.12172"); + values("0.12182"); } fall_transition(scalar) { - values("0.16639"); + values("0.16652"); } } } pin("gpio_dm2[11]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0087; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25721"); + values("0.25435"); } rise_transition(scalar) { - values("0.37130"); + values("0.36717"); } cell_fall(scalar) { - values("0.12248"); + values("0.12108"); } fall_transition(scalar) { - values("0.16741"); + values("0.16555"); } } } pin("gpio_dm2[10]") { direction : output; - capacitance : 0.0093; + capacitance : 0.0090; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25532"); + values("0.25482"); } rise_transition(scalar) { - values("0.36947"); + values("0.36875"); } cell_fall(scalar) { - values("0.12110"); + values("0.12086"); } fall_transition(scalar) { - values("0.16690"); + values("0.16658"); } } } @@ -6063,22 +6063,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[2]") { direction : output; - capacitance : 0.0098; + capacitance : 0.0111; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25707"); + values("0.25974"); } rise_transition(scalar) { - values("0.37107"); + values("0.37554"); } cell_fall(scalar) { - values("0.12242"); + values("0.12346"); } fall_transition(scalar) { - values("0.16732"); + values("0.16953"); } } } @@ -6278,274 +6278,274 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89147"); + values("0.89175"); } rise_transition(scalar) { - values("1.27773"); + values("1.27813"); } cell_fall(scalar) { - values("0.42206"); + values("0.42219"); } fall_transition(scalar) { - values("0.57138"); + values("0.57157"); } } } pin("gpio_holdover[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89386"); + values("0.89580"); } rise_transition(scalar) { - values("1.28034"); + values("1.28310"); } cell_fall(scalar) { - values("0.42357"); + values("0.42449"); } fall_transition(scalar) { - values("0.57163"); + values("0.57287"); } } } pin("gpio_holdover[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89045"); + values("0.73993"); } rise_transition(scalar) { - values("1.27616"); + values("1.05919"); } cell_fall(scalar) { - values("0.42163"); + values("0.35167"); } fall_transition(scalar) { - values("0.57067"); + values("0.47496"); } } } pin("gpio_holdover[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88850"); + values("0.74495"); } rise_transition(scalar) { - values("1.27354"); + values("1.06748"); } cell_fall(scalar) { - values("0.42065"); + values("0.35379"); } fall_transition(scalar) { - values("0.56951"); + values("0.47731"); } } } pin("gpio_holdover[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89242"); + values("0.74138"); } rise_transition(scalar) { - values("1.27898"); + values("1.06460"); } cell_fall(scalar) { - values("0.42257"); + values("0.35135"); } fall_transition(scalar) { - values("0.57177"); + values("0.47534"); } } } pin("gpio_holdover[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89012"); + values("0.75568"); } rise_transition(scalar) { - values("1.27593"); + values("1.08318"); } cell_fall(scalar) { - values("0.42138"); + values("0.35874"); } fall_transition(scalar) { - values("0.57058"); + values("0.48387"); } } } pin("gpio_holdover[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88916"); + values("0.73674"); } rise_transition(scalar) { - values("1.27570"); + values("1.05715"); } cell_fall(scalar) { - values("0.42109"); + values("0.34942"); } fall_transition(scalar) { - values("0.56725"); + values("0.47261"); } } } pin("gpio_holdover[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89130"); + values("0.74756"); } rise_transition(scalar) { - values("1.27760"); + values("1.07157"); } cell_fall(scalar) { - values("0.42256"); + values("0.35495"); } fall_transition(scalar) { - values("0.56812"); + values("0.47868"); } } } pin("gpio_holdover[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88804"); + values("0.74548"); } rise_transition(scalar) { - values("1.27477"); + values("1.06839"); } cell_fall(scalar) { - values("0.42034"); + values("0.35404"); } fall_transition(scalar) { - values("0.56680"); + values("0.47718"); } } } pin("gpio_holdover[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89176"); + values("0.74320"); } rise_transition(scalar) { - values("1.27811"); + values("1.06569"); } cell_fall(scalar) { - values("0.42221"); + values("0.35276"); } fall_transition(scalar) { - values("0.57157"); + values("0.47607"); } } } pin("gpio_holdover[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89338"); + values("0.74848"); } rise_transition(scalar) { - values("1.27860"); + values("1.07280"); } cell_fall(scalar) { - values("0.42367"); + values("0.35541"); } fall_transition(scalar) { - values("0.57169"); + values("0.47927"); } } } pin("gpio_holdover[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89627"); + values("0.74834"); } rise_transition(scalar) { - values("1.27417"); + values("1.07148"); } cell_fall(scalar) { - values("0.42447"); + values("0.35574"); } fall_transition(scalar) { - values("0.57651"); + values("0.47880"); } } } pin("gpio_holdover[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88747"); + values("0.73829"); } rise_transition(scalar) { - values("1.27358"); + values("1.05949"); } cell_fall(scalar) { - values("0.42010"); + values("0.35012"); } fall_transition(scalar) { - values("0.56632"); + values("0.47358"); } } } @@ -6782,64 +6782,64 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73798"); + values("0.73285"); } rise_transition(scalar) { - values("1.05731"); + values("1.05001"); } cell_fall(scalar) { - values("0.35063"); + values("0.34822"); } fall_transition(scalar) { - values("0.47255"); + values("0.46928"); } } } pin("gpio_holdover[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73638"); + values("0.72743"); } rise_transition(scalar) { - values("1.05614"); + values("1.04343"); } cell_fall(scalar) { - values("0.34945"); + values("0.34569"); } fall_transition(scalar) { - values("0.47118"); + values("0.46388"); } } } pin("gpio_holdover[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73384"); + values("0.73340"); } rise_transition(scalar) { - values("1.05125"); + values("1.05062"); } cell_fall(scalar) { - values("0.34880"); + values("0.34859"); } fall_transition(scalar) { - values("0.46938"); + values("0.46910"); } } } @@ -6866,22 +6866,22 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73348"); + values("0.73322"); } rise_transition(scalar) { - values("1.05177"); + values("1.05142"); } cell_fall(scalar) { - values("0.34864"); + values("0.34852"); } fall_transition(scalar) { - values("0.46760"); + values("0.46744"); } } } @@ -6992,22 +6992,22 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73230"); + values("0.73528"); } rise_transition(scalar) { - values("1.05022"); + values("1.05466"); } cell_fall(scalar) { - values("0.34746"); + values("0.34892"); } fall_transition(scalar) { - values("0.47023"); + values("0.47061"); } } } @@ -7207,274 +7207,274 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88595"); + values("0.88623"); } rise_transition(scalar) { - values("1.27762"); + values("1.27803"); } cell_fall(scalar) { - values("0.41656"); + values("0.41668"); } fall_transition(scalar) { - values("0.57116"); + values("0.57134"); } } } pin("gpio_ib_mode_sel[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89171"); + values("0.89365"); } rise_transition(scalar) { - values("1.28030"); + values("1.28307"); } cell_fall(scalar) { - values("0.42143"); + values("0.42234"); } fall_transition(scalar) { - values("0.57156"); + values("0.57280"); } } } pin("gpio_ib_mode_sel[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88488"); + values("0.73842"); } rise_transition(scalar) { - values("1.27606"); + values("1.05913"); } cell_fall(scalar) { - values("0.41607"); + values("0.35016"); } fall_transition(scalar) { - values("0.57044"); + values("0.47482"); } } } pin("gpio_ib_mode_sel[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88300"); + values("0.74162"); } rise_transition(scalar) { - values("1.27344"); + values("1.06740"); } cell_fall(scalar) { - values("0.41516"); + values("0.35048"); } fall_transition(scalar) { - values("0.56929"); + values("0.47713"); } } } pin("gpio_ib_mode_sel[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88765"); + values("0.74084"); } rise_transition(scalar) { - values("1.27889"); + values("1.06459"); } cell_fall(scalar) { - values("0.41781"); + values("0.35082"); } fall_transition(scalar) { - values("0.57158"); + values("0.47532"); } } } pin("gpio_ib_mode_sel[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88583"); + values("0.75424"); } rise_transition(scalar) { - values("1.27585"); + values("1.08316"); } cell_fall(scalar) { - values("0.41710"); + values("0.35730"); } fall_transition(scalar) { - values("0.57040"); + values("0.48383"); } } } pin("gpio_ib_mode_sel[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88491"); + values("0.73318"); } rise_transition(scalar) { - values("1.27561"); + values("1.05708"); } cell_fall(scalar) { - values("0.41686"); + values("0.34587"); } fall_transition(scalar) { - values("0.56706"); + values("0.47245"); } } } pin("gpio_ib_mode_sel[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88700"); + values("0.74617"); } rise_transition(scalar) { - values("1.27751"); + values("1.07155"); } cell_fall(scalar) { - values("0.41827"); + values("0.35356"); } fall_transition(scalar) { - values("0.56793"); + values("0.47863"); } } } pin("gpio_ib_mode_sel[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88487"); + values("0.74162"); } rise_transition(scalar) { - values("1.27471"); + values("1.06832"); } cell_fall(scalar) { - values("0.41719"); + values("0.35019"); } fall_transition(scalar) { - values("0.56667"); + values("0.47704"); } } } pin("gpio_ib_mode_sel[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88748"); + values("0.74024"); } rise_transition(scalar) { - values("1.27802"); + values("1.06563"); } cell_fall(scalar) { - values("0.41793"); + values("0.34980"); } fall_transition(scalar) { - values("0.57138"); + values("0.47595"); } } } pin("gpio_ib_mode_sel[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88853"); + values("0.74705"); } rise_transition(scalar) { - values("1.27849"); + values("1.07278"); } cell_fall(scalar) { - values("0.41883"); + values("0.35398"); } fall_transition(scalar) { - values("0.57146"); + values("0.47922"); } } } pin("gpio_ib_mode_sel[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88820"); + values("0.74475"); } rise_transition(scalar) { - values("1.27380"); + values("1.07141"); } cell_fall(scalar) { - values("0.41646"); + values("0.35215"); } fall_transition(scalar) { - values("0.57568"); + values("0.47863"); } } } pin("gpio_ib_mode_sel[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88319"); + values("0.73533"); } rise_transition(scalar) { - values("1.27349"); + values("1.05943"); } cell_fall(scalar) { - values("0.41583"); + values("0.34716"); } fall_transition(scalar) { - values("0.56613"); + values("0.47344"); } } } @@ -7711,64 +7711,64 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73646"); + values("0.73135"); } rise_transition(scalar) { - values("1.05727"); + values("1.04998"); } cell_fall(scalar) { - values("0.34912"); + values("0.34672"); } fall_transition(scalar) { - values("0.47246"); + values("0.46920"); } } } pin("gpio_ib_mode_sel[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73584"); + values("0.72448"); } rise_transition(scalar) { - values("1.05613"); + values("1.04336"); } cell_fall(scalar) { - values("0.34892"); + values("0.34275"); } fall_transition(scalar) { - values("0.47117"); + values("0.46372"); } } } pin("gpio_ib_mode_sel[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.72932"); + values("0.72888"); } rise_transition(scalar) { - values("1.05118"); + values("1.05055"); } cell_fall(scalar) { - values("0.34429"); + values("0.34408"); } fall_transition(scalar) { - values("0.46923"); + values("0.46895"); } } } @@ -7795,22 +7795,22 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73050"); + values("0.73025"); } rise_transition(scalar) { - values("1.05170"); + values("1.05134"); } cell_fall(scalar) { - values("0.34567"); + values("0.34555"); } fall_transition(scalar) { - values("0.46744"); + values("0.46728"); } } } @@ -7921,22 +7921,22 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.72934"); + values("0.73475"); } rise_transition(scalar) { - values("1.05013"); + values("1.05466"); } cell_fall(scalar) { - values("0.34452"); + values("0.34838"); } fall_transition(scalar) { - values("0.47004"); + values("0.47060"); } } } @@ -8157,11 +8157,11 @@ library (openframe_project_wrapper) { } pin("gpio_in[1]") { direction : input; - capacitance : 0.0277; + capacitance : 0.3488; } pin("gpio_in[0]") { direction : input; - capacitance : 0.1772; + capacitance : 0.6439; } } bus("gpio_in_h") { @@ -8519,253 +8519,253 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[35]") { direction : output; - capacitance : 0.0089; + capacitance : 0.0094; timing() { related_pin : "gpio_loopback_one[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17801"); + values("0.17913"); } rise_transition(scalar) { - values("0.25668"); + values("0.25828"); } cell_fall(scalar) { - values("0.08371"); + values("0.08426"); } fall_transition(scalar) { - values("0.11608"); + values("0.11680"); } } } pin("gpio_inp_dis[34]") { direction : output; - capacitance : 0.0084; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17691"); + values("0.26441"); } rise_transition(scalar) { - values("0.25509"); + values("0.38056"); } cell_fall(scalar) { - values("0.08317"); + values("0.12634"); } fall_transition(scalar) { - values("0.11537"); + values("0.17176"); } } } pin("gpio_inp_dis[33]") { direction : output; - capacitance : 0.0084; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17678"); + values("0.26482"); } rise_transition(scalar) { - values("0.25507"); + values("0.38192"); } cell_fall(scalar) { - values("0.08304"); + values("0.12633"); } fall_transition(scalar) { - values("0.11540"); + values("0.17227"); } } } pin("gpio_inp_dis[32]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0114; timing() { related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17823"); + values("0.26162"); } rise_transition(scalar) { - values("0.25699"); + values("0.37668"); } cell_fall(scalar) { - values("0.08382"); + values("0.12491"); } fall_transition(scalar) { - values("0.11623"); + values("0.17002"); } } } pin("gpio_inp_dis[31]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0108; timing() { related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17743"); + values("0.25949"); } rise_transition(scalar) { - values("0.25585"); + values("0.37441"); } cell_fall(scalar) { - values("0.08342"); + values("0.12364"); } fall_transition(scalar) { - values("0.11569"); + values("0.16891"); } } } pin("gpio_inp_dis[30]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17842"); + values("0.26074"); } rise_transition(scalar) { - values("0.25704"); + values("0.37603"); } cell_fall(scalar) { - values("0.08398"); + values("0.12432"); } fall_transition(scalar) { - values("0.11631"); + values("0.16963"); } } } pin("gpio_inp_dis[29]") { direction : output; - capacitance : 0.0082; + capacitance : 0.0179; timing() { related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17712"); + values("0.27583"); } rise_transition(scalar) { - values("0.25447"); + values("0.39781"); } cell_fall(scalar) { - values("0.08356"); + values("0.13174"); } fall_transition(scalar) { - values("0.11524"); + values("0.17939"); } } } pin("gpio_inp_dis[28]") { direction : output; - capacitance : 0.0079; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17572"); + values("0.26867"); } rise_transition(scalar) { - values("0.25338"); + values("0.38763"); } cell_fall(scalar) { - values("0.08258"); + values("0.12815"); } fall_transition(scalar) { - values("0.11460"); + values("0.17490"); } } } pin("gpio_inp_dis[27]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17965"); + values("0.26885"); } rise_transition(scalar) { - values("0.25903"); + values("0.38775"); } cell_fall(scalar) { - values("0.08452"); + values("0.12830"); } fall_transition(scalar) { - values("0.11713"); + values("0.17488"); } } } pin("gpio_inp_dis[26]") { direction : output; - capacitance : 0.0083; + capacitance : 0.0130; timing() { related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17699"); + values("0.26453"); } rise_transition(scalar) { - values("0.25488"); + values("0.38151"); } cell_fall(scalar) { - values("0.08331"); + values("0.12618"); } fall_transition(scalar) { - values("0.11533"); + values("0.17210"); } } } pin("gpio_inp_dis[25]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17865"); + values("0.26441"); } rise_transition(scalar) { - values("0.25759"); + values("0.38066"); } cell_fall(scalar) { - values("0.08403"); + values("0.12627"); } fall_transition(scalar) { - values("0.11649"); + values("0.17191"); } } } pin("gpio_inp_dis[24]") { direction : output; - capacitance : 0.0077; + capacitance : 0.0134; timing() { related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17522"); + values("0.26531"); } rise_transition(scalar) { - values("0.25265"); + values("0.38288"); } cell_fall(scalar) { - values("0.08234"); + values("0.12646"); } fall_transition(scalar) { - values("0.11428"); + values("0.17280"); } } } @@ -9002,64 +9002,64 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[12]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0093; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25583"); + values("0.25603"); } rise_transition(scalar) { - values("0.36905"); + values("0.36935"); } cell_fall(scalar) { - values("0.12189"); + values("0.12200"); } fall_transition(scalar) { - values("0.16640"); + values("0.16653"); } } } pin("gpio_inp_dis[11]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0087; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25739"); + values("0.25453"); } rise_transition(scalar) { - values("0.37130"); + values("0.36717"); } cell_fall(scalar) { - values("0.12266"); + values("0.12126"); } fall_transition(scalar) { - values("0.16741"); + values("0.16555"); } } } pin("gpio_inp_dis[10]") { direction : output; - capacitance : 0.0093; + capacitance : 0.0090; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25678"); + values("0.25628"); } rise_transition(scalar) { - values("0.36950"); + values("0.36878"); } cell_fall(scalar) { - values("0.12256"); + values("0.12231"); } fall_transition(scalar) { - values("0.16697"); + values("0.16665"); } } } @@ -9212,22 +9212,22 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[2]") { direction : output; - capacitance : 0.0098; + capacitance : 0.0111; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.25724"); + values("0.26044"); } rise_transition(scalar) { - values("0.37107"); + values("0.37555"); } cell_fall(scalar) { - values("0.12259"); + values("0.12417"); } fall_transition(scalar) { - values("0.16732"); + values("0.16955"); } } } @@ -9312,51 +9312,51 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[35]") { direction : input; - capacitance : 0.0758; + capacitance : 0.0763; } pin("gpio_loopback_one[34]") { direction : input; - capacitance : 0.0753; + capacitance : 0.1129; } pin("gpio_loopback_one[33]") { direction : input; - capacitance : 0.0753; + capacitance : 0.1134; } pin("gpio_loopback_one[32]") { direction : input; - capacitance : 0.0759; + capacitance : 0.1118; } pin("gpio_loopback_one[31]") { direction : input; - capacitance : 0.0755; + capacitance : 0.1112; } pin("gpio_loopback_one[30]") { direction : input; - capacitance : 0.0759; + capacitance : 0.1116; } pin("gpio_loopback_one[29]") { direction : input; - capacitance : 0.0750; + capacitance : 0.1182; } pin("gpio_loopback_one[28]") { direction : input; - capacitance : 0.0748; + capacitance : 0.1151; } pin("gpio_loopback_one[27]") { direction : input; - capacitance : 0.0765; + capacitance : 0.1152; } pin("gpio_loopback_one[26]") { direction : input; - capacitance : 0.0752; + capacitance : 0.1133; } pin("gpio_loopback_one[25]") { direction : input; - capacitance : 0.0760; + capacitance : 0.1129; } pin("gpio_loopback_one[24]") { direction : input; - capacitance : 0.0746; + capacitance : 0.1137; } pin("gpio_loopback_one[23]") { direction : input; @@ -9404,15 +9404,15 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[12]") { direction : input; - capacitance : 0.1096; + capacitance : 0.1097; } pin("gpio_loopback_one[11]") { direction : input; - capacitance : 0.1102; + capacitance : 0.1090; } pin("gpio_loopback_one[10]") { direction : input; - capacitance : 0.1096; + capacitance : 0.1094; } pin("gpio_loopback_one[9]") { direction : input; @@ -9444,7 +9444,7 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[2]") { direction : input; - capacitance : 0.1102; + capacitance : 0.1115; } pin("gpio_loopback_one[1]") { direction : input; @@ -9489,55 +9489,55 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[36]") { direction : input; - capacitance : 0.3808; + capacitance : 0.3809; } pin("gpio_loopback_zero[35]") { direction : input; - capacitance : 0.3819; + capacitance : 0.3827; } pin("gpio_loopback_zero[34]") { direction : input; - capacitance : 0.3803; + capacitance : 0.3151; } pin("gpio_loopback_zero[33]") { direction : input; - capacitance : 0.3795; + capacitance : 0.3179; } pin("gpio_loopback_zero[32]") { direction : input; - capacitance : 0.3812; + capacitance : 0.3172; } pin("gpio_loopback_zero[31]") { direction : input; - capacitance : 0.3803; + capacitance : 0.3229; } pin("gpio_loopback_zero[30]") { direction : input; - capacitance : 0.3802; + capacitance : 0.3148; } pin("gpio_loopback_zero[29]") { direction : input; - capacitance : 0.3807; + capacitance : 0.3194; } pin("gpio_loopback_zero[28]") { direction : input; - capacitance : 0.3799; + capacitance : 0.3183; } pin("gpio_loopback_zero[27]") { direction : input; - capacitance : 0.3809; + capacitance : 0.3175; } pin("gpio_loopback_zero[26]") { direction : input; - capacitance : 0.3811; + capacitance : 0.3198; } pin("gpio_loopback_zero[25]") { direction : input; - capacitance : 0.3811; + capacitance : 0.3192; } pin("gpio_loopback_zero[24]") { direction : input; - capacitance : 0.3795; + capacitance : 0.3155; } pin("gpio_loopback_zero[23]") { direction : input; @@ -9585,15 +9585,15 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[12]") { direction : input; - capacitance : 0.3149; + capacitance : 0.3127; } pin("gpio_loopback_zero[11]") { direction : input; - capacitance : 0.3150; + capacitance : 0.3107; } pin("gpio_loopback_zero[10]") { direction : input; - capacitance : 0.3132; + capacitance : 0.3130; } pin("gpio_loopback_zero[9]") { direction : input; @@ -9601,7 +9601,7 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[8]") { direction : input; - capacitance : 0.3132; + capacitance : 0.3131; } pin("gpio_loopback_zero[7]") { direction : input; @@ -9625,7 +9625,7 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[2]") { direction : input; - capacitance : 0.3126; + capacitance : 0.3145; } pin("gpio_loopback_zero[1]") { direction : input; @@ -9810,253 +9810,253 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[35]") { direction : output; - capacitance : 0.0089; + capacitance : 0.0094; timing() { related_pin : "gpio_loopback_one[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17778"); + values("0.17889"); } rise_transition(scalar) { - values("0.25667"); + values("0.25828"); } cell_fall(scalar) { - values("0.08348"); + values("0.08403"); } fall_transition(scalar) { - values("0.11608"); + values("0.11679"); } } } pin("gpio_oeb[34]") { direction : output; - capacitance : 0.0084; + capacitance : 0.0141; timing() { - related_pin : "gpio_loopback_one[34]"; + related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17669"); + values("0.73692"); } rise_transition(scalar) { - values("0.25509"); + values("1.05907"); } cell_fall(scalar) { - values("0.08295"); + values("0.34867"); } fall_transition(scalar) { - values("0.11536"); + values("0.47470"); } } } pin("gpio_oeb[33]") { direction : output; - capacitance : 0.0084; + capacitance : 0.0169; timing() { - related_pin : "gpio_loopback_one[33]"; + related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17687"); + values("0.73889"); } rise_transition(scalar) { - values("0.25507"); + values("1.06736"); } cell_fall(scalar) { - values("0.08313"); + values("0.34775"); } fall_transition(scalar) { - values("0.11541"); + values("0.47704"); } } } pin("gpio_oeb[32]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0162; timing() { - related_pin : "gpio_loopback_one[32]"; + related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17801"); + values("0.73959"); } rise_transition(scalar) { - values("0.25699"); + values("1.06457"); } cell_fall(scalar) { - values("0.08360"); + values("0.34956"); } fall_transition(scalar) { - values("0.11622"); + values("0.47528"); } } } pin("gpio_oeb[31]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0219; timing() { - related_pin : "gpio_loopback_one[31]"; + related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17720"); + values("0.75408"); } rise_transition(scalar) { - values("0.25585"); + values("1.08316"); } cell_fall(scalar) { - values("0.08320"); + values("0.35714"); } fall_transition(scalar) { - values("0.11569"); + values("0.48382"); } } } pin("gpio_oeb[30]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0138; timing() { - related_pin : "gpio_loopback_one[30]"; + related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17794"); + values("0.73130"); } rise_transition(scalar) { - values("0.25704"); + values("1.05705"); } cell_fall(scalar) { - values("0.08350"); + values("0.34400"); } fall_transition(scalar) { - values("0.11630"); + values("0.47240"); } } } pin("gpio_oeb[29]") { direction : output; - capacitance : 0.0082; + capacitance : 0.0185; timing() { - related_pin : "gpio_loopback_one[29]"; + related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17587"); + values("0.74600"); } rise_transition(scalar) { - values("0.25444"); + values("1.07154"); } cell_fall(scalar) { - values("0.08231"); + values("0.35339"); } fall_transition(scalar) { - values("0.11518"); + values("0.47863"); } } } pin("gpio_oeb[28]") { direction : output; - capacitance : 0.0079; + capacitance : 0.0173; timing() { - related_pin : "gpio_loopback_one[28]"; + related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17550"); + values("0.74195"); } rise_transition(scalar) { - values("0.25338"); + values("1.06833"); } cell_fall(scalar) { - values("0.08236"); + values("0.35052"); } fall_transition(scalar) { - values("0.11459"); + values("0.47705"); } } } pin("gpio_oeb[27]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0165; timing() { - related_pin : "gpio_loopback_one[27]"; + related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17941"); + values("0.73796"); } rise_transition(scalar) { - values("0.25902"); + values("1.06561"); } cell_fall(scalar) { - values("0.08428"); + values("0.34752"); } fall_transition(scalar) { - values("0.11712"); + values("0.47589"); } } } pin("gpio_oeb[26]") { direction : output; - capacitance : 0.0083; + capacitance : 0.0188; timing() { - related_pin : "gpio_loopback_one[26]"; + related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17636"); + values("0.74688"); } rise_transition(scalar) { - values("0.25487"); + values("1.07278"); } cell_fall(scalar) { - values("0.08269"); + values("0.35382"); } fall_transition(scalar) { - values("0.11531"); + values("0.47922"); } } } pin("gpio_oeb[25]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0182; timing() { - related_pin : "gpio_loopback_one[25]"; + related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17843"); + values("0.74288"); } rise_transition(scalar) { - values("0.25759"); + values("1.07138"); } cell_fall(scalar) { - values("0.08381"); + values("0.35029"); } fall_transition(scalar) { - values("0.11648"); + values("0.47857"); } } } pin("gpio_oeb[24]") { direction : output; - capacitance : 0.0077; + capacitance : 0.0146; timing() { - related_pin : "gpio_loopback_one[24]"; + related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.17500"); + values("0.73541"); } rise_transition(scalar) { - values("0.25265"); + values("1.05943"); } cell_fall(scalar) { - values("0.08212"); + values("0.34724"); } fall_transition(scalar) { - values("0.11427"); + values("0.47345"); } } } @@ -10293,64 +10293,64 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73479"); + values("0.72969"); } rise_transition(scalar) { - values("1.05724"); + values("1.04994"); } cell_fall(scalar) { - values("0.34746"); + values("0.34507"); } fall_transition(scalar) { - values("0.47239"); + values("0.46913"); } } } pin("gpio_oeb[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73568"); + values("0.72366"); } rise_transition(scalar) { - values("1.05613"); + values("1.04335"); } cell_fall(scalar) { - values("0.34876"); + values("0.34193"); } fall_transition(scalar) { - values("0.47117"); + values("0.46368"); } } } pin("gpio_oeb[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.72906"); + values("0.72861"); } rise_transition(scalar) { - values("1.05118"); + values("1.05055"); } cell_fall(scalar) { - values("0.34402"); + values("0.34381"); } fall_transition(scalar) { - values("0.46922"); + values("0.46894"); } } } @@ -10377,22 +10377,22 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.72967"); + values("0.72942"); } rise_transition(scalar) { - values("1.05168"); + values("1.05133"); } cell_fall(scalar) { - values("0.34484"); + values("0.34472"); } fall_transition(scalar) { - values("0.46740"); + values("0.46724"); } } } @@ -10503,22 +10503,22 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.72752"); + values("0.73459"); } rise_transition(scalar) { - values("1.05009"); + values("1.05466"); } cell_fall(scalar) { - values("0.34269"); + values("0.34823"); } fall_transition(scalar) { - values("0.46995"); + values("0.47060"); } } } @@ -10718,276 +10718,89 @@ library (openframe_project_wrapper) { } pin("gpio_out[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89077"); + values("0.89105"); } rise_transition(scalar) { - values("1.27771"); + values("1.27812"); } cell_fall(scalar) { - values("0.42136"); + values("0.42149"); } fall_transition(scalar) { - values("0.57134"); + values("0.57153"); } } } pin("gpio_out[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89372"); + values("0.89567"); } rise_transition(scalar) { - values("1.28033"); + values("1.28310"); } cell_fall(scalar) { - values("0.42344"); + values("0.42435"); } fall_transition(scalar) { - values("0.57163"); + values("0.57287"); } } } pin("gpio_out[34]") { direction : output; - capacitance : 0.0125; - timing() { - related_pin : "gpio_loopback_zero[34]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.88974"); - } - rise_transition(scalar) { - values("1.27614"); - } - cell_fall(scalar) { - values("0.42092"); - } - fall_transition(scalar) { - values("0.57063"); - } - } + capacitance : 0.2132; } pin("gpio_out[33]") { direction : output; - capacitance : 0.0117; - timing() { - related_pin : "gpio_loopback_zero[33]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.88780"); - } - rise_transition(scalar) { - values("1.27352"); - } - cell_fall(scalar) { - values("0.41994"); - } - fall_transition(scalar) { - values("0.56948"); - } - } + capacitance : 0.1864; } pin("gpio_out[32]") { direction : output; - capacitance : 0.0134; - timing() { - related_pin : "gpio_loopback_zero[32]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.89065"); - } - rise_transition(scalar) { - values("1.27894"); - } - cell_fall(scalar) { - values("0.42080"); - } - fall_transition(scalar) { - values("0.57169"); - } - } + capacitance : 0.1295; } pin("gpio_out[31]") { direction : output; - capacitance : 0.0124; - timing() { - related_pin : "gpio_loopback_zero[31]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.88941"); - } - rise_transition(scalar) { - values("1.27591"); - } - cell_fall(scalar) { - values("0.42067"); - } - fall_transition(scalar) { - values("0.57055"); - } - } + capacitance : 0.0626; } pin("gpio_out[30]") { direction : output; - capacitance : 0.0123; - timing() { - related_pin : "gpio_loopback_zero[30]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.88764"); - } - rise_transition(scalar) { - values("1.27566"); - } - cell_fall(scalar) { - values("0.41958"); - } - fall_transition(scalar) { - values("0.56717"); - } - } + capacitance : 0.0310; } pin("gpio_out[29]") { direction : output; - capacitance : 0.0129; - timing() { - related_pin : "gpio_loopback_zero[29]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.89059"); - } - rise_transition(scalar) { - values("1.27759"); - } - cell_fall(scalar) { - values("0.42185"); - } - fall_transition(scalar) { - values("0.56809"); - } - } + capacitance : 0.1234; } pin("gpio_out[28]") { direction : output; - capacitance : 0.0120; - timing() { - related_pin : "gpio_loopback_zero[28]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.88733"); - } - rise_transition(scalar) { - values("1.27476"); - } - cell_fall(scalar) { - values("0.41964"); - } - fall_transition(scalar) { - values("0.56677"); - } - } + capacitance : 0.1791; } pin("gpio_out[27]") { direction : output; - capacitance : 0.0130; - timing() { - related_pin : "gpio_loopback_zero[27]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.89106"); - } - rise_transition(scalar) { - values("1.27809"); - } - cell_fall(scalar) { - values("0.42151"); - } - fall_transition(scalar) { - values("0.57154"); - } - } + capacitance : 0.2561; } pin("gpio_out[26]") { direction : output; - capacitance : 0.0132; - timing() { - related_pin : "gpio_loopback_zero[26]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.89185"); - } - rise_transition(scalar) { - values("1.27856"); - } - cell_fall(scalar) { - values("0.42215"); - } - fall_transition(scalar) { - values("0.57161"); - } - } + capacitance : 0.3456; } pin("gpio_out[25]") { direction : output; - capacitance : 0.0132; - timing() { - related_pin : "gpio_loopback_zero[25]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.89556"); - } - rise_transition(scalar) { - values("1.27413"); - } - cell_fall(scalar) { - values("0.42377"); - } - fall_transition(scalar) { - values("0.57642"); - } - } + capacitance : 0.4219; } pin("gpio_out[24]") { direction : output; - capacitance : 0.0116; - timing() { - related_pin : "gpio_loopback_zero[24]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("0.88676"); - } - rise_transition(scalar) { - values("1.27356"); - } - cell_fall(scalar) { - values("0.41940"); - } - fall_transition(scalar) { - values("0.56628"); - } - } + capacitance : 0.4631; } pin("gpio_out[23]") { direction : output; @@ -11222,47 +11035,47 @@ library (openframe_project_wrapper) { } pin("gpio_out[12]") { direction : output; - capacitance : 0.0262; + capacitance : 0.0249; } pin("gpio_out[11]") { direction : output; - capacitance : 0.0295; + capacitance : 0.0282; } pin("gpio_out[10]") { direction : output; - capacitance : 0.0341; + capacitance : 0.0347; } pin("gpio_out[9]") { direction : output; - capacitance : 0.0406; + capacitance : 0.0412; } pin("gpio_out[8]") { direction : output; - capacitance : 0.0487; + capacitance : 0.0491; } pin("gpio_out[7]") { direction : output; - capacitance : 0.0460; + capacitance : 0.0466; } pin("gpio_out[6]") { direction : output; - capacitance : 0.0397; + capacitance : 0.0403; } pin("gpio_out[5]") { direction : output; - capacitance : 0.0366; + capacitance : 0.0372; } pin("gpio_out[4]") { direction : output; - capacitance : 0.0310; + capacitance : 0.0316; } pin("gpio_out[3]") { direction : output; - capacitance : 0.0273; + capacitance : 0.0274; } pin("gpio_out[2]") { direction : output; - capacitance : 0.0230; + capacitance : 0.0255; } pin("gpio_out[1]") { direction : output; @@ -11460,274 +11273,274 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89723"); + values("0.89752"); } rise_transition(scalar) { - values("1.27791"); + values("1.27832"); } cell_fall(scalar) { - values("0.42780"); + values("0.42793"); } fall_transition(scalar) { - values("0.57178"); + values("0.57197"); } } } pin("gpio_slow_sel[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89580"); + values("0.89775"); } rise_transition(scalar) { - values("1.28037"); + values("1.28314"); } cell_fall(scalar) { - values("0.42551"); + values("0.42643"); } fall_transition(scalar) { - values("0.57172"); + values("0.57296"); } } } pin("gpio_slow_sel[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89558"); + values("0.74101"); } rise_transition(scalar) { - values("1.27632"); + values("1.05924"); } cell_fall(scalar) { - values("0.42673"); + values("0.35275"); } fall_transition(scalar) { - values("0.57102"); + values("0.47507"); } } } pin("gpio_slow_sel[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89405"); + values("0.74767"); } rise_transition(scalar) { - values("1.27371"); + values("1.06757"); } cell_fall(scalar) { - values("0.42617"); + values("0.35650"); } fall_transition(scalar) { - values("0.56990"); + values("0.47750"); } } } pin("gpio_slow_sel[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89795"); + values("0.74594"); } rise_transition(scalar) { - values("1.27914"); + values("1.06471"); } cell_fall(scalar) { - values("0.42807"); + values("0.35590"); } fall_transition(scalar) { - values("0.57213"); + values("0.47558"); } } } pin("gpio_slow_sel[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89521"); + values("0.75715"); } rise_transition(scalar) { - values("1.27609"); + values("1.08321"); } cell_fall(scalar) { - values("0.42645"); + values("0.36021"); } fall_transition(scalar) { - values("0.57093"); + values("0.48393"); } } } pin("gpio_slow_sel[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89615"); + values("0.74203"); } rise_transition(scalar) { - values("1.27592"); + values("1.05733"); } cell_fall(scalar) { - values("0.42805"); + values("0.35468"); } fall_transition(scalar) { - values("0.56775"); + values("0.47300"); } } } pin("gpio_slow_sel[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89649"); + values("0.74832"); } rise_transition(scalar) { - values("1.27777"); + values("1.07158"); } cell_fall(scalar) { - values("0.42772"); + values("0.35571"); } fall_transition(scalar) { - values("0.56849"); + values("0.47871"); } } } pin("gpio_slow_sel[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89568"); + values("0.74866"); } rise_transition(scalar) { - values("1.27501"); + values("1.06847"); } cell_fall(scalar) { - values("0.42795"); + values("0.35721"); } fall_transition(scalar) { - values("0.56734"); + values("0.47737"); } } } pin("gpio_slow_sel[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89681"); + values("0.74731"); } rise_transition(scalar) { - values("1.27826"); + values("1.06581"); } cell_fall(scalar) { - values("0.42724"); + values("0.35685"); } fall_transition(scalar) { - values("0.57192"); + values("0.47633"); } } } pin("gpio_slow_sel[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89528"); + values("0.74920"); } rise_transition(scalar) { - values("1.27865"); + values("1.07281"); } cell_fall(scalar) { - values("0.42556"); + values("0.35613"); } fall_transition(scalar) { - values("0.57181"); + values("0.47929"); } } } pin("gpio_slow_sel[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.90124"); + values("0.74981"); } rise_transition(scalar) { - values("1.27448"); + values("1.07153"); } cell_fall(scalar) { - values("0.42940"); + values("0.35720"); } fall_transition(scalar) { - values("0.57720"); + values("0.47889"); } } } pin("gpio_slow_sel[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89503"); + values("0.74319"); } rise_transition(scalar) { - values("1.27384"); + values("1.05964"); } cell_fall(scalar) { - values("0.42762"); + values("0.35499"); } fall_transition(scalar) { - values("0.56691"); + values("0.47392"); } } } @@ -11964,64 +11777,64 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73870"); + values("0.73356"); } rise_transition(scalar) { - values("1.05733"); + values("1.05003"); } cell_fall(scalar) { - values("0.35135"); + values("0.34893"); } fall_transition(scalar) { - values("0.47259"); + values("0.46932"); } } } pin("gpio_slow_sel[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73709"); + values("0.73167"); } rise_transition(scalar) { - values("1.05614"); + values("1.04358"); } cell_fall(scalar) { - values("0.35017"); + values("0.34991"); } fall_transition(scalar) { - values("0.47119"); + values("0.46420"); } } } pin("gpio_slow_sel[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73607"); + values("0.73562"); } rise_transition(scalar) { - values("1.05131"); + values("1.05068"); } cell_fall(scalar) { - values("0.35102"); + values("0.35080"); } fall_transition(scalar) { - values("0.46951"); + values("0.46922"); } } } @@ -12048,22 +11861,22 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73684"); + values("0.73658"); } rise_transition(scalar) { - values("1.05189"); + values("1.05153"); } cell_fall(scalar) { - values("0.35198"); + values("0.35186"); } fall_transition(scalar) { - values("0.46786"); + values("0.46769"); } } } @@ -12174,22 +11987,22 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73726"); + values("0.73602"); } rise_transition(scalar) { - values("1.05042"); + values("1.05467"); } cell_fall(scalar) { - values("0.35239"); + values("0.34966"); } fall_transition(scalar) { - values("0.47069"); + values("0.47063"); } } } @@ -12389,274 +12202,274 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88821"); + values("0.88849"); } rise_transition(scalar) { - values("1.27766"); + values("1.27807"); } cell_fall(scalar) { - values("0.41881"); + values("0.41893"); } fall_transition(scalar) { - values("0.57123"); + values("0.57141"); } } } pin("gpio_vtrip_sel[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89326"); + values("0.89521"); } rise_transition(scalar) { - values("1.28033"); + values("1.28309"); } cell_fall(scalar) { - values("0.42298"); + values("0.42389"); } fall_transition(scalar) { - values("0.57161"); + values("0.57285"); } } } pin("gpio_vtrip_sel[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88718"); + values("0.73955"); } rise_transition(scalar) { - values("1.27609"); + values("1.05918"); } cell_fall(scalar) { - values("0.41837"); + values("0.35129"); } fall_transition(scalar) { - values("0.57051"); + values("0.47492"); } } } pin("gpio_vtrip_sel[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88524"); + values("0.74186"); } rise_transition(scalar) { - values("1.27347"); + values("1.06741"); } cell_fall(scalar) { - values("0.41739"); + values("0.35071"); } fall_transition(scalar) { - values("0.56936"); + values("0.47714"); } } } pin("gpio_vtrip_sel[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88920"); + values("0.74098"); } rise_transition(scalar) { - values("1.27891"); + values("1.06459"); } cell_fall(scalar) { - values("0.41935"); + values("0.35095"); } fall_transition(scalar) { - values("0.57163"); + values("0.47532"); } } } pin("gpio_vtrip_sel[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88685"); + values("0.75437"); } rise_transition(scalar) { - values("1.27586"); + values("1.08316"); } cell_fall(scalar) { - values("0.41812"); + values("0.35744"); } fall_transition(scalar) { - values("0.57043"); + values("0.48383"); } } } pin("gpio_vtrip_sel[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88508"); + values("0.73391"); } rise_transition(scalar) { - values("1.27561"); + values("1.05709"); } cell_fall(scalar) { - values("0.41702"); + values("0.34659"); } fall_transition(scalar) { - values("0.56707"); + values("0.47248"); } } } pin("gpio_vtrip_sel[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88802"); + values("0.74650"); } rise_transition(scalar) { - values("1.27753"); + values("1.07155"); } cell_fall(scalar) { - values("0.41929"); + values("0.35389"); } fall_transition(scalar) { - values("0.56797"); + values("0.47864"); } } } pin("gpio_vtrip_sel[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88350"); + values("0.74178"); } rise_transition(scalar) { - values("1.27469"); + values("1.06832"); } cell_fall(scalar) { - values("0.41581"); + values("0.35035"); } fall_transition(scalar) { - values("0.56662"); + values("0.47704"); } } } pin("gpio_vtrip_sel[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88850"); + values("0.74096"); } rise_transition(scalar) { - values("1.27804"); + values("1.06565"); } cell_fall(scalar) { - values("0.41895"); + values("0.35052"); } fall_transition(scalar) { - values("0.57142"); + values("0.47598"); } } } pin("gpio_vtrip_sel[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88928"); + values("0.74738"); } rise_transition(scalar) { - values("1.27851"); + values("1.07278"); } cell_fall(scalar) { - values("0.41959"); + values("0.35431"); } fall_transition(scalar) { - values("0.57149"); + values("0.47923"); } } } pin("gpio_vtrip_sel[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.89185"); + values("0.74548"); } rise_transition(scalar) { - values("1.27395"); + values("1.07142"); } cell_fall(scalar) { - values("0.42009"); + values("0.35288"); } fall_transition(scalar) { - values("0.57601"); + values("0.47865"); } } } pin("gpio_vtrip_sel[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.88421"); + values("0.73547"); } rise_transition(scalar) { - values("1.27351"); + values("1.05943"); } cell_fall(scalar) { - values("0.41685"); + values("0.34730"); } fall_transition(scalar) { - values("0.56617"); + values("0.47345"); } } } @@ -12893,64 +12706,64 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73756"); + values("0.73244"); } rise_transition(scalar) { - values("1.05730"); + values("1.05000"); } cell_fall(scalar) { - values("0.35022"); + values("0.34781"); } fall_transition(scalar) { - values("0.47252"); + values("0.46926"); } } } pin("gpio_vtrip_sel[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73597"); + values("0.72520"); } rise_transition(scalar) { - values("1.05613"); + values("1.04338"); } cell_fall(scalar) { - values("0.34905"); + values("0.34347"); } fall_transition(scalar) { - values("0.47117"); + values("0.46375"); } } } pin("gpio_vtrip_sel[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73099"); + values("0.73055"); } rise_transition(scalar) { - values("1.05120"); + values("1.05057"); } cell_fall(scalar) { - values("0.34595"); + values("0.34574"); } fall_transition(scalar) { - values("0.46927"); + values("0.46899"); } } } @@ -12977,22 +12790,22 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73123"); + values("0.73097"); } rise_transition(scalar) { - values("1.05172"); + values("1.05136"); } cell_fall(scalar) { - values("0.34639"); + values("0.34627"); } fall_transition(scalar) { - values("0.46747"); + values("0.46731"); } } } @@ -13103,22 +12916,22 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.73007"); + values("0.73488"); } rise_transition(scalar) { - values("1.05015"); + values("1.05466"); } cell_fall(scalar) { - values("0.34524"); + values("0.34852"); } fall_transition(scalar) { - values("0.47008"); + values("0.47061"); } } } diff --git a/lib/multicorner/openframe_project_wrapper__nom_ss_100C_1v60.lib b/lib/multicorner/openframe_project_wrapper__nom_ss_100C_1v60.lib index 073ecdd..fc13298 100644 --- a/lib/multicorner/openframe_project_wrapper__nom_ss_100C_1v60.lib +++ b/lib/multicorner/openframe_project_wrapper__nom_ss_100C_1v60.lib @@ -167,7 +167,7 @@ library (openframe_project_wrapper) { } cell ("openframe_project_wrapper") { - area : 16852.445 + area : 33705.535 is_macro_cell : true; pin("por_l") { direction : input; @@ -704,274 +704,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90644"); + values("1.90704"); } rise_transition(scalar) { - values("2.69475"); + values("2.69559"); } cell_fall(scalar) { - values("1.15470"); + values("1.15506"); } fall_transition(scalar) { - values("1.57849"); + values("1.57899"); } } } pin("gpio_analog_en[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90894"); + values("1.91305"); } rise_transition(scalar) { - values("2.70097"); + values("2.70676"); } cell_fall(scalar) { - values("1.15531"); + values("1.15779"); } fall_transition(scalar) { - values("1.58146"); + values("1.58487"); } } } pin("gpio_analog_en[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90433"); + values("1.57966"); } rise_transition(scalar) { - values("2.69148"); + values("2.23699"); } cell_fall(scalar) { - values("1.15351"); + values("0.95667"); } fall_transition(scalar) { - values("1.57656"); + values("1.30947"); } } } pin("gpio_analog_en[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90057"); + values("1.59420"); } rise_transition(scalar) { - values("2.68600"); + values("2.25517"); } cell_fall(scalar) { - values("1.15129"); + values("0.96597"); } fall_transition(scalar) { - values("1.57335"); + values("1.31954"); } } } pin("gpio_analog_en[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90834"); + values("1.58967"); } rise_transition(scalar) { - values("2.69749"); + values("2.24972"); } cell_fall(scalar) { - values("1.15580"); + values("0.96290"); } fall_transition(scalar) { - values("1.57997"); + values("1.31590"); } } } pin("gpio_analog_en[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90413"); + values("1.61660"); } rise_transition(scalar) { - values("2.69099"); + values("2.28893"); } cell_fall(scalar) { - values("1.15345"); + values("0.97875"); } fall_transition(scalar) { - values("1.57627"); + values("1.33866"); } } } pin("gpio_analog_en[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90424"); + values("1.57990"); } rise_transition(scalar) { - values("2.69044"); + values("2.23367"); } cell_fall(scalar) { - values("1.15374"); + values("0.95772"); } fall_transition(scalar) { - values("1.57609"); + values("1.30688"); } } } pin("gpio_analog_en[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90664"); + values("1.59862"); } rise_transition(scalar) { - values("2.69441"); + values("2.26463"); } cell_fall(scalar) { - values("1.15501"); + values("0.96760"); } fall_transition(scalar) { - values("1.57836"); + values("1.32435"); } } } pin("gpio_analog_en[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90311"); + values("1.59563"); } rise_transition(scalar) { - values("2.68858"); + values("2.25749"); } cell_fall(scalar) { - values("1.15312"); + values("0.96669"); } fall_transition(scalar) { - values("1.57494"); + values("1.32056"); } } } pin("gpio_analog_en[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90688"); + values("1.59187"); } rise_transition(scalar) { - values("2.69553"); + values("2.25176"); } cell_fall(scalar) { - values("1.15492"); + values("0.96455"); } fall_transition(scalar) { - values("1.57896"); + values("1.31727"); } } } pin("gpio_analog_en[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90636"); + values("1.60044"); } rise_transition(scalar) { - values("2.69656"); + values("2.26717"); } cell_fall(scalar) { - values("1.15408"); + values("0.96870"); } fall_transition(scalar) { - values("1.57945"); + values("1.32587"); } } } pin("gpio_analog_en[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91156"); + values("1.59944"); } rise_transition(scalar) { - values("2.69989"); + values("2.26375"); } cell_fall(scalar) { - values("1.15876"); + values("0.96876"); } fall_transition(scalar) { - values("1.58320"); + values("1.32437"); } } } pin("gpio_analog_en[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90135"); + values("1.58290"); } rise_transition(scalar) { - values("2.68592"); + values("2.23859"); } cell_fall(scalar) { - values("1.15215"); + values("0.95933"); } fall_transition(scalar) { - values("1.57354"); + values("1.30972"); } } } @@ -1208,64 +1208,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57742"); + values("1.56659"); } rise_transition(scalar) { - values("2.23401"); + values("2.21877"); } cell_fall(scalar) { - values("0.95510"); + values("0.94856"); } fall_transition(scalar) { - values("1.30691"); + values("1.29793"); } } } pin("gpio_analog_en[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57590"); + values("1.55871"); } rise_transition(scalar) { - values("2.23305"); + values("2.20483"); } cell_fall(scalar) { - values("0.95366"); + values("0.94465"); } fall_transition(scalar) { - values("1.30528"); + values("1.28998"); } } } pin("gpio_analog_en[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56958"); + values("1.56864"); } rise_transition(scalar) { - values("2.22178"); + values("2.22047"); } cell_fall(scalar) { - values("0.95065"); + values("0.95008"); } fall_transition(scalar) { - values("1.29940"); + values("1.29862"); } } } @@ -1286,28 +1286,28 @@ library (openframe_project_wrapper) { values("0.95035"); } fall_transition(scalar) { - values("1.30073"); + values("1.30072"); } } } pin("gpio_analog_en[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57075"); + values("1.57022"); } rise_transition(scalar) { - values("2.22224"); + values("2.22149"); } cell_fall(scalar) { - values("0.95180"); + values("0.95147"); } fall_transition(scalar) { - values("1.30023"); + values("1.29979"); } } } @@ -1418,22 +1418,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56928"); + values("1.57360"); } rise_transition(scalar) { - values("2.21872"); + values("2.22986"); } cell_fall(scalar) { - values("0.95137"); + values("0.95228"); } fall_transition(scalar) { - values("1.29847"); + values("1.30347"); } } } @@ -1633,274 +1633,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90558"); + values("1.90618"); } rise_transition(scalar) { - values("2.69474"); + values("2.69558"); } cell_fall(scalar) { - values("1.15384"); + values("1.15420"); } fall_transition(scalar) { - values("1.57847"); + values("1.57896"); } } } pin("gpio_analog_pol[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90827"); + values("1.91238"); } rise_transition(scalar) { - values("2.70096"); + values("2.70675"); } cell_fall(scalar) { - values("1.15464"); + values("1.15712"); } fall_transition(scalar) { - values("1.58145"); + values("1.58486"); } } } pin("gpio_analog_pol[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90338"); + values("1.57956"); } rise_transition(scalar) { - values("2.69146"); + values("2.23699"); } cell_fall(scalar) { - values("1.15255"); + values("0.95657"); } fall_transition(scalar) { - values("1.57653"); + values("1.30946"); } } } pin("gpio_analog_pol[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89928"); + values("1.59459"); } rise_transition(scalar) { - values("2.68598"); + values("2.25518"); } cell_fall(scalar) { - values("1.15000"); + values("0.96636"); } fall_transition(scalar) { - values("1.57332"); + values("1.31955"); } } } pin("gpio_analog_pol[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90762"); + values("1.58916"); } rise_transition(scalar) { - values("2.69748"); + values("2.24971"); } cell_fall(scalar) { - values("1.15509"); + values("0.96238"); } fall_transition(scalar) { - values("1.57996"); + values("1.31588"); } } } pin("gpio_analog_pol[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90283"); + values("1.61568"); } rise_transition(scalar) { - values("2.69097"); + values("2.28892"); } cell_fall(scalar) { - values("1.15215"); + values("0.97783"); } fall_transition(scalar) { - values("1.57623"); + values("1.33865"); } } } pin("gpio_analog_pol[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90353"); + values("1.57939"); } rise_transition(scalar) { - values("2.69043"); + values("2.23366"); } cell_fall(scalar) { - values("1.15303"); + values("0.95720"); } fall_transition(scalar) { - values("1.57606"); + values("1.30686"); } } } pin("gpio_analog_pol[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90533"); + values("1.59904"); } rise_transition(scalar) { - values("2.69439"); + values("2.26463"); } cell_fall(scalar) { - values("1.15370"); + values("0.96801"); } fall_transition(scalar) { - values("1.57832"); + values("1.32435"); } } } pin("gpio_analog_pol[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90240"); + values("1.59465"); } rise_transition(scalar) { - values("2.68857"); + values("2.25747"); } cell_fall(scalar) { - values("1.15241"); + values("0.96571"); } fall_transition(scalar) { - values("1.57492"); + values("1.32053"); } } } pin("gpio_analog_pol[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90616"); + values("1.59139"); } rise_transition(scalar) { - values("2.69552"); + values("2.25176"); } cell_fall(scalar) { - values("1.15420"); + values("0.96407"); } fall_transition(scalar) { - values("1.57894"); + values("1.31726"); } } } pin("gpio_analog_pol[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90623"); + values("1.60085"); } rise_transition(scalar) { - values("2.69656"); + values("2.26717"); } cell_fall(scalar) { - values("1.15395"); + values("0.96912"); } fall_transition(scalar) { - values("1.57944"); + values("1.32587"); } } } pin("gpio_analog_pol[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91085"); + values("1.59934"); } rise_transition(scalar) { - values("2.69987"); + values("2.26375"); } cell_fall(scalar) { - values("1.15805"); + values("0.96866"); } fall_transition(scalar) { - values("1.58316"); + values("1.32436"); } } } pin("gpio_analog_pol[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90064"); + values("1.58239"); } rise_transition(scalar) { - values("2.68591"); + values("2.23858"); } cell_fall(scalar) { - values("1.15144"); + values("0.95881"); } fall_transition(scalar) { - values("1.57352"); + values("1.30970"); } } } @@ -2137,64 +2137,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57708"); + values("1.56626"); } rise_transition(scalar) { - values("2.23401"); + values("2.21876"); } cell_fall(scalar) { - values("0.95477"); + values("0.94823"); } fall_transition(scalar) { - values("1.30690"); + values("1.29792"); } } } pin("gpio_analog_pol[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57580"); + values("1.55774"); } rise_transition(scalar) { - values("2.23305"); + values("2.20481"); } cell_fall(scalar) { - values("0.95357"); + values("0.94368"); } fall_transition(scalar) { - values("1.30528"); + values("1.28995"); } } } pin("gpio_analog_pol[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56936"); + values("1.56843"); } rise_transition(scalar) { - values("2.22178"); + values("2.22046"); } cell_fall(scalar) { - values("0.95043"); + values("0.94986"); } fall_transition(scalar) { - values("1.29940"); + values("1.29861"); } } } @@ -2221,22 +2221,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57028"); + values("1.56974"); } rise_transition(scalar) { - values("2.22224"); + values("2.22148"); } cell_fall(scalar) { - values("0.95133"); + values("0.95100"); } fall_transition(scalar) { - values("1.30021"); + values("1.29978"); } } } @@ -2347,22 +2347,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56801"); + values("1.57402"); } rise_transition(scalar) { - values("2.21869"); + values("2.22986"); } cell_fall(scalar) { - values("0.95011"); + values("0.95269"); } fall_transition(scalar) { - values("1.29843"); + values("1.30347"); } } } @@ -2562,274 +2562,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90325"); + values("1.90384"); } rise_transition(scalar) { - values("2.69470"); + values("2.69554"); } cell_fall(scalar) { - values("1.15151"); + values("1.15187"); } fall_transition(scalar) { - values("1.57841"); + values("1.57891"); } } } pin("gpio_analog_sel[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90735"); + values("1.91145"); } rise_transition(scalar) { - values("2.70096"); + values("2.70674"); } cell_fall(scalar) { - values("1.15372"); + values("1.15620"); } fall_transition(scalar) { - values("1.58144"); + values("1.58485"); } } } pin("gpio_analog_sel[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90101"); + values("1.57923"); } rise_transition(scalar) { - values("2.69143"); + values("2.23698"); } cell_fall(scalar) { - values("1.15019"); + values("0.95624"); } fall_transition(scalar) { - values("1.57647"); + values("1.30945"); } } } pin("gpio_analog_sel[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89701"); + values("1.59283"); } rise_transition(scalar) { - values("2.68595"); + values("2.25515"); } cell_fall(scalar) { - values("1.14773"); + values("0.96461"); } fall_transition(scalar) { - values("1.57326"); + values("1.31950"); } } } pin("gpio_analog_sel[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90529"); + values("1.58668"); } rise_transition(scalar) { - values("2.69745"); + values("2.24969"); } cell_fall(scalar) { - values("1.15275"); + values("0.95990"); } fall_transition(scalar) { - values("1.57990"); + values("1.31584"); } } } pin("gpio_analog_sel[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90049"); + values("1.61534"); } rise_transition(scalar) { - values("2.69093"); + values("2.28892"); } cell_fall(scalar) { - values("1.14981"); + values("0.97748"); } fall_transition(scalar) { - values("1.57618"); + values("1.33864"); } } } pin("gpio_analog_sel[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90120"); + values("1.57751"); } rise_transition(scalar) { - values("2.69039"); + values("2.23363"); } cell_fall(scalar) { - values("1.15070"); + values("0.95533"); } fall_transition(scalar) { - values("1.57600"); + values("1.30681"); } } } pin("gpio_analog_sel[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90289"); + values("1.59814"); } rise_transition(scalar) { - values("2.69435"); + values("2.26462"); } cell_fall(scalar) { - values("1.15127"); + values("0.96712"); } fall_transition(scalar) { - values("1.57826"); + values("1.32434"); } } } pin("gpio_analog_sel[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90007"); + values("1.59391"); } rise_transition(scalar) { - values("2.68853"); + values("2.25747"); } cell_fall(scalar) { - values("1.15008"); + values("0.96497"); } fall_transition(scalar) { - values("1.57486"); + values("1.32052"); } } } pin("gpio_analog_sel[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90383"); + values("1.58949"); } rise_transition(scalar) { - values("2.69548"); + values("2.25173"); } cell_fall(scalar) { - values("1.15187"); + values("0.96218"); } fall_transition(scalar) { - values("1.57888"); + values("1.31721"); } } } pin("gpio_analog_sel[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90581"); + values("1.59999"); } rise_transition(scalar) { - values("2.69656"); + values("2.26716"); } cell_fall(scalar) { - values("1.15354"); + values("0.96825"); } fall_transition(scalar) { - values("1.57943"); + values("1.32586"); } } } pin("gpio_analog_sel[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90804"); + values("1.59900"); } rise_transition(scalar) { - values("2.69979"); + values("2.26374"); } cell_fall(scalar) { - values("1.15525"); + values("0.96832"); } fall_transition(scalar) { - values("1.58302"); + values("1.32436"); } } } pin("gpio_analog_sel[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89762"); + values("1.57995"); } rise_transition(scalar) { - values("2.68586"); + values("2.23854"); } cell_fall(scalar) { - values("1.14842"); + values("0.95637"); } fall_transition(scalar) { - values("1.57343"); + values("1.30964"); } } } @@ -3066,64 +3066,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57673"); + values("1.56591"); } rise_transition(scalar) { - values("2.23400"); + values("2.21876"); } cell_fall(scalar) { - values("0.95442"); + values("0.94788"); } fall_transition(scalar) { - values("1.30689"); + values("1.29791"); } } } pin("gpio_analog_sel[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57546"); + values("1.55595"); } rise_transition(scalar) { - values("2.23305"); + values("2.20478"); } cell_fall(scalar) { - values("0.95323"); + values("0.94189"); } fall_transition(scalar) { - values("1.30527"); + values("1.28990"); } } } pin("gpio_analog_sel[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56901"); + values("1.56807"); } rise_transition(scalar) { - values("2.22178"); + values("2.22046"); } cell_fall(scalar) { - values("0.95008"); + values("0.94951"); } fall_transition(scalar) { - values("1.29939"); + values("1.29861"); } } } @@ -3135,7 +3135,7 @@ library (openframe_project_wrapper) { timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56993"); + values("1.56992"); } rise_transition(scalar) { values("2.22528"); @@ -3150,22 +3150,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56895"); + values("1.56841"); } rise_transition(scalar) { - values("2.22221"); + values("2.22146"); } cell_fall(scalar) { - values("0.95000"); + values("0.94967"); } fall_transition(scalar) { - values("1.30017"); + values("1.29974"); } } } @@ -3276,22 +3276,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56579"); + values("1.57313"); } rise_transition(scalar) { - values("2.21865"); + values("2.22986"); } cell_fall(scalar) { - values("0.94789"); + values("0.95180"); } fall_transition(scalar) { - values("1.29836"); + values("1.30347"); } } } @@ -3491,274 +3491,274 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90634"); + values("1.90694"); } rise_transition(scalar) { - values("2.69475"); + values("2.69559"); } cell_fall(scalar) { - values("1.15460"); + values("1.15496"); } fall_transition(scalar) { - values("1.57849"); + values("1.57898"); } } } pin("gpio_dm0[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90839"); + values("1.91250"); } rise_transition(scalar) { - values("2.70097"); + values("2.70675"); } cell_fall(scalar) { - values("1.15476"); + values("1.15724"); } fall_transition(scalar) { - values("1.58145"); + values("1.58486"); } } } pin("gpio_dm0[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90376"); + values("1.57962"); } rise_transition(scalar) { - values("2.69147"); + values("2.23699"); } cell_fall(scalar) { - values("1.15294"); + values("0.95663"); } fall_transition(scalar) { - values("1.57654"); + values("1.30946"); } } } pin("gpio_dm0[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90027"); + values("1.59426"); } rise_transition(scalar) { - values("2.68600"); + values("2.25517"); } cell_fall(scalar) { - values("1.15099"); + values("0.96603"); } fall_transition(scalar) { - values("1.57334"); + values("1.31954"); } } } pin("gpio_dm0[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90803"); + values("1.58946"); } rise_transition(scalar) { - values("2.69749"); + values("2.24972"); } cell_fall(scalar) { - values("1.15549"); + values("0.96269"); } fall_transition(scalar) { - values("1.57997"); + values("1.31589"); } } } pin("gpio_dm0[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90358"); + values("1.61574"); } rise_transition(scalar) { - values("2.69098"); + values("2.28892"); } cell_fall(scalar) { - values("1.15290"); + values("0.97789"); } fall_transition(scalar) { - values("1.57625"); + values("1.33865"); } } } pin("gpio_dm0[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90394"); + values("1.57969"); } rise_transition(scalar) { - values("2.69044"); + values("2.23367"); } cell_fall(scalar) { - values("1.15344"); + values("0.95751"); } fall_transition(scalar) { - values("1.57608"); + values("1.30687"); } } } pin("gpio_dm0[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90609"); + values("1.59871"); } rise_transition(scalar) { - values("2.69440"); + values("2.26463"); } cell_fall(scalar) { - values("1.15446"); + values("0.96768"); } fall_transition(scalar) { - values("1.57834"); + values("1.32435"); } } } pin("gpio_dm0[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90281"); + values("1.59542"); } rise_transition(scalar) { - values("2.68857"); + values("2.25748"); } cell_fall(scalar) { - values("1.15282"); + values("0.96648"); } fall_transition(scalar) { - values("1.57493"); + values("1.32055"); } } } pin("gpio_dm0[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90657"); + values("1.59170"); } rise_transition(scalar) { - values("2.69552"); + values("2.25176"); } cell_fall(scalar) { - values("1.15461"); + values("0.96438"); } fall_transition(scalar) { - values("1.57895"); + values("1.31726"); } } } pin("gpio_dm0[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90630"); + values("1.60052"); } rise_transition(scalar) { - values("2.69656"); + values("2.26717"); } cell_fall(scalar) { - values("1.15403"); + values("0.96879"); } fall_transition(scalar) { - values("1.57945"); + values("1.32587"); } } } pin("gpio_dm0[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91150"); + values("1.59940"); } rise_transition(scalar) { - values("2.69989"); + values("2.26375"); } cell_fall(scalar) { - values("1.15870"); + values("0.96872"); } fall_transition(scalar) { - values("1.58320"); + values("1.32436"); } } } pin("gpio_dm0[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90105"); + values("1.58272"); } rise_transition(scalar) { - values("2.68592"); + values("2.23859"); } cell_fall(scalar) { - values("1.15184"); + values("0.95914"); } fall_transition(scalar) { - values("1.57353"); + values("1.30971"); } } } @@ -3995,64 +3995,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57713"); + values("1.56631"); } rise_transition(scalar) { - values("2.23401"); + values("2.21876"); } cell_fall(scalar) { - values("0.95482"); + values("0.94828"); } fall_transition(scalar) { - values("1.30690"); + values("1.29792"); } } } pin("gpio_dm0[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57586"); + values("1.55851"); } rise_transition(scalar) { - values("2.23305"); + values("2.20482"); } cell_fall(scalar) { - values("0.95362"); + values("0.94445"); } fall_transition(scalar) { - values("1.30528"); + values("1.28997"); } } } pin("gpio_dm0[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56942"); + values("1.56848"); } rise_transition(scalar) { - values("2.22178"); + values("2.22046"); } cell_fall(scalar) { - values("0.95049"); + values("0.94992"); } fall_transition(scalar) { - values("1.29940"); + values("1.29861"); } } } @@ -4064,7 +4064,7 @@ library (openframe_project_wrapper) { timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57036"); + values("1.57035"); } rise_transition(scalar) { values("2.22528"); @@ -4079,22 +4079,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57034"); + values("1.56980"); } rise_transition(scalar) { - values("2.22224"); + values("2.22148"); } cell_fall(scalar) { - values("0.95139"); + values("0.95106"); } fall_transition(scalar) { - values("1.30021"); + values("1.29978"); } } } @@ -4205,22 +4205,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56881"); + values("1.57369"); } rise_transition(scalar) { - values("2.21871"); + values("2.22986"); } cell_fall(scalar) { - values("0.95091"); + values("0.95236"); } fall_transition(scalar) { - values("1.29845"); + values("1.30347"); } } } @@ -4420,274 +4420,274 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90740"); + values("1.90800"); } rise_transition(scalar) { - values("2.69477"); + values("2.69561"); } cell_fall(scalar) { - values("1.15566"); + values("1.15602"); } fall_transition(scalar) { - values("1.57852"); + values("1.57901"); } } } pin("gpio_dm1[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90900"); + values("1.91311"); } rise_transition(scalar) { - values("2.70097"); + values("2.70676"); } cell_fall(scalar) { - values("1.15536"); + values("1.15785"); } fall_transition(scalar) { - values("1.58146"); + values("1.58487"); } } } pin("gpio_dm1[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0126; timing() { - related_pin : "gpio_loopback_zero[34]"; + related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90476"); + values("0.56718"); } rise_transition(scalar) { - values("2.69149"); + values("0.81045"); } cell_fall(scalar) { - values("1.15394"); + values("0.34560"); } fall_transition(scalar) { - values("1.57657"); + values("0.47740"); } } } pin("gpio_dm1[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0131; timing() { - related_pin : "gpio_loopback_zero[33]"; + related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90095"); + values("0.56869"); } rise_transition(scalar) { - values("2.68601"); + values("0.81357"); } cell_fall(scalar) { - values("1.15166"); + values("0.34619"); } fall_transition(scalar) { - values("1.57336"); + values("0.47899"); } } } pin("gpio_dm1[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0114; timing() { - related_pin : "gpio_loopback_zero[32]"; + related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90883"); + values("0.56134"); } rise_transition(scalar) { - values("2.69750"); + values("0.80211"); } cell_fall(scalar) { - values("1.15629"); + values("0.34210"); } fall_transition(scalar) { - values("1.57999"); + values("0.47260"); } } } pin("gpio_dm1[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0108; timing() { - related_pin : "gpio_loopback_zero[31]"; + related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90420"); + values("0.55755"); } rise_transition(scalar) { - values("2.69099"); + values("0.79742"); } cell_fall(scalar) { - values("1.15352"); + values("0.33957"); } fall_transition(scalar) { - values("1.57627"); + values("0.46970"); } } } pin("gpio_dm1[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0113; timing() { - related_pin : "gpio_loopback_zero[30]"; + related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90462"); + values("0.55976"); } rise_transition(scalar) { - values("2.69045"); + values("0.80090"); } cell_fall(scalar) { - values("1.15411"); + values("0.34080"); } fall_transition(scalar) { - values("1.57610"); + values("0.47170"); } } } pin("gpio_dm1[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0179; timing() { - related_pin : "gpio_loopback_zero[29]"; + related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90670"); + values("0.59277"); } rise_transition(scalar) { - values("2.69441"); + values("0.84780"); } cell_fall(scalar) { - values("1.15508"); + values("0.36068"); } fall_transition(scalar) { - values("1.57836"); + values("0.49868"); } } } pin("gpio_dm1[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0148; timing() { - related_pin : "gpio_loopback_zero[28]"; + related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90348"); + values("0.57779"); } rise_transition(scalar) { - values("2.68859"); + values("0.82583"); } cell_fall(scalar) { - values("1.15349"); + values("0.35187"); } fall_transition(scalar) { - values("1.57495"); + values("0.48609"); } } } pin("gpio_dm1[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0148; timing() { - related_pin : "gpio_loopback_zero[27]"; + related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90750"); + values("0.57752"); } rise_transition(scalar) { - values("2.69554"); + values("0.82614"); } cell_fall(scalar) { - values("1.15554"); + values("0.35150"); } fall_transition(scalar) { - values("1.57898"); + values("0.48621"); } } } pin("gpio_dm1[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0130; timing() { - related_pin : "gpio_loopback_zero[26]"; + related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90642"); + values("0.56807"); } rise_transition(scalar) { - values("2.69656"); + values("0.81270"); } cell_fall(scalar) { - values("1.15415"); + values("0.34581"); } fall_transition(scalar) { - values("1.57945"); + values("0.47849"); } } } pin("gpio_dm1[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0126; timing() { - related_pin : "gpio_loopback_zero[25]"; + related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91165"); + values("0.56720"); } rise_transition(scalar) { - values("2.69989"); + values("0.81062"); } cell_fall(scalar) { - values("1.15884"); + values("0.34559"); } fall_transition(scalar) { - values("1.58320"); + values("0.47757"); } } } pin("gpio_dm1[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0134; timing() { - related_pin : "gpio_loopback_zero[24]"; + related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90173"); + values("0.57054"); } rise_transition(scalar) { - values("2.68593"); + values("0.81560"); } cell_fall(scalar) { - values("1.15252"); + values("0.34749"); } fall_transition(scalar) { - values("1.57356"); + values("0.48023"); } } } @@ -4924,64 +4924,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[12]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0093; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.54921"); + values("0.54966"); } rise_transition(scalar) { - values("0.78593"); + values("0.78657"); } cell_fall(scalar) { - values("0.33442"); + values("0.33469"); } fall_transition(scalar) { - values("0.46302"); + values("0.46339"); } } } pin("gpio_dm1[11]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0087; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.55261"); + values("0.54636"); } rise_transition(scalar) { - values("0.79078"); + values("0.78189"); } cell_fall(scalar) { - values("0.33647"); + values("0.33271"); } fall_transition(scalar) { - values("0.46581"); + values("0.46069"); } } } pin("gpio_dm1[10]") { direction : output; - capacitance : 0.0093; + capacitance : 0.0090; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.55035"); + values("0.54926"); } rise_transition(scalar) { - values("0.78656"); + values("0.78501"); } cell_fall(scalar) { - values("0.33548"); + values("0.33482"); } fall_transition(scalar) { - values("0.46375"); + values("0.46286"); } } } @@ -5134,22 +5134,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[2]") { direction : output; - capacitance : 0.0098; + capacitance : 0.0111; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.55226"); + values("0.55957"); } rise_transition(scalar) { - values("0.79027"); + values("0.79979"); } cell_fall(scalar) { - values("0.33627"); + values("0.34094"); } fall_transition(scalar) { - values("0.46553"); + values("0.47115"); } } } @@ -5349,274 +5349,274 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90263"); + values("1.90323"); } rise_transition(scalar) { - values("2.69470"); + values("2.69554"); } cell_fall(scalar) { - values("1.15090"); + values("1.15125"); } fall_transition(scalar) { - values("1.57840"); + values("1.57889"); } } } pin("gpio_dm2[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90723"); + values("1.91134"); } rise_transition(scalar) { - values("2.70096"); + values("2.70674"); } cell_fall(scalar) { - values("1.15360"); + values("1.15608"); } fall_transition(scalar) { - values("1.58144"); + values("1.58485"); } } } pin("gpio_dm2[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0126; timing() { - related_pin : "gpio_loopback_zero[34]"; + related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90040"); + values("0.56534"); } rise_transition(scalar) { - values("2.69142"); + values("0.81043"); } cell_fall(scalar) { - values("1.14958"); + values("0.34376"); } fall_transition(scalar) { - values("1.57646"); + values("0.47737"); } } } pin("gpio_dm2[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0131; timing() { - related_pin : "gpio_loopback_zero[33]"; + related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89639"); + values("0.56840"); } rise_transition(scalar) { - values("2.68594"); + values("0.81357"); } cell_fall(scalar) { - values("1.14712"); + values("0.34590"); } fall_transition(scalar) { - values("1.57325"); + values("0.47899"); } } } pin("gpio_dm2[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0114; timing() { - related_pin : "gpio_loopback_zero[32]"; + related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90467"); + values("0.55951"); } rise_transition(scalar) { - values("2.69744"); + values("0.80209"); } cell_fall(scalar) { - values("1.15214"); + values("0.34027"); } fall_transition(scalar) { - values("1.57989"); + values("0.47257"); } } } pin("gpio_dm2[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0108; timing() { - related_pin : "gpio_loopback_zero[31]"; + related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89987"); + values("0.55692"); } rise_transition(scalar) { - values("2.69092"); + values("0.79741"); } cell_fall(scalar) { - values("1.14919"); + values("0.33894"); } fall_transition(scalar) { - values("1.57616"); + values("0.46969"); } } } pin("gpio_dm2[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0113; timing() { - related_pin : "gpio_loopback_zero[30]"; + related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89977"); + values("0.55948"); } rise_transition(scalar) { - values("2.69037"); + values("0.80090"); } cell_fall(scalar) { - values("1.14928"); + values("0.34052"); } fall_transition(scalar) { - values("1.57597"); + values("0.47169"); } } } pin("gpio_dm2[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0179; timing() { - related_pin : "gpio_loopback_zero[29]"; + related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90228"); + values("0.59249"); } rise_transition(scalar) { - values("2.69434"); + values("0.84780"); } cell_fall(scalar) { - values("1.15065"); + values("0.36040"); } fall_transition(scalar) { - values("1.57824"); + values("0.49867"); } } } pin("gpio_dm2[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0148; timing() { - related_pin : "gpio_loopback_zero[28]"; + related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89754"); + values("0.57676"); } rise_transition(scalar) { - values("2.68850"); + values("0.82582"); } cell_fall(scalar) { - values("1.14755"); + values("0.35084"); } fall_transition(scalar) { - values("1.57480"); + values("0.48608"); } } } pin("gpio_dm2[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0148; timing() { - related_pin : "gpio_loopback_zero[27]"; + related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90321"); + values("0.57725"); } rise_transition(scalar) { - values("2.69548"); + values("0.82614"); } cell_fall(scalar) { - values("1.15125"); + values("0.35123"); } fall_transition(scalar) { - values("1.57887"); + values("0.48621"); } } } pin("gpio_dm2[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0130; timing() { - related_pin : "gpio_loopback_zero[26]"; + related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90570"); + values("0.56780"); } rise_transition(scalar) { - values("2.69655"); + values("0.81270"); } cell_fall(scalar) { - values("1.15342"); + values("0.34554"); } fall_transition(scalar) { - values("1.57943"); + values("0.47849"); } } } pin("gpio_dm2[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0126; timing() { - related_pin : "gpio_loopback_zero[25]"; + related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90743"); + values("0.56571"); } rise_transition(scalar) { - values("2.69977"); + values("0.81061"); } cell_fall(scalar) { - values("1.15463"); + values("0.34410"); } fall_transition(scalar) { - values("1.58300"); + values("0.47754"); } } } pin("gpio_dm2[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0134; timing() { - related_pin : "gpio_loopback_zero[24]"; + related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89517"); + values("0.56973"); } rise_transition(scalar) { - values("2.68583"); + values("0.81559"); } cell_fall(scalar) { - values("1.14597"); + values("0.34667"); } fall_transition(scalar) { - values("1.57338"); + values("0.48022"); } } } @@ -5853,64 +5853,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[12]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0093; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.54894"); + values("0.54939"); } rise_transition(scalar) { - values("0.78593"); + values("0.78657"); } cell_fall(scalar) { - values("0.33415"); + values("0.33442"); } fall_transition(scalar) { - values("0.46302"); + values("0.46339"); } } } pin("gpio_dm2[11]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0087; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.55234"); + values("0.54610"); } rise_transition(scalar) { - values("0.79078"); + values("0.78189"); } cell_fall(scalar) { - values("0.33620"); + values("0.33244"); } fall_transition(scalar) { - values("0.46581"); + values("0.46069"); } } } pin("gpio_dm2[10]") { direction : output; - capacitance : 0.0093; + capacitance : 0.0090; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.54854"); + values("0.54745"); } rise_transition(scalar) { - values("0.78654"); + values("0.78499"); } cell_fall(scalar) { - values("0.33368"); + values("0.33302"); } fall_transition(scalar) { - values("0.46372"); + values("0.46283"); } } } @@ -6063,22 +6063,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[2]") { direction : output; - capacitance : 0.0098; + capacitance : 0.0111; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.55200"); + values("0.55818"); } rise_transition(scalar) { - values("0.79026"); + values("0.79978"); } cell_fall(scalar) { - values("0.33600"); + values("0.33956"); } fall_transition(scalar) { - values("0.46552"); + values("0.47114"); } } } @@ -6278,274 +6278,274 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90192"); + values("1.90251"); } rise_transition(scalar) { - values("2.69469"); + values("2.69553"); } cell_fall(scalar) { - values("1.15018"); + values("1.15054"); } fall_transition(scalar) { - values("1.57838"); + values("1.57888"); } } } pin("gpio_holdover[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90710"); + values("1.91121"); } rise_transition(scalar) { - values("2.70095"); + values("2.70674"); } cell_fall(scalar) { - values("1.15347"); + values("1.15595"); } fall_transition(scalar) { - values("1.58144"); + values("1.58484"); } } } pin("gpio_holdover[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89968"); + values("1.57904"); } rise_transition(scalar) { - values("2.69141"); + values("2.23698"); } cell_fall(scalar) { - values("1.14886"); + values("0.95605"); } fall_transition(scalar) { - values("1.57644"); + values("1.30944"); } } } pin("gpio_holdover[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89568"); + values("1.59132"); } rise_transition(scalar) { - values("2.68594"); + values("2.25513"); } cell_fall(scalar) { - values("1.14640"); + values("0.96310"); } fall_transition(scalar) { - values("1.57323"); + values("1.31946"); } } } pin("gpio_holdover[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90397"); + values("1.58600"); } rise_transition(scalar) { - values("2.69743"); + values("2.24968"); } cell_fall(scalar) { - values("1.15144"); + values("0.95922"); } fall_transition(scalar) { - values("1.57988"); + values("1.31583"); } } } pin("gpio_holdover[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89915"); + values("1.61515"); } rise_transition(scalar) { - values("2.69092"); + values("2.28892"); } cell_fall(scalar) { - values("1.14848"); + values("0.97729"); } fall_transition(scalar) { - values("1.57615"); + values("1.33864"); } } } pin("gpio_holdover[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89790"); + values("1.57508"); } rise_transition(scalar) { - values("2.69035"); + values("2.23360"); } cell_fall(scalar) { - values("1.14741"); + values("0.95290"); } fall_transition(scalar) { - values("1.57593"); + values("1.30676"); } } } pin("gpio_holdover[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90156"); + values("1.59796"); } rise_transition(scalar) { - values("2.69434"); + values("2.26462"); } cell_fall(scalar) { - values("1.14994"); + values("0.96693"); } fall_transition(scalar) { - values("1.57823"); + values("1.32434"); } } } pin("gpio_holdover[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89612"); + values("1.59294"); } rise_transition(scalar) { - values("2.68848"); + values("2.25746"); } cell_fall(scalar) { - values("1.14614"); + values("0.96400"); } fall_transition(scalar) { - values("1.57477"); + values("1.32050"); } } } pin("gpio_holdover[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90249"); + values("1.58848"); } rise_transition(scalar) { - values("2.69547"); + values("2.25172"); } cell_fall(scalar) { - values("1.15054"); + values("0.96116"); } fall_transition(scalar) { - values("1.57885"); + values("1.31719"); } } } pin("gpio_holdover[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90457"); + values("1.59980"); } rise_transition(scalar) { - values("2.69654"); + values("2.26716"); } cell_fall(scalar) { - values("1.15230"); + values("0.96807"); } fall_transition(scalar) { - values("1.57941"); + values("1.32586"); } } } pin("gpio_holdover[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90671"); + values("1.59806"); } rise_transition(scalar) { - values("2.69975"); + values("2.26373"); } cell_fall(scalar) { - values("1.15392"); + values("0.96738"); } fall_transition(scalar) { - values("1.58296"); + values("1.32433"); } } } pin("gpio_holdover[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89444"); + values("1.57851"); } rise_transition(scalar) { - values("2.68582"); + values("2.23853"); } cell_fall(scalar) { - values("1.14524"); + values("0.95493"); } fall_transition(scalar) { - values("1.57336"); + values("1.30961"); } } } @@ -6782,64 +6782,64 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57655"); + values("1.56573"); } rise_transition(scalar) { - values("2.23400"); + values("2.21876"); } cell_fall(scalar) { - values("0.95424"); + values("0.94771"); } fall_transition(scalar) { - values("1.30689"); + values("1.29791"); } } } pin("gpio_holdover[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57527"); + values("1.55494"); } rise_transition(scalar) { - values("2.23305"); + values("2.20477"); } cell_fall(scalar) { - values("0.95304"); + values("0.94088"); } fall_transition(scalar) { - values("1.30527"); + values("1.28988"); } } } pin("gpio_holdover[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56806"); + values("1.56712"); } rise_transition(scalar) { - values("2.22177"); + values("2.22045"); } cell_fall(scalar) { - values("0.94913"); + values("0.94856"); } fall_transition(scalar) { - values("1.29938"); + values("1.29859"); } } } @@ -6866,22 +6866,22 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56748"); + values("1.56695"); } rise_transition(scalar) { - values("2.22219"); + values("2.22144"); } cell_fall(scalar) { - values("0.94853"); + values("0.94821"); } fall_transition(scalar) { - values("1.30014"); + values("1.29970"); } } } @@ -6992,22 +6992,22 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56478"); + values("1.57295"); } rise_transition(scalar) { - values("2.21864"); + values("2.22986"); } cell_fall(scalar) { - values("0.94688"); + values("0.95162"); } fall_transition(scalar) { - values("1.29833"); + values("1.30347"); } } } @@ -7207,274 +7207,274 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89639"); + values("1.89698"); } rise_transition(scalar) { - values("2.69464"); + values("2.69548"); } cell_fall(scalar) { - values("1.14466"); + values("1.14501"); } fall_transition(scalar) { - values("1.57830"); + values("1.57880"); } } } pin("gpio_ib_mode_sel[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90495"); + values("1.90905"); } rise_transition(scalar) { - values("2.70094"); + values("2.70673"); } cell_fall(scalar) { - values("1.15132"); + values("1.15380"); } fall_transition(scalar) { - values("1.58141"); + values("1.58482"); } } } pin("gpio_ib_mode_sel[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89411"); + values("1.57752"); } rise_transition(scalar) { - values("2.69137"); + values("2.23695"); } cell_fall(scalar) { - values("1.14329"); + values("0.95453"); } fall_transition(scalar) { - values("1.57636"); + values("1.30940"); } } } pin("gpio_ib_mode_sel[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89017"); + values("1.58798"); } rise_transition(scalar) { - values("2.68589"); + values("2.25509"); } cell_fall(scalar) { - values("1.14090"); + values("0.95976"); } fall_transition(scalar) { - values("1.57315"); + values("1.31940"); } } } pin("gpio_ib_mode_sel[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89920"); + values("1.58546"); } rise_transition(scalar) { - values("2.69739"); + values("2.24968"); } cell_fall(scalar) { - values("1.14667"); + values("0.95869"); } fall_transition(scalar) { - values("1.57981"); + values("1.31582"); } } } pin("gpio_ib_mode_sel[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89486"); + values("1.61371"); } rise_transition(scalar) { - values("2.69088"); + values("2.28891"); } cell_fall(scalar) { - values("1.14419"); + values("0.97585"); } fall_transition(scalar) { - values("1.57608"); + values("1.33862"); } } } pin("gpio_ib_mode_sel[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89365"); + values("1.57152"); } rise_transition(scalar) { - values("2.69031"); + values("2.23357"); } cell_fall(scalar) { - values("1.14316"); + values("0.94934"); } fall_transition(scalar) { - values("1.57586"); + values("1.30670"); } } } pin("gpio_ib_mode_sel[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89726"); + values("1.59657"); } rise_transition(scalar) { - values("2.69429"); + values("2.26461"); } cell_fall(scalar) { - values("1.14564"); + values("0.96554"); } fall_transition(scalar) { - values("1.57816"); + values("1.32432"); } } } pin("gpio_ib_mode_sel[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89295"); + values("1.58908"); } rise_transition(scalar) { - values("2.68845"); + values("2.25742"); } cell_fall(scalar) { - values("1.14297"); + values("0.96015"); } fall_transition(scalar) { - values("1.57473"); + values("1.32045"); } } } pin("gpio_ib_mode_sel[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89820"); + values("1.58551"); } rise_transition(scalar) { - values("2.69543"); + values("2.25170"); } cell_fall(scalar) { - values("1.14625"); + values("0.95819"); } fall_transition(scalar) { - values("1.57879"); + values("1.31715"); } } } pin("gpio_ib_mode_sel[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89972"); + values("1.59837"); } rise_transition(scalar) { - values("2.69649"); + values("2.26715"); } cell_fall(scalar) { - values("1.14745"); + values("0.96664"); } fall_transition(scalar) { - values("1.57933"); + values("1.32584"); } } } pin("gpio_ib_mode_sel[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89862"); + values("1.59446"); } rise_transition(scalar) { - values("2.69958"); + values("2.26369"); } cell_fall(scalar) { - values("1.14584"); + values("0.96379"); } fall_transition(scalar) { - values("1.58267"); + values("1.32427"); } } } pin("gpio_ib_mode_sel[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89015"); + values("1.57554"); } rise_transition(scalar) { - values("2.68577"); + values("2.23850"); } cell_fall(scalar) { - values("1.14096"); + values("0.95197"); } fall_transition(scalar) { - values("1.57329"); + values("1.30956"); } } } @@ -7711,64 +7711,64 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57503"); + values("1.56423"); } rise_transition(scalar) { - values("2.23399"); + values("2.21874"); } cell_fall(scalar) { - values("0.95272"); + values("0.94620"); } fall_transition(scalar) { - values("1.30686"); + values("1.29788"); } } } pin("gpio_ib_mode_sel[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57473"); + values("1.55198"); } rise_transition(scalar) { - values("2.23304"); + values("2.20474"); } cell_fall(scalar) { - values("0.95250"); + values("0.93793"); } fall_transition(scalar) { - values("1.30527"); + values("1.28982"); } } } pin("gpio_ib_mode_sel[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56353"); + values("1.56260"); } rise_transition(scalar) { - values("2.22173"); + values("2.22042"); } cell_fall(scalar) { - values("0.94461"); + values("0.94404"); } fall_transition(scalar) { - values("1.29932"); + values("1.29853"); } } } @@ -7795,22 +7795,22 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56450"); + values("1.56396"); } rise_transition(scalar) { - values("2.22216"); + values("2.22140"); } cell_fall(scalar) { - values("0.94555"); + values("0.94523"); } fall_transition(scalar) { - values("1.30008"); + values("1.29965"); } } } @@ -7921,22 +7921,22 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56181"); + values("1.57241"); } rise_transition(scalar) { - values("2.21860"); + values("2.22986"); } cell_fall(scalar) { - values("0.94392"); + values("0.95109"); } fall_transition(scalar) { - values("1.29826"); + values("1.30346"); } } } @@ -8157,11 +8157,11 @@ library (openframe_project_wrapper) { } pin("gpio_in[1]") { direction : input; - capacitance : 0.0277; + capacitance : 0.3490; } pin("gpio_in[0]") { direction : input; - capacitance : 0.1773; + capacitance : 0.6441; } } bus("gpio_in_h") { @@ -8519,253 +8519,253 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[35]") { direction : output; - capacitance : 0.0089; + capacitance : 0.0094; timing() { related_pin : "gpio_loopback_one[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37895"); + values("0.38139"); } rise_transition(scalar) { - values("0.54392"); + values("0.54738"); } cell_fall(scalar) { - values("0.23191"); + values("0.23338"); } fall_transition(scalar) { - values("0.32385"); + values("0.32584"); } } } pin("gpio_inp_dis[34]") { direction : output; - capacitance : 0.0084; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37655"); + values("0.56683"); } rise_transition(scalar) { - values("0.54051"); + values("0.81045"); } cell_fall(scalar) { - values("0.23047"); + values("0.34525"); } fall_transition(scalar) { - values("0.32188"); + values("0.47740"); } } } pin("gpio_inp_dis[33]") { direction : output; - capacitance : 0.0084; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37637"); + values("0.56860"); } rise_transition(scalar) { - values("0.54044"); + values("0.81357"); } cell_fall(scalar) { - values("0.23031"); + values("0.34610"); } fall_transition(scalar) { - values("0.32187"); + values("0.47899"); } } } pin("gpio_inp_dis[32]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0114; timing() { related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37942"); + values("0.56086"); } rise_transition(scalar) { - values("0.54459"); + values("0.80210"); } cell_fall(scalar) { - values("0.23220"); + values("0.34161"); } fall_transition(scalar) { - values("0.32423"); + values("0.47259"); } } } pin("gpio_inp_dis[31]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0108; timing() { related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37770"); + values("0.55710"); } rise_transition(scalar) { - values("0.54215"); + values("0.79741"); } cell_fall(scalar) { - values("0.23115"); + values("0.33912"); } fall_transition(scalar) { - values("0.32282"); + values("0.46970"); } } } pin("gpio_inp_dis[30]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37961"); + values("0.55969"); } rise_transition(scalar) { - values("0.54467"); + values("0.80090"); } cell_fall(scalar) { - values("0.23238"); + values("0.34073"); } fall_transition(scalar) { - values("0.32431"); + values("0.47170"); } } } pin("gpio_inp_dis[29]") { direction : output; - capacitance : 0.0082; + capacitance : 0.0179; timing() { related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37603"); + values("0.59268"); } rise_transition(scalar) { - values("0.53899"); + values("0.84780"); } cell_fall(scalar) { - values("0.23043"); + values("0.36059"); } fall_transition(scalar) { - values("0.32118"); + values("0.49868"); } } } pin("gpio_inp_dis[28]") { direction : output; - capacitance : 0.0079; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37395"); + values("0.57709"); } rise_transition(scalar) { - values("0.53683"); + values("0.82582"); } cell_fall(scalar) { - values("0.22890"); + values("0.35116"); } fall_transition(scalar) { - values("0.31976"); + values("0.48608"); } } } pin("gpio_inp_dis[27]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.38252"); + values("0.57743"); } rise_transition(scalar) { - values("0.54899"); + values("0.82614"); } cell_fall(scalar) { - values("0.23406"); + values("0.35140"); } fall_transition(scalar) { - values("0.32676"); + values("0.48621"); } } } pin("gpio_inp_dis[26]") { direction : output; - capacitance : 0.0083; + capacitance : 0.0130; timing() { related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37641"); + values("0.56798"); } rise_transition(scalar) { - values("0.54002"); + values("0.81270"); } cell_fall(scalar) { - values("0.23048"); + values("0.34572"); } fall_transition(scalar) { - values("0.32163"); + values("0.47849"); } } } pin("gpio_inp_dis[25]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.38034"); + values("0.56684"); } rise_transition(scalar) { - values("0.54590"); + values("0.81062"); } cell_fall(scalar) { - values("0.23275"); + values("0.34523"); } fall_transition(scalar) { - values("0.32498"); + values("0.47756"); } } } pin("gpio_inp_dis[24]") { direction : output; - capacitance : 0.0077; + capacitance : 0.0134; timing() { related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37285"); + values("0.56981"); } rise_transition(scalar) { - values("0.53526"); + values("0.81559"); } cell_fall(scalar) { - values("0.22824"); + values("0.34675"); } fall_transition(scalar) { - values("0.31887"); + values("0.48022"); } } } @@ -9002,64 +9002,64 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[12]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0093; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.54912"); + values("0.54957"); } rise_transition(scalar) { - values("0.78593"); + values("0.78657"); } cell_fall(scalar) { - values("0.33433"); + values("0.33460"); } fall_transition(scalar) { - values("0.46302"); + values("0.46339"); } } } pin("gpio_inp_dis[11]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0087; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.55252"); + values("0.54627"); } rise_transition(scalar) { - values("0.79078"); + values("0.78189"); } cell_fall(scalar) { - values("0.33638"); + values("0.33262"); } fall_transition(scalar) { - values("0.46581"); + values("0.46069"); } } } pin("gpio_inp_dis[10]") { direction : output; - capacitance : 0.0093; + capacitance : 0.0090; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.55001"); + values("0.54891"); } rise_transition(scalar) { - values("0.78656"); + values("0.78501"); } cell_fall(scalar) { - values("0.33514"); + values("0.33448"); } fall_transition(scalar) { - values("0.46374"); + values("0.46285"); } } } @@ -9212,22 +9212,22 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[2]") { direction : output; - capacitance : 0.0098; + capacitance : 0.0111; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.55217"); + values("0.55888"); } rise_transition(scalar) { - values("0.79026"); + values("0.79978"); } cell_fall(scalar) { - values("0.33618"); + values("0.34026"); } fall_transition(scalar) { - values("0.46553"); + values("0.47114"); } } } @@ -9312,51 +9312,51 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[35]") { direction : input; - capacitance : 0.0758; + capacitance : 0.0763; } pin("gpio_loopback_one[34]") { direction : input; - capacitance : 0.0753; + capacitance : 0.1129; } pin("gpio_loopback_one[33]") { direction : input; - capacitance : 0.0753; + capacitance : 0.1134; } pin("gpio_loopback_one[32]") { direction : input; - capacitance : 0.0759; + capacitance : 0.1118; } pin("gpio_loopback_one[31]") { direction : input; - capacitance : 0.0755; + capacitance : 0.1112; } pin("gpio_loopback_one[30]") { direction : input; - capacitance : 0.0759; + capacitance : 0.1116; } pin("gpio_loopback_one[29]") { direction : input; - capacitance : 0.0750; + capacitance : 0.1182; } pin("gpio_loopback_one[28]") { direction : input; - capacitance : 0.0748; + capacitance : 0.1151; } pin("gpio_loopback_one[27]") { direction : input; - capacitance : 0.0765; + capacitance : 0.1152; } pin("gpio_loopback_one[26]") { direction : input; - capacitance : 0.0752; + capacitance : 0.1133; } pin("gpio_loopback_one[25]") { direction : input; - capacitance : 0.0760; + capacitance : 0.1129; } pin("gpio_loopback_one[24]") { direction : input; - capacitance : 0.0746; + capacitance : 0.1137; } pin("gpio_loopback_one[23]") { direction : input; @@ -9404,15 +9404,15 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[12]") { direction : input; - capacitance : 0.1096; + capacitance : 0.1097; } pin("gpio_loopback_one[11]") { direction : input; - capacitance : 0.1102; + capacitance : 0.1090; } pin("gpio_loopback_one[10]") { direction : input; - capacitance : 0.1096; + capacitance : 0.1094; } pin("gpio_loopback_one[9]") { direction : input; @@ -9444,7 +9444,7 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[2]") { direction : input; - capacitance : 0.1102; + capacitance : 0.1115; } pin("gpio_loopback_one[1]") { direction : input; @@ -9489,55 +9489,55 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[36]") { direction : input; - capacitance : 0.3808; + capacitance : 0.3809; } pin("gpio_loopback_zero[35]") { direction : input; - capacitance : 0.3819; + capacitance : 0.3827; } pin("gpio_loopback_zero[34]") { direction : input; - capacitance : 0.3803; + capacitance : 0.3151; } pin("gpio_loopback_zero[33]") { direction : input; - capacitance : 0.3795; + capacitance : 0.3179; } pin("gpio_loopback_zero[32]") { direction : input; - capacitance : 0.3812; + capacitance : 0.3172; } pin("gpio_loopback_zero[31]") { direction : input; - capacitance : 0.3803; + capacitance : 0.3229; } pin("gpio_loopback_zero[30]") { direction : input; - capacitance : 0.3802; + capacitance : 0.3148; } pin("gpio_loopback_zero[29]") { direction : input; - capacitance : 0.3807; + capacitance : 0.3194; } pin("gpio_loopback_zero[28]") { direction : input; - capacitance : 0.3799; + capacitance : 0.3183; } pin("gpio_loopback_zero[27]") { direction : input; - capacitance : 0.3809; + capacitance : 0.3175; } pin("gpio_loopback_zero[26]") { direction : input; - capacitance : 0.3811; + capacitance : 0.3198; } pin("gpio_loopback_zero[25]") { direction : input; - capacitance : 0.3811; + capacitance : 0.3192; } pin("gpio_loopback_zero[24]") { direction : input; - capacitance : 0.3795; + capacitance : 0.3155; } pin("gpio_loopback_zero[23]") { direction : input; @@ -9585,15 +9585,15 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[12]") { direction : input; - capacitance : 0.3149; + capacitance : 0.3127; } pin("gpio_loopback_zero[11]") { direction : input; - capacitance : 0.3150; + capacitance : 0.3107; } pin("gpio_loopback_zero[10]") { direction : input; - capacitance : 0.3132; + capacitance : 0.3130; } pin("gpio_loopback_zero[9]") { direction : input; @@ -9601,7 +9601,7 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[8]") { direction : input; - capacitance : 0.3132; + capacitance : 0.3131; } pin("gpio_loopback_zero[7]") { direction : input; @@ -9625,7 +9625,7 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[2]") { direction : input; - capacitance : 0.3126; + capacitance : 0.3145; } pin("gpio_loopback_zero[1]") { direction : input; @@ -9810,253 +9810,253 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[35]") { direction : output; - capacitance : 0.0089; + capacitance : 0.0094; timing() { related_pin : "gpio_loopback_one[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37872"); + values("0.38115"); } rise_transition(scalar) { - values("0.54392"); + values("0.54738"); } cell_fall(scalar) { - values("0.23168"); + values("0.23315"); } fall_transition(scalar) { - values("0.32385"); + values("0.32583"); } } } pin("gpio_oeb[34]") { direction : output; - capacitance : 0.0084; + capacitance : 0.0141; timing() { - related_pin : "gpio_loopback_one[34]"; + related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37633"); + values("1.57601"); } rise_transition(scalar) { - values("0.54051"); + values("2.23693"); } cell_fall(scalar) { - values("0.23024"); + values("0.95303"); } fall_transition(scalar) { - values("0.32188"); + values("1.30935"); } } } pin("gpio_oeb[33]") { direction : output; - capacitance : 0.0084; + capacitance : 0.0169; timing() { - related_pin : "gpio_loopback_one[33]"; + related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37645"); + values("1.58525"); } rise_transition(scalar) { - values("0.54044"); + values("2.25507"); } cell_fall(scalar) { - values("0.23040"); + values("0.95703"); } fall_transition(scalar) { - values("0.32187"); + values("1.31937"); } } } pin("gpio_oeb[32]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0162; timing() { - related_pin : "gpio_loopback_one[32]"; + related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37920"); + values("1.58420"); } rise_transition(scalar) { - values("0.54459"); + values("2.24967"); } cell_fall(scalar) { - values("0.23198"); + values("0.95743"); } fall_transition(scalar) { - values("0.32423"); + values("1.31581"); } } } pin("gpio_oeb[31]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0219; timing() { - related_pin : "gpio_loopback_one[31]"; + related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37748"); + values("1.61355"); } rise_transition(scalar) { - values("0.54215"); + values("2.28891"); } cell_fall(scalar) { - values("0.23093"); + values("0.97570"); } fall_transition(scalar) { - values("0.32282"); + values("1.33862"); } } } pin("gpio_oeb[30]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0138; timing() { - related_pin : "gpio_loopback_one[30]"; + related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37912"); + values("1.56964"); } rise_transition(scalar) { - values("0.54467"); + values("2.23356"); } cell_fall(scalar) { - values("0.23189"); + values("0.94746"); } fall_transition(scalar) { - values("0.32431"); + values("1.30668"); } } } pin("gpio_oeb[29]") { direction : output; - capacitance : 0.0082; + capacitance : 0.0185; timing() { - related_pin : "gpio_loopback_one[29]"; + related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37477"); + values("1.59640"); } rise_transition(scalar) { - values("0.53898"); + values("2.26461"); } cell_fall(scalar) { - values("0.22918"); + values("0.96538"); } fall_transition(scalar) { - values("0.32116"); + values("1.32432"); } } } pin("gpio_oeb[28]") { direction : output; - capacitance : 0.0079; + capacitance : 0.0173; timing() { - related_pin : "gpio_loopback_one[28]"; + related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37373"); + values("1.58941"); } rise_transition(scalar) { - values("0.53682"); + values("2.25743"); } cell_fall(scalar) { - values("0.22868"); + values("0.96047"); } fall_transition(scalar) { - values("0.31976"); + values("1.32045"); } } } pin("gpio_oeb[27]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0165; timing() { - related_pin : "gpio_loopback_one[27]"; + related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.38228"); + values("1.58323"); } rise_transition(scalar) { - values("0.54899"); + values("2.25168"); } cell_fall(scalar) { - values("0.23383"); + values("0.95591"); } fall_transition(scalar) { - values("0.32675"); + values("1.31713"); } } } pin("gpio_oeb[26]") { direction : output; - capacitance : 0.0083; + capacitance : 0.0188; timing() { - related_pin : "gpio_loopback_one[26]"; + related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37579"); + values("1.59821"); } rise_transition(scalar) { - values("0.54002"); + values("2.26715"); } cell_fall(scalar) { - values("0.22985"); + values("0.96647"); } fall_transition(scalar) { - values("0.32163"); + values("1.32584"); } } } pin("gpio_oeb[25]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0182; timing() { - related_pin : "gpio_loopback_one[25]"; + related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.38012"); + values("1.59259"); } rise_transition(scalar) { - values("0.54590"); + values("2.26368"); } cell_fall(scalar) { - values("0.23253"); + values("0.96192"); } fall_transition(scalar) { - values("0.32498"); + values("1.32425"); } } } pin("gpio_oeb[24]") { direction : output; - capacitance : 0.0077; + capacitance : 0.0146; timing() { - related_pin : "gpio_loopback_one[24]"; + related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.37264"); + values("1.57562"); } rise_transition(scalar) { - values("0.53526"); + values("2.23850"); } cell_fall(scalar) { - values("0.22802"); + values("0.95205"); } fall_transition(scalar) { - values("0.31886"); + values("1.30956"); } } } @@ -10293,64 +10293,64 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57336"); + values("1.56257"); } rise_transition(scalar) { - values("2.23397"); + values("2.21872"); } cell_fall(scalar) { - values("0.95105"); + values("0.94454"); } fall_transition(scalar) { - values("1.30683"); + values("1.29785"); } } } pin("gpio_oeb[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57458"); + values("1.55116"); } rise_transition(scalar) { - values("2.23304"); + values("2.20473"); } cell_fall(scalar) { - values("0.95235"); + values("0.93710"); } fall_transition(scalar) { - values("1.30527"); + values("1.28981"); } } } pin("gpio_oeb[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56327"); + values("1.56233"); } rise_transition(scalar) { - values("2.22173"); + values("2.22042"); } cell_fall(scalar) { - values("0.94434"); + values("0.94377"); } fall_transition(scalar) { - values("1.29932"); + values("1.29853"); } } } @@ -10377,22 +10377,22 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56367"); + values("1.56314"); } rise_transition(scalar) { - values("2.22215"); + values("2.22140"); } cell_fall(scalar) { - values("0.94472"); + values("0.94440"); } fall_transition(scalar) { - values("1.30007"); + values("1.29963"); } } } @@ -10503,22 +10503,22 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.55998"); + values("1.57226"); } rise_transition(scalar) { - values("2.21858"); + values("2.22985"); } cell_fall(scalar) { - values("0.94209"); + values("0.95093"); } fall_transition(scalar) { - values("1.29822"); + values("1.30346"); } } } @@ -10718,276 +10718,89 @@ library (openframe_project_wrapper) { } pin("gpio_out[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90121"); + values("1.90180"); } rise_transition(scalar) { - values("2.69468"); + values("2.69552"); } cell_fall(scalar) { - values("1.14947"); + values("1.14983"); } fall_transition(scalar) { - values("1.57837"); + values("1.57887"); } } } pin("gpio_out[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90697"); + values("1.91108"); } rise_transition(scalar) { - values("2.70095"); + values("2.70674"); } cell_fall(scalar) { - values("1.15334"); + values("1.15582"); } fall_transition(scalar) { - values("1.58143"); + values("1.58484"); } } } pin("gpio_out[34]") { direction : output; - capacitance : 0.0125; - timing() { - related_pin : "gpio_loopback_zero[34]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.89897"); - } - rise_transition(scalar) { - values("2.69141"); - } - cell_fall(scalar) { - values("1.14816"); - } - fall_transition(scalar) { - values("1.57643"); - } - } + capacitance : 0.2132; } pin("gpio_out[33]") { direction : output; - capacitance : 0.0117; - timing() { - related_pin : "gpio_loopback_zero[33]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.89497"); - } - rise_transition(scalar) { - values("2.68593"); - } - cell_fall(scalar) { - values("1.14569"); - } - fall_transition(scalar) { - values("1.57322"); - } - } + capacitance : 0.1864; } pin("gpio_out[32]") { direction : output; - capacitance : 0.0134; - timing() { - related_pin : "gpio_loopback_zero[32]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.90220"); - } - rise_transition(scalar) { - values("2.69742"); - } - cell_fall(scalar) { - values("1.14967"); - } - fall_transition(scalar) { - values("1.57985"); - } - } + capacitance : 0.1295; } pin("gpio_out[31]") { direction : output; - capacitance : 0.0124; - timing() { - related_pin : "gpio_loopback_zero[31]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.89845"); - } - rise_transition(scalar) { - values("2.69091"); - } - cell_fall(scalar) { - values("1.14777"); - } - fall_transition(scalar) { - values("1.57614"); - } - } + capacitance : 0.0626; } pin("gpio_out[30]") { direction : output; - capacitance : 0.0123; - timing() { - related_pin : "gpio_loopback_zero[30]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.89638"); - } - rise_transition(scalar) { - values("2.69033"); - } - cell_fall(scalar) { - values("1.14589"); - } - fall_transition(scalar) { - values("1.57590"); - } - } + capacitance : 0.0310; } pin("gpio_out[29]") { direction : output; - capacitance : 0.0129; - timing() { - related_pin : "gpio_loopback_zero[29]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.90085"); - } - rise_transition(scalar) { - values("2.69433"); - } - cell_fall(scalar) { - values("1.14923"); - } - fall_transition(scalar) { - values("1.57822"); - } - } + capacitance : 0.1234; } pin("gpio_out[28]") { direction : output; - capacitance : 0.0120; - timing() { - related_pin : "gpio_loopback_zero[28]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.89541"); - } - rise_transition(scalar) { - values("2.68847"); - } - cell_fall(scalar) { - values("1.14543"); - } - fall_transition(scalar) { - values("1.57476"); - } - } + capacitance : 0.1791; } pin("gpio_out[27]") { direction : output; - capacitance : 0.0130; - timing() { - related_pin : "gpio_loopback_zero[27]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.90179"); - } - rise_transition(scalar) { - values("2.69546"); - } - cell_fall(scalar) { - values("1.14983"); - } - fall_transition(scalar) { - values("1.57884"); - } - } + capacitance : 0.2561; } pin("gpio_out[26]") { direction : output; - capacitance : 0.0132; - timing() { - related_pin : "gpio_loopback_zero[26]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.90304"); - } - rise_transition(scalar) { - values("2.69652"); - } - cell_fall(scalar) { - values("1.15077"); - } - fall_transition(scalar) { - values("1.57938"); - } - } + capacitance : 0.3456; } pin("gpio_out[25]") { direction : output; - capacitance : 0.0132; - timing() { - related_pin : "gpio_loopback_zero[25]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.90600"); - } - rise_transition(scalar) { - values("2.69973"); - } - cell_fall(scalar) { - values("1.15321"); - } - fall_transition(scalar) { - values("1.58293"); - } - } + capacitance : 0.4219; } pin("gpio_out[24]") { direction : output; - capacitance : 0.0116; - timing() { - related_pin : "gpio_loopback_zero[24]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.89373"); - } - rise_transition(scalar) { - values("2.68581"); - } - cell_fall(scalar) { - values("1.14453"); - } - fall_transition(scalar) { - values("1.57335"); - } - } + capacitance : 0.4631; } pin("gpio_out[23]") { direction : output; @@ -11222,47 +11035,47 @@ library (openframe_project_wrapper) { } pin("gpio_out[12]") { direction : output; - capacitance : 0.0262; + capacitance : 0.0249; } pin("gpio_out[11]") { direction : output; - capacitance : 0.0295; + capacitance : 0.0282; } pin("gpio_out[10]") { direction : output; - capacitance : 0.0341; + capacitance : 0.0347; } pin("gpio_out[9]") { direction : output; - capacitance : 0.0406; + capacitance : 0.0412; } pin("gpio_out[8]") { direction : output; - capacitance : 0.0487; + capacitance : 0.0491; } pin("gpio_out[7]") { direction : output; - capacitance : 0.0460; + capacitance : 0.0466; } pin("gpio_out[6]") { direction : output; - capacitance : 0.0397; + capacitance : 0.0403; } pin("gpio_out[5]") { direction : output; - capacitance : 0.0366; + capacitance : 0.0372; } pin("gpio_out[4]") { direction : output; - capacitance : 0.0310; + capacitance : 0.0316; } pin("gpio_out[3]") { direction : output; - capacitance : 0.0273; + capacitance : 0.0274; } pin("gpio_out[2]") { direction : output; - capacitance : 0.0230; + capacitance : 0.0255; } pin("gpio_out[1]") { direction : output; @@ -11460,274 +11273,274 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90768"); + values("1.90828"); } rise_transition(scalar) { - values("2.69477"); + values("2.69561"); } cell_fall(scalar) { - values("1.15594"); + values("1.15630"); } fall_transition(scalar) { - values("1.57853"); + values("1.57902"); } } } pin("gpio_slow_sel[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90905"); + values("1.91316"); } rise_transition(scalar) { - values("2.70097"); + values("2.70676"); } cell_fall(scalar) { - values("1.15542"); + values("1.15790"); } fall_transition(scalar) { - values("1.58146"); + values("1.58487"); } } } pin("gpio_slow_sel[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90481"); + values("1.58012"); } rise_transition(scalar) { - values("2.69149"); + values("2.23700"); } cell_fall(scalar) { - values("1.15399"); + values("0.95713"); } fall_transition(scalar) { - values("1.57657"); + values("1.30948"); } } } pin("gpio_slow_sel[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90123"); + values("1.59404"); } rise_transition(scalar) { - values("2.68602"); + values("2.25517"); } cell_fall(scalar) { - values("1.15195"); + values("0.96581"); } fall_transition(scalar) { - values("1.57337"); + values("1.31953"); } } } pin("gpio_slow_sel[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90950"); + values("1.59056"); } rise_transition(scalar) { - values("2.69751"); + values("2.24973"); } cell_fall(scalar) { - values("1.15697"); + values("0.96379"); } fall_transition(scalar) { - values("1.58001"); + values("1.31592"); } } } pin("gpio_slow_sel[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90425"); + values("1.61662"); } rise_transition(scalar) { - values("2.69099"); + values("2.28893"); } cell_fall(scalar) { - values("1.15357"); + values("0.97877"); } fall_transition(scalar) { - values("1.57627"); + values("1.33866"); } } } pin("gpio_slow_sel[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90490"); + values("1.58037"); } rise_transition(scalar) { - values("2.69046"); + values("2.23368"); } cell_fall(scalar) { - values("1.15440"); + values("0.95819"); } fall_transition(scalar) { - values("1.57611"); + values("1.30689"); } } } pin("gpio_slow_sel[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90676"); + values("1.59872"); } rise_transition(scalar) { - values("2.69441"); + values("2.26463"); } cell_fall(scalar) { - values("1.15513"); + values("0.96769"); } fall_transition(scalar) { - values("1.57836"); + values("1.32435"); } } } pin("gpio_slow_sel[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90377"); + values("1.59613"); } rise_transition(scalar) { - values("2.68859"); + values("2.25749"); } cell_fall(scalar) { - values("1.15378"); + values("0.96719"); } fall_transition(scalar) { - values("1.57496"); + values("1.32057"); } } } pin("gpio_slow_sel[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90755"); + values("1.59259"); } rise_transition(scalar) { - values("2.69554"); + values("2.25178"); } cell_fall(scalar) { - values("1.15559"); + values("0.96527"); } fall_transition(scalar) { - values("1.57898"); + values("1.31729"); } } } pin("gpio_slow_sel[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90648"); + values("1.60053"); } rise_transition(scalar) { - values("2.69657"); + values("2.26717"); } cell_fall(scalar) { - values("1.15420"); + values("0.96879"); } fall_transition(scalar) { - values("1.57945"); + values("1.32587"); } } } pin("gpio_slow_sel[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.91170"); + values("1.59953"); } rise_transition(scalar) { - values("2.69989"); + values("2.26375"); } cell_fall(scalar) { - values("1.15889"); + values("0.96885"); } fall_transition(scalar) { - values("1.58321"); + values("1.32437"); } } } pin("gpio_slow_sel[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90201"); + values("1.58341"); } rise_transition(scalar) { - values("2.68594"); + values("2.23860"); } cell_fall(scalar) { - values("1.15280"); + values("0.95983"); } fall_transition(scalar) { - values("1.57357"); + values("1.30973"); } } } @@ -11964,64 +11777,64 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57727"); + values("1.56644"); } rise_transition(scalar) { - values("2.23401"); + values("2.21877"); } cell_fall(scalar) { - values("0.95496"); + values("0.94841"); } fall_transition(scalar) { - values("1.30691"); + values("1.29792"); } } } pin("gpio_slow_sel[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57599"); + values("1.55918"); } rise_transition(scalar) { - values("2.23305"); + values("2.20484"); } cell_fall(scalar) { - values("0.95376"); + values("0.94512"); } fall_transition(scalar) { - values("1.30528"); + values("1.28999"); } } } pin("gpio_slow_sel[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57029"); + values("1.56935"); } rise_transition(scalar) { - values("2.22179"); + values("2.22048"); } cell_fall(scalar) { - values("0.95135"); + values("0.95078"); } fall_transition(scalar) { - values("1.29942"); + values("1.29863"); } } } @@ -12036,7 +11849,7 @@ library (openframe_project_wrapper) { values("1.57074"); } rise_transition(scalar) { - values("2.22529"); + values("2.22528"); } cell_fall(scalar) { values("0.95069"); @@ -12048,22 +11861,22 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57085"); + values("1.57031"); } rise_transition(scalar) { - values("2.22225"); + values("2.22149"); } cell_fall(scalar) { - values("0.95189"); + values("0.95157"); } fall_transition(scalar) { - values("1.30023"); + values("1.29979"); } } } @@ -12174,22 +11987,22 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56975"); + values("1.57369"); } rise_transition(scalar) { - values("2.21873"); + values("2.22986"); } cell_fall(scalar) { - values("0.95184"); + values("0.95236"); } fall_transition(scalar) { - values("1.29849"); + values("1.30347"); } } } @@ -12389,274 +12202,274 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89865"); + values("1.89924"); } rise_transition(scalar) { - values("2.69466"); + values("2.69550"); } cell_fall(scalar) { - values("1.14691"); + values("1.14727"); } fall_transition(scalar) { - values("1.57833"); + values("1.57882"); } } } pin("gpio_vtrip_sel[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90651"); + values("1.91061"); } rise_transition(scalar) { - values("2.70095"); + values("2.70674"); } cell_fall(scalar) { - values("1.15288"); + values("1.15536"); } fall_transition(scalar) { - values("1.58143"); + values("1.58484"); } } } pin("gpio_vtrip_sel[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89641"); + values("1.57865"); } rise_transition(scalar) { - values("2.69138"); + values("2.23697"); } cell_fall(scalar) { - values("1.14559"); + values("0.95566"); } fall_transition(scalar) { - values("1.57639"); + values("1.30943"); } } } pin("gpio_vtrip_sel[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89241"); + values("1.58822"); } rise_transition(scalar) { - values("2.68590"); + values("2.25509"); } cell_fall(scalar) { - values("1.14313"); + values("0.96000"); } fall_transition(scalar) { - values("1.57318"); + values("1.31941"); } } } pin("gpio_vtrip_sel[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90075"); + values("1.58560"); } rise_transition(scalar) { - values("2.69740"); + values("2.24968"); } cell_fall(scalar) { - values("1.14822"); + values("0.95882"); } fall_transition(scalar) { - values("1.57983"); + values("1.31583"); } } } pin("gpio_vtrip_sel[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89588"); + values("1.61385"); } rise_transition(scalar) { - values("2.69088"); + values("2.28891"); } cell_fall(scalar) { - values("1.14521"); + values("0.97599"); } fall_transition(scalar) { - values("1.57610"); + values("1.33862"); } } } pin("gpio_vtrip_sel[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89382"); + values("1.57224"); } rise_transition(scalar) { - values("2.69031"); + values("2.23357"); } cell_fall(scalar) { - values("1.14333"); + values("0.95007"); } fall_transition(scalar) { - values("1.57586"); + values("1.30671"); } } } pin("gpio_vtrip_sel[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89828"); + values("1.59690"); } rise_transition(scalar) { - values("2.69430"); + values("2.26462"); } cell_fall(scalar) { - values("1.14666"); + values("0.96587"); } fall_transition(scalar) { - values("1.57817"); + values("1.32432"); } } } pin("gpio_vtrip_sel[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89157"); + values("1.58925"); } rise_transition(scalar) { - values("2.68844"); + values("2.25743"); } cell_fall(scalar) { - values("1.14160"); + values("0.96031"); } fall_transition(scalar) { - values("1.57471"); + values("1.32045"); } } } pin("gpio_vtrip_sel[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89922"); + values("1.58623"); } rise_transition(scalar) { - values("2.69544"); + values("2.25170"); } cell_fall(scalar) { - values("1.14727"); + values("0.95892"); } fall_transition(scalar) { - values("1.57880"); + values("1.31716"); } } } pin("gpio_vtrip_sel[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90048"); + values("1.59870"); } rise_transition(scalar) { - values("2.69650"); + values("2.26715"); } cell_fall(scalar) { - values("1.14821"); + values("0.96697"); } fall_transition(scalar) { - values("1.57934"); + values("1.32585"); } } } pin("gpio_vtrip_sel[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.90228"); + values("1.59520"); } rise_transition(scalar) { - values("2.69965"); + values("2.26370"); } cell_fall(scalar) { - values("1.14950"); + values("0.96452"); } fall_transition(scalar) { - values("1.58279"); + values("1.32428"); } } } pin("gpio_vtrip_sel[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.89118"); + values("1.57568"); } rise_transition(scalar) { - values("2.68578"); + values("2.23850"); } cell_fall(scalar) { - values("1.14198"); + values("0.95211"); } fall_transition(scalar) { - values("1.57330"); + values("1.30956"); } } } @@ -12893,64 +12706,64 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57614"); + values("1.56533"); } rise_transition(scalar) { - values("2.23400"); + values("2.21875"); } cell_fall(scalar) { - values("0.95382"); + values("0.94730"); } fall_transition(scalar) { - values("1.30688"); + values("1.29790"); } } } pin("gpio_vtrip_sel[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.57487"); + values("1.55270"); } rise_transition(scalar) { - values("2.23304"); + values("2.20474"); } cell_fall(scalar) { - values("0.95264"); + values("0.93865"); } fall_transition(scalar) { - values("1.30527"); + values("1.28983"); } } } pin("gpio_vtrip_sel[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56521"); + values("1.56427"); } rise_transition(scalar) { - values("2.22174"); + values("2.22043"); } cell_fall(scalar) { - values("0.94628"); + values("0.94571"); } fall_transition(scalar) { - values("1.29934"); + values("1.29855"); } } } @@ -12977,22 +12790,22 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56523"); + values("1.56469"); } rise_transition(scalar) { - values("2.22217"); + values("2.22141"); } cell_fall(scalar) { - values("0.94628"); + values("0.94596"); } fall_transition(scalar) { - values("1.30009"); + values("1.29966"); } } } @@ -13103,22 +12916,22 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.56254"); + values("1.57254"); } rise_transition(scalar) { - values("2.21861"); + values("2.22986"); } cell_fall(scalar) { - values("0.94465"); + values("0.95122"); } fall_transition(scalar) { - values("1.29827"); + values("1.30346"); } } } diff --git a/lib/multicorner/openframe_project_wrapper__nom_tt_025C_1v80.lib b/lib/multicorner/openframe_project_wrapper__nom_tt_025C_1v80.lib index 58e4a07..ef123ee 100644 --- a/lib/multicorner/openframe_project_wrapper__nom_tt_025C_1v80.lib +++ b/lib/multicorner/openframe_project_wrapper__nom_tt_025C_1v80.lib @@ -167,7 +167,7 @@ library (openframe_project_wrapper) { } cell ("openframe_project_wrapper") { - area : 16852.445 + area : 33705.535 is_macro_cell : true; pin("por_l") { direction : input; @@ -704,274 +704,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17431"); + values("1.17468"); } rise_transition(scalar) { - values("1.69728"); + values("1.69781"); } cell_fall(scalar) { - values("0.62189"); + values("0.62209"); } fall_transition(scalar) { - values("0.82824"); + values("0.82851"); } } } pin("gpio_analog_en[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17464"); + values("1.17717"); } rise_transition(scalar) { - values("1.70108"); + values("1.70476"); } cell_fall(scalar) { - values("0.62126"); + values("0.62261"); } fall_transition(scalar) { - values("0.83005"); + values("0.83184"); } } } pin("gpio_analog_en[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17309"); + values("0.97271"); } rise_transition(scalar) { - values("1.69521"); + values("1.40690"); } cell_fall(scalar) { - values("0.62134"); + values("0.51327"); } fall_transition(scalar) { - values("0.82721"); + values("0.68767"); } } } pin("gpio_analog_en[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17084"); + values("0.98181"); } rise_transition(scalar) { - values("1.69174"); + values("1.41838"); } cell_fall(scalar) { - values("0.62020"); + values("0.51920"); } fall_transition(scalar) { - values("0.82556"); + values("0.69199"); } } } pin("gpio_analog_en[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17538"); + values("0.97848"); } rise_transition(scalar) { - values("1.69899"); + values("1.41486"); } cell_fall(scalar) { - values("0.62248"); + values("0.51719"); } fall_transition(scalar) { - values("0.82889"); + values("0.69045"); } } } pin("gpio_analog_en[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17304"); + values("0.99451"); } rise_transition(scalar) { - values("1.69489"); + values("1.43966"); } cell_fall(scalar) { - values("0.62138"); + values("0.52536"); } fall_transition(scalar) { - values("0.82710"); + values("0.70204"); } } } pin("gpio_analog_en[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17338"); + values("0.97337"); } rise_transition(scalar) { - values("1.69458"); + values("1.40477"); } cell_fall(scalar) { - values("0.62176"); + values("0.51516"); } fall_transition(scalar) { - values("0.82716"); + values("0.68535"); } } } pin("gpio_analog_en[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17466"); + values("0.98316"); } rise_transition(scalar) { - values("1.69707"); + values("1.42424"); } cell_fall(scalar) { - values("0.62226"); + values("0.51897"); } fall_transition(scalar) { - values("0.82830"); + values("0.69449"); } } } pin("gpio_analog_en[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17272"); + values("0.98238"); } rise_transition(scalar) { - values("1.69339"); + values("1.41980"); } cell_fall(scalar) { - values("0.62151"); + values("0.51946"); } fall_transition(scalar) { - values("0.82650"); + values("0.69301"); } } } pin("gpio_analog_en[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17455"); + values("0.98023"); } rise_transition(scalar) { - values("1.69778"); + values("1.41619"); } cell_fall(scalar) { - values("0.62196"); + values("0.51850"); } fall_transition(scalar) { - values("0.82850"); + values("0.69047"); } } } pin("gpio_analog_en[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17367"); + values("0.98430"); } rise_transition(scalar) { - values("1.69840"); + values("1.42584"); } cell_fall(scalar) { - values("0.62094"); + values("0.51957"); } fall_transition(scalar) { - values("0.82859"); + values("0.69533"); } } } pin("gpio_analog_en[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18031"); + values("0.98457"); } rise_transition(scalar) { - values("1.69329"); + values("1.42379"); } cell_fall(scalar) { - values("0.62440"); + values("0.52035"); } fall_transition(scalar) { - values("0.83387"); + values("0.69424"); } } } pin("gpio_analog_en[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17181"); + values("0.97499"); } rise_transition(scalar) { - values("1.69173"); + values("1.40787"); } cell_fall(scalar) { - values("0.62102"); + values("0.51581"); } fall_transition(scalar) { - values("0.82600"); + values("0.68676"); } } } @@ -1208,64 +1208,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97069"); + values("0.96402"); } rise_transition(scalar) { - values("1.40493"); + values("1.39526"); } cell_fall(scalar) { - values("0.51250"); + values("0.50894"); } fall_transition(scalar) { - values("0.68511"); + values("0.68039"); } } } pin("gpio_analog_en[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96874"); + values("0.96011"); } rise_transition(scalar) { - values("1.40409"); + values("1.38646"); } cell_fall(scalar) { - values("0.51122"); + values("0.50771"); } fall_transition(scalar) { - values("0.68386"); + values("0.67657"); } } } pin("gpio_analog_en[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96598"); + values("0.96540"); } rise_transition(scalar) { - values("1.39711"); + values("1.39629"); } cell_fall(scalar) { - values("0.51041"); + values("0.51010"); } fall_transition(scalar) { - values("0.68172"); + values("0.68131"); } } } @@ -1280,7 +1280,7 @@ library (openframe_project_wrapper) { values("0.96537"); } rise_transition(scalar) { - values("1.39917"); + values("1.39918"); } cell_fall(scalar) { values("0.50943"); @@ -1292,22 +1292,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96741"); + values("0.96707"); } rise_transition(scalar) { - values("1.39752"); + values("1.39704"); } cell_fall(scalar) { - values("0.51145"); + values("0.51127"); } fall_transition(scalar) { - values("0.68196"); + values("0.68173"); } } } @@ -1418,22 +1418,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96710"); + values("0.96736"); } rise_transition(scalar) { - values("1.39533"); + values("1.40209"); } cell_fall(scalar) { - values("0.51164"); + values("0.51046"); } fall_transition(scalar) { - values("0.68151"); + values("0.68300"); } } } @@ -1633,274 +1633,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17346"); + values("1.17383"); } rise_transition(scalar) { - values("1.69726"); + values("1.69779"); } cell_fall(scalar) { - values("0.62104"); + values("0.62124"); } fall_transition(scalar) { - values("0.82819"); + values("0.82846"); } } } pin("gpio_analog_pol[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17397"); + values("1.17650"); } rise_transition(scalar) { - values("1.70107"); + values("1.70475"); } cell_fall(scalar) { - values("0.62059"); + values("0.62194"); } fall_transition(scalar) { - values("0.83003"); + values("0.83182"); } } } pin("gpio_analog_pol[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17213"); + values("0.97261"); } rise_transition(scalar) { - values("1.69518"); + values("1.40690"); } cell_fall(scalar) { - values("0.62039"); + values("0.51317"); } fall_transition(scalar) { - values("0.82716"); + values("0.68767"); } } } pin("gpio_analog_pol[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16955"); + values("0.98220"); } rise_transition(scalar) { - values("1.69171"); + values("1.41840"); } cell_fall(scalar) { - values("0.61891"); + values("0.51959"); } fall_transition(scalar) { - values("0.82549"); + values("0.69201"); } } } pin("gpio_analog_pol[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17467"); + values("0.97796"); } rise_transition(scalar) { - values("1.69897"); + values("1.41485"); } cell_fall(scalar) { - values("0.62177"); + values("0.51667"); } fall_transition(scalar) { - values("0.82885"); + values("0.69043"); } } } pin("gpio_analog_pol[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17173"); + values("0.99359"); } rise_transition(scalar) { - values("1.69485"); + values("1.43965"); } cell_fall(scalar) { - values("0.62008"); + values("0.52444"); } fall_transition(scalar) { - values("0.82703"); + values("0.70201"); } } } pin("gpio_analog_pol[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17267"); + values("0.97285"); } rise_transition(scalar) { - values("1.69456"); + values("1.40475"); } cell_fall(scalar) { - values("0.62105"); + values("0.51464"); } fall_transition(scalar) { - values("0.82712"); + values("0.68532"); } } } pin("gpio_analog_pol[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17335"); + values("0.98357"); } rise_transition(scalar) { - values("1.69704"); + values("1.42424"); } cell_fall(scalar) { - values("0.62095"); + values("0.51938"); } fall_transition(scalar) { - values("0.82823"); + values("0.69450"); } } } pin("gpio_analog_pol[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17201"); + values("0.98139"); } rise_transition(scalar) { - values("1.69337"); + values("1.41978"); } cell_fall(scalar) { - values("0.62080"); + values("0.51848"); } fall_transition(scalar) { - values("0.82646"); + values("0.69297"); } } } pin("gpio_analog_pol[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17383"); + values("0.97975"); } rise_transition(scalar) { - values("1.69776"); + values("1.41618"); } cell_fall(scalar) { - values("0.62125"); + values("0.51801"); } fall_transition(scalar) { - values("0.82846"); + values("0.69045"); } } } pin("gpio_analog_pol[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17354"); + values("0.98471"); } rise_transition(scalar) { - values("1.69840"); + values("1.42585"); } cell_fall(scalar) { - values("0.62081"); + values("0.51999"); } fall_transition(scalar) { - values("0.82858"); + values("0.69534"); } } } pin("gpio_analog_pol[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17960"); + values("0.98447"); } rise_transition(scalar) { - values("1.69325"); + values("1.42379"); } cell_fall(scalar) { - values("0.62370"); + values("0.52025"); } fall_transition(scalar) { - values("0.83380"); + values("0.69424"); } } } pin("gpio_analog_pol[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17109"); + values("0.97448"); } rise_transition(scalar) { - values("1.69171"); + values("1.40786"); } cell_fall(scalar) { - values("0.62031"); + values("0.51530"); } fall_transition(scalar) { - values("0.82595"); + values("0.68674"); } } } @@ -2137,64 +2137,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97035"); + values("0.96368"); } rise_transition(scalar) { - values("1.40492"); + values("1.39525"); } cell_fall(scalar) { - values("0.51216"); + values("0.50861"); } fall_transition(scalar) { - values("0.68510"); + values("0.68037"); } } } pin("gpio_analog_pol[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96864"); + values("0.95913"); } rise_transition(scalar) { - values("1.40409"); + values("1.38644"); } cell_fall(scalar) { - values("0.51113"); + values("0.50674"); } fall_transition(scalar) { - values("0.68386"); + values("0.67651"); } } } pin("gpio_analog_pol[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96576"); + values("0.96518"); } rise_transition(scalar) { - values("1.39711"); + values("1.39628"); } cell_fall(scalar) { - values("0.51019"); + values("0.50988"); } fall_transition(scalar) { - values("0.68172"); + values("0.68130"); } } } @@ -2209,7 +2209,7 @@ library (openframe_project_wrapper) { values("0.96526"); } rise_transition(scalar) { - values("1.39917"); + values("1.39918"); } cell_fall(scalar) { values("0.50932"); @@ -2221,22 +2221,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96693"); + values("0.96660"); } rise_transition(scalar) { - values("1.39751"); + values("1.39703"); } cell_fall(scalar) { - values("0.51098"); + values("0.51080"); } fall_transition(scalar) { - values("0.68194"); + values("0.68170"); } } } @@ -2347,22 +2347,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96584"); + values("0.96777"); } rise_transition(scalar) { - values("1.39529"); + values("1.40210"); } cell_fall(scalar) { - values("0.51039"); + values("0.51087"); } fall_transition(scalar) { - values("0.68142"); + values("0.68300"); } } } @@ -2562,274 +2562,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17112"); + values("1.17149"); } rise_transition(scalar) { - values("1.69721"); + values("1.69774"); } cell_fall(scalar) { - values("0.61871"); + values("0.61891"); } fall_transition(scalar) { - values("0.82808"); + values("0.82835"); } } } pin("gpio_analog_sel[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17305"); + values("1.17558"); } rise_transition(scalar) { - values("1.70106"); + values("1.70474"); } cell_fall(scalar) { - values("0.61967"); + values("0.62102"); } fall_transition(scalar) { - values("0.83000"); + values("0.83180"); } } } pin("gpio_analog_sel[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16977"); + values("0.97228"); } rise_transition(scalar) { - values("1.69513"); + values("1.40689"); } cell_fall(scalar) { - values("0.61804"); + values("0.51284"); } fall_transition(scalar) { - values("0.82705"); + values("0.68764"); } } } pin("gpio_analog_sel[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16727"); + values("0.98045"); } rise_transition(scalar) { - values("1.69165"); + values("1.41835"); } cell_fall(scalar) { - values("0.61665"); + values("0.51784"); } fall_transition(scalar) { - values("0.82539"); + values("0.69191"); } } } pin("gpio_analog_sel[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17233"); + values("0.97549"); } rise_transition(scalar) { - values("1.69892"); + values("1.41480"); } cell_fall(scalar) { - values("0.61944"); + values("0.51420"); } fall_transition(scalar) { - values("0.82875"); + values("0.69035"); } } } pin("gpio_analog_sel[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16939"); + values("0.99325"); } rise_transition(scalar) { - values("1.69480"); + values("1.43964"); } cell_fall(scalar) { - values("0.61775"); + values("0.52410"); } fall_transition(scalar) { - values("0.82692"); + values("0.70200"); } } } pin("gpio_analog_sel[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17034"); + values("0.97098"); } rise_transition(scalar) { - values("1.69450"); + values("1.40470"); } cell_fall(scalar) { - values("0.61872"); + values("0.51277"); } fall_transition(scalar) { - values("0.82700"); + values("0.68522"); } } } pin("gpio_analog_sel[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17092"); + values("0.98268"); } rise_transition(scalar) { - values("1.69698"); + values("1.42423"); } cell_fall(scalar) { - values("0.61853"); + values("0.51849"); } fall_transition(scalar) { - values("0.82811"); + values("0.69448"); } } } pin("gpio_analog_sel[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16968"); + values("0.98066"); } rise_transition(scalar) { - values("1.69331"); + values("1.41977"); } cell_fall(scalar) { - values("0.61848"); + values("0.51775"); } fall_transition(scalar) { - values("0.82634"); + values("0.69294"); } } } pin("gpio_analog_sel[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17150"); + values("0.97786"); } rise_transition(scalar) { - values("1.69770"); + values("1.41614"); } cell_fall(scalar) { - values("0.61892"); + values("0.51613"); } fall_transition(scalar) { - values("0.82835"); + values("0.69037"); } } } pin("gpio_analog_sel[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17312"); + values("0.98385"); } rise_transition(scalar) { - values("1.69839"); + values("1.42584"); } cell_fall(scalar) { - values("0.62039"); + values("0.51912"); } fall_transition(scalar) { - values("0.82856"); + values("0.69532"); } } } pin("gpio_analog_sel[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17680"); + values("0.98413"); } rise_transition(scalar) { - values("1.69312"); + values("1.42378"); } cell_fall(scalar) { - values("0.62091"); + values("0.51991"); } fall_transition(scalar) { - values("0.83354"); + values("0.69422"); } } } pin("gpio_analog_sel[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16808"); + values("0.97204"); } rise_transition(scalar) { - values("1.69163"); + values("1.40780"); } cell_fall(scalar) { - values("0.61731"); + values("0.51287"); } fall_transition(scalar) { - values("0.82579"); + values("0.68662"); } } } @@ -3066,64 +3066,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97000"); + values("0.96334"); } rise_transition(scalar) { - values("1.40491"); + values("1.39524"); } cell_fall(scalar) { - values("0.51181"); + values("0.50826"); } fall_transition(scalar) { - values("0.68508"); + values("0.68036"); } } } pin("gpio_analog_sel[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96830"); + values("0.95735"); } rise_transition(scalar) { - values("1.40409"); + values("1.38639"); } cell_fall(scalar) { - values("0.51079"); + values("0.50496"); } fall_transition(scalar) { - values("0.68385"); + values("0.67642"); } } } pin("gpio_analog_sel[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96541"); + values("0.96483"); } rise_transition(scalar) { - values("1.39710"); + values("1.39628"); } cell_fall(scalar) { - values("0.50984"); + values("0.50953"); } fall_transition(scalar) { - values("0.68170"); + values("0.68129"); } } } @@ -3150,22 +3150,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96560"); + values("0.96527"); } rise_transition(scalar) { - values("1.39747"); + values("1.39699"); } cell_fall(scalar) { - values("0.50965"); + values("0.50948"); } fall_transition(scalar) { - values("0.68187"); + values("0.68163"); } } } @@ -3276,22 +3276,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96362"); + values("0.96688"); } rise_transition(scalar) { - values("1.39522"); + values("1.40209"); } cell_fall(scalar) { - values("0.50818"); + values("0.50999"); } fall_transition(scalar) { - values("0.68129"); + values("0.68299"); } } } @@ -3491,274 +3491,274 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17422"); + values("1.17459"); } rise_transition(scalar) { - values("1.69728"); + values("1.69781"); } cell_fall(scalar) { - values("0.62180"); + values("0.62199"); } fall_transition(scalar) { - values("0.82823"); + values("0.82850"); } } } pin("gpio_dm0[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17409"); + values("1.17662"); } rise_transition(scalar) { - values("1.70107"); + values("1.70476"); } cell_fall(scalar) { - values("0.62071"); + values("0.62206"); } fall_transition(scalar) { - values("0.83003"); + values("0.83183"); } } } pin("gpio_dm0[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17252"); + values("0.97267"); } rise_transition(scalar) { - values("1.69519"); + values("1.40690"); } cell_fall(scalar) { - values("0.62078"); + values("0.51323"); } fall_transition(scalar) { - values("0.82718"); + values("0.68767"); } } } pin("gpio_dm0[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17053"); + values("0.98188"); } rise_transition(scalar) { - values("1.69173"); + values("1.41839"); } cell_fall(scalar) { - values("0.61989"); + values("0.51926"); } fall_transition(scalar) { - values("0.82554"); + values("0.69199"); } } } pin("gpio_dm0[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17507"); + values("0.97827"); } rise_transition(scalar) { - values("1.69898"); + values("1.41485"); } cell_fall(scalar) { - values("0.62217"); + values("0.51698"); } fall_transition(scalar) { - values("0.82887"); + values("0.69044"); } } } pin("gpio_dm0[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17249"); + values("0.99365"); } rise_transition(scalar) { - values("1.69487"); + values("1.43965"); } cell_fall(scalar) { - values("0.62084"); + values("0.52450"); } fall_transition(scalar) { - values("0.82707"); + values("0.70201"); } } } pin("gpio_dm0[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17308"); + values("0.97316"); } rise_transition(scalar) { - values("1.69457"); + values("1.40476"); } cell_fall(scalar) { - values("0.62145"); + values("0.51495"); } fall_transition(scalar) { - values("0.82714"); + values("0.68534"); } } } pin("gpio_dm0[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17411"); + values("0.98324"); } rise_transition(scalar) { - values("1.69706"); + values("1.42424"); } cell_fall(scalar) { - values("0.62171"); + values("0.51905"); } fall_transition(scalar) { - values("0.82827"); + values("0.69449"); } } } pin("gpio_dm0[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17242"); + values("0.98217"); } rise_transition(scalar) { - values("1.69338"); + values("1.41980"); } cell_fall(scalar) { - values("0.62121"); + values("0.51925"); } fall_transition(scalar) { - values("0.82648"); + values("0.69300"); } } } pin("gpio_dm0[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17424"); + values("0.98006"); } rise_transition(scalar) { - values("1.69777"); + values("1.41619"); } cell_fall(scalar) { - values("0.62165"); + values("0.51832"); } fall_transition(scalar) { - values("0.82848"); + values("0.69046"); } } } pin("gpio_dm0[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17361"); + values("0.98438"); } rise_transition(scalar) { - values("1.69840"); + values("1.42585"); } cell_fall(scalar) { - values("0.62088"); + values("0.51966"); } fall_transition(scalar) { - values("0.82858"); + values("0.69533"); } } } pin("gpio_dm0[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18025"); + values("0.98453"); } rise_transition(scalar) { - values("1.69328"); + values("1.42379"); } cell_fall(scalar) { - values("0.62434"); + values("0.52031"); } fall_transition(scalar) { - values("0.83387"); + values("0.69424"); } } } pin("gpio_dm0[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17150"); + values("0.97481"); } rise_transition(scalar) { - values("1.69173"); + values("1.40787"); } cell_fall(scalar) { - values("0.62072"); + values("0.51563"); } fall_transition(scalar) { - values("0.82598"); + values("0.68675"); } } } @@ -3995,64 +3995,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97040"); + values("0.96373"); } rise_transition(scalar) { - values("1.40492"); + values("1.39525"); } cell_fall(scalar) { - values("0.51221"); + values("0.50866"); } fall_transition(scalar) { - values("0.68510"); + values("0.68038"); } } } pin("gpio_dm0[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96870"); + values("0.95990"); } rise_transition(scalar) { - values("1.40409"); + values("1.38646"); } cell_fall(scalar) { - values("0.51118"); + values("0.50751"); } fall_transition(scalar) { - values("0.68386"); + values("0.67656"); } } } pin("gpio_dm0[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96582"); + values("0.96524"); } rise_transition(scalar) { - values("1.39711"); + values("1.39628"); } cell_fall(scalar) { - values("0.51025"); + values("0.50994"); } fall_transition(scalar) { - values("0.68172"); + values("0.68130"); } } } @@ -4067,7 +4067,7 @@ library (openframe_project_wrapper) { values("0.96533"); } rise_transition(scalar) { - values("1.39917"); + values("1.39918"); } cell_fall(scalar) { values("0.50939"); @@ -4079,22 +4079,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96700"); + values("0.96666"); } rise_transition(scalar) { - values("1.39751"); + values("1.39703"); } cell_fall(scalar) { - values("0.51104"); + values("0.51086"); } fall_transition(scalar) { - values("0.68194"); + values("0.68170"); } } } @@ -4205,22 +4205,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96664"); + values("0.96744"); } rise_transition(scalar) { - values("1.39532"); + values("1.40209"); } cell_fall(scalar) { - values("0.51118"); + values("0.51054"); } fall_transition(scalar) { - values("0.68148"); + values("0.68300"); } } } @@ -4420,274 +4420,274 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17527"); + values("1.17564"); } rise_transition(scalar) { - values("1.69731"); + values("1.69784"); } cell_fall(scalar) { - values("0.62285"); + values("0.62305"); } fall_transition(scalar) { - values("0.82829"); + values("0.82856"); } } } pin("gpio_dm1[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17470"); + values("1.17723"); } rise_transition(scalar) { - values("1.70108"); + values("1.70477"); } cell_fall(scalar) { - values("0.62132"); + values("0.62267"); } fall_transition(scalar) { - values("0.83005"); + values("0.83184"); } } } pin("gpio_dm1[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0126; timing() { - related_pin : "gpio_loopback_zero[34]"; + related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17352"); + values("0.35301"); } rise_transition(scalar) { - values("1.69522"); + values("0.50940"); } cell_fall(scalar) { - values("0.62177"); + values("0.18325"); } fall_transition(scalar) { - values("0.82723"); + values("0.24775"); } } } pin("gpio_dm1[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0131; timing() { - related_pin : "gpio_loopback_zero[33]"; + related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17121"); + values("0.35351"); } rise_transition(scalar) { - values("1.69175"); + values("0.51129"); } cell_fall(scalar) { - values("0.62057"); + values("0.18322"); } fall_transition(scalar) { - values("0.82558"); + values("0.24835"); } } } pin("gpio_dm1[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0114; timing() { - related_pin : "gpio_loopback_zero[32]"; + related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17587"); + values("0.34947"); } rise_transition(scalar) { - values("1.69900"); + values("0.50449"); } cell_fall(scalar) { - values("0.62297"); + values("0.18140"); } fall_transition(scalar) { - values("0.82891"); + values("0.24515"); } } } pin("gpio_dm1[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0108; timing() { - related_pin : "gpio_loopback_zero[31]"; + related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17310"); + values("0.34682"); } rise_transition(scalar) { - values("1.69489"); + values("0.50184"); } cell_fall(scalar) { - values("0.62145"); + values("0.17979"); } fall_transition(scalar) { - values("0.82710"); + values("0.24331"); } } } pin("gpio_dm1[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0113; timing() { - related_pin : "gpio_loopback_zero[30]"; + related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17375"); + values("0.34807"); } rise_transition(scalar) { - values("1.69459"); + values("0.50377"); } cell_fall(scalar) { - values("0.62213"); + values("0.18034"); } fall_transition(scalar) { - values("0.82718"); + values("0.24442"); } } } pin("gpio_dm1[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0179; timing() { - related_pin : "gpio_loopback_zero[29]"; + related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17473"); + values("0.36809"); } rise_transition(scalar) { - values("1.69707"); + values("0.53247"); } cell_fall(scalar) { - values("0.62232"); + values("0.19099"); } fall_transition(scalar) { - values("0.82830"); + values("0.25868"); } } } pin("gpio_dm1[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0148; timing() { - related_pin : "gpio_loopback_zero[28]"; + related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17309"); + values("0.35925"); } rise_transition(scalar) { - values("1.69340"); + values("0.51889"); } cell_fall(scalar) { - values("0.62188"); + values("0.18650"); } fall_transition(scalar) { - values("0.82652"); + values("0.25214"); } } } pin("gpio_dm1[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0148; timing() { - related_pin : "gpio_loopback_zero[27]"; + related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17517"); + values("0.35885"); } rise_transition(scalar) { - values("1.69779"); + values("0.51907"); } cell_fall(scalar) { - values("0.62258"); + values("0.18606"); } fall_transition(scalar) { - values("0.82853"); + values("0.25214"); } } } pin("gpio_dm1[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0130; timing() { - related_pin : "gpio_loopback_zero[26]"; + related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17373"); + values("0.35313"); } rise_transition(scalar) { - values("1.69840"); + values("0.51075"); } cell_fall(scalar) { - values("0.62101"); + values("0.18301"); } fall_transition(scalar) { - values("0.82859"); + values("0.24809"); } } } pin("gpio_dm1[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0126; timing() { - related_pin : "gpio_loopback_zero[25]"; + related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18040"); + values("0.35303"); } rise_transition(scalar) { - values("1.69329"); + values("0.50951"); } cell_fall(scalar) { - values("0.62449"); + values("0.18321"); } fall_transition(scalar) { - values("0.83388"); + values("0.24790"); } } } pin("gpio_dm1[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0134; timing() { - related_pin : "gpio_loopback_zero[24]"; + related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17218"); + values("0.35485"); } rise_transition(scalar) { - values("1.69175"); + values("0.51256"); } cell_fall(scalar) { - values("0.62139"); + values("0.18413"); } fall_transition(scalar) { - values("0.82602"); + values("0.24908"); } } } @@ -4924,64 +4924,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[12]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0093; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34158"); + values("0.34186"); } rise_transition(scalar) { - values("0.49467"); + values("0.49507"); } cell_fall(scalar) { - values("0.17690"); + values("0.17705"); } fall_transition(scalar) { - values("0.23973"); + values("0.23992"); } } } pin("gpio_dm1[11]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0087; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34366"); + values("0.33985"); } rise_transition(scalar) { - values("0.49769"); + values("0.49215"); } cell_fall(scalar) { - values("0.17800"); + values("0.17599"); } fall_transition(scalar) { - values("0.24119"); + values("0.23851"); } } } pin("gpio_dm1[10]") { direction : output; - capacitance : 0.0093; + capacitance : 0.0090; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34281"); + values("0.34214"); } rise_transition(scalar) { - values("0.49513"); + values("0.49416"); } cell_fall(scalar) { - values("0.17786"); + values("0.17750"); } fall_transition(scalar) { - values("0.24051"); + values("0.24004"); } } } @@ -5134,22 +5134,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[2]") { direction : output; - capacitance : 0.0098; + capacitance : 0.0111; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34346"); + values("0.34825"); } rise_transition(scalar) { - values("0.49737"); + values("0.50320"); } cell_fall(scalar) { - values("0.17790"); + values("0.18070"); } fall_transition(scalar) { - values("0.24106"); + values("0.24421"); } } } @@ -5349,274 +5349,274 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17051"); + values("1.17087"); } rise_transition(scalar) { - values("1.69719"); + values("1.69773"); } cell_fall(scalar) { - values("0.61810"); + values("0.61829"); } fall_transition(scalar) { - values("0.82806"); + values("0.82833"); } } } pin("gpio_dm2[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17294"); + values("1.17547"); } rise_transition(scalar) { - values("1.70106"); + values("1.70474"); } cell_fall(scalar) { - values("0.61956"); + values("0.62091"); } fall_transition(scalar) { - values("0.83000"); + values("0.83179"); } } } pin("gpio_dm2[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0126; timing() { - related_pin : "gpio_loopback_zero[34]"; + related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16916"); + values("0.35117"); } rise_transition(scalar) { - values("1.69512"); + values("0.50937"); } cell_fall(scalar) { - values("0.61743"); + values("0.18142"); } fall_transition(scalar) { - values("0.82703"); + values("0.24770"); } } } pin("gpio_dm2[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0131; timing() { - related_pin : "gpio_loopback_zero[33]"; + related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16666"); + values("0.35322"); } rise_transition(scalar) { - values("1.69164"); + values("0.51129"); } cell_fall(scalar) { - values("0.61603"); + values("0.18293"); } fall_transition(scalar) { - values("0.82536"); + values("0.24835"); } } } pin("gpio_dm2[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0114; timing() { - related_pin : "gpio_loopback_zero[32]"; + related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17172"); + values("0.34764"); } rise_transition(scalar) { - values("1.69891"); + values("0.50446"); } cell_fall(scalar) { - values("0.61883"); + values("0.17958"); } fall_transition(scalar) { - values("0.82873"); + values("0.24509"); } } } pin("gpio_dm2[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0108; timing() { - related_pin : "gpio_loopback_zero[31]"; + related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16878"); + values("0.34619"); } rise_transition(scalar) { - values("1.69479"); + values("0.50183"); } cell_fall(scalar) { - values("0.61713"); + values("0.17916"); } fall_transition(scalar) { - values("0.82690"); + values("0.24330"); } } } pin("gpio_dm2[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0113; timing() { - related_pin : "gpio_loopback_zero[30]"; + related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16891"); + values("0.34778"); } rise_transition(scalar) { - values("1.69447"); + values("0.50377"); } cell_fall(scalar) { - values("0.61730"); + values("0.18005"); } fall_transition(scalar) { - values("0.82693"); + values("0.24441"); } } } pin("gpio_dm2[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0179; timing() { - related_pin : "gpio_loopback_zero[29]"; + related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17030"); + values("0.36780"); } rise_transition(scalar) { - values("1.69697"); + values("0.53246"); } cell_fall(scalar) { - values("0.61791"); + values("0.19071"); } fall_transition(scalar) { - values("0.82808"); + values("0.25867"); } } } pin("gpio_dm2[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0148; timing() { - related_pin : "gpio_loopback_zero[28]"; + related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16715"); + values("0.35821"); } rise_transition(scalar) { - values("1.69326"); + values("0.51887"); } cell_fall(scalar) { - values("0.61596"); + values("0.18547"); } fall_transition(scalar) { - values("0.82623"); + values("0.25212"); } } } pin("gpio_dm2[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0148; timing() { - related_pin : "gpio_loopback_zero[27]"; + related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17088"); + values("0.35858"); } rise_transition(scalar) { - values("1.69769"); + values("0.51906"); } cell_fall(scalar) { - values("0.61830"); + values("0.18579"); } fall_transition(scalar) { - values("0.82833"); + values("0.25213"); } } } pin("gpio_dm2[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0130; timing() { - related_pin : "gpio_loopback_zero[26]"; + related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17301"); + values("0.35286"); } rise_transition(scalar) { - values("1.69839"); + values("0.51075"); } cell_fall(scalar) { - values("0.62028"); + values("0.18275"); } fall_transition(scalar) { - values("0.82856"); + values("0.24809"); } } } pin("gpio_dm2[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0126; timing() { - related_pin : "gpio_loopback_zero[25]"; + related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17618"); + values("0.35155"); } rise_transition(scalar) { - values("1.69309"); + values("0.50949"); } cell_fall(scalar) { - values("0.62030"); + values("0.18174"); } fall_transition(scalar) { - values("0.83348"); + values("0.24785"); } } } pin("gpio_dm2[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0134; timing() { - related_pin : "gpio_loopback_zero[24]"; + related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16563"); + values("0.35403"); } rise_transition(scalar) { - values("1.69157"); + values("0.51255"); } cell_fall(scalar) { - values("0.61487"); + values("0.18331"); } fall_transition(scalar) { - values("0.82568"); + values("0.24906"); } } } @@ -5853,64 +5853,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[12]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0093; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34131"); + values("0.34159"); } rise_transition(scalar) { - values("0.49467"); + values("0.49507"); } cell_fall(scalar) { - values("0.17663"); + values("0.17678"); } fall_transition(scalar) { - values("0.23972"); + values("0.23992"); } } } pin("gpio_dm2[11]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0087; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34339"); + values("0.33958"); } rise_transition(scalar) { - values("0.49768"); + values("0.49215"); } cell_fall(scalar) { - values("0.17773"); + values("0.17572"); } fall_transition(scalar) { - values("0.24119"); + values("0.23850"); } } } pin("gpio_dm2[10]") { direction : output; - capacitance : 0.0093; + capacitance : 0.0090; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34101"); + values("0.34034"); } rise_transition(scalar) { - values("0.49509"); + values("0.49413"); } cell_fall(scalar) { - values("0.17606"); + values("0.17570"); } fall_transition(scalar) { - values("0.24044"); + values("0.23998"); } } } @@ -6063,22 +6063,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[2]") { direction : output; - capacitance : 0.0098; + capacitance : 0.0111; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34319"); + values("0.34686"); } rise_transition(scalar) { - values("0.49737"); + values("0.50318"); } cell_fall(scalar) { - values("0.17763"); + values("0.17932"); } fall_transition(scalar) { - values("0.24105"); + values("0.24418"); } } } @@ -6278,274 +6278,274 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16979"); + values("1.17016"); } rise_transition(scalar) { - values("1.69718"); + values("1.69771"); } cell_fall(scalar) { - values("0.61738"); + values("0.61758"); } fall_transition(scalar) { - values("0.82803"); + values("0.82830"); } } } pin("gpio_holdover[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17280"); + values("1.17533"); } rise_transition(scalar) { - values("1.70105"); + values("1.70474"); } cell_fall(scalar) { - values("0.61943"); + values("0.62078"); } fall_transition(scalar) { - values("0.83000"); + values("0.83179"); } } } pin("gpio_holdover[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16844"); + values("0.97209"); } rise_transition(scalar) { - values("1.69510"); + values("1.40688"); } cell_fall(scalar) { - values("0.61671"); + values("0.51265"); } fall_transition(scalar) { - values("0.82700"); + values("0.68763"); } } } pin("gpio_holdover[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16594"); + values("0.97894"); } rise_transition(scalar) { - values("1.69163"); + values("1.41831"); } cell_fall(scalar) { - values("0.61532"); + values("0.51633"); } fall_transition(scalar) { - values("0.82534"); + values("0.69185"); } } } pin("gpio_holdover[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17102"); + values("0.97480"); } rise_transition(scalar) { - values("1.69890"); + values("1.41480"); } cell_fall(scalar) { - values("0.61813"); + values("0.51352"); } fall_transition(scalar) { - values("0.82870"); + values("0.69033"); } } } pin("gpio_holdover[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16806"); + values("0.99306"); } rise_transition(scalar) { - values("1.69477"); + values("1.43964"); } cell_fall(scalar) { - values("0.61642"); + values("0.52391"); } fall_transition(scalar) { - values("0.82687"); + values("0.70200"); } } } pin("gpio_holdover[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16704"); + values("0.96855"); } rise_transition(scalar) { - values("1.69443"); + values("1.40465"); } cell_fall(scalar) { - values("0.61544"); + values("0.51035"); } fall_transition(scalar) { - values("0.82686"); + values("0.68511"); } } } pin("gpio_holdover[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16958"); + values("0.98249"); } rise_transition(scalar) { - values("1.69695"); + values("1.42423"); } cell_fall(scalar) { - values("0.61720"); + values("0.51830"); } fall_transition(scalar) { - values("0.82806"); + values("0.69447"); } } } pin("gpio_holdover[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16573"); + values("0.97969"); } rise_transition(scalar) { - values("1.69323"); + values("1.41975"); } cell_fall(scalar) { - values("0.61454"); + values("0.51678"); } fall_transition(scalar) { - values("0.82618"); + values("0.69290"); } } } pin("gpio_holdover[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17016"); + values("0.97684"); } rise_transition(scalar) { - values("1.69768"); + values("1.41612"); } cell_fall(scalar) { - values("0.61759"); + values("0.51511"); } fall_transition(scalar) { - values("0.82830"); + values("0.69033"); } } } pin("gpio_holdover[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17188"); + values("0.98366"); } rise_transition(scalar) { - values("1.69836"); + values("1.42584"); } cell_fall(scalar) { - values("0.61916"); + values("0.51894"); } fall_transition(scalar) { - values("0.82851"); + values("0.69531"); } } } pin("gpio_holdover[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17547"); + values("0.98319"); } rise_transition(scalar) { - values("1.69306"); + values("1.42376"); } cell_fall(scalar) { - values("0.61958"); + values("0.51897"); } fall_transition(scalar) { - values("0.83342"); + values("0.69418"); } } } pin("gpio_holdover[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16490"); + values("0.97060"); } rise_transition(scalar) { - values("1.69156"); + values("1.40777"); } cell_fall(scalar) { - values("0.61413"); + values("0.51143"); } fall_transition(scalar) { - values("0.82565"); + values("0.68656"); } } } @@ -6782,64 +6782,64 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96983"); + values("0.96316"); } rise_transition(scalar) { - values("1.40491"); + values("1.39524"); } cell_fall(scalar) { - values("0.51163"); + values("0.50809"); } fall_transition(scalar) { - values("0.68507"); + values("0.68035"); } } } pin("gpio_holdover[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96812"); + values("0.95634"); } rise_transition(scalar) { - values("1.40409"); + values("1.38637"); } cell_fall(scalar) { - values("0.51060"); + values("0.50395"); } fall_transition(scalar) { - values("0.68385"); + values("0.67638"); } } } pin("gpio_holdover[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96446"); + values("0.96388"); } rise_transition(scalar) { - values("1.39708"); + values("1.39626"); } cell_fall(scalar) { - values("0.50889"); + values("0.50858"); } fall_transition(scalar) { - values("0.68167"); + values("0.68126"); } } } @@ -6851,10 +6851,10 @@ library (openframe_project_wrapper) { timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96469"); + values("0.96468"); } rise_transition(scalar) { - values("1.39916"); + values("1.39917"); } cell_fall(scalar) { values("0.50875"); @@ -6866,22 +6866,22 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96414"); + values("0.96381"); } rise_transition(scalar) { - values("1.39744"); + values("1.39696"); } cell_fall(scalar) { - values("0.50819"); + values("0.50802"); } fall_transition(scalar) { - values("0.68180"); + values("0.68156"); } } } @@ -6992,22 +6992,22 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96261"); + values("0.96670"); } rise_transition(scalar) { - values("1.39520"); + values("1.40209"); } cell_fall(scalar) { - values("0.50717"); + values("0.50980"); } fall_transition(scalar) { - values("0.68124"); + values("0.68299"); } } } @@ -7207,274 +7207,274 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16427"); + values("1.16464"); } rise_transition(scalar) { - values("1.69710"); + values("1.69763"); } cell_fall(scalar) { - values("0.61187"); + values("0.61206"); } fall_transition(scalar) { - values("0.82788"); + values("0.82815"); } } } pin("gpio_ib_mode_sel[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17066"); + values("1.17318"); } rise_transition(scalar) { - values("1.70103"); + values("1.70471"); } cell_fall(scalar) { - values("0.61728"); + values("0.61863"); } fall_transition(scalar) { - values("0.82995"); + values("0.83174"); } } } pin("gpio_ib_mode_sel[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16287"); + values("0.97058"); } rise_transition(scalar) { - values("1.69502"); + values("1.40683"); } cell_fall(scalar) { - values("0.61115"); + values("0.51114"); } fall_transition(scalar) { - values("0.82684"); + values("0.68754"); } } } pin("gpio_ib_mode_sel[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16044"); + values("0.97560"); } rise_transition(scalar) { - values("1.69155"); + values("1.41825"); } cell_fall(scalar) { - values("0.60982"); + values("0.51301"); } fall_transition(scalar) { - values("0.82518"); + values("0.69173"); } } } pin("gpio_ib_mode_sel[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16625"); + values("0.97427"); } rise_transition(scalar) { - values("1.69883"); + values("1.41479"); } cell_fall(scalar) { - values("0.61336"); + values("0.51298"); } fall_transition(scalar) { - values("0.82857"); + values("0.69031"); } } } pin("gpio_ib_mode_sel[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16377"); + values("0.99162"); } rise_transition(scalar) { - values("1.69471"); + values("1.43963"); } cell_fall(scalar) { - values("0.61214"); + values("0.52247"); } fall_transition(scalar) { - values("0.82674"); + values("0.70197"); } } } pin("gpio_ib_mode_sel[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16279"); + values("0.96499"); } rise_transition(scalar) { - values("1.69436"); + values("1.40460"); } cell_fall(scalar) { - values("0.61120"); + values("0.50680"); } fall_transition(scalar) { - values("0.82673"); + values("0.68500"); } } } pin("gpio_ib_mode_sel[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16528"); + values("0.98110"); } rise_transition(scalar) { - values("1.69688"); + values("1.42422"); } cell_fall(scalar) { - values("0.61290"); + values("0.51691"); } fall_transition(scalar) { - values("0.82792"); + values("0.69444"); } } } pin("gpio_ib_mode_sel[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16257"); + values("0.97583"); } rise_transition(scalar) { - values("1.69319"); + values("1.41970"); } cell_fall(scalar) { - values("0.61139"); + values("0.51293"); } fall_transition(scalar) { - values("0.82608"); + values("0.69281"); } } } pin("gpio_ib_mode_sel[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16587"); + values("0.97387"); } rise_transition(scalar) { - values("1.69761"); + values("1.41608"); } cell_fall(scalar) { - values("0.61331"); + values("0.51215"); } fall_transition(scalar) { - values("0.82817"); + values("0.69025"); } } } pin("gpio_ib_mode_sel[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16703"); + values("0.98223"); } rise_transition(scalar) { - values("1.69828"); + values("1.42582"); } cell_fall(scalar) { - values("0.61431"); + values("0.51751"); } fall_transition(scalar) { - values("0.82836"); + values("0.69528"); } } } pin("gpio_ib_mode_sel[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16739"); + values("0.97959"); } rise_transition(scalar) { - values("1.69278"); + values("1.42370"); } cell_fall(scalar) { - values("0.61154"); + values("0.51538"); } fall_transition(scalar) { - values("0.83286"); + values("0.69407"); } } } pin("gpio_ib_mode_sel[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16061"); + values("0.96764"); } rise_transition(scalar) { - values("1.69149"); + values("1.40773"); } cell_fall(scalar) { - values("0.60986"); + values("0.50847"); } fall_transition(scalar) { - values("0.82551"); + values("0.68647"); } } } @@ -7711,64 +7711,64 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96831"); + values("0.96166"); } rise_transition(scalar) { - values("1.40488"); + values("1.39521"); } cell_fall(scalar) { - values("0.51012"); + values("0.50659"); } fall_transition(scalar) { - values("0.68502"); + values("0.68030"); } } } pin("gpio_ib_mode_sel[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96758"); + values("0.95338"); } rise_transition(scalar) { - values("1.40408"); + values("1.38631"); } cell_fall(scalar) { - values("0.51006"); + values("0.50101"); } fall_transition(scalar) { - values("0.68384"); + values("0.67627"); } } } pin("gpio_ib_mode_sel[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.95993"); + values("0.95936"); } rise_transition(scalar) { - values("1.39703"); + values("1.39621"); } cell_fall(scalar) { - values("0.50437"); + values("0.50406"); } fall_transition(scalar) { - values("0.68156"); + values("0.68115"); } } } @@ -7783,7 +7783,7 @@ library (openframe_project_wrapper) { values("0.96415"); } rise_transition(scalar) { - values("1.39916"); + values("1.39917"); } cell_fall(scalar) { values("0.50821"); @@ -7795,22 +7795,22 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96116"); + values("0.96083"); } rise_transition(scalar) { - values("1.39738"); + values("1.39690"); } cell_fall(scalar) { - values("0.50522"); + values("0.50504"); } fall_transition(scalar) { - values("0.68169"); + values("0.68145"); } } } @@ -7921,22 +7921,22 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.95965"); + values("0.96617"); } rise_transition(scalar) { - values("1.39513"); + values("1.40208"); } cell_fall(scalar) { - values("0.50421"); + values("0.50927"); } fall_transition(scalar) { - values("0.68110"); + values("0.68298"); } } } @@ -8157,11 +8157,11 @@ library (openframe_project_wrapper) { } pin("gpio_in[1]") { direction : input; - capacitance : 0.0277; + capacitance : 0.3489; } pin("gpio_in[0]") { direction : input; - capacitance : 0.1772; + capacitance : 0.6439; } } bus("gpio_in_h") { @@ -8519,253 +8519,253 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[35]") { direction : output; - capacitance : 0.0089; + capacitance : 0.0094; timing() { related_pin : "gpio_loopback_one[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23784"); + values("0.23932"); } rise_transition(scalar) { - values("0.34390"); + values("0.34605"); } cell_fall(scalar) { - values("0.12209"); + values("0.12288"); } fall_transition(scalar) { - values("0.16684"); + values("0.16788"); } } } pin("gpio_inp_dis[34]") { direction : output; - capacitance : 0.0084; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23638"); + values("0.35266"); } rise_transition(scalar) { - values("0.34177"); + values("0.50939"); } cell_fall(scalar) { - values("0.12132"); + values("0.18291"); } fall_transition(scalar) { - values("0.16581"); + values("0.24774"); } } } pin("gpio_inp_dis[33]") { direction : output; - capacitance : 0.0084; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23623"); + values("0.35342"); } rise_transition(scalar) { - values("0.34173"); + values("0.51129"); } cell_fall(scalar) { - values("0.12118"); + values("0.18313"); } fall_transition(scalar) { - values("0.16583"); + values("0.24835"); } } } pin("gpio_inp_dis[32]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0114; timing() { related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23813"); + values("0.34898"); } rise_transition(scalar) { - values("0.34431"); + values("0.50448"); } cell_fall(scalar) { - values("0.12225"); + values("0.18092"); } fall_transition(scalar) { - values("0.16704"); + values("0.24513"); } } } pin("gpio_inp_dis[31]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0108; timing() { related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23707"); + values("0.34637"); } rise_transition(scalar) { - values("0.34279"); + values("0.50183"); } cell_fall(scalar) { - values("0.12168"); + values("0.17934"); } fall_transition(scalar) { - values("0.16628"); + values("0.24330"); } } } pin("gpio_inp_dis[30]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23832"); + values("0.34800"); } rise_transition(scalar) { - values("0.34437"); + values("0.50377"); } cell_fall(scalar) { - values("0.12241"); + values("0.18026"); } fall_transition(scalar) { - values("0.16713"); + values("0.24442"); } } } pin("gpio_inp_dis[29]") { direction : output; - capacitance : 0.0082; + capacitance : 0.0179; timing() { related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23640"); + values("0.36800"); } rise_transition(scalar) { - values("0.34085"); + values("0.53246"); } cell_fall(scalar) { - values("0.12158"); + values("0.19090"); } fall_transition(scalar) { - values("0.16564"); + values("0.25868"); } } } pin("gpio_inp_dis[28]") { direction : output; - capacitance : 0.0079; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23479"); + values("0.35854"); } rise_transition(scalar) { - values("0.33947"); + values("0.51888"); } cell_fall(scalar) { - values("0.12048"); + values("0.18579"); } fall_transition(scalar) { - values("0.16469"); + values("0.25212"); } } } pin("gpio_inp_dis[27]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.24002"); + values("0.35876"); } rise_transition(scalar) { - values("0.34705"); + values("0.51907"); } cell_fall(scalar) { - values("0.12325"); + values("0.18597"); } fall_transition(scalar) { - values("0.16836"); + values("0.25214"); } } } pin("gpio_inp_dis[26]") { direction : output; - capacitance : 0.0083; + capacitance : 0.0130; timing() { related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23640"); + values("0.35304"); } rise_transition(scalar) { - values("0.34147"); + values("0.51075"); } cell_fall(scalar) { - values("0.12142"); + values("0.18293"); } fall_transition(scalar) { - values("0.16571"); + values("0.24809"); } } } pin("gpio_inp_dis[25]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23869"); + values("0.35268"); } rise_transition(scalar) { - values("0.34512"); + values("0.50951"); } cell_fall(scalar) { - values("0.12254"); + values("0.18286"); } fall_transition(scalar) { - values("0.16743"); + values("0.24789"); } } } pin("gpio_inp_dis[24]") { direction : output; - capacitance : 0.0077; + capacitance : 0.0134; timing() { related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23412"); + values("0.35411"); } rise_transition(scalar) { - values("0.33850"); + values("0.51255"); } cell_fall(scalar) { - values("0.12013"); + values("0.18339"); } fall_transition(scalar) { - values("0.16423"); + values("0.24907"); } } } @@ -9002,64 +9002,64 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[12]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0093; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34149"); + values("0.34177"); } rise_transition(scalar) { - values("0.49467"); + values("0.49507"); } cell_fall(scalar) { - values("0.17681"); + values("0.17696"); } fall_transition(scalar) { - values("0.23973"); + values("0.23992"); } } } pin("gpio_inp_dis[11]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0087; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34357"); + values("0.33976"); } rise_transition(scalar) { - values("0.49769"); + values("0.49215"); } cell_fall(scalar) { - values("0.17791"); + values("0.17590"); } fall_transition(scalar) { - values("0.24119"); + values("0.23850"); } } } pin("gpio_inp_dis[10]") { direction : output; - capacitance : 0.0093; + capacitance : 0.0090; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34247"); + values("0.34180"); } rise_transition(scalar) { - values("0.49512"); + values("0.49416"); } cell_fall(scalar) { - values("0.17752"); + values("0.17716"); } fall_transition(scalar) { - values("0.24050"); + values("0.24003"); } } } @@ -9212,22 +9212,22 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[2]") { direction : output; - capacitance : 0.0098; + capacitance : 0.0111; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34337"); + values("0.34756"); } rise_transition(scalar) { - values("0.49737"); + values("0.50319"); } cell_fall(scalar) { - values("0.17781"); + values("0.18002"); } fall_transition(scalar) { - values("0.24106"); + values("0.24419"); } } } @@ -9312,51 +9312,51 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[35]") { direction : input; - capacitance : 0.0758; + capacitance : 0.0763; } pin("gpio_loopback_one[34]") { direction : input; - capacitance : 0.0753; + capacitance : 0.1129; } pin("gpio_loopback_one[33]") { direction : input; - capacitance : 0.0753; + capacitance : 0.1134; } pin("gpio_loopback_one[32]") { direction : input; - capacitance : 0.0759; + capacitance : 0.1118; } pin("gpio_loopback_one[31]") { direction : input; - capacitance : 0.0755; + capacitance : 0.1112; } pin("gpio_loopback_one[30]") { direction : input; - capacitance : 0.0759; + capacitance : 0.1116; } pin("gpio_loopback_one[29]") { direction : input; - capacitance : 0.0750; + capacitance : 0.1182; } pin("gpio_loopback_one[28]") { direction : input; - capacitance : 0.0748; + capacitance : 0.1151; } pin("gpio_loopback_one[27]") { direction : input; - capacitance : 0.0765; + capacitance : 0.1152; } pin("gpio_loopback_one[26]") { direction : input; - capacitance : 0.0752; + capacitance : 0.1133; } pin("gpio_loopback_one[25]") { direction : input; - capacitance : 0.0760; + capacitance : 0.1129; } pin("gpio_loopback_one[24]") { direction : input; - capacitance : 0.0746; + capacitance : 0.1137; } pin("gpio_loopback_one[23]") { direction : input; @@ -9404,15 +9404,15 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[12]") { direction : input; - capacitance : 0.1096; + capacitance : 0.1097; } pin("gpio_loopback_one[11]") { direction : input; - capacitance : 0.1102; + capacitance : 0.1090; } pin("gpio_loopback_one[10]") { direction : input; - capacitance : 0.1096; + capacitance : 0.1094; } pin("gpio_loopback_one[9]") { direction : input; @@ -9444,7 +9444,7 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[2]") { direction : input; - capacitance : 0.1102; + capacitance : 0.1115; } pin("gpio_loopback_one[1]") { direction : input; @@ -9489,55 +9489,55 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[36]") { direction : input; - capacitance : 0.3808; + capacitance : 0.3809; } pin("gpio_loopback_zero[35]") { direction : input; - capacitance : 0.3819; + capacitance : 0.3827; } pin("gpio_loopback_zero[34]") { direction : input; - capacitance : 0.3803; + capacitance : 0.3151; } pin("gpio_loopback_zero[33]") { direction : input; - capacitance : 0.3795; + capacitance : 0.3179; } pin("gpio_loopback_zero[32]") { direction : input; - capacitance : 0.3812; + capacitance : 0.3172; } pin("gpio_loopback_zero[31]") { direction : input; - capacitance : 0.3803; + capacitance : 0.3229; } pin("gpio_loopback_zero[30]") { direction : input; - capacitance : 0.3802; + capacitance : 0.3148; } pin("gpio_loopback_zero[29]") { direction : input; - capacitance : 0.3807; + capacitance : 0.3194; } pin("gpio_loopback_zero[28]") { direction : input; - capacitance : 0.3799; + capacitance : 0.3183; } pin("gpio_loopback_zero[27]") { direction : input; - capacitance : 0.3809; + capacitance : 0.3175; } pin("gpio_loopback_zero[26]") { direction : input; - capacitance : 0.3811; + capacitance : 0.3198; } pin("gpio_loopback_zero[25]") { direction : input; - capacitance : 0.3811; + capacitance : 0.3192; } pin("gpio_loopback_zero[24]") { direction : input; - capacitance : 0.3795; + capacitance : 0.3155; } pin("gpio_loopback_zero[23]") { direction : input; @@ -9585,15 +9585,15 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[12]") { direction : input; - capacitance : 0.3149; + capacitance : 0.3127; } pin("gpio_loopback_zero[11]") { direction : input; - capacitance : 0.3150; + capacitance : 0.3107; } pin("gpio_loopback_zero[10]") { direction : input; - capacitance : 0.3132; + capacitance : 0.3130; } pin("gpio_loopback_zero[9]") { direction : input; @@ -9601,7 +9601,7 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[8]") { direction : input; - capacitance : 0.3132; + capacitance : 0.3131; } pin("gpio_loopback_zero[7]") { direction : input; @@ -9625,7 +9625,7 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[2]") { direction : input; - capacitance : 0.3126; + capacitance : 0.3145; } pin("gpio_loopback_zero[1]") { direction : input; @@ -9810,253 +9810,253 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[35]") { direction : output; - capacitance : 0.0089; + capacitance : 0.0094; timing() { related_pin : "gpio_loopback_one[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23761"); + values("0.23909"); } rise_transition(scalar) { - values("0.34389"); + values("0.34605"); } cell_fall(scalar) { - values("0.12186"); + values("0.12264"); } fall_transition(scalar) { - values("0.16683"); + values("0.16788"); } } } pin("gpio_oeb[34]") { direction : output; - capacitance : 0.0084; + capacitance : 0.0141; timing() { - related_pin : "gpio_loopback_one[34]"; + related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23615"); + values("0.96908"); } rise_transition(scalar) { - values("0.34177"); + values("1.40679"); } cell_fall(scalar) { - values("0.12109"); + values("0.50964"); } fall_transition(scalar) { - values("0.16580"); + values("0.68746"); } } } pin("gpio_oeb[33]") { direction : output; - capacitance : 0.0084; + capacitance : 0.0169; timing() { - related_pin : "gpio_loopback_one[33]"; + related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23632"); + values("0.97287"); } rise_transition(scalar) { - values("0.34173"); + values("1.41822"); } cell_fall(scalar) { - values("0.12127"); + values("0.51028"); } fall_transition(scalar) { - values("0.16583"); + values("0.69166"); } } } pin("gpio_oeb[32]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0162; timing() { - related_pin : "gpio_loopback_one[32]"; + related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23791"); + values("0.97301"); } rise_transition(scalar) { - values("0.34431"); + values("1.41478"); } cell_fall(scalar) { - values("0.12202"); + values("0.51173"); } fall_transition(scalar) { - values("0.16704"); + values("0.69029"); } } } pin("gpio_oeb[31]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0219; timing() { - related_pin : "gpio_loopback_one[31]"; + related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23685"); + values("0.99146"); } rise_transition(scalar) { - values("0.34279"); + values("1.43963"); } cell_fall(scalar) { - values("0.12146"); + values("0.52231"); } fall_transition(scalar) { - values("0.16628"); + values("0.70197"); } } } pin("gpio_oeb[30]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0138; timing() { - related_pin : "gpio_loopback_one[30]"; + related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23784"); + values("0.96311"); } rise_transition(scalar) { - values("0.34436"); + values("1.40458"); } cell_fall(scalar) { - values("0.12192"); + values("0.50492"); } fall_transition(scalar) { - values("0.16712"); + values("0.68497"); } } } pin("gpio_oeb[29]") { direction : output; - capacitance : 0.0082; + capacitance : 0.0185; timing() { - related_pin : "gpio_loopback_one[29]"; + related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23515"); + values("0.98094"); } rise_transition(scalar) { - values("0.34083"); + values("1.42421"); } cell_fall(scalar) { - values("0.12033"); + values("0.51675"); } fall_transition(scalar) { - values("0.16560"); + values("0.69444"); } } } pin("gpio_oeb[28]") { direction : output; - capacitance : 0.0079; + capacitance : 0.0173; timing() { - related_pin : "gpio_loopback_one[28]"; + related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23457"); + values("0.97616"); } rise_transition(scalar) { - values("0.33947"); + values("1.41970"); } cell_fall(scalar) { - values("0.12026"); + values("0.51325"); } fall_transition(scalar) { - values("0.16469"); + values("0.69281"); } } } pin("gpio_oeb[27]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0165; timing() { - related_pin : "gpio_loopback_one[27]"; + related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23978"); + values("0.97159"); } rise_transition(scalar) { - values("0.34705"); + values("1.41606"); } cell_fall(scalar) { - values("0.12301"); + values("0.50987"); } fall_transition(scalar) { - values("0.16835"); + values("0.69021"); } } } pin("gpio_oeb[26]") { direction : output; - capacitance : 0.0083; + capacitance : 0.0188; timing() { - related_pin : "gpio_loopback_one[26]"; + related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23577"); + values("0.98207"); } rise_transition(scalar) { - values("0.34146"); + values("1.42582"); } cell_fall(scalar) { - values("0.12080"); + values("0.51735"); } fall_transition(scalar) { - values("0.16570"); + values("0.69528"); } } } pin("gpio_oeb[25]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0182; timing() { - related_pin : "gpio_loopback_one[25]"; + related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23847"); + values("0.97772"); } rise_transition(scalar) { - values("0.34512"); + values("1.42368"); } cell_fall(scalar) { - values("0.12232"); + values("0.51351"); } fall_transition(scalar) { - values("0.16742"); + values("0.69403"); } } } pin("gpio_oeb[24]") { direction : output; - capacitance : 0.0077; + capacitance : 0.0146; timing() { - related_pin : "gpio_loopback_one[24]"; + related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23390"); + values("0.96772"); } rise_transition(scalar) { - values("0.33850"); + values("1.40773"); } cell_fall(scalar) { - values("0.11991"); + values("0.50855"); } fall_transition(scalar) { - values("0.16422"); + values("0.68647"); } } } @@ -10293,64 +10293,64 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96664"); + values("0.96000"); } rise_transition(scalar) { - values("1.40486"); + values("1.39518"); } cell_fall(scalar) { - values("0.50845"); + values("0.50493"); } fall_transition(scalar) { - values("0.68497"); + values("0.68025"); } } } pin("gpio_oeb[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96742"); + values("0.95256"); } rise_transition(scalar) { - values("1.40408"); + values("1.38630"); } cell_fall(scalar) { - values("0.50991"); + values("0.50018"); } fall_transition(scalar) { - values("0.68384"); + values("0.67625"); } } } pin("gpio_oeb[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.95967"); + values("0.95909"); } rise_transition(scalar) { - values("1.39703"); + values("1.39620"); } cell_fall(scalar) { - values("0.50411"); + values("0.50380"); } fall_transition(scalar) { - values("0.68156"); + values("0.68115"); } } } @@ -10365,7 +10365,7 @@ library (openframe_project_wrapper) { values("0.96400"); } rise_transition(scalar) { - values("1.39916"); + values("1.39917"); } cell_fall(scalar) { values("0.50806"); @@ -10377,22 +10377,22 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96033"); + values("0.96000"); } rise_transition(scalar) { - values("1.39737"); + values("1.39689"); } cell_fall(scalar) { - values("0.50439"); + values("0.50422"); } fall_transition(scalar) { - values("0.68166"); + values("0.68143"); } } } @@ -10503,22 +10503,22 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.95782"); + values("0.96601"); } rise_transition(scalar) { - values("1.39510"); + values("1.40208"); } cell_fall(scalar) { - values("0.50239"); + values("0.50912"); } fall_transition(scalar) { - values("0.68104"); + values("0.68298"); } } } @@ -10718,276 +10718,89 @@ library (openframe_project_wrapper) { } pin("gpio_out[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16909"); + values("1.16945"); } rise_transition(scalar) { - values("1.69717"); + values("1.69770"); } cell_fall(scalar) { - values("0.61668"); + values("0.61687"); } fall_transition(scalar) { - values("0.82801"); + values("0.82828"); } } } pin("gpio_out[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17267"); + values("1.17520"); } rise_transition(scalar) { - values("1.70105"); + values("1.70474"); } cell_fall(scalar) { - values("0.61930"); + values("0.62064"); } fall_transition(scalar) { - values("0.82999"); + values("0.83179"); } } } pin("gpio_out[34]") { direction : output; - capacitance : 0.0125; - timing() { - related_pin : "gpio_loopback_zero[34]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16773"); - } - rise_transition(scalar) { - values("1.69509"); - } - cell_fall(scalar) { - values("0.61601"); - } - fall_transition(scalar) { - values("0.82697"); - } - } + capacitance : 0.2132; } pin("gpio_out[33]") { direction : output; - capacitance : 0.0117; - timing() { - related_pin : "gpio_loopback_zero[33]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16523"); - } - rise_transition(scalar) { - values("1.69161"); - } - cell_fall(scalar) { - values("0.61461"); - } - fall_transition(scalar) { - values("0.82531"); - } - } + capacitance : 0.1864; } pin("gpio_out[32]") { direction : output; - capacitance : 0.0134; - timing() { - related_pin : "gpio_loopback_zero[32]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16925"); - } - rise_transition(scalar) { - values("1.69887"); - } - cell_fall(scalar) { - values("0.61636"); - } - fall_transition(scalar) { - values("0.82864"); - } - } + capacitance : 0.1295; } pin("gpio_out[31]") { direction : output; - capacitance : 0.0124; - timing() { - related_pin : "gpio_loopback_zero[31]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16735"); - } - rise_transition(scalar) { - values("1.69476"); - } - cell_fall(scalar) { - values("0.61571"); - } - fall_transition(scalar) { - values("0.82684"); - } - } + capacitance : 0.0626; } pin("gpio_out[30]") { direction : output; - capacitance : 0.0123; - timing() { - related_pin : "gpio_loopback_zero[30]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16552"); - } - rise_transition(scalar) { - values("1.69440"); - } - cell_fall(scalar) { - values("0.61392"); - } - fall_transition(scalar) { - values("0.82681"); - } - } + capacitance : 0.0310; } pin("gpio_out[29]") { direction : output; - capacitance : 0.0129; - timing() { - related_pin : "gpio_loopback_zero[29]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16888"); - } - rise_transition(scalar) { - values("1.69694"); - } - cell_fall(scalar) { - values("0.61649"); - } - fall_transition(scalar) { - values("0.82803"); - } - } + capacitance : 0.1234; } pin("gpio_out[28]") { direction : output; - capacitance : 0.0120; - timing() { - related_pin : "gpio_loopback_zero[28]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16503"); - } - rise_transition(scalar) { - values("1.69322"); - } - cell_fall(scalar) { - values("0.61384"); - } - fall_transition(scalar) { - values("0.82615"); - } - } + capacitance : 0.1791; } pin("gpio_out[27]") { direction : output; - capacitance : 0.0130; - timing() { - related_pin : "gpio_loopback_zero[27]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16946"); - } - rise_transition(scalar) { - values("1.69766"); - } - cell_fall(scalar) { - values("0.61688"); - } - fall_transition(scalar) { - values("0.82828"); - } - } + capacitance : 0.2561; } pin("gpio_out[26]") { direction : output; - capacitance : 0.0132; - timing() { - related_pin : "gpio_loopback_zero[26]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.17036"); - } - rise_transition(scalar) { - values("1.69833"); - } - cell_fall(scalar) { - values("0.61764"); - } - fall_transition(scalar) { - values("0.82845"); - } - } + capacitance : 0.3456; } pin("gpio_out[25]") { direction : output; - capacitance : 0.0132; - timing() { - related_pin : "gpio_loopback_zero[25]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.17476"); - } - rise_transition(scalar) { - values("1.69303"); - } - cell_fall(scalar) { - values("0.61888"); - } - fall_transition(scalar) { - values("0.83336"); - } - } + capacitance : 0.4219; } pin("gpio_out[24]") { direction : output; - capacitance : 0.0116; - timing() { - related_pin : "gpio_loopback_zero[24]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16419"); - } - rise_transition(scalar) { - values("1.69155"); - } - cell_fall(scalar) { - values("0.61343"); - } - fall_transition(scalar) { - values("0.82562"); - } - } + capacitance : 0.4631; } pin("gpio_out[23]") { direction : output; @@ -11222,47 +11035,47 @@ library (openframe_project_wrapper) { } pin("gpio_out[12]") { direction : output; - capacitance : 0.0262; + capacitance : 0.0249; } pin("gpio_out[11]") { direction : output; - capacitance : 0.0295; + capacitance : 0.0282; } pin("gpio_out[10]") { direction : output; - capacitance : 0.0341; + capacitance : 0.0347; } pin("gpio_out[9]") { direction : output; - capacitance : 0.0406; + capacitance : 0.0412; } pin("gpio_out[8]") { direction : output; - capacitance : 0.0487; + capacitance : 0.0491; } pin("gpio_out[7]") { direction : output; - capacitance : 0.0460; + capacitance : 0.0466; } pin("gpio_out[6]") { direction : output; - capacitance : 0.0397; + capacitance : 0.0403; } pin("gpio_out[5]") { direction : output; - capacitance : 0.0366; + capacitance : 0.0372; } pin("gpio_out[4]") { direction : output; - capacitance : 0.0310; + capacitance : 0.0316; } pin("gpio_out[3]") { direction : output; - capacitance : 0.0273; + capacitance : 0.0274; } pin("gpio_out[2]") { direction : output; - capacitance : 0.0230; + capacitance : 0.0255; } pin("gpio_out[1]") { direction : output; @@ -11460,274 +11273,274 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17556"); + values("1.17593"); } rise_transition(scalar) { - values("1.69732"); + values("1.69785"); } cell_fall(scalar) { - values("0.62313"); + values("0.62333"); } fall_transition(scalar) { - values("0.82831"); + values("0.82858"); } } } pin("gpio_slow_sel[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17475"); + values("1.17728"); } rise_transition(scalar) { - values("1.70108"); + values("1.70477"); } cell_fall(scalar) { - values("0.62137"); + values("0.62272"); } fall_transition(scalar) { - values("0.83005"); + values("0.83185"); } } } pin("gpio_slow_sel[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17357"); + values("0.97318"); } rise_transition(scalar) { - values("1.69522"); + values("1.40692"); } cell_fall(scalar) { - values("0.62182"); + values("0.51373"); } fall_transition(scalar) { - values("0.82724"); + values("0.68771"); } } } pin("gpio_slow_sel[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17149"); + values("0.98165"); } rise_transition(scalar) { - values("1.69176"); + values("1.41838"); } cell_fall(scalar) { - values("0.62085"); + values("0.51904"); } fall_transition(scalar) { - values("0.82560"); + values("0.69198"); } } } pin("gpio_slow_sel[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17655"); + values("0.97937"); } rise_transition(scalar) { - values("1.69902"); + values("1.41488"); } cell_fall(scalar) { - values("0.62364"); + values("0.51807"); } fall_transition(scalar) { - values("0.82895"); + values("0.69049"); } } } pin("gpio_slow_sel[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17316"); + values("0.99453"); } rise_transition(scalar) { - values("1.69489"); + values("1.43966"); } cell_fall(scalar) { - values("0.62150"); + values("0.52538"); } fall_transition(scalar) { - values("0.82710"); + values("0.70204"); } } } pin("gpio_slow_sel[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17404"); + values("0.97384"); } rise_transition(scalar) { - values("1.69460"); + values("1.40478"); } cell_fall(scalar) { - values("0.62241"); + values("0.51563"); } fall_transition(scalar) { - values("0.82720"); + values("0.68538"); } } } pin("gpio_slow_sel[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17478"); + values("0.98325"); } rise_transition(scalar) { - values("1.69708"); + values("1.42424"); } cell_fall(scalar) { - values("0.62237"); + values("0.51906"); } fall_transition(scalar) { - values("0.82830"); + values("0.69449"); } } } pin("gpio_slow_sel[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17338"); + values("0.98288"); } rise_transition(scalar) { - values("1.69341"); + values("1.41982"); } cell_fall(scalar) { - values("0.62217"); + values("0.51996"); } fall_transition(scalar) { - values("0.82654"); + values("0.69303"); } } } pin("gpio_slow_sel[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17522"); + values("0.98095"); } rise_transition(scalar) { - values("1.69779"); + values("1.41621"); } cell_fall(scalar) { - values("0.62263"); + values("0.51921"); } fall_transition(scalar) { - values("0.82854"); + values("0.69051"); } } } pin("gpio_slow_sel[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17379"); + values("0.98439"); } rise_transition(scalar) { - values("1.69840"); + values("1.42585"); } cell_fall(scalar) { - values("0.62106"); + values("0.51967"); } fall_transition(scalar) { - values("0.82859"); + values("0.69533"); } } } pin("gpio_slow_sel[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18045"); + values("0.98466"); } rise_transition(scalar) { - values("1.69329"); + values("1.42379"); } cell_fall(scalar) { - values("0.62454"); + values("0.52044"); } fall_transition(scalar) { - values("0.83389"); + values("0.69425"); } } } pin("gpio_slow_sel[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17246"); + values("0.97550"); } rise_transition(scalar) { - values("1.69176"); + values("1.40789"); } cell_fall(scalar) { - values("0.62167"); + values("0.51632"); } fall_transition(scalar) { - values("0.82604"); + values("0.68679"); } } } @@ -11964,64 +11777,64 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97055"); + values("0.96387"); } rise_transition(scalar) { - values("1.40492"); + values("1.39525"); } cell_fall(scalar) { - values("0.51235"); + values("0.50879"); } fall_transition(scalar) { - values("0.68510"); + values("0.68038"); } } } pin("gpio_slow_sel[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96883"); + values("0.96058"); } rise_transition(scalar) { - values("1.40409"); + values("1.38648"); } cell_fall(scalar) { - values("0.51132"); + values("0.50818"); } fall_transition(scalar) { - values("0.68386"); + values("0.67660"); } } } pin("gpio_slow_sel[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96668"); + values("0.96610"); } rise_transition(scalar) { - values("1.39713"); + values("1.39630"); } cell_fall(scalar) { - values("0.51111"); + values("0.51080"); } fall_transition(scalar) { - values("0.68175"); + values("0.68134"); } } } @@ -12036,7 +11849,7 @@ library (openframe_project_wrapper) { values("0.96571"); } rise_transition(scalar) { - values("1.39917"); + values("1.39918"); } cell_fall(scalar) { values("0.50977"); @@ -12048,22 +11861,22 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96750"); + values("0.96717"); } rise_transition(scalar) { - values("1.39752"); + values("1.39704"); } cell_fall(scalar) { - values("0.51154"); + values("0.51137"); } fall_transition(scalar) { - values("0.68197"); + values("0.68173"); } } } @@ -12174,22 +11987,22 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96757"); + values("0.96744"); } rise_transition(scalar) { - values("1.39535"); + values("1.40209"); } cell_fall(scalar) { - values("0.51211"); + values("0.51054"); } fall_transition(scalar) { - values("0.68154"); + values("0.68300"); } } } @@ -12389,274 +12202,274 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16653"); + values("1.16689"); } rise_transition(scalar) { - values("1.69713"); + values("1.69766"); } cell_fall(scalar) { - values("0.61412"); + values("0.61432"); } fall_transition(scalar) { - values("0.82793"); + values("0.82820"); } } } pin("gpio_vtrip_sel[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17221"); + values("1.17474"); } rise_transition(scalar) { - values("1.70105"); + values("1.70473"); } cell_fall(scalar) { - values("0.61884"); + values("0.62018"); } fall_transition(scalar) { - values("0.82998"); + values("0.83178"); } } } pin("gpio_vtrip_sel[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16517"); + values("0.97171"); } rise_transition(scalar) { - values("1.69505"); + values("1.40687"); } cell_fall(scalar) { - values("0.61345"); + values("0.51226"); } fall_transition(scalar) { - values("0.82689"); + values("0.68761"); } } } pin("gpio_vtrip_sel[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16268"); + values("0.97584"); } rise_transition(scalar) { - values("1.69157"); + values("1.41826"); } cell_fall(scalar) { - values("0.61206"); + values("0.51324"); } fall_transition(scalar) { - values("0.82523"); + values("0.69173"); } } } pin("gpio_vtrip_sel[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16779"); + values("0.97440"); } rise_transition(scalar) { - values("1.69885"); + values("1.41479"); } cell_fall(scalar) { - values("0.61491"); + values("0.51312"); } fall_transition(scalar) { - values("0.82860"); + values("0.69032"); } } } pin("gpio_vtrip_sel[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16479"); + values("0.99175"); } rise_transition(scalar) { - values("1.69472"); + values("1.43963"); } cell_fall(scalar) { - values("0.61316"); + values("0.52261"); } fall_transition(scalar) { - values("0.82676"); + values("0.70197"); } } } pin("gpio_vtrip_sel[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16296"); + values("0.96571"); } rise_transition(scalar) { - values("1.69437"); + values("1.40461"); } cell_fall(scalar) { - values("0.61136"); + values("0.50752"); } fall_transition(scalar) { - values("0.82674"); + values("0.68502"); } } } pin("gpio_vtrip_sel[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16631"); + values("0.98143"); } rise_transition(scalar) { - values("1.69690"); + values("1.42422"); } cell_fall(scalar) { - values("0.61393"); + values("0.51724"); } fall_transition(scalar) { - values("0.82795"); + values("0.69445"); } } } pin("gpio_vtrip_sel[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16119"); + values("0.97599"); } rise_transition(scalar) { - values("1.69317"); + values("1.41970"); } cell_fall(scalar) { - values("0.61001"); + values("0.51309"); } fall_transition(scalar) { - values("0.82606"); + values("0.69281"); } } } pin("gpio_vtrip_sel[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16690"); + values("0.97460"); } rise_transition(scalar) { - values("1.69762"); + values("1.41609"); } cell_fall(scalar) { - values("0.61433"); + values("0.51287"); } fall_transition(scalar) { - values("0.82820"); + values("0.69026"); } } } pin("gpio_vtrip_sel[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16779"); + values("0.98256"); } rise_transition(scalar) { - values("1.69829"); + values("1.42582"); } cell_fall(scalar) { - values("0.61507"); + values("0.51784"); } fall_transition(scalar) { - values("0.82838"); + values("0.69529"); } } } pin("gpio_vtrip_sel[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17104"); + values("0.98033"); } rise_transition(scalar) { - values("1.69289"); + values("1.42371"); } cell_fall(scalar) { - values("0.61518"); + values("0.51611"); } fall_transition(scalar) { - values("0.83308"); + values("0.69409"); } } } pin("gpio_vtrip_sel[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16164"); + values("0.96777"); } rise_transition(scalar) { - values("1.69151"); + values("1.40773"); } cell_fall(scalar) { - values("0.61088"); + values("0.50861"); } fall_transition(scalar) { - values("0.82554"); + values("0.68647"); } } } @@ -12893,64 +12706,64 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96941"); + values("0.96275"); } rise_transition(scalar) { - values("1.40490"); + values("1.39523"); } cell_fall(scalar) { - values("0.51122"); + values("0.50768"); } fall_transition(scalar) { - values("0.68506"); + values("0.68034"); } } } pin("gpio_vtrip_sel[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96771"); + values("0.95410"); } rise_transition(scalar) { - values("1.40408"); + values("1.38633"); } cell_fall(scalar) { - values("0.51020"); + values("0.50173"); } fall_transition(scalar) { - values("0.68384"); + values("0.67629"); } } } pin("gpio_vtrip_sel[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96160"); + values("0.96103"); } rise_transition(scalar) { - values("1.39705"); + values("1.39622"); } cell_fall(scalar) { - values("0.50604"); + values("0.50573"); } fall_transition(scalar) { - values("0.68159"); + values("0.68118"); } } } @@ -12965,10 +12778,10 @@ library (openframe_project_wrapper) { values("0.96428"); } rise_transition(scalar) { - values("1.39916"); + values("1.39917"); } cell_fall(scalar) { - values("0.50835"); + values("0.50834"); } fall_transition(scalar) { values("0.68147"); @@ -12977,22 +12790,22 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96189"); + values("0.96156"); } rise_transition(scalar) { - values("1.39739"); + values("1.39691"); } cell_fall(scalar) { - values("0.50594"); + values("0.50577"); } fall_transition(scalar) { - values("0.68171"); + values("0.68148"); } } } @@ -13103,22 +12916,22 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96037"); + values("0.96630"); } rise_transition(scalar) { - values("1.39514"); + values("1.40209"); } cell_fall(scalar) { - values("0.50493"); + values("0.50940"); } fall_transition(scalar) { - values("0.68113"); + values("0.68298"); } } } diff --git a/lib/openframe_project_wrapper.lib b/lib/openframe_project_wrapper.lib index 58e4a07..ef123ee 100644 --- a/lib/openframe_project_wrapper.lib +++ b/lib/openframe_project_wrapper.lib @@ -167,7 +167,7 @@ library (openframe_project_wrapper) { } cell ("openframe_project_wrapper") { - area : 16852.445 + area : 33705.535 is_macro_cell : true; pin("por_l") { direction : input; @@ -704,274 +704,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17431"); + values("1.17468"); } rise_transition(scalar) { - values("1.69728"); + values("1.69781"); } cell_fall(scalar) { - values("0.62189"); + values("0.62209"); } fall_transition(scalar) { - values("0.82824"); + values("0.82851"); } } } pin("gpio_analog_en[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17464"); + values("1.17717"); } rise_transition(scalar) { - values("1.70108"); + values("1.70476"); } cell_fall(scalar) { - values("0.62126"); + values("0.62261"); } fall_transition(scalar) { - values("0.83005"); + values("0.83184"); } } } pin("gpio_analog_en[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17309"); + values("0.97271"); } rise_transition(scalar) { - values("1.69521"); + values("1.40690"); } cell_fall(scalar) { - values("0.62134"); + values("0.51327"); } fall_transition(scalar) { - values("0.82721"); + values("0.68767"); } } } pin("gpio_analog_en[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17084"); + values("0.98181"); } rise_transition(scalar) { - values("1.69174"); + values("1.41838"); } cell_fall(scalar) { - values("0.62020"); + values("0.51920"); } fall_transition(scalar) { - values("0.82556"); + values("0.69199"); } } } pin("gpio_analog_en[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17538"); + values("0.97848"); } rise_transition(scalar) { - values("1.69899"); + values("1.41486"); } cell_fall(scalar) { - values("0.62248"); + values("0.51719"); } fall_transition(scalar) { - values("0.82889"); + values("0.69045"); } } } pin("gpio_analog_en[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17304"); + values("0.99451"); } rise_transition(scalar) { - values("1.69489"); + values("1.43966"); } cell_fall(scalar) { - values("0.62138"); + values("0.52536"); } fall_transition(scalar) { - values("0.82710"); + values("0.70204"); } } } pin("gpio_analog_en[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17338"); + values("0.97337"); } rise_transition(scalar) { - values("1.69458"); + values("1.40477"); } cell_fall(scalar) { - values("0.62176"); + values("0.51516"); } fall_transition(scalar) { - values("0.82716"); + values("0.68535"); } } } pin("gpio_analog_en[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17466"); + values("0.98316"); } rise_transition(scalar) { - values("1.69707"); + values("1.42424"); } cell_fall(scalar) { - values("0.62226"); + values("0.51897"); } fall_transition(scalar) { - values("0.82830"); + values("0.69449"); } } } pin("gpio_analog_en[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17272"); + values("0.98238"); } rise_transition(scalar) { - values("1.69339"); + values("1.41980"); } cell_fall(scalar) { - values("0.62151"); + values("0.51946"); } fall_transition(scalar) { - values("0.82650"); + values("0.69301"); } } } pin("gpio_analog_en[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17455"); + values("0.98023"); } rise_transition(scalar) { - values("1.69778"); + values("1.41619"); } cell_fall(scalar) { - values("0.62196"); + values("0.51850"); } fall_transition(scalar) { - values("0.82850"); + values("0.69047"); } } } pin("gpio_analog_en[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17367"); + values("0.98430"); } rise_transition(scalar) { - values("1.69840"); + values("1.42584"); } cell_fall(scalar) { - values("0.62094"); + values("0.51957"); } fall_transition(scalar) { - values("0.82859"); + values("0.69533"); } } } pin("gpio_analog_en[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18031"); + values("0.98457"); } rise_transition(scalar) { - values("1.69329"); + values("1.42379"); } cell_fall(scalar) { - values("0.62440"); + values("0.52035"); } fall_transition(scalar) { - values("0.83387"); + values("0.69424"); } } } pin("gpio_analog_en[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17181"); + values("0.97499"); } rise_transition(scalar) { - values("1.69173"); + values("1.40787"); } cell_fall(scalar) { - values("0.62102"); + values("0.51581"); } fall_transition(scalar) { - values("0.82600"); + values("0.68676"); } } } @@ -1208,64 +1208,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97069"); + values("0.96402"); } rise_transition(scalar) { - values("1.40493"); + values("1.39526"); } cell_fall(scalar) { - values("0.51250"); + values("0.50894"); } fall_transition(scalar) { - values("0.68511"); + values("0.68039"); } } } pin("gpio_analog_en[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96874"); + values("0.96011"); } rise_transition(scalar) { - values("1.40409"); + values("1.38646"); } cell_fall(scalar) { - values("0.51122"); + values("0.50771"); } fall_transition(scalar) { - values("0.68386"); + values("0.67657"); } } } pin("gpio_analog_en[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96598"); + values("0.96540"); } rise_transition(scalar) { - values("1.39711"); + values("1.39629"); } cell_fall(scalar) { - values("0.51041"); + values("0.51010"); } fall_transition(scalar) { - values("0.68172"); + values("0.68131"); } } } @@ -1280,7 +1280,7 @@ library (openframe_project_wrapper) { values("0.96537"); } rise_transition(scalar) { - values("1.39917"); + values("1.39918"); } cell_fall(scalar) { values("0.50943"); @@ -1292,22 +1292,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96741"); + values("0.96707"); } rise_transition(scalar) { - values("1.39752"); + values("1.39704"); } cell_fall(scalar) { - values("0.51145"); + values("0.51127"); } fall_transition(scalar) { - values("0.68196"); + values("0.68173"); } } } @@ -1418,22 +1418,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_en[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96710"); + values("0.96736"); } rise_transition(scalar) { - values("1.39533"); + values("1.40209"); } cell_fall(scalar) { - values("0.51164"); + values("0.51046"); } fall_transition(scalar) { - values("0.68151"); + values("0.68300"); } } } @@ -1633,274 +1633,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17346"); + values("1.17383"); } rise_transition(scalar) { - values("1.69726"); + values("1.69779"); } cell_fall(scalar) { - values("0.62104"); + values("0.62124"); } fall_transition(scalar) { - values("0.82819"); + values("0.82846"); } } } pin("gpio_analog_pol[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17397"); + values("1.17650"); } rise_transition(scalar) { - values("1.70107"); + values("1.70475"); } cell_fall(scalar) { - values("0.62059"); + values("0.62194"); } fall_transition(scalar) { - values("0.83003"); + values("0.83182"); } } } pin("gpio_analog_pol[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17213"); + values("0.97261"); } rise_transition(scalar) { - values("1.69518"); + values("1.40690"); } cell_fall(scalar) { - values("0.62039"); + values("0.51317"); } fall_transition(scalar) { - values("0.82716"); + values("0.68767"); } } } pin("gpio_analog_pol[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16955"); + values("0.98220"); } rise_transition(scalar) { - values("1.69171"); + values("1.41840"); } cell_fall(scalar) { - values("0.61891"); + values("0.51959"); } fall_transition(scalar) { - values("0.82549"); + values("0.69201"); } } } pin("gpio_analog_pol[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17467"); + values("0.97796"); } rise_transition(scalar) { - values("1.69897"); + values("1.41485"); } cell_fall(scalar) { - values("0.62177"); + values("0.51667"); } fall_transition(scalar) { - values("0.82885"); + values("0.69043"); } } } pin("gpio_analog_pol[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17173"); + values("0.99359"); } rise_transition(scalar) { - values("1.69485"); + values("1.43965"); } cell_fall(scalar) { - values("0.62008"); + values("0.52444"); } fall_transition(scalar) { - values("0.82703"); + values("0.70201"); } } } pin("gpio_analog_pol[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17267"); + values("0.97285"); } rise_transition(scalar) { - values("1.69456"); + values("1.40475"); } cell_fall(scalar) { - values("0.62105"); + values("0.51464"); } fall_transition(scalar) { - values("0.82712"); + values("0.68532"); } } } pin("gpio_analog_pol[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17335"); + values("0.98357"); } rise_transition(scalar) { - values("1.69704"); + values("1.42424"); } cell_fall(scalar) { - values("0.62095"); + values("0.51938"); } fall_transition(scalar) { - values("0.82823"); + values("0.69450"); } } } pin("gpio_analog_pol[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17201"); + values("0.98139"); } rise_transition(scalar) { - values("1.69337"); + values("1.41978"); } cell_fall(scalar) { - values("0.62080"); + values("0.51848"); } fall_transition(scalar) { - values("0.82646"); + values("0.69297"); } } } pin("gpio_analog_pol[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17383"); + values("0.97975"); } rise_transition(scalar) { - values("1.69776"); + values("1.41618"); } cell_fall(scalar) { - values("0.62125"); + values("0.51801"); } fall_transition(scalar) { - values("0.82846"); + values("0.69045"); } } } pin("gpio_analog_pol[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17354"); + values("0.98471"); } rise_transition(scalar) { - values("1.69840"); + values("1.42585"); } cell_fall(scalar) { - values("0.62081"); + values("0.51999"); } fall_transition(scalar) { - values("0.82858"); + values("0.69534"); } } } pin("gpio_analog_pol[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17960"); + values("0.98447"); } rise_transition(scalar) { - values("1.69325"); + values("1.42379"); } cell_fall(scalar) { - values("0.62370"); + values("0.52025"); } fall_transition(scalar) { - values("0.83380"); + values("0.69424"); } } } pin("gpio_analog_pol[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17109"); + values("0.97448"); } rise_transition(scalar) { - values("1.69171"); + values("1.40786"); } cell_fall(scalar) { - values("0.62031"); + values("0.51530"); } fall_transition(scalar) { - values("0.82595"); + values("0.68674"); } } } @@ -2137,64 +2137,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97035"); + values("0.96368"); } rise_transition(scalar) { - values("1.40492"); + values("1.39525"); } cell_fall(scalar) { - values("0.51216"); + values("0.50861"); } fall_transition(scalar) { - values("0.68510"); + values("0.68037"); } } } pin("gpio_analog_pol[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96864"); + values("0.95913"); } rise_transition(scalar) { - values("1.40409"); + values("1.38644"); } cell_fall(scalar) { - values("0.51113"); + values("0.50674"); } fall_transition(scalar) { - values("0.68386"); + values("0.67651"); } } } pin("gpio_analog_pol[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96576"); + values("0.96518"); } rise_transition(scalar) { - values("1.39711"); + values("1.39628"); } cell_fall(scalar) { - values("0.51019"); + values("0.50988"); } fall_transition(scalar) { - values("0.68172"); + values("0.68130"); } } } @@ -2209,7 +2209,7 @@ library (openframe_project_wrapper) { values("0.96526"); } rise_transition(scalar) { - values("1.39917"); + values("1.39918"); } cell_fall(scalar) { values("0.50932"); @@ -2221,22 +2221,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96693"); + values("0.96660"); } rise_transition(scalar) { - values("1.39751"); + values("1.39703"); } cell_fall(scalar) { - values("0.51098"); + values("0.51080"); } fall_transition(scalar) { - values("0.68194"); + values("0.68170"); } } } @@ -2347,22 +2347,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_pol[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96584"); + values("0.96777"); } rise_transition(scalar) { - values("1.39529"); + values("1.40210"); } cell_fall(scalar) { - values("0.51039"); + values("0.51087"); } fall_transition(scalar) { - values("0.68142"); + values("0.68300"); } } } @@ -2562,274 +2562,274 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17112"); + values("1.17149"); } rise_transition(scalar) { - values("1.69721"); + values("1.69774"); } cell_fall(scalar) { - values("0.61871"); + values("0.61891"); } fall_transition(scalar) { - values("0.82808"); + values("0.82835"); } } } pin("gpio_analog_sel[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17305"); + values("1.17558"); } rise_transition(scalar) { - values("1.70106"); + values("1.70474"); } cell_fall(scalar) { - values("0.61967"); + values("0.62102"); } fall_transition(scalar) { - values("0.83000"); + values("0.83180"); } } } pin("gpio_analog_sel[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16977"); + values("0.97228"); } rise_transition(scalar) { - values("1.69513"); + values("1.40689"); } cell_fall(scalar) { - values("0.61804"); + values("0.51284"); } fall_transition(scalar) { - values("0.82705"); + values("0.68764"); } } } pin("gpio_analog_sel[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16727"); + values("0.98045"); } rise_transition(scalar) { - values("1.69165"); + values("1.41835"); } cell_fall(scalar) { - values("0.61665"); + values("0.51784"); } fall_transition(scalar) { - values("0.82539"); + values("0.69191"); } } } pin("gpio_analog_sel[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17233"); + values("0.97549"); } rise_transition(scalar) { - values("1.69892"); + values("1.41480"); } cell_fall(scalar) { - values("0.61944"); + values("0.51420"); } fall_transition(scalar) { - values("0.82875"); + values("0.69035"); } } } pin("gpio_analog_sel[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16939"); + values("0.99325"); } rise_transition(scalar) { - values("1.69480"); + values("1.43964"); } cell_fall(scalar) { - values("0.61775"); + values("0.52410"); } fall_transition(scalar) { - values("0.82692"); + values("0.70200"); } } } pin("gpio_analog_sel[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17034"); + values("0.97098"); } rise_transition(scalar) { - values("1.69450"); + values("1.40470"); } cell_fall(scalar) { - values("0.61872"); + values("0.51277"); } fall_transition(scalar) { - values("0.82700"); + values("0.68522"); } } } pin("gpio_analog_sel[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17092"); + values("0.98268"); } rise_transition(scalar) { - values("1.69698"); + values("1.42423"); } cell_fall(scalar) { - values("0.61853"); + values("0.51849"); } fall_transition(scalar) { - values("0.82811"); + values("0.69448"); } } } pin("gpio_analog_sel[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16968"); + values("0.98066"); } rise_transition(scalar) { - values("1.69331"); + values("1.41977"); } cell_fall(scalar) { - values("0.61848"); + values("0.51775"); } fall_transition(scalar) { - values("0.82634"); + values("0.69294"); } } } pin("gpio_analog_sel[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17150"); + values("0.97786"); } rise_transition(scalar) { - values("1.69770"); + values("1.41614"); } cell_fall(scalar) { - values("0.61892"); + values("0.51613"); } fall_transition(scalar) { - values("0.82835"); + values("0.69037"); } } } pin("gpio_analog_sel[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17312"); + values("0.98385"); } rise_transition(scalar) { - values("1.69839"); + values("1.42584"); } cell_fall(scalar) { - values("0.62039"); + values("0.51912"); } fall_transition(scalar) { - values("0.82856"); + values("0.69532"); } } } pin("gpio_analog_sel[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17680"); + values("0.98413"); } rise_transition(scalar) { - values("1.69312"); + values("1.42378"); } cell_fall(scalar) { - values("0.62091"); + values("0.51991"); } fall_transition(scalar) { - values("0.83354"); + values("0.69422"); } } } pin("gpio_analog_sel[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16808"); + values("0.97204"); } rise_transition(scalar) { - values("1.69163"); + values("1.40780"); } cell_fall(scalar) { - values("0.61731"); + values("0.51287"); } fall_transition(scalar) { - values("0.82579"); + values("0.68662"); } } } @@ -3066,64 +3066,64 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97000"); + values("0.96334"); } rise_transition(scalar) { - values("1.40491"); + values("1.39524"); } cell_fall(scalar) { - values("0.51181"); + values("0.50826"); } fall_transition(scalar) { - values("0.68508"); + values("0.68036"); } } } pin("gpio_analog_sel[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96830"); + values("0.95735"); } rise_transition(scalar) { - values("1.40409"); + values("1.38639"); } cell_fall(scalar) { - values("0.51079"); + values("0.50496"); } fall_transition(scalar) { - values("0.68385"); + values("0.67642"); } } } pin("gpio_analog_sel[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96541"); + values("0.96483"); } rise_transition(scalar) { - values("1.39710"); + values("1.39628"); } cell_fall(scalar) { - values("0.50984"); + values("0.50953"); } fall_transition(scalar) { - values("0.68170"); + values("0.68129"); } } } @@ -3150,22 +3150,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96560"); + values("0.96527"); } rise_transition(scalar) { - values("1.39747"); + values("1.39699"); } cell_fall(scalar) { - values("0.50965"); + values("0.50948"); } fall_transition(scalar) { - values("0.68187"); + values("0.68163"); } } } @@ -3276,22 +3276,22 @@ library (openframe_project_wrapper) { } pin("gpio_analog_sel[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96362"); + values("0.96688"); } rise_transition(scalar) { - values("1.39522"); + values("1.40209"); } cell_fall(scalar) { - values("0.50818"); + values("0.50999"); } fall_transition(scalar) { - values("0.68129"); + values("0.68299"); } } } @@ -3491,274 +3491,274 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17422"); + values("1.17459"); } rise_transition(scalar) { - values("1.69728"); + values("1.69781"); } cell_fall(scalar) { - values("0.62180"); + values("0.62199"); } fall_transition(scalar) { - values("0.82823"); + values("0.82850"); } } } pin("gpio_dm0[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17409"); + values("1.17662"); } rise_transition(scalar) { - values("1.70107"); + values("1.70476"); } cell_fall(scalar) { - values("0.62071"); + values("0.62206"); } fall_transition(scalar) { - values("0.83003"); + values("0.83183"); } } } pin("gpio_dm0[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17252"); + values("0.97267"); } rise_transition(scalar) { - values("1.69519"); + values("1.40690"); } cell_fall(scalar) { - values("0.62078"); + values("0.51323"); } fall_transition(scalar) { - values("0.82718"); + values("0.68767"); } } } pin("gpio_dm0[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17053"); + values("0.98188"); } rise_transition(scalar) { - values("1.69173"); + values("1.41839"); } cell_fall(scalar) { - values("0.61989"); + values("0.51926"); } fall_transition(scalar) { - values("0.82554"); + values("0.69199"); } } } pin("gpio_dm0[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17507"); + values("0.97827"); } rise_transition(scalar) { - values("1.69898"); + values("1.41485"); } cell_fall(scalar) { - values("0.62217"); + values("0.51698"); } fall_transition(scalar) { - values("0.82887"); + values("0.69044"); } } } pin("gpio_dm0[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17249"); + values("0.99365"); } rise_transition(scalar) { - values("1.69487"); + values("1.43965"); } cell_fall(scalar) { - values("0.62084"); + values("0.52450"); } fall_transition(scalar) { - values("0.82707"); + values("0.70201"); } } } pin("gpio_dm0[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17308"); + values("0.97316"); } rise_transition(scalar) { - values("1.69457"); + values("1.40476"); } cell_fall(scalar) { - values("0.62145"); + values("0.51495"); } fall_transition(scalar) { - values("0.82714"); + values("0.68534"); } } } pin("gpio_dm0[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17411"); + values("0.98324"); } rise_transition(scalar) { - values("1.69706"); + values("1.42424"); } cell_fall(scalar) { - values("0.62171"); + values("0.51905"); } fall_transition(scalar) { - values("0.82827"); + values("0.69449"); } } } pin("gpio_dm0[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17242"); + values("0.98217"); } rise_transition(scalar) { - values("1.69338"); + values("1.41980"); } cell_fall(scalar) { - values("0.62121"); + values("0.51925"); } fall_transition(scalar) { - values("0.82648"); + values("0.69300"); } } } pin("gpio_dm0[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17424"); + values("0.98006"); } rise_transition(scalar) { - values("1.69777"); + values("1.41619"); } cell_fall(scalar) { - values("0.62165"); + values("0.51832"); } fall_transition(scalar) { - values("0.82848"); + values("0.69046"); } } } pin("gpio_dm0[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17361"); + values("0.98438"); } rise_transition(scalar) { - values("1.69840"); + values("1.42585"); } cell_fall(scalar) { - values("0.62088"); + values("0.51966"); } fall_transition(scalar) { - values("0.82858"); + values("0.69533"); } } } pin("gpio_dm0[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18025"); + values("0.98453"); } rise_transition(scalar) { - values("1.69328"); + values("1.42379"); } cell_fall(scalar) { - values("0.62434"); + values("0.52031"); } fall_transition(scalar) { - values("0.83387"); + values("0.69424"); } } } pin("gpio_dm0[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17150"); + values("0.97481"); } rise_transition(scalar) { - values("1.69173"); + values("1.40787"); } cell_fall(scalar) { - values("0.62072"); + values("0.51563"); } fall_transition(scalar) { - values("0.82598"); + values("0.68675"); } } } @@ -3995,64 +3995,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97040"); + values("0.96373"); } rise_transition(scalar) { - values("1.40492"); + values("1.39525"); } cell_fall(scalar) { - values("0.51221"); + values("0.50866"); } fall_transition(scalar) { - values("0.68510"); + values("0.68038"); } } } pin("gpio_dm0[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96870"); + values("0.95990"); } rise_transition(scalar) { - values("1.40409"); + values("1.38646"); } cell_fall(scalar) { - values("0.51118"); + values("0.50751"); } fall_transition(scalar) { - values("0.68386"); + values("0.67656"); } } } pin("gpio_dm0[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96582"); + values("0.96524"); } rise_transition(scalar) { - values("1.39711"); + values("1.39628"); } cell_fall(scalar) { - values("0.51025"); + values("0.50994"); } fall_transition(scalar) { - values("0.68172"); + values("0.68130"); } } } @@ -4067,7 +4067,7 @@ library (openframe_project_wrapper) { values("0.96533"); } rise_transition(scalar) { - values("1.39917"); + values("1.39918"); } cell_fall(scalar) { values("0.50939"); @@ -4079,22 +4079,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96700"); + values("0.96666"); } rise_transition(scalar) { - values("1.39751"); + values("1.39703"); } cell_fall(scalar) { - values("0.51104"); + values("0.51086"); } fall_transition(scalar) { - values("0.68194"); + values("0.68170"); } } } @@ -4205,22 +4205,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm0[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96664"); + values("0.96744"); } rise_transition(scalar) { - values("1.39532"); + values("1.40209"); } cell_fall(scalar) { - values("0.51118"); + values("0.51054"); } fall_transition(scalar) { - values("0.68148"); + values("0.68300"); } } } @@ -4420,274 +4420,274 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17527"); + values("1.17564"); } rise_transition(scalar) { - values("1.69731"); + values("1.69784"); } cell_fall(scalar) { - values("0.62285"); + values("0.62305"); } fall_transition(scalar) { - values("0.82829"); + values("0.82856"); } } } pin("gpio_dm1[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17470"); + values("1.17723"); } rise_transition(scalar) { - values("1.70108"); + values("1.70477"); } cell_fall(scalar) { - values("0.62132"); + values("0.62267"); } fall_transition(scalar) { - values("0.83005"); + values("0.83184"); } } } pin("gpio_dm1[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0126; timing() { - related_pin : "gpio_loopback_zero[34]"; + related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17352"); + values("0.35301"); } rise_transition(scalar) { - values("1.69522"); + values("0.50940"); } cell_fall(scalar) { - values("0.62177"); + values("0.18325"); } fall_transition(scalar) { - values("0.82723"); + values("0.24775"); } } } pin("gpio_dm1[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0131; timing() { - related_pin : "gpio_loopback_zero[33]"; + related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17121"); + values("0.35351"); } rise_transition(scalar) { - values("1.69175"); + values("0.51129"); } cell_fall(scalar) { - values("0.62057"); + values("0.18322"); } fall_transition(scalar) { - values("0.82558"); + values("0.24835"); } } } pin("gpio_dm1[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0114; timing() { - related_pin : "gpio_loopback_zero[32]"; + related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17587"); + values("0.34947"); } rise_transition(scalar) { - values("1.69900"); + values("0.50449"); } cell_fall(scalar) { - values("0.62297"); + values("0.18140"); } fall_transition(scalar) { - values("0.82891"); + values("0.24515"); } } } pin("gpio_dm1[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0108; timing() { - related_pin : "gpio_loopback_zero[31]"; + related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17310"); + values("0.34682"); } rise_transition(scalar) { - values("1.69489"); + values("0.50184"); } cell_fall(scalar) { - values("0.62145"); + values("0.17979"); } fall_transition(scalar) { - values("0.82710"); + values("0.24331"); } } } pin("gpio_dm1[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0113; timing() { - related_pin : "gpio_loopback_zero[30]"; + related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17375"); + values("0.34807"); } rise_transition(scalar) { - values("1.69459"); + values("0.50377"); } cell_fall(scalar) { - values("0.62213"); + values("0.18034"); } fall_transition(scalar) { - values("0.82718"); + values("0.24442"); } } } pin("gpio_dm1[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0179; timing() { - related_pin : "gpio_loopback_zero[29]"; + related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17473"); + values("0.36809"); } rise_transition(scalar) { - values("1.69707"); + values("0.53247"); } cell_fall(scalar) { - values("0.62232"); + values("0.19099"); } fall_transition(scalar) { - values("0.82830"); + values("0.25868"); } } } pin("gpio_dm1[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0148; timing() { - related_pin : "gpio_loopback_zero[28]"; + related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17309"); + values("0.35925"); } rise_transition(scalar) { - values("1.69340"); + values("0.51889"); } cell_fall(scalar) { - values("0.62188"); + values("0.18650"); } fall_transition(scalar) { - values("0.82652"); + values("0.25214"); } } } pin("gpio_dm1[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0148; timing() { - related_pin : "gpio_loopback_zero[27]"; + related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17517"); + values("0.35885"); } rise_transition(scalar) { - values("1.69779"); + values("0.51907"); } cell_fall(scalar) { - values("0.62258"); + values("0.18606"); } fall_transition(scalar) { - values("0.82853"); + values("0.25214"); } } } pin("gpio_dm1[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0130; timing() { - related_pin : "gpio_loopback_zero[26]"; + related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17373"); + values("0.35313"); } rise_transition(scalar) { - values("1.69840"); + values("0.51075"); } cell_fall(scalar) { - values("0.62101"); + values("0.18301"); } fall_transition(scalar) { - values("0.82859"); + values("0.24809"); } } } pin("gpio_dm1[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0126; timing() { - related_pin : "gpio_loopback_zero[25]"; + related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18040"); + values("0.35303"); } rise_transition(scalar) { - values("1.69329"); + values("0.50951"); } cell_fall(scalar) { - values("0.62449"); + values("0.18321"); } fall_transition(scalar) { - values("0.83388"); + values("0.24790"); } } } pin("gpio_dm1[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0134; timing() { - related_pin : "gpio_loopback_zero[24]"; + related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17218"); + values("0.35485"); } rise_transition(scalar) { - values("1.69175"); + values("0.51256"); } cell_fall(scalar) { - values("0.62139"); + values("0.18413"); } fall_transition(scalar) { - values("0.82602"); + values("0.24908"); } } } @@ -4924,64 +4924,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[12]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0093; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34158"); + values("0.34186"); } rise_transition(scalar) { - values("0.49467"); + values("0.49507"); } cell_fall(scalar) { - values("0.17690"); + values("0.17705"); } fall_transition(scalar) { - values("0.23973"); + values("0.23992"); } } } pin("gpio_dm1[11]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0087; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34366"); + values("0.33985"); } rise_transition(scalar) { - values("0.49769"); + values("0.49215"); } cell_fall(scalar) { - values("0.17800"); + values("0.17599"); } fall_transition(scalar) { - values("0.24119"); + values("0.23851"); } } } pin("gpio_dm1[10]") { direction : output; - capacitance : 0.0093; + capacitance : 0.0090; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34281"); + values("0.34214"); } rise_transition(scalar) { - values("0.49513"); + values("0.49416"); } cell_fall(scalar) { - values("0.17786"); + values("0.17750"); } fall_transition(scalar) { - values("0.24051"); + values("0.24004"); } } } @@ -5134,22 +5134,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm1[2]") { direction : output; - capacitance : 0.0098; + capacitance : 0.0111; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34346"); + values("0.34825"); } rise_transition(scalar) { - values("0.49737"); + values("0.50320"); } cell_fall(scalar) { - values("0.17790"); + values("0.18070"); } fall_transition(scalar) { - values("0.24106"); + values("0.24421"); } } } @@ -5349,274 +5349,274 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17051"); + values("1.17087"); } rise_transition(scalar) { - values("1.69719"); + values("1.69773"); } cell_fall(scalar) { - values("0.61810"); + values("0.61829"); } fall_transition(scalar) { - values("0.82806"); + values("0.82833"); } } } pin("gpio_dm2[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17294"); + values("1.17547"); } rise_transition(scalar) { - values("1.70106"); + values("1.70474"); } cell_fall(scalar) { - values("0.61956"); + values("0.62091"); } fall_transition(scalar) { - values("0.83000"); + values("0.83179"); } } } pin("gpio_dm2[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0126; timing() { - related_pin : "gpio_loopback_zero[34]"; + related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16916"); + values("0.35117"); } rise_transition(scalar) { - values("1.69512"); + values("0.50937"); } cell_fall(scalar) { - values("0.61743"); + values("0.18142"); } fall_transition(scalar) { - values("0.82703"); + values("0.24770"); } } } pin("gpio_dm2[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0131; timing() { - related_pin : "gpio_loopback_zero[33]"; + related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16666"); + values("0.35322"); } rise_transition(scalar) { - values("1.69164"); + values("0.51129"); } cell_fall(scalar) { - values("0.61603"); + values("0.18293"); } fall_transition(scalar) { - values("0.82536"); + values("0.24835"); } } } pin("gpio_dm2[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0114; timing() { - related_pin : "gpio_loopback_zero[32]"; + related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17172"); + values("0.34764"); } rise_transition(scalar) { - values("1.69891"); + values("0.50446"); } cell_fall(scalar) { - values("0.61883"); + values("0.17958"); } fall_transition(scalar) { - values("0.82873"); + values("0.24509"); } } } pin("gpio_dm2[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0108; timing() { - related_pin : "gpio_loopback_zero[31]"; + related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16878"); + values("0.34619"); } rise_transition(scalar) { - values("1.69479"); + values("0.50183"); } cell_fall(scalar) { - values("0.61713"); + values("0.17916"); } fall_transition(scalar) { - values("0.82690"); + values("0.24330"); } } } pin("gpio_dm2[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0113; timing() { - related_pin : "gpio_loopback_zero[30]"; + related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16891"); + values("0.34778"); } rise_transition(scalar) { - values("1.69447"); + values("0.50377"); } cell_fall(scalar) { - values("0.61730"); + values("0.18005"); } fall_transition(scalar) { - values("0.82693"); + values("0.24441"); } } } pin("gpio_dm2[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0179; timing() { - related_pin : "gpio_loopback_zero[29]"; + related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17030"); + values("0.36780"); } rise_transition(scalar) { - values("1.69697"); + values("0.53246"); } cell_fall(scalar) { - values("0.61791"); + values("0.19071"); } fall_transition(scalar) { - values("0.82808"); + values("0.25867"); } } } pin("gpio_dm2[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0148; timing() { - related_pin : "gpio_loopback_zero[28]"; + related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16715"); + values("0.35821"); } rise_transition(scalar) { - values("1.69326"); + values("0.51887"); } cell_fall(scalar) { - values("0.61596"); + values("0.18547"); } fall_transition(scalar) { - values("0.82623"); + values("0.25212"); } } } pin("gpio_dm2[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0148; timing() { - related_pin : "gpio_loopback_zero[27]"; + related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17088"); + values("0.35858"); } rise_transition(scalar) { - values("1.69769"); + values("0.51906"); } cell_fall(scalar) { - values("0.61830"); + values("0.18579"); } fall_transition(scalar) { - values("0.82833"); + values("0.25213"); } } } pin("gpio_dm2[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0130; timing() { - related_pin : "gpio_loopback_zero[26]"; + related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17301"); + values("0.35286"); } rise_transition(scalar) { - values("1.69839"); + values("0.51075"); } cell_fall(scalar) { - values("0.62028"); + values("0.18275"); } fall_transition(scalar) { - values("0.82856"); + values("0.24809"); } } } pin("gpio_dm2[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0126; timing() { - related_pin : "gpio_loopback_zero[25]"; + related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17618"); + values("0.35155"); } rise_transition(scalar) { - values("1.69309"); + values("0.50949"); } cell_fall(scalar) { - values("0.62030"); + values("0.18174"); } fall_transition(scalar) { - values("0.83348"); + values("0.24785"); } } } pin("gpio_dm2[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0134; timing() { - related_pin : "gpio_loopback_zero[24]"; + related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16563"); + values("0.35403"); } rise_transition(scalar) { - values("1.69157"); + values("0.51255"); } cell_fall(scalar) { - values("0.61487"); + values("0.18331"); } fall_transition(scalar) { - values("0.82568"); + values("0.24906"); } } } @@ -5853,64 +5853,64 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[12]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0093; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34131"); + values("0.34159"); } rise_transition(scalar) { - values("0.49467"); + values("0.49507"); } cell_fall(scalar) { - values("0.17663"); + values("0.17678"); } fall_transition(scalar) { - values("0.23972"); + values("0.23992"); } } } pin("gpio_dm2[11]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0087; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34339"); + values("0.33958"); } rise_transition(scalar) { - values("0.49768"); + values("0.49215"); } cell_fall(scalar) { - values("0.17773"); + values("0.17572"); } fall_transition(scalar) { - values("0.24119"); + values("0.23850"); } } } pin("gpio_dm2[10]") { direction : output; - capacitance : 0.0093; + capacitance : 0.0090; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34101"); + values("0.34034"); } rise_transition(scalar) { - values("0.49509"); + values("0.49413"); } cell_fall(scalar) { - values("0.17606"); + values("0.17570"); } fall_transition(scalar) { - values("0.24044"); + values("0.23998"); } } } @@ -6063,22 +6063,22 @@ library (openframe_project_wrapper) { } pin("gpio_dm2[2]") { direction : output; - capacitance : 0.0098; + capacitance : 0.0111; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34319"); + values("0.34686"); } rise_transition(scalar) { - values("0.49737"); + values("0.50318"); } cell_fall(scalar) { - values("0.17763"); + values("0.17932"); } fall_transition(scalar) { - values("0.24105"); + values("0.24418"); } } } @@ -6278,274 +6278,274 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16979"); + values("1.17016"); } rise_transition(scalar) { - values("1.69718"); + values("1.69771"); } cell_fall(scalar) { - values("0.61738"); + values("0.61758"); } fall_transition(scalar) { - values("0.82803"); + values("0.82830"); } } } pin("gpio_holdover[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17280"); + values("1.17533"); } rise_transition(scalar) { - values("1.70105"); + values("1.70474"); } cell_fall(scalar) { - values("0.61943"); + values("0.62078"); } fall_transition(scalar) { - values("0.83000"); + values("0.83179"); } } } pin("gpio_holdover[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16844"); + values("0.97209"); } rise_transition(scalar) { - values("1.69510"); + values("1.40688"); } cell_fall(scalar) { - values("0.61671"); + values("0.51265"); } fall_transition(scalar) { - values("0.82700"); + values("0.68763"); } } } pin("gpio_holdover[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16594"); + values("0.97894"); } rise_transition(scalar) { - values("1.69163"); + values("1.41831"); } cell_fall(scalar) { - values("0.61532"); + values("0.51633"); } fall_transition(scalar) { - values("0.82534"); + values("0.69185"); } } } pin("gpio_holdover[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17102"); + values("0.97480"); } rise_transition(scalar) { - values("1.69890"); + values("1.41480"); } cell_fall(scalar) { - values("0.61813"); + values("0.51352"); } fall_transition(scalar) { - values("0.82870"); + values("0.69033"); } } } pin("gpio_holdover[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16806"); + values("0.99306"); } rise_transition(scalar) { - values("1.69477"); + values("1.43964"); } cell_fall(scalar) { - values("0.61642"); + values("0.52391"); } fall_transition(scalar) { - values("0.82687"); + values("0.70200"); } } } pin("gpio_holdover[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16704"); + values("0.96855"); } rise_transition(scalar) { - values("1.69443"); + values("1.40465"); } cell_fall(scalar) { - values("0.61544"); + values("0.51035"); } fall_transition(scalar) { - values("0.82686"); + values("0.68511"); } } } pin("gpio_holdover[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16958"); + values("0.98249"); } rise_transition(scalar) { - values("1.69695"); + values("1.42423"); } cell_fall(scalar) { - values("0.61720"); + values("0.51830"); } fall_transition(scalar) { - values("0.82806"); + values("0.69447"); } } } pin("gpio_holdover[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16573"); + values("0.97969"); } rise_transition(scalar) { - values("1.69323"); + values("1.41975"); } cell_fall(scalar) { - values("0.61454"); + values("0.51678"); } fall_transition(scalar) { - values("0.82618"); + values("0.69290"); } } } pin("gpio_holdover[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17016"); + values("0.97684"); } rise_transition(scalar) { - values("1.69768"); + values("1.41612"); } cell_fall(scalar) { - values("0.61759"); + values("0.51511"); } fall_transition(scalar) { - values("0.82830"); + values("0.69033"); } } } pin("gpio_holdover[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17188"); + values("0.98366"); } rise_transition(scalar) { - values("1.69836"); + values("1.42584"); } cell_fall(scalar) { - values("0.61916"); + values("0.51894"); } fall_transition(scalar) { - values("0.82851"); + values("0.69531"); } } } pin("gpio_holdover[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17547"); + values("0.98319"); } rise_transition(scalar) { - values("1.69306"); + values("1.42376"); } cell_fall(scalar) { - values("0.61958"); + values("0.51897"); } fall_transition(scalar) { - values("0.83342"); + values("0.69418"); } } } pin("gpio_holdover[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16490"); + values("0.97060"); } rise_transition(scalar) { - values("1.69156"); + values("1.40777"); } cell_fall(scalar) { - values("0.61413"); + values("0.51143"); } fall_transition(scalar) { - values("0.82565"); + values("0.68656"); } } } @@ -6782,64 +6782,64 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96983"); + values("0.96316"); } rise_transition(scalar) { - values("1.40491"); + values("1.39524"); } cell_fall(scalar) { - values("0.51163"); + values("0.50809"); } fall_transition(scalar) { - values("0.68507"); + values("0.68035"); } } } pin("gpio_holdover[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96812"); + values("0.95634"); } rise_transition(scalar) { - values("1.40409"); + values("1.38637"); } cell_fall(scalar) { - values("0.51060"); + values("0.50395"); } fall_transition(scalar) { - values("0.68385"); + values("0.67638"); } } } pin("gpio_holdover[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96446"); + values("0.96388"); } rise_transition(scalar) { - values("1.39708"); + values("1.39626"); } cell_fall(scalar) { - values("0.50889"); + values("0.50858"); } fall_transition(scalar) { - values("0.68167"); + values("0.68126"); } } } @@ -6851,10 +6851,10 @@ library (openframe_project_wrapper) { timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96469"); + values("0.96468"); } rise_transition(scalar) { - values("1.39916"); + values("1.39917"); } cell_fall(scalar) { values("0.50875"); @@ -6866,22 +6866,22 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96414"); + values("0.96381"); } rise_transition(scalar) { - values("1.39744"); + values("1.39696"); } cell_fall(scalar) { - values("0.50819"); + values("0.50802"); } fall_transition(scalar) { - values("0.68180"); + values("0.68156"); } } } @@ -6992,22 +6992,22 @@ library (openframe_project_wrapper) { } pin("gpio_holdover[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96261"); + values("0.96670"); } rise_transition(scalar) { - values("1.39520"); + values("1.40209"); } cell_fall(scalar) { - values("0.50717"); + values("0.50980"); } fall_transition(scalar) { - values("0.68124"); + values("0.68299"); } } } @@ -7207,274 +7207,274 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16427"); + values("1.16464"); } rise_transition(scalar) { - values("1.69710"); + values("1.69763"); } cell_fall(scalar) { - values("0.61187"); + values("0.61206"); } fall_transition(scalar) { - values("0.82788"); + values("0.82815"); } } } pin("gpio_ib_mode_sel[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17066"); + values("1.17318"); } rise_transition(scalar) { - values("1.70103"); + values("1.70471"); } cell_fall(scalar) { - values("0.61728"); + values("0.61863"); } fall_transition(scalar) { - values("0.82995"); + values("0.83174"); } } } pin("gpio_ib_mode_sel[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16287"); + values("0.97058"); } rise_transition(scalar) { - values("1.69502"); + values("1.40683"); } cell_fall(scalar) { - values("0.61115"); + values("0.51114"); } fall_transition(scalar) { - values("0.82684"); + values("0.68754"); } } } pin("gpio_ib_mode_sel[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16044"); + values("0.97560"); } rise_transition(scalar) { - values("1.69155"); + values("1.41825"); } cell_fall(scalar) { - values("0.60982"); + values("0.51301"); } fall_transition(scalar) { - values("0.82518"); + values("0.69173"); } } } pin("gpio_ib_mode_sel[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16625"); + values("0.97427"); } rise_transition(scalar) { - values("1.69883"); + values("1.41479"); } cell_fall(scalar) { - values("0.61336"); + values("0.51298"); } fall_transition(scalar) { - values("0.82857"); + values("0.69031"); } } } pin("gpio_ib_mode_sel[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16377"); + values("0.99162"); } rise_transition(scalar) { - values("1.69471"); + values("1.43963"); } cell_fall(scalar) { - values("0.61214"); + values("0.52247"); } fall_transition(scalar) { - values("0.82674"); + values("0.70197"); } } } pin("gpio_ib_mode_sel[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16279"); + values("0.96499"); } rise_transition(scalar) { - values("1.69436"); + values("1.40460"); } cell_fall(scalar) { - values("0.61120"); + values("0.50680"); } fall_transition(scalar) { - values("0.82673"); + values("0.68500"); } } } pin("gpio_ib_mode_sel[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16528"); + values("0.98110"); } rise_transition(scalar) { - values("1.69688"); + values("1.42422"); } cell_fall(scalar) { - values("0.61290"); + values("0.51691"); } fall_transition(scalar) { - values("0.82792"); + values("0.69444"); } } } pin("gpio_ib_mode_sel[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16257"); + values("0.97583"); } rise_transition(scalar) { - values("1.69319"); + values("1.41970"); } cell_fall(scalar) { - values("0.61139"); + values("0.51293"); } fall_transition(scalar) { - values("0.82608"); + values("0.69281"); } } } pin("gpio_ib_mode_sel[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16587"); + values("0.97387"); } rise_transition(scalar) { - values("1.69761"); + values("1.41608"); } cell_fall(scalar) { - values("0.61331"); + values("0.51215"); } fall_transition(scalar) { - values("0.82817"); + values("0.69025"); } } } pin("gpio_ib_mode_sel[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16703"); + values("0.98223"); } rise_transition(scalar) { - values("1.69828"); + values("1.42582"); } cell_fall(scalar) { - values("0.61431"); + values("0.51751"); } fall_transition(scalar) { - values("0.82836"); + values("0.69528"); } } } pin("gpio_ib_mode_sel[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16739"); + values("0.97959"); } rise_transition(scalar) { - values("1.69278"); + values("1.42370"); } cell_fall(scalar) { - values("0.61154"); + values("0.51538"); } fall_transition(scalar) { - values("0.83286"); + values("0.69407"); } } } pin("gpio_ib_mode_sel[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16061"); + values("0.96764"); } rise_transition(scalar) { - values("1.69149"); + values("1.40773"); } cell_fall(scalar) { - values("0.60986"); + values("0.50847"); } fall_transition(scalar) { - values("0.82551"); + values("0.68647"); } } } @@ -7711,64 +7711,64 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96831"); + values("0.96166"); } rise_transition(scalar) { - values("1.40488"); + values("1.39521"); } cell_fall(scalar) { - values("0.51012"); + values("0.50659"); } fall_transition(scalar) { - values("0.68502"); + values("0.68030"); } } } pin("gpio_ib_mode_sel[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96758"); + values("0.95338"); } rise_transition(scalar) { - values("1.40408"); + values("1.38631"); } cell_fall(scalar) { - values("0.51006"); + values("0.50101"); } fall_transition(scalar) { - values("0.68384"); + values("0.67627"); } } } pin("gpio_ib_mode_sel[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.95993"); + values("0.95936"); } rise_transition(scalar) { - values("1.39703"); + values("1.39621"); } cell_fall(scalar) { - values("0.50437"); + values("0.50406"); } fall_transition(scalar) { - values("0.68156"); + values("0.68115"); } } } @@ -7783,7 +7783,7 @@ library (openframe_project_wrapper) { values("0.96415"); } rise_transition(scalar) { - values("1.39916"); + values("1.39917"); } cell_fall(scalar) { values("0.50821"); @@ -7795,22 +7795,22 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96116"); + values("0.96083"); } rise_transition(scalar) { - values("1.39738"); + values("1.39690"); } cell_fall(scalar) { - values("0.50522"); + values("0.50504"); } fall_transition(scalar) { - values("0.68169"); + values("0.68145"); } } } @@ -7921,22 +7921,22 @@ library (openframe_project_wrapper) { } pin("gpio_ib_mode_sel[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.95965"); + values("0.96617"); } rise_transition(scalar) { - values("1.39513"); + values("1.40208"); } cell_fall(scalar) { - values("0.50421"); + values("0.50927"); } fall_transition(scalar) { - values("0.68110"); + values("0.68298"); } } } @@ -8157,11 +8157,11 @@ library (openframe_project_wrapper) { } pin("gpio_in[1]") { direction : input; - capacitance : 0.0277; + capacitance : 0.3489; } pin("gpio_in[0]") { direction : input; - capacitance : 0.1772; + capacitance : 0.6439; } } bus("gpio_in_h") { @@ -8519,253 +8519,253 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[35]") { direction : output; - capacitance : 0.0089; + capacitance : 0.0094; timing() { related_pin : "gpio_loopback_one[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23784"); + values("0.23932"); } rise_transition(scalar) { - values("0.34390"); + values("0.34605"); } cell_fall(scalar) { - values("0.12209"); + values("0.12288"); } fall_transition(scalar) { - values("0.16684"); + values("0.16788"); } } } pin("gpio_inp_dis[34]") { direction : output; - capacitance : 0.0084; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_one[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23638"); + values("0.35266"); } rise_transition(scalar) { - values("0.34177"); + values("0.50939"); } cell_fall(scalar) { - values("0.12132"); + values("0.18291"); } fall_transition(scalar) { - values("0.16581"); + values("0.24774"); } } } pin("gpio_inp_dis[33]") { direction : output; - capacitance : 0.0084; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_one[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23623"); + values("0.35342"); } rise_transition(scalar) { - values("0.34173"); + values("0.51129"); } cell_fall(scalar) { - values("0.12118"); + values("0.18313"); } fall_transition(scalar) { - values("0.16583"); + values("0.24835"); } } } pin("gpio_inp_dis[32]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0114; timing() { related_pin : "gpio_loopback_one[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23813"); + values("0.34898"); } rise_transition(scalar) { - values("0.34431"); + values("0.50448"); } cell_fall(scalar) { - values("0.12225"); + values("0.18092"); } fall_transition(scalar) { - values("0.16704"); + values("0.24513"); } } } pin("gpio_inp_dis[31]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0108; timing() { related_pin : "gpio_loopback_one[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23707"); + values("0.34637"); } rise_transition(scalar) { - values("0.34279"); + values("0.50183"); } cell_fall(scalar) { - values("0.12168"); + values("0.17934"); } fall_transition(scalar) { - values("0.16628"); + values("0.24330"); } } } pin("gpio_inp_dis[30]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0113; timing() { related_pin : "gpio_loopback_one[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23832"); + values("0.34800"); } rise_transition(scalar) { - values("0.34437"); + values("0.50377"); } cell_fall(scalar) { - values("0.12241"); + values("0.18026"); } fall_transition(scalar) { - values("0.16713"); + values("0.24442"); } } } pin("gpio_inp_dis[29]") { direction : output; - capacitance : 0.0082; + capacitance : 0.0179; timing() { related_pin : "gpio_loopback_one[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23640"); + values("0.36800"); } rise_transition(scalar) { - values("0.34085"); + values("0.53246"); } cell_fall(scalar) { - values("0.12158"); + values("0.19090"); } fall_transition(scalar) { - values("0.16564"); + values("0.25868"); } } } pin("gpio_inp_dis[28]") { direction : output; - capacitance : 0.0079; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_one[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23479"); + values("0.35854"); } rise_transition(scalar) { - values("0.33947"); + values("0.51888"); } cell_fall(scalar) { - values("0.12048"); + values("0.18579"); } fall_transition(scalar) { - values("0.16469"); + values("0.25212"); } } } pin("gpio_inp_dis[27]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_one[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.24002"); + values("0.35876"); } rise_transition(scalar) { - values("0.34705"); + values("0.51907"); } cell_fall(scalar) { - values("0.12325"); + values("0.18597"); } fall_transition(scalar) { - values("0.16836"); + values("0.25214"); } } } pin("gpio_inp_dis[26]") { direction : output; - capacitance : 0.0083; + capacitance : 0.0130; timing() { related_pin : "gpio_loopback_one[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23640"); + values("0.35304"); } rise_transition(scalar) { - values("0.34147"); + values("0.51075"); } cell_fall(scalar) { - values("0.12142"); + values("0.18293"); } fall_transition(scalar) { - values("0.16571"); + values("0.24809"); } } } pin("gpio_inp_dis[25]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0126; timing() { related_pin : "gpio_loopback_one[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23869"); + values("0.35268"); } rise_transition(scalar) { - values("0.34512"); + values("0.50951"); } cell_fall(scalar) { - values("0.12254"); + values("0.18286"); } fall_transition(scalar) { - values("0.16743"); + values("0.24789"); } } } pin("gpio_inp_dis[24]") { direction : output; - capacitance : 0.0077; + capacitance : 0.0134; timing() { related_pin : "gpio_loopback_one[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23412"); + values("0.35411"); } rise_transition(scalar) { - values("0.33850"); + values("0.51255"); } cell_fall(scalar) { - values("0.12013"); + values("0.18339"); } fall_transition(scalar) { - values("0.16423"); + values("0.24907"); } } } @@ -9002,64 +9002,64 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[12]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0093; timing() { related_pin : "gpio_loopback_one[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34149"); + values("0.34177"); } rise_transition(scalar) { - values("0.49467"); + values("0.49507"); } cell_fall(scalar) { - values("0.17681"); + values("0.17696"); } fall_transition(scalar) { - values("0.23973"); + values("0.23992"); } } } pin("gpio_inp_dis[11]") { direction : output; - capacitance : 0.0099; + capacitance : 0.0087; timing() { related_pin : "gpio_loopback_one[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34357"); + values("0.33976"); } rise_transition(scalar) { - values("0.49769"); + values("0.49215"); } cell_fall(scalar) { - values("0.17791"); + values("0.17590"); } fall_transition(scalar) { - values("0.24119"); + values("0.23850"); } } } pin("gpio_inp_dis[10]") { direction : output; - capacitance : 0.0093; + capacitance : 0.0090; timing() { related_pin : "gpio_loopback_one[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34247"); + values("0.34180"); } rise_transition(scalar) { - values("0.49512"); + values("0.49416"); } cell_fall(scalar) { - values("0.17752"); + values("0.17716"); } fall_transition(scalar) { - values("0.24050"); + values("0.24003"); } } } @@ -9212,22 +9212,22 @@ library (openframe_project_wrapper) { } pin("gpio_inp_dis[2]") { direction : output; - capacitance : 0.0098; + capacitance : 0.0111; timing() { related_pin : "gpio_loopback_one[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.34337"); + values("0.34756"); } rise_transition(scalar) { - values("0.49737"); + values("0.50319"); } cell_fall(scalar) { - values("0.17781"); + values("0.18002"); } fall_transition(scalar) { - values("0.24106"); + values("0.24419"); } } } @@ -9312,51 +9312,51 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[35]") { direction : input; - capacitance : 0.0758; + capacitance : 0.0763; } pin("gpio_loopback_one[34]") { direction : input; - capacitance : 0.0753; + capacitance : 0.1129; } pin("gpio_loopback_one[33]") { direction : input; - capacitance : 0.0753; + capacitance : 0.1134; } pin("gpio_loopback_one[32]") { direction : input; - capacitance : 0.0759; + capacitance : 0.1118; } pin("gpio_loopback_one[31]") { direction : input; - capacitance : 0.0755; + capacitance : 0.1112; } pin("gpio_loopback_one[30]") { direction : input; - capacitance : 0.0759; + capacitance : 0.1116; } pin("gpio_loopback_one[29]") { direction : input; - capacitance : 0.0750; + capacitance : 0.1182; } pin("gpio_loopback_one[28]") { direction : input; - capacitance : 0.0748; + capacitance : 0.1151; } pin("gpio_loopback_one[27]") { direction : input; - capacitance : 0.0765; + capacitance : 0.1152; } pin("gpio_loopback_one[26]") { direction : input; - capacitance : 0.0752; + capacitance : 0.1133; } pin("gpio_loopback_one[25]") { direction : input; - capacitance : 0.0760; + capacitance : 0.1129; } pin("gpio_loopback_one[24]") { direction : input; - capacitance : 0.0746; + capacitance : 0.1137; } pin("gpio_loopback_one[23]") { direction : input; @@ -9404,15 +9404,15 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[12]") { direction : input; - capacitance : 0.1096; + capacitance : 0.1097; } pin("gpio_loopback_one[11]") { direction : input; - capacitance : 0.1102; + capacitance : 0.1090; } pin("gpio_loopback_one[10]") { direction : input; - capacitance : 0.1096; + capacitance : 0.1094; } pin("gpio_loopback_one[9]") { direction : input; @@ -9444,7 +9444,7 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_one[2]") { direction : input; - capacitance : 0.1102; + capacitance : 0.1115; } pin("gpio_loopback_one[1]") { direction : input; @@ -9489,55 +9489,55 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[36]") { direction : input; - capacitance : 0.3808; + capacitance : 0.3809; } pin("gpio_loopback_zero[35]") { direction : input; - capacitance : 0.3819; + capacitance : 0.3827; } pin("gpio_loopback_zero[34]") { direction : input; - capacitance : 0.3803; + capacitance : 0.3151; } pin("gpio_loopback_zero[33]") { direction : input; - capacitance : 0.3795; + capacitance : 0.3179; } pin("gpio_loopback_zero[32]") { direction : input; - capacitance : 0.3812; + capacitance : 0.3172; } pin("gpio_loopback_zero[31]") { direction : input; - capacitance : 0.3803; + capacitance : 0.3229; } pin("gpio_loopback_zero[30]") { direction : input; - capacitance : 0.3802; + capacitance : 0.3148; } pin("gpio_loopback_zero[29]") { direction : input; - capacitance : 0.3807; + capacitance : 0.3194; } pin("gpio_loopback_zero[28]") { direction : input; - capacitance : 0.3799; + capacitance : 0.3183; } pin("gpio_loopback_zero[27]") { direction : input; - capacitance : 0.3809; + capacitance : 0.3175; } pin("gpio_loopback_zero[26]") { direction : input; - capacitance : 0.3811; + capacitance : 0.3198; } pin("gpio_loopback_zero[25]") { direction : input; - capacitance : 0.3811; + capacitance : 0.3192; } pin("gpio_loopback_zero[24]") { direction : input; - capacitance : 0.3795; + capacitance : 0.3155; } pin("gpio_loopback_zero[23]") { direction : input; @@ -9585,15 +9585,15 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[12]") { direction : input; - capacitance : 0.3149; + capacitance : 0.3127; } pin("gpio_loopback_zero[11]") { direction : input; - capacitance : 0.3150; + capacitance : 0.3107; } pin("gpio_loopback_zero[10]") { direction : input; - capacitance : 0.3132; + capacitance : 0.3130; } pin("gpio_loopback_zero[9]") { direction : input; @@ -9601,7 +9601,7 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[8]") { direction : input; - capacitance : 0.3132; + capacitance : 0.3131; } pin("gpio_loopback_zero[7]") { direction : input; @@ -9625,7 +9625,7 @@ library (openframe_project_wrapper) { } pin("gpio_loopback_zero[2]") { direction : input; - capacitance : 0.3126; + capacitance : 0.3145; } pin("gpio_loopback_zero[1]") { direction : input; @@ -9810,253 +9810,253 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[35]") { direction : output; - capacitance : 0.0089; + capacitance : 0.0094; timing() { related_pin : "gpio_loopback_one[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23761"); + values("0.23909"); } rise_transition(scalar) { - values("0.34389"); + values("0.34605"); } cell_fall(scalar) { - values("0.12186"); + values("0.12264"); } fall_transition(scalar) { - values("0.16683"); + values("0.16788"); } } } pin("gpio_oeb[34]") { direction : output; - capacitance : 0.0084; + capacitance : 0.0141; timing() { - related_pin : "gpio_loopback_one[34]"; + related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23615"); + values("0.96908"); } rise_transition(scalar) { - values("0.34177"); + values("1.40679"); } cell_fall(scalar) { - values("0.12109"); + values("0.50964"); } fall_transition(scalar) { - values("0.16580"); + values("0.68746"); } } } pin("gpio_oeb[33]") { direction : output; - capacitance : 0.0084; + capacitance : 0.0169; timing() { - related_pin : "gpio_loopback_one[33]"; + related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23632"); + values("0.97287"); } rise_transition(scalar) { - values("0.34173"); + values("1.41822"); } cell_fall(scalar) { - values("0.12127"); + values("0.51028"); } fall_transition(scalar) { - values("0.16583"); + values("0.69166"); } } } pin("gpio_oeb[32]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0162; timing() { - related_pin : "gpio_loopback_one[32]"; + related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23791"); + values("0.97301"); } rise_transition(scalar) { - values("0.34431"); + values("1.41478"); } cell_fall(scalar) { - values("0.12202"); + values("0.51173"); } fall_transition(scalar) { - values("0.16704"); + values("0.69029"); } } } pin("gpio_oeb[31]") { direction : output; - capacitance : 0.0086; + capacitance : 0.0219; timing() { - related_pin : "gpio_loopback_one[31]"; + related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23685"); + values("0.99146"); } rise_transition(scalar) { - values("0.34279"); + values("1.43963"); } cell_fall(scalar) { - values("0.12146"); + values("0.52231"); } fall_transition(scalar) { - values("0.16628"); + values("0.70197"); } } } pin("gpio_oeb[30]") { direction : output; - capacitance : 0.0090; + capacitance : 0.0138; timing() { - related_pin : "gpio_loopback_one[30]"; + related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23784"); + values("0.96311"); } rise_transition(scalar) { - values("0.34436"); + values("1.40458"); } cell_fall(scalar) { - values("0.12192"); + values("0.50492"); } fall_transition(scalar) { - values("0.16712"); + values("0.68497"); } } } pin("gpio_oeb[29]") { direction : output; - capacitance : 0.0082; + capacitance : 0.0185; timing() { - related_pin : "gpio_loopback_one[29]"; + related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23515"); + values("0.98094"); } rise_transition(scalar) { - values("0.34083"); + values("1.42421"); } cell_fall(scalar) { - values("0.12033"); + values("0.51675"); } fall_transition(scalar) { - values("0.16560"); + values("0.69444"); } } } pin("gpio_oeb[28]") { direction : output; - capacitance : 0.0079; + capacitance : 0.0173; timing() { - related_pin : "gpio_loopback_one[28]"; + related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23457"); + values("0.97616"); } rise_transition(scalar) { - values("0.33947"); + values("1.41970"); } cell_fall(scalar) { - values("0.12026"); + values("0.51325"); } fall_transition(scalar) { - values("0.16469"); + values("0.69281"); } } } pin("gpio_oeb[27]") { direction : output; - capacitance : 0.0096; + capacitance : 0.0165; timing() { - related_pin : "gpio_loopback_one[27]"; + related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23978"); + values("0.97159"); } rise_transition(scalar) { - values("0.34705"); + values("1.41606"); } cell_fall(scalar) { - values("0.12301"); + values("0.50987"); } fall_transition(scalar) { - values("0.16835"); + values("0.69021"); } } } pin("gpio_oeb[26]") { direction : output; - capacitance : 0.0083; + capacitance : 0.0188; timing() { - related_pin : "gpio_loopback_one[26]"; + related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23577"); + values("0.98207"); } rise_transition(scalar) { - values("0.34146"); + values("1.42582"); } cell_fall(scalar) { - values("0.12080"); + values("0.51735"); } fall_transition(scalar) { - values("0.16570"); + values("0.69528"); } } } pin("gpio_oeb[25]") { direction : output; - capacitance : 0.0092; + capacitance : 0.0182; timing() { - related_pin : "gpio_loopback_one[25]"; + related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23847"); + values("0.97772"); } rise_transition(scalar) { - values("0.34512"); + values("1.42368"); } cell_fall(scalar) { - values("0.12232"); + values("0.51351"); } fall_transition(scalar) { - values("0.16742"); + values("0.69403"); } } } pin("gpio_oeb[24]") { direction : output; - capacitance : 0.0077; + capacitance : 0.0146; timing() { - related_pin : "gpio_loopback_one[24]"; + related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.23390"); + values("0.96772"); } rise_transition(scalar) { - values("0.33850"); + values("1.40773"); } cell_fall(scalar) { - values("0.11991"); + values("0.50855"); } fall_transition(scalar) { - values("0.16422"); + values("0.68647"); } } } @@ -10293,64 +10293,64 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96664"); + values("0.96000"); } rise_transition(scalar) { - values("1.40486"); + values("1.39518"); } cell_fall(scalar) { - values("0.50845"); + values("0.50493"); } fall_transition(scalar) { - values("0.68497"); + values("0.68025"); } } } pin("gpio_oeb[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96742"); + values("0.95256"); } rise_transition(scalar) { - values("1.40408"); + values("1.38630"); } cell_fall(scalar) { - values("0.50991"); + values("0.50018"); } fall_transition(scalar) { - values("0.68384"); + values("0.67625"); } } } pin("gpio_oeb[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.95967"); + values("0.95909"); } rise_transition(scalar) { - values("1.39703"); + values("1.39620"); } cell_fall(scalar) { - values("0.50411"); + values("0.50380"); } fall_transition(scalar) { - values("0.68156"); + values("0.68115"); } } } @@ -10365,7 +10365,7 @@ library (openframe_project_wrapper) { values("0.96400"); } rise_transition(scalar) { - values("1.39916"); + values("1.39917"); } cell_fall(scalar) { values("0.50806"); @@ -10377,22 +10377,22 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96033"); + values("0.96000"); } rise_transition(scalar) { - values("1.39737"); + values("1.39689"); } cell_fall(scalar) { - values("0.50439"); + values("0.50422"); } fall_transition(scalar) { - values("0.68166"); + values("0.68143"); } } } @@ -10503,22 +10503,22 @@ library (openframe_project_wrapper) { } pin("gpio_oeb[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.95782"); + values("0.96601"); } rise_transition(scalar) { - values("1.39510"); + values("1.40208"); } cell_fall(scalar) { - values("0.50239"); + values("0.50912"); } fall_transition(scalar) { - values("0.68104"); + values("0.68298"); } } } @@ -10718,276 +10718,89 @@ library (openframe_project_wrapper) { } pin("gpio_out[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16909"); + values("1.16945"); } rise_transition(scalar) { - values("1.69717"); + values("1.69770"); } cell_fall(scalar) { - values("0.61668"); + values("0.61687"); } fall_transition(scalar) { - values("0.82801"); + values("0.82828"); } } } pin("gpio_out[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17267"); + values("1.17520"); } rise_transition(scalar) { - values("1.70105"); + values("1.70474"); } cell_fall(scalar) { - values("0.61930"); + values("0.62064"); } fall_transition(scalar) { - values("0.82999"); + values("0.83179"); } } } pin("gpio_out[34]") { direction : output; - capacitance : 0.0125; - timing() { - related_pin : "gpio_loopback_zero[34]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16773"); - } - rise_transition(scalar) { - values("1.69509"); - } - cell_fall(scalar) { - values("0.61601"); - } - fall_transition(scalar) { - values("0.82697"); - } - } + capacitance : 0.2132; } pin("gpio_out[33]") { direction : output; - capacitance : 0.0117; - timing() { - related_pin : "gpio_loopback_zero[33]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16523"); - } - rise_transition(scalar) { - values("1.69161"); - } - cell_fall(scalar) { - values("0.61461"); - } - fall_transition(scalar) { - values("0.82531"); - } - } + capacitance : 0.1864; } pin("gpio_out[32]") { direction : output; - capacitance : 0.0134; - timing() { - related_pin : "gpio_loopback_zero[32]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16925"); - } - rise_transition(scalar) { - values("1.69887"); - } - cell_fall(scalar) { - values("0.61636"); - } - fall_transition(scalar) { - values("0.82864"); - } - } + capacitance : 0.1295; } pin("gpio_out[31]") { direction : output; - capacitance : 0.0124; - timing() { - related_pin : "gpio_loopback_zero[31]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16735"); - } - rise_transition(scalar) { - values("1.69476"); - } - cell_fall(scalar) { - values("0.61571"); - } - fall_transition(scalar) { - values("0.82684"); - } - } + capacitance : 0.0626; } pin("gpio_out[30]") { direction : output; - capacitance : 0.0123; - timing() { - related_pin : "gpio_loopback_zero[30]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16552"); - } - rise_transition(scalar) { - values("1.69440"); - } - cell_fall(scalar) { - values("0.61392"); - } - fall_transition(scalar) { - values("0.82681"); - } - } + capacitance : 0.0310; } pin("gpio_out[29]") { direction : output; - capacitance : 0.0129; - timing() { - related_pin : "gpio_loopback_zero[29]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16888"); - } - rise_transition(scalar) { - values("1.69694"); - } - cell_fall(scalar) { - values("0.61649"); - } - fall_transition(scalar) { - values("0.82803"); - } - } + capacitance : 0.1234; } pin("gpio_out[28]") { direction : output; - capacitance : 0.0120; - timing() { - related_pin : "gpio_loopback_zero[28]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16503"); - } - rise_transition(scalar) { - values("1.69322"); - } - cell_fall(scalar) { - values("0.61384"); - } - fall_transition(scalar) { - values("0.82615"); - } - } + capacitance : 0.1791; } pin("gpio_out[27]") { direction : output; - capacitance : 0.0130; - timing() { - related_pin : "gpio_loopback_zero[27]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16946"); - } - rise_transition(scalar) { - values("1.69766"); - } - cell_fall(scalar) { - values("0.61688"); - } - fall_transition(scalar) { - values("0.82828"); - } - } + capacitance : 0.2561; } pin("gpio_out[26]") { direction : output; - capacitance : 0.0132; - timing() { - related_pin : "gpio_loopback_zero[26]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.17036"); - } - rise_transition(scalar) { - values("1.69833"); - } - cell_fall(scalar) { - values("0.61764"); - } - fall_transition(scalar) { - values("0.82845"); - } - } + capacitance : 0.3456; } pin("gpio_out[25]") { direction : output; - capacitance : 0.0132; - timing() { - related_pin : "gpio_loopback_zero[25]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.17476"); - } - rise_transition(scalar) { - values("1.69303"); - } - cell_fall(scalar) { - values("0.61888"); - } - fall_transition(scalar) { - values("0.83336"); - } - } + capacitance : 0.4219; } pin("gpio_out[24]") { direction : output; - capacitance : 0.0116; - timing() { - related_pin : "gpio_loopback_zero[24]"; - timing_sense : positive_unate; - timing_type : combinational; - cell_rise(scalar) { - values("1.16419"); - } - rise_transition(scalar) { - values("1.69155"); - } - cell_fall(scalar) { - values("0.61343"); - } - fall_transition(scalar) { - values("0.82562"); - } - } + capacitance : 0.4631; } pin("gpio_out[23]") { direction : output; @@ -11222,47 +11035,47 @@ library (openframe_project_wrapper) { } pin("gpio_out[12]") { direction : output; - capacitance : 0.0262; + capacitance : 0.0249; } pin("gpio_out[11]") { direction : output; - capacitance : 0.0295; + capacitance : 0.0282; } pin("gpio_out[10]") { direction : output; - capacitance : 0.0341; + capacitance : 0.0347; } pin("gpio_out[9]") { direction : output; - capacitance : 0.0406; + capacitance : 0.0412; } pin("gpio_out[8]") { direction : output; - capacitance : 0.0487; + capacitance : 0.0491; } pin("gpio_out[7]") { direction : output; - capacitance : 0.0460; + capacitance : 0.0466; } pin("gpio_out[6]") { direction : output; - capacitance : 0.0397; + capacitance : 0.0403; } pin("gpio_out[5]") { direction : output; - capacitance : 0.0366; + capacitance : 0.0372; } pin("gpio_out[4]") { direction : output; - capacitance : 0.0310; + capacitance : 0.0316; } pin("gpio_out[3]") { direction : output; - capacitance : 0.0273; + capacitance : 0.0274; } pin("gpio_out[2]") { direction : output; - capacitance : 0.0230; + capacitance : 0.0255; } pin("gpio_out[1]") { direction : output; @@ -11460,274 +11273,274 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17556"); + values("1.17593"); } rise_transition(scalar) { - values("1.69732"); + values("1.69785"); } cell_fall(scalar) { - values("0.62313"); + values("0.62333"); } fall_transition(scalar) { - values("0.82831"); + values("0.82858"); } } } pin("gpio_slow_sel[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17475"); + values("1.17728"); } rise_transition(scalar) { - values("1.70108"); + values("1.70477"); } cell_fall(scalar) { - values("0.62137"); + values("0.62272"); } fall_transition(scalar) { - values("0.83005"); + values("0.83185"); } } } pin("gpio_slow_sel[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17357"); + values("0.97318"); } rise_transition(scalar) { - values("1.69522"); + values("1.40692"); } cell_fall(scalar) { - values("0.62182"); + values("0.51373"); } fall_transition(scalar) { - values("0.82724"); + values("0.68771"); } } } pin("gpio_slow_sel[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17149"); + values("0.98165"); } rise_transition(scalar) { - values("1.69176"); + values("1.41838"); } cell_fall(scalar) { - values("0.62085"); + values("0.51904"); } fall_transition(scalar) { - values("0.82560"); + values("0.69198"); } } } pin("gpio_slow_sel[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17655"); + values("0.97937"); } rise_transition(scalar) { - values("1.69902"); + values("1.41488"); } cell_fall(scalar) { - values("0.62364"); + values("0.51807"); } fall_transition(scalar) { - values("0.82895"); + values("0.69049"); } } } pin("gpio_slow_sel[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17316"); + values("0.99453"); } rise_transition(scalar) { - values("1.69489"); + values("1.43966"); } cell_fall(scalar) { - values("0.62150"); + values("0.52538"); } fall_transition(scalar) { - values("0.82710"); + values("0.70204"); } } } pin("gpio_slow_sel[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17404"); + values("0.97384"); } rise_transition(scalar) { - values("1.69460"); + values("1.40478"); } cell_fall(scalar) { - values("0.62241"); + values("0.51563"); } fall_transition(scalar) { - values("0.82720"); + values("0.68538"); } } } pin("gpio_slow_sel[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17478"); + values("0.98325"); } rise_transition(scalar) { - values("1.69708"); + values("1.42424"); } cell_fall(scalar) { - values("0.62237"); + values("0.51906"); } fall_transition(scalar) { - values("0.82830"); + values("0.69449"); } } } pin("gpio_slow_sel[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17338"); + values("0.98288"); } rise_transition(scalar) { - values("1.69341"); + values("1.41982"); } cell_fall(scalar) { - values("0.62217"); + values("0.51996"); } fall_transition(scalar) { - values("0.82654"); + values("0.69303"); } } } pin("gpio_slow_sel[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17522"); + values("0.98095"); } rise_transition(scalar) { - values("1.69779"); + values("1.41621"); } cell_fall(scalar) { - values("0.62263"); + values("0.51921"); } fall_transition(scalar) { - values("0.82854"); + values("0.69051"); } } } pin("gpio_slow_sel[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17379"); + values("0.98439"); } rise_transition(scalar) { - values("1.69840"); + values("1.42585"); } cell_fall(scalar) { - values("0.62106"); + values("0.51967"); } fall_transition(scalar) { - values("0.82859"); + values("0.69533"); } } } pin("gpio_slow_sel[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.18045"); + values("0.98466"); } rise_transition(scalar) { - values("1.69329"); + values("1.42379"); } cell_fall(scalar) { - values("0.62454"); + values("0.52044"); } fall_transition(scalar) { - values("0.83389"); + values("0.69425"); } } } pin("gpio_slow_sel[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17246"); + values("0.97550"); } rise_transition(scalar) { - values("1.69176"); + values("1.40789"); } cell_fall(scalar) { - values("0.62167"); + values("0.51632"); } fall_transition(scalar) { - values("0.82604"); + values("0.68679"); } } } @@ -11964,64 +11777,64 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.97055"); + values("0.96387"); } rise_transition(scalar) { - values("1.40492"); + values("1.39525"); } cell_fall(scalar) { - values("0.51235"); + values("0.50879"); } fall_transition(scalar) { - values("0.68510"); + values("0.68038"); } } } pin("gpio_slow_sel[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96883"); + values("0.96058"); } rise_transition(scalar) { - values("1.40409"); + values("1.38648"); } cell_fall(scalar) { - values("0.51132"); + values("0.50818"); } fall_transition(scalar) { - values("0.68386"); + values("0.67660"); } } } pin("gpio_slow_sel[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96668"); + values("0.96610"); } rise_transition(scalar) { - values("1.39713"); + values("1.39630"); } cell_fall(scalar) { - values("0.51111"); + values("0.51080"); } fall_transition(scalar) { - values("0.68175"); + values("0.68134"); } } } @@ -12036,7 +11849,7 @@ library (openframe_project_wrapper) { values("0.96571"); } rise_transition(scalar) { - values("1.39917"); + values("1.39918"); } cell_fall(scalar) { values("0.50977"); @@ -12048,22 +11861,22 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96750"); + values("0.96717"); } rise_transition(scalar) { - values("1.39752"); + values("1.39704"); } cell_fall(scalar) { - values("0.51154"); + values("0.51137"); } fall_transition(scalar) { - values("0.68197"); + values("0.68173"); } } } @@ -12174,22 +11987,22 @@ library (openframe_project_wrapper) { } pin("gpio_slow_sel[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96757"); + values("0.96744"); } rise_transition(scalar) { - values("1.39535"); + values("1.40209"); } cell_fall(scalar) { - values("0.51211"); + values("0.51054"); } fall_transition(scalar) { - values("0.68154"); + values("0.68300"); } } } @@ -12389,274 +12202,274 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[36]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0131; timing() { related_pin : "gpio_loopback_zero[36]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16653"); + values("1.16689"); } rise_transition(scalar) { - values("1.69713"); + values("1.69766"); } cell_fall(scalar) { - values("0.61412"); + values("0.61432"); } fall_transition(scalar) { - values("0.82793"); + values("0.82820"); } } } pin("gpio_vtrip_sel[35]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0148; timing() { related_pin : "gpio_loopback_zero[35]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17221"); + values("1.17474"); } rise_transition(scalar) { - values("1.70105"); + values("1.70473"); } cell_fall(scalar) { - values("0.61884"); + values("0.62018"); } fall_transition(scalar) { - values("0.82998"); + values("0.83178"); } } } pin("gpio_vtrip_sel[34]") { direction : output; - capacitance : 0.0125; + capacitance : 0.0141; timing() { related_pin : "gpio_loopback_zero[34]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16517"); + values("0.97171"); } rise_transition(scalar) { - values("1.69505"); + values("1.40687"); } cell_fall(scalar) { - values("0.61345"); + values("0.51226"); } fall_transition(scalar) { - values("0.82689"); + values("0.68761"); } } } pin("gpio_vtrip_sel[33]") { direction : output; - capacitance : 0.0117; + capacitance : 0.0169; timing() { related_pin : "gpio_loopback_zero[33]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16268"); + values("0.97584"); } rise_transition(scalar) { - values("1.69157"); + values("1.41826"); } cell_fall(scalar) { - values("0.61206"); + values("0.51324"); } fall_transition(scalar) { - values("0.82523"); + values("0.69173"); } } } pin("gpio_vtrip_sel[32]") { direction : output; - capacitance : 0.0134; + capacitance : 0.0162; timing() { related_pin : "gpio_loopback_zero[32]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16779"); + values("0.97440"); } rise_transition(scalar) { - values("1.69885"); + values("1.41479"); } cell_fall(scalar) { - values("0.61491"); + values("0.51312"); } fall_transition(scalar) { - values("0.82860"); + values("0.69032"); } } } pin("gpio_vtrip_sel[31]") { direction : output; - capacitance : 0.0124; + capacitance : 0.0219; timing() { related_pin : "gpio_loopback_zero[31]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16479"); + values("0.99175"); } rise_transition(scalar) { - values("1.69472"); + values("1.43963"); } cell_fall(scalar) { - values("0.61316"); + values("0.52261"); } fall_transition(scalar) { - values("0.82676"); + values("0.70197"); } } } pin("gpio_vtrip_sel[30]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0138; timing() { related_pin : "gpio_loopback_zero[30]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16296"); + values("0.96571"); } rise_transition(scalar) { - values("1.69437"); + values("1.40461"); } cell_fall(scalar) { - values("0.61136"); + values("0.50752"); } fall_transition(scalar) { - values("0.82674"); + values("0.68502"); } } } pin("gpio_vtrip_sel[29]") { direction : output; - capacitance : 0.0129; + capacitance : 0.0185; timing() { related_pin : "gpio_loopback_zero[29]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16631"); + values("0.98143"); } rise_transition(scalar) { - values("1.69690"); + values("1.42422"); } cell_fall(scalar) { - values("0.61393"); + values("0.51724"); } fall_transition(scalar) { - values("0.82795"); + values("0.69445"); } } } pin("gpio_vtrip_sel[28]") { direction : output; - capacitance : 0.0120; + capacitance : 0.0173; timing() { related_pin : "gpio_loopback_zero[28]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16119"); + values("0.97599"); } rise_transition(scalar) { - values("1.69317"); + values("1.41970"); } cell_fall(scalar) { - values("0.61001"); + values("0.51309"); } fall_transition(scalar) { - values("0.82606"); + values("0.69281"); } } } pin("gpio_vtrip_sel[27]") { direction : output; - capacitance : 0.0130; + capacitance : 0.0165; timing() { related_pin : "gpio_loopback_zero[27]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16690"); + values("0.97460"); } rise_transition(scalar) { - values("1.69762"); + values("1.41609"); } cell_fall(scalar) { - values("0.61433"); + values("0.51287"); } fall_transition(scalar) { - values("0.82820"); + values("0.69026"); } } } pin("gpio_vtrip_sel[26]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0188; timing() { related_pin : "gpio_loopback_zero[26]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16779"); + values("0.98256"); } rise_transition(scalar) { - values("1.69829"); + values("1.42582"); } cell_fall(scalar) { - values("0.61507"); + values("0.51784"); } fall_transition(scalar) { - values("0.82838"); + values("0.69529"); } } } pin("gpio_vtrip_sel[25]") { direction : output; - capacitance : 0.0132; + capacitance : 0.0182; timing() { related_pin : "gpio_loopback_zero[25]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.17104"); + values("0.98033"); } rise_transition(scalar) { - values("1.69289"); + values("1.42371"); } cell_fall(scalar) { - values("0.61518"); + values("0.51611"); } fall_transition(scalar) { - values("0.83308"); + values("0.69409"); } } } pin("gpio_vtrip_sel[24]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0146; timing() { related_pin : "gpio_loopback_zero[24]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("1.16164"); + values("0.96777"); } rise_transition(scalar) { - values("1.69151"); + values("1.40773"); } cell_fall(scalar) { - values("0.61088"); + values("0.50861"); } fall_transition(scalar) { - values("0.82554"); + values("0.68647"); } } } @@ -12893,64 +12706,64 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[12]") { direction : output; - capacitance : 0.0139; + capacitance : 0.0117; timing() { related_pin : "gpio_loopback_zero[12]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96941"); + values("0.96275"); } rise_transition(scalar) { - values("1.40490"); + values("1.39523"); } cell_fall(scalar) { - values("0.51122"); + values("0.50768"); } fall_transition(scalar) { - values("0.68506"); + values("0.68034"); } } } pin("gpio_vtrip_sel[11]") { direction : output; - capacitance : 0.0140; + capacitance : 0.0097; timing() { related_pin : "gpio_loopback_zero[11]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96771"); + values("0.95410"); } rise_transition(scalar) { - values("1.40408"); + values("1.38633"); } cell_fall(scalar) { - values("0.51020"); + values("0.50173"); } fall_transition(scalar) { - values("0.68384"); + values("0.67629"); } } } pin("gpio_vtrip_sel[10]") { direction : output; - capacitance : 0.0123; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[10]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96160"); + values("0.96103"); } rise_transition(scalar) { - values("1.39705"); + values("1.39622"); } cell_fall(scalar) { - values("0.50604"); + values("0.50573"); } fall_transition(scalar) { - values("0.68159"); + values("0.68118"); } } } @@ -12965,10 +12778,10 @@ library (openframe_project_wrapper) { values("0.96428"); } rise_transition(scalar) { - values("1.39916"); + values("1.39917"); } cell_fall(scalar) { - values("0.50835"); + values("0.50834"); } fall_transition(scalar) { values("0.68147"); @@ -12977,22 +12790,22 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[8]") { direction : output; - capacitance : 0.0122; + capacitance : 0.0121; timing() { related_pin : "gpio_loopback_zero[8]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96189"); + values("0.96156"); } rise_transition(scalar) { - values("1.39739"); + values("1.39691"); } cell_fall(scalar) { - values("0.50594"); + values("0.50577"); } fall_transition(scalar) { - values("0.68171"); + values("0.68148"); } } } @@ -13103,22 +12916,22 @@ library (openframe_project_wrapper) { } pin("gpio_vtrip_sel[2]") { direction : output; - capacitance : 0.0116; + capacitance : 0.0136; timing() { related_pin : "gpio_loopback_zero[2]"; timing_sense : positive_unate; timing_type : combinational; cell_rise(scalar) { - values("0.96037"); + values("0.96630"); } rise_transition(scalar) { - values("1.39514"); + values("1.40209"); } cell_fall(scalar) { - values("0.50493"); + values("0.50940"); } fall_transition(scalar) { - values("0.68113"); + values("0.68298"); } } } diff --git a/mag/openframe_project_wrapper.mag b/mag/openframe_project_wrapper.mag index ba87452..f7421fe 100644 --- a/mag/openframe_project_wrapper.mag +++ b/mag/openframe_project_wrapper.mag @@ -1,7 +1,7 @@ magic tech sky130A magscale 1 2 -timestamp 1790249125 +timestamp 1790246496 << metal2 >> rect 27498 953034 27558 953726 rect 29498 953170 29558 953726 @@ -691,31 +691,37 @@ rect 490010 952847 490066 952856 rect 592038 952912 592094 952921 rect 592038 952847 592094 952856 rect 386 925295 442 925304 +rect 308 925253 386 925281 +rect 308 922245 336 925253 rect 386 925230 442 925239 -rect 400 923464 428 925230 rect 632886 923971 632942 923980 rect 632886 923906 632942 923915 rect 386 923455 442 923464 +rect 442 923413 612 923441 rect 386 923390 442 923399 -rect 400 922268 428 923390 +rect 386 922259 442 922268 +rect 308 922217 386 922245 +rect 386 922194 442 922203 +rect 400 921601 428 922194 +rect 478 921615 534 921624 +rect 400 921573 478 921601 +rect 400 920980 428 921573 +rect 478 921550 534 921559 +rect 386 920971 442 920980 +rect 386 920906 442 920915 +rect 400 917969 428 920906 +rect 584 920428 612 923413 rect 632900 923273 632928 923906 rect 632886 923264 632942 923273 rect 632886 923199 632942 923208 -rect 386 922259 442 922268 -rect 386 922194 442 922203 -rect 400 921624 428 922194 -rect 386 921615 442 921624 -rect 386 921550 442 921559 -rect 400 920980 428 921550 rect 632900 921496 632928 923199 rect 632886 921487 632942 921496 rect 632886 921422 632942 921431 -rect 386 920971 442 920980 rect 632900 920944 632928 921422 -rect 386 920906 442 920915 rect 632886 920935 632942 920944 -rect 400 917944 428 920906 rect 632886 920870 632942 920879 +rect 570 920419 626 920428 +rect 570 920354 626 920363 rect 632900 920300 632928 920870 rect 632886 920291 632942 920300 rect 632886 920226 632942 920235 @@ -725,23 +731,18 @@ rect 632886 919582 632942 919591 rect 632900 919465 632928 919582 rect 632886 919456 632942 919465 rect 632886 919391 632942 919400 -rect 386 917935 442 917944 -rect 386 917870 442 917879 -rect 386 917688 442 917697 -rect 386 917623 442 917632 -rect 400 917277 428 917623 -rect 478 917291 534 917300 -rect 400 917249 478 917277 -rect 400 916656 428 917249 -rect 478 917226 534 917235 +rect 386 917960 442 917969 +rect 386 917895 442 917904 +rect 386 917291 442 917300 +rect 386 917226 442 917235 +rect 400 917153 428 917226 +rect 386 917144 442 917153 +rect 386 917079 442 917088 rect 386 916647 442 916656 rect 386 916582 442 916591 rect 632886 916611 632942 916620 -rect 400 916104 428 916582 +rect 400 914264 428 916582 rect 632886 916546 632942 916555 -rect 386 916095 442 916104 -rect 386 916030 442 916039 -rect 400 914264 428 916030 rect 632900 915976 632928 916546 rect 632886 915967 632942 915976 rect 632886 915902 632942 915911 @@ -750,15 +751,19 @@ rect 632886 915323 632942 915332 rect 632886 915258 632942 915267 rect 386 914255 442 914264 rect 386 914190 442 914199 -rect 400 913620 428 914190 +rect 400 914025 428 914190 rect 632900 914136 632928 915258 rect 632886 914127 632942 914136 rect 632886 914062 632942 914071 -rect 386 913611 442 913620 -rect 386 913546 442 913555 -rect 400 913481 428 913546 -rect 386 913472 442 913481 -rect 386 913407 442 913416 +rect 386 914016 442 914025 +rect 386 913951 442 913960 +rect 400 913597 428 913951 +rect 478 913611 534 913620 +rect 400 913569 478 913597 +rect 400 912976 428 913569 +rect 478 913546 534 913555 +rect 386 912967 442 912976 +rect 386 912902 442 912911 rect 632900 912296 632928 914062 rect 632886 912287 632942 912296 rect 632886 912222 632942 912231 @@ -799,23 +804,19 @@ rect 632886 824862 632942 824871 rect 632900 823096 632928 824862 rect 632886 823087 632942 823096 rect 632886 823022 632942 823031 -rect 386 751171 442 751180 -rect 386 751106 442 751115 -rect 400 748144 428 751106 +rect 386 750619 442 750628 +rect 386 750554 442 750563 +rect 400 747500 428 750554 rect 632886 750065 632942 750074 rect 632886 750000 632942 750009 -rect 386 748135 442 748144 -rect 386 748070 442 748079 -rect 400 747500 428 748070 rect 386 747491 442 747500 rect 386 747426 442 747435 -rect 400 746856 428 747426 +rect 400 747289 428 747426 +rect 386 747280 442 747289 +rect 386 747215 442 747224 rect 386 746847 442 746856 rect 386 746782 442 746791 -rect 400 746304 428 746782 -rect 386 746295 442 746304 -rect 386 746230 442 746239 -rect 400 744464 428 746230 +rect 400 744464 428 746782 rect 632900 746224 632928 750000 rect 632886 746215 632942 746224 rect 632886 746150 632942 746159 @@ -824,49 +825,42 @@ rect 632886 745571 632942 745580 rect 632886 745506 632942 745515 rect 386 744455 442 744464 rect 386 744390 442 744399 +rect 400 743820 428 744390 rect 386 743811 442 743820 rect 386 743746 442 743755 -rect 400 743617 428 743746 -rect 386 743608 442 743617 -rect 386 743543 442 743552 -rect 400 734711 428 743543 +rect 400 743209 428 743746 +rect 386 743200 442 743209 +rect 386 743135 442 743144 rect 632886 737080 632942 737089 rect 632886 737015 632942 737024 rect 632900 736932 632928 737015 rect 632886 736923 632942 736932 rect 632886 736858 632942 736867 -rect 386 734702 442 734711 -rect 386 734637 442 734646 -rect 386 707419 442 707428 -rect 386 707354 442 707363 -rect 400 706353 428 707354 -rect 386 706344 442 706353 -rect 386 706279 442 706288 -rect 386 703647 442 703656 -rect 386 703582 442 703591 -rect 400 703104 428 703582 -rect 386 703095 442 703104 -rect 386 703030 442 703039 -rect 400 701264 428 703030 +rect 386 708615 442 708624 +rect 386 708550 442 708559 +rect 400 707980 428 708550 +rect 386 707971 442 707980 +rect 386 707906 442 707915 +rect 632886 705065 632942 705074 +rect 632886 705000 632942 705009 +rect 1306 703488 1362 703497 +rect 1306 703423 1362 703432 rect 386 701255 442 701264 rect 386 701190 442 701199 -rect 400 700777 428 701190 -rect 386 700768 442 700777 -rect 386 700703 442 700712 -rect 400 700620 428 700703 +rect 400 700620 428 701190 rect 386 700611 442 700620 rect 386 700546 442 700555 -rect 632886 698087 632942 698096 -rect 632886 698022 632942 698031 -rect 632900 695745 632928 698022 -rect 632886 695736 632942 695745 -rect 632886 695671 632942 695680 -rect 386 666224 442 666233 -rect 386 666159 442 666168 -rect 400 666068 428 666159 +rect 386 669095 442 669104 +rect 386 669030 442 669039 +rect 400 667865 428 669030 +rect 386 667856 442 667865 +rect 386 667791 442 667800 rect 386 666059 442 666068 rect 386 665994 442 666003 -rect 400 665424 428 665994 +rect 400 665825 428 665994 +rect 386 665816 442 665825 +rect 386 665751 442 665760 +rect 400 665424 428 665751 rect 386 665415 442 665424 rect 386 665350 442 665359 rect 400 664780 428 665350 @@ -875,29 +869,253 @@ rect 386 664706 442 664715 rect 400 661744 428 664706 rect 386 661735 442 661744 rect 386 661670 442 661679 -rect 400 661100 428 661670 -rect 386 661091 442 661100 -rect 386 661026 442 661035 -rect 400 660456 428 661026 +rect 400 660456 428 661670 +rect 1214 660920 1270 660929 +rect 1214 660855 1270 660864 rect 386 660447 442 660456 rect 386 660382 442 660391 -rect 400 659904 428 660382 -rect 386 659895 442 659904 -rect 386 659830 442 659839 -rect 400 658064 428 659830 -rect 632886 658065 632942 658074 +rect 400 658064 428 660382 rect 386 658055 442 658064 -rect 632886 658000 632942 658009 rect 386 657990 442 657999 rect 400 657420 428 657990 -rect 632900 657529 632928 658000 -rect 632886 657520 632942 657529 -rect 632886 657455 632942 657464 rect 386 657411 442 657420 rect 386 657346 442 657355 rect 400 657257 428 657346 rect 386 657248 442 657257 rect 386 657183 442 657192 +rect 386 625895 442 625904 +rect 442 625853 520 625881 +rect 386 625830 442 625839 +rect 386 624055 442 624064 +rect 386 623990 442 623999 +rect 400 621081 428 623990 +rect 492 622868 520 625853 +rect 478 622859 534 622868 +rect 478 622794 534 622803 +rect 492 622224 520 622794 +rect 478 622215 534 622224 +rect 478 622150 534 622159 +rect 492 621580 520 622150 +rect 478 621571 534 621580 +rect 478 621506 534 621515 +rect 386 621072 442 621081 +rect 386 621007 442 621016 +rect 386 617247 442 617256 +rect 386 617182 442 617191 +rect 400 614864 428 617182 +rect 1122 616176 1178 616185 +rect 1122 616111 1178 616120 +rect 386 614855 442 614864 +rect 386 614790 442 614799 +rect 386 614211 442 614220 +rect 386 614146 442 614155 +rect 400 613576 428 614146 +rect 386 613567 442 613576 +rect 386 613502 442 613511 +rect 386 579015 442 579024 +rect 386 578950 442 578959 +rect 400 578380 428 578950 +rect 386 578371 442 578380 +rect 386 578306 442 578315 +rect 1030 572792 1086 572801 +rect 1030 572727 1086 572736 +rect 386 571655 442 571664 +rect 386 571590 442 571599 +rect 400 571020 428 571590 +rect 386 571011 442 571020 +rect 386 570946 442 570955 +rect 386 539495 442 539504 +rect 386 539430 442 539439 +rect 400 536468 428 539430 +rect 386 536459 442 536468 +rect 386 536394 442 536403 +rect 400 535824 428 536394 +rect 386 535815 442 535824 +rect 386 535750 442 535759 +rect 400 535180 428 535750 +rect 386 535171 442 535180 +rect 386 535106 442 535115 +rect 400 532137 428 535106 +rect 386 532128 442 532137 +rect 386 532063 442 532072 +rect 400 531729 428 532063 +rect 386 531720 442 531729 +rect 386 531655 442 531664 +rect 386 530847 442 530856 +rect 386 530782 442 530791 +rect 400 528464 428 530782 +rect 938 529952 994 529961 +rect 938 529887 994 529896 +rect 386 528455 442 528464 +rect 386 528390 442 528399 +rect 400 527820 428 528390 +rect 386 527811 442 527820 +rect 386 527746 442 527755 +rect 400 527176 428 527746 +rect 386 527167 442 527176 +rect 386 527102 442 527111 +rect 386 496295 442 496304 +rect 386 496230 442 496239 +rect 400 494601 428 496230 +rect 386 494592 442 494601 +rect 442 494550 520 494578 +rect 386 494527 442 494536 +rect 386 494455 442 494464 +rect 386 494390 442 494399 +rect 400 493513 428 494390 +rect 386 493504 442 493513 +rect 386 493439 442 493448 +rect 386 493259 442 493268 +rect 492 493245 520 494550 +rect 442 493217 520 493245 +rect 386 493194 442 493203 +rect 952 396953 980 529887 +rect 938 396944 994 396953 +rect 938 396879 994 396888 +rect 386 368695 442 368704 +rect 386 368630 442 368639 +rect 400 367577 428 368630 +rect 386 367568 442 367577 +rect 386 367503 442 367512 +rect 478 367024 534 367033 +rect 478 366959 534 366968 +rect 386 366855 442 366864 +rect 386 366790 442 366799 +rect 400 363828 428 366790 +rect 492 365668 520 366959 +rect 478 365659 534 365668 +rect 478 365594 534 365603 +rect 492 365024 520 365594 +rect 478 365015 534 365024 +rect 478 364950 534 364959 +rect 492 364380 520 364950 +rect 478 364371 534 364380 +rect 478 364306 534 364315 +rect 386 363819 442 363828 +rect 386 363754 442 363763 +rect 400 360700 428 363754 +rect 492 361344 520 364306 +rect 478 361335 534 361344 +rect 478 361270 534 361279 +rect 386 360691 442 360700 +rect 386 360626 442 360635 +rect 1044 343097 1072 572727 +rect 1030 343088 1086 343097 +rect 1030 343023 1086 343032 +rect 386 321815 442 321824 +rect 386 321750 442 321759 +rect 400 321180 428 321750 +rect 386 321171 442 321180 +rect 386 321106 442 321115 +rect 386 318135 442 318144 +rect 386 318070 442 318079 +rect 400 316856 428 318070 +rect 386 316847 442 316856 +rect 386 316782 442 316791 +rect 400 314464 428 316782 +rect 386 314455 442 314464 +rect 386 314390 442 314399 +rect 386 313811 442 313820 +rect 386 313746 442 313755 +rect 400 313176 428 313746 +rect 386 313167 442 313176 +rect 386 313102 442 313111 +rect 1136 289241 1164 616111 +rect 1122 289232 1178 289241 +rect 1122 289167 1178 289176 +rect 386 282295 442 282304 +rect 386 282230 442 282239 +rect 400 281217 428 282230 +rect 386 281208 442 281217 +rect 386 281143 442 281152 +rect 386 277419 442 277428 +rect 386 277354 442 277363 +rect 400 274300 428 277354 +rect 386 274291 442 274300 +rect 386 274226 442 274235 +rect 386 270464 442 270473 +rect 386 270399 442 270408 +rect 400 269976 428 270399 +rect 386 269967 442 269976 +rect 386 269902 442 269911 +rect 400 261711 428 269902 +rect 386 261702 442 261711 +rect 386 261637 442 261646 +rect 1228 235385 1256 660855 +rect 1214 235376 1270 235385 +rect 1214 235311 1270 235320 +rect 386 195895 442 195904 +rect 386 195830 442 195839 +rect 400 194064 428 195830 +rect 386 194055 442 194064 +rect 386 193990 442 193999 +rect 400 193905 428 193990 +rect 386 193896 442 193905 +rect 386 193831 442 193840 +rect 386 192215 442 192224 +rect 386 192150 442 192159 +rect 400 191580 428 192150 +rect 386 191571 442 191580 +rect 386 191506 442 191515 +rect 400 188544 428 191506 +rect 386 188535 442 188544 +rect 386 188470 442 188479 +rect 400 187900 428 188470 +rect 386 187891 442 187900 +rect 386 187826 442 187835 +rect 400 187256 428 187826 +rect 386 187247 442 187256 +rect 386 187182 442 187191 +rect 400 186704 428 187182 +rect 386 186695 442 186704 +rect 386 186630 442 186639 +rect 400 184864 428 186630 +rect 386 184855 442 184864 +rect 386 184790 442 184799 +rect 400 184249 428 184790 +rect 386 184240 442 184249 +rect 386 184175 442 184184 +rect 386 183567 442 183576 +rect 386 183502 442 183511 +rect 400 183433 428 183502 +rect 386 183424 442 183433 +rect 386 183359 442 183368 +rect 400 177711 428 183359 +rect 1320 181529 1348 703423 +rect 632900 701224 632928 705000 +rect 632886 701215 632942 701224 +rect 632886 701150 632942 701159 +rect 632900 700580 632928 701150 +rect 632886 700571 632942 700580 +rect 632886 700506 632942 700515 +rect 632900 699936 632928 700506 +rect 632886 699927 632942 699936 +rect 632886 699862 632942 699871 +rect 632900 697544 632928 699862 +rect 632886 697535 632942 697544 +rect 632886 697470 632942 697479 +rect 632900 696256 632928 697470 +rect 632886 696247 632942 696256 +rect 632886 696182 632942 696191 +rect 632900 696017 632928 696182 +rect 632886 696008 632942 696017 +rect 632886 695943 632942 695952 +rect 632886 693211 632942 693220 +rect 632886 693146 632942 693155 +rect 632900 692576 632928 693146 +rect 632886 692567 632942 692576 +rect 632886 692502 632942 692511 +rect 632900 691932 632928 692502 +rect 632886 691923 632942 691932 +rect 632886 691858 632942 691867 +rect 632900 688896 632928 691858 +rect 632886 688887 632942 688896 +rect 632886 688822 632942 688831 +rect 632886 658065 632942 658074 +rect 632886 658000 632942 658009 +rect 632900 657529 632928 658000 +rect 632886 657520 632942 657529 +rect 632886 657455 632942 657464 rect 632886 655571 632942 655580 rect 632886 655506 632942 655515 rect 632900 654936 632928 655506 @@ -916,40 +1134,6 @@ rect 632886 646847 632942 646856 rect 632900 643896 632928 646847 rect 632886 643887 632942 643896 rect 632886 643822 632942 643831 -rect 386 625895 442 625904 -rect 386 625830 442 625839 -rect 400 624064 428 625830 -rect 386 624055 442 624064 -rect 386 623990 442 623999 -rect 400 622868 428 623990 -rect 386 622859 442 622868 -rect 386 622794 442 622803 -rect 400 622224 428 622794 -rect 386 622215 442 622224 -rect 386 622150 442 622159 -rect 400 621580 428 622150 -rect 386 621571 442 621580 -rect 386 621506 442 621515 -rect 400 618544 428 621506 -rect 386 618535 442 618544 -rect 386 618470 442 618479 -rect 400 618361 428 618470 -rect 386 618352 442 618361 -rect 386 618287 442 618296 -rect 386 617891 442 617900 -rect 386 617826 442 617835 -rect 400 617256 428 617826 -rect 386 617247 442 617256 -rect 386 617182 442 617191 -rect 400 616704 428 617182 -rect 386 616695 442 616704 -rect 386 616630 442 616639 -rect 400 614864 428 616630 -rect 386 614855 442 614864 -rect 386 614790 442 614799 -rect 400 614220 428 614790 -rect 386 614211 442 614220 -rect 386 614146 442 614155 rect 632886 606691 632942 606700 rect 632886 606626 632942 606635 rect 632900 603572 632928 606626 @@ -963,41 +1147,6 @@ rect 632886 598839 632942 598848 rect 632900 598696 632928 598839 rect 632886 598687 632942 598696 rect 632886 598622 632942 598631 -rect 386 579015 442 579024 -rect 386 578950 442 578959 -rect 400 578380 428 578950 -rect 386 578371 442 578380 -rect 442 578329 520 578357 -rect 386 578306 442 578315 -rect 386 577819 442 577828 -rect 386 577754 442 577763 -rect 400 570376 428 577754 -rect 492 575344 520 578329 -rect 478 575335 534 575344 -rect 478 575270 534 575279 -rect 492 574700 520 575270 -rect 478 574691 534 574700 -rect 478 574626 534 574635 -rect 492 574056 520 574626 -rect 478 574047 534 574056 -rect 478 573982 534 573991 -rect 492 573504 520 573982 -rect 478 573495 534 573504 -rect 478 573430 534 573439 -rect 492 571664 520 573430 -rect 478 571655 534 571664 -rect 478 571590 534 571599 -rect 492 571020 520 571590 -rect 478 571011 534 571020 -rect 478 570946 534 570955 -rect 492 570761 520 570946 -rect 478 570752 534 570761 -rect 478 570687 534 570696 -rect 386 570367 442 570376 -rect 386 570302 442 570311 -rect 400 570217 428 570302 -rect 386 570208 442 570217 -rect 386 570143 442 570152 rect 632886 569936 632942 569945 rect 632886 569871 632942 569880 rect 632900 566024 632928 569871 @@ -1015,40 +1164,6 @@ rect 632886 562270 632942 562279 rect 632900 561105 632928 562270 rect 632886 561096 632942 561105 rect 632886 561031 632942 561040 -rect 386 539495 442 539504 -rect 386 539430 442 539439 -rect 400 537664 428 539430 -rect 386 537655 442 537664 -rect 386 537590 442 537599 -rect 400 536468 428 537590 -rect 386 536459 442 536468 -rect 386 536394 442 536403 -rect 400 535824 428 536394 -rect 386 535815 442 535824 -rect 386 535750 442 535759 -rect 400 535180 428 535750 -rect 386 535171 442 535180 -rect 386 535106 442 535115 -rect 400 532144 428 535106 -rect 386 532135 442 532144 -rect 386 532070 442 532079 -rect 400 531500 428 532070 -rect 386 531491 442 531500 -rect 386 531426 442 531435 -rect 386 530847 442 530856 -rect 386 530782 442 530791 -rect 400 530304 428 530782 -rect 386 530295 442 530304 -rect 386 530230 442 530239 -rect 400 528464 428 530230 -rect 386 528455 442 528464 -rect 386 528390 442 528399 -rect 400 528329 428 528390 -rect 386 528320 442 528329 -rect 386 528255 442 528264 -rect 400 527820 428 528255 -rect 386 527811 442 527820 -rect 386 527746 442 527755 rect 632886 520976 632942 520985 rect 632886 520911 632942 520920 rect 632900 520824 632928 520911 @@ -1078,61 +1193,6 @@ rect 632886 511458 632942 511467 rect 632900 511329 632928 511458 rect 632886 511320 632942 511329 rect 632886 511255 632942 511264 -rect 386 492615 442 492624 -rect 386 492550 442 492559 -rect 400 491980 428 492550 -rect 386 491971 442 491980 -rect 386 491906 442 491915 -rect 400 488944 428 491906 -rect 386 488935 442 488944 -rect 386 488870 442 488879 -rect 400 488300 428 488870 -rect 386 488291 442 488300 -rect 386 488226 442 488235 -rect 400 487656 428 488226 -rect 386 487647 442 487656 -rect 386 487582 442 487591 -rect 400 487104 428 487582 -rect 386 487095 442 487104 -rect 386 487030 442 487039 -rect 400 485264 428 487030 -rect 386 485255 442 485264 -rect 386 485190 442 485199 -rect 400 484620 428 485190 -rect 386 484611 442 484620 -rect 386 484546 442 484555 -rect 400 484401 428 484546 -rect 386 484392 442 484401 -rect 386 484327 442 484336 -rect 386 368695 442 368704 -rect 386 368630 442 368639 -rect 400 367577 428 368630 -rect 386 367568 442 367577 -rect 386 367503 442 367512 -rect 386 366855 442 366864 -rect 386 366790 442 366799 -rect 400 365668 428 366790 -rect 386 365659 442 365668 -rect 386 365594 442 365603 -rect 400 365024 428 365594 -rect 386 365015 442 365024 -rect 386 364950 442 364959 -rect 400 364380 428 364950 -rect 386 364371 442 364380 -rect 386 364306 442 364315 -rect 400 361344 428 364306 -rect 386 361335 442 361344 -rect 386 361270 442 361279 -rect 400 360700 428 361270 -rect 386 360691 442 360700 -rect 386 360626 442 360635 -rect 400 360033 428 360626 -rect 478 360047 534 360056 -rect 400 360005 478 360033 -rect 400 359504 428 360005 -rect 478 359982 534 359991 -rect 386 359495 442 359504 -rect 386 359430 442 359439 rect 632886 343768 632942 343777 rect 632886 343703 632942 343712 rect 632794 343615 632850 343624 @@ -1168,45 +1228,6 @@ rect 632886 334258 632942 334267 rect 632900 331296 632928 334258 rect 632886 331287 632942 331296 rect 632886 331222 632942 331231 -rect 386 325495 442 325504 -rect 386 325430 442 325439 -rect 400 323664 428 325430 -rect 386 323655 442 323664 -rect 386 323590 442 323599 -rect 400 322468 428 323590 -rect 386 322459 442 322468 -rect 386 322394 442 322403 -rect 400 321824 428 322394 -rect 386 321815 442 321824 -rect 386 321750 442 321759 -rect 400 321180 428 321750 -rect 386 321171 442 321180 -rect 386 321106 442 321115 -rect 386 318336 442 318345 -rect 386 318271 442 318280 -rect 400 318144 428 318271 -rect 386 318135 442 318144 -rect 386 318070 442 318079 -rect 400 317500 428 318070 -rect 386 317491 442 317500 -rect 386 317426 442 317435 -rect 400 316856 428 317426 -rect 386 316847 442 316856 -rect 386 316782 442 316791 -rect 400 316304 428 316782 -rect 386 316295 442 316304 -rect 386 316230 442 316239 -rect 400 314464 428 316230 -rect 386 314455 442 314464 -rect 386 314390 442 314399 -rect 400 313857 428 314390 -rect 386 313848 442 313857 -rect 386 313783 442 313792 -rect 386 313576 442 313585 -rect 386 313511 442 313520 -rect 400 313176 428 313511 -rect 386 313167 442 313176 -rect 386 313102 442 313111 rect 632886 303065 632942 303074 rect 632886 303000 632942 303009 rect 632900 301345 632928 303000 @@ -1250,33 +1271,6 @@ rect 632886 286087 632942 286096 rect 632992 286073 633020 289081 rect 632942 286045 633020 286073 rect 632886 286022 632942 286031 -rect 386 279304 442 279313 -rect 386 279239 442 279248 -rect 400 278624 428 279239 -rect 386 278615 442 278624 -rect 386 278550 442 278559 -rect 400 277957 428 278550 -rect 478 277971 534 277980 -rect 400 277929 478 277957 -rect 400 274944 428 277929 -rect 478 277906 534 277915 -rect 386 274935 442 274944 -rect 386 274870 442 274879 -rect 400 274300 428 274870 -rect 386 274291 442 274300 -rect 386 274226 442 274235 -rect 400 273656 428 274226 -rect 386 273647 442 273656 -rect 386 273582 442 273591 -rect 400 273104 428 273582 -rect 386 273095 442 273104 -rect 386 273030 442 273039 -rect 400 271264 428 273030 -rect 386 271255 442 271264 -rect 386 271190 442 271199 -rect 400 270620 428 271190 -rect 386 270611 442 270620 -rect 386 270546 442 270555 rect 632886 258065 632942 258074 rect 632886 258000 632942 258009 rect 632900 253424 632928 258000 @@ -1293,75 +1287,20 @@ rect 632886 213000 632942 213009 rect 632900 212809 632928 213000 rect 632886 212800 632942 212809 rect 632886 212735 632942 212744 -rect 386 195895 442 195904 -rect 386 195830 442 195839 -rect 400 194064 428 195830 -rect 386 194055 442 194064 -rect 386 193990 442 193999 -rect 400 193905 428 193990 -rect 386 193896 442 193905 -rect 386 193831 442 193840 -rect 386 192215 442 192224 -rect 386 192150 442 192159 -rect 400 191580 428 192150 -rect 386 191571 442 191580 -rect 386 191506 442 191515 -rect 400 188544 428 191506 -rect 386 188535 442 188544 -rect 386 188470 442 188479 -rect 400 187900 428 188470 -rect 386 187891 442 187900 -rect 386 187826 442 187835 -rect 400 187256 428 187826 -rect 386 187247 442 187256 -rect 386 187182 442 187191 -rect 400 186704 428 187182 -rect 386 186695 442 186704 -rect 386 186630 442 186639 -rect 400 184864 428 186630 -rect 386 184855 442 184864 -rect 386 184790 442 184799 -rect 400 184249 428 184790 -rect 386 184240 442 184249 -rect 386 184175 442 184184 -rect 386 183567 442 183576 -rect 386 183502 442 183511 -rect 400 183433 428 183502 -rect 386 183424 442 183433 -rect 386 183359 442 183368 -rect 400 177711 428 183359 +rect 1306 181520 1362 181529 +rect 1306 181455 1362 181464 rect 386 177702 442 177711 rect 386 177637 442 177646 -rect 632886 168065 632942 168074 -rect 632886 168000 632942 168009 -rect 632900 166297 632928 168000 -rect 632886 166288 632942 166297 -rect 632886 166223 632942 166232 -rect 632886 163160 632942 163169 -rect 632886 163095 632942 163104 -rect 632900 162580 632928 163095 -rect 632886 162571 632942 162580 -rect 632886 162506 632942 162515 -rect 632900 161936 632928 162506 -rect 632886 161927 632942 161936 -rect 632886 161862 632942 161871 -rect 632900 159544 632928 161862 -rect 632886 159535 632942 159544 -rect 632886 159470 632942 159479 -rect 632900 158256 632928 159470 -rect 632886 158247 632942 158256 -rect 632886 158182 632942 158191 -rect 632900 155281 632928 158182 -rect 632886 155272 632942 155281 -rect 632886 155207 632942 155216 -rect 632886 154320 632942 154329 -rect 632886 154255 632942 154264 -rect 632900 153932 632928 154255 -rect 632886 153923 632942 153932 -rect 632886 153858 632942 153867 -rect 632900 150896 632928 153858 -rect 632886 150887 632942 150896 -rect 632886 150822 632942 150831 +rect 632886 155211 632942 155220 +rect 632886 155146 632942 155155 +rect 632900 154576 632928 155146 +rect 632886 154567 632942 154576 +rect 632886 154502 632942 154511 +rect 632886 153640 632942 153649 +rect 632886 153575 632942 153584 +rect 632900 152736 632928 153575 +rect 632886 152727 632942 152736 +rect 632886 152662 632942 152671 rect 386 144664 442 144673 rect 386 144599 442 144608 rect 400 144056 428 144599 @@ -2016,27 +1955,28 @@ rect 592038 952856 592094 952912 rect 386 925239 442 925295 rect 632886 923915 632942 923971 rect 386 923399 442 923455 -rect 632886 923208 632942 923264 rect 386 922203 442 922259 -rect 386 921559 442 921615 -rect 632886 921431 632942 921487 +rect 478 921559 534 921615 rect 386 920915 442 920971 +rect 632886 923208 632942 923264 +rect 632886 921431 632942 921487 rect 632886 920879 632942 920935 +rect 570 920363 626 920419 rect 632886 920235 632942 920291 rect 632886 919591 632942 919647 rect 632886 919400 632942 919456 -rect 386 917879 442 917935 -rect 386 917632 442 917688 -rect 478 917235 534 917291 +rect 386 917904 442 917960 +rect 386 917235 442 917291 +rect 386 917088 442 917144 rect 386 916591 442 916647 rect 632886 916555 632942 916611 -rect 386 916039 442 916095 rect 632886 915911 632942 915967 rect 632886 915267 632942 915323 rect 386 914199 442 914255 rect 632886 914071 632942 914127 -rect 386 913555 442 913611 -rect 386 913416 442 913472 +rect 386 913960 442 914016 +rect 478 913555 534 913611 +rect 386 912911 442 912967 rect 632886 912231 632942 912287 rect 632794 839009 632850 839065 rect 632886 837009 632942 837065 @@ -2052,42 +1992,121 @@ rect 632886 826711 632942 826767 rect 632886 826067 632942 826123 rect 632886 824871 632942 824927 rect 632886 823031 632942 823087 -rect 386 751115 442 751171 +rect 386 750563 442 750619 rect 632886 750009 632942 750065 -rect 386 748079 442 748135 rect 386 747435 442 747491 +rect 386 747224 442 747280 rect 386 746791 442 746847 -rect 386 746239 442 746295 rect 632886 746159 632942 746215 rect 632886 745515 632942 745571 rect 386 744399 442 744455 rect 386 743755 442 743811 -rect 386 743552 442 743608 +rect 386 743144 442 743200 rect 632886 737024 632942 737080 rect 632886 736867 632942 736923 -rect 386 734646 442 734702 -rect 386 707363 442 707419 -rect 386 706288 442 706344 -rect 386 703591 442 703647 -rect 386 703039 442 703095 +rect 386 708559 442 708615 +rect 386 707915 442 707971 +rect 632886 705009 632942 705065 +rect 1306 703432 1362 703488 rect 386 701199 442 701255 -rect 386 700712 442 700768 rect 386 700555 442 700611 -rect 632886 698031 632942 698087 -rect 632886 695680 632942 695736 -rect 386 666168 442 666224 +rect 386 669039 442 669095 +rect 386 667800 442 667856 rect 386 666003 442 666059 +rect 386 665760 442 665816 rect 386 665359 442 665415 rect 386 664715 442 664771 rect 386 661679 442 661735 -rect 386 661035 442 661091 +rect 1214 660864 1270 660920 rect 386 660391 442 660447 -rect 386 659839 442 659895 rect 386 657999 442 658055 -rect 632886 658009 632942 658065 -rect 632886 657464 632942 657520 rect 386 657355 442 657411 rect 386 657192 442 657248 +rect 386 625839 442 625895 +rect 386 623999 442 624055 +rect 478 622803 534 622859 +rect 478 622159 534 622215 +rect 478 621515 534 621571 +rect 386 621016 442 621072 +rect 386 617191 442 617247 +rect 1122 616120 1178 616176 +rect 386 614799 442 614855 +rect 386 614155 442 614211 +rect 386 613511 442 613567 +rect 386 578959 442 579015 +rect 386 578315 442 578371 +rect 1030 572736 1086 572792 +rect 386 571599 442 571655 +rect 386 570955 442 571011 +rect 386 539439 442 539495 +rect 386 536403 442 536459 +rect 386 535759 442 535815 +rect 386 535115 442 535171 +rect 386 532072 442 532128 +rect 386 531664 442 531720 +rect 386 530791 442 530847 +rect 938 529896 994 529952 +rect 386 528399 442 528455 +rect 386 527755 442 527811 +rect 386 527111 442 527167 +rect 386 496239 442 496295 +rect 386 494536 442 494592 +rect 386 494399 442 494455 +rect 386 493448 442 493504 +rect 386 493203 442 493259 +rect 938 396888 994 396944 +rect 386 368639 442 368695 +rect 386 367512 442 367568 +rect 478 366968 534 367024 +rect 386 366799 442 366855 +rect 478 365603 534 365659 +rect 478 364959 534 365015 +rect 478 364315 534 364371 +rect 386 363763 442 363819 +rect 478 361279 534 361335 +rect 386 360635 442 360691 +rect 1030 343032 1086 343088 +rect 386 321759 442 321815 +rect 386 321115 442 321171 +rect 386 318079 442 318135 +rect 386 316791 442 316847 +rect 386 314399 442 314455 +rect 386 313755 442 313811 +rect 386 313111 442 313167 +rect 1122 289176 1178 289232 +rect 386 282239 442 282295 +rect 386 281152 442 281208 +rect 386 277363 442 277419 +rect 386 274235 442 274291 +rect 386 270408 442 270464 +rect 386 269911 442 269967 +rect 386 261646 442 261702 +rect 1214 235320 1270 235376 +rect 386 195839 442 195895 +rect 386 193999 442 194055 +rect 386 193840 442 193896 +rect 386 192159 442 192215 +rect 386 191515 442 191571 +rect 386 188479 442 188535 +rect 386 187835 442 187891 +rect 386 187191 442 187247 +rect 386 186639 442 186695 +rect 386 184799 442 184855 +rect 386 184184 442 184240 +rect 386 183511 442 183567 +rect 386 183368 442 183424 +rect 632886 701159 632942 701215 +rect 632886 700515 632942 700571 +rect 632886 699871 632942 699927 +rect 632886 697479 632942 697535 +rect 632886 696191 632942 696247 +rect 632886 695952 632942 696008 +rect 632886 693155 632942 693211 +rect 632886 692511 632942 692567 +rect 632886 691867 632942 691923 +rect 632886 688831 632942 688887 +rect 632886 658009 632942 658065 +rect 632886 657464 632942 657520 rect 632886 655515 632942 655571 rect 632886 654871 632942 654927 rect 632886 652479 632942 652535 @@ -2095,53 +2114,17 @@ rect 632886 651835 632942 651891 rect 632886 648760 632942 648816 rect 632886 646856 632942 646912 rect 632886 643831 632942 643887 -rect 386 625839 442 625895 -rect 386 623999 442 624055 -rect 386 622803 442 622859 -rect 386 622159 442 622215 -rect 386 621515 442 621571 -rect 386 618479 442 618535 -rect 386 618296 442 618352 -rect 386 617835 442 617891 -rect 386 617191 442 617247 -rect 386 616639 442 616695 -rect 386 614799 442 614855 -rect 386 614155 442 614211 rect 632886 606635 632942 606691 rect 632886 603507 632942 603563 rect 632886 600471 632942 600527 rect 632886 598848 632942 598904 rect 632886 598631 632942 598687 -rect 386 578959 442 579015 -rect 386 578315 442 578371 -rect 386 577763 442 577819 -rect 478 575279 534 575335 -rect 478 574635 534 574691 -rect 478 573991 534 574047 -rect 478 573439 534 573495 -rect 478 571599 534 571655 -rect 478 570955 534 571011 -rect 478 570696 534 570752 -rect 386 570311 442 570367 -rect 386 570152 442 570208 rect 632886 569880 632942 569936 rect 632886 565959 632942 566015 rect 632886 565315 632942 565371 rect 632886 564671 632942 564727 rect 632886 562279 632942 562335 rect 632886 561040 632942 561096 -rect 386 539439 442 539495 -rect 386 537599 442 537655 -rect 386 536403 442 536459 -rect 386 535759 442 535815 -rect 386 535115 442 535171 -rect 386 532079 442 532135 -rect 386 531435 442 531491 -rect 386 530791 442 530847 -rect 386 530239 442 530295 -rect 386 528399 442 528455 -rect 386 528264 442 528320 -rect 386 527755 442 527811 rect 632886 520920 632942 520976 rect 632886 520759 632942 520815 rect 632886 520115 632942 520171 @@ -2152,25 +2135,6 @@ rect 632886 512755 632942 512811 rect 632886 512111 632942 512167 rect 632886 511467 632942 511523 rect 632886 511264 632942 511320 -rect 386 492559 442 492615 -rect 386 491915 442 491971 -rect 386 488879 442 488935 -rect 386 488235 442 488291 -rect 386 487591 442 487647 -rect 386 487039 442 487095 -rect 386 485199 442 485255 -rect 386 484555 442 484611 -rect 386 484336 442 484392 -rect 386 368639 442 368695 -rect 386 367512 442 367568 -rect 386 366799 442 366855 -rect 386 365603 442 365659 -rect 386 364959 442 365015 -rect 386 364315 442 364371 -rect 386 361279 442 361335 -rect 386 360635 442 360691 -rect 478 359991 534 360047 -rect 386 359439 442 359495 rect 632886 343712 632942 343768 rect 632794 343559 632850 343615 rect 632886 342915 632942 342971 @@ -2183,20 +2147,6 @@ rect 632886 335555 632942 335611 rect 632886 334911 632942 334967 rect 632886 334267 632942 334323 rect 632886 331231 632942 331287 -rect 386 325439 442 325495 -rect 386 323599 442 323655 -rect 386 322403 442 322459 -rect 386 321759 442 321815 -rect 386 321115 442 321171 -rect 386 318280 442 318336 -rect 386 318079 442 318135 -rect 386 317435 442 317491 -rect 386 316791 442 316847 -rect 386 316239 442 316295 -rect 386 314399 442 314455 -rect 386 313792 442 313848 -rect 386 313520 442 313576 -rect 386 313111 442 313167 rect 632886 303009 632942 303065 rect 632886 301280 632942 301336 rect 632886 298560 632942 298616 @@ -2212,46 +2162,18 @@ rect 632886 289067 632942 289123 rect 632886 288768 632942 288824 rect 632886 287871 632942 287927 rect 632886 286031 632942 286087 -rect 386 279248 442 279304 -rect 386 278559 442 278615 -rect 478 277915 534 277971 -rect 386 274879 442 274935 -rect 386 274235 442 274291 -rect 386 273591 442 273647 -rect 386 273039 442 273095 -rect 386 271199 442 271255 -rect 386 270555 442 270611 rect 632886 258009 632942 258065 rect 632886 253359 632942 253415 rect 632886 252715 632942 252771 rect 632886 252071 632942 252127 rect 632886 213009 632942 213065 rect 632886 212744 632942 212800 -rect 386 195839 442 195895 -rect 386 193999 442 194055 -rect 386 193840 442 193896 -rect 386 192159 442 192215 -rect 386 191515 442 191571 -rect 386 188479 442 188535 -rect 386 187835 442 187891 -rect 386 187191 442 187247 -rect 386 186639 442 186695 -rect 386 184799 442 184855 -rect 386 184184 442 184240 -rect 386 183511 442 183567 -rect 386 183368 442 183424 +rect 1306 181464 1362 181520 rect 386 177646 442 177702 -rect 632886 168009 632942 168065 -rect 632886 166232 632942 166288 -rect 632886 163104 632942 163160 -rect 632886 162515 632942 162571 -rect 632886 161871 632942 161927 -rect 632886 159479 632942 159535 -rect 632886 158191 632942 158247 -rect 632886 155216 632942 155272 -rect 632886 154264 632942 154320 -rect 632886 153867 632942 153923 -rect 632886 150831 632942 150887 +rect 632886 155155 632942 155211 +rect 632886 154511 632942 154567 +rect 632886 153584 632942 153640 +rect 632886 152671 632942 152727 rect 386 144608 442 144664 rect 386 143991 442 144047 rect 386 143439 442 143495 @@ -2916,12 +2838,14 @@ rect -400 922203 386 922259 rect 442 922203 447 922259 rect -400 922198 447 922203 rect -400 922196 400 922198 -rect -400 921620 400 921622 -rect -400 921615 447 921620 -rect -400 921559 386 921615 -rect 442 921559 447 921615 -rect -400 921554 447 921559 -rect -400 921552 400 921554 +rect -400 921617 400 921622 +rect 473 921617 539 921620 +rect -400 921615 539 921617 +rect -400 921559 478 921615 +rect 534 921559 539 921615 +rect -400 921557 539 921559 +rect -400 921552 400 921557 +rect 473 921554 539 921557 rect 632926 921492 633726 921494 rect 632881 921487 633726 921492 rect 632881 921431 632886 921487 @@ -2941,17 +2865,24 @@ rect 632942 920879 633726 920935 rect 632881 920874 633726 920879 rect 632926 920872 633726 920874 rect -400 920421 400 920426 -rect 606 920421 612 920423 -rect -400 920361 612 920421 +rect 565 920421 631 920424 +rect -400 920419 722 920421 +rect -400 920363 570 920419 +rect 626 920363 722 920419 +rect -400 920361 722 920363 rect -400 920356 400 920361 -rect 606 920359 612 920361 -rect 676 920359 682 920423 +rect 565 920358 674 920361 +rect 238 920212 244 920276 +rect 308 920274 314 920276 +rect 614 920274 674 920358 rect 632926 920296 633726 920298 +rect 308 920214 674 920274 rect 632881 920291 633726 920296 rect 632881 920235 632886 920291 rect 632942 920235 633726 920291 rect 632881 920230 633726 920235 rect 632926 920228 633726 920230 +rect 308 920212 314 920214 rect 632926 919652 633726 919654 rect 632881 919647 633726 919652 rect 632881 919591 632886 919647 @@ -2967,40 +2898,49 @@ rect 632942 919400 632947 919456 rect 632716 919398 632947 919400 rect 632716 919396 632722 919398 rect 632881 919395 632947 919398 -rect -400 917940 400 917942 -rect -400 917939 447 917940 -rect -400 917875 382 917939 -rect 446 917875 452 917939 -rect -400 917874 447 917875 -rect -400 917872 400 917874 -rect 381 917692 447 917693 -rect 381 917688 428 917692 -rect 492 917690 498 917692 -rect 381 917632 386 917688 -rect 381 917628 428 917632 -rect 492 917630 538 917690 -rect 492 917628 498 917630 -rect 381 917627 447 917628 -rect -400 917293 400 917298 -rect 473 917293 539 917296 -rect -400 917291 539 917293 -rect -400 917235 478 917291 -rect 534 917235 539 917291 -rect -400 917233 539 917235 -rect -400 917228 400 917233 -rect 473 917230 539 917233 +rect 381 917962 447 917965 +rect 606 917962 612 917964 +rect 381 917960 612 917962 +rect 381 917942 386 917960 +rect -400 917904 386 917942 +rect 442 917904 612 917960 +rect -400 917902 612 917904 +rect -400 917877 490 917902 +rect 606 917900 612 917902 +rect 676 917900 682 917964 +rect -400 917872 400 917877 +rect -400 917296 400 917298 +rect -400 917291 447 917296 +rect -400 917235 386 917291 +rect 442 917235 447 917291 +rect -400 917230 447 917235 +rect -400 917228 400 917230 +rect 238 917084 244 917148 +rect 308 917146 314 917148 +rect 381 917146 447 917149 +rect 308 917144 447 917146 +rect 308 917088 386 917144 +rect 442 917088 447 917144 rect 632462 917103 632468 917167 rect 632532 917165 632538 917167 rect 632926 917165 633726 917170 rect 632532 917105 633726 917165 rect 632532 917103 632538 917105 rect 632926 917100 633726 917105 +rect 308 917086 447 917088 +rect 308 917084 314 917086 +rect 381 917083 447 917086 rect -400 916652 400 916654 -rect -400 916647 447 916652 +rect -400 916649 447 916652 +rect 606 916649 612 916651 +rect -400 916647 612 916649 rect -400 916591 386 916647 -rect 442 916591 447 916647 +rect 442 916591 612 916647 +rect -400 916589 612 916591 +rect -400 916586 447 916589 +rect 606 916587 612 916589 +rect 676 916587 682 916651 rect 632926 916616 633726 916618 -rect -400 916586 447 916591 rect -400 916584 400 916586 rect 632646 916551 632652 916615 rect 632716 916613 632722 916615 @@ -3012,18 +2952,20 @@ rect 632716 916553 633726 916555 rect 632716 916551 632722 916553 rect 632881 916550 633726 916553 rect 632926 916548 633726 916550 -rect -400 916100 400 916102 -rect -400 916095 447 916100 -rect -400 916039 386 916095 -rect 442 916039 447 916095 -rect -400 916034 447 916039 -rect -400 916032 400 916034 +rect -400 916097 400 916102 +rect -400 916037 674 916097 +rect -400 916032 400 916037 +rect 422 915860 428 915924 +rect 492 915922 498 915924 +rect 614 915922 674 916037 rect 632926 915972 633726 915974 +rect 492 915862 674 915922 rect 632881 915967 633726 915972 rect 632881 915911 632886 915967 rect 632942 915911 633726 915967 rect 632881 915906 633726 915911 rect 632926 915904 633726 915906 +rect 492 915860 498 915862 rect 632926 915328 633726 915330 rect 632881 915323 633726 915328 rect 632881 915267 632886 915323 @@ -3043,27 +2985,29 @@ rect 632881 914071 632886 914127 rect 632942 914071 633726 914127 rect 632881 914066 633726 914071 rect 632926 914064 633726 914066 -rect -400 913616 400 913618 -rect -400 913611 447 913616 -rect -400 913555 386 913611 -rect 442 913555 447 913611 -rect -400 913550 447 913555 -rect -400 913548 400 913550 -rect 54 913412 60 913476 -rect 124 913474 130 913476 -rect 381 913474 447 913477 -rect 124 913472 447 913474 -rect 124 913416 386 913472 -rect 442 913416 447 913472 -rect 124 913414 447 913416 -rect 124 913412 130 913414 -rect 381 913411 447 913414 -rect -400 912969 400 912974 -rect 606 912969 612 912971 -rect -400 912909 612 912969 -rect -400 912904 400 912909 -rect 606 912907 612 912909 -rect 676 912907 682 912971 +rect 54 913956 60 914020 +rect 124 914018 130 914020 +rect 381 914018 447 914021 +rect 124 914016 447 914018 +rect 124 913960 386 914016 +rect 442 913960 447 914016 +rect 124 913958 447 913960 +rect 124 913956 130 913958 +rect 381 913955 447 913958 +rect -400 913613 400 913618 +rect 473 913613 539 913616 +rect -400 913611 539 913613 +rect -400 913555 478 913611 +rect 534 913555 539 913611 +rect -400 913553 539 913555 +rect -400 913548 400 913553 +rect 473 913550 539 913553 +rect -400 912972 400 912974 +rect -400 912967 447 912972 +rect -400 912911 386 912967 +rect 442 912911 447 912967 +rect -400 912906 447 912911 +rect -400 912904 400 912906 rect 632926 912838 633726 912966 rect -400 912352 400 912422 rect 632926 912292 633726 912294 @@ -3073,15 +3017,859 @@ rect 632942 912231 633726 912287 rect 632881 912226 633726 912231 rect 632926 912224 633726 912226 rect 632926 910384 633726 910454 -rect 422 906704 428 906706 -rect -400 906644 428 906704 -rect 422 906642 428 906644 -rect 492 906642 498 906706 -rect 422 904704 428 904706 -rect -400 904644 428 904704 -rect 422 904642 428 904644 -rect 492 904642 498 904706 -rect -400 880014 60 884804 +rect 238 907156 244 907220 +rect 308 907156 314 907220 +rect 246 906946 306 907156 +rect 246 906886 674 906946 +rect 614 906704 674 906886 +rect -400 906644 674 906704 +rect 54 904844 60 904908 +rect 124 904906 130 904908 +rect 124 904846 674 904906 +rect 124 904844 130 904846 +rect 614 904704 674 904846 +rect -400 904644 674 904704 +rect -400 884800 8972 884804 +rect -400 884736 8000 884800 +rect 8064 884736 8080 884800 +rect 8144 884736 8160 884800 +rect 8224 884736 8240 884800 +rect 8304 884736 8320 884800 +rect 8384 884736 8400 884800 +rect 8464 884736 8480 884800 +rect 8544 884736 8560 884800 +rect 8624 884736 8640 884800 +rect 8704 884736 8720 884800 +rect 8784 884736 8800 884800 +rect 8864 884736 8880 884800 +rect 8944 884736 8972 884800 +rect -400 884720 8972 884736 +rect -400 884656 8000 884720 +rect 8064 884656 8080 884720 +rect 8144 884656 8160 884720 +rect 8224 884656 8240 884720 +rect 8304 884656 8320 884720 +rect 8384 884656 8400 884720 +rect 8464 884656 8480 884720 +rect 8544 884656 8560 884720 +rect 8624 884656 8640 884720 +rect 8704 884656 8720 884720 +rect 8784 884656 8800 884720 +rect 8864 884656 8880 884720 +rect 8944 884656 8972 884720 +rect -400 884640 8972 884656 +rect -400 884576 8000 884640 +rect 8064 884576 8080 884640 +rect 8144 884576 8160 884640 +rect 8224 884576 8240 884640 +rect 8304 884576 8320 884640 +rect 8384 884576 8400 884640 +rect 8464 884576 8480 884640 +rect 8544 884576 8560 884640 +rect 8624 884576 8640 884640 +rect 8704 884576 8720 884640 +rect 8784 884576 8800 884640 +rect 8864 884576 8880 884640 +rect 8944 884576 8972 884640 +rect -400 884560 8972 884576 +rect -400 884496 8000 884560 +rect 8064 884496 8080 884560 +rect 8144 884496 8160 884560 +rect 8224 884496 8240 884560 +rect 8304 884496 8320 884560 +rect 8384 884496 8400 884560 +rect 8464 884496 8480 884560 +rect 8544 884496 8560 884560 +rect 8624 884496 8640 884560 +rect 8704 884496 8720 884560 +rect 8784 884496 8800 884560 +rect 8864 884496 8880 884560 +rect 8944 884496 8972 884560 +rect -400 884480 8972 884496 +rect -400 884416 8000 884480 +rect 8064 884416 8080 884480 +rect 8144 884416 8160 884480 +rect 8224 884416 8240 884480 +rect 8304 884416 8320 884480 +rect 8384 884416 8400 884480 +rect 8464 884416 8480 884480 +rect 8544 884416 8560 884480 +rect 8624 884416 8640 884480 +rect 8704 884416 8720 884480 +rect 8784 884416 8800 884480 +rect 8864 884416 8880 884480 +rect 8944 884416 8972 884480 +rect -400 884400 8972 884416 +rect -400 884336 8000 884400 +rect 8064 884336 8080 884400 +rect 8144 884336 8160 884400 +rect 8224 884336 8240 884400 +rect 8304 884336 8320 884400 +rect 8384 884336 8400 884400 +rect 8464 884336 8480 884400 +rect 8544 884336 8560 884400 +rect 8624 884336 8640 884400 +rect 8704 884336 8720 884400 +rect 8784 884336 8800 884400 +rect 8864 884336 8880 884400 +rect 8944 884336 8972 884400 +rect -400 884320 8972 884336 +rect -400 884256 8000 884320 +rect 8064 884256 8080 884320 +rect 8144 884256 8160 884320 +rect 8224 884256 8240 884320 +rect 8304 884256 8320 884320 +rect 8384 884256 8400 884320 +rect 8464 884256 8480 884320 +rect 8544 884256 8560 884320 +rect 8624 884256 8640 884320 +rect 8704 884256 8720 884320 +rect 8784 884256 8800 884320 +rect 8864 884256 8880 884320 +rect 8944 884256 8972 884320 +rect -400 884240 8972 884256 +rect -400 884176 8000 884240 +rect 8064 884176 8080 884240 +rect 8144 884176 8160 884240 +rect 8224 884176 8240 884240 +rect 8304 884176 8320 884240 +rect 8384 884176 8400 884240 +rect 8464 884176 8480 884240 +rect 8544 884176 8560 884240 +rect 8624 884176 8640 884240 +rect 8704 884176 8720 884240 +rect 8784 884176 8800 884240 +rect 8864 884176 8880 884240 +rect 8944 884176 8972 884240 +rect -400 884160 8972 884176 +rect -400 884096 8000 884160 +rect 8064 884096 8080 884160 +rect 8144 884096 8160 884160 +rect 8224 884096 8240 884160 +rect 8304 884096 8320 884160 +rect 8384 884096 8400 884160 +rect 8464 884096 8480 884160 +rect 8544 884096 8560 884160 +rect 8624 884096 8640 884160 +rect 8704 884096 8720 884160 +rect 8784 884096 8800 884160 +rect 8864 884096 8880 884160 +rect 8944 884096 8972 884160 +rect -400 884080 8972 884096 +rect -400 884016 8000 884080 +rect 8064 884016 8080 884080 +rect 8144 884016 8160 884080 +rect 8224 884016 8240 884080 +rect 8304 884016 8320 884080 +rect 8384 884016 8400 884080 +rect 8464 884016 8480 884080 +rect 8544 884016 8560 884080 +rect 8624 884016 8640 884080 +rect 8704 884016 8720 884080 +rect 8784 884016 8800 884080 +rect 8864 884016 8880 884080 +rect 8944 884016 8972 884080 +rect -400 884000 8972 884016 +rect -400 883936 8000 884000 +rect 8064 883936 8080 884000 +rect 8144 883936 8160 884000 +rect 8224 883936 8240 884000 +rect 8304 883936 8320 884000 +rect 8384 883936 8400 884000 +rect 8464 883936 8480 884000 +rect 8544 883936 8560 884000 +rect 8624 883936 8640 884000 +rect 8704 883936 8720 884000 +rect 8784 883936 8800 884000 +rect 8864 883936 8880 884000 +rect 8944 883936 8972 884000 +rect -400 883920 8972 883936 +rect -400 883856 8000 883920 +rect 8064 883856 8080 883920 +rect 8144 883856 8160 883920 +rect 8224 883856 8240 883920 +rect 8304 883856 8320 883920 +rect 8384 883856 8400 883920 +rect 8464 883856 8480 883920 +rect 8544 883856 8560 883920 +rect 8624 883856 8640 883920 +rect 8704 883856 8720 883920 +rect 8784 883856 8800 883920 +rect 8864 883856 8880 883920 +rect 8944 883856 8972 883920 +rect -400 883840 8972 883856 +rect -400 883776 8000 883840 +rect 8064 883776 8080 883840 +rect 8144 883776 8160 883840 +rect 8224 883776 8240 883840 +rect 8304 883776 8320 883840 +rect 8384 883776 8400 883840 +rect 8464 883776 8480 883840 +rect 8544 883776 8560 883840 +rect 8624 883776 8640 883840 +rect 8704 883776 8720 883840 +rect 8784 883776 8800 883840 +rect 8864 883776 8880 883840 +rect 8944 883776 8972 883840 +rect -400 883760 8972 883776 +rect -400 883696 8000 883760 +rect 8064 883696 8080 883760 +rect 8144 883696 8160 883760 +rect 8224 883696 8240 883760 +rect 8304 883696 8320 883760 +rect 8384 883696 8400 883760 +rect 8464 883696 8480 883760 +rect 8544 883696 8560 883760 +rect 8624 883696 8640 883760 +rect 8704 883696 8720 883760 +rect 8784 883696 8800 883760 +rect 8864 883696 8880 883760 +rect 8944 883696 8972 883760 +rect -400 883680 8972 883696 +rect -400 883616 8000 883680 +rect 8064 883616 8080 883680 +rect 8144 883616 8160 883680 +rect 8224 883616 8240 883680 +rect 8304 883616 8320 883680 +rect 8384 883616 8400 883680 +rect 8464 883616 8480 883680 +rect 8544 883616 8560 883680 +rect 8624 883616 8640 883680 +rect 8704 883616 8720 883680 +rect 8784 883616 8800 883680 +rect 8864 883616 8880 883680 +rect 8944 883616 8972 883680 +rect -400 883600 8972 883616 +rect -400 883536 8000 883600 +rect 8064 883536 8080 883600 +rect 8144 883536 8160 883600 +rect 8224 883536 8240 883600 +rect 8304 883536 8320 883600 +rect 8384 883536 8400 883600 +rect 8464 883536 8480 883600 +rect 8544 883536 8560 883600 +rect 8624 883536 8640 883600 +rect 8704 883536 8720 883600 +rect 8784 883536 8800 883600 +rect 8864 883536 8880 883600 +rect 8944 883536 8972 883600 +rect -400 883520 8972 883536 +rect -400 883456 8000 883520 +rect 8064 883456 8080 883520 +rect 8144 883456 8160 883520 +rect 8224 883456 8240 883520 +rect 8304 883456 8320 883520 +rect 8384 883456 8400 883520 +rect 8464 883456 8480 883520 +rect 8544 883456 8560 883520 +rect 8624 883456 8640 883520 +rect 8704 883456 8720 883520 +rect 8784 883456 8800 883520 +rect 8864 883456 8880 883520 +rect 8944 883456 8972 883520 +rect -400 883440 8972 883456 +rect -400 883376 8000 883440 +rect 8064 883376 8080 883440 +rect 8144 883376 8160 883440 +rect 8224 883376 8240 883440 +rect 8304 883376 8320 883440 +rect 8384 883376 8400 883440 +rect 8464 883376 8480 883440 +rect 8544 883376 8560 883440 +rect 8624 883376 8640 883440 +rect 8704 883376 8720 883440 +rect 8784 883376 8800 883440 +rect 8864 883376 8880 883440 +rect 8944 883376 8972 883440 +rect -400 883360 8972 883376 +rect -400 883296 8000 883360 +rect 8064 883296 8080 883360 +rect 8144 883296 8160 883360 +rect 8224 883296 8240 883360 +rect 8304 883296 8320 883360 +rect 8384 883296 8400 883360 +rect 8464 883296 8480 883360 +rect 8544 883296 8560 883360 +rect 8624 883296 8640 883360 +rect 8704 883296 8720 883360 +rect 8784 883296 8800 883360 +rect 8864 883296 8880 883360 +rect 8944 883296 8972 883360 +rect -400 883280 8972 883296 +rect -400 883216 8000 883280 +rect 8064 883216 8080 883280 +rect 8144 883216 8160 883280 +rect 8224 883216 8240 883280 +rect 8304 883216 8320 883280 +rect 8384 883216 8400 883280 +rect 8464 883216 8480 883280 +rect 8544 883216 8560 883280 +rect 8624 883216 8640 883280 +rect 8704 883216 8720 883280 +rect 8784 883216 8800 883280 +rect 8864 883216 8880 883280 +rect 8944 883216 8972 883280 +rect -400 883200 8972 883216 +rect -400 883136 8000 883200 +rect 8064 883136 8080 883200 +rect 8144 883136 8160 883200 +rect 8224 883136 8240 883200 +rect 8304 883136 8320 883200 +rect 8384 883136 8400 883200 +rect 8464 883136 8480 883200 +rect 8544 883136 8560 883200 +rect 8624 883136 8640 883200 +rect 8704 883136 8720 883200 +rect 8784 883136 8800 883200 +rect 8864 883136 8880 883200 +rect 8944 883136 8972 883200 +rect -400 883120 8972 883136 +rect -400 883056 8000 883120 +rect 8064 883056 8080 883120 +rect 8144 883056 8160 883120 +rect 8224 883056 8240 883120 +rect 8304 883056 8320 883120 +rect 8384 883056 8400 883120 +rect 8464 883056 8480 883120 +rect 8544 883056 8560 883120 +rect 8624 883056 8640 883120 +rect 8704 883056 8720 883120 +rect 8784 883056 8800 883120 +rect 8864 883056 8880 883120 +rect 8944 883056 8972 883120 +rect -400 883040 8972 883056 +rect -400 882976 8000 883040 +rect 8064 882976 8080 883040 +rect 8144 882976 8160 883040 +rect 8224 882976 8240 883040 +rect 8304 882976 8320 883040 +rect 8384 882976 8400 883040 +rect 8464 882976 8480 883040 +rect 8544 882976 8560 883040 +rect 8624 882976 8640 883040 +rect 8704 882976 8720 883040 +rect 8784 882976 8800 883040 +rect 8864 882976 8880 883040 +rect 8944 882976 8972 883040 +rect -400 882960 8972 882976 +rect -400 882896 8000 882960 +rect 8064 882896 8080 882960 +rect 8144 882896 8160 882960 +rect 8224 882896 8240 882960 +rect 8304 882896 8320 882960 +rect 8384 882896 8400 882960 +rect 8464 882896 8480 882960 +rect 8544 882896 8560 882960 +rect 8624 882896 8640 882960 +rect 8704 882896 8720 882960 +rect 8784 882896 8800 882960 +rect 8864 882896 8880 882960 +rect 8944 882896 8972 882960 +rect -400 882880 8972 882896 +rect -400 882816 8000 882880 +rect 8064 882816 8080 882880 +rect 8144 882816 8160 882880 +rect 8224 882816 8240 882880 +rect 8304 882816 8320 882880 +rect 8384 882816 8400 882880 +rect 8464 882816 8480 882880 +rect 8544 882816 8560 882880 +rect 8624 882816 8640 882880 +rect 8704 882816 8720 882880 +rect 8784 882816 8800 882880 +rect 8864 882816 8880 882880 +rect 8944 882816 8972 882880 +rect -400 882800 8972 882816 +rect -400 882736 8000 882800 +rect 8064 882736 8080 882800 +rect 8144 882736 8160 882800 +rect 8224 882736 8240 882800 +rect 8304 882736 8320 882800 +rect 8384 882736 8400 882800 +rect 8464 882736 8480 882800 +rect 8544 882736 8560 882800 +rect 8624 882736 8640 882800 +rect 8704 882736 8720 882800 +rect 8784 882736 8800 882800 +rect 8864 882736 8880 882800 +rect 8944 882736 8972 882800 +rect -400 882720 8972 882736 +rect -400 882656 8000 882720 +rect 8064 882656 8080 882720 +rect 8144 882656 8160 882720 +rect 8224 882656 8240 882720 +rect 8304 882656 8320 882720 +rect 8384 882656 8400 882720 +rect 8464 882656 8480 882720 +rect 8544 882656 8560 882720 +rect 8624 882656 8640 882720 +rect 8704 882656 8720 882720 +rect 8784 882656 8800 882720 +rect 8864 882656 8880 882720 +rect 8944 882656 8972 882720 +rect -400 882640 8972 882656 +rect -400 882576 8000 882640 +rect 8064 882576 8080 882640 +rect 8144 882576 8160 882640 +rect 8224 882576 8240 882640 +rect 8304 882576 8320 882640 +rect 8384 882576 8400 882640 +rect 8464 882576 8480 882640 +rect 8544 882576 8560 882640 +rect 8624 882576 8640 882640 +rect 8704 882576 8720 882640 +rect 8784 882576 8800 882640 +rect 8864 882576 8880 882640 +rect 8944 882576 8972 882640 +rect -400 882560 8972 882576 +rect -400 882496 8000 882560 +rect 8064 882496 8080 882560 +rect 8144 882496 8160 882560 +rect 8224 882496 8240 882560 +rect 8304 882496 8320 882560 +rect 8384 882496 8400 882560 +rect 8464 882496 8480 882560 +rect 8544 882496 8560 882560 +rect 8624 882496 8640 882560 +rect 8704 882496 8720 882560 +rect 8784 882496 8800 882560 +rect 8864 882496 8880 882560 +rect 8944 882496 8972 882560 +rect -400 882480 8972 882496 +rect -400 882416 8000 882480 +rect 8064 882416 8080 882480 +rect 8144 882416 8160 882480 +rect 8224 882416 8240 882480 +rect 8304 882416 8320 882480 +rect 8384 882416 8400 882480 +rect 8464 882416 8480 882480 +rect 8544 882416 8560 882480 +rect 8624 882416 8640 882480 +rect 8704 882416 8720 882480 +rect 8784 882416 8800 882480 +rect 8864 882416 8880 882480 +rect 8944 882416 8972 882480 +rect -400 882400 8972 882416 +rect -400 882336 8000 882400 +rect 8064 882336 8080 882400 +rect 8144 882336 8160 882400 +rect 8224 882336 8240 882400 +rect 8304 882336 8320 882400 +rect 8384 882336 8400 882400 +rect 8464 882336 8480 882400 +rect 8544 882336 8560 882400 +rect 8624 882336 8640 882400 +rect 8704 882336 8720 882400 +rect 8784 882336 8800 882400 +rect 8864 882336 8880 882400 +rect 8944 882336 8972 882400 +rect -400 882320 8972 882336 +rect -400 882256 8000 882320 +rect 8064 882256 8080 882320 +rect 8144 882256 8160 882320 +rect 8224 882256 8240 882320 +rect 8304 882256 8320 882320 +rect 8384 882256 8400 882320 +rect 8464 882256 8480 882320 +rect 8544 882256 8560 882320 +rect 8624 882256 8640 882320 +rect 8704 882256 8720 882320 +rect 8784 882256 8800 882320 +rect 8864 882256 8880 882320 +rect 8944 882256 8972 882320 +rect -400 882240 8972 882256 +rect -400 882176 8000 882240 +rect 8064 882176 8080 882240 +rect 8144 882176 8160 882240 +rect 8224 882176 8240 882240 +rect 8304 882176 8320 882240 +rect 8384 882176 8400 882240 +rect 8464 882176 8480 882240 +rect 8544 882176 8560 882240 +rect 8624 882176 8640 882240 +rect 8704 882176 8720 882240 +rect 8784 882176 8800 882240 +rect 8864 882176 8880 882240 +rect 8944 882176 8972 882240 +rect -400 882160 8972 882176 +rect -400 882096 8000 882160 +rect 8064 882096 8080 882160 +rect 8144 882096 8160 882160 +rect 8224 882096 8240 882160 +rect 8304 882096 8320 882160 +rect 8384 882096 8400 882160 +rect 8464 882096 8480 882160 +rect 8544 882096 8560 882160 +rect 8624 882096 8640 882160 +rect 8704 882096 8720 882160 +rect 8784 882096 8800 882160 +rect 8864 882096 8880 882160 +rect 8944 882096 8972 882160 +rect -400 882080 8972 882096 +rect -400 882016 8000 882080 +rect 8064 882016 8080 882080 +rect 8144 882016 8160 882080 +rect 8224 882016 8240 882080 +rect 8304 882016 8320 882080 +rect 8384 882016 8400 882080 +rect 8464 882016 8480 882080 +rect 8544 882016 8560 882080 +rect 8624 882016 8640 882080 +rect 8704 882016 8720 882080 +rect 8784 882016 8800 882080 +rect 8864 882016 8880 882080 +rect 8944 882016 8972 882080 +rect -400 882000 8972 882016 +rect -400 881936 8000 882000 +rect 8064 881936 8080 882000 +rect 8144 881936 8160 882000 +rect 8224 881936 8240 882000 +rect 8304 881936 8320 882000 +rect 8384 881936 8400 882000 +rect 8464 881936 8480 882000 +rect 8544 881936 8560 882000 +rect 8624 881936 8640 882000 +rect 8704 881936 8720 882000 +rect 8784 881936 8800 882000 +rect 8864 881936 8880 882000 +rect 8944 881936 8972 882000 +rect -400 881920 8972 881936 +rect -400 881856 8000 881920 +rect 8064 881856 8080 881920 +rect 8144 881856 8160 881920 +rect 8224 881856 8240 881920 +rect 8304 881856 8320 881920 +rect 8384 881856 8400 881920 +rect 8464 881856 8480 881920 +rect 8544 881856 8560 881920 +rect 8624 881856 8640 881920 +rect 8704 881856 8720 881920 +rect 8784 881856 8800 881920 +rect 8864 881856 8880 881920 +rect 8944 881856 8972 881920 +rect -400 881840 8972 881856 +rect -400 881776 8000 881840 +rect 8064 881776 8080 881840 +rect 8144 881776 8160 881840 +rect 8224 881776 8240 881840 +rect 8304 881776 8320 881840 +rect 8384 881776 8400 881840 +rect 8464 881776 8480 881840 +rect 8544 881776 8560 881840 +rect 8624 881776 8640 881840 +rect 8704 881776 8720 881840 +rect 8784 881776 8800 881840 +rect 8864 881776 8880 881840 +rect 8944 881776 8972 881840 +rect -400 881760 8972 881776 +rect -400 881696 8000 881760 +rect 8064 881696 8080 881760 +rect 8144 881696 8160 881760 +rect 8224 881696 8240 881760 +rect 8304 881696 8320 881760 +rect 8384 881696 8400 881760 +rect 8464 881696 8480 881760 +rect 8544 881696 8560 881760 +rect 8624 881696 8640 881760 +rect 8704 881696 8720 881760 +rect 8784 881696 8800 881760 +rect 8864 881696 8880 881760 +rect 8944 881696 8972 881760 +rect -400 881680 8972 881696 +rect -400 881616 8000 881680 +rect 8064 881616 8080 881680 +rect 8144 881616 8160 881680 +rect 8224 881616 8240 881680 +rect 8304 881616 8320 881680 +rect 8384 881616 8400 881680 +rect 8464 881616 8480 881680 +rect 8544 881616 8560 881680 +rect 8624 881616 8640 881680 +rect 8704 881616 8720 881680 +rect 8784 881616 8800 881680 +rect 8864 881616 8880 881680 +rect 8944 881616 8972 881680 +rect -400 881600 8972 881616 +rect -400 881536 8000 881600 +rect 8064 881536 8080 881600 +rect 8144 881536 8160 881600 +rect 8224 881536 8240 881600 +rect 8304 881536 8320 881600 +rect 8384 881536 8400 881600 +rect 8464 881536 8480 881600 +rect 8544 881536 8560 881600 +rect 8624 881536 8640 881600 +rect 8704 881536 8720 881600 +rect 8784 881536 8800 881600 +rect 8864 881536 8880 881600 +rect 8944 881536 8972 881600 +rect -400 881520 8972 881536 +rect -400 881456 8000 881520 +rect 8064 881456 8080 881520 +rect 8144 881456 8160 881520 +rect 8224 881456 8240 881520 +rect 8304 881456 8320 881520 +rect 8384 881456 8400 881520 +rect 8464 881456 8480 881520 +rect 8544 881456 8560 881520 +rect 8624 881456 8640 881520 +rect 8704 881456 8720 881520 +rect 8784 881456 8800 881520 +rect 8864 881456 8880 881520 +rect 8944 881456 8972 881520 +rect -400 881440 8972 881456 +rect -400 881376 8000 881440 +rect 8064 881376 8080 881440 +rect 8144 881376 8160 881440 +rect 8224 881376 8240 881440 +rect 8304 881376 8320 881440 +rect 8384 881376 8400 881440 +rect 8464 881376 8480 881440 +rect 8544 881376 8560 881440 +rect 8624 881376 8640 881440 +rect 8704 881376 8720 881440 +rect 8784 881376 8800 881440 +rect 8864 881376 8880 881440 +rect 8944 881376 8972 881440 +rect -400 881360 8972 881376 +rect -400 881296 8000 881360 +rect 8064 881296 8080 881360 +rect 8144 881296 8160 881360 +rect 8224 881296 8240 881360 +rect 8304 881296 8320 881360 +rect 8384 881296 8400 881360 +rect 8464 881296 8480 881360 +rect 8544 881296 8560 881360 +rect 8624 881296 8640 881360 +rect 8704 881296 8720 881360 +rect 8784 881296 8800 881360 +rect 8864 881296 8880 881360 +rect 8944 881296 8972 881360 +rect -400 881280 8972 881296 +rect -400 881216 8000 881280 +rect 8064 881216 8080 881280 +rect 8144 881216 8160 881280 +rect 8224 881216 8240 881280 +rect 8304 881216 8320 881280 +rect 8384 881216 8400 881280 +rect 8464 881216 8480 881280 +rect 8544 881216 8560 881280 +rect 8624 881216 8640 881280 +rect 8704 881216 8720 881280 +rect 8784 881216 8800 881280 +rect 8864 881216 8880 881280 +rect 8944 881216 8972 881280 +rect -400 881200 8972 881216 +rect -400 881136 8000 881200 +rect 8064 881136 8080 881200 +rect 8144 881136 8160 881200 +rect 8224 881136 8240 881200 +rect 8304 881136 8320 881200 +rect 8384 881136 8400 881200 +rect 8464 881136 8480 881200 +rect 8544 881136 8560 881200 +rect 8624 881136 8640 881200 +rect 8704 881136 8720 881200 +rect 8784 881136 8800 881200 +rect 8864 881136 8880 881200 +rect 8944 881136 8972 881200 +rect -400 881120 8972 881136 +rect -400 881056 8000 881120 +rect 8064 881056 8080 881120 +rect 8144 881056 8160 881120 +rect 8224 881056 8240 881120 +rect 8304 881056 8320 881120 +rect 8384 881056 8400 881120 +rect 8464 881056 8480 881120 +rect 8544 881056 8560 881120 +rect 8624 881056 8640 881120 +rect 8704 881056 8720 881120 +rect 8784 881056 8800 881120 +rect 8864 881056 8880 881120 +rect 8944 881056 8972 881120 +rect -400 881040 8972 881056 +rect -400 880976 8000 881040 +rect 8064 880976 8080 881040 +rect 8144 880976 8160 881040 +rect 8224 880976 8240 881040 +rect 8304 880976 8320 881040 +rect 8384 880976 8400 881040 +rect 8464 880976 8480 881040 +rect 8544 880976 8560 881040 +rect 8624 880976 8640 881040 +rect 8704 880976 8720 881040 +rect 8784 880976 8800 881040 +rect 8864 880976 8880 881040 +rect 8944 880976 8972 881040 +rect -400 880960 8972 880976 +rect -400 880896 8000 880960 +rect 8064 880896 8080 880960 +rect 8144 880896 8160 880960 +rect 8224 880896 8240 880960 +rect 8304 880896 8320 880960 +rect 8384 880896 8400 880960 +rect 8464 880896 8480 880960 +rect 8544 880896 8560 880960 +rect 8624 880896 8640 880960 +rect 8704 880896 8720 880960 +rect 8784 880896 8800 880960 +rect 8864 880896 8880 880960 +rect 8944 880896 8972 880960 +rect -400 880880 8972 880896 +rect -400 880816 8000 880880 +rect 8064 880816 8080 880880 +rect 8144 880816 8160 880880 +rect 8224 880816 8240 880880 +rect 8304 880816 8320 880880 +rect 8384 880816 8400 880880 +rect 8464 880816 8480 880880 +rect 8544 880816 8560 880880 +rect 8624 880816 8640 880880 +rect 8704 880816 8720 880880 +rect 8784 880816 8800 880880 +rect 8864 880816 8880 880880 +rect 8944 880816 8972 880880 +rect -400 880800 8972 880816 +rect -400 880736 8000 880800 +rect 8064 880736 8080 880800 +rect 8144 880736 8160 880800 +rect 8224 880736 8240 880800 +rect 8304 880736 8320 880800 +rect 8384 880736 8400 880800 +rect 8464 880736 8480 880800 +rect 8544 880736 8560 880800 +rect 8624 880736 8640 880800 +rect 8704 880736 8720 880800 +rect 8784 880736 8800 880800 +rect 8864 880736 8880 880800 +rect 8944 880736 8972 880800 +rect -400 880720 8972 880736 +rect -400 880656 8000 880720 +rect 8064 880656 8080 880720 +rect 8144 880656 8160 880720 +rect 8224 880656 8240 880720 +rect 8304 880656 8320 880720 +rect 8384 880656 8400 880720 +rect 8464 880656 8480 880720 +rect 8544 880656 8560 880720 +rect 8624 880656 8640 880720 +rect 8704 880656 8720 880720 +rect 8784 880656 8800 880720 +rect 8864 880656 8880 880720 +rect 8944 880656 8972 880720 +rect -400 880640 8972 880656 +rect -400 880576 8000 880640 +rect 8064 880576 8080 880640 +rect 8144 880576 8160 880640 +rect 8224 880576 8240 880640 +rect 8304 880576 8320 880640 +rect 8384 880576 8400 880640 +rect 8464 880576 8480 880640 +rect 8544 880576 8560 880640 +rect 8624 880576 8640 880640 +rect 8704 880576 8720 880640 +rect 8784 880576 8800 880640 +rect 8864 880576 8880 880640 +rect 8944 880576 8972 880640 +rect -400 880560 8972 880576 +rect -400 880496 8000 880560 +rect 8064 880496 8080 880560 +rect 8144 880496 8160 880560 +rect 8224 880496 8240 880560 +rect 8304 880496 8320 880560 +rect 8384 880496 8400 880560 +rect 8464 880496 8480 880560 +rect 8544 880496 8560 880560 +rect 8624 880496 8640 880560 +rect 8704 880496 8720 880560 +rect 8784 880496 8800 880560 +rect 8864 880496 8880 880560 +rect 8944 880496 8972 880560 +rect -400 880480 8972 880496 +rect -400 880416 8000 880480 +rect 8064 880416 8080 880480 +rect 8144 880416 8160 880480 +rect 8224 880416 8240 880480 +rect 8304 880416 8320 880480 +rect 8384 880416 8400 880480 +rect 8464 880416 8480 880480 +rect 8544 880416 8560 880480 +rect 8624 880416 8640 880480 +rect 8704 880416 8720 880480 +rect 8784 880416 8800 880480 +rect 8864 880416 8880 880480 +rect 8944 880416 8972 880480 +rect -400 880400 8972 880416 +rect -400 880336 8000 880400 +rect 8064 880336 8080 880400 +rect 8144 880336 8160 880400 +rect 8224 880336 8240 880400 +rect 8304 880336 8320 880400 +rect 8384 880336 8400 880400 +rect 8464 880336 8480 880400 +rect 8544 880336 8560 880400 +rect 8624 880336 8640 880400 +rect 8704 880336 8720 880400 +rect 8784 880336 8800 880400 +rect 8864 880336 8880 880400 +rect 8944 880336 8972 880400 +rect -400 880320 8972 880336 +rect -400 880256 8000 880320 +rect 8064 880256 8080 880320 +rect 8144 880256 8160 880320 +rect 8224 880256 8240 880320 +rect 8304 880256 8320 880320 +rect 8384 880256 8400 880320 +rect 8464 880256 8480 880320 +rect 8544 880256 8560 880320 +rect 8624 880256 8640 880320 +rect 8704 880256 8720 880320 +rect 8784 880256 8800 880320 +rect 8864 880256 8880 880320 +rect 8944 880256 8972 880320 +rect -400 880240 8972 880256 +rect -400 880176 8000 880240 +rect 8064 880176 8080 880240 +rect 8144 880176 8160 880240 +rect 8224 880176 8240 880240 +rect 8304 880176 8320 880240 +rect 8384 880176 8400 880240 +rect 8464 880176 8480 880240 +rect 8544 880176 8560 880240 +rect 8624 880176 8640 880240 +rect 8704 880176 8720 880240 +rect 8784 880176 8800 880240 +rect 8864 880176 8880 880240 +rect 8944 880176 8972 880240 +rect -400 880160 8972 880176 +rect -400 880096 8000 880160 +rect 8064 880096 8080 880160 +rect 8144 880096 8160 880160 +rect 8224 880096 8240 880160 +rect 8304 880096 8320 880160 +rect 8384 880096 8400 880160 +rect 8464 880096 8480 880160 +rect 8544 880096 8560 880160 +rect 8624 880096 8640 880160 +rect 8704 880096 8720 880160 +rect 8784 880096 8800 880160 +rect 8864 880096 8880 880160 +rect 8944 880096 8972 880160 +rect -400 880080 8972 880096 +rect -400 880016 8000 880080 +rect 8064 880016 8080 880080 +rect 8144 880016 8160 880080 +rect 8224 880016 8240 880080 +rect 8304 880016 8320 880080 +rect 8384 880016 8400 880080 +rect 8464 880016 8480 880080 +rect 8544 880016 8560 880080 +rect 8624 880016 8640 880080 +rect 8704 880016 8720 880080 +rect 8784 880016 8800 880080 +rect 8864 880016 8880 880080 +rect 8944 880016 8972 880080 +rect -400 880014 8972 880016 rect 621676 880354 633726 880362 rect 621676 880290 621704 880354 rect 621768 880290 621784 880354 @@ -3194,7 +3982,734 @@ rect 622408 879730 622424 879794 rect 622488 879730 622504 879794 rect 622568 879730 622584 879794 rect 622648 879730 633726 879794 -rect -400 875054 60 879716 +rect -400 879696 7632 879716 +rect -400 879632 6660 879696 +rect 6724 879632 6740 879696 +rect 6804 879632 6820 879696 +rect 6884 879632 6900 879696 +rect 6964 879632 6980 879696 +rect 7044 879632 7060 879696 +rect 7124 879632 7140 879696 +rect 7204 879632 7220 879696 +rect 7284 879632 7300 879696 +rect 7364 879632 7380 879696 +rect 7444 879632 7460 879696 +rect 7524 879632 7540 879696 +rect 7604 879632 7632 879696 +rect -400 879616 7632 879632 +rect -400 879552 6660 879616 +rect 6724 879552 6740 879616 +rect 6804 879552 6820 879616 +rect 6884 879552 6900 879616 +rect 6964 879552 6980 879616 +rect 7044 879552 7060 879616 +rect 7124 879552 7140 879616 +rect 7204 879552 7220 879616 +rect 7284 879552 7300 879616 +rect 7364 879552 7380 879616 +rect 7444 879552 7460 879616 +rect 7524 879552 7540 879616 +rect 7604 879552 7632 879616 +rect -400 879536 7632 879552 +rect -400 879472 6660 879536 +rect 6724 879472 6740 879536 +rect 6804 879472 6820 879536 +rect 6884 879472 6900 879536 +rect 6964 879472 6980 879536 +rect 7044 879472 7060 879536 +rect 7124 879472 7140 879536 +rect 7204 879472 7220 879536 +rect 7284 879472 7300 879536 +rect 7364 879472 7380 879536 +rect 7444 879472 7460 879536 +rect 7524 879472 7540 879536 +rect 7604 879472 7632 879536 +rect -400 879456 7632 879472 +rect -400 879392 6660 879456 +rect 6724 879392 6740 879456 +rect 6804 879392 6820 879456 +rect 6884 879392 6900 879456 +rect 6964 879392 6980 879456 +rect 7044 879392 7060 879456 +rect 7124 879392 7140 879456 +rect 7204 879392 7220 879456 +rect 7284 879392 7300 879456 +rect 7364 879392 7380 879456 +rect 7444 879392 7460 879456 +rect 7524 879392 7540 879456 +rect 7604 879392 7632 879456 +rect -400 879376 7632 879392 +rect -400 879312 6660 879376 +rect 6724 879312 6740 879376 +rect 6804 879312 6820 879376 +rect 6884 879312 6900 879376 +rect 6964 879312 6980 879376 +rect 7044 879312 7060 879376 +rect 7124 879312 7140 879376 +rect 7204 879312 7220 879376 +rect 7284 879312 7300 879376 +rect 7364 879312 7380 879376 +rect 7444 879312 7460 879376 +rect 7524 879312 7540 879376 +rect 7604 879312 7632 879376 +rect -400 879296 7632 879312 +rect -400 879232 6660 879296 +rect 6724 879232 6740 879296 +rect 6804 879232 6820 879296 +rect 6884 879232 6900 879296 +rect 6964 879232 6980 879296 +rect 7044 879232 7060 879296 +rect 7124 879232 7140 879296 +rect 7204 879232 7220 879296 +rect 7284 879232 7300 879296 +rect 7364 879232 7380 879296 +rect 7444 879232 7460 879296 +rect 7524 879232 7540 879296 +rect 7604 879232 7632 879296 +rect -400 879216 7632 879232 +rect -400 879152 6660 879216 +rect 6724 879152 6740 879216 +rect 6804 879152 6820 879216 +rect 6884 879152 6900 879216 +rect 6964 879152 6980 879216 +rect 7044 879152 7060 879216 +rect 7124 879152 7140 879216 +rect 7204 879152 7220 879216 +rect 7284 879152 7300 879216 +rect 7364 879152 7380 879216 +rect 7444 879152 7460 879216 +rect 7524 879152 7540 879216 +rect 7604 879152 7632 879216 +rect -400 879136 7632 879152 +rect -400 879072 6660 879136 +rect 6724 879072 6740 879136 +rect 6804 879072 6820 879136 +rect 6884 879072 6900 879136 +rect 6964 879072 6980 879136 +rect 7044 879072 7060 879136 +rect 7124 879072 7140 879136 +rect 7204 879072 7220 879136 +rect 7284 879072 7300 879136 +rect 7364 879072 7380 879136 +rect 7444 879072 7460 879136 +rect 7524 879072 7540 879136 +rect 7604 879072 7632 879136 +rect -400 879056 7632 879072 +rect -400 878992 6660 879056 +rect 6724 878992 6740 879056 +rect 6804 878992 6820 879056 +rect 6884 878992 6900 879056 +rect 6964 878992 6980 879056 +rect 7044 878992 7060 879056 +rect 7124 878992 7140 879056 +rect 7204 878992 7220 879056 +rect 7284 878992 7300 879056 +rect 7364 878992 7380 879056 +rect 7444 878992 7460 879056 +rect 7524 878992 7540 879056 +rect 7604 878992 7632 879056 +rect -400 878976 7632 878992 +rect -400 878912 6660 878976 +rect 6724 878912 6740 878976 +rect 6804 878912 6820 878976 +rect 6884 878912 6900 878976 +rect 6964 878912 6980 878976 +rect 7044 878912 7060 878976 +rect 7124 878912 7140 878976 +rect 7204 878912 7220 878976 +rect 7284 878912 7300 878976 +rect 7364 878912 7380 878976 +rect 7444 878912 7460 878976 +rect 7524 878912 7540 878976 +rect 7604 878912 7632 878976 +rect -400 878896 7632 878912 +rect -400 878832 6660 878896 +rect 6724 878832 6740 878896 +rect 6804 878832 6820 878896 +rect 6884 878832 6900 878896 +rect 6964 878832 6980 878896 +rect 7044 878832 7060 878896 +rect 7124 878832 7140 878896 +rect 7204 878832 7220 878896 +rect 7284 878832 7300 878896 +rect 7364 878832 7380 878896 +rect 7444 878832 7460 878896 +rect 7524 878832 7540 878896 +rect 7604 878832 7632 878896 +rect -400 878816 7632 878832 +rect -400 878752 6660 878816 +rect 6724 878752 6740 878816 +rect 6804 878752 6820 878816 +rect 6884 878752 6900 878816 +rect 6964 878752 6980 878816 +rect 7044 878752 7060 878816 +rect 7124 878752 7140 878816 +rect 7204 878752 7220 878816 +rect 7284 878752 7300 878816 +rect 7364 878752 7380 878816 +rect 7444 878752 7460 878816 +rect 7524 878752 7540 878816 +rect 7604 878752 7632 878816 +rect -400 878736 7632 878752 +rect -400 878672 6660 878736 +rect 6724 878672 6740 878736 +rect 6804 878672 6820 878736 +rect 6884 878672 6900 878736 +rect 6964 878672 6980 878736 +rect 7044 878672 7060 878736 +rect 7124 878672 7140 878736 +rect 7204 878672 7220 878736 +rect 7284 878672 7300 878736 +rect 7364 878672 7380 878736 +rect 7444 878672 7460 878736 +rect 7524 878672 7540 878736 +rect 7604 878672 7632 878736 +rect -400 878656 7632 878672 +rect -400 878592 6660 878656 +rect 6724 878592 6740 878656 +rect 6804 878592 6820 878656 +rect 6884 878592 6900 878656 +rect 6964 878592 6980 878656 +rect 7044 878592 7060 878656 +rect 7124 878592 7140 878656 +rect 7204 878592 7220 878656 +rect 7284 878592 7300 878656 +rect 7364 878592 7380 878656 +rect 7444 878592 7460 878656 +rect 7524 878592 7540 878656 +rect 7604 878592 7632 878656 +rect -400 878576 7632 878592 +rect -400 878512 6660 878576 +rect 6724 878512 6740 878576 +rect 6804 878512 6820 878576 +rect 6884 878512 6900 878576 +rect 6964 878512 6980 878576 +rect 7044 878512 7060 878576 +rect 7124 878512 7140 878576 +rect 7204 878512 7220 878576 +rect 7284 878512 7300 878576 +rect 7364 878512 7380 878576 +rect 7444 878512 7460 878576 +rect 7524 878512 7540 878576 +rect 7604 878512 7632 878576 +rect -400 878496 7632 878512 +rect -400 878432 6660 878496 +rect 6724 878432 6740 878496 +rect 6804 878432 6820 878496 +rect 6884 878432 6900 878496 +rect 6964 878432 6980 878496 +rect 7044 878432 7060 878496 +rect 7124 878432 7140 878496 +rect 7204 878432 7220 878496 +rect 7284 878432 7300 878496 +rect 7364 878432 7380 878496 +rect 7444 878432 7460 878496 +rect 7524 878432 7540 878496 +rect 7604 878432 7632 878496 +rect -400 878416 7632 878432 +rect -400 878352 6660 878416 +rect 6724 878352 6740 878416 +rect 6804 878352 6820 878416 +rect 6884 878352 6900 878416 +rect 6964 878352 6980 878416 +rect 7044 878352 7060 878416 +rect 7124 878352 7140 878416 +rect 7204 878352 7220 878416 +rect 7284 878352 7300 878416 +rect 7364 878352 7380 878416 +rect 7444 878352 7460 878416 +rect 7524 878352 7540 878416 +rect 7604 878352 7632 878416 +rect -400 878336 7632 878352 +rect -400 878272 6660 878336 +rect 6724 878272 6740 878336 +rect 6804 878272 6820 878336 +rect 6884 878272 6900 878336 +rect 6964 878272 6980 878336 +rect 7044 878272 7060 878336 +rect 7124 878272 7140 878336 +rect 7204 878272 7220 878336 +rect 7284 878272 7300 878336 +rect 7364 878272 7380 878336 +rect 7444 878272 7460 878336 +rect 7524 878272 7540 878336 +rect 7604 878272 7632 878336 +rect -400 878256 7632 878272 +rect -400 878192 6660 878256 +rect 6724 878192 6740 878256 +rect 6804 878192 6820 878256 +rect 6884 878192 6900 878256 +rect 6964 878192 6980 878256 +rect 7044 878192 7060 878256 +rect 7124 878192 7140 878256 +rect 7204 878192 7220 878256 +rect 7284 878192 7300 878256 +rect 7364 878192 7380 878256 +rect 7444 878192 7460 878256 +rect 7524 878192 7540 878256 +rect 7604 878192 7632 878256 +rect -400 878176 7632 878192 +rect -400 878112 6660 878176 +rect 6724 878112 6740 878176 +rect 6804 878112 6820 878176 +rect 6884 878112 6900 878176 +rect 6964 878112 6980 878176 +rect 7044 878112 7060 878176 +rect 7124 878112 7140 878176 +rect 7204 878112 7220 878176 +rect 7284 878112 7300 878176 +rect 7364 878112 7380 878176 +rect 7444 878112 7460 878176 +rect 7524 878112 7540 878176 +rect 7604 878112 7632 878176 +rect -400 878096 7632 878112 +rect -400 878032 6660 878096 +rect 6724 878032 6740 878096 +rect 6804 878032 6820 878096 +rect 6884 878032 6900 878096 +rect 6964 878032 6980 878096 +rect 7044 878032 7060 878096 +rect 7124 878032 7140 878096 +rect 7204 878032 7220 878096 +rect 7284 878032 7300 878096 +rect 7364 878032 7380 878096 +rect 7444 878032 7460 878096 +rect 7524 878032 7540 878096 +rect 7604 878032 7632 878096 +rect -400 878016 7632 878032 +rect -400 877952 6660 878016 +rect 6724 877952 6740 878016 +rect 6804 877952 6820 878016 +rect 6884 877952 6900 878016 +rect 6964 877952 6980 878016 +rect 7044 877952 7060 878016 +rect 7124 877952 7140 878016 +rect 7204 877952 7220 878016 +rect 7284 877952 7300 878016 +rect 7364 877952 7380 878016 +rect 7444 877952 7460 878016 +rect 7524 877952 7540 878016 +rect 7604 877952 7632 878016 +rect -400 877936 7632 877952 +rect -400 877872 6660 877936 +rect 6724 877872 6740 877936 +rect 6804 877872 6820 877936 +rect 6884 877872 6900 877936 +rect 6964 877872 6980 877936 +rect 7044 877872 7060 877936 +rect 7124 877872 7140 877936 +rect 7204 877872 7220 877936 +rect 7284 877872 7300 877936 +rect 7364 877872 7380 877936 +rect 7444 877872 7460 877936 +rect 7524 877872 7540 877936 +rect 7604 877872 7632 877936 +rect -400 877856 7632 877872 +rect -400 877792 6660 877856 +rect 6724 877792 6740 877856 +rect 6804 877792 6820 877856 +rect 6884 877792 6900 877856 +rect 6964 877792 6980 877856 +rect 7044 877792 7060 877856 +rect 7124 877792 7140 877856 +rect 7204 877792 7220 877856 +rect 7284 877792 7300 877856 +rect 7364 877792 7380 877856 +rect 7444 877792 7460 877856 +rect 7524 877792 7540 877856 +rect 7604 877792 7632 877856 +rect -400 877776 7632 877792 +rect -400 877712 6660 877776 +rect 6724 877712 6740 877776 +rect 6804 877712 6820 877776 +rect 6884 877712 6900 877776 +rect 6964 877712 6980 877776 +rect 7044 877712 7060 877776 +rect 7124 877712 7140 877776 +rect 7204 877712 7220 877776 +rect 7284 877712 7300 877776 +rect 7364 877712 7380 877776 +rect 7444 877712 7460 877776 +rect 7524 877712 7540 877776 +rect 7604 877712 7632 877776 +rect -400 877696 7632 877712 +rect -400 877632 6660 877696 +rect 6724 877632 6740 877696 +rect 6804 877632 6820 877696 +rect 6884 877632 6900 877696 +rect 6964 877632 6980 877696 +rect 7044 877632 7060 877696 +rect 7124 877632 7140 877696 +rect 7204 877632 7220 877696 +rect 7284 877632 7300 877696 +rect 7364 877632 7380 877696 +rect 7444 877632 7460 877696 +rect 7524 877632 7540 877696 +rect 7604 877632 7632 877696 +rect -400 877616 7632 877632 +rect -400 877552 6660 877616 +rect 6724 877552 6740 877616 +rect 6804 877552 6820 877616 +rect 6884 877552 6900 877616 +rect 6964 877552 6980 877616 +rect 7044 877552 7060 877616 +rect 7124 877552 7140 877616 +rect 7204 877552 7220 877616 +rect 7284 877552 7300 877616 +rect 7364 877552 7380 877616 +rect 7444 877552 7460 877616 +rect 7524 877552 7540 877616 +rect 7604 877552 7632 877616 +rect -400 877536 7632 877552 +rect -400 877472 6660 877536 +rect 6724 877472 6740 877536 +rect 6804 877472 6820 877536 +rect 6884 877472 6900 877536 +rect 6964 877472 6980 877536 +rect 7044 877472 7060 877536 +rect 7124 877472 7140 877536 +rect 7204 877472 7220 877536 +rect 7284 877472 7300 877536 +rect 7364 877472 7380 877536 +rect 7444 877472 7460 877536 +rect 7524 877472 7540 877536 +rect 7604 877472 7632 877536 +rect -400 877456 7632 877472 +rect -400 877392 6660 877456 +rect 6724 877392 6740 877456 +rect 6804 877392 6820 877456 +rect 6884 877392 6900 877456 +rect 6964 877392 6980 877456 +rect 7044 877392 7060 877456 +rect 7124 877392 7140 877456 +rect 7204 877392 7220 877456 +rect 7284 877392 7300 877456 +rect 7364 877392 7380 877456 +rect 7444 877392 7460 877456 +rect 7524 877392 7540 877456 +rect 7604 877392 7632 877456 +rect -400 877376 7632 877392 +rect -400 877312 6660 877376 +rect 6724 877312 6740 877376 +rect 6804 877312 6820 877376 +rect 6884 877312 6900 877376 +rect 6964 877312 6980 877376 +rect 7044 877312 7060 877376 +rect 7124 877312 7140 877376 +rect 7204 877312 7220 877376 +rect 7284 877312 7300 877376 +rect 7364 877312 7380 877376 +rect 7444 877312 7460 877376 +rect 7524 877312 7540 877376 +rect 7604 877312 7632 877376 +rect -400 877296 7632 877312 +rect -400 877232 6660 877296 +rect 6724 877232 6740 877296 +rect 6804 877232 6820 877296 +rect 6884 877232 6900 877296 +rect 6964 877232 6980 877296 +rect 7044 877232 7060 877296 +rect 7124 877232 7140 877296 +rect 7204 877232 7220 877296 +rect 7284 877232 7300 877296 +rect 7364 877232 7380 877296 +rect 7444 877232 7460 877296 +rect 7524 877232 7540 877296 +rect 7604 877232 7632 877296 +rect -400 877216 7632 877232 +rect -400 877152 6660 877216 +rect 6724 877152 6740 877216 +rect 6804 877152 6820 877216 +rect 6884 877152 6900 877216 +rect 6964 877152 6980 877216 +rect 7044 877152 7060 877216 +rect 7124 877152 7140 877216 +rect 7204 877152 7220 877216 +rect 7284 877152 7300 877216 +rect 7364 877152 7380 877216 +rect 7444 877152 7460 877216 +rect 7524 877152 7540 877216 +rect 7604 877152 7632 877216 +rect -400 877136 7632 877152 +rect -400 877072 6660 877136 +rect 6724 877072 6740 877136 +rect 6804 877072 6820 877136 +rect 6884 877072 6900 877136 +rect 6964 877072 6980 877136 +rect 7044 877072 7060 877136 +rect 7124 877072 7140 877136 +rect 7204 877072 7220 877136 +rect 7284 877072 7300 877136 +rect 7364 877072 7380 877136 +rect 7444 877072 7460 877136 +rect 7524 877072 7540 877136 +rect 7604 877072 7632 877136 +rect -400 877056 7632 877072 +rect -400 876992 6660 877056 +rect 6724 876992 6740 877056 +rect 6804 876992 6820 877056 +rect 6884 876992 6900 877056 +rect 6964 876992 6980 877056 +rect 7044 876992 7060 877056 +rect 7124 876992 7140 877056 +rect 7204 876992 7220 877056 +rect 7284 876992 7300 877056 +rect 7364 876992 7380 877056 +rect 7444 876992 7460 877056 +rect 7524 876992 7540 877056 +rect 7604 876992 7632 877056 +rect -400 876976 7632 876992 +rect -400 876912 6660 876976 +rect 6724 876912 6740 876976 +rect 6804 876912 6820 876976 +rect 6884 876912 6900 876976 +rect 6964 876912 6980 876976 +rect 7044 876912 7060 876976 +rect 7124 876912 7140 876976 +rect 7204 876912 7220 876976 +rect 7284 876912 7300 876976 +rect 7364 876912 7380 876976 +rect 7444 876912 7460 876976 +rect 7524 876912 7540 876976 +rect 7604 876912 7632 876976 +rect -400 876896 7632 876912 +rect -400 876832 6660 876896 +rect 6724 876832 6740 876896 +rect 6804 876832 6820 876896 +rect 6884 876832 6900 876896 +rect 6964 876832 6980 876896 +rect 7044 876832 7060 876896 +rect 7124 876832 7140 876896 +rect 7204 876832 7220 876896 +rect 7284 876832 7300 876896 +rect 7364 876832 7380 876896 +rect 7444 876832 7460 876896 +rect 7524 876832 7540 876896 +rect 7604 876832 7632 876896 +rect -400 876816 7632 876832 +rect -400 876752 6660 876816 +rect 6724 876752 6740 876816 +rect 6804 876752 6820 876816 +rect 6884 876752 6900 876816 +rect 6964 876752 6980 876816 +rect 7044 876752 7060 876816 +rect 7124 876752 7140 876816 +rect 7204 876752 7220 876816 +rect 7284 876752 7300 876816 +rect 7364 876752 7380 876816 +rect 7444 876752 7460 876816 +rect 7524 876752 7540 876816 +rect 7604 876752 7632 876816 +rect -400 876736 7632 876752 +rect -400 876672 6660 876736 +rect 6724 876672 6740 876736 +rect 6804 876672 6820 876736 +rect 6884 876672 6900 876736 +rect 6964 876672 6980 876736 +rect 7044 876672 7060 876736 +rect 7124 876672 7140 876736 +rect 7204 876672 7220 876736 +rect 7284 876672 7300 876736 +rect 7364 876672 7380 876736 +rect 7444 876672 7460 876736 +rect 7524 876672 7540 876736 +rect 7604 876672 7632 876736 +rect -400 876656 7632 876672 +rect -400 876592 6660 876656 +rect 6724 876592 6740 876656 +rect 6804 876592 6820 876656 +rect 6884 876592 6900 876656 +rect 6964 876592 6980 876656 +rect 7044 876592 7060 876656 +rect 7124 876592 7140 876656 +rect 7204 876592 7220 876656 +rect 7284 876592 7300 876656 +rect 7364 876592 7380 876656 +rect 7444 876592 7460 876656 +rect 7524 876592 7540 876656 +rect 7604 876592 7632 876656 +rect -400 876576 7632 876592 +rect -400 876512 6660 876576 +rect 6724 876512 6740 876576 +rect 6804 876512 6820 876576 +rect 6884 876512 6900 876576 +rect 6964 876512 6980 876576 +rect 7044 876512 7060 876576 +rect 7124 876512 7140 876576 +rect 7204 876512 7220 876576 +rect 7284 876512 7300 876576 +rect 7364 876512 7380 876576 +rect 7444 876512 7460 876576 +rect 7524 876512 7540 876576 +rect 7604 876512 7632 876576 +rect -400 876496 7632 876512 +rect -400 876432 6660 876496 +rect 6724 876432 6740 876496 +rect 6804 876432 6820 876496 +rect 6884 876432 6900 876496 +rect 6964 876432 6980 876496 +rect 7044 876432 7060 876496 +rect 7124 876432 7140 876496 +rect 7204 876432 7220 876496 +rect 7284 876432 7300 876496 +rect 7364 876432 7380 876496 +rect 7444 876432 7460 876496 +rect 7524 876432 7540 876496 +rect 7604 876432 7632 876496 +rect -400 876416 7632 876432 +rect -400 876352 6660 876416 +rect 6724 876352 6740 876416 +rect 6804 876352 6820 876416 +rect 6884 876352 6900 876416 +rect 6964 876352 6980 876416 +rect 7044 876352 7060 876416 +rect 7124 876352 7140 876416 +rect 7204 876352 7220 876416 +rect 7284 876352 7300 876416 +rect 7364 876352 7380 876416 +rect 7444 876352 7460 876416 +rect 7524 876352 7540 876416 +rect 7604 876352 7632 876416 +rect -400 876336 7632 876352 +rect -400 876272 6660 876336 +rect 6724 876272 6740 876336 +rect 6804 876272 6820 876336 +rect 6884 876272 6900 876336 +rect 6964 876272 6980 876336 +rect 7044 876272 7060 876336 +rect 7124 876272 7140 876336 +rect 7204 876272 7220 876336 +rect 7284 876272 7300 876336 +rect 7364 876272 7380 876336 +rect 7444 876272 7460 876336 +rect 7524 876272 7540 876336 +rect 7604 876272 7632 876336 +rect -400 876256 7632 876272 +rect -400 876192 6660 876256 +rect 6724 876192 6740 876256 +rect 6804 876192 6820 876256 +rect 6884 876192 6900 876256 +rect 6964 876192 6980 876256 +rect 7044 876192 7060 876256 +rect 7124 876192 7140 876256 +rect 7204 876192 7220 876256 +rect 7284 876192 7300 876256 +rect 7364 876192 7380 876256 +rect 7444 876192 7460 876256 +rect 7524 876192 7540 876256 +rect 7604 876192 7632 876256 +rect -400 876176 7632 876192 +rect -400 876112 6660 876176 +rect 6724 876112 6740 876176 +rect 6804 876112 6820 876176 +rect 6884 876112 6900 876176 +rect 6964 876112 6980 876176 +rect 7044 876112 7060 876176 +rect 7124 876112 7140 876176 +rect 7204 876112 7220 876176 +rect 7284 876112 7300 876176 +rect 7364 876112 7380 876176 +rect 7444 876112 7460 876176 +rect 7524 876112 7540 876176 +rect 7604 876112 7632 876176 +rect -400 876096 7632 876112 +rect -400 876032 6660 876096 +rect 6724 876032 6740 876096 +rect 6804 876032 6820 876096 +rect 6884 876032 6900 876096 +rect 6964 876032 6980 876096 +rect 7044 876032 7060 876096 +rect 7124 876032 7140 876096 +rect 7204 876032 7220 876096 +rect 7284 876032 7300 876096 +rect 7364 876032 7380 876096 +rect 7444 876032 7460 876096 +rect 7524 876032 7540 876096 +rect 7604 876032 7632 876096 +rect -400 876016 7632 876032 +rect -400 875952 6660 876016 +rect 6724 875952 6740 876016 +rect 6804 875952 6820 876016 +rect 6884 875952 6900 876016 +rect 6964 875952 6980 876016 +rect 7044 875952 7060 876016 +rect 7124 875952 7140 876016 +rect 7204 875952 7220 876016 +rect 7284 875952 7300 876016 +rect 7364 875952 7380 876016 +rect 7444 875952 7460 876016 +rect 7524 875952 7540 876016 +rect 7604 875952 7632 876016 +rect -400 875936 7632 875952 +rect -400 875872 6660 875936 +rect 6724 875872 6740 875936 +rect 6804 875872 6820 875936 +rect 6884 875872 6900 875936 +rect 6964 875872 6980 875936 +rect 7044 875872 7060 875936 +rect 7124 875872 7140 875936 +rect 7204 875872 7220 875936 +rect 7284 875872 7300 875936 +rect 7364 875872 7380 875936 +rect 7444 875872 7460 875936 +rect 7524 875872 7540 875936 +rect 7604 875872 7632 875936 +rect -400 875856 7632 875872 +rect -400 875792 6660 875856 +rect 6724 875792 6740 875856 +rect 6804 875792 6820 875856 +rect 6884 875792 6900 875856 +rect 6964 875792 6980 875856 +rect 7044 875792 7060 875856 +rect 7124 875792 7140 875856 +rect 7204 875792 7220 875856 +rect 7284 875792 7300 875856 +rect 7364 875792 7380 875856 +rect 7444 875792 7460 875856 +rect 7524 875792 7540 875856 +rect 7604 875792 7632 875856 +rect -400 875776 7632 875792 +rect -400 875712 6660 875776 +rect 6724 875712 6740 875776 +rect 6804 875712 6820 875776 +rect 6884 875712 6900 875776 +rect 6964 875712 6980 875776 +rect 7044 875712 7060 875776 +rect 7124 875712 7140 875776 +rect 7204 875712 7220 875776 +rect 7284 875712 7300 875776 +rect 7364 875712 7380 875776 +rect 7444 875712 7460 875776 +rect 7524 875712 7540 875776 +rect 7604 875712 7632 875776 +rect -400 875696 7632 875712 +rect -400 875632 6660 875696 +rect 6724 875632 6740 875696 +rect 6804 875632 6820 875696 +rect 6884 875632 6900 875696 +rect 6964 875632 6980 875696 +rect 7044 875632 7060 875696 +rect 7124 875632 7140 875696 +rect 7204 875632 7220 875696 +rect 7284 875632 7300 875696 +rect 7364 875632 7380 875696 +rect 7444 875632 7460 875696 +rect 7524 875632 7540 875696 +rect 7604 875632 7632 875696 +rect -400 875616 7632 875632 +rect -400 875552 6660 875616 +rect 6724 875552 6740 875616 +rect 6804 875552 6820 875616 +rect 6884 875552 6900 875616 +rect 6964 875552 6980 875616 +rect 7044 875552 7060 875616 +rect 7124 875552 7140 875616 +rect 7204 875552 7220 875616 +rect 7284 875552 7300 875616 +rect 7364 875552 7380 875616 +rect 7444 875552 7460 875616 +rect 7524 875552 7540 875616 +rect 7604 875552 7632 875616 rect 621676 879714 633726 879730 rect 621676 879650 621704 879714 rect 621768 879650 621784 879714 @@ -3924,6 +5439,91 @@ rect 622488 875570 622504 875634 rect 622568 875570 622584 875634 rect 622648 875570 633726 875634 rect 621676 875562 633726 875570 +rect -400 875536 7632 875552 +rect -400 875472 6660 875536 +rect 6724 875472 6740 875536 +rect 6804 875472 6820 875536 +rect 6884 875472 6900 875536 +rect 6964 875472 6980 875536 +rect 7044 875472 7060 875536 +rect 7124 875472 7140 875536 +rect 7204 875472 7220 875536 +rect 7284 875472 7300 875536 +rect 7364 875472 7380 875536 +rect 7444 875472 7460 875536 +rect 7524 875472 7540 875536 +rect 7604 875472 7632 875536 +rect -400 875456 7632 875472 +rect -400 875392 6660 875456 +rect 6724 875392 6740 875456 +rect 6804 875392 6820 875456 +rect 6884 875392 6900 875456 +rect 6964 875392 6980 875456 +rect 7044 875392 7060 875456 +rect 7124 875392 7140 875456 +rect 7204 875392 7220 875456 +rect 7284 875392 7300 875456 +rect 7364 875392 7380 875456 +rect 7444 875392 7460 875456 +rect 7524 875392 7540 875456 +rect 7604 875392 7632 875456 +rect -400 875376 7632 875392 +rect -400 875312 6660 875376 +rect 6724 875312 6740 875376 +rect 6804 875312 6820 875376 +rect 6884 875312 6900 875376 +rect 6964 875312 6980 875376 +rect 7044 875312 7060 875376 +rect 7124 875312 7140 875376 +rect 7204 875312 7220 875376 +rect 7284 875312 7300 875376 +rect 7364 875312 7380 875376 +rect 7444 875312 7460 875376 +rect 7524 875312 7540 875376 +rect 7604 875312 7632 875376 +rect -400 875296 7632 875312 +rect -400 875232 6660 875296 +rect 6724 875232 6740 875296 +rect 6804 875232 6820 875296 +rect 6884 875232 6900 875296 +rect 6964 875232 6980 875296 +rect 7044 875232 7060 875296 +rect 7124 875232 7140 875296 +rect 7204 875232 7220 875296 +rect 7284 875232 7300 875296 +rect 7364 875232 7380 875296 +rect 7444 875232 7460 875296 +rect 7524 875232 7540 875296 +rect 7604 875232 7632 875296 +rect -400 875216 7632 875232 +rect -400 875152 6660 875216 +rect 6724 875152 6740 875216 +rect 6804 875152 6820 875216 +rect 6884 875152 6900 875216 +rect 6964 875152 6980 875216 +rect 7044 875152 7060 875216 +rect 7124 875152 7140 875216 +rect 7204 875152 7220 875216 +rect 7284 875152 7300 875216 +rect 7364 875152 7380 875216 +rect 7444 875152 7460 875216 +rect 7524 875152 7540 875216 +rect 7604 875152 7632 875216 +rect -400 875136 7632 875152 +rect -400 875072 6660 875136 +rect 6724 875072 6740 875136 +rect 6804 875072 6820 875136 +rect 6884 875072 6900 875136 +rect 6964 875072 6980 875136 +rect 7044 875072 7060 875136 +rect 7124 875072 7140 875136 +rect 7204 875072 7220 875136 +rect 7284 875072 7300 875136 +rect 7364 875072 7380 875136 +rect 7444 875072 7460 875136 +rect 7524 875072 7540 875136 +rect 7604 875072 7632 875136 +rect -400 875054 7632 875072 rect 623016 875252 633726 875272 rect 623016 875188 623044 875252 rect 623108 875188 623124 875252 @@ -4009,7 +5609,735 @@ rect 623828 874788 623844 874852 rect 623908 874788 623924 874852 rect 623988 874788 633726 874852 rect 623016 874772 633726 874788 -rect -400 869964 60 874764 +rect -400 874756 8972 874764 +rect -400 874692 8000 874756 +rect 8064 874692 8080 874756 +rect 8144 874692 8160 874756 +rect 8224 874692 8240 874756 +rect 8304 874692 8320 874756 +rect 8384 874692 8400 874756 +rect 8464 874692 8480 874756 +rect 8544 874692 8560 874756 +rect 8624 874692 8640 874756 +rect 8704 874692 8720 874756 +rect 8784 874692 8800 874756 +rect 8864 874692 8880 874756 +rect 8944 874692 8972 874756 +rect -400 874676 8972 874692 +rect -400 874612 8000 874676 +rect 8064 874612 8080 874676 +rect 8144 874612 8160 874676 +rect 8224 874612 8240 874676 +rect 8304 874612 8320 874676 +rect 8384 874612 8400 874676 +rect 8464 874612 8480 874676 +rect 8544 874612 8560 874676 +rect 8624 874612 8640 874676 +rect 8704 874612 8720 874676 +rect 8784 874612 8800 874676 +rect 8864 874612 8880 874676 +rect 8944 874612 8972 874676 +rect -400 874596 8972 874612 +rect -400 874532 8000 874596 +rect 8064 874532 8080 874596 +rect 8144 874532 8160 874596 +rect 8224 874532 8240 874596 +rect 8304 874532 8320 874596 +rect 8384 874532 8400 874596 +rect 8464 874532 8480 874596 +rect 8544 874532 8560 874596 +rect 8624 874532 8640 874596 +rect 8704 874532 8720 874596 +rect 8784 874532 8800 874596 +rect 8864 874532 8880 874596 +rect 8944 874532 8972 874596 +rect -400 874516 8972 874532 +rect -400 874452 8000 874516 +rect 8064 874452 8080 874516 +rect 8144 874452 8160 874516 +rect 8224 874452 8240 874516 +rect 8304 874452 8320 874516 +rect 8384 874452 8400 874516 +rect 8464 874452 8480 874516 +rect 8544 874452 8560 874516 +rect 8624 874452 8640 874516 +rect 8704 874452 8720 874516 +rect 8784 874452 8800 874516 +rect 8864 874452 8880 874516 +rect 8944 874452 8972 874516 +rect -400 874436 8972 874452 +rect -400 874372 8000 874436 +rect 8064 874372 8080 874436 +rect 8144 874372 8160 874436 +rect 8224 874372 8240 874436 +rect 8304 874372 8320 874436 +rect 8384 874372 8400 874436 +rect 8464 874372 8480 874436 +rect 8544 874372 8560 874436 +rect 8624 874372 8640 874436 +rect 8704 874372 8720 874436 +rect 8784 874372 8800 874436 +rect 8864 874372 8880 874436 +rect 8944 874372 8972 874436 +rect -400 874356 8972 874372 +rect -400 874292 8000 874356 +rect 8064 874292 8080 874356 +rect 8144 874292 8160 874356 +rect 8224 874292 8240 874356 +rect 8304 874292 8320 874356 +rect 8384 874292 8400 874356 +rect 8464 874292 8480 874356 +rect 8544 874292 8560 874356 +rect 8624 874292 8640 874356 +rect 8704 874292 8720 874356 +rect 8784 874292 8800 874356 +rect 8864 874292 8880 874356 +rect 8944 874292 8972 874356 +rect -400 874276 8972 874292 +rect -400 874212 8000 874276 +rect 8064 874212 8080 874276 +rect 8144 874212 8160 874276 +rect 8224 874212 8240 874276 +rect 8304 874212 8320 874276 +rect 8384 874212 8400 874276 +rect 8464 874212 8480 874276 +rect 8544 874212 8560 874276 +rect 8624 874212 8640 874276 +rect 8704 874212 8720 874276 +rect 8784 874212 8800 874276 +rect 8864 874212 8880 874276 +rect 8944 874212 8972 874276 +rect -400 874196 8972 874212 +rect -400 874132 8000 874196 +rect 8064 874132 8080 874196 +rect 8144 874132 8160 874196 +rect 8224 874132 8240 874196 +rect 8304 874132 8320 874196 +rect 8384 874132 8400 874196 +rect 8464 874132 8480 874196 +rect 8544 874132 8560 874196 +rect 8624 874132 8640 874196 +rect 8704 874132 8720 874196 +rect 8784 874132 8800 874196 +rect 8864 874132 8880 874196 +rect 8944 874132 8972 874196 +rect -400 874116 8972 874132 +rect -400 874052 8000 874116 +rect 8064 874052 8080 874116 +rect 8144 874052 8160 874116 +rect 8224 874052 8240 874116 +rect 8304 874052 8320 874116 +rect 8384 874052 8400 874116 +rect 8464 874052 8480 874116 +rect 8544 874052 8560 874116 +rect 8624 874052 8640 874116 +rect 8704 874052 8720 874116 +rect 8784 874052 8800 874116 +rect 8864 874052 8880 874116 +rect 8944 874052 8972 874116 +rect -400 874036 8972 874052 +rect -400 873972 8000 874036 +rect 8064 873972 8080 874036 +rect 8144 873972 8160 874036 +rect 8224 873972 8240 874036 +rect 8304 873972 8320 874036 +rect 8384 873972 8400 874036 +rect 8464 873972 8480 874036 +rect 8544 873972 8560 874036 +rect 8624 873972 8640 874036 +rect 8704 873972 8720 874036 +rect 8784 873972 8800 874036 +rect 8864 873972 8880 874036 +rect 8944 873972 8972 874036 +rect -400 873956 8972 873972 +rect -400 873892 8000 873956 +rect 8064 873892 8080 873956 +rect 8144 873892 8160 873956 +rect 8224 873892 8240 873956 +rect 8304 873892 8320 873956 +rect 8384 873892 8400 873956 +rect 8464 873892 8480 873956 +rect 8544 873892 8560 873956 +rect 8624 873892 8640 873956 +rect 8704 873892 8720 873956 +rect 8784 873892 8800 873956 +rect 8864 873892 8880 873956 +rect 8944 873892 8972 873956 +rect -400 873876 8972 873892 +rect -400 873812 8000 873876 +rect 8064 873812 8080 873876 +rect 8144 873812 8160 873876 +rect 8224 873812 8240 873876 +rect 8304 873812 8320 873876 +rect 8384 873812 8400 873876 +rect 8464 873812 8480 873876 +rect 8544 873812 8560 873876 +rect 8624 873812 8640 873876 +rect 8704 873812 8720 873876 +rect 8784 873812 8800 873876 +rect 8864 873812 8880 873876 +rect 8944 873812 8972 873876 +rect -400 873796 8972 873812 +rect -400 873732 8000 873796 +rect 8064 873732 8080 873796 +rect 8144 873732 8160 873796 +rect 8224 873732 8240 873796 +rect 8304 873732 8320 873796 +rect 8384 873732 8400 873796 +rect 8464 873732 8480 873796 +rect 8544 873732 8560 873796 +rect 8624 873732 8640 873796 +rect 8704 873732 8720 873796 +rect 8784 873732 8800 873796 +rect 8864 873732 8880 873796 +rect 8944 873732 8972 873796 +rect -400 873716 8972 873732 +rect -400 873652 8000 873716 +rect 8064 873652 8080 873716 +rect 8144 873652 8160 873716 +rect 8224 873652 8240 873716 +rect 8304 873652 8320 873716 +rect 8384 873652 8400 873716 +rect 8464 873652 8480 873716 +rect 8544 873652 8560 873716 +rect 8624 873652 8640 873716 +rect 8704 873652 8720 873716 +rect 8784 873652 8800 873716 +rect 8864 873652 8880 873716 +rect 8944 873652 8972 873716 +rect -400 873636 8972 873652 +rect -400 873572 8000 873636 +rect 8064 873572 8080 873636 +rect 8144 873572 8160 873636 +rect 8224 873572 8240 873636 +rect 8304 873572 8320 873636 +rect 8384 873572 8400 873636 +rect 8464 873572 8480 873636 +rect 8544 873572 8560 873636 +rect 8624 873572 8640 873636 +rect 8704 873572 8720 873636 +rect 8784 873572 8800 873636 +rect 8864 873572 8880 873636 +rect 8944 873572 8972 873636 +rect -400 873556 8972 873572 +rect -400 873492 8000 873556 +rect 8064 873492 8080 873556 +rect 8144 873492 8160 873556 +rect 8224 873492 8240 873556 +rect 8304 873492 8320 873556 +rect 8384 873492 8400 873556 +rect 8464 873492 8480 873556 +rect 8544 873492 8560 873556 +rect 8624 873492 8640 873556 +rect 8704 873492 8720 873556 +rect 8784 873492 8800 873556 +rect 8864 873492 8880 873556 +rect 8944 873492 8972 873556 +rect -400 873476 8972 873492 +rect -400 873412 8000 873476 +rect 8064 873412 8080 873476 +rect 8144 873412 8160 873476 +rect 8224 873412 8240 873476 +rect 8304 873412 8320 873476 +rect 8384 873412 8400 873476 +rect 8464 873412 8480 873476 +rect 8544 873412 8560 873476 +rect 8624 873412 8640 873476 +rect 8704 873412 8720 873476 +rect 8784 873412 8800 873476 +rect 8864 873412 8880 873476 +rect 8944 873412 8972 873476 +rect -400 873396 8972 873412 +rect -400 873332 8000 873396 +rect 8064 873332 8080 873396 +rect 8144 873332 8160 873396 +rect 8224 873332 8240 873396 +rect 8304 873332 8320 873396 +rect 8384 873332 8400 873396 +rect 8464 873332 8480 873396 +rect 8544 873332 8560 873396 +rect 8624 873332 8640 873396 +rect 8704 873332 8720 873396 +rect 8784 873332 8800 873396 +rect 8864 873332 8880 873396 +rect 8944 873332 8972 873396 +rect -400 873316 8972 873332 +rect -400 873252 8000 873316 +rect 8064 873252 8080 873316 +rect 8144 873252 8160 873316 +rect 8224 873252 8240 873316 +rect 8304 873252 8320 873316 +rect 8384 873252 8400 873316 +rect 8464 873252 8480 873316 +rect 8544 873252 8560 873316 +rect 8624 873252 8640 873316 +rect 8704 873252 8720 873316 +rect 8784 873252 8800 873316 +rect 8864 873252 8880 873316 +rect 8944 873252 8972 873316 +rect -400 873236 8972 873252 +rect -400 873172 8000 873236 +rect 8064 873172 8080 873236 +rect 8144 873172 8160 873236 +rect 8224 873172 8240 873236 +rect 8304 873172 8320 873236 +rect 8384 873172 8400 873236 +rect 8464 873172 8480 873236 +rect 8544 873172 8560 873236 +rect 8624 873172 8640 873236 +rect 8704 873172 8720 873236 +rect 8784 873172 8800 873236 +rect 8864 873172 8880 873236 +rect 8944 873172 8972 873236 +rect -400 873156 8972 873172 +rect -400 873092 8000 873156 +rect 8064 873092 8080 873156 +rect 8144 873092 8160 873156 +rect 8224 873092 8240 873156 +rect 8304 873092 8320 873156 +rect 8384 873092 8400 873156 +rect 8464 873092 8480 873156 +rect 8544 873092 8560 873156 +rect 8624 873092 8640 873156 +rect 8704 873092 8720 873156 +rect 8784 873092 8800 873156 +rect 8864 873092 8880 873156 +rect 8944 873092 8972 873156 +rect -400 873076 8972 873092 +rect -400 873012 8000 873076 +rect 8064 873012 8080 873076 +rect 8144 873012 8160 873076 +rect 8224 873012 8240 873076 +rect 8304 873012 8320 873076 +rect 8384 873012 8400 873076 +rect 8464 873012 8480 873076 +rect 8544 873012 8560 873076 +rect 8624 873012 8640 873076 +rect 8704 873012 8720 873076 +rect 8784 873012 8800 873076 +rect 8864 873012 8880 873076 +rect 8944 873012 8972 873076 +rect -400 872996 8972 873012 +rect -400 872932 8000 872996 +rect 8064 872932 8080 872996 +rect 8144 872932 8160 872996 +rect 8224 872932 8240 872996 +rect 8304 872932 8320 872996 +rect 8384 872932 8400 872996 +rect 8464 872932 8480 872996 +rect 8544 872932 8560 872996 +rect 8624 872932 8640 872996 +rect 8704 872932 8720 872996 +rect 8784 872932 8800 872996 +rect 8864 872932 8880 872996 +rect 8944 872932 8972 872996 +rect -400 872916 8972 872932 +rect -400 872852 8000 872916 +rect 8064 872852 8080 872916 +rect 8144 872852 8160 872916 +rect 8224 872852 8240 872916 +rect 8304 872852 8320 872916 +rect 8384 872852 8400 872916 +rect 8464 872852 8480 872916 +rect 8544 872852 8560 872916 +rect 8624 872852 8640 872916 +rect 8704 872852 8720 872916 +rect 8784 872852 8800 872916 +rect 8864 872852 8880 872916 +rect 8944 872852 8972 872916 +rect -400 872836 8972 872852 +rect -400 872772 8000 872836 +rect 8064 872772 8080 872836 +rect 8144 872772 8160 872836 +rect 8224 872772 8240 872836 +rect 8304 872772 8320 872836 +rect 8384 872772 8400 872836 +rect 8464 872772 8480 872836 +rect 8544 872772 8560 872836 +rect 8624 872772 8640 872836 +rect 8704 872772 8720 872836 +rect 8784 872772 8800 872836 +rect 8864 872772 8880 872836 +rect 8944 872772 8972 872836 +rect -400 872756 8972 872772 +rect -400 872692 8000 872756 +rect 8064 872692 8080 872756 +rect 8144 872692 8160 872756 +rect 8224 872692 8240 872756 +rect 8304 872692 8320 872756 +rect 8384 872692 8400 872756 +rect 8464 872692 8480 872756 +rect 8544 872692 8560 872756 +rect 8624 872692 8640 872756 +rect 8704 872692 8720 872756 +rect 8784 872692 8800 872756 +rect 8864 872692 8880 872756 +rect 8944 872692 8972 872756 +rect -400 872676 8972 872692 +rect -400 872612 8000 872676 +rect 8064 872612 8080 872676 +rect 8144 872612 8160 872676 +rect 8224 872612 8240 872676 +rect 8304 872612 8320 872676 +rect 8384 872612 8400 872676 +rect 8464 872612 8480 872676 +rect 8544 872612 8560 872676 +rect 8624 872612 8640 872676 +rect 8704 872612 8720 872676 +rect 8784 872612 8800 872676 +rect 8864 872612 8880 872676 +rect 8944 872612 8972 872676 +rect -400 872596 8972 872612 +rect -400 872532 8000 872596 +rect 8064 872532 8080 872596 +rect 8144 872532 8160 872596 +rect 8224 872532 8240 872596 +rect 8304 872532 8320 872596 +rect 8384 872532 8400 872596 +rect 8464 872532 8480 872596 +rect 8544 872532 8560 872596 +rect 8624 872532 8640 872596 +rect 8704 872532 8720 872596 +rect 8784 872532 8800 872596 +rect 8864 872532 8880 872596 +rect 8944 872532 8972 872596 +rect -400 872516 8972 872532 +rect -400 872452 8000 872516 +rect 8064 872452 8080 872516 +rect 8144 872452 8160 872516 +rect 8224 872452 8240 872516 +rect 8304 872452 8320 872516 +rect 8384 872452 8400 872516 +rect 8464 872452 8480 872516 +rect 8544 872452 8560 872516 +rect 8624 872452 8640 872516 +rect 8704 872452 8720 872516 +rect 8784 872452 8800 872516 +rect 8864 872452 8880 872516 +rect 8944 872452 8972 872516 +rect -400 872436 8972 872452 +rect -400 872372 8000 872436 +rect 8064 872372 8080 872436 +rect 8144 872372 8160 872436 +rect 8224 872372 8240 872436 +rect 8304 872372 8320 872436 +rect 8384 872372 8400 872436 +rect 8464 872372 8480 872436 +rect 8544 872372 8560 872436 +rect 8624 872372 8640 872436 +rect 8704 872372 8720 872436 +rect 8784 872372 8800 872436 +rect 8864 872372 8880 872436 +rect 8944 872372 8972 872436 +rect -400 872356 8972 872372 +rect -400 872292 8000 872356 +rect 8064 872292 8080 872356 +rect 8144 872292 8160 872356 +rect 8224 872292 8240 872356 +rect 8304 872292 8320 872356 +rect 8384 872292 8400 872356 +rect 8464 872292 8480 872356 +rect 8544 872292 8560 872356 +rect 8624 872292 8640 872356 +rect 8704 872292 8720 872356 +rect 8784 872292 8800 872356 +rect 8864 872292 8880 872356 +rect 8944 872292 8972 872356 +rect -400 872276 8972 872292 +rect -400 872212 8000 872276 +rect 8064 872212 8080 872276 +rect 8144 872212 8160 872276 +rect 8224 872212 8240 872276 +rect 8304 872212 8320 872276 +rect 8384 872212 8400 872276 +rect 8464 872212 8480 872276 +rect 8544 872212 8560 872276 +rect 8624 872212 8640 872276 +rect 8704 872212 8720 872276 +rect 8784 872212 8800 872276 +rect 8864 872212 8880 872276 +rect 8944 872212 8972 872276 +rect -400 872196 8972 872212 +rect -400 872132 8000 872196 +rect 8064 872132 8080 872196 +rect 8144 872132 8160 872196 +rect 8224 872132 8240 872196 +rect 8304 872132 8320 872196 +rect 8384 872132 8400 872196 +rect 8464 872132 8480 872196 +rect 8544 872132 8560 872196 +rect 8624 872132 8640 872196 +rect 8704 872132 8720 872196 +rect 8784 872132 8800 872196 +rect 8864 872132 8880 872196 +rect 8944 872132 8972 872196 +rect -400 872116 8972 872132 +rect -400 872052 8000 872116 +rect 8064 872052 8080 872116 +rect 8144 872052 8160 872116 +rect 8224 872052 8240 872116 +rect 8304 872052 8320 872116 +rect 8384 872052 8400 872116 +rect 8464 872052 8480 872116 +rect 8544 872052 8560 872116 +rect 8624 872052 8640 872116 +rect 8704 872052 8720 872116 +rect 8784 872052 8800 872116 +rect 8864 872052 8880 872116 +rect 8944 872052 8972 872116 +rect -400 872036 8972 872052 +rect -400 871972 8000 872036 +rect 8064 871972 8080 872036 +rect 8144 871972 8160 872036 +rect 8224 871972 8240 872036 +rect 8304 871972 8320 872036 +rect 8384 871972 8400 872036 +rect 8464 871972 8480 872036 +rect 8544 871972 8560 872036 +rect 8624 871972 8640 872036 +rect 8704 871972 8720 872036 +rect 8784 871972 8800 872036 +rect 8864 871972 8880 872036 +rect 8944 871972 8972 872036 +rect -400 871956 8972 871972 +rect -400 871892 8000 871956 +rect 8064 871892 8080 871956 +rect 8144 871892 8160 871956 +rect 8224 871892 8240 871956 +rect 8304 871892 8320 871956 +rect 8384 871892 8400 871956 +rect 8464 871892 8480 871956 +rect 8544 871892 8560 871956 +rect 8624 871892 8640 871956 +rect 8704 871892 8720 871956 +rect 8784 871892 8800 871956 +rect 8864 871892 8880 871956 +rect 8944 871892 8972 871956 +rect -400 871876 8972 871892 +rect -400 871812 8000 871876 +rect 8064 871812 8080 871876 +rect 8144 871812 8160 871876 +rect 8224 871812 8240 871876 +rect 8304 871812 8320 871876 +rect 8384 871812 8400 871876 +rect 8464 871812 8480 871876 +rect 8544 871812 8560 871876 +rect 8624 871812 8640 871876 +rect 8704 871812 8720 871876 +rect 8784 871812 8800 871876 +rect 8864 871812 8880 871876 +rect 8944 871812 8972 871876 +rect -400 871796 8972 871812 +rect -400 871732 8000 871796 +rect 8064 871732 8080 871796 +rect 8144 871732 8160 871796 +rect 8224 871732 8240 871796 +rect 8304 871732 8320 871796 +rect 8384 871732 8400 871796 +rect 8464 871732 8480 871796 +rect 8544 871732 8560 871796 +rect 8624 871732 8640 871796 +rect 8704 871732 8720 871796 +rect 8784 871732 8800 871796 +rect 8864 871732 8880 871796 +rect 8944 871732 8972 871796 +rect -400 871716 8972 871732 +rect -400 871652 8000 871716 +rect 8064 871652 8080 871716 +rect 8144 871652 8160 871716 +rect 8224 871652 8240 871716 +rect 8304 871652 8320 871716 +rect 8384 871652 8400 871716 +rect 8464 871652 8480 871716 +rect 8544 871652 8560 871716 +rect 8624 871652 8640 871716 +rect 8704 871652 8720 871716 +rect 8784 871652 8800 871716 +rect 8864 871652 8880 871716 +rect 8944 871652 8972 871716 +rect -400 871636 8972 871652 +rect -400 871572 8000 871636 +rect 8064 871572 8080 871636 +rect 8144 871572 8160 871636 +rect 8224 871572 8240 871636 +rect 8304 871572 8320 871636 +rect 8384 871572 8400 871636 +rect 8464 871572 8480 871636 +rect 8544 871572 8560 871636 +rect 8624 871572 8640 871636 +rect 8704 871572 8720 871636 +rect 8784 871572 8800 871636 +rect 8864 871572 8880 871636 +rect 8944 871572 8972 871636 +rect -400 871556 8972 871572 +rect -400 871492 8000 871556 +rect 8064 871492 8080 871556 +rect 8144 871492 8160 871556 +rect 8224 871492 8240 871556 +rect 8304 871492 8320 871556 +rect 8384 871492 8400 871556 +rect 8464 871492 8480 871556 +rect 8544 871492 8560 871556 +rect 8624 871492 8640 871556 +rect 8704 871492 8720 871556 +rect 8784 871492 8800 871556 +rect 8864 871492 8880 871556 +rect 8944 871492 8972 871556 +rect -400 871476 8972 871492 +rect -400 871412 8000 871476 +rect 8064 871412 8080 871476 +rect 8144 871412 8160 871476 +rect 8224 871412 8240 871476 +rect 8304 871412 8320 871476 +rect 8384 871412 8400 871476 +rect 8464 871412 8480 871476 +rect 8544 871412 8560 871476 +rect 8624 871412 8640 871476 +rect 8704 871412 8720 871476 +rect 8784 871412 8800 871476 +rect 8864 871412 8880 871476 +rect 8944 871412 8972 871476 +rect -400 871396 8972 871412 +rect -400 871332 8000 871396 +rect 8064 871332 8080 871396 +rect 8144 871332 8160 871396 +rect 8224 871332 8240 871396 +rect 8304 871332 8320 871396 +rect 8384 871332 8400 871396 +rect 8464 871332 8480 871396 +rect 8544 871332 8560 871396 +rect 8624 871332 8640 871396 +rect 8704 871332 8720 871396 +rect 8784 871332 8800 871396 +rect 8864 871332 8880 871396 +rect 8944 871332 8972 871396 +rect -400 871316 8972 871332 +rect -400 871252 8000 871316 +rect 8064 871252 8080 871316 +rect 8144 871252 8160 871316 +rect 8224 871252 8240 871316 +rect 8304 871252 8320 871316 +rect 8384 871252 8400 871316 +rect 8464 871252 8480 871316 +rect 8544 871252 8560 871316 +rect 8624 871252 8640 871316 +rect 8704 871252 8720 871316 +rect 8784 871252 8800 871316 +rect 8864 871252 8880 871316 +rect 8944 871252 8972 871316 +rect -400 871236 8972 871252 +rect -400 871172 8000 871236 +rect 8064 871172 8080 871236 +rect 8144 871172 8160 871236 +rect 8224 871172 8240 871236 +rect 8304 871172 8320 871236 +rect 8384 871172 8400 871236 +rect 8464 871172 8480 871236 +rect 8544 871172 8560 871236 +rect 8624 871172 8640 871236 +rect 8704 871172 8720 871236 +rect 8784 871172 8800 871236 +rect 8864 871172 8880 871236 +rect 8944 871172 8972 871236 +rect -400 871156 8972 871172 +rect -400 871092 8000 871156 +rect 8064 871092 8080 871156 +rect 8144 871092 8160 871156 +rect 8224 871092 8240 871156 +rect 8304 871092 8320 871156 +rect 8384 871092 8400 871156 +rect 8464 871092 8480 871156 +rect 8544 871092 8560 871156 +rect 8624 871092 8640 871156 +rect 8704 871092 8720 871156 +rect 8784 871092 8800 871156 +rect 8864 871092 8880 871156 +rect 8944 871092 8972 871156 +rect -400 871076 8972 871092 +rect -400 871012 8000 871076 +rect 8064 871012 8080 871076 +rect 8144 871012 8160 871076 +rect 8224 871012 8240 871076 +rect 8304 871012 8320 871076 +rect 8384 871012 8400 871076 +rect 8464 871012 8480 871076 +rect 8544 871012 8560 871076 +rect 8624 871012 8640 871076 +rect 8704 871012 8720 871076 +rect 8784 871012 8800 871076 +rect 8864 871012 8880 871076 +rect 8944 871012 8972 871076 +rect -400 870996 8972 871012 +rect -400 870932 8000 870996 +rect 8064 870932 8080 870996 +rect 8144 870932 8160 870996 +rect 8224 870932 8240 870996 +rect 8304 870932 8320 870996 +rect 8384 870932 8400 870996 +rect 8464 870932 8480 870996 +rect 8544 870932 8560 870996 +rect 8624 870932 8640 870996 +rect 8704 870932 8720 870996 +rect 8784 870932 8800 870996 +rect 8864 870932 8880 870996 +rect 8944 870932 8972 870996 +rect -400 870916 8972 870932 +rect -400 870852 8000 870916 +rect 8064 870852 8080 870916 +rect 8144 870852 8160 870916 +rect 8224 870852 8240 870916 +rect 8304 870852 8320 870916 +rect 8384 870852 8400 870916 +rect 8464 870852 8480 870916 +rect 8544 870852 8560 870916 +rect 8624 870852 8640 870916 +rect 8704 870852 8720 870916 +rect 8784 870852 8800 870916 +rect 8864 870852 8880 870916 +rect 8944 870852 8972 870916 +rect -400 870836 8972 870852 +rect -400 870772 8000 870836 +rect 8064 870772 8080 870836 +rect 8144 870772 8160 870836 +rect 8224 870772 8240 870836 +rect 8304 870772 8320 870836 +rect 8384 870772 8400 870836 +rect 8464 870772 8480 870836 +rect 8544 870772 8560 870836 +rect 8624 870772 8640 870836 +rect 8704 870772 8720 870836 +rect 8784 870772 8800 870836 +rect 8864 870772 8880 870836 +rect 8944 870772 8972 870836 +rect -400 870756 8972 870772 +rect -400 870692 8000 870756 +rect 8064 870692 8080 870756 +rect 8144 870692 8160 870756 +rect 8224 870692 8240 870756 +rect 8304 870692 8320 870756 +rect 8384 870692 8400 870756 +rect 8464 870692 8480 870756 +rect 8544 870692 8560 870756 +rect 8624 870692 8640 870756 +rect 8704 870692 8720 870756 +rect 8784 870692 8800 870756 +rect 8864 870692 8880 870756 +rect 8944 870692 8972 870756 +rect -400 870676 8972 870692 +rect -400 870612 8000 870676 +rect 8064 870612 8080 870676 +rect 8144 870612 8160 870676 +rect 8224 870612 8240 870676 +rect 8304 870612 8320 870676 +rect 8384 870612 8400 870676 +rect 8464 870612 8480 870676 +rect 8544 870612 8560 870676 +rect 8624 870612 8640 870676 +rect 8704 870612 8720 870676 +rect 8784 870612 8800 870676 +rect 8864 870612 8880 870676 +rect 8944 870612 8972 870676 +rect -400 870596 8972 870612 rect 623016 874708 623044 874772 rect 623108 874708 623124 874772 rect 623188 874708 623204 874772 @@ -4738,6 +7066,118 @@ rect 623828 870628 623844 870692 rect 623908 870628 623924 870692 rect 623988 870628 633726 870692 rect 623016 870610 633726 870628 +rect -400 870532 8000 870596 +rect 8064 870532 8080 870596 +rect 8144 870532 8160 870596 +rect 8224 870532 8240 870596 +rect 8304 870532 8320 870596 +rect 8384 870532 8400 870596 +rect 8464 870532 8480 870596 +rect 8544 870532 8560 870596 +rect 8624 870532 8640 870596 +rect 8704 870532 8720 870596 +rect 8784 870532 8800 870596 +rect 8864 870532 8880 870596 +rect 8944 870532 8972 870596 +rect -400 870516 8972 870532 +rect -400 870452 8000 870516 +rect 8064 870452 8080 870516 +rect 8144 870452 8160 870516 +rect 8224 870452 8240 870516 +rect 8304 870452 8320 870516 +rect 8384 870452 8400 870516 +rect 8464 870452 8480 870516 +rect 8544 870452 8560 870516 +rect 8624 870452 8640 870516 +rect 8704 870452 8720 870516 +rect 8784 870452 8800 870516 +rect 8864 870452 8880 870516 +rect 8944 870452 8972 870516 +rect -400 870436 8972 870452 +rect -400 870372 8000 870436 +rect 8064 870372 8080 870436 +rect 8144 870372 8160 870436 +rect 8224 870372 8240 870436 +rect 8304 870372 8320 870436 +rect 8384 870372 8400 870436 +rect 8464 870372 8480 870436 +rect 8544 870372 8560 870436 +rect 8624 870372 8640 870436 +rect 8704 870372 8720 870436 +rect 8784 870372 8800 870436 +rect 8864 870372 8880 870436 +rect 8944 870372 8972 870436 +rect -400 870356 8972 870372 +rect -400 870292 8000 870356 +rect 8064 870292 8080 870356 +rect 8144 870292 8160 870356 +rect 8224 870292 8240 870356 +rect 8304 870292 8320 870356 +rect 8384 870292 8400 870356 +rect 8464 870292 8480 870356 +rect 8544 870292 8560 870356 +rect 8624 870292 8640 870356 +rect 8704 870292 8720 870356 +rect 8784 870292 8800 870356 +rect 8864 870292 8880 870356 +rect 8944 870292 8972 870356 +rect -400 870276 8972 870292 +rect -400 870212 8000 870276 +rect 8064 870212 8080 870276 +rect 8144 870212 8160 870276 +rect 8224 870212 8240 870276 +rect 8304 870212 8320 870276 +rect 8384 870212 8400 870276 +rect 8464 870212 8480 870276 +rect 8544 870212 8560 870276 +rect 8624 870212 8640 870276 +rect 8704 870212 8720 870276 +rect 8784 870212 8800 870276 +rect 8864 870212 8880 870276 +rect 8944 870212 8972 870276 +rect -400 870196 8972 870212 +rect -400 870132 8000 870196 +rect 8064 870132 8080 870196 +rect 8144 870132 8160 870196 +rect 8224 870132 8240 870196 +rect 8304 870132 8320 870196 +rect 8384 870132 8400 870196 +rect 8464 870132 8480 870196 +rect 8544 870132 8560 870196 +rect 8624 870132 8640 870196 +rect 8704 870132 8720 870196 +rect 8784 870132 8800 870196 +rect 8864 870132 8880 870196 +rect 8944 870132 8972 870196 +rect -400 870116 8972 870132 +rect -400 870052 8000 870116 +rect 8064 870052 8080 870116 +rect 8144 870052 8160 870116 +rect 8224 870052 8240 870116 +rect 8304 870052 8320 870116 +rect 8384 870052 8400 870116 +rect 8464 870052 8480 870116 +rect 8544 870052 8560 870116 +rect 8624 870052 8640 870116 +rect 8704 870052 8720 870116 +rect 8784 870052 8800 870116 +rect 8864 870052 8880 870116 +rect 8944 870052 8972 870116 +rect -400 870036 8972 870052 +rect -400 869972 8000 870036 +rect 8064 869972 8080 870036 +rect 8144 869972 8160 870036 +rect 8224 869972 8240 870036 +rect 8304 869972 8320 870036 +rect 8384 869972 8400 870036 +rect 8464 869972 8480 870036 +rect 8544 869972 8560 870036 +rect 8624 869972 8640 870036 +rect 8704 869972 8720 870036 +rect 8784 869972 8800 870036 +rect 8864 869972 8880 870036 +rect 8944 869972 8972 870036 +rect -400 869964 8972 869972 rect 621676 870308 633726 870312 rect 621676 870244 621704 870308 rect 621768 870244 621784 870308 @@ -5712,46 +8152,53 @@ rect 606 755435 612 755437 rect 676 755435 682 755499 rect -400 754760 400 754888 rect -400 753657 400 753662 -rect 606 753657 612 753659 -rect -400 753597 612 753657 +rect 790 753657 796 753659 +rect -400 753597 796 753657 rect -400 753592 400 753597 -rect 606 753595 612 753597 -rect 676 753595 682 753659 +rect 790 753595 796 753597 +rect 860 753595 866 753659 rect -400 752877 400 753091 -rect -400 752463 400 752466 -rect -400 752399 382 752463 -rect 446 752399 452 752463 -rect -400 752396 400 752399 -rect -400 751819 400 751822 -rect -400 751755 382 751819 -rect 446 751755 452 751819 -rect -400 751752 400 751755 -rect -400 751176 400 751178 -rect -400 751175 447 751176 -rect -400 751171 428 751175 -rect -400 751115 386 751171 -rect -400 751111 428 751115 -rect 492 751111 498 751175 -rect -400 751110 447 751111 -rect -400 751108 400 751110 -rect -400 750621 400 750626 -rect 606 750621 612 750623 -rect -400 750561 612 750621 -rect -400 750556 400 750561 -rect 606 750559 612 750561 -rect 676 750559 682 750623 +rect -400 752461 400 752466 +rect 606 752461 612 752463 +rect -400 752401 612 752461 +rect -400 752396 400 752401 +rect 606 752399 612 752401 +rect 676 752399 682 752463 +rect -400 751817 400 751822 +rect 606 751817 612 751819 +rect -400 751757 612 751817 +rect -400 751752 400 751757 +rect 606 751755 612 751757 +rect 676 751755 682 751819 +rect -400 751173 400 751178 +rect 606 751173 612 751175 +rect -400 751113 612 751173 +rect -400 751108 400 751113 +rect 606 751111 612 751113 +rect 676 751111 682 751175 +rect -400 750624 400 750626 +rect -400 750621 447 750624 +rect 790 750621 796 750623 +rect -400 750619 796 750621 +rect -400 750563 386 750619 +rect 442 750563 796 750619 +rect -400 750561 796 750563 +rect -400 750558 447 750561 +rect 790 750559 796 750561 +rect 860 750559 866 750623 +rect -400 750556 400 750558 rect 632881 750068 632947 750070 rect 632881 750065 633726 750068 rect 632881 750009 632886 750065 rect 632942 750009 633726 750065 rect 632881 750006 633726 750009 rect 632881 750004 632947 750006 -rect -400 748140 400 748142 -rect -400 748135 447 748140 -rect -400 748079 386 748135 -rect 442 748079 447 748135 -rect -400 748074 447 748079 -rect -400 748072 400 748074 +rect -400 748137 400 748142 +rect 606 748137 612 748139 +rect -400 748077 612 748137 +rect -400 748072 400 748077 +rect 606 748075 612 748077 +rect 676 748075 682 748139 rect 632646 748005 632652 748069 rect 632716 748067 632722 748069 rect 632926 748067 633726 748068 @@ -5764,25 +8211,41 @@ rect -400 747435 386 747491 rect 442 747435 447 747491 rect -400 747430 447 747435 rect -400 747428 400 747430 +rect 381 747282 447 747285 +rect 790 747282 796 747284 +rect 381 747280 796 747282 +rect 381 747224 386 747280 +rect 442 747224 796 747280 +rect 381 747222 796 747224 +rect 381 747219 447 747222 +rect 790 747220 796 747222 +rect 860 747220 866 747284 rect -400 746852 400 746854 -rect -400 746847 447 746852 +rect -400 746849 447 746852 +rect 606 746849 612 746851 +rect -400 746847 612 746849 rect -400 746791 386 746847 -rect 442 746791 447 746847 -rect -400 746786 447 746791 +rect 442 746791 612 746847 +rect -400 746789 612 746791 +rect -400 746786 447 746789 +rect 606 746787 612 746789 +rect 676 746787 682 746851 rect -400 746784 400 746786 rect 632926 746704 633726 746774 -rect -400 746300 400 746302 -rect -400 746295 447 746300 -rect -400 746239 386 746295 -rect 442 746239 447 746295 -rect -400 746234 447 746239 -rect -400 746232 400 746234 +rect -400 746297 400 746302 +rect -400 746237 674 746297 +rect -400 746232 400 746237 +rect 238 745996 244 746060 +rect 308 746058 314 746060 +rect 614 746058 674 746237 rect 632926 746220 633726 746222 rect 632881 746215 633726 746220 rect 632881 746159 632886 746215 rect 632942 746159 633726 746215 rect 632881 746154 633726 746159 rect 632926 746152 633726 746154 +rect 308 745998 674 746058 +rect 308 745996 314 745998 rect 632926 745576 633726 745578 rect 632881 745575 633726 745576 rect 632876 745511 632882 745575 @@ -5794,10 +8257,10 @@ rect 632876 744867 632882 744931 rect 632946 744867 633726 744931 rect 632926 744864 633726 744867 rect -400 744460 400 744462 -rect -400 744459 447 744460 -rect -400 744395 382 744459 -rect 446 744395 452 744459 -rect -400 744394 447 744395 +rect -400 744455 447 744460 +rect -400 744399 386 744455 +rect 442 744399 447 744455 +rect -400 744394 447 744399 rect -400 744392 400 744394 rect -400 743816 400 743818 rect -400 743811 447 743816 @@ -5805,27 +8268,25 @@ rect -400 743755 386 743811 rect 442 743755 447 743811 rect -400 743750 447 743755 rect -400 743748 400 743750 -rect 381 743612 447 743613 -rect 381 743608 428 743612 -rect 492 743610 498 743612 -rect 381 743552 386 743608 -rect 381 743548 428 743552 -rect 492 743550 538 743610 -rect 492 743548 498 743550 -rect 381 743547 447 743548 -rect -400 743169 400 743174 -rect 606 743169 612 743171 -rect -400 743109 612 743169 +rect 381 743202 447 743205 +rect 606 743202 612 743204 +rect 381 743200 612 743202 +rect 381 743174 386 743200 +rect -400 743144 386 743174 +rect 442 743144 612 743200 +rect -400 743142 612 743144 +rect -400 743109 490 743142 +rect 606 743140 612 743142 +rect 676 743140 682 743204 +rect 616086 743140 616092 743204 +rect 616156 743202 616162 743204 +rect 616156 743142 632530 743202 +rect 616156 743140 616162 743142 rect -400 743104 400 743109 -rect 606 743107 612 743109 -rect 676 743107 682 743171 +rect 632470 743089 632530 743142 rect 632926 743089 633726 743094 -rect 632884 743024 633726 743089 -rect 632884 742930 632944 743024 -rect 633014 742930 633020 742932 -rect 632884 742870 633020 742930 -rect 633014 742868 633020 742870 -rect 633084 742868 633090 742932 +rect 632470 743029 633726 743089 +rect 632926 743024 633726 743029 rect -400 742552 400 742622 rect 632926 742537 633726 742542 rect 632884 742524 633726 742537 @@ -5875,10 +8336,10 @@ rect 632881 736867 632886 736923 rect 632942 736867 633726 736923 rect 632881 736862 633726 736867 rect 632926 736860 633726 736862 -rect 606 736704 612 736706 -rect -400 736644 612 736704 -rect 606 736642 612 736644 -rect 676 736642 682 736706 +rect 790 736704 796 736706 +rect -400 736644 796 736704 +rect 790 736642 796 736644 +rect 860 736642 866 736706 rect 632926 736235 633726 736449 rect 632646 735667 632652 735731 rect 632716 735729 632722 735731 @@ -5886,12 +8347,10 @@ rect 632926 735729 633726 735734 rect 632716 735669 633726 735729 rect 632716 735667 632722 735669 rect 632926 735664 633726 735669 -rect 381 734704 447 734707 -rect -400 734702 447 734704 -rect -400 734646 386 734702 -rect 442 734646 447 734702 -rect -400 734644 447 734646 -rect 381 734641 447 734644 +rect 606 734704 612 734706 +rect -400 734644 612 734704 +rect 606 734642 612 734644 +rect 676 734642 682 734706 rect 632926 734438 633726 734566 rect 632646 733827 632652 733891 rect 632716 733889 632722 733891 @@ -5900,10 +8359,14 @@ rect 632716 733829 633726 733889 rect 632716 733827 632722 733829 rect 632926 733824 633726 733829 rect 632926 731984 633726 732054 -rect 632830 720082 632836 720084 -rect 609940 720022 632836 720082 -rect 632830 720020 632836 720022 -rect 632900 720020 632906 720084 +rect 3366 720020 3372 720084 +rect 3436 720082 3442 720084 +rect 616086 720082 616092 720084 +rect 3436 720022 23260 720082 +rect 609940 720022 616092 720082 +rect 3436 720020 3442 720022 +rect 616086 720020 616092 720022 +rect 616156 720020 616162 720084 rect -400 714072 400 714142 rect -400 712297 400 712302 rect 606 712297 612 712299 @@ -5913,11 +8376,13 @@ rect 606 712235 612 712237 rect 676 712235 682 712299 rect -400 711560 400 711688 rect -400 710457 400 710462 -rect 606 710457 612 710459 -rect -400 710397 612 710457 +rect -400 710426 674 710457 +rect 974 710426 980 710428 +rect -400 710397 980 710426 rect -400 710392 400 710397 -rect 606 710395 612 710397 -rect 676 710395 682 710459 +rect 614 710366 980 710397 +rect 974 710364 980 710366 +rect 1044 710364 1050 710428 rect -400 709677 400 709891 rect -400 709261 400 709266 rect 606 709261 612 709263 @@ -5925,230 +8390,257 @@ rect -400 709201 612 709261 rect -400 709196 400 709201 rect 606 709199 612 709201 rect 676 709199 682 709263 -rect -400 708617 400 708622 +rect -400 708620 400 708622 +rect -400 708617 447 708620 rect 606 708617 612 708619 -rect -400 708557 612 708617 -rect -400 708552 400 708557 +rect -400 708615 612 708617 +rect -400 708559 386 708615 +rect 442 708559 612 708615 +rect -400 708557 612 708559 +rect -400 708554 447 708557 rect 606 708555 612 708557 rect 676 708555 682 708619 -rect -400 707973 400 707978 -rect 606 707973 612 707975 -rect -400 707913 612 707973 -rect -400 707908 400 707913 -rect 606 707911 612 707913 -rect 676 707911 682 707975 -rect -400 707424 400 707426 -rect -400 707419 447 707424 -rect -400 707363 386 707419 -rect 442 707363 447 707419 -rect -400 707358 447 707363 -rect -400 707356 400 707358 -rect 381 706348 447 706349 -rect 381 706344 428 706348 -rect 492 706346 498 706348 -rect 381 706288 386 706344 -rect 381 706284 428 706288 -rect 492 706286 538 706346 -rect 492 706284 498 706286 -rect 381 706283 447 706284 -rect 632646 705005 632652 705069 -rect 632716 705067 632722 705069 -rect 632926 705067 633726 705068 -rect 632716 705007 633726 705067 -rect 632716 705005 632722 705007 -rect 632926 705006 633726 705007 +rect -400 708552 400 708554 +rect -400 707976 400 707978 +rect -400 707971 447 707976 +rect -400 707915 386 707971 +rect 442 707915 447 707971 +rect -400 707910 447 707915 +rect -400 707908 400 707910 +rect 974 707434 980 707436 +rect -400 707421 400 707426 +rect 614 707421 980 707434 +rect -400 707374 980 707421 +rect -400 707361 674 707374 +rect 974 707372 980 707374 +rect 1044 707372 1050 707436 +rect -400 707356 400 707361 +rect 632881 705068 632947 705070 +rect 632881 705065 633726 705068 +rect 632881 705009 632886 705065 +rect 632942 705009 633726 705065 +rect 632881 705006 633726 705009 +rect 632881 705004 632947 705006 rect -400 704937 400 704942 rect 606 704937 612 704939 rect -400 704877 612 704937 rect -400 704872 400 704877 rect 606 704875 612 704877 rect 676 704875 682 704939 +rect 974 704306 980 704308 rect -400 704293 400 704298 -rect 606 704293 612 704295 -rect -400 704233 612 704293 +rect 614 704293 980 704306 +rect -400 704246 980 704293 +rect -400 704233 674 704246 +rect 974 704244 980 704246 +rect 1044 704244 1050 704308 rect -400 704228 400 704233 -rect 606 704231 612 704233 -rect 676 704231 682 704295 -rect -400 703652 400 703654 -rect -400 703649 447 703652 +rect -400 703649 400 703654 rect 606 703649 612 703651 -rect -400 703647 612 703649 -rect -400 703591 386 703647 -rect 442 703591 612 703647 -rect -400 703589 612 703591 -rect -400 703586 447 703589 +rect -400 703589 612 703649 +rect -400 703584 400 703589 rect 606 703587 612 703589 rect 676 703587 682 703651 -rect -400 703584 400 703586 -rect -400 703100 400 703102 -rect -400 703095 447 703100 -rect -400 703039 386 703095 -rect 442 703039 447 703095 -rect -400 703034 447 703039 -rect -400 703032 400 703034 -rect 632462 703005 632468 703069 -rect 632532 703067 632538 703069 +rect 422 703428 428 703492 +rect 492 703490 498 703492 +rect 1301 703490 1367 703493 +rect 492 703488 1367 703490 +rect 492 703432 1306 703488 +rect 1362 703432 1367 703488 +rect 492 703430 1367 703432 +rect 492 703428 498 703430 +rect 1301 703427 1367 703430 +rect -400 703097 400 703102 +rect 606 703097 612 703099 +rect -400 703037 612 703097 +rect -400 703032 400 703037 +rect 606 703035 612 703037 +rect 676 703035 682 703099 +rect 632646 703005 632652 703069 +rect 632716 703067 632722 703069 rect 632926 703067 633726 703068 -rect 632532 703007 633726 703067 -rect 632532 703005 632538 703007 +rect 632716 703007 633726 703067 +rect 632716 703005 632722 703007 rect 632926 703006 633726 703007 rect 632926 701704 633726 701774 rect -400 701260 400 701262 rect -400 701255 447 701260 rect -400 701199 386 701255 rect 442 701199 447 701255 +rect 632926 701220 633726 701222 rect -400 701194 447 701199 +rect 632881 701215 633726 701220 rect -400 701192 400 701194 -rect 632646 701155 632652 701219 -rect 632716 701217 632722 701219 -rect 632926 701217 633726 701222 -rect 632716 701157 633726 701217 -rect 632716 701155 632722 701157 -rect 632926 701152 633726 701157 -rect 54 700708 60 700772 -rect 124 700770 130 700772 -rect 381 700770 447 700773 -rect 124 700768 447 700770 -rect 124 700712 386 700768 -rect 442 700712 447 700768 -rect 124 700710 447 700712 -rect 124 700708 130 700710 -rect 381 700707 447 700710 +rect 632881 701159 632886 701215 +rect 632942 701159 633726 701215 +rect 632881 701154 633726 701159 +rect 632926 701152 633726 701154 rect -400 700616 400 700618 -rect -400 700611 447 700616 +rect -400 700613 447 700616 +rect 790 700613 796 700615 +rect -400 700611 796 700613 rect -400 700555 386 700611 -rect 442 700555 447 700611 -rect -400 700550 447 700555 +rect 442 700555 796 700611 +rect -400 700553 796 700555 +rect -400 700550 447 700553 rect -400 700548 400 700550 -rect 632646 700511 632652 700575 -rect 632716 700573 632722 700575 -rect 632926 700573 633726 700578 -rect 632716 700513 633726 700573 -rect 632716 700511 632722 700513 -rect 632926 700508 633726 700513 rect -400 699969 400 699974 -rect -400 699956 444 699969 -rect -400 699904 428 699956 -rect 384 699894 428 699904 -rect 422 699892 428 699894 -rect 492 699892 498 699956 -rect 632646 699867 632652 699931 -rect 632716 699929 632722 699931 -rect 632926 699929 633726 699934 -rect 632716 699869 633726 699929 -rect 632716 699867 632722 699869 -rect 632926 699864 633726 699869 +rect 614 699969 674 700553 +rect 790 700551 796 700553 +rect 860 700551 866 700615 +rect 632926 700576 633726 700578 +rect 632881 700571 633726 700576 +rect 632881 700515 632886 700571 +rect 632942 700515 633726 700571 +rect 632881 700510 633726 700515 +rect 632926 700508 633726 700510 +rect -400 699909 674 699969 +rect 632926 699932 633726 699934 +rect -400 699904 400 699909 +rect 54 699756 60 699820 +rect 124 699818 130 699820 +rect 614 699818 674 699909 +rect 632881 699927 633726 699932 +rect 632881 699871 632886 699927 +rect 632942 699871 633726 699927 +rect 632881 699866 633726 699871 +rect 632926 699864 633726 699866 +rect 124 699758 674 699818 +rect 124 699756 130 699758 rect -400 699352 400 699422 -rect 632926 698092 633726 698094 -rect 632881 698087 633726 698092 -rect 632881 698031 632886 698087 -rect 632942 698031 633726 698087 -rect 632881 698026 633726 698031 -rect 632926 698024 633726 698026 -rect 632646 697475 632652 697539 -rect 632716 697537 632722 697539 -rect 632926 697537 633726 697542 -rect 632716 697477 633726 697537 -rect 632716 697475 632722 697477 -rect 632926 697472 633726 697477 -rect 632462 696831 632468 696895 -rect 632532 696893 632538 696895 +rect 618846 698124 618852 698188 +rect 618916 698186 618922 698188 +rect 618916 698126 632530 698186 +rect 618916 698124 618922 698126 +rect 632470 698089 632530 698126 +rect 632926 698089 633726 698094 +rect 632470 698029 633726 698089 +rect 632926 698024 633726 698029 +rect 632926 697540 633726 697542 +rect 632881 697535 633726 697540 +rect 632881 697479 632886 697535 +rect 632942 697479 633726 697535 +rect 632881 697474 633726 697479 +rect 632926 697472 633726 697474 +rect 632646 696831 632652 696895 +rect 632716 696893 632722 696895 rect 632926 696893 633726 696898 -rect 632532 696833 633726 696893 -rect 632532 696831 632538 696833 +rect 632716 696833 633726 696893 +rect 632716 696831 632722 696833 rect 632926 696828 633726 696833 -rect 632646 696187 632652 696251 -rect 632716 696249 632722 696251 -rect 632926 696249 633726 696254 -rect 632716 696189 633726 696249 -rect 632716 696187 632722 696189 -rect 632926 696184 633726 696189 -rect 632881 695740 632947 695741 -rect 632830 695738 632836 695740 -rect 632790 695678 632836 695738 -rect 632900 695736 632947 695740 -rect 632942 695680 632947 695736 -rect 632830 695676 632836 695678 -rect 632900 695676 632947 695680 -rect 632881 695675 632947 695676 -rect 422 693704 428 693706 -rect -400 693644 428 693704 -rect 422 693642 428 693644 -rect 492 693642 498 693706 -rect 632462 693703 632468 693767 -rect 632532 693765 632538 693767 +rect 632926 696252 633726 696254 +rect 632881 696247 633726 696252 +rect 632881 696191 632886 696247 +rect 632942 696191 633726 696247 +rect 632881 696186 633726 696191 +rect 632926 696184 633726 696186 +rect 632881 696012 632947 696013 +rect 632830 696010 632836 696012 +rect 632790 695950 632836 696010 +rect 632900 696008 632947 696012 +rect 632942 695952 632947 696008 +rect 632830 695948 632836 695950 +rect 632900 695948 632947 695952 +rect 632881 695947 632947 695948 +rect -400 693698 490 693704 +rect 632646 693703 632652 693767 +rect 632716 693765 632722 693767 rect 632926 693765 633726 693770 -rect 632532 693705 633726 693765 -rect 632532 693703 632538 693705 +rect 632716 693705 633726 693765 +rect 632716 693703 632722 693705 rect 632926 693700 633726 693705 -rect 632646 693151 632652 693215 -rect 632716 693213 632722 693215 -rect 632926 693213 633726 693218 -rect 632716 693153 633726 693213 -rect 632716 693151 632722 693153 -rect 632926 693148 633726 693153 -rect 632646 692507 632652 692571 -rect 632716 692569 632722 692571 -rect 632926 692569 633726 692574 -rect 632716 692509 633726 692569 -rect 632716 692507 632722 692509 -rect 632926 692504 633726 692509 -rect 632646 691863 632652 691927 -rect 632716 691925 632722 691927 -rect 632926 691925 633726 691930 -rect 632716 691865 633726 691925 -rect 632716 691863 632722 691865 -rect 632926 691860 633726 691865 +rect 974 693698 980 693700 +rect -400 693644 980 693698 +rect 430 693638 980 693644 +rect 974 693636 980 693638 +rect 1044 693636 1050 693700 +rect 632926 693216 633726 693218 +rect 632881 693215 633726 693216 +rect 632830 693213 632836 693215 +rect 632754 693153 632836 693213 +rect 632900 693211 633726 693215 +rect 632942 693155 633726 693211 +rect 632830 693151 632836 693153 +rect 632900 693151 633726 693155 +rect 632881 693150 633726 693151 +rect 632926 693148 633726 693150 +rect 632926 692572 633726 692574 +rect 632881 692567 633726 692572 +rect 632881 692511 632886 692567 +rect 632942 692511 633726 692567 +rect 632881 692506 633726 692511 +rect 632926 692504 633726 692506 +rect 632926 691928 633726 691930 +rect 632881 691923 633726 691928 +rect 632881 691867 632886 691923 +rect 632942 691867 633726 691923 +rect 632881 691862 633726 691867 +rect 632926 691860 633726 691862 rect -400 691660 490 691704 rect -400 691644 60 691660 rect 54 691596 60 691644 rect 124 691598 490 691660 rect 124 691596 130 691598 rect 632926 691235 633726 691449 -rect 632462 690667 632468 690731 -rect 632532 690729 632538 690731 +rect 632646 690667 632652 690731 +rect 632716 690729 632722 690731 rect 632926 690729 633726 690734 -rect 632532 690669 633726 690729 -rect 632532 690667 632538 690669 +rect 632716 690669 633726 690729 +rect 632716 690667 632722 690669 rect 632926 690664 633726 690669 rect 632926 689438 633726 689566 -rect 632646 688827 632652 688891 -rect 632716 688889 632722 688891 -rect 632926 688889 633726 688894 -rect 632716 688829 633726 688889 -rect 632716 688827 632722 688829 -rect 632926 688824 633726 688829 +rect 632926 688892 633726 688894 +rect 632881 688887 633726 688892 +rect 632881 688831 632886 688887 +rect 632942 688831 633726 688887 +rect 632881 688826 633726 688831 +rect 632926 688824 633726 688826 rect 632926 686984 633726 687054 rect -400 670872 400 670942 -rect -400 669099 400 669102 -rect -400 669035 382 669099 -rect 446 669035 452 669099 -rect -400 669032 400 669035 +rect -400 669100 400 669102 +rect -400 669095 447 669100 +rect -400 669039 386 669095 +rect 442 669039 447 669095 +rect -400 669034 447 669039 +rect -400 669032 400 669034 rect -400 668360 400 668488 -rect -400 667259 400 667262 -rect -400 667195 382 667259 -rect 446 667195 452 667259 -rect -400 667192 400 667195 +rect 381 667860 447 667861 +rect 381 667856 428 667860 +rect 492 667858 498 667860 +rect 381 667800 386 667856 +rect 381 667796 428 667800 +rect 492 667798 538 667858 +rect 492 667796 498 667798 +rect 381 667795 447 667796 +rect -400 667257 400 667262 +rect 790 667257 796 667259 +rect -400 667197 796 667257 +rect -400 667192 400 667197 +rect 790 667195 796 667197 +rect 860 667195 866 667259 rect -400 666477 400 666691 -rect 381 666226 447 666229 -rect 606 666226 612 666228 -rect 381 666224 612 666226 -rect 381 666168 386 666224 -rect 442 666168 612 666224 -rect 381 666166 612 666168 -rect 381 666163 447 666166 -rect 606 666164 612 666166 -rect 676 666164 682 666228 -rect 632830 666226 632836 666228 -rect 609940 666166 632836 666226 -rect 632830 666164 632836 666166 -rect 632900 666164 632906 666228 +rect 618846 666226 618852 666228 +rect 609940 666166 618852 666226 +rect 618846 666164 618852 666166 +rect 618916 666164 618922 666228 +rect 23054 666096 23060 666160 +rect 23124 666158 23130 666160 +rect 23124 666098 23232 666158 +rect 23124 666096 23130 666098 rect -400 666064 400 666066 rect -400 666059 447 666064 rect -400 666003 386 666059 rect 442 666003 447 666059 rect -400 665998 447 666003 rect -400 665996 400 665998 +rect 381 665820 447 665821 +rect 381 665816 428 665820 +rect 492 665818 498 665820 +rect 381 665760 386 665816 +rect 381 665756 428 665760 +rect 492 665758 538 665818 +rect 492 665756 498 665758 +rect 381 665755 447 665756 rect -400 665420 400 665422 rect -400 665415 447 665420 rect -400 665359 386 665415 @@ -6162,25 +8654,32 @@ rect 442 664715 447 664771 rect -400 664710 447 664715 rect -400 664708 400 664710 rect -400 664221 400 664226 -rect -400 664161 674 664221 +rect 790 664221 796 664223 +rect -400 664161 796 664221 rect -400 664156 400 664161 -rect 238 663988 244 664052 -rect 308 664050 314 664052 -rect 614 664050 674 664161 -rect 308 663990 674 664050 -rect 308 663988 314 663990 +rect 790 664159 796 664161 +rect 860 664159 866 664223 rect -400 661740 400 661742 rect -400 661735 447 661740 rect -400 661679 386 661735 rect 442 661679 447 661735 rect -400 661674 447 661679 rect -400 661672 400 661674 -rect -400 661096 400 661098 -rect -400 661091 447 661096 -rect -400 661035 386 661091 -rect 442 661035 447 661091 -rect -400 661030 447 661035 -rect -400 661028 400 661030 +rect -400 661093 400 661098 +rect 790 661093 796 661095 +rect -400 661033 796 661093 +rect -400 661028 400 661033 +rect 790 661031 796 661033 +rect 860 661031 866 661095 +rect 238 660860 244 660924 +rect 308 660922 314 660924 +rect 1209 660922 1275 660925 +rect 308 660920 1275 660922 +rect 308 660864 1214 660920 +rect 1270 660864 1275 660920 +rect 308 660862 1275 660864 +rect 308 660860 314 660862 +rect 1209 660859 1275 660862 rect -400 660452 400 660454 rect -400 660447 447 660452 rect -400 660391 386 660447 @@ -6193,12 +8692,14 @@ rect 632926 660067 633726 660068 rect 632716 660007 633726 660067 rect 632716 660005 632722 660007 rect 632926 660006 633726 660007 -rect -400 659900 400 659902 -rect -400 659895 447 659900 -rect -400 659839 386 659895 -rect 442 659839 447 659895 -rect -400 659834 447 659839 -rect -400 659832 400 659834 +rect -400 659897 400 659902 +rect -400 659837 674 659897 +rect -400 659832 400 659837 +rect 238 659636 244 659700 +rect 308 659698 314 659700 +rect 614 659698 674 659837 +rect 308 659638 674 659698 +rect 308 659636 314 659638 rect 632881 658068 632947 658070 rect 632881 658065 633726 658068 rect -400 658060 400 658062 @@ -6226,20 +8727,22 @@ rect 442 657355 447 657411 rect -400 657350 447 657355 rect -400 657348 400 657350 rect 381 657252 447 657253 -rect 381 657248 428 657252 -rect 492 657250 498 657252 -rect 381 657192 386 657248 -rect 381 657188 428 657192 -rect 492 657190 538 657250 -rect 492 657188 498 657190 +rect 381 657250 428 657252 +rect 336 657248 428 657250 +rect 336 657192 386 657248 +rect 336 657190 428 657192 +rect 381 657188 428 657190 +rect 492 657188 498 657252 rect 381 657187 447 657188 rect -400 656769 400 656774 -rect -400 656708 444 656769 -rect -400 656704 244 656708 -rect 238 656644 244 656704 -rect 308 656646 444 656708 +rect -400 656709 674 656769 +rect -400 656704 400 656709 +rect 422 656508 428 656572 +rect 492 656570 498 656572 +rect 614 656570 674 656709 rect 632926 656704 633726 656774 -rect 308 656644 314 656646 +rect 492 656510 674 656570 +rect 492 656508 498 656510 rect -400 656152 400 656222 rect 632646 656155 632652 656219 rect 632716 656217 632722 656219 @@ -6290,12 +8793,10 @@ rect 632926 651251 633726 651254 rect 632876 651187 632882 651251 rect 632946 651187 633726 651251 rect 632926 651184 633726 651187 -rect 238 650796 244 650860 -rect 308 650858 314 650860 -rect 308 650798 444 650858 -rect 308 650796 314 650798 -rect 384 650704 444 650798 -rect -400 650644 444 650704 +rect 790 650704 796 650706 +rect -400 650644 796 650704 +rect 790 650642 796 650644 +rect 860 650642 866 650706 rect 632881 648818 632947 648821 rect 633014 648818 633020 648820 rect 632881 648816 633020 648818 @@ -6359,62 +8860,84 @@ rect 442 623999 447 624055 rect -400 623994 447 623999 rect -400 623992 400 623994 rect -400 623277 400 623491 -rect -400 622864 400 622866 -rect -400 622859 447 622864 -rect -400 622803 386 622859 -rect 442 622803 447 622859 -rect -400 622798 447 622803 -rect -400 622796 400 622798 -rect -400 622220 400 622222 -rect -400 622215 447 622220 -rect -400 622159 386 622215 -rect 442 622159 447 622215 -rect -400 622154 447 622159 -rect -400 622152 400 622154 -rect -400 621576 400 621578 -rect -400 621571 447 621576 -rect -400 621515 386 621571 -rect 442 621515 447 621571 -rect -400 621510 447 621515 -rect -400 621508 400 621510 -rect -400 621021 400 621026 -rect 606 621021 612 621023 -rect -400 620961 612 621021 +rect -400 622861 400 622866 +rect 473 622861 539 622864 +rect -400 622859 539 622861 +rect -400 622803 478 622859 +rect 534 622803 539 622859 +rect -400 622801 539 622803 +rect -400 622796 400 622801 +rect 473 622798 539 622801 +rect -400 622217 400 622222 +rect 473 622217 539 622220 +rect -400 622215 539 622217 +rect -400 622159 478 622215 +rect 534 622159 539 622215 +rect -400 622157 539 622159 +rect -400 622152 400 622157 +rect 473 622154 539 622157 +rect -400 621573 400 621578 +rect 473 621573 539 621576 +rect 790 621573 796 621575 +rect -400 621571 796 621573 +rect -400 621515 478 621571 +rect 534 621515 796 621571 +rect -400 621513 796 621515 +rect -400 621508 400 621513 +rect 473 621510 539 621513 +rect 790 621511 796 621513 +rect 860 621511 866 621575 +rect 381 621074 447 621077 +rect 974 621074 980 621076 +rect 300 621072 980 621074 +rect 300 621026 386 621072 +rect -400 621016 386 621026 +rect 442 621016 980 621072 +rect -400 621014 980 621016 +rect -400 620961 490 621014 +rect 974 621012 980 621014 +rect 1044 621012 1050 621076 rect -400 620956 400 620961 -rect 606 620959 612 620961 -rect 676 620959 682 621023 -rect -400 618540 400 618542 -rect -400 618535 447 618540 -rect -400 618479 386 618535 -rect 442 618479 447 618535 -rect -400 618474 447 618479 -rect -400 618472 400 618474 -rect 381 618356 447 618357 -rect 381 618354 428 618356 -rect 336 618352 428 618354 -rect 336 618296 386 618352 -rect 336 618294 428 618296 -rect 381 618292 428 618294 -rect 492 618292 498 618356 -rect 381 618291 447 618292 -rect -400 617896 400 617898 -rect -400 617895 447 617896 -rect -400 617831 382 617895 -rect 446 617831 452 617895 -rect -400 617830 447 617831 -rect -400 617828 400 617830 +rect -400 618537 400 618542 +rect 790 618537 796 618539 +rect -400 618477 796 618537 +rect -400 618472 400 618477 +rect 790 618475 796 618477 +rect 860 618475 866 618539 +rect 974 617946 980 617948 +rect -400 617893 400 617898 +rect 614 617893 980 617946 +rect -400 617886 980 617893 +rect -400 617833 674 617886 +rect 974 617884 980 617886 +rect 1044 617884 1050 617948 +rect -400 617828 400 617833 rect -400 617252 400 617254 -rect -400 617247 447 617252 +rect -400 617249 447 617252 +rect 790 617249 796 617251 +rect -400 617247 796 617249 rect -400 617191 386 617247 -rect 442 617191 447 617247 -rect -400 617186 447 617191 +rect 442 617191 796 617247 +rect -400 617189 796 617191 +rect -400 617186 447 617189 +rect 790 617187 796 617189 +rect 860 617187 866 617251 rect -400 617184 400 617186 -rect -400 616700 400 616702 -rect -400 616695 447 616700 -rect -400 616639 386 616695 -rect 442 616639 447 616695 -rect -400 616634 447 616639 -rect -400 616632 400 616634 +rect -400 616697 400 616702 +rect -400 616632 444 616697 +rect 384 616588 444 616632 +rect 384 616526 428 616588 +rect 422 616524 428 616526 +rect 492 616524 498 616588 +rect 606 616116 612 616180 +rect 676 616178 682 616180 +rect 1117 616178 1183 616181 +rect 676 616176 1183 616178 +rect 676 616120 1122 616176 +rect 1178 616120 1183 616176 +rect 676 616118 1183 616120 +rect 676 616116 682 616118 +rect 1117 616115 1183 616118 rect 632646 615005 632652 615069 rect 632716 615067 632722 615069 rect 632926 615067 633726 615068 @@ -6422,27 +8945,29 @@ rect 632716 615007 633726 615067 rect 632716 615005 632722 615007 rect 632926 615006 633726 615007 rect -400 614860 400 614862 -rect -400 614855 447 614860 -rect -400 614820 386 614855 -rect -400 614792 60 614820 -rect 54 614756 60 614792 -rect 124 614799 386 614820 -rect 442 614799 447 614855 -rect 124 614794 447 614799 -rect 124 614758 444 614794 -rect 124 614756 130 614758 -rect -400 614216 400 614218 -rect -400 614211 447 614216 +rect -400 614857 447 614860 +rect -400 614855 490 614857 +rect -400 614799 386 614855 +rect 442 614799 490 614855 +rect -400 614792 490 614799 +rect 246 614758 490 614792 +rect 54 614218 60 614276 +rect -400 614212 60 614218 +rect 124 614274 130 614276 +rect 246 614274 306 614758 +rect 124 614212 490 614274 +rect -400 614211 490 614212 rect -400 614155 386 614211 -rect 442 614155 447 614211 -rect -400 614150 447 614155 +rect 442 614155 490 614211 +rect -400 614153 490 614155 +rect -400 614150 447 614153 rect -400 614148 400 614150 -rect -400 613569 400 613574 -rect 606 613569 612 613571 -rect -400 613509 612 613569 -rect -400 613504 400 613509 -rect 606 613507 612 613509 -rect 676 613507 682 613571 +rect -400 613572 400 613574 +rect -400 613567 447 613572 +rect -400 613511 386 613567 +rect 442 613511 447 613567 +rect -400 613506 447 613511 +rect -400 613504 400 613506 rect 632926 613067 633726 613068 rect -400 612952 400 613022 rect 632654 613007 633726 613067 @@ -6452,8 +8977,12 @@ rect 633014 612914 633020 612916 rect 632654 612854 633020 612914 rect 633014 612852 633020 612854 rect 633084 612852 633090 612916 +rect 1894 612308 1900 612372 +rect 1964 612370 1970 612372 rect 632830 612370 632836 612372 +rect 1964 612310 23260 612370 rect 609940 612310 632836 612370 +rect 1964 612308 1970 612310 rect 632830 612308 632836 612310 rect 632900 612308 632906 612372 rect 632926 611504 633726 611574 @@ -6481,10 +9010,12 @@ rect 632926 607889 633726 607894 rect 632532 607829 633726 607889 rect 632532 607827 632538 607829 rect 632926 607824 633726 607829 -rect 422 607704 428 607706 -rect -400 607644 428 607704 -rect 422 607642 428 607644 -rect 492 607642 498 607706 +rect 974 607746 980 607748 +rect 430 607704 980 607746 +rect -400 607686 980 607704 +rect -400 607644 490 607686 +rect 974 607684 980 607686 +rect 1044 607684 1050 607748 rect 632646 607275 632652 607339 rect 632716 607337 632722 607339 rect 632926 607337 633726 607342 @@ -6557,11 +9088,11 @@ rect 606 582635 612 582637 rect 676 582635 682 582699 rect -400 581960 400 582088 rect -400 580857 400 580862 -rect 606 580857 612 580859 -rect -400 580797 612 580857 +rect 790 580857 796 580859 +rect -400 580797 796 580857 rect -400 580792 400 580797 -rect 606 580795 612 580797 -rect 676 580795 682 580859 +rect 790 580795 796 580797 +rect 860 580795 866 580859 rect -400 580077 400 580291 rect -400 579661 400 579666 rect 606 579661 612 579663 @@ -6586,83 +9117,73 @@ rect -400 578315 386 578371 rect 442 578315 447 578371 rect -400 578310 447 578315 rect -400 578308 400 578310 -rect -400 577824 400 577826 -rect -400 577819 447 577824 -rect -400 577763 386 577819 -rect 442 577763 447 577819 -rect -400 577758 447 577763 -rect -400 577756 400 577758 +rect -400 577821 400 577826 +rect 790 577821 796 577823 +rect -400 577761 796 577821 +rect -400 577756 400 577761 +rect 790 577759 796 577761 +rect 860 577759 866 577823 rect -400 575337 400 575342 -rect 473 575337 539 575340 -rect -400 575335 539 575337 -rect -400 575279 478 575335 -rect 534 575279 539 575335 -rect -400 575277 539 575279 +rect 790 575337 796 575339 +rect -400 575277 796 575337 rect -400 575272 400 575277 -rect 473 575274 539 575277 +rect 790 575275 796 575277 +rect 860 575275 866 575339 +rect 974 574698 980 574700 rect -400 574693 400 574698 -rect 473 574693 539 574696 -rect -400 574691 539 574693 -rect -400 574635 478 574691 -rect 534 574635 539 574691 -rect -400 574633 539 574635 +rect 614 574693 980 574698 +rect -400 574638 980 574693 +rect -400 574633 674 574638 +rect 974 574636 980 574638 +rect 1044 574636 1050 574700 rect -400 574628 400 574633 -rect 473 574630 539 574633 rect -400 574049 400 574054 -rect 473 574049 539 574052 -rect -400 574047 539 574049 -rect -400 573991 478 574047 -rect 534 573991 539 574047 -rect -400 573989 539 573991 +rect 790 574049 796 574051 +rect -400 573989 796 574049 rect -400 573984 400 573989 -rect 473 573986 539 573989 +rect 790 573987 796 573989 +rect 860 573987 866 574051 rect -400 573497 400 573502 -rect 473 573497 539 573500 -rect -400 573495 539 573497 -rect -400 573439 478 573495 -rect 534 573439 539 573495 -rect -400 573437 539 573439 +rect 606 573497 612 573499 +rect -400 573437 612 573497 rect -400 573432 400 573437 -rect 473 573434 539 573437 -rect -400 571657 400 571662 -rect 473 571657 539 571660 -rect -400 571655 539 571657 -rect -400 571599 478 571655 -rect 534 571599 539 571655 -rect -400 571597 539 571599 -rect -400 571592 400 571597 -rect 473 571594 539 571597 -rect -400 571013 400 571018 -rect 473 571013 539 571016 -rect -400 571011 539 571013 -rect -400 570955 478 571011 -rect 534 570955 539 571011 -rect -400 570953 539 570955 -rect -400 570948 400 570953 -rect 473 570950 539 570953 -rect 54 570692 60 570756 -rect 124 570754 130 570756 -rect 473 570754 539 570757 -rect 124 570752 539 570754 -rect 124 570696 478 570752 -rect 534 570696 539 570752 -rect 124 570694 539 570696 -rect 124 570692 130 570694 -rect 473 570691 539 570694 -rect -400 570372 400 570374 -rect -400 570367 447 570372 -rect -400 570311 386 570367 -rect 442 570311 447 570367 -rect -400 570306 447 570311 -rect -400 570304 400 570306 -rect 381 570212 447 570213 -rect 381 570208 428 570212 -rect 492 570210 498 570212 -rect 381 570152 386 570208 -rect 381 570148 428 570152 -rect 492 570150 538 570210 -rect 492 570148 498 570150 -rect 381 570147 447 570148 +rect 606 573435 612 573437 +rect 676 573435 682 573499 +rect 238 572732 244 572796 +rect 308 572794 314 572796 +rect 1025 572794 1091 572797 +rect 308 572792 1091 572794 +rect 308 572736 1030 572792 +rect 1086 572736 1091 572792 +rect 308 572734 1091 572736 +rect 308 572732 314 572734 +rect 1025 572731 1091 572734 +rect -400 571660 400 571662 +rect -400 571655 447 571660 +rect -400 571599 386 571655 +rect 442 571599 447 571655 +rect -400 571594 447 571599 +rect -400 571592 400 571594 +rect -400 571016 400 571018 +rect -400 571013 447 571016 +rect 790 571013 796 571015 +rect -400 571011 796 571013 +rect -400 570955 386 571011 +rect 442 570955 796 571011 +rect -400 570953 796 570955 +rect -400 570950 447 570953 +rect -400 570948 400 570950 +rect -400 570369 400 570374 +rect 614 570369 674 570953 +rect 790 570951 796 570953 +rect 860 570951 866 571015 +rect -400 570309 674 570369 +rect -400 570304 400 570309 +rect 54 570148 60 570212 +rect 124 570210 130 570212 +rect 614 570210 674 570309 +rect 124 570150 674 570210 +rect 124 570148 130 570150 rect 632926 570067 633726 570068 rect 632884 570006 633726 570067 rect 632884 569970 632944 570006 @@ -6694,10 +9215,10 @@ rect 632881 565310 633726 565315 rect 632926 565308 633726 565310 rect 632926 564732 633726 564734 rect 632881 564727 633726 564732 -rect 422 564704 428 564706 -rect -400 564644 428 564704 -rect 422 564642 428 564644 -rect 492 564642 498 564706 +rect 790 564704 796 564706 +rect -400 564644 796 564704 +rect 790 564642 796 564644 +rect 860 564642 866 564706 rect 632881 564671 632886 564727 rect 632942 564671 633726 564727 rect 632881 564666 633726 564671 @@ -6749,6 +9270,10 @@ rect 632926 558565 633726 558570 rect 632532 558505 633726 558565 rect 632532 558503 632538 558505 rect 632926 558500 633726 558505 +rect 22870 558384 22876 558448 +rect 22940 558446 22946 558448 +rect 22940 558386 23232 558446 +rect 22940 558384 22946 558386 rect 632926 558013 633726 558018 rect 632838 557972 633726 558013 rect 632838 557910 633020 557972 @@ -6792,12 +9317,12 @@ rect 442 539439 447 539495 rect -400 539434 447 539439 rect -400 539432 400 539434 rect -400 538760 400 538888 -rect -400 537660 400 537662 -rect -400 537655 447 537660 -rect -400 537599 386 537655 -rect 442 537599 447 537655 -rect -400 537594 447 537599 -rect -400 537592 400 537594 +rect 238 537662 244 537708 +rect -400 537644 244 537662 +rect 308 537706 314 537708 +rect 308 537644 490 537706 +rect -400 537597 490 537644 +rect -400 537592 400 537597 rect -400 536877 400 537091 rect -400 536464 400 536466 rect -400 536459 447 536464 @@ -6823,71 +9348,74 @@ rect -400 534556 244 534580 rect 238 534516 244 534556 rect 308 534518 490 534580 rect 308 534516 314 534518 -rect -400 532140 400 532142 -rect -400 532135 447 532140 -rect -400 532079 386 532135 -rect 442 532079 447 532135 -rect -400 532074 447 532079 -rect -400 532072 400 532074 -rect -400 531496 400 531498 -rect -400 531493 447 531496 -rect 606 531493 612 531495 -rect -400 531491 612 531493 -rect -400 531435 386 531491 -rect 442 531435 612 531491 -rect -400 531433 612 531435 -rect -400 531430 447 531433 -rect 606 531431 612 531433 -rect 676 531431 682 531495 -rect -400 531428 400 531430 -rect -400 530852 400 530854 -rect -400 530849 447 530852 -rect 606 530849 612 530851 -rect -400 530847 612 530849 -rect -400 530791 386 530847 -rect 442 530791 612 530847 -rect -400 530789 612 530791 +rect -400 532137 400 532142 +rect -400 532128 490 532137 +rect -400 532072 386 532128 +rect 442 532072 490 532128 +rect 381 532070 490 532072 +rect 381 532067 447 532070 +rect 238 531660 244 531724 +rect 308 531722 314 531724 +rect 381 531722 447 531725 +rect 308 531720 447 531722 +rect 308 531664 386 531720 +rect 442 531664 447 531720 +rect 308 531662 447 531664 +rect 308 531660 314 531662 +rect 381 531659 447 531662 +rect -400 531493 400 531498 +rect -400 531452 490 531493 +rect -400 531428 60 531452 +rect 54 531388 60 531428 +rect 124 531390 490 531452 +rect 124 531388 130 531390 +rect 238 530854 244 530908 +rect -400 530844 244 530854 +rect 308 530906 314 530908 +rect 308 530847 490 530906 +rect 308 530844 386 530847 +rect -400 530791 386 530844 +rect 442 530791 490 530847 +rect -400 530789 490 530791 rect -400 530786 447 530789 -rect 606 530787 612 530789 -rect 676 530787 682 530851 rect -400 530784 400 530786 -rect -400 530300 400 530302 -rect -400 530295 447 530300 -rect -400 530239 386 530295 -rect 442 530239 447 530295 -rect -400 530234 447 530239 -rect -400 530232 400 530234 +rect 19926 530362 19932 530364 +rect 798 530302 19932 530362 +rect -400 530297 400 530302 +rect 798 530297 858 530302 +rect 19926 530300 19932 530302 +rect 19996 530300 20002 530364 +rect -400 530237 858 530297 +rect -400 530232 400 530237 +rect 422 529892 428 529956 +rect 492 529954 498 529956 +rect 933 529954 999 529957 +rect 492 529952 999 529954 +rect 492 529896 938 529952 +rect 994 529896 999 529952 +rect 492 529894 999 529896 +rect 492 529892 498 529894 +rect 933 529891 999 529894 rect -400 528460 400 528462 rect -400 528455 447 528460 rect -400 528399 386 528455 rect 442 528399 447 528455 rect -400 528394 447 528399 rect -400 528392 400 528394 -rect 381 528324 447 528325 -rect 381 528322 428 528324 -rect 336 528320 428 528322 -rect 336 528264 386 528320 -rect 336 528262 428 528264 -rect 381 528260 428 528262 -rect 492 528260 498 528324 -rect 381 528259 447 528260 rect -400 527816 400 527818 rect -400 527811 447 527816 rect -400 527755 386 527811 rect 442 527755 447 527811 rect -400 527750 447 527755 rect -400 527748 400 527750 -rect -400 527169 400 527174 -rect -400 527109 674 527169 -rect -400 527104 400 527109 -rect 238 526900 244 526964 -rect 308 526962 314 526964 -rect 614 526962 674 527109 -rect 790 526962 796 526964 -rect 308 526902 796 526962 -rect 308 526900 314 526902 -rect 790 526900 796 526902 -rect 860 526900 866 526964 +rect -400 527172 400 527174 +rect -400 527171 447 527172 +rect -400 527167 428 527171 +rect -400 527111 386 527167 +rect -400 527107 428 527111 +rect 492 527107 498 527171 +rect -400 527106 447 527107 +rect -400 527104 400 527106 rect -400 526552 400 526622 rect 632646 525005 632652 525069 rect 632716 525067 632722 525069 @@ -6901,10 +9429,12 @@ rect 632926 523066 633726 523067 rect 632716 523006 633726 523066 rect 632716 523004 632722 523006 rect 632926 523005 633726 523006 -rect 790 521704 796 521706 -rect -400 521644 796 521704 -rect 790 521642 796 521644 -rect 860 521642 866 521706 +rect 54 521868 60 521932 +rect 124 521930 130 521932 +rect 124 521870 674 521930 +rect 124 521868 130 521870 +rect 614 521704 674 521870 +rect -400 521644 674 521704 rect 632926 521304 633726 521374 rect 632462 520916 632468 520980 rect 632532 520978 632538 520980 @@ -7011,109 +9541,121 @@ rect 632926 508489 633726 508494 rect 632654 508429 633726 508489 rect 632926 508424 633726 508429 rect 632926 506584 633726 506654 +rect 19926 504596 19932 504660 +rect 19996 504658 20002 504660 rect 632830 504658 632836 504660 +rect 19996 504598 23260 504658 rect 609940 504598 632836 504658 +rect 19996 504596 20002 504598 rect 632830 504596 632836 504598 rect 632900 504596 632906 504660 rect -400 498072 400 498142 -rect -400 496297 400 496302 -rect 606 496297 612 496299 -rect -400 496237 612 496297 -rect -400 496232 400 496237 -rect 606 496235 612 496237 -rect 676 496235 682 496299 +rect -400 496300 400 496302 +rect -400 496295 447 496300 +rect -400 496239 386 496295 +rect 442 496239 447 496295 +rect -400 496234 447 496239 +rect -400 496232 400 496234 rect -400 495560 400 495688 -rect -400 494457 400 494462 -rect 606 494457 612 494459 -rect -400 494397 612 494457 -rect -400 494392 400 494397 -rect 606 494395 612 494397 -rect 676 494395 682 494459 +rect 381 494594 447 494597 +rect 790 494594 796 494596 +rect 381 494592 796 494594 +rect 381 494536 386 494592 +rect 442 494536 796 494592 +rect 381 494534 796 494536 +rect 381 494531 447 494534 +rect 790 494532 796 494534 +rect 860 494532 866 494596 +rect -400 494460 400 494462 +rect -400 494455 447 494460 +rect -400 494399 386 494455 +rect 442 494399 447 494455 +rect -400 494394 447 494399 +rect -400 494392 400 494394 rect -400 493677 400 493891 -rect -400 493261 400 493266 -rect 606 493261 612 493263 -rect -400 493201 612 493261 -rect -400 493196 400 493201 -rect 606 493199 612 493201 -rect 676 493199 682 493263 -rect -400 492620 400 492622 -rect -400 492617 447 492620 -rect 606 492617 612 492619 -rect -400 492615 612 492617 -rect -400 492559 386 492615 -rect 442 492559 612 492615 -rect -400 492557 612 492559 -rect -400 492554 447 492557 -rect 606 492555 612 492557 -rect 676 492555 682 492619 -rect -400 492552 400 492554 -rect -400 491976 400 491978 -rect -400 491971 447 491976 -rect -400 491915 386 491971 -rect 442 491915 447 491971 -rect -400 491910 447 491915 -rect -400 491908 400 491910 -rect -400 491421 400 491426 -rect 606 491421 612 491423 -rect -400 491361 612 491421 +rect 238 493444 244 493508 +rect 308 493506 314 493508 +rect 381 493506 447 493509 +rect 308 493504 447 493506 +rect 308 493448 386 493504 +rect 442 493448 447 493504 +rect 308 493446 447 493448 +rect 308 493444 314 493446 +rect 381 493443 447 493446 +rect -400 493264 400 493266 +rect -400 493259 447 493264 +rect -400 493203 386 493259 +rect 442 493203 447 493259 +rect -400 493198 447 493203 +rect -400 493196 400 493198 +rect -400 492617 400 492622 +rect 790 492617 796 492619 +rect -400 492557 796 492617 +rect -400 492552 400 492557 +rect 790 492555 796 492557 +rect 860 492555 866 492619 +rect -400 491973 400 491978 +rect 790 491973 796 491975 +rect -400 491913 796 491973 +rect -400 491908 400 491913 +rect 790 491911 796 491913 +rect 860 491911 866 491975 +rect 238 491426 244 491468 +rect -400 491404 244 491426 +rect 308 491466 314 491468 +rect 308 491404 490 491466 +rect -400 491361 490 491404 rect -400 491356 400 491361 -rect 606 491359 612 491361 -rect 676 491359 682 491423 -rect -400 488940 400 488942 -rect -400 488935 447 488940 -rect -400 488879 386 488935 -rect 442 488879 447 488935 -rect -400 488874 447 488879 -rect -400 488872 400 488874 -rect -400 488296 400 488298 -rect -400 488291 447 488296 -rect -400 488235 386 488291 -rect 442 488235 447 488291 -rect -400 488230 447 488235 -rect -400 488228 400 488230 -rect -400 487652 400 487654 -rect -400 487647 447 487652 -rect -400 487591 386 487647 -rect 442 487591 447 487647 -rect -400 487586 447 487591 -rect -400 487584 400 487586 -rect -400 487100 400 487102 -rect -400 487095 447 487100 -rect -400 487039 386 487095 -rect 442 487039 447 487095 -rect -400 487034 447 487039 -rect -400 487032 400 487034 -rect -400 485260 400 485262 -rect -400 485255 447 485260 -rect -400 485199 386 485255 -rect 442 485199 447 485255 -rect -400 485194 447 485199 -rect -400 485192 400 485194 -rect -400 484616 400 484618 -rect -400 484611 447 484616 -rect -400 484555 386 484611 -rect 442 484555 447 484611 -rect -400 484550 447 484555 -rect -400 484548 400 484550 -rect 381 484396 447 484397 -rect 381 484394 428 484396 -rect 336 484392 428 484394 -rect 336 484336 386 484392 -rect 336 484334 428 484336 -rect 381 484332 428 484334 -rect 492 484332 498 484396 -rect 381 484331 447 484332 +rect -400 488937 400 488942 +rect 790 488937 796 488939 +rect -400 488877 796 488937 +rect -400 488872 400 488877 +rect 790 488875 796 488877 +rect 860 488875 866 488939 +rect 238 488298 244 488340 +rect -400 488276 244 488298 +rect 308 488338 314 488340 +rect 308 488276 490 488338 +rect -400 488233 490 488276 +rect -400 488228 400 488233 +rect -400 487649 400 487654 +rect 790 487649 796 487651 +rect -400 487589 796 487649 +rect -400 487584 400 487589 +rect 790 487587 796 487589 +rect 860 487587 866 487651 +rect 22870 487114 22876 487116 +rect -400 487097 400 487102 +rect 798 487097 22876 487114 +rect -400 487054 22876 487097 +rect -400 487037 858 487054 +rect 22870 487052 22876 487054 +rect 22940 487052 22946 487116 +rect -400 487032 400 487037 +rect -400 485257 400 485262 +rect 790 485257 796 485259 +rect -400 485197 796 485257 +rect -400 485192 400 485197 +rect -400 484613 400 484618 +rect 614 484613 674 485197 +rect 790 485195 796 485197 +rect 860 485195 866 485259 +rect -400 484553 674 484613 +rect -400 484548 400 484553 rect -400 483969 400 483974 -rect 606 483969 612 483971 -rect -400 483909 612 483969 +rect 614 483969 674 484553 +rect -400 483909 674 483969 rect -400 483904 400 483909 -rect 606 483907 612 483909 -rect 676 483907 682 483971 +rect 54 483652 60 483716 +rect 124 483714 130 483716 +rect 614 483714 674 483909 +rect 124 483654 674 483714 +rect 124 483652 130 483654 rect -400 483352 400 483422 -rect 606 478704 612 478706 -rect -400 478644 612 478704 -rect 606 478642 612 478644 -rect 676 478642 682 478706 +rect 422 478704 428 478706 +rect -400 478644 428 478704 +rect 422 478642 428 478644 +rect 492 478642 498 478706 rect 422 476704 428 476706 rect -400 476644 428 476704 rect 422 476642 428 476644 @@ -7121,8 +9663,12 @@ rect 492 476642 498 476706 rect 633266 471784 633726 476564 rect 633266 461804 633726 466584 rect -400 450940 60 455720 +rect 606 450740 612 450804 +rect 676 450802 682 450804 rect 632646 450802 632652 450804 +rect 676 450742 23260 450802 rect 609940 450742 632652 450802 +rect 676 450740 682 450742 rect 632646 450740 632652 450742 rect 632716 450740 632722 450804 rect -400 440962 60 445742 @@ -9621,9 +12167,2507 @@ rect 623828 417724 623844 417788 rect 623908 417724 623924 417788 rect 623988 417724 633726 417788 rect 623016 417722 633726 417724 -rect -400 408814 60 413604 -rect -400 403862 60 408514 -rect -400 398762 60 403562 +rect -400 413600 7632 413604 +rect -400 413536 6660 413600 +rect 6724 413536 6740 413600 +rect 6804 413536 6820 413600 +rect 6884 413536 6900 413600 +rect 6964 413536 6980 413600 +rect 7044 413536 7060 413600 +rect 7124 413536 7140 413600 +rect 7204 413536 7220 413600 +rect 7284 413536 7300 413600 +rect 7364 413536 7380 413600 +rect 7444 413536 7460 413600 +rect 7524 413536 7540 413600 +rect 7604 413536 7632 413600 +rect -400 413520 7632 413536 +rect -400 413456 6660 413520 +rect 6724 413456 6740 413520 +rect 6804 413456 6820 413520 +rect 6884 413456 6900 413520 +rect 6964 413456 6980 413520 +rect 7044 413456 7060 413520 +rect 7124 413456 7140 413520 +rect 7204 413456 7220 413520 +rect 7284 413456 7300 413520 +rect 7364 413456 7380 413520 +rect 7444 413456 7460 413520 +rect 7524 413456 7540 413520 +rect 7604 413456 7632 413520 +rect -400 413440 7632 413456 +rect -400 413376 6660 413440 +rect 6724 413376 6740 413440 +rect 6804 413376 6820 413440 +rect 6884 413376 6900 413440 +rect 6964 413376 6980 413440 +rect 7044 413376 7060 413440 +rect 7124 413376 7140 413440 +rect 7204 413376 7220 413440 +rect 7284 413376 7300 413440 +rect 7364 413376 7380 413440 +rect 7444 413376 7460 413440 +rect 7524 413376 7540 413440 +rect 7604 413376 7632 413440 +rect -400 413360 7632 413376 +rect -400 413296 6660 413360 +rect 6724 413296 6740 413360 +rect 6804 413296 6820 413360 +rect 6884 413296 6900 413360 +rect 6964 413296 6980 413360 +rect 7044 413296 7060 413360 +rect 7124 413296 7140 413360 +rect 7204 413296 7220 413360 +rect 7284 413296 7300 413360 +rect 7364 413296 7380 413360 +rect 7444 413296 7460 413360 +rect 7524 413296 7540 413360 +rect 7604 413296 7632 413360 +rect -400 413280 7632 413296 +rect -400 413216 6660 413280 +rect 6724 413216 6740 413280 +rect 6804 413216 6820 413280 +rect 6884 413216 6900 413280 +rect 6964 413216 6980 413280 +rect 7044 413216 7060 413280 +rect 7124 413216 7140 413280 +rect 7204 413216 7220 413280 +rect 7284 413216 7300 413280 +rect 7364 413216 7380 413280 +rect 7444 413216 7460 413280 +rect 7524 413216 7540 413280 +rect 7604 413216 7632 413280 +rect -400 413200 7632 413216 +rect -400 413136 6660 413200 +rect 6724 413136 6740 413200 +rect 6804 413136 6820 413200 +rect 6884 413136 6900 413200 +rect 6964 413136 6980 413200 +rect 7044 413136 7060 413200 +rect 7124 413136 7140 413200 +rect 7204 413136 7220 413200 +rect 7284 413136 7300 413200 +rect 7364 413136 7380 413200 +rect 7444 413136 7460 413200 +rect 7524 413136 7540 413200 +rect 7604 413136 7632 413200 +rect -400 413120 7632 413136 +rect -400 413056 6660 413120 +rect 6724 413056 6740 413120 +rect 6804 413056 6820 413120 +rect 6884 413056 6900 413120 +rect 6964 413056 6980 413120 +rect 7044 413056 7060 413120 +rect 7124 413056 7140 413120 +rect 7204 413056 7220 413120 +rect 7284 413056 7300 413120 +rect 7364 413056 7380 413120 +rect 7444 413056 7460 413120 +rect 7524 413056 7540 413120 +rect 7604 413056 7632 413120 +rect -400 413040 7632 413056 +rect -400 412976 6660 413040 +rect 6724 412976 6740 413040 +rect 6804 412976 6820 413040 +rect 6884 412976 6900 413040 +rect 6964 412976 6980 413040 +rect 7044 412976 7060 413040 +rect 7124 412976 7140 413040 +rect 7204 412976 7220 413040 +rect 7284 412976 7300 413040 +rect 7364 412976 7380 413040 +rect 7444 412976 7460 413040 +rect 7524 412976 7540 413040 +rect 7604 412976 7632 413040 +rect -400 412960 7632 412976 +rect -400 412896 6660 412960 +rect 6724 412896 6740 412960 +rect 6804 412896 6820 412960 +rect 6884 412896 6900 412960 +rect 6964 412896 6980 412960 +rect 7044 412896 7060 412960 +rect 7124 412896 7140 412960 +rect 7204 412896 7220 412960 +rect 7284 412896 7300 412960 +rect 7364 412896 7380 412960 +rect 7444 412896 7460 412960 +rect 7524 412896 7540 412960 +rect 7604 412896 7632 412960 +rect -400 412880 7632 412896 +rect -400 412816 6660 412880 +rect 6724 412816 6740 412880 +rect 6804 412816 6820 412880 +rect 6884 412816 6900 412880 +rect 6964 412816 6980 412880 +rect 7044 412816 7060 412880 +rect 7124 412816 7140 412880 +rect 7204 412816 7220 412880 +rect 7284 412816 7300 412880 +rect 7364 412816 7380 412880 +rect 7444 412816 7460 412880 +rect 7524 412816 7540 412880 +rect 7604 412816 7632 412880 +rect -400 412800 7632 412816 +rect -400 412736 6660 412800 +rect 6724 412736 6740 412800 +rect 6804 412736 6820 412800 +rect 6884 412736 6900 412800 +rect 6964 412736 6980 412800 +rect 7044 412736 7060 412800 +rect 7124 412736 7140 412800 +rect 7204 412736 7220 412800 +rect 7284 412736 7300 412800 +rect 7364 412736 7380 412800 +rect 7444 412736 7460 412800 +rect 7524 412736 7540 412800 +rect 7604 412736 7632 412800 +rect -400 412720 7632 412736 +rect -400 412656 6660 412720 +rect 6724 412656 6740 412720 +rect 6804 412656 6820 412720 +rect 6884 412656 6900 412720 +rect 6964 412656 6980 412720 +rect 7044 412656 7060 412720 +rect 7124 412656 7140 412720 +rect 7204 412656 7220 412720 +rect 7284 412656 7300 412720 +rect 7364 412656 7380 412720 +rect 7444 412656 7460 412720 +rect 7524 412656 7540 412720 +rect 7604 412656 7632 412720 +rect -400 412640 7632 412656 +rect -400 412576 6660 412640 +rect 6724 412576 6740 412640 +rect 6804 412576 6820 412640 +rect 6884 412576 6900 412640 +rect 6964 412576 6980 412640 +rect 7044 412576 7060 412640 +rect 7124 412576 7140 412640 +rect 7204 412576 7220 412640 +rect 7284 412576 7300 412640 +rect 7364 412576 7380 412640 +rect 7444 412576 7460 412640 +rect 7524 412576 7540 412640 +rect 7604 412576 7632 412640 +rect -400 412560 7632 412576 +rect -400 412496 6660 412560 +rect 6724 412496 6740 412560 +rect 6804 412496 6820 412560 +rect 6884 412496 6900 412560 +rect 6964 412496 6980 412560 +rect 7044 412496 7060 412560 +rect 7124 412496 7140 412560 +rect 7204 412496 7220 412560 +rect 7284 412496 7300 412560 +rect 7364 412496 7380 412560 +rect 7444 412496 7460 412560 +rect 7524 412496 7540 412560 +rect 7604 412496 7632 412560 +rect -400 412480 7632 412496 +rect -400 412416 6660 412480 +rect 6724 412416 6740 412480 +rect 6804 412416 6820 412480 +rect 6884 412416 6900 412480 +rect 6964 412416 6980 412480 +rect 7044 412416 7060 412480 +rect 7124 412416 7140 412480 +rect 7204 412416 7220 412480 +rect 7284 412416 7300 412480 +rect 7364 412416 7380 412480 +rect 7444 412416 7460 412480 +rect 7524 412416 7540 412480 +rect 7604 412416 7632 412480 +rect -400 412400 7632 412416 +rect -400 412336 6660 412400 +rect 6724 412336 6740 412400 +rect 6804 412336 6820 412400 +rect 6884 412336 6900 412400 +rect 6964 412336 6980 412400 +rect 7044 412336 7060 412400 +rect 7124 412336 7140 412400 +rect 7204 412336 7220 412400 +rect 7284 412336 7300 412400 +rect 7364 412336 7380 412400 +rect 7444 412336 7460 412400 +rect 7524 412336 7540 412400 +rect 7604 412336 7632 412400 +rect -400 412320 7632 412336 +rect -400 412256 6660 412320 +rect 6724 412256 6740 412320 +rect 6804 412256 6820 412320 +rect 6884 412256 6900 412320 +rect 6964 412256 6980 412320 +rect 7044 412256 7060 412320 +rect 7124 412256 7140 412320 +rect 7204 412256 7220 412320 +rect 7284 412256 7300 412320 +rect 7364 412256 7380 412320 +rect 7444 412256 7460 412320 +rect 7524 412256 7540 412320 +rect 7604 412256 7632 412320 +rect -400 412240 7632 412256 +rect -400 412176 6660 412240 +rect 6724 412176 6740 412240 +rect 6804 412176 6820 412240 +rect 6884 412176 6900 412240 +rect 6964 412176 6980 412240 +rect 7044 412176 7060 412240 +rect 7124 412176 7140 412240 +rect 7204 412176 7220 412240 +rect 7284 412176 7300 412240 +rect 7364 412176 7380 412240 +rect 7444 412176 7460 412240 +rect 7524 412176 7540 412240 +rect 7604 412176 7632 412240 +rect -400 412160 7632 412176 +rect -400 412096 6660 412160 +rect 6724 412096 6740 412160 +rect 6804 412096 6820 412160 +rect 6884 412096 6900 412160 +rect 6964 412096 6980 412160 +rect 7044 412096 7060 412160 +rect 7124 412096 7140 412160 +rect 7204 412096 7220 412160 +rect 7284 412096 7300 412160 +rect 7364 412096 7380 412160 +rect 7444 412096 7460 412160 +rect 7524 412096 7540 412160 +rect 7604 412096 7632 412160 +rect -400 412080 7632 412096 +rect -400 412016 6660 412080 +rect 6724 412016 6740 412080 +rect 6804 412016 6820 412080 +rect 6884 412016 6900 412080 +rect 6964 412016 6980 412080 +rect 7044 412016 7060 412080 +rect 7124 412016 7140 412080 +rect 7204 412016 7220 412080 +rect 7284 412016 7300 412080 +rect 7364 412016 7380 412080 +rect 7444 412016 7460 412080 +rect 7524 412016 7540 412080 +rect 7604 412016 7632 412080 +rect -400 412000 7632 412016 +rect -400 411936 6660 412000 +rect 6724 411936 6740 412000 +rect 6804 411936 6820 412000 +rect 6884 411936 6900 412000 +rect 6964 411936 6980 412000 +rect 7044 411936 7060 412000 +rect 7124 411936 7140 412000 +rect 7204 411936 7220 412000 +rect 7284 411936 7300 412000 +rect 7364 411936 7380 412000 +rect 7444 411936 7460 412000 +rect 7524 411936 7540 412000 +rect 7604 411936 7632 412000 +rect -400 411920 7632 411936 +rect -400 411856 6660 411920 +rect 6724 411856 6740 411920 +rect 6804 411856 6820 411920 +rect 6884 411856 6900 411920 +rect 6964 411856 6980 411920 +rect 7044 411856 7060 411920 +rect 7124 411856 7140 411920 +rect 7204 411856 7220 411920 +rect 7284 411856 7300 411920 +rect 7364 411856 7380 411920 +rect 7444 411856 7460 411920 +rect 7524 411856 7540 411920 +rect 7604 411856 7632 411920 +rect -400 411840 7632 411856 +rect -400 411776 6660 411840 +rect 6724 411776 6740 411840 +rect 6804 411776 6820 411840 +rect 6884 411776 6900 411840 +rect 6964 411776 6980 411840 +rect 7044 411776 7060 411840 +rect 7124 411776 7140 411840 +rect 7204 411776 7220 411840 +rect 7284 411776 7300 411840 +rect 7364 411776 7380 411840 +rect 7444 411776 7460 411840 +rect 7524 411776 7540 411840 +rect 7604 411776 7632 411840 +rect -400 411760 7632 411776 +rect -400 411696 6660 411760 +rect 6724 411696 6740 411760 +rect 6804 411696 6820 411760 +rect 6884 411696 6900 411760 +rect 6964 411696 6980 411760 +rect 7044 411696 7060 411760 +rect 7124 411696 7140 411760 +rect 7204 411696 7220 411760 +rect 7284 411696 7300 411760 +rect 7364 411696 7380 411760 +rect 7444 411696 7460 411760 +rect 7524 411696 7540 411760 +rect 7604 411696 7632 411760 +rect -400 411680 7632 411696 +rect -400 411616 6660 411680 +rect 6724 411616 6740 411680 +rect 6804 411616 6820 411680 +rect 6884 411616 6900 411680 +rect 6964 411616 6980 411680 +rect 7044 411616 7060 411680 +rect 7124 411616 7140 411680 +rect 7204 411616 7220 411680 +rect 7284 411616 7300 411680 +rect 7364 411616 7380 411680 +rect 7444 411616 7460 411680 +rect 7524 411616 7540 411680 +rect 7604 411616 7632 411680 +rect -400 411600 7632 411616 +rect -400 411536 6660 411600 +rect 6724 411536 6740 411600 +rect 6804 411536 6820 411600 +rect 6884 411536 6900 411600 +rect 6964 411536 6980 411600 +rect 7044 411536 7060 411600 +rect 7124 411536 7140 411600 +rect 7204 411536 7220 411600 +rect 7284 411536 7300 411600 +rect 7364 411536 7380 411600 +rect 7444 411536 7460 411600 +rect 7524 411536 7540 411600 +rect 7604 411536 7632 411600 +rect -400 411520 7632 411536 +rect -400 411456 6660 411520 +rect 6724 411456 6740 411520 +rect 6804 411456 6820 411520 +rect 6884 411456 6900 411520 +rect 6964 411456 6980 411520 +rect 7044 411456 7060 411520 +rect 7124 411456 7140 411520 +rect 7204 411456 7220 411520 +rect 7284 411456 7300 411520 +rect 7364 411456 7380 411520 +rect 7444 411456 7460 411520 +rect 7524 411456 7540 411520 +rect 7604 411456 7632 411520 +rect -400 411440 7632 411456 +rect -400 411376 6660 411440 +rect 6724 411376 6740 411440 +rect 6804 411376 6820 411440 +rect 6884 411376 6900 411440 +rect 6964 411376 6980 411440 +rect 7044 411376 7060 411440 +rect 7124 411376 7140 411440 +rect 7204 411376 7220 411440 +rect 7284 411376 7300 411440 +rect 7364 411376 7380 411440 +rect 7444 411376 7460 411440 +rect 7524 411376 7540 411440 +rect 7604 411376 7632 411440 +rect -400 411360 7632 411376 +rect -400 411296 6660 411360 +rect 6724 411296 6740 411360 +rect 6804 411296 6820 411360 +rect 6884 411296 6900 411360 +rect 6964 411296 6980 411360 +rect 7044 411296 7060 411360 +rect 7124 411296 7140 411360 +rect 7204 411296 7220 411360 +rect 7284 411296 7300 411360 +rect 7364 411296 7380 411360 +rect 7444 411296 7460 411360 +rect 7524 411296 7540 411360 +rect 7604 411296 7632 411360 +rect -400 411280 7632 411296 +rect -400 411216 6660 411280 +rect 6724 411216 6740 411280 +rect 6804 411216 6820 411280 +rect 6884 411216 6900 411280 +rect 6964 411216 6980 411280 +rect 7044 411216 7060 411280 +rect 7124 411216 7140 411280 +rect 7204 411216 7220 411280 +rect 7284 411216 7300 411280 +rect 7364 411216 7380 411280 +rect 7444 411216 7460 411280 +rect 7524 411216 7540 411280 +rect 7604 411216 7632 411280 +rect -400 411200 7632 411216 +rect -400 411136 6660 411200 +rect 6724 411136 6740 411200 +rect 6804 411136 6820 411200 +rect 6884 411136 6900 411200 +rect 6964 411136 6980 411200 +rect 7044 411136 7060 411200 +rect 7124 411136 7140 411200 +rect 7204 411136 7220 411200 +rect 7284 411136 7300 411200 +rect 7364 411136 7380 411200 +rect 7444 411136 7460 411200 +rect 7524 411136 7540 411200 +rect 7604 411136 7632 411200 +rect -400 411120 7632 411136 +rect -400 411056 6660 411120 +rect 6724 411056 6740 411120 +rect 6804 411056 6820 411120 +rect 6884 411056 6900 411120 +rect 6964 411056 6980 411120 +rect 7044 411056 7060 411120 +rect 7124 411056 7140 411120 +rect 7204 411056 7220 411120 +rect 7284 411056 7300 411120 +rect 7364 411056 7380 411120 +rect 7444 411056 7460 411120 +rect 7524 411056 7540 411120 +rect 7604 411056 7632 411120 +rect -400 411040 7632 411056 +rect -400 410976 6660 411040 +rect 6724 410976 6740 411040 +rect 6804 410976 6820 411040 +rect 6884 410976 6900 411040 +rect 6964 410976 6980 411040 +rect 7044 410976 7060 411040 +rect 7124 410976 7140 411040 +rect 7204 410976 7220 411040 +rect 7284 410976 7300 411040 +rect 7364 410976 7380 411040 +rect 7444 410976 7460 411040 +rect 7524 410976 7540 411040 +rect 7604 410976 7632 411040 +rect -400 410960 7632 410976 +rect -400 410896 6660 410960 +rect 6724 410896 6740 410960 +rect 6804 410896 6820 410960 +rect 6884 410896 6900 410960 +rect 6964 410896 6980 410960 +rect 7044 410896 7060 410960 +rect 7124 410896 7140 410960 +rect 7204 410896 7220 410960 +rect 7284 410896 7300 410960 +rect 7364 410896 7380 410960 +rect 7444 410896 7460 410960 +rect 7524 410896 7540 410960 +rect 7604 410896 7632 410960 +rect -400 410880 7632 410896 +rect -400 410816 6660 410880 +rect 6724 410816 6740 410880 +rect 6804 410816 6820 410880 +rect 6884 410816 6900 410880 +rect 6964 410816 6980 410880 +rect 7044 410816 7060 410880 +rect 7124 410816 7140 410880 +rect 7204 410816 7220 410880 +rect 7284 410816 7300 410880 +rect 7364 410816 7380 410880 +rect 7444 410816 7460 410880 +rect 7524 410816 7540 410880 +rect 7604 410816 7632 410880 +rect -400 410800 7632 410816 +rect -400 410736 6660 410800 +rect 6724 410736 6740 410800 +rect 6804 410736 6820 410800 +rect 6884 410736 6900 410800 +rect 6964 410736 6980 410800 +rect 7044 410736 7060 410800 +rect 7124 410736 7140 410800 +rect 7204 410736 7220 410800 +rect 7284 410736 7300 410800 +rect 7364 410736 7380 410800 +rect 7444 410736 7460 410800 +rect 7524 410736 7540 410800 +rect 7604 410736 7632 410800 +rect -400 410720 7632 410736 +rect -400 410656 6660 410720 +rect 6724 410656 6740 410720 +rect 6804 410656 6820 410720 +rect 6884 410656 6900 410720 +rect 6964 410656 6980 410720 +rect 7044 410656 7060 410720 +rect 7124 410656 7140 410720 +rect 7204 410656 7220 410720 +rect 7284 410656 7300 410720 +rect 7364 410656 7380 410720 +rect 7444 410656 7460 410720 +rect 7524 410656 7540 410720 +rect 7604 410656 7632 410720 +rect -400 410640 7632 410656 +rect -400 410576 6660 410640 +rect 6724 410576 6740 410640 +rect 6804 410576 6820 410640 +rect 6884 410576 6900 410640 +rect 6964 410576 6980 410640 +rect 7044 410576 7060 410640 +rect 7124 410576 7140 410640 +rect 7204 410576 7220 410640 +rect 7284 410576 7300 410640 +rect 7364 410576 7380 410640 +rect 7444 410576 7460 410640 +rect 7524 410576 7540 410640 +rect 7604 410576 7632 410640 +rect -400 410560 7632 410576 +rect -400 410496 6660 410560 +rect 6724 410496 6740 410560 +rect 6804 410496 6820 410560 +rect 6884 410496 6900 410560 +rect 6964 410496 6980 410560 +rect 7044 410496 7060 410560 +rect 7124 410496 7140 410560 +rect 7204 410496 7220 410560 +rect 7284 410496 7300 410560 +rect 7364 410496 7380 410560 +rect 7444 410496 7460 410560 +rect 7524 410496 7540 410560 +rect 7604 410496 7632 410560 +rect -400 410480 7632 410496 +rect -400 410416 6660 410480 +rect 6724 410416 6740 410480 +rect 6804 410416 6820 410480 +rect 6884 410416 6900 410480 +rect 6964 410416 6980 410480 +rect 7044 410416 7060 410480 +rect 7124 410416 7140 410480 +rect 7204 410416 7220 410480 +rect 7284 410416 7300 410480 +rect 7364 410416 7380 410480 +rect 7444 410416 7460 410480 +rect 7524 410416 7540 410480 +rect 7604 410416 7632 410480 +rect -400 410400 7632 410416 +rect -400 410336 6660 410400 +rect 6724 410336 6740 410400 +rect 6804 410336 6820 410400 +rect 6884 410336 6900 410400 +rect 6964 410336 6980 410400 +rect 7044 410336 7060 410400 +rect 7124 410336 7140 410400 +rect 7204 410336 7220 410400 +rect 7284 410336 7300 410400 +rect 7364 410336 7380 410400 +rect 7444 410336 7460 410400 +rect 7524 410336 7540 410400 +rect 7604 410336 7632 410400 +rect -400 410320 7632 410336 +rect -400 410256 6660 410320 +rect 6724 410256 6740 410320 +rect 6804 410256 6820 410320 +rect 6884 410256 6900 410320 +rect 6964 410256 6980 410320 +rect 7044 410256 7060 410320 +rect 7124 410256 7140 410320 +rect 7204 410256 7220 410320 +rect 7284 410256 7300 410320 +rect 7364 410256 7380 410320 +rect 7444 410256 7460 410320 +rect 7524 410256 7540 410320 +rect 7604 410256 7632 410320 +rect -400 410240 7632 410256 +rect -400 410176 6660 410240 +rect 6724 410176 6740 410240 +rect 6804 410176 6820 410240 +rect 6884 410176 6900 410240 +rect 6964 410176 6980 410240 +rect 7044 410176 7060 410240 +rect 7124 410176 7140 410240 +rect 7204 410176 7220 410240 +rect 7284 410176 7300 410240 +rect 7364 410176 7380 410240 +rect 7444 410176 7460 410240 +rect 7524 410176 7540 410240 +rect 7604 410176 7632 410240 +rect -400 410160 7632 410176 +rect -400 410096 6660 410160 +rect 6724 410096 6740 410160 +rect 6804 410096 6820 410160 +rect 6884 410096 6900 410160 +rect 6964 410096 6980 410160 +rect 7044 410096 7060 410160 +rect 7124 410096 7140 410160 +rect 7204 410096 7220 410160 +rect 7284 410096 7300 410160 +rect 7364 410096 7380 410160 +rect 7444 410096 7460 410160 +rect 7524 410096 7540 410160 +rect 7604 410096 7632 410160 +rect -400 410080 7632 410096 +rect -400 410016 6660 410080 +rect 6724 410016 6740 410080 +rect 6804 410016 6820 410080 +rect 6884 410016 6900 410080 +rect 6964 410016 6980 410080 +rect 7044 410016 7060 410080 +rect 7124 410016 7140 410080 +rect 7204 410016 7220 410080 +rect 7284 410016 7300 410080 +rect 7364 410016 7380 410080 +rect 7444 410016 7460 410080 +rect 7524 410016 7540 410080 +rect 7604 410016 7632 410080 +rect -400 410000 7632 410016 +rect -400 409936 6660 410000 +rect 6724 409936 6740 410000 +rect 6804 409936 6820 410000 +rect 6884 409936 6900 410000 +rect 6964 409936 6980 410000 +rect 7044 409936 7060 410000 +rect 7124 409936 7140 410000 +rect 7204 409936 7220 410000 +rect 7284 409936 7300 410000 +rect 7364 409936 7380 410000 +rect 7444 409936 7460 410000 +rect 7524 409936 7540 410000 +rect 7604 409936 7632 410000 +rect -400 409920 7632 409936 +rect -400 409856 6660 409920 +rect 6724 409856 6740 409920 +rect 6804 409856 6820 409920 +rect 6884 409856 6900 409920 +rect 6964 409856 6980 409920 +rect 7044 409856 7060 409920 +rect 7124 409856 7140 409920 +rect 7204 409856 7220 409920 +rect 7284 409856 7300 409920 +rect 7364 409856 7380 409920 +rect 7444 409856 7460 409920 +rect 7524 409856 7540 409920 +rect 7604 409856 7632 409920 +rect -400 409840 7632 409856 +rect -400 409776 6660 409840 +rect 6724 409776 6740 409840 +rect 6804 409776 6820 409840 +rect 6884 409776 6900 409840 +rect 6964 409776 6980 409840 +rect 7044 409776 7060 409840 +rect 7124 409776 7140 409840 +rect 7204 409776 7220 409840 +rect 7284 409776 7300 409840 +rect 7364 409776 7380 409840 +rect 7444 409776 7460 409840 +rect 7524 409776 7540 409840 +rect 7604 409776 7632 409840 +rect -400 409760 7632 409776 +rect -400 409696 6660 409760 +rect 6724 409696 6740 409760 +rect 6804 409696 6820 409760 +rect 6884 409696 6900 409760 +rect 6964 409696 6980 409760 +rect 7044 409696 7060 409760 +rect 7124 409696 7140 409760 +rect 7204 409696 7220 409760 +rect 7284 409696 7300 409760 +rect 7364 409696 7380 409760 +rect 7444 409696 7460 409760 +rect 7524 409696 7540 409760 +rect 7604 409696 7632 409760 +rect -400 409680 7632 409696 +rect -400 409616 6660 409680 +rect 6724 409616 6740 409680 +rect 6804 409616 6820 409680 +rect 6884 409616 6900 409680 +rect 6964 409616 6980 409680 +rect 7044 409616 7060 409680 +rect 7124 409616 7140 409680 +rect 7204 409616 7220 409680 +rect 7284 409616 7300 409680 +rect 7364 409616 7380 409680 +rect 7444 409616 7460 409680 +rect 7524 409616 7540 409680 +rect 7604 409616 7632 409680 +rect -400 409600 7632 409616 +rect -400 409536 6660 409600 +rect 6724 409536 6740 409600 +rect 6804 409536 6820 409600 +rect 6884 409536 6900 409600 +rect 6964 409536 6980 409600 +rect 7044 409536 7060 409600 +rect 7124 409536 7140 409600 +rect 7204 409536 7220 409600 +rect 7284 409536 7300 409600 +rect 7364 409536 7380 409600 +rect 7444 409536 7460 409600 +rect 7524 409536 7540 409600 +rect 7604 409536 7632 409600 +rect -400 409520 7632 409536 +rect -400 409456 6660 409520 +rect 6724 409456 6740 409520 +rect 6804 409456 6820 409520 +rect 6884 409456 6900 409520 +rect 6964 409456 6980 409520 +rect 7044 409456 7060 409520 +rect 7124 409456 7140 409520 +rect 7204 409456 7220 409520 +rect 7284 409456 7300 409520 +rect 7364 409456 7380 409520 +rect 7444 409456 7460 409520 +rect 7524 409456 7540 409520 +rect 7604 409456 7632 409520 +rect -400 409440 7632 409456 +rect -400 409376 6660 409440 +rect 6724 409376 6740 409440 +rect 6804 409376 6820 409440 +rect 6884 409376 6900 409440 +rect 6964 409376 6980 409440 +rect 7044 409376 7060 409440 +rect 7124 409376 7140 409440 +rect 7204 409376 7220 409440 +rect 7284 409376 7300 409440 +rect 7364 409376 7380 409440 +rect 7444 409376 7460 409440 +rect 7524 409376 7540 409440 +rect 7604 409376 7632 409440 +rect -400 409360 7632 409376 +rect -400 409296 6660 409360 +rect 6724 409296 6740 409360 +rect 6804 409296 6820 409360 +rect 6884 409296 6900 409360 +rect 6964 409296 6980 409360 +rect 7044 409296 7060 409360 +rect 7124 409296 7140 409360 +rect 7204 409296 7220 409360 +rect 7284 409296 7300 409360 +rect 7364 409296 7380 409360 +rect 7444 409296 7460 409360 +rect 7524 409296 7540 409360 +rect 7604 409296 7632 409360 +rect -400 409280 7632 409296 +rect -400 409216 6660 409280 +rect 6724 409216 6740 409280 +rect 6804 409216 6820 409280 +rect 6884 409216 6900 409280 +rect 6964 409216 6980 409280 +rect 7044 409216 7060 409280 +rect 7124 409216 7140 409280 +rect 7204 409216 7220 409280 +rect 7284 409216 7300 409280 +rect 7364 409216 7380 409280 +rect 7444 409216 7460 409280 +rect 7524 409216 7540 409280 +rect 7604 409216 7632 409280 +rect -400 409200 7632 409216 +rect -400 409136 6660 409200 +rect 6724 409136 6740 409200 +rect 6804 409136 6820 409200 +rect 6884 409136 6900 409200 +rect 6964 409136 6980 409200 +rect 7044 409136 7060 409200 +rect 7124 409136 7140 409200 +rect 7204 409136 7220 409200 +rect 7284 409136 7300 409200 +rect 7364 409136 7380 409200 +rect 7444 409136 7460 409200 +rect 7524 409136 7540 409200 +rect 7604 409136 7632 409200 +rect -400 409120 7632 409136 +rect -400 409056 6660 409120 +rect 6724 409056 6740 409120 +rect 6804 409056 6820 409120 +rect 6884 409056 6900 409120 +rect 6964 409056 6980 409120 +rect 7044 409056 7060 409120 +rect 7124 409056 7140 409120 +rect 7204 409056 7220 409120 +rect 7284 409056 7300 409120 +rect 7364 409056 7380 409120 +rect 7444 409056 7460 409120 +rect 7524 409056 7540 409120 +rect 7604 409056 7632 409120 +rect -400 409040 7632 409056 +rect -400 408976 6660 409040 +rect 6724 408976 6740 409040 +rect 6804 408976 6820 409040 +rect 6884 408976 6900 409040 +rect 6964 408976 6980 409040 +rect 7044 408976 7060 409040 +rect 7124 408976 7140 409040 +rect 7204 408976 7220 409040 +rect 7284 408976 7300 409040 +rect 7364 408976 7380 409040 +rect 7444 408976 7460 409040 +rect 7524 408976 7540 409040 +rect 7604 408976 7632 409040 +rect -400 408960 7632 408976 +rect -400 408896 6660 408960 +rect 6724 408896 6740 408960 +rect 6804 408896 6820 408960 +rect 6884 408896 6900 408960 +rect 6964 408896 6980 408960 +rect 7044 408896 7060 408960 +rect 7124 408896 7140 408960 +rect 7204 408896 7220 408960 +rect 7284 408896 7300 408960 +rect 7364 408896 7380 408960 +rect 7444 408896 7460 408960 +rect 7524 408896 7540 408960 +rect 7604 408896 7632 408960 +rect -400 408880 7632 408896 +rect -400 408816 6660 408880 +rect 6724 408816 6740 408880 +rect 6804 408816 6820 408880 +rect 6884 408816 6900 408880 +rect 6964 408816 6980 408880 +rect 7044 408816 7060 408880 +rect 7124 408816 7140 408880 +rect 7204 408816 7220 408880 +rect 7284 408816 7300 408880 +rect 7364 408816 7380 408880 +rect 7444 408816 7460 408880 +rect 7524 408816 7540 408880 +rect 7604 408816 7632 408880 +rect -400 408814 7632 408816 +rect -400 408500 8972 408514 +rect -400 408436 8000 408500 +rect 8064 408436 8080 408500 +rect 8144 408436 8160 408500 +rect 8224 408436 8240 408500 +rect 8304 408436 8320 408500 +rect 8384 408436 8400 408500 +rect 8464 408436 8480 408500 +rect 8544 408436 8560 408500 +rect 8624 408436 8640 408500 +rect 8704 408436 8720 408500 +rect 8784 408436 8800 408500 +rect 8864 408436 8880 408500 +rect 8944 408436 8972 408500 +rect -400 408420 8972 408436 +rect -400 408356 8000 408420 +rect 8064 408356 8080 408420 +rect 8144 408356 8160 408420 +rect 8224 408356 8240 408420 +rect 8304 408356 8320 408420 +rect 8384 408356 8400 408420 +rect 8464 408356 8480 408420 +rect 8544 408356 8560 408420 +rect 8624 408356 8640 408420 +rect 8704 408356 8720 408420 +rect 8784 408356 8800 408420 +rect 8864 408356 8880 408420 +rect 8944 408356 8972 408420 +rect -400 408340 8972 408356 +rect -400 408276 8000 408340 +rect 8064 408276 8080 408340 +rect 8144 408276 8160 408340 +rect 8224 408276 8240 408340 +rect 8304 408276 8320 408340 +rect 8384 408276 8400 408340 +rect 8464 408276 8480 408340 +rect 8544 408276 8560 408340 +rect 8624 408276 8640 408340 +rect 8704 408276 8720 408340 +rect 8784 408276 8800 408340 +rect 8864 408276 8880 408340 +rect 8944 408276 8972 408340 +rect -400 408260 8972 408276 +rect -400 408196 8000 408260 +rect 8064 408196 8080 408260 +rect 8144 408196 8160 408260 +rect 8224 408196 8240 408260 +rect 8304 408196 8320 408260 +rect 8384 408196 8400 408260 +rect 8464 408196 8480 408260 +rect 8544 408196 8560 408260 +rect 8624 408196 8640 408260 +rect 8704 408196 8720 408260 +rect 8784 408196 8800 408260 +rect 8864 408196 8880 408260 +rect 8944 408196 8972 408260 +rect -400 408180 8972 408196 +rect -400 408116 8000 408180 +rect 8064 408116 8080 408180 +rect 8144 408116 8160 408180 +rect 8224 408116 8240 408180 +rect 8304 408116 8320 408180 +rect 8384 408116 8400 408180 +rect 8464 408116 8480 408180 +rect 8544 408116 8560 408180 +rect 8624 408116 8640 408180 +rect 8704 408116 8720 408180 +rect 8784 408116 8800 408180 +rect 8864 408116 8880 408180 +rect 8944 408116 8972 408180 +rect -400 408100 8972 408116 +rect -400 408036 8000 408100 +rect 8064 408036 8080 408100 +rect 8144 408036 8160 408100 +rect 8224 408036 8240 408100 +rect 8304 408036 8320 408100 +rect 8384 408036 8400 408100 +rect 8464 408036 8480 408100 +rect 8544 408036 8560 408100 +rect 8624 408036 8640 408100 +rect 8704 408036 8720 408100 +rect 8784 408036 8800 408100 +rect 8864 408036 8880 408100 +rect 8944 408036 8972 408100 +rect -400 408020 8972 408036 +rect -400 407956 8000 408020 +rect 8064 407956 8080 408020 +rect 8144 407956 8160 408020 +rect 8224 407956 8240 408020 +rect 8304 407956 8320 408020 +rect 8384 407956 8400 408020 +rect 8464 407956 8480 408020 +rect 8544 407956 8560 408020 +rect 8624 407956 8640 408020 +rect 8704 407956 8720 408020 +rect 8784 407956 8800 408020 +rect 8864 407956 8880 408020 +rect 8944 407956 8972 408020 +rect -400 407940 8972 407956 +rect -400 407876 8000 407940 +rect 8064 407876 8080 407940 +rect 8144 407876 8160 407940 +rect 8224 407876 8240 407940 +rect 8304 407876 8320 407940 +rect 8384 407876 8400 407940 +rect 8464 407876 8480 407940 +rect 8544 407876 8560 407940 +rect 8624 407876 8640 407940 +rect 8704 407876 8720 407940 +rect 8784 407876 8800 407940 +rect 8864 407876 8880 407940 +rect 8944 407876 8972 407940 +rect -400 407860 8972 407876 +rect -400 407796 8000 407860 +rect 8064 407796 8080 407860 +rect 8144 407796 8160 407860 +rect 8224 407796 8240 407860 +rect 8304 407796 8320 407860 +rect 8384 407796 8400 407860 +rect 8464 407796 8480 407860 +rect 8544 407796 8560 407860 +rect 8624 407796 8640 407860 +rect 8704 407796 8720 407860 +rect 8784 407796 8800 407860 +rect 8864 407796 8880 407860 +rect 8944 407796 8972 407860 +rect -400 407780 8972 407796 +rect -400 407716 8000 407780 +rect 8064 407716 8080 407780 +rect 8144 407716 8160 407780 +rect 8224 407716 8240 407780 +rect 8304 407716 8320 407780 +rect 8384 407716 8400 407780 +rect 8464 407716 8480 407780 +rect 8544 407716 8560 407780 +rect 8624 407716 8640 407780 +rect 8704 407716 8720 407780 +rect 8784 407716 8800 407780 +rect 8864 407716 8880 407780 +rect 8944 407716 8972 407780 +rect -400 407700 8972 407716 +rect -400 407636 8000 407700 +rect 8064 407636 8080 407700 +rect 8144 407636 8160 407700 +rect 8224 407636 8240 407700 +rect 8304 407636 8320 407700 +rect 8384 407636 8400 407700 +rect 8464 407636 8480 407700 +rect 8544 407636 8560 407700 +rect 8624 407636 8640 407700 +rect 8704 407636 8720 407700 +rect 8784 407636 8800 407700 +rect 8864 407636 8880 407700 +rect 8944 407636 8972 407700 +rect -400 407620 8972 407636 +rect -400 407556 8000 407620 +rect 8064 407556 8080 407620 +rect 8144 407556 8160 407620 +rect 8224 407556 8240 407620 +rect 8304 407556 8320 407620 +rect 8384 407556 8400 407620 +rect 8464 407556 8480 407620 +rect 8544 407556 8560 407620 +rect 8624 407556 8640 407620 +rect 8704 407556 8720 407620 +rect 8784 407556 8800 407620 +rect 8864 407556 8880 407620 +rect 8944 407556 8972 407620 +rect -400 407540 8972 407556 +rect -400 407476 8000 407540 +rect 8064 407476 8080 407540 +rect 8144 407476 8160 407540 +rect 8224 407476 8240 407540 +rect 8304 407476 8320 407540 +rect 8384 407476 8400 407540 +rect 8464 407476 8480 407540 +rect 8544 407476 8560 407540 +rect 8624 407476 8640 407540 +rect 8704 407476 8720 407540 +rect 8784 407476 8800 407540 +rect 8864 407476 8880 407540 +rect 8944 407476 8972 407540 +rect -400 407460 8972 407476 +rect -400 407396 8000 407460 +rect 8064 407396 8080 407460 +rect 8144 407396 8160 407460 +rect 8224 407396 8240 407460 +rect 8304 407396 8320 407460 +rect 8384 407396 8400 407460 +rect 8464 407396 8480 407460 +rect 8544 407396 8560 407460 +rect 8624 407396 8640 407460 +rect 8704 407396 8720 407460 +rect 8784 407396 8800 407460 +rect 8864 407396 8880 407460 +rect 8944 407396 8972 407460 +rect -400 407380 8972 407396 +rect -400 407316 8000 407380 +rect 8064 407316 8080 407380 +rect 8144 407316 8160 407380 +rect 8224 407316 8240 407380 +rect 8304 407316 8320 407380 +rect 8384 407316 8400 407380 +rect 8464 407316 8480 407380 +rect 8544 407316 8560 407380 +rect 8624 407316 8640 407380 +rect 8704 407316 8720 407380 +rect 8784 407316 8800 407380 +rect 8864 407316 8880 407380 +rect 8944 407316 8972 407380 +rect -400 407300 8972 407316 +rect -400 407236 8000 407300 +rect 8064 407236 8080 407300 +rect 8144 407236 8160 407300 +rect 8224 407236 8240 407300 +rect 8304 407236 8320 407300 +rect 8384 407236 8400 407300 +rect 8464 407236 8480 407300 +rect 8544 407236 8560 407300 +rect 8624 407236 8640 407300 +rect 8704 407236 8720 407300 +rect 8784 407236 8800 407300 +rect 8864 407236 8880 407300 +rect 8944 407236 8972 407300 +rect -400 407220 8972 407236 +rect -400 407156 8000 407220 +rect 8064 407156 8080 407220 +rect 8144 407156 8160 407220 +rect 8224 407156 8240 407220 +rect 8304 407156 8320 407220 +rect 8384 407156 8400 407220 +rect 8464 407156 8480 407220 +rect 8544 407156 8560 407220 +rect 8624 407156 8640 407220 +rect 8704 407156 8720 407220 +rect 8784 407156 8800 407220 +rect 8864 407156 8880 407220 +rect 8944 407156 8972 407220 +rect -400 407140 8972 407156 +rect -400 407076 8000 407140 +rect 8064 407076 8080 407140 +rect 8144 407076 8160 407140 +rect 8224 407076 8240 407140 +rect 8304 407076 8320 407140 +rect 8384 407076 8400 407140 +rect 8464 407076 8480 407140 +rect 8544 407076 8560 407140 +rect 8624 407076 8640 407140 +rect 8704 407076 8720 407140 +rect 8784 407076 8800 407140 +rect 8864 407076 8880 407140 +rect 8944 407076 8972 407140 +rect -400 407060 8972 407076 +rect -400 406996 8000 407060 +rect 8064 406996 8080 407060 +rect 8144 406996 8160 407060 +rect 8224 406996 8240 407060 +rect 8304 406996 8320 407060 +rect 8384 406996 8400 407060 +rect 8464 406996 8480 407060 +rect 8544 406996 8560 407060 +rect 8624 406996 8640 407060 +rect 8704 406996 8720 407060 +rect 8784 406996 8800 407060 +rect 8864 406996 8880 407060 +rect 8944 406996 8972 407060 +rect -400 406980 8972 406996 +rect -400 406916 8000 406980 +rect 8064 406916 8080 406980 +rect 8144 406916 8160 406980 +rect 8224 406916 8240 406980 +rect 8304 406916 8320 406980 +rect 8384 406916 8400 406980 +rect 8464 406916 8480 406980 +rect 8544 406916 8560 406980 +rect 8624 406916 8640 406980 +rect 8704 406916 8720 406980 +rect 8784 406916 8800 406980 +rect 8864 406916 8880 406980 +rect 8944 406916 8972 406980 +rect -400 406900 8972 406916 +rect -400 406836 8000 406900 +rect 8064 406836 8080 406900 +rect 8144 406836 8160 406900 +rect 8224 406836 8240 406900 +rect 8304 406836 8320 406900 +rect 8384 406836 8400 406900 +rect 8464 406836 8480 406900 +rect 8544 406836 8560 406900 +rect 8624 406836 8640 406900 +rect 8704 406836 8720 406900 +rect 8784 406836 8800 406900 +rect 8864 406836 8880 406900 +rect 8944 406836 8972 406900 +rect -400 406820 8972 406836 +rect -400 406756 8000 406820 +rect 8064 406756 8080 406820 +rect 8144 406756 8160 406820 +rect 8224 406756 8240 406820 +rect 8304 406756 8320 406820 +rect 8384 406756 8400 406820 +rect 8464 406756 8480 406820 +rect 8544 406756 8560 406820 +rect 8624 406756 8640 406820 +rect 8704 406756 8720 406820 +rect 8784 406756 8800 406820 +rect 8864 406756 8880 406820 +rect 8944 406756 8972 406820 +rect -400 406740 8972 406756 +rect -400 406676 8000 406740 +rect 8064 406676 8080 406740 +rect 8144 406676 8160 406740 +rect 8224 406676 8240 406740 +rect 8304 406676 8320 406740 +rect 8384 406676 8400 406740 +rect 8464 406676 8480 406740 +rect 8544 406676 8560 406740 +rect 8624 406676 8640 406740 +rect 8704 406676 8720 406740 +rect 8784 406676 8800 406740 +rect 8864 406676 8880 406740 +rect 8944 406676 8972 406740 +rect -400 406660 8972 406676 +rect -400 406596 8000 406660 +rect 8064 406596 8080 406660 +rect 8144 406596 8160 406660 +rect 8224 406596 8240 406660 +rect 8304 406596 8320 406660 +rect 8384 406596 8400 406660 +rect 8464 406596 8480 406660 +rect 8544 406596 8560 406660 +rect 8624 406596 8640 406660 +rect 8704 406596 8720 406660 +rect 8784 406596 8800 406660 +rect 8864 406596 8880 406660 +rect 8944 406596 8972 406660 +rect -400 406580 8972 406596 +rect -400 406516 8000 406580 +rect 8064 406516 8080 406580 +rect 8144 406516 8160 406580 +rect 8224 406516 8240 406580 +rect 8304 406516 8320 406580 +rect 8384 406516 8400 406580 +rect 8464 406516 8480 406580 +rect 8544 406516 8560 406580 +rect 8624 406516 8640 406580 +rect 8704 406516 8720 406580 +rect 8784 406516 8800 406580 +rect 8864 406516 8880 406580 +rect 8944 406516 8972 406580 +rect -400 406500 8972 406516 +rect -400 406436 8000 406500 +rect 8064 406436 8080 406500 +rect 8144 406436 8160 406500 +rect 8224 406436 8240 406500 +rect 8304 406436 8320 406500 +rect 8384 406436 8400 406500 +rect 8464 406436 8480 406500 +rect 8544 406436 8560 406500 +rect 8624 406436 8640 406500 +rect 8704 406436 8720 406500 +rect 8784 406436 8800 406500 +rect 8864 406436 8880 406500 +rect 8944 406436 8972 406500 +rect -400 406420 8972 406436 +rect -400 406356 8000 406420 +rect 8064 406356 8080 406420 +rect 8144 406356 8160 406420 +rect 8224 406356 8240 406420 +rect 8304 406356 8320 406420 +rect 8384 406356 8400 406420 +rect 8464 406356 8480 406420 +rect 8544 406356 8560 406420 +rect 8624 406356 8640 406420 +rect 8704 406356 8720 406420 +rect 8784 406356 8800 406420 +rect 8864 406356 8880 406420 +rect 8944 406356 8972 406420 +rect -400 406340 8972 406356 +rect -400 406276 8000 406340 +rect 8064 406276 8080 406340 +rect 8144 406276 8160 406340 +rect 8224 406276 8240 406340 +rect 8304 406276 8320 406340 +rect 8384 406276 8400 406340 +rect 8464 406276 8480 406340 +rect 8544 406276 8560 406340 +rect 8624 406276 8640 406340 +rect 8704 406276 8720 406340 +rect 8784 406276 8800 406340 +rect 8864 406276 8880 406340 +rect 8944 406276 8972 406340 +rect -400 406260 8972 406276 +rect -400 406196 8000 406260 +rect 8064 406196 8080 406260 +rect 8144 406196 8160 406260 +rect 8224 406196 8240 406260 +rect 8304 406196 8320 406260 +rect 8384 406196 8400 406260 +rect 8464 406196 8480 406260 +rect 8544 406196 8560 406260 +rect 8624 406196 8640 406260 +rect 8704 406196 8720 406260 +rect 8784 406196 8800 406260 +rect 8864 406196 8880 406260 +rect 8944 406196 8972 406260 +rect -400 406180 8972 406196 +rect -400 406116 8000 406180 +rect 8064 406116 8080 406180 +rect 8144 406116 8160 406180 +rect 8224 406116 8240 406180 +rect 8304 406116 8320 406180 +rect 8384 406116 8400 406180 +rect 8464 406116 8480 406180 +rect 8544 406116 8560 406180 +rect 8624 406116 8640 406180 +rect 8704 406116 8720 406180 +rect 8784 406116 8800 406180 +rect 8864 406116 8880 406180 +rect 8944 406116 8972 406180 +rect -400 406100 8972 406116 +rect -400 406036 8000 406100 +rect 8064 406036 8080 406100 +rect 8144 406036 8160 406100 +rect 8224 406036 8240 406100 +rect 8304 406036 8320 406100 +rect 8384 406036 8400 406100 +rect 8464 406036 8480 406100 +rect 8544 406036 8560 406100 +rect 8624 406036 8640 406100 +rect 8704 406036 8720 406100 +rect 8784 406036 8800 406100 +rect 8864 406036 8880 406100 +rect 8944 406036 8972 406100 +rect -400 406020 8972 406036 +rect -400 405956 8000 406020 +rect 8064 405956 8080 406020 +rect 8144 405956 8160 406020 +rect 8224 405956 8240 406020 +rect 8304 405956 8320 406020 +rect 8384 405956 8400 406020 +rect 8464 405956 8480 406020 +rect 8544 405956 8560 406020 +rect 8624 405956 8640 406020 +rect 8704 405956 8720 406020 +rect 8784 405956 8800 406020 +rect 8864 405956 8880 406020 +rect 8944 405956 8972 406020 +rect -400 405940 8972 405956 +rect -400 405876 8000 405940 +rect 8064 405876 8080 405940 +rect 8144 405876 8160 405940 +rect 8224 405876 8240 405940 +rect 8304 405876 8320 405940 +rect 8384 405876 8400 405940 +rect 8464 405876 8480 405940 +rect 8544 405876 8560 405940 +rect 8624 405876 8640 405940 +rect 8704 405876 8720 405940 +rect 8784 405876 8800 405940 +rect 8864 405876 8880 405940 +rect 8944 405876 8972 405940 +rect -400 405860 8972 405876 +rect -400 405796 8000 405860 +rect 8064 405796 8080 405860 +rect 8144 405796 8160 405860 +rect 8224 405796 8240 405860 +rect 8304 405796 8320 405860 +rect 8384 405796 8400 405860 +rect 8464 405796 8480 405860 +rect 8544 405796 8560 405860 +rect 8624 405796 8640 405860 +rect 8704 405796 8720 405860 +rect 8784 405796 8800 405860 +rect 8864 405796 8880 405860 +rect 8944 405796 8972 405860 +rect -400 405780 8972 405796 +rect -400 405716 8000 405780 +rect 8064 405716 8080 405780 +rect 8144 405716 8160 405780 +rect 8224 405716 8240 405780 +rect 8304 405716 8320 405780 +rect 8384 405716 8400 405780 +rect 8464 405716 8480 405780 +rect 8544 405716 8560 405780 +rect 8624 405716 8640 405780 +rect 8704 405716 8720 405780 +rect 8784 405716 8800 405780 +rect 8864 405716 8880 405780 +rect 8944 405716 8972 405780 +rect -400 405700 8972 405716 +rect -400 405636 8000 405700 +rect 8064 405636 8080 405700 +rect 8144 405636 8160 405700 +rect 8224 405636 8240 405700 +rect 8304 405636 8320 405700 +rect 8384 405636 8400 405700 +rect 8464 405636 8480 405700 +rect 8544 405636 8560 405700 +rect 8624 405636 8640 405700 +rect 8704 405636 8720 405700 +rect 8784 405636 8800 405700 +rect 8864 405636 8880 405700 +rect 8944 405636 8972 405700 +rect -400 405620 8972 405636 +rect -400 405556 8000 405620 +rect 8064 405556 8080 405620 +rect 8144 405556 8160 405620 +rect 8224 405556 8240 405620 +rect 8304 405556 8320 405620 +rect 8384 405556 8400 405620 +rect 8464 405556 8480 405620 +rect 8544 405556 8560 405620 +rect 8624 405556 8640 405620 +rect 8704 405556 8720 405620 +rect 8784 405556 8800 405620 +rect 8864 405556 8880 405620 +rect 8944 405556 8972 405620 +rect -400 405540 8972 405556 +rect -400 405476 8000 405540 +rect 8064 405476 8080 405540 +rect 8144 405476 8160 405540 +rect 8224 405476 8240 405540 +rect 8304 405476 8320 405540 +rect 8384 405476 8400 405540 +rect 8464 405476 8480 405540 +rect 8544 405476 8560 405540 +rect 8624 405476 8640 405540 +rect 8704 405476 8720 405540 +rect 8784 405476 8800 405540 +rect 8864 405476 8880 405540 +rect 8944 405476 8972 405540 +rect -400 405460 8972 405476 +rect -400 405396 8000 405460 +rect 8064 405396 8080 405460 +rect 8144 405396 8160 405460 +rect 8224 405396 8240 405460 +rect 8304 405396 8320 405460 +rect 8384 405396 8400 405460 +rect 8464 405396 8480 405460 +rect 8544 405396 8560 405460 +rect 8624 405396 8640 405460 +rect 8704 405396 8720 405460 +rect 8784 405396 8800 405460 +rect 8864 405396 8880 405460 +rect 8944 405396 8972 405460 +rect -400 405380 8972 405396 +rect -400 405316 8000 405380 +rect 8064 405316 8080 405380 +rect 8144 405316 8160 405380 +rect 8224 405316 8240 405380 +rect 8304 405316 8320 405380 +rect 8384 405316 8400 405380 +rect 8464 405316 8480 405380 +rect 8544 405316 8560 405380 +rect 8624 405316 8640 405380 +rect 8704 405316 8720 405380 +rect 8784 405316 8800 405380 +rect 8864 405316 8880 405380 +rect 8944 405316 8972 405380 +rect -400 405300 8972 405316 +rect -400 405236 8000 405300 +rect 8064 405236 8080 405300 +rect 8144 405236 8160 405300 +rect 8224 405236 8240 405300 +rect 8304 405236 8320 405300 +rect 8384 405236 8400 405300 +rect 8464 405236 8480 405300 +rect 8544 405236 8560 405300 +rect 8624 405236 8640 405300 +rect 8704 405236 8720 405300 +rect 8784 405236 8800 405300 +rect 8864 405236 8880 405300 +rect 8944 405236 8972 405300 +rect -400 405220 8972 405236 +rect -400 405156 8000 405220 +rect 8064 405156 8080 405220 +rect 8144 405156 8160 405220 +rect 8224 405156 8240 405220 +rect 8304 405156 8320 405220 +rect 8384 405156 8400 405220 +rect 8464 405156 8480 405220 +rect 8544 405156 8560 405220 +rect 8624 405156 8640 405220 +rect 8704 405156 8720 405220 +rect 8784 405156 8800 405220 +rect 8864 405156 8880 405220 +rect 8944 405156 8972 405220 +rect -400 405140 8972 405156 +rect -400 405076 8000 405140 +rect 8064 405076 8080 405140 +rect 8144 405076 8160 405140 +rect 8224 405076 8240 405140 +rect 8304 405076 8320 405140 +rect 8384 405076 8400 405140 +rect 8464 405076 8480 405140 +rect 8544 405076 8560 405140 +rect 8624 405076 8640 405140 +rect 8704 405076 8720 405140 +rect 8784 405076 8800 405140 +rect 8864 405076 8880 405140 +rect 8944 405076 8972 405140 +rect -400 405060 8972 405076 +rect -400 404996 8000 405060 +rect 8064 404996 8080 405060 +rect 8144 404996 8160 405060 +rect 8224 404996 8240 405060 +rect 8304 404996 8320 405060 +rect 8384 404996 8400 405060 +rect 8464 404996 8480 405060 +rect 8544 404996 8560 405060 +rect 8624 404996 8640 405060 +rect 8704 404996 8720 405060 +rect 8784 404996 8800 405060 +rect 8864 404996 8880 405060 +rect 8944 404996 8972 405060 +rect -400 404980 8972 404996 +rect -400 404916 8000 404980 +rect 8064 404916 8080 404980 +rect 8144 404916 8160 404980 +rect 8224 404916 8240 404980 +rect 8304 404916 8320 404980 +rect 8384 404916 8400 404980 +rect 8464 404916 8480 404980 +rect 8544 404916 8560 404980 +rect 8624 404916 8640 404980 +rect 8704 404916 8720 404980 +rect 8784 404916 8800 404980 +rect 8864 404916 8880 404980 +rect 8944 404916 8972 404980 +rect -400 404900 8972 404916 +rect -400 404836 8000 404900 +rect 8064 404836 8080 404900 +rect 8144 404836 8160 404900 +rect 8224 404836 8240 404900 +rect 8304 404836 8320 404900 +rect 8384 404836 8400 404900 +rect 8464 404836 8480 404900 +rect 8544 404836 8560 404900 +rect 8624 404836 8640 404900 +rect 8704 404836 8720 404900 +rect 8784 404836 8800 404900 +rect 8864 404836 8880 404900 +rect 8944 404836 8972 404900 +rect -400 404820 8972 404836 +rect -400 404756 8000 404820 +rect 8064 404756 8080 404820 +rect 8144 404756 8160 404820 +rect 8224 404756 8240 404820 +rect 8304 404756 8320 404820 +rect 8384 404756 8400 404820 +rect 8464 404756 8480 404820 +rect 8544 404756 8560 404820 +rect 8624 404756 8640 404820 +rect 8704 404756 8720 404820 +rect 8784 404756 8800 404820 +rect 8864 404756 8880 404820 +rect 8944 404756 8972 404820 +rect -400 404740 8972 404756 +rect -400 404676 8000 404740 +rect 8064 404676 8080 404740 +rect 8144 404676 8160 404740 +rect 8224 404676 8240 404740 +rect 8304 404676 8320 404740 +rect 8384 404676 8400 404740 +rect 8464 404676 8480 404740 +rect 8544 404676 8560 404740 +rect 8624 404676 8640 404740 +rect 8704 404676 8720 404740 +rect 8784 404676 8800 404740 +rect 8864 404676 8880 404740 +rect 8944 404676 8972 404740 +rect -400 404660 8972 404676 +rect -400 404596 8000 404660 +rect 8064 404596 8080 404660 +rect 8144 404596 8160 404660 +rect 8224 404596 8240 404660 +rect 8304 404596 8320 404660 +rect 8384 404596 8400 404660 +rect 8464 404596 8480 404660 +rect 8544 404596 8560 404660 +rect 8624 404596 8640 404660 +rect 8704 404596 8720 404660 +rect 8784 404596 8800 404660 +rect 8864 404596 8880 404660 +rect 8944 404596 8972 404660 +rect -400 404580 8972 404596 +rect -400 404516 8000 404580 +rect 8064 404516 8080 404580 +rect 8144 404516 8160 404580 +rect 8224 404516 8240 404580 +rect 8304 404516 8320 404580 +rect 8384 404516 8400 404580 +rect 8464 404516 8480 404580 +rect 8544 404516 8560 404580 +rect 8624 404516 8640 404580 +rect 8704 404516 8720 404580 +rect 8784 404516 8800 404580 +rect 8864 404516 8880 404580 +rect 8944 404516 8972 404580 +rect -400 404500 8972 404516 +rect -400 404436 8000 404500 +rect 8064 404436 8080 404500 +rect 8144 404436 8160 404500 +rect 8224 404436 8240 404500 +rect 8304 404436 8320 404500 +rect 8384 404436 8400 404500 +rect 8464 404436 8480 404500 +rect 8544 404436 8560 404500 +rect 8624 404436 8640 404500 +rect 8704 404436 8720 404500 +rect 8784 404436 8800 404500 +rect 8864 404436 8880 404500 +rect 8944 404436 8972 404500 +rect -400 404420 8972 404436 +rect -400 404356 8000 404420 +rect 8064 404356 8080 404420 +rect 8144 404356 8160 404420 +rect 8224 404356 8240 404420 +rect 8304 404356 8320 404420 +rect 8384 404356 8400 404420 +rect 8464 404356 8480 404420 +rect 8544 404356 8560 404420 +rect 8624 404356 8640 404420 +rect 8704 404356 8720 404420 +rect 8784 404356 8800 404420 +rect 8864 404356 8880 404420 +rect 8944 404356 8972 404420 +rect -400 404340 8972 404356 +rect -400 404276 8000 404340 +rect 8064 404276 8080 404340 +rect 8144 404276 8160 404340 +rect 8224 404276 8240 404340 +rect 8304 404276 8320 404340 +rect 8384 404276 8400 404340 +rect 8464 404276 8480 404340 +rect 8544 404276 8560 404340 +rect 8624 404276 8640 404340 +rect 8704 404276 8720 404340 +rect 8784 404276 8800 404340 +rect 8864 404276 8880 404340 +rect 8944 404276 8972 404340 +rect -400 404260 8972 404276 +rect -400 404196 8000 404260 +rect 8064 404196 8080 404260 +rect 8144 404196 8160 404260 +rect 8224 404196 8240 404260 +rect 8304 404196 8320 404260 +rect 8384 404196 8400 404260 +rect 8464 404196 8480 404260 +rect 8544 404196 8560 404260 +rect 8624 404196 8640 404260 +rect 8704 404196 8720 404260 +rect 8784 404196 8800 404260 +rect 8864 404196 8880 404260 +rect 8944 404196 8972 404260 +rect -400 404180 8972 404196 +rect -400 404116 8000 404180 +rect 8064 404116 8080 404180 +rect 8144 404116 8160 404180 +rect 8224 404116 8240 404180 +rect 8304 404116 8320 404180 +rect 8384 404116 8400 404180 +rect 8464 404116 8480 404180 +rect 8544 404116 8560 404180 +rect 8624 404116 8640 404180 +rect 8704 404116 8720 404180 +rect 8784 404116 8800 404180 +rect 8864 404116 8880 404180 +rect 8944 404116 8972 404180 +rect -400 404100 8972 404116 +rect -400 404036 8000 404100 +rect 8064 404036 8080 404100 +rect 8144 404036 8160 404100 +rect 8224 404036 8240 404100 +rect 8304 404036 8320 404100 +rect 8384 404036 8400 404100 +rect 8464 404036 8480 404100 +rect 8544 404036 8560 404100 +rect 8624 404036 8640 404100 +rect 8704 404036 8720 404100 +rect 8784 404036 8800 404100 +rect 8864 404036 8880 404100 +rect 8944 404036 8972 404100 +rect -400 404020 8972 404036 +rect -400 403956 8000 404020 +rect 8064 403956 8080 404020 +rect 8144 403956 8160 404020 +rect 8224 403956 8240 404020 +rect 8304 403956 8320 404020 +rect 8384 403956 8400 404020 +rect 8464 403956 8480 404020 +rect 8544 403956 8560 404020 +rect 8624 403956 8640 404020 +rect 8704 403956 8720 404020 +rect 8784 403956 8800 404020 +rect 8864 403956 8880 404020 +rect 8944 403956 8972 404020 +rect -400 403940 8972 403956 +rect -400 403876 8000 403940 +rect 8064 403876 8080 403940 +rect 8144 403876 8160 403940 +rect 8224 403876 8240 403940 +rect 8304 403876 8320 403940 +rect 8384 403876 8400 403940 +rect 8464 403876 8480 403940 +rect 8544 403876 8560 403940 +rect 8624 403876 8640 403940 +rect 8704 403876 8720 403940 +rect 8784 403876 8800 403940 +rect 8864 403876 8880 403940 +rect 8944 403876 8972 403940 +rect -400 403862 8972 403876 +rect -400 403554 7632 403562 +rect -400 403490 6660 403554 +rect 6724 403490 6740 403554 +rect 6804 403490 6820 403554 +rect 6884 403490 6900 403554 +rect 6964 403490 6980 403554 +rect 7044 403490 7060 403554 +rect 7124 403490 7140 403554 +rect 7204 403490 7220 403554 +rect 7284 403490 7300 403554 +rect 7364 403490 7380 403554 +rect 7444 403490 7460 403554 +rect 7524 403490 7540 403554 +rect 7604 403490 7632 403554 +rect -400 403474 7632 403490 +rect -400 403410 6660 403474 +rect 6724 403410 6740 403474 +rect 6804 403410 6820 403474 +rect 6884 403410 6900 403474 +rect 6964 403410 6980 403474 +rect 7044 403410 7060 403474 +rect 7124 403410 7140 403474 +rect 7204 403410 7220 403474 +rect 7284 403410 7300 403474 +rect 7364 403410 7380 403474 +rect 7444 403410 7460 403474 +rect 7524 403410 7540 403474 +rect 7604 403410 7632 403474 +rect -400 403394 7632 403410 +rect -400 403330 6660 403394 +rect 6724 403330 6740 403394 +rect 6804 403330 6820 403394 +rect 6884 403330 6900 403394 +rect 6964 403330 6980 403394 +rect 7044 403330 7060 403394 +rect 7124 403330 7140 403394 +rect 7204 403330 7220 403394 +rect 7284 403330 7300 403394 +rect 7364 403330 7380 403394 +rect 7444 403330 7460 403394 +rect 7524 403330 7540 403394 +rect 7604 403330 7632 403394 +rect -400 403314 7632 403330 +rect -400 403250 6660 403314 +rect 6724 403250 6740 403314 +rect 6804 403250 6820 403314 +rect 6884 403250 6900 403314 +rect 6964 403250 6980 403314 +rect 7044 403250 7060 403314 +rect 7124 403250 7140 403314 +rect 7204 403250 7220 403314 +rect 7284 403250 7300 403314 +rect 7364 403250 7380 403314 +rect 7444 403250 7460 403314 +rect 7524 403250 7540 403314 +rect 7604 403250 7632 403314 +rect -400 403234 7632 403250 +rect -400 403170 6660 403234 +rect 6724 403170 6740 403234 +rect 6804 403170 6820 403234 +rect 6884 403170 6900 403234 +rect 6964 403170 6980 403234 +rect 7044 403170 7060 403234 +rect 7124 403170 7140 403234 +rect 7204 403170 7220 403234 +rect 7284 403170 7300 403234 +rect 7364 403170 7380 403234 +rect 7444 403170 7460 403234 +rect 7524 403170 7540 403234 +rect 7604 403170 7632 403234 +rect -400 403154 7632 403170 +rect -400 403090 6660 403154 +rect 6724 403090 6740 403154 +rect 6804 403090 6820 403154 +rect 6884 403090 6900 403154 +rect 6964 403090 6980 403154 +rect 7044 403090 7060 403154 +rect 7124 403090 7140 403154 +rect 7204 403090 7220 403154 +rect 7284 403090 7300 403154 +rect 7364 403090 7380 403154 +rect 7444 403090 7460 403154 +rect 7524 403090 7540 403154 +rect 7604 403090 7632 403154 +rect -400 403074 7632 403090 +rect -400 403010 6660 403074 +rect 6724 403010 6740 403074 +rect 6804 403010 6820 403074 +rect 6884 403010 6900 403074 +rect 6964 403010 6980 403074 +rect 7044 403010 7060 403074 +rect 7124 403010 7140 403074 +rect 7204 403010 7220 403074 +rect 7284 403010 7300 403074 +rect 7364 403010 7380 403074 +rect 7444 403010 7460 403074 +rect 7524 403010 7540 403074 +rect 7604 403010 7632 403074 +rect -400 402994 7632 403010 +rect -400 402930 6660 402994 +rect 6724 402930 6740 402994 +rect 6804 402930 6820 402994 +rect 6884 402930 6900 402994 +rect 6964 402930 6980 402994 +rect 7044 402930 7060 402994 +rect 7124 402930 7140 402994 +rect 7204 402930 7220 402994 +rect 7284 402930 7300 402994 +rect 7364 402930 7380 402994 +rect 7444 402930 7460 402994 +rect 7524 402930 7540 402994 +rect 7604 402930 7632 402994 +rect -400 402914 7632 402930 +rect -400 402850 6660 402914 +rect 6724 402850 6740 402914 +rect 6804 402850 6820 402914 +rect 6884 402850 6900 402914 +rect 6964 402850 6980 402914 +rect 7044 402850 7060 402914 +rect 7124 402850 7140 402914 +rect 7204 402850 7220 402914 +rect 7284 402850 7300 402914 +rect 7364 402850 7380 402914 +rect 7444 402850 7460 402914 +rect 7524 402850 7540 402914 +rect 7604 402850 7632 402914 +rect -400 402834 7632 402850 +rect -400 402770 6660 402834 +rect 6724 402770 6740 402834 +rect 6804 402770 6820 402834 +rect 6884 402770 6900 402834 +rect 6964 402770 6980 402834 +rect 7044 402770 7060 402834 +rect 7124 402770 7140 402834 +rect 7204 402770 7220 402834 +rect 7284 402770 7300 402834 +rect 7364 402770 7380 402834 +rect 7444 402770 7460 402834 +rect 7524 402770 7540 402834 +rect 7604 402770 7632 402834 +rect -400 402754 7632 402770 +rect -400 402690 6660 402754 +rect 6724 402690 6740 402754 +rect 6804 402690 6820 402754 +rect 6884 402690 6900 402754 +rect 6964 402690 6980 402754 +rect 7044 402690 7060 402754 +rect 7124 402690 7140 402754 +rect 7204 402690 7220 402754 +rect 7284 402690 7300 402754 +rect 7364 402690 7380 402754 +rect 7444 402690 7460 402754 +rect 7524 402690 7540 402754 +rect 7604 402690 7632 402754 +rect -400 402674 7632 402690 +rect -400 402610 6660 402674 +rect 6724 402610 6740 402674 +rect 6804 402610 6820 402674 +rect 6884 402610 6900 402674 +rect 6964 402610 6980 402674 +rect 7044 402610 7060 402674 +rect 7124 402610 7140 402674 +rect 7204 402610 7220 402674 +rect 7284 402610 7300 402674 +rect 7364 402610 7380 402674 +rect 7444 402610 7460 402674 +rect 7524 402610 7540 402674 +rect 7604 402610 7632 402674 +rect -400 402594 7632 402610 +rect -400 402530 6660 402594 +rect 6724 402530 6740 402594 +rect 6804 402530 6820 402594 +rect 6884 402530 6900 402594 +rect 6964 402530 6980 402594 +rect 7044 402530 7060 402594 +rect 7124 402530 7140 402594 +rect 7204 402530 7220 402594 +rect 7284 402530 7300 402594 +rect 7364 402530 7380 402594 +rect 7444 402530 7460 402594 +rect 7524 402530 7540 402594 +rect 7604 402530 7632 402594 +rect -400 402514 7632 402530 +rect -400 402450 6660 402514 +rect 6724 402450 6740 402514 +rect 6804 402450 6820 402514 +rect 6884 402450 6900 402514 +rect 6964 402450 6980 402514 +rect 7044 402450 7060 402514 +rect 7124 402450 7140 402514 +rect 7204 402450 7220 402514 +rect 7284 402450 7300 402514 +rect 7364 402450 7380 402514 +rect 7444 402450 7460 402514 +rect 7524 402450 7540 402514 +rect 7604 402450 7632 402514 +rect -400 402434 7632 402450 +rect -400 402370 6660 402434 +rect 6724 402370 6740 402434 +rect 6804 402370 6820 402434 +rect 6884 402370 6900 402434 +rect 6964 402370 6980 402434 +rect 7044 402370 7060 402434 +rect 7124 402370 7140 402434 +rect 7204 402370 7220 402434 +rect 7284 402370 7300 402434 +rect 7364 402370 7380 402434 +rect 7444 402370 7460 402434 +rect 7524 402370 7540 402434 +rect 7604 402370 7632 402434 +rect -400 402354 7632 402370 +rect -400 402290 6660 402354 +rect 6724 402290 6740 402354 +rect 6804 402290 6820 402354 +rect 6884 402290 6900 402354 +rect 6964 402290 6980 402354 +rect 7044 402290 7060 402354 +rect 7124 402290 7140 402354 +rect 7204 402290 7220 402354 +rect 7284 402290 7300 402354 +rect 7364 402290 7380 402354 +rect 7444 402290 7460 402354 +rect 7524 402290 7540 402354 +rect 7604 402290 7632 402354 +rect -400 402274 7632 402290 +rect -400 402210 6660 402274 +rect 6724 402210 6740 402274 +rect 6804 402210 6820 402274 +rect 6884 402210 6900 402274 +rect 6964 402210 6980 402274 +rect 7044 402210 7060 402274 +rect 7124 402210 7140 402274 +rect 7204 402210 7220 402274 +rect 7284 402210 7300 402274 +rect 7364 402210 7380 402274 +rect 7444 402210 7460 402274 +rect 7524 402210 7540 402274 +rect 7604 402210 7632 402274 +rect -400 402194 7632 402210 +rect -400 402130 6660 402194 +rect 6724 402130 6740 402194 +rect 6804 402130 6820 402194 +rect 6884 402130 6900 402194 +rect 6964 402130 6980 402194 +rect 7044 402130 7060 402194 +rect 7124 402130 7140 402194 +rect 7204 402130 7220 402194 +rect 7284 402130 7300 402194 +rect 7364 402130 7380 402194 +rect 7444 402130 7460 402194 +rect 7524 402130 7540 402194 +rect 7604 402130 7632 402194 +rect -400 402114 7632 402130 +rect -400 402050 6660 402114 +rect 6724 402050 6740 402114 +rect 6804 402050 6820 402114 +rect 6884 402050 6900 402114 +rect 6964 402050 6980 402114 +rect 7044 402050 7060 402114 +rect 7124 402050 7140 402114 +rect 7204 402050 7220 402114 +rect 7284 402050 7300 402114 +rect 7364 402050 7380 402114 +rect 7444 402050 7460 402114 +rect 7524 402050 7540 402114 +rect 7604 402050 7632 402114 +rect -400 402034 7632 402050 +rect -400 401970 6660 402034 +rect 6724 401970 6740 402034 +rect 6804 401970 6820 402034 +rect 6884 401970 6900 402034 +rect 6964 401970 6980 402034 +rect 7044 401970 7060 402034 +rect 7124 401970 7140 402034 +rect 7204 401970 7220 402034 +rect 7284 401970 7300 402034 +rect 7364 401970 7380 402034 +rect 7444 401970 7460 402034 +rect 7524 401970 7540 402034 +rect 7604 401970 7632 402034 +rect -400 401954 7632 401970 +rect -400 401890 6660 401954 +rect 6724 401890 6740 401954 +rect 6804 401890 6820 401954 +rect 6884 401890 6900 401954 +rect 6964 401890 6980 401954 +rect 7044 401890 7060 401954 +rect 7124 401890 7140 401954 +rect 7204 401890 7220 401954 +rect 7284 401890 7300 401954 +rect 7364 401890 7380 401954 +rect 7444 401890 7460 401954 +rect 7524 401890 7540 401954 +rect 7604 401890 7632 401954 +rect -400 401874 7632 401890 +rect -400 401810 6660 401874 +rect 6724 401810 6740 401874 +rect 6804 401810 6820 401874 +rect 6884 401810 6900 401874 +rect 6964 401810 6980 401874 +rect 7044 401810 7060 401874 +rect 7124 401810 7140 401874 +rect 7204 401810 7220 401874 +rect 7284 401810 7300 401874 +rect 7364 401810 7380 401874 +rect 7444 401810 7460 401874 +rect 7524 401810 7540 401874 +rect 7604 401810 7632 401874 +rect -400 401794 7632 401810 +rect -400 401730 6660 401794 +rect 6724 401730 6740 401794 +rect 6804 401730 6820 401794 +rect 6884 401730 6900 401794 +rect 6964 401730 6980 401794 +rect 7044 401730 7060 401794 +rect 7124 401730 7140 401794 +rect 7204 401730 7220 401794 +rect 7284 401730 7300 401794 +rect 7364 401730 7380 401794 +rect 7444 401730 7460 401794 +rect 7524 401730 7540 401794 +rect 7604 401730 7632 401794 +rect -400 401714 7632 401730 +rect -400 401650 6660 401714 +rect 6724 401650 6740 401714 +rect 6804 401650 6820 401714 +rect 6884 401650 6900 401714 +rect 6964 401650 6980 401714 +rect 7044 401650 7060 401714 +rect 7124 401650 7140 401714 +rect 7204 401650 7220 401714 +rect 7284 401650 7300 401714 +rect 7364 401650 7380 401714 +rect 7444 401650 7460 401714 +rect 7524 401650 7540 401714 +rect 7604 401650 7632 401714 +rect -400 401634 7632 401650 +rect -400 401570 6660 401634 +rect 6724 401570 6740 401634 +rect 6804 401570 6820 401634 +rect 6884 401570 6900 401634 +rect 6964 401570 6980 401634 +rect 7044 401570 7060 401634 +rect 7124 401570 7140 401634 +rect 7204 401570 7220 401634 +rect 7284 401570 7300 401634 +rect 7364 401570 7380 401634 +rect 7444 401570 7460 401634 +rect 7524 401570 7540 401634 +rect 7604 401570 7632 401634 +rect -400 401554 7632 401570 +rect -400 401490 6660 401554 +rect 6724 401490 6740 401554 +rect 6804 401490 6820 401554 +rect 6884 401490 6900 401554 +rect 6964 401490 6980 401554 +rect 7044 401490 7060 401554 +rect 7124 401490 7140 401554 +rect 7204 401490 7220 401554 +rect 7284 401490 7300 401554 +rect 7364 401490 7380 401554 +rect 7444 401490 7460 401554 +rect 7524 401490 7540 401554 +rect 7604 401490 7632 401554 +rect -400 401474 7632 401490 +rect -400 401410 6660 401474 +rect 6724 401410 6740 401474 +rect 6804 401410 6820 401474 +rect 6884 401410 6900 401474 +rect 6964 401410 6980 401474 +rect 7044 401410 7060 401474 +rect 7124 401410 7140 401474 +rect 7204 401410 7220 401474 +rect 7284 401410 7300 401474 +rect 7364 401410 7380 401474 +rect 7444 401410 7460 401474 +rect 7524 401410 7540 401474 +rect 7604 401410 7632 401474 +rect -400 401394 7632 401410 +rect -400 401330 6660 401394 +rect 6724 401330 6740 401394 +rect 6804 401330 6820 401394 +rect 6884 401330 6900 401394 +rect 6964 401330 6980 401394 +rect 7044 401330 7060 401394 +rect 7124 401330 7140 401394 +rect 7204 401330 7220 401394 +rect 7284 401330 7300 401394 +rect 7364 401330 7380 401394 +rect 7444 401330 7460 401394 +rect 7524 401330 7540 401394 +rect 7604 401330 7632 401394 +rect -400 401314 7632 401330 +rect -400 401250 6660 401314 +rect 6724 401250 6740 401314 +rect 6804 401250 6820 401314 +rect 6884 401250 6900 401314 +rect 6964 401250 6980 401314 +rect 7044 401250 7060 401314 +rect 7124 401250 7140 401314 +rect 7204 401250 7220 401314 +rect 7284 401250 7300 401314 +rect 7364 401250 7380 401314 +rect 7444 401250 7460 401314 +rect 7524 401250 7540 401314 +rect 7604 401250 7632 401314 +rect -400 401234 7632 401250 +rect -400 401170 6660 401234 +rect 6724 401170 6740 401234 +rect 6804 401170 6820 401234 +rect 6884 401170 6900 401234 +rect 6964 401170 6980 401234 +rect 7044 401170 7060 401234 +rect 7124 401170 7140 401234 +rect 7204 401170 7220 401234 +rect 7284 401170 7300 401234 +rect 7364 401170 7380 401234 +rect 7444 401170 7460 401234 +rect 7524 401170 7540 401234 +rect 7604 401170 7632 401234 +rect -400 401154 7632 401170 +rect -400 401090 6660 401154 +rect 6724 401090 6740 401154 +rect 6804 401090 6820 401154 +rect 6884 401090 6900 401154 +rect 6964 401090 6980 401154 +rect 7044 401090 7060 401154 +rect 7124 401090 7140 401154 +rect 7204 401090 7220 401154 +rect 7284 401090 7300 401154 +rect 7364 401090 7380 401154 +rect 7444 401090 7460 401154 +rect 7524 401090 7540 401154 +rect 7604 401090 7632 401154 +rect -400 401074 7632 401090 +rect -400 401010 6660 401074 +rect 6724 401010 6740 401074 +rect 6804 401010 6820 401074 +rect 6884 401010 6900 401074 +rect 6964 401010 6980 401074 +rect 7044 401010 7060 401074 +rect 7124 401010 7140 401074 +rect 7204 401010 7220 401074 +rect 7284 401010 7300 401074 +rect 7364 401010 7380 401074 +rect 7444 401010 7460 401074 +rect 7524 401010 7540 401074 +rect 7604 401010 7632 401074 +rect -400 400994 7632 401010 +rect -400 400930 6660 400994 +rect 6724 400930 6740 400994 +rect 6804 400930 6820 400994 +rect 6884 400930 6900 400994 +rect 6964 400930 6980 400994 +rect 7044 400930 7060 400994 +rect 7124 400930 7140 400994 +rect 7204 400930 7220 400994 +rect 7284 400930 7300 400994 +rect 7364 400930 7380 400994 +rect 7444 400930 7460 400994 +rect 7524 400930 7540 400994 +rect 7604 400930 7632 400994 +rect -400 400914 7632 400930 +rect -400 400850 6660 400914 +rect 6724 400850 6740 400914 +rect 6804 400850 6820 400914 +rect 6884 400850 6900 400914 +rect 6964 400850 6980 400914 +rect 7044 400850 7060 400914 +rect 7124 400850 7140 400914 +rect 7204 400850 7220 400914 +rect 7284 400850 7300 400914 +rect 7364 400850 7380 400914 +rect 7444 400850 7460 400914 +rect 7524 400850 7540 400914 +rect 7604 400850 7632 400914 +rect -400 400834 7632 400850 +rect -400 400770 6660 400834 +rect 6724 400770 6740 400834 +rect 6804 400770 6820 400834 +rect 6884 400770 6900 400834 +rect 6964 400770 6980 400834 +rect 7044 400770 7060 400834 +rect 7124 400770 7140 400834 +rect 7204 400770 7220 400834 +rect 7284 400770 7300 400834 +rect 7364 400770 7380 400834 +rect 7444 400770 7460 400834 +rect 7524 400770 7540 400834 +rect 7604 400770 7632 400834 +rect -400 400754 7632 400770 +rect -400 400690 6660 400754 +rect 6724 400690 6740 400754 +rect 6804 400690 6820 400754 +rect 6884 400690 6900 400754 +rect 6964 400690 6980 400754 +rect 7044 400690 7060 400754 +rect 7124 400690 7140 400754 +rect 7204 400690 7220 400754 +rect 7284 400690 7300 400754 +rect 7364 400690 7380 400754 +rect 7444 400690 7460 400754 +rect 7524 400690 7540 400754 +rect 7604 400690 7632 400754 +rect -400 400674 7632 400690 +rect -400 400610 6660 400674 +rect 6724 400610 6740 400674 +rect 6804 400610 6820 400674 +rect 6884 400610 6900 400674 +rect 6964 400610 6980 400674 +rect 7044 400610 7060 400674 +rect 7124 400610 7140 400674 +rect 7204 400610 7220 400674 +rect 7284 400610 7300 400674 +rect 7364 400610 7380 400674 +rect 7444 400610 7460 400674 +rect 7524 400610 7540 400674 +rect 7604 400610 7632 400674 +rect -400 400594 7632 400610 +rect -400 400530 6660 400594 +rect 6724 400530 6740 400594 +rect 6804 400530 6820 400594 +rect 6884 400530 6900 400594 +rect 6964 400530 6980 400594 +rect 7044 400530 7060 400594 +rect 7124 400530 7140 400594 +rect 7204 400530 7220 400594 +rect 7284 400530 7300 400594 +rect 7364 400530 7380 400594 +rect 7444 400530 7460 400594 +rect 7524 400530 7540 400594 +rect 7604 400530 7632 400594 +rect -400 400514 7632 400530 +rect -400 400450 6660 400514 +rect 6724 400450 6740 400514 +rect 6804 400450 6820 400514 +rect 6884 400450 6900 400514 +rect 6964 400450 6980 400514 +rect 7044 400450 7060 400514 +rect 7124 400450 7140 400514 +rect 7204 400450 7220 400514 +rect 7284 400450 7300 400514 +rect 7364 400450 7380 400514 +rect 7444 400450 7460 400514 +rect 7524 400450 7540 400514 +rect 7604 400450 7632 400514 +rect -400 400434 7632 400450 +rect -400 400370 6660 400434 +rect 6724 400370 6740 400434 +rect 6804 400370 6820 400434 +rect 6884 400370 6900 400434 +rect 6964 400370 6980 400434 +rect 7044 400370 7060 400434 +rect 7124 400370 7140 400434 +rect 7204 400370 7220 400434 +rect 7284 400370 7300 400434 +rect 7364 400370 7380 400434 +rect 7444 400370 7460 400434 +rect 7524 400370 7540 400434 +rect 7604 400370 7632 400434 +rect -400 400354 7632 400370 +rect -400 400290 6660 400354 +rect 6724 400290 6740 400354 +rect 6804 400290 6820 400354 +rect 6884 400290 6900 400354 +rect 6964 400290 6980 400354 +rect 7044 400290 7060 400354 +rect 7124 400290 7140 400354 +rect 7204 400290 7220 400354 +rect 7284 400290 7300 400354 +rect 7364 400290 7380 400354 +rect 7444 400290 7460 400354 +rect 7524 400290 7540 400354 +rect 7604 400290 7632 400354 +rect -400 400274 7632 400290 +rect -400 400210 6660 400274 +rect 6724 400210 6740 400274 +rect 6804 400210 6820 400274 +rect 6884 400210 6900 400274 +rect 6964 400210 6980 400274 +rect 7044 400210 7060 400274 +rect 7124 400210 7140 400274 +rect 7204 400210 7220 400274 +rect 7284 400210 7300 400274 +rect 7364 400210 7380 400274 +rect 7444 400210 7460 400274 +rect 7524 400210 7540 400274 +rect 7604 400210 7632 400274 +rect -400 400194 7632 400210 +rect -400 400130 6660 400194 +rect 6724 400130 6740 400194 +rect 6804 400130 6820 400194 +rect 6884 400130 6900 400194 +rect 6964 400130 6980 400194 +rect 7044 400130 7060 400194 +rect 7124 400130 7140 400194 +rect 7204 400130 7220 400194 +rect 7284 400130 7300 400194 +rect 7364 400130 7380 400194 +rect 7444 400130 7460 400194 +rect 7524 400130 7540 400194 +rect 7604 400130 7632 400194 +rect -400 400114 7632 400130 +rect -400 400050 6660 400114 +rect 6724 400050 6740 400114 +rect 6804 400050 6820 400114 +rect 6884 400050 6900 400114 +rect 6964 400050 6980 400114 +rect 7044 400050 7060 400114 +rect 7124 400050 7140 400114 +rect 7204 400050 7220 400114 +rect 7284 400050 7300 400114 +rect 7364 400050 7380 400114 +rect 7444 400050 7460 400114 +rect 7524 400050 7540 400114 +rect 7604 400050 7632 400114 +rect -400 400034 7632 400050 +rect -400 399970 6660 400034 +rect 6724 399970 6740 400034 +rect 6804 399970 6820 400034 +rect 6884 399970 6900 400034 +rect 6964 399970 6980 400034 +rect 7044 399970 7060 400034 +rect 7124 399970 7140 400034 +rect 7204 399970 7220 400034 +rect 7284 399970 7300 400034 +rect 7364 399970 7380 400034 +rect 7444 399970 7460 400034 +rect 7524 399970 7540 400034 +rect 7604 399970 7632 400034 +rect -400 399954 7632 399970 +rect -400 399890 6660 399954 +rect 6724 399890 6740 399954 +rect 6804 399890 6820 399954 +rect 6884 399890 6900 399954 +rect 6964 399890 6980 399954 +rect 7044 399890 7060 399954 +rect 7124 399890 7140 399954 +rect 7204 399890 7220 399954 +rect 7284 399890 7300 399954 +rect 7364 399890 7380 399954 +rect 7444 399890 7460 399954 +rect 7524 399890 7540 399954 +rect 7604 399890 7632 399954 +rect -400 399874 7632 399890 +rect -400 399810 6660 399874 +rect 6724 399810 6740 399874 +rect 6804 399810 6820 399874 +rect 6884 399810 6900 399874 +rect 6964 399810 6980 399874 +rect 7044 399810 7060 399874 +rect 7124 399810 7140 399874 +rect 7204 399810 7220 399874 +rect 7284 399810 7300 399874 +rect 7364 399810 7380 399874 +rect 7444 399810 7460 399874 +rect 7524 399810 7540 399874 +rect 7604 399810 7632 399874 +rect -400 399794 7632 399810 +rect -400 399730 6660 399794 +rect 6724 399730 6740 399794 +rect 6804 399730 6820 399794 +rect 6884 399730 6900 399794 +rect 6964 399730 6980 399794 +rect 7044 399730 7060 399794 +rect 7124 399730 7140 399794 +rect 7204 399730 7220 399794 +rect 7284 399730 7300 399794 +rect 7364 399730 7380 399794 +rect 7444 399730 7460 399794 +rect 7524 399730 7540 399794 +rect 7604 399730 7632 399794 +rect -400 399714 7632 399730 +rect -400 399650 6660 399714 +rect 6724 399650 6740 399714 +rect 6804 399650 6820 399714 +rect 6884 399650 6900 399714 +rect 6964 399650 6980 399714 +rect 7044 399650 7060 399714 +rect 7124 399650 7140 399714 +rect 7204 399650 7220 399714 +rect 7284 399650 7300 399714 +rect 7364 399650 7380 399714 +rect 7444 399650 7460 399714 +rect 7524 399650 7540 399714 +rect 7604 399650 7632 399714 +rect -400 399634 7632 399650 +rect -400 399570 6660 399634 +rect 6724 399570 6740 399634 +rect 6804 399570 6820 399634 +rect 6884 399570 6900 399634 +rect 6964 399570 6980 399634 +rect 7044 399570 7060 399634 +rect 7124 399570 7140 399634 +rect 7204 399570 7220 399634 +rect 7284 399570 7300 399634 +rect 7364 399570 7380 399634 +rect 7444 399570 7460 399634 +rect 7524 399570 7540 399634 +rect 7604 399570 7632 399634 +rect -400 399554 7632 399570 +rect -400 399490 6660 399554 +rect 6724 399490 6740 399554 +rect 6804 399490 6820 399554 +rect 6884 399490 6900 399554 +rect 6964 399490 6980 399554 +rect 7044 399490 7060 399554 +rect 7124 399490 7140 399554 +rect 7204 399490 7220 399554 +rect 7284 399490 7300 399554 +rect 7364 399490 7380 399554 +rect 7444 399490 7460 399554 +rect 7524 399490 7540 399554 +rect 7604 399490 7632 399554 +rect -400 399474 7632 399490 +rect -400 399410 6660 399474 +rect 6724 399410 6740 399474 +rect 6804 399410 6820 399474 +rect 6884 399410 6900 399474 +rect 6964 399410 6980 399474 +rect 7044 399410 7060 399474 +rect 7124 399410 7140 399474 +rect 7204 399410 7220 399474 +rect 7284 399410 7300 399474 +rect 7364 399410 7380 399474 +rect 7444 399410 7460 399474 +rect 7524 399410 7540 399474 +rect 7604 399410 7632 399474 +rect -400 399394 7632 399410 +rect -400 399330 6660 399394 +rect 6724 399330 6740 399394 +rect 6804 399330 6820 399394 +rect 6884 399330 6900 399394 +rect 6964 399330 6980 399394 +rect 7044 399330 7060 399394 +rect 7124 399330 7140 399394 +rect 7204 399330 7220 399394 +rect 7284 399330 7300 399394 +rect 7364 399330 7380 399394 +rect 7444 399330 7460 399394 +rect 7524 399330 7540 399394 +rect 7604 399330 7632 399394 +rect -400 399314 7632 399330 +rect -400 399250 6660 399314 +rect 6724 399250 6740 399314 +rect 6804 399250 6820 399314 +rect 6884 399250 6900 399314 +rect 6964 399250 6980 399314 +rect 7044 399250 7060 399314 +rect 7124 399250 7140 399314 +rect 7204 399250 7220 399314 +rect 7284 399250 7300 399314 +rect 7364 399250 7380 399314 +rect 7444 399250 7460 399314 +rect 7524 399250 7540 399314 +rect 7604 399250 7632 399314 +rect -400 399234 7632 399250 +rect -400 399170 6660 399234 +rect 6724 399170 6740 399234 +rect 6804 399170 6820 399234 +rect 6884 399170 6900 399234 +rect 6964 399170 6980 399234 +rect 7044 399170 7060 399234 +rect 7124 399170 7140 399234 +rect 7204 399170 7220 399234 +rect 7284 399170 7300 399234 +rect 7364 399170 7380 399234 +rect 7444 399170 7460 399234 +rect 7524 399170 7540 399234 +rect 7604 399170 7632 399234 +rect -400 399154 7632 399170 +rect -400 399090 6660 399154 +rect 6724 399090 6740 399154 +rect 6804 399090 6820 399154 +rect 6884 399090 6900 399154 +rect 6964 399090 6980 399154 +rect 7044 399090 7060 399154 +rect 7124 399090 7140 399154 +rect 7204 399090 7220 399154 +rect 7284 399090 7300 399154 +rect 7364 399090 7380 399154 +rect 7444 399090 7460 399154 +rect 7524 399090 7540 399154 +rect 7604 399090 7632 399154 +rect -400 399074 7632 399090 +rect -400 399010 6660 399074 +rect 6724 399010 6740 399074 +rect 6804 399010 6820 399074 +rect 6884 399010 6900 399074 +rect 6964 399010 6980 399074 +rect 7044 399010 7060 399074 +rect 7124 399010 7140 399074 +rect 7204 399010 7220 399074 +rect 7284 399010 7300 399074 +rect 7364 399010 7380 399074 +rect 7444 399010 7460 399074 +rect 7524 399010 7540 399074 +rect 7604 399010 7632 399074 +rect -400 398994 7632 399010 +rect -400 398930 6660 398994 +rect 6724 398930 6740 398994 +rect 6804 398930 6820 398994 +rect 6884 398930 6900 398994 +rect 6964 398930 6980 398994 +rect 7044 398930 7060 398994 +rect 7124 398930 7140 398994 +rect 7204 398930 7220 398994 +rect 7284 398930 7300 398994 +rect 7364 398930 7380 398994 +rect 7444 398930 7460 398994 +rect 7524 398930 7540 398994 +rect 7604 398930 7632 398994 +rect -400 398914 7632 398930 +rect -400 398850 6660 398914 +rect 6724 398850 6740 398914 +rect 6804 398850 6820 398914 +rect 6884 398850 6900 398914 +rect 6964 398850 6980 398914 +rect 7044 398850 7060 398914 +rect 7124 398850 7140 398914 +rect 7204 398850 7220 398914 +rect 7284 398850 7300 398914 +rect 7364 398850 7380 398914 +rect 7444 398850 7460 398914 +rect 7524 398850 7540 398914 +rect 7604 398850 7632 398914 +rect -400 398834 7632 398850 +rect -400 398770 6660 398834 +rect 6724 398770 6740 398834 +rect 6804 398770 6820 398834 +rect 6884 398770 6900 398834 +rect 6964 398770 6980 398834 +rect 7044 398770 7060 398834 +rect 7124 398770 7140 398834 +rect 7204 398770 7220 398834 +rect 7284 398770 7300 398834 +rect 7364 398770 7380 398834 +rect 7444 398770 7460 398834 +rect 7524 398770 7540 398834 +rect 7604 398770 7632 398834 +rect -400 398762 7632 398770 +rect 933 396946 999 396949 +rect 933 396944 23260 396946 +rect 933 396888 938 396944 +rect 994 396888 23260 396944 +rect 933 396886 23260 396888 +rect 933 396883 999 396886 rect 609880 396880 609944 396886 rect 609880 396810 609944 396816 rect 633266 383584 633726 388364 @@ -9636,82 +14680,94 @@ rect 442 368639 447 368695 rect -400 368634 447 368639 rect -400 368632 400 368634 rect -400 367960 400 368088 -rect 381 367570 447 367573 -rect 606 367570 612 367572 -rect 381 367568 612 367570 +rect 381 367572 447 367573 +rect 381 367568 428 367572 +rect 492 367570 498 367572 rect 381 367512 386 367568 -rect 442 367512 612 367568 -rect 381 367510 612 367512 -rect 381 367507 447 367510 -rect 606 367508 612 367510 -rect 676 367508 682 367572 +rect 381 367508 428 367512 +rect 492 367510 538 367570 +rect 492 367508 498 367510 +rect 381 367507 447 367508 +rect 473 367028 539 367029 +rect 422 367026 428 367028 +rect 382 366966 428 367026 +rect 492 367024 539 367028 +rect 534 366968 539 367024 +rect 422 366964 428 366966 +rect 492 366964 539 366968 +rect 473 366963 539 366964 rect -400 366860 400 366862 -rect -400 366857 447 366860 -rect 606 366857 612 366859 -rect -400 366855 612 366857 +rect -400 366855 447 366860 rect -400 366799 386 366855 -rect 442 366799 612 366855 -rect -400 366797 612 366799 -rect -400 366794 447 366797 -rect 606 366795 612 366797 -rect 676 366795 682 366859 +rect 442 366799 447 366855 +rect -400 366794 447 366799 rect -400 366792 400 366794 rect -400 366077 400 366291 -rect -400 365664 400 365666 -rect -400 365659 447 365664 -rect -400 365603 386 365659 -rect 442 365603 447 365659 -rect -400 365598 447 365603 -rect -400 365596 400 365598 -rect -400 365020 400 365022 -rect -400 365015 447 365020 -rect -400 364959 386 365015 -rect 442 364959 447 365015 -rect -400 364954 447 364959 -rect -400 364952 400 364954 -rect -400 364376 400 364378 -rect -400 364371 447 364376 -rect -400 364315 386 364371 -rect 442 364315 447 364371 -rect -400 364310 447 364315 -rect -400 364308 400 364310 -rect -400 363821 400 363826 -rect -400 363764 490 363821 -rect -400 363756 244 363764 -rect 238 363700 244 363756 -rect 308 363702 490 363764 -rect 308 363700 314 363702 -rect -400 361340 400 361342 -rect -400 361335 447 361340 -rect -400 361279 386 361335 -rect 442 361279 447 361335 -rect -400 361274 447 361279 -rect -400 361272 400 361274 +rect -400 365661 400 365666 +rect 473 365661 539 365664 +rect -400 365659 539 365661 +rect -400 365603 478 365659 +rect 534 365603 539 365659 +rect -400 365601 539 365603 +rect -400 365596 400 365601 +rect 473 365598 539 365601 +rect -400 365017 400 365022 +rect 473 365017 539 365020 +rect -400 365015 539 365017 +rect -400 364959 478 365015 +rect 534 364959 539 365015 +rect -400 364957 539 364959 +rect -400 364952 400 364957 +rect 473 364954 539 364957 +rect -400 364373 400 364378 +rect 473 364373 539 364376 +rect -400 364371 539 364373 +rect -400 364315 478 364371 +rect 534 364315 539 364371 +rect -400 364313 539 364315 +rect -400 364308 400 364313 +rect 473 364310 539 364313 +rect -400 363824 400 363826 +rect -400 363819 447 363824 +rect -400 363763 386 363819 +rect 442 363763 447 363819 +rect -400 363758 447 363763 +rect -400 363756 400 363758 +rect -400 361337 400 361342 +rect 473 361337 539 361340 +rect 606 361337 612 361339 +rect -400 361335 612 361337 +rect -400 361279 478 361335 +rect 534 361279 612 361335 +rect -400 361277 612 361279 +rect -400 361272 400 361277 +rect 473 361274 539 361277 +rect 606 361275 612 361277 +rect 676 361275 682 361339 rect -400 360696 400 360698 -rect -400 360691 447 360696 -rect -400 360635 386 360691 -rect 442 360635 447 360691 -rect -400 360630 447 360635 -rect -400 360628 400 360630 +rect -400 360693 447 360696 +rect -400 360691 490 360693 +rect -400 360636 386 360691 +rect -400 360628 244 360636 +rect 238 360572 244 360628 +rect 308 360635 386 360636 +rect 442 360635 490 360691 +rect 308 360574 490 360635 +rect 308 360572 314 360574 rect -400 360049 400 360054 -rect 473 360049 539 360052 -rect -400 360047 539 360049 -rect -400 359991 478 360047 -rect 534 359991 539 360047 -rect -400 359989 539 359991 +rect 606 360049 612 360051 +rect -400 359989 612 360049 rect -400 359984 400 359989 -rect 473 359986 539 359989 -rect -400 359500 400 359502 -rect -400 359497 447 359500 -rect 606 359497 612 359499 -rect -400 359495 612 359497 -rect -400 359439 386 359495 -rect 442 359439 612 359495 -rect -400 359437 612 359439 -rect -400 359434 447 359437 -rect 606 359435 612 359437 -rect 676 359435 682 359499 -rect -400 359432 400 359434 +rect 606 359987 612 359989 +rect 676 359987 682 360051 +rect 1894 359546 1900 359548 +rect -400 359497 400 359502 +rect 798 359497 1900 359546 +rect -400 359486 1900 359497 +rect -400 359437 858 359486 +rect 1894 359484 1900 359486 +rect 1964 359484 1970 359548 +rect -400 359432 400 359437 rect -400 357657 400 357662 rect 606 357657 612 357659 rect -400 357597 612 357657 @@ -9719,26 +14775,27 @@ rect -400 357592 400 357597 rect 606 357595 612 357597 rect 676 357595 682 357659 rect -400 357013 400 357018 -rect -400 356964 490 357013 -rect -400 356948 60 356964 -rect 54 356900 60 356948 -rect 124 356962 490 356964 -rect 606 356962 612 356964 -rect 124 356902 612 356962 -rect 124 356900 130 356902 -rect 606 356900 612 356902 -rect 676 356900 682 356964 -rect 238 356374 244 356420 -rect -400 356356 244 356374 -rect 308 356418 314 356420 -rect 308 356356 490 356418 +rect 606 357013 612 357015 +rect -400 356953 612 357013 +rect -400 356948 400 356953 +rect 606 356951 612 356953 +rect 676 356951 682 357015 +rect 54 356374 60 356420 +rect -400 356356 60 356374 +rect 124 356418 130 356420 +rect 606 356418 612 356420 +rect 124 356358 612 356418 +rect 124 356356 490 356358 +rect 606 356356 612 356358 +rect 676 356356 682 356420 rect -400 356309 490 356356 rect -400 356304 400 356309 rect -400 355752 400 355822 -rect 422 349704 428 349706 -rect -400 349644 428 349704 -rect 422 349642 428 349644 -rect 492 349642 498 349706 +rect 238 349704 244 349756 +rect -400 349692 244 349704 +rect 308 349754 314 349756 +rect 308 349692 490 349754 +rect -400 349644 490 349692 rect 632462 348005 632468 348069 rect 632532 348067 632538 348069 rect 632926 348067 633726 348068 @@ -9775,6 +14832,12 @@ rect 632850 343559 633726 343615 rect 632789 343557 633726 343559 rect 632789 343554 632855 343557 rect 632926 343552 633726 343557 +rect 1025 343090 1091 343093 +rect 1025 343088 23260 343090 +rect 1025 343032 1030 343088 +rect 1086 343032 23260 343088 +rect 1025 343030 23260 343032 +rect 1025 343027 1091 343030 rect 609880 343024 609944 343030 rect 632926 342976 633726 342978 rect 609880 342954 609944 342960 @@ -9872,118 +14935,105 @@ rect 632881 331226 633726 331231 rect 632926 331224 633726 331226 rect 632926 329384 633726 329454 rect -400 327272 400 327342 -rect -400 325500 400 325502 -rect -400 325495 447 325500 -rect -400 325439 386 325495 -rect 442 325439 447 325495 -rect -400 325434 447 325439 -rect -400 325432 400 325434 +rect -400 325497 400 325502 +rect 606 325497 612 325499 +rect -400 325437 612 325497 +rect -400 325432 400 325437 +rect 606 325435 612 325437 +rect 676 325435 682 325499 rect -400 324760 400 324888 -rect -400 323660 400 323662 -rect -400 323655 447 323660 -rect -400 323599 386 323655 -rect 442 323599 447 323655 -rect -400 323594 447 323599 -rect -400 323592 400 323594 +rect -400 323657 400 323662 +rect -400 323644 444 323657 +rect -400 323592 428 323644 +rect 384 323582 428 323592 +rect 422 323580 428 323582 +rect 492 323580 498 323644 rect -400 322877 400 323091 -rect -400 322464 400 322466 -rect -400 322459 447 322464 -rect -400 322403 386 322459 -rect 442 322403 447 322459 -rect -400 322398 447 322403 -rect -400 322396 400 322398 -rect -400 321820 400 321822 +rect -400 322461 400 322466 +rect 606 322461 612 322463 +rect -400 322401 612 322461 +rect -400 322396 444 322401 +rect 606 322399 612 322401 +rect 676 322399 682 322463 +rect 246 322358 444 322396 +rect 246 321874 306 322358 +rect 246 321822 444 321874 +rect -400 321820 444 321822 rect -400 321815 447 321820 rect -400 321759 386 321815 rect 442 321759 447 321815 rect -400 321754 447 321759 rect -400 321752 400 321754 rect -400 321176 400 321178 -rect -400 321173 447 321176 -rect 606 321173 612 321175 -rect -400 321171 612 321173 +rect -400 321171 447 321176 rect -400 321115 386 321171 -rect 442 321115 612 321171 -rect -400 321113 612 321115 -rect -400 321110 447 321113 -rect 606 321111 612 321113 -rect 676 321111 682 321175 +rect 442 321115 447 321171 +rect -400 321110 447 321115 rect -400 321108 400 321110 -rect -400 320621 400 320626 -rect 790 320621 796 320623 -rect -400 320561 796 320621 -rect -400 320556 400 320561 -rect 790 320559 796 320561 -rect 860 320559 866 320623 -rect 381 318338 447 318341 -rect 606 318338 612 318340 -rect 381 318336 612 318338 -rect 381 318280 386 318336 -rect 442 318280 612 318336 -rect 381 318278 612 318280 -rect 381 318275 447 318278 -rect 606 318276 612 318278 -rect 676 318276 682 318340 +rect -400 320623 400 320626 +rect -400 320559 382 320623 +rect 446 320559 452 320623 +rect -400 320556 400 320559 rect -400 318140 400 318142 -rect -400 318135 447 318140 +rect -400 318137 447 318140 +rect 606 318137 612 318139 +rect -400 318135 612 318137 rect -400 318079 386 318135 -rect 442 318079 447 318135 -rect -400 318074 447 318079 +rect 442 318079 612 318135 +rect -400 318077 612 318079 +rect -400 318074 447 318077 +rect 606 318075 612 318077 +rect 676 318075 682 318139 rect -400 318072 400 318074 -rect -400 317496 400 317498 -rect -400 317491 447 317496 -rect -400 317435 386 317491 -rect 442 317435 447 317491 -rect -400 317430 447 317435 -rect -400 317428 400 317430 +rect -400 317495 400 317498 +rect -400 317431 382 317495 +rect 446 317431 452 317495 +rect -400 317428 400 317431 rect -400 316852 400 316854 rect -400 316847 447 316852 rect -400 316791 386 316847 rect 442 316791 447 316847 rect -400 316786 447 316791 rect -400 316784 400 316786 -rect -400 316300 400 316302 -rect -400 316295 447 316300 -rect -400 316239 386 316295 -rect 442 316239 447 316295 -rect -400 316234 447 316239 -rect -400 316232 400 316234 +rect -400 316297 400 316302 +rect 23054 316298 23060 316300 +rect 798 316297 23060 316298 +rect -400 316238 23060 316297 +rect -400 316237 858 316238 +rect -400 316232 400 316237 +rect 23054 316236 23060 316238 +rect 23124 316236 23130 316300 rect -400 314460 400 314462 rect -400 314455 447 314460 rect -400 314399 386 314455 rect 442 314399 447 314455 rect -400 314394 447 314399 -rect -400 314392 400 314394 -rect 54 313818 60 313852 -rect -400 313788 60 313818 -rect 124 313850 130 313852 -rect 381 313850 447 313853 -rect 124 313848 490 313850 -rect 124 313792 386 313848 -rect 442 313792 490 313848 -rect 124 313788 490 313792 -rect -400 313753 490 313788 -rect -400 313748 400 313753 -rect 381 313578 447 313581 -rect 790 313578 796 313580 -rect 381 313576 796 313578 -rect 381 313520 386 313576 -rect 442 313520 796 313576 -rect 381 313518 796 313520 -rect 381 313515 447 313518 -rect 790 313516 796 313518 -rect 860 313516 866 313580 +rect -400 314392 444 314394 +rect 246 314334 444 314392 +rect 246 313850 306 314334 +rect 246 313818 444 313850 +rect -400 313816 444 313818 +rect -400 313811 447 313816 +rect -400 313755 386 313811 +rect 442 313755 447 313811 +rect -400 313750 447 313755 +rect -400 313748 400 313750 rect -400 313172 400 313174 rect -400 313167 447 313172 rect -400 313111 386 313167 rect 442 313111 447 313167 rect -400 313106 447 313111 -rect -400 313104 400 313106 +rect -400 313104 444 313106 +rect 54 312972 60 313036 +rect 124 313034 130 313036 +rect 384 313034 444 313104 +rect 124 312974 444 313034 +rect 124 312972 130 312974 rect -400 312552 400 312622 -rect 606 306704 612 306706 -rect -400 306644 612 306704 -rect 606 306642 612 306644 -rect 676 306642 682 306706 +rect 422 306704 428 306706 +rect -400 306644 428 306704 +rect 422 306642 428 306644 +rect 492 306642 498 306706 rect 54 304704 60 304740 rect -400 304676 60 304704 rect 124 304738 130 304740 @@ -10100,6 +15150,12 @@ rect 632942 289448 632947 289504 rect 632830 289444 632836 289446 rect 632900 289444 632947 289448 rect 632881 289443 632947 289444 +rect 1117 289234 1183 289237 +rect 1117 289232 23260 289234 +rect 1117 289176 1122 289232 +rect 1178 289176 23260 289232 +rect 1117 289174 23260 289176 +rect 1117 289171 1183 289174 rect 609880 289168 609944 289174 rect 632926 289128 633726 289130 rect 609880 289098 609944 289104 @@ -10133,13 +15189,21 @@ rect 632881 286026 633726 286031 rect 632926 286024 633726 286026 rect 632926 284184 633726 284254 rect -400 284072 400 284142 -rect -400 282297 400 282302 -rect 606 282297 612 282299 -rect -400 282237 612 282297 -rect -400 282232 400 282237 -rect 606 282235 612 282237 -rect 676 282235 682 282299 +rect -400 282300 400 282302 +rect -400 282295 447 282300 +rect -400 282239 386 282295 +rect 442 282239 447 282295 +rect -400 282234 447 282239 +rect -400 282232 400 282234 rect -400 281560 400 281688 +rect 381 281212 447 281213 +rect 381 281208 428 281212 +rect 492 281210 498 281212 +rect 381 281152 386 281208 +rect 381 281148 428 281152 +rect 492 281150 538 281210 +rect 492 281148 498 281150 +rect 381 281147 447 281148 rect -400 280457 400 280462 rect 606 280457 612 280459 rect -400 280397 612 280457 @@ -10147,93 +15211,91 @@ rect -400 280392 400 280397 rect 606 280395 612 280397 rect 676 280395 682 280459 rect -400 279677 400 279891 -rect 381 279306 447 279309 -rect 606 279306 612 279308 -rect 381 279304 612 279306 -rect 381 279266 386 279304 -rect -400 279248 386 279266 -rect 442 279248 612 279304 -rect -400 279246 612 279248 -rect -400 279201 490 279246 -rect 606 279244 612 279246 -rect 676 279244 682 279308 -rect -400 279196 400 279201 -rect -400 278620 400 278622 -rect -400 278615 447 278620 -rect -400 278559 386 278615 -rect 442 278559 447 278615 -rect -400 278554 447 278559 -rect -400 278552 400 278554 -rect -400 277973 400 277978 -rect 473 277973 539 277976 -rect -400 277971 539 277973 -rect -400 277915 478 277971 -rect 534 277915 539 277971 -rect -400 277913 539 277915 -rect -400 277908 400 277913 -rect 473 277910 539 277913 -rect -400 277421 400 277426 -rect -400 277404 674 277421 -rect -400 277361 612 277404 -rect -400 277356 400 277361 -rect 606 277340 612 277361 -rect 676 277340 682 277404 -rect -400 274940 400 274942 -rect -400 274935 447 274940 -rect -400 274879 386 274935 -rect 442 274879 447 274935 -rect -400 274874 447 274879 -rect -400 274872 400 274874 +rect -400 279263 400 279266 +rect -400 279199 382 279263 +rect 446 279199 452 279263 +rect -400 279196 400 279199 +rect -400 278619 400 278622 +rect -400 278555 382 278619 +rect 446 278555 452 278619 +rect -400 278552 400 278555 +rect -400 277975 400 277978 +rect -400 277911 382 277975 +rect 446 277911 452 277975 +rect -400 277908 400 277911 +rect -400 277424 400 277426 +rect -400 277421 447 277424 +rect 606 277421 612 277423 +rect -400 277419 612 277421 +rect -400 277363 386 277419 +rect 442 277363 612 277419 +rect -400 277361 612 277363 +rect -400 277358 447 277361 +rect 606 277359 612 277361 +rect 676 277359 682 277423 +rect -400 277356 400 277358 +rect -400 274939 400 274942 +rect -400 274875 382 274939 +rect 446 274875 452 274939 +rect -400 274872 400 274875 rect -400 274296 400 274298 -rect -400 274291 447 274296 +rect -400 274293 447 274296 +rect -400 274291 538 274293 rect -400 274235 386 274291 -rect 442 274235 447 274291 -rect -400 274230 447 274235 -rect -400 274228 400 274230 -rect -400 273652 400 273654 -rect -400 273647 447 273652 -rect -400 273591 386 273647 -rect 442 273591 447 273647 -rect -400 273586 447 273591 -rect -400 273584 400 273586 -rect -400 273100 400 273102 -rect -400 273095 447 273100 -rect -400 273039 386 273095 -rect 442 273039 447 273095 -rect -400 273034 447 273039 -rect -400 273032 400 273034 -rect -400 271260 400 271262 -rect -400 271255 447 271260 -rect -400 271199 386 271255 -rect 442 271199 447 271255 -rect -400 271194 447 271199 -rect -400 271192 400 271194 -rect -400 270616 400 270618 -rect -400 270615 447 270616 -rect -400 270611 428 270615 -rect 492 270613 498 270615 -rect -400 270555 386 270611 -rect -400 270551 428 270555 -rect 492 270553 574 270613 -rect 492 270551 498 270553 -rect -400 270550 447 270551 -rect -400 270548 400 270550 -rect -400 269969 400 269974 -rect 606 269969 612 269971 -rect -400 269909 612 269969 -rect -400 269904 400 269909 -rect 606 269907 612 269909 -rect 676 269907 682 269971 +rect 442 274235 538 274291 +rect -400 274233 538 274235 +rect -400 274230 447 274233 +rect -400 274228 444 274230 +rect 238 274076 244 274140 +rect 308 274138 314 274140 +rect 384 274138 444 274228 +rect 308 274078 444 274138 +rect 308 274076 314 274078 +rect -400 273651 400 273654 +rect -400 273587 382 273651 +rect 446 273587 452 273651 +rect -400 273584 400 273587 +rect -400 273097 400 273102 +rect -400 273050 858 273097 +rect 3366 273050 3372 273052 +rect -400 273037 3372 273050 +rect -400 273032 400 273037 +rect 798 272990 3372 273037 +rect 3366 272988 3372 272990 +rect 3436 272988 3442 273052 +rect -400 271259 400 271262 +rect -400 271195 382 271259 +rect 446 271195 452 271259 +rect -400 271192 400 271195 +rect -400 270613 400 270618 +rect -400 270604 444 270613 +rect -400 270548 428 270604 +rect 384 270540 428 270548 +rect 492 270540 498 270604 +rect 384 270469 490 270540 +rect 381 270464 490 270469 +rect 381 270408 386 270464 +rect 442 270450 490 270464 +rect 442 270408 447 270450 +rect 381 270403 447 270408 +rect -400 269972 400 269974 +rect -400 269967 447 269972 +rect -400 269911 386 269967 +rect 442 269911 447 269967 +rect -400 269906 447 269911 +rect -400 269904 400 269906 rect -400 269352 400 269422 -rect 606 263704 612 263706 -rect -400 263644 612 263704 -rect 606 263642 612 263644 -rect 676 263642 682 263706 -rect 238 261704 244 261764 -rect -400 261700 244 261704 -rect 308 261762 314 261764 -rect 308 261700 490 261762 -rect -400 261644 490 261700 +rect -400 263668 490 263704 +rect -400 263644 244 263668 +rect 238 263604 244 263644 +rect 308 263606 490 263668 +rect 308 263604 314 263606 +rect 381 261704 447 261707 +rect -400 261702 447 261704 +rect -400 261646 386 261702 +rect 442 261646 447 261702 +rect -400 261644 447 261646 +rect 381 261641 447 261644 rect 632881 258068 632947 258070 rect 632881 258065 633726 258068 rect 632881 258009 632886 258065 @@ -10360,8 +15422,16 @@ rect 246 235318 428 235352 rect 246 234834 306 235318 rect 422 235316 428 235318 rect 492 235316 498 235380 -rect 609880 235312 609944 235318 -rect 609880 235242 609944 235248 +rect 1209 235378 1275 235381 +rect 628414 235378 628420 235380 +rect 1209 235376 23260 235378 +rect 1209 235320 1214 235376 +rect 1270 235320 23260 235376 +rect 1209 235318 23260 235320 +rect 609940 235318 628420 235378 +rect 1209 235315 1275 235318 +rect 628414 235316 628420 235318 +rect 628484 235316 628490 235380 rect 246 234778 444 234834 rect -400 234773 444 234778 rect 606 234773 612 234775 @@ -10464,12 +15534,12 @@ rect 632926 207131 633726 207134 rect 632876 207067 632882 207131 rect 632946 207067 633726 207131 rect 632926 207064 633726 207067 -rect 610014 205260 610020 205324 -rect 610084 205322 610090 205324 -rect 610084 205289 632530 205322 +rect 628414 205260 628420 205324 +rect 628484 205322 628490 205324 +rect 628484 205289 632530 205322 rect 632926 205289 633726 205294 -rect 610084 205262 633726 205289 -rect 610084 205260 610090 205262 +rect 628484 205262 633726 205289 +rect 628484 205260 628490 205262 rect 632470 205229 633726 205262 rect 632926 205224 633726 205229 rect 632926 204739 633726 204742 @@ -10640,10 +15710,16 @@ rect 492 183366 538 183426 rect 492 183364 498 183366 rect 381 183363 447 183364 rect -400 182952 400 183022 -rect 628414 181522 628420 181524 -rect 609940 181462 628420 181522 -rect 628414 181460 628420 181462 -rect 628484 181460 628490 181524 +rect 1301 181522 1367 181525 +rect 632830 181522 632836 181524 +rect 1301 181520 23260 181522 +rect 1301 181464 1306 181520 +rect 1362 181464 23260 181520 +rect 1301 181462 23260 181464 +rect 609940 181462 632836 181522 +rect 1301 181459 1367 181462 +rect 632830 181460 632836 181462 +rect 632900 181460 632906 181524 rect 381 177704 447 177707 rect -400 177702 447 177704 rect -400 177646 386 177702 @@ -10656,131 +15732,127 @@ rect 124 175538 130 175540 rect 430 175538 490 175644 rect 124 175478 490 175538 rect 124 175476 130 175478 -rect 632881 168068 632947 168070 -rect 632881 168065 633726 168068 -rect 632881 168009 632886 168065 -rect 632942 168009 633726 168065 -rect 632881 168006 633726 168009 -rect 632881 168004 632947 168006 -rect 632881 166292 632947 166293 -rect 632830 166290 632836 166292 -rect 632790 166230 632836 166290 -rect 632900 166288 632947 166292 -rect 632942 166232 632947 166288 -rect 632830 166228 632836 166230 -rect 632900 166228 632947 166232 -rect 632881 166227 632947 166228 +rect 632646 168005 632652 168069 +rect 632716 168067 632722 168069 +rect 632926 168067 633726 168068 +rect 632716 168007 633726 168067 +rect 632716 168005 632722 168007 +rect 632926 168006 633726 168007 +rect 632646 166004 632652 166068 +rect 632716 166066 632722 166068 rect 632926 166066 633726 166067 -rect 632838 166020 633726 166066 -rect 632838 165958 633020 166020 -rect 633014 165956 633020 165958 -rect 633084 166005 633726 166020 -rect 633084 165956 633090 166005 +rect 632716 166006 633726 166066 +rect 632716 166004 632722 166006 +rect 632926 166005 633726 166006 rect 632926 163704 633726 163774 +rect 632462 163155 632468 163219 +rect 632532 163217 632538 163219 rect 632926 163217 633726 163222 -rect 632838 163164 633726 163217 -rect 632830 163162 632836 163164 -rect 632748 163102 632836 163162 -rect 632900 163160 633726 163164 -rect 632942 163152 633726 163160 -rect 632942 163104 632947 163152 -rect 632830 163100 632836 163102 -rect 632900 163100 632947 163104 -rect 632881 163099 632947 163100 -rect 632926 162576 633726 162578 -rect 632881 162571 633726 162576 -rect 632881 162515 632886 162571 -rect 632942 162515 633726 162571 -rect 632881 162510 633726 162515 -rect 632926 162508 633726 162510 -rect 632926 161932 633726 161934 -rect 632881 161927 633726 161932 -rect 632881 161871 632886 161927 -rect 632942 161871 633726 161927 -rect 632881 161866 633726 161871 -rect 632926 161864 633726 161866 +rect 632532 163157 633726 163217 +rect 632532 163155 632538 163157 +rect 632926 163152 633726 163157 +rect 632462 162511 632468 162575 +rect 632532 162573 632538 162575 +rect 632926 162573 633726 162578 +rect 632532 162513 633726 162573 +rect 632532 162511 632538 162513 +rect 632926 162508 633726 162513 +rect 632462 161867 632468 161931 +rect 632532 161929 632538 161931 +rect 632926 161929 633726 161934 +rect 632532 161869 633726 161929 +rect 632532 161867 632538 161869 +rect 632926 161864 633726 161869 rect 632926 160089 633726 160094 -rect 628414 159972 628420 160036 -rect 628484 160034 628490 160036 -rect 632470 160034 633726 160089 -rect 628484 160029 633726 160034 -rect 628484 159974 632530 160029 -rect 632926 160024 633726 160029 -rect 628484 159972 628490 159974 -rect 632926 159540 633726 159542 -rect 632881 159535 633726 159540 -rect 632881 159479 632886 159535 -rect 632942 159479 633726 159535 -rect 632881 159474 633726 159479 -rect 632926 159472 633726 159474 -rect 633014 158946 633020 158948 -rect 632838 158884 633020 158946 -rect 633084 158898 633090 158948 -rect 633084 158884 633726 158898 +rect 632884 160036 633726 160089 +rect 632830 159972 632836 160036 +rect 632900 160024 633726 160036 +rect 632900 159974 632944 160024 +rect 632900 159972 632906 159974 +rect 632462 159475 632468 159539 +rect 632532 159537 632538 159539 +rect 632926 159537 633726 159542 +rect 632532 159477 633726 159537 +rect 632532 159475 632538 159477 +rect 632926 159472 633726 159477 +rect 632646 158884 632652 158948 +rect 632716 158946 632722 158948 +rect 633198 158946 633204 158948 +rect 632716 158886 633204 158946 +rect 632716 158884 632722 158886 +rect 632838 158884 633204 158886 +rect 633268 158898 633274 158948 +rect 633268 158884 633726 158898 rect 632838 158833 633726 158884 rect 632926 158828 633726 158833 -rect 632926 158252 633726 158254 -rect 632881 158247 633726 158252 -rect 632881 158191 632886 158247 -rect 632942 158191 633726 158247 -rect 632881 158186 633726 158191 -rect 632926 158184 633726 158186 -rect 633014 155818 633020 155820 -rect 632838 155756 633020 155818 -rect 633084 155770 633090 155820 -rect 633084 155756 633726 155770 +rect 632462 158187 632468 158251 +rect 632532 158249 632538 158251 +rect 632926 158249 633726 158254 +rect 632532 158189 633726 158249 +rect 632532 158187 632538 158189 +rect 632926 158184 633726 158189 +rect 632830 155756 632836 155820 +rect 632900 155818 632906 155820 +rect 633198 155818 633204 155820 +rect 632900 155756 633204 155818 +rect 633268 155770 633274 155820 +rect 633268 155756 633726 155770 rect 632838 155705 633726 155756 rect 632926 155700 633726 155705 -rect 632881 155276 632947 155277 -rect 632830 155212 632836 155276 -rect 632900 155274 632947 155276 -rect 632900 155272 633028 155274 -rect 632942 155218 633028 155272 -rect 632942 155216 633726 155218 -rect 632900 155212 633726 155216 -rect 632838 155153 633726 155212 -rect 632926 155148 633726 155153 -rect 632926 154569 633726 154574 +rect 632926 155216 633726 155218 +rect 632881 155211 633726 155216 +rect 632881 155155 632886 155211 +rect 632942 155155 633726 155211 +rect 632881 155150 633726 155155 +rect 632926 155148 633726 155150 +rect 632926 154572 633726 154574 rect -400 154472 400 154542 -rect 632654 154509 633726 154569 -rect 632654 154322 632714 154509 -rect 632926 154504 633726 154509 -rect 632881 154324 632947 154325 -rect 632830 154322 632836 154324 -rect 632654 154262 632836 154322 -rect 632900 154320 632947 154324 -rect 632942 154264 632947 154320 -rect 632830 154260 632836 154262 -rect 632900 154260 632947 154264 -rect 632881 154259 632947 154260 -rect 632926 153928 633726 153930 -rect 632881 153923 633726 153928 -rect 632881 153867 632886 153923 -rect 632942 153867 633726 153923 -rect 632881 153862 633726 153867 -rect 632926 153860 633726 153862 +rect 632646 154507 632652 154571 +rect 632716 154569 632722 154571 +rect 632881 154569 633726 154572 +rect 632716 154567 633726 154569 +rect 632716 154511 632886 154567 +rect 632942 154511 633726 154567 +rect 632716 154509 633726 154511 +rect 632716 154507 632722 154509 +rect 632881 154506 633726 154509 +rect 632926 154504 633726 154506 +rect 632646 153863 632652 153927 +rect 632716 153925 632722 153927 +rect 632926 153925 633726 153930 +rect 632716 153865 633726 153925 +rect 632716 153863 632722 153865 +rect 632926 153860 633726 153865 +rect 632881 153644 632947 153645 +rect 632830 153642 632836 153644 +rect 632790 153582 632836 153642 +rect 632900 153640 632947 153644 +rect 632942 153584 632947 153640 +rect 632830 153580 632836 153582 +rect 632900 153580 632947 153584 +rect 632881 153579 632947 153580 rect 632926 153235 633726 153449 -rect 632926 152729 633726 152734 +rect 632926 152732 633726 152734 +rect 632881 152727 633726 152732 rect -400 152699 400 152702 rect -400 152635 382 152699 rect 446 152635 452 152699 -rect 632838 152692 633726 152729 +rect 632881 152671 632886 152727 +rect 632942 152671 633726 152727 +rect 632881 152666 633726 152671 +rect 632926 152664 633726 152666 rect -400 152632 400 152635 -rect 632838 152630 633020 152692 -rect 633014 152628 633020 152630 -rect 633084 152664 633726 152692 -rect 633084 152628 633090 152664 rect -400 151960 400 152088 rect 632926 151438 633726 151566 -rect 632926 150892 633726 150894 -rect 632881 150887 633726 150892 rect -400 150859 400 150862 rect -400 150795 382 150859 rect 446 150795 452 150859 -rect 632881 150831 632886 150887 -rect 632942 150831 633726 150887 -rect 632881 150826 633726 150831 -rect 632926 150824 633726 150826 +rect 632646 150827 632652 150891 +rect 632716 150889 632722 150891 +rect 632926 150889 633726 150894 +rect 632716 150829 633726 150889 +rect 632716 150827 632722 150829 +rect 632926 150824 633726 150829 rect -400 150792 400 150795 rect -400 150077 400 150291 rect -400 149663 400 149666 @@ -10866,8 +15938,10 @@ rect 606 132704 612 132706 rect -400 132644 612 132704 rect 606 132642 612 132644 rect 676 132642 682 132706 -rect 609880 127600 609944 127606 -rect 609880 127530 609944 127536 +rect 23238 127520 23244 127584 +rect 23308 127520 23314 127584 +rect 609902 127520 609908 127584 +rect 609972 127520 609978 127584 rect 632881 123068 632947 123070 rect 632881 123065 633726 123068 rect 632881 123009 632886 123065 @@ -11004,10 +16078,10 @@ rect 632881 76008 632886 76064 rect 632942 76008 633726 76064 rect 632881 76005 633726 76008 rect 632881 76003 632947 76005 -rect 627126 73810 627132 73812 -rect 609940 73750 627132 73810 -rect 627126 73748 627132 73750 -rect 627196 73748 627202 73812 +rect 23238 73720 23244 73784 +rect 23308 73720 23314 73784 +rect 609880 73744 609944 73750 +rect 609880 73674 609944 73680 rect 632926 73504 633726 73574 rect 632926 73017 633726 73022 rect 632654 72957 633726 73017 @@ -11115,12 +16189,12 @@ rect 632926 60689 633726 60694 rect 632716 60629 633726 60689 rect 632716 60627 632722 60629 rect 632926 60624 633726 60629 -rect 627126 58788 627132 58852 -rect 627196 58850 627202 58852 -rect 627196 58849 632530 58850 +rect 610014 58788 610020 58852 +rect 610084 58850 610090 58852 +rect 610084 58849 632530 58850 rect 632926 58849 633726 58854 -rect 627196 58790 633726 58849 -rect 627196 58788 627202 58790 +rect 610084 58790 633726 58849 +rect 610084 58788 610090 58790 rect 632470 58789 633726 58790 rect 632926 58784 633726 58789 rect -400 53595 400 53665 @@ -11478,23 +16552,737 @@ rect 632836 923971 632900 923975 rect 632836 923915 632886 923971 rect 632886 923915 632900 923971 rect 632836 923911 632900 923915 -rect 612 920359 676 920423 +rect 244 920212 308 920276 rect 632652 919396 632716 919460 -rect 382 917935 446 917939 -rect 382 917879 386 917935 -rect 386 917879 442 917935 -rect 442 917879 446 917935 -rect 382 917875 446 917879 -rect 428 917688 492 917692 -rect 428 917632 442 917688 -rect 442 917632 492 917688 -rect 428 917628 492 917632 +rect 612 917900 676 917964 +rect 244 917084 308 917148 rect 632468 917103 632532 917167 +rect 612 916587 676 916651 rect 632652 916551 632716 916615 -rect 60 913412 124 913476 -rect 612 912907 676 912971 -rect 428 906642 492 906706 -rect 428 904642 492 904706 +rect 428 915860 492 915924 +rect 60 913956 124 914020 +rect 244 907156 308 907220 +rect 60 904844 124 904908 +rect 8000 884736 8064 884800 +rect 8080 884736 8144 884800 +rect 8160 884736 8224 884800 +rect 8240 884736 8304 884800 +rect 8320 884736 8384 884800 +rect 8400 884736 8464 884800 +rect 8480 884736 8544 884800 +rect 8560 884736 8624 884800 +rect 8640 884736 8704 884800 +rect 8720 884736 8784 884800 +rect 8800 884736 8864 884800 +rect 8880 884736 8944 884800 +rect 8000 884656 8064 884720 +rect 8080 884656 8144 884720 +rect 8160 884656 8224 884720 +rect 8240 884656 8304 884720 +rect 8320 884656 8384 884720 +rect 8400 884656 8464 884720 +rect 8480 884656 8544 884720 +rect 8560 884656 8624 884720 +rect 8640 884656 8704 884720 +rect 8720 884656 8784 884720 +rect 8800 884656 8864 884720 +rect 8880 884656 8944 884720 +rect 8000 884576 8064 884640 +rect 8080 884576 8144 884640 +rect 8160 884576 8224 884640 +rect 8240 884576 8304 884640 +rect 8320 884576 8384 884640 +rect 8400 884576 8464 884640 +rect 8480 884576 8544 884640 +rect 8560 884576 8624 884640 +rect 8640 884576 8704 884640 +rect 8720 884576 8784 884640 +rect 8800 884576 8864 884640 +rect 8880 884576 8944 884640 +rect 8000 884496 8064 884560 +rect 8080 884496 8144 884560 +rect 8160 884496 8224 884560 +rect 8240 884496 8304 884560 +rect 8320 884496 8384 884560 +rect 8400 884496 8464 884560 +rect 8480 884496 8544 884560 +rect 8560 884496 8624 884560 +rect 8640 884496 8704 884560 +rect 8720 884496 8784 884560 +rect 8800 884496 8864 884560 +rect 8880 884496 8944 884560 +rect 8000 884416 8064 884480 +rect 8080 884416 8144 884480 +rect 8160 884416 8224 884480 +rect 8240 884416 8304 884480 +rect 8320 884416 8384 884480 +rect 8400 884416 8464 884480 +rect 8480 884416 8544 884480 +rect 8560 884416 8624 884480 +rect 8640 884416 8704 884480 +rect 8720 884416 8784 884480 +rect 8800 884416 8864 884480 +rect 8880 884416 8944 884480 +rect 8000 884336 8064 884400 +rect 8080 884336 8144 884400 +rect 8160 884336 8224 884400 +rect 8240 884336 8304 884400 +rect 8320 884336 8384 884400 +rect 8400 884336 8464 884400 +rect 8480 884336 8544 884400 +rect 8560 884336 8624 884400 +rect 8640 884336 8704 884400 +rect 8720 884336 8784 884400 +rect 8800 884336 8864 884400 +rect 8880 884336 8944 884400 +rect 8000 884256 8064 884320 +rect 8080 884256 8144 884320 +rect 8160 884256 8224 884320 +rect 8240 884256 8304 884320 +rect 8320 884256 8384 884320 +rect 8400 884256 8464 884320 +rect 8480 884256 8544 884320 +rect 8560 884256 8624 884320 +rect 8640 884256 8704 884320 +rect 8720 884256 8784 884320 +rect 8800 884256 8864 884320 +rect 8880 884256 8944 884320 +rect 8000 884176 8064 884240 +rect 8080 884176 8144 884240 +rect 8160 884176 8224 884240 +rect 8240 884176 8304 884240 +rect 8320 884176 8384 884240 +rect 8400 884176 8464 884240 +rect 8480 884176 8544 884240 +rect 8560 884176 8624 884240 +rect 8640 884176 8704 884240 +rect 8720 884176 8784 884240 +rect 8800 884176 8864 884240 +rect 8880 884176 8944 884240 +rect 8000 884096 8064 884160 +rect 8080 884096 8144 884160 +rect 8160 884096 8224 884160 +rect 8240 884096 8304 884160 +rect 8320 884096 8384 884160 +rect 8400 884096 8464 884160 +rect 8480 884096 8544 884160 +rect 8560 884096 8624 884160 +rect 8640 884096 8704 884160 +rect 8720 884096 8784 884160 +rect 8800 884096 8864 884160 +rect 8880 884096 8944 884160 +rect 8000 884016 8064 884080 +rect 8080 884016 8144 884080 +rect 8160 884016 8224 884080 +rect 8240 884016 8304 884080 +rect 8320 884016 8384 884080 +rect 8400 884016 8464 884080 +rect 8480 884016 8544 884080 +rect 8560 884016 8624 884080 +rect 8640 884016 8704 884080 +rect 8720 884016 8784 884080 +rect 8800 884016 8864 884080 +rect 8880 884016 8944 884080 +rect 8000 883936 8064 884000 +rect 8080 883936 8144 884000 +rect 8160 883936 8224 884000 +rect 8240 883936 8304 884000 +rect 8320 883936 8384 884000 +rect 8400 883936 8464 884000 +rect 8480 883936 8544 884000 +rect 8560 883936 8624 884000 +rect 8640 883936 8704 884000 +rect 8720 883936 8784 884000 +rect 8800 883936 8864 884000 +rect 8880 883936 8944 884000 +rect 8000 883856 8064 883920 +rect 8080 883856 8144 883920 +rect 8160 883856 8224 883920 +rect 8240 883856 8304 883920 +rect 8320 883856 8384 883920 +rect 8400 883856 8464 883920 +rect 8480 883856 8544 883920 +rect 8560 883856 8624 883920 +rect 8640 883856 8704 883920 +rect 8720 883856 8784 883920 +rect 8800 883856 8864 883920 +rect 8880 883856 8944 883920 +rect 8000 883776 8064 883840 +rect 8080 883776 8144 883840 +rect 8160 883776 8224 883840 +rect 8240 883776 8304 883840 +rect 8320 883776 8384 883840 +rect 8400 883776 8464 883840 +rect 8480 883776 8544 883840 +rect 8560 883776 8624 883840 +rect 8640 883776 8704 883840 +rect 8720 883776 8784 883840 +rect 8800 883776 8864 883840 +rect 8880 883776 8944 883840 +rect 8000 883696 8064 883760 +rect 8080 883696 8144 883760 +rect 8160 883696 8224 883760 +rect 8240 883696 8304 883760 +rect 8320 883696 8384 883760 +rect 8400 883696 8464 883760 +rect 8480 883696 8544 883760 +rect 8560 883696 8624 883760 +rect 8640 883696 8704 883760 +rect 8720 883696 8784 883760 +rect 8800 883696 8864 883760 +rect 8880 883696 8944 883760 +rect 8000 883616 8064 883680 +rect 8080 883616 8144 883680 +rect 8160 883616 8224 883680 +rect 8240 883616 8304 883680 +rect 8320 883616 8384 883680 +rect 8400 883616 8464 883680 +rect 8480 883616 8544 883680 +rect 8560 883616 8624 883680 +rect 8640 883616 8704 883680 +rect 8720 883616 8784 883680 +rect 8800 883616 8864 883680 +rect 8880 883616 8944 883680 +rect 8000 883536 8064 883600 +rect 8080 883536 8144 883600 +rect 8160 883536 8224 883600 +rect 8240 883536 8304 883600 +rect 8320 883536 8384 883600 +rect 8400 883536 8464 883600 +rect 8480 883536 8544 883600 +rect 8560 883536 8624 883600 +rect 8640 883536 8704 883600 +rect 8720 883536 8784 883600 +rect 8800 883536 8864 883600 +rect 8880 883536 8944 883600 +rect 8000 883456 8064 883520 +rect 8080 883456 8144 883520 +rect 8160 883456 8224 883520 +rect 8240 883456 8304 883520 +rect 8320 883456 8384 883520 +rect 8400 883456 8464 883520 +rect 8480 883456 8544 883520 +rect 8560 883456 8624 883520 +rect 8640 883456 8704 883520 +rect 8720 883456 8784 883520 +rect 8800 883456 8864 883520 +rect 8880 883456 8944 883520 +rect 8000 883376 8064 883440 +rect 8080 883376 8144 883440 +rect 8160 883376 8224 883440 +rect 8240 883376 8304 883440 +rect 8320 883376 8384 883440 +rect 8400 883376 8464 883440 +rect 8480 883376 8544 883440 +rect 8560 883376 8624 883440 +rect 8640 883376 8704 883440 +rect 8720 883376 8784 883440 +rect 8800 883376 8864 883440 +rect 8880 883376 8944 883440 +rect 8000 883296 8064 883360 +rect 8080 883296 8144 883360 +rect 8160 883296 8224 883360 +rect 8240 883296 8304 883360 +rect 8320 883296 8384 883360 +rect 8400 883296 8464 883360 +rect 8480 883296 8544 883360 +rect 8560 883296 8624 883360 +rect 8640 883296 8704 883360 +rect 8720 883296 8784 883360 +rect 8800 883296 8864 883360 +rect 8880 883296 8944 883360 +rect 8000 883216 8064 883280 +rect 8080 883216 8144 883280 +rect 8160 883216 8224 883280 +rect 8240 883216 8304 883280 +rect 8320 883216 8384 883280 +rect 8400 883216 8464 883280 +rect 8480 883216 8544 883280 +rect 8560 883216 8624 883280 +rect 8640 883216 8704 883280 +rect 8720 883216 8784 883280 +rect 8800 883216 8864 883280 +rect 8880 883216 8944 883280 +rect 8000 883136 8064 883200 +rect 8080 883136 8144 883200 +rect 8160 883136 8224 883200 +rect 8240 883136 8304 883200 +rect 8320 883136 8384 883200 +rect 8400 883136 8464 883200 +rect 8480 883136 8544 883200 +rect 8560 883136 8624 883200 +rect 8640 883136 8704 883200 +rect 8720 883136 8784 883200 +rect 8800 883136 8864 883200 +rect 8880 883136 8944 883200 +rect 8000 883056 8064 883120 +rect 8080 883056 8144 883120 +rect 8160 883056 8224 883120 +rect 8240 883056 8304 883120 +rect 8320 883056 8384 883120 +rect 8400 883056 8464 883120 +rect 8480 883056 8544 883120 +rect 8560 883056 8624 883120 +rect 8640 883056 8704 883120 +rect 8720 883056 8784 883120 +rect 8800 883056 8864 883120 +rect 8880 883056 8944 883120 +rect 8000 882976 8064 883040 +rect 8080 882976 8144 883040 +rect 8160 882976 8224 883040 +rect 8240 882976 8304 883040 +rect 8320 882976 8384 883040 +rect 8400 882976 8464 883040 +rect 8480 882976 8544 883040 +rect 8560 882976 8624 883040 +rect 8640 882976 8704 883040 +rect 8720 882976 8784 883040 +rect 8800 882976 8864 883040 +rect 8880 882976 8944 883040 +rect 8000 882896 8064 882960 +rect 8080 882896 8144 882960 +rect 8160 882896 8224 882960 +rect 8240 882896 8304 882960 +rect 8320 882896 8384 882960 +rect 8400 882896 8464 882960 +rect 8480 882896 8544 882960 +rect 8560 882896 8624 882960 +rect 8640 882896 8704 882960 +rect 8720 882896 8784 882960 +rect 8800 882896 8864 882960 +rect 8880 882896 8944 882960 +rect 8000 882816 8064 882880 +rect 8080 882816 8144 882880 +rect 8160 882816 8224 882880 +rect 8240 882816 8304 882880 +rect 8320 882816 8384 882880 +rect 8400 882816 8464 882880 +rect 8480 882816 8544 882880 +rect 8560 882816 8624 882880 +rect 8640 882816 8704 882880 +rect 8720 882816 8784 882880 +rect 8800 882816 8864 882880 +rect 8880 882816 8944 882880 +rect 8000 882736 8064 882800 +rect 8080 882736 8144 882800 +rect 8160 882736 8224 882800 +rect 8240 882736 8304 882800 +rect 8320 882736 8384 882800 +rect 8400 882736 8464 882800 +rect 8480 882736 8544 882800 +rect 8560 882736 8624 882800 +rect 8640 882736 8704 882800 +rect 8720 882736 8784 882800 +rect 8800 882736 8864 882800 +rect 8880 882736 8944 882800 +rect 8000 882656 8064 882720 +rect 8080 882656 8144 882720 +rect 8160 882656 8224 882720 +rect 8240 882656 8304 882720 +rect 8320 882656 8384 882720 +rect 8400 882656 8464 882720 +rect 8480 882656 8544 882720 +rect 8560 882656 8624 882720 +rect 8640 882656 8704 882720 +rect 8720 882656 8784 882720 +rect 8800 882656 8864 882720 +rect 8880 882656 8944 882720 +rect 8000 882576 8064 882640 +rect 8080 882576 8144 882640 +rect 8160 882576 8224 882640 +rect 8240 882576 8304 882640 +rect 8320 882576 8384 882640 +rect 8400 882576 8464 882640 +rect 8480 882576 8544 882640 +rect 8560 882576 8624 882640 +rect 8640 882576 8704 882640 +rect 8720 882576 8784 882640 +rect 8800 882576 8864 882640 +rect 8880 882576 8944 882640 +rect 8000 882496 8064 882560 +rect 8080 882496 8144 882560 +rect 8160 882496 8224 882560 +rect 8240 882496 8304 882560 +rect 8320 882496 8384 882560 +rect 8400 882496 8464 882560 +rect 8480 882496 8544 882560 +rect 8560 882496 8624 882560 +rect 8640 882496 8704 882560 +rect 8720 882496 8784 882560 +rect 8800 882496 8864 882560 +rect 8880 882496 8944 882560 +rect 8000 882416 8064 882480 +rect 8080 882416 8144 882480 +rect 8160 882416 8224 882480 +rect 8240 882416 8304 882480 +rect 8320 882416 8384 882480 +rect 8400 882416 8464 882480 +rect 8480 882416 8544 882480 +rect 8560 882416 8624 882480 +rect 8640 882416 8704 882480 +rect 8720 882416 8784 882480 +rect 8800 882416 8864 882480 +rect 8880 882416 8944 882480 +rect 8000 882336 8064 882400 +rect 8080 882336 8144 882400 +rect 8160 882336 8224 882400 +rect 8240 882336 8304 882400 +rect 8320 882336 8384 882400 +rect 8400 882336 8464 882400 +rect 8480 882336 8544 882400 +rect 8560 882336 8624 882400 +rect 8640 882336 8704 882400 +rect 8720 882336 8784 882400 +rect 8800 882336 8864 882400 +rect 8880 882336 8944 882400 +rect 8000 882256 8064 882320 +rect 8080 882256 8144 882320 +rect 8160 882256 8224 882320 +rect 8240 882256 8304 882320 +rect 8320 882256 8384 882320 +rect 8400 882256 8464 882320 +rect 8480 882256 8544 882320 +rect 8560 882256 8624 882320 +rect 8640 882256 8704 882320 +rect 8720 882256 8784 882320 +rect 8800 882256 8864 882320 +rect 8880 882256 8944 882320 +rect 8000 882176 8064 882240 +rect 8080 882176 8144 882240 +rect 8160 882176 8224 882240 +rect 8240 882176 8304 882240 +rect 8320 882176 8384 882240 +rect 8400 882176 8464 882240 +rect 8480 882176 8544 882240 +rect 8560 882176 8624 882240 +rect 8640 882176 8704 882240 +rect 8720 882176 8784 882240 +rect 8800 882176 8864 882240 +rect 8880 882176 8944 882240 +rect 8000 882096 8064 882160 +rect 8080 882096 8144 882160 +rect 8160 882096 8224 882160 +rect 8240 882096 8304 882160 +rect 8320 882096 8384 882160 +rect 8400 882096 8464 882160 +rect 8480 882096 8544 882160 +rect 8560 882096 8624 882160 +rect 8640 882096 8704 882160 +rect 8720 882096 8784 882160 +rect 8800 882096 8864 882160 +rect 8880 882096 8944 882160 +rect 8000 882016 8064 882080 +rect 8080 882016 8144 882080 +rect 8160 882016 8224 882080 +rect 8240 882016 8304 882080 +rect 8320 882016 8384 882080 +rect 8400 882016 8464 882080 +rect 8480 882016 8544 882080 +rect 8560 882016 8624 882080 +rect 8640 882016 8704 882080 +rect 8720 882016 8784 882080 +rect 8800 882016 8864 882080 +rect 8880 882016 8944 882080 +rect 8000 881936 8064 882000 +rect 8080 881936 8144 882000 +rect 8160 881936 8224 882000 +rect 8240 881936 8304 882000 +rect 8320 881936 8384 882000 +rect 8400 881936 8464 882000 +rect 8480 881936 8544 882000 +rect 8560 881936 8624 882000 +rect 8640 881936 8704 882000 +rect 8720 881936 8784 882000 +rect 8800 881936 8864 882000 +rect 8880 881936 8944 882000 +rect 8000 881856 8064 881920 +rect 8080 881856 8144 881920 +rect 8160 881856 8224 881920 +rect 8240 881856 8304 881920 +rect 8320 881856 8384 881920 +rect 8400 881856 8464 881920 +rect 8480 881856 8544 881920 +rect 8560 881856 8624 881920 +rect 8640 881856 8704 881920 +rect 8720 881856 8784 881920 +rect 8800 881856 8864 881920 +rect 8880 881856 8944 881920 +rect 8000 881776 8064 881840 +rect 8080 881776 8144 881840 +rect 8160 881776 8224 881840 +rect 8240 881776 8304 881840 +rect 8320 881776 8384 881840 +rect 8400 881776 8464 881840 +rect 8480 881776 8544 881840 +rect 8560 881776 8624 881840 +rect 8640 881776 8704 881840 +rect 8720 881776 8784 881840 +rect 8800 881776 8864 881840 +rect 8880 881776 8944 881840 +rect 8000 881696 8064 881760 +rect 8080 881696 8144 881760 +rect 8160 881696 8224 881760 +rect 8240 881696 8304 881760 +rect 8320 881696 8384 881760 +rect 8400 881696 8464 881760 +rect 8480 881696 8544 881760 +rect 8560 881696 8624 881760 +rect 8640 881696 8704 881760 +rect 8720 881696 8784 881760 +rect 8800 881696 8864 881760 +rect 8880 881696 8944 881760 +rect 8000 881616 8064 881680 +rect 8080 881616 8144 881680 +rect 8160 881616 8224 881680 +rect 8240 881616 8304 881680 +rect 8320 881616 8384 881680 +rect 8400 881616 8464 881680 +rect 8480 881616 8544 881680 +rect 8560 881616 8624 881680 +rect 8640 881616 8704 881680 +rect 8720 881616 8784 881680 +rect 8800 881616 8864 881680 +rect 8880 881616 8944 881680 +rect 8000 881536 8064 881600 +rect 8080 881536 8144 881600 +rect 8160 881536 8224 881600 +rect 8240 881536 8304 881600 +rect 8320 881536 8384 881600 +rect 8400 881536 8464 881600 +rect 8480 881536 8544 881600 +rect 8560 881536 8624 881600 +rect 8640 881536 8704 881600 +rect 8720 881536 8784 881600 +rect 8800 881536 8864 881600 +rect 8880 881536 8944 881600 +rect 8000 881456 8064 881520 +rect 8080 881456 8144 881520 +rect 8160 881456 8224 881520 +rect 8240 881456 8304 881520 +rect 8320 881456 8384 881520 +rect 8400 881456 8464 881520 +rect 8480 881456 8544 881520 +rect 8560 881456 8624 881520 +rect 8640 881456 8704 881520 +rect 8720 881456 8784 881520 +rect 8800 881456 8864 881520 +rect 8880 881456 8944 881520 +rect 8000 881376 8064 881440 +rect 8080 881376 8144 881440 +rect 8160 881376 8224 881440 +rect 8240 881376 8304 881440 +rect 8320 881376 8384 881440 +rect 8400 881376 8464 881440 +rect 8480 881376 8544 881440 +rect 8560 881376 8624 881440 +rect 8640 881376 8704 881440 +rect 8720 881376 8784 881440 +rect 8800 881376 8864 881440 +rect 8880 881376 8944 881440 +rect 8000 881296 8064 881360 +rect 8080 881296 8144 881360 +rect 8160 881296 8224 881360 +rect 8240 881296 8304 881360 +rect 8320 881296 8384 881360 +rect 8400 881296 8464 881360 +rect 8480 881296 8544 881360 +rect 8560 881296 8624 881360 +rect 8640 881296 8704 881360 +rect 8720 881296 8784 881360 +rect 8800 881296 8864 881360 +rect 8880 881296 8944 881360 +rect 8000 881216 8064 881280 +rect 8080 881216 8144 881280 +rect 8160 881216 8224 881280 +rect 8240 881216 8304 881280 +rect 8320 881216 8384 881280 +rect 8400 881216 8464 881280 +rect 8480 881216 8544 881280 +rect 8560 881216 8624 881280 +rect 8640 881216 8704 881280 +rect 8720 881216 8784 881280 +rect 8800 881216 8864 881280 +rect 8880 881216 8944 881280 +rect 8000 881136 8064 881200 +rect 8080 881136 8144 881200 +rect 8160 881136 8224 881200 +rect 8240 881136 8304 881200 +rect 8320 881136 8384 881200 +rect 8400 881136 8464 881200 +rect 8480 881136 8544 881200 +rect 8560 881136 8624 881200 +rect 8640 881136 8704 881200 +rect 8720 881136 8784 881200 +rect 8800 881136 8864 881200 +rect 8880 881136 8944 881200 +rect 8000 881056 8064 881120 +rect 8080 881056 8144 881120 +rect 8160 881056 8224 881120 +rect 8240 881056 8304 881120 +rect 8320 881056 8384 881120 +rect 8400 881056 8464 881120 +rect 8480 881056 8544 881120 +rect 8560 881056 8624 881120 +rect 8640 881056 8704 881120 +rect 8720 881056 8784 881120 +rect 8800 881056 8864 881120 +rect 8880 881056 8944 881120 +rect 8000 880976 8064 881040 +rect 8080 880976 8144 881040 +rect 8160 880976 8224 881040 +rect 8240 880976 8304 881040 +rect 8320 880976 8384 881040 +rect 8400 880976 8464 881040 +rect 8480 880976 8544 881040 +rect 8560 880976 8624 881040 +rect 8640 880976 8704 881040 +rect 8720 880976 8784 881040 +rect 8800 880976 8864 881040 +rect 8880 880976 8944 881040 +rect 8000 880896 8064 880960 +rect 8080 880896 8144 880960 +rect 8160 880896 8224 880960 +rect 8240 880896 8304 880960 +rect 8320 880896 8384 880960 +rect 8400 880896 8464 880960 +rect 8480 880896 8544 880960 +rect 8560 880896 8624 880960 +rect 8640 880896 8704 880960 +rect 8720 880896 8784 880960 +rect 8800 880896 8864 880960 +rect 8880 880896 8944 880960 +rect 8000 880816 8064 880880 +rect 8080 880816 8144 880880 +rect 8160 880816 8224 880880 +rect 8240 880816 8304 880880 +rect 8320 880816 8384 880880 +rect 8400 880816 8464 880880 +rect 8480 880816 8544 880880 +rect 8560 880816 8624 880880 +rect 8640 880816 8704 880880 +rect 8720 880816 8784 880880 +rect 8800 880816 8864 880880 +rect 8880 880816 8944 880880 +rect 8000 880736 8064 880800 +rect 8080 880736 8144 880800 +rect 8160 880736 8224 880800 +rect 8240 880736 8304 880800 +rect 8320 880736 8384 880800 +rect 8400 880736 8464 880800 +rect 8480 880736 8544 880800 +rect 8560 880736 8624 880800 +rect 8640 880736 8704 880800 +rect 8720 880736 8784 880800 +rect 8800 880736 8864 880800 +rect 8880 880736 8944 880800 +rect 8000 880656 8064 880720 +rect 8080 880656 8144 880720 +rect 8160 880656 8224 880720 +rect 8240 880656 8304 880720 +rect 8320 880656 8384 880720 +rect 8400 880656 8464 880720 +rect 8480 880656 8544 880720 +rect 8560 880656 8624 880720 +rect 8640 880656 8704 880720 +rect 8720 880656 8784 880720 +rect 8800 880656 8864 880720 +rect 8880 880656 8944 880720 +rect 8000 880576 8064 880640 +rect 8080 880576 8144 880640 +rect 8160 880576 8224 880640 +rect 8240 880576 8304 880640 +rect 8320 880576 8384 880640 +rect 8400 880576 8464 880640 +rect 8480 880576 8544 880640 +rect 8560 880576 8624 880640 +rect 8640 880576 8704 880640 +rect 8720 880576 8784 880640 +rect 8800 880576 8864 880640 +rect 8880 880576 8944 880640 +rect 8000 880496 8064 880560 +rect 8080 880496 8144 880560 +rect 8160 880496 8224 880560 +rect 8240 880496 8304 880560 +rect 8320 880496 8384 880560 +rect 8400 880496 8464 880560 +rect 8480 880496 8544 880560 +rect 8560 880496 8624 880560 +rect 8640 880496 8704 880560 +rect 8720 880496 8784 880560 +rect 8800 880496 8864 880560 +rect 8880 880496 8944 880560 +rect 8000 880416 8064 880480 +rect 8080 880416 8144 880480 +rect 8160 880416 8224 880480 +rect 8240 880416 8304 880480 +rect 8320 880416 8384 880480 +rect 8400 880416 8464 880480 +rect 8480 880416 8544 880480 +rect 8560 880416 8624 880480 +rect 8640 880416 8704 880480 +rect 8720 880416 8784 880480 +rect 8800 880416 8864 880480 +rect 8880 880416 8944 880480 +rect 8000 880336 8064 880400 +rect 8080 880336 8144 880400 +rect 8160 880336 8224 880400 +rect 8240 880336 8304 880400 +rect 8320 880336 8384 880400 +rect 8400 880336 8464 880400 +rect 8480 880336 8544 880400 +rect 8560 880336 8624 880400 +rect 8640 880336 8704 880400 +rect 8720 880336 8784 880400 +rect 8800 880336 8864 880400 +rect 8880 880336 8944 880400 +rect 8000 880256 8064 880320 +rect 8080 880256 8144 880320 +rect 8160 880256 8224 880320 +rect 8240 880256 8304 880320 +rect 8320 880256 8384 880320 +rect 8400 880256 8464 880320 +rect 8480 880256 8544 880320 +rect 8560 880256 8624 880320 +rect 8640 880256 8704 880320 +rect 8720 880256 8784 880320 +rect 8800 880256 8864 880320 +rect 8880 880256 8944 880320 +rect 8000 880176 8064 880240 +rect 8080 880176 8144 880240 +rect 8160 880176 8224 880240 +rect 8240 880176 8304 880240 +rect 8320 880176 8384 880240 +rect 8400 880176 8464 880240 +rect 8480 880176 8544 880240 +rect 8560 880176 8624 880240 +rect 8640 880176 8704 880240 +rect 8720 880176 8784 880240 +rect 8800 880176 8864 880240 +rect 8880 880176 8944 880240 +rect 8000 880096 8064 880160 +rect 8080 880096 8144 880160 +rect 8160 880096 8224 880160 +rect 8240 880096 8304 880160 +rect 8320 880096 8384 880160 +rect 8400 880096 8464 880160 +rect 8480 880096 8544 880160 +rect 8560 880096 8624 880160 +rect 8640 880096 8704 880160 +rect 8720 880096 8784 880160 +rect 8800 880096 8864 880160 +rect 8880 880096 8944 880160 +rect 8000 880016 8064 880080 +rect 8080 880016 8144 880080 +rect 8160 880016 8224 880080 +rect 8240 880016 8304 880080 +rect 8320 880016 8384 880080 +rect 8400 880016 8464 880080 +rect 8480 880016 8544 880080 +rect 8560 880016 8624 880080 +rect 8640 880016 8704 880080 +rect 8720 880016 8784 880080 +rect 8800 880016 8864 880080 +rect 8880 880016 8944 880080 rect 621704 880290 621768 880354 rect 621784 880290 621848 880354 rect 621864 880290 621928 880354 @@ -11591,6 +17379,630 @@ rect 622344 879730 622408 879794 rect 622424 879730 622488 879794 rect 622504 879730 622568 879794 rect 622584 879730 622648 879794 +rect 6660 879632 6724 879696 +rect 6740 879632 6804 879696 +rect 6820 879632 6884 879696 +rect 6900 879632 6964 879696 +rect 6980 879632 7044 879696 +rect 7060 879632 7124 879696 +rect 7140 879632 7204 879696 +rect 7220 879632 7284 879696 +rect 7300 879632 7364 879696 +rect 7380 879632 7444 879696 +rect 7460 879632 7524 879696 +rect 7540 879632 7604 879696 +rect 6660 879552 6724 879616 +rect 6740 879552 6804 879616 +rect 6820 879552 6884 879616 +rect 6900 879552 6964 879616 +rect 6980 879552 7044 879616 +rect 7060 879552 7124 879616 +rect 7140 879552 7204 879616 +rect 7220 879552 7284 879616 +rect 7300 879552 7364 879616 +rect 7380 879552 7444 879616 +rect 7460 879552 7524 879616 +rect 7540 879552 7604 879616 +rect 6660 879472 6724 879536 +rect 6740 879472 6804 879536 +rect 6820 879472 6884 879536 +rect 6900 879472 6964 879536 +rect 6980 879472 7044 879536 +rect 7060 879472 7124 879536 +rect 7140 879472 7204 879536 +rect 7220 879472 7284 879536 +rect 7300 879472 7364 879536 +rect 7380 879472 7444 879536 +rect 7460 879472 7524 879536 +rect 7540 879472 7604 879536 +rect 6660 879392 6724 879456 +rect 6740 879392 6804 879456 +rect 6820 879392 6884 879456 +rect 6900 879392 6964 879456 +rect 6980 879392 7044 879456 +rect 7060 879392 7124 879456 +rect 7140 879392 7204 879456 +rect 7220 879392 7284 879456 +rect 7300 879392 7364 879456 +rect 7380 879392 7444 879456 +rect 7460 879392 7524 879456 +rect 7540 879392 7604 879456 +rect 6660 879312 6724 879376 +rect 6740 879312 6804 879376 +rect 6820 879312 6884 879376 +rect 6900 879312 6964 879376 +rect 6980 879312 7044 879376 +rect 7060 879312 7124 879376 +rect 7140 879312 7204 879376 +rect 7220 879312 7284 879376 +rect 7300 879312 7364 879376 +rect 7380 879312 7444 879376 +rect 7460 879312 7524 879376 +rect 7540 879312 7604 879376 +rect 6660 879232 6724 879296 +rect 6740 879232 6804 879296 +rect 6820 879232 6884 879296 +rect 6900 879232 6964 879296 +rect 6980 879232 7044 879296 +rect 7060 879232 7124 879296 +rect 7140 879232 7204 879296 +rect 7220 879232 7284 879296 +rect 7300 879232 7364 879296 +rect 7380 879232 7444 879296 +rect 7460 879232 7524 879296 +rect 7540 879232 7604 879296 +rect 6660 879152 6724 879216 +rect 6740 879152 6804 879216 +rect 6820 879152 6884 879216 +rect 6900 879152 6964 879216 +rect 6980 879152 7044 879216 +rect 7060 879152 7124 879216 +rect 7140 879152 7204 879216 +rect 7220 879152 7284 879216 +rect 7300 879152 7364 879216 +rect 7380 879152 7444 879216 +rect 7460 879152 7524 879216 +rect 7540 879152 7604 879216 +rect 6660 879072 6724 879136 +rect 6740 879072 6804 879136 +rect 6820 879072 6884 879136 +rect 6900 879072 6964 879136 +rect 6980 879072 7044 879136 +rect 7060 879072 7124 879136 +rect 7140 879072 7204 879136 +rect 7220 879072 7284 879136 +rect 7300 879072 7364 879136 +rect 7380 879072 7444 879136 +rect 7460 879072 7524 879136 +rect 7540 879072 7604 879136 +rect 6660 878992 6724 879056 +rect 6740 878992 6804 879056 +rect 6820 878992 6884 879056 +rect 6900 878992 6964 879056 +rect 6980 878992 7044 879056 +rect 7060 878992 7124 879056 +rect 7140 878992 7204 879056 +rect 7220 878992 7284 879056 +rect 7300 878992 7364 879056 +rect 7380 878992 7444 879056 +rect 7460 878992 7524 879056 +rect 7540 878992 7604 879056 +rect 6660 878912 6724 878976 +rect 6740 878912 6804 878976 +rect 6820 878912 6884 878976 +rect 6900 878912 6964 878976 +rect 6980 878912 7044 878976 +rect 7060 878912 7124 878976 +rect 7140 878912 7204 878976 +rect 7220 878912 7284 878976 +rect 7300 878912 7364 878976 +rect 7380 878912 7444 878976 +rect 7460 878912 7524 878976 +rect 7540 878912 7604 878976 +rect 6660 878832 6724 878896 +rect 6740 878832 6804 878896 +rect 6820 878832 6884 878896 +rect 6900 878832 6964 878896 +rect 6980 878832 7044 878896 +rect 7060 878832 7124 878896 +rect 7140 878832 7204 878896 +rect 7220 878832 7284 878896 +rect 7300 878832 7364 878896 +rect 7380 878832 7444 878896 +rect 7460 878832 7524 878896 +rect 7540 878832 7604 878896 +rect 6660 878752 6724 878816 +rect 6740 878752 6804 878816 +rect 6820 878752 6884 878816 +rect 6900 878752 6964 878816 +rect 6980 878752 7044 878816 +rect 7060 878752 7124 878816 +rect 7140 878752 7204 878816 +rect 7220 878752 7284 878816 +rect 7300 878752 7364 878816 +rect 7380 878752 7444 878816 +rect 7460 878752 7524 878816 +rect 7540 878752 7604 878816 +rect 6660 878672 6724 878736 +rect 6740 878672 6804 878736 +rect 6820 878672 6884 878736 +rect 6900 878672 6964 878736 +rect 6980 878672 7044 878736 +rect 7060 878672 7124 878736 +rect 7140 878672 7204 878736 +rect 7220 878672 7284 878736 +rect 7300 878672 7364 878736 +rect 7380 878672 7444 878736 +rect 7460 878672 7524 878736 +rect 7540 878672 7604 878736 +rect 6660 878592 6724 878656 +rect 6740 878592 6804 878656 +rect 6820 878592 6884 878656 +rect 6900 878592 6964 878656 +rect 6980 878592 7044 878656 +rect 7060 878592 7124 878656 +rect 7140 878592 7204 878656 +rect 7220 878592 7284 878656 +rect 7300 878592 7364 878656 +rect 7380 878592 7444 878656 +rect 7460 878592 7524 878656 +rect 7540 878592 7604 878656 +rect 6660 878512 6724 878576 +rect 6740 878512 6804 878576 +rect 6820 878512 6884 878576 +rect 6900 878512 6964 878576 +rect 6980 878512 7044 878576 +rect 7060 878512 7124 878576 +rect 7140 878512 7204 878576 +rect 7220 878512 7284 878576 +rect 7300 878512 7364 878576 +rect 7380 878512 7444 878576 +rect 7460 878512 7524 878576 +rect 7540 878512 7604 878576 +rect 6660 878432 6724 878496 +rect 6740 878432 6804 878496 +rect 6820 878432 6884 878496 +rect 6900 878432 6964 878496 +rect 6980 878432 7044 878496 +rect 7060 878432 7124 878496 +rect 7140 878432 7204 878496 +rect 7220 878432 7284 878496 +rect 7300 878432 7364 878496 +rect 7380 878432 7444 878496 +rect 7460 878432 7524 878496 +rect 7540 878432 7604 878496 +rect 6660 878352 6724 878416 +rect 6740 878352 6804 878416 +rect 6820 878352 6884 878416 +rect 6900 878352 6964 878416 +rect 6980 878352 7044 878416 +rect 7060 878352 7124 878416 +rect 7140 878352 7204 878416 +rect 7220 878352 7284 878416 +rect 7300 878352 7364 878416 +rect 7380 878352 7444 878416 +rect 7460 878352 7524 878416 +rect 7540 878352 7604 878416 +rect 6660 878272 6724 878336 +rect 6740 878272 6804 878336 +rect 6820 878272 6884 878336 +rect 6900 878272 6964 878336 +rect 6980 878272 7044 878336 +rect 7060 878272 7124 878336 +rect 7140 878272 7204 878336 +rect 7220 878272 7284 878336 +rect 7300 878272 7364 878336 +rect 7380 878272 7444 878336 +rect 7460 878272 7524 878336 +rect 7540 878272 7604 878336 +rect 6660 878192 6724 878256 +rect 6740 878192 6804 878256 +rect 6820 878192 6884 878256 +rect 6900 878192 6964 878256 +rect 6980 878192 7044 878256 +rect 7060 878192 7124 878256 +rect 7140 878192 7204 878256 +rect 7220 878192 7284 878256 +rect 7300 878192 7364 878256 +rect 7380 878192 7444 878256 +rect 7460 878192 7524 878256 +rect 7540 878192 7604 878256 +rect 6660 878112 6724 878176 +rect 6740 878112 6804 878176 +rect 6820 878112 6884 878176 +rect 6900 878112 6964 878176 +rect 6980 878112 7044 878176 +rect 7060 878112 7124 878176 +rect 7140 878112 7204 878176 +rect 7220 878112 7284 878176 +rect 7300 878112 7364 878176 +rect 7380 878112 7444 878176 +rect 7460 878112 7524 878176 +rect 7540 878112 7604 878176 +rect 6660 878032 6724 878096 +rect 6740 878032 6804 878096 +rect 6820 878032 6884 878096 +rect 6900 878032 6964 878096 +rect 6980 878032 7044 878096 +rect 7060 878032 7124 878096 +rect 7140 878032 7204 878096 +rect 7220 878032 7284 878096 +rect 7300 878032 7364 878096 +rect 7380 878032 7444 878096 +rect 7460 878032 7524 878096 +rect 7540 878032 7604 878096 +rect 6660 877952 6724 878016 +rect 6740 877952 6804 878016 +rect 6820 877952 6884 878016 +rect 6900 877952 6964 878016 +rect 6980 877952 7044 878016 +rect 7060 877952 7124 878016 +rect 7140 877952 7204 878016 +rect 7220 877952 7284 878016 +rect 7300 877952 7364 878016 +rect 7380 877952 7444 878016 +rect 7460 877952 7524 878016 +rect 7540 877952 7604 878016 +rect 6660 877872 6724 877936 +rect 6740 877872 6804 877936 +rect 6820 877872 6884 877936 +rect 6900 877872 6964 877936 +rect 6980 877872 7044 877936 +rect 7060 877872 7124 877936 +rect 7140 877872 7204 877936 +rect 7220 877872 7284 877936 +rect 7300 877872 7364 877936 +rect 7380 877872 7444 877936 +rect 7460 877872 7524 877936 +rect 7540 877872 7604 877936 +rect 6660 877792 6724 877856 +rect 6740 877792 6804 877856 +rect 6820 877792 6884 877856 +rect 6900 877792 6964 877856 +rect 6980 877792 7044 877856 +rect 7060 877792 7124 877856 +rect 7140 877792 7204 877856 +rect 7220 877792 7284 877856 +rect 7300 877792 7364 877856 +rect 7380 877792 7444 877856 +rect 7460 877792 7524 877856 +rect 7540 877792 7604 877856 +rect 6660 877712 6724 877776 +rect 6740 877712 6804 877776 +rect 6820 877712 6884 877776 +rect 6900 877712 6964 877776 +rect 6980 877712 7044 877776 +rect 7060 877712 7124 877776 +rect 7140 877712 7204 877776 +rect 7220 877712 7284 877776 +rect 7300 877712 7364 877776 +rect 7380 877712 7444 877776 +rect 7460 877712 7524 877776 +rect 7540 877712 7604 877776 +rect 6660 877632 6724 877696 +rect 6740 877632 6804 877696 +rect 6820 877632 6884 877696 +rect 6900 877632 6964 877696 +rect 6980 877632 7044 877696 +rect 7060 877632 7124 877696 +rect 7140 877632 7204 877696 +rect 7220 877632 7284 877696 +rect 7300 877632 7364 877696 +rect 7380 877632 7444 877696 +rect 7460 877632 7524 877696 +rect 7540 877632 7604 877696 +rect 6660 877552 6724 877616 +rect 6740 877552 6804 877616 +rect 6820 877552 6884 877616 +rect 6900 877552 6964 877616 +rect 6980 877552 7044 877616 +rect 7060 877552 7124 877616 +rect 7140 877552 7204 877616 +rect 7220 877552 7284 877616 +rect 7300 877552 7364 877616 +rect 7380 877552 7444 877616 +rect 7460 877552 7524 877616 +rect 7540 877552 7604 877616 +rect 6660 877472 6724 877536 +rect 6740 877472 6804 877536 +rect 6820 877472 6884 877536 +rect 6900 877472 6964 877536 +rect 6980 877472 7044 877536 +rect 7060 877472 7124 877536 +rect 7140 877472 7204 877536 +rect 7220 877472 7284 877536 +rect 7300 877472 7364 877536 +rect 7380 877472 7444 877536 +rect 7460 877472 7524 877536 +rect 7540 877472 7604 877536 +rect 6660 877392 6724 877456 +rect 6740 877392 6804 877456 +rect 6820 877392 6884 877456 +rect 6900 877392 6964 877456 +rect 6980 877392 7044 877456 +rect 7060 877392 7124 877456 +rect 7140 877392 7204 877456 +rect 7220 877392 7284 877456 +rect 7300 877392 7364 877456 +rect 7380 877392 7444 877456 +rect 7460 877392 7524 877456 +rect 7540 877392 7604 877456 +rect 6660 877312 6724 877376 +rect 6740 877312 6804 877376 +rect 6820 877312 6884 877376 +rect 6900 877312 6964 877376 +rect 6980 877312 7044 877376 +rect 7060 877312 7124 877376 +rect 7140 877312 7204 877376 +rect 7220 877312 7284 877376 +rect 7300 877312 7364 877376 +rect 7380 877312 7444 877376 +rect 7460 877312 7524 877376 +rect 7540 877312 7604 877376 +rect 6660 877232 6724 877296 +rect 6740 877232 6804 877296 +rect 6820 877232 6884 877296 +rect 6900 877232 6964 877296 +rect 6980 877232 7044 877296 +rect 7060 877232 7124 877296 +rect 7140 877232 7204 877296 +rect 7220 877232 7284 877296 +rect 7300 877232 7364 877296 +rect 7380 877232 7444 877296 +rect 7460 877232 7524 877296 +rect 7540 877232 7604 877296 +rect 6660 877152 6724 877216 +rect 6740 877152 6804 877216 +rect 6820 877152 6884 877216 +rect 6900 877152 6964 877216 +rect 6980 877152 7044 877216 +rect 7060 877152 7124 877216 +rect 7140 877152 7204 877216 +rect 7220 877152 7284 877216 +rect 7300 877152 7364 877216 +rect 7380 877152 7444 877216 +rect 7460 877152 7524 877216 +rect 7540 877152 7604 877216 +rect 6660 877072 6724 877136 +rect 6740 877072 6804 877136 +rect 6820 877072 6884 877136 +rect 6900 877072 6964 877136 +rect 6980 877072 7044 877136 +rect 7060 877072 7124 877136 +rect 7140 877072 7204 877136 +rect 7220 877072 7284 877136 +rect 7300 877072 7364 877136 +rect 7380 877072 7444 877136 +rect 7460 877072 7524 877136 +rect 7540 877072 7604 877136 +rect 6660 876992 6724 877056 +rect 6740 876992 6804 877056 +rect 6820 876992 6884 877056 +rect 6900 876992 6964 877056 +rect 6980 876992 7044 877056 +rect 7060 876992 7124 877056 +rect 7140 876992 7204 877056 +rect 7220 876992 7284 877056 +rect 7300 876992 7364 877056 +rect 7380 876992 7444 877056 +rect 7460 876992 7524 877056 +rect 7540 876992 7604 877056 +rect 6660 876912 6724 876976 +rect 6740 876912 6804 876976 +rect 6820 876912 6884 876976 +rect 6900 876912 6964 876976 +rect 6980 876912 7044 876976 +rect 7060 876912 7124 876976 +rect 7140 876912 7204 876976 +rect 7220 876912 7284 876976 +rect 7300 876912 7364 876976 +rect 7380 876912 7444 876976 +rect 7460 876912 7524 876976 +rect 7540 876912 7604 876976 +rect 6660 876832 6724 876896 +rect 6740 876832 6804 876896 +rect 6820 876832 6884 876896 +rect 6900 876832 6964 876896 +rect 6980 876832 7044 876896 +rect 7060 876832 7124 876896 +rect 7140 876832 7204 876896 +rect 7220 876832 7284 876896 +rect 7300 876832 7364 876896 +rect 7380 876832 7444 876896 +rect 7460 876832 7524 876896 +rect 7540 876832 7604 876896 +rect 6660 876752 6724 876816 +rect 6740 876752 6804 876816 +rect 6820 876752 6884 876816 +rect 6900 876752 6964 876816 +rect 6980 876752 7044 876816 +rect 7060 876752 7124 876816 +rect 7140 876752 7204 876816 +rect 7220 876752 7284 876816 +rect 7300 876752 7364 876816 +rect 7380 876752 7444 876816 +rect 7460 876752 7524 876816 +rect 7540 876752 7604 876816 +rect 6660 876672 6724 876736 +rect 6740 876672 6804 876736 +rect 6820 876672 6884 876736 +rect 6900 876672 6964 876736 +rect 6980 876672 7044 876736 +rect 7060 876672 7124 876736 +rect 7140 876672 7204 876736 +rect 7220 876672 7284 876736 +rect 7300 876672 7364 876736 +rect 7380 876672 7444 876736 +rect 7460 876672 7524 876736 +rect 7540 876672 7604 876736 +rect 6660 876592 6724 876656 +rect 6740 876592 6804 876656 +rect 6820 876592 6884 876656 +rect 6900 876592 6964 876656 +rect 6980 876592 7044 876656 +rect 7060 876592 7124 876656 +rect 7140 876592 7204 876656 +rect 7220 876592 7284 876656 +rect 7300 876592 7364 876656 +rect 7380 876592 7444 876656 +rect 7460 876592 7524 876656 +rect 7540 876592 7604 876656 +rect 6660 876512 6724 876576 +rect 6740 876512 6804 876576 +rect 6820 876512 6884 876576 +rect 6900 876512 6964 876576 +rect 6980 876512 7044 876576 +rect 7060 876512 7124 876576 +rect 7140 876512 7204 876576 +rect 7220 876512 7284 876576 +rect 7300 876512 7364 876576 +rect 7380 876512 7444 876576 +rect 7460 876512 7524 876576 +rect 7540 876512 7604 876576 +rect 6660 876432 6724 876496 +rect 6740 876432 6804 876496 +rect 6820 876432 6884 876496 +rect 6900 876432 6964 876496 +rect 6980 876432 7044 876496 +rect 7060 876432 7124 876496 +rect 7140 876432 7204 876496 +rect 7220 876432 7284 876496 +rect 7300 876432 7364 876496 +rect 7380 876432 7444 876496 +rect 7460 876432 7524 876496 +rect 7540 876432 7604 876496 +rect 6660 876352 6724 876416 +rect 6740 876352 6804 876416 +rect 6820 876352 6884 876416 +rect 6900 876352 6964 876416 +rect 6980 876352 7044 876416 +rect 7060 876352 7124 876416 +rect 7140 876352 7204 876416 +rect 7220 876352 7284 876416 +rect 7300 876352 7364 876416 +rect 7380 876352 7444 876416 +rect 7460 876352 7524 876416 +rect 7540 876352 7604 876416 +rect 6660 876272 6724 876336 +rect 6740 876272 6804 876336 +rect 6820 876272 6884 876336 +rect 6900 876272 6964 876336 +rect 6980 876272 7044 876336 +rect 7060 876272 7124 876336 +rect 7140 876272 7204 876336 +rect 7220 876272 7284 876336 +rect 7300 876272 7364 876336 +rect 7380 876272 7444 876336 +rect 7460 876272 7524 876336 +rect 7540 876272 7604 876336 +rect 6660 876192 6724 876256 +rect 6740 876192 6804 876256 +rect 6820 876192 6884 876256 +rect 6900 876192 6964 876256 +rect 6980 876192 7044 876256 +rect 7060 876192 7124 876256 +rect 7140 876192 7204 876256 +rect 7220 876192 7284 876256 +rect 7300 876192 7364 876256 +rect 7380 876192 7444 876256 +rect 7460 876192 7524 876256 +rect 7540 876192 7604 876256 +rect 6660 876112 6724 876176 +rect 6740 876112 6804 876176 +rect 6820 876112 6884 876176 +rect 6900 876112 6964 876176 +rect 6980 876112 7044 876176 +rect 7060 876112 7124 876176 +rect 7140 876112 7204 876176 +rect 7220 876112 7284 876176 +rect 7300 876112 7364 876176 +rect 7380 876112 7444 876176 +rect 7460 876112 7524 876176 +rect 7540 876112 7604 876176 +rect 6660 876032 6724 876096 +rect 6740 876032 6804 876096 +rect 6820 876032 6884 876096 +rect 6900 876032 6964 876096 +rect 6980 876032 7044 876096 +rect 7060 876032 7124 876096 +rect 7140 876032 7204 876096 +rect 7220 876032 7284 876096 +rect 7300 876032 7364 876096 +rect 7380 876032 7444 876096 +rect 7460 876032 7524 876096 +rect 7540 876032 7604 876096 +rect 6660 875952 6724 876016 +rect 6740 875952 6804 876016 +rect 6820 875952 6884 876016 +rect 6900 875952 6964 876016 +rect 6980 875952 7044 876016 +rect 7060 875952 7124 876016 +rect 7140 875952 7204 876016 +rect 7220 875952 7284 876016 +rect 7300 875952 7364 876016 +rect 7380 875952 7444 876016 +rect 7460 875952 7524 876016 +rect 7540 875952 7604 876016 +rect 6660 875872 6724 875936 +rect 6740 875872 6804 875936 +rect 6820 875872 6884 875936 +rect 6900 875872 6964 875936 +rect 6980 875872 7044 875936 +rect 7060 875872 7124 875936 +rect 7140 875872 7204 875936 +rect 7220 875872 7284 875936 +rect 7300 875872 7364 875936 +rect 7380 875872 7444 875936 +rect 7460 875872 7524 875936 +rect 7540 875872 7604 875936 +rect 6660 875792 6724 875856 +rect 6740 875792 6804 875856 +rect 6820 875792 6884 875856 +rect 6900 875792 6964 875856 +rect 6980 875792 7044 875856 +rect 7060 875792 7124 875856 +rect 7140 875792 7204 875856 +rect 7220 875792 7284 875856 +rect 7300 875792 7364 875856 +rect 7380 875792 7444 875856 +rect 7460 875792 7524 875856 +rect 7540 875792 7604 875856 +rect 6660 875712 6724 875776 +rect 6740 875712 6804 875776 +rect 6820 875712 6884 875776 +rect 6900 875712 6964 875776 +rect 6980 875712 7044 875776 +rect 7060 875712 7124 875776 +rect 7140 875712 7204 875776 +rect 7220 875712 7284 875776 +rect 7300 875712 7364 875776 +rect 7380 875712 7444 875776 +rect 7460 875712 7524 875776 +rect 7540 875712 7604 875776 +rect 6660 875632 6724 875696 +rect 6740 875632 6804 875696 +rect 6820 875632 6884 875696 +rect 6900 875632 6964 875696 +rect 6980 875632 7044 875696 +rect 7060 875632 7124 875696 +rect 7140 875632 7204 875696 +rect 7220 875632 7284 875696 +rect 7300 875632 7364 875696 +rect 7380 875632 7444 875696 +rect 7460 875632 7524 875696 +rect 7540 875632 7604 875696 +rect 6660 875552 6724 875616 +rect 6740 875552 6804 875616 +rect 6820 875552 6884 875616 +rect 6900 875552 6964 875616 +rect 6980 875552 7044 875616 +rect 7060 875552 7124 875616 +rect 7140 875552 7204 875616 +rect 7220 875552 7284 875616 +rect 7300 875552 7364 875616 +rect 7380 875552 7444 875616 +rect 7460 875552 7524 875616 +rect 7540 875552 7604 875616 rect 621704 879650 621768 879714 rect 621784 879650 621848 879714 rect 621864 879650 621928 879714 @@ -12215,6 +18627,78 @@ rect 622344 875570 622408 875634 rect 622424 875570 622488 875634 rect 622504 875570 622568 875634 rect 622584 875570 622648 875634 +rect 6660 875472 6724 875536 +rect 6740 875472 6804 875536 +rect 6820 875472 6884 875536 +rect 6900 875472 6964 875536 +rect 6980 875472 7044 875536 +rect 7060 875472 7124 875536 +rect 7140 875472 7204 875536 +rect 7220 875472 7284 875536 +rect 7300 875472 7364 875536 +rect 7380 875472 7444 875536 +rect 7460 875472 7524 875536 +rect 7540 875472 7604 875536 +rect 6660 875392 6724 875456 +rect 6740 875392 6804 875456 +rect 6820 875392 6884 875456 +rect 6900 875392 6964 875456 +rect 6980 875392 7044 875456 +rect 7060 875392 7124 875456 +rect 7140 875392 7204 875456 +rect 7220 875392 7284 875456 +rect 7300 875392 7364 875456 +rect 7380 875392 7444 875456 +rect 7460 875392 7524 875456 +rect 7540 875392 7604 875456 +rect 6660 875312 6724 875376 +rect 6740 875312 6804 875376 +rect 6820 875312 6884 875376 +rect 6900 875312 6964 875376 +rect 6980 875312 7044 875376 +rect 7060 875312 7124 875376 +rect 7140 875312 7204 875376 +rect 7220 875312 7284 875376 +rect 7300 875312 7364 875376 +rect 7380 875312 7444 875376 +rect 7460 875312 7524 875376 +rect 7540 875312 7604 875376 +rect 6660 875232 6724 875296 +rect 6740 875232 6804 875296 +rect 6820 875232 6884 875296 +rect 6900 875232 6964 875296 +rect 6980 875232 7044 875296 +rect 7060 875232 7124 875296 +rect 7140 875232 7204 875296 +rect 7220 875232 7284 875296 +rect 7300 875232 7364 875296 +rect 7380 875232 7444 875296 +rect 7460 875232 7524 875296 +rect 7540 875232 7604 875296 +rect 6660 875152 6724 875216 +rect 6740 875152 6804 875216 +rect 6820 875152 6884 875216 +rect 6900 875152 6964 875216 +rect 6980 875152 7044 875216 +rect 7060 875152 7124 875216 +rect 7140 875152 7204 875216 +rect 7220 875152 7284 875216 +rect 7300 875152 7364 875216 +rect 7380 875152 7444 875216 +rect 7460 875152 7524 875216 +rect 7540 875152 7604 875216 +rect 6660 875072 6724 875136 +rect 6740 875072 6804 875136 +rect 6820 875072 6884 875136 +rect 6900 875072 6964 875136 +rect 6980 875072 7044 875136 +rect 7060 875072 7124 875136 +rect 7140 875072 7204 875136 +rect 7220 875072 7284 875136 +rect 7300 875072 7364 875136 +rect 7380 875072 7444 875136 +rect 7460 875072 7524 875136 +rect 7540 875072 7604 875136 rect 623044 875188 623108 875252 rect 623124 875188 623188 875252 rect 623204 875188 623268 875252 @@ -12287,6 +18771,630 @@ rect 623684 874788 623748 874852 rect 623764 874788 623828 874852 rect 623844 874788 623908 874852 rect 623924 874788 623988 874852 +rect 8000 874692 8064 874756 +rect 8080 874692 8144 874756 +rect 8160 874692 8224 874756 +rect 8240 874692 8304 874756 +rect 8320 874692 8384 874756 +rect 8400 874692 8464 874756 +rect 8480 874692 8544 874756 +rect 8560 874692 8624 874756 +rect 8640 874692 8704 874756 +rect 8720 874692 8784 874756 +rect 8800 874692 8864 874756 +rect 8880 874692 8944 874756 +rect 8000 874612 8064 874676 +rect 8080 874612 8144 874676 +rect 8160 874612 8224 874676 +rect 8240 874612 8304 874676 +rect 8320 874612 8384 874676 +rect 8400 874612 8464 874676 +rect 8480 874612 8544 874676 +rect 8560 874612 8624 874676 +rect 8640 874612 8704 874676 +rect 8720 874612 8784 874676 +rect 8800 874612 8864 874676 +rect 8880 874612 8944 874676 +rect 8000 874532 8064 874596 +rect 8080 874532 8144 874596 +rect 8160 874532 8224 874596 +rect 8240 874532 8304 874596 +rect 8320 874532 8384 874596 +rect 8400 874532 8464 874596 +rect 8480 874532 8544 874596 +rect 8560 874532 8624 874596 +rect 8640 874532 8704 874596 +rect 8720 874532 8784 874596 +rect 8800 874532 8864 874596 +rect 8880 874532 8944 874596 +rect 8000 874452 8064 874516 +rect 8080 874452 8144 874516 +rect 8160 874452 8224 874516 +rect 8240 874452 8304 874516 +rect 8320 874452 8384 874516 +rect 8400 874452 8464 874516 +rect 8480 874452 8544 874516 +rect 8560 874452 8624 874516 +rect 8640 874452 8704 874516 +rect 8720 874452 8784 874516 +rect 8800 874452 8864 874516 +rect 8880 874452 8944 874516 +rect 8000 874372 8064 874436 +rect 8080 874372 8144 874436 +rect 8160 874372 8224 874436 +rect 8240 874372 8304 874436 +rect 8320 874372 8384 874436 +rect 8400 874372 8464 874436 +rect 8480 874372 8544 874436 +rect 8560 874372 8624 874436 +rect 8640 874372 8704 874436 +rect 8720 874372 8784 874436 +rect 8800 874372 8864 874436 +rect 8880 874372 8944 874436 +rect 8000 874292 8064 874356 +rect 8080 874292 8144 874356 +rect 8160 874292 8224 874356 +rect 8240 874292 8304 874356 +rect 8320 874292 8384 874356 +rect 8400 874292 8464 874356 +rect 8480 874292 8544 874356 +rect 8560 874292 8624 874356 +rect 8640 874292 8704 874356 +rect 8720 874292 8784 874356 +rect 8800 874292 8864 874356 +rect 8880 874292 8944 874356 +rect 8000 874212 8064 874276 +rect 8080 874212 8144 874276 +rect 8160 874212 8224 874276 +rect 8240 874212 8304 874276 +rect 8320 874212 8384 874276 +rect 8400 874212 8464 874276 +rect 8480 874212 8544 874276 +rect 8560 874212 8624 874276 +rect 8640 874212 8704 874276 +rect 8720 874212 8784 874276 +rect 8800 874212 8864 874276 +rect 8880 874212 8944 874276 +rect 8000 874132 8064 874196 +rect 8080 874132 8144 874196 +rect 8160 874132 8224 874196 +rect 8240 874132 8304 874196 +rect 8320 874132 8384 874196 +rect 8400 874132 8464 874196 +rect 8480 874132 8544 874196 +rect 8560 874132 8624 874196 +rect 8640 874132 8704 874196 +rect 8720 874132 8784 874196 +rect 8800 874132 8864 874196 +rect 8880 874132 8944 874196 +rect 8000 874052 8064 874116 +rect 8080 874052 8144 874116 +rect 8160 874052 8224 874116 +rect 8240 874052 8304 874116 +rect 8320 874052 8384 874116 +rect 8400 874052 8464 874116 +rect 8480 874052 8544 874116 +rect 8560 874052 8624 874116 +rect 8640 874052 8704 874116 +rect 8720 874052 8784 874116 +rect 8800 874052 8864 874116 +rect 8880 874052 8944 874116 +rect 8000 873972 8064 874036 +rect 8080 873972 8144 874036 +rect 8160 873972 8224 874036 +rect 8240 873972 8304 874036 +rect 8320 873972 8384 874036 +rect 8400 873972 8464 874036 +rect 8480 873972 8544 874036 +rect 8560 873972 8624 874036 +rect 8640 873972 8704 874036 +rect 8720 873972 8784 874036 +rect 8800 873972 8864 874036 +rect 8880 873972 8944 874036 +rect 8000 873892 8064 873956 +rect 8080 873892 8144 873956 +rect 8160 873892 8224 873956 +rect 8240 873892 8304 873956 +rect 8320 873892 8384 873956 +rect 8400 873892 8464 873956 +rect 8480 873892 8544 873956 +rect 8560 873892 8624 873956 +rect 8640 873892 8704 873956 +rect 8720 873892 8784 873956 +rect 8800 873892 8864 873956 +rect 8880 873892 8944 873956 +rect 8000 873812 8064 873876 +rect 8080 873812 8144 873876 +rect 8160 873812 8224 873876 +rect 8240 873812 8304 873876 +rect 8320 873812 8384 873876 +rect 8400 873812 8464 873876 +rect 8480 873812 8544 873876 +rect 8560 873812 8624 873876 +rect 8640 873812 8704 873876 +rect 8720 873812 8784 873876 +rect 8800 873812 8864 873876 +rect 8880 873812 8944 873876 +rect 8000 873732 8064 873796 +rect 8080 873732 8144 873796 +rect 8160 873732 8224 873796 +rect 8240 873732 8304 873796 +rect 8320 873732 8384 873796 +rect 8400 873732 8464 873796 +rect 8480 873732 8544 873796 +rect 8560 873732 8624 873796 +rect 8640 873732 8704 873796 +rect 8720 873732 8784 873796 +rect 8800 873732 8864 873796 +rect 8880 873732 8944 873796 +rect 8000 873652 8064 873716 +rect 8080 873652 8144 873716 +rect 8160 873652 8224 873716 +rect 8240 873652 8304 873716 +rect 8320 873652 8384 873716 +rect 8400 873652 8464 873716 +rect 8480 873652 8544 873716 +rect 8560 873652 8624 873716 +rect 8640 873652 8704 873716 +rect 8720 873652 8784 873716 +rect 8800 873652 8864 873716 +rect 8880 873652 8944 873716 +rect 8000 873572 8064 873636 +rect 8080 873572 8144 873636 +rect 8160 873572 8224 873636 +rect 8240 873572 8304 873636 +rect 8320 873572 8384 873636 +rect 8400 873572 8464 873636 +rect 8480 873572 8544 873636 +rect 8560 873572 8624 873636 +rect 8640 873572 8704 873636 +rect 8720 873572 8784 873636 +rect 8800 873572 8864 873636 +rect 8880 873572 8944 873636 +rect 8000 873492 8064 873556 +rect 8080 873492 8144 873556 +rect 8160 873492 8224 873556 +rect 8240 873492 8304 873556 +rect 8320 873492 8384 873556 +rect 8400 873492 8464 873556 +rect 8480 873492 8544 873556 +rect 8560 873492 8624 873556 +rect 8640 873492 8704 873556 +rect 8720 873492 8784 873556 +rect 8800 873492 8864 873556 +rect 8880 873492 8944 873556 +rect 8000 873412 8064 873476 +rect 8080 873412 8144 873476 +rect 8160 873412 8224 873476 +rect 8240 873412 8304 873476 +rect 8320 873412 8384 873476 +rect 8400 873412 8464 873476 +rect 8480 873412 8544 873476 +rect 8560 873412 8624 873476 +rect 8640 873412 8704 873476 +rect 8720 873412 8784 873476 +rect 8800 873412 8864 873476 +rect 8880 873412 8944 873476 +rect 8000 873332 8064 873396 +rect 8080 873332 8144 873396 +rect 8160 873332 8224 873396 +rect 8240 873332 8304 873396 +rect 8320 873332 8384 873396 +rect 8400 873332 8464 873396 +rect 8480 873332 8544 873396 +rect 8560 873332 8624 873396 +rect 8640 873332 8704 873396 +rect 8720 873332 8784 873396 +rect 8800 873332 8864 873396 +rect 8880 873332 8944 873396 +rect 8000 873252 8064 873316 +rect 8080 873252 8144 873316 +rect 8160 873252 8224 873316 +rect 8240 873252 8304 873316 +rect 8320 873252 8384 873316 +rect 8400 873252 8464 873316 +rect 8480 873252 8544 873316 +rect 8560 873252 8624 873316 +rect 8640 873252 8704 873316 +rect 8720 873252 8784 873316 +rect 8800 873252 8864 873316 +rect 8880 873252 8944 873316 +rect 8000 873172 8064 873236 +rect 8080 873172 8144 873236 +rect 8160 873172 8224 873236 +rect 8240 873172 8304 873236 +rect 8320 873172 8384 873236 +rect 8400 873172 8464 873236 +rect 8480 873172 8544 873236 +rect 8560 873172 8624 873236 +rect 8640 873172 8704 873236 +rect 8720 873172 8784 873236 +rect 8800 873172 8864 873236 +rect 8880 873172 8944 873236 +rect 8000 873092 8064 873156 +rect 8080 873092 8144 873156 +rect 8160 873092 8224 873156 +rect 8240 873092 8304 873156 +rect 8320 873092 8384 873156 +rect 8400 873092 8464 873156 +rect 8480 873092 8544 873156 +rect 8560 873092 8624 873156 +rect 8640 873092 8704 873156 +rect 8720 873092 8784 873156 +rect 8800 873092 8864 873156 +rect 8880 873092 8944 873156 +rect 8000 873012 8064 873076 +rect 8080 873012 8144 873076 +rect 8160 873012 8224 873076 +rect 8240 873012 8304 873076 +rect 8320 873012 8384 873076 +rect 8400 873012 8464 873076 +rect 8480 873012 8544 873076 +rect 8560 873012 8624 873076 +rect 8640 873012 8704 873076 +rect 8720 873012 8784 873076 +rect 8800 873012 8864 873076 +rect 8880 873012 8944 873076 +rect 8000 872932 8064 872996 +rect 8080 872932 8144 872996 +rect 8160 872932 8224 872996 +rect 8240 872932 8304 872996 +rect 8320 872932 8384 872996 +rect 8400 872932 8464 872996 +rect 8480 872932 8544 872996 +rect 8560 872932 8624 872996 +rect 8640 872932 8704 872996 +rect 8720 872932 8784 872996 +rect 8800 872932 8864 872996 +rect 8880 872932 8944 872996 +rect 8000 872852 8064 872916 +rect 8080 872852 8144 872916 +rect 8160 872852 8224 872916 +rect 8240 872852 8304 872916 +rect 8320 872852 8384 872916 +rect 8400 872852 8464 872916 +rect 8480 872852 8544 872916 +rect 8560 872852 8624 872916 +rect 8640 872852 8704 872916 +rect 8720 872852 8784 872916 +rect 8800 872852 8864 872916 +rect 8880 872852 8944 872916 +rect 8000 872772 8064 872836 +rect 8080 872772 8144 872836 +rect 8160 872772 8224 872836 +rect 8240 872772 8304 872836 +rect 8320 872772 8384 872836 +rect 8400 872772 8464 872836 +rect 8480 872772 8544 872836 +rect 8560 872772 8624 872836 +rect 8640 872772 8704 872836 +rect 8720 872772 8784 872836 +rect 8800 872772 8864 872836 +rect 8880 872772 8944 872836 +rect 8000 872692 8064 872756 +rect 8080 872692 8144 872756 +rect 8160 872692 8224 872756 +rect 8240 872692 8304 872756 +rect 8320 872692 8384 872756 +rect 8400 872692 8464 872756 +rect 8480 872692 8544 872756 +rect 8560 872692 8624 872756 +rect 8640 872692 8704 872756 +rect 8720 872692 8784 872756 +rect 8800 872692 8864 872756 +rect 8880 872692 8944 872756 +rect 8000 872612 8064 872676 +rect 8080 872612 8144 872676 +rect 8160 872612 8224 872676 +rect 8240 872612 8304 872676 +rect 8320 872612 8384 872676 +rect 8400 872612 8464 872676 +rect 8480 872612 8544 872676 +rect 8560 872612 8624 872676 +rect 8640 872612 8704 872676 +rect 8720 872612 8784 872676 +rect 8800 872612 8864 872676 +rect 8880 872612 8944 872676 +rect 8000 872532 8064 872596 +rect 8080 872532 8144 872596 +rect 8160 872532 8224 872596 +rect 8240 872532 8304 872596 +rect 8320 872532 8384 872596 +rect 8400 872532 8464 872596 +rect 8480 872532 8544 872596 +rect 8560 872532 8624 872596 +rect 8640 872532 8704 872596 +rect 8720 872532 8784 872596 +rect 8800 872532 8864 872596 +rect 8880 872532 8944 872596 +rect 8000 872452 8064 872516 +rect 8080 872452 8144 872516 +rect 8160 872452 8224 872516 +rect 8240 872452 8304 872516 +rect 8320 872452 8384 872516 +rect 8400 872452 8464 872516 +rect 8480 872452 8544 872516 +rect 8560 872452 8624 872516 +rect 8640 872452 8704 872516 +rect 8720 872452 8784 872516 +rect 8800 872452 8864 872516 +rect 8880 872452 8944 872516 +rect 8000 872372 8064 872436 +rect 8080 872372 8144 872436 +rect 8160 872372 8224 872436 +rect 8240 872372 8304 872436 +rect 8320 872372 8384 872436 +rect 8400 872372 8464 872436 +rect 8480 872372 8544 872436 +rect 8560 872372 8624 872436 +rect 8640 872372 8704 872436 +rect 8720 872372 8784 872436 +rect 8800 872372 8864 872436 +rect 8880 872372 8944 872436 +rect 8000 872292 8064 872356 +rect 8080 872292 8144 872356 +rect 8160 872292 8224 872356 +rect 8240 872292 8304 872356 +rect 8320 872292 8384 872356 +rect 8400 872292 8464 872356 +rect 8480 872292 8544 872356 +rect 8560 872292 8624 872356 +rect 8640 872292 8704 872356 +rect 8720 872292 8784 872356 +rect 8800 872292 8864 872356 +rect 8880 872292 8944 872356 +rect 8000 872212 8064 872276 +rect 8080 872212 8144 872276 +rect 8160 872212 8224 872276 +rect 8240 872212 8304 872276 +rect 8320 872212 8384 872276 +rect 8400 872212 8464 872276 +rect 8480 872212 8544 872276 +rect 8560 872212 8624 872276 +rect 8640 872212 8704 872276 +rect 8720 872212 8784 872276 +rect 8800 872212 8864 872276 +rect 8880 872212 8944 872276 +rect 8000 872132 8064 872196 +rect 8080 872132 8144 872196 +rect 8160 872132 8224 872196 +rect 8240 872132 8304 872196 +rect 8320 872132 8384 872196 +rect 8400 872132 8464 872196 +rect 8480 872132 8544 872196 +rect 8560 872132 8624 872196 +rect 8640 872132 8704 872196 +rect 8720 872132 8784 872196 +rect 8800 872132 8864 872196 +rect 8880 872132 8944 872196 +rect 8000 872052 8064 872116 +rect 8080 872052 8144 872116 +rect 8160 872052 8224 872116 +rect 8240 872052 8304 872116 +rect 8320 872052 8384 872116 +rect 8400 872052 8464 872116 +rect 8480 872052 8544 872116 +rect 8560 872052 8624 872116 +rect 8640 872052 8704 872116 +rect 8720 872052 8784 872116 +rect 8800 872052 8864 872116 +rect 8880 872052 8944 872116 +rect 8000 871972 8064 872036 +rect 8080 871972 8144 872036 +rect 8160 871972 8224 872036 +rect 8240 871972 8304 872036 +rect 8320 871972 8384 872036 +rect 8400 871972 8464 872036 +rect 8480 871972 8544 872036 +rect 8560 871972 8624 872036 +rect 8640 871972 8704 872036 +rect 8720 871972 8784 872036 +rect 8800 871972 8864 872036 +rect 8880 871972 8944 872036 +rect 8000 871892 8064 871956 +rect 8080 871892 8144 871956 +rect 8160 871892 8224 871956 +rect 8240 871892 8304 871956 +rect 8320 871892 8384 871956 +rect 8400 871892 8464 871956 +rect 8480 871892 8544 871956 +rect 8560 871892 8624 871956 +rect 8640 871892 8704 871956 +rect 8720 871892 8784 871956 +rect 8800 871892 8864 871956 +rect 8880 871892 8944 871956 +rect 8000 871812 8064 871876 +rect 8080 871812 8144 871876 +rect 8160 871812 8224 871876 +rect 8240 871812 8304 871876 +rect 8320 871812 8384 871876 +rect 8400 871812 8464 871876 +rect 8480 871812 8544 871876 +rect 8560 871812 8624 871876 +rect 8640 871812 8704 871876 +rect 8720 871812 8784 871876 +rect 8800 871812 8864 871876 +rect 8880 871812 8944 871876 +rect 8000 871732 8064 871796 +rect 8080 871732 8144 871796 +rect 8160 871732 8224 871796 +rect 8240 871732 8304 871796 +rect 8320 871732 8384 871796 +rect 8400 871732 8464 871796 +rect 8480 871732 8544 871796 +rect 8560 871732 8624 871796 +rect 8640 871732 8704 871796 +rect 8720 871732 8784 871796 +rect 8800 871732 8864 871796 +rect 8880 871732 8944 871796 +rect 8000 871652 8064 871716 +rect 8080 871652 8144 871716 +rect 8160 871652 8224 871716 +rect 8240 871652 8304 871716 +rect 8320 871652 8384 871716 +rect 8400 871652 8464 871716 +rect 8480 871652 8544 871716 +rect 8560 871652 8624 871716 +rect 8640 871652 8704 871716 +rect 8720 871652 8784 871716 +rect 8800 871652 8864 871716 +rect 8880 871652 8944 871716 +rect 8000 871572 8064 871636 +rect 8080 871572 8144 871636 +rect 8160 871572 8224 871636 +rect 8240 871572 8304 871636 +rect 8320 871572 8384 871636 +rect 8400 871572 8464 871636 +rect 8480 871572 8544 871636 +rect 8560 871572 8624 871636 +rect 8640 871572 8704 871636 +rect 8720 871572 8784 871636 +rect 8800 871572 8864 871636 +rect 8880 871572 8944 871636 +rect 8000 871492 8064 871556 +rect 8080 871492 8144 871556 +rect 8160 871492 8224 871556 +rect 8240 871492 8304 871556 +rect 8320 871492 8384 871556 +rect 8400 871492 8464 871556 +rect 8480 871492 8544 871556 +rect 8560 871492 8624 871556 +rect 8640 871492 8704 871556 +rect 8720 871492 8784 871556 +rect 8800 871492 8864 871556 +rect 8880 871492 8944 871556 +rect 8000 871412 8064 871476 +rect 8080 871412 8144 871476 +rect 8160 871412 8224 871476 +rect 8240 871412 8304 871476 +rect 8320 871412 8384 871476 +rect 8400 871412 8464 871476 +rect 8480 871412 8544 871476 +rect 8560 871412 8624 871476 +rect 8640 871412 8704 871476 +rect 8720 871412 8784 871476 +rect 8800 871412 8864 871476 +rect 8880 871412 8944 871476 +rect 8000 871332 8064 871396 +rect 8080 871332 8144 871396 +rect 8160 871332 8224 871396 +rect 8240 871332 8304 871396 +rect 8320 871332 8384 871396 +rect 8400 871332 8464 871396 +rect 8480 871332 8544 871396 +rect 8560 871332 8624 871396 +rect 8640 871332 8704 871396 +rect 8720 871332 8784 871396 +rect 8800 871332 8864 871396 +rect 8880 871332 8944 871396 +rect 8000 871252 8064 871316 +rect 8080 871252 8144 871316 +rect 8160 871252 8224 871316 +rect 8240 871252 8304 871316 +rect 8320 871252 8384 871316 +rect 8400 871252 8464 871316 +rect 8480 871252 8544 871316 +rect 8560 871252 8624 871316 +rect 8640 871252 8704 871316 +rect 8720 871252 8784 871316 +rect 8800 871252 8864 871316 +rect 8880 871252 8944 871316 +rect 8000 871172 8064 871236 +rect 8080 871172 8144 871236 +rect 8160 871172 8224 871236 +rect 8240 871172 8304 871236 +rect 8320 871172 8384 871236 +rect 8400 871172 8464 871236 +rect 8480 871172 8544 871236 +rect 8560 871172 8624 871236 +rect 8640 871172 8704 871236 +rect 8720 871172 8784 871236 +rect 8800 871172 8864 871236 +rect 8880 871172 8944 871236 +rect 8000 871092 8064 871156 +rect 8080 871092 8144 871156 +rect 8160 871092 8224 871156 +rect 8240 871092 8304 871156 +rect 8320 871092 8384 871156 +rect 8400 871092 8464 871156 +rect 8480 871092 8544 871156 +rect 8560 871092 8624 871156 +rect 8640 871092 8704 871156 +rect 8720 871092 8784 871156 +rect 8800 871092 8864 871156 +rect 8880 871092 8944 871156 +rect 8000 871012 8064 871076 +rect 8080 871012 8144 871076 +rect 8160 871012 8224 871076 +rect 8240 871012 8304 871076 +rect 8320 871012 8384 871076 +rect 8400 871012 8464 871076 +rect 8480 871012 8544 871076 +rect 8560 871012 8624 871076 +rect 8640 871012 8704 871076 +rect 8720 871012 8784 871076 +rect 8800 871012 8864 871076 +rect 8880 871012 8944 871076 +rect 8000 870932 8064 870996 +rect 8080 870932 8144 870996 +rect 8160 870932 8224 870996 +rect 8240 870932 8304 870996 +rect 8320 870932 8384 870996 +rect 8400 870932 8464 870996 +rect 8480 870932 8544 870996 +rect 8560 870932 8624 870996 +rect 8640 870932 8704 870996 +rect 8720 870932 8784 870996 +rect 8800 870932 8864 870996 +rect 8880 870932 8944 870996 +rect 8000 870852 8064 870916 +rect 8080 870852 8144 870916 +rect 8160 870852 8224 870916 +rect 8240 870852 8304 870916 +rect 8320 870852 8384 870916 +rect 8400 870852 8464 870916 +rect 8480 870852 8544 870916 +rect 8560 870852 8624 870916 +rect 8640 870852 8704 870916 +rect 8720 870852 8784 870916 +rect 8800 870852 8864 870916 +rect 8880 870852 8944 870916 +rect 8000 870772 8064 870836 +rect 8080 870772 8144 870836 +rect 8160 870772 8224 870836 +rect 8240 870772 8304 870836 +rect 8320 870772 8384 870836 +rect 8400 870772 8464 870836 +rect 8480 870772 8544 870836 +rect 8560 870772 8624 870836 +rect 8640 870772 8704 870836 +rect 8720 870772 8784 870836 +rect 8800 870772 8864 870836 +rect 8880 870772 8944 870836 +rect 8000 870692 8064 870756 +rect 8080 870692 8144 870756 +rect 8160 870692 8224 870756 +rect 8240 870692 8304 870756 +rect 8320 870692 8384 870756 +rect 8400 870692 8464 870756 +rect 8480 870692 8544 870756 +rect 8560 870692 8624 870756 +rect 8640 870692 8704 870756 +rect 8720 870692 8784 870756 +rect 8800 870692 8864 870756 +rect 8880 870692 8944 870756 +rect 8000 870612 8064 870676 +rect 8080 870612 8144 870676 +rect 8160 870612 8224 870676 +rect 8240 870612 8304 870676 +rect 8320 870612 8384 870676 +rect 8400 870612 8464 870676 +rect 8480 870612 8544 870676 +rect 8560 870612 8624 870676 +rect 8640 870612 8704 870676 +rect 8720 870612 8784 870676 +rect 8800 870612 8864 870676 +rect 8880 870612 8944 870676 rect 623044 874708 623108 874772 rect 623124 874708 623188 874772 rect 623204 874708 623268 874772 @@ -12911,6 +20019,102 @@ rect 623684 870628 623748 870692 rect 623764 870628 623828 870692 rect 623844 870628 623908 870692 rect 623924 870628 623988 870692 +rect 8000 870532 8064 870596 +rect 8080 870532 8144 870596 +rect 8160 870532 8224 870596 +rect 8240 870532 8304 870596 +rect 8320 870532 8384 870596 +rect 8400 870532 8464 870596 +rect 8480 870532 8544 870596 +rect 8560 870532 8624 870596 +rect 8640 870532 8704 870596 +rect 8720 870532 8784 870596 +rect 8800 870532 8864 870596 +rect 8880 870532 8944 870596 +rect 8000 870452 8064 870516 +rect 8080 870452 8144 870516 +rect 8160 870452 8224 870516 +rect 8240 870452 8304 870516 +rect 8320 870452 8384 870516 +rect 8400 870452 8464 870516 +rect 8480 870452 8544 870516 +rect 8560 870452 8624 870516 +rect 8640 870452 8704 870516 +rect 8720 870452 8784 870516 +rect 8800 870452 8864 870516 +rect 8880 870452 8944 870516 +rect 8000 870372 8064 870436 +rect 8080 870372 8144 870436 +rect 8160 870372 8224 870436 +rect 8240 870372 8304 870436 +rect 8320 870372 8384 870436 +rect 8400 870372 8464 870436 +rect 8480 870372 8544 870436 +rect 8560 870372 8624 870436 +rect 8640 870372 8704 870436 +rect 8720 870372 8784 870436 +rect 8800 870372 8864 870436 +rect 8880 870372 8944 870436 +rect 8000 870292 8064 870356 +rect 8080 870292 8144 870356 +rect 8160 870292 8224 870356 +rect 8240 870292 8304 870356 +rect 8320 870292 8384 870356 +rect 8400 870292 8464 870356 +rect 8480 870292 8544 870356 +rect 8560 870292 8624 870356 +rect 8640 870292 8704 870356 +rect 8720 870292 8784 870356 +rect 8800 870292 8864 870356 +rect 8880 870292 8944 870356 +rect 8000 870212 8064 870276 +rect 8080 870212 8144 870276 +rect 8160 870212 8224 870276 +rect 8240 870212 8304 870276 +rect 8320 870212 8384 870276 +rect 8400 870212 8464 870276 +rect 8480 870212 8544 870276 +rect 8560 870212 8624 870276 +rect 8640 870212 8704 870276 +rect 8720 870212 8784 870276 +rect 8800 870212 8864 870276 +rect 8880 870212 8944 870276 +rect 8000 870132 8064 870196 +rect 8080 870132 8144 870196 +rect 8160 870132 8224 870196 +rect 8240 870132 8304 870196 +rect 8320 870132 8384 870196 +rect 8400 870132 8464 870196 +rect 8480 870132 8544 870196 +rect 8560 870132 8624 870196 +rect 8640 870132 8704 870196 +rect 8720 870132 8784 870196 +rect 8800 870132 8864 870196 +rect 8880 870132 8944 870196 +rect 8000 870052 8064 870116 +rect 8080 870052 8144 870116 +rect 8160 870052 8224 870116 +rect 8240 870052 8304 870116 +rect 8320 870052 8384 870116 +rect 8400 870052 8464 870116 +rect 8480 870052 8544 870116 +rect 8560 870052 8624 870116 +rect 8640 870052 8704 870116 +rect 8720 870052 8784 870116 +rect 8800 870052 8864 870116 +rect 8880 870052 8944 870116 +rect 8000 869972 8064 870036 +rect 8080 869972 8144 870036 +rect 8160 869972 8224 870036 +rect 8240 869972 8304 870036 +rect 8320 869972 8384 870036 +rect 8400 869972 8464 870036 +rect 8480 869972 8544 870036 +rect 8560 869972 8624 870036 +rect 8640 869972 8704 870036 +rect 8720 869972 8784 870036 +rect 8800 869972 8864 870036 +rect 8880 869972 8944 870036 rect 621704 870244 621768 870308 rect 621784 870244 621848 870308 rect 621864 870244 621928 870308 @@ -13639,32 +20843,24 @@ rect 632652 831031 632716 831095 rect 632652 830387 632716 830451 rect 632836 828004 632900 828068 rect 612 755435 676 755499 -rect 612 753595 676 753659 -rect 382 752399 446 752463 -rect 382 751755 446 751819 -rect 428 751171 492 751175 -rect 428 751115 442 751171 -rect 442 751115 492 751171 -rect 428 751111 492 751115 -rect 612 750559 676 750623 +rect 796 753595 860 753659 +rect 612 752399 676 752463 +rect 612 751755 676 751819 +rect 612 751111 676 751175 +rect 796 750559 860 750623 +rect 612 748075 676 748139 rect 632652 748005 632716 748069 +rect 796 747220 860 747284 +rect 612 746787 676 746851 +rect 244 745996 308 746060 rect 632882 745571 632946 745575 rect 632882 745515 632886 745571 rect 632886 745515 632942 745571 rect 632942 745515 632946 745571 rect 632882 745511 632946 745515 rect 632882 744867 632946 744931 -rect 382 744455 446 744459 -rect 382 744399 386 744455 -rect 386 744399 442 744455 -rect 442 744399 446 744455 -rect 382 744395 446 744399 -rect 428 743608 492 743612 -rect 428 743552 442 743608 -rect 442 743552 492 743608 -rect 428 743548 492 743552 -rect 612 743107 676 743171 -rect 633020 742868 633084 742932 +rect 612 743140 676 743204 +rect 616092 743140 616156 743204 rect 632836 742460 632900 742524 rect 632652 741831 632716 741895 rect 632836 741236 632900 741300 @@ -13675,50 +20871,55 @@ rect 632836 737080 632900 737084 rect 632836 737024 632886 737080 rect 632886 737024 632900 737080 rect 632836 737020 632900 737024 -rect 612 736642 676 736706 +rect 796 736642 860 736706 rect 632652 735667 632716 735731 +rect 612 734642 676 734706 rect 632652 733827 632716 733891 -rect 632836 720020 632900 720084 +rect 3372 720020 3436 720084 +rect 616092 720020 616156 720084 rect 612 712235 676 712299 -rect 612 710395 676 710459 +rect 980 710364 1044 710428 rect 612 709199 676 709263 rect 612 708555 676 708619 -rect 612 707911 676 707975 -rect 428 706344 492 706348 -rect 428 706288 442 706344 -rect 442 706288 492 706344 -rect 428 706284 492 706288 -rect 632652 705005 632716 705069 +rect 980 707372 1044 707436 rect 612 704875 676 704939 -rect 612 704231 676 704295 +rect 980 704244 1044 704308 rect 612 703587 676 703651 -rect 632468 703005 632532 703069 -rect 632652 701155 632716 701219 -rect 60 700708 124 700772 -rect 632652 700511 632716 700575 -rect 428 699892 492 699956 -rect 632652 699867 632716 699931 -rect 632652 697475 632716 697539 -rect 632468 696831 632532 696895 -rect 632652 696187 632716 696251 -rect 632836 695736 632900 695740 -rect 632836 695680 632886 695736 -rect 632886 695680 632900 695736 -rect 632836 695676 632900 695680 -rect 428 693642 492 693706 -rect 632468 693703 632532 693767 -rect 632652 693151 632716 693215 -rect 632652 692507 632716 692571 -rect 632652 691863 632716 691927 +rect 428 703428 492 703492 +rect 612 703035 676 703099 +rect 632652 703005 632716 703069 +rect 796 700551 860 700615 +rect 60 699756 124 699820 +rect 618852 698124 618916 698188 +rect 632652 696831 632716 696895 +rect 632836 696008 632900 696012 +rect 632836 695952 632886 696008 +rect 632886 695952 632900 696008 +rect 632836 695948 632900 695952 +rect 632652 693703 632716 693767 +rect 980 693636 1044 693700 +rect 632836 693211 632900 693215 +rect 632836 693155 632886 693211 +rect 632886 693155 632900 693211 +rect 632836 693151 632900 693155 rect 60 691596 124 691660 -rect 632468 690667 632532 690731 -rect 632652 688827 632716 688891 -rect 382 669035 446 669099 -rect 382 667195 446 667259 -rect 612 666164 676 666228 -rect 632836 666164 632900 666228 -rect 244 663988 308 664052 +rect 632652 690667 632716 690731 +rect 428 667856 492 667860 +rect 428 667800 442 667856 +rect 442 667800 492 667856 +rect 428 667796 492 667800 +rect 796 667195 860 667259 +rect 618852 666164 618916 666228 +rect 23060 666096 23124 666160 +rect 428 665816 492 665820 +rect 428 665760 442 665816 +rect 442 665760 492 665816 +rect 428 665756 492 665760 +rect 796 664159 860 664223 +rect 796 661031 860 661095 +rect 244 660860 308 660924 rect 632652 660005 632716 660069 +rect 244 659636 308 659700 rect 632836 657520 632900 657524 rect 632836 657464 632886 657520 rect 632886 657464 632900 657520 @@ -13727,7 +20928,7 @@ rect 428 657248 492 657252 rect 428 657192 442 657248 rect 442 657192 492 657248 rect 428 657188 492 657192 -rect 244 656644 308 656708 +rect 428 656508 492 656572 rect 632652 656155 632716 656219 rect 632652 653027 632716 653091 rect 633020 652428 633084 652492 @@ -13737,7 +20938,7 @@ rect 632886 651835 632942 651891 rect 632942 651835 632946 651891 rect 632882 651831 632946 651835 rect 632882 651187 632946 651251 -rect 244 650796 308 650860 +rect 796 650642 860 650706 rect 633020 648756 633084 648820 rect 428 648642 492 648706 rect 632882 648151 632946 648215 @@ -13747,26 +20948,23 @@ rect 632836 646856 632886 646912 rect 632886 646856 632900 646912 rect 632836 646852 632900 646856 rect 633020 645628 633084 645692 -rect 612 620959 676 621023 -rect 428 618352 492 618356 -rect 428 618296 442 618352 -rect 442 618296 492 618352 -rect 428 618292 492 618296 -rect 382 617891 446 617895 -rect 382 617835 386 617891 -rect 386 617835 442 617891 -rect 442 617835 446 617891 -rect 382 617831 446 617835 +rect 796 621511 860 621575 +rect 980 621012 1044 621076 +rect 796 618475 860 618539 +rect 980 617884 1044 617948 +rect 796 617187 860 617251 +rect 428 616524 492 616588 +rect 612 616116 676 616180 rect 632652 615005 632716 615069 -rect 60 614756 124 614820 -rect 612 613507 676 613571 +rect 60 614212 124 614276 rect 633020 612852 633084 612916 +rect 1900 612308 1964 612372 rect 632836 612308 632900 612372 rect 632652 610955 632716 611019 rect 632652 610311 632716 610375 rect 632652 609667 632716 609731 rect 632468 607827 632532 607891 -rect 428 607642 492 607706 +rect 980 607684 1044 607748 rect 632652 607275 632716 607339 rect 632882 606691 632946 606695 rect 632882 606635 632886 606691 @@ -13783,39 +20981,45 @@ rect 632836 598848 632886 598904 rect 632886 598848 632900 598904 rect 632836 598844 632900 598848 rect 612 582635 676 582699 -rect 612 580795 676 580859 +rect 796 580795 860 580859 rect 612 579599 676 579663 rect 612 578955 676 579019 -rect 60 570692 124 570756 -rect 428 570208 492 570212 -rect 428 570152 442 570208 -rect 442 570152 492 570208 -rect 428 570148 492 570152 +rect 796 577759 860 577823 +rect 796 575275 860 575339 +rect 980 574636 1044 574700 +rect 796 573987 860 574051 +rect 612 573435 676 573499 +rect 244 572732 308 572796 +rect 796 570951 860 571015 +rect 60 570148 124 570212 rect 632468 568005 632532 568069 -rect 428 564642 492 564706 +rect 796 564642 860 564706 rect 60 562804 124 562868 rect 632836 562668 632900 562732 rect 632468 561631 632532 561695 rect 633020 561036 633084 561100 rect 632652 558724 632716 558788 rect 632468 558503 632532 558567 +rect 22876 558384 22940 558448 rect 633020 557908 633084 557972 rect 632652 557364 632716 557428 rect 632652 556663 632716 556727 rect 632468 555467 632532 555531 rect 632652 553627 632716 553691 +rect 244 537644 308 537708 rect 244 534516 308 534580 -rect 612 531431 676 531495 -rect 612 530787 676 530851 -rect 428 528320 492 528324 -rect 428 528264 442 528320 -rect 442 528264 492 528320 -rect 428 528260 492 528264 -rect 244 526900 308 526964 -rect 796 526900 860 526964 +rect 244 531660 308 531724 +rect 60 531388 124 531452 +rect 244 530844 308 530908 +rect 19932 530300 19996 530364 +rect 428 529892 492 529956 +rect 428 527167 492 527171 +rect 428 527111 442 527167 +rect 442 527111 492 527167 +rect 428 527107 492 527111 rect 632652 525005 632716 525069 rect 632652 523004 632716 523068 -rect 796 521642 860 521706 +rect 60 521868 124 521932 rect 632468 520916 632532 520980 rect 428 519642 492 519706 rect 632468 517627 632532 517691 @@ -13824,19 +21028,22 @@ rect 632652 513303 632716 513367 rect 633020 511260 633084 511324 rect 632652 510267 632716 510331 rect 633020 508676 633084 508740 +rect 19932 504596 19996 504660 rect 632836 504596 632900 504660 -rect 612 496235 676 496299 -rect 612 494395 676 494459 -rect 612 493199 676 493263 -rect 612 492555 676 492619 -rect 612 491359 676 491423 -rect 428 484392 492 484396 -rect 428 484336 442 484392 -rect 442 484336 492 484392 -rect 428 484332 492 484336 -rect 612 483907 676 483971 -rect 612 478642 676 478706 +rect 796 494532 860 494596 +rect 244 493444 308 493508 +rect 796 492555 860 492619 +rect 796 491911 860 491975 +rect 244 491404 308 491468 +rect 796 488875 860 488939 +rect 244 488276 308 488340 +rect 796 487587 860 487651 +rect 22876 487052 22940 487116 +rect 796 485195 860 485259 +rect 60 483652 124 483716 +rect 428 478642 492 478706 rect 428 476642 492 476706 +rect 612 450740 676 450804 rect 632652 450740 632716 450804 rect 623044 432490 623108 432554 rect 623124 432490 623188 432554 @@ -15974,16 +23181,2160 @@ rect 623684 417724 623748 417788 rect 623764 417724 623828 417788 rect 623844 417724 623908 417788 rect 623924 417724 623988 417788 +rect 6660 413536 6724 413600 +rect 6740 413536 6804 413600 +rect 6820 413536 6884 413600 +rect 6900 413536 6964 413600 +rect 6980 413536 7044 413600 +rect 7060 413536 7124 413600 +rect 7140 413536 7204 413600 +rect 7220 413536 7284 413600 +rect 7300 413536 7364 413600 +rect 7380 413536 7444 413600 +rect 7460 413536 7524 413600 +rect 7540 413536 7604 413600 +rect 6660 413456 6724 413520 +rect 6740 413456 6804 413520 +rect 6820 413456 6884 413520 +rect 6900 413456 6964 413520 +rect 6980 413456 7044 413520 +rect 7060 413456 7124 413520 +rect 7140 413456 7204 413520 +rect 7220 413456 7284 413520 +rect 7300 413456 7364 413520 +rect 7380 413456 7444 413520 +rect 7460 413456 7524 413520 +rect 7540 413456 7604 413520 +rect 6660 413376 6724 413440 +rect 6740 413376 6804 413440 +rect 6820 413376 6884 413440 +rect 6900 413376 6964 413440 +rect 6980 413376 7044 413440 +rect 7060 413376 7124 413440 +rect 7140 413376 7204 413440 +rect 7220 413376 7284 413440 +rect 7300 413376 7364 413440 +rect 7380 413376 7444 413440 +rect 7460 413376 7524 413440 +rect 7540 413376 7604 413440 +rect 6660 413296 6724 413360 +rect 6740 413296 6804 413360 +rect 6820 413296 6884 413360 +rect 6900 413296 6964 413360 +rect 6980 413296 7044 413360 +rect 7060 413296 7124 413360 +rect 7140 413296 7204 413360 +rect 7220 413296 7284 413360 +rect 7300 413296 7364 413360 +rect 7380 413296 7444 413360 +rect 7460 413296 7524 413360 +rect 7540 413296 7604 413360 +rect 6660 413216 6724 413280 +rect 6740 413216 6804 413280 +rect 6820 413216 6884 413280 +rect 6900 413216 6964 413280 +rect 6980 413216 7044 413280 +rect 7060 413216 7124 413280 +rect 7140 413216 7204 413280 +rect 7220 413216 7284 413280 +rect 7300 413216 7364 413280 +rect 7380 413216 7444 413280 +rect 7460 413216 7524 413280 +rect 7540 413216 7604 413280 +rect 6660 413136 6724 413200 +rect 6740 413136 6804 413200 +rect 6820 413136 6884 413200 +rect 6900 413136 6964 413200 +rect 6980 413136 7044 413200 +rect 7060 413136 7124 413200 +rect 7140 413136 7204 413200 +rect 7220 413136 7284 413200 +rect 7300 413136 7364 413200 +rect 7380 413136 7444 413200 +rect 7460 413136 7524 413200 +rect 7540 413136 7604 413200 +rect 6660 413056 6724 413120 +rect 6740 413056 6804 413120 +rect 6820 413056 6884 413120 +rect 6900 413056 6964 413120 +rect 6980 413056 7044 413120 +rect 7060 413056 7124 413120 +rect 7140 413056 7204 413120 +rect 7220 413056 7284 413120 +rect 7300 413056 7364 413120 +rect 7380 413056 7444 413120 +rect 7460 413056 7524 413120 +rect 7540 413056 7604 413120 +rect 6660 412976 6724 413040 +rect 6740 412976 6804 413040 +rect 6820 412976 6884 413040 +rect 6900 412976 6964 413040 +rect 6980 412976 7044 413040 +rect 7060 412976 7124 413040 +rect 7140 412976 7204 413040 +rect 7220 412976 7284 413040 +rect 7300 412976 7364 413040 +rect 7380 412976 7444 413040 +rect 7460 412976 7524 413040 +rect 7540 412976 7604 413040 +rect 6660 412896 6724 412960 +rect 6740 412896 6804 412960 +rect 6820 412896 6884 412960 +rect 6900 412896 6964 412960 +rect 6980 412896 7044 412960 +rect 7060 412896 7124 412960 +rect 7140 412896 7204 412960 +rect 7220 412896 7284 412960 +rect 7300 412896 7364 412960 +rect 7380 412896 7444 412960 +rect 7460 412896 7524 412960 +rect 7540 412896 7604 412960 +rect 6660 412816 6724 412880 +rect 6740 412816 6804 412880 +rect 6820 412816 6884 412880 +rect 6900 412816 6964 412880 +rect 6980 412816 7044 412880 +rect 7060 412816 7124 412880 +rect 7140 412816 7204 412880 +rect 7220 412816 7284 412880 +rect 7300 412816 7364 412880 +rect 7380 412816 7444 412880 +rect 7460 412816 7524 412880 +rect 7540 412816 7604 412880 +rect 6660 412736 6724 412800 +rect 6740 412736 6804 412800 +rect 6820 412736 6884 412800 +rect 6900 412736 6964 412800 +rect 6980 412736 7044 412800 +rect 7060 412736 7124 412800 +rect 7140 412736 7204 412800 +rect 7220 412736 7284 412800 +rect 7300 412736 7364 412800 +rect 7380 412736 7444 412800 +rect 7460 412736 7524 412800 +rect 7540 412736 7604 412800 +rect 6660 412656 6724 412720 +rect 6740 412656 6804 412720 +rect 6820 412656 6884 412720 +rect 6900 412656 6964 412720 +rect 6980 412656 7044 412720 +rect 7060 412656 7124 412720 +rect 7140 412656 7204 412720 +rect 7220 412656 7284 412720 +rect 7300 412656 7364 412720 +rect 7380 412656 7444 412720 +rect 7460 412656 7524 412720 +rect 7540 412656 7604 412720 +rect 6660 412576 6724 412640 +rect 6740 412576 6804 412640 +rect 6820 412576 6884 412640 +rect 6900 412576 6964 412640 +rect 6980 412576 7044 412640 +rect 7060 412576 7124 412640 +rect 7140 412576 7204 412640 +rect 7220 412576 7284 412640 +rect 7300 412576 7364 412640 +rect 7380 412576 7444 412640 +rect 7460 412576 7524 412640 +rect 7540 412576 7604 412640 +rect 6660 412496 6724 412560 +rect 6740 412496 6804 412560 +rect 6820 412496 6884 412560 +rect 6900 412496 6964 412560 +rect 6980 412496 7044 412560 +rect 7060 412496 7124 412560 +rect 7140 412496 7204 412560 +rect 7220 412496 7284 412560 +rect 7300 412496 7364 412560 +rect 7380 412496 7444 412560 +rect 7460 412496 7524 412560 +rect 7540 412496 7604 412560 +rect 6660 412416 6724 412480 +rect 6740 412416 6804 412480 +rect 6820 412416 6884 412480 +rect 6900 412416 6964 412480 +rect 6980 412416 7044 412480 +rect 7060 412416 7124 412480 +rect 7140 412416 7204 412480 +rect 7220 412416 7284 412480 +rect 7300 412416 7364 412480 +rect 7380 412416 7444 412480 +rect 7460 412416 7524 412480 +rect 7540 412416 7604 412480 +rect 6660 412336 6724 412400 +rect 6740 412336 6804 412400 +rect 6820 412336 6884 412400 +rect 6900 412336 6964 412400 +rect 6980 412336 7044 412400 +rect 7060 412336 7124 412400 +rect 7140 412336 7204 412400 +rect 7220 412336 7284 412400 +rect 7300 412336 7364 412400 +rect 7380 412336 7444 412400 +rect 7460 412336 7524 412400 +rect 7540 412336 7604 412400 +rect 6660 412256 6724 412320 +rect 6740 412256 6804 412320 +rect 6820 412256 6884 412320 +rect 6900 412256 6964 412320 +rect 6980 412256 7044 412320 +rect 7060 412256 7124 412320 +rect 7140 412256 7204 412320 +rect 7220 412256 7284 412320 +rect 7300 412256 7364 412320 +rect 7380 412256 7444 412320 +rect 7460 412256 7524 412320 +rect 7540 412256 7604 412320 +rect 6660 412176 6724 412240 +rect 6740 412176 6804 412240 +rect 6820 412176 6884 412240 +rect 6900 412176 6964 412240 +rect 6980 412176 7044 412240 +rect 7060 412176 7124 412240 +rect 7140 412176 7204 412240 +rect 7220 412176 7284 412240 +rect 7300 412176 7364 412240 +rect 7380 412176 7444 412240 +rect 7460 412176 7524 412240 +rect 7540 412176 7604 412240 +rect 6660 412096 6724 412160 +rect 6740 412096 6804 412160 +rect 6820 412096 6884 412160 +rect 6900 412096 6964 412160 +rect 6980 412096 7044 412160 +rect 7060 412096 7124 412160 +rect 7140 412096 7204 412160 +rect 7220 412096 7284 412160 +rect 7300 412096 7364 412160 +rect 7380 412096 7444 412160 +rect 7460 412096 7524 412160 +rect 7540 412096 7604 412160 +rect 6660 412016 6724 412080 +rect 6740 412016 6804 412080 +rect 6820 412016 6884 412080 +rect 6900 412016 6964 412080 +rect 6980 412016 7044 412080 +rect 7060 412016 7124 412080 +rect 7140 412016 7204 412080 +rect 7220 412016 7284 412080 +rect 7300 412016 7364 412080 +rect 7380 412016 7444 412080 +rect 7460 412016 7524 412080 +rect 7540 412016 7604 412080 +rect 6660 411936 6724 412000 +rect 6740 411936 6804 412000 +rect 6820 411936 6884 412000 +rect 6900 411936 6964 412000 +rect 6980 411936 7044 412000 +rect 7060 411936 7124 412000 +rect 7140 411936 7204 412000 +rect 7220 411936 7284 412000 +rect 7300 411936 7364 412000 +rect 7380 411936 7444 412000 +rect 7460 411936 7524 412000 +rect 7540 411936 7604 412000 +rect 6660 411856 6724 411920 +rect 6740 411856 6804 411920 +rect 6820 411856 6884 411920 +rect 6900 411856 6964 411920 +rect 6980 411856 7044 411920 +rect 7060 411856 7124 411920 +rect 7140 411856 7204 411920 +rect 7220 411856 7284 411920 +rect 7300 411856 7364 411920 +rect 7380 411856 7444 411920 +rect 7460 411856 7524 411920 +rect 7540 411856 7604 411920 +rect 6660 411776 6724 411840 +rect 6740 411776 6804 411840 +rect 6820 411776 6884 411840 +rect 6900 411776 6964 411840 +rect 6980 411776 7044 411840 +rect 7060 411776 7124 411840 +rect 7140 411776 7204 411840 +rect 7220 411776 7284 411840 +rect 7300 411776 7364 411840 +rect 7380 411776 7444 411840 +rect 7460 411776 7524 411840 +rect 7540 411776 7604 411840 +rect 6660 411696 6724 411760 +rect 6740 411696 6804 411760 +rect 6820 411696 6884 411760 +rect 6900 411696 6964 411760 +rect 6980 411696 7044 411760 +rect 7060 411696 7124 411760 +rect 7140 411696 7204 411760 +rect 7220 411696 7284 411760 +rect 7300 411696 7364 411760 +rect 7380 411696 7444 411760 +rect 7460 411696 7524 411760 +rect 7540 411696 7604 411760 +rect 6660 411616 6724 411680 +rect 6740 411616 6804 411680 +rect 6820 411616 6884 411680 +rect 6900 411616 6964 411680 +rect 6980 411616 7044 411680 +rect 7060 411616 7124 411680 +rect 7140 411616 7204 411680 +rect 7220 411616 7284 411680 +rect 7300 411616 7364 411680 +rect 7380 411616 7444 411680 +rect 7460 411616 7524 411680 +rect 7540 411616 7604 411680 +rect 6660 411536 6724 411600 +rect 6740 411536 6804 411600 +rect 6820 411536 6884 411600 +rect 6900 411536 6964 411600 +rect 6980 411536 7044 411600 +rect 7060 411536 7124 411600 +rect 7140 411536 7204 411600 +rect 7220 411536 7284 411600 +rect 7300 411536 7364 411600 +rect 7380 411536 7444 411600 +rect 7460 411536 7524 411600 +rect 7540 411536 7604 411600 +rect 6660 411456 6724 411520 +rect 6740 411456 6804 411520 +rect 6820 411456 6884 411520 +rect 6900 411456 6964 411520 +rect 6980 411456 7044 411520 +rect 7060 411456 7124 411520 +rect 7140 411456 7204 411520 +rect 7220 411456 7284 411520 +rect 7300 411456 7364 411520 +rect 7380 411456 7444 411520 +rect 7460 411456 7524 411520 +rect 7540 411456 7604 411520 +rect 6660 411376 6724 411440 +rect 6740 411376 6804 411440 +rect 6820 411376 6884 411440 +rect 6900 411376 6964 411440 +rect 6980 411376 7044 411440 +rect 7060 411376 7124 411440 +rect 7140 411376 7204 411440 +rect 7220 411376 7284 411440 +rect 7300 411376 7364 411440 +rect 7380 411376 7444 411440 +rect 7460 411376 7524 411440 +rect 7540 411376 7604 411440 +rect 6660 411296 6724 411360 +rect 6740 411296 6804 411360 +rect 6820 411296 6884 411360 +rect 6900 411296 6964 411360 +rect 6980 411296 7044 411360 +rect 7060 411296 7124 411360 +rect 7140 411296 7204 411360 +rect 7220 411296 7284 411360 +rect 7300 411296 7364 411360 +rect 7380 411296 7444 411360 +rect 7460 411296 7524 411360 +rect 7540 411296 7604 411360 +rect 6660 411216 6724 411280 +rect 6740 411216 6804 411280 +rect 6820 411216 6884 411280 +rect 6900 411216 6964 411280 +rect 6980 411216 7044 411280 +rect 7060 411216 7124 411280 +rect 7140 411216 7204 411280 +rect 7220 411216 7284 411280 +rect 7300 411216 7364 411280 +rect 7380 411216 7444 411280 +rect 7460 411216 7524 411280 +rect 7540 411216 7604 411280 +rect 6660 411136 6724 411200 +rect 6740 411136 6804 411200 +rect 6820 411136 6884 411200 +rect 6900 411136 6964 411200 +rect 6980 411136 7044 411200 +rect 7060 411136 7124 411200 +rect 7140 411136 7204 411200 +rect 7220 411136 7284 411200 +rect 7300 411136 7364 411200 +rect 7380 411136 7444 411200 +rect 7460 411136 7524 411200 +rect 7540 411136 7604 411200 +rect 6660 411056 6724 411120 +rect 6740 411056 6804 411120 +rect 6820 411056 6884 411120 +rect 6900 411056 6964 411120 +rect 6980 411056 7044 411120 +rect 7060 411056 7124 411120 +rect 7140 411056 7204 411120 +rect 7220 411056 7284 411120 +rect 7300 411056 7364 411120 +rect 7380 411056 7444 411120 +rect 7460 411056 7524 411120 +rect 7540 411056 7604 411120 +rect 6660 410976 6724 411040 +rect 6740 410976 6804 411040 +rect 6820 410976 6884 411040 +rect 6900 410976 6964 411040 +rect 6980 410976 7044 411040 +rect 7060 410976 7124 411040 +rect 7140 410976 7204 411040 +rect 7220 410976 7284 411040 +rect 7300 410976 7364 411040 +rect 7380 410976 7444 411040 +rect 7460 410976 7524 411040 +rect 7540 410976 7604 411040 +rect 6660 410896 6724 410960 +rect 6740 410896 6804 410960 +rect 6820 410896 6884 410960 +rect 6900 410896 6964 410960 +rect 6980 410896 7044 410960 +rect 7060 410896 7124 410960 +rect 7140 410896 7204 410960 +rect 7220 410896 7284 410960 +rect 7300 410896 7364 410960 +rect 7380 410896 7444 410960 +rect 7460 410896 7524 410960 +rect 7540 410896 7604 410960 +rect 6660 410816 6724 410880 +rect 6740 410816 6804 410880 +rect 6820 410816 6884 410880 +rect 6900 410816 6964 410880 +rect 6980 410816 7044 410880 +rect 7060 410816 7124 410880 +rect 7140 410816 7204 410880 +rect 7220 410816 7284 410880 +rect 7300 410816 7364 410880 +rect 7380 410816 7444 410880 +rect 7460 410816 7524 410880 +rect 7540 410816 7604 410880 +rect 6660 410736 6724 410800 +rect 6740 410736 6804 410800 +rect 6820 410736 6884 410800 +rect 6900 410736 6964 410800 +rect 6980 410736 7044 410800 +rect 7060 410736 7124 410800 +rect 7140 410736 7204 410800 +rect 7220 410736 7284 410800 +rect 7300 410736 7364 410800 +rect 7380 410736 7444 410800 +rect 7460 410736 7524 410800 +rect 7540 410736 7604 410800 +rect 6660 410656 6724 410720 +rect 6740 410656 6804 410720 +rect 6820 410656 6884 410720 +rect 6900 410656 6964 410720 +rect 6980 410656 7044 410720 +rect 7060 410656 7124 410720 +rect 7140 410656 7204 410720 +rect 7220 410656 7284 410720 +rect 7300 410656 7364 410720 +rect 7380 410656 7444 410720 +rect 7460 410656 7524 410720 +rect 7540 410656 7604 410720 +rect 6660 410576 6724 410640 +rect 6740 410576 6804 410640 +rect 6820 410576 6884 410640 +rect 6900 410576 6964 410640 +rect 6980 410576 7044 410640 +rect 7060 410576 7124 410640 +rect 7140 410576 7204 410640 +rect 7220 410576 7284 410640 +rect 7300 410576 7364 410640 +rect 7380 410576 7444 410640 +rect 7460 410576 7524 410640 +rect 7540 410576 7604 410640 +rect 6660 410496 6724 410560 +rect 6740 410496 6804 410560 +rect 6820 410496 6884 410560 +rect 6900 410496 6964 410560 +rect 6980 410496 7044 410560 +rect 7060 410496 7124 410560 +rect 7140 410496 7204 410560 +rect 7220 410496 7284 410560 +rect 7300 410496 7364 410560 +rect 7380 410496 7444 410560 +rect 7460 410496 7524 410560 +rect 7540 410496 7604 410560 +rect 6660 410416 6724 410480 +rect 6740 410416 6804 410480 +rect 6820 410416 6884 410480 +rect 6900 410416 6964 410480 +rect 6980 410416 7044 410480 +rect 7060 410416 7124 410480 +rect 7140 410416 7204 410480 +rect 7220 410416 7284 410480 +rect 7300 410416 7364 410480 +rect 7380 410416 7444 410480 +rect 7460 410416 7524 410480 +rect 7540 410416 7604 410480 +rect 6660 410336 6724 410400 +rect 6740 410336 6804 410400 +rect 6820 410336 6884 410400 +rect 6900 410336 6964 410400 +rect 6980 410336 7044 410400 +rect 7060 410336 7124 410400 +rect 7140 410336 7204 410400 +rect 7220 410336 7284 410400 +rect 7300 410336 7364 410400 +rect 7380 410336 7444 410400 +rect 7460 410336 7524 410400 +rect 7540 410336 7604 410400 +rect 6660 410256 6724 410320 +rect 6740 410256 6804 410320 +rect 6820 410256 6884 410320 +rect 6900 410256 6964 410320 +rect 6980 410256 7044 410320 +rect 7060 410256 7124 410320 +rect 7140 410256 7204 410320 +rect 7220 410256 7284 410320 +rect 7300 410256 7364 410320 +rect 7380 410256 7444 410320 +rect 7460 410256 7524 410320 +rect 7540 410256 7604 410320 +rect 6660 410176 6724 410240 +rect 6740 410176 6804 410240 +rect 6820 410176 6884 410240 +rect 6900 410176 6964 410240 +rect 6980 410176 7044 410240 +rect 7060 410176 7124 410240 +rect 7140 410176 7204 410240 +rect 7220 410176 7284 410240 +rect 7300 410176 7364 410240 +rect 7380 410176 7444 410240 +rect 7460 410176 7524 410240 +rect 7540 410176 7604 410240 +rect 6660 410096 6724 410160 +rect 6740 410096 6804 410160 +rect 6820 410096 6884 410160 +rect 6900 410096 6964 410160 +rect 6980 410096 7044 410160 +rect 7060 410096 7124 410160 +rect 7140 410096 7204 410160 +rect 7220 410096 7284 410160 +rect 7300 410096 7364 410160 +rect 7380 410096 7444 410160 +rect 7460 410096 7524 410160 +rect 7540 410096 7604 410160 +rect 6660 410016 6724 410080 +rect 6740 410016 6804 410080 +rect 6820 410016 6884 410080 +rect 6900 410016 6964 410080 +rect 6980 410016 7044 410080 +rect 7060 410016 7124 410080 +rect 7140 410016 7204 410080 +rect 7220 410016 7284 410080 +rect 7300 410016 7364 410080 +rect 7380 410016 7444 410080 +rect 7460 410016 7524 410080 +rect 7540 410016 7604 410080 +rect 6660 409936 6724 410000 +rect 6740 409936 6804 410000 +rect 6820 409936 6884 410000 +rect 6900 409936 6964 410000 +rect 6980 409936 7044 410000 +rect 7060 409936 7124 410000 +rect 7140 409936 7204 410000 +rect 7220 409936 7284 410000 +rect 7300 409936 7364 410000 +rect 7380 409936 7444 410000 +rect 7460 409936 7524 410000 +rect 7540 409936 7604 410000 +rect 6660 409856 6724 409920 +rect 6740 409856 6804 409920 +rect 6820 409856 6884 409920 +rect 6900 409856 6964 409920 +rect 6980 409856 7044 409920 +rect 7060 409856 7124 409920 +rect 7140 409856 7204 409920 +rect 7220 409856 7284 409920 +rect 7300 409856 7364 409920 +rect 7380 409856 7444 409920 +rect 7460 409856 7524 409920 +rect 7540 409856 7604 409920 +rect 6660 409776 6724 409840 +rect 6740 409776 6804 409840 +rect 6820 409776 6884 409840 +rect 6900 409776 6964 409840 +rect 6980 409776 7044 409840 +rect 7060 409776 7124 409840 +rect 7140 409776 7204 409840 +rect 7220 409776 7284 409840 +rect 7300 409776 7364 409840 +rect 7380 409776 7444 409840 +rect 7460 409776 7524 409840 +rect 7540 409776 7604 409840 +rect 6660 409696 6724 409760 +rect 6740 409696 6804 409760 +rect 6820 409696 6884 409760 +rect 6900 409696 6964 409760 +rect 6980 409696 7044 409760 +rect 7060 409696 7124 409760 +rect 7140 409696 7204 409760 +rect 7220 409696 7284 409760 +rect 7300 409696 7364 409760 +rect 7380 409696 7444 409760 +rect 7460 409696 7524 409760 +rect 7540 409696 7604 409760 +rect 6660 409616 6724 409680 +rect 6740 409616 6804 409680 +rect 6820 409616 6884 409680 +rect 6900 409616 6964 409680 +rect 6980 409616 7044 409680 +rect 7060 409616 7124 409680 +rect 7140 409616 7204 409680 +rect 7220 409616 7284 409680 +rect 7300 409616 7364 409680 +rect 7380 409616 7444 409680 +rect 7460 409616 7524 409680 +rect 7540 409616 7604 409680 +rect 6660 409536 6724 409600 +rect 6740 409536 6804 409600 +rect 6820 409536 6884 409600 +rect 6900 409536 6964 409600 +rect 6980 409536 7044 409600 +rect 7060 409536 7124 409600 +rect 7140 409536 7204 409600 +rect 7220 409536 7284 409600 +rect 7300 409536 7364 409600 +rect 7380 409536 7444 409600 +rect 7460 409536 7524 409600 +rect 7540 409536 7604 409600 +rect 6660 409456 6724 409520 +rect 6740 409456 6804 409520 +rect 6820 409456 6884 409520 +rect 6900 409456 6964 409520 +rect 6980 409456 7044 409520 +rect 7060 409456 7124 409520 +rect 7140 409456 7204 409520 +rect 7220 409456 7284 409520 +rect 7300 409456 7364 409520 +rect 7380 409456 7444 409520 +rect 7460 409456 7524 409520 +rect 7540 409456 7604 409520 +rect 6660 409376 6724 409440 +rect 6740 409376 6804 409440 +rect 6820 409376 6884 409440 +rect 6900 409376 6964 409440 +rect 6980 409376 7044 409440 +rect 7060 409376 7124 409440 +rect 7140 409376 7204 409440 +rect 7220 409376 7284 409440 +rect 7300 409376 7364 409440 +rect 7380 409376 7444 409440 +rect 7460 409376 7524 409440 +rect 7540 409376 7604 409440 +rect 6660 409296 6724 409360 +rect 6740 409296 6804 409360 +rect 6820 409296 6884 409360 +rect 6900 409296 6964 409360 +rect 6980 409296 7044 409360 +rect 7060 409296 7124 409360 +rect 7140 409296 7204 409360 +rect 7220 409296 7284 409360 +rect 7300 409296 7364 409360 +rect 7380 409296 7444 409360 +rect 7460 409296 7524 409360 +rect 7540 409296 7604 409360 +rect 6660 409216 6724 409280 +rect 6740 409216 6804 409280 +rect 6820 409216 6884 409280 +rect 6900 409216 6964 409280 +rect 6980 409216 7044 409280 +rect 7060 409216 7124 409280 +rect 7140 409216 7204 409280 +rect 7220 409216 7284 409280 +rect 7300 409216 7364 409280 +rect 7380 409216 7444 409280 +rect 7460 409216 7524 409280 +rect 7540 409216 7604 409280 +rect 6660 409136 6724 409200 +rect 6740 409136 6804 409200 +rect 6820 409136 6884 409200 +rect 6900 409136 6964 409200 +rect 6980 409136 7044 409200 +rect 7060 409136 7124 409200 +rect 7140 409136 7204 409200 +rect 7220 409136 7284 409200 +rect 7300 409136 7364 409200 +rect 7380 409136 7444 409200 +rect 7460 409136 7524 409200 +rect 7540 409136 7604 409200 +rect 6660 409056 6724 409120 +rect 6740 409056 6804 409120 +rect 6820 409056 6884 409120 +rect 6900 409056 6964 409120 +rect 6980 409056 7044 409120 +rect 7060 409056 7124 409120 +rect 7140 409056 7204 409120 +rect 7220 409056 7284 409120 +rect 7300 409056 7364 409120 +rect 7380 409056 7444 409120 +rect 7460 409056 7524 409120 +rect 7540 409056 7604 409120 +rect 6660 408976 6724 409040 +rect 6740 408976 6804 409040 +rect 6820 408976 6884 409040 +rect 6900 408976 6964 409040 +rect 6980 408976 7044 409040 +rect 7060 408976 7124 409040 +rect 7140 408976 7204 409040 +rect 7220 408976 7284 409040 +rect 7300 408976 7364 409040 +rect 7380 408976 7444 409040 +rect 7460 408976 7524 409040 +rect 7540 408976 7604 409040 +rect 6660 408896 6724 408960 +rect 6740 408896 6804 408960 +rect 6820 408896 6884 408960 +rect 6900 408896 6964 408960 +rect 6980 408896 7044 408960 +rect 7060 408896 7124 408960 +rect 7140 408896 7204 408960 +rect 7220 408896 7284 408960 +rect 7300 408896 7364 408960 +rect 7380 408896 7444 408960 +rect 7460 408896 7524 408960 +rect 7540 408896 7604 408960 +rect 6660 408816 6724 408880 +rect 6740 408816 6804 408880 +rect 6820 408816 6884 408880 +rect 6900 408816 6964 408880 +rect 6980 408816 7044 408880 +rect 7060 408816 7124 408880 +rect 7140 408816 7204 408880 +rect 7220 408816 7284 408880 +rect 7300 408816 7364 408880 +rect 7380 408816 7444 408880 +rect 7460 408816 7524 408880 +rect 7540 408816 7604 408880 +rect 8000 408436 8064 408500 +rect 8080 408436 8144 408500 +rect 8160 408436 8224 408500 +rect 8240 408436 8304 408500 +rect 8320 408436 8384 408500 +rect 8400 408436 8464 408500 +rect 8480 408436 8544 408500 +rect 8560 408436 8624 408500 +rect 8640 408436 8704 408500 +rect 8720 408436 8784 408500 +rect 8800 408436 8864 408500 +rect 8880 408436 8944 408500 +rect 8000 408356 8064 408420 +rect 8080 408356 8144 408420 +rect 8160 408356 8224 408420 +rect 8240 408356 8304 408420 +rect 8320 408356 8384 408420 +rect 8400 408356 8464 408420 +rect 8480 408356 8544 408420 +rect 8560 408356 8624 408420 +rect 8640 408356 8704 408420 +rect 8720 408356 8784 408420 +rect 8800 408356 8864 408420 +rect 8880 408356 8944 408420 +rect 8000 408276 8064 408340 +rect 8080 408276 8144 408340 +rect 8160 408276 8224 408340 +rect 8240 408276 8304 408340 +rect 8320 408276 8384 408340 +rect 8400 408276 8464 408340 +rect 8480 408276 8544 408340 +rect 8560 408276 8624 408340 +rect 8640 408276 8704 408340 +rect 8720 408276 8784 408340 +rect 8800 408276 8864 408340 +rect 8880 408276 8944 408340 +rect 8000 408196 8064 408260 +rect 8080 408196 8144 408260 +rect 8160 408196 8224 408260 +rect 8240 408196 8304 408260 +rect 8320 408196 8384 408260 +rect 8400 408196 8464 408260 +rect 8480 408196 8544 408260 +rect 8560 408196 8624 408260 +rect 8640 408196 8704 408260 +rect 8720 408196 8784 408260 +rect 8800 408196 8864 408260 +rect 8880 408196 8944 408260 +rect 8000 408116 8064 408180 +rect 8080 408116 8144 408180 +rect 8160 408116 8224 408180 +rect 8240 408116 8304 408180 +rect 8320 408116 8384 408180 +rect 8400 408116 8464 408180 +rect 8480 408116 8544 408180 +rect 8560 408116 8624 408180 +rect 8640 408116 8704 408180 +rect 8720 408116 8784 408180 +rect 8800 408116 8864 408180 +rect 8880 408116 8944 408180 +rect 8000 408036 8064 408100 +rect 8080 408036 8144 408100 +rect 8160 408036 8224 408100 +rect 8240 408036 8304 408100 +rect 8320 408036 8384 408100 +rect 8400 408036 8464 408100 +rect 8480 408036 8544 408100 +rect 8560 408036 8624 408100 +rect 8640 408036 8704 408100 +rect 8720 408036 8784 408100 +rect 8800 408036 8864 408100 +rect 8880 408036 8944 408100 +rect 8000 407956 8064 408020 +rect 8080 407956 8144 408020 +rect 8160 407956 8224 408020 +rect 8240 407956 8304 408020 +rect 8320 407956 8384 408020 +rect 8400 407956 8464 408020 +rect 8480 407956 8544 408020 +rect 8560 407956 8624 408020 +rect 8640 407956 8704 408020 +rect 8720 407956 8784 408020 +rect 8800 407956 8864 408020 +rect 8880 407956 8944 408020 +rect 8000 407876 8064 407940 +rect 8080 407876 8144 407940 +rect 8160 407876 8224 407940 +rect 8240 407876 8304 407940 +rect 8320 407876 8384 407940 +rect 8400 407876 8464 407940 +rect 8480 407876 8544 407940 +rect 8560 407876 8624 407940 +rect 8640 407876 8704 407940 +rect 8720 407876 8784 407940 +rect 8800 407876 8864 407940 +rect 8880 407876 8944 407940 +rect 8000 407796 8064 407860 +rect 8080 407796 8144 407860 +rect 8160 407796 8224 407860 +rect 8240 407796 8304 407860 +rect 8320 407796 8384 407860 +rect 8400 407796 8464 407860 +rect 8480 407796 8544 407860 +rect 8560 407796 8624 407860 +rect 8640 407796 8704 407860 +rect 8720 407796 8784 407860 +rect 8800 407796 8864 407860 +rect 8880 407796 8944 407860 +rect 8000 407716 8064 407780 +rect 8080 407716 8144 407780 +rect 8160 407716 8224 407780 +rect 8240 407716 8304 407780 +rect 8320 407716 8384 407780 +rect 8400 407716 8464 407780 +rect 8480 407716 8544 407780 +rect 8560 407716 8624 407780 +rect 8640 407716 8704 407780 +rect 8720 407716 8784 407780 +rect 8800 407716 8864 407780 +rect 8880 407716 8944 407780 +rect 8000 407636 8064 407700 +rect 8080 407636 8144 407700 +rect 8160 407636 8224 407700 +rect 8240 407636 8304 407700 +rect 8320 407636 8384 407700 +rect 8400 407636 8464 407700 +rect 8480 407636 8544 407700 +rect 8560 407636 8624 407700 +rect 8640 407636 8704 407700 +rect 8720 407636 8784 407700 +rect 8800 407636 8864 407700 +rect 8880 407636 8944 407700 +rect 8000 407556 8064 407620 +rect 8080 407556 8144 407620 +rect 8160 407556 8224 407620 +rect 8240 407556 8304 407620 +rect 8320 407556 8384 407620 +rect 8400 407556 8464 407620 +rect 8480 407556 8544 407620 +rect 8560 407556 8624 407620 +rect 8640 407556 8704 407620 +rect 8720 407556 8784 407620 +rect 8800 407556 8864 407620 +rect 8880 407556 8944 407620 +rect 8000 407476 8064 407540 +rect 8080 407476 8144 407540 +rect 8160 407476 8224 407540 +rect 8240 407476 8304 407540 +rect 8320 407476 8384 407540 +rect 8400 407476 8464 407540 +rect 8480 407476 8544 407540 +rect 8560 407476 8624 407540 +rect 8640 407476 8704 407540 +rect 8720 407476 8784 407540 +rect 8800 407476 8864 407540 +rect 8880 407476 8944 407540 +rect 8000 407396 8064 407460 +rect 8080 407396 8144 407460 +rect 8160 407396 8224 407460 +rect 8240 407396 8304 407460 +rect 8320 407396 8384 407460 +rect 8400 407396 8464 407460 +rect 8480 407396 8544 407460 +rect 8560 407396 8624 407460 +rect 8640 407396 8704 407460 +rect 8720 407396 8784 407460 +rect 8800 407396 8864 407460 +rect 8880 407396 8944 407460 +rect 8000 407316 8064 407380 +rect 8080 407316 8144 407380 +rect 8160 407316 8224 407380 +rect 8240 407316 8304 407380 +rect 8320 407316 8384 407380 +rect 8400 407316 8464 407380 +rect 8480 407316 8544 407380 +rect 8560 407316 8624 407380 +rect 8640 407316 8704 407380 +rect 8720 407316 8784 407380 +rect 8800 407316 8864 407380 +rect 8880 407316 8944 407380 +rect 8000 407236 8064 407300 +rect 8080 407236 8144 407300 +rect 8160 407236 8224 407300 +rect 8240 407236 8304 407300 +rect 8320 407236 8384 407300 +rect 8400 407236 8464 407300 +rect 8480 407236 8544 407300 +rect 8560 407236 8624 407300 +rect 8640 407236 8704 407300 +rect 8720 407236 8784 407300 +rect 8800 407236 8864 407300 +rect 8880 407236 8944 407300 +rect 8000 407156 8064 407220 +rect 8080 407156 8144 407220 +rect 8160 407156 8224 407220 +rect 8240 407156 8304 407220 +rect 8320 407156 8384 407220 +rect 8400 407156 8464 407220 +rect 8480 407156 8544 407220 +rect 8560 407156 8624 407220 +rect 8640 407156 8704 407220 +rect 8720 407156 8784 407220 +rect 8800 407156 8864 407220 +rect 8880 407156 8944 407220 +rect 8000 407076 8064 407140 +rect 8080 407076 8144 407140 +rect 8160 407076 8224 407140 +rect 8240 407076 8304 407140 +rect 8320 407076 8384 407140 +rect 8400 407076 8464 407140 +rect 8480 407076 8544 407140 +rect 8560 407076 8624 407140 +rect 8640 407076 8704 407140 +rect 8720 407076 8784 407140 +rect 8800 407076 8864 407140 +rect 8880 407076 8944 407140 +rect 8000 406996 8064 407060 +rect 8080 406996 8144 407060 +rect 8160 406996 8224 407060 +rect 8240 406996 8304 407060 +rect 8320 406996 8384 407060 +rect 8400 406996 8464 407060 +rect 8480 406996 8544 407060 +rect 8560 406996 8624 407060 +rect 8640 406996 8704 407060 +rect 8720 406996 8784 407060 +rect 8800 406996 8864 407060 +rect 8880 406996 8944 407060 +rect 8000 406916 8064 406980 +rect 8080 406916 8144 406980 +rect 8160 406916 8224 406980 +rect 8240 406916 8304 406980 +rect 8320 406916 8384 406980 +rect 8400 406916 8464 406980 +rect 8480 406916 8544 406980 +rect 8560 406916 8624 406980 +rect 8640 406916 8704 406980 +rect 8720 406916 8784 406980 +rect 8800 406916 8864 406980 +rect 8880 406916 8944 406980 +rect 8000 406836 8064 406900 +rect 8080 406836 8144 406900 +rect 8160 406836 8224 406900 +rect 8240 406836 8304 406900 +rect 8320 406836 8384 406900 +rect 8400 406836 8464 406900 +rect 8480 406836 8544 406900 +rect 8560 406836 8624 406900 +rect 8640 406836 8704 406900 +rect 8720 406836 8784 406900 +rect 8800 406836 8864 406900 +rect 8880 406836 8944 406900 +rect 8000 406756 8064 406820 +rect 8080 406756 8144 406820 +rect 8160 406756 8224 406820 +rect 8240 406756 8304 406820 +rect 8320 406756 8384 406820 +rect 8400 406756 8464 406820 +rect 8480 406756 8544 406820 +rect 8560 406756 8624 406820 +rect 8640 406756 8704 406820 +rect 8720 406756 8784 406820 +rect 8800 406756 8864 406820 +rect 8880 406756 8944 406820 +rect 8000 406676 8064 406740 +rect 8080 406676 8144 406740 +rect 8160 406676 8224 406740 +rect 8240 406676 8304 406740 +rect 8320 406676 8384 406740 +rect 8400 406676 8464 406740 +rect 8480 406676 8544 406740 +rect 8560 406676 8624 406740 +rect 8640 406676 8704 406740 +rect 8720 406676 8784 406740 +rect 8800 406676 8864 406740 +rect 8880 406676 8944 406740 +rect 8000 406596 8064 406660 +rect 8080 406596 8144 406660 +rect 8160 406596 8224 406660 +rect 8240 406596 8304 406660 +rect 8320 406596 8384 406660 +rect 8400 406596 8464 406660 +rect 8480 406596 8544 406660 +rect 8560 406596 8624 406660 +rect 8640 406596 8704 406660 +rect 8720 406596 8784 406660 +rect 8800 406596 8864 406660 +rect 8880 406596 8944 406660 +rect 8000 406516 8064 406580 +rect 8080 406516 8144 406580 +rect 8160 406516 8224 406580 +rect 8240 406516 8304 406580 +rect 8320 406516 8384 406580 +rect 8400 406516 8464 406580 +rect 8480 406516 8544 406580 +rect 8560 406516 8624 406580 +rect 8640 406516 8704 406580 +rect 8720 406516 8784 406580 +rect 8800 406516 8864 406580 +rect 8880 406516 8944 406580 +rect 8000 406436 8064 406500 +rect 8080 406436 8144 406500 +rect 8160 406436 8224 406500 +rect 8240 406436 8304 406500 +rect 8320 406436 8384 406500 +rect 8400 406436 8464 406500 +rect 8480 406436 8544 406500 +rect 8560 406436 8624 406500 +rect 8640 406436 8704 406500 +rect 8720 406436 8784 406500 +rect 8800 406436 8864 406500 +rect 8880 406436 8944 406500 +rect 8000 406356 8064 406420 +rect 8080 406356 8144 406420 +rect 8160 406356 8224 406420 +rect 8240 406356 8304 406420 +rect 8320 406356 8384 406420 +rect 8400 406356 8464 406420 +rect 8480 406356 8544 406420 +rect 8560 406356 8624 406420 +rect 8640 406356 8704 406420 +rect 8720 406356 8784 406420 +rect 8800 406356 8864 406420 +rect 8880 406356 8944 406420 +rect 8000 406276 8064 406340 +rect 8080 406276 8144 406340 +rect 8160 406276 8224 406340 +rect 8240 406276 8304 406340 +rect 8320 406276 8384 406340 +rect 8400 406276 8464 406340 +rect 8480 406276 8544 406340 +rect 8560 406276 8624 406340 +rect 8640 406276 8704 406340 +rect 8720 406276 8784 406340 +rect 8800 406276 8864 406340 +rect 8880 406276 8944 406340 +rect 8000 406196 8064 406260 +rect 8080 406196 8144 406260 +rect 8160 406196 8224 406260 +rect 8240 406196 8304 406260 +rect 8320 406196 8384 406260 +rect 8400 406196 8464 406260 +rect 8480 406196 8544 406260 +rect 8560 406196 8624 406260 +rect 8640 406196 8704 406260 +rect 8720 406196 8784 406260 +rect 8800 406196 8864 406260 +rect 8880 406196 8944 406260 +rect 8000 406116 8064 406180 +rect 8080 406116 8144 406180 +rect 8160 406116 8224 406180 +rect 8240 406116 8304 406180 +rect 8320 406116 8384 406180 +rect 8400 406116 8464 406180 +rect 8480 406116 8544 406180 +rect 8560 406116 8624 406180 +rect 8640 406116 8704 406180 +rect 8720 406116 8784 406180 +rect 8800 406116 8864 406180 +rect 8880 406116 8944 406180 +rect 8000 406036 8064 406100 +rect 8080 406036 8144 406100 +rect 8160 406036 8224 406100 +rect 8240 406036 8304 406100 +rect 8320 406036 8384 406100 +rect 8400 406036 8464 406100 +rect 8480 406036 8544 406100 +rect 8560 406036 8624 406100 +rect 8640 406036 8704 406100 +rect 8720 406036 8784 406100 +rect 8800 406036 8864 406100 +rect 8880 406036 8944 406100 +rect 8000 405956 8064 406020 +rect 8080 405956 8144 406020 +rect 8160 405956 8224 406020 +rect 8240 405956 8304 406020 +rect 8320 405956 8384 406020 +rect 8400 405956 8464 406020 +rect 8480 405956 8544 406020 +rect 8560 405956 8624 406020 +rect 8640 405956 8704 406020 +rect 8720 405956 8784 406020 +rect 8800 405956 8864 406020 +rect 8880 405956 8944 406020 +rect 8000 405876 8064 405940 +rect 8080 405876 8144 405940 +rect 8160 405876 8224 405940 +rect 8240 405876 8304 405940 +rect 8320 405876 8384 405940 +rect 8400 405876 8464 405940 +rect 8480 405876 8544 405940 +rect 8560 405876 8624 405940 +rect 8640 405876 8704 405940 +rect 8720 405876 8784 405940 +rect 8800 405876 8864 405940 +rect 8880 405876 8944 405940 +rect 8000 405796 8064 405860 +rect 8080 405796 8144 405860 +rect 8160 405796 8224 405860 +rect 8240 405796 8304 405860 +rect 8320 405796 8384 405860 +rect 8400 405796 8464 405860 +rect 8480 405796 8544 405860 +rect 8560 405796 8624 405860 +rect 8640 405796 8704 405860 +rect 8720 405796 8784 405860 +rect 8800 405796 8864 405860 +rect 8880 405796 8944 405860 +rect 8000 405716 8064 405780 +rect 8080 405716 8144 405780 +rect 8160 405716 8224 405780 +rect 8240 405716 8304 405780 +rect 8320 405716 8384 405780 +rect 8400 405716 8464 405780 +rect 8480 405716 8544 405780 +rect 8560 405716 8624 405780 +rect 8640 405716 8704 405780 +rect 8720 405716 8784 405780 +rect 8800 405716 8864 405780 +rect 8880 405716 8944 405780 +rect 8000 405636 8064 405700 +rect 8080 405636 8144 405700 +rect 8160 405636 8224 405700 +rect 8240 405636 8304 405700 +rect 8320 405636 8384 405700 +rect 8400 405636 8464 405700 +rect 8480 405636 8544 405700 +rect 8560 405636 8624 405700 +rect 8640 405636 8704 405700 +rect 8720 405636 8784 405700 +rect 8800 405636 8864 405700 +rect 8880 405636 8944 405700 +rect 8000 405556 8064 405620 +rect 8080 405556 8144 405620 +rect 8160 405556 8224 405620 +rect 8240 405556 8304 405620 +rect 8320 405556 8384 405620 +rect 8400 405556 8464 405620 +rect 8480 405556 8544 405620 +rect 8560 405556 8624 405620 +rect 8640 405556 8704 405620 +rect 8720 405556 8784 405620 +rect 8800 405556 8864 405620 +rect 8880 405556 8944 405620 +rect 8000 405476 8064 405540 +rect 8080 405476 8144 405540 +rect 8160 405476 8224 405540 +rect 8240 405476 8304 405540 +rect 8320 405476 8384 405540 +rect 8400 405476 8464 405540 +rect 8480 405476 8544 405540 +rect 8560 405476 8624 405540 +rect 8640 405476 8704 405540 +rect 8720 405476 8784 405540 +rect 8800 405476 8864 405540 +rect 8880 405476 8944 405540 +rect 8000 405396 8064 405460 +rect 8080 405396 8144 405460 +rect 8160 405396 8224 405460 +rect 8240 405396 8304 405460 +rect 8320 405396 8384 405460 +rect 8400 405396 8464 405460 +rect 8480 405396 8544 405460 +rect 8560 405396 8624 405460 +rect 8640 405396 8704 405460 +rect 8720 405396 8784 405460 +rect 8800 405396 8864 405460 +rect 8880 405396 8944 405460 +rect 8000 405316 8064 405380 +rect 8080 405316 8144 405380 +rect 8160 405316 8224 405380 +rect 8240 405316 8304 405380 +rect 8320 405316 8384 405380 +rect 8400 405316 8464 405380 +rect 8480 405316 8544 405380 +rect 8560 405316 8624 405380 +rect 8640 405316 8704 405380 +rect 8720 405316 8784 405380 +rect 8800 405316 8864 405380 +rect 8880 405316 8944 405380 +rect 8000 405236 8064 405300 +rect 8080 405236 8144 405300 +rect 8160 405236 8224 405300 +rect 8240 405236 8304 405300 +rect 8320 405236 8384 405300 +rect 8400 405236 8464 405300 +rect 8480 405236 8544 405300 +rect 8560 405236 8624 405300 +rect 8640 405236 8704 405300 +rect 8720 405236 8784 405300 +rect 8800 405236 8864 405300 +rect 8880 405236 8944 405300 +rect 8000 405156 8064 405220 +rect 8080 405156 8144 405220 +rect 8160 405156 8224 405220 +rect 8240 405156 8304 405220 +rect 8320 405156 8384 405220 +rect 8400 405156 8464 405220 +rect 8480 405156 8544 405220 +rect 8560 405156 8624 405220 +rect 8640 405156 8704 405220 +rect 8720 405156 8784 405220 +rect 8800 405156 8864 405220 +rect 8880 405156 8944 405220 +rect 8000 405076 8064 405140 +rect 8080 405076 8144 405140 +rect 8160 405076 8224 405140 +rect 8240 405076 8304 405140 +rect 8320 405076 8384 405140 +rect 8400 405076 8464 405140 +rect 8480 405076 8544 405140 +rect 8560 405076 8624 405140 +rect 8640 405076 8704 405140 +rect 8720 405076 8784 405140 +rect 8800 405076 8864 405140 +rect 8880 405076 8944 405140 +rect 8000 404996 8064 405060 +rect 8080 404996 8144 405060 +rect 8160 404996 8224 405060 +rect 8240 404996 8304 405060 +rect 8320 404996 8384 405060 +rect 8400 404996 8464 405060 +rect 8480 404996 8544 405060 +rect 8560 404996 8624 405060 +rect 8640 404996 8704 405060 +rect 8720 404996 8784 405060 +rect 8800 404996 8864 405060 +rect 8880 404996 8944 405060 +rect 8000 404916 8064 404980 +rect 8080 404916 8144 404980 +rect 8160 404916 8224 404980 +rect 8240 404916 8304 404980 +rect 8320 404916 8384 404980 +rect 8400 404916 8464 404980 +rect 8480 404916 8544 404980 +rect 8560 404916 8624 404980 +rect 8640 404916 8704 404980 +rect 8720 404916 8784 404980 +rect 8800 404916 8864 404980 +rect 8880 404916 8944 404980 +rect 8000 404836 8064 404900 +rect 8080 404836 8144 404900 +rect 8160 404836 8224 404900 +rect 8240 404836 8304 404900 +rect 8320 404836 8384 404900 +rect 8400 404836 8464 404900 +rect 8480 404836 8544 404900 +rect 8560 404836 8624 404900 +rect 8640 404836 8704 404900 +rect 8720 404836 8784 404900 +rect 8800 404836 8864 404900 +rect 8880 404836 8944 404900 +rect 8000 404756 8064 404820 +rect 8080 404756 8144 404820 +rect 8160 404756 8224 404820 +rect 8240 404756 8304 404820 +rect 8320 404756 8384 404820 +rect 8400 404756 8464 404820 +rect 8480 404756 8544 404820 +rect 8560 404756 8624 404820 +rect 8640 404756 8704 404820 +rect 8720 404756 8784 404820 +rect 8800 404756 8864 404820 +rect 8880 404756 8944 404820 +rect 8000 404676 8064 404740 +rect 8080 404676 8144 404740 +rect 8160 404676 8224 404740 +rect 8240 404676 8304 404740 +rect 8320 404676 8384 404740 +rect 8400 404676 8464 404740 +rect 8480 404676 8544 404740 +rect 8560 404676 8624 404740 +rect 8640 404676 8704 404740 +rect 8720 404676 8784 404740 +rect 8800 404676 8864 404740 +rect 8880 404676 8944 404740 +rect 8000 404596 8064 404660 +rect 8080 404596 8144 404660 +rect 8160 404596 8224 404660 +rect 8240 404596 8304 404660 +rect 8320 404596 8384 404660 +rect 8400 404596 8464 404660 +rect 8480 404596 8544 404660 +rect 8560 404596 8624 404660 +rect 8640 404596 8704 404660 +rect 8720 404596 8784 404660 +rect 8800 404596 8864 404660 +rect 8880 404596 8944 404660 +rect 8000 404516 8064 404580 +rect 8080 404516 8144 404580 +rect 8160 404516 8224 404580 +rect 8240 404516 8304 404580 +rect 8320 404516 8384 404580 +rect 8400 404516 8464 404580 +rect 8480 404516 8544 404580 +rect 8560 404516 8624 404580 +rect 8640 404516 8704 404580 +rect 8720 404516 8784 404580 +rect 8800 404516 8864 404580 +rect 8880 404516 8944 404580 +rect 8000 404436 8064 404500 +rect 8080 404436 8144 404500 +rect 8160 404436 8224 404500 +rect 8240 404436 8304 404500 +rect 8320 404436 8384 404500 +rect 8400 404436 8464 404500 +rect 8480 404436 8544 404500 +rect 8560 404436 8624 404500 +rect 8640 404436 8704 404500 +rect 8720 404436 8784 404500 +rect 8800 404436 8864 404500 +rect 8880 404436 8944 404500 +rect 8000 404356 8064 404420 +rect 8080 404356 8144 404420 +rect 8160 404356 8224 404420 +rect 8240 404356 8304 404420 +rect 8320 404356 8384 404420 +rect 8400 404356 8464 404420 +rect 8480 404356 8544 404420 +rect 8560 404356 8624 404420 +rect 8640 404356 8704 404420 +rect 8720 404356 8784 404420 +rect 8800 404356 8864 404420 +rect 8880 404356 8944 404420 +rect 8000 404276 8064 404340 +rect 8080 404276 8144 404340 +rect 8160 404276 8224 404340 +rect 8240 404276 8304 404340 +rect 8320 404276 8384 404340 +rect 8400 404276 8464 404340 +rect 8480 404276 8544 404340 +rect 8560 404276 8624 404340 +rect 8640 404276 8704 404340 +rect 8720 404276 8784 404340 +rect 8800 404276 8864 404340 +rect 8880 404276 8944 404340 +rect 8000 404196 8064 404260 +rect 8080 404196 8144 404260 +rect 8160 404196 8224 404260 +rect 8240 404196 8304 404260 +rect 8320 404196 8384 404260 +rect 8400 404196 8464 404260 +rect 8480 404196 8544 404260 +rect 8560 404196 8624 404260 +rect 8640 404196 8704 404260 +rect 8720 404196 8784 404260 +rect 8800 404196 8864 404260 +rect 8880 404196 8944 404260 +rect 8000 404116 8064 404180 +rect 8080 404116 8144 404180 +rect 8160 404116 8224 404180 +rect 8240 404116 8304 404180 +rect 8320 404116 8384 404180 +rect 8400 404116 8464 404180 +rect 8480 404116 8544 404180 +rect 8560 404116 8624 404180 +rect 8640 404116 8704 404180 +rect 8720 404116 8784 404180 +rect 8800 404116 8864 404180 +rect 8880 404116 8944 404180 +rect 8000 404036 8064 404100 +rect 8080 404036 8144 404100 +rect 8160 404036 8224 404100 +rect 8240 404036 8304 404100 +rect 8320 404036 8384 404100 +rect 8400 404036 8464 404100 +rect 8480 404036 8544 404100 +rect 8560 404036 8624 404100 +rect 8640 404036 8704 404100 +rect 8720 404036 8784 404100 +rect 8800 404036 8864 404100 +rect 8880 404036 8944 404100 +rect 8000 403956 8064 404020 +rect 8080 403956 8144 404020 +rect 8160 403956 8224 404020 +rect 8240 403956 8304 404020 +rect 8320 403956 8384 404020 +rect 8400 403956 8464 404020 +rect 8480 403956 8544 404020 +rect 8560 403956 8624 404020 +rect 8640 403956 8704 404020 +rect 8720 403956 8784 404020 +rect 8800 403956 8864 404020 +rect 8880 403956 8944 404020 +rect 8000 403876 8064 403940 +rect 8080 403876 8144 403940 +rect 8160 403876 8224 403940 +rect 8240 403876 8304 403940 +rect 8320 403876 8384 403940 +rect 8400 403876 8464 403940 +rect 8480 403876 8544 403940 +rect 8560 403876 8624 403940 +rect 8640 403876 8704 403940 +rect 8720 403876 8784 403940 +rect 8800 403876 8864 403940 +rect 8880 403876 8944 403940 +rect 6660 403490 6724 403554 +rect 6740 403490 6804 403554 +rect 6820 403490 6884 403554 +rect 6900 403490 6964 403554 +rect 6980 403490 7044 403554 +rect 7060 403490 7124 403554 +rect 7140 403490 7204 403554 +rect 7220 403490 7284 403554 +rect 7300 403490 7364 403554 +rect 7380 403490 7444 403554 +rect 7460 403490 7524 403554 +rect 7540 403490 7604 403554 +rect 6660 403410 6724 403474 +rect 6740 403410 6804 403474 +rect 6820 403410 6884 403474 +rect 6900 403410 6964 403474 +rect 6980 403410 7044 403474 +rect 7060 403410 7124 403474 +rect 7140 403410 7204 403474 +rect 7220 403410 7284 403474 +rect 7300 403410 7364 403474 +rect 7380 403410 7444 403474 +rect 7460 403410 7524 403474 +rect 7540 403410 7604 403474 +rect 6660 403330 6724 403394 +rect 6740 403330 6804 403394 +rect 6820 403330 6884 403394 +rect 6900 403330 6964 403394 +rect 6980 403330 7044 403394 +rect 7060 403330 7124 403394 +rect 7140 403330 7204 403394 +rect 7220 403330 7284 403394 +rect 7300 403330 7364 403394 +rect 7380 403330 7444 403394 +rect 7460 403330 7524 403394 +rect 7540 403330 7604 403394 +rect 6660 403250 6724 403314 +rect 6740 403250 6804 403314 +rect 6820 403250 6884 403314 +rect 6900 403250 6964 403314 +rect 6980 403250 7044 403314 +rect 7060 403250 7124 403314 +rect 7140 403250 7204 403314 +rect 7220 403250 7284 403314 +rect 7300 403250 7364 403314 +rect 7380 403250 7444 403314 +rect 7460 403250 7524 403314 +rect 7540 403250 7604 403314 +rect 6660 403170 6724 403234 +rect 6740 403170 6804 403234 +rect 6820 403170 6884 403234 +rect 6900 403170 6964 403234 +rect 6980 403170 7044 403234 +rect 7060 403170 7124 403234 +rect 7140 403170 7204 403234 +rect 7220 403170 7284 403234 +rect 7300 403170 7364 403234 +rect 7380 403170 7444 403234 +rect 7460 403170 7524 403234 +rect 7540 403170 7604 403234 +rect 6660 403090 6724 403154 +rect 6740 403090 6804 403154 +rect 6820 403090 6884 403154 +rect 6900 403090 6964 403154 +rect 6980 403090 7044 403154 +rect 7060 403090 7124 403154 +rect 7140 403090 7204 403154 +rect 7220 403090 7284 403154 +rect 7300 403090 7364 403154 +rect 7380 403090 7444 403154 +rect 7460 403090 7524 403154 +rect 7540 403090 7604 403154 +rect 6660 403010 6724 403074 +rect 6740 403010 6804 403074 +rect 6820 403010 6884 403074 +rect 6900 403010 6964 403074 +rect 6980 403010 7044 403074 +rect 7060 403010 7124 403074 +rect 7140 403010 7204 403074 +rect 7220 403010 7284 403074 +rect 7300 403010 7364 403074 +rect 7380 403010 7444 403074 +rect 7460 403010 7524 403074 +rect 7540 403010 7604 403074 +rect 6660 402930 6724 402994 +rect 6740 402930 6804 402994 +rect 6820 402930 6884 402994 +rect 6900 402930 6964 402994 +rect 6980 402930 7044 402994 +rect 7060 402930 7124 402994 +rect 7140 402930 7204 402994 +rect 7220 402930 7284 402994 +rect 7300 402930 7364 402994 +rect 7380 402930 7444 402994 +rect 7460 402930 7524 402994 +rect 7540 402930 7604 402994 +rect 6660 402850 6724 402914 +rect 6740 402850 6804 402914 +rect 6820 402850 6884 402914 +rect 6900 402850 6964 402914 +rect 6980 402850 7044 402914 +rect 7060 402850 7124 402914 +rect 7140 402850 7204 402914 +rect 7220 402850 7284 402914 +rect 7300 402850 7364 402914 +rect 7380 402850 7444 402914 +rect 7460 402850 7524 402914 +rect 7540 402850 7604 402914 +rect 6660 402770 6724 402834 +rect 6740 402770 6804 402834 +rect 6820 402770 6884 402834 +rect 6900 402770 6964 402834 +rect 6980 402770 7044 402834 +rect 7060 402770 7124 402834 +rect 7140 402770 7204 402834 +rect 7220 402770 7284 402834 +rect 7300 402770 7364 402834 +rect 7380 402770 7444 402834 +rect 7460 402770 7524 402834 +rect 7540 402770 7604 402834 +rect 6660 402690 6724 402754 +rect 6740 402690 6804 402754 +rect 6820 402690 6884 402754 +rect 6900 402690 6964 402754 +rect 6980 402690 7044 402754 +rect 7060 402690 7124 402754 +rect 7140 402690 7204 402754 +rect 7220 402690 7284 402754 +rect 7300 402690 7364 402754 +rect 7380 402690 7444 402754 +rect 7460 402690 7524 402754 +rect 7540 402690 7604 402754 +rect 6660 402610 6724 402674 +rect 6740 402610 6804 402674 +rect 6820 402610 6884 402674 +rect 6900 402610 6964 402674 +rect 6980 402610 7044 402674 +rect 7060 402610 7124 402674 +rect 7140 402610 7204 402674 +rect 7220 402610 7284 402674 +rect 7300 402610 7364 402674 +rect 7380 402610 7444 402674 +rect 7460 402610 7524 402674 +rect 7540 402610 7604 402674 +rect 6660 402530 6724 402594 +rect 6740 402530 6804 402594 +rect 6820 402530 6884 402594 +rect 6900 402530 6964 402594 +rect 6980 402530 7044 402594 +rect 7060 402530 7124 402594 +rect 7140 402530 7204 402594 +rect 7220 402530 7284 402594 +rect 7300 402530 7364 402594 +rect 7380 402530 7444 402594 +rect 7460 402530 7524 402594 +rect 7540 402530 7604 402594 +rect 6660 402450 6724 402514 +rect 6740 402450 6804 402514 +rect 6820 402450 6884 402514 +rect 6900 402450 6964 402514 +rect 6980 402450 7044 402514 +rect 7060 402450 7124 402514 +rect 7140 402450 7204 402514 +rect 7220 402450 7284 402514 +rect 7300 402450 7364 402514 +rect 7380 402450 7444 402514 +rect 7460 402450 7524 402514 +rect 7540 402450 7604 402514 +rect 6660 402370 6724 402434 +rect 6740 402370 6804 402434 +rect 6820 402370 6884 402434 +rect 6900 402370 6964 402434 +rect 6980 402370 7044 402434 +rect 7060 402370 7124 402434 +rect 7140 402370 7204 402434 +rect 7220 402370 7284 402434 +rect 7300 402370 7364 402434 +rect 7380 402370 7444 402434 +rect 7460 402370 7524 402434 +rect 7540 402370 7604 402434 +rect 6660 402290 6724 402354 +rect 6740 402290 6804 402354 +rect 6820 402290 6884 402354 +rect 6900 402290 6964 402354 +rect 6980 402290 7044 402354 +rect 7060 402290 7124 402354 +rect 7140 402290 7204 402354 +rect 7220 402290 7284 402354 +rect 7300 402290 7364 402354 +rect 7380 402290 7444 402354 +rect 7460 402290 7524 402354 +rect 7540 402290 7604 402354 +rect 6660 402210 6724 402274 +rect 6740 402210 6804 402274 +rect 6820 402210 6884 402274 +rect 6900 402210 6964 402274 +rect 6980 402210 7044 402274 +rect 7060 402210 7124 402274 +rect 7140 402210 7204 402274 +rect 7220 402210 7284 402274 +rect 7300 402210 7364 402274 +rect 7380 402210 7444 402274 +rect 7460 402210 7524 402274 +rect 7540 402210 7604 402274 +rect 6660 402130 6724 402194 +rect 6740 402130 6804 402194 +rect 6820 402130 6884 402194 +rect 6900 402130 6964 402194 +rect 6980 402130 7044 402194 +rect 7060 402130 7124 402194 +rect 7140 402130 7204 402194 +rect 7220 402130 7284 402194 +rect 7300 402130 7364 402194 +rect 7380 402130 7444 402194 +rect 7460 402130 7524 402194 +rect 7540 402130 7604 402194 +rect 6660 402050 6724 402114 +rect 6740 402050 6804 402114 +rect 6820 402050 6884 402114 +rect 6900 402050 6964 402114 +rect 6980 402050 7044 402114 +rect 7060 402050 7124 402114 +rect 7140 402050 7204 402114 +rect 7220 402050 7284 402114 +rect 7300 402050 7364 402114 +rect 7380 402050 7444 402114 +rect 7460 402050 7524 402114 +rect 7540 402050 7604 402114 +rect 6660 401970 6724 402034 +rect 6740 401970 6804 402034 +rect 6820 401970 6884 402034 +rect 6900 401970 6964 402034 +rect 6980 401970 7044 402034 +rect 7060 401970 7124 402034 +rect 7140 401970 7204 402034 +rect 7220 401970 7284 402034 +rect 7300 401970 7364 402034 +rect 7380 401970 7444 402034 +rect 7460 401970 7524 402034 +rect 7540 401970 7604 402034 +rect 6660 401890 6724 401954 +rect 6740 401890 6804 401954 +rect 6820 401890 6884 401954 +rect 6900 401890 6964 401954 +rect 6980 401890 7044 401954 +rect 7060 401890 7124 401954 +rect 7140 401890 7204 401954 +rect 7220 401890 7284 401954 +rect 7300 401890 7364 401954 +rect 7380 401890 7444 401954 +rect 7460 401890 7524 401954 +rect 7540 401890 7604 401954 +rect 6660 401810 6724 401874 +rect 6740 401810 6804 401874 +rect 6820 401810 6884 401874 +rect 6900 401810 6964 401874 +rect 6980 401810 7044 401874 +rect 7060 401810 7124 401874 +rect 7140 401810 7204 401874 +rect 7220 401810 7284 401874 +rect 7300 401810 7364 401874 +rect 7380 401810 7444 401874 +rect 7460 401810 7524 401874 +rect 7540 401810 7604 401874 +rect 6660 401730 6724 401794 +rect 6740 401730 6804 401794 +rect 6820 401730 6884 401794 +rect 6900 401730 6964 401794 +rect 6980 401730 7044 401794 +rect 7060 401730 7124 401794 +rect 7140 401730 7204 401794 +rect 7220 401730 7284 401794 +rect 7300 401730 7364 401794 +rect 7380 401730 7444 401794 +rect 7460 401730 7524 401794 +rect 7540 401730 7604 401794 +rect 6660 401650 6724 401714 +rect 6740 401650 6804 401714 +rect 6820 401650 6884 401714 +rect 6900 401650 6964 401714 +rect 6980 401650 7044 401714 +rect 7060 401650 7124 401714 +rect 7140 401650 7204 401714 +rect 7220 401650 7284 401714 +rect 7300 401650 7364 401714 +rect 7380 401650 7444 401714 +rect 7460 401650 7524 401714 +rect 7540 401650 7604 401714 +rect 6660 401570 6724 401634 +rect 6740 401570 6804 401634 +rect 6820 401570 6884 401634 +rect 6900 401570 6964 401634 +rect 6980 401570 7044 401634 +rect 7060 401570 7124 401634 +rect 7140 401570 7204 401634 +rect 7220 401570 7284 401634 +rect 7300 401570 7364 401634 +rect 7380 401570 7444 401634 +rect 7460 401570 7524 401634 +rect 7540 401570 7604 401634 +rect 6660 401490 6724 401554 +rect 6740 401490 6804 401554 +rect 6820 401490 6884 401554 +rect 6900 401490 6964 401554 +rect 6980 401490 7044 401554 +rect 7060 401490 7124 401554 +rect 7140 401490 7204 401554 +rect 7220 401490 7284 401554 +rect 7300 401490 7364 401554 +rect 7380 401490 7444 401554 +rect 7460 401490 7524 401554 +rect 7540 401490 7604 401554 +rect 6660 401410 6724 401474 +rect 6740 401410 6804 401474 +rect 6820 401410 6884 401474 +rect 6900 401410 6964 401474 +rect 6980 401410 7044 401474 +rect 7060 401410 7124 401474 +rect 7140 401410 7204 401474 +rect 7220 401410 7284 401474 +rect 7300 401410 7364 401474 +rect 7380 401410 7444 401474 +rect 7460 401410 7524 401474 +rect 7540 401410 7604 401474 +rect 6660 401330 6724 401394 +rect 6740 401330 6804 401394 +rect 6820 401330 6884 401394 +rect 6900 401330 6964 401394 +rect 6980 401330 7044 401394 +rect 7060 401330 7124 401394 +rect 7140 401330 7204 401394 +rect 7220 401330 7284 401394 +rect 7300 401330 7364 401394 +rect 7380 401330 7444 401394 +rect 7460 401330 7524 401394 +rect 7540 401330 7604 401394 +rect 6660 401250 6724 401314 +rect 6740 401250 6804 401314 +rect 6820 401250 6884 401314 +rect 6900 401250 6964 401314 +rect 6980 401250 7044 401314 +rect 7060 401250 7124 401314 +rect 7140 401250 7204 401314 +rect 7220 401250 7284 401314 +rect 7300 401250 7364 401314 +rect 7380 401250 7444 401314 +rect 7460 401250 7524 401314 +rect 7540 401250 7604 401314 +rect 6660 401170 6724 401234 +rect 6740 401170 6804 401234 +rect 6820 401170 6884 401234 +rect 6900 401170 6964 401234 +rect 6980 401170 7044 401234 +rect 7060 401170 7124 401234 +rect 7140 401170 7204 401234 +rect 7220 401170 7284 401234 +rect 7300 401170 7364 401234 +rect 7380 401170 7444 401234 +rect 7460 401170 7524 401234 +rect 7540 401170 7604 401234 +rect 6660 401090 6724 401154 +rect 6740 401090 6804 401154 +rect 6820 401090 6884 401154 +rect 6900 401090 6964 401154 +rect 6980 401090 7044 401154 +rect 7060 401090 7124 401154 +rect 7140 401090 7204 401154 +rect 7220 401090 7284 401154 +rect 7300 401090 7364 401154 +rect 7380 401090 7444 401154 +rect 7460 401090 7524 401154 +rect 7540 401090 7604 401154 +rect 6660 401010 6724 401074 +rect 6740 401010 6804 401074 +rect 6820 401010 6884 401074 +rect 6900 401010 6964 401074 +rect 6980 401010 7044 401074 +rect 7060 401010 7124 401074 +rect 7140 401010 7204 401074 +rect 7220 401010 7284 401074 +rect 7300 401010 7364 401074 +rect 7380 401010 7444 401074 +rect 7460 401010 7524 401074 +rect 7540 401010 7604 401074 +rect 6660 400930 6724 400994 +rect 6740 400930 6804 400994 +rect 6820 400930 6884 400994 +rect 6900 400930 6964 400994 +rect 6980 400930 7044 400994 +rect 7060 400930 7124 400994 +rect 7140 400930 7204 400994 +rect 7220 400930 7284 400994 +rect 7300 400930 7364 400994 +rect 7380 400930 7444 400994 +rect 7460 400930 7524 400994 +rect 7540 400930 7604 400994 +rect 6660 400850 6724 400914 +rect 6740 400850 6804 400914 +rect 6820 400850 6884 400914 +rect 6900 400850 6964 400914 +rect 6980 400850 7044 400914 +rect 7060 400850 7124 400914 +rect 7140 400850 7204 400914 +rect 7220 400850 7284 400914 +rect 7300 400850 7364 400914 +rect 7380 400850 7444 400914 +rect 7460 400850 7524 400914 +rect 7540 400850 7604 400914 +rect 6660 400770 6724 400834 +rect 6740 400770 6804 400834 +rect 6820 400770 6884 400834 +rect 6900 400770 6964 400834 +rect 6980 400770 7044 400834 +rect 7060 400770 7124 400834 +rect 7140 400770 7204 400834 +rect 7220 400770 7284 400834 +rect 7300 400770 7364 400834 +rect 7380 400770 7444 400834 +rect 7460 400770 7524 400834 +rect 7540 400770 7604 400834 +rect 6660 400690 6724 400754 +rect 6740 400690 6804 400754 +rect 6820 400690 6884 400754 +rect 6900 400690 6964 400754 +rect 6980 400690 7044 400754 +rect 7060 400690 7124 400754 +rect 7140 400690 7204 400754 +rect 7220 400690 7284 400754 +rect 7300 400690 7364 400754 +rect 7380 400690 7444 400754 +rect 7460 400690 7524 400754 +rect 7540 400690 7604 400754 +rect 6660 400610 6724 400674 +rect 6740 400610 6804 400674 +rect 6820 400610 6884 400674 +rect 6900 400610 6964 400674 +rect 6980 400610 7044 400674 +rect 7060 400610 7124 400674 +rect 7140 400610 7204 400674 +rect 7220 400610 7284 400674 +rect 7300 400610 7364 400674 +rect 7380 400610 7444 400674 +rect 7460 400610 7524 400674 +rect 7540 400610 7604 400674 +rect 6660 400530 6724 400594 +rect 6740 400530 6804 400594 +rect 6820 400530 6884 400594 +rect 6900 400530 6964 400594 +rect 6980 400530 7044 400594 +rect 7060 400530 7124 400594 +rect 7140 400530 7204 400594 +rect 7220 400530 7284 400594 +rect 7300 400530 7364 400594 +rect 7380 400530 7444 400594 +rect 7460 400530 7524 400594 +rect 7540 400530 7604 400594 +rect 6660 400450 6724 400514 +rect 6740 400450 6804 400514 +rect 6820 400450 6884 400514 +rect 6900 400450 6964 400514 +rect 6980 400450 7044 400514 +rect 7060 400450 7124 400514 +rect 7140 400450 7204 400514 +rect 7220 400450 7284 400514 +rect 7300 400450 7364 400514 +rect 7380 400450 7444 400514 +rect 7460 400450 7524 400514 +rect 7540 400450 7604 400514 +rect 6660 400370 6724 400434 +rect 6740 400370 6804 400434 +rect 6820 400370 6884 400434 +rect 6900 400370 6964 400434 +rect 6980 400370 7044 400434 +rect 7060 400370 7124 400434 +rect 7140 400370 7204 400434 +rect 7220 400370 7284 400434 +rect 7300 400370 7364 400434 +rect 7380 400370 7444 400434 +rect 7460 400370 7524 400434 +rect 7540 400370 7604 400434 +rect 6660 400290 6724 400354 +rect 6740 400290 6804 400354 +rect 6820 400290 6884 400354 +rect 6900 400290 6964 400354 +rect 6980 400290 7044 400354 +rect 7060 400290 7124 400354 +rect 7140 400290 7204 400354 +rect 7220 400290 7284 400354 +rect 7300 400290 7364 400354 +rect 7380 400290 7444 400354 +rect 7460 400290 7524 400354 +rect 7540 400290 7604 400354 +rect 6660 400210 6724 400274 +rect 6740 400210 6804 400274 +rect 6820 400210 6884 400274 +rect 6900 400210 6964 400274 +rect 6980 400210 7044 400274 +rect 7060 400210 7124 400274 +rect 7140 400210 7204 400274 +rect 7220 400210 7284 400274 +rect 7300 400210 7364 400274 +rect 7380 400210 7444 400274 +rect 7460 400210 7524 400274 +rect 7540 400210 7604 400274 +rect 6660 400130 6724 400194 +rect 6740 400130 6804 400194 +rect 6820 400130 6884 400194 +rect 6900 400130 6964 400194 +rect 6980 400130 7044 400194 +rect 7060 400130 7124 400194 +rect 7140 400130 7204 400194 +rect 7220 400130 7284 400194 +rect 7300 400130 7364 400194 +rect 7380 400130 7444 400194 +rect 7460 400130 7524 400194 +rect 7540 400130 7604 400194 +rect 6660 400050 6724 400114 +rect 6740 400050 6804 400114 +rect 6820 400050 6884 400114 +rect 6900 400050 6964 400114 +rect 6980 400050 7044 400114 +rect 7060 400050 7124 400114 +rect 7140 400050 7204 400114 +rect 7220 400050 7284 400114 +rect 7300 400050 7364 400114 +rect 7380 400050 7444 400114 +rect 7460 400050 7524 400114 +rect 7540 400050 7604 400114 +rect 6660 399970 6724 400034 +rect 6740 399970 6804 400034 +rect 6820 399970 6884 400034 +rect 6900 399970 6964 400034 +rect 6980 399970 7044 400034 +rect 7060 399970 7124 400034 +rect 7140 399970 7204 400034 +rect 7220 399970 7284 400034 +rect 7300 399970 7364 400034 +rect 7380 399970 7444 400034 +rect 7460 399970 7524 400034 +rect 7540 399970 7604 400034 +rect 6660 399890 6724 399954 +rect 6740 399890 6804 399954 +rect 6820 399890 6884 399954 +rect 6900 399890 6964 399954 +rect 6980 399890 7044 399954 +rect 7060 399890 7124 399954 +rect 7140 399890 7204 399954 +rect 7220 399890 7284 399954 +rect 7300 399890 7364 399954 +rect 7380 399890 7444 399954 +rect 7460 399890 7524 399954 +rect 7540 399890 7604 399954 +rect 6660 399810 6724 399874 +rect 6740 399810 6804 399874 +rect 6820 399810 6884 399874 +rect 6900 399810 6964 399874 +rect 6980 399810 7044 399874 +rect 7060 399810 7124 399874 +rect 7140 399810 7204 399874 +rect 7220 399810 7284 399874 +rect 7300 399810 7364 399874 +rect 7380 399810 7444 399874 +rect 7460 399810 7524 399874 +rect 7540 399810 7604 399874 +rect 6660 399730 6724 399794 +rect 6740 399730 6804 399794 +rect 6820 399730 6884 399794 +rect 6900 399730 6964 399794 +rect 6980 399730 7044 399794 +rect 7060 399730 7124 399794 +rect 7140 399730 7204 399794 +rect 7220 399730 7284 399794 +rect 7300 399730 7364 399794 +rect 7380 399730 7444 399794 +rect 7460 399730 7524 399794 +rect 7540 399730 7604 399794 +rect 6660 399650 6724 399714 +rect 6740 399650 6804 399714 +rect 6820 399650 6884 399714 +rect 6900 399650 6964 399714 +rect 6980 399650 7044 399714 +rect 7060 399650 7124 399714 +rect 7140 399650 7204 399714 +rect 7220 399650 7284 399714 +rect 7300 399650 7364 399714 +rect 7380 399650 7444 399714 +rect 7460 399650 7524 399714 +rect 7540 399650 7604 399714 +rect 6660 399570 6724 399634 +rect 6740 399570 6804 399634 +rect 6820 399570 6884 399634 +rect 6900 399570 6964 399634 +rect 6980 399570 7044 399634 +rect 7060 399570 7124 399634 +rect 7140 399570 7204 399634 +rect 7220 399570 7284 399634 +rect 7300 399570 7364 399634 +rect 7380 399570 7444 399634 +rect 7460 399570 7524 399634 +rect 7540 399570 7604 399634 +rect 6660 399490 6724 399554 +rect 6740 399490 6804 399554 +rect 6820 399490 6884 399554 +rect 6900 399490 6964 399554 +rect 6980 399490 7044 399554 +rect 7060 399490 7124 399554 +rect 7140 399490 7204 399554 +rect 7220 399490 7284 399554 +rect 7300 399490 7364 399554 +rect 7380 399490 7444 399554 +rect 7460 399490 7524 399554 +rect 7540 399490 7604 399554 +rect 6660 399410 6724 399474 +rect 6740 399410 6804 399474 +rect 6820 399410 6884 399474 +rect 6900 399410 6964 399474 +rect 6980 399410 7044 399474 +rect 7060 399410 7124 399474 +rect 7140 399410 7204 399474 +rect 7220 399410 7284 399474 +rect 7300 399410 7364 399474 +rect 7380 399410 7444 399474 +rect 7460 399410 7524 399474 +rect 7540 399410 7604 399474 +rect 6660 399330 6724 399394 +rect 6740 399330 6804 399394 +rect 6820 399330 6884 399394 +rect 6900 399330 6964 399394 +rect 6980 399330 7044 399394 +rect 7060 399330 7124 399394 +rect 7140 399330 7204 399394 +rect 7220 399330 7284 399394 +rect 7300 399330 7364 399394 +rect 7380 399330 7444 399394 +rect 7460 399330 7524 399394 +rect 7540 399330 7604 399394 +rect 6660 399250 6724 399314 +rect 6740 399250 6804 399314 +rect 6820 399250 6884 399314 +rect 6900 399250 6964 399314 +rect 6980 399250 7044 399314 +rect 7060 399250 7124 399314 +rect 7140 399250 7204 399314 +rect 7220 399250 7284 399314 +rect 7300 399250 7364 399314 +rect 7380 399250 7444 399314 +rect 7460 399250 7524 399314 +rect 7540 399250 7604 399314 +rect 6660 399170 6724 399234 +rect 6740 399170 6804 399234 +rect 6820 399170 6884 399234 +rect 6900 399170 6964 399234 +rect 6980 399170 7044 399234 +rect 7060 399170 7124 399234 +rect 7140 399170 7204 399234 +rect 7220 399170 7284 399234 +rect 7300 399170 7364 399234 +rect 7380 399170 7444 399234 +rect 7460 399170 7524 399234 +rect 7540 399170 7604 399234 +rect 6660 399090 6724 399154 +rect 6740 399090 6804 399154 +rect 6820 399090 6884 399154 +rect 6900 399090 6964 399154 +rect 6980 399090 7044 399154 +rect 7060 399090 7124 399154 +rect 7140 399090 7204 399154 +rect 7220 399090 7284 399154 +rect 7300 399090 7364 399154 +rect 7380 399090 7444 399154 +rect 7460 399090 7524 399154 +rect 7540 399090 7604 399154 +rect 6660 399010 6724 399074 +rect 6740 399010 6804 399074 +rect 6820 399010 6884 399074 +rect 6900 399010 6964 399074 +rect 6980 399010 7044 399074 +rect 7060 399010 7124 399074 +rect 7140 399010 7204 399074 +rect 7220 399010 7284 399074 +rect 7300 399010 7364 399074 +rect 7380 399010 7444 399074 +rect 7460 399010 7524 399074 +rect 7540 399010 7604 399074 +rect 6660 398930 6724 398994 +rect 6740 398930 6804 398994 +rect 6820 398930 6884 398994 +rect 6900 398930 6964 398994 +rect 6980 398930 7044 398994 +rect 7060 398930 7124 398994 +rect 7140 398930 7204 398994 +rect 7220 398930 7284 398994 +rect 7300 398930 7364 398994 +rect 7380 398930 7444 398994 +rect 7460 398930 7524 398994 +rect 7540 398930 7604 398994 +rect 6660 398850 6724 398914 +rect 6740 398850 6804 398914 +rect 6820 398850 6884 398914 +rect 6900 398850 6964 398914 +rect 6980 398850 7044 398914 +rect 7060 398850 7124 398914 +rect 7140 398850 7204 398914 +rect 7220 398850 7284 398914 +rect 7300 398850 7364 398914 +rect 7380 398850 7444 398914 +rect 7460 398850 7524 398914 +rect 7540 398850 7604 398914 +rect 6660 398770 6724 398834 +rect 6740 398770 6804 398834 +rect 6820 398770 6884 398834 +rect 6900 398770 6964 398834 +rect 6980 398770 7044 398834 +rect 7060 398770 7124 398834 +rect 7140 398770 7204 398834 +rect 7220 398770 7284 398834 +rect 7300 398770 7364 398834 +rect 7380 398770 7444 398834 +rect 7460 398770 7524 398834 +rect 7540 398770 7604 398834 rect 609880 396816 609944 396880 -rect 612 367508 676 367572 -rect 612 366795 676 366859 -rect 244 363700 308 363764 -rect 612 359435 676 359499 +rect 428 367568 492 367572 +rect 428 367512 442 367568 +rect 442 367512 492 367568 +rect 428 367508 492 367512 +rect 428 367024 492 367028 +rect 428 366968 478 367024 +rect 478 366968 492 367024 +rect 428 366964 492 366968 +rect 612 361275 676 361339 +rect 244 360572 308 360636 +rect 612 359987 676 360051 +rect 1900 359484 1964 359548 rect 612 357595 676 357659 -rect 60 356900 124 356964 -rect 612 356900 676 356964 -rect 244 356356 308 356420 -rect 428 349642 492 349706 +rect 612 356951 676 357015 +rect 60 356356 124 356420 +rect 612 356356 676 356420 +rect 244 349692 308 349756 rect 632468 348005 632532 348069 rect 60 347516 124 347580 rect 632652 346004 632716 346068 @@ -16001,12 +25352,15 @@ rect 632836 335688 632886 335744 rect 632886 335688 632900 335744 rect 632836 335684 632900 335688 rect 632652 333067 632716 333131 -rect 612 321111 676 321175 -rect 796 320559 860 320623 -rect 612 318276 676 318340 -rect 60 313788 124 313852 -rect 796 313516 860 313580 -rect 612 306642 676 306706 +rect 612 325435 676 325499 +rect 428 323580 492 323644 +rect 612 322399 676 322463 +rect 382 320559 446 320623 +rect 612 318075 676 318139 +rect 382 317431 446 317495 +rect 23060 316236 23124 316300 +rect 60 312972 124 313036 +rect 428 306642 492 306706 rect 60 304676 124 304740 rect 632836 301336 632900 301340 rect 632836 301280 632886 301336 @@ -16032,17 +25386,22 @@ rect 632886 289448 632900 289504 rect 632836 289444 632900 289448 rect 609880 289104 609944 289168 rect 633020 288764 633084 288828 -rect 612 282235 676 282299 +rect 428 281208 492 281212 +rect 428 281152 442 281208 +rect 442 281152 492 281208 +rect 428 281148 492 281152 rect 612 280395 676 280459 -rect 612 279244 676 279308 -rect 612 277340 676 277404 -rect 428 270611 492 270615 -rect 428 270555 442 270611 -rect 442 270555 492 270611 -rect 428 270551 492 270555 -rect 612 269907 676 269971 -rect 612 263642 676 263706 -rect 244 261700 308 261764 +rect 382 279199 446 279263 +rect 382 278555 446 278619 +rect 382 277911 446 277975 +rect 612 277359 676 277423 +rect 382 274875 446 274939 +rect 244 274076 308 274140 +rect 382 273587 446 273651 +rect 3372 272988 3436 273052 +rect 382 271195 446 271259 +rect 428 270540 492 270604 +rect 244 263604 308 263668 rect 632652 256004 632716 256068 rect 632836 252127 632900 252131 rect 632836 252071 632886 252127 @@ -16062,7 +25421,7 @@ rect 428 238988 492 239052 rect 428 237220 492 237284 rect 428 236132 492 236196 rect 428 235316 492 235380 -rect 609880 235248 609944 235312 +rect 628420 235316 628484 235380 rect 612 234711 676 234775 rect 428 234092 492 234156 rect 612 231675 676 231739 @@ -16083,7 +25442,7 @@ rect 632652 211004 632716 211068 rect 632882 208355 632946 208419 rect 632882 207711 632946 207775 rect 632882 207067 632946 207131 -rect 610020 205260 610084 205324 +rect 628420 205260 628484 205324 rect 632882 204675 632946 204739 rect 632652 204031 632716 204095 rect 632882 203387 632946 203451 @@ -16102,31 +25461,29 @@ rect 428 183424 492 183428 rect 428 183368 442 183424 rect 442 183368 492 183424 rect 428 183364 492 183368 -rect 628420 181460 628484 181524 +rect 632836 181460 632900 181524 rect 60 175476 124 175540 -rect 632836 166288 632900 166292 -rect 632836 166232 632886 166288 -rect 632886 166232 632900 166288 -rect 632836 166228 632900 166232 -rect 633020 165956 633084 166020 -rect 632836 163160 632900 163164 -rect 632836 163104 632886 163160 -rect 632886 163104 632900 163160 -rect 632836 163100 632900 163104 -rect 628420 159972 628484 160036 -rect 633020 158884 633084 158948 -rect 633020 155756 633084 155820 -rect 632836 155272 632900 155276 -rect 632836 155216 632886 155272 -rect 632886 155216 632900 155272 -rect 632836 155212 632900 155216 -rect 632836 154320 632900 154324 -rect 632836 154264 632886 154320 -rect 632886 154264 632900 154320 -rect 632836 154260 632900 154264 +rect 632652 168005 632716 168069 +rect 632652 166004 632716 166068 +rect 632468 163155 632532 163219 +rect 632468 162511 632532 162575 +rect 632468 161867 632532 161931 +rect 632836 159972 632900 160036 +rect 632468 159475 632532 159539 +rect 632652 158884 632716 158948 +rect 633204 158884 633268 158948 +rect 632468 158187 632532 158251 +rect 632836 155756 632900 155820 +rect 633204 155756 633268 155820 +rect 632652 154507 632716 154571 +rect 632652 153863 632716 153927 +rect 632836 153640 632900 153644 +rect 632836 153584 632886 153640 +rect 632886 153584 632900 153640 +rect 632836 153580 632900 153584 rect 382 152635 446 152699 -rect 633020 152628 633084 152692 rect 382 150795 446 150859 +rect 632652 150827 632716 150891 rect 382 149599 446 149663 rect 382 148955 446 149019 rect 428 148276 492 148340 @@ -16140,7 +25497,8 @@ rect 612 140796 676 140860 rect 244 140252 308 140316 rect 428 134642 492 134706 rect 612 132642 676 132706 -rect 609880 127536 609944 127600 +rect 23244 127520 23308 127584 +rect 609908 127520 609972 127584 rect 632652 121004 632716 121068 rect 632836 116784 632900 116788 rect 632836 116728 632886 116784 @@ -16163,7 +25521,8 @@ rect 632886 105984 632900 106040 rect 632836 105980 632900 105984 rect 610020 104076 610084 104140 rect 632652 78005 632716 78069 -rect 627132 73748 627196 73812 +rect 23244 73720 23308 73784 +rect 609880 73680 609944 73744 rect 632836 72856 632900 72860 rect 632836 72800 632886 72856 rect 632886 72800 632900 72856 @@ -16179,196 +25538,1017 @@ rect 632652 64951 632716 65015 rect 632652 63663 632716 63727 rect 632652 62467 632716 62531 rect 632652 60627 632716 60691 -rect 627132 58788 627196 58852 +rect 610020 58788 610084 58852 << metal4 >> -rect 9312 943798 10312 943860 -rect 9312 943562 9374 943798 -rect 9610 943562 9694 943798 -rect 9930 943562 10014 943798 -rect 10250 943562 10312 943798 -rect 9312 943478 10312 943562 -rect 9312 943242 9374 943478 -rect 9610 943242 9694 943478 -rect 9930 943242 10014 943478 -rect 10250 943242 10312 943478 -rect 9312 943158 10312 943242 -rect 9312 942922 9374 943158 -rect 9610 942922 9694 943158 -rect 9930 942922 10014 943158 -rect 10250 942922 10312 943158 -rect 611 920423 677 920424 -rect 611 920359 612 920423 -rect 676 920359 677 920423 -rect 611 920358 677 920359 -rect 384 917940 490 917962 -rect 381 917939 490 917940 -rect 381 917875 382 917939 -rect 446 917875 490 917939 -rect 381 917874 490 917875 -rect 430 917693 490 917874 -rect 427 917692 493 917693 -rect 427 917628 428 917692 -rect 492 917628 493 917692 -rect 427 917627 493 917628 -rect 59 913476 125 913477 -rect 59 913412 60 913476 -rect 124 913412 125 913476 -rect 59 913411 125 913412 -rect 62 905310 122 913411 -rect 614 912972 674 920358 -rect 9312 917510 10312 942922 -rect 16462 943798 17082 943860 -rect 16462 943562 16494 943798 -rect 16730 943562 16814 943798 -rect 17050 943562 17082 943798 -rect 16462 943478 17082 943562 -rect 16462 943242 16494 943478 -rect 16730 943242 16814 943478 -rect 17050 943242 17082 943478 -rect 16462 943158 17082 943242 -rect 16462 942922 16494 943158 -rect 16730 942922 16814 943158 -rect 17050 942922 17082 943158 -rect 9312 917274 9374 917510 -rect 9610 917274 9694 917510 -rect 9930 917274 10014 917510 -rect 10250 917274 10312 917510 -rect 9312 917190 10312 917274 -rect 9312 916954 9374 917190 -rect 9610 916954 9694 917190 -rect 9930 916954 10014 917190 -rect 10250 916954 10312 917190 -rect 611 912971 677 912972 -rect 611 912907 612 912971 -rect 676 912907 677 912971 -rect 611 912906 677 912907 -rect 614 910830 674 912906 -rect 430 910770 674 910830 -rect 430 906707 490 910770 -rect 427 906706 493 906707 -rect 427 906642 428 906706 -rect 492 906642 493 906706 -rect 427 906641 493 906642 -rect 62 905250 490 905310 -rect 430 904707 490 905250 -rect 427 904706 493 904707 -rect 427 904642 428 904706 -rect 492 904642 493 904706 -rect 427 904641 493 904642 -rect 9312 881510 10312 916954 -rect 9312 881274 9374 881510 -rect 9610 881274 9694 881510 -rect 9930 881274 10014 881510 -rect 10250 881274 10312 881510 -rect 9312 881190 10312 881274 -rect 9312 880954 9374 881190 -rect 9610 880954 9694 881190 -rect 9930 880954 10014 881190 -rect 10250 880954 10312 881190 -rect 9312 845510 10312 880954 -rect 9312 845274 9374 845510 -rect 9610 845274 9694 845510 -rect 9930 845274 10014 845510 -rect 10250 845274 10312 845510 -rect 9312 845190 10312 845274 -rect 9312 844954 9374 845190 -rect 9610 844954 9694 845190 -rect 9930 844954 10014 845190 -rect 10250 844954 10312 845190 -rect 9312 809510 10312 844954 -rect 9312 809274 9374 809510 -rect 9610 809274 9694 809510 -rect 9930 809274 10014 809510 -rect 10250 809274 10312 809510 -rect 9312 809190 10312 809274 -rect 9312 808954 9374 809190 -rect 9610 808954 9694 809190 -rect 9930 808954 10014 809190 -rect 10250 808954 10312 809190 -rect 9312 773510 10312 808954 -rect 9312 773274 9374 773510 -rect 9610 773274 9694 773510 -rect 9930 773274 10014 773510 -rect 10250 773274 10312 773510 -rect 9312 773190 10312 773274 -rect 9312 772954 9374 773190 -rect 9610 772954 9694 773190 -rect 9930 772954 10014 773190 -rect 10250 772954 10312 773190 +rect 6632 946478 7632 946540 +rect 6632 946242 6694 946478 +rect 6930 946242 7014 946478 +rect 7250 946242 7334 946478 +rect 7570 946242 7632 946478 +rect 6632 946158 7632 946242 +rect 6632 945922 6694 946158 +rect 6930 945922 7014 946158 +rect 7250 945922 7334 946158 +rect 7570 945922 7632 946158 +rect 6632 945838 7632 945922 +rect 6632 945602 6694 945838 +rect 6930 945602 7014 945838 +rect 7250 945602 7334 945838 +rect 7570 945602 7632 945838 +rect 6632 924950 7632 945602 +rect 23902 946478 24522 946540 +rect 23902 946242 23934 946478 +rect 24170 946242 24254 946478 +rect 24490 946242 24522 946478 +rect 23902 946158 24522 946242 +rect 23902 945922 23934 946158 +rect 24170 945922 24254 946158 +rect 24490 945922 24522 946158 +rect 23902 945838 24522 945922 +rect 23902 945602 23934 945838 +rect 24170 945602 24254 945838 +rect 24490 945602 24522 945838 +rect 6632 924714 6694 924950 +rect 6930 924714 7014 924950 +rect 7250 924714 7334 924950 +rect 7570 924714 7632 924950 +rect 6632 924630 7632 924714 +rect 6632 924394 6694 924630 +rect 6930 924394 7014 924630 +rect 7250 924394 7334 924630 +rect 7570 924394 7632 924630 +rect 243 920276 309 920277 +rect 243 920212 244 920276 +rect 308 920212 309 920276 +rect 243 920211 309 920212 +rect 246 917149 306 920211 +rect 611 917964 677 917965 +rect 611 917900 612 917964 +rect 676 917900 677 917964 +rect 611 917899 677 917900 +rect 243 917148 309 917149 +rect 243 917084 244 917148 +rect 308 917084 309 917148 +rect 243 917083 309 917084 +rect 59 914020 125 914021 +rect 59 913956 60 914020 +rect 124 913956 125 914020 +rect 59 913955 125 913956 +rect 62 904909 122 913955 +rect 246 907221 306 917083 +rect 614 916652 674 917899 +rect 611 916651 677 916652 +rect 611 916587 612 916651 +rect 676 916587 677 916651 +rect 611 916586 677 916587 +rect 427 915924 493 915925 +rect 427 915860 428 915924 +rect 492 915860 493 915924 +rect 427 915859 493 915860 +rect 243 907220 309 907221 +rect 243 907156 244 907220 +rect 308 907156 309 907220 +rect 243 907155 309 907156 +rect 59 904908 125 904909 +rect 59 904844 60 904908 +rect 124 904844 125 904908 +rect 59 904843 125 904844 +rect 243 746060 309 746061 +rect 243 745996 244 746060 +rect 308 745996 309 746060 +rect 243 745995 309 745996 +rect 59 699820 125 699821 +rect 59 699756 60 699820 +rect 124 699756 125 699820 +rect 59 699755 125 699756 +rect 62 691661 122 699755 +rect 59 691660 125 691661 +rect 59 691596 60 691660 +rect 124 691596 125 691660 +rect 59 691595 125 691596 +rect 246 660925 306 745995 +rect 430 703493 490 915859 +rect 6632 888950 7632 924394 +rect 6632 888714 6694 888950 +rect 6930 888714 7014 888950 +rect 7250 888714 7334 888950 +rect 7570 888714 7632 888950 +rect 6632 888630 7632 888714 +rect 6632 888394 6694 888630 +rect 6930 888394 7014 888630 +rect 7250 888394 7334 888630 +rect 7570 888394 7632 888630 +rect 6632 879696 7632 888394 +rect 6632 879632 6660 879696 +rect 6724 879632 6740 879696 +rect 6804 879632 6820 879696 +rect 6884 879632 6900 879696 +rect 6964 879632 6980 879696 +rect 7044 879632 7060 879696 +rect 7124 879632 7140 879696 +rect 7204 879632 7220 879696 +rect 7284 879632 7300 879696 +rect 7364 879632 7380 879696 +rect 7444 879632 7460 879696 +rect 7524 879632 7540 879696 +rect 7604 879632 7632 879696 +rect 6632 879616 7632 879632 +rect 6632 879552 6660 879616 +rect 6724 879552 6740 879616 +rect 6804 879552 6820 879616 +rect 6884 879552 6900 879616 +rect 6964 879552 6980 879616 +rect 7044 879552 7060 879616 +rect 7124 879552 7140 879616 +rect 7204 879552 7220 879616 +rect 7284 879552 7300 879616 +rect 7364 879552 7380 879616 +rect 7444 879552 7460 879616 +rect 7524 879552 7540 879616 +rect 7604 879552 7632 879616 +rect 6632 879536 7632 879552 +rect 6632 879472 6660 879536 +rect 6724 879472 6740 879536 +rect 6804 879472 6820 879536 +rect 6884 879472 6900 879536 +rect 6964 879472 6980 879536 +rect 7044 879472 7060 879536 +rect 7124 879472 7140 879536 +rect 7204 879472 7220 879536 +rect 7284 879472 7300 879536 +rect 7364 879472 7380 879536 +rect 7444 879472 7460 879536 +rect 7524 879472 7540 879536 +rect 7604 879472 7632 879536 +rect 6632 879456 7632 879472 +rect 6632 879392 6660 879456 +rect 6724 879392 6740 879456 +rect 6804 879392 6820 879456 +rect 6884 879392 6900 879456 +rect 6964 879392 6980 879456 +rect 7044 879392 7060 879456 +rect 7124 879392 7140 879456 +rect 7204 879392 7220 879456 +rect 7284 879392 7300 879456 +rect 7364 879392 7380 879456 +rect 7444 879392 7460 879456 +rect 7524 879392 7540 879456 +rect 7604 879392 7632 879456 +rect 6632 879376 7632 879392 +rect 6632 879312 6660 879376 +rect 6724 879312 6740 879376 +rect 6804 879312 6820 879376 +rect 6884 879312 6900 879376 +rect 6964 879312 6980 879376 +rect 7044 879312 7060 879376 +rect 7124 879312 7140 879376 +rect 7204 879312 7220 879376 +rect 7284 879312 7300 879376 +rect 7364 879312 7380 879376 +rect 7444 879312 7460 879376 +rect 7524 879312 7540 879376 +rect 7604 879312 7632 879376 +rect 6632 879296 7632 879312 +rect 6632 879232 6660 879296 +rect 6724 879232 6740 879296 +rect 6804 879232 6820 879296 +rect 6884 879232 6900 879296 +rect 6964 879232 6980 879296 +rect 7044 879232 7060 879296 +rect 7124 879232 7140 879296 +rect 7204 879232 7220 879296 +rect 7284 879232 7300 879296 +rect 7364 879232 7380 879296 +rect 7444 879232 7460 879296 +rect 7524 879232 7540 879296 +rect 7604 879232 7632 879296 +rect 6632 879216 7632 879232 +rect 6632 879152 6660 879216 +rect 6724 879152 6740 879216 +rect 6804 879152 6820 879216 +rect 6884 879152 6900 879216 +rect 6964 879152 6980 879216 +rect 7044 879152 7060 879216 +rect 7124 879152 7140 879216 +rect 7204 879152 7220 879216 +rect 7284 879152 7300 879216 +rect 7364 879152 7380 879216 +rect 7444 879152 7460 879216 +rect 7524 879152 7540 879216 +rect 7604 879152 7632 879216 +rect 6632 879136 7632 879152 +rect 6632 879072 6660 879136 +rect 6724 879072 6740 879136 +rect 6804 879072 6820 879136 +rect 6884 879072 6900 879136 +rect 6964 879072 6980 879136 +rect 7044 879072 7060 879136 +rect 7124 879072 7140 879136 +rect 7204 879072 7220 879136 +rect 7284 879072 7300 879136 +rect 7364 879072 7380 879136 +rect 7444 879072 7460 879136 +rect 7524 879072 7540 879136 +rect 7604 879072 7632 879136 +rect 6632 879056 7632 879072 +rect 6632 878992 6660 879056 +rect 6724 878992 6740 879056 +rect 6804 878992 6820 879056 +rect 6884 878992 6900 879056 +rect 6964 878992 6980 879056 +rect 7044 878992 7060 879056 +rect 7124 878992 7140 879056 +rect 7204 878992 7220 879056 +rect 7284 878992 7300 879056 +rect 7364 878992 7380 879056 +rect 7444 878992 7460 879056 +rect 7524 878992 7540 879056 +rect 7604 878992 7632 879056 +rect 6632 878976 7632 878992 +rect 6632 878912 6660 878976 +rect 6724 878912 6740 878976 +rect 6804 878912 6820 878976 +rect 6884 878912 6900 878976 +rect 6964 878912 6980 878976 +rect 7044 878912 7060 878976 +rect 7124 878912 7140 878976 +rect 7204 878912 7220 878976 +rect 7284 878912 7300 878976 +rect 7364 878912 7380 878976 +rect 7444 878912 7460 878976 +rect 7524 878912 7540 878976 +rect 7604 878912 7632 878976 +rect 6632 878896 7632 878912 +rect 6632 878832 6660 878896 +rect 6724 878832 6740 878896 +rect 6804 878832 6820 878896 +rect 6884 878832 6900 878896 +rect 6964 878832 6980 878896 +rect 7044 878832 7060 878896 +rect 7124 878832 7140 878896 +rect 7204 878832 7220 878896 +rect 7284 878832 7300 878896 +rect 7364 878832 7380 878896 +rect 7444 878832 7460 878896 +rect 7524 878832 7540 878896 +rect 7604 878832 7632 878896 +rect 6632 878816 7632 878832 +rect 6632 878752 6660 878816 +rect 6724 878752 6740 878816 +rect 6804 878752 6820 878816 +rect 6884 878752 6900 878816 +rect 6964 878752 6980 878816 +rect 7044 878752 7060 878816 +rect 7124 878752 7140 878816 +rect 7204 878752 7220 878816 +rect 7284 878752 7300 878816 +rect 7364 878752 7380 878816 +rect 7444 878752 7460 878816 +rect 7524 878752 7540 878816 +rect 7604 878752 7632 878816 +rect 6632 878736 7632 878752 +rect 6632 878672 6660 878736 +rect 6724 878672 6740 878736 +rect 6804 878672 6820 878736 +rect 6884 878672 6900 878736 +rect 6964 878672 6980 878736 +rect 7044 878672 7060 878736 +rect 7124 878672 7140 878736 +rect 7204 878672 7220 878736 +rect 7284 878672 7300 878736 +rect 7364 878672 7380 878736 +rect 7444 878672 7460 878736 +rect 7524 878672 7540 878736 +rect 7604 878672 7632 878736 +rect 6632 878656 7632 878672 +rect 6632 878592 6660 878656 +rect 6724 878592 6740 878656 +rect 6804 878592 6820 878656 +rect 6884 878592 6900 878656 +rect 6964 878592 6980 878656 +rect 7044 878592 7060 878656 +rect 7124 878592 7140 878656 +rect 7204 878592 7220 878656 +rect 7284 878592 7300 878656 +rect 7364 878592 7380 878656 +rect 7444 878592 7460 878656 +rect 7524 878592 7540 878656 +rect 7604 878592 7632 878656 +rect 6632 878576 7632 878592 +rect 6632 878512 6660 878576 +rect 6724 878512 6740 878576 +rect 6804 878512 6820 878576 +rect 6884 878512 6900 878576 +rect 6964 878512 6980 878576 +rect 7044 878512 7060 878576 +rect 7124 878512 7140 878576 +rect 7204 878512 7220 878576 +rect 7284 878512 7300 878576 +rect 7364 878512 7380 878576 +rect 7444 878512 7460 878576 +rect 7524 878512 7540 878576 +rect 7604 878512 7632 878576 +rect 6632 878496 7632 878512 +rect 6632 878432 6660 878496 +rect 6724 878432 6740 878496 +rect 6804 878432 6820 878496 +rect 6884 878432 6900 878496 +rect 6964 878432 6980 878496 +rect 7044 878432 7060 878496 +rect 7124 878432 7140 878496 +rect 7204 878432 7220 878496 +rect 7284 878432 7300 878496 +rect 7364 878432 7380 878496 +rect 7444 878432 7460 878496 +rect 7524 878432 7540 878496 +rect 7604 878432 7632 878496 +rect 6632 878416 7632 878432 +rect 6632 878352 6660 878416 +rect 6724 878352 6740 878416 +rect 6804 878352 6820 878416 +rect 6884 878352 6900 878416 +rect 6964 878352 6980 878416 +rect 7044 878352 7060 878416 +rect 7124 878352 7140 878416 +rect 7204 878352 7220 878416 +rect 7284 878352 7300 878416 +rect 7364 878352 7380 878416 +rect 7444 878352 7460 878416 +rect 7524 878352 7540 878416 +rect 7604 878352 7632 878416 +rect 6632 878336 7632 878352 +rect 6632 878272 6660 878336 +rect 6724 878272 6740 878336 +rect 6804 878272 6820 878336 +rect 6884 878272 6900 878336 +rect 6964 878272 6980 878336 +rect 7044 878272 7060 878336 +rect 7124 878272 7140 878336 +rect 7204 878272 7220 878336 +rect 7284 878272 7300 878336 +rect 7364 878272 7380 878336 +rect 7444 878272 7460 878336 +rect 7524 878272 7540 878336 +rect 7604 878272 7632 878336 +rect 6632 878256 7632 878272 +rect 6632 878192 6660 878256 +rect 6724 878192 6740 878256 +rect 6804 878192 6820 878256 +rect 6884 878192 6900 878256 +rect 6964 878192 6980 878256 +rect 7044 878192 7060 878256 +rect 7124 878192 7140 878256 +rect 7204 878192 7220 878256 +rect 7284 878192 7300 878256 +rect 7364 878192 7380 878256 +rect 7444 878192 7460 878256 +rect 7524 878192 7540 878256 +rect 7604 878192 7632 878256 +rect 6632 878176 7632 878192 +rect 6632 878112 6660 878176 +rect 6724 878112 6740 878176 +rect 6804 878112 6820 878176 +rect 6884 878112 6900 878176 +rect 6964 878112 6980 878176 +rect 7044 878112 7060 878176 +rect 7124 878112 7140 878176 +rect 7204 878112 7220 878176 +rect 7284 878112 7300 878176 +rect 7364 878112 7380 878176 +rect 7444 878112 7460 878176 +rect 7524 878112 7540 878176 +rect 7604 878112 7632 878176 +rect 6632 878096 7632 878112 +rect 6632 878032 6660 878096 +rect 6724 878032 6740 878096 +rect 6804 878032 6820 878096 +rect 6884 878032 6900 878096 +rect 6964 878032 6980 878096 +rect 7044 878032 7060 878096 +rect 7124 878032 7140 878096 +rect 7204 878032 7220 878096 +rect 7284 878032 7300 878096 +rect 7364 878032 7380 878096 +rect 7444 878032 7460 878096 +rect 7524 878032 7540 878096 +rect 7604 878032 7632 878096 +rect 6632 878016 7632 878032 +rect 6632 877952 6660 878016 +rect 6724 877952 6740 878016 +rect 6804 877952 6820 878016 +rect 6884 877952 6900 878016 +rect 6964 877952 6980 878016 +rect 7044 877952 7060 878016 +rect 7124 877952 7140 878016 +rect 7204 877952 7220 878016 +rect 7284 877952 7300 878016 +rect 7364 877952 7380 878016 +rect 7444 877952 7460 878016 +rect 7524 877952 7540 878016 +rect 7604 877952 7632 878016 +rect 6632 877936 7632 877952 +rect 6632 877872 6660 877936 +rect 6724 877872 6740 877936 +rect 6804 877872 6820 877936 +rect 6884 877872 6900 877936 +rect 6964 877872 6980 877936 +rect 7044 877872 7060 877936 +rect 7124 877872 7140 877936 +rect 7204 877872 7220 877936 +rect 7284 877872 7300 877936 +rect 7364 877872 7380 877936 +rect 7444 877872 7460 877936 +rect 7524 877872 7540 877936 +rect 7604 877872 7632 877936 +rect 6632 877856 7632 877872 +rect 6632 877792 6660 877856 +rect 6724 877792 6740 877856 +rect 6804 877792 6820 877856 +rect 6884 877792 6900 877856 +rect 6964 877792 6980 877856 +rect 7044 877792 7060 877856 +rect 7124 877792 7140 877856 +rect 7204 877792 7220 877856 +rect 7284 877792 7300 877856 +rect 7364 877792 7380 877856 +rect 7444 877792 7460 877856 +rect 7524 877792 7540 877856 +rect 7604 877792 7632 877856 +rect 6632 877776 7632 877792 +rect 6632 877712 6660 877776 +rect 6724 877712 6740 877776 +rect 6804 877712 6820 877776 +rect 6884 877712 6900 877776 +rect 6964 877712 6980 877776 +rect 7044 877712 7060 877776 +rect 7124 877712 7140 877776 +rect 7204 877712 7220 877776 +rect 7284 877712 7300 877776 +rect 7364 877712 7380 877776 +rect 7444 877712 7460 877776 +rect 7524 877712 7540 877776 +rect 7604 877712 7632 877776 +rect 6632 877696 7632 877712 +rect 6632 877632 6660 877696 +rect 6724 877632 6740 877696 +rect 6804 877632 6820 877696 +rect 6884 877632 6900 877696 +rect 6964 877632 6980 877696 +rect 7044 877632 7060 877696 +rect 7124 877632 7140 877696 +rect 7204 877632 7220 877696 +rect 7284 877632 7300 877696 +rect 7364 877632 7380 877696 +rect 7444 877632 7460 877696 +rect 7524 877632 7540 877696 +rect 7604 877632 7632 877696 +rect 6632 877616 7632 877632 +rect 6632 877552 6660 877616 +rect 6724 877552 6740 877616 +rect 6804 877552 6820 877616 +rect 6884 877552 6900 877616 +rect 6964 877552 6980 877616 +rect 7044 877552 7060 877616 +rect 7124 877552 7140 877616 +rect 7204 877552 7220 877616 +rect 7284 877552 7300 877616 +rect 7364 877552 7380 877616 +rect 7444 877552 7460 877616 +rect 7524 877552 7540 877616 +rect 7604 877552 7632 877616 +rect 6632 877536 7632 877552 +rect 6632 877472 6660 877536 +rect 6724 877472 6740 877536 +rect 6804 877472 6820 877536 +rect 6884 877472 6900 877536 +rect 6964 877472 6980 877536 +rect 7044 877472 7060 877536 +rect 7124 877472 7140 877536 +rect 7204 877472 7220 877536 +rect 7284 877472 7300 877536 +rect 7364 877472 7380 877536 +rect 7444 877472 7460 877536 +rect 7524 877472 7540 877536 +rect 7604 877472 7632 877536 +rect 6632 877456 7632 877472 +rect 6632 877392 6660 877456 +rect 6724 877392 6740 877456 +rect 6804 877392 6820 877456 +rect 6884 877392 6900 877456 +rect 6964 877392 6980 877456 +rect 7044 877392 7060 877456 +rect 7124 877392 7140 877456 +rect 7204 877392 7220 877456 +rect 7284 877392 7300 877456 +rect 7364 877392 7380 877456 +rect 7444 877392 7460 877456 +rect 7524 877392 7540 877456 +rect 7604 877392 7632 877456 +rect 6632 877376 7632 877392 +rect 6632 877312 6660 877376 +rect 6724 877312 6740 877376 +rect 6804 877312 6820 877376 +rect 6884 877312 6900 877376 +rect 6964 877312 6980 877376 +rect 7044 877312 7060 877376 +rect 7124 877312 7140 877376 +rect 7204 877312 7220 877376 +rect 7284 877312 7300 877376 +rect 7364 877312 7380 877376 +rect 7444 877312 7460 877376 +rect 7524 877312 7540 877376 +rect 7604 877312 7632 877376 +rect 6632 877296 7632 877312 +rect 6632 877232 6660 877296 +rect 6724 877232 6740 877296 +rect 6804 877232 6820 877296 +rect 6884 877232 6900 877296 +rect 6964 877232 6980 877296 +rect 7044 877232 7060 877296 +rect 7124 877232 7140 877296 +rect 7204 877232 7220 877296 +rect 7284 877232 7300 877296 +rect 7364 877232 7380 877296 +rect 7444 877232 7460 877296 +rect 7524 877232 7540 877296 +rect 7604 877232 7632 877296 +rect 6632 877216 7632 877232 +rect 6632 877152 6660 877216 +rect 6724 877152 6740 877216 +rect 6804 877152 6820 877216 +rect 6884 877152 6900 877216 +rect 6964 877152 6980 877216 +rect 7044 877152 7060 877216 +rect 7124 877152 7140 877216 +rect 7204 877152 7220 877216 +rect 7284 877152 7300 877216 +rect 7364 877152 7380 877216 +rect 7444 877152 7460 877216 +rect 7524 877152 7540 877216 +rect 7604 877152 7632 877216 +rect 6632 877136 7632 877152 +rect 6632 877072 6660 877136 +rect 6724 877072 6740 877136 +rect 6804 877072 6820 877136 +rect 6884 877072 6900 877136 +rect 6964 877072 6980 877136 +rect 7044 877072 7060 877136 +rect 7124 877072 7140 877136 +rect 7204 877072 7220 877136 +rect 7284 877072 7300 877136 +rect 7364 877072 7380 877136 +rect 7444 877072 7460 877136 +rect 7524 877072 7540 877136 +rect 7604 877072 7632 877136 +rect 6632 877056 7632 877072 +rect 6632 876992 6660 877056 +rect 6724 876992 6740 877056 +rect 6804 876992 6820 877056 +rect 6884 876992 6900 877056 +rect 6964 876992 6980 877056 +rect 7044 876992 7060 877056 +rect 7124 876992 7140 877056 +rect 7204 876992 7220 877056 +rect 7284 876992 7300 877056 +rect 7364 876992 7380 877056 +rect 7444 876992 7460 877056 +rect 7524 876992 7540 877056 +rect 7604 876992 7632 877056 +rect 6632 876976 7632 876992 +rect 6632 876912 6660 876976 +rect 6724 876912 6740 876976 +rect 6804 876912 6820 876976 +rect 6884 876912 6900 876976 +rect 6964 876912 6980 876976 +rect 7044 876912 7060 876976 +rect 7124 876912 7140 876976 +rect 7204 876912 7220 876976 +rect 7284 876912 7300 876976 +rect 7364 876912 7380 876976 +rect 7444 876912 7460 876976 +rect 7524 876912 7540 876976 +rect 7604 876912 7632 876976 +rect 6632 876896 7632 876912 +rect 6632 876832 6660 876896 +rect 6724 876832 6740 876896 +rect 6804 876832 6820 876896 +rect 6884 876832 6900 876896 +rect 6964 876832 6980 876896 +rect 7044 876832 7060 876896 +rect 7124 876832 7140 876896 +rect 7204 876832 7220 876896 +rect 7284 876832 7300 876896 +rect 7364 876832 7380 876896 +rect 7444 876832 7460 876896 +rect 7524 876832 7540 876896 +rect 7604 876832 7632 876896 +rect 6632 876816 7632 876832 +rect 6632 876752 6660 876816 +rect 6724 876752 6740 876816 +rect 6804 876752 6820 876816 +rect 6884 876752 6900 876816 +rect 6964 876752 6980 876816 +rect 7044 876752 7060 876816 +rect 7124 876752 7140 876816 +rect 7204 876752 7220 876816 +rect 7284 876752 7300 876816 +rect 7364 876752 7380 876816 +rect 7444 876752 7460 876816 +rect 7524 876752 7540 876816 +rect 7604 876752 7632 876816 +rect 6632 876736 7632 876752 +rect 6632 876672 6660 876736 +rect 6724 876672 6740 876736 +rect 6804 876672 6820 876736 +rect 6884 876672 6900 876736 +rect 6964 876672 6980 876736 +rect 7044 876672 7060 876736 +rect 7124 876672 7140 876736 +rect 7204 876672 7220 876736 +rect 7284 876672 7300 876736 +rect 7364 876672 7380 876736 +rect 7444 876672 7460 876736 +rect 7524 876672 7540 876736 +rect 7604 876672 7632 876736 +rect 6632 876656 7632 876672 +rect 6632 876592 6660 876656 +rect 6724 876592 6740 876656 +rect 6804 876592 6820 876656 +rect 6884 876592 6900 876656 +rect 6964 876592 6980 876656 +rect 7044 876592 7060 876656 +rect 7124 876592 7140 876656 +rect 7204 876592 7220 876656 +rect 7284 876592 7300 876656 +rect 7364 876592 7380 876656 +rect 7444 876592 7460 876656 +rect 7524 876592 7540 876656 +rect 7604 876592 7632 876656 +rect 6632 876576 7632 876592 +rect 6632 876512 6660 876576 +rect 6724 876512 6740 876576 +rect 6804 876512 6820 876576 +rect 6884 876512 6900 876576 +rect 6964 876512 6980 876576 +rect 7044 876512 7060 876576 +rect 7124 876512 7140 876576 +rect 7204 876512 7220 876576 +rect 7284 876512 7300 876576 +rect 7364 876512 7380 876576 +rect 7444 876512 7460 876576 +rect 7524 876512 7540 876576 +rect 7604 876512 7632 876576 +rect 6632 876496 7632 876512 +rect 6632 876432 6660 876496 +rect 6724 876432 6740 876496 +rect 6804 876432 6820 876496 +rect 6884 876432 6900 876496 +rect 6964 876432 6980 876496 +rect 7044 876432 7060 876496 +rect 7124 876432 7140 876496 +rect 7204 876432 7220 876496 +rect 7284 876432 7300 876496 +rect 7364 876432 7380 876496 +rect 7444 876432 7460 876496 +rect 7524 876432 7540 876496 +rect 7604 876432 7632 876496 +rect 6632 876416 7632 876432 +rect 6632 876352 6660 876416 +rect 6724 876352 6740 876416 +rect 6804 876352 6820 876416 +rect 6884 876352 6900 876416 +rect 6964 876352 6980 876416 +rect 7044 876352 7060 876416 +rect 7124 876352 7140 876416 +rect 7204 876352 7220 876416 +rect 7284 876352 7300 876416 +rect 7364 876352 7380 876416 +rect 7444 876352 7460 876416 +rect 7524 876352 7540 876416 +rect 7604 876352 7632 876416 +rect 6632 876336 7632 876352 +rect 6632 876272 6660 876336 +rect 6724 876272 6740 876336 +rect 6804 876272 6820 876336 +rect 6884 876272 6900 876336 +rect 6964 876272 6980 876336 +rect 7044 876272 7060 876336 +rect 7124 876272 7140 876336 +rect 7204 876272 7220 876336 +rect 7284 876272 7300 876336 +rect 7364 876272 7380 876336 +rect 7444 876272 7460 876336 +rect 7524 876272 7540 876336 +rect 7604 876272 7632 876336 +rect 6632 876256 7632 876272 +rect 6632 876192 6660 876256 +rect 6724 876192 6740 876256 +rect 6804 876192 6820 876256 +rect 6884 876192 6900 876256 +rect 6964 876192 6980 876256 +rect 7044 876192 7060 876256 +rect 7124 876192 7140 876256 +rect 7204 876192 7220 876256 +rect 7284 876192 7300 876256 +rect 7364 876192 7380 876256 +rect 7444 876192 7460 876256 +rect 7524 876192 7540 876256 +rect 7604 876192 7632 876256 +rect 6632 876176 7632 876192 +rect 6632 876112 6660 876176 +rect 6724 876112 6740 876176 +rect 6804 876112 6820 876176 +rect 6884 876112 6900 876176 +rect 6964 876112 6980 876176 +rect 7044 876112 7060 876176 +rect 7124 876112 7140 876176 +rect 7204 876112 7220 876176 +rect 7284 876112 7300 876176 +rect 7364 876112 7380 876176 +rect 7444 876112 7460 876176 +rect 7524 876112 7540 876176 +rect 7604 876112 7632 876176 +rect 6632 876096 7632 876112 +rect 6632 876032 6660 876096 +rect 6724 876032 6740 876096 +rect 6804 876032 6820 876096 +rect 6884 876032 6900 876096 +rect 6964 876032 6980 876096 +rect 7044 876032 7060 876096 +rect 7124 876032 7140 876096 +rect 7204 876032 7220 876096 +rect 7284 876032 7300 876096 +rect 7364 876032 7380 876096 +rect 7444 876032 7460 876096 +rect 7524 876032 7540 876096 +rect 7604 876032 7632 876096 +rect 6632 876016 7632 876032 +rect 6632 875952 6660 876016 +rect 6724 875952 6740 876016 +rect 6804 875952 6820 876016 +rect 6884 875952 6900 876016 +rect 6964 875952 6980 876016 +rect 7044 875952 7060 876016 +rect 7124 875952 7140 876016 +rect 7204 875952 7220 876016 +rect 7284 875952 7300 876016 +rect 7364 875952 7380 876016 +rect 7444 875952 7460 876016 +rect 7524 875952 7540 876016 +rect 7604 875952 7632 876016 +rect 6632 875936 7632 875952 +rect 6632 875872 6660 875936 +rect 6724 875872 6740 875936 +rect 6804 875872 6820 875936 +rect 6884 875872 6900 875936 +rect 6964 875872 6980 875936 +rect 7044 875872 7060 875936 +rect 7124 875872 7140 875936 +rect 7204 875872 7220 875936 +rect 7284 875872 7300 875936 +rect 7364 875872 7380 875936 +rect 7444 875872 7460 875936 +rect 7524 875872 7540 875936 +rect 7604 875872 7632 875936 +rect 6632 875856 7632 875872 +rect 6632 875792 6660 875856 +rect 6724 875792 6740 875856 +rect 6804 875792 6820 875856 +rect 6884 875792 6900 875856 +rect 6964 875792 6980 875856 +rect 7044 875792 7060 875856 +rect 7124 875792 7140 875856 +rect 7204 875792 7220 875856 +rect 7284 875792 7300 875856 +rect 7364 875792 7380 875856 +rect 7444 875792 7460 875856 +rect 7524 875792 7540 875856 +rect 7604 875792 7632 875856 +rect 6632 875776 7632 875792 +rect 6632 875712 6660 875776 +rect 6724 875712 6740 875776 +rect 6804 875712 6820 875776 +rect 6884 875712 6900 875776 +rect 6964 875712 6980 875776 +rect 7044 875712 7060 875776 +rect 7124 875712 7140 875776 +rect 7204 875712 7220 875776 +rect 7284 875712 7300 875776 +rect 7364 875712 7380 875776 +rect 7444 875712 7460 875776 +rect 7524 875712 7540 875776 +rect 7604 875712 7632 875776 +rect 6632 875696 7632 875712 +rect 6632 875632 6660 875696 +rect 6724 875632 6740 875696 +rect 6804 875632 6820 875696 +rect 6884 875632 6900 875696 +rect 6964 875632 6980 875696 +rect 7044 875632 7060 875696 +rect 7124 875632 7140 875696 +rect 7204 875632 7220 875696 +rect 7284 875632 7300 875696 +rect 7364 875632 7380 875696 +rect 7444 875632 7460 875696 +rect 7524 875632 7540 875696 +rect 7604 875632 7632 875696 +rect 6632 875616 7632 875632 +rect 6632 875552 6660 875616 +rect 6724 875552 6740 875616 +rect 6804 875552 6820 875616 +rect 6884 875552 6900 875616 +rect 6964 875552 6980 875616 +rect 7044 875552 7060 875616 +rect 7124 875552 7140 875616 +rect 7204 875552 7220 875616 +rect 7284 875552 7300 875616 +rect 7364 875552 7380 875616 +rect 7444 875552 7460 875616 +rect 7524 875552 7540 875616 +rect 7604 875552 7632 875616 +rect 6632 875536 7632 875552 +rect 6632 875472 6660 875536 +rect 6724 875472 6740 875536 +rect 6804 875472 6820 875536 +rect 6884 875472 6900 875536 +rect 6964 875472 6980 875536 +rect 7044 875472 7060 875536 +rect 7124 875472 7140 875536 +rect 7204 875472 7220 875536 +rect 7284 875472 7300 875536 +rect 7364 875472 7380 875536 +rect 7444 875472 7460 875536 +rect 7524 875472 7540 875536 +rect 7604 875472 7632 875536 +rect 6632 875456 7632 875472 +rect 6632 875392 6660 875456 +rect 6724 875392 6740 875456 +rect 6804 875392 6820 875456 +rect 6884 875392 6900 875456 +rect 6964 875392 6980 875456 +rect 7044 875392 7060 875456 +rect 7124 875392 7140 875456 +rect 7204 875392 7220 875456 +rect 7284 875392 7300 875456 +rect 7364 875392 7380 875456 +rect 7444 875392 7460 875456 +rect 7524 875392 7540 875456 +rect 7604 875392 7632 875456 +rect 6632 875376 7632 875392 +rect 6632 875312 6660 875376 +rect 6724 875312 6740 875376 +rect 6804 875312 6820 875376 +rect 6884 875312 6900 875376 +rect 6964 875312 6980 875376 +rect 7044 875312 7060 875376 +rect 7124 875312 7140 875376 +rect 7204 875312 7220 875376 +rect 7284 875312 7300 875376 +rect 7364 875312 7380 875376 +rect 7444 875312 7460 875376 +rect 7524 875312 7540 875376 +rect 7604 875312 7632 875376 +rect 6632 875296 7632 875312 +rect 6632 875232 6660 875296 +rect 6724 875232 6740 875296 +rect 6804 875232 6820 875296 +rect 6884 875232 6900 875296 +rect 6964 875232 6980 875296 +rect 7044 875232 7060 875296 +rect 7124 875232 7140 875296 +rect 7204 875232 7220 875296 +rect 7284 875232 7300 875296 +rect 7364 875232 7380 875296 +rect 7444 875232 7460 875296 +rect 7524 875232 7540 875296 +rect 7604 875232 7632 875296 +rect 6632 875216 7632 875232 +rect 6632 875152 6660 875216 +rect 6724 875152 6740 875216 +rect 6804 875152 6820 875216 +rect 6884 875152 6900 875216 +rect 6964 875152 6980 875216 +rect 7044 875152 7060 875216 +rect 7124 875152 7140 875216 +rect 7204 875152 7220 875216 +rect 7284 875152 7300 875216 +rect 7364 875152 7380 875216 +rect 7444 875152 7460 875216 +rect 7524 875152 7540 875216 +rect 7604 875152 7632 875216 +rect 6632 875136 7632 875152 +rect 6632 875072 6660 875136 +rect 6724 875072 6740 875136 +rect 6804 875072 6820 875136 +rect 6884 875072 6900 875136 +rect 6964 875072 6980 875136 +rect 7044 875072 7060 875136 +rect 7124 875072 7140 875136 +rect 7204 875072 7220 875136 +rect 7284 875072 7300 875136 +rect 7364 875072 7380 875136 +rect 7444 875072 7460 875136 +rect 7524 875072 7540 875136 +rect 7604 875072 7632 875136 +rect 6632 852950 7632 875072 +rect 6632 852714 6694 852950 +rect 6930 852714 7014 852950 +rect 7250 852714 7334 852950 +rect 7570 852714 7632 852950 +rect 6632 852630 7632 852714 +rect 6632 852394 6694 852630 +rect 6930 852394 7014 852630 +rect 7250 852394 7334 852630 +rect 7570 852394 7632 852630 +rect 6632 816950 7632 852394 +rect 6632 816714 6694 816950 +rect 6930 816714 7014 816950 +rect 7250 816714 7334 816950 +rect 7570 816714 7632 816950 +rect 6632 816630 7632 816714 +rect 6632 816394 6694 816630 +rect 6930 816394 7014 816630 +rect 7250 816394 7334 816630 +rect 7570 816394 7632 816630 +rect 6632 780950 7632 816394 +rect 6632 780714 6694 780950 +rect 6930 780714 7014 780950 +rect 7250 780714 7334 780950 +rect 7570 780714 7632 780950 +rect 6632 780630 7632 780714 +rect 6632 780394 6694 780630 +rect 6930 780394 7014 780630 +rect 7250 780394 7334 780630 +rect 7570 780394 7632 780630 rect 611 755499 677 755500 rect 611 755435 612 755499 rect 676 755435 677 755499 rect 611 755434 677 755435 -rect 614 753660 674 755434 -rect 611 753659 677 753660 -rect 611 753595 612 753659 -rect 676 753595 677 753659 -rect 611 753594 677 753595 -rect 614 753510 674 753594 -rect 430 753450 674 753510 -rect 430 752464 490 753450 -rect 381 752463 490 752464 -rect 381 752399 382 752463 -rect 446 752399 490 752463 -rect 381 752398 490 752399 -rect 384 752390 490 752398 -rect 430 751854 490 752390 -rect 384 751820 490 751854 -rect 381 751819 490 751820 -rect 381 751755 382 751819 -rect 446 751755 490 751819 -rect 381 751754 490 751755 -rect 384 751710 490 751754 -rect 430 751176 490 751710 -rect 427 751175 493 751176 -rect 427 751111 428 751175 -rect 492 751111 493 751175 -rect 427 751110 493 751111 -rect 611 750623 677 750624 -rect 611 750559 612 750623 -rect 676 750559 677 750623 -rect 611 750558 677 750559 -rect 381 744459 447 744460 -rect 381 744395 382 744459 -rect 446 744426 447 744459 -rect 446 744395 490 744426 -rect 381 744394 490 744395 -rect 384 744366 490 744394 -rect 430 743613 490 744366 -rect 427 743612 493 743613 -rect 427 743548 428 743612 -rect 492 743548 493 743612 -rect 427 743547 493 743548 -rect 614 743172 674 750558 -rect 611 743171 677 743172 -rect 611 743107 612 743171 -rect 676 743107 677 743171 -rect 611 743106 677 743107 -rect 614 736707 674 743106 -rect 9312 737510 10312 772954 -rect 9312 737274 9374 737510 -rect 9610 737274 9694 737510 -rect 9930 737274 10014 737510 -rect 10250 737274 10312 737510 -rect 9312 737190 10312 737274 -rect 9312 736954 9374 737190 -rect 9610 736954 9694 737190 -rect 9930 736954 10014 737190 -rect 10250 736954 10312 737190 -rect 611 736706 677 736707 -rect 611 736642 612 736706 -rect 676 736642 677 736706 -rect 611 736641 677 736642 +rect 614 752464 674 755434 +rect 795 753659 861 753660 +rect 795 753595 796 753659 +rect 860 753595 861 753659 +rect 795 753594 861 753595 +rect 611 752463 677 752464 +rect 611 752399 612 752463 +rect 676 752399 677 752463 +rect 611 752398 677 752399 +rect 614 751820 674 752398 +rect 611 751819 677 751820 +rect 611 751755 612 751819 +rect 676 751755 677 751819 +rect 611 751754 677 751755 +rect 614 751176 674 751754 +rect 611 751175 677 751176 +rect 611 751111 612 751175 +rect 676 751111 677 751175 +rect 611 751110 677 751111 +rect 614 748140 674 751110 +rect 798 750624 858 753594 +rect 795 750623 861 750624 +rect 795 750559 796 750623 +rect 860 750559 861 750623 +rect 795 750558 861 750559 +rect 611 748139 677 748140 +rect 611 748075 612 748139 +rect 676 748075 677 748139 +rect 611 748074 677 748075 +rect 614 746852 674 748074 +rect 795 747284 861 747285 +rect 795 747220 796 747284 +rect 860 747220 861 747284 +rect 795 747219 861 747220 +rect 611 746851 677 746852 +rect 611 746787 612 746851 +rect 676 746787 677 746851 +rect 611 746786 677 746787 +rect 611 743204 677 743205 +rect 611 743140 612 743204 +rect 676 743140 677 743204 +rect 611 743139 677 743140 +rect 614 734707 674 743139 +rect 798 736707 858 747219 +rect 795 736706 861 736707 +rect 795 736642 796 736706 +rect 860 736642 861 736706 +rect 795 736641 861 736642 +rect 611 734706 677 734707 +rect 611 734642 612 734706 +rect 676 734642 677 734706 +rect 611 734641 677 734642 +rect 3371 720084 3437 720085 +rect 3371 720020 3372 720084 +rect 3436 720020 3437 720084 +rect 3371 720019 3437 720020 rect 611 712299 677 712300 rect 611 712235 612 712299 rect 676 712235 677 712299 rect 611 712234 677 712235 -rect 614 710460 674 712234 -rect 611 710459 677 710460 -rect 611 710395 612 710459 -rect 676 710395 677 710459 -rect 611 710394 677 710395 -rect 614 709264 674 710394 +rect 614 709264 674 712234 +rect 979 710428 1045 710429 +rect 979 710364 980 710428 +rect 1044 710364 1045 710428 +rect 979 710363 1045 710364 rect 611 709263 677 709264 rect 611 709199 612 709263 rect 676 709199 677 709263 @@ -16378,175 +26558,196 @@ rect 611 708619 677 708620 rect 611 708555 612 708619 rect 676 708555 677 708619 rect 611 708554 677 708555 -rect 614 707976 674 708554 -rect 611 707975 677 707976 -rect 611 707911 612 707975 -rect 676 707911 677 707975 -rect 611 707910 677 707911 -rect 427 706348 493 706349 -rect 427 706284 428 706348 -rect 492 706284 493 706348 -rect 427 706283 493 706284 -rect 59 700772 125 700773 -rect 59 700708 60 700772 -rect 124 700708 125 700772 -rect 59 700707 125 700708 -rect 62 691661 122 700707 -rect 430 699957 490 706283 -rect 614 704940 674 707910 +rect 614 704940 674 708554 +rect 982 707437 1042 710363 +rect 979 707436 1045 707437 +rect 979 707372 980 707436 +rect 1044 707372 1045 707436 +rect 979 707371 1045 707372 rect 611 704939 677 704940 rect 611 704875 612 704939 rect 676 704875 677 704939 rect 611 704874 677 704875 -rect 614 704296 674 704874 -rect 611 704295 677 704296 -rect 611 704231 612 704295 -rect 676 704231 677 704295 -rect 611 704230 677 704231 -rect 614 703652 674 704230 +rect 614 703652 674 704874 +rect 982 704309 1042 707371 +rect 979 704308 1045 704309 +rect 979 704244 980 704308 +rect 1044 704244 1045 704308 +rect 979 704243 1045 704244 rect 611 703651 677 703652 rect 611 703587 612 703651 rect 676 703587 677 703651 rect 611 703586 677 703587 -rect 9312 701510 10312 736954 -rect 9312 701274 9374 701510 -rect 9610 701274 9694 701510 -rect 9930 701274 10014 701510 -rect 10250 701274 10312 701510 -rect 9312 701190 10312 701274 -rect 9312 700954 9374 701190 -rect 9610 700954 9694 701190 -rect 9930 700954 10014 701190 -rect 10250 700954 10312 701190 -rect 427 699956 493 699957 -rect 427 699892 428 699956 -rect 492 699892 493 699956 -rect 427 699891 493 699892 -rect 430 693707 490 699891 -rect 427 693706 493 693707 -rect 427 693642 428 693706 -rect 492 693642 493 693706 -rect 427 693641 493 693642 -rect 59 691660 125 691661 -rect 59 691596 60 691660 -rect 124 691596 125 691660 -rect 59 691595 125 691596 -rect 381 669099 447 669100 -rect 381 669035 382 669099 -rect 446 669097 447 669099 -rect 446 669035 490 669097 -rect 381 669034 490 669035 -rect 430 667314 490 669034 -rect 384 667260 674 667314 -rect 381 667259 674 667260 -rect 381 667195 382 667259 -rect 446 667254 674 667259 -rect 446 667195 447 667254 -rect 381 667194 447 667195 -rect 614 666229 674 667254 -rect 611 666228 677 666229 -rect 611 666164 612 666228 -rect 676 666164 677 666228 -rect 611 666163 677 666164 -rect 9312 665510 10312 700954 -rect 9312 665274 9374 665510 -rect 9610 665274 9694 665510 -rect 9930 665274 10014 665510 -rect 10250 665274 10312 665510 -rect 9312 665190 10312 665274 -rect 9312 664954 9374 665190 -rect 9610 664954 9694 665190 -rect 9930 664954 10014 665190 -rect 10250 664954 10312 665190 -rect 243 664052 309 664053 -rect 243 663988 244 664052 -rect 308 663988 309 664052 -rect 243 663987 309 663988 -rect 246 656709 306 663987 +rect 427 703492 493 703493 +rect 427 703428 428 703492 +rect 492 703428 493 703492 +rect 614 703490 674 703586 +rect 614 703430 858 703490 +rect 427 703427 493 703428 +rect 611 703099 677 703100 +rect 611 703035 612 703099 +rect 676 703035 677 703099 +rect 611 703034 677 703035 +rect 427 667860 493 667861 +rect 427 667796 428 667860 +rect 492 667796 493 667860 +rect 427 667795 493 667796 +rect 430 665821 490 667795 +rect 427 665820 493 665821 +rect 427 665756 428 665820 +rect 492 665756 493 665820 +rect 427 665755 493 665756 +rect 243 660924 309 660925 +rect 243 660860 244 660924 +rect 308 660860 309 660924 +rect 243 660859 309 660860 +rect 243 659700 309 659701 +rect 243 659636 244 659700 +rect 308 659636 309 659700 +rect 243 659635 309 659636 +rect 59 614276 125 614277 +rect 59 614212 60 614276 +rect 124 614212 125 614276 +rect 59 614211 125 614212 +rect 62 605845 122 614211 +rect 59 605844 125 605845 +rect 59 605780 60 605844 +rect 124 605780 125 605844 +rect 59 605779 125 605780 +rect 246 572797 306 659635 rect 427 657252 493 657253 rect 427 657188 428 657252 rect 492 657188 493 657252 rect 427 657187 493 657188 -rect 243 656708 309 656709 -rect 243 656644 244 656708 -rect 308 656644 309 656708 -rect 243 656643 309 656644 -rect 246 650861 306 656643 -rect 243 650860 309 650861 -rect 243 650796 244 650860 -rect 308 650796 309 650860 -rect 243 650795 309 650796 -rect 430 648707 490 657187 +rect 430 656573 490 657187 +rect 427 656572 493 656573 +rect 427 656508 428 656572 +rect 492 656508 493 656572 +rect 427 656507 493 656508 +rect 430 648707 490 656507 rect 427 648706 493 648707 rect 427 648642 428 648706 rect 492 648642 493 648706 rect 427 648641 493 648642 -rect 9312 629510 10312 664954 -rect 9312 629274 9374 629510 -rect 9610 629274 9694 629510 -rect 9930 629274 10014 629510 -rect 10250 629274 10312 629510 -rect 9312 629190 10312 629274 -rect 9312 628954 9374 629190 -rect 9610 628954 9694 629190 -rect 9930 628954 10014 629190 -rect 10250 628954 10312 629190 -rect 611 621023 677 621024 -rect 611 620959 612 621023 -rect 676 620959 677 621023 -rect 611 620958 677 620959 -rect 427 618356 493 618357 -rect 427 618292 428 618356 -rect 492 618292 493 618356 -rect 427 618291 493 618292 -rect 430 617946 490 618291 -rect 384 617896 490 617946 -rect 381 617895 490 617896 -rect 381 617831 382 617895 -rect 446 617886 490 617895 -rect 446 617831 447 617886 -rect 381 617830 447 617831 -rect 59 614820 125 614821 -rect 59 614756 60 614820 -rect 124 614756 125 614820 -rect 59 614755 125 614756 -rect 62 605845 122 614755 -rect 614 613572 674 620958 -rect 611 613571 677 613572 -rect 611 613507 612 613571 -rect 676 613507 677 613571 -rect 611 613506 677 613507 -rect 614 611370 674 613506 -rect 430 611310 674 611370 -rect 430 607707 490 611310 -rect 427 607706 493 607707 -rect 427 607642 428 607706 -rect 492 607642 493 607706 -rect 427 607641 493 607642 -rect 59 605844 125 605845 -rect 59 605780 60 605844 -rect 124 605780 125 605844 -rect 59 605779 125 605780 -rect 9312 593510 10312 628954 -rect 9312 593274 9374 593510 -rect 9610 593274 9694 593510 -rect 9930 593274 10014 593510 -rect 10250 593274 10312 593510 -rect 9312 593190 10312 593274 -rect 9312 592954 9374 593190 -rect 9610 592954 9694 593190 -rect 9930 592954 10014 593190 -rect 10250 592954 10312 593190 +rect 427 616588 493 616589 +rect 427 616524 428 616588 +rect 492 616524 493 616588 +rect 427 616523 493 616524 +rect 243 572796 309 572797 +rect 243 572732 244 572796 +rect 308 572732 309 572796 +rect 243 572731 309 572732 +rect 59 570212 125 570213 +rect 59 570148 60 570212 +rect 124 570148 125 570212 +rect 59 570147 125 570148 +rect 62 562869 122 570147 +rect 59 562868 125 562869 +rect 59 562804 60 562868 +rect 124 562804 125 562868 +rect 59 562803 125 562804 +rect 243 537708 309 537709 +rect 243 537644 244 537708 +rect 308 537644 309 537708 +rect 243 537643 309 537644 +rect 246 534850 306 537643 +rect 62 534790 306 534850 +rect 62 531453 122 534790 +rect 246 534581 306 534790 +rect 243 534580 309 534581 +rect 243 534516 244 534580 +rect 308 534516 309 534580 +rect 243 534515 309 534516 +rect 243 531724 309 531725 +rect 243 531660 244 531724 +rect 308 531660 309 531724 +rect 243 531659 309 531660 +rect 59 531452 125 531453 +rect 59 531388 60 531452 +rect 124 531388 125 531452 +rect 59 531387 125 531388 +rect 62 521933 122 531387 +rect 246 530909 306 531659 +rect 243 530908 309 530909 +rect 243 530844 244 530908 +rect 308 530844 309 530908 +rect 243 530843 309 530844 +rect 430 529957 490 616523 +rect 614 616181 674 703034 +rect 798 700616 858 703430 +rect 795 700615 861 700616 +rect 795 700551 796 700615 +rect 860 700551 861 700615 +rect 795 700550 861 700551 +rect 982 693701 1042 704243 +rect 979 693700 1045 693701 +rect 979 693636 980 693700 +rect 1044 693636 1045 693700 +rect 979 693635 1045 693636 +rect 795 667259 861 667260 +rect 795 667195 796 667259 +rect 860 667195 861 667259 +rect 795 667194 861 667195 +rect 798 664224 858 667194 +rect 795 664223 861 664224 +rect 795 664159 796 664223 +rect 860 664159 861 664223 +rect 795 664158 861 664159 +rect 798 661096 858 664158 +rect 795 661095 861 661096 +rect 795 661031 796 661095 +rect 860 661031 861 661095 +rect 795 661030 861 661031 +rect 798 650707 858 661030 +rect 795 650706 861 650707 +rect 795 650642 796 650706 +rect 860 650642 861 650706 +rect 795 650641 861 650642 +rect 795 621575 861 621576 +rect 795 621511 796 621575 +rect 860 621511 861 621575 +rect 795 621510 861 621511 +rect 798 618540 858 621510 +rect 979 621076 1045 621077 +rect 979 621012 980 621076 +rect 1044 621012 1045 621076 +rect 979 621011 1045 621012 +rect 795 618539 861 618540 +rect 795 618475 796 618539 +rect 860 618475 861 618539 +rect 795 618474 861 618475 +rect 798 617252 858 618474 +rect 982 617949 1042 621011 +rect 979 617948 1045 617949 +rect 979 617884 980 617948 +rect 1044 617884 1045 617948 +rect 979 617883 1045 617884 +rect 795 617251 861 617252 +rect 795 617187 796 617251 +rect 860 617187 861 617251 +rect 795 617186 861 617187 +rect 611 616180 677 616181 +rect 611 616116 612 616180 +rect 676 616116 677 616180 +rect 611 616115 677 616116 +rect 982 607749 1042 617883 +rect 1899 612372 1965 612373 +rect 1899 612308 1900 612372 +rect 1964 612308 1965 612372 +rect 1899 612307 1965 612308 +rect 979 607748 1045 607749 +rect 979 607684 980 607748 +rect 1044 607684 1045 607748 +rect 979 607683 1045 607684 rect 611 582699 677 582700 rect 611 582635 612 582699 rect 676 582635 677 582699 rect 611 582634 677 582635 -rect 614 580860 674 582634 -rect 611 580859 677 580860 -rect 611 580795 612 580859 -rect 676 580795 677 580859 -rect 611 580794 677 580795 -rect 614 579664 674 580794 +rect 614 579664 674 582634 +rect 795 580859 861 580860 +rect 795 580795 796 580859 +rect 860 580795 861 580859 +rect 795 580794 861 580795 rect 611 579663 677 579664 rect 611 579599 612 579663 rect 676 579599 677 579663 @@ -16556,313 +26757,2101 @@ rect 611 579019 677 579020 rect 611 578955 612 579019 rect 676 578955 677 579019 rect 611 578954 677 578955 -rect 59 570756 125 570757 -rect 59 570692 60 570756 -rect 124 570692 125 570756 -rect 59 570691 125 570692 -rect 62 562869 122 570691 -rect 427 570212 493 570213 -rect 427 570148 428 570212 -rect 492 570148 493 570212 -rect 427 570147 493 570148 -rect 430 564707 490 570147 -rect 427 564706 493 564707 -rect 427 564642 428 564706 -rect 492 564642 493 564706 -rect 427 564641 493 564642 -rect 59 562868 125 562869 -rect 59 562804 60 562868 -rect 124 562804 125 562868 -rect 59 562803 125 562804 -rect 9312 557510 10312 592954 -rect 9312 557274 9374 557510 -rect 9610 557274 9694 557510 -rect 9930 557274 10014 557510 -rect 10250 557274 10312 557510 -rect 9312 557190 10312 557274 -rect 9312 556954 9374 557190 -rect 9610 556954 9694 557190 -rect 9930 556954 10014 557190 -rect 10250 556954 10312 557190 -rect 243 534580 309 534581 -rect 243 534516 244 534580 -rect 308 534516 309 534580 -rect 243 534515 309 534516 -rect 246 526965 306 534515 -rect 611 531495 677 531496 -rect 611 531431 612 531495 -rect 676 531431 677 531495 -rect 611 531430 677 531431 -rect 614 530852 674 531430 -rect 611 530851 677 530852 -rect 611 530787 612 530851 -rect 676 530787 677 530851 -rect 611 530786 677 530787 -rect 427 528324 493 528325 -rect 427 528260 428 528324 -rect 492 528260 493 528324 -rect 427 528259 493 528260 -rect 243 526964 309 526965 -rect 243 526900 244 526964 -rect 308 526900 309 526964 -rect 243 526899 309 526900 -rect 430 519707 490 528259 -rect 795 526964 861 526965 -rect 795 526900 796 526964 -rect 860 526900 861 526964 -rect 795 526899 861 526900 -rect 798 521707 858 526899 -rect 795 521706 861 521707 -rect 795 521642 796 521706 -rect 860 521642 861 521706 -rect 795 521641 861 521642 -rect 9312 521510 10312 556954 -rect 9312 521274 9374 521510 -rect 9610 521274 9694 521510 -rect 9930 521274 10014 521510 -rect 10250 521274 10312 521510 -rect 9312 521190 10312 521274 -rect 9312 520954 9374 521190 -rect 9610 520954 9694 521190 -rect 9930 520954 10014 521190 -rect 10250 520954 10312 521190 +rect 614 575650 674 578954 +rect 798 577824 858 580794 +rect 795 577823 861 577824 +rect 795 577759 796 577823 +rect 860 577759 861 577823 +rect 795 577758 861 577759 +rect 798 576870 858 577758 +rect 798 576810 1042 576870 +rect 614 575590 858 575650 +rect 798 575340 858 575590 +rect 795 575339 861 575340 +rect 795 575275 796 575339 +rect 860 575275 861 575339 +rect 795 575274 861 575275 +rect 798 574052 858 575274 +rect 982 574701 1042 576810 +rect 979 574700 1045 574701 +rect 979 574636 980 574700 +rect 1044 574636 1045 574700 +rect 979 574635 1045 574636 +rect 795 574051 861 574052 +rect 795 573987 796 574051 +rect 860 573987 861 574051 +rect 795 573986 861 573987 +rect 611 573499 677 573500 +rect 611 573435 612 573499 +rect 676 573435 677 573499 +rect 611 573434 677 573435 +rect 427 529956 493 529957 +rect 427 529892 428 529956 +rect 492 529892 493 529956 +rect 427 529891 493 529892 +rect 427 527171 493 527172 +rect 427 527107 428 527171 +rect 492 527107 493 527171 +rect 427 527106 493 527107 +rect 59 521932 125 521933 +rect 59 521868 60 521932 +rect 124 521868 125 521932 +rect 59 521867 125 521868 +rect 430 519707 490 527106 rect 427 519706 493 519707 rect 427 519642 428 519706 rect 492 519642 493 519706 rect 427 519641 493 519642 -rect 611 496299 677 496300 -rect 611 496235 612 496299 -rect 676 496235 677 496299 -rect 611 496234 677 496235 -rect 614 494460 674 496234 -rect 611 494459 677 494460 -rect 611 494395 612 494459 -rect 676 494395 677 494459 -rect 611 494394 677 494395 -rect 614 493264 674 494394 -rect 611 493263 677 493264 -rect 611 493199 612 493263 -rect 676 493199 677 493263 -rect 611 493198 677 493199 -rect 614 492620 674 493198 -rect 611 492619 677 492620 -rect 611 492555 612 492619 -rect 676 492555 677 492619 -rect 611 492554 677 492555 -rect 611 491423 677 491424 -rect 611 491359 612 491423 -rect 676 491359 677 491423 -rect 611 491358 677 491359 -rect 427 484396 493 484397 -rect 427 484332 428 484396 -rect 492 484332 493 484396 -rect 427 484331 493 484332 -rect 430 476707 490 484331 -rect 614 483972 674 491358 -rect 9312 485510 10312 520954 -rect 9312 485274 9374 485510 -rect 9610 485274 9694 485510 -rect 9930 485274 10014 485510 -rect 10250 485274 10312 485510 -rect 9312 485190 10312 485274 -rect 9312 484954 9374 485190 -rect 9610 484954 9694 485190 -rect 9930 484954 10014 485190 -rect 10250 484954 10312 485190 -rect 611 483971 677 483972 -rect 611 483907 612 483971 -rect 676 483907 677 483971 -rect 611 483906 677 483907 -rect 614 478707 674 483906 -rect 611 478706 677 478707 -rect 611 478642 612 478706 -rect 676 478642 677 478706 -rect 611 478641 677 478642 +rect 243 493508 309 493509 +rect 243 493444 244 493508 +rect 308 493444 309 493508 +rect 243 493443 309 493444 +rect 246 491469 306 493443 +rect 243 491468 309 491469 +rect 243 491404 244 491468 +rect 308 491404 309 491468 +rect 243 491403 309 491404 +rect 246 488341 306 491403 +rect 243 488340 309 488341 +rect 243 488276 244 488340 +rect 308 488276 309 488340 +rect 243 488275 309 488276 +rect 59 483716 125 483717 +rect 59 483652 60 483716 +rect 124 483652 125 483716 +rect 59 483651 125 483652 +rect 62 478410 122 483651 +rect 246 480270 306 488275 +rect 246 480210 490 480270 +rect 430 478707 490 480210 +rect 427 478706 493 478707 +rect 427 478642 428 478706 +rect 492 478642 493 478706 +rect 427 478641 493 478642 +rect 62 478350 490 478410 +rect 430 476707 490 478350 rect 427 476706 493 476707 rect 427 476642 428 476706 rect 492 476642 493 476706 rect 427 476641 493 476642 -rect 9312 449510 10312 484954 -rect 9312 449274 9374 449510 -rect 9610 449274 9694 449510 -rect 9930 449274 10014 449510 -rect 10250 449274 10312 449510 -rect 9312 449190 10312 449274 -rect 9312 448954 9374 449190 -rect 9610 448954 9694 449190 -rect 9930 448954 10014 449190 -rect 10250 448954 10312 449190 -rect 9312 413510 10312 448954 -rect 9312 413274 9374 413510 -rect 9610 413274 9694 413510 -rect 9930 413274 10014 413510 -rect 10250 413274 10312 413510 -rect 9312 413190 10312 413274 -rect 9312 412954 9374 413190 -rect 9610 412954 9694 413190 -rect 9930 412954 10014 413190 -rect 10250 412954 10312 413190 -rect 9312 377510 10312 412954 -rect 9312 377274 9374 377510 -rect 9610 377274 9694 377510 -rect 9930 377274 10014 377510 -rect 10250 377274 10312 377510 -rect 9312 377190 10312 377274 -rect 9312 376954 9374 377190 -rect 9610 376954 9694 377190 -rect 9930 376954 10014 377190 -rect 10250 376954 10312 377190 -rect 611 367572 677 367573 -rect 611 367508 612 367572 -rect 676 367508 677 367572 -rect 611 367507 677 367508 -rect 614 366860 674 367507 -rect 611 366859 677 366860 -rect 611 366795 612 366859 -rect 676 366795 677 366859 -rect 611 366794 677 366795 -rect 243 363764 309 363765 -rect 243 363700 244 363764 -rect 308 363700 309 363764 -rect 243 363699 309 363700 -rect 59 356964 125 356965 -rect 59 356900 60 356964 -rect 124 356900 125 356964 -rect 59 356899 125 356900 -rect 62 347581 122 356899 -rect 246 356421 306 363699 -rect 611 359499 677 359500 -rect 611 359435 612 359499 -rect 676 359435 677 359499 -rect 611 359434 677 359435 -rect 614 357660 674 359434 +rect 614 450805 674 573434 +rect 798 571016 858 573986 +rect 795 571015 861 571016 +rect 795 570951 796 571015 +rect 860 570951 861 571015 +rect 795 570950 861 570951 +rect 982 567210 1042 574635 +rect 798 567150 1042 567210 +rect 798 564707 858 567150 +rect 795 564706 861 564707 +rect 795 564642 796 564706 +rect 860 564642 861 564706 +rect 795 564641 861 564642 +rect 795 494596 861 494597 +rect 795 494532 796 494596 +rect 860 494532 861 494596 +rect 795 494531 861 494532 +rect 798 492620 858 494531 +rect 795 492619 861 492620 +rect 795 492555 796 492619 +rect 860 492555 861 492619 +rect 795 492554 861 492555 +rect 798 491976 858 492554 +rect 795 491975 861 491976 +rect 795 491911 796 491975 +rect 860 491911 861 491975 +rect 795 491910 861 491911 +rect 798 488940 858 491910 +rect 795 488939 861 488940 +rect 795 488875 796 488939 +rect 860 488875 861 488939 +rect 795 488874 861 488875 +rect 798 487652 858 488874 +rect 795 487651 861 487652 +rect 795 487587 796 487651 +rect 860 487587 861 487651 +rect 795 487586 861 487587 +rect 798 485260 858 487586 +rect 795 485259 861 485260 +rect 795 485195 796 485259 +rect 860 485195 861 485259 +rect 795 485194 861 485195 +rect 611 450804 677 450805 +rect 611 450740 612 450804 +rect 676 450740 677 450804 +rect 611 450739 677 450740 +rect 427 367572 493 367573 +rect 427 367508 428 367572 +rect 492 367508 493 367572 +rect 427 367507 493 367508 +rect 430 367029 490 367507 +rect 427 367028 493 367029 +rect 427 366964 428 367028 +rect 492 366964 493 367028 +rect 427 366963 493 366964 +rect 611 361339 677 361340 +rect 611 361275 612 361339 +rect 676 361275 677 361339 +rect 611 361274 677 361275 +rect 243 360636 309 360637 +rect 243 360572 244 360636 +rect 308 360572 309 360636 +rect 243 360571 309 360572 +rect 59 356420 125 356421 +rect 59 356356 60 356420 +rect 124 356356 125 356420 +rect 59 356355 125 356356 +rect 62 347581 122 356355 +rect 246 349757 306 360571 +rect 614 360052 674 361274 +rect 611 360051 677 360052 +rect 611 359987 612 360051 +rect 676 359987 677 360051 +rect 611 359986 677 359987 +rect 614 357660 674 359986 +rect 1902 359549 1962 612307 +rect 1899 359548 1965 359549 +rect 1899 359484 1900 359548 +rect 1964 359484 1965 359548 +rect 1899 359483 1965 359484 rect 611 357659 677 357660 rect 611 357595 612 357659 rect 676 357595 677 357659 rect 611 357594 677 357595 -rect 614 356965 674 357594 -rect 611 356964 677 356965 -rect 611 356900 612 356964 -rect 676 356900 677 356964 -rect 611 356899 677 356900 -rect 243 356420 309 356421 -rect 243 356356 244 356420 -rect 308 356356 309 356420 -rect 243 356355 309 356356 -rect 246 354690 306 356355 -rect 246 354630 490 354690 -rect 430 349707 490 354630 -rect 427 349706 493 349707 -rect 427 349642 428 349706 -rect 492 349642 493 349706 -rect 427 349641 493 349642 +rect 614 357016 674 357594 +rect 611 357015 677 357016 +rect 611 356951 612 357015 +rect 676 356951 677 357015 +rect 611 356950 677 356951 +rect 614 356421 674 356950 +rect 611 356420 677 356421 +rect 611 356356 612 356420 +rect 676 356356 677 356420 +rect 611 356355 677 356356 +rect 243 349756 309 349757 +rect 243 349692 244 349756 +rect 308 349692 309 349756 +rect 243 349691 309 349692 rect 59 347580 125 347581 rect 59 347516 60 347580 rect 124 347516 125 347580 rect 59 347515 125 347516 -rect 9312 341510 10312 376954 -rect 9312 341274 9374 341510 -rect 9610 341274 9694 341510 -rect 9930 341274 10014 341510 -rect 10250 341274 10312 341510 -rect 9312 341190 10312 341274 -rect 9312 340954 9374 341190 -rect 9610 340954 9694 341190 -rect 9930 340954 10014 341190 -rect 10250 340954 10312 341190 -rect 611 321175 677 321176 -rect 611 321111 612 321175 -rect 676 321111 677 321175 -rect 611 321110 677 321111 -rect 614 318341 674 321110 -rect 795 320623 861 320624 -rect 795 320559 796 320623 -rect 860 320559 861 320623 -rect 795 320558 861 320559 -rect 611 318340 677 318341 -rect 611 318276 612 318340 -rect 676 318276 677 318340 -rect 611 318275 677 318276 -rect 59 313852 125 313853 -rect 59 313788 60 313852 -rect 124 313788 125 313852 -rect 59 313787 125 313788 -rect 62 304741 122 313787 -rect 798 313581 858 320558 -rect 795 313580 861 313581 -rect 795 313516 796 313580 -rect 860 313516 861 313580 -rect 795 313515 861 313516 -rect 798 309150 858 313515 -rect 614 309090 858 309150 -rect 614 306707 674 309090 -rect 611 306706 677 306707 -rect 611 306642 612 306706 -rect 676 306642 677 306706 -rect 611 306641 677 306642 -rect 9312 305510 10312 340954 -rect 9312 305274 9374 305510 -rect 9610 305274 9694 305510 -rect 9930 305274 10014 305510 -rect 10250 305274 10312 305510 -rect 9312 305190 10312 305274 -rect 9312 304954 9374 305190 -rect 9610 304954 9694 305190 -rect 9930 304954 10014 305190 -rect 10250 304954 10312 305190 +rect 611 325499 677 325500 +rect 611 325435 612 325499 +rect 676 325435 677 325499 +rect 611 325434 677 325435 +rect 427 323644 493 323645 +rect 427 323580 428 323644 +rect 492 323580 493 323644 +rect 427 323579 493 323580 +rect 430 320650 490 323579 +rect 614 322464 674 325434 +rect 611 322463 677 322464 +rect 611 322399 612 322463 +rect 676 322399 677 322463 +rect 611 322398 677 322399 +rect 384 320624 490 320650 +rect 381 320623 490 320624 +rect 381 320559 382 320623 +rect 446 320559 490 320623 +rect 381 320558 490 320559 +rect 430 317496 490 320558 +rect 614 318140 674 322398 +rect 611 318139 677 318140 +rect 611 318075 612 318139 +rect 676 318075 677 318139 +rect 611 318074 677 318075 +rect 381 317495 490 317496 +rect 381 317431 382 317495 +rect 446 317431 490 317495 +rect 381 317430 490 317431 +rect 384 317250 490 317430 +rect 246 317190 490 317250 +rect 59 313036 125 313037 +rect 59 312972 60 313036 +rect 124 312972 125 313036 +rect 59 312971 125 312972 +rect 62 304741 122 312971 +rect 246 307050 306 317190 +rect 246 306990 490 307050 +rect 430 306707 490 306990 +rect 427 306706 493 306707 +rect 427 306642 428 306706 +rect 492 306642 493 306706 +rect 427 306641 493 306642 rect 59 304740 125 304741 rect 59 304676 60 304740 rect 124 304676 125 304740 rect 59 304675 125 304676 -rect 611 282299 677 282300 -rect 611 282235 612 282299 -rect 676 282235 677 282299 -rect 611 282234 677 282235 -rect 614 280460 674 282234 +rect 427 281212 493 281213 +rect 427 281148 428 281212 +rect 492 281148 493 281212 +rect 427 281147 493 281148 +rect 430 279306 490 281147 rect 611 280459 677 280460 rect 611 280395 612 280459 rect 676 280395 677 280459 rect 611 280394 677 280395 -rect 614 279309 674 280394 -rect 611 279308 677 279309 -rect 611 279244 612 279308 -rect 676 279244 677 279308 -rect 611 279243 677 279244 -rect 611 277404 677 277405 -rect 611 277340 612 277404 -rect 676 277340 677 277404 -rect 611 277339 677 277340 -rect 246 270678 490 270738 -rect 246 261765 306 270678 -rect 430 270616 490 270678 -rect 427 270615 493 270616 -rect 427 270551 428 270615 -rect 492 270551 493 270615 -rect 427 270550 493 270551 -rect 614 269972 674 277339 -rect 611 269971 677 269972 -rect 611 269907 612 269971 -rect 676 269907 677 269971 -rect 611 269906 677 269907 -rect 614 263707 674 269906 -rect 9312 269510 10312 304954 -rect 9312 269274 9374 269510 -rect 9610 269274 9694 269510 -rect 9930 269274 10014 269510 -rect 10250 269274 10312 269510 -rect 9312 269190 10312 269274 -rect 9312 268954 9374 269190 -rect 9610 268954 9694 269190 -rect 9930 268954 10014 269190 -rect 10250 268954 10312 269190 -rect 611 263706 677 263707 -rect 611 263642 612 263706 -rect 676 263642 677 263706 -rect 611 263641 677 263642 -rect 243 261764 309 261765 -rect 243 261700 244 261764 -rect 308 261700 309 261764 -rect 243 261699 309 261700 +rect 384 279264 490 279306 +rect 381 279263 490 279264 +rect 381 279199 382 279263 +rect 446 279199 490 279263 +rect 381 279198 490 279199 +rect 430 278626 490 279198 +rect 384 278620 490 278626 +rect 381 278619 490 278620 +rect 381 278555 382 278619 +rect 446 278555 490 278619 +rect 381 278554 490 278555 +rect 430 277976 490 278554 +rect 381 277975 490 277976 +rect 381 277911 382 277975 +rect 446 277911 490 277975 +rect 381 277910 490 277911 +rect 384 277886 490 277910 +rect 430 274954 490 277886 +rect 614 277424 674 280394 +rect 611 277423 677 277424 +rect 611 277359 612 277423 +rect 676 277359 677 277423 +rect 611 277358 677 277359 +rect 384 274940 490 274954 +rect 381 274939 490 274940 +rect 381 274875 382 274939 +rect 446 274875 490 274939 +rect 381 274874 490 274875 +rect 243 274140 309 274141 +rect 243 274076 244 274140 +rect 308 274076 309 274140 +rect 243 274075 309 274076 +rect 246 263669 306 274075 +rect 430 273652 490 274874 +rect 381 273651 490 273652 +rect 381 273587 382 273651 +rect 446 273587 490 273651 +rect 381 273586 490 273587 +rect 384 273534 490 273586 +rect 430 271282 490 273534 +rect 3374 273053 3434 720019 +rect 6632 708950 7632 780394 +rect 6632 708714 6694 708950 +rect 6930 708714 7014 708950 +rect 7250 708714 7334 708950 +rect 7570 708714 7632 708950 +rect 6632 708630 7632 708714 +rect 6632 708394 6694 708630 +rect 6930 708394 7014 708630 +rect 7250 708394 7334 708630 +rect 7570 708394 7632 708630 +rect 6632 672950 7632 708394 +rect 6632 672714 6694 672950 +rect 6930 672714 7014 672950 +rect 7250 672714 7334 672950 +rect 7570 672714 7632 672950 +rect 6632 672630 7632 672714 +rect 6632 672394 6694 672630 +rect 6930 672394 7014 672630 +rect 7250 672394 7334 672630 +rect 7570 672394 7632 672630 +rect 6632 600950 7632 672394 +rect 6632 600714 6694 600950 +rect 6930 600714 7014 600950 +rect 7250 600714 7334 600950 +rect 7570 600714 7632 600950 +rect 6632 600630 7632 600714 +rect 6632 600394 6694 600630 +rect 6930 600394 7014 600630 +rect 7250 600394 7334 600630 +rect 7570 600394 7632 600630 +rect 6632 564950 7632 600394 +rect 6632 564714 6694 564950 +rect 6930 564714 7014 564950 +rect 7250 564714 7334 564950 +rect 7570 564714 7632 564950 +rect 6632 564630 7632 564714 +rect 6632 564394 6694 564630 +rect 6930 564394 7014 564630 +rect 7250 564394 7334 564630 +rect 7570 564394 7632 564630 +rect 6632 528950 7632 564394 +rect 6632 528714 6694 528950 +rect 6930 528714 7014 528950 +rect 7250 528714 7334 528950 +rect 7570 528714 7632 528950 +rect 6632 528630 7632 528714 +rect 6632 528394 6694 528630 +rect 6930 528394 7014 528630 +rect 7250 528394 7334 528630 +rect 7570 528394 7632 528630 +rect 6632 492950 7632 528394 +rect 6632 492714 6694 492950 +rect 6930 492714 7014 492950 +rect 7250 492714 7334 492950 +rect 7570 492714 7632 492950 +rect 6632 492630 7632 492714 +rect 6632 492394 6694 492630 +rect 6930 492394 7014 492630 +rect 7250 492394 7334 492630 +rect 7570 492394 7632 492630 +rect 6632 456950 7632 492394 +rect 6632 456714 6694 456950 +rect 6930 456714 7014 456950 +rect 7250 456714 7334 456950 +rect 7570 456714 7632 456950 +rect 6632 456630 7632 456714 +rect 6632 456394 6694 456630 +rect 6930 456394 7014 456630 +rect 7250 456394 7334 456630 +rect 7570 456394 7632 456630 +rect 6632 413600 7632 456394 +rect 6632 413536 6660 413600 +rect 6724 413536 6740 413600 +rect 6804 413536 6820 413600 +rect 6884 413536 6900 413600 +rect 6964 413536 6980 413600 +rect 7044 413536 7060 413600 +rect 7124 413536 7140 413600 +rect 7204 413536 7220 413600 +rect 7284 413536 7300 413600 +rect 7364 413536 7380 413600 +rect 7444 413536 7460 413600 +rect 7524 413536 7540 413600 +rect 7604 413536 7632 413600 +rect 6632 413520 7632 413536 +rect 6632 413456 6660 413520 +rect 6724 413456 6740 413520 +rect 6804 413456 6820 413520 +rect 6884 413456 6900 413520 +rect 6964 413456 6980 413520 +rect 7044 413456 7060 413520 +rect 7124 413456 7140 413520 +rect 7204 413456 7220 413520 +rect 7284 413456 7300 413520 +rect 7364 413456 7380 413520 +rect 7444 413456 7460 413520 +rect 7524 413456 7540 413520 +rect 7604 413456 7632 413520 +rect 6632 413440 7632 413456 +rect 6632 413376 6660 413440 +rect 6724 413376 6740 413440 +rect 6804 413376 6820 413440 +rect 6884 413376 6900 413440 +rect 6964 413376 6980 413440 +rect 7044 413376 7060 413440 +rect 7124 413376 7140 413440 +rect 7204 413376 7220 413440 +rect 7284 413376 7300 413440 +rect 7364 413376 7380 413440 +rect 7444 413376 7460 413440 +rect 7524 413376 7540 413440 +rect 7604 413376 7632 413440 +rect 6632 413360 7632 413376 +rect 6632 413296 6660 413360 +rect 6724 413296 6740 413360 +rect 6804 413296 6820 413360 +rect 6884 413296 6900 413360 +rect 6964 413296 6980 413360 +rect 7044 413296 7060 413360 +rect 7124 413296 7140 413360 +rect 7204 413296 7220 413360 +rect 7284 413296 7300 413360 +rect 7364 413296 7380 413360 +rect 7444 413296 7460 413360 +rect 7524 413296 7540 413360 +rect 7604 413296 7632 413360 +rect 6632 413280 7632 413296 +rect 6632 413216 6660 413280 +rect 6724 413216 6740 413280 +rect 6804 413216 6820 413280 +rect 6884 413216 6900 413280 +rect 6964 413216 6980 413280 +rect 7044 413216 7060 413280 +rect 7124 413216 7140 413280 +rect 7204 413216 7220 413280 +rect 7284 413216 7300 413280 +rect 7364 413216 7380 413280 +rect 7444 413216 7460 413280 +rect 7524 413216 7540 413280 +rect 7604 413216 7632 413280 +rect 6632 413200 7632 413216 +rect 6632 413136 6660 413200 +rect 6724 413136 6740 413200 +rect 6804 413136 6820 413200 +rect 6884 413136 6900 413200 +rect 6964 413136 6980 413200 +rect 7044 413136 7060 413200 +rect 7124 413136 7140 413200 +rect 7204 413136 7220 413200 +rect 7284 413136 7300 413200 +rect 7364 413136 7380 413200 +rect 7444 413136 7460 413200 +rect 7524 413136 7540 413200 +rect 7604 413136 7632 413200 +rect 6632 413120 7632 413136 +rect 6632 413056 6660 413120 +rect 6724 413056 6740 413120 +rect 6804 413056 6820 413120 +rect 6884 413056 6900 413120 +rect 6964 413056 6980 413120 +rect 7044 413056 7060 413120 +rect 7124 413056 7140 413120 +rect 7204 413056 7220 413120 +rect 7284 413056 7300 413120 +rect 7364 413056 7380 413120 +rect 7444 413056 7460 413120 +rect 7524 413056 7540 413120 +rect 7604 413056 7632 413120 +rect 6632 413040 7632 413056 +rect 6632 412976 6660 413040 +rect 6724 412976 6740 413040 +rect 6804 412976 6820 413040 +rect 6884 412976 6900 413040 +rect 6964 412976 6980 413040 +rect 7044 412976 7060 413040 +rect 7124 412976 7140 413040 +rect 7204 412976 7220 413040 +rect 7284 412976 7300 413040 +rect 7364 412976 7380 413040 +rect 7444 412976 7460 413040 +rect 7524 412976 7540 413040 +rect 7604 412976 7632 413040 +rect 6632 412960 7632 412976 +rect 6632 412896 6660 412960 +rect 6724 412896 6740 412960 +rect 6804 412896 6820 412960 +rect 6884 412896 6900 412960 +rect 6964 412896 6980 412960 +rect 7044 412896 7060 412960 +rect 7124 412896 7140 412960 +rect 7204 412896 7220 412960 +rect 7284 412896 7300 412960 +rect 7364 412896 7380 412960 +rect 7444 412896 7460 412960 +rect 7524 412896 7540 412960 +rect 7604 412896 7632 412960 +rect 6632 412880 7632 412896 +rect 6632 412816 6660 412880 +rect 6724 412816 6740 412880 +rect 6804 412816 6820 412880 +rect 6884 412816 6900 412880 +rect 6964 412816 6980 412880 +rect 7044 412816 7060 412880 +rect 7124 412816 7140 412880 +rect 7204 412816 7220 412880 +rect 7284 412816 7300 412880 +rect 7364 412816 7380 412880 +rect 7444 412816 7460 412880 +rect 7524 412816 7540 412880 +rect 7604 412816 7632 412880 +rect 6632 412800 7632 412816 +rect 6632 412736 6660 412800 +rect 6724 412736 6740 412800 +rect 6804 412736 6820 412800 +rect 6884 412736 6900 412800 +rect 6964 412736 6980 412800 +rect 7044 412736 7060 412800 +rect 7124 412736 7140 412800 +rect 7204 412736 7220 412800 +rect 7284 412736 7300 412800 +rect 7364 412736 7380 412800 +rect 7444 412736 7460 412800 +rect 7524 412736 7540 412800 +rect 7604 412736 7632 412800 +rect 6632 412720 7632 412736 +rect 6632 412656 6660 412720 +rect 6724 412656 6740 412720 +rect 6804 412656 6820 412720 +rect 6884 412656 6900 412720 +rect 6964 412656 6980 412720 +rect 7044 412656 7060 412720 +rect 7124 412656 7140 412720 +rect 7204 412656 7220 412720 +rect 7284 412656 7300 412720 +rect 7364 412656 7380 412720 +rect 7444 412656 7460 412720 +rect 7524 412656 7540 412720 +rect 7604 412656 7632 412720 +rect 6632 412640 7632 412656 +rect 6632 412576 6660 412640 +rect 6724 412576 6740 412640 +rect 6804 412576 6820 412640 +rect 6884 412576 6900 412640 +rect 6964 412576 6980 412640 +rect 7044 412576 7060 412640 +rect 7124 412576 7140 412640 +rect 7204 412576 7220 412640 +rect 7284 412576 7300 412640 +rect 7364 412576 7380 412640 +rect 7444 412576 7460 412640 +rect 7524 412576 7540 412640 +rect 7604 412576 7632 412640 +rect 6632 412560 7632 412576 +rect 6632 412496 6660 412560 +rect 6724 412496 6740 412560 +rect 6804 412496 6820 412560 +rect 6884 412496 6900 412560 +rect 6964 412496 6980 412560 +rect 7044 412496 7060 412560 +rect 7124 412496 7140 412560 +rect 7204 412496 7220 412560 +rect 7284 412496 7300 412560 +rect 7364 412496 7380 412560 +rect 7444 412496 7460 412560 +rect 7524 412496 7540 412560 +rect 7604 412496 7632 412560 +rect 6632 412480 7632 412496 +rect 6632 412416 6660 412480 +rect 6724 412416 6740 412480 +rect 6804 412416 6820 412480 +rect 6884 412416 6900 412480 +rect 6964 412416 6980 412480 +rect 7044 412416 7060 412480 +rect 7124 412416 7140 412480 +rect 7204 412416 7220 412480 +rect 7284 412416 7300 412480 +rect 7364 412416 7380 412480 +rect 7444 412416 7460 412480 +rect 7524 412416 7540 412480 +rect 7604 412416 7632 412480 +rect 6632 412400 7632 412416 +rect 6632 412336 6660 412400 +rect 6724 412336 6740 412400 +rect 6804 412336 6820 412400 +rect 6884 412336 6900 412400 +rect 6964 412336 6980 412400 +rect 7044 412336 7060 412400 +rect 7124 412336 7140 412400 +rect 7204 412336 7220 412400 +rect 7284 412336 7300 412400 +rect 7364 412336 7380 412400 +rect 7444 412336 7460 412400 +rect 7524 412336 7540 412400 +rect 7604 412336 7632 412400 +rect 6632 412320 7632 412336 +rect 6632 412256 6660 412320 +rect 6724 412256 6740 412320 +rect 6804 412256 6820 412320 +rect 6884 412256 6900 412320 +rect 6964 412256 6980 412320 +rect 7044 412256 7060 412320 +rect 7124 412256 7140 412320 +rect 7204 412256 7220 412320 +rect 7284 412256 7300 412320 +rect 7364 412256 7380 412320 +rect 7444 412256 7460 412320 +rect 7524 412256 7540 412320 +rect 7604 412256 7632 412320 +rect 6632 412240 7632 412256 +rect 6632 412176 6660 412240 +rect 6724 412176 6740 412240 +rect 6804 412176 6820 412240 +rect 6884 412176 6900 412240 +rect 6964 412176 6980 412240 +rect 7044 412176 7060 412240 +rect 7124 412176 7140 412240 +rect 7204 412176 7220 412240 +rect 7284 412176 7300 412240 +rect 7364 412176 7380 412240 +rect 7444 412176 7460 412240 +rect 7524 412176 7540 412240 +rect 7604 412176 7632 412240 +rect 6632 412160 7632 412176 +rect 6632 412096 6660 412160 +rect 6724 412096 6740 412160 +rect 6804 412096 6820 412160 +rect 6884 412096 6900 412160 +rect 6964 412096 6980 412160 +rect 7044 412096 7060 412160 +rect 7124 412096 7140 412160 +rect 7204 412096 7220 412160 +rect 7284 412096 7300 412160 +rect 7364 412096 7380 412160 +rect 7444 412096 7460 412160 +rect 7524 412096 7540 412160 +rect 7604 412096 7632 412160 +rect 6632 412080 7632 412096 +rect 6632 412016 6660 412080 +rect 6724 412016 6740 412080 +rect 6804 412016 6820 412080 +rect 6884 412016 6900 412080 +rect 6964 412016 6980 412080 +rect 7044 412016 7060 412080 +rect 7124 412016 7140 412080 +rect 7204 412016 7220 412080 +rect 7284 412016 7300 412080 +rect 7364 412016 7380 412080 +rect 7444 412016 7460 412080 +rect 7524 412016 7540 412080 +rect 7604 412016 7632 412080 +rect 6632 412000 7632 412016 +rect 6632 411936 6660 412000 +rect 6724 411936 6740 412000 +rect 6804 411936 6820 412000 +rect 6884 411936 6900 412000 +rect 6964 411936 6980 412000 +rect 7044 411936 7060 412000 +rect 7124 411936 7140 412000 +rect 7204 411936 7220 412000 +rect 7284 411936 7300 412000 +rect 7364 411936 7380 412000 +rect 7444 411936 7460 412000 +rect 7524 411936 7540 412000 +rect 7604 411936 7632 412000 +rect 6632 411920 7632 411936 +rect 6632 411856 6660 411920 +rect 6724 411856 6740 411920 +rect 6804 411856 6820 411920 +rect 6884 411856 6900 411920 +rect 6964 411856 6980 411920 +rect 7044 411856 7060 411920 +rect 7124 411856 7140 411920 +rect 7204 411856 7220 411920 +rect 7284 411856 7300 411920 +rect 7364 411856 7380 411920 +rect 7444 411856 7460 411920 +rect 7524 411856 7540 411920 +rect 7604 411856 7632 411920 +rect 6632 411840 7632 411856 +rect 6632 411776 6660 411840 +rect 6724 411776 6740 411840 +rect 6804 411776 6820 411840 +rect 6884 411776 6900 411840 +rect 6964 411776 6980 411840 +rect 7044 411776 7060 411840 +rect 7124 411776 7140 411840 +rect 7204 411776 7220 411840 +rect 7284 411776 7300 411840 +rect 7364 411776 7380 411840 +rect 7444 411776 7460 411840 +rect 7524 411776 7540 411840 +rect 7604 411776 7632 411840 +rect 6632 411760 7632 411776 +rect 6632 411696 6660 411760 +rect 6724 411696 6740 411760 +rect 6804 411696 6820 411760 +rect 6884 411696 6900 411760 +rect 6964 411696 6980 411760 +rect 7044 411696 7060 411760 +rect 7124 411696 7140 411760 +rect 7204 411696 7220 411760 +rect 7284 411696 7300 411760 +rect 7364 411696 7380 411760 +rect 7444 411696 7460 411760 +rect 7524 411696 7540 411760 +rect 7604 411696 7632 411760 +rect 6632 411680 7632 411696 +rect 6632 411616 6660 411680 +rect 6724 411616 6740 411680 +rect 6804 411616 6820 411680 +rect 6884 411616 6900 411680 +rect 6964 411616 6980 411680 +rect 7044 411616 7060 411680 +rect 7124 411616 7140 411680 +rect 7204 411616 7220 411680 +rect 7284 411616 7300 411680 +rect 7364 411616 7380 411680 +rect 7444 411616 7460 411680 +rect 7524 411616 7540 411680 +rect 7604 411616 7632 411680 +rect 6632 411600 7632 411616 +rect 6632 411536 6660 411600 +rect 6724 411536 6740 411600 +rect 6804 411536 6820 411600 +rect 6884 411536 6900 411600 +rect 6964 411536 6980 411600 +rect 7044 411536 7060 411600 +rect 7124 411536 7140 411600 +rect 7204 411536 7220 411600 +rect 7284 411536 7300 411600 +rect 7364 411536 7380 411600 +rect 7444 411536 7460 411600 +rect 7524 411536 7540 411600 +rect 7604 411536 7632 411600 +rect 6632 411520 7632 411536 +rect 6632 411456 6660 411520 +rect 6724 411456 6740 411520 +rect 6804 411456 6820 411520 +rect 6884 411456 6900 411520 +rect 6964 411456 6980 411520 +rect 7044 411456 7060 411520 +rect 7124 411456 7140 411520 +rect 7204 411456 7220 411520 +rect 7284 411456 7300 411520 +rect 7364 411456 7380 411520 +rect 7444 411456 7460 411520 +rect 7524 411456 7540 411520 +rect 7604 411456 7632 411520 +rect 6632 411440 7632 411456 +rect 6632 411376 6660 411440 +rect 6724 411376 6740 411440 +rect 6804 411376 6820 411440 +rect 6884 411376 6900 411440 +rect 6964 411376 6980 411440 +rect 7044 411376 7060 411440 +rect 7124 411376 7140 411440 +rect 7204 411376 7220 411440 +rect 7284 411376 7300 411440 +rect 7364 411376 7380 411440 +rect 7444 411376 7460 411440 +rect 7524 411376 7540 411440 +rect 7604 411376 7632 411440 +rect 6632 411360 7632 411376 +rect 6632 411296 6660 411360 +rect 6724 411296 6740 411360 +rect 6804 411296 6820 411360 +rect 6884 411296 6900 411360 +rect 6964 411296 6980 411360 +rect 7044 411296 7060 411360 +rect 7124 411296 7140 411360 +rect 7204 411296 7220 411360 +rect 7284 411296 7300 411360 +rect 7364 411296 7380 411360 +rect 7444 411296 7460 411360 +rect 7524 411296 7540 411360 +rect 7604 411296 7632 411360 +rect 6632 411280 7632 411296 +rect 6632 411216 6660 411280 +rect 6724 411216 6740 411280 +rect 6804 411216 6820 411280 +rect 6884 411216 6900 411280 +rect 6964 411216 6980 411280 +rect 7044 411216 7060 411280 +rect 7124 411216 7140 411280 +rect 7204 411216 7220 411280 +rect 7284 411216 7300 411280 +rect 7364 411216 7380 411280 +rect 7444 411216 7460 411280 +rect 7524 411216 7540 411280 +rect 7604 411216 7632 411280 +rect 6632 411200 7632 411216 +rect 6632 411136 6660 411200 +rect 6724 411136 6740 411200 +rect 6804 411136 6820 411200 +rect 6884 411136 6900 411200 +rect 6964 411136 6980 411200 +rect 7044 411136 7060 411200 +rect 7124 411136 7140 411200 +rect 7204 411136 7220 411200 +rect 7284 411136 7300 411200 +rect 7364 411136 7380 411200 +rect 7444 411136 7460 411200 +rect 7524 411136 7540 411200 +rect 7604 411136 7632 411200 +rect 6632 411120 7632 411136 +rect 6632 411056 6660 411120 +rect 6724 411056 6740 411120 +rect 6804 411056 6820 411120 +rect 6884 411056 6900 411120 +rect 6964 411056 6980 411120 +rect 7044 411056 7060 411120 +rect 7124 411056 7140 411120 +rect 7204 411056 7220 411120 +rect 7284 411056 7300 411120 +rect 7364 411056 7380 411120 +rect 7444 411056 7460 411120 +rect 7524 411056 7540 411120 +rect 7604 411056 7632 411120 +rect 6632 411040 7632 411056 +rect 6632 410976 6660 411040 +rect 6724 410976 6740 411040 +rect 6804 410976 6820 411040 +rect 6884 410976 6900 411040 +rect 6964 410976 6980 411040 +rect 7044 410976 7060 411040 +rect 7124 410976 7140 411040 +rect 7204 410976 7220 411040 +rect 7284 410976 7300 411040 +rect 7364 410976 7380 411040 +rect 7444 410976 7460 411040 +rect 7524 410976 7540 411040 +rect 7604 410976 7632 411040 +rect 6632 410960 7632 410976 +rect 6632 410896 6660 410960 +rect 6724 410896 6740 410960 +rect 6804 410896 6820 410960 +rect 6884 410896 6900 410960 +rect 6964 410896 6980 410960 +rect 7044 410896 7060 410960 +rect 7124 410896 7140 410960 +rect 7204 410896 7220 410960 +rect 7284 410896 7300 410960 +rect 7364 410896 7380 410960 +rect 7444 410896 7460 410960 +rect 7524 410896 7540 410960 +rect 7604 410896 7632 410960 +rect 6632 410880 7632 410896 +rect 6632 410816 6660 410880 +rect 6724 410816 6740 410880 +rect 6804 410816 6820 410880 +rect 6884 410816 6900 410880 +rect 6964 410816 6980 410880 +rect 7044 410816 7060 410880 +rect 7124 410816 7140 410880 +rect 7204 410816 7220 410880 +rect 7284 410816 7300 410880 +rect 7364 410816 7380 410880 +rect 7444 410816 7460 410880 +rect 7524 410816 7540 410880 +rect 7604 410816 7632 410880 +rect 6632 410800 7632 410816 +rect 6632 410736 6660 410800 +rect 6724 410736 6740 410800 +rect 6804 410736 6820 410800 +rect 6884 410736 6900 410800 +rect 6964 410736 6980 410800 +rect 7044 410736 7060 410800 +rect 7124 410736 7140 410800 +rect 7204 410736 7220 410800 +rect 7284 410736 7300 410800 +rect 7364 410736 7380 410800 +rect 7444 410736 7460 410800 +rect 7524 410736 7540 410800 +rect 7604 410736 7632 410800 +rect 6632 410720 7632 410736 +rect 6632 410656 6660 410720 +rect 6724 410656 6740 410720 +rect 6804 410656 6820 410720 +rect 6884 410656 6900 410720 +rect 6964 410656 6980 410720 +rect 7044 410656 7060 410720 +rect 7124 410656 7140 410720 +rect 7204 410656 7220 410720 +rect 7284 410656 7300 410720 +rect 7364 410656 7380 410720 +rect 7444 410656 7460 410720 +rect 7524 410656 7540 410720 +rect 7604 410656 7632 410720 +rect 6632 410640 7632 410656 +rect 6632 410576 6660 410640 +rect 6724 410576 6740 410640 +rect 6804 410576 6820 410640 +rect 6884 410576 6900 410640 +rect 6964 410576 6980 410640 +rect 7044 410576 7060 410640 +rect 7124 410576 7140 410640 +rect 7204 410576 7220 410640 +rect 7284 410576 7300 410640 +rect 7364 410576 7380 410640 +rect 7444 410576 7460 410640 +rect 7524 410576 7540 410640 +rect 7604 410576 7632 410640 +rect 6632 410560 7632 410576 +rect 6632 410496 6660 410560 +rect 6724 410496 6740 410560 +rect 6804 410496 6820 410560 +rect 6884 410496 6900 410560 +rect 6964 410496 6980 410560 +rect 7044 410496 7060 410560 +rect 7124 410496 7140 410560 +rect 7204 410496 7220 410560 +rect 7284 410496 7300 410560 +rect 7364 410496 7380 410560 +rect 7444 410496 7460 410560 +rect 7524 410496 7540 410560 +rect 7604 410496 7632 410560 +rect 6632 410480 7632 410496 +rect 6632 410416 6660 410480 +rect 6724 410416 6740 410480 +rect 6804 410416 6820 410480 +rect 6884 410416 6900 410480 +rect 6964 410416 6980 410480 +rect 7044 410416 7060 410480 +rect 7124 410416 7140 410480 +rect 7204 410416 7220 410480 +rect 7284 410416 7300 410480 +rect 7364 410416 7380 410480 +rect 7444 410416 7460 410480 +rect 7524 410416 7540 410480 +rect 7604 410416 7632 410480 +rect 6632 410400 7632 410416 +rect 6632 410336 6660 410400 +rect 6724 410336 6740 410400 +rect 6804 410336 6820 410400 +rect 6884 410336 6900 410400 +rect 6964 410336 6980 410400 +rect 7044 410336 7060 410400 +rect 7124 410336 7140 410400 +rect 7204 410336 7220 410400 +rect 7284 410336 7300 410400 +rect 7364 410336 7380 410400 +rect 7444 410336 7460 410400 +rect 7524 410336 7540 410400 +rect 7604 410336 7632 410400 +rect 6632 410320 7632 410336 +rect 6632 410256 6660 410320 +rect 6724 410256 6740 410320 +rect 6804 410256 6820 410320 +rect 6884 410256 6900 410320 +rect 6964 410256 6980 410320 +rect 7044 410256 7060 410320 +rect 7124 410256 7140 410320 +rect 7204 410256 7220 410320 +rect 7284 410256 7300 410320 +rect 7364 410256 7380 410320 +rect 7444 410256 7460 410320 +rect 7524 410256 7540 410320 +rect 7604 410256 7632 410320 +rect 6632 410240 7632 410256 +rect 6632 410176 6660 410240 +rect 6724 410176 6740 410240 +rect 6804 410176 6820 410240 +rect 6884 410176 6900 410240 +rect 6964 410176 6980 410240 +rect 7044 410176 7060 410240 +rect 7124 410176 7140 410240 +rect 7204 410176 7220 410240 +rect 7284 410176 7300 410240 +rect 7364 410176 7380 410240 +rect 7444 410176 7460 410240 +rect 7524 410176 7540 410240 +rect 7604 410176 7632 410240 +rect 6632 410160 7632 410176 +rect 6632 410096 6660 410160 +rect 6724 410096 6740 410160 +rect 6804 410096 6820 410160 +rect 6884 410096 6900 410160 +rect 6964 410096 6980 410160 +rect 7044 410096 7060 410160 +rect 7124 410096 7140 410160 +rect 7204 410096 7220 410160 +rect 7284 410096 7300 410160 +rect 7364 410096 7380 410160 +rect 7444 410096 7460 410160 +rect 7524 410096 7540 410160 +rect 7604 410096 7632 410160 +rect 6632 410080 7632 410096 +rect 6632 410016 6660 410080 +rect 6724 410016 6740 410080 +rect 6804 410016 6820 410080 +rect 6884 410016 6900 410080 +rect 6964 410016 6980 410080 +rect 7044 410016 7060 410080 +rect 7124 410016 7140 410080 +rect 7204 410016 7220 410080 +rect 7284 410016 7300 410080 +rect 7364 410016 7380 410080 +rect 7444 410016 7460 410080 +rect 7524 410016 7540 410080 +rect 7604 410016 7632 410080 +rect 6632 410000 7632 410016 +rect 6632 409936 6660 410000 +rect 6724 409936 6740 410000 +rect 6804 409936 6820 410000 +rect 6884 409936 6900 410000 +rect 6964 409936 6980 410000 +rect 7044 409936 7060 410000 +rect 7124 409936 7140 410000 +rect 7204 409936 7220 410000 +rect 7284 409936 7300 410000 +rect 7364 409936 7380 410000 +rect 7444 409936 7460 410000 +rect 7524 409936 7540 410000 +rect 7604 409936 7632 410000 +rect 6632 409920 7632 409936 +rect 6632 409856 6660 409920 +rect 6724 409856 6740 409920 +rect 6804 409856 6820 409920 +rect 6884 409856 6900 409920 +rect 6964 409856 6980 409920 +rect 7044 409856 7060 409920 +rect 7124 409856 7140 409920 +rect 7204 409856 7220 409920 +rect 7284 409856 7300 409920 +rect 7364 409856 7380 409920 +rect 7444 409856 7460 409920 +rect 7524 409856 7540 409920 +rect 7604 409856 7632 409920 +rect 6632 409840 7632 409856 +rect 6632 409776 6660 409840 +rect 6724 409776 6740 409840 +rect 6804 409776 6820 409840 +rect 6884 409776 6900 409840 +rect 6964 409776 6980 409840 +rect 7044 409776 7060 409840 +rect 7124 409776 7140 409840 +rect 7204 409776 7220 409840 +rect 7284 409776 7300 409840 +rect 7364 409776 7380 409840 +rect 7444 409776 7460 409840 +rect 7524 409776 7540 409840 +rect 7604 409776 7632 409840 +rect 6632 409760 7632 409776 +rect 6632 409696 6660 409760 +rect 6724 409696 6740 409760 +rect 6804 409696 6820 409760 +rect 6884 409696 6900 409760 +rect 6964 409696 6980 409760 +rect 7044 409696 7060 409760 +rect 7124 409696 7140 409760 +rect 7204 409696 7220 409760 +rect 7284 409696 7300 409760 +rect 7364 409696 7380 409760 +rect 7444 409696 7460 409760 +rect 7524 409696 7540 409760 +rect 7604 409696 7632 409760 +rect 6632 409680 7632 409696 +rect 6632 409616 6660 409680 +rect 6724 409616 6740 409680 +rect 6804 409616 6820 409680 +rect 6884 409616 6900 409680 +rect 6964 409616 6980 409680 +rect 7044 409616 7060 409680 +rect 7124 409616 7140 409680 +rect 7204 409616 7220 409680 +rect 7284 409616 7300 409680 +rect 7364 409616 7380 409680 +rect 7444 409616 7460 409680 +rect 7524 409616 7540 409680 +rect 7604 409616 7632 409680 +rect 6632 409600 7632 409616 +rect 6632 409536 6660 409600 +rect 6724 409536 6740 409600 +rect 6804 409536 6820 409600 +rect 6884 409536 6900 409600 +rect 6964 409536 6980 409600 +rect 7044 409536 7060 409600 +rect 7124 409536 7140 409600 +rect 7204 409536 7220 409600 +rect 7284 409536 7300 409600 +rect 7364 409536 7380 409600 +rect 7444 409536 7460 409600 +rect 7524 409536 7540 409600 +rect 7604 409536 7632 409600 +rect 6632 409520 7632 409536 +rect 6632 409456 6660 409520 +rect 6724 409456 6740 409520 +rect 6804 409456 6820 409520 +rect 6884 409456 6900 409520 +rect 6964 409456 6980 409520 +rect 7044 409456 7060 409520 +rect 7124 409456 7140 409520 +rect 7204 409456 7220 409520 +rect 7284 409456 7300 409520 +rect 7364 409456 7380 409520 +rect 7444 409456 7460 409520 +rect 7524 409456 7540 409520 +rect 7604 409456 7632 409520 +rect 6632 409440 7632 409456 +rect 6632 409376 6660 409440 +rect 6724 409376 6740 409440 +rect 6804 409376 6820 409440 +rect 6884 409376 6900 409440 +rect 6964 409376 6980 409440 +rect 7044 409376 7060 409440 +rect 7124 409376 7140 409440 +rect 7204 409376 7220 409440 +rect 7284 409376 7300 409440 +rect 7364 409376 7380 409440 +rect 7444 409376 7460 409440 +rect 7524 409376 7540 409440 +rect 7604 409376 7632 409440 +rect 6632 409360 7632 409376 +rect 6632 409296 6660 409360 +rect 6724 409296 6740 409360 +rect 6804 409296 6820 409360 +rect 6884 409296 6900 409360 +rect 6964 409296 6980 409360 +rect 7044 409296 7060 409360 +rect 7124 409296 7140 409360 +rect 7204 409296 7220 409360 +rect 7284 409296 7300 409360 +rect 7364 409296 7380 409360 +rect 7444 409296 7460 409360 +rect 7524 409296 7540 409360 +rect 7604 409296 7632 409360 +rect 6632 409280 7632 409296 +rect 6632 409216 6660 409280 +rect 6724 409216 6740 409280 +rect 6804 409216 6820 409280 +rect 6884 409216 6900 409280 +rect 6964 409216 6980 409280 +rect 7044 409216 7060 409280 +rect 7124 409216 7140 409280 +rect 7204 409216 7220 409280 +rect 7284 409216 7300 409280 +rect 7364 409216 7380 409280 +rect 7444 409216 7460 409280 +rect 7524 409216 7540 409280 +rect 7604 409216 7632 409280 +rect 6632 409200 7632 409216 +rect 6632 409136 6660 409200 +rect 6724 409136 6740 409200 +rect 6804 409136 6820 409200 +rect 6884 409136 6900 409200 +rect 6964 409136 6980 409200 +rect 7044 409136 7060 409200 +rect 7124 409136 7140 409200 +rect 7204 409136 7220 409200 +rect 7284 409136 7300 409200 +rect 7364 409136 7380 409200 +rect 7444 409136 7460 409200 +rect 7524 409136 7540 409200 +rect 7604 409136 7632 409200 +rect 6632 409120 7632 409136 +rect 6632 409056 6660 409120 +rect 6724 409056 6740 409120 +rect 6804 409056 6820 409120 +rect 6884 409056 6900 409120 +rect 6964 409056 6980 409120 +rect 7044 409056 7060 409120 +rect 7124 409056 7140 409120 +rect 7204 409056 7220 409120 +rect 7284 409056 7300 409120 +rect 7364 409056 7380 409120 +rect 7444 409056 7460 409120 +rect 7524 409056 7540 409120 +rect 7604 409056 7632 409120 +rect 6632 409040 7632 409056 +rect 6632 408976 6660 409040 +rect 6724 408976 6740 409040 +rect 6804 408976 6820 409040 +rect 6884 408976 6900 409040 +rect 6964 408976 6980 409040 +rect 7044 408976 7060 409040 +rect 7124 408976 7140 409040 +rect 7204 408976 7220 409040 +rect 7284 408976 7300 409040 +rect 7364 408976 7380 409040 +rect 7444 408976 7460 409040 +rect 7524 408976 7540 409040 +rect 7604 408976 7632 409040 +rect 6632 408960 7632 408976 +rect 6632 408896 6660 408960 +rect 6724 408896 6740 408960 +rect 6804 408896 6820 408960 +rect 6884 408896 6900 408960 +rect 6964 408896 6980 408960 +rect 7044 408896 7060 408960 +rect 7124 408896 7140 408960 +rect 7204 408896 7220 408960 +rect 7284 408896 7300 408960 +rect 7364 408896 7380 408960 +rect 7444 408896 7460 408960 +rect 7524 408896 7540 408960 +rect 7604 408896 7632 408960 +rect 6632 408880 7632 408896 +rect 6632 408816 6660 408880 +rect 6724 408816 6740 408880 +rect 6804 408816 6820 408880 +rect 6884 408816 6900 408880 +rect 6964 408816 6980 408880 +rect 7044 408816 7060 408880 +rect 7124 408816 7140 408880 +rect 7204 408816 7220 408880 +rect 7284 408816 7300 408880 +rect 7364 408816 7380 408880 +rect 7444 408816 7460 408880 +rect 7524 408816 7540 408880 +rect 7604 408816 7632 408880 +rect 6632 403554 7632 408816 +rect 6632 403490 6660 403554 +rect 6724 403490 6740 403554 +rect 6804 403490 6820 403554 +rect 6884 403490 6900 403554 +rect 6964 403490 6980 403554 +rect 7044 403490 7060 403554 +rect 7124 403490 7140 403554 +rect 7204 403490 7220 403554 +rect 7284 403490 7300 403554 +rect 7364 403490 7380 403554 +rect 7444 403490 7460 403554 +rect 7524 403490 7540 403554 +rect 7604 403490 7632 403554 +rect 6632 403474 7632 403490 +rect 6632 403410 6660 403474 +rect 6724 403410 6740 403474 +rect 6804 403410 6820 403474 +rect 6884 403410 6900 403474 +rect 6964 403410 6980 403474 +rect 7044 403410 7060 403474 +rect 7124 403410 7140 403474 +rect 7204 403410 7220 403474 +rect 7284 403410 7300 403474 +rect 7364 403410 7380 403474 +rect 7444 403410 7460 403474 +rect 7524 403410 7540 403474 +rect 7604 403410 7632 403474 +rect 6632 403394 7632 403410 +rect 6632 403330 6660 403394 +rect 6724 403330 6740 403394 +rect 6804 403330 6820 403394 +rect 6884 403330 6900 403394 +rect 6964 403330 6980 403394 +rect 7044 403330 7060 403394 +rect 7124 403330 7140 403394 +rect 7204 403330 7220 403394 +rect 7284 403330 7300 403394 +rect 7364 403330 7380 403394 +rect 7444 403330 7460 403394 +rect 7524 403330 7540 403394 +rect 7604 403330 7632 403394 +rect 6632 403314 7632 403330 +rect 6632 403250 6660 403314 +rect 6724 403250 6740 403314 +rect 6804 403250 6820 403314 +rect 6884 403250 6900 403314 +rect 6964 403250 6980 403314 +rect 7044 403250 7060 403314 +rect 7124 403250 7140 403314 +rect 7204 403250 7220 403314 +rect 7284 403250 7300 403314 +rect 7364 403250 7380 403314 +rect 7444 403250 7460 403314 +rect 7524 403250 7540 403314 +rect 7604 403250 7632 403314 +rect 6632 403234 7632 403250 +rect 6632 403170 6660 403234 +rect 6724 403170 6740 403234 +rect 6804 403170 6820 403234 +rect 6884 403170 6900 403234 +rect 6964 403170 6980 403234 +rect 7044 403170 7060 403234 +rect 7124 403170 7140 403234 +rect 7204 403170 7220 403234 +rect 7284 403170 7300 403234 +rect 7364 403170 7380 403234 +rect 7444 403170 7460 403234 +rect 7524 403170 7540 403234 +rect 7604 403170 7632 403234 +rect 6632 403154 7632 403170 +rect 6632 403090 6660 403154 +rect 6724 403090 6740 403154 +rect 6804 403090 6820 403154 +rect 6884 403090 6900 403154 +rect 6964 403090 6980 403154 +rect 7044 403090 7060 403154 +rect 7124 403090 7140 403154 +rect 7204 403090 7220 403154 +rect 7284 403090 7300 403154 +rect 7364 403090 7380 403154 +rect 7444 403090 7460 403154 +rect 7524 403090 7540 403154 +rect 7604 403090 7632 403154 +rect 6632 403074 7632 403090 +rect 6632 403010 6660 403074 +rect 6724 403010 6740 403074 +rect 6804 403010 6820 403074 +rect 6884 403010 6900 403074 +rect 6964 403010 6980 403074 +rect 7044 403010 7060 403074 +rect 7124 403010 7140 403074 +rect 7204 403010 7220 403074 +rect 7284 403010 7300 403074 +rect 7364 403010 7380 403074 +rect 7444 403010 7460 403074 +rect 7524 403010 7540 403074 +rect 7604 403010 7632 403074 +rect 6632 402994 7632 403010 +rect 6632 402930 6660 402994 +rect 6724 402930 6740 402994 +rect 6804 402930 6820 402994 +rect 6884 402930 6900 402994 +rect 6964 402930 6980 402994 +rect 7044 402930 7060 402994 +rect 7124 402930 7140 402994 +rect 7204 402930 7220 402994 +rect 7284 402930 7300 402994 +rect 7364 402930 7380 402994 +rect 7444 402930 7460 402994 +rect 7524 402930 7540 402994 +rect 7604 402930 7632 402994 +rect 6632 402914 7632 402930 +rect 6632 402850 6660 402914 +rect 6724 402850 6740 402914 +rect 6804 402850 6820 402914 +rect 6884 402850 6900 402914 +rect 6964 402850 6980 402914 +rect 7044 402850 7060 402914 +rect 7124 402850 7140 402914 +rect 7204 402850 7220 402914 +rect 7284 402850 7300 402914 +rect 7364 402850 7380 402914 +rect 7444 402850 7460 402914 +rect 7524 402850 7540 402914 +rect 7604 402850 7632 402914 +rect 6632 402834 7632 402850 +rect 6632 402770 6660 402834 +rect 6724 402770 6740 402834 +rect 6804 402770 6820 402834 +rect 6884 402770 6900 402834 +rect 6964 402770 6980 402834 +rect 7044 402770 7060 402834 +rect 7124 402770 7140 402834 +rect 7204 402770 7220 402834 +rect 7284 402770 7300 402834 +rect 7364 402770 7380 402834 +rect 7444 402770 7460 402834 +rect 7524 402770 7540 402834 +rect 7604 402770 7632 402834 +rect 6632 402754 7632 402770 +rect 6632 402690 6660 402754 +rect 6724 402690 6740 402754 +rect 6804 402690 6820 402754 +rect 6884 402690 6900 402754 +rect 6964 402690 6980 402754 +rect 7044 402690 7060 402754 +rect 7124 402690 7140 402754 +rect 7204 402690 7220 402754 +rect 7284 402690 7300 402754 +rect 7364 402690 7380 402754 +rect 7444 402690 7460 402754 +rect 7524 402690 7540 402754 +rect 7604 402690 7632 402754 +rect 6632 402674 7632 402690 +rect 6632 402610 6660 402674 +rect 6724 402610 6740 402674 +rect 6804 402610 6820 402674 +rect 6884 402610 6900 402674 +rect 6964 402610 6980 402674 +rect 7044 402610 7060 402674 +rect 7124 402610 7140 402674 +rect 7204 402610 7220 402674 +rect 7284 402610 7300 402674 +rect 7364 402610 7380 402674 +rect 7444 402610 7460 402674 +rect 7524 402610 7540 402674 +rect 7604 402610 7632 402674 +rect 6632 402594 7632 402610 +rect 6632 402530 6660 402594 +rect 6724 402530 6740 402594 +rect 6804 402530 6820 402594 +rect 6884 402530 6900 402594 +rect 6964 402530 6980 402594 +rect 7044 402530 7060 402594 +rect 7124 402530 7140 402594 +rect 7204 402530 7220 402594 +rect 7284 402530 7300 402594 +rect 7364 402530 7380 402594 +rect 7444 402530 7460 402594 +rect 7524 402530 7540 402594 +rect 7604 402530 7632 402594 +rect 6632 402514 7632 402530 +rect 6632 402450 6660 402514 +rect 6724 402450 6740 402514 +rect 6804 402450 6820 402514 +rect 6884 402450 6900 402514 +rect 6964 402450 6980 402514 +rect 7044 402450 7060 402514 +rect 7124 402450 7140 402514 +rect 7204 402450 7220 402514 +rect 7284 402450 7300 402514 +rect 7364 402450 7380 402514 +rect 7444 402450 7460 402514 +rect 7524 402450 7540 402514 +rect 7604 402450 7632 402514 +rect 6632 402434 7632 402450 +rect 6632 402370 6660 402434 +rect 6724 402370 6740 402434 +rect 6804 402370 6820 402434 +rect 6884 402370 6900 402434 +rect 6964 402370 6980 402434 +rect 7044 402370 7060 402434 +rect 7124 402370 7140 402434 +rect 7204 402370 7220 402434 +rect 7284 402370 7300 402434 +rect 7364 402370 7380 402434 +rect 7444 402370 7460 402434 +rect 7524 402370 7540 402434 +rect 7604 402370 7632 402434 +rect 6632 402354 7632 402370 +rect 6632 402290 6660 402354 +rect 6724 402290 6740 402354 +rect 6804 402290 6820 402354 +rect 6884 402290 6900 402354 +rect 6964 402290 6980 402354 +rect 7044 402290 7060 402354 +rect 7124 402290 7140 402354 +rect 7204 402290 7220 402354 +rect 7284 402290 7300 402354 +rect 7364 402290 7380 402354 +rect 7444 402290 7460 402354 +rect 7524 402290 7540 402354 +rect 7604 402290 7632 402354 +rect 6632 402274 7632 402290 +rect 6632 402210 6660 402274 +rect 6724 402210 6740 402274 +rect 6804 402210 6820 402274 +rect 6884 402210 6900 402274 +rect 6964 402210 6980 402274 +rect 7044 402210 7060 402274 +rect 7124 402210 7140 402274 +rect 7204 402210 7220 402274 +rect 7284 402210 7300 402274 +rect 7364 402210 7380 402274 +rect 7444 402210 7460 402274 +rect 7524 402210 7540 402274 +rect 7604 402210 7632 402274 +rect 6632 402194 7632 402210 +rect 6632 402130 6660 402194 +rect 6724 402130 6740 402194 +rect 6804 402130 6820 402194 +rect 6884 402130 6900 402194 +rect 6964 402130 6980 402194 +rect 7044 402130 7060 402194 +rect 7124 402130 7140 402194 +rect 7204 402130 7220 402194 +rect 7284 402130 7300 402194 +rect 7364 402130 7380 402194 +rect 7444 402130 7460 402194 +rect 7524 402130 7540 402194 +rect 7604 402130 7632 402194 +rect 6632 402114 7632 402130 +rect 6632 402050 6660 402114 +rect 6724 402050 6740 402114 +rect 6804 402050 6820 402114 +rect 6884 402050 6900 402114 +rect 6964 402050 6980 402114 +rect 7044 402050 7060 402114 +rect 7124 402050 7140 402114 +rect 7204 402050 7220 402114 +rect 7284 402050 7300 402114 +rect 7364 402050 7380 402114 +rect 7444 402050 7460 402114 +rect 7524 402050 7540 402114 +rect 7604 402050 7632 402114 +rect 6632 402034 7632 402050 +rect 6632 401970 6660 402034 +rect 6724 401970 6740 402034 +rect 6804 401970 6820 402034 +rect 6884 401970 6900 402034 +rect 6964 401970 6980 402034 +rect 7044 401970 7060 402034 +rect 7124 401970 7140 402034 +rect 7204 401970 7220 402034 +rect 7284 401970 7300 402034 +rect 7364 401970 7380 402034 +rect 7444 401970 7460 402034 +rect 7524 401970 7540 402034 +rect 7604 401970 7632 402034 +rect 6632 401954 7632 401970 +rect 6632 401890 6660 401954 +rect 6724 401890 6740 401954 +rect 6804 401890 6820 401954 +rect 6884 401890 6900 401954 +rect 6964 401890 6980 401954 +rect 7044 401890 7060 401954 +rect 7124 401890 7140 401954 +rect 7204 401890 7220 401954 +rect 7284 401890 7300 401954 +rect 7364 401890 7380 401954 +rect 7444 401890 7460 401954 +rect 7524 401890 7540 401954 +rect 7604 401890 7632 401954 +rect 6632 401874 7632 401890 +rect 6632 401810 6660 401874 +rect 6724 401810 6740 401874 +rect 6804 401810 6820 401874 +rect 6884 401810 6900 401874 +rect 6964 401810 6980 401874 +rect 7044 401810 7060 401874 +rect 7124 401810 7140 401874 +rect 7204 401810 7220 401874 +rect 7284 401810 7300 401874 +rect 7364 401810 7380 401874 +rect 7444 401810 7460 401874 +rect 7524 401810 7540 401874 +rect 7604 401810 7632 401874 +rect 6632 401794 7632 401810 +rect 6632 401730 6660 401794 +rect 6724 401730 6740 401794 +rect 6804 401730 6820 401794 +rect 6884 401730 6900 401794 +rect 6964 401730 6980 401794 +rect 7044 401730 7060 401794 +rect 7124 401730 7140 401794 +rect 7204 401730 7220 401794 +rect 7284 401730 7300 401794 +rect 7364 401730 7380 401794 +rect 7444 401730 7460 401794 +rect 7524 401730 7540 401794 +rect 7604 401730 7632 401794 +rect 6632 401714 7632 401730 +rect 6632 401650 6660 401714 +rect 6724 401650 6740 401714 +rect 6804 401650 6820 401714 +rect 6884 401650 6900 401714 +rect 6964 401650 6980 401714 +rect 7044 401650 7060 401714 +rect 7124 401650 7140 401714 +rect 7204 401650 7220 401714 +rect 7284 401650 7300 401714 +rect 7364 401650 7380 401714 +rect 7444 401650 7460 401714 +rect 7524 401650 7540 401714 +rect 7604 401650 7632 401714 +rect 6632 401634 7632 401650 +rect 6632 401570 6660 401634 +rect 6724 401570 6740 401634 +rect 6804 401570 6820 401634 +rect 6884 401570 6900 401634 +rect 6964 401570 6980 401634 +rect 7044 401570 7060 401634 +rect 7124 401570 7140 401634 +rect 7204 401570 7220 401634 +rect 7284 401570 7300 401634 +rect 7364 401570 7380 401634 +rect 7444 401570 7460 401634 +rect 7524 401570 7540 401634 +rect 7604 401570 7632 401634 +rect 6632 401554 7632 401570 +rect 6632 401490 6660 401554 +rect 6724 401490 6740 401554 +rect 6804 401490 6820 401554 +rect 6884 401490 6900 401554 +rect 6964 401490 6980 401554 +rect 7044 401490 7060 401554 +rect 7124 401490 7140 401554 +rect 7204 401490 7220 401554 +rect 7284 401490 7300 401554 +rect 7364 401490 7380 401554 +rect 7444 401490 7460 401554 +rect 7524 401490 7540 401554 +rect 7604 401490 7632 401554 +rect 6632 401474 7632 401490 +rect 6632 401410 6660 401474 +rect 6724 401410 6740 401474 +rect 6804 401410 6820 401474 +rect 6884 401410 6900 401474 +rect 6964 401410 6980 401474 +rect 7044 401410 7060 401474 +rect 7124 401410 7140 401474 +rect 7204 401410 7220 401474 +rect 7284 401410 7300 401474 +rect 7364 401410 7380 401474 +rect 7444 401410 7460 401474 +rect 7524 401410 7540 401474 +rect 7604 401410 7632 401474 +rect 6632 401394 7632 401410 +rect 6632 401330 6660 401394 +rect 6724 401330 6740 401394 +rect 6804 401330 6820 401394 +rect 6884 401330 6900 401394 +rect 6964 401330 6980 401394 +rect 7044 401330 7060 401394 +rect 7124 401330 7140 401394 +rect 7204 401330 7220 401394 +rect 7284 401330 7300 401394 +rect 7364 401330 7380 401394 +rect 7444 401330 7460 401394 +rect 7524 401330 7540 401394 +rect 7604 401330 7632 401394 +rect 6632 401314 7632 401330 +rect 6632 401250 6660 401314 +rect 6724 401250 6740 401314 +rect 6804 401250 6820 401314 +rect 6884 401250 6900 401314 +rect 6964 401250 6980 401314 +rect 7044 401250 7060 401314 +rect 7124 401250 7140 401314 +rect 7204 401250 7220 401314 +rect 7284 401250 7300 401314 +rect 7364 401250 7380 401314 +rect 7444 401250 7460 401314 +rect 7524 401250 7540 401314 +rect 7604 401250 7632 401314 +rect 6632 401234 7632 401250 +rect 6632 401170 6660 401234 +rect 6724 401170 6740 401234 +rect 6804 401170 6820 401234 +rect 6884 401170 6900 401234 +rect 6964 401170 6980 401234 +rect 7044 401170 7060 401234 +rect 7124 401170 7140 401234 +rect 7204 401170 7220 401234 +rect 7284 401170 7300 401234 +rect 7364 401170 7380 401234 +rect 7444 401170 7460 401234 +rect 7524 401170 7540 401234 +rect 7604 401170 7632 401234 +rect 6632 401154 7632 401170 +rect 6632 401090 6660 401154 +rect 6724 401090 6740 401154 +rect 6804 401090 6820 401154 +rect 6884 401090 6900 401154 +rect 6964 401090 6980 401154 +rect 7044 401090 7060 401154 +rect 7124 401090 7140 401154 +rect 7204 401090 7220 401154 +rect 7284 401090 7300 401154 +rect 7364 401090 7380 401154 +rect 7444 401090 7460 401154 +rect 7524 401090 7540 401154 +rect 7604 401090 7632 401154 +rect 6632 401074 7632 401090 +rect 6632 401010 6660 401074 +rect 6724 401010 6740 401074 +rect 6804 401010 6820 401074 +rect 6884 401010 6900 401074 +rect 6964 401010 6980 401074 +rect 7044 401010 7060 401074 +rect 7124 401010 7140 401074 +rect 7204 401010 7220 401074 +rect 7284 401010 7300 401074 +rect 7364 401010 7380 401074 +rect 7444 401010 7460 401074 +rect 7524 401010 7540 401074 +rect 7604 401010 7632 401074 +rect 6632 400994 7632 401010 +rect 6632 400930 6660 400994 +rect 6724 400930 6740 400994 +rect 6804 400930 6820 400994 +rect 6884 400930 6900 400994 +rect 6964 400930 6980 400994 +rect 7044 400930 7060 400994 +rect 7124 400930 7140 400994 +rect 7204 400930 7220 400994 +rect 7284 400930 7300 400994 +rect 7364 400930 7380 400994 +rect 7444 400930 7460 400994 +rect 7524 400930 7540 400994 +rect 7604 400930 7632 400994 +rect 6632 400914 7632 400930 +rect 6632 400850 6660 400914 +rect 6724 400850 6740 400914 +rect 6804 400850 6820 400914 +rect 6884 400850 6900 400914 +rect 6964 400850 6980 400914 +rect 7044 400850 7060 400914 +rect 7124 400850 7140 400914 +rect 7204 400850 7220 400914 +rect 7284 400850 7300 400914 +rect 7364 400850 7380 400914 +rect 7444 400850 7460 400914 +rect 7524 400850 7540 400914 +rect 7604 400850 7632 400914 +rect 6632 400834 7632 400850 +rect 6632 400770 6660 400834 +rect 6724 400770 6740 400834 +rect 6804 400770 6820 400834 +rect 6884 400770 6900 400834 +rect 6964 400770 6980 400834 +rect 7044 400770 7060 400834 +rect 7124 400770 7140 400834 +rect 7204 400770 7220 400834 +rect 7284 400770 7300 400834 +rect 7364 400770 7380 400834 +rect 7444 400770 7460 400834 +rect 7524 400770 7540 400834 +rect 7604 400770 7632 400834 +rect 6632 400754 7632 400770 +rect 6632 400690 6660 400754 +rect 6724 400690 6740 400754 +rect 6804 400690 6820 400754 +rect 6884 400690 6900 400754 +rect 6964 400690 6980 400754 +rect 7044 400690 7060 400754 +rect 7124 400690 7140 400754 +rect 7204 400690 7220 400754 +rect 7284 400690 7300 400754 +rect 7364 400690 7380 400754 +rect 7444 400690 7460 400754 +rect 7524 400690 7540 400754 +rect 7604 400690 7632 400754 +rect 6632 400674 7632 400690 +rect 6632 400610 6660 400674 +rect 6724 400610 6740 400674 +rect 6804 400610 6820 400674 +rect 6884 400610 6900 400674 +rect 6964 400610 6980 400674 +rect 7044 400610 7060 400674 +rect 7124 400610 7140 400674 +rect 7204 400610 7220 400674 +rect 7284 400610 7300 400674 +rect 7364 400610 7380 400674 +rect 7444 400610 7460 400674 +rect 7524 400610 7540 400674 +rect 7604 400610 7632 400674 +rect 6632 400594 7632 400610 +rect 6632 400530 6660 400594 +rect 6724 400530 6740 400594 +rect 6804 400530 6820 400594 +rect 6884 400530 6900 400594 +rect 6964 400530 6980 400594 +rect 7044 400530 7060 400594 +rect 7124 400530 7140 400594 +rect 7204 400530 7220 400594 +rect 7284 400530 7300 400594 +rect 7364 400530 7380 400594 +rect 7444 400530 7460 400594 +rect 7524 400530 7540 400594 +rect 7604 400530 7632 400594 +rect 6632 400514 7632 400530 +rect 6632 400450 6660 400514 +rect 6724 400450 6740 400514 +rect 6804 400450 6820 400514 +rect 6884 400450 6900 400514 +rect 6964 400450 6980 400514 +rect 7044 400450 7060 400514 +rect 7124 400450 7140 400514 +rect 7204 400450 7220 400514 +rect 7284 400450 7300 400514 +rect 7364 400450 7380 400514 +rect 7444 400450 7460 400514 +rect 7524 400450 7540 400514 +rect 7604 400450 7632 400514 +rect 6632 400434 7632 400450 +rect 6632 400370 6660 400434 +rect 6724 400370 6740 400434 +rect 6804 400370 6820 400434 +rect 6884 400370 6900 400434 +rect 6964 400370 6980 400434 +rect 7044 400370 7060 400434 +rect 7124 400370 7140 400434 +rect 7204 400370 7220 400434 +rect 7284 400370 7300 400434 +rect 7364 400370 7380 400434 +rect 7444 400370 7460 400434 +rect 7524 400370 7540 400434 +rect 7604 400370 7632 400434 +rect 6632 400354 7632 400370 +rect 6632 400290 6660 400354 +rect 6724 400290 6740 400354 +rect 6804 400290 6820 400354 +rect 6884 400290 6900 400354 +rect 6964 400290 6980 400354 +rect 7044 400290 7060 400354 +rect 7124 400290 7140 400354 +rect 7204 400290 7220 400354 +rect 7284 400290 7300 400354 +rect 7364 400290 7380 400354 +rect 7444 400290 7460 400354 +rect 7524 400290 7540 400354 +rect 7604 400290 7632 400354 +rect 6632 400274 7632 400290 +rect 6632 400210 6660 400274 +rect 6724 400210 6740 400274 +rect 6804 400210 6820 400274 +rect 6884 400210 6900 400274 +rect 6964 400210 6980 400274 +rect 7044 400210 7060 400274 +rect 7124 400210 7140 400274 +rect 7204 400210 7220 400274 +rect 7284 400210 7300 400274 +rect 7364 400210 7380 400274 +rect 7444 400210 7460 400274 +rect 7524 400210 7540 400274 +rect 7604 400210 7632 400274 +rect 6632 400194 7632 400210 +rect 6632 400130 6660 400194 +rect 6724 400130 6740 400194 +rect 6804 400130 6820 400194 +rect 6884 400130 6900 400194 +rect 6964 400130 6980 400194 +rect 7044 400130 7060 400194 +rect 7124 400130 7140 400194 +rect 7204 400130 7220 400194 +rect 7284 400130 7300 400194 +rect 7364 400130 7380 400194 +rect 7444 400130 7460 400194 +rect 7524 400130 7540 400194 +rect 7604 400130 7632 400194 +rect 6632 400114 7632 400130 +rect 6632 400050 6660 400114 +rect 6724 400050 6740 400114 +rect 6804 400050 6820 400114 +rect 6884 400050 6900 400114 +rect 6964 400050 6980 400114 +rect 7044 400050 7060 400114 +rect 7124 400050 7140 400114 +rect 7204 400050 7220 400114 +rect 7284 400050 7300 400114 +rect 7364 400050 7380 400114 +rect 7444 400050 7460 400114 +rect 7524 400050 7540 400114 +rect 7604 400050 7632 400114 +rect 6632 400034 7632 400050 +rect 6632 399970 6660 400034 +rect 6724 399970 6740 400034 +rect 6804 399970 6820 400034 +rect 6884 399970 6900 400034 +rect 6964 399970 6980 400034 +rect 7044 399970 7060 400034 +rect 7124 399970 7140 400034 +rect 7204 399970 7220 400034 +rect 7284 399970 7300 400034 +rect 7364 399970 7380 400034 +rect 7444 399970 7460 400034 +rect 7524 399970 7540 400034 +rect 7604 399970 7632 400034 +rect 6632 399954 7632 399970 +rect 6632 399890 6660 399954 +rect 6724 399890 6740 399954 +rect 6804 399890 6820 399954 +rect 6884 399890 6900 399954 +rect 6964 399890 6980 399954 +rect 7044 399890 7060 399954 +rect 7124 399890 7140 399954 +rect 7204 399890 7220 399954 +rect 7284 399890 7300 399954 +rect 7364 399890 7380 399954 +rect 7444 399890 7460 399954 +rect 7524 399890 7540 399954 +rect 7604 399890 7632 399954 +rect 6632 399874 7632 399890 +rect 6632 399810 6660 399874 +rect 6724 399810 6740 399874 +rect 6804 399810 6820 399874 +rect 6884 399810 6900 399874 +rect 6964 399810 6980 399874 +rect 7044 399810 7060 399874 +rect 7124 399810 7140 399874 +rect 7204 399810 7220 399874 +rect 7284 399810 7300 399874 +rect 7364 399810 7380 399874 +rect 7444 399810 7460 399874 +rect 7524 399810 7540 399874 +rect 7604 399810 7632 399874 +rect 6632 399794 7632 399810 +rect 6632 399730 6660 399794 +rect 6724 399730 6740 399794 +rect 6804 399730 6820 399794 +rect 6884 399730 6900 399794 +rect 6964 399730 6980 399794 +rect 7044 399730 7060 399794 +rect 7124 399730 7140 399794 +rect 7204 399730 7220 399794 +rect 7284 399730 7300 399794 +rect 7364 399730 7380 399794 +rect 7444 399730 7460 399794 +rect 7524 399730 7540 399794 +rect 7604 399730 7632 399794 +rect 6632 399714 7632 399730 +rect 6632 399650 6660 399714 +rect 6724 399650 6740 399714 +rect 6804 399650 6820 399714 +rect 6884 399650 6900 399714 +rect 6964 399650 6980 399714 +rect 7044 399650 7060 399714 +rect 7124 399650 7140 399714 +rect 7204 399650 7220 399714 +rect 7284 399650 7300 399714 +rect 7364 399650 7380 399714 +rect 7444 399650 7460 399714 +rect 7524 399650 7540 399714 +rect 7604 399650 7632 399714 +rect 6632 399634 7632 399650 +rect 6632 399570 6660 399634 +rect 6724 399570 6740 399634 +rect 6804 399570 6820 399634 +rect 6884 399570 6900 399634 +rect 6964 399570 6980 399634 +rect 7044 399570 7060 399634 +rect 7124 399570 7140 399634 +rect 7204 399570 7220 399634 +rect 7284 399570 7300 399634 +rect 7364 399570 7380 399634 +rect 7444 399570 7460 399634 +rect 7524 399570 7540 399634 +rect 7604 399570 7632 399634 +rect 6632 399554 7632 399570 +rect 6632 399490 6660 399554 +rect 6724 399490 6740 399554 +rect 6804 399490 6820 399554 +rect 6884 399490 6900 399554 +rect 6964 399490 6980 399554 +rect 7044 399490 7060 399554 +rect 7124 399490 7140 399554 +rect 7204 399490 7220 399554 +rect 7284 399490 7300 399554 +rect 7364 399490 7380 399554 +rect 7444 399490 7460 399554 +rect 7524 399490 7540 399554 +rect 7604 399490 7632 399554 +rect 6632 399474 7632 399490 +rect 6632 399410 6660 399474 +rect 6724 399410 6740 399474 +rect 6804 399410 6820 399474 +rect 6884 399410 6900 399474 +rect 6964 399410 6980 399474 +rect 7044 399410 7060 399474 +rect 7124 399410 7140 399474 +rect 7204 399410 7220 399474 +rect 7284 399410 7300 399474 +rect 7364 399410 7380 399474 +rect 7444 399410 7460 399474 +rect 7524 399410 7540 399474 +rect 7604 399410 7632 399474 +rect 6632 399394 7632 399410 +rect 6632 399330 6660 399394 +rect 6724 399330 6740 399394 +rect 6804 399330 6820 399394 +rect 6884 399330 6900 399394 +rect 6964 399330 6980 399394 +rect 7044 399330 7060 399394 +rect 7124 399330 7140 399394 +rect 7204 399330 7220 399394 +rect 7284 399330 7300 399394 +rect 7364 399330 7380 399394 +rect 7444 399330 7460 399394 +rect 7524 399330 7540 399394 +rect 7604 399330 7632 399394 +rect 6632 399314 7632 399330 +rect 6632 399250 6660 399314 +rect 6724 399250 6740 399314 +rect 6804 399250 6820 399314 +rect 6884 399250 6900 399314 +rect 6964 399250 6980 399314 +rect 7044 399250 7060 399314 +rect 7124 399250 7140 399314 +rect 7204 399250 7220 399314 +rect 7284 399250 7300 399314 +rect 7364 399250 7380 399314 +rect 7444 399250 7460 399314 +rect 7524 399250 7540 399314 +rect 7604 399250 7632 399314 +rect 6632 399234 7632 399250 +rect 6632 399170 6660 399234 +rect 6724 399170 6740 399234 +rect 6804 399170 6820 399234 +rect 6884 399170 6900 399234 +rect 6964 399170 6980 399234 +rect 7044 399170 7060 399234 +rect 7124 399170 7140 399234 +rect 7204 399170 7220 399234 +rect 7284 399170 7300 399234 +rect 7364 399170 7380 399234 +rect 7444 399170 7460 399234 +rect 7524 399170 7540 399234 +rect 7604 399170 7632 399234 +rect 6632 399154 7632 399170 +rect 6632 399090 6660 399154 +rect 6724 399090 6740 399154 +rect 6804 399090 6820 399154 +rect 6884 399090 6900 399154 +rect 6964 399090 6980 399154 +rect 7044 399090 7060 399154 +rect 7124 399090 7140 399154 +rect 7204 399090 7220 399154 +rect 7284 399090 7300 399154 +rect 7364 399090 7380 399154 +rect 7444 399090 7460 399154 +rect 7524 399090 7540 399154 +rect 7604 399090 7632 399154 +rect 6632 399074 7632 399090 +rect 6632 399010 6660 399074 +rect 6724 399010 6740 399074 +rect 6804 399010 6820 399074 +rect 6884 399010 6900 399074 +rect 6964 399010 6980 399074 +rect 7044 399010 7060 399074 +rect 7124 399010 7140 399074 +rect 7204 399010 7220 399074 +rect 7284 399010 7300 399074 +rect 7364 399010 7380 399074 +rect 7444 399010 7460 399074 +rect 7524 399010 7540 399074 +rect 7604 399010 7632 399074 +rect 6632 398994 7632 399010 +rect 6632 398930 6660 398994 +rect 6724 398930 6740 398994 +rect 6804 398930 6820 398994 +rect 6884 398930 6900 398994 +rect 6964 398930 6980 398994 +rect 7044 398930 7060 398994 +rect 7124 398930 7140 398994 +rect 7204 398930 7220 398994 +rect 7284 398930 7300 398994 +rect 7364 398930 7380 398994 +rect 7444 398930 7460 398994 +rect 7524 398930 7540 398994 +rect 7604 398930 7632 398994 +rect 6632 398914 7632 398930 +rect 6632 398850 6660 398914 +rect 6724 398850 6740 398914 +rect 6804 398850 6820 398914 +rect 6884 398850 6900 398914 +rect 6964 398850 6980 398914 +rect 7044 398850 7060 398914 +rect 7124 398850 7140 398914 +rect 7204 398850 7220 398914 +rect 7284 398850 7300 398914 +rect 7364 398850 7380 398914 +rect 7444 398850 7460 398914 +rect 7524 398850 7540 398914 +rect 7604 398850 7632 398914 +rect 6632 398834 7632 398850 +rect 6632 398770 6660 398834 +rect 6724 398770 6740 398834 +rect 6804 398770 6820 398834 +rect 6884 398770 6900 398834 +rect 6964 398770 6980 398834 +rect 7044 398770 7060 398834 +rect 7124 398770 7140 398834 +rect 7204 398770 7220 398834 +rect 7284 398770 7300 398834 +rect 7364 398770 7380 398834 +rect 7444 398770 7460 398834 +rect 7524 398770 7540 398834 +rect 7604 398770 7632 398834 +rect 6632 384950 7632 398770 +rect 6632 384714 6694 384950 +rect 6930 384714 7014 384950 +rect 7250 384714 7334 384950 +rect 7570 384714 7632 384950 +rect 6632 384630 7632 384714 +rect 6632 384394 6694 384630 +rect 6930 384394 7014 384630 +rect 7250 384394 7334 384630 +rect 7570 384394 7632 384630 +rect 6632 348950 7632 384394 +rect 6632 348714 6694 348950 +rect 6930 348714 7014 348950 +rect 7250 348714 7334 348950 +rect 7570 348714 7632 348950 +rect 6632 348630 7632 348714 +rect 6632 348394 6694 348630 +rect 6930 348394 7014 348630 +rect 7250 348394 7334 348630 +rect 7570 348394 7632 348630 +rect 6632 312950 7632 348394 +rect 6632 312714 6694 312950 +rect 6930 312714 7014 312950 +rect 7250 312714 7334 312950 +rect 7570 312714 7632 312950 +rect 6632 312630 7632 312714 +rect 6632 312394 6694 312630 +rect 6930 312394 7014 312630 +rect 7250 312394 7334 312630 +rect 7570 312394 7632 312630 +rect 6632 276950 7632 312394 +rect 6632 276714 6694 276950 +rect 6930 276714 7014 276950 +rect 7250 276714 7334 276950 +rect 7570 276714 7632 276950 +rect 6632 276630 7632 276714 +rect 6632 276394 6694 276630 +rect 6930 276394 7014 276630 +rect 7250 276394 7334 276630 +rect 7570 276394 7632 276630 +rect 3371 273052 3437 273053 +rect 3371 272988 3372 273052 +rect 3436 272988 3437 273052 +rect 3371 272987 3437 272988 +rect 384 271260 490 271282 +rect 381 271259 490 271260 +rect 381 271195 382 271259 +rect 446 271195 490 271259 +rect 381 271194 490 271195 +rect 384 271138 490 271194 +rect 430 270605 490 271138 +rect 427 270604 493 270605 +rect 427 270540 428 270604 +rect 492 270540 493 270604 +rect 427 270539 493 270540 +rect 243 263668 309 263669 +rect 243 263604 244 263668 +rect 308 263604 309 263668 +rect 243 263603 309 263604 +rect 6632 240950 7632 276394 +rect 6632 240714 6694 240950 +rect 6930 240714 7014 240950 +rect 7250 240714 7334 240950 +rect 7570 240714 7632 240950 +rect 6632 240630 7632 240714 +rect 6632 240394 6694 240630 +rect 6930 240394 7014 240630 +rect 7250 240394 7334 240630 +rect 7570 240394 7632 240630 rect 427 239052 493 239053 rect 427 238988 428 239052 rect 492 238988 493 239052 @@ -16897,16 +28886,6 @@ rect 59 227291 125 227292 rect 62 218653 122 227291 rect 430 226813 490 234091 rect 614 231740 674 234710 -rect 9312 233510 10312 268954 -rect 9312 233274 9374 233510 -rect 9610 233274 9694 233510 -rect 9930 233274 10014 233510 -rect 10250 233274 10312 233510 -rect 9312 233190 10312 233274 -rect 9312 232954 9374 233190 -rect 9610 232954 9694 233190 -rect 9930 232954 10014 233190 -rect 10250 232954 10312 233190 rect 611 231739 677 231740 rect 611 231675 612 231739 rect 676 231675 677 231739 @@ -16951,16 +28930,16 @@ rect 59 218652 125 218653 rect 59 218588 60 218652 rect 124 218588 125 218652 rect 59 218587 125 218588 -rect 9312 197510 10312 232954 -rect 9312 197274 9374 197510 -rect 9610 197274 9694 197510 -rect 9930 197274 10014 197510 -rect 10250 197274 10312 197510 -rect 9312 197190 10312 197274 -rect 9312 196954 9374 197190 -rect 9610 196954 9694 197190 -rect 9930 196954 10014 197190 -rect 10250 196954 10312 197190 +rect 6632 204950 7632 240394 +rect 6632 204714 6694 204950 +rect 6930 204714 7014 204950 +rect 7250 204714 7334 204950 +rect 7570 204714 7632 204950 +rect 6632 204630 7632 204714 +rect 6632 204394 6694 204630 +rect 6930 204394 7014 204630 +rect 7250 204394 7334 204630 +rect 7570 204394 7632 204630 rect 611 193900 677 193901 rect 611 193836 612 193900 rect 676 193836 677 193900 @@ -16990,16 +28969,16 @@ rect 59 175540 125 175541 rect 59 175476 60 175540 rect 124 175476 125 175540 rect 59 175475 125 175476 -rect 9312 161510 10312 196954 -rect 9312 161274 9374 161510 -rect 9610 161274 9694 161510 -rect 9930 161274 10014 161510 -rect 10250 161274 10312 161510 -rect 9312 161190 10312 161274 -rect 9312 160954 9374 161190 -rect 9610 160954 9694 161190 -rect 9930 160954 10014 161190 -rect 10250 160954 10312 161190 +rect 6632 168950 7632 204394 +rect 6632 168714 6694 168950 +rect 6930 168714 7014 168950 +rect 7250 168714 7334 168950 +rect 7570 168714 7632 168950 +rect 6632 168630 7632 168714 +rect 6632 168394 6694 168630 +rect 6930 168394 7014 168630 +rect 7250 168394 7334 168630 +rect 7570 168394 7632 168630 rect 381 152699 447 152700 rect 381 152635 382 152699 rect 446 152697 447 152699 @@ -17057,10 +29036,3071 @@ rect 427 134642 428 134706 rect 492 134642 493 134706 rect 427 134641 493 134642 rect 614 132707 674 140795 +rect 6632 132950 7632 168394 +rect 6632 132714 6694 132950 +rect 6930 132714 7014 132950 +rect 7250 132714 7334 132950 +rect 7570 132714 7632 132950 rect 611 132706 677 132707 rect 611 132642 612 132706 rect 676 132642 677 132706 rect 611 132641 677 132642 +rect 6632 132630 7632 132714 +rect 6632 132394 6694 132630 +rect 6930 132394 7014 132630 +rect 7250 132394 7334 132630 +rect 7570 132394 7632 132630 +rect 6632 96950 7632 132394 +rect 6632 96714 6694 96950 +rect 6930 96714 7014 96950 +rect 7250 96714 7334 96950 +rect 7570 96714 7632 96950 +rect 6632 96630 7632 96714 +rect 6632 96394 6694 96630 +rect 6930 96394 7014 96630 +rect 7250 96394 7334 96630 +rect 7570 96394 7632 96630 +rect 6632 60950 7632 96394 +rect 6632 60714 6694 60950 +rect 6930 60714 7014 60950 +rect 7250 60714 7334 60950 +rect 7570 60714 7632 60950 +rect 6632 60630 7632 60714 +rect 6632 60394 6694 60630 +rect 6930 60394 7014 60630 +rect 7250 60394 7334 60630 +rect 7570 60394 7632 60630 +rect 6632 24950 7632 60394 +rect 6632 24714 6694 24950 +rect 6930 24714 7014 24950 +rect 7250 24714 7334 24950 +rect 7570 24714 7632 24950 +rect 6632 24630 7632 24714 +rect 6632 24394 6694 24630 +rect 6930 24394 7014 24630 +rect 7250 24394 7334 24630 +rect 7570 24394 7632 24630 +rect 6632 8030 7632 24394 +rect 7972 945138 8972 945200 +rect 7972 944902 8034 945138 +rect 8270 944902 8354 945138 +rect 8590 944902 8674 945138 +rect 8910 944902 8972 945138 +rect 7972 944818 8972 944902 +rect 7972 944582 8034 944818 +rect 8270 944582 8354 944818 +rect 8590 944582 8674 944818 +rect 8910 944582 8972 944818 +rect 7972 944498 8972 944582 +rect 7972 944262 8034 944498 +rect 8270 944262 8354 944498 +rect 8590 944262 8674 944498 +rect 8910 944262 8972 944498 +rect 7972 921230 8972 944262 +rect 20182 945138 20802 945200 +rect 20182 944902 20214 945138 +rect 20450 944902 20534 945138 +rect 20770 944902 20802 945138 +rect 20182 944818 20802 944902 +rect 20182 944582 20214 944818 +rect 20450 944582 20534 944818 +rect 20770 944582 20802 944818 +rect 20182 944498 20802 944582 +rect 20182 944262 20214 944498 +rect 20450 944262 20534 944498 +rect 20770 944262 20802 944498 +rect 7972 920994 8034 921230 +rect 8270 920994 8354 921230 +rect 8590 920994 8674 921230 +rect 8910 920994 8972 921230 +rect 7972 920910 8972 920994 +rect 7972 920674 8034 920910 +rect 8270 920674 8354 920910 +rect 8590 920674 8674 920910 +rect 8910 920674 8972 920910 +rect 7972 885230 8972 920674 +rect 7972 884994 8034 885230 +rect 8270 884994 8354 885230 +rect 8590 884994 8674 885230 +rect 8910 884994 8972 885230 +rect 7972 884910 8972 884994 +rect 7972 884800 8034 884910 +rect 8270 884800 8354 884910 +rect 8590 884800 8674 884910 +rect 8910 884800 8972 884910 +rect 7972 884736 8000 884800 +rect 8304 884736 8320 884800 +rect 8624 884736 8640 884800 +rect 8944 884736 8972 884800 +rect 7972 884720 8034 884736 +rect 8270 884720 8354 884736 +rect 8590 884720 8674 884736 +rect 8910 884720 8972 884736 +rect 7972 884656 8000 884720 +rect 8064 884656 8080 884674 +rect 8144 884656 8160 884674 +rect 8224 884656 8240 884674 +rect 8304 884656 8320 884720 +rect 8384 884656 8400 884674 +rect 8464 884656 8480 884674 +rect 8544 884656 8560 884674 +rect 8624 884656 8640 884720 +rect 8704 884656 8720 884674 +rect 8784 884656 8800 884674 +rect 8864 884656 8880 884674 +rect 8944 884656 8972 884720 +rect 7972 884640 8972 884656 +rect 7972 884576 8000 884640 +rect 8064 884576 8080 884640 +rect 8144 884576 8160 884640 +rect 8224 884576 8240 884640 +rect 8304 884576 8320 884640 +rect 8384 884576 8400 884640 +rect 8464 884576 8480 884640 +rect 8544 884576 8560 884640 +rect 8624 884576 8640 884640 +rect 8704 884576 8720 884640 +rect 8784 884576 8800 884640 +rect 8864 884576 8880 884640 +rect 8944 884576 8972 884640 +rect 7972 884560 8972 884576 +rect 7972 884496 8000 884560 +rect 8064 884496 8080 884560 +rect 8144 884496 8160 884560 +rect 8224 884496 8240 884560 +rect 8304 884496 8320 884560 +rect 8384 884496 8400 884560 +rect 8464 884496 8480 884560 +rect 8544 884496 8560 884560 +rect 8624 884496 8640 884560 +rect 8704 884496 8720 884560 +rect 8784 884496 8800 884560 +rect 8864 884496 8880 884560 +rect 8944 884496 8972 884560 +rect 7972 884480 8972 884496 +rect 7972 884416 8000 884480 +rect 8064 884416 8080 884480 +rect 8144 884416 8160 884480 +rect 8224 884416 8240 884480 +rect 8304 884416 8320 884480 +rect 8384 884416 8400 884480 +rect 8464 884416 8480 884480 +rect 8544 884416 8560 884480 +rect 8624 884416 8640 884480 +rect 8704 884416 8720 884480 +rect 8784 884416 8800 884480 +rect 8864 884416 8880 884480 +rect 8944 884416 8972 884480 +rect 7972 884400 8972 884416 +rect 7972 884336 8000 884400 +rect 8064 884336 8080 884400 +rect 8144 884336 8160 884400 +rect 8224 884336 8240 884400 +rect 8304 884336 8320 884400 +rect 8384 884336 8400 884400 +rect 8464 884336 8480 884400 +rect 8544 884336 8560 884400 +rect 8624 884336 8640 884400 +rect 8704 884336 8720 884400 +rect 8784 884336 8800 884400 +rect 8864 884336 8880 884400 +rect 8944 884336 8972 884400 +rect 7972 884320 8972 884336 +rect 7972 884256 8000 884320 +rect 8064 884256 8080 884320 +rect 8144 884256 8160 884320 +rect 8224 884256 8240 884320 +rect 8304 884256 8320 884320 +rect 8384 884256 8400 884320 +rect 8464 884256 8480 884320 +rect 8544 884256 8560 884320 +rect 8624 884256 8640 884320 +rect 8704 884256 8720 884320 +rect 8784 884256 8800 884320 +rect 8864 884256 8880 884320 +rect 8944 884256 8972 884320 +rect 7972 884240 8972 884256 +rect 7972 884176 8000 884240 +rect 8064 884176 8080 884240 +rect 8144 884176 8160 884240 +rect 8224 884176 8240 884240 +rect 8304 884176 8320 884240 +rect 8384 884176 8400 884240 +rect 8464 884176 8480 884240 +rect 8544 884176 8560 884240 +rect 8624 884176 8640 884240 +rect 8704 884176 8720 884240 +rect 8784 884176 8800 884240 +rect 8864 884176 8880 884240 +rect 8944 884176 8972 884240 +rect 7972 884160 8972 884176 +rect 7972 884096 8000 884160 +rect 8064 884096 8080 884160 +rect 8144 884096 8160 884160 +rect 8224 884096 8240 884160 +rect 8304 884096 8320 884160 +rect 8384 884096 8400 884160 +rect 8464 884096 8480 884160 +rect 8544 884096 8560 884160 +rect 8624 884096 8640 884160 +rect 8704 884096 8720 884160 +rect 8784 884096 8800 884160 +rect 8864 884096 8880 884160 +rect 8944 884096 8972 884160 +rect 7972 884080 8972 884096 +rect 7972 884016 8000 884080 +rect 8064 884016 8080 884080 +rect 8144 884016 8160 884080 +rect 8224 884016 8240 884080 +rect 8304 884016 8320 884080 +rect 8384 884016 8400 884080 +rect 8464 884016 8480 884080 +rect 8544 884016 8560 884080 +rect 8624 884016 8640 884080 +rect 8704 884016 8720 884080 +rect 8784 884016 8800 884080 +rect 8864 884016 8880 884080 +rect 8944 884016 8972 884080 +rect 7972 884000 8972 884016 +rect 7972 883936 8000 884000 +rect 8064 883936 8080 884000 +rect 8144 883936 8160 884000 +rect 8224 883936 8240 884000 +rect 8304 883936 8320 884000 +rect 8384 883936 8400 884000 +rect 8464 883936 8480 884000 +rect 8544 883936 8560 884000 +rect 8624 883936 8640 884000 +rect 8704 883936 8720 884000 +rect 8784 883936 8800 884000 +rect 8864 883936 8880 884000 +rect 8944 883936 8972 884000 +rect 7972 883920 8972 883936 +rect 7972 883856 8000 883920 +rect 8064 883856 8080 883920 +rect 8144 883856 8160 883920 +rect 8224 883856 8240 883920 +rect 8304 883856 8320 883920 +rect 8384 883856 8400 883920 +rect 8464 883856 8480 883920 +rect 8544 883856 8560 883920 +rect 8624 883856 8640 883920 +rect 8704 883856 8720 883920 +rect 8784 883856 8800 883920 +rect 8864 883856 8880 883920 +rect 8944 883856 8972 883920 +rect 7972 883840 8972 883856 +rect 7972 883776 8000 883840 +rect 8064 883776 8080 883840 +rect 8144 883776 8160 883840 +rect 8224 883776 8240 883840 +rect 8304 883776 8320 883840 +rect 8384 883776 8400 883840 +rect 8464 883776 8480 883840 +rect 8544 883776 8560 883840 +rect 8624 883776 8640 883840 +rect 8704 883776 8720 883840 +rect 8784 883776 8800 883840 +rect 8864 883776 8880 883840 +rect 8944 883776 8972 883840 +rect 7972 883760 8972 883776 +rect 7972 883696 8000 883760 +rect 8064 883696 8080 883760 +rect 8144 883696 8160 883760 +rect 8224 883696 8240 883760 +rect 8304 883696 8320 883760 +rect 8384 883696 8400 883760 +rect 8464 883696 8480 883760 +rect 8544 883696 8560 883760 +rect 8624 883696 8640 883760 +rect 8704 883696 8720 883760 +rect 8784 883696 8800 883760 +rect 8864 883696 8880 883760 +rect 8944 883696 8972 883760 +rect 7972 883680 8972 883696 +rect 7972 883616 8000 883680 +rect 8064 883616 8080 883680 +rect 8144 883616 8160 883680 +rect 8224 883616 8240 883680 +rect 8304 883616 8320 883680 +rect 8384 883616 8400 883680 +rect 8464 883616 8480 883680 +rect 8544 883616 8560 883680 +rect 8624 883616 8640 883680 +rect 8704 883616 8720 883680 +rect 8784 883616 8800 883680 +rect 8864 883616 8880 883680 +rect 8944 883616 8972 883680 +rect 7972 883600 8972 883616 +rect 7972 883536 8000 883600 +rect 8064 883536 8080 883600 +rect 8144 883536 8160 883600 +rect 8224 883536 8240 883600 +rect 8304 883536 8320 883600 +rect 8384 883536 8400 883600 +rect 8464 883536 8480 883600 +rect 8544 883536 8560 883600 +rect 8624 883536 8640 883600 +rect 8704 883536 8720 883600 +rect 8784 883536 8800 883600 +rect 8864 883536 8880 883600 +rect 8944 883536 8972 883600 +rect 7972 883520 8972 883536 +rect 7972 883456 8000 883520 +rect 8064 883456 8080 883520 +rect 8144 883456 8160 883520 +rect 8224 883456 8240 883520 +rect 8304 883456 8320 883520 +rect 8384 883456 8400 883520 +rect 8464 883456 8480 883520 +rect 8544 883456 8560 883520 +rect 8624 883456 8640 883520 +rect 8704 883456 8720 883520 +rect 8784 883456 8800 883520 +rect 8864 883456 8880 883520 +rect 8944 883456 8972 883520 +rect 7972 883440 8972 883456 +rect 7972 883376 8000 883440 +rect 8064 883376 8080 883440 +rect 8144 883376 8160 883440 +rect 8224 883376 8240 883440 +rect 8304 883376 8320 883440 +rect 8384 883376 8400 883440 +rect 8464 883376 8480 883440 +rect 8544 883376 8560 883440 +rect 8624 883376 8640 883440 +rect 8704 883376 8720 883440 +rect 8784 883376 8800 883440 +rect 8864 883376 8880 883440 +rect 8944 883376 8972 883440 +rect 7972 883360 8972 883376 +rect 7972 883296 8000 883360 +rect 8064 883296 8080 883360 +rect 8144 883296 8160 883360 +rect 8224 883296 8240 883360 +rect 8304 883296 8320 883360 +rect 8384 883296 8400 883360 +rect 8464 883296 8480 883360 +rect 8544 883296 8560 883360 +rect 8624 883296 8640 883360 +rect 8704 883296 8720 883360 +rect 8784 883296 8800 883360 +rect 8864 883296 8880 883360 +rect 8944 883296 8972 883360 +rect 7972 883280 8972 883296 +rect 7972 883216 8000 883280 +rect 8064 883216 8080 883280 +rect 8144 883216 8160 883280 +rect 8224 883216 8240 883280 +rect 8304 883216 8320 883280 +rect 8384 883216 8400 883280 +rect 8464 883216 8480 883280 +rect 8544 883216 8560 883280 +rect 8624 883216 8640 883280 +rect 8704 883216 8720 883280 +rect 8784 883216 8800 883280 +rect 8864 883216 8880 883280 +rect 8944 883216 8972 883280 +rect 7972 883200 8972 883216 +rect 7972 883136 8000 883200 +rect 8064 883136 8080 883200 +rect 8144 883136 8160 883200 +rect 8224 883136 8240 883200 +rect 8304 883136 8320 883200 +rect 8384 883136 8400 883200 +rect 8464 883136 8480 883200 +rect 8544 883136 8560 883200 +rect 8624 883136 8640 883200 +rect 8704 883136 8720 883200 +rect 8784 883136 8800 883200 +rect 8864 883136 8880 883200 +rect 8944 883136 8972 883200 +rect 7972 883120 8972 883136 +rect 7972 883056 8000 883120 +rect 8064 883056 8080 883120 +rect 8144 883056 8160 883120 +rect 8224 883056 8240 883120 +rect 8304 883056 8320 883120 +rect 8384 883056 8400 883120 +rect 8464 883056 8480 883120 +rect 8544 883056 8560 883120 +rect 8624 883056 8640 883120 +rect 8704 883056 8720 883120 +rect 8784 883056 8800 883120 +rect 8864 883056 8880 883120 +rect 8944 883056 8972 883120 +rect 7972 883040 8972 883056 +rect 7972 882976 8000 883040 +rect 8064 882976 8080 883040 +rect 8144 882976 8160 883040 +rect 8224 882976 8240 883040 +rect 8304 882976 8320 883040 +rect 8384 882976 8400 883040 +rect 8464 882976 8480 883040 +rect 8544 882976 8560 883040 +rect 8624 882976 8640 883040 +rect 8704 882976 8720 883040 +rect 8784 882976 8800 883040 +rect 8864 882976 8880 883040 +rect 8944 882976 8972 883040 +rect 7972 882960 8972 882976 +rect 7972 882896 8000 882960 +rect 8064 882896 8080 882960 +rect 8144 882896 8160 882960 +rect 8224 882896 8240 882960 +rect 8304 882896 8320 882960 +rect 8384 882896 8400 882960 +rect 8464 882896 8480 882960 +rect 8544 882896 8560 882960 +rect 8624 882896 8640 882960 +rect 8704 882896 8720 882960 +rect 8784 882896 8800 882960 +rect 8864 882896 8880 882960 +rect 8944 882896 8972 882960 +rect 7972 882880 8972 882896 +rect 7972 882816 8000 882880 +rect 8064 882816 8080 882880 +rect 8144 882816 8160 882880 +rect 8224 882816 8240 882880 +rect 8304 882816 8320 882880 +rect 8384 882816 8400 882880 +rect 8464 882816 8480 882880 +rect 8544 882816 8560 882880 +rect 8624 882816 8640 882880 +rect 8704 882816 8720 882880 +rect 8784 882816 8800 882880 +rect 8864 882816 8880 882880 +rect 8944 882816 8972 882880 +rect 7972 882800 8972 882816 +rect 7972 882736 8000 882800 +rect 8064 882736 8080 882800 +rect 8144 882736 8160 882800 +rect 8224 882736 8240 882800 +rect 8304 882736 8320 882800 +rect 8384 882736 8400 882800 +rect 8464 882736 8480 882800 +rect 8544 882736 8560 882800 +rect 8624 882736 8640 882800 +rect 8704 882736 8720 882800 +rect 8784 882736 8800 882800 +rect 8864 882736 8880 882800 +rect 8944 882736 8972 882800 +rect 7972 882720 8972 882736 +rect 7972 882656 8000 882720 +rect 8064 882656 8080 882720 +rect 8144 882656 8160 882720 +rect 8224 882656 8240 882720 +rect 8304 882656 8320 882720 +rect 8384 882656 8400 882720 +rect 8464 882656 8480 882720 +rect 8544 882656 8560 882720 +rect 8624 882656 8640 882720 +rect 8704 882656 8720 882720 +rect 8784 882656 8800 882720 +rect 8864 882656 8880 882720 +rect 8944 882656 8972 882720 +rect 7972 882640 8972 882656 +rect 7972 882576 8000 882640 +rect 8064 882576 8080 882640 +rect 8144 882576 8160 882640 +rect 8224 882576 8240 882640 +rect 8304 882576 8320 882640 +rect 8384 882576 8400 882640 +rect 8464 882576 8480 882640 +rect 8544 882576 8560 882640 +rect 8624 882576 8640 882640 +rect 8704 882576 8720 882640 +rect 8784 882576 8800 882640 +rect 8864 882576 8880 882640 +rect 8944 882576 8972 882640 +rect 7972 882560 8972 882576 +rect 7972 882496 8000 882560 +rect 8064 882496 8080 882560 +rect 8144 882496 8160 882560 +rect 8224 882496 8240 882560 +rect 8304 882496 8320 882560 +rect 8384 882496 8400 882560 +rect 8464 882496 8480 882560 +rect 8544 882496 8560 882560 +rect 8624 882496 8640 882560 +rect 8704 882496 8720 882560 +rect 8784 882496 8800 882560 +rect 8864 882496 8880 882560 +rect 8944 882496 8972 882560 +rect 7972 882480 8972 882496 +rect 7972 882416 8000 882480 +rect 8064 882416 8080 882480 +rect 8144 882416 8160 882480 +rect 8224 882416 8240 882480 +rect 8304 882416 8320 882480 +rect 8384 882416 8400 882480 +rect 8464 882416 8480 882480 +rect 8544 882416 8560 882480 +rect 8624 882416 8640 882480 +rect 8704 882416 8720 882480 +rect 8784 882416 8800 882480 +rect 8864 882416 8880 882480 +rect 8944 882416 8972 882480 +rect 7972 882400 8972 882416 +rect 7972 882336 8000 882400 +rect 8064 882336 8080 882400 +rect 8144 882336 8160 882400 +rect 8224 882336 8240 882400 +rect 8304 882336 8320 882400 +rect 8384 882336 8400 882400 +rect 8464 882336 8480 882400 +rect 8544 882336 8560 882400 +rect 8624 882336 8640 882400 +rect 8704 882336 8720 882400 +rect 8784 882336 8800 882400 +rect 8864 882336 8880 882400 +rect 8944 882336 8972 882400 +rect 7972 882320 8972 882336 +rect 7972 882256 8000 882320 +rect 8064 882256 8080 882320 +rect 8144 882256 8160 882320 +rect 8224 882256 8240 882320 +rect 8304 882256 8320 882320 +rect 8384 882256 8400 882320 +rect 8464 882256 8480 882320 +rect 8544 882256 8560 882320 +rect 8624 882256 8640 882320 +rect 8704 882256 8720 882320 +rect 8784 882256 8800 882320 +rect 8864 882256 8880 882320 +rect 8944 882256 8972 882320 +rect 7972 882240 8972 882256 +rect 7972 882176 8000 882240 +rect 8064 882176 8080 882240 +rect 8144 882176 8160 882240 +rect 8224 882176 8240 882240 +rect 8304 882176 8320 882240 +rect 8384 882176 8400 882240 +rect 8464 882176 8480 882240 +rect 8544 882176 8560 882240 +rect 8624 882176 8640 882240 +rect 8704 882176 8720 882240 +rect 8784 882176 8800 882240 +rect 8864 882176 8880 882240 +rect 8944 882176 8972 882240 +rect 7972 882160 8972 882176 +rect 7972 882096 8000 882160 +rect 8064 882096 8080 882160 +rect 8144 882096 8160 882160 +rect 8224 882096 8240 882160 +rect 8304 882096 8320 882160 +rect 8384 882096 8400 882160 +rect 8464 882096 8480 882160 +rect 8544 882096 8560 882160 +rect 8624 882096 8640 882160 +rect 8704 882096 8720 882160 +rect 8784 882096 8800 882160 +rect 8864 882096 8880 882160 +rect 8944 882096 8972 882160 +rect 7972 882080 8972 882096 +rect 7972 882016 8000 882080 +rect 8064 882016 8080 882080 +rect 8144 882016 8160 882080 +rect 8224 882016 8240 882080 +rect 8304 882016 8320 882080 +rect 8384 882016 8400 882080 +rect 8464 882016 8480 882080 +rect 8544 882016 8560 882080 +rect 8624 882016 8640 882080 +rect 8704 882016 8720 882080 +rect 8784 882016 8800 882080 +rect 8864 882016 8880 882080 +rect 8944 882016 8972 882080 +rect 7972 882000 8972 882016 +rect 7972 881936 8000 882000 +rect 8064 881936 8080 882000 +rect 8144 881936 8160 882000 +rect 8224 881936 8240 882000 +rect 8304 881936 8320 882000 +rect 8384 881936 8400 882000 +rect 8464 881936 8480 882000 +rect 8544 881936 8560 882000 +rect 8624 881936 8640 882000 +rect 8704 881936 8720 882000 +rect 8784 881936 8800 882000 +rect 8864 881936 8880 882000 +rect 8944 881936 8972 882000 +rect 7972 881920 8972 881936 +rect 7972 881856 8000 881920 +rect 8064 881856 8080 881920 +rect 8144 881856 8160 881920 +rect 8224 881856 8240 881920 +rect 8304 881856 8320 881920 +rect 8384 881856 8400 881920 +rect 8464 881856 8480 881920 +rect 8544 881856 8560 881920 +rect 8624 881856 8640 881920 +rect 8704 881856 8720 881920 +rect 8784 881856 8800 881920 +rect 8864 881856 8880 881920 +rect 8944 881856 8972 881920 +rect 7972 881840 8972 881856 +rect 7972 881776 8000 881840 +rect 8064 881776 8080 881840 +rect 8144 881776 8160 881840 +rect 8224 881776 8240 881840 +rect 8304 881776 8320 881840 +rect 8384 881776 8400 881840 +rect 8464 881776 8480 881840 +rect 8544 881776 8560 881840 +rect 8624 881776 8640 881840 +rect 8704 881776 8720 881840 +rect 8784 881776 8800 881840 +rect 8864 881776 8880 881840 +rect 8944 881776 8972 881840 +rect 7972 881760 8972 881776 +rect 7972 881696 8000 881760 +rect 8064 881696 8080 881760 +rect 8144 881696 8160 881760 +rect 8224 881696 8240 881760 +rect 8304 881696 8320 881760 +rect 8384 881696 8400 881760 +rect 8464 881696 8480 881760 +rect 8544 881696 8560 881760 +rect 8624 881696 8640 881760 +rect 8704 881696 8720 881760 +rect 8784 881696 8800 881760 +rect 8864 881696 8880 881760 +rect 8944 881696 8972 881760 +rect 7972 881680 8972 881696 +rect 7972 881616 8000 881680 +rect 8064 881616 8080 881680 +rect 8144 881616 8160 881680 +rect 8224 881616 8240 881680 +rect 8304 881616 8320 881680 +rect 8384 881616 8400 881680 +rect 8464 881616 8480 881680 +rect 8544 881616 8560 881680 +rect 8624 881616 8640 881680 +rect 8704 881616 8720 881680 +rect 8784 881616 8800 881680 +rect 8864 881616 8880 881680 +rect 8944 881616 8972 881680 +rect 7972 881600 8972 881616 +rect 7972 881536 8000 881600 +rect 8064 881536 8080 881600 +rect 8144 881536 8160 881600 +rect 8224 881536 8240 881600 +rect 8304 881536 8320 881600 +rect 8384 881536 8400 881600 +rect 8464 881536 8480 881600 +rect 8544 881536 8560 881600 +rect 8624 881536 8640 881600 +rect 8704 881536 8720 881600 +rect 8784 881536 8800 881600 +rect 8864 881536 8880 881600 +rect 8944 881536 8972 881600 +rect 7972 881520 8972 881536 +rect 7972 881456 8000 881520 +rect 8064 881456 8080 881520 +rect 8144 881456 8160 881520 +rect 8224 881456 8240 881520 +rect 8304 881456 8320 881520 +rect 8384 881456 8400 881520 +rect 8464 881456 8480 881520 +rect 8544 881456 8560 881520 +rect 8624 881456 8640 881520 +rect 8704 881456 8720 881520 +rect 8784 881456 8800 881520 +rect 8864 881456 8880 881520 +rect 8944 881456 8972 881520 +rect 7972 881440 8972 881456 +rect 7972 881376 8000 881440 +rect 8064 881376 8080 881440 +rect 8144 881376 8160 881440 +rect 8224 881376 8240 881440 +rect 8304 881376 8320 881440 +rect 8384 881376 8400 881440 +rect 8464 881376 8480 881440 +rect 8544 881376 8560 881440 +rect 8624 881376 8640 881440 +rect 8704 881376 8720 881440 +rect 8784 881376 8800 881440 +rect 8864 881376 8880 881440 +rect 8944 881376 8972 881440 +rect 7972 881360 8972 881376 +rect 7972 881296 8000 881360 +rect 8064 881296 8080 881360 +rect 8144 881296 8160 881360 +rect 8224 881296 8240 881360 +rect 8304 881296 8320 881360 +rect 8384 881296 8400 881360 +rect 8464 881296 8480 881360 +rect 8544 881296 8560 881360 +rect 8624 881296 8640 881360 +rect 8704 881296 8720 881360 +rect 8784 881296 8800 881360 +rect 8864 881296 8880 881360 +rect 8944 881296 8972 881360 +rect 7972 881280 8972 881296 +rect 7972 881216 8000 881280 +rect 8064 881216 8080 881280 +rect 8144 881216 8160 881280 +rect 8224 881216 8240 881280 +rect 8304 881216 8320 881280 +rect 8384 881216 8400 881280 +rect 8464 881216 8480 881280 +rect 8544 881216 8560 881280 +rect 8624 881216 8640 881280 +rect 8704 881216 8720 881280 +rect 8784 881216 8800 881280 +rect 8864 881216 8880 881280 +rect 8944 881216 8972 881280 +rect 7972 881200 8972 881216 +rect 7972 881136 8000 881200 +rect 8064 881136 8080 881200 +rect 8144 881136 8160 881200 +rect 8224 881136 8240 881200 +rect 8304 881136 8320 881200 +rect 8384 881136 8400 881200 +rect 8464 881136 8480 881200 +rect 8544 881136 8560 881200 +rect 8624 881136 8640 881200 +rect 8704 881136 8720 881200 +rect 8784 881136 8800 881200 +rect 8864 881136 8880 881200 +rect 8944 881136 8972 881200 +rect 7972 881120 8972 881136 +rect 7972 881056 8000 881120 +rect 8064 881056 8080 881120 +rect 8144 881056 8160 881120 +rect 8224 881056 8240 881120 +rect 8304 881056 8320 881120 +rect 8384 881056 8400 881120 +rect 8464 881056 8480 881120 +rect 8544 881056 8560 881120 +rect 8624 881056 8640 881120 +rect 8704 881056 8720 881120 +rect 8784 881056 8800 881120 +rect 8864 881056 8880 881120 +rect 8944 881056 8972 881120 +rect 7972 881040 8972 881056 +rect 7972 880976 8000 881040 +rect 8064 880976 8080 881040 +rect 8144 880976 8160 881040 +rect 8224 880976 8240 881040 +rect 8304 880976 8320 881040 +rect 8384 880976 8400 881040 +rect 8464 880976 8480 881040 +rect 8544 880976 8560 881040 +rect 8624 880976 8640 881040 +rect 8704 880976 8720 881040 +rect 8784 880976 8800 881040 +rect 8864 880976 8880 881040 +rect 8944 880976 8972 881040 +rect 7972 880960 8972 880976 +rect 7972 880896 8000 880960 +rect 8064 880896 8080 880960 +rect 8144 880896 8160 880960 +rect 8224 880896 8240 880960 +rect 8304 880896 8320 880960 +rect 8384 880896 8400 880960 +rect 8464 880896 8480 880960 +rect 8544 880896 8560 880960 +rect 8624 880896 8640 880960 +rect 8704 880896 8720 880960 +rect 8784 880896 8800 880960 +rect 8864 880896 8880 880960 +rect 8944 880896 8972 880960 +rect 7972 880880 8972 880896 +rect 7972 880816 8000 880880 +rect 8064 880816 8080 880880 +rect 8144 880816 8160 880880 +rect 8224 880816 8240 880880 +rect 8304 880816 8320 880880 +rect 8384 880816 8400 880880 +rect 8464 880816 8480 880880 +rect 8544 880816 8560 880880 +rect 8624 880816 8640 880880 +rect 8704 880816 8720 880880 +rect 8784 880816 8800 880880 +rect 8864 880816 8880 880880 +rect 8944 880816 8972 880880 +rect 7972 880800 8972 880816 +rect 7972 880736 8000 880800 +rect 8064 880736 8080 880800 +rect 8144 880736 8160 880800 +rect 8224 880736 8240 880800 +rect 8304 880736 8320 880800 +rect 8384 880736 8400 880800 +rect 8464 880736 8480 880800 +rect 8544 880736 8560 880800 +rect 8624 880736 8640 880800 +rect 8704 880736 8720 880800 +rect 8784 880736 8800 880800 +rect 8864 880736 8880 880800 +rect 8944 880736 8972 880800 +rect 7972 880720 8972 880736 +rect 7972 880656 8000 880720 +rect 8064 880656 8080 880720 +rect 8144 880656 8160 880720 +rect 8224 880656 8240 880720 +rect 8304 880656 8320 880720 +rect 8384 880656 8400 880720 +rect 8464 880656 8480 880720 +rect 8544 880656 8560 880720 +rect 8624 880656 8640 880720 +rect 8704 880656 8720 880720 +rect 8784 880656 8800 880720 +rect 8864 880656 8880 880720 +rect 8944 880656 8972 880720 +rect 7972 880640 8972 880656 +rect 7972 880576 8000 880640 +rect 8064 880576 8080 880640 +rect 8144 880576 8160 880640 +rect 8224 880576 8240 880640 +rect 8304 880576 8320 880640 +rect 8384 880576 8400 880640 +rect 8464 880576 8480 880640 +rect 8544 880576 8560 880640 +rect 8624 880576 8640 880640 +rect 8704 880576 8720 880640 +rect 8784 880576 8800 880640 +rect 8864 880576 8880 880640 +rect 8944 880576 8972 880640 +rect 7972 880560 8972 880576 +rect 7972 880496 8000 880560 +rect 8064 880496 8080 880560 +rect 8144 880496 8160 880560 +rect 8224 880496 8240 880560 +rect 8304 880496 8320 880560 +rect 8384 880496 8400 880560 +rect 8464 880496 8480 880560 +rect 8544 880496 8560 880560 +rect 8624 880496 8640 880560 +rect 8704 880496 8720 880560 +rect 8784 880496 8800 880560 +rect 8864 880496 8880 880560 +rect 8944 880496 8972 880560 +rect 7972 880480 8972 880496 +rect 7972 880416 8000 880480 +rect 8064 880416 8080 880480 +rect 8144 880416 8160 880480 +rect 8224 880416 8240 880480 +rect 8304 880416 8320 880480 +rect 8384 880416 8400 880480 +rect 8464 880416 8480 880480 +rect 8544 880416 8560 880480 +rect 8624 880416 8640 880480 +rect 8704 880416 8720 880480 +rect 8784 880416 8800 880480 +rect 8864 880416 8880 880480 +rect 8944 880416 8972 880480 +rect 7972 880400 8972 880416 +rect 7972 880336 8000 880400 +rect 8064 880336 8080 880400 +rect 8144 880336 8160 880400 +rect 8224 880336 8240 880400 +rect 8304 880336 8320 880400 +rect 8384 880336 8400 880400 +rect 8464 880336 8480 880400 +rect 8544 880336 8560 880400 +rect 8624 880336 8640 880400 +rect 8704 880336 8720 880400 +rect 8784 880336 8800 880400 +rect 8864 880336 8880 880400 +rect 8944 880336 8972 880400 +rect 7972 880320 8972 880336 +rect 7972 880256 8000 880320 +rect 8064 880256 8080 880320 +rect 8144 880256 8160 880320 +rect 8224 880256 8240 880320 +rect 8304 880256 8320 880320 +rect 8384 880256 8400 880320 +rect 8464 880256 8480 880320 +rect 8544 880256 8560 880320 +rect 8624 880256 8640 880320 +rect 8704 880256 8720 880320 +rect 8784 880256 8800 880320 +rect 8864 880256 8880 880320 +rect 8944 880256 8972 880320 +rect 7972 880240 8972 880256 +rect 7972 880176 8000 880240 +rect 8064 880176 8080 880240 +rect 8144 880176 8160 880240 +rect 8224 880176 8240 880240 +rect 8304 880176 8320 880240 +rect 8384 880176 8400 880240 +rect 8464 880176 8480 880240 +rect 8544 880176 8560 880240 +rect 8624 880176 8640 880240 +rect 8704 880176 8720 880240 +rect 8784 880176 8800 880240 +rect 8864 880176 8880 880240 +rect 8944 880176 8972 880240 +rect 7972 880160 8972 880176 +rect 7972 880096 8000 880160 +rect 8064 880096 8080 880160 +rect 8144 880096 8160 880160 +rect 8224 880096 8240 880160 +rect 8304 880096 8320 880160 +rect 8384 880096 8400 880160 +rect 8464 880096 8480 880160 +rect 8544 880096 8560 880160 +rect 8624 880096 8640 880160 +rect 8704 880096 8720 880160 +rect 8784 880096 8800 880160 +rect 8864 880096 8880 880160 +rect 8944 880096 8972 880160 +rect 7972 880080 8972 880096 +rect 7972 880016 8000 880080 +rect 8064 880016 8080 880080 +rect 8144 880016 8160 880080 +rect 8224 880016 8240 880080 +rect 8304 880016 8320 880080 +rect 8384 880016 8400 880080 +rect 8464 880016 8480 880080 +rect 8544 880016 8560 880080 +rect 8624 880016 8640 880080 +rect 8704 880016 8720 880080 +rect 8784 880016 8800 880080 +rect 8864 880016 8880 880080 +rect 8944 880016 8972 880080 +rect 7972 874756 8972 880016 +rect 7972 874692 8000 874756 +rect 8064 874692 8080 874756 +rect 8144 874692 8160 874756 +rect 8224 874692 8240 874756 +rect 8304 874692 8320 874756 +rect 8384 874692 8400 874756 +rect 8464 874692 8480 874756 +rect 8544 874692 8560 874756 +rect 8624 874692 8640 874756 +rect 8704 874692 8720 874756 +rect 8784 874692 8800 874756 +rect 8864 874692 8880 874756 +rect 8944 874692 8972 874756 +rect 7972 874676 8972 874692 +rect 7972 874612 8000 874676 +rect 8064 874612 8080 874676 +rect 8144 874612 8160 874676 +rect 8224 874612 8240 874676 +rect 8304 874612 8320 874676 +rect 8384 874612 8400 874676 +rect 8464 874612 8480 874676 +rect 8544 874612 8560 874676 +rect 8624 874612 8640 874676 +rect 8704 874612 8720 874676 +rect 8784 874612 8800 874676 +rect 8864 874612 8880 874676 +rect 8944 874612 8972 874676 +rect 7972 874596 8972 874612 +rect 7972 874532 8000 874596 +rect 8064 874532 8080 874596 +rect 8144 874532 8160 874596 +rect 8224 874532 8240 874596 +rect 8304 874532 8320 874596 +rect 8384 874532 8400 874596 +rect 8464 874532 8480 874596 +rect 8544 874532 8560 874596 +rect 8624 874532 8640 874596 +rect 8704 874532 8720 874596 +rect 8784 874532 8800 874596 +rect 8864 874532 8880 874596 +rect 8944 874532 8972 874596 +rect 7972 874516 8972 874532 +rect 7972 874452 8000 874516 +rect 8064 874452 8080 874516 +rect 8144 874452 8160 874516 +rect 8224 874452 8240 874516 +rect 8304 874452 8320 874516 +rect 8384 874452 8400 874516 +rect 8464 874452 8480 874516 +rect 8544 874452 8560 874516 +rect 8624 874452 8640 874516 +rect 8704 874452 8720 874516 +rect 8784 874452 8800 874516 +rect 8864 874452 8880 874516 +rect 8944 874452 8972 874516 +rect 7972 874436 8972 874452 +rect 7972 874372 8000 874436 +rect 8064 874372 8080 874436 +rect 8144 874372 8160 874436 +rect 8224 874372 8240 874436 +rect 8304 874372 8320 874436 +rect 8384 874372 8400 874436 +rect 8464 874372 8480 874436 +rect 8544 874372 8560 874436 +rect 8624 874372 8640 874436 +rect 8704 874372 8720 874436 +rect 8784 874372 8800 874436 +rect 8864 874372 8880 874436 +rect 8944 874372 8972 874436 +rect 7972 874356 8972 874372 +rect 7972 874292 8000 874356 +rect 8064 874292 8080 874356 +rect 8144 874292 8160 874356 +rect 8224 874292 8240 874356 +rect 8304 874292 8320 874356 +rect 8384 874292 8400 874356 +rect 8464 874292 8480 874356 +rect 8544 874292 8560 874356 +rect 8624 874292 8640 874356 +rect 8704 874292 8720 874356 +rect 8784 874292 8800 874356 +rect 8864 874292 8880 874356 +rect 8944 874292 8972 874356 +rect 7972 874276 8972 874292 +rect 7972 874212 8000 874276 +rect 8064 874212 8080 874276 +rect 8144 874212 8160 874276 +rect 8224 874212 8240 874276 +rect 8304 874212 8320 874276 +rect 8384 874212 8400 874276 +rect 8464 874212 8480 874276 +rect 8544 874212 8560 874276 +rect 8624 874212 8640 874276 +rect 8704 874212 8720 874276 +rect 8784 874212 8800 874276 +rect 8864 874212 8880 874276 +rect 8944 874212 8972 874276 +rect 7972 874196 8972 874212 +rect 7972 874132 8000 874196 +rect 8064 874132 8080 874196 +rect 8144 874132 8160 874196 +rect 8224 874132 8240 874196 +rect 8304 874132 8320 874196 +rect 8384 874132 8400 874196 +rect 8464 874132 8480 874196 +rect 8544 874132 8560 874196 +rect 8624 874132 8640 874196 +rect 8704 874132 8720 874196 +rect 8784 874132 8800 874196 +rect 8864 874132 8880 874196 +rect 8944 874132 8972 874196 +rect 7972 874116 8972 874132 +rect 7972 874052 8000 874116 +rect 8064 874052 8080 874116 +rect 8144 874052 8160 874116 +rect 8224 874052 8240 874116 +rect 8304 874052 8320 874116 +rect 8384 874052 8400 874116 +rect 8464 874052 8480 874116 +rect 8544 874052 8560 874116 +rect 8624 874052 8640 874116 +rect 8704 874052 8720 874116 +rect 8784 874052 8800 874116 +rect 8864 874052 8880 874116 +rect 8944 874052 8972 874116 +rect 7972 874036 8972 874052 +rect 7972 873972 8000 874036 +rect 8064 873972 8080 874036 +rect 8144 873972 8160 874036 +rect 8224 873972 8240 874036 +rect 8304 873972 8320 874036 +rect 8384 873972 8400 874036 +rect 8464 873972 8480 874036 +rect 8544 873972 8560 874036 +rect 8624 873972 8640 874036 +rect 8704 873972 8720 874036 +rect 8784 873972 8800 874036 +rect 8864 873972 8880 874036 +rect 8944 873972 8972 874036 +rect 7972 873956 8972 873972 +rect 7972 873892 8000 873956 +rect 8064 873892 8080 873956 +rect 8144 873892 8160 873956 +rect 8224 873892 8240 873956 +rect 8304 873892 8320 873956 +rect 8384 873892 8400 873956 +rect 8464 873892 8480 873956 +rect 8544 873892 8560 873956 +rect 8624 873892 8640 873956 +rect 8704 873892 8720 873956 +rect 8784 873892 8800 873956 +rect 8864 873892 8880 873956 +rect 8944 873892 8972 873956 +rect 7972 873876 8972 873892 +rect 7972 873812 8000 873876 +rect 8064 873812 8080 873876 +rect 8144 873812 8160 873876 +rect 8224 873812 8240 873876 +rect 8304 873812 8320 873876 +rect 8384 873812 8400 873876 +rect 8464 873812 8480 873876 +rect 8544 873812 8560 873876 +rect 8624 873812 8640 873876 +rect 8704 873812 8720 873876 +rect 8784 873812 8800 873876 +rect 8864 873812 8880 873876 +rect 8944 873812 8972 873876 +rect 7972 873796 8972 873812 +rect 7972 873732 8000 873796 +rect 8064 873732 8080 873796 +rect 8144 873732 8160 873796 +rect 8224 873732 8240 873796 +rect 8304 873732 8320 873796 +rect 8384 873732 8400 873796 +rect 8464 873732 8480 873796 +rect 8544 873732 8560 873796 +rect 8624 873732 8640 873796 +rect 8704 873732 8720 873796 +rect 8784 873732 8800 873796 +rect 8864 873732 8880 873796 +rect 8944 873732 8972 873796 +rect 7972 873716 8972 873732 +rect 7972 873652 8000 873716 +rect 8064 873652 8080 873716 +rect 8144 873652 8160 873716 +rect 8224 873652 8240 873716 +rect 8304 873652 8320 873716 +rect 8384 873652 8400 873716 +rect 8464 873652 8480 873716 +rect 8544 873652 8560 873716 +rect 8624 873652 8640 873716 +rect 8704 873652 8720 873716 +rect 8784 873652 8800 873716 +rect 8864 873652 8880 873716 +rect 8944 873652 8972 873716 +rect 7972 873636 8972 873652 +rect 7972 873572 8000 873636 +rect 8064 873572 8080 873636 +rect 8144 873572 8160 873636 +rect 8224 873572 8240 873636 +rect 8304 873572 8320 873636 +rect 8384 873572 8400 873636 +rect 8464 873572 8480 873636 +rect 8544 873572 8560 873636 +rect 8624 873572 8640 873636 +rect 8704 873572 8720 873636 +rect 8784 873572 8800 873636 +rect 8864 873572 8880 873636 +rect 8944 873572 8972 873636 +rect 7972 873556 8972 873572 +rect 7972 873492 8000 873556 +rect 8064 873492 8080 873556 +rect 8144 873492 8160 873556 +rect 8224 873492 8240 873556 +rect 8304 873492 8320 873556 +rect 8384 873492 8400 873556 +rect 8464 873492 8480 873556 +rect 8544 873492 8560 873556 +rect 8624 873492 8640 873556 +rect 8704 873492 8720 873556 +rect 8784 873492 8800 873556 +rect 8864 873492 8880 873556 +rect 8944 873492 8972 873556 +rect 7972 873476 8972 873492 +rect 7972 873412 8000 873476 +rect 8064 873412 8080 873476 +rect 8144 873412 8160 873476 +rect 8224 873412 8240 873476 +rect 8304 873412 8320 873476 +rect 8384 873412 8400 873476 +rect 8464 873412 8480 873476 +rect 8544 873412 8560 873476 +rect 8624 873412 8640 873476 +rect 8704 873412 8720 873476 +rect 8784 873412 8800 873476 +rect 8864 873412 8880 873476 +rect 8944 873412 8972 873476 +rect 7972 873396 8972 873412 +rect 7972 873332 8000 873396 +rect 8064 873332 8080 873396 +rect 8144 873332 8160 873396 +rect 8224 873332 8240 873396 +rect 8304 873332 8320 873396 +rect 8384 873332 8400 873396 +rect 8464 873332 8480 873396 +rect 8544 873332 8560 873396 +rect 8624 873332 8640 873396 +rect 8704 873332 8720 873396 +rect 8784 873332 8800 873396 +rect 8864 873332 8880 873396 +rect 8944 873332 8972 873396 +rect 7972 873316 8972 873332 +rect 7972 873252 8000 873316 +rect 8064 873252 8080 873316 +rect 8144 873252 8160 873316 +rect 8224 873252 8240 873316 +rect 8304 873252 8320 873316 +rect 8384 873252 8400 873316 +rect 8464 873252 8480 873316 +rect 8544 873252 8560 873316 +rect 8624 873252 8640 873316 +rect 8704 873252 8720 873316 +rect 8784 873252 8800 873316 +rect 8864 873252 8880 873316 +rect 8944 873252 8972 873316 +rect 7972 873236 8972 873252 +rect 7972 873172 8000 873236 +rect 8064 873172 8080 873236 +rect 8144 873172 8160 873236 +rect 8224 873172 8240 873236 +rect 8304 873172 8320 873236 +rect 8384 873172 8400 873236 +rect 8464 873172 8480 873236 +rect 8544 873172 8560 873236 +rect 8624 873172 8640 873236 +rect 8704 873172 8720 873236 +rect 8784 873172 8800 873236 +rect 8864 873172 8880 873236 +rect 8944 873172 8972 873236 +rect 7972 873156 8972 873172 +rect 7972 873092 8000 873156 +rect 8064 873092 8080 873156 +rect 8144 873092 8160 873156 +rect 8224 873092 8240 873156 +rect 8304 873092 8320 873156 +rect 8384 873092 8400 873156 +rect 8464 873092 8480 873156 +rect 8544 873092 8560 873156 +rect 8624 873092 8640 873156 +rect 8704 873092 8720 873156 +rect 8784 873092 8800 873156 +rect 8864 873092 8880 873156 +rect 8944 873092 8972 873156 +rect 7972 873076 8972 873092 +rect 7972 873012 8000 873076 +rect 8064 873012 8080 873076 +rect 8144 873012 8160 873076 +rect 8224 873012 8240 873076 +rect 8304 873012 8320 873076 +rect 8384 873012 8400 873076 +rect 8464 873012 8480 873076 +rect 8544 873012 8560 873076 +rect 8624 873012 8640 873076 +rect 8704 873012 8720 873076 +rect 8784 873012 8800 873076 +rect 8864 873012 8880 873076 +rect 8944 873012 8972 873076 +rect 7972 872996 8972 873012 +rect 7972 872932 8000 872996 +rect 8064 872932 8080 872996 +rect 8144 872932 8160 872996 +rect 8224 872932 8240 872996 +rect 8304 872932 8320 872996 +rect 8384 872932 8400 872996 +rect 8464 872932 8480 872996 +rect 8544 872932 8560 872996 +rect 8624 872932 8640 872996 +rect 8704 872932 8720 872996 +rect 8784 872932 8800 872996 +rect 8864 872932 8880 872996 +rect 8944 872932 8972 872996 +rect 7972 872916 8972 872932 +rect 7972 872852 8000 872916 +rect 8064 872852 8080 872916 +rect 8144 872852 8160 872916 +rect 8224 872852 8240 872916 +rect 8304 872852 8320 872916 +rect 8384 872852 8400 872916 +rect 8464 872852 8480 872916 +rect 8544 872852 8560 872916 +rect 8624 872852 8640 872916 +rect 8704 872852 8720 872916 +rect 8784 872852 8800 872916 +rect 8864 872852 8880 872916 +rect 8944 872852 8972 872916 +rect 7972 872836 8972 872852 +rect 7972 872772 8000 872836 +rect 8064 872772 8080 872836 +rect 8144 872772 8160 872836 +rect 8224 872772 8240 872836 +rect 8304 872772 8320 872836 +rect 8384 872772 8400 872836 +rect 8464 872772 8480 872836 +rect 8544 872772 8560 872836 +rect 8624 872772 8640 872836 +rect 8704 872772 8720 872836 +rect 8784 872772 8800 872836 +rect 8864 872772 8880 872836 +rect 8944 872772 8972 872836 +rect 7972 872756 8972 872772 +rect 7972 872692 8000 872756 +rect 8064 872692 8080 872756 +rect 8144 872692 8160 872756 +rect 8224 872692 8240 872756 +rect 8304 872692 8320 872756 +rect 8384 872692 8400 872756 +rect 8464 872692 8480 872756 +rect 8544 872692 8560 872756 +rect 8624 872692 8640 872756 +rect 8704 872692 8720 872756 +rect 8784 872692 8800 872756 +rect 8864 872692 8880 872756 +rect 8944 872692 8972 872756 +rect 7972 872676 8972 872692 +rect 7972 872612 8000 872676 +rect 8064 872612 8080 872676 +rect 8144 872612 8160 872676 +rect 8224 872612 8240 872676 +rect 8304 872612 8320 872676 +rect 8384 872612 8400 872676 +rect 8464 872612 8480 872676 +rect 8544 872612 8560 872676 +rect 8624 872612 8640 872676 +rect 8704 872612 8720 872676 +rect 8784 872612 8800 872676 +rect 8864 872612 8880 872676 +rect 8944 872612 8972 872676 +rect 7972 872596 8972 872612 +rect 7972 872532 8000 872596 +rect 8064 872532 8080 872596 +rect 8144 872532 8160 872596 +rect 8224 872532 8240 872596 +rect 8304 872532 8320 872596 +rect 8384 872532 8400 872596 +rect 8464 872532 8480 872596 +rect 8544 872532 8560 872596 +rect 8624 872532 8640 872596 +rect 8704 872532 8720 872596 +rect 8784 872532 8800 872596 +rect 8864 872532 8880 872596 +rect 8944 872532 8972 872596 +rect 7972 872516 8972 872532 +rect 7972 872452 8000 872516 +rect 8064 872452 8080 872516 +rect 8144 872452 8160 872516 +rect 8224 872452 8240 872516 +rect 8304 872452 8320 872516 +rect 8384 872452 8400 872516 +rect 8464 872452 8480 872516 +rect 8544 872452 8560 872516 +rect 8624 872452 8640 872516 +rect 8704 872452 8720 872516 +rect 8784 872452 8800 872516 +rect 8864 872452 8880 872516 +rect 8944 872452 8972 872516 +rect 7972 872436 8972 872452 +rect 7972 872372 8000 872436 +rect 8064 872372 8080 872436 +rect 8144 872372 8160 872436 +rect 8224 872372 8240 872436 +rect 8304 872372 8320 872436 +rect 8384 872372 8400 872436 +rect 8464 872372 8480 872436 +rect 8544 872372 8560 872436 +rect 8624 872372 8640 872436 +rect 8704 872372 8720 872436 +rect 8784 872372 8800 872436 +rect 8864 872372 8880 872436 +rect 8944 872372 8972 872436 +rect 7972 872356 8972 872372 +rect 7972 872292 8000 872356 +rect 8064 872292 8080 872356 +rect 8144 872292 8160 872356 +rect 8224 872292 8240 872356 +rect 8304 872292 8320 872356 +rect 8384 872292 8400 872356 +rect 8464 872292 8480 872356 +rect 8544 872292 8560 872356 +rect 8624 872292 8640 872356 +rect 8704 872292 8720 872356 +rect 8784 872292 8800 872356 +rect 8864 872292 8880 872356 +rect 8944 872292 8972 872356 +rect 7972 872276 8972 872292 +rect 7972 872212 8000 872276 +rect 8064 872212 8080 872276 +rect 8144 872212 8160 872276 +rect 8224 872212 8240 872276 +rect 8304 872212 8320 872276 +rect 8384 872212 8400 872276 +rect 8464 872212 8480 872276 +rect 8544 872212 8560 872276 +rect 8624 872212 8640 872276 +rect 8704 872212 8720 872276 +rect 8784 872212 8800 872276 +rect 8864 872212 8880 872276 +rect 8944 872212 8972 872276 +rect 7972 872196 8972 872212 +rect 7972 872132 8000 872196 +rect 8064 872132 8080 872196 +rect 8144 872132 8160 872196 +rect 8224 872132 8240 872196 +rect 8304 872132 8320 872196 +rect 8384 872132 8400 872196 +rect 8464 872132 8480 872196 +rect 8544 872132 8560 872196 +rect 8624 872132 8640 872196 +rect 8704 872132 8720 872196 +rect 8784 872132 8800 872196 +rect 8864 872132 8880 872196 +rect 8944 872132 8972 872196 +rect 7972 872116 8972 872132 +rect 7972 872052 8000 872116 +rect 8064 872052 8080 872116 +rect 8144 872052 8160 872116 +rect 8224 872052 8240 872116 +rect 8304 872052 8320 872116 +rect 8384 872052 8400 872116 +rect 8464 872052 8480 872116 +rect 8544 872052 8560 872116 +rect 8624 872052 8640 872116 +rect 8704 872052 8720 872116 +rect 8784 872052 8800 872116 +rect 8864 872052 8880 872116 +rect 8944 872052 8972 872116 +rect 7972 872036 8972 872052 +rect 7972 871972 8000 872036 +rect 8064 871972 8080 872036 +rect 8144 871972 8160 872036 +rect 8224 871972 8240 872036 +rect 8304 871972 8320 872036 +rect 8384 871972 8400 872036 +rect 8464 871972 8480 872036 +rect 8544 871972 8560 872036 +rect 8624 871972 8640 872036 +rect 8704 871972 8720 872036 +rect 8784 871972 8800 872036 +rect 8864 871972 8880 872036 +rect 8944 871972 8972 872036 +rect 7972 871956 8972 871972 +rect 7972 871892 8000 871956 +rect 8064 871892 8080 871956 +rect 8144 871892 8160 871956 +rect 8224 871892 8240 871956 +rect 8304 871892 8320 871956 +rect 8384 871892 8400 871956 +rect 8464 871892 8480 871956 +rect 8544 871892 8560 871956 +rect 8624 871892 8640 871956 +rect 8704 871892 8720 871956 +rect 8784 871892 8800 871956 +rect 8864 871892 8880 871956 +rect 8944 871892 8972 871956 +rect 7972 871876 8972 871892 +rect 7972 871812 8000 871876 +rect 8064 871812 8080 871876 +rect 8144 871812 8160 871876 +rect 8224 871812 8240 871876 +rect 8304 871812 8320 871876 +rect 8384 871812 8400 871876 +rect 8464 871812 8480 871876 +rect 8544 871812 8560 871876 +rect 8624 871812 8640 871876 +rect 8704 871812 8720 871876 +rect 8784 871812 8800 871876 +rect 8864 871812 8880 871876 +rect 8944 871812 8972 871876 +rect 7972 871796 8972 871812 +rect 7972 871732 8000 871796 +rect 8064 871732 8080 871796 +rect 8144 871732 8160 871796 +rect 8224 871732 8240 871796 +rect 8304 871732 8320 871796 +rect 8384 871732 8400 871796 +rect 8464 871732 8480 871796 +rect 8544 871732 8560 871796 +rect 8624 871732 8640 871796 +rect 8704 871732 8720 871796 +rect 8784 871732 8800 871796 +rect 8864 871732 8880 871796 +rect 8944 871732 8972 871796 +rect 7972 871716 8972 871732 +rect 7972 871652 8000 871716 +rect 8064 871652 8080 871716 +rect 8144 871652 8160 871716 +rect 8224 871652 8240 871716 +rect 8304 871652 8320 871716 +rect 8384 871652 8400 871716 +rect 8464 871652 8480 871716 +rect 8544 871652 8560 871716 +rect 8624 871652 8640 871716 +rect 8704 871652 8720 871716 +rect 8784 871652 8800 871716 +rect 8864 871652 8880 871716 +rect 8944 871652 8972 871716 +rect 7972 871636 8972 871652 +rect 7972 871572 8000 871636 +rect 8064 871572 8080 871636 +rect 8144 871572 8160 871636 +rect 8224 871572 8240 871636 +rect 8304 871572 8320 871636 +rect 8384 871572 8400 871636 +rect 8464 871572 8480 871636 +rect 8544 871572 8560 871636 +rect 8624 871572 8640 871636 +rect 8704 871572 8720 871636 +rect 8784 871572 8800 871636 +rect 8864 871572 8880 871636 +rect 8944 871572 8972 871636 +rect 7972 871556 8972 871572 +rect 7972 871492 8000 871556 +rect 8064 871492 8080 871556 +rect 8144 871492 8160 871556 +rect 8224 871492 8240 871556 +rect 8304 871492 8320 871556 +rect 8384 871492 8400 871556 +rect 8464 871492 8480 871556 +rect 8544 871492 8560 871556 +rect 8624 871492 8640 871556 +rect 8704 871492 8720 871556 +rect 8784 871492 8800 871556 +rect 8864 871492 8880 871556 +rect 8944 871492 8972 871556 +rect 7972 871476 8972 871492 +rect 7972 871412 8000 871476 +rect 8064 871412 8080 871476 +rect 8144 871412 8160 871476 +rect 8224 871412 8240 871476 +rect 8304 871412 8320 871476 +rect 8384 871412 8400 871476 +rect 8464 871412 8480 871476 +rect 8544 871412 8560 871476 +rect 8624 871412 8640 871476 +rect 8704 871412 8720 871476 +rect 8784 871412 8800 871476 +rect 8864 871412 8880 871476 +rect 8944 871412 8972 871476 +rect 7972 871396 8972 871412 +rect 7972 871332 8000 871396 +rect 8064 871332 8080 871396 +rect 8144 871332 8160 871396 +rect 8224 871332 8240 871396 +rect 8304 871332 8320 871396 +rect 8384 871332 8400 871396 +rect 8464 871332 8480 871396 +rect 8544 871332 8560 871396 +rect 8624 871332 8640 871396 +rect 8704 871332 8720 871396 +rect 8784 871332 8800 871396 +rect 8864 871332 8880 871396 +rect 8944 871332 8972 871396 +rect 7972 871316 8972 871332 +rect 7972 871252 8000 871316 +rect 8064 871252 8080 871316 +rect 8144 871252 8160 871316 +rect 8224 871252 8240 871316 +rect 8304 871252 8320 871316 +rect 8384 871252 8400 871316 +rect 8464 871252 8480 871316 +rect 8544 871252 8560 871316 +rect 8624 871252 8640 871316 +rect 8704 871252 8720 871316 +rect 8784 871252 8800 871316 +rect 8864 871252 8880 871316 +rect 8944 871252 8972 871316 +rect 7972 871236 8972 871252 +rect 7972 871172 8000 871236 +rect 8064 871172 8080 871236 +rect 8144 871172 8160 871236 +rect 8224 871172 8240 871236 +rect 8304 871172 8320 871236 +rect 8384 871172 8400 871236 +rect 8464 871172 8480 871236 +rect 8544 871172 8560 871236 +rect 8624 871172 8640 871236 +rect 8704 871172 8720 871236 +rect 8784 871172 8800 871236 +rect 8864 871172 8880 871236 +rect 8944 871172 8972 871236 +rect 7972 871156 8972 871172 +rect 7972 871092 8000 871156 +rect 8064 871092 8080 871156 +rect 8144 871092 8160 871156 +rect 8224 871092 8240 871156 +rect 8304 871092 8320 871156 +rect 8384 871092 8400 871156 +rect 8464 871092 8480 871156 +rect 8544 871092 8560 871156 +rect 8624 871092 8640 871156 +rect 8704 871092 8720 871156 +rect 8784 871092 8800 871156 +rect 8864 871092 8880 871156 +rect 8944 871092 8972 871156 +rect 7972 871076 8972 871092 +rect 7972 871012 8000 871076 +rect 8064 871012 8080 871076 +rect 8144 871012 8160 871076 +rect 8224 871012 8240 871076 +rect 8304 871012 8320 871076 +rect 8384 871012 8400 871076 +rect 8464 871012 8480 871076 +rect 8544 871012 8560 871076 +rect 8624 871012 8640 871076 +rect 8704 871012 8720 871076 +rect 8784 871012 8800 871076 +rect 8864 871012 8880 871076 +rect 8944 871012 8972 871076 +rect 7972 870996 8972 871012 +rect 7972 870932 8000 870996 +rect 8064 870932 8080 870996 +rect 8144 870932 8160 870996 +rect 8224 870932 8240 870996 +rect 8304 870932 8320 870996 +rect 8384 870932 8400 870996 +rect 8464 870932 8480 870996 +rect 8544 870932 8560 870996 +rect 8624 870932 8640 870996 +rect 8704 870932 8720 870996 +rect 8784 870932 8800 870996 +rect 8864 870932 8880 870996 +rect 8944 870932 8972 870996 +rect 7972 870916 8972 870932 +rect 7972 870852 8000 870916 +rect 8064 870852 8080 870916 +rect 8144 870852 8160 870916 +rect 8224 870852 8240 870916 +rect 8304 870852 8320 870916 +rect 8384 870852 8400 870916 +rect 8464 870852 8480 870916 +rect 8544 870852 8560 870916 +rect 8624 870852 8640 870916 +rect 8704 870852 8720 870916 +rect 8784 870852 8800 870916 +rect 8864 870852 8880 870916 +rect 8944 870852 8972 870916 +rect 7972 870836 8972 870852 +rect 7972 870772 8000 870836 +rect 8064 870772 8080 870836 +rect 8144 870772 8160 870836 +rect 8224 870772 8240 870836 +rect 8304 870772 8320 870836 +rect 8384 870772 8400 870836 +rect 8464 870772 8480 870836 +rect 8544 870772 8560 870836 +rect 8624 870772 8640 870836 +rect 8704 870772 8720 870836 +rect 8784 870772 8800 870836 +rect 8864 870772 8880 870836 +rect 8944 870772 8972 870836 +rect 7972 870756 8972 870772 +rect 7972 870692 8000 870756 +rect 8064 870692 8080 870756 +rect 8144 870692 8160 870756 +rect 8224 870692 8240 870756 +rect 8304 870692 8320 870756 +rect 8384 870692 8400 870756 +rect 8464 870692 8480 870756 +rect 8544 870692 8560 870756 +rect 8624 870692 8640 870756 +rect 8704 870692 8720 870756 +rect 8784 870692 8800 870756 +rect 8864 870692 8880 870756 +rect 8944 870692 8972 870756 +rect 7972 870676 8972 870692 +rect 7972 870612 8000 870676 +rect 8064 870612 8080 870676 +rect 8144 870612 8160 870676 +rect 8224 870612 8240 870676 +rect 8304 870612 8320 870676 +rect 8384 870612 8400 870676 +rect 8464 870612 8480 870676 +rect 8544 870612 8560 870676 +rect 8624 870612 8640 870676 +rect 8704 870612 8720 870676 +rect 8784 870612 8800 870676 +rect 8864 870612 8880 870676 +rect 8944 870612 8972 870676 +rect 7972 870596 8972 870612 +rect 7972 870532 8000 870596 +rect 8064 870532 8080 870596 +rect 8144 870532 8160 870596 +rect 8224 870532 8240 870596 +rect 8304 870532 8320 870596 +rect 8384 870532 8400 870596 +rect 8464 870532 8480 870596 +rect 8544 870532 8560 870596 +rect 8624 870532 8640 870596 +rect 8704 870532 8720 870596 +rect 8784 870532 8800 870596 +rect 8864 870532 8880 870596 +rect 8944 870532 8972 870596 +rect 7972 870516 8972 870532 +rect 7972 870452 8000 870516 +rect 8064 870452 8080 870516 +rect 8144 870452 8160 870516 +rect 8224 870452 8240 870516 +rect 8304 870452 8320 870516 +rect 8384 870452 8400 870516 +rect 8464 870452 8480 870516 +rect 8544 870452 8560 870516 +rect 8624 870452 8640 870516 +rect 8704 870452 8720 870516 +rect 8784 870452 8800 870516 +rect 8864 870452 8880 870516 +rect 8944 870452 8972 870516 +rect 7972 870436 8972 870452 +rect 7972 870372 8000 870436 +rect 8064 870372 8080 870436 +rect 8144 870372 8160 870436 +rect 8224 870372 8240 870436 +rect 8304 870372 8320 870436 +rect 8384 870372 8400 870436 +rect 8464 870372 8480 870436 +rect 8544 870372 8560 870436 +rect 8624 870372 8640 870436 +rect 8704 870372 8720 870436 +rect 8784 870372 8800 870436 +rect 8864 870372 8880 870436 +rect 8944 870372 8972 870436 +rect 7972 870356 8972 870372 +rect 7972 870292 8000 870356 +rect 8064 870292 8080 870356 +rect 8144 870292 8160 870356 +rect 8224 870292 8240 870356 +rect 8304 870292 8320 870356 +rect 8384 870292 8400 870356 +rect 8464 870292 8480 870356 +rect 8544 870292 8560 870356 +rect 8624 870292 8640 870356 +rect 8704 870292 8720 870356 +rect 8784 870292 8800 870356 +rect 8864 870292 8880 870356 +rect 8944 870292 8972 870356 +rect 7972 870276 8972 870292 +rect 7972 870212 8000 870276 +rect 8064 870212 8080 870276 +rect 8144 870212 8160 870276 +rect 8224 870212 8240 870276 +rect 8304 870212 8320 870276 +rect 8384 870212 8400 870276 +rect 8464 870212 8480 870276 +rect 8544 870212 8560 870276 +rect 8624 870212 8640 870276 +rect 8704 870212 8720 870276 +rect 8784 870212 8800 870276 +rect 8864 870212 8880 870276 +rect 8944 870212 8972 870276 +rect 7972 870196 8972 870212 +rect 7972 870132 8000 870196 +rect 8064 870132 8080 870196 +rect 8144 870132 8160 870196 +rect 8224 870132 8240 870196 +rect 8304 870132 8320 870196 +rect 8384 870132 8400 870196 +rect 8464 870132 8480 870196 +rect 8544 870132 8560 870196 +rect 8624 870132 8640 870196 +rect 8704 870132 8720 870196 +rect 8784 870132 8800 870196 +rect 8864 870132 8880 870196 +rect 8944 870132 8972 870196 +rect 7972 870116 8972 870132 +rect 7972 870052 8000 870116 +rect 8064 870052 8080 870116 +rect 8144 870052 8160 870116 +rect 8224 870052 8240 870116 +rect 8304 870052 8320 870116 +rect 8384 870052 8400 870116 +rect 8464 870052 8480 870116 +rect 8544 870052 8560 870116 +rect 8624 870052 8640 870116 +rect 8704 870052 8720 870116 +rect 8784 870052 8800 870116 +rect 8864 870052 8880 870116 +rect 8944 870052 8972 870116 +rect 7972 870036 8972 870052 +rect 7972 869972 8000 870036 +rect 8064 869972 8080 870036 +rect 8144 869972 8160 870036 +rect 8224 869972 8240 870036 +rect 8304 869972 8320 870036 +rect 8384 869972 8400 870036 +rect 8464 869972 8480 870036 +rect 8544 869972 8560 870036 +rect 8624 869972 8640 870036 +rect 8704 869972 8720 870036 +rect 8784 869972 8800 870036 +rect 8864 869972 8880 870036 +rect 8944 869972 8972 870036 +rect 7972 849230 8972 869972 +rect 7972 848994 8034 849230 +rect 8270 848994 8354 849230 +rect 8590 848994 8674 849230 +rect 8910 848994 8972 849230 +rect 7972 848910 8972 848994 +rect 7972 848674 8034 848910 +rect 8270 848674 8354 848910 +rect 8590 848674 8674 848910 +rect 8910 848674 8972 848910 +rect 7972 813230 8972 848674 +rect 7972 812994 8034 813230 +rect 8270 812994 8354 813230 +rect 8590 812994 8674 813230 +rect 8910 812994 8972 813230 +rect 7972 812910 8972 812994 +rect 7972 812674 8034 812910 +rect 8270 812674 8354 812910 +rect 8590 812674 8674 812910 +rect 8910 812674 8972 812910 +rect 7972 777230 8972 812674 +rect 7972 776994 8034 777230 +rect 8270 776994 8354 777230 +rect 8590 776994 8674 777230 +rect 8910 776994 8972 777230 +rect 7972 776910 8972 776994 +rect 7972 776674 8034 776910 +rect 8270 776674 8354 776910 +rect 8590 776674 8674 776910 +rect 8910 776674 8972 776910 +rect 7972 741230 8972 776674 +rect 7972 740994 8034 741230 +rect 8270 740994 8354 741230 +rect 8590 740994 8674 741230 +rect 8910 740994 8972 741230 +rect 7972 740910 8972 740994 +rect 7972 740674 8034 740910 +rect 8270 740674 8354 740910 +rect 8590 740674 8674 740910 +rect 8910 740674 8972 740910 +rect 7972 705230 8972 740674 +rect 7972 704994 8034 705230 +rect 8270 704994 8354 705230 +rect 8590 704994 8674 705230 +rect 8910 704994 8972 705230 +rect 7972 704910 8972 704994 +rect 7972 704674 8034 704910 +rect 8270 704674 8354 704910 +rect 8590 704674 8674 704910 +rect 8910 704674 8972 704910 +rect 7972 669230 8972 704674 +rect 7972 668994 8034 669230 +rect 8270 668994 8354 669230 +rect 8590 668994 8674 669230 +rect 8910 668994 8972 669230 +rect 7972 668910 8972 668994 +rect 7972 668674 8034 668910 +rect 8270 668674 8354 668910 +rect 8590 668674 8674 668910 +rect 8910 668674 8972 668910 +rect 7972 633230 8972 668674 +rect 7972 632994 8034 633230 +rect 8270 632994 8354 633230 +rect 8590 632994 8674 633230 +rect 8910 632994 8972 633230 +rect 7972 632910 8972 632994 +rect 7972 632674 8034 632910 +rect 8270 632674 8354 632910 +rect 8590 632674 8674 632910 +rect 8910 632674 8972 632910 +rect 7972 597230 8972 632674 +rect 7972 596994 8034 597230 +rect 8270 596994 8354 597230 +rect 8590 596994 8674 597230 +rect 8910 596994 8972 597230 +rect 7972 596910 8972 596994 +rect 7972 596674 8034 596910 +rect 8270 596674 8354 596910 +rect 8590 596674 8674 596910 +rect 8910 596674 8972 596910 +rect 7972 561230 8972 596674 +rect 7972 560994 8034 561230 +rect 8270 560994 8354 561230 +rect 8590 560994 8674 561230 +rect 8910 560994 8972 561230 +rect 7972 560910 8972 560994 +rect 7972 560674 8034 560910 +rect 8270 560674 8354 560910 +rect 8590 560674 8674 560910 +rect 8910 560674 8972 560910 +rect 7972 525230 8972 560674 +rect 7972 524994 8034 525230 +rect 8270 524994 8354 525230 +rect 8590 524994 8674 525230 +rect 8910 524994 8972 525230 +rect 7972 524910 8972 524994 +rect 7972 524674 8034 524910 +rect 8270 524674 8354 524910 +rect 8590 524674 8674 524910 +rect 8910 524674 8972 524910 +rect 7972 489230 8972 524674 +rect 7972 488994 8034 489230 +rect 8270 488994 8354 489230 +rect 8590 488994 8674 489230 +rect 8910 488994 8972 489230 +rect 7972 488910 8972 488994 +rect 7972 488674 8034 488910 +rect 8270 488674 8354 488910 +rect 8590 488674 8674 488910 +rect 8910 488674 8972 488910 +rect 7972 453230 8972 488674 +rect 7972 452994 8034 453230 +rect 8270 452994 8354 453230 +rect 8590 452994 8674 453230 +rect 8910 452994 8972 453230 +rect 7972 452910 8972 452994 +rect 7972 452674 8034 452910 +rect 8270 452674 8354 452910 +rect 8590 452674 8674 452910 +rect 8910 452674 8972 452910 +rect 7972 417230 8972 452674 +rect 7972 416994 8034 417230 +rect 8270 416994 8354 417230 +rect 8590 416994 8674 417230 +rect 8910 416994 8972 417230 +rect 7972 416910 8972 416994 +rect 7972 416674 8034 416910 +rect 8270 416674 8354 416910 +rect 8590 416674 8674 416910 +rect 8910 416674 8972 416910 +rect 7972 408500 8972 416674 +rect 7972 408436 8000 408500 +rect 8064 408436 8080 408500 +rect 8144 408436 8160 408500 +rect 8224 408436 8240 408500 +rect 8304 408436 8320 408500 +rect 8384 408436 8400 408500 +rect 8464 408436 8480 408500 +rect 8544 408436 8560 408500 +rect 8624 408436 8640 408500 +rect 8704 408436 8720 408500 +rect 8784 408436 8800 408500 +rect 8864 408436 8880 408500 +rect 8944 408436 8972 408500 +rect 7972 408420 8972 408436 +rect 7972 408356 8000 408420 +rect 8064 408356 8080 408420 +rect 8144 408356 8160 408420 +rect 8224 408356 8240 408420 +rect 8304 408356 8320 408420 +rect 8384 408356 8400 408420 +rect 8464 408356 8480 408420 +rect 8544 408356 8560 408420 +rect 8624 408356 8640 408420 +rect 8704 408356 8720 408420 +rect 8784 408356 8800 408420 +rect 8864 408356 8880 408420 +rect 8944 408356 8972 408420 +rect 7972 408340 8972 408356 +rect 7972 408276 8000 408340 +rect 8064 408276 8080 408340 +rect 8144 408276 8160 408340 +rect 8224 408276 8240 408340 +rect 8304 408276 8320 408340 +rect 8384 408276 8400 408340 +rect 8464 408276 8480 408340 +rect 8544 408276 8560 408340 +rect 8624 408276 8640 408340 +rect 8704 408276 8720 408340 +rect 8784 408276 8800 408340 +rect 8864 408276 8880 408340 +rect 8944 408276 8972 408340 +rect 7972 408260 8972 408276 +rect 7972 408196 8000 408260 +rect 8064 408196 8080 408260 +rect 8144 408196 8160 408260 +rect 8224 408196 8240 408260 +rect 8304 408196 8320 408260 +rect 8384 408196 8400 408260 +rect 8464 408196 8480 408260 +rect 8544 408196 8560 408260 +rect 8624 408196 8640 408260 +rect 8704 408196 8720 408260 +rect 8784 408196 8800 408260 +rect 8864 408196 8880 408260 +rect 8944 408196 8972 408260 +rect 7972 408180 8972 408196 +rect 7972 408116 8000 408180 +rect 8064 408116 8080 408180 +rect 8144 408116 8160 408180 +rect 8224 408116 8240 408180 +rect 8304 408116 8320 408180 +rect 8384 408116 8400 408180 +rect 8464 408116 8480 408180 +rect 8544 408116 8560 408180 +rect 8624 408116 8640 408180 +rect 8704 408116 8720 408180 +rect 8784 408116 8800 408180 +rect 8864 408116 8880 408180 +rect 8944 408116 8972 408180 +rect 7972 408100 8972 408116 +rect 7972 408036 8000 408100 +rect 8064 408036 8080 408100 +rect 8144 408036 8160 408100 +rect 8224 408036 8240 408100 +rect 8304 408036 8320 408100 +rect 8384 408036 8400 408100 +rect 8464 408036 8480 408100 +rect 8544 408036 8560 408100 +rect 8624 408036 8640 408100 +rect 8704 408036 8720 408100 +rect 8784 408036 8800 408100 +rect 8864 408036 8880 408100 +rect 8944 408036 8972 408100 +rect 7972 408020 8972 408036 +rect 7972 407956 8000 408020 +rect 8064 407956 8080 408020 +rect 8144 407956 8160 408020 +rect 8224 407956 8240 408020 +rect 8304 407956 8320 408020 +rect 8384 407956 8400 408020 +rect 8464 407956 8480 408020 +rect 8544 407956 8560 408020 +rect 8624 407956 8640 408020 +rect 8704 407956 8720 408020 +rect 8784 407956 8800 408020 +rect 8864 407956 8880 408020 +rect 8944 407956 8972 408020 +rect 7972 407940 8972 407956 +rect 7972 407876 8000 407940 +rect 8064 407876 8080 407940 +rect 8144 407876 8160 407940 +rect 8224 407876 8240 407940 +rect 8304 407876 8320 407940 +rect 8384 407876 8400 407940 +rect 8464 407876 8480 407940 +rect 8544 407876 8560 407940 +rect 8624 407876 8640 407940 +rect 8704 407876 8720 407940 +rect 8784 407876 8800 407940 +rect 8864 407876 8880 407940 +rect 8944 407876 8972 407940 +rect 7972 407860 8972 407876 +rect 7972 407796 8000 407860 +rect 8064 407796 8080 407860 +rect 8144 407796 8160 407860 +rect 8224 407796 8240 407860 +rect 8304 407796 8320 407860 +rect 8384 407796 8400 407860 +rect 8464 407796 8480 407860 +rect 8544 407796 8560 407860 +rect 8624 407796 8640 407860 +rect 8704 407796 8720 407860 +rect 8784 407796 8800 407860 +rect 8864 407796 8880 407860 +rect 8944 407796 8972 407860 +rect 7972 407780 8972 407796 +rect 7972 407716 8000 407780 +rect 8064 407716 8080 407780 +rect 8144 407716 8160 407780 +rect 8224 407716 8240 407780 +rect 8304 407716 8320 407780 +rect 8384 407716 8400 407780 +rect 8464 407716 8480 407780 +rect 8544 407716 8560 407780 +rect 8624 407716 8640 407780 +rect 8704 407716 8720 407780 +rect 8784 407716 8800 407780 +rect 8864 407716 8880 407780 +rect 8944 407716 8972 407780 +rect 7972 407700 8972 407716 +rect 7972 407636 8000 407700 +rect 8064 407636 8080 407700 +rect 8144 407636 8160 407700 +rect 8224 407636 8240 407700 +rect 8304 407636 8320 407700 +rect 8384 407636 8400 407700 +rect 8464 407636 8480 407700 +rect 8544 407636 8560 407700 +rect 8624 407636 8640 407700 +rect 8704 407636 8720 407700 +rect 8784 407636 8800 407700 +rect 8864 407636 8880 407700 +rect 8944 407636 8972 407700 +rect 7972 407620 8972 407636 +rect 7972 407556 8000 407620 +rect 8064 407556 8080 407620 +rect 8144 407556 8160 407620 +rect 8224 407556 8240 407620 +rect 8304 407556 8320 407620 +rect 8384 407556 8400 407620 +rect 8464 407556 8480 407620 +rect 8544 407556 8560 407620 +rect 8624 407556 8640 407620 +rect 8704 407556 8720 407620 +rect 8784 407556 8800 407620 +rect 8864 407556 8880 407620 +rect 8944 407556 8972 407620 +rect 7972 407540 8972 407556 +rect 7972 407476 8000 407540 +rect 8064 407476 8080 407540 +rect 8144 407476 8160 407540 +rect 8224 407476 8240 407540 +rect 8304 407476 8320 407540 +rect 8384 407476 8400 407540 +rect 8464 407476 8480 407540 +rect 8544 407476 8560 407540 +rect 8624 407476 8640 407540 +rect 8704 407476 8720 407540 +rect 8784 407476 8800 407540 +rect 8864 407476 8880 407540 +rect 8944 407476 8972 407540 +rect 7972 407460 8972 407476 +rect 7972 407396 8000 407460 +rect 8064 407396 8080 407460 +rect 8144 407396 8160 407460 +rect 8224 407396 8240 407460 +rect 8304 407396 8320 407460 +rect 8384 407396 8400 407460 +rect 8464 407396 8480 407460 +rect 8544 407396 8560 407460 +rect 8624 407396 8640 407460 +rect 8704 407396 8720 407460 +rect 8784 407396 8800 407460 +rect 8864 407396 8880 407460 +rect 8944 407396 8972 407460 +rect 7972 407380 8972 407396 +rect 7972 407316 8000 407380 +rect 8064 407316 8080 407380 +rect 8144 407316 8160 407380 +rect 8224 407316 8240 407380 +rect 8304 407316 8320 407380 +rect 8384 407316 8400 407380 +rect 8464 407316 8480 407380 +rect 8544 407316 8560 407380 +rect 8624 407316 8640 407380 +rect 8704 407316 8720 407380 +rect 8784 407316 8800 407380 +rect 8864 407316 8880 407380 +rect 8944 407316 8972 407380 +rect 7972 407300 8972 407316 +rect 7972 407236 8000 407300 +rect 8064 407236 8080 407300 +rect 8144 407236 8160 407300 +rect 8224 407236 8240 407300 +rect 8304 407236 8320 407300 +rect 8384 407236 8400 407300 +rect 8464 407236 8480 407300 +rect 8544 407236 8560 407300 +rect 8624 407236 8640 407300 +rect 8704 407236 8720 407300 +rect 8784 407236 8800 407300 +rect 8864 407236 8880 407300 +rect 8944 407236 8972 407300 +rect 7972 407220 8972 407236 +rect 7972 407156 8000 407220 +rect 8064 407156 8080 407220 +rect 8144 407156 8160 407220 +rect 8224 407156 8240 407220 +rect 8304 407156 8320 407220 +rect 8384 407156 8400 407220 +rect 8464 407156 8480 407220 +rect 8544 407156 8560 407220 +rect 8624 407156 8640 407220 +rect 8704 407156 8720 407220 +rect 8784 407156 8800 407220 +rect 8864 407156 8880 407220 +rect 8944 407156 8972 407220 +rect 7972 407140 8972 407156 +rect 7972 407076 8000 407140 +rect 8064 407076 8080 407140 +rect 8144 407076 8160 407140 +rect 8224 407076 8240 407140 +rect 8304 407076 8320 407140 +rect 8384 407076 8400 407140 +rect 8464 407076 8480 407140 +rect 8544 407076 8560 407140 +rect 8624 407076 8640 407140 +rect 8704 407076 8720 407140 +rect 8784 407076 8800 407140 +rect 8864 407076 8880 407140 +rect 8944 407076 8972 407140 +rect 7972 407060 8972 407076 +rect 7972 406996 8000 407060 +rect 8064 406996 8080 407060 +rect 8144 406996 8160 407060 +rect 8224 406996 8240 407060 +rect 8304 406996 8320 407060 +rect 8384 406996 8400 407060 +rect 8464 406996 8480 407060 +rect 8544 406996 8560 407060 +rect 8624 406996 8640 407060 +rect 8704 406996 8720 407060 +rect 8784 406996 8800 407060 +rect 8864 406996 8880 407060 +rect 8944 406996 8972 407060 +rect 7972 406980 8972 406996 +rect 7972 406916 8000 406980 +rect 8064 406916 8080 406980 +rect 8144 406916 8160 406980 +rect 8224 406916 8240 406980 +rect 8304 406916 8320 406980 +rect 8384 406916 8400 406980 +rect 8464 406916 8480 406980 +rect 8544 406916 8560 406980 +rect 8624 406916 8640 406980 +rect 8704 406916 8720 406980 +rect 8784 406916 8800 406980 +rect 8864 406916 8880 406980 +rect 8944 406916 8972 406980 +rect 7972 406900 8972 406916 +rect 7972 406836 8000 406900 +rect 8064 406836 8080 406900 +rect 8144 406836 8160 406900 +rect 8224 406836 8240 406900 +rect 8304 406836 8320 406900 +rect 8384 406836 8400 406900 +rect 8464 406836 8480 406900 +rect 8544 406836 8560 406900 +rect 8624 406836 8640 406900 +rect 8704 406836 8720 406900 +rect 8784 406836 8800 406900 +rect 8864 406836 8880 406900 +rect 8944 406836 8972 406900 +rect 7972 406820 8972 406836 +rect 7972 406756 8000 406820 +rect 8064 406756 8080 406820 +rect 8144 406756 8160 406820 +rect 8224 406756 8240 406820 +rect 8304 406756 8320 406820 +rect 8384 406756 8400 406820 +rect 8464 406756 8480 406820 +rect 8544 406756 8560 406820 +rect 8624 406756 8640 406820 +rect 8704 406756 8720 406820 +rect 8784 406756 8800 406820 +rect 8864 406756 8880 406820 +rect 8944 406756 8972 406820 +rect 7972 406740 8972 406756 +rect 7972 406676 8000 406740 +rect 8064 406676 8080 406740 +rect 8144 406676 8160 406740 +rect 8224 406676 8240 406740 +rect 8304 406676 8320 406740 +rect 8384 406676 8400 406740 +rect 8464 406676 8480 406740 +rect 8544 406676 8560 406740 +rect 8624 406676 8640 406740 +rect 8704 406676 8720 406740 +rect 8784 406676 8800 406740 +rect 8864 406676 8880 406740 +rect 8944 406676 8972 406740 +rect 7972 406660 8972 406676 +rect 7972 406596 8000 406660 +rect 8064 406596 8080 406660 +rect 8144 406596 8160 406660 +rect 8224 406596 8240 406660 +rect 8304 406596 8320 406660 +rect 8384 406596 8400 406660 +rect 8464 406596 8480 406660 +rect 8544 406596 8560 406660 +rect 8624 406596 8640 406660 +rect 8704 406596 8720 406660 +rect 8784 406596 8800 406660 +rect 8864 406596 8880 406660 +rect 8944 406596 8972 406660 +rect 7972 406580 8972 406596 +rect 7972 406516 8000 406580 +rect 8064 406516 8080 406580 +rect 8144 406516 8160 406580 +rect 8224 406516 8240 406580 +rect 8304 406516 8320 406580 +rect 8384 406516 8400 406580 +rect 8464 406516 8480 406580 +rect 8544 406516 8560 406580 +rect 8624 406516 8640 406580 +rect 8704 406516 8720 406580 +rect 8784 406516 8800 406580 +rect 8864 406516 8880 406580 +rect 8944 406516 8972 406580 +rect 7972 406500 8972 406516 +rect 7972 406436 8000 406500 +rect 8064 406436 8080 406500 +rect 8144 406436 8160 406500 +rect 8224 406436 8240 406500 +rect 8304 406436 8320 406500 +rect 8384 406436 8400 406500 +rect 8464 406436 8480 406500 +rect 8544 406436 8560 406500 +rect 8624 406436 8640 406500 +rect 8704 406436 8720 406500 +rect 8784 406436 8800 406500 +rect 8864 406436 8880 406500 +rect 8944 406436 8972 406500 +rect 7972 406420 8972 406436 +rect 7972 406356 8000 406420 +rect 8064 406356 8080 406420 +rect 8144 406356 8160 406420 +rect 8224 406356 8240 406420 +rect 8304 406356 8320 406420 +rect 8384 406356 8400 406420 +rect 8464 406356 8480 406420 +rect 8544 406356 8560 406420 +rect 8624 406356 8640 406420 +rect 8704 406356 8720 406420 +rect 8784 406356 8800 406420 +rect 8864 406356 8880 406420 +rect 8944 406356 8972 406420 +rect 7972 406340 8972 406356 +rect 7972 406276 8000 406340 +rect 8064 406276 8080 406340 +rect 8144 406276 8160 406340 +rect 8224 406276 8240 406340 +rect 8304 406276 8320 406340 +rect 8384 406276 8400 406340 +rect 8464 406276 8480 406340 +rect 8544 406276 8560 406340 +rect 8624 406276 8640 406340 +rect 8704 406276 8720 406340 +rect 8784 406276 8800 406340 +rect 8864 406276 8880 406340 +rect 8944 406276 8972 406340 +rect 7972 406260 8972 406276 +rect 7972 406196 8000 406260 +rect 8064 406196 8080 406260 +rect 8144 406196 8160 406260 +rect 8224 406196 8240 406260 +rect 8304 406196 8320 406260 +rect 8384 406196 8400 406260 +rect 8464 406196 8480 406260 +rect 8544 406196 8560 406260 +rect 8624 406196 8640 406260 +rect 8704 406196 8720 406260 +rect 8784 406196 8800 406260 +rect 8864 406196 8880 406260 +rect 8944 406196 8972 406260 +rect 7972 406180 8972 406196 +rect 7972 406116 8000 406180 +rect 8064 406116 8080 406180 +rect 8144 406116 8160 406180 +rect 8224 406116 8240 406180 +rect 8304 406116 8320 406180 +rect 8384 406116 8400 406180 +rect 8464 406116 8480 406180 +rect 8544 406116 8560 406180 +rect 8624 406116 8640 406180 +rect 8704 406116 8720 406180 +rect 8784 406116 8800 406180 +rect 8864 406116 8880 406180 +rect 8944 406116 8972 406180 +rect 7972 406100 8972 406116 +rect 7972 406036 8000 406100 +rect 8064 406036 8080 406100 +rect 8144 406036 8160 406100 +rect 8224 406036 8240 406100 +rect 8304 406036 8320 406100 +rect 8384 406036 8400 406100 +rect 8464 406036 8480 406100 +rect 8544 406036 8560 406100 +rect 8624 406036 8640 406100 +rect 8704 406036 8720 406100 +rect 8784 406036 8800 406100 +rect 8864 406036 8880 406100 +rect 8944 406036 8972 406100 +rect 7972 406020 8972 406036 +rect 7972 405956 8000 406020 +rect 8064 405956 8080 406020 +rect 8144 405956 8160 406020 +rect 8224 405956 8240 406020 +rect 8304 405956 8320 406020 +rect 8384 405956 8400 406020 +rect 8464 405956 8480 406020 +rect 8544 405956 8560 406020 +rect 8624 405956 8640 406020 +rect 8704 405956 8720 406020 +rect 8784 405956 8800 406020 +rect 8864 405956 8880 406020 +rect 8944 405956 8972 406020 +rect 7972 405940 8972 405956 +rect 7972 405876 8000 405940 +rect 8064 405876 8080 405940 +rect 8144 405876 8160 405940 +rect 8224 405876 8240 405940 +rect 8304 405876 8320 405940 +rect 8384 405876 8400 405940 +rect 8464 405876 8480 405940 +rect 8544 405876 8560 405940 +rect 8624 405876 8640 405940 +rect 8704 405876 8720 405940 +rect 8784 405876 8800 405940 +rect 8864 405876 8880 405940 +rect 8944 405876 8972 405940 +rect 7972 405860 8972 405876 +rect 7972 405796 8000 405860 +rect 8064 405796 8080 405860 +rect 8144 405796 8160 405860 +rect 8224 405796 8240 405860 +rect 8304 405796 8320 405860 +rect 8384 405796 8400 405860 +rect 8464 405796 8480 405860 +rect 8544 405796 8560 405860 +rect 8624 405796 8640 405860 +rect 8704 405796 8720 405860 +rect 8784 405796 8800 405860 +rect 8864 405796 8880 405860 +rect 8944 405796 8972 405860 +rect 7972 405780 8972 405796 +rect 7972 405716 8000 405780 +rect 8064 405716 8080 405780 +rect 8144 405716 8160 405780 +rect 8224 405716 8240 405780 +rect 8304 405716 8320 405780 +rect 8384 405716 8400 405780 +rect 8464 405716 8480 405780 +rect 8544 405716 8560 405780 +rect 8624 405716 8640 405780 +rect 8704 405716 8720 405780 +rect 8784 405716 8800 405780 +rect 8864 405716 8880 405780 +rect 8944 405716 8972 405780 +rect 7972 405700 8972 405716 +rect 7972 405636 8000 405700 +rect 8064 405636 8080 405700 +rect 8144 405636 8160 405700 +rect 8224 405636 8240 405700 +rect 8304 405636 8320 405700 +rect 8384 405636 8400 405700 +rect 8464 405636 8480 405700 +rect 8544 405636 8560 405700 +rect 8624 405636 8640 405700 +rect 8704 405636 8720 405700 +rect 8784 405636 8800 405700 +rect 8864 405636 8880 405700 +rect 8944 405636 8972 405700 +rect 7972 405620 8972 405636 +rect 7972 405556 8000 405620 +rect 8064 405556 8080 405620 +rect 8144 405556 8160 405620 +rect 8224 405556 8240 405620 +rect 8304 405556 8320 405620 +rect 8384 405556 8400 405620 +rect 8464 405556 8480 405620 +rect 8544 405556 8560 405620 +rect 8624 405556 8640 405620 +rect 8704 405556 8720 405620 +rect 8784 405556 8800 405620 +rect 8864 405556 8880 405620 +rect 8944 405556 8972 405620 +rect 7972 405540 8972 405556 +rect 7972 405476 8000 405540 +rect 8064 405476 8080 405540 +rect 8144 405476 8160 405540 +rect 8224 405476 8240 405540 +rect 8304 405476 8320 405540 +rect 8384 405476 8400 405540 +rect 8464 405476 8480 405540 +rect 8544 405476 8560 405540 +rect 8624 405476 8640 405540 +rect 8704 405476 8720 405540 +rect 8784 405476 8800 405540 +rect 8864 405476 8880 405540 +rect 8944 405476 8972 405540 +rect 7972 405460 8972 405476 +rect 7972 405396 8000 405460 +rect 8064 405396 8080 405460 +rect 8144 405396 8160 405460 +rect 8224 405396 8240 405460 +rect 8304 405396 8320 405460 +rect 8384 405396 8400 405460 +rect 8464 405396 8480 405460 +rect 8544 405396 8560 405460 +rect 8624 405396 8640 405460 +rect 8704 405396 8720 405460 +rect 8784 405396 8800 405460 +rect 8864 405396 8880 405460 +rect 8944 405396 8972 405460 +rect 7972 405380 8972 405396 +rect 7972 405316 8000 405380 +rect 8064 405316 8080 405380 +rect 8144 405316 8160 405380 +rect 8224 405316 8240 405380 +rect 8304 405316 8320 405380 +rect 8384 405316 8400 405380 +rect 8464 405316 8480 405380 +rect 8544 405316 8560 405380 +rect 8624 405316 8640 405380 +rect 8704 405316 8720 405380 +rect 8784 405316 8800 405380 +rect 8864 405316 8880 405380 +rect 8944 405316 8972 405380 +rect 7972 405300 8972 405316 +rect 7972 405236 8000 405300 +rect 8064 405236 8080 405300 +rect 8144 405236 8160 405300 +rect 8224 405236 8240 405300 +rect 8304 405236 8320 405300 +rect 8384 405236 8400 405300 +rect 8464 405236 8480 405300 +rect 8544 405236 8560 405300 +rect 8624 405236 8640 405300 +rect 8704 405236 8720 405300 +rect 8784 405236 8800 405300 +rect 8864 405236 8880 405300 +rect 8944 405236 8972 405300 +rect 7972 405220 8972 405236 +rect 7972 405156 8000 405220 +rect 8064 405156 8080 405220 +rect 8144 405156 8160 405220 +rect 8224 405156 8240 405220 +rect 8304 405156 8320 405220 +rect 8384 405156 8400 405220 +rect 8464 405156 8480 405220 +rect 8544 405156 8560 405220 +rect 8624 405156 8640 405220 +rect 8704 405156 8720 405220 +rect 8784 405156 8800 405220 +rect 8864 405156 8880 405220 +rect 8944 405156 8972 405220 +rect 7972 405140 8972 405156 +rect 7972 405076 8000 405140 +rect 8064 405076 8080 405140 +rect 8144 405076 8160 405140 +rect 8224 405076 8240 405140 +rect 8304 405076 8320 405140 +rect 8384 405076 8400 405140 +rect 8464 405076 8480 405140 +rect 8544 405076 8560 405140 +rect 8624 405076 8640 405140 +rect 8704 405076 8720 405140 +rect 8784 405076 8800 405140 +rect 8864 405076 8880 405140 +rect 8944 405076 8972 405140 +rect 7972 405060 8972 405076 +rect 7972 404996 8000 405060 +rect 8064 404996 8080 405060 +rect 8144 404996 8160 405060 +rect 8224 404996 8240 405060 +rect 8304 404996 8320 405060 +rect 8384 404996 8400 405060 +rect 8464 404996 8480 405060 +rect 8544 404996 8560 405060 +rect 8624 404996 8640 405060 +rect 8704 404996 8720 405060 +rect 8784 404996 8800 405060 +rect 8864 404996 8880 405060 +rect 8944 404996 8972 405060 +rect 7972 404980 8972 404996 +rect 7972 404916 8000 404980 +rect 8064 404916 8080 404980 +rect 8144 404916 8160 404980 +rect 8224 404916 8240 404980 +rect 8304 404916 8320 404980 +rect 8384 404916 8400 404980 +rect 8464 404916 8480 404980 +rect 8544 404916 8560 404980 +rect 8624 404916 8640 404980 +rect 8704 404916 8720 404980 +rect 8784 404916 8800 404980 +rect 8864 404916 8880 404980 +rect 8944 404916 8972 404980 +rect 7972 404900 8972 404916 +rect 7972 404836 8000 404900 +rect 8064 404836 8080 404900 +rect 8144 404836 8160 404900 +rect 8224 404836 8240 404900 +rect 8304 404836 8320 404900 +rect 8384 404836 8400 404900 +rect 8464 404836 8480 404900 +rect 8544 404836 8560 404900 +rect 8624 404836 8640 404900 +rect 8704 404836 8720 404900 +rect 8784 404836 8800 404900 +rect 8864 404836 8880 404900 +rect 8944 404836 8972 404900 +rect 7972 404820 8972 404836 +rect 7972 404756 8000 404820 +rect 8064 404756 8080 404820 +rect 8144 404756 8160 404820 +rect 8224 404756 8240 404820 +rect 8304 404756 8320 404820 +rect 8384 404756 8400 404820 +rect 8464 404756 8480 404820 +rect 8544 404756 8560 404820 +rect 8624 404756 8640 404820 +rect 8704 404756 8720 404820 +rect 8784 404756 8800 404820 +rect 8864 404756 8880 404820 +rect 8944 404756 8972 404820 +rect 7972 404740 8972 404756 +rect 7972 404676 8000 404740 +rect 8064 404676 8080 404740 +rect 8144 404676 8160 404740 +rect 8224 404676 8240 404740 +rect 8304 404676 8320 404740 +rect 8384 404676 8400 404740 +rect 8464 404676 8480 404740 +rect 8544 404676 8560 404740 +rect 8624 404676 8640 404740 +rect 8704 404676 8720 404740 +rect 8784 404676 8800 404740 +rect 8864 404676 8880 404740 +rect 8944 404676 8972 404740 +rect 7972 404660 8972 404676 +rect 7972 404596 8000 404660 +rect 8064 404596 8080 404660 +rect 8144 404596 8160 404660 +rect 8224 404596 8240 404660 +rect 8304 404596 8320 404660 +rect 8384 404596 8400 404660 +rect 8464 404596 8480 404660 +rect 8544 404596 8560 404660 +rect 8624 404596 8640 404660 +rect 8704 404596 8720 404660 +rect 8784 404596 8800 404660 +rect 8864 404596 8880 404660 +rect 8944 404596 8972 404660 +rect 7972 404580 8972 404596 +rect 7972 404516 8000 404580 +rect 8064 404516 8080 404580 +rect 8144 404516 8160 404580 +rect 8224 404516 8240 404580 +rect 8304 404516 8320 404580 +rect 8384 404516 8400 404580 +rect 8464 404516 8480 404580 +rect 8544 404516 8560 404580 +rect 8624 404516 8640 404580 +rect 8704 404516 8720 404580 +rect 8784 404516 8800 404580 +rect 8864 404516 8880 404580 +rect 8944 404516 8972 404580 +rect 7972 404500 8972 404516 +rect 7972 404436 8000 404500 +rect 8064 404436 8080 404500 +rect 8144 404436 8160 404500 +rect 8224 404436 8240 404500 +rect 8304 404436 8320 404500 +rect 8384 404436 8400 404500 +rect 8464 404436 8480 404500 +rect 8544 404436 8560 404500 +rect 8624 404436 8640 404500 +rect 8704 404436 8720 404500 +rect 8784 404436 8800 404500 +rect 8864 404436 8880 404500 +rect 8944 404436 8972 404500 +rect 7972 404420 8972 404436 +rect 7972 404356 8000 404420 +rect 8064 404356 8080 404420 +rect 8144 404356 8160 404420 +rect 8224 404356 8240 404420 +rect 8304 404356 8320 404420 +rect 8384 404356 8400 404420 +rect 8464 404356 8480 404420 +rect 8544 404356 8560 404420 +rect 8624 404356 8640 404420 +rect 8704 404356 8720 404420 +rect 8784 404356 8800 404420 +rect 8864 404356 8880 404420 +rect 8944 404356 8972 404420 +rect 7972 404340 8972 404356 +rect 7972 404276 8000 404340 +rect 8064 404276 8080 404340 +rect 8144 404276 8160 404340 +rect 8224 404276 8240 404340 +rect 8304 404276 8320 404340 +rect 8384 404276 8400 404340 +rect 8464 404276 8480 404340 +rect 8544 404276 8560 404340 +rect 8624 404276 8640 404340 +rect 8704 404276 8720 404340 +rect 8784 404276 8800 404340 +rect 8864 404276 8880 404340 +rect 8944 404276 8972 404340 +rect 7972 404260 8972 404276 +rect 7972 404196 8000 404260 +rect 8064 404196 8080 404260 +rect 8144 404196 8160 404260 +rect 8224 404196 8240 404260 +rect 8304 404196 8320 404260 +rect 8384 404196 8400 404260 +rect 8464 404196 8480 404260 +rect 8544 404196 8560 404260 +rect 8624 404196 8640 404260 +rect 8704 404196 8720 404260 +rect 8784 404196 8800 404260 +rect 8864 404196 8880 404260 +rect 8944 404196 8972 404260 +rect 7972 404180 8972 404196 +rect 7972 404116 8000 404180 +rect 8064 404116 8080 404180 +rect 8144 404116 8160 404180 +rect 8224 404116 8240 404180 +rect 8304 404116 8320 404180 +rect 8384 404116 8400 404180 +rect 8464 404116 8480 404180 +rect 8544 404116 8560 404180 +rect 8624 404116 8640 404180 +rect 8704 404116 8720 404180 +rect 8784 404116 8800 404180 +rect 8864 404116 8880 404180 +rect 8944 404116 8972 404180 +rect 7972 404100 8972 404116 +rect 7972 404036 8000 404100 +rect 8064 404036 8080 404100 +rect 8144 404036 8160 404100 +rect 8224 404036 8240 404100 +rect 8304 404036 8320 404100 +rect 8384 404036 8400 404100 +rect 8464 404036 8480 404100 +rect 8544 404036 8560 404100 +rect 8624 404036 8640 404100 +rect 8704 404036 8720 404100 +rect 8784 404036 8800 404100 +rect 8864 404036 8880 404100 +rect 8944 404036 8972 404100 +rect 7972 404020 8972 404036 +rect 7972 403956 8000 404020 +rect 8064 403956 8080 404020 +rect 8144 403956 8160 404020 +rect 8224 403956 8240 404020 +rect 8304 403956 8320 404020 +rect 8384 403956 8400 404020 +rect 8464 403956 8480 404020 +rect 8544 403956 8560 404020 +rect 8624 403956 8640 404020 +rect 8704 403956 8720 404020 +rect 8784 403956 8800 404020 +rect 8864 403956 8880 404020 +rect 8944 403956 8972 404020 +rect 7972 403940 8972 403956 +rect 7972 403876 8000 403940 +rect 8064 403876 8080 403940 +rect 8144 403876 8160 403940 +rect 8224 403876 8240 403940 +rect 8304 403876 8320 403940 +rect 8384 403876 8400 403940 +rect 8464 403876 8480 403940 +rect 8544 403876 8560 403940 +rect 8624 403876 8640 403940 +rect 8704 403876 8720 403940 +rect 8784 403876 8800 403940 +rect 8864 403876 8880 403940 +rect 8944 403876 8972 403940 +rect 7972 381230 8972 403876 +rect 7972 380994 8034 381230 +rect 8270 380994 8354 381230 +rect 8590 380994 8674 381230 +rect 8910 380994 8972 381230 +rect 7972 380910 8972 380994 +rect 7972 380674 8034 380910 +rect 8270 380674 8354 380910 +rect 8590 380674 8674 380910 +rect 8910 380674 8972 380910 +rect 7972 345230 8972 380674 +rect 7972 344994 8034 345230 +rect 8270 344994 8354 345230 +rect 8590 344994 8674 345230 +rect 8910 344994 8972 345230 +rect 7972 344910 8972 344994 +rect 7972 344674 8034 344910 +rect 8270 344674 8354 344910 +rect 8590 344674 8674 344910 +rect 8910 344674 8972 344910 +rect 7972 309230 8972 344674 +rect 7972 308994 8034 309230 +rect 8270 308994 8354 309230 +rect 8590 308994 8674 309230 +rect 8910 308994 8972 309230 +rect 7972 308910 8972 308994 +rect 7972 308674 8034 308910 +rect 8270 308674 8354 308910 +rect 8590 308674 8674 308910 +rect 8910 308674 8972 308910 +rect 7972 273230 8972 308674 +rect 7972 272994 8034 273230 +rect 8270 272994 8354 273230 +rect 8590 272994 8674 273230 +rect 8910 272994 8972 273230 +rect 7972 272910 8972 272994 +rect 7972 272674 8034 272910 +rect 8270 272674 8354 272910 +rect 8590 272674 8674 272910 +rect 8910 272674 8972 272910 +rect 7972 237230 8972 272674 +rect 7972 236994 8034 237230 +rect 8270 236994 8354 237230 +rect 8590 236994 8674 237230 +rect 8910 236994 8972 237230 +rect 7972 236910 8972 236994 +rect 7972 236674 8034 236910 +rect 8270 236674 8354 236910 +rect 8590 236674 8674 236910 +rect 8910 236674 8972 236910 +rect 7972 201230 8972 236674 +rect 7972 200994 8034 201230 +rect 8270 200994 8354 201230 +rect 8590 200994 8674 201230 +rect 8910 200994 8972 201230 +rect 7972 200910 8972 200994 +rect 7972 200674 8034 200910 +rect 8270 200674 8354 200910 +rect 8590 200674 8674 200910 +rect 8910 200674 8972 200910 +rect 7972 165230 8972 200674 +rect 7972 164994 8034 165230 +rect 8270 164994 8354 165230 +rect 8590 164994 8674 165230 +rect 8910 164994 8972 165230 +rect 7972 164910 8972 164994 +rect 7972 164674 8034 164910 +rect 8270 164674 8354 164910 +rect 8590 164674 8674 164910 +rect 8910 164674 8972 164910 +rect 7972 129230 8972 164674 +rect 7972 128994 8034 129230 +rect 8270 128994 8354 129230 +rect 8590 128994 8674 129230 +rect 8910 128994 8972 129230 +rect 7972 128910 8972 128994 +rect 7972 128674 8034 128910 +rect 8270 128674 8354 128910 +rect 8590 128674 8674 128910 +rect 8910 128674 8972 128910 +rect 7972 93230 8972 128674 +rect 7972 92994 8034 93230 +rect 8270 92994 8354 93230 +rect 8590 92994 8674 93230 +rect 8910 92994 8972 93230 +rect 7972 92910 8972 92994 +rect 7972 92674 8034 92910 +rect 8270 92674 8354 92910 +rect 8590 92674 8674 92910 +rect 8910 92674 8972 92910 +rect 7972 57230 8972 92674 +rect 7972 56994 8034 57230 +rect 8270 56994 8354 57230 +rect 8590 56994 8674 57230 +rect 8910 56994 8972 57230 +rect 7972 56910 8972 56994 +rect 7972 56674 8034 56910 +rect 8270 56674 8354 56910 +rect 8590 56674 8674 56910 +rect 8910 56674 8972 56910 +rect 7972 21230 8972 56674 +rect 7972 20994 8034 21230 +rect 8270 20994 8354 21230 +rect 8590 20994 8674 21230 +rect 8910 20994 8972 21230 +rect 7972 20910 8972 20994 +rect 7972 20674 8034 20910 +rect 8270 20674 8354 20910 +rect 8590 20674 8674 20910 +rect 8910 20674 8972 20910 +rect 7972 9370 8972 20674 +rect 9312 943798 10312 943860 +rect 9312 943562 9374 943798 +rect 9610 943562 9694 943798 +rect 9930 943562 10014 943798 +rect 10250 943562 10312 943798 +rect 9312 943478 10312 943562 +rect 9312 943242 9374 943478 +rect 9610 943242 9694 943478 +rect 9930 943242 10014 943478 +rect 10250 943242 10312 943478 +rect 9312 943158 10312 943242 +rect 9312 942922 9374 943158 +rect 9610 942922 9694 943158 +rect 9930 942922 10014 943158 +rect 10250 942922 10312 943158 +rect 9312 917510 10312 942922 +rect 16462 943798 17082 943860 +rect 16462 943562 16494 943798 +rect 16730 943562 16814 943798 +rect 17050 943562 17082 943798 +rect 16462 943478 17082 943562 +rect 16462 943242 16494 943478 +rect 16730 943242 16814 943478 +rect 17050 943242 17082 943478 +rect 16462 943158 17082 943242 +rect 16462 942922 16494 943158 +rect 16730 942922 16814 943158 +rect 17050 942922 17082 943158 +rect 9312 917274 9374 917510 +rect 9610 917274 9694 917510 +rect 9930 917274 10014 917510 +rect 10250 917274 10312 917510 +rect 9312 917190 10312 917274 +rect 9312 916954 9374 917190 +rect 9610 916954 9694 917190 +rect 9930 916954 10014 917190 +rect 10250 916954 10312 917190 +rect 9312 881510 10312 916954 +rect 9312 881274 9374 881510 +rect 9610 881274 9694 881510 +rect 9930 881274 10014 881510 +rect 10250 881274 10312 881510 +rect 9312 881190 10312 881274 +rect 9312 880954 9374 881190 +rect 9610 880954 9694 881190 +rect 9930 880954 10014 881190 +rect 10250 880954 10312 881190 +rect 9312 845510 10312 880954 +rect 9312 845274 9374 845510 +rect 9610 845274 9694 845510 +rect 9930 845274 10014 845510 +rect 10250 845274 10312 845510 +rect 9312 845190 10312 845274 +rect 9312 844954 9374 845190 +rect 9610 844954 9694 845190 +rect 9930 844954 10014 845190 +rect 10250 844954 10312 845190 +rect 9312 809510 10312 844954 +rect 9312 809274 9374 809510 +rect 9610 809274 9694 809510 +rect 9930 809274 10014 809510 +rect 10250 809274 10312 809510 +rect 9312 809190 10312 809274 +rect 9312 808954 9374 809190 +rect 9610 808954 9694 809190 +rect 9930 808954 10014 809190 +rect 10250 808954 10312 809190 +rect 9312 773510 10312 808954 +rect 9312 773274 9374 773510 +rect 9610 773274 9694 773510 +rect 9930 773274 10014 773510 +rect 10250 773274 10312 773510 +rect 9312 773190 10312 773274 +rect 9312 772954 9374 773190 +rect 9610 772954 9694 773190 +rect 9930 772954 10014 773190 +rect 10250 772954 10312 773190 +rect 9312 737510 10312 772954 +rect 9312 737274 9374 737510 +rect 9610 737274 9694 737510 +rect 9930 737274 10014 737510 +rect 10250 737274 10312 737510 +rect 9312 737190 10312 737274 +rect 9312 736954 9374 737190 +rect 9610 736954 9694 737190 +rect 9930 736954 10014 737190 +rect 10250 736954 10312 737190 +rect 9312 701510 10312 736954 +rect 9312 701274 9374 701510 +rect 9610 701274 9694 701510 +rect 9930 701274 10014 701510 +rect 10250 701274 10312 701510 +rect 9312 701190 10312 701274 +rect 9312 700954 9374 701190 +rect 9610 700954 9694 701190 +rect 9930 700954 10014 701190 +rect 10250 700954 10312 701190 +rect 9312 665510 10312 700954 +rect 9312 665274 9374 665510 +rect 9610 665274 9694 665510 +rect 9930 665274 10014 665510 +rect 10250 665274 10312 665510 +rect 9312 665190 10312 665274 +rect 9312 664954 9374 665190 +rect 9610 664954 9694 665190 +rect 9930 664954 10014 665190 +rect 10250 664954 10312 665190 +rect 9312 629510 10312 664954 +rect 9312 629274 9374 629510 +rect 9610 629274 9694 629510 +rect 9930 629274 10014 629510 +rect 10250 629274 10312 629510 +rect 9312 629190 10312 629274 +rect 9312 628954 9374 629190 +rect 9610 628954 9694 629190 +rect 9930 628954 10014 629190 +rect 10250 628954 10312 629190 +rect 9312 593510 10312 628954 +rect 9312 593274 9374 593510 +rect 9610 593274 9694 593510 +rect 9930 593274 10014 593510 +rect 10250 593274 10312 593510 +rect 9312 593190 10312 593274 +rect 9312 592954 9374 593190 +rect 9610 592954 9694 593190 +rect 9930 592954 10014 593190 +rect 10250 592954 10312 593190 +rect 9312 557510 10312 592954 +rect 9312 557274 9374 557510 +rect 9610 557274 9694 557510 +rect 9930 557274 10014 557510 +rect 10250 557274 10312 557510 +rect 9312 557190 10312 557274 +rect 9312 556954 9374 557190 +rect 9610 556954 9694 557190 +rect 9930 556954 10014 557190 +rect 10250 556954 10312 557190 +rect 9312 521510 10312 556954 +rect 9312 521274 9374 521510 +rect 9610 521274 9694 521510 +rect 9930 521274 10014 521510 +rect 10250 521274 10312 521510 +rect 9312 521190 10312 521274 +rect 9312 520954 9374 521190 +rect 9610 520954 9694 521190 +rect 9930 520954 10014 521190 +rect 10250 520954 10312 521190 +rect 9312 485510 10312 520954 +rect 9312 485274 9374 485510 +rect 9610 485274 9694 485510 +rect 9930 485274 10014 485510 +rect 10250 485274 10312 485510 +rect 9312 485190 10312 485274 +rect 9312 484954 9374 485190 +rect 9610 484954 9694 485190 +rect 9930 484954 10014 485190 +rect 10250 484954 10312 485190 +rect 9312 449510 10312 484954 +rect 9312 449274 9374 449510 +rect 9610 449274 9694 449510 +rect 9930 449274 10014 449510 +rect 10250 449274 10312 449510 +rect 9312 449190 10312 449274 +rect 9312 448954 9374 449190 +rect 9610 448954 9694 449190 +rect 9930 448954 10014 449190 +rect 10250 448954 10312 449190 +rect 9312 413510 10312 448954 +rect 9312 413274 9374 413510 +rect 9610 413274 9694 413510 +rect 9930 413274 10014 413510 +rect 10250 413274 10312 413510 +rect 9312 413190 10312 413274 +rect 9312 412954 9374 413190 +rect 9610 412954 9694 413190 +rect 9930 412954 10014 413190 +rect 10250 412954 10312 413190 +rect 9312 377510 10312 412954 +rect 9312 377274 9374 377510 +rect 9610 377274 9694 377510 +rect 9930 377274 10014 377510 +rect 10250 377274 10312 377510 +rect 9312 377190 10312 377274 +rect 9312 376954 9374 377190 +rect 9610 376954 9694 377190 +rect 9930 376954 10014 377190 +rect 10250 376954 10312 377190 +rect 9312 341510 10312 376954 +rect 9312 341274 9374 341510 +rect 9610 341274 9694 341510 +rect 9930 341274 10014 341510 +rect 10250 341274 10312 341510 +rect 9312 341190 10312 341274 +rect 9312 340954 9374 341190 +rect 9610 340954 9694 341190 +rect 9930 340954 10014 341190 +rect 10250 340954 10312 341190 +rect 9312 305510 10312 340954 +rect 9312 305274 9374 305510 +rect 9610 305274 9694 305510 +rect 9930 305274 10014 305510 +rect 10250 305274 10312 305510 +rect 9312 305190 10312 305274 +rect 9312 304954 9374 305190 +rect 9610 304954 9694 305190 +rect 9930 304954 10014 305190 +rect 10250 304954 10312 305190 +rect 9312 269510 10312 304954 +rect 9312 269274 9374 269510 +rect 9610 269274 9694 269510 +rect 9930 269274 10014 269510 +rect 10250 269274 10312 269510 +rect 9312 269190 10312 269274 +rect 9312 268954 9374 269190 +rect 9610 268954 9694 269190 +rect 9930 268954 10014 269190 +rect 10250 268954 10312 269190 +rect 9312 233510 10312 268954 +rect 9312 233274 9374 233510 +rect 9610 233274 9694 233510 +rect 9930 233274 10014 233510 +rect 10250 233274 10312 233510 +rect 9312 233190 10312 233274 +rect 9312 232954 9374 233190 +rect 9610 232954 9694 233190 +rect 9930 232954 10014 233190 +rect 10250 232954 10312 233190 +rect 9312 197510 10312 232954 +rect 9312 197274 9374 197510 +rect 9610 197274 9694 197510 +rect 9930 197274 10014 197510 +rect 10250 197274 10312 197510 +rect 9312 197190 10312 197274 +rect 9312 196954 9374 197190 +rect 9610 196954 9694 197190 +rect 9930 196954 10014 197190 +rect 10250 196954 10312 197190 +rect 9312 161510 10312 196954 +rect 9312 161274 9374 161510 +rect 9610 161274 9694 161510 +rect 9930 161274 10014 161510 +rect 10250 161274 10312 161510 +rect 9312 161190 10312 161274 +rect 9312 160954 9374 161190 +rect 9610 160954 9694 161190 +rect 9930 160954 10014 161190 +rect 10250 160954 10312 161190 rect 9312 125510 10312 160954 rect 9312 125274 9374 125510 rect 9610 125274 9694 125510 @@ -17627,18 +32667,6 @@ rect 13010 11174 13094 11410 rect 13330 11174 13362 11410 rect 12742 11112 13362 11174 rect 16462 917510 17082 942922 -rect 52462 943798 53082 943860 -rect 52462 943562 52494 943798 -rect 52730 943562 52814 943798 -rect 53050 943562 53082 943798 -rect 52462 943478 53082 943562 -rect 52462 943242 52494 943478 -rect 52730 943242 52814 943478 -rect 53050 943242 53082 943478 -rect 52462 943158 53082 943242 -rect 52462 942922 52494 943158 -rect 52730 942922 52814 943158 -rect 53050 942922 53082 943158 rect 16462 917274 16494 917510 rect 16730 917274 16814 917510 rect 17050 917274 17082 917510 @@ -17727,141 +32755,116 @@ rect 16462 556954 16494 557190 rect 16730 556954 16814 557190 rect 17050 556954 17082 557190 rect 16462 521510 17082 556954 -rect 16462 521274 16494 521510 -rect 16730 521274 16814 521510 -rect 17050 521274 17082 521510 -rect 16462 521190 17082 521274 -rect 16462 520954 16494 521190 -rect 16730 520954 16814 521190 -rect 17050 520954 17082 521190 -rect 16462 485510 17082 520954 -rect 16462 485274 16494 485510 -rect 16730 485274 16814 485510 -rect 17050 485274 17082 485510 -rect 16462 485190 17082 485274 -rect 16462 484954 16494 485190 -rect 16730 484954 16814 485190 -rect 17050 484954 17082 485190 -rect 16462 449510 17082 484954 -rect 16462 449274 16494 449510 -rect 16730 449274 16814 449510 -rect 17050 449274 17082 449510 -rect 16462 449190 17082 449274 -rect 16462 448954 16494 449190 -rect 16730 448954 16814 449190 -rect 17050 448954 17082 449190 -rect 16462 413510 17082 448954 -rect 16462 413274 16494 413510 -rect 16730 413274 16814 413510 -rect 17050 413274 17082 413510 -rect 16462 413190 17082 413274 -rect 16462 412954 16494 413190 -rect 16730 412954 16814 413190 -rect 17050 412954 17082 413190 -rect 16462 377510 17082 412954 -rect 16462 377274 16494 377510 -rect 16730 377274 16814 377510 -rect 17050 377274 17082 377510 -rect 16462 377190 17082 377274 -rect 16462 376954 16494 377190 -rect 16730 376954 16814 377190 -rect 17050 376954 17082 377190 -rect 16462 341510 17082 376954 -rect 16462 341274 16494 341510 -rect 16730 341274 16814 341510 -rect 17050 341274 17082 341510 -rect 16462 341190 17082 341274 -rect 16462 340954 16494 341190 -rect 16730 340954 16814 341190 -rect 17050 340954 17082 341190 -rect 16462 305510 17082 340954 -rect 16462 305274 16494 305510 -rect 16730 305274 16814 305510 -rect 17050 305274 17082 305510 -rect 16462 305190 17082 305274 -rect 16462 304954 16494 305190 -rect 16730 304954 16814 305190 -rect 17050 304954 17082 305190 -rect 16462 269510 17082 304954 -rect 16462 269274 16494 269510 -rect 16730 269274 16814 269510 -rect 17050 269274 17082 269510 -rect 16462 269190 17082 269274 -rect 16462 268954 16494 269190 -rect 16730 268954 16814 269190 -rect 17050 268954 17082 269190 -rect 16462 233510 17082 268954 -rect 16462 233274 16494 233510 -rect 16730 233274 16814 233510 -rect 17050 233274 17082 233510 -rect 16462 233190 17082 233274 -rect 16462 232954 16494 233190 -rect 16730 232954 16814 233190 -rect 17050 232954 17082 233190 -rect 16462 197510 17082 232954 -rect 16462 197274 16494 197510 -rect 16730 197274 16814 197510 -rect 17050 197274 17082 197510 -rect 16462 197190 17082 197274 -rect 16462 196954 16494 197190 -rect 16730 196954 16814 197190 -rect 17050 196954 17082 197190 -rect 16462 161510 17082 196954 -rect 16462 161274 16494 161510 -rect 16730 161274 16814 161510 -rect 17050 161274 17082 161510 -rect 16462 161190 17082 161274 -rect 16462 160954 16494 161190 -rect 16730 160954 16814 161190 -rect 17050 160954 17082 161190 -rect 16462 125510 17082 160954 -rect 16462 125274 16494 125510 -rect 16730 125274 16814 125510 -rect 17050 125274 17082 125510 -rect 16462 125190 17082 125274 -rect 16462 124954 16494 125190 -rect 16730 124954 16814 125190 -rect 17050 124954 17082 125190 -rect 16462 89510 17082 124954 -rect 16462 89274 16494 89510 -rect 16730 89274 16814 89510 -rect 17050 89274 17082 89510 -rect 16462 89190 17082 89274 -rect 16462 88954 16494 89190 -rect 16730 88954 16814 89190 -rect 17050 88954 17082 89190 -rect 16462 53510 17082 88954 -rect 16462 53274 16494 53510 -rect 16730 53274 16814 53510 -rect 17050 53274 17082 53510 -rect 16462 53190 17082 53274 -rect 16462 52954 16494 53190 -rect 16730 52954 16814 53190 -rect 17050 52954 17082 53190 -rect 16462 17510 17082 52954 -rect 16462 17274 16494 17510 -rect 16730 17274 16814 17510 -rect 17050 17274 17082 17510 -rect 16462 17190 17082 17274 -rect 16462 16954 16494 17190 -rect 16730 16954 16814 17190 -rect 17050 16954 17082 17190 -rect 9312 10474 9374 10710 -rect 9610 10474 9694 10710 -rect 9930 10474 10014 10710 -rect 10250 10474 10312 10710 -rect 9312 10390 10312 10474 -rect 9312 10154 9374 10390 -rect 9610 10154 9694 10390 -rect 9930 10154 10014 10390 -rect 10250 10154 10312 10390 -rect 9312 10070 10312 10154 -rect 9312 9834 9374 10070 -rect 9610 9834 9694 10070 -rect 9930 9834 10014 10070 -rect 10250 9834 10312 10070 -rect 9312 9772 10312 9834 -rect 16462 10710 17082 16954 +rect 20182 921230 20802 944262 +rect 20182 920994 20214 921230 +rect 20450 920994 20534 921230 +rect 20770 920994 20802 921230 +rect 20182 920910 20802 920994 +rect 20182 920674 20214 920910 +rect 20450 920674 20534 920910 +rect 20770 920674 20802 920910 +rect 20182 885230 20802 920674 +rect 20182 884994 20214 885230 +rect 20450 884994 20534 885230 +rect 20770 884994 20802 885230 +rect 20182 884910 20802 884994 +rect 20182 884674 20214 884910 +rect 20450 884674 20534 884910 +rect 20770 884674 20802 884910 +rect 20182 849230 20802 884674 +rect 20182 848994 20214 849230 +rect 20450 848994 20534 849230 +rect 20770 848994 20802 849230 +rect 20182 848910 20802 848994 +rect 20182 848674 20214 848910 +rect 20450 848674 20534 848910 +rect 20770 848674 20802 848910 +rect 20182 813230 20802 848674 +rect 20182 812994 20214 813230 +rect 20450 812994 20534 813230 +rect 20770 812994 20802 813230 +rect 20182 812910 20802 812994 +rect 20182 812674 20214 812910 +rect 20450 812674 20534 812910 +rect 20770 812674 20802 812910 +rect 20182 777230 20802 812674 +rect 23902 924950 24522 945602 +rect 59902 946478 60522 946540 +rect 59902 946242 59934 946478 +rect 60170 946242 60254 946478 +rect 60490 946242 60522 946478 +rect 59902 946158 60522 946242 +rect 59902 945922 59934 946158 +rect 60170 945922 60254 946158 +rect 60490 945922 60522 946158 +rect 59902 945838 60522 945922 +rect 59902 945602 59934 945838 +rect 60170 945602 60254 945838 +rect 60490 945602 60522 945838 +rect 56182 945138 56802 945200 +rect 56182 944902 56214 945138 +rect 56450 944902 56534 945138 +rect 56770 944902 56802 945138 +rect 56182 944818 56802 944902 +rect 56182 944582 56214 944818 +rect 56450 944582 56534 944818 +rect 56770 944582 56802 944818 +rect 56182 944498 56802 944582 +rect 56182 944262 56214 944498 +rect 56450 944262 56534 944498 +rect 56770 944262 56802 944498 +rect 52462 943798 53082 943860 +rect 52462 943562 52494 943798 +rect 52730 943562 52814 943798 +rect 53050 943562 53082 943798 +rect 52462 943478 53082 943562 +rect 52462 943242 52494 943478 +rect 52730 943242 52814 943478 +rect 53050 943242 53082 943478 +rect 52462 943158 53082 943242 +rect 52462 942922 52494 943158 +rect 52730 942922 52814 943158 +rect 53050 942922 53082 943158 +rect 23902 924714 23934 924950 +rect 24170 924714 24254 924950 +rect 24490 924714 24522 924950 +rect 23902 924630 24522 924714 +rect 23902 924394 23934 924630 +rect 24170 924394 24254 924630 +rect 24490 924394 24522 924630 +rect 23902 888950 24522 924394 +rect 23902 888714 23934 888950 +rect 24170 888714 24254 888950 +rect 24490 888714 24522 888950 +rect 23902 888630 24522 888714 +rect 23902 888394 23934 888630 +rect 24170 888394 24254 888630 +rect 24490 888394 24522 888630 +rect 23902 852950 24522 888394 +rect 23902 852714 23934 852950 +rect 24170 852714 24254 852950 +rect 24490 852714 24522 852950 +rect 23902 852630 24522 852714 +rect 23902 852394 23934 852630 +rect 24170 852394 24254 852630 +rect 24490 852394 24522 852630 +rect 23902 816950 24522 852394 +rect 23902 816714 23934 816950 +rect 24170 816714 24254 816950 +rect 24490 816714 24522 816950 +rect 23902 816630 24522 816714 +rect 23902 816394 23934 816630 +rect 24170 816394 24254 816630 +rect 24490 816394 24522 816630 +rect 23902 780950 24522 816394 +rect 23902 780714 23934 780950 +rect 24170 780714 24254 780950 +rect 24490 780714 24522 780950 +rect 23902 780630 24522 780714 +rect 23902 780394 23934 780630 +rect 24170 780394 24254 780630 +rect 24490 780394 24522 780630 +rect 23902 780362 24522 780394 rect 48742 942458 49362 942520 rect 48742 942222 48774 942458 rect 49010 942222 49094 942458 @@ -17906,208 +32909,16 @@ rect 48742 805470 49362 805554 rect 48742 805234 48774 805470 rect 49010 805234 49094 805470 rect 49330 805234 49362 805470 +rect 20182 776994 20214 777230 +rect 20450 776994 20534 777230 +rect 20770 776994 20802 777230 +rect 20182 776910 20802 776994 +rect 20182 776674 20214 776910 +rect 20450 776674 20534 776910 +rect 20770 776674 20802 776910 +rect 20182 741230 20802 776674 rect 48742 769790 49362 805234 -rect 48742 769554 48774 769790 -rect 49010 769554 49094 769790 -rect 49330 769554 49362 769790 -rect 48742 769470 49362 769554 -rect 48742 769234 48774 769470 -rect 49010 769234 49094 769470 -rect 49330 769234 49362 769470 -rect 48742 733790 49362 769234 -rect 48742 733554 48774 733790 -rect 49010 733554 49094 733790 -rect 49330 733554 49362 733790 -rect 48742 733470 49362 733554 -rect 48742 733234 48774 733470 -rect 49010 733234 49094 733470 -rect 49330 733234 49362 733470 -rect 48742 697790 49362 733234 -rect 48742 697554 48774 697790 -rect 49010 697554 49094 697790 -rect 49330 697554 49362 697790 -rect 48742 697470 49362 697554 -rect 48742 697234 48774 697470 -rect 49010 697234 49094 697470 -rect 49330 697234 49362 697470 -rect 48742 661790 49362 697234 -rect 48742 661554 48774 661790 -rect 49010 661554 49094 661790 -rect 49330 661554 49362 661790 -rect 48742 661470 49362 661554 -rect 48742 661234 48774 661470 -rect 49010 661234 49094 661470 -rect 49330 661234 49362 661470 -rect 48742 625790 49362 661234 -rect 48742 625554 48774 625790 -rect 49010 625554 49094 625790 -rect 49330 625554 49362 625790 -rect 48742 625470 49362 625554 -rect 48742 625234 48774 625470 -rect 49010 625234 49094 625470 -rect 49330 625234 49362 625470 -rect 48742 589790 49362 625234 -rect 48742 589554 48774 589790 -rect 49010 589554 49094 589790 -rect 49330 589554 49362 589790 -rect 48742 589470 49362 589554 -rect 48742 589234 48774 589470 -rect 49010 589234 49094 589470 -rect 49330 589234 49362 589470 -rect 48742 553790 49362 589234 -rect 48742 553554 48774 553790 -rect 49010 553554 49094 553790 -rect 49330 553554 49362 553790 -rect 48742 553470 49362 553554 -rect 48742 553234 48774 553470 -rect 49010 553234 49094 553470 -rect 49330 553234 49362 553470 -rect 48742 517790 49362 553234 -rect 48742 517554 48774 517790 -rect 49010 517554 49094 517790 -rect 49330 517554 49362 517790 -rect 48742 517470 49362 517554 -rect 48742 517234 48774 517470 -rect 49010 517234 49094 517470 -rect 49330 517234 49362 517470 -rect 48742 481790 49362 517234 -rect 48742 481554 48774 481790 -rect 49010 481554 49094 481790 -rect 49330 481554 49362 481790 -rect 48742 481470 49362 481554 -rect 48742 481234 48774 481470 -rect 49010 481234 49094 481470 -rect 49330 481234 49362 481470 -rect 48742 445790 49362 481234 -rect 48742 445554 48774 445790 -rect 49010 445554 49094 445790 -rect 49330 445554 49362 445790 -rect 48742 445470 49362 445554 -rect 48742 445234 48774 445470 -rect 49010 445234 49094 445470 -rect 49330 445234 49362 445470 -rect 48742 409790 49362 445234 -rect 48742 409554 48774 409790 -rect 49010 409554 49094 409790 -rect 49330 409554 49362 409790 -rect 48742 409470 49362 409554 -rect 48742 409234 48774 409470 -rect 49010 409234 49094 409470 -rect 49330 409234 49362 409470 -rect 48742 373790 49362 409234 -rect 48742 373554 48774 373790 -rect 49010 373554 49094 373790 -rect 49330 373554 49362 373790 -rect 48742 373470 49362 373554 -rect 48742 373234 48774 373470 -rect 49010 373234 49094 373470 -rect 49330 373234 49362 373470 -rect 48742 337790 49362 373234 -rect 48742 337554 48774 337790 -rect 49010 337554 49094 337790 -rect 49330 337554 49362 337790 -rect 48742 337470 49362 337554 -rect 48742 337234 48774 337470 -rect 49010 337234 49094 337470 -rect 49330 337234 49362 337470 -rect 48742 301790 49362 337234 -rect 48742 301554 48774 301790 -rect 49010 301554 49094 301790 -rect 49330 301554 49362 301790 -rect 48742 301470 49362 301554 -rect 48742 301234 48774 301470 -rect 49010 301234 49094 301470 -rect 49330 301234 49362 301470 -rect 48742 265790 49362 301234 -rect 48742 265554 48774 265790 -rect 49010 265554 49094 265790 -rect 49330 265554 49362 265790 -rect 48742 265470 49362 265554 -rect 48742 265234 48774 265470 -rect 49010 265234 49094 265470 -rect 49330 265234 49362 265470 -rect 48742 229790 49362 265234 -rect 48742 229554 48774 229790 -rect 49010 229554 49094 229790 -rect 49330 229554 49362 229790 -rect 48742 229470 49362 229554 -rect 48742 229234 48774 229470 -rect 49010 229234 49094 229470 -rect 49330 229234 49362 229470 -rect 48742 193790 49362 229234 -rect 48742 193554 48774 193790 -rect 49010 193554 49094 193790 -rect 49330 193554 49362 193790 -rect 48742 193470 49362 193554 -rect 48742 193234 48774 193470 -rect 49010 193234 49094 193470 -rect 49330 193234 49362 193470 -rect 48742 157790 49362 193234 -rect 48742 157554 48774 157790 -rect 49010 157554 49094 157790 -rect 49330 157554 49362 157790 -rect 48742 157470 49362 157554 -rect 48742 157234 48774 157470 -rect 49010 157234 49094 157470 -rect 49330 157234 49362 157470 -rect 48742 121790 49362 157234 -rect 48742 121554 48774 121790 -rect 49010 121554 49094 121790 -rect 49330 121554 49362 121790 -rect 48742 121470 49362 121554 -rect 48742 121234 48774 121470 -rect 49010 121234 49094 121470 -rect 49330 121234 49362 121470 -rect 48742 85790 49362 121234 -rect 48742 85554 48774 85790 -rect 49010 85554 49094 85790 -rect 49330 85554 49362 85790 -rect 48742 85470 49362 85554 -rect 48742 85234 48774 85470 -rect 49010 85234 49094 85470 -rect 49330 85234 49362 85470 -rect 48742 49790 49362 85234 -rect 48742 49554 48774 49790 -rect 49010 49554 49094 49790 -rect 49330 49554 49362 49790 -rect 48742 49470 49362 49554 -rect 48742 49234 48774 49470 -rect 49010 49234 49094 49470 -rect 49330 49234 49362 49470 -rect 48742 13790 49362 49234 -rect 48742 13554 48774 13790 -rect 49010 13554 49094 13790 -rect 49330 13554 49362 13790 -rect 48742 13470 49362 13554 -rect 48742 13234 48774 13470 -rect 49010 13234 49094 13470 -rect 49330 13234 49362 13470 -rect 48742 12050 49362 13234 -rect 48742 11814 48774 12050 -rect 49010 11814 49094 12050 -rect 49330 11814 49362 12050 -rect 48742 11730 49362 11814 -rect 48742 11494 48774 11730 -rect 49010 11494 49094 11730 -rect 49330 11494 49362 11730 -rect 48742 11410 49362 11494 -rect 48742 11174 48774 11410 -rect 49010 11174 49094 11410 -rect 49330 11174 49362 11410 -rect 48742 11112 49362 11174 rect 52462 917510 53082 942922 -rect 88462 943798 89082 943860 -rect 88462 943562 88494 943798 -rect 88730 943562 88814 943798 -rect 89050 943562 89082 943798 -rect 88462 943478 89082 943562 -rect 88462 943242 88494 943478 -rect 88730 943242 88814 943478 -rect 89050 943242 89082 943478 -rect 88462 943158 89082 943242 -rect 88462 942922 88494 943158 -rect 88730 942922 88814 943158 -rect 89050 942922 89082 943158 rect 52462 917274 52494 917510 rect 52730 917274 52814 917510 rect 53050 917274 53082 917510 @@ -18147,187 +32958,160 @@ rect 52462 773190 53082 773274 rect 52462 772954 52494 773190 rect 52730 772954 52814 773190 rect 53050 772954 53082 773190 -rect 52462 737510 53082 772954 -rect 52462 737274 52494 737510 -rect 52730 737274 52814 737510 -rect 53050 737274 53082 737510 -rect 52462 737190 53082 737274 -rect 52462 736954 52494 737190 -rect 52730 736954 52814 737190 -rect 53050 736954 53082 737190 -rect 52462 701510 53082 736954 -rect 52462 701274 52494 701510 -rect 52730 701274 52814 701510 -rect 53050 701274 53082 701510 -rect 52462 701190 53082 701274 -rect 52462 700954 52494 701190 -rect 52730 700954 52814 701190 -rect 53050 700954 53082 701190 -rect 52462 665510 53082 700954 -rect 52462 665274 52494 665510 -rect 52730 665274 52814 665510 -rect 53050 665274 53082 665510 -rect 52462 665190 53082 665274 -rect 52462 664954 52494 665190 -rect 52730 664954 52814 665190 -rect 53050 664954 53082 665190 -rect 52462 629510 53082 664954 -rect 52462 629274 52494 629510 -rect 52730 629274 52814 629510 -rect 53050 629274 53082 629510 -rect 52462 629190 53082 629274 -rect 52462 628954 52494 629190 -rect 52730 628954 52814 629190 -rect 53050 628954 53082 629190 -rect 52462 593510 53082 628954 -rect 52462 593274 52494 593510 -rect 52730 593274 52814 593510 -rect 53050 593274 53082 593510 -rect 52462 593190 53082 593274 -rect 52462 592954 52494 593190 -rect 52730 592954 52814 593190 -rect 53050 592954 53082 593190 -rect 52462 557510 53082 592954 -rect 52462 557274 52494 557510 -rect 52730 557274 52814 557510 -rect 53050 557274 53082 557510 -rect 52462 557190 53082 557274 -rect 52462 556954 52494 557190 -rect 52730 556954 52814 557190 -rect 53050 556954 53082 557190 -rect 52462 521510 53082 556954 -rect 52462 521274 52494 521510 -rect 52730 521274 52814 521510 -rect 53050 521274 53082 521510 -rect 52462 521190 53082 521274 -rect 52462 520954 52494 521190 -rect 52730 520954 52814 521190 -rect 53050 520954 53082 521190 -rect 52462 485510 53082 520954 -rect 52462 485274 52494 485510 -rect 52730 485274 52814 485510 -rect 53050 485274 53082 485510 -rect 52462 485190 53082 485274 -rect 52462 484954 52494 485190 -rect 52730 484954 52814 485190 -rect 53050 484954 53082 485190 -rect 52462 449510 53082 484954 -rect 52462 449274 52494 449510 -rect 52730 449274 52814 449510 -rect 53050 449274 53082 449510 -rect 52462 449190 53082 449274 -rect 52462 448954 52494 449190 -rect 52730 448954 52814 449190 -rect 53050 448954 53082 449190 -rect 52462 413510 53082 448954 -rect 52462 413274 52494 413510 -rect 52730 413274 52814 413510 -rect 53050 413274 53082 413510 -rect 52462 413190 53082 413274 -rect 52462 412954 52494 413190 -rect 52730 412954 52814 413190 -rect 53050 412954 53082 413190 -rect 52462 377510 53082 412954 -rect 52462 377274 52494 377510 -rect 52730 377274 52814 377510 -rect 53050 377274 53082 377510 -rect 52462 377190 53082 377274 -rect 52462 376954 52494 377190 -rect 52730 376954 52814 377190 -rect 53050 376954 53082 377190 -rect 52462 341510 53082 376954 -rect 52462 341274 52494 341510 -rect 52730 341274 52814 341510 -rect 53050 341274 53082 341510 -rect 52462 341190 53082 341274 -rect 52462 340954 52494 341190 -rect 52730 340954 52814 341190 -rect 53050 340954 53082 341190 -rect 52462 305510 53082 340954 -rect 52462 305274 52494 305510 -rect 52730 305274 52814 305510 -rect 53050 305274 53082 305510 -rect 52462 305190 53082 305274 -rect 52462 304954 52494 305190 -rect 52730 304954 52814 305190 -rect 53050 304954 53082 305190 -rect 52462 269510 53082 304954 -rect 52462 269274 52494 269510 -rect 52730 269274 52814 269510 -rect 53050 269274 53082 269510 -rect 52462 269190 53082 269274 -rect 52462 268954 52494 269190 -rect 52730 268954 52814 269190 -rect 53050 268954 53082 269190 -rect 52462 233510 53082 268954 -rect 52462 233274 52494 233510 -rect 52730 233274 52814 233510 -rect 53050 233274 53082 233510 -rect 52462 233190 53082 233274 -rect 52462 232954 52494 233190 -rect 52730 232954 52814 233190 -rect 53050 232954 53082 233190 -rect 52462 197510 53082 232954 -rect 52462 197274 52494 197510 -rect 52730 197274 52814 197510 -rect 53050 197274 53082 197510 -rect 52462 197190 53082 197274 -rect 52462 196954 52494 197190 -rect 52730 196954 52814 197190 -rect 53050 196954 53082 197190 -rect 52462 161510 53082 196954 -rect 52462 161274 52494 161510 -rect 52730 161274 52814 161510 -rect 53050 161274 53082 161510 -rect 52462 161190 53082 161274 -rect 52462 160954 52494 161190 -rect 52730 160954 52814 161190 -rect 53050 160954 53082 161190 -rect 52462 125510 53082 160954 -rect 52462 125274 52494 125510 -rect 52730 125274 52814 125510 -rect 53050 125274 53082 125510 -rect 52462 125190 53082 125274 -rect 52462 124954 52494 125190 -rect 52730 124954 52814 125190 -rect 53050 124954 53082 125190 -rect 52462 89510 53082 124954 -rect 52462 89274 52494 89510 -rect 52730 89274 52814 89510 -rect 53050 89274 53082 89510 -rect 52462 89190 53082 89274 -rect 52462 88954 52494 89190 -rect 52730 88954 52814 89190 -rect 53050 88954 53082 89190 -rect 52462 53510 53082 88954 -rect 52462 53274 52494 53510 -rect 52730 53274 52814 53510 -rect 53050 53274 53082 53510 -rect 52462 53190 53082 53274 -rect 52462 52954 52494 53190 -rect 52730 52954 52814 53190 -rect 53050 52954 53082 53190 -rect 52462 17510 53082 52954 -rect 52462 17274 52494 17510 -rect 52730 17274 52814 17510 -rect 53050 17274 53082 17510 -rect 52462 17190 53082 17274 -rect 52462 16954 52494 17190 -rect 52730 16954 52814 17190 -rect 53050 16954 53082 17190 -rect 16462 10474 16494 10710 -rect 16730 10474 16814 10710 -rect 17050 10474 17082 10710 -rect 16462 10390 17082 10474 -rect 16462 10154 16494 10390 -rect 16730 10154 16814 10390 -rect 17050 10154 17082 10390 -rect 16462 10070 17082 10154 -rect 16462 9834 16494 10070 -rect 16730 9834 16814 10070 -rect 17050 9834 17082 10070 -rect 16462 9772 17082 9834 -rect 52462 10710 53082 16954 +rect 52462 772922 53082 772954 +rect 56182 921230 56802 944262 +rect 56182 920994 56214 921230 +rect 56450 920994 56534 921230 +rect 56770 920994 56802 921230 +rect 56182 920910 56802 920994 +rect 56182 920674 56214 920910 +rect 56450 920674 56534 920910 +rect 56770 920674 56802 920910 +rect 56182 885230 56802 920674 +rect 56182 884994 56214 885230 +rect 56450 884994 56534 885230 +rect 56770 884994 56802 885230 +rect 56182 884910 56802 884994 +rect 56182 884674 56214 884910 +rect 56450 884674 56534 884910 +rect 56770 884674 56802 884910 +rect 56182 849230 56802 884674 +rect 56182 848994 56214 849230 +rect 56450 848994 56534 849230 +rect 56770 848994 56802 849230 +rect 56182 848910 56802 848994 +rect 56182 848674 56214 848910 +rect 56450 848674 56534 848910 +rect 56770 848674 56802 848910 +rect 56182 813230 56802 848674 +rect 56182 812994 56214 813230 +rect 56450 812994 56534 813230 +rect 56770 812994 56802 813230 +rect 56182 812910 56802 812994 +rect 56182 812674 56214 812910 +rect 56450 812674 56534 812910 +rect 56770 812674 56802 812910 +rect 56182 777230 56802 812674 +rect 56182 776994 56214 777230 +rect 56450 776994 56534 777230 +rect 56770 776994 56802 777230 +rect 56182 776910 56802 776994 +rect 56182 776674 56214 776910 +rect 56450 776674 56534 776910 +rect 56770 776674 56802 776910 +rect 48742 769554 48774 769790 +rect 49010 769554 49094 769790 +rect 49330 769554 49362 769790 +rect 48742 769470 49362 769554 +rect 48742 769234 48774 769470 +rect 49010 769234 49094 769470 +rect 49330 769234 49362 769470 +rect 48742 769202 49362 769234 +rect 30000 746212 30320 746244 +rect 23856 745976 23888 746212 +rect 24124 745976 24208 746212 +rect 24444 745976 24476 746212 +rect 23856 745892 24476 745976 +rect 23856 745656 23888 745892 +rect 24124 745656 24208 745892 +rect 24444 745656 24476 745892 +rect 30000 745976 30042 746212 +rect 30278 745976 30320 746212 +rect 30000 745892 30320 745976 +rect 30000 745656 30042 745892 +rect 30278 745656 30320 745892 +rect 30000 745624 30320 745656 +rect 29340 745252 29660 745284 +rect 24816 745016 24848 745252 +rect 25084 745016 25168 745252 +rect 25404 745016 25436 745252 +rect 24816 744932 25436 745016 +rect 24816 744696 24848 744932 +rect 25084 744696 25168 744932 +rect 25404 744696 25436 744932 +rect 29340 745016 29382 745252 +rect 29618 745016 29660 745252 +rect 29340 744932 29660 745016 +rect 29340 744696 29382 744932 +rect 29618 744696 29660 744932 +rect 56182 745132 56802 776674 +rect 59902 924950 60522 945602 +rect 95902 946478 96522 946540 +rect 95902 946242 95934 946478 +rect 96170 946242 96254 946478 +rect 96490 946242 96522 946478 +rect 95902 946158 96522 946242 +rect 95902 945922 95934 946158 +rect 96170 945922 96254 946158 +rect 96490 945922 96522 946158 +rect 95902 945838 96522 945922 +rect 95902 945602 95934 945838 +rect 96170 945602 96254 945838 +rect 96490 945602 96522 945838 +rect 92182 945138 92802 945200 +rect 92182 944902 92214 945138 +rect 92450 944902 92534 945138 +rect 92770 944902 92802 945138 +rect 92182 944818 92802 944902 +rect 92182 944582 92214 944818 +rect 92450 944582 92534 944818 +rect 92770 944582 92802 944818 +rect 92182 944498 92802 944582 +rect 92182 944262 92214 944498 +rect 92450 944262 92534 944498 +rect 92770 944262 92802 944498 +rect 88462 943798 89082 943860 +rect 88462 943562 88494 943798 +rect 88730 943562 88814 943798 +rect 89050 943562 89082 943798 +rect 88462 943478 89082 943562 +rect 88462 943242 88494 943478 +rect 88730 943242 88814 943478 +rect 89050 943242 89082 943478 +rect 88462 943158 89082 943242 +rect 88462 942922 88494 943158 +rect 88730 942922 88814 943158 +rect 89050 942922 89082 943158 +rect 59902 924714 59934 924950 +rect 60170 924714 60254 924950 +rect 60490 924714 60522 924950 +rect 59902 924630 60522 924714 +rect 59902 924394 59934 924630 +rect 60170 924394 60254 924630 +rect 60490 924394 60522 924630 +rect 59902 888950 60522 924394 +rect 59902 888714 59934 888950 +rect 60170 888714 60254 888950 +rect 60490 888714 60522 888950 +rect 59902 888630 60522 888714 +rect 59902 888394 59934 888630 +rect 60170 888394 60254 888630 +rect 60490 888394 60522 888630 +rect 59902 852950 60522 888394 +rect 59902 852714 59934 852950 +rect 60170 852714 60254 852950 +rect 60490 852714 60522 852950 +rect 59902 852630 60522 852714 +rect 59902 852394 59934 852630 +rect 60170 852394 60254 852630 +rect 60490 852394 60522 852630 +rect 59902 816950 60522 852394 +rect 59902 816714 59934 816950 +rect 60170 816714 60254 816950 +rect 60490 816714 60522 816950 +rect 59902 816630 60522 816714 +rect 59902 816394 59934 816630 +rect 60170 816394 60254 816630 +rect 60490 816394 60522 816630 +rect 59902 780950 60522 816394 +rect 59902 780714 59934 780950 +rect 60170 780714 60254 780950 +rect 60490 780714 60522 780950 +rect 59902 780630 60522 780714 +rect 59902 780394 59934 780630 +rect 60170 780394 60254 780630 +rect 60490 780394 60522 780630 +rect 59902 746212 60522 780394 rect 84742 942458 85362 942520 rect 84742 942222 84774 942458 rect 85010 942222 85094 942458 @@ -18380,6 +33164,55 @@ rect 84742 769470 85362 769554 rect 84742 769234 84774 769470 rect 85010 769234 85094 769470 rect 85330 769234 85362 769470 +rect 59902 745976 59934 746212 +rect 60170 745976 60254 746212 +rect 60490 745976 60522 746212 +rect 59902 745892 60522 745976 +rect 59902 745656 59934 745892 +rect 60170 745656 60254 745892 +rect 60490 745656 60522 745892 +rect 61944 745976 61976 746212 +rect 62212 745976 62296 746212 +rect 62532 745976 62564 746212 +rect 61944 745892 62564 745976 +rect 61944 745656 61976 745892 +rect 62212 745656 62296 745892 +rect 62532 745656 62564 745892 +rect 59902 745624 60522 745656 +rect 56182 744896 56214 745132 +rect 56450 744896 56534 745132 +rect 56770 744896 56802 745132 +rect 56182 744744 56802 744896 +rect 60984 745016 61016 745252 +rect 61252 745016 61336 745252 +rect 61572 745016 61604 745252 +rect 60984 744932 61604 745016 +rect 60984 744696 61016 744932 +rect 61252 744696 61336 744932 +rect 61572 744696 61604 744932 +rect 29340 744664 29660 744696 +rect 20182 740994 20214 741230 +rect 20450 740994 20534 741230 +rect 20770 740994 20802 741230 +rect 20182 740910 20802 740994 +rect 20182 740674 20214 740910 +rect 20450 740674 20534 740910 +rect 20770 740674 20802 740910 +rect 20182 705230 20802 740674 +rect 24816 741230 25116 741262 +rect 24816 740994 24848 741230 +rect 25084 740994 25116 741230 +rect 24816 740910 25116 740994 +rect 24816 740674 24848 740910 +rect 25084 740674 25116 740910 +rect 24816 740642 25116 740674 +rect 61304 741230 61604 741262 +rect 61304 740994 61336 741230 +rect 61572 740994 61604 741230 +rect 61304 740910 61604 740994 +rect 61304 740674 61336 740910 +rect 61572 740674 61604 740910 +rect 61304 740642 61604 740674 rect 84742 733790 85362 769234 rect 84742 733554 84774 733790 rect 85010 733554 85094 733790 @@ -18388,7 +33221,85 @@ rect 84742 733470 85362 733554 rect 84742 733234 84774 733470 rect 85010 733234 85094 733470 rect 85330 733234 85362 733470 +rect 23856 728364 24476 728406 +rect 23856 728128 23888 728364 +rect 24124 728128 24208 728364 +rect 24444 728128 24476 728364 +rect 23856 728086 24476 728128 +rect 30000 728364 30320 728406 +rect 30000 728128 30042 728364 +rect 30278 728128 30320 728364 +rect 30000 728086 30320 728128 +rect 61944 728364 62564 728406 +rect 61944 728128 61976 728364 +rect 62212 728128 62296 728364 +rect 62532 728128 62564 728364 +rect 61944 728086 62564 728128 +rect 24816 727704 25436 727746 +rect 24816 727468 24848 727704 +rect 25084 727468 25168 727704 +rect 25404 727468 25436 727704 +rect 24816 727426 25436 727468 +rect 29340 727704 29660 727746 +rect 29340 727468 29382 727704 +rect 29618 727468 29660 727704 +rect 29340 727426 29660 727468 +rect 60984 727704 61604 727746 +rect 60984 727468 61016 727704 +rect 61252 727468 61336 727704 +rect 61572 727468 61604 727704 +rect 60984 727426 61604 727468 +rect 23856 708714 23888 708950 +rect 24124 708714 24208 708950 +rect 24444 708714 24476 708950 +rect 23856 708630 24476 708714 +rect 23856 708394 23888 708630 +rect 24124 708394 24208 708630 +rect 24444 708394 24476 708630 +rect 61944 708714 61976 708950 +rect 62212 708714 62296 708950 +rect 62532 708714 62564 708950 +rect 61944 708630 62564 708714 +rect 61944 708394 61976 708630 +rect 62212 708394 62296 708630 +rect 62532 708394 62564 708630 +rect 20182 704994 20214 705230 +rect 20450 704994 20534 705230 +rect 20770 704994 20802 705230 +rect 20182 704910 20802 704994 +rect 20182 704674 20214 704910 +rect 20450 704674 20534 704910 +rect 20770 704674 20802 704910 +rect 20182 669230 20802 704674 +rect 24816 705230 25116 705262 +rect 24816 704994 24848 705230 +rect 25084 704994 25116 705230 +rect 24816 704910 25116 704994 +rect 24816 704674 24848 704910 +rect 25084 704674 25116 704910 +rect 24816 704642 25116 704674 +rect 61304 705230 61604 705262 +rect 61304 704994 61336 705230 +rect 61572 704994 61604 705230 +rect 61304 704910 61604 704994 +rect 61304 704674 61336 704910 +rect 61572 704674 61604 704910 +rect 61304 704642 61604 704674 rect 84742 697790 85362 733234 +rect 23856 697728 24476 697770 +rect 23856 697492 23888 697728 +rect 24124 697492 24208 697728 +rect 24444 697492 24476 697728 +rect 23856 697450 24476 697492 +rect 30000 697728 30320 697770 +rect 30000 697492 30042 697728 +rect 30278 697492 30320 697728 +rect 30000 697450 30320 697492 +rect 61944 697728 62564 697770 +rect 61944 697492 61976 697728 +rect 62212 697492 62296 697728 +rect 62532 697492 62564 697728 +rect 61944 697450 62564 697492 rect 84742 697554 84774 697790 rect 85010 697554 85094 697790 rect 85330 697554 85362 697790 @@ -18396,6 +33307,326 @@ rect 84742 697470 85362 697554 rect 84742 697234 84774 697470 rect 85010 697234 85094 697470 rect 85330 697234 85362 697470 +rect 24816 697068 25436 697110 +rect 24816 696832 24848 697068 +rect 25084 696832 25168 697068 +rect 25404 696832 25436 697068 +rect 24816 696790 25436 696832 +rect 29340 697068 29660 697110 +rect 29340 696832 29382 697068 +rect 29618 696832 29660 697068 +rect 29340 696790 29660 696832 +rect 60984 697068 61604 697110 +rect 60984 696832 61016 697068 +rect 61252 696832 61336 697068 +rect 61572 696832 61604 697068 +rect 60984 696790 61604 696832 +rect 23856 672714 23888 672950 +rect 24124 672714 24208 672950 +rect 24444 672714 24476 672950 +rect 23856 672630 24476 672714 +rect 23856 672394 23888 672630 +rect 24124 672394 24208 672630 +rect 24444 672394 24476 672630 +rect 61944 672714 61976 672950 +rect 62212 672714 62296 672950 +rect 62532 672714 62564 672950 +rect 61944 672630 62564 672714 +rect 61944 672394 61976 672630 +rect 62212 672394 62296 672630 +rect 62532 672394 62564 672630 +rect 20182 668994 20214 669230 +rect 20450 668994 20534 669230 +rect 20770 668994 20802 669230 +rect 20182 668910 20802 668994 +rect 20182 668674 20214 668910 +rect 20450 668674 20534 668910 +rect 20770 668674 20802 668910 +rect 20182 633230 20802 668674 +rect 24816 669230 25116 669262 +rect 24816 668994 24848 669230 +rect 25084 668994 25116 669230 +rect 24816 668910 25116 668994 +rect 24816 668674 24848 668910 +rect 25084 668674 25116 668910 +rect 24816 668642 25116 668674 +rect 61304 669230 61604 669262 +rect 61304 668994 61336 669230 +rect 61572 668994 61604 669230 +rect 61304 668910 61604 668994 +rect 61304 668674 61336 668910 +rect 61572 668674 61604 668910 +rect 61304 668642 61604 668674 +rect 23856 667092 24476 667134 +rect 23856 666856 23888 667092 +rect 24124 666856 24208 667092 +rect 24444 666856 24476 667092 +rect 23856 666814 24476 666856 +rect 30000 667092 30320 667134 +rect 30000 666856 30042 667092 +rect 30278 666856 30320 667092 +rect 30000 666814 30320 666856 +rect 61944 667092 62564 667134 +rect 61944 666856 61976 667092 +rect 62212 666856 62296 667092 +rect 62532 666856 62564 667092 +rect 61944 666814 62564 666856 +rect 24816 666432 25436 666474 +rect 24816 666196 24848 666432 +rect 25084 666196 25168 666432 +rect 25404 666196 25436 666432 +rect 23059 666160 23125 666161 +rect 23059 666096 23060 666160 +rect 23124 666096 23125 666160 +rect 24816 666154 25436 666196 +rect 29340 666432 29660 666474 +rect 29340 666196 29382 666432 +rect 29618 666196 29660 666432 +rect 29340 666154 29660 666196 +rect 60984 666432 61604 666474 +rect 60984 666196 61016 666432 +rect 61252 666196 61336 666432 +rect 61572 666196 61604 666432 +rect 60984 666154 61604 666196 +rect 23059 666095 23125 666096 +rect 20182 632994 20214 633230 +rect 20450 632994 20534 633230 +rect 20770 632994 20802 633230 +rect 20182 632910 20802 632994 +rect 20182 632674 20214 632910 +rect 20450 632674 20534 632910 +rect 20770 632674 20802 632910 +rect 20182 597230 20802 632674 +rect 20182 596994 20214 597230 +rect 20450 596994 20534 597230 +rect 20770 596994 20802 597230 +rect 20182 596910 20802 596994 +rect 20182 596674 20214 596910 +rect 20450 596674 20534 596910 +rect 20770 596674 20802 596910 +rect 20182 561230 20802 596674 +rect 20182 560994 20214 561230 +rect 20450 560994 20534 561230 +rect 20770 560994 20802 561230 +rect 20182 560910 20802 560994 +rect 20182 560674 20214 560910 +rect 20450 560674 20534 560910 +rect 20770 560674 20802 560910 +rect 19931 530364 19997 530365 +rect 19931 530300 19932 530364 +rect 19996 530300 19997 530364 +rect 19931 530299 19997 530300 +rect 16462 521274 16494 521510 +rect 16730 521274 16814 521510 +rect 17050 521274 17082 521510 +rect 16462 521190 17082 521274 +rect 16462 520954 16494 521190 +rect 16730 520954 16814 521190 +rect 17050 520954 17082 521190 +rect 16462 485510 17082 520954 +rect 19934 504661 19994 530299 +rect 20182 525230 20802 560674 +rect 22875 558448 22941 558449 +rect 22875 558384 22876 558448 +rect 22940 558384 22941 558448 +rect 22875 558383 22941 558384 +rect 20182 524994 20214 525230 +rect 20450 524994 20534 525230 +rect 20770 524994 20802 525230 +rect 20182 524910 20802 524994 +rect 20182 524674 20214 524910 +rect 20450 524674 20534 524910 +rect 20770 524674 20802 524910 +rect 19931 504660 19997 504661 +rect 19931 504596 19932 504660 +rect 19996 504596 19997 504660 +rect 19931 504595 19997 504596 +rect 16462 485274 16494 485510 +rect 16730 485274 16814 485510 +rect 17050 485274 17082 485510 +rect 16462 485190 17082 485274 +rect 16462 484954 16494 485190 +rect 16730 484954 16814 485190 +rect 17050 484954 17082 485190 +rect 16462 449510 17082 484954 +rect 16462 449274 16494 449510 +rect 16730 449274 16814 449510 +rect 17050 449274 17082 449510 +rect 16462 449190 17082 449274 +rect 16462 448954 16494 449190 +rect 16730 448954 16814 449190 +rect 17050 448954 17082 449190 +rect 16462 413510 17082 448954 +rect 16462 413274 16494 413510 +rect 16730 413274 16814 413510 +rect 17050 413274 17082 413510 +rect 16462 413190 17082 413274 +rect 16462 412954 16494 413190 +rect 16730 412954 16814 413190 +rect 17050 412954 17082 413190 +rect 16462 377510 17082 412954 +rect 16462 377274 16494 377510 +rect 16730 377274 16814 377510 +rect 17050 377274 17082 377510 +rect 16462 377190 17082 377274 +rect 16462 376954 16494 377190 +rect 16730 376954 16814 377190 +rect 17050 376954 17082 377190 +rect 16462 341510 17082 376954 +rect 16462 341274 16494 341510 +rect 16730 341274 16814 341510 +rect 17050 341274 17082 341510 +rect 16462 341190 17082 341274 +rect 16462 340954 16494 341190 +rect 16730 340954 16814 341190 +rect 17050 340954 17082 341190 +rect 16462 305510 17082 340954 +rect 16462 305274 16494 305510 +rect 16730 305274 16814 305510 +rect 17050 305274 17082 305510 +rect 16462 305190 17082 305274 +rect 16462 304954 16494 305190 +rect 16730 304954 16814 305190 +rect 17050 304954 17082 305190 +rect 16462 269510 17082 304954 +rect 16462 269274 16494 269510 +rect 16730 269274 16814 269510 +rect 17050 269274 17082 269510 +rect 16462 269190 17082 269274 +rect 16462 268954 16494 269190 +rect 16730 268954 16814 269190 +rect 17050 268954 17082 269190 +rect 16462 233510 17082 268954 +rect 16462 233274 16494 233510 +rect 16730 233274 16814 233510 +rect 17050 233274 17082 233510 +rect 16462 233190 17082 233274 +rect 16462 232954 16494 233190 +rect 16730 232954 16814 233190 +rect 17050 232954 17082 233190 +rect 16462 197510 17082 232954 +rect 16462 197274 16494 197510 +rect 16730 197274 16814 197510 +rect 17050 197274 17082 197510 +rect 16462 197190 17082 197274 +rect 16462 196954 16494 197190 +rect 16730 196954 16814 197190 +rect 17050 196954 17082 197190 +rect 16462 161510 17082 196954 +rect 16462 161274 16494 161510 +rect 16730 161274 16814 161510 +rect 17050 161274 17082 161510 +rect 16462 161190 17082 161274 +rect 16462 160954 16494 161190 +rect 16730 160954 16814 161190 +rect 17050 160954 17082 161190 +rect 16462 125510 17082 160954 +rect 16462 125274 16494 125510 +rect 16730 125274 16814 125510 +rect 17050 125274 17082 125510 +rect 16462 125190 17082 125274 +rect 16462 124954 16494 125190 +rect 16730 124954 16814 125190 +rect 17050 124954 17082 125190 +rect 16462 89510 17082 124954 +rect 16462 89274 16494 89510 +rect 16730 89274 16814 89510 +rect 17050 89274 17082 89510 +rect 16462 89190 17082 89274 +rect 16462 88954 16494 89190 +rect 16730 88954 16814 89190 +rect 17050 88954 17082 89190 +rect 16462 53510 17082 88954 +rect 16462 53274 16494 53510 +rect 16730 53274 16814 53510 +rect 17050 53274 17082 53510 +rect 16462 53190 17082 53274 +rect 16462 52954 16494 53190 +rect 16730 52954 16814 53190 +rect 17050 52954 17082 53190 +rect 16462 17510 17082 52954 +rect 16462 17274 16494 17510 +rect 16730 17274 16814 17510 +rect 17050 17274 17082 17510 +rect 16462 17190 17082 17274 +rect 16462 16954 16494 17190 +rect 16730 16954 16814 17190 +rect 17050 16954 17082 17190 +rect 9312 10474 9374 10710 +rect 9610 10474 9694 10710 +rect 9930 10474 10014 10710 +rect 10250 10474 10312 10710 +rect 9312 10390 10312 10474 +rect 9312 10154 9374 10390 +rect 9610 10154 9694 10390 +rect 9930 10154 10014 10390 +rect 10250 10154 10312 10390 +rect 9312 10070 10312 10154 +rect 9312 9834 9374 10070 +rect 9610 9834 9694 10070 +rect 9930 9834 10014 10070 +rect 10250 9834 10312 10070 +rect 9312 9772 10312 9834 +rect 16462 10710 17082 16954 +rect 16462 10474 16494 10710 +rect 16730 10474 16814 10710 +rect 17050 10474 17082 10710 +rect 16462 10390 17082 10474 +rect 16462 10154 16494 10390 +rect 16730 10154 16814 10390 +rect 17050 10154 17082 10390 +rect 16462 10070 17082 10154 +rect 16462 9834 16494 10070 +rect 16730 9834 16814 10070 +rect 17050 9834 17082 10070 +rect 16462 9772 17082 9834 +rect 20182 489230 20802 524674 +rect 20182 488994 20214 489230 +rect 20450 488994 20534 489230 +rect 20770 488994 20802 489230 +rect 20182 488910 20802 488994 +rect 20182 488674 20214 488910 +rect 20450 488674 20534 488910 +rect 20770 488674 20802 488910 +rect 20182 453230 20802 488674 +rect 22878 487117 22938 558383 +rect 22875 487116 22941 487117 +rect 22875 487052 22876 487116 +rect 22940 487052 22941 487116 +rect 22875 487051 22941 487052 +rect 20182 452994 20214 453230 +rect 20450 452994 20534 453230 +rect 20770 452994 20802 453230 +rect 20182 452910 20802 452994 +rect 20182 452674 20214 452910 +rect 20450 452674 20534 452910 +rect 20770 452674 20802 452910 +rect 20182 417230 20802 452674 +rect 20182 416994 20214 417230 +rect 20450 416994 20534 417230 +rect 20770 416994 20802 417230 +rect 20182 416910 20802 416994 +rect 20182 416674 20214 416910 +rect 20450 416674 20534 416910 +rect 20770 416674 20802 416910 +rect 20182 381230 20802 416674 +rect 20182 380994 20214 381230 +rect 20450 380994 20534 381230 +rect 20770 380994 20802 381230 +rect 20182 380910 20802 380994 +rect 20182 380674 20214 380910 +rect 20450 380674 20534 380910 +rect 20770 380674 20802 380910 +rect 20182 345230 20802 380674 +rect 20182 344994 20214 345230 +rect 20450 344994 20534 345230 +rect 20770 344994 20802 345230 +rect 20182 344910 20802 344994 +rect 20182 344674 20214 344910 +rect 20450 344674 20534 344910 +rect 20770 344674 20802 344910 +rect 20182 309230 20802 344674 +rect 23062 316301 23122 666095 rect 84742 661790 85362 697234 rect 84742 661554 84774 661790 rect 85010 661554 85094 661790 @@ -18404,6 +33635,48 @@ rect 84742 661470 85362 661554 rect 84742 661234 84774 661470 rect 85010 661234 85094 661470 rect 85330 661234 85362 661470 +rect 23856 636456 24476 636498 +rect 23856 636220 23888 636456 +rect 24124 636220 24208 636456 +rect 24444 636220 24476 636456 +rect 23856 636178 24476 636220 +rect 30000 636456 30320 636498 +rect 30000 636220 30042 636456 +rect 30278 636220 30320 636456 +rect 30000 636178 30320 636220 +rect 61944 636456 62564 636498 +rect 61944 636220 61976 636456 +rect 62212 636220 62296 636456 +rect 62532 636220 62564 636456 +rect 61944 636178 62564 636220 +rect 24816 635796 25436 635838 +rect 24816 635560 24848 635796 +rect 25084 635560 25168 635796 +rect 25404 635560 25436 635796 +rect 24816 635518 25436 635560 +rect 29340 635796 29660 635838 +rect 29340 635560 29382 635796 +rect 29618 635560 29660 635796 +rect 29340 635518 29660 635560 +rect 60984 635796 61604 635838 +rect 60984 635560 61016 635796 +rect 61252 635560 61336 635796 +rect 61572 635560 61604 635796 +rect 60984 635518 61604 635560 +rect 24816 633230 25116 633262 +rect 24816 632994 24848 633230 +rect 25084 632994 25116 633230 +rect 24816 632910 25116 632994 +rect 24816 632674 24848 632910 +rect 25084 632674 25116 632910 +rect 24816 632642 25116 632674 +rect 61304 633230 61604 633262 +rect 61304 632994 61336 633230 +rect 61572 632994 61604 633230 +rect 61304 632910 61604 632994 +rect 61304 632674 61336 632910 +rect 61572 632674 61604 632910 +rect 61304 632642 61604 632674 rect 84742 625790 85362 661234 rect 84742 625554 84774 625790 rect 85010 625554 85094 625790 @@ -18412,6 +33685,62 @@ rect 84742 625470 85362 625554 rect 84742 625234 84774 625470 rect 85010 625234 85094 625470 rect 85330 625234 85362 625470 +rect 23856 605820 24476 605862 +rect 23856 605584 23888 605820 +rect 24124 605584 24208 605820 +rect 24444 605584 24476 605820 +rect 23856 605542 24476 605584 +rect 30000 605820 30320 605862 +rect 30000 605584 30042 605820 +rect 30278 605584 30320 605820 +rect 30000 605542 30320 605584 +rect 61944 605820 62564 605862 +rect 61944 605584 61976 605820 +rect 62212 605584 62296 605820 +rect 62532 605584 62564 605820 +rect 61944 605542 62564 605584 +rect 24816 605160 25436 605202 +rect 24816 604924 24848 605160 +rect 25084 604924 25168 605160 +rect 25404 604924 25436 605160 +rect 24816 604882 25436 604924 +rect 29340 605160 29660 605202 +rect 29340 604924 29382 605160 +rect 29618 604924 29660 605160 +rect 29340 604882 29660 604924 +rect 60984 605160 61604 605202 +rect 60984 604924 61016 605160 +rect 61252 604924 61336 605160 +rect 61572 604924 61604 605160 +rect 60984 604882 61604 604924 +rect 23856 600714 23888 600950 +rect 24124 600714 24208 600950 +rect 24444 600714 24476 600950 +rect 23856 600630 24476 600714 +rect 23856 600394 23888 600630 +rect 24124 600394 24208 600630 +rect 24444 600394 24476 600630 +rect 61944 600714 61976 600950 +rect 62212 600714 62296 600950 +rect 62532 600714 62564 600950 +rect 61944 600630 62564 600714 +rect 61944 600394 61976 600630 +rect 62212 600394 62296 600630 +rect 62532 600394 62564 600630 +rect 24816 597230 25116 597262 +rect 24816 596994 24848 597230 +rect 25084 596994 25116 597230 +rect 24816 596910 25116 596994 +rect 24816 596674 24848 596910 +rect 25084 596674 25116 596910 +rect 24816 596642 25116 596674 +rect 61304 597230 61604 597262 +rect 61304 596994 61336 597230 +rect 61572 596994 61604 597230 +rect 61304 596910 61604 596994 +rect 61304 596674 61336 596910 +rect 61572 596674 61604 596910 +rect 61304 596642 61604 596674 rect 84742 589790 85362 625234 rect 84742 589554 84774 589790 rect 85010 589554 85094 589790 @@ -18420,6 +33749,62 @@ rect 84742 589470 85362 589554 rect 84742 589234 84774 589470 rect 85010 589234 85094 589470 rect 85330 589234 85362 589470 +rect 23856 575184 24476 575226 +rect 23856 574948 23888 575184 +rect 24124 574948 24208 575184 +rect 24444 574948 24476 575184 +rect 23856 574906 24476 574948 +rect 30000 575184 30320 575226 +rect 30000 574948 30042 575184 +rect 30278 574948 30320 575184 +rect 30000 574906 30320 574948 +rect 61944 575184 62564 575226 +rect 61944 574948 61976 575184 +rect 62212 574948 62296 575184 +rect 62532 574948 62564 575184 +rect 61944 574906 62564 574948 +rect 24816 574524 25436 574566 +rect 24816 574288 24848 574524 +rect 25084 574288 25168 574524 +rect 25404 574288 25436 574524 +rect 24816 574246 25436 574288 +rect 29340 574524 29660 574566 +rect 29340 574288 29382 574524 +rect 29618 574288 29660 574524 +rect 29340 574246 29660 574288 +rect 60984 574524 61604 574566 +rect 60984 574288 61016 574524 +rect 61252 574288 61336 574524 +rect 61572 574288 61604 574524 +rect 60984 574246 61604 574288 +rect 23856 564714 23888 564950 +rect 24124 564714 24208 564950 +rect 24444 564714 24476 564950 +rect 23856 564630 24476 564714 +rect 23856 564394 23888 564630 +rect 24124 564394 24208 564630 +rect 24444 564394 24476 564630 +rect 61944 564714 61976 564950 +rect 62212 564714 62296 564950 +rect 62532 564714 62564 564950 +rect 61944 564630 62564 564714 +rect 61944 564394 61976 564630 +rect 62212 564394 62296 564630 +rect 62532 564394 62564 564630 +rect 24816 561230 25116 561262 +rect 24816 560994 24848 561230 +rect 25084 560994 25116 561230 +rect 24816 560910 25116 560994 +rect 24816 560674 24848 560910 +rect 25084 560674 25116 560910 +rect 24816 560642 25116 560674 +rect 61304 561230 61604 561262 +rect 61304 560994 61336 561230 +rect 61572 560994 61604 561230 +rect 61304 560910 61604 560994 +rect 61304 560674 61336 560910 +rect 61572 560674 61604 560910 +rect 61304 560642 61604 560674 rect 84742 553790 85362 589234 rect 84742 553554 84774 553790 rect 85010 553554 85094 553790 @@ -18428,6 +33813,62 @@ rect 84742 553470 85362 553554 rect 84742 553234 84774 553470 rect 85010 553234 85094 553470 rect 85330 553234 85362 553470 +rect 23856 544548 24476 544590 +rect 23856 544312 23888 544548 +rect 24124 544312 24208 544548 +rect 24444 544312 24476 544548 +rect 23856 544270 24476 544312 +rect 30000 544548 30320 544590 +rect 30000 544312 30042 544548 +rect 30278 544312 30320 544548 +rect 30000 544270 30320 544312 +rect 61944 544548 62564 544590 +rect 61944 544312 61976 544548 +rect 62212 544312 62296 544548 +rect 62532 544312 62564 544548 +rect 61944 544270 62564 544312 +rect 24816 543888 25436 543930 +rect 24816 543652 24848 543888 +rect 25084 543652 25168 543888 +rect 25404 543652 25436 543888 +rect 24816 543610 25436 543652 +rect 29340 543888 29660 543930 +rect 29340 543652 29382 543888 +rect 29618 543652 29660 543888 +rect 29340 543610 29660 543652 +rect 60984 543888 61604 543930 +rect 60984 543652 61016 543888 +rect 61252 543652 61336 543888 +rect 61572 543652 61604 543888 +rect 60984 543610 61604 543652 +rect 23856 528714 23888 528950 +rect 24124 528714 24208 528950 +rect 24444 528714 24476 528950 +rect 23856 528630 24476 528714 +rect 23856 528394 23888 528630 +rect 24124 528394 24208 528630 +rect 24444 528394 24476 528630 +rect 61944 528714 61976 528950 +rect 62212 528714 62296 528950 +rect 62532 528714 62564 528950 +rect 61944 528630 62564 528714 +rect 61944 528394 61976 528630 +rect 62212 528394 62296 528630 +rect 62532 528394 62564 528630 +rect 24816 525230 25116 525262 +rect 24816 524994 24848 525230 +rect 25084 524994 25116 525230 +rect 24816 524910 25116 524994 +rect 24816 524674 24848 524910 +rect 25084 524674 25116 524910 +rect 24816 524642 25116 524674 +rect 61304 525230 61604 525262 +rect 61304 524994 61336 525230 +rect 61572 524994 61604 525230 +rect 61304 524910 61604 524994 +rect 61304 524674 61336 524910 +rect 61572 524674 61604 524910 +rect 61304 524642 61604 524674 rect 84742 517790 85362 553234 rect 84742 517554 84774 517790 rect 85010 517554 85094 517790 @@ -18436,6 +33877,90 @@ rect 84742 517470 85362 517554 rect 84742 517234 84774 517470 rect 85010 517234 85094 517470 rect 85330 517234 85362 517470 +rect 23856 513912 24476 513954 +rect 23856 513676 23888 513912 +rect 24124 513676 24208 513912 +rect 24444 513676 24476 513912 +rect 23856 513634 24476 513676 +rect 30000 513912 30320 513954 +rect 30000 513676 30042 513912 +rect 30278 513676 30320 513912 +rect 30000 513634 30320 513676 +rect 61944 513912 62564 513954 +rect 61944 513676 61976 513912 +rect 62212 513676 62296 513912 +rect 62532 513676 62564 513912 +rect 61944 513634 62564 513676 +rect 24816 513252 25436 513294 +rect 24816 513016 24848 513252 +rect 25084 513016 25168 513252 +rect 25404 513016 25436 513252 +rect 24816 512974 25436 513016 +rect 29340 513252 29660 513294 +rect 29340 513016 29382 513252 +rect 29618 513016 29660 513252 +rect 29340 512974 29660 513016 +rect 60984 513252 61604 513294 +rect 60984 513016 61016 513252 +rect 61252 513016 61336 513252 +rect 61572 513016 61604 513252 +rect 60984 512974 61604 513016 +rect 23856 492714 23888 492950 +rect 24124 492714 24208 492950 +rect 24444 492714 24476 492950 +rect 23856 492630 24476 492714 +rect 23856 492394 23888 492630 +rect 24124 492394 24208 492630 +rect 24444 492394 24476 492630 +rect 61944 492714 61976 492950 +rect 62212 492714 62296 492950 +rect 62532 492714 62564 492950 +rect 61944 492630 62564 492714 +rect 61944 492394 61976 492630 +rect 62212 492394 62296 492630 +rect 62532 492394 62564 492630 +rect 24816 489230 25116 489262 +rect 24816 488994 24848 489230 +rect 25084 488994 25116 489230 +rect 24816 488910 25116 488994 +rect 24816 488674 24848 488910 +rect 25084 488674 25116 488910 +rect 24816 488642 25116 488674 +rect 61304 489230 61604 489262 +rect 61304 488994 61336 489230 +rect 61572 488994 61604 489230 +rect 61304 488910 61604 488994 +rect 61304 488674 61336 488910 +rect 61572 488674 61604 488910 +rect 61304 488642 61604 488674 +rect 23856 483276 24476 483318 +rect 23856 483040 23888 483276 +rect 24124 483040 24208 483276 +rect 24444 483040 24476 483276 +rect 23856 482998 24476 483040 +rect 30000 483276 30320 483318 +rect 30000 483040 30042 483276 +rect 30278 483040 30320 483276 +rect 30000 482998 30320 483040 +rect 61944 483276 62564 483318 +rect 61944 483040 61976 483276 +rect 62212 483040 62296 483276 +rect 62532 483040 62564 483276 +rect 61944 482998 62564 483040 +rect 24816 482616 25436 482658 +rect 24816 482380 24848 482616 +rect 25084 482380 25168 482616 +rect 25404 482380 25436 482616 +rect 24816 482338 25436 482380 +rect 29340 482616 29660 482658 +rect 29340 482380 29382 482616 +rect 29618 482380 29660 482616 +rect 29340 482338 29660 482380 +rect 60984 482616 61604 482658 +rect 60984 482380 61016 482616 +rect 61252 482380 61336 482616 +rect 61572 482380 61604 482616 +rect 60984 482338 61604 482380 rect 84742 481790 85362 517234 rect 84742 481554 84774 481790 rect 85010 481554 85094 481790 @@ -18444,6 +33969,48 @@ rect 84742 481470 85362 481554 rect 84742 481234 84774 481470 rect 85010 481234 85094 481470 rect 85330 481234 85362 481470 +rect 23856 456714 23888 456950 +rect 24124 456714 24208 456950 +rect 24444 456714 24476 456950 +rect 23856 456630 24476 456714 +rect 23856 456394 23888 456630 +rect 24124 456394 24208 456630 +rect 24444 456394 24476 456630 +rect 61944 456714 61976 456950 +rect 62212 456714 62296 456950 +rect 62532 456714 62564 456950 +rect 61944 456630 62564 456714 +rect 61944 456394 61976 456630 +rect 62212 456394 62296 456630 +rect 62532 456394 62564 456630 +rect 23856 452640 24476 452682 +rect 23856 452404 23888 452640 +rect 24124 452404 24208 452640 +rect 24444 452404 24476 452640 +rect 23856 452362 24476 452404 +rect 30000 452640 30320 452682 +rect 30000 452404 30042 452640 +rect 30278 452404 30320 452640 +rect 30000 452362 30320 452404 +rect 61944 452640 62564 452682 +rect 61944 452404 61976 452640 +rect 62212 452404 62296 452640 +rect 62532 452404 62564 452640 +rect 61944 452362 62564 452404 +rect 24816 451980 25436 452022 +rect 24816 451744 24848 451980 +rect 25084 451744 25168 451980 +rect 25404 451744 25436 451980 +rect 24816 451702 25436 451744 +rect 29340 451980 29660 452022 +rect 29340 451744 29382 451980 +rect 29618 451744 29660 451980 +rect 29340 451702 29660 451744 +rect 60984 451980 61604 452022 +rect 60984 451744 61016 451980 +rect 61252 451744 61336 451980 +rect 61572 451744 61604 451980 +rect 60984 451702 61604 451744 rect 84742 445790 85362 481234 rect 84742 445554 84774 445790 rect 85010 445554 85094 445790 @@ -18452,6 +34019,48 @@ rect 84742 445470 85362 445554 rect 84742 445234 84774 445470 rect 85010 445234 85094 445470 rect 85330 445234 85362 445470 +rect 23856 422004 24476 422046 +rect 23856 421768 23888 422004 +rect 24124 421768 24208 422004 +rect 24444 421768 24476 422004 +rect 23856 421726 24476 421768 +rect 30000 422004 30320 422046 +rect 30000 421768 30042 422004 +rect 30278 421768 30320 422004 +rect 30000 421726 30320 421768 +rect 61944 422004 62564 422046 +rect 61944 421768 61976 422004 +rect 62212 421768 62296 422004 +rect 62532 421768 62564 422004 +rect 61944 421726 62564 421768 +rect 24816 421344 25436 421386 +rect 24816 421108 24848 421344 +rect 25084 421108 25168 421344 +rect 25404 421108 25436 421344 +rect 24816 421066 25436 421108 +rect 29340 421344 29660 421386 +rect 29340 421108 29382 421344 +rect 29618 421108 29660 421344 +rect 29340 421066 29660 421108 +rect 60984 421344 61604 421386 +rect 60984 421108 61016 421344 +rect 61252 421108 61336 421344 +rect 61572 421108 61604 421344 +rect 60984 421066 61604 421108 +rect 24816 417230 25116 417262 +rect 24816 416994 24848 417230 +rect 25084 416994 25116 417230 +rect 24816 416910 25116 416994 +rect 24816 416674 24848 416910 +rect 25084 416674 25116 416910 +rect 24816 416642 25116 416674 +rect 61304 417230 61604 417262 +rect 61304 416994 61336 417230 +rect 61572 416994 61604 417230 +rect 61304 416910 61604 416994 +rect 61304 416674 61336 416910 +rect 61572 416674 61604 416910 +rect 61304 416642 61604 416674 rect 84742 409790 85362 445234 rect 84742 409554 84774 409790 rect 85010 409554 85094 409790 @@ -18460,6 +34069,62 @@ rect 84742 409470 85362 409554 rect 84742 409234 84774 409470 rect 85010 409234 85094 409470 rect 85330 409234 85362 409470 +rect 23856 391368 24476 391410 +rect 23856 391132 23888 391368 +rect 24124 391132 24208 391368 +rect 24444 391132 24476 391368 +rect 23856 391090 24476 391132 +rect 30000 391368 30320 391410 +rect 30000 391132 30042 391368 +rect 30278 391132 30320 391368 +rect 30000 391090 30320 391132 +rect 61944 391368 62564 391410 +rect 61944 391132 61976 391368 +rect 62212 391132 62296 391368 +rect 62532 391132 62564 391368 +rect 61944 391090 62564 391132 +rect 24816 390708 25436 390750 +rect 24816 390472 24848 390708 +rect 25084 390472 25168 390708 +rect 25404 390472 25436 390708 +rect 24816 390430 25436 390472 +rect 29340 390708 29660 390750 +rect 29340 390472 29382 390708 +rect 29618 390472 29660 390708 +rect 29340 390430 29660 390472 +rect 60984 390708 61604 390750 +rect 60984 390472 61016 390708 +rect 61252 390472 61336 390708 +rect 61572 390472 61604 390708 +rect 60984 390430 61604 390472 +rect 23856 384714 23888 384950 +rect 24124 384714 24208 384950 +rect 24444 384714 24476 384950 +rect 23856 384630 24476 384714 +rect 23856 384394 23888 384630 +rect 24124 384394 24208 384630 +rect 24444 384394 24476 384630 +rect 61944 384714 61976 384950 +rect 62212 384714 62296 384950 +rect 62532 384714 62564 384950 +rect 61944 384630 62564 384714 +rect 61944 384394 61976 384630 +rect 62212 384394 62296 384630 +rect 62532 384394 62564 384630 +rect 24816 381230 25116 381262 +rect 24816 380994 24848 381230 +rect 25084 380994 25116 381230 +rect 24816 380910 25116 380994 +rect 24816 380674 24848 380910 +rect 25084 380674 25116 380910 +rect 24816 380642 25116 380674 +rect 61304 381230 61604 381262 +rect 61304 380994 61336 381230 +rect 61572 380994 61604 381230 +rect 61304 380910 61604 380994 +rect 61304 380674 61336 380910 +rect 61572 380674 61604 380910 +rect 61304 380642 61604 380674 rect 84742 373790 85362 409234 rect 84742 373554 84774 373790 rect 85010 373554 85094 373790 @@ -18468,6 +34133,62 @@ rect 84742 373470 85362 373554 rect 84742 373234 84774 373470 rect 85010 373234 85094 373470 rect 85330 373234 85362 373470 +rect 23856 360732 24476 360774 +rect 23856 360496 23888 360732 +rect 24124 360496 24208 360732 +rect 24444 360496 24476 360732 +rect 23856 360454 24476 360496 +rect 30000 360732 30320 360774 +rect 30000 360496 30042 360732 +rect 30278 360496 30320 360732 +rect 30000 360454 30320 360496 +rect 61944 360732 62564 360774 +rect 61944 360496 61976 360732 +rect 62212 360496 62296 360732 +rect 62532 360496 62564 360732 +rect 61944 360454 62564 360496 +rect 24816 360072 25436 360114 +rect 24816 359836 24848 360072 +rect 25084 359836 25168 360072 +rect 25404 359836 25436 360072 +rect 24816 359794 25436 359836 +rect 29340 360072 29660 360114 +rect 29340 359836 29382 360072 +rect 29618 359836 29660 360072 +rect 29340 359794 29660 359836 +rect 60984 360072 61604 360114 +rect 60984 359836 61016 360072 +rect 61252 359836 61336 360072 +rect 61572 359836 61604 360072 +rect 60984 359794 61604 359836 +rect 23856 348714 23888 348950 +rect 24124 348714 24208 348950 +rect 24444 348714 24476 348950 +rect 23856 348630 24476 348714 +rect 23856 348394 23888 348630 +rect 24124 348394 24208 348630 +rect 24444 348394 24476 348630 +rect 61944 348714 61976 348950 +rect 62212 348714 62296 348950 +rect 62532 348714 62564 348950 +rect 61944 348630 62564 348714 +rect 61944 348394 61976 348630 +rect 62212 348394 62296 348630 +rect 62532 348394 62564 348630 +rect 24816 345230 25116 345262 +rect 24816 344994 24848 345230 +rect 25084 344994 25116 345230 +rect 24816 344910 25116 344994 +rect 24816 344674 24848 344910 +rect 25084 344674 25116 344910 +rect 24816 344642 25116 344674 +rect 61304 345230 61604 345262 +rect 61304 344994 61336 345230 +rect 61572 344994 61604 345230 +rect 61304 344910 61604 344994 +rect 61304 344674 61336 344910 +rect 61572 344674 61604 344910 +rect 61304 344642 61604 344674 rect 84742 337790 85362 373234 rect 84742 337554 84774 337790 rect 85010 337554 85094 337790 @@ -18476,6 +34197,74 @@ rect 84742 337470 85362 337554 rect 84742 337234 84774 337470 rect 85010 337234 85094 337470 rect 85330 337234 85362 337470 +rect 23856 330096 24476 330138 +rect 23856 329860 23888 330096 +rect 24124 329860 24208 330096 +rect 24444 329860 24476 330096 +rect 23856 329818 24476 329860 +rect 30000 330096 30320 330138 +rect 30000 329860 30042 330096 +rect 30278 329860 30320 330096 +rect 30000 329818 30320 329860 +rect 61944 330096 62564 330138 +rect 61944 329860 61976 330096 +rect 62212 329860 62296 330096 +rect 62532 329860 62564 330096 +rect 61944 329818 62564 329860 +rect 24816 329436 25436 329478 +rect 24816 329200 24848 329436 +rect 25084 329200 25168 329436 +rect 25404 329200 25436 329436 +rect 24816 329158 25436 329200 +rect 29340 329436 29660 329478 +rect 29340 329200 29382 329436 +rect 29618 329200 29660 329436 +rect 29340 329158 29660 329200 +rect 60984 329436 61604 329478 +rect 60984 329200 61016 329436 +rect 61252 329200 61336 329436 +rect 61572 329200 61604 329436 +rect 60984 329158 61604 329200 +rect 23059 316300 23125 316301 +rect 23059 316236 23060 316300 +rect 23124 316236 23125 316300 +rect 23059 316235 23125 316236 +rect 23856 312714 23888 312950 +rect 24124 312714 24208 312950 +rect 24444 312714 24476 312950 +rect 23856 312630 24476 312714 +rect 23856 312394 23888 312630 +rect 24124 312394 24208 312630 +rect 24444 312394 24476 312630 +rect 61944 312714 61976 312950 +rect 62212 312714 62296 312950 +rect 62532 312714 62564 312950 +rect 61944 312630 62564 312714 +rect 61944 312394 61976 312630 +rect 62212 312394 62296 312630 +rect 62532 312394 62564 312630 +rect 20182 308994 20214 309230 +rect 20450 308994 20534 309230 +rect 20770 308994 20802 309230 +rect 20182 308910 20802 308994 +rect 20182 308674 20214 308910 +rect 20450 308674 20534 308910 +rect 20770 308674 20802 308910 +rect 20182 273230 20802 308674 +rect 24816 309230 25116 309262 +rect 24816 308994 24848 309230 +rect 25084 308994 25116 309230 +rect 24816 308910 25116 308994 +rect 24816 308674 24848 308910 +rect 25084 308674 25116 308910 +rect 24816 308642 25116 308674 +rect 61304 309230 61604 309262 +rect 61304 308994 61336 309230 +rect 61572 308994 61604 309230 +rect 61304 308910 61604 308994 +rect 61304 308674 61336 308910 +rect 61572 308674 61604 308910 +rect 61304 308642 61604 308674 rect 84742 301790 85362 337234 rect 84742 301554 84774 301790 rect 85010 301554 85094 301790 @@ -18484,6 +34273,98 @@ rect 84742 301470 85362 301554 rect 84742 301234 84774 301470 rect 85010 301234 85094 301470 rect 85330 301234 85362 301470 +rect 23856 299460 24476 299502 +rect 23856 299224 23888 299460 +rect 24124 299224 24208 299460 +rect 24444 299224 24476 299460 +rect 23856 299182 24476 299224 +rect 30000 299460 30320 299502 +rect 30000 299224 30042 299460 +rect 30278 299224 30320 299460 +rect 30000 299182 30320 299224 +rect 61944 299460 62564 299502 +rect 61944 299224 61976 299460 +rect 62212 299224 62296 299460 +rect 62532 299224 62564 299460 +rect 61944 299182 62564 299224 +rect 24816 298800 25436 298842 +rect 24816 298564 24848 298800 +rect 25084 298564 25168 298800 +rect 25404 298564 25436 298800 +rect 24816 298522 25436 298564 +rect 29340 298800 29660 298842 +rect 29340 298564 29382 298800 +rect 29618 298564 29660 298800 +rect 29340 298522 29660 298564 +rect 60984 298800 61604 298842 +rect 60984 298564 61016 298800 +rect 61252 298564 61336 298800 +rect 61572 298564 61604 298800 +rect 60984 298522 61604 298564 +rect 23856 276714 23888 276950 +rect 24124 276714 24208 276950 +rect 24444 276714 24476 276950 +rect 23856 276630 24476 276714 +rect 23856 276394 23888 276630 +rect 24124 276394 24208 276630 +rect 24444 276394 24476 276630 +rect 61944 276714 61976 276950 +rect 62212 276714 62296 276950 +rect 62532 276714 62564 276950 +rect 61944 276630 62564 276714 +rect 61944 276394 61976 276630 +rect 62212 276394 62296 276630 +rect 62532 276394 62564 276630 +rect 20182 272994 20214 273230 +rect 20450 272994 20534 273230 +rect 20770 272994 20802 273230 +rect 20182 272910 20802 272994 +rect 20182 272674 20214 272910 +rect 20450 272674 20534 272910 +rect 20770 272674 20802 272910 +rect 20182 237230 20802 272674 +rect 24816 273230 25116 273262 +rect 24816 272994 24848 273230 +rect 25084 272994 25116 273230 +rect 24816 272910 25116 272994 +rect 24816 272674 24848 272910 +rect 25084 272674 25116 272910 +rect 24816 272642 25116 272674 +rect 61304 273230 61604 273262 +rect 61304 272994 61336 273230 +rect 61572 272994 61604 273230 +rect 61304 272910 61604 272994 +rect 61304 272674 61336 272910 +rect 61572 272674 61604 272910 +rect 61304 272642 61604 272674 +rect 23856 268824 24476 268866 +rect 23856 268588 23888 268824 +rect 24124 268588 24208 268824 +rect 24444 268588 24476 268824 +rect 23856 268546 24476 268588 +rect 30000 268824 30320 268866 +rect 30000 268588 30042 268824 +rect 30278 268588 30320 268824 +rect 30000 268546 30320 268588 +rect 61944 268824 62564 268866 +rect 61944 268588 61976 268824 +rect 62212 268588 62296 268824 +rect 62532 268588 62564 268824 +rect 61944 268546 62564 268588 +rect 24816 268164 25436 268206 +rect 24816 267928 24848 268164 +rect 25084 267928 25168 268164 +rect 25404 267928 25436 268164 +rect 24816 267886 25436 267928 +rect 29340 268164 29660 268206 +rect 29340 267928 29382 268164 +rect 29618 267928 29660 268164 +rect 29340 267886 29660 267928 +rect 60984 268164 61604 268206 +rect 60984 267928 61016 268164 +rect 61252 267928 61336 268164 +rect 61572 267928 61604 268164 +rect 60984 267886 61604 267928 rect 84742 265790 85362 301234 rect 84742 265554 84774 265790 rect 85010 265554 85094 265790 @@ -18492,6 +34373,56 @@ rect 84742 265470 85362 265554 rect 84742 265234 84774 265470 rect 85010 265234 85094 265470 rect 85330 265234 85362 265470 +rect 23856 240714 23888 240950 +rect 24124 240714 24208 240950 +rect 24444 240714 24476 240950 +rect 23856 240630 24476 240714 +rect 23856 240394 23888 240630 +rect 24124 240394 24208 240630 +rect 24444 240394 24476 240630 +rect 61944 240714 61976 240950 +rect 62212 240714 62296 240950 +rect 62532 240714 62564 240950 +rect 61944 240630 62564 240714 +rect 61944 240394 61976 240630 +rect 62212 240394 62296 240630 +rect 62532 240394 62564 240630 +rect 23856 238188 24476 238230 +rect 23856 237952 23888 238188 +rect 24124 237952 24208 238188 +rect 24444 237952 24476 238188 +rect 23856 237910 24476 237952 +rect 30000 238188 30320 238230 +rect 30000 237952 30042 238188 +rect 30278 237952 30320 238188 +rect 30000 237910 30320 237952 +rect 61944 238188 62564 238230 +rect 61944 237952 61976 238188 +rect 62212 237952 62296 238188 +rect 62532 237952 62564 238188 +rect 61944 237910 62564 237952 +rect 24816 237528 25436 237570 +rect 24816 237292 24848 237528 +rect 25084 237292 25168 237528 +rect 25404 237292 25436 237528 +rect 24816 237250 25436 237292 +rect 29340 237528 29660 237570 +rect 29340 237292 29382 237528 +rect 29618 237292 29660 237528 +rect 29340 237250 29660 237292 +rect 60984 237528 61604 237570 +rect 60984 237292 61016 237528 +rect 61252 237292 61336 237528 +rect 61572 237292 61604 237528 +rect 60984 237250 61604 237292 +rect 20182 236994 20214 237230 +rect 20450 236994 20534 237230 +rect 20770 236994 20802 237230 +rect 20182 236910 20802 236994 +rect 20182 236674 20214 236910 +rect 20450 236674 20534 236910 +rect 20770 236674 20802 236910 +rect 20182 201230 20802 236674 rect 84742 229790 85362 265234 rect 84742 229554 84774 229790 rect 85010 229554 85094 229790 @@ -18500,6 +34431,70 @@ rect 84742 229470 85362 229554 rect 84742 229234 84774 229470 rect 85010 229234 85094 229470 rect 85330 229234 85362 229470 +rect 23856 207552 24476 207594 +rect 23856 207316 23888 207552 +rect 24124 207316 24208 207552 +rect 24444 207316 24476 207552 +rect 23856 207274 24476 207316 +rect 30000 207552 30320 207594 +rect 30000 207316 30042 207552 +rect 30278 207316 30320 207552 +rect 30000 207274 30320 207316 +rect 61944 207552 62564 207594 +rect 61944 207316 61976 207552 +rect 62212 207316 62296 207552 +rect 62532 207316 62564 207552 +rect 61944 207274 62564 207316 +rect 24816 206892 25436 206934 +rect 24816 206656 24848 206892 +rect 25084 206656 25168 206892 +rect 25404 206656 25436 206892 +rect 24816 206614 25436 206656 +rect 29340 206892 29660 206934 +rect 29340 206656 29382 206892 +rect 29618 206656 29660 206892 +rect 29340 206614 29660 206656 +rect 60984 206892 61604 206934 +rect 60984 206656 61016 206892 +rect 61252 206656 61336 206892 +rect 61572 206656 61604 206892 +rect 60984 206614 61604 206656 +rect 23856 204714 23888 204950 +rect 24124 204714 24208 204950 +rect 24444 204714 24476 204950 +rect 23856 204630 24476 204714 +rect 23856 204394 23888 204630 +rect 24124 204394 24208 204630 +rect 24444 204394 24476 204630 +rect 61944 204714 61976 204950 +rect 62212 204714 62296 204950 +rect 62532 204714 62564 204950 +rect 61944 204630 62564 204714 +rect 61944 204394 61976 204630 +rect 62212 204394 62296 204630 +rect 62532 204394 62564 204630 +rect 20182 200994 20214 201230 +rect 20450 200994 20534 201230 +rect 20770 200994 20802 201230 +rect 20182 200910 20802 200994 +rect 20182 200674 20214 200910 +rect 20450 200674 20534 200910 +rect 20770 200674 20802 200910 +rect 20182 165230 20802 200674 +rect 24816 201230 25116 201262 +rect 24816 200994 24848 201230 +rect 25084 200994 25116 201230 +rect 24816 200910 25116 200994 +rect 24816 200674 24848 200910 +rect 25084 200674 25116 200910 +rect 24816 200642 25116 200674 +rect 61304 201230 61604 201262 +rect 61304 200994 61336 201230 +rect 61572 200994 61604 201230 +rect 61304 200910 61604 200994 +rect 61304 200674 61336 200910 +rect 61572 200674 61604 200910 +rect 61304 200642 61604 200674 rect 84742 193790 85362 229234 rect 84742 193554 84774 193790 rect 85010 193554 85094 193790 @@ -18508,6 +34503,70 @@ rect 84742 193470 85362 193554 rect 84742 193234 84774 193470 rect 85010 193234 85094 193470 rect 85330 193234 85362 193470 +rect 23856 176916 24476 176958 +rect 23856 176680 23888 176916 +rect 24124 176680 24208 176916 +rect 24444 176680 24476 176916 +rect 23856 176638 24476 176680 +rect 30000 176916 30320 176958 +rect 30000 176680 30042 176916 +rect 30278 176680 30320 176916 +rect 30000 176638 30320 176680 +rect 61944 176916 62564 176958 +rect 61944 176680 61976 176916 +rect 62212 176680 62296 176916 +rect 62532 176680 62564 176916 +rect 61944 176638 62564 176680 +rect 24816 176256 25436 176298 +rect 24816 176020 24848 176256 +rect 25084 176020 25168 176256 +rect 25404 176020 25436 176256 +rect 24816 175978 25436 176020 +rect 29340 176256 29660 176298 +rect 29340 176020 29382 176256 +rect 29618 176020 29660 176256 +rect 29340 175978 29660 176020 +rect 60984 176256 61604 176298 +rect 60984 176020 61016 176256 +rect 61252 176020 61336 176256 +rect 61572 176020 61604 176256 +rect 60984 175978 61604 176020 +rect 23856 168714 23888 168950 +rect 24124 168714 24208 168950 +rect 24444 168714 24476 168950 +rect 23856 168630 24476 168714 +rect 23856 168394 23888 168630 +rect 24124 168394 24208 168630 +rect 24444 168394 24476 168630 +rect 61944 168714 61976 168950 +rect 62212 168714 62296 168950 +rect 62532 168714 62564 168950 +rect 61944 168630 62564 168714 +rect 61944 168394 61976 168630 +rect 62212 168394 62296 168630 +rect 62532 168394 62564 168630 +rect 20182 164994 20214 165230 +rect 20450 164994 20534 165230 +rect 20770 164994 20802 165230 +rect 20182 164910 20802 164994 +rect 20182 164674 20214 164910 +rect 20450 164674 20534 164910 +rect 20770 164674 20802 164910 +rect 20182 129230 20802 164674 +rect 24816 165230 25116 165262 +rect 24816 164994 24848 165230 +rect 25084 164994 25116 165230 +rect 24816 164910 25116 164994 +rect 24816 164674 24848 164910 +rect 25084 164674 25116 164910 +rect 24816 164642 25116 164674 +rect 61304 165230 61604 165262 +rect 61304 164994 61336 165230 +rect 61572 164994 61604 165230 +rect 61304 164910 61604 164994 +rect 61304 164674 61336 164910 +rect 61572 164674 61604 164910 +rect 61304 164642 61604 164674 rect 84742 157790 85362 193234 rect 84742 157554 84774 157790 rect 85010 157554 85094 157790 @@ -18516,6 +34575,70 @@ rect 84742 157470 85362 157554 rect 84742 157234 84774 157470 rect 85010 157234 85094 157470 rect 85330 157234 85362 157470 +rect 23856 146280 24476 146322 +rect 23856 146044 23888 146280 +rect 24124 146044 24208 146280 +rect 24444 146044 24476 146280 +rect 23856 146002 24476 146044 +rect 30000 146280 30320 146322 +rect 30000 146044 30042 146280 +rect 30278 146044 30320 146280 +rect 30000 146002 30320 146044 +rect 61944 146280 62564 146322 +rect 61944 146044 61976 146280 +rect 62212 146044 62296 146280 +rect 62532 146044 62564 146280 +rect 61944 146002 62564 146044 +rect 24816 145620 25436 145662 +rect 24816 145384 24848 145620 +rect 25084 145384 25168 145620 +rect 25404 145384 25436 145620 +rect 24816 145342 25436 145384 +rect 29340 145620 29660 145662 +rect 29340 145384 29382 145620 +rect 29618 145384 29660 145620 +rect 29340 145342 29660 145384 +rect 60984 145620 61604 145662 +rect 60984 145384 61016 145620 +rect 61252 145384 61336 145620 +rect 61572 145384 61604 145620 +rect 60984 145342 61604 145384 +rect 23856 132714 23888 132950 +rect 24124 132714 24208 132950 +rect 24444 132714 24476 132950 +rect 23856 132630 24476 132714 +rect 23856 132394 23888 132630 +rect 24124 132394 24208 132630 +rect 24444 132394 24476 132630 +rect 61944 132714 61976 132950 +rect 62212 132714 62296 132950 +rect 62532 132714 62564 132950 +rect 61944 132630 62564 132714 +rect 61944 132394 61976 132630 +rect 62212 132394 62296 132630 +rect 62532 132394 62564 132630 +rect 20182 128994 20214 129230 +rect 20450 128994 20534 129230 +rect 20770 128994 20802 129230 +rect 20182 128910 20802 128994 +rect 20182 128674 20214 128910 +rect 20450 128674 20534 128910 +rect 20770 128674 20802 128910 +rect 20182 93230 20802 128674 +rect 24816 129230 25116 129262 +rect 24816 128994 24848 129230 +rect 25084 128994 25116 129230 +rect 24816 128910 25116 128994 +rect 24816 128674 24848 128910 +rect 25084 128674 25116 128910 +rect 24816 128642 25116 128674 +rect 61304 129230 61604 129262 +rect 61304 128994 61336 129230 +rect 61572 128994 61604 129230 +rect 61304 128910 61604 128994 +rect 61304 128674 61336 128910 +rect 61572 128674 61604 128910 +rect 61304 128642 61604 128674 rect 84742 121790 85362 157234 rect 84742 121554 84774 121790 rect 85010 121554 85094 121790 @@ -18524,6 +34647,70 @@ rect 84742 121470 85362 121554 rect 84742 121234 84774 121470 rect 85010 121234 85094 121470 rect 85330 121234 85362 121470 +rect 23856 115644 24476 115686 +rect 23856 115408 23888 115644 +rect 24124 115408 24208 115644 +rect 24444 115408 24476 115644 +rect 23856 115366 24476 115408 +rect 30000 115644 30320 115686 +rect 30000 115408 30042 115644 +rect 30278 115408 30320 115644 +rect 30000 115366 30320 115408 +rect 61944 115644 62564 115686 +rect 61944 115408 61976 115644 +rect 62212 115408 62296 115644 +rect 62532 115408 62564 115644 +rect 61944 115366 62564 115408 +rect 24816 114984 25436 115026 +rect 24816 114748 24848 114984 +rect 25084 114748 25168 114984 +rect 25404 114748 25436 114984 +rect 24816 114706 25436 114748 +rect 29340 114984 29660 115026 +rect 29340 114748 29382 114984 +rect 29618 114748 29660 114984 +rect 29340 114706 29660 114748 +rect 60984 114984 61604 115026 +rect 60984 114748 61016 114984 +rect 61252 114748 61336 114984 +rect 61572 114748 61604 114984 +rect 60984 114706 61604 114748 +rect 23856 96714 23888 96950 +rect 24124 96714 24208 96950 +rect 24444 96714 24476 96950 +rect 23856 96630 24476 96714 +rect 23856 96394 23888 96630 +rect 24124 96394 24208 96630 +rect 24444 96394 24476 96630 +rect 61944 96714 61976 96950 +rect 62212 96714 62296 96950 +rect 62532 96714 62564 96950 +rect 61944 96630 62564 96714 +rect 61944 96394 61976 96630 +rect 62212 96394 62296 96630 +rect 62532 96394 62564 96630 +rect 20182 92994 20214 93230 +rect 20450 92994 20534 93230 +rect 20770 92994 20802 93230 +rect 20182 92910 20802 92994 +rect 20182 92674 20214 92910 +rect 20450 92674 20534 92910 +rect 20770 92674 20802 92910 +rect 20182 57230 20802 92674 +rect 24816 93230 25116 93262 +rect 24816 92994 24848 93230 +rect 25084 92994 25116 93230 +rect 24816 92910 25116 92994 +rect 24816 92674 24848 92910 +rect 25084 92674 25116 92910 +rect 24816 92642 25116 92674 +rect 61304 93230 61604 93262 +rect 61304 92994 61336 93230 +rect 61572 92994 61604 93230 +rect 61304 92910 61604 92994 +rect 61304 92674 61336 92910 +rect 61572 92674 61604 92910 +rect 61304 92642 61604 92674 rect 84742 85790 85362 121234 rect 84742 85554 84774 85790 rect 85010 85554 85094 85790 @@ -18532,14 +34719,303 @@ rect 84742 85470 85362 85554 rect 84742 85234 84774 85470 rect 85010 85234 85094 85470 rect 85330 85234 85362 85470 +rect 23856 85008 24476 85050 +rect 23856 84772 23888 85008 +rect 24124 84772 24208 85008 +rect 24444 84772 24476 85008 +rect 23856 84730 24476 84772 +rect 30000 85008 30320 85050 +rect 30000 84772 30042 85008 +rect 30278 84772 30320 85008 +rect 30000 84730 30320 84772 +rect 61944 85008 62564 85050 +rect 61944 84772 61976 85008 +rect 62212 84772 62296 85008 +rect 62532 84772 62564 85008 +rect 61944 84730 62564 84772 +rect 24816 84348 25436 84390 +rect 24816 84112 24848 84348 +rect 25084 84112 25168 84348 +rect 25404 84112 25436 84348 +rect 24816 84070 25436 84112 +rect 29340 84348 29660 84390 +rect 29340 84112 29382 84348 +rect 29618 84112 29660 84348 +rect 29340 84070 29660 84112 +rect 60984 84348 61604 84390 +rect 60984 84112 61016 84348 +rect 61252 84112 61336 84348 +rect 61572 84112 61604 84348 +rect 60984 84070 61604 84112 +rect 23856 60714 23888 60950 +rect 24124 60714 24208 60950 +rect 24444 60714 24476 60950 +rect 23856 60630 24476 60714 +rect 23856 60394 23888 60630 +rect 24124 60394 24208 60630 +rect 24444 60394 24476 60630 +rect 61944 60714 61976 60950 +rect 62212 60714 62296 60950 +rect 62532 60714 62564 60950 +rect 61944 60630 62564 60714 +rect 61944 60394 61976 60630 +rect 62212 60394 62296 60630 +rect 62532 60394 62564 60630 +rect 20182 56994 20214 57230 +rect 20450 56994 20534 57230 +rect 20770 56994 20802 57230 +rect 20182 56910 20802 56994 +rect 20182 56674 20214 56910 +rect 20450 56674 20534 56910 +rect 20770 56674 20802 56910 +rect 20182 21230 20802 56674 +rect 24816 57230 25116 57262 +rect 24816 56994 24848 57230 +rect 25084 56994 25116 57230 +rect 24816 56910 25116 56994 +rect 24816 56674 24848 56910 +rect 25084 56674 25116 56910 +rect 24816 56642 25116 56674 +rect 61304 57230 61604 57262 +rect 61304 56994 61336 57230 +rect 61572 56994 61604 57230 +rect 61304 56910 61604 56994 +rect 61304 56674 61336 56910 +rect 61572 56674 61604 56910 +rect 61304 56642 61604 56674 +rect 23856 54372 24476 54414 +rect 23856 54136 23888 54372 +rect 24124 54136 24208 54372 +rect 24444 54136 24476 54372 +rect 23856 54094 24476 54136 +rect 30000 54372 30320 54414 +rect 30000 54136 30042 54372 +rect 30278 54136 30320 54372 +rect 30000 54094 30320 54136 +rect 61944 54372 62564 54414 +rect 61944 54136 61976 54372 +rect 62212 54136 62296 54372 +rect 62532 54136 62564 54372 +rect 61944 54094 62564 54136 +rect 24816 53712 25436 53754 +rect 24816 53476 24848 53712 +rect 25084 53476 25168 53712 +rect 25404 53476 25436 53712 +rect 24816 53434 25436 53476 +rect 29340 53712 29660 53754 +rect 29340 53476 29382 53712 +rect 29618 53476 29660 53712 +rect 29340 53434 29660 53476 +rect 60984 53712 61604 53754 +rect 60984 53476 61016 53712 +rect 61252 53476 61336 53712 +rect 61572 53476 61604 53712 +rect 60984 53434 61604 53476 rect 84742 49790 85362 85234 rect 84742 49554 84774 49790 rect 85010 49554 85094 49790 rect 85330 49554 85362 49790 rect 84742 49470 85362 49554 +rect 29340 49432 29660 49464 +rect 24816 49196 24848 49432 +rect 25084 49196 25168 49432 +rect 25404 49196 25436 49432 +rect 24816 49112 25436 49196 +rect 24816 48876 24848 49112 +rect 25084 48876 25168 49112 +rect 25404 48876 25436 49112 +rect 29340 49196 29382 49432 +rect 29618 49196 29660 49432 +rect 29340 49112 29660 49196 +rect 29340 48876 29382 49112 +rect 29618 48876 29660 49112 +rect 29340 48844 29660 48876 +rect 56182 49232 56802 49384 +rect 56182 48996 56214 49232 +rect 56450 48996 56534 49232 +rect 56770 48996 56802 49232 +rect 30000 48472 30320 48504 +rect 23856 48236 23888 48472 +rect 24124 48236 24208 48472 +rect 24444 48236 24476 48472 +rect 23856 48152 24476 48236 +rect 23856 47916 23888 48152 +rect 24124 47916 24208 48152 +rect 24444 47916 24476 48152 +rect 30000 48236 30042 48472 +rect 30278 48236 30320 48472 +rect 30000 48152 30320 48236 +rect 30000 47916 30042 48152 +rect 30278 47916 30320 48152 +rect 30000 47884 30320 47916 +rect 20182 20994 20214 21230 +rect 20450 20994 20534 21230 +rect 20770 20994 20802 21230 +rect 20182 20910 20802 20994 +rect 20182 20674 20214 20910 +rect 20450 20674 20534 20910 +rect 20770 20674 20802 20910 +rect 7972 9134 8034 9370 +rect 8270 9134 8354 9370 +rect 8590 9134 8674 9370 +rect 8910 9134 8972 9370 +rect 7972 9050 8972 9134 +rect 7972 8814 8034 9050 +rect 8270 8814 8354 9050 +rect 8590 8814 8674 9050 +rect 8910 8814 8972 9050 +rect 7972 8730 8972 8814 +rect 7972 8494 8034 8730 +rect 8270 8494 8354 8730 +rect 8590 8494 8674 8730 +rect 8910 8494 8972 8730 +rect 7972 8432 8972 8494 +rect 20182 9370 20802 20674 +rect 20182 9134 20214 9370 +rect 20450 9134 20534 9370 +rect 20770 9134 20802 9370 +rect 20182 9050 20802 9134 +rect 20182 8814 20214 9050 +rect 20450 8814 20534 9050 +rect 20770 8814 20802 9050 +rect 20182 8730 20802 8814 +rect 20182 8494 20214 8730 +rect 20450 8494 20534 8730 +rect 20770 8494 20802 8730 +rect 20182 8432 20802 8494 +rect 23902 24950 24522 24982 +rect 23902 24714 23934 24950 +rect 24170 24714 24254 24950 +rect 24490 24714 24522 24950 +rect 23902 24630 24522 24714 +rect 23902 24394 23934 24630 +rect 24170 24394 24254 24630 +rect 24490 24394 24522 24630 +rect 6632 7794 6694 8030 +rect 6930 7794 7014 8030 +rect 7250 7794 7334 8030 +rect 7570 7794 7632 8030 +rect 6632 7710 7632 7794 +rect 6632 7474 6694 7710 +rect 6930 7474 7014 7710 +rect 7250 7474 7334 7710 +rect 7570 7474 7632 7710 +rect 6632 7390 7632 7474 +rect 6632 7154 6694 7390 +rect 6930 7154 7014 7390 +rect 7250 7154 7334 7390 +rect 7570 7154 7632 7390 +rect 6632 7092 7632 7154 +rect 23902 8030 24522 24394 +rect 56182 21230 56802 48996 +rect 60984 49196 61016 49432 +rect 61252 49196 61336 49432 +rect 61572 49196 61604 49432 +rect 60984 49112 61604 49196 +rect 60984 48876 61016 49112 +rect 61252 48876 61336 49112 +rect 61572 48876 61604 49112 rect 84742 49234 84774 49470 rect 85010 49234 85094 49470 rect 85330 49234 85362 49470 +rect 56182 20994 56214 21230 +rect 56450 20994 56534 21230 +rect 56770 20994 56802 21230 +rect 56182 20910 56802 20994 +rect 56182 20674 56214 20910 +rect 56450 20674 56534 20910 +rect 56770 20674 56802 20910 +rect 52462 17510 53082 17542 +rect 52462 17274 52494 17510 +rect 52730 17274 52814 17510 +rect 53050 17274 53082 17510 +rect 52462 17190 53082 17274 +rect 52462 16954 52494 17190 +rect 52730 16954 52814 17190 +rect 53050 16954 53082 17190 +rect 48742 13790 49362 13822 +rect 48742 13554 48774 13790 +rect 49010 13554 49094 13790 +rect 49330 13554 49362 13790 +rect 48742 13470 49362 13554 +rect 48742 13234 48774 13470 +rect 49010 13234 49094 13470 +rect 49330 13234 49362 13470 +rect 48742 12050 49362 13234 +rect 48742 11814 48774 12050 +rect 49010 11814 49094 12050 +rect 49330 11814 49362 12050 +rect 48742 11730 49362 11814 +rect 48742 11494 48774 11730 +rect 49010 11494 49094 11730 +rect 49330 11494 49362 11730 +rect 48742 11410 49362 11494 +rect 48742 11174 48774 11410 +rect 49010 11174 49094 11410 +rect 49330 11174 49362 11410 +rect 48742 11112 49362 11174 +rect 52462 10710 53082 16954 +rect 52462 10474 52494 10710 +rect 52730 10474 52814 10710 +rect 53050 10474 53082 10710 +rect 52462 10390 53082 10474 +rect 52462 10154 52494 10390 +rect 52730 10154 52814 10390 +rect 53050 10154 53082 10390 +rect 52462 10070 53082 10154 +rect 52462 9834 52494 10070 +rect 52730 9834 52814 10070 +rect 53050 9834 53082 10070 +rect 52462 9772 53082 9834 +rect 56182 9370 56802 20674 +rect 56182 9134 56214 9370 +rect 56450 9134 56534 9370 +rect 56770 9134 56802 9370 +rect 56182 9050 56802 9134 +rect 56182 8814 56214 9050 +rect 56450 8814 56534 9050 +rect 56770 8814 56802 9050 +rect 56182 8730 56802 8814 +rect 56182 8494 56214 8730 +rect 56450 8494 56534 8730 +rect 56770 8494 56802 8730 +rect 56182 8432 56802 8494 +rect 59902 48472 60522 48504 +rect 59902 48236 59934 48472 +rect 60170 48236 60254 48472 +rect 60490 48236 60522 48472 +rect 59902 48152 60522 48236 +rect 59902 47916 59934 48152 +rect 60170 47916 60254 48152 +rect 60490 47916 60522 48152 +rect 61944 48236 61976 48472 +rect 62212 48236 62296 48472 +rect 62532 48236 62564 48472 +rect 61944 48152 62564 48236 +rect 61944 47916 61976 48152 +rect 62212 47916 62296 48152 +rect 62532 47916 62564 48152 +rect 59902 24950 60522 47916 +rect 59902 24714 59934 24950 +rect 60170 24714 60254 24950 +rect 60490 24714 60522 24950 +rect 59902 24630 60522 24714 +rect 59902 24394 59934 24630 +rect 60170 24394 60254 24630 +rect 60490 24394 60522 24630 +rect 23902 7794 23934 8030 +rect 24170 7794 24254 8030 +rect 24490 7794 24522 8030 +rect 23902 7710 24522 7794 +rect 23902 7474 23934 7710 +rect 24170 7474 24254 7710 +rect 24490 7474 24522 7710 +rect 23902 7390 24522 7474 +rect 23902 7154 23934 7390 +rect 24170 7154 24254 7390 +rect 24490 7154 24522 7390 +rect 23902 7092 24522 7154 +rect 59902 8030 60522 24394 rect 84742 13790 85362 49234 rect 84742 13554 84774 13790 rect 85010 13554 85094 13790 @@ -18562,18 +35038,6 @@ rect 85010 11174 85094 11410 rect 85330 11174 85362 11410 rect 84742 11112 85362 11174 rect 88462 917510 89082 942922 -rect 124462 943798 125082 943860 -rect 124462 943562 124494 943798 -rect 124730 943562 124814 943798 -rect 125050 943562 125082 943798 -rect 124462 943478 125082 943562 -rect 124462 943242 124494 943478 -rect 124730 943242 124814 943478 -rect 125050 943242 125082 943478 -rect 124462 943158 125082 943242 -rect 124462 942922 124494 943158 -rect 124730 942922 124814 943158 -rect 125050 942922 125082 943158 rect 88462 917274 88494 917510 rect 88730 917274 88814 917510 rect 89050 917274 89082 917510 @@ -18781,19 +35245,497 @@ rect 88462 17190 89082 17274 rect 88462 16954 88494 17190 rect 88730 16954 88814 17190 rect 89050 16954 89082 17190 -rect 52462 10474 52494 10710 -rect 52730 10474 52814 10710 -rect 53050 10474 53082 10710 -rect 52462 10390 53082 10474 -rect 52462 10154 52494 10390 -rect 52730 10154 52814 10390 -rect 53050 10154 53082 10390 -rect 52462 10070 53082 10154 -rect 52462 9834 52494 10070 -rect 52730 9834 52814 10070 -rect 53050 9834 53082 10070 -rect 52462 9772 53082 9834 rect 88462 10710 89082 16954 +rect 88462 10474 88494 10710 +rect 88730 10474 88814 10710 +rect 89050 10474 89082 10710 +rect 88462 10390 89082 10474 +rect 88462 10154 88494 10390 +rect 88730 10154 88814 10390 +rect 89050 10154 89082 10390 +rect 88462 10070 89082 10154 +rect 88462 9834 88494 10070 +rect 88730 9834 88814 10070 +rect 89050 9834 89082 10070 +rect 88462 9772 89082 9834 +rect 92182 921230 92802 944262 +rect 92182 920994 92214 921230 +rect 92450 920994 92534 921230 +rect 92770 920994 92802 921230 +rect 92182 920910 92802 920994 +rect 92182 920674 92214 920910 +rect 92450 920674 92534 920910 +rect 92770 920674 92802 920910 +rect 92182 885230 92802 920674 +rect 92182 884994 92214 885230 +rect 92450 884994 92534 885230 +rect 92770 884994 92802 885230 +rect 92182 884910 92802 884994 +rect 92182 884674 92214 884910 +rect 92450 884674 92534 884910 +rect 92770 884674 92802 884910 +rect 92182 849230 92802 884674 +rect 92182 848994 92214 849230 +rect 92450 848994 92534 849230 +rect 92770 848994 92802 849230 +rect 92182 848910 92802 848994 +rect 92182 848674 92214 848910 +rect 92450 848674 92534 848910 +rect 92770 848674 92802 848910 +rect 92182 813230 92802 848674 +rect 92182 812994 92214 813230 +rect 92450 812994 92534 813230 +rect 92770 812994 92802 813230 +rect 92182 812910 92802 812994 +rect 92182 812674 92214 812910 +rect 92450 812674 92534 812910 +rect 92770 812674 92802 812910 +rect 92182 777230 92802 812674 +rect 92182 776994 92214 777230 +rect 92450 776994 92534 777230 +rect 92770 776994 92802 777230 +rect 92182 776910 92802 776994 +rect 92182 776674 92214 776910 +rect 92450 776674 92534 776910 +rect 92770 776674 92802 776910 +rect 92182 741230 92802 776674 +rect 92182 740994 92214 741230 +rect 92450 740994 92534 741230 +rect 92770 740994 92802 741230 +rect 92182 740910 92802 740994 +rect 92182 740674 92214 740910 +rect 92450 740674 92534 740910 +rect 92770 740674 92802 740910 +rect 92182 705230 92802 740674 +rect 92182 704994 92214 705230 +rect 92450 704994 92534 705230 +rect 92770 704994 92802 705230 +rect 92182 704910 92802 704994 +rect 92182 704674 92214 704910 +rect 92450 704674 92534 704910 +rect 92770 704674 92802 704910 +rect 92182 669230 92802 704674 +rect 92182 668994 92214 669230 +rect 92450 668994 92534 669230 +rect 92770 668994 92802 669230 +rect 92182 668910 92802 668994 +rect 92182 668674 92214 668910 +rect 92450 668674 92534 668910 +rect 92770 668674 92802 668910 +rect 92182 633230 92802 668674 +rect 92182 632994 92214 633230 +rect 92450 632994 92534 633230 +rect 92770 632994 92802 633230 +rect 92182 632910 92802 632994 +rect 92182 632674 92214 632910 +rect 92450 632674 92534 632910 +rect 92770 632674 92802 632910 +rect 92182 597230 92802 632674 +rect 92182 596994 92214 597230 +rect 92450 596994 92534 597230 +rect 92770 596994 92802 597230 +rect 92182 596910 92802 596994 +rect 92182 596674 92214 596910 +rect 92450 596674 92534 596910 +rect 92770 596674 92802 596910 +rect 92182 561230 92802 596674 +rect 92182 560994 92214 561230 +rect 92450 560994 92534 561230 +rect 92770 560994 92802 561230 +rect 92182 560910 92802 560994 +rect 92182 560674 92214 560910 +rect 92450 560674 92534 560910 +rect 92770 560674 92802 560910 +rect 92182 525230 92802 560674 +rect 92182 524994 92214 525230 +rect 92450 524994 92534 525230 +rect 92770 524994 92802 525230 +rect 92182 524910 92802 524994 +rect 92182 524674 92214 524910 +rect 92450 524674 92534 524910 +rect 92770 524674 92802 524910 +rect 92182 489230 92802 524674 +rect 92182 488994 92214 489230 +rect 92450 488994 92534 489230 +rect 92770 488994 92802 489230 +rect 92182 488910 92802 488994 +rect 92182 488674 92214 488910 +rect 92450 488674 92534 488910 +rect 92770 488674 92802 488910 +rect 92182 453230 92802 488674 +rect 92182 452994 92214 453230 +rect 92450 452994 92534 453230 +rect 92770 452994 92802 453230 +rect 92182 452910 92802 452994 +rect 92182 452674 92214 452910 +rect 92450 452674 92534 452910 +rect 92770 452674 92802 452910 +rect 92182 417230 92802 452674 +rect 92182 416994 92214 417230 +rect 92450 416994 92534 417230 +rect 92770 416994 92802 417230 +rect 92182 416910 92802 416994 +rect 92182 416674 92214 416910 +rect 92450 416674 92534 416910 +rect 92770 416674 92802 416910 +rect 92182 381230 92802 416674 +rect 92182 380994 92214 381230 +rect 92450 380994 92534 381230 +rect 92770 380994 92802 381230 +rect 92182 380910 92802 380994 +rect 92182 380674 92214 380910 +rect 92450 380674 92534 380910 +rect 92770 380674 92802 380910 +rect 92182 345230 92802 380674 +rect 92182 344994 92214 345230 +rect 92450 344994 92534 345230 +rect 92770 344994 92802 345230 +rect 92182 344910 92802 344994 +rect 92182 344674 92214 344910 +rect 92450 344674 92534 344910 +rect 92770 344674 92802 344910 +rect 92182 309230 92802 344674 +rect 92182 308994 92214 309230 +rect 92450 308994 92534 309230 +rect 92770 308994 92802 309230 +rect 92182 308910 92802 308994 +rect 92182 308674 92214 308910 +rect 92450 308674 92534 308910 +rect 92770 308674 92802 308910 +rect 92182 273230 92802 308674 +rect 92182 272994 92214 273230 +rect 92450 272994 92534 273230 +rect 92770 272994 92802 273230 +rect 92182 272910 92802 272994 +rect 92182 272674 92214 272910 +rect 92450 272674 92534 272910 +rect 92770 272674 92802 272910 +rect 92182 237230 92802 272674 +rect 92182 236994 92214 237230 +rect 92450 236994 92534 237230 +rect 92770 236994 92802 237230 +rect 92182 236910 92802 236994 +rect 92182 236674 92214 236910 +rect 92450 236674 92534 236910 +rect 92770 236674 92802 236910 +rect 92182 201230 92802 236674 +rect 92182 200994 92214 201230 +rect 92450 200994 92534 201230 +rect 92770 200994 92802 201230 +rect 92182 200910 92802 200994 +rect 92182 200674 92214 200910 +rect 92450 200674 92534 200910 +rect 92770 200674 92802 200910 +rect 92182 165230 92802 200674 +rect 92182 164994 92214 165230 +rect 92450 164994 92534 165230 +rect 92770 164994 92802 165230 +rect 92182 164910 92802 164994 +rect 92182 164674 92214 164910 +rect 92450 164674 92534 164910 +rect 92770 164674 92802 164910 +rect 92182 129230 92802 164674 +rect 92182 128994 92214 129230 +rect 92450 128994 92534 129230 +rect 92770 128994 92802 129230 +rect 92182 128910 92802 128994 +rect 92182 128674 92214 128910 +rect 92450 128674 92534 128910 +rect 92770 128674 92802 128910 +rect 92182 93230 92802 128674 +rect 92182 92994 92214 93230 +rect 92450 92994 92534 93230 +rect 92770 92994 92802 93230 +rect 92182 92910 92802 92994 +rect 92182 92674 92214 92910 +rect 92450 92674 92534 92910 +rect 92770 92674 92802 92910 +rect 92182 57230 92802 92674 +rect 92182 56994 92214 57230 +rect 92450 56994 92534 57230 +rect 92770 56994 92802 57230 +rect 92182 56910 92802 56994 +rect 92182 56674 92214 56910 +rect 92450 56674 92534 56910 +rect 92770 56674 92802 56910 +rect 92182 21230 92802 56674 +rect 92182 20994 92214 21230 +rect 92450 20994 92534 21230 +rect 92770 20994 92802 21230 +rect 92182 20910 92802 20994 +rect 92182 20674 92214 20910 +rect 92450 20674 92534 20910 +rect 92770 20674 92802 20910 +rect 92182 9370 92802 20674 +rect 92182 9134 92214 9370 +rect 92450 9134 92534 9370 +rect 92770 9134 92802 9370 +rect 92182 9050 92802 9134 +rect 92182 8814 92214 9050 +rect 92450 8814 92534 9050 +rect 92770 8814 92802 9050 +rect 92182 8730 92802 8814 +rect 92182 8494 92214 8730 +rect 92450 8494 92534 8730 +rect 92770 8494 92802 8730 +rect 92182 8432 92802 8494 +rect 95902 924950 96522 945602 +rect 131902 946478 132522 946540 +rect 131902 946242 131934 946478 +rect 132170 946242 132254 946478 +rect 132490 946242 132522 946478 +rect 131902 946158 132522 946242 +rect 131902 945922 131934 946158 +rect 132170 945922 132254 946158 +rect 132490 945922 132522 946158 +rect 131902 945838 132522 945922 +rect 131902 945602 131934 945838 +rect 132170 945602 132254 945838 +rect 132490 945602 132522 945838 +rect 128182 945138 128802 945200 +rect 128182 944902 128214 945138 +rect 128450 944902 128534 945138 +rect 128770 944902 128802 945138 +rect 128182 944818 128802 944902 +rect 128182 944582 128214 944818 +rect 128450 944582 128534 944818 +rect 128770 944582 128802 944818 +rect 128182 944498 128802 944582 +rect 128182 944262 128214 944498 +rect 128450 944262 128534 944498 +rect 128770 944262 128802 944498 +rect 124462 943798 125082 943860 +rect 124462 943562 124494 943798 +rect 124730 943562 124814 943798 +rect 125050 943562 125082 943798 +rect 124462 943478 125082 943562 +rect 124462 943242 124494 943478 +rect 124730 943242 124814 943478 +rect 125050 943242 125082 943478 +rect 124462 943158 125082 943242 +rect 124462 942922 124494 943158 +rect 124730 942922 124814 943158 +rect 125050 942922 125082 943158 +rect 95902 924714 95934 924950 +rect 96170 924714 96254 924950 +rect 96490 924714 96522 924950 +rect 95902 924630 96522 924714 +rect 95902 924394 95934 924630 +rect 96170 924394 96254 924630 +rect 96490 924394 96522 924630 +rect 95902 888950 96522 924394 +rect 95902 888714 95934 888950 +rect 96170 888714 96254 888950 +rect 96490 888714 96522 888950 +rect 95902 888630 96522 888714 +rect 95902 888394 95934 888630 +rect 96170 888394 96254 888630 +rect 96490 888394 96522 888630 +rect 95902 852950 96522 888394 +rect 95902 852714 95934 852950 +rect 96170 852714 96254 852950 +rect 96490 852714 96522 852950 +rect 95902 852630 96522 852714 +rect 95902 852394 95934 852630 +rect 96170 852394 96254 852630 +rect 96490 852394 96522 852630 +rect 95902 816950 96522 852394 +rect 95902 816714 95934 816950 +rect 96170 816714 96254 816950 +rect 96490 816714 96522 816950 +rect 95902 816630 96522 816714 +rect 95902 816394 95934 816630 +rect 96170 816394 96254 816630 +rect 96490 816394 96522 816630 +rect 95902 780950 96522 816394 +rect 95902 780714 95934 780950 +rect 96170 780714 96254 780950 +rect 96490 780714 96522 780950 +rect 95902 780630 96522 780714 +rect 95902 780394 95934 780630 +rect 96170 780394 96254 780630 +rect 96490 780394 96522 780630 +rect 95902 744950 96522 780394 +rect 95902 744714 95934 744950 +rect 96170 744714 96254 744950 +rect 96490 744714 96522 744950 +rect 95902 744630 96522 744714 +rect 95902 744394 95934 744630 +rect 96170 744394 96254 744630 +rect 96490 744394 96522 744630 +rect 95902 708950 96522 744394 +rect 95902 708714 95934 708950 +rect 96170 708714 96254 708950 +rect 96490 708714 96522 708950 +rect 95902 708630 96522 708714 +rect 95902 708394 95934 708630 +rect 96170 708394 96254 708630 +rect 96490 708394 96522 708630 +rect 95902 672950 96522 708394 +rect 95902 672714 95934 672950 +rect 96170 672714 96254 672950 +rect 96490 672714 96522 672950 +rect 95902 672630 96522 672714 +rect 95902 672394 95934 672630 +rect 96170 672394 96254 672630 +rect 96490 672394 96522 672630 +rect 95902 636950 96522 672394 +rect 95902 636714 95934 636950 +rect 96170 636714 96254 636950 +rect 96490 636714 96522 636950 +rect 95902 636630 96522 636714 +rect 95902 636394 95934 636630 +rect 96170 636394 96254 636630 +rect 96490 636394 96522 636630 +rect 95902 600950 96522 636394 +rect 95902 600714 95934 600950 +rect 96170 600714 96254 600950 +rect 96490 600714 96522 600950 +rect 95902 600630 96522 600714 +rect 95902 600394 95934 600630 +rect 96170 600394 96254 600630 +rect 96490 600394 96522 600630 +rect 95902 564950 96522 600394 +rect 95902 564714 95934 564950 +rect 96170 564714 96254 564950 +rect 96490 564714 96522 564950 +rect 95902 564630 96522 564714 +rect 95902 564394 95934 564630 +rect 96170 564394 96254 564630 +rect 96490 564394 96522 564630 +rect 95902 528950 96522 564394 +rect 95902 528714 95934 528950 +rect 96170 528714 96254 528950 +rect 96490 528714 96522 528950 +rect 95902 528630 96522 528714 +rect 95902 528394 95934 528630 +rect 96170 528394 96254 528630 +rect 96490 528394 96522 528630 +rect 95902 492950 96522 528394 +rect 95902 492714 95934 492950 +rect 96170 492714 96254 492950 +rect 96490 492714 96522 492950 +rect 95902 492630 96522 492714 +rect 95902 492394 95934 492630 +rect 96170 492394 96254 492630 +rect 96490 492394 96522 492630 +rect 95902 456950 96522 492394 +rect 95902 456714 95934 456950 +rect 96170 456714 96254 456950 +rect 96490 456714 96522 456950 +rect 95902 456630 96522 456714 +rect 95902 456394 95934 456630 +rect 96170 456394 96254 456630 +rect 96490 456394 96522 456630 +rect 95902 420950 96522 456394 +rect 95902 420714 95934 420950 +rect 96170 420714 96254 420950 +rect 96490 420714 96522 420950 +rect 95902 420630 96522 420714 +rect 95902 420394 95934 420630 +rect 96170 420394 96254 420630 +rect 96490 420394 96522 420630 +rect 95902 384950 96522 420394 +rect 95902 384714 95934 384950 +rect 96170 384714 96254 384950 +rect 96490 384714 96522 384950 +rect 95902 384630 96522 384714 +rect 95902 384394 95934 384630 +rect 96170 384394 96254 384630 +rect 96490 384394 96522 384630 +rect 95902 348950 96522 384394 +rect 95902 348714 95934 348950 +rect 96170 348714 96254 348950 +rect 96490 348714 96522 348950 +rect 95902 348630 96522 348714 +rect 95902 348394 95934 348630 +rect 96170 348394 96254 348630 +rect 96490 348394 96522 348630 +rect 95902 312950 96522 348394 +rect 95902 312714 95934 312950 +rect 96170 312714 96254 312950 +rect 96490 312714 96522 312950 +rect 95902 312630 96522 312714 +rect 95902 312394 95934 312630 +rect 96170 312394 96254 312630 +rect 96490 312394 96522 312630 +rect 95902 276950 96522 312394 +rect 95902 276714 95934 276950 +rect 96170 276714 96254 276950 +rect 96490 276714 96522 276950 +rect 95902 276630 96522 276714 +rect 95902 276394 95934 276630 +rect 96170 276394 96254 276630 +rect 96490 276394 96522 276630 +rect 95902 240950 96522 276394 +rect 95902 240714 95934 240950 +rect 96170 240714 96254 240950 +rect 96490 240714 96522 240950 +rect 95902 240630 96522 240714 +rect 95902 240394 95934 240630 +rect 96170 240394 96254 240630 +rect 96490 240394 96522 240630 +rect 95902 204950 96522 240394 +rect 95902 204714 95934 204950 +rect 96170 204714 96254 204950 +rect 96490 204714 96522 204950 +rect 95902 204630 96522 204714 +rect 95902 204394 95934 204630 +rect 96170 204394 96254 204630 +rect 96490 204394 96522 204630 +rect 95902 168950 96522 204394 +rect 95902 168714 95934 168950 +rect 96170 168714 96254 168950 +rect 96490 168714 96522 168950 +rect 95902 168630 96522 168714 +rect 95902 168394 95934 168630 +rect 96170 168394 96254 168630 +rect 96490 168394 96522 168630 +rect 95902 132950 96522 168394 +rect 95902 132714 95934 132950 +rect 96170 132714 96254 132950 +rect 96490 132714 96522 132950 +rect 95902 132630 96522 132714 +rect 95902 132394 95934 132630 +rect 96170 132394 96254 132630 +rect 96490 132394 96522 132630 +rect 95902 96950 96522 132394 +rect 95902 96714 95934 96950 +rect 96170 96714 96254 96950 +rect 96490 96714 96522 96950 +rect 95902 96630 96522 96714 +rect 95902 96394 95934 96630 +rect 96170 96394 96254 96630 +rect 96490 96394 96522 96630 +rect 95902 60950 96522 96394 +rect 95902 60714 95934 60950 +rect 96170 60714 96254 60950 +rect 96490 60714 96522 60950 +rect 95902 60630 96522 60714 +rect 95902 60394 95934 60630 +rect 96170 60394 96254 60630 +rect 96490 60394 96522 60630 +rect 95902 24950 96522 60394 +rect 95902 24714 95934 24950 +rect 96170 24714 96254 24950 +rect 96490 24714 96522 24950 +rect 95902 24630 96522 24714 +rect 95902 24394 95934 24630 +rect 96170 24394 96254 24630 +rect 96490 24394 96522 24630 +rect 59902 7794 59934 8030 +rect 60170 7794 60254 8030 +rect 60490 7794 60522 8030 +rect 59902 7710 60522 7794 +rect 59902 7474 59934 7710 +rect 60170 7474 60254 7710 +rect 60490 7474 60522 7710 +rect 59902 7390 60522 7474 +rect 59902 7154 59934 7390 +rect 60170 7154 60254 7390 +rect 60490 7154 60522 7390 +rect 59902 7092 60522 7154 +rect 95902 8030 96522 24394 rect 120742 942458 121362 942520 rect 120742 942222 120774 942458 rect 121010 942222 121094 942458 @@ -19028,18 +35970,6 @@ rect 121010 11174 121094 11410 rect 121330 11174 121362 11410 rect 120742 11112 121362 11174 rect 124462 917510 125082 942922 -rect 160462 943798 161082 943860 -rect 160462 943562 160494 943798 -rect 160730 943562 160814 943798 -rect 161050 943562 161082 943798 -rect 160462 943478 161082 943562 -rect 160462 943242 160494 943478 -rect 160730 943242 160814 943478 -rect 161050 943242 161082 943478 -rect 160462 943158 161082 943242 -rect 160462 942922 160494 943158 -rect 160730 942922 160814 943158 -rect 161050 942922 161082 943158 rect 124462 917274 124494 917510 rect 124730 917274 124814 917510 rect 125050 917274 125082 917510 @@ -19247,19 +36177,497 @@ rect 124462 17190 125082 17274 rect 124462 16954 124494 17190 rect 124730 16954 124814 17190 rect 125050 16954 125082 17190 -rect 88462 10474 88494 10710 -rect 88730 10474 88814 10710 -rect 89050 10474 89082 10710 -rect 88462 10390 89082 10474 -rect 88462 10154 88494 10390 -rect 88730 10154 88814 10390 -rect 89050 10154 89082 10390 -rect 88462 10070 89082 10154 -rect 88462 9834 88494 10070 -rect 88730 9834 88814 10070 -rect 89050 9834 89082 10070 -rect 88462 9772 89082 9834 rect 124462 10710 125082 16954 +rect 124462 10474 124494 10710 +rect 124730 10474 124814 10710 +rect 125050 10474 125082 10710 +rect 124462 10390 125082 10474 +rect 124462 10154 124494 10390 +rect 124730 10154 124814 10390 +rect 125050 10154 125082 10390 +rect 124462 10070 125082 10154 +rect 124462 9834 124494 10070 +rect 124730 9834 124814 10070 +rect 125050 9834 125082 10070 +rect 124462 9772 125082 9834 +rect 128182 921230 128802 944262 +rect 128182 920994 128214 921230 +rect 128450 920994 128534 921230 +rect 128770 920994 128802 921230 +rect 128182 920910 128802 920994 +rect 128182 920674 128214 920910 +rect 128450 920674 128534 920910 +rect 128770 920674 128802 920910 +rect 128182 885230 128802 920674 +rect 128182 884994 128214 885230 +rect 128450 884994 128534 885230 +rect 128770 884994 128802 885230 +rect 128182 884910 128802 884994 +rect 128182 884674 128214 884910 +rect 128450 884674 128534 884910 +rect 128770 884674 128802 884910 +rect 128182 849230 128802 884674 +rect 128182 848994 128214 849230 +rect 128450 848994 128534 849230 +rect 128770 848994 128802 849230 +rect 128182 848910 128802 848994 +rect 128182 848674 128214 848910 +rect 128450 848674 128534 848910 +rect 128770 848674 128802 848910 +rect 128182 813230 128802 848674 +rect 128182 812994 128214 813230 +rect 128450 812994 128534 813230 +rect 128770 812994 128802 813230 +rect 128182 812910 128802 812994 +rect 128182 812674 128214 812910 +rect 128450 812674 128534 812910 +rect 128770 812674 128802 812910 +rect 128182 777230 128802 812674 +rect 128182 776994 128214 777230 +rect 128450 776994 128534 777230 +rect 128770 776994 128802 777230 +rect 128182 776910 128802 776994 +rect 128182 776674 128214 776910 +rect 128450 776674 128534 776910 +rect 128770 776674 128802 776910 +rect 128182 741230 128802 776674 +rect 128182 740994 128214 741230 +rect 128450 740994 128534 741230 +rect 128770 740994 128802 741230 +rect 128182 740910 128802 740994 +rect 128182 740674 128214 740910 +rect 128450 740674 128534 740910 +rect 128770 740674 128802 740910 +rect 128182 705230 128802 740674 +rect 128182 704994 128214 705230 +rect 128450 704994 128534 705230 +rect 128770 704994 128802 705230 +rect 128182 704910 128802 704994 +rect 128182 704674 128214 704910 +rect 128450 704674 128534 704910 +rect 128770 704674 128802 704910 +rect 128182 669230 128802 704674 +rect 128182 668994 128214 669230 +rect 128450 668994 128534 669230 +rect 128770 668994 128802 669230 +rect 128182 668910 128802 668994 +rect 128182 668674 128214 668910 +rect 128450 668674 128534 668910 +rect 128770 668674 128802 668910 +rect 128182 633230 128802 668674 +rect 128182 632994 128214 633230 +rect 128450 632994 128534 633230 +rect 128770 632994 128802 633230 +rect 128182 632910 128802 632994 +rect 128182 632674 128214 632910 +rect 128450 632674 128534 632910 +rect 128770 632674 128802 632910 +rect 128182 597230 128802 632674 +rect 128182 596994 128214 597230 +rect 128450 596994 128534 597230 +rect 128770 596994 128802 597230 +rect 128182 596910 128802 596994 +rect 128182 596674 128214 596910 +rect 128450 596674 128534 596910 +rect 128770 596674 128802 596910 +rect 128182 561230 128802 596674 +rect 128182 560994 128214 561230 +rect 128450 560994 128534 561230 +rect 128770 560994 128802 561230 +rect 128182 560910 128802 560994 +rect 128182 560674 128214 560910 +rect 128450 560674 128534 560910 +rect 128770 560674 128802 560910 +rect 128182 525230 128802 560674 +rect 128182 524994 128214 525230 +rect 128450 524994 128534 525230 +rect 128770 524994 128802 525230 +rect 128182 524910 128802 524994 +rect 128182 524674 128214 524910 +rect 128450 524674 128534 524910 +rect 128770 524674 128802 524910 +rect 128182 489230 128802 524674 +rect 128182 488994 128214 489230 +rect 128450 488994 128534 489230 +rect 128770 488994 128802 489230 +rect 128182 488910 128802 488994 +rect 128182 488674 128214 488910 +rect 128450 488674 128534 488910 +rect 128770 488674 128802 488910 +rect 128182 453230 128802 488674 +rect 128182 452994 128214 453230 +rect 128450 452994 128534 453230 +rect 128770 452994 128802 453230 +rect 128182 452910 128802 452994 +rect 128182 452674 128214 452910 +rect 128450 452674 128534 452910 +rect 128770 452674 128802 452910 +rect 128182 417230 128802 452674 +rect 128182 416994 128214 417230 +rect 128450 416994 128534 417230 +rect 128770 416994 128802 417230 +rect 128182 416910 128802 416994 +rect 128182 416674 128214 416910 +rect 128450 416674 128534 416910 +rect 128770 416674 128802 416910 +rect 128182 381230 128802 416674 +rect 128182 380994 128214 381230 +rect 128450 380994 128534 381230 +rect 128770 380994 128802 381230 +rect 128182 380910 128802 380994 +rect 128182 380674 128214 380910 +rect 128450 380674 128534 380910 +rect 128770 380674 128802 380910 +rect 128182 345230 128802 380674 +rect 128182 344994 128214 345230 +rect 128450 344994 128534 345230 +rect 128770 344994 128802 345230 +rect 128182 344910 128802 344994 +rect 128182 344674 128214 344910 +rect 128450 344674 128534 344910 +rect 128770 344674 128802 344910 +rect 128182 309230 128802 344674 +rect 128182 308994 128214 309230 +rect 128450 308994 128534 309230 +rect 128770 308994 128802 309230 +rect 128182 308910 128802 308994 +rect 128182 308674 128214 308910 +rect 128450 308674 128534 308910 +rect 128770 308674 128802 308910 +rect 128182 273230 128802 308674 +rect 128182 272994 128214 273230 +rect 128450 272994 128534 273230 +rect 128770 272994 128802 273230 +rect 128182 272910 128802 272994 +rect 128182 272674 128214 272910 +rect 128450 272674 128534 272910 +rect 128770 272674 128802 272910 +rect 128182 237230 128802 272674 +rect 128182 236994 128214 237230 +rect 128450 236994 128534 237230 +rect 128770 236994 128802 237230 +rect 128182 236910 128802 236994 +rect 128182 236674 128214 236910 +rect 128450 236674 128534 236910 +rect 128770 236674 128802 236910 +rect 128182 201230 128802 236674 +rect 128182 200994 128214 201230 +rect 128450 200994 128534 201230 +rect 128770 200994 128802 201230 +rect 128182 200910 128802 200994 +rect 128182 200674 128214 200910 +rect 128450 200674 128534 200910 +rect 128770 200674 128802 200910 +rect 128182 165230 128802 200674 +rect 128182 164994 128214 165230 +rect 128450 164994 128534 165230 +rect 128770 164994 128802 165230 +rect 128182 164910 128802 164994 +rect 128182 164674 128214 164910 +rect 128450 164674 128534 164910 +rect 128770 164674 128802 164910 +rect 128182 129230 128802 164674 +rect 128182 128994 128214 129230 +rect 128450 128994 128534 129230 +rect 128770 128994 128802 129230 +rect 128182 128910 128802 128994 +rect 128182 128674 128214 128910 +rect 128450 128674 128534 128910 +rect 128770 128674 128802 128910 +rect 128182 93230 128802 128674 +rect 128182 92994 128214 93230 +rect 128450 92994 128534 93230 +rect 128770 92994 128802 93230 +rect 128182 92910 128802 92994 +rect 128182 92674 128214 92910 +rect 128450 92674 128534 92910 +rect 128770 92674 128802 92910 +rect 128182 57230 128802 92674 +rect 128182 56994 128214 57230 +rect 128450 56994 128534 57230 +rect 128770 56994 128802 57230 +rect 128182 56910 128802 56994 +rect 128182 56674 128214 56910 +rect 128450 56674 128534 56910 +rect 128770 56674 128802 56910 +rect 128182 21230 128802 56674 +rect 128182 20994 128214 21230 +rect 128450 20994 128534 21230 +rect 128770 20994 128802 21230 +rect 128182 20910 128802 20994 +rect 128182 20674 128214 20910 +rect 128450 20674 128534 20910 +rect 128770 20674 128802 20910 +rect 128182 9370 128802 20674 +rect 128182 9134 128214 9370 +rect 128450 9134 128534 9370 +rect 128770 9134 128802 9370 +rect 128182 9050 128802 9134 +rect 128182 8814 128214 9050 +rect 128450 8814 128534 9050 +rect 128770 8814 128802 9050 +rect 128182 8730 128802 8814 +rect 128182 8494 128214 8730 +rect 128450 8494 128534 8730 +rect 128770 8494 128802 8730 +rect 128182 8432 128802 8494 +rect 131902 924950 132522 945602 +rect 167902 946478 168522 946540 +rect 167902 946242 167934 946478 +rect 168170 946242 168254 946478 +rect 168490 946242 168522 946478 +rect 167902 946158 168522 946242 +rect 167902 945922 167934 946158 +rect 168170 945922 168254 946158 +rect 168490 945922 168522 946158 +rect 167902 945838 168522 945922 +rect 167902 945602 167934 945838 +rect 168170 945602 168254 945838 +rect 168490 945602 168522 945838 +rect 164182 945138 164802 945200 +rect 164182 944902 164214 945138 +rect 164450 944902 164534 945138 +rect 164770 944902 164802 945138 +rect 164182 944818 164802 944902 +rect 164182 944582 164214 944818 +rect 164450 944582 164534 944818 +rect 164770 944582 164802 944818 +rect 164182 944498 164802 944582 +rect 164182 944262 164214 944498 +rect 164450 944262 164534 944498 +rect 164770 944262 164802 944498 +rect 160462 943798 161082 943860 +rect 160462 943562 160494 943798 +rect 160730 943562 160814 943798 +rect 161050 943562 161082 943798 +rect 160462 943478 161082 943562 +rect 160462 943242 160494 943478 +rect 160730 943242 160814 943478 +rect 161050 943242 161082 943478 +rect 160462 943158 161082 943242 +rect 160462 942922 160494 943158 +rect 160730 942922 160814 943158 +rect 161050 942922 161082 943158 +rect 131902 924714 131934 924950 +rect 132170 924714 132254 924950 +rect 132490 924714 132522 924950 +rect 131902 924630 132522 924714 +rect 131902 924394 131934 924630 +rect 132170 924394 132254 924630 +rect 132490 924394 132522 924630 +rect 131902 888950 132522 924394 +rect 131902 888714 131934 888950 +rect 132170 888714 132254 888950 +rect 132490 888714 132522 888950 +rect 131902 888630 132522 888714 +rect 131902 888394 131934 888630 +rect 132170 888394 132254 888630 +rect 132490 888394 132522 888630 +rect 131902 852950 132522 888394 +rect 131902 852714 131934 852950 +rect 132170 852714 132254 852950 +rect 132490 852714 132522 852950 +rect 131902 852630 132522 852714 +rect 131902 852394 131934 852630 +rect 132170 852394 132254 852630 +rect 132490 852394 132522 852630 +rect 131902 816950 132522 852394 +rect 131902 816714 131934 816950 +rect 132170 816714 132254 816950 +rect 132490 816714 132522 816950 +rect 131902 816630 132522 816714 +rect 131902 816394 131934 816630 +rect 132170 816394 132254 816630 +rect 132490 816394 132522 816630 +rect 131902 780950 132522 816394 +rect 131902 780714 131934 780950 +rect 132170 780714 132254 780950 +rect 132490 780714 132522 780950 +rect 131902 780630 132522 780714 +rect 131902 780394 131934 780630 +rect 132170 780394 132254 780630 +rect 132490 780394 132522 780630 +rect 131902 744950 132522 780394 +rect 131902 744714 131934 744950 +rect 132170 744714 132254 744950 +rect 132490 744714 132522 744950 +rect 131902 744630 132522 744714 +rect 131902 744394 131934 744630 +rect 132170 744394 132254 744630 +rect 132490 744394 132522 744630 +rect 131902 708950 132522 744394 +rect 131902 708714 131934 708950 +rect 132170 708714 132254 708950 +rect 132490 708714 132522 708950 +rect 131902 708630 132522 708714 +rect 131902 708394 131934 708630 +rect 132170 708394 132254 708630 +rect 132490 708394 132522 708630 +rect 131902 672950 132522 708394 +rect 131902 672714 131934 672950 +rect 132170 672714 132254 672950 +rect 132490 672714 132522 672950 +rect 131902 672630 132522 672714 +rect 131902 672394 131934 672630 +rect 132170 672394 132254 672630 +rect 132490 672394 132522 672630 +rect 131902 636950 132522 672394 +rect 131902 636714 131934 636950 +rect 132170 636714 132254 636950 +rect 132490 636714 132522 636950 +rect 131902 636630 132522 636714 +rect 131902 636394 131934 636630 +rect 132170 636394 132254 636630 +rect 132490 636394 132522 636630 +rect 131902 600950 132522 636394 +rect 131902 600714 131934 600950 +rect 132170 600714 132254 600950 +rect 132490 600714 132522 600950 +rect 131902 600630 132522 600714 +rect 131902 600394 131934 600630 +rect 132170 600394 132254 600630 +rect 132490 600394 132522 600630 +rect 131902 564950 132522 600394 +rect 131902 564714 131934 564950 +rect 132170 564714 132254 564950 +rect 132490 564714 132522 564950 +rect 131902 564630 132522 564714 +rect 131902 564394 131934 564630 +rect 132170 564394 132254 564630 +rect 132490 564394 132522 564630 +rect 131902 528950 132522 564394 +rect 131902 528714 131934 528950 +rect 132170 528714 132254 528950 +rect 132490 528714 132522 528950 +rect 131902 528630 132522 528714 +rect 131902 528394 131934 528630 +rect 132170 528394 132254 528630 +rect 132490 528394 132522 528630 +rect 131902 492950 132522 528394 +rect 131902 492714 131934 492950 +rect 132170 492714 132254 492950 +rect 132490 492714 132522 492950 +rect 131902 492630 132522 492714 +rect 131902 492394 131934 492630 +rect 132170 492394 132254 492630 +rect 132490 492394 132522 492630 +rect 131902 456950 132522 492394 +rect 131902 456714 131934 456950 +rect 132170 456714 132254 456950 +rect 132490 456714 132522 456950 +rect 131902 456630 132522 456714 +rect 131902 456394 131934 456630 +rect 132170 456394 132254 456630 +rect 132490 456394 132522 456630 +rect 131902 420950 132522 456394 +rect 131902 420714 131934 420950 +rect 132170 420714 132254 420950 +rect 132490 420714 132522 420950 +rect 131902 420630 132522 420714 +rect 131902 420394 131934 420630 +rect 132170 420394 132254 420630 +rect 132490 420394 132522 420630 +rect 131902 384950 132522 420394 +rect 131902 384714 131934 384950 +rect 132170 384714 132254 384950 +rect 132490 384714 132522 384950 +rect 131902 384630 132522 384714 +rect 131902 384394 131934 384630 +rect 132170 384394 132254 384630 +rect 132490 384394 132522 384630 +rect 131902 348950 132522 384394 +rect 131902 348714 131934 348950 +rect 132170 348714 132254 348950 +rect 132490 348714 132522 348950 +rect 131902 348630 132522 348714 +rect 131902 348394 131934 348630 +rect 132170 348394 132254 348630 +rect 132490 348394 132522 348630 +rect 131902 312950 132522 348394 +rect 131902 312714 131934 312950 +rect 132170 312714 132254 312950 +rect 132490 312714 132522 312950 +rect 131902 312630 132522 312714 +rect 131902 312394 131934 312630 +rect 132170 312394 132254 312630 +rect 132490 312394 132522 312630 +rect 131902 276950 132522 312394 +rect 131902 276714 131934 276950 +rect 132170 276714 132254 276950 +rect 132490 276714 132522 276950 +rect 131902 276630 132522 276714 +rect 131902 276394 131934 276630 +rect 132170 276394 132254 276630 +rect 132490 276394 132522 276630 +rect 131902 240950 132522 276394 +rect 131902 240714 131934 240950 +rect 132170 240714 132254 240950 +rect 132490 240714 132522 240950 +rect 131902 240630 132522 240714 +rect 131902 240394 131934 240630 +rect 132170 240394 132254 240630 +rect 132490 240394 132522 240630 +rect 131902 204950 132522 240394 +rect 131902 204714 131934 204950 +rect 132170 204714 132254 204950 +rect 132490 204714 132522 204950 +rect 131902 204630 132522 204714 +rect 131902 204394 131934 204630 +rect 132170 204394 132254 204630 +rect 132490 204394 132522 204630 +rect 131902 168950 132522 204394 +rect 131902 168714 131934 168950 +rect 132170 168714 132254 168950 +rect 132490 168714 132522 168950 +rect 131902 168630 132522 168714 +rect 131902 168394 131934 168630 +rect 132170 168394 132254 168630 +rect 132490 168394 132522 168630 +rect 131902 132950 132522 168394 +rect 131902 132714 131934 132950 +rect 132170 132714 132254 132950 +rect 132490 132714 132522 132950 +rect 131902 132630 132522 132714 +rect 131902 132394 131934 132630 +rect 132170 132394 132254 132630 +rect 132490 132394 132522 132630 +rect 131902 96950 132522 132394 +rect 131902 96714 131934 96950 +rect 132170 96714 132254 96950 +rect 132490 96714 132522 96950 +rect 131902 96630 132522 96714 +rect 131902 96394 131934 96630 +rect 132170 96394 132254 96630 +rect 132490 96394 132522 96630 +rect 131902 60950 132522 96394 +rect 131902 60714 131934 60950 +rect 132170 60714 132254 60950 +rect 132490 60714 132522 60950 +rect 131902 60630 132522 60714 +rect 131902 60394 131934 60630 +rect 132170 60394 132254 60630 +rect 132490 60394 132522 60630 +rect 131902 24950 132522 60394 +rect 131902 24714 131934 24950 +rect 132170 24714 132254 24950 +rect 132490 24714 132522 24950 +rect 131902 24630 132522 24714 +rect 131902 24394 131934 24630 +rect 132170 24394 132254 24630 +rect 132490 24394 132522 24630 +rect 95902 7794 95934 8030 +rect 96170 7794 96254 8030 +rect 96490 7794 96522 8030 +rect 95902 7710 96522 7794 +rect 95902 7474 95934 7710 +rect 96170 7474 96254 7710 +rect 96490 7474 96522 7710 +rect 95902 7390 96522 7474 +rect 95902 7154 95934 7390 +rect 96170 7154 96254 7390 +rect 96490 7154 96522 7390 +rect 95902 7092 96522 7154 +rect 131902 8030 132522 24394 rect 156742 942458 157362 942520 rect 156742 942222 156774 942458 rect 157010 942222 157094 942458 @@ -19494,18 +36902,6 @@ rect 157010 11174 157094 11410 rect 157330 11174 157362 11410 rect 156742 11112 157362 11174 rect 160462 917510 161082 942922 -rect 196462 943798 197082 943860 -rect 196462 943562 196494 943798 -rect 196730 943562 196814 943798 -rect 197050 943562 197082 943798 -rect 196462 943478 197082 943562 -rect 196462 943242 196494 943478 -rect 196730 943242 196814 943478 -rect 197050 943242 197082 943478 -rect 196462 943158 197082 943242 -rect 196462 942922 196494 943158 -rect 196730 942922 196814 943158 -rect 197050 942922 197082 943158 rect 160462 917274 160494 917510 rect 160730 917274 160814 917510 rect 161050 917274 161082 917510 @@ -19713,19 +37109,497 @@ rect 160462 17190 161082 17274 rect 160462 16954 160494 17190 rect 160730 16954 160814 17190 rect 161050 16954 161082 17190 -rect 124462 10474 124494 10710 -rect 124730 10474 124814 10710 -rect 125050 10474 125082 10710 -rect 124462 10390 125082 10474 -rect 124462 10154 124494 10390 -rect 124730 10154 124814 10390 -rect 125050 10154 125082 10390 -rect 124462 10070 125082 10154 -rect 124462 9834 124494 10070 -rect 124730 9834 124814 10070 -rect 125050 9834 125082 10070 -rect 124462 9772 125082 9834 rect 160462 10710 161082 16954 +rect 160462 10474 160494 10710 +rect 160730 10474 160814 10710 +rect 161050 10474 161082 10710 +rect 160462 10390 161082 10474 +rect 160462 10154 160494 10390 +rect 160730 10154 160814 10390 +rect 161050 10154 161082 10390 +rect 160462 10070 161082 10154 +rect 160462 9834 160494 10070 +rect 160730 9834 160814 10070 +rect 161050 9834 161082 10070 +rect 160462 9772 161082 9834 +rect 164182 921230 164802 944262 +rect 164182 920994 164214 921230 +rect 164450 920994 164534 921230 +rect 164770 920994 164802 921230 +rect 164182 920910 164802 920994 +rect 164182 920674 164214 920910 +rect 164450 920674 164534 920910 +rect 164770 920674 164802 920910 +rect 164182 885230 164802 920674 +rect 164182 884994 164214 885230 +rect 164450 884994 164534 885230 +rect 164770 884994 164802 885230 +rect 164182 884910 164802 884994 +rect 164182 884674 164214 884910 +rect 164450 884674 164534 884910 +rect 164770 884674 164802 884910 +rect 164182 849230 164802 884674 +rect 164182 848994 164214 849230 +rect 164450 848994 164534 849230 +rect 164770 848994 164802 849230 +rect 164182 848910 164802 848994 +rect 164182 848674 164214 848910 +rect 164450 848674 164534 848910 +rect 164770 848674 164802 848910 +rect 164182 813230 164802 848674 +rect 164182 812994 164214 813230 +rect 164450 812994 164534 813230 +rect 164770 812994 164802 813230 +rect 164182 812910 164802 812994 +rect 164182 812674 164214 812910 +rect 164450 812674 164534 812910 +rect 164770 812674 164802 812910 +rect 164182 777230 164802 812674 +rect 164182 776994 164214 777230 +rect 164450 776994 164534 777230 +rect 164770 776994 164802 777230 +rect 164182 776910 164802 776994 +rect 164182 776674 164214 776910 +rect 164450 776674 164534 776910 +rect 164770 776674 164802 776910 +rect 164182 741230 164802 776674 +rect 164182 740994 164214 741230 +rect 164450 740994 164534 741230 +rect 164770 740994 164802 741230 +rect 164182 740910 164802 740994 +rect 164182 740674 164214 740910 +rect 164450 740674 164534 740910 +rect 164770 740674 164802 740910 +rect 164182 705230 164802 740674 +rect 164182 704994 164214 705230 +rect 164450 704994 164534 705230 +rect 164770 704994 164802 705230 +rect 164182 704910 164802 704994 +rect 164182 704674 164214 704910 +rect 164450 704674 164534 704910 +rect 164770 704674 164802 704910 +rect 164182 669230 164802 704674 +rect 164182 668994 164214 669230 +rect 164450 668994 164534 669230 +rect 164770 668994 164802 669230 +rect 164182 668910 164802 668994 +rect 164182 668674 164214 668910 +rect 164450 668674 164534 668910 +rect 164770 668674 164802 668910 +rect 164182 633230 164802 668674 +rect 164182 632994 164214 633230 +rect 164450 632994 164534 633230 +rect 164770 632994 164802 633230 +rect 164182 632910 164802 632994 +rect 164182 632674 164214 632910 +rect 164450 632674 164534 632910 +rect 164770 632674 164802 632910 +rect 164182 597230 164802 632674 +rect 164182 596994 164214 597230 +rect 164450 596994 164534 597230 +rect 164770 596994 164802 597230 +rect 164182 596910 164802 596994 +rect 164182 596674 164214 596910 +rect 164450 596674 164534 596910 +rect 164770 596674 164802 596910 +rect 164182 561230 164802 596674 +rect 164182 560994 164214 561230 +rect 164450 560994 164534 561230 +rect 164770 560994 164802 561230 +rect 164182 560910 164802 560994 +rect 164182 560674 164214 560910 +rect 164450 560674 164534 560910 +rect 164770 560674 164802 560910 +rect 164182 525230 164802 560674 +rect 164182 524994 164214 525230 +rect 164450 524994 164534 525230 +rect 164770 524994 164802 525230 +rect 164182 524910 164802 524994 +rect 164182 524674 164214 524910 +rect 164450 524674 164534 524910 +rect 164770 524674 164802 524910 +rect 164182 489230 164802 524674 +rect 164182 488994 164214 489230 +rect 164450 488994 164534 489230 +rect 164770 488994 164802 489230 +rect 164182 488910 164802 488994 +rect 164182 488674 164214 488910 +rect 164450 488674 164534 488910 +rect 164770 488674 164802 488910 +rect 164182 453230 164802 488674 +rect 164182 452994 164214 453230 +rect 164450 452994 164534 453230 +rect 164770 452994 164802 453230 +rect 164182 452910 164802 452994 +rect 164182 452674 164214 452910 +rect 164450 452674 164534 452910 +rect 164770 452674 164802 452910 +rect 164182 417230 164802 452674 +rect 164182 416994 164214 417230 +rect 164450 416994 164534 417230 +rect 164770 416994 164802 417230 +rect 164182 416910 164802 416994 +rect 164182 416674 164214 416910 +rect 164450 416674 164534 416910 +rect 164770 416674 164802 416910 +rect 164182 381230 164802 416674 +rect 164182 380994 164214 381230 +rect 164450 380994 164534 381230 +rect 164770 380994 164802 381230 +rect 164182 380910 164802 380994 +rect 164182 380674 164214 380910 +rect 164450 380674 164534 380910 +rect 164770 380674 164802 380910 +rect 164182 345230 164802 380674 +rect 164182 344994 164214 345230 +rect 164450 344994 164534 345230 +rect 164770 344994 164802 345230 +rect 164182 344910 164802 344994 +rect 164182 344674 164214 344910 +rect 164450 344674 164534 344910 +rect 164770 344674 164802 344910 +rect 164182 309230 164802 344674 +rect 164182 308994 164214 309230 +rect 164450 308994 164534 309230 +rect 164770 308994 164802 309230 +rect 164182 308910 164802 308994 +rect 164182 308674 164214 308910 +rect 164450 308674 164534 308910 +rect 164770 308674 164802 308910 +rect 164182 273230 164802 308674 +rect 164182 272994 164214 273230 +rect 164450 272994 164534 273230 +rect 164770 272994 164802 273230 +rect 164182 272910 164802 272994 +rect 164182 272674 164214 272910 +rect 164450 272674 164534 272910 +rect 164770 272674 164802 272910 +rect 164182 237230 164802 272674 +rect 164182 236994 164214 237230 +rect 164450 236994 164534 237230 +rect 164770 236994 164802 237230 +rect 164182 236910 164802 236994 +rect 164182 236674 164214 236910 +rect 164450 236674 164534 236910 +rect 164770 236674 164802 236910 +rect 164182 201230 164802 236674 +rect 164182 200994 164214 201230 +rect 164450 200994 164534 201230 +rect 164770 200994 164802 201230 +rect 164182 200910 164802 200994 +rect 164182 200674 164214 200910 +rect 164450 200674 164534 200910 +rect 164770 200674 164802 200910 +rect 164182 165230 164802 200674 +rect 164182 164994 164214 165230 +rect 164450 164994 164534 165230 +rect 164770 164994 164802 165230 +rect 164182 164910 164802 164994 +rect 164182 164674 164214 164910 +rect 164450 164674 164534 164910 +rect 164770 164674 164802 164910 +rect 164182 129230 164802 164674 +rect 164182 128994 164214 129230 +rect 164450 128994 164534 129230 +rect 164770 128994 164802 129230 +rect 164182 128910 164802 128994 +rect 164182 128674 164214 128910 +rect 164450 128674 164534 128910 +rect 164770 128674 164802 128910 +rect 164182 93230 164802 128674 +rect 164182 92994 164214 93230 +rect 164450 92994 164534 93230 +rect 164770 92994 164802 93230 +rect 164182 92910 164802 92994 +rect 164182 92674 164214 92910 +rect 164450 92674 164534 92910 +rect 164770 92674 164802 92910 +rect 164182 57230 164802 92674 +rect 164182 56994 164214 57230 +rect 164450 56994 164534 57230 +rect 164770 56994 164802 57230 +rect 164182 56910 164802 56994 +rect 164182 56674 164214 56910 +rect 164450 56674 164534 56910 +rect 164770 56674 164802 56910 +rect 164182 21230 164802 56674 +rect 164182 20994 164214 21230 +rect 164450 20994 164534 21230 +rect 164770 20994 164802 21230 +rect 164182 20910 164802 20994 +rect 164182 20674 164214 20910 +rect 164450 20674 164534 20910 +rect 164770 20674 164802 20910 +rect 164182 9370 164802 20674 +rect 164182 9134 164214 9370 +rect 164450 9134 164534 9370 +rect 164770 9134 164802 9370 +rect 164182 9050 164802 9134 +rect 164182 8814 164214 9050 +rect 164450 8814 164534 9050 +rect 164770 8814 164802 9050 +rect 164182 8730 164802 8814 +rect 164182 8494 164214 8730 +rect 164450 8494 164534 8730 +rect 164770 8494 164802 8730 +rect 164182 8432 164802 8494 +rect 167902 924950 168522 945602 +rect 203902 946478 204522 946540 +rect 203902 946242 203934 946478 +rect 204170 946242 204254 946478 +rect 204490 946242 204522 946478 +rect 203902 946158 204522 946242 +rect 203902 945922 203934 946158 +rect 204170 945922 204254 946158 +rect 204490 945922 204522 946158 +rect 203902 945838 204522 945922 +rect 203902 945602 203934 945838 +rect 204170 945602 204254 945838 +rect 204490 945602 204522 945838 +rect 200182 945138 200802 945200 +rect 200182 944902 200214 945138 +rect 200450 944902 200534 945138 +rect 200770 944902 200802 945138 +rect 200182 944818 200802 944902 +rect 200182 944582 200214 944818 +rect 200450 944582 200534 944818 +rect 200770 944582 200802 944818 +rect 200182 944498 200802 944582 +rect 200182 944262 200214 944498 +rect 200450 944262 200534 944498 +rect 200770 944262 200802 944498 +rect 196462 943798 197082 943860 +rect 196462 943562 196494 943798 +rect 196730 943562 196814 943798 +rect 197050 943562 197082 943798 +rect 196462 943478 197082 943562 +rect 196462 943242 196494 943478 +rect 196730 943242 196814 943478 +rect 197050 943242 197082 943478 +rect 196462 943158 197082 943242 +rect 196462 942922 196494 943158 +rect 196730 942922 196814 943158 +rect 197050 942922 197082 943158 +rect 167902 924714 167934 924950 +rect 168170 924714 168254 924950 +rect 168490 924714 168522 924950 +rect 167902 924630 168522 924714 +rect 167902 924394 167934 924630 +rect 168170 924394 168254 924630 +rect 168490 924394 168522 924630 +rect 167902 888950 168522 924394 +rect 167902 888714 167934 888950 +rect 168170 888714 168254 888950 +rect 168490 888714 168522 888950 +rect 167902 888630 168522 888714 +rect 167902 888394 167934 888630 +rect 168170 888394 168254 888630 +rect 168490 888394 168522 888630 +rect 167902 852950 168522 888394 +rect 167902 852714 167934 852950 +rect 168170 852714 168254 852950 +rect 168490 852714 168522 852950 +rect 167902 852630 168522 852714 +rect 167902 852394 167934 852630 +rect 168170 852394 168254 852630 +rect 168490 852394 168522 852630 +rect 167902 816950 168522 852394 +rect 167902 816714 167934 816950 +rect 168170 816714 168254 816950 +rect 168490 816714 168522 816950 +rect 167902 816630 168522 816714 +rect 167902 816394 167934 816630 +rect 168170 816394 168254 816630 +rect 168490 816394 168522 816630 +rect 167902 780950 168522 816394 +rect 167902 780714 167934 780950 +rect 168170 780714 168254 780950 +rect 168490 780714 168522 780950 +rect 167902 780630 168522 780714 +rect 167902 780394 167934 780630 +rect 168170 780394 168254 780630 +rect 168490 780394 168522 780630 +rect 167902 744950 168522 780394 +rect 167902 744714 167934 744950 +rect 168170 744714 168254 744950 +rect 168490 744714 168522 744950 +rect 167902 744630 168522 744714 +rect 167902 744394 167934 744630 +rect 168170 744394 168254 744630 +rect 168490 744394 168522 744630 +rect 167902 708950 168522 744394 +rect 167902 708714 167934 708950 +rect 168170 708714 168254 708950 +rect 168490 708714 168522 708950 +rect 167902 708630 168522 708714 +rect 167902 708394 167934 708630 +rect 168170 708394 168254 708630 +rect 168490 708394 168522 708630 +rect 167902 672950 168522 708394 +rect 167902 672714 167934 672950 +rect 168170 672714 168254 672950 +rect 168490 672714 168522 672950 +rect 167902 672630 168522 672714 +rect 167902 672394 167934 672630 +rect 168170 672394 168254 672630 +rect 168490 672394 168522 672630 +rect 167902 636950 168522 672394 +rect 167902 636714 167934 636950 +rect 168170 636714 168254 636950 +rect 168490 636714 168522 636950 +rect 167902 636630 168522 636714 +rect 167902 636394 167934 636630 +rect 168170 636394 168254 636630 +rect 168490 636394 168522 636630 +rect 167902 600950 168522 636394 +rect 167902 600714 167934 600950 +rect 168170 600714 168254 600950 +rect 168490 600714 168522 600950 +rect 167902 600630 168522 600714 +rect 167902 600394 167934 600630 +rect 168170 600394 168254 600630 +rect 168490 600394 168522 600630 +rect 167902 564950 168522 600394 +rect 167902 564714 167934 564950 +rect 168170 564714 168254 564950 +rect 168490 564714 168522 564950 +rect 167902 564630 168522 564714 +rect 167902 564394 167934 564630 +rect 168170 564394 168254 564630 +rect 168490 564394 168522 564630 +rect 167902 528950 168522 564394 +rect 167902 528714 167934 528950 +rect 168170 528714 168254 528950 +rect 168490 528714 168522 528950 +rect 167902 528630 168522 528714 +rect 167902 528394 167934 528630 +rect 168170 528394 168254 528630 +rect 168490 528394 168522 528630 +rect 167902 492950 168522 528394 +rect 167902 492714 167934 492950 +rect 168170 492714 168254 492950 +rect 168490 492714 168522 492950 +rect 167902 492630 168522 492714 +rect 167902 492394 167934 492630 +rect 168170 492394 168254 492630 +rect 168490 492394 168522 492630 +rect 167902 456950 168522 492394 +rect 167902 456714 167934 456950 +rect 168170 456714 168254 456950 +rect 168490 456714 168522 456950 +rect 167902 456630 168522 456714 +rect 167902 456394 167934 456630 +rect 168170 456394 168254 456630 +rect 168490 456394 168522 456630 +rect 167902 420950 168522 456394 +rect 167902 420714 167934 420950 +rect 168170 420714 168254 420950 +rect 168490 420714 168522 420950 +rect 167902 420630 168522 420714 +rect 167902 420394 167934 420630 +rect 168170 420394 168254 420630 +rect 168490 420394 168522 420630 +rect 167902 384950 168522 420394 +rect 167902 384714 167934 384950 +rect 168170 384714 168254 384950 +rect 168490 384714 168522 384950 +rect 167902 384630 168522 384714 +rect 167902 384394 167934 384630 +rect 168170 384394 168254 384630 +rect 168490 384394 168522 384630 +rect 167902 348950 168522 384394 +rect 167902 348714 167934 348950 +rect 168170 348714 168254 348950 +rect 168490 348714 168522 348950 +rect 167902 348630 168522 348714 +rect 167902 348394 167934 348630 +rect 168170 348394 168254 348630 +rect 168490 348394 168522 348630 +rect 167902 312950 168522 348394 +rect 167902 312714 167934 312950 +rect 168170 312714 168254 312950 +rect 168490 312714 168522 312950 +rect 167902 312630 168522 312714 +rect 167902 312394 167934 312630 +rect 168170 312394 168254 312630 +rect 168490 312394 168522 312630 +rect 167902 276950 168522 312394 +rect 167902 276714 167934 276950 +rect 168170 276714 168254 276950 +rect 168490 276714 168522 276950 +rect 167902 276630 168522 276714 +rect 167902 276394 167934 276630 +rect 168170 276394 168254 276630 +rect 168490 276394 168522 276630 +rect 167902 240950 168522 276394 +rect 167902 240714 167934 240950 +rect 168170 240714 168254 240950 +rect 168490 240714 168522 240950 +rect 167902 240630 168522 240714 +rect 167902 240394 167934 240630 +rect 168170 240394 168254 240630 +rect 168490 240394 168522 240630 +rect 167902 204950 168522 240394 +rect 167902 204714 167934 204950 +rect 168170 204714 168254 204950 +rect 168490 204714 168522 204950 +rect 167902 204630 168522 204714 +rect 167902 204394 167934 204630 +rect 168170 204394 168254 204630 +rect 168490 204394 168522 204630 +rect 167902 168950 168522 204394 +rect 167902 168714 167934 168950 +rect 168170 168714 168254 168950 +rect 168490 168714 168522 168950 +rect 167902 168630 168522 168714 +rect 167902 168394 167934 168630 +rect 168170 168394 168254 168630 +rect 168490 168394 168522 168630 +rect 167902 132950 168522 168394 +rect 167902 132714 167934 132950 +rect 168170 132714 168254 132950 +rect 168490 132714 168522 132950 +rect 167902 132630 168522 132714 +rect 167902 132394 167934 132630 +rect 168170 132394 168254 132630 +rect 168490 132394 168522 132630 +rect 167902 96950 168522 132394 +rect 167902 96714 167934 96950 +rect 168170 96714 168254 96950 +rect 168490 96714 168522 96950 +rect 167902 96630 168522 96714 +rect 167902 96394 167934 96630 +rect 168170 96394 168254 96630 +rect 168490 96394 168522 96630 +rect 167902 60950 168522 96394 +rect 167902 60714 167934 60950 +rect 168170 60714 168254 60950 +rect 168490 60714 168522 60950 +rect 167902 60630 168522 60714 +rect 167902 60394 167934 60630 +rect 168170 60394 168254 60630 +rect 168490 60394 168522 60630 +rect 167902 24950 168522 60394 +rect 167902 24714 167934 24950 +rect 168170 24714 168254 24950 +rect 168490 24714 168522 24950 +rect 167902 24630 168522 24714 +rect 167902 24394 167934 24630 +rect 168170 24394 168254 24630 +rect 168490 24394 168522 24630 +rect 131902 7794 131934 8030 +rect 132170 7794 132254 8030 +rect 132490 7794 132522 8030 +rect 131902 7710 132522 7794 +rect 131902 7474 131934 7710 +rect 132170 7474 132254 7710 +rect 132490 7474 132522 7710 +rect 131902 7390 132522 7474 +rect 131902 7154 131934 7390 +rect 132170 7154 132254 7390 +rect 132490 7154 132522 7390 +rect 131902 7092 132522 7154 +rect 167902 8030 168522 24394 rect 192742 942458 193362 942520 rect 192742 942222 192774 942458 rect 193010 942222 193094 942458 @@ -19960,18 +37834,6 @@ rect 193010 11174 193094 11410 rect 193330 11174 193362 11410 rect 192742 11112 193362 11174 rect 196462 917510 197082 942922 -rect 232462 943798 233082 943860 -rect 232462 943562 232494 943798 -rect 232730 943562 232814 943798 -rect 233050 943562 233082 943798 -rect 232462 943478 233082 943562 -rect 232462 943242 232494 943478 -rect 232730 943242 232814 943478 -rect 233050 943242 233082 943478 -rect 232462 943158 233082 943242 -rect 232462 942922 232494 943158 -rect 232730 942922 232814 943158 -rect 233050 942922 233082 943158 rect 196462 917274 196494 917510 rect 196730 917274 196814 917510 rect 197050 917274 197082 917510 @@ -20179,19 +38041,497 @@ rect 196462 17190 197082 17274 rect 196462 16954 196494 17190 rect 196730 16954 196814 17190 rect 197050 16954 197082 17190 -rect 160462 10474 160494 10710 -rect 160730 10474 160814 10710 -rect 161050 10474 161082 10710 -rect 160462 10390 161082 10474 -rect 160462 10154 160494 10390 -rect 160730 10154 160814 10390 -rect 161050 10154 161082 10390 -rect 160462 10070 161082 10154 -rect 160462 9834 160494 10070 -rect 160730 9834 160814 10070 -rect 161050 9834 161082 10070 -rect 160462 9772 161082 9834 rect 196462 10710 197082 16954 +rect 196462 10474 196494 10710 +rect 196730 10474 196814 10710 +rect 197050 10474 197082 10710 +rect 196462 10390 197082 10474 +rect 196462 10154 196494 10390 +rect 196730 10154 196814 10390 +rect 197050 10154 197082 10390 +rect 196462 10070 197082 10154 +rect 196462 9834 196494 10070 +rect 196730 9834 196814 10070 +rect 197050 9834 197082 10070 +rect 196462 9772 197082 9834 +rect 200182 921230 200802 944262 +rect 200182 920994 200214 921230 +rect 200450 920994 200534 921230 +rect 200770 920994 200802 921230 +rect 200182 920910 200802 920994 +rect 200182 920674 200214 920910 +rect 200450 920674 200534 920910 +rect 200770 920674 200802 920910 +rect 200182 885230 200802 920674 +rect 200182 884994 200214 885230 +rect 200450 884994 200534 885230 +rect 200770 884994 200802 885230 +rect 200182 884910 200802 884994 +rect 200182 884674 200214 884910 +rect 200450 884674 200534 884910 +rect 200770 884674 200802 884910 +rect 200182 849230 200802 884674 +rect 200182 848994 200214 849230 +rect 200450 848994 200534 849230 +rect 200770 848994 200802 849230 +rect 200182 848910 200802 848994 +rect 200182 848674 200214 848910 +rect 200450 848674 200534 848910 +rect 200770 848674 200802 848910 +rect 200182 813230 200802 848674 +rect 200182 812994 200214 813230 +rect 200450 812994 200534 813230 +rect 200770 812994 200802 813230 +rect 200182 812910 200802 812994 +rect 200182 812674 200214 812910 +rect 200450 812674 200534 812910 +rect 200770 812674 200802 812910 +rect 200182 777230 200802 812674 +rect 200182 776994 200214 777230 +rect 200450 776994 200534 777230 +rect 200770 776994 200802 777230 +rect 200182 776910 200802 776994 +rect 200182 776674 200214 776910 +rect 200450 776674 200534 776910 +rect 200770 776674 200802 776910 +rect 200182 741230 200802 776674 +rect 200182 740994 200214 741230 +rect 200450 740994 200534 741230 +rect 200770 740994 200802 741230 +rect 200182 740910 200802 740994 +rect 200182 740674 200214 740910 +rect 200450 740674 200534 740910 +rect 200770 740674 200802 740910 +rect 200182 705230 200802 740674 +rect 200182 704994 200214 705230 +rect 200450 704994 200534 705230 +rect 200770 704994 200802 705230 +rect 200182 704910 200802 704994 +rect 200182 704674 200214 704910 +rect 200450 704674 200534 704910 +rect 200770 704674 200802 704910 +rect 200182 669230 200802 704674 +rect 200182 668994 200214 669230 +rect 200450 668994 200534 669230 +rect 200770 668994 200802 669230 +rect 200182 668910 200802 668994 +rect 200182 668674 200214 668910 +rect 200450 668674 200534 668910 +rect 200770 668674 200802 668910 +rect 200182 633230 200802 668674 +rect 200182 632994 200214 633230 +rect 200450 632994 200534 633230 +rect 200770 632994 200802 633230 +rect 200182 632910 200802 632994 +rect 200182 632674 200214 632910 +rect 200450 632674 200534 632910 +rect 200770 632674 200802 632910 +rect 200182 597230 200802 632674 +rect 200182 596994 200214 597230 +rect 200450 596994 200534 597230 +rect 200770 596994 200802 597230 +rect 200182 596910 200802 596994 +rect 200182 596674 200214 596910 +rect 200450 596674 200534 596910 +rect 200770 596674 200802 596910 +rect 200182 561230 200802 596674 +rect 200182 560994 200214 561230 +rect 200450 560994 200534 561230 +rect 200770 560994 200802 561230 +rect 200182 560910 200802 560994 +rect 200182 560674 200214 560910 +rect 200450 560674 200534 560910 +rect 200770 560674 200802 560910 +rect 200182 525230 200802 560674 +rect 200182 524994 200214 525230 +rect 200450 524994 200534 525230 +rect 200770 524994 200802 525230 +rect 200182 524910 200802 524994 +rect 200182 524674 200214 524910 +rect 200450 524674 200534 524910 +rect 200770 524674 200802 524910 +rect 200182 489230 200802 524674 +rect 200182 488994 200214 489230 +rect 200450 488994 200534 489230 +rect 200770 488994 200802 489230 +rect 200182 488910 200802 488994 +rect 200182 488674 200214 488910 +rect 200450 488674 200534 488910 +rect 200770 488674 200802 488910 +rect 200182 453230 200802 488674 +rect 200182 452994 200214 453230 +rect 200450 452994 200534 453230 +rect 200770 452994 200802 453230 +rect 200182 452910 200802 452994 +rect 200182 452674 200214 452910 +rect 200450 452674 200534 452910 +rect 200770 452674 200802 452910 +rect 200182 417230 200802 452674 +rect 200182 416994 200214 417230 +rect 200450 416994 200534 417230 +rect 200770 416994 200802 417230 +rect 200182 416910 200802 416994 +rect 200182 416674 200214 416910 +rect 200450 416674 200534 416910 +rect 200770 416674 200802 416910 +rect 200182 381230 200802 416674 +rect 200182 380994 200214 381230 +rect 200450 380994 200534 381230 +rect 200770 380994 200802 381230 +rect 200182 380910 200802 380994 +rect 200182 380674 200214 380910 +rect 200450 380674 200534 380910 +rect 200770 380674 200802 380910 +rect 200182 345230 200802 380674 +rect 200182 344994 200214 345230 +rect 200450 344994 200534 345230 +rect 200770 344994 200802 345230 +rect 200182 344910 200802 344994 +rect 200182 344674 200214 344910 +rect 200450 344674 200534 344910 +rect 200770 344674 200802 344910 +rect 200182 309230 200802 344674 +rect 200182 308994 200214 309230 +rect 200450 308994 200534 309230 +rect 200770 308994 200802 309230 +rect 200182 308910 200802 308994 +rect 200182 308674 200214 308910 +rect 200450 308674 200534 308910 +rect 200770 308674 200802 308910 +rect 200182 273230 200802 308674 +rect 200182 272994 200214 273230 +rect 200450 272994 200534 273230 +rect 200770 272994 200802 273230 +rect 200182 272910 200802 272994 +rect 200182 272674 200214 272910 +rect 200450 272674 200534 272910 +rect 200770 272674 200802 272910 +rect 200182 237230 200802 272674 +rect 200182 236994 200214 237230 +rect 200450 236994 200534 237230 +rect 200770 236994 200802 237230 +rect 200182 236910 200802 236994 +rect 200182 236674 200214 236910 +rect 200450 236674 200534 236910 +rect 200770 236674 200802 236910 +rect 200182 201230 200802 236674 +rect 200182 200994 200214 201230 +rect 200450 200994 200534 201230 +rect 200770 200994 200802 201230 +rect 200182 200910 200802 200994 +rect 200182 200674 200214 200910 +rect 200450 200674 200534 200910 +rect 200770 200674 200802 200910 +rect 200182 165230 200802 200674 +rect 200182 164994 200214 165230 +rect 200450 164994 200534 165230 +rect 200770 164994 200802 165230 +rect 200182 164910 200802 164994 +rect 200182 164674 200214 164910 +rect 200450 164674 200534 164910 +rect 200770 164674 200802 164910 +rect 200182 129230 200802 164674 +rect 200182 128994 200214 129230 +rect 200450 128994 200534 129230 +rect 200770 128994 200802 129230 +rect 200182 128910 200802 128994 +rect 200182 128674 200214 128910 +rect 200450 128674 200534 128910 +rect 200770 128674 200802 128910 +rect 200182 93230 200802 128674 +rect 200182 92994 200214 93230 +rect 200450 92994 200534 93230 +rect 200770 92994 200802 93230 +rect 200182 92910 200802 92994 +rect 200182 92674 200214 92910 +rect 200450 92674 200534 92910 +rect 200770 92674 200802 92910 +rect 200182 57230 200802 92674 +rect 200182 56994 200214 57230 +rect 200450 56994 200534 57230 +rect 200770 56994 200802 57230 +rect 200182 56910 200802 56994 +rect 200182 56674 200214 56910 +rect 200450 56674 200534 56910 +rect 200770 56674 200802 56910 +rect 200182 21230 200802 56674 +rect 200182 20994 200214 21230 +rect 200450 20994 200534 21230 +rect 200770 20994 200802 21230 +rect 200182 20910 200802 20994 +rect 200182 20674 200214 20910 +rect 200450 20674 200534 20910 +rect 200770 20674 200802 20910 +rect 200182 9370 200802 20674 +rect 200182 9134 200214 9370 +rect 200450 9134 200534 9370 +rect 200770 9134 200802 9370 +rect 200182 9050 200802 9134 +rect 200182 8814 200214 9050 +rect 200450 8814 200534 9050 +rect 200770 8814 200802 9050 +rect 200182 8730 200802 8814 +rect 200182 8494 200214 8730 +rect 200450 8494 200534 8730 +rect 200770 8494 200802 8730 +rect 200182 8432 200802 8494 +rect 203902 924950 204522 945602 +rect 239902 946478 240522 946540 +rect 239902 946242 239934 946478 +rect 240170 946242 240254 946478 +rect 240490 946242 240522 946478 +rect 239902 946158 240522 946242 +rect 239902 945922 239934 946158 +rect 240170 945922 240254 946158 +rect 240490 945922 240522 946158 +rect 239902 945838 240522 945922 +rect 239902 945602 239934 945838 +rect 240170 945602 240254 945838 +rect 240490 945602 240522 945838 +rect 236182 945138 236802 945200 +rect 236182 944902 236214 945138 +rect 236450 944902 236534 945138 +rect 236770 944902 236802 945138 +rect 236182 944818 236802 944902 +rect 236182 944582 236214 944818 +rect 236450 944582 236534 944818 +rect 236770 944582 236802 944818 +rect 236182 944498 236802 944582 +rect 236182 944262 236214 944498 +rect 236450 944262 236534 944498 +rect 236770 944262 236802 944498 +rect 232462 943798 233082 943860 +rect 232462 943562 232494 943798 +rect 232730 943562 232814 943798 +rect 233050 943562 233082 943798 +rect 232462 943478 233082 943562 +rect 232462 943242 232494 943478 +rect 232730 943242 232814 943478 +rect 233050 943242 233082 943478 +rect 232462 943158 233082 943242 +rect 232462 942922 232494 943158 +rect 232730 942922 232814 943158 +rect 233050 942922 233082 943158 +rect 203902 924714 203934 924950 +rect 204170 924714 204254 924950 +rect 204490 924714 204522 924950 +rect 203902 924630 204522 924714 +rect 203902 924394 203934 924630 +rect 204170 924394 204254 924630 +rect 204490 924394 204522 924630 +rect 203902 888950 204522 924394 +rect 203902 888714 203934 888950 +rect 204170 888714 204254 888950 +rect 204490 888714 204522 888950 +rect 203902 888630 204522 888714 +rect 203902 888394 203934 888630 +rect 204170 888394 204254 888630 +rect 204490 888394 204522 888630 +rect 203902 852950 204522 888394 +rect 203902 852714 203934 852950 +rect 204170 852714 204254 852950 +rect 204490 852714 204522 852950 +rect 203902 852630 204522 852714 +rect 203902 852394 203934 852630 +rect 204170 852394 204254 852630 +rect 204490 852394 204522 852630 +rect 203902 816950 204522 852394 +rect 203902 816714 203934 816950 +rect 204170 816714 204254 816950 +rect 204490 816714 204522 816950 +rect 203902 816630 204522 816714 +rect 203902 816394 203934 816630 +rect 204170 816394 204254 816630 +rect 204490 816394 204522 816630 +rect 203902 780950 204522 816394 +rect 203902 780714 203934 780950 +rect 204170 780714 204254 780950 +rect 204490 780714 204522 780950 +rect 203902 780630 204522 780714 +rect 203902 780394 203934 780630 +rect 204170 780394 204254 780630 +rect 204490 780394 204522 780630 +rect 203902 744950 204522 780394 +rect 203902 744714 203934 744950 +rect 204170 744714 204254 744950 +rect 204490 744714 204522 744950 +rect 203902 744630 204522 744714 +rect 203902 744394 203934 744630 +rect 204170 744394 204254 744630 +rect 204490 744394 204522 744630 +rect 203902 708950 204522 744394 +rect 203902 708714 203934 708950 +rect 204170 708714 204254 708950 +rect 204490 708714 204522 708950 +rect 203902 708630 204522 708714 +rect 203902 708394 203934 708630 +rect 204170 708394 204254 708630 +rect 204490 708394 204522 708630 +rect 203902 672950 204522 708394 +rect 203902 672714 203934 672950 +rect 204170 672714 204254 672950 +rect 204490 672714 204522 672950 +rect 203902 672630 204522 672714 +rect 203902 672394 203934 672630 +rect 204170 672394 204254 672630 +rect 204490 672394 204522 672630 +rect 203902 636950 204522 672394 +rect 203902 636714 203934 636950 +rect 204170 636714 204254 636950 +rect 204490 636714 204522 636950 +rect 203902 636630 204522 636714 +rect 203902 636394 203934 636630 +rect 204170 636394 204254 636630 +rect 204490 636394 204522 636630 +rect 203902 600950 204522 636394 +rect 203902 600714 203934 600950 +rect 204170 600714 204254 600950 +rect 204490 600714 204522 600950 +rect 203902 600630 204522 600714 +rect 203902 600394 203934 600630 +rect 204170 600394 204254 600630 +rect 204490 600394 204522 600630 +rect 203902 564950 204522 600394 +rect 203902 564714 203934 564950 +rect 204170 564714 204254 564950 +rect 204490 564714 204522 564950 +rect 203902 564630 204522 564714 +rect 203902 564394 203934 564630 +rect 204170 564394 204254 564630 +rect 204490 564394 204522 564630 +rect 203902 528950 204522 564394 +rect 203902 528714 203934 528950 +rect 204170 528714 204254 528950 +rect 204490 528714 204522 528950 +rect 203902 528630 204522 528714 +rect 203902 528394 203934 528630 +rect 204170 528394 204254 528630 +rect 204490 528394 204522 528630 +rect 203902 492950 204522 528394 +rect 203902 492714 203934 492950 +rect 204170 492714 204254 492950 +rect 204490 492714 204522 492950 +rect 203902 492630 204522 492714 +rect 203902 492394 203934 492630 +rect 204170 492394 204254 492630 +rect 204490 492394 204522 492630 +rect 203902 456950 204522 492394 +rect 203902 456714 203934 456950 +rect 204170 456714 204254 456950 +rect 204490 456714 204522 456950 +rect 203902 456630 204522 456714 +rect 203902 456394 203934 456630 +rect 204170 456394 204254 456630 +rect 204490 456394 204522 456630 +rect 203902 420950 204522 456394 +rect 203902 420714 203934 420950 +rect 204170 420714 204254 420950 +rect 204490 420714 204522 420950 +rect 203902 420630 204522 420714 +rect 203902 420394 203934 420630 +rect 204170 420394 204254 420630 +rect 204490 420394 204522 420630 +rect 203902 384950 204522 420394 +rect 203902 384714 203934 384950 +rect 204170 384714 204254 384950 +rect 204490 384714 204522 384950 +rect 203902 384630 204522 384714 +rect 203902 384394 203934 384630 +rect 204170 384394 204254 384630 +rect 204490 384394 204522 384630 +rect 203902 348950 204522 384394 +rect 203902 348714 203934 348950 +rect 204170 348714 204254 348950 +rect 204490 348714 204522 348950 +rect 203902 348630 204522 348714 +rect 203902 348394 203934 348630 +rect 204170 348394 204254 348630 +rect 204490 348394 204522 348630 +rect 203902 312950 204522 348394 +rect 203902 312714 203934 312950 +rect 204170 312714 204254 312950 +rect 204490 312714 204522 312950 +rect 203902 312630 204522 312714 +rect 203902 312394 203934 312630 +rect 204170 312394 204254 312630 +rect 204490 312394 204522 312630 +rect 203902 276950 204522 312394 +rect 203902 276714 203934 276950 +rect 204170 276714 204254 276950 +rect 204490 276714 204522 276950 +rect 203902 276630 204522 276714 +rect 203902 276394 203934 276630 +rect 204170 276394 204254 276630 +rect 204490 276394 204522 276630 +rect 203902 240950 204522 276394 +rect 203902 240714 203934 240950 +rect 204170 240714 204254 240950 +rect 204490 240714 204522 240950 +rect 203902 240630 204522 240714 +rect 203902 240394 203934 240630 +rect 204170 240394 204254 240630 +rect 204490 240394 204522 240630 +rect 203902 204950 204522 240394 +rect 203902 204714 203934 204950 +rect 204170 204714 204254 204950 +rect 204490 204714 204522 204950 +rect 203902 204630 204522 204714 +rect 203902 204394 203934 204630 +rect 204170 204394 204254 204630 +rect 204490 204394 204522 204630 +rect 203902 168950 204522 204394 +rect 203902 168714 203934 168950 +rect 204170 168714 204254 168950 +rect 204490 168714 204522 168950 +rect 203902 168630 204522 168714 +rect 203902 168394 203934 168630 +rect 204170 168394 204254 168630 +rect 204490 168394 204522 168630 +rect 203902 132950 204522 168394 +rect 203902 132714 203934 132950 +rect 204170 132714 204254 132950 +rect 204490 132714 204522 132950 +rect 203902 132630 204522 132714 +rect 203902 132394 203934 132630 +rect 204170 132394 204254 132630 +rect 204490 132394 204522 132630 +rect 203902 96950 204522 132394 +rect 203902 96714 203934 96950 +rect 204170 96714 204254 96950 +rect 204490 96714 204522 96950 +rect 203902 96630 204522 96714 +rect 203902 96394 203934 96630 +rect 204170 96394 204254 96630 +rect 204490 96394 204522 96630 +rect 203902 60950 204522 96394 +rect 203902 60714 203934 60950 +rect 204170 60714 204254 60950 +rect 204490 60714 204522 60950 +rect 203902 60630 204522 60714 +rect 203902 60394 203934 60630 +rect 204170 60394 204254 60630 +rect 204490 60394 204522 60630 +rect 203902 24950 204522 60394 +rect 203902 24714 203934 24950 +rect 204170 24714 204254 24950 +rect 204490 24714 204522 24950 +rect 203902 24630 204522 24714 +rect 203902 24394 203934 24630 +rect 204170 24394 204254 24630 +rect 204490 24394 204522 24630 +rect 167902 7794 167934 8030 +rect 168170 7794 168254 8030 +rect 168490 7794 168522 8030 +rect 167902 7710 168522 7794 +rect 167902 7474 167934 7710 +rect 168170 7474 168254 7710 +rect 168490 7474 168522 7710 +rect 167902 7390 168522 7474 +rect 167902 7154 167934 7390 +rect 168170 7154 168254 7390 +rect 168490 7154 168522 7390 +rect 167902 7092 168522 7154 +rect 203902 8030 204522 24394 rect 228742 942458 229362 942520 rect 228742 942222 228774 942458 rect 229010 942222 229094 942458 @@ -20426,18 +38766,6 @@ rect 229010 11174 229094 11410 rect 229330 11174 229362 11410 rect 228742 11112 229362 11174 rect 232462 917510 233082 942922 -rect 268462 943798 269082 943860 -rect 268462 943562 268494 943798 -rect 268730 943562 268814 943798 -rect 269050 943562 269082 943798 -rect 268462 943478 269082 943562 -rect 268462 943242 268494 943478 -rect 268730 943242 268814 943478 -rect 269050 943242 269082 943478 -rect 268462 943158 269082 943242 -rect 268462 942922 268494 943158 -rect 268730 942922 268814 943158 -rect 269050 942922 269082 943158 rect 232462 917274 232494 917510 rect 232730 917274 232814 917510 rect 233050 917274 233082 917510 @@ -20645,19 +38973,497 @@ rect 232462 17190 233082 17274 rect 232462 16954 232494 17190 rect 232730 16954 232814 17190 rect 233050 16954 233082 17190 -rect 196462 10474 196494 10710 -rect 196730 10474 196814 10710 -rect 197050 10474 197082 10710 -rect 196462 10390 197082 10474 -rect 196462 10154 196494 10390 -rect 196730 10154 196814 10390 -rect 197050 10154 197082 10390 -rect 196462 10070 197082 10154 -rect 196462 9834 196494 10070 -rect 196730 9834 196814 10070 -rect 197050 9834 197082 10070 -rect 196462 9772 197082 9834 rect 232462 10710 233082 16954 +rect 232462 10474 232494 10710 +rect 232730 10474 232814 10710 +rect 233050 10474 233082 10710 +rect 232462 10390 233082 10474 +rect 232462 10154 232494 10390 +rect 232730 10154 232814 10390 +rect 233050 10154 233082 10390 +rect 232462 10070 233082 10154 +rect 232462 9834 232494 10070 +rect 232730 9834 232814 10070 +rect 233050 9834 233082 10070 +rect 232462 9772 233082 9834 +rect 236182 921230 236802 944262 +rect 236182 920994 236214 921230 +rect 236450 920994 236534 921230 +rect 236770 920994 236802 921230 +rect 236182 920910 236802 920994 +rect 236182 920674 236214 920910 +rect 236450 920674 236534 920910 +rect 236770 920674 236802 920910 +rect 236182 885230 236802 920674 +rect 236182 884994 236214 885230 +rect 236450 884994 236534 885230 +rect 236770 884994 236802 885230 +rect 236182 884910 236802 884994 +rect 236182 884674 236214 884910 +rect 236450 884674 236534 884910 +rect 236770 884674 236802 884910 +rect 236182 849230 236802 884674 +rect 236182 848994 236214 849230 +rect 236450 848994 236534 849230 +rect 236770 848994 236802 849230 +rect 236182 848910 236802 848994 +rect 236182 848674 236214 848910 +rect 236450 848674 236534 848910 +rect 236770 848674 236802 848910 +rect 236182 813230 236802 848674 +rect 236182 812994 236214 813230 +rect 236450 812994 236534 813230 +rect 236770 812994 236802 813230 +rect 236182 812910 236802 812994 +rect 236182 812674 236214 812910 +rect 236450 812674 236534 812910 +rect 236770 812674 236802 812910 +rect 236182 777230 236802 812674 +rect 236182 776994 236214 777230 +rect 236450 776994 236534 777230 +rect 236770 776994 236802 777230 +rect 236182 776910 236802 776994 +rect 236182 776674 236214 776910 +rect 236450 776674 236534 776910 +rect 236770 776674 236802 776910 +rect 236182 741230 236802 776674 +rect 236182 740994 236214 741230 +rect 236450 740994 236534 741230 +rect 236770 740994 236802 741230 +rect 236182 740910 236802 740994 +rect 236182 740674 236214 740910 +rect 236450 740674 236534 740910 +rect 236770 740674 236802 740910 +rect 236182 705230 236802 740674 +rect 236182 704994 236214 705230 +rect 236450 704994 236534 705230 +rect 236770 704994 236802 705230 +rect 236182 704910 236802 704994 +rect 236182 704674 236214 704910 +rect 236450 704674 236534 704910 +rect 236770 704674 236802 704910 +rect 236182 669230 236802 704674 +rect 236182 668994 236214 669230 +rect 236450 668994 236534 669230 +rect 236770 668994 236802 669230 +rect 236182 668910 236802 668994 +rect 236182 668674 236214 668910 +rect 236450 668674 236534 668910 +rect 236770 668674 236802 668910 +rect 236182 633230 236802 668674 +rect 236182 632994 236214 633230 +rect 236450 632994 236534 633230 +rect 236770 632994 236802 633230 +rect 236182 632910 236802 632994 +rect 236182 632674 236214 632910 +rect 236450 632674 236534 632910 +rect 236770 632674 236802 632910 +rect 236182 597230 236802 632674 +rect 236182 596994 236214 597230 +rect 236450 596994 236534 597230 +rect 236770 596994 236802 597230 +rect 236182 596910 236802 596994 +rect 236182 596674 236214 596910 +rect 236450 596674 236534 596910 +rect 236770 596674 236802 596910 +rect 236182 561230 236802 596674 +rect 236182 560994 236214 561230 +rect 236450 560994 236534 561230 +rect 236770 560994 236802 561230 +rect 236182 560910 236802 560994 +rect 236182 560674 236214 560910 +rect 236450 560674 236534 560910 +rect 236770 560674 236802 560910 +rect 236182 525230 236802 560674 +rect 236182 524994 236214 525230 +rect 236450 524994 236534 525230 +rect 236770 524994 236802 525230 +rect 236182 524910 236802 524994 +rect 236182 524674 236214 524910 +rect 236450 524674 236534 524910 +rect 236770 524674 236802 524910 +rect 236182 489230 236802 524674 +rect 236182 488994 236214 489230 +rect 236450 488994 236534 489230 +rect 236770 488994 236802 489230 +rect 236182 488910 236802 488994 +rect 236182 488674 236214 488910 +rect 236450 488674 236534 488910 +rect 236770 488674 236802 488910 +rect 236182 453230 236802 488674 +rect 236182 452994 236214 453230 +rect 236450 452994 236534 453230 +rect 236770 452994 236802 453230 +rect 236182 452910 236802 452994 +rect 236182 452674 236214 452910 +rect 236450 452674 236534 452910 +rect 236770 452674 236802 452910 +rect 236182 417230 236802 452674 +rect 236182 416994 236214 417230 +rect 236450 416994 236534 417230 +rect 236770 416994 236802 417230 +rect 236182 416910 236802 416994 +rect 236182 416674 236214 416910 +rect 236450 416674 236534 416910 +rect 236770 416674 236802 416910 +rect 236182 381230 236802 416674 +rect 236182 380994 236214 381230 +rect 236450 380994 236534 381230 +rect 236770 380994 236802 381230 +rect 236182 380910 236802 380994 +rect 236182 380674 236214 380910 +rect 236450 380674 236534 380910 +rect 236770 380674 236802 380910 +rect 236182 345230 236802 380674 +rect 236182 344994 236214 345230 +rect 236450 344994 236534 345230 +rect 236770 344994 236802 345230 +rect 236182 344910 236802 344994 +rect 236182 344674 236214 344910 +rect 236450 344674 236534 344910 +rect 236770 344674 236802 344910 +rect 236182 309230 236802 344674 +rect 236182 308994 236214 309230 +rect 236450 308994 236534 309230 +rect 236770 308994 236802 309230 +rect 236182 308910 236802 308994 +rect 236182 308674 236214 308910 +rect 236450 308674 236534 308910 +rect 236770 308674 236802 308910 +rect 236182 273230 236802 308674 +rect 236182 272994 236214 273230 +rect 236450 272994 236534 273230 +rect 236770 272994 236802 273230 +rect 236182 272910 236802 272994 +rect 236182 272674 236214 272910 +rect 236450 272674 236534 272910 +rect 236770 272674 236802 272910 +rect 236182 237230 236802 272674 +rect 236182 236994 236214 237230 +rect 236450 236994 236534 237230 +rect 236770 236994 236802 237230 +rect 236182 236910 236802 236994 +rect 236182 236674 236214 236910 +rect 236450 236674 236534 236910 +rect 236770 236674 236802 236910 +rect 236182 201230 236802 236674 +rect 236182 200994 236214 201230 +rect 236450 200994 236534 201230 +rect 236770 200994 236802 201230 +rect 236182 200910 236802 200994 +rect 236182 200674 236214 200910 +rect 236450 200674 236534 200910 +rect 236770 200674 236802 200910 +rect 236182 165230 236802 200674 +rect 236182 164994 236214 165230 +rect 236450 164994 236534 165230 +rect 236770 164994 236802 165230 +rect 236182 164910 236802 164994 +rect 236182 164674 236214 164910 +rect 236450 164674 236534 164910 +rect 236770 164674 236802 164910 +rect 236182 129230 236802 164674 +rect 236182 128994 236214 129230 +rect 236450 128994 236534 129230 +rect 236770 128994 236802 129230 +rect 236182 128910 236802 128994 +rect 236182 128674 236214 128910 +rect 236450 128674 236534 128910 +rect 236770 128674 236802 128910 +rect 236182 93230 236802 128674 +rect 236182 92994 236214 93230 +rect 236450 92994 236534 93230 +rect 236770 92994 236802 93230 +rect 236182 92910 236802 92994 +rect 236182 92674 236214 92910 +rect 236450 92674 236534 92910 +rect 236770 92674 236802 92910 +rect 236182 57230 236802 92674 +rect 236182 56994 236214 57230 +rect 236450 56994 236534 57230 +rect 236770 56994 236802 57230 +rect 236182 56910 236802 56994 +rect 236182 56674 236214 56910 +rect 236450 56674 236534 56910 +rect 236770 56674 236802 56910 +rect 236182 21230 236802 56674 +rect 236182 20994 236214 21230 +rect 236450 20994 236534 21230 +rect 236770 20994 236802 21230 +rect 236182 20910 236802 20994 +rect 236182 20674 236214 20910 +rect 236450 20674 236534 20910 +rect 236770 20674 236802 20910 +rect 236182 9370 236802 20674 +rect 236182 9134 236214 9370 +rect 236450 9134 236534 9370 +rect 236770 9134 236802 9370 +rect 236182 9050 236802 9134 +rect 236182 8814 236214 9050 +rect 236450 8814 236534 9050 +rect 236770 8814 236802 9050 +rect 236182 8730 236802 8814 +rect 236182 8494 236214 8730 +rect 236450 8494 236534 8730 +rect 236770 8494 236802 8730 +rect 236182 8432 236802 8494 +rect 239902 924950 240522 945602 +rect 275902 946478 276522 946540 +rect 275902 946242 275934 946478 +rect 276170 946242 276254 946478 +rect 276490 946242 276522 946478 +rect 275902 946158 276522 946242 +rect 275902 945922 275934 946158 +rect 276170 945922 276254 946158 +rect 276490 945922 276522 946158 +rect 275902 945838 276522 945922 +rect 275902 945602 275934 945838 +rect 276170 945602 276254 945838 +rect 276490 945602 276522 945838 +rect 272182 945138 272802 945200 +rect 272182 944902 272214 945138 +rect 272450 944902 272534 945138 +rect 272770 944902 272802 945138 +rect 272182 944818 272802 944902 +rect 272182 944582 272214 944818 +rect 272450 944582 272534 944818 +rect 272770 944582 272802 944818 +rect 272182 944498 272802 944582 +rect 272182 944262 272214 944498 +rect 272450 944262 272534 944498 +rect 272770 944262 272802 944498 +rect 268462 943798 269082 943860 +rect 268462 943562 268494 943798 +rect 268730 943562 268814 943798 +rect 269050 943562 269082 943798 +rect 268462 943478 269082 943562 +rect 268462 943242 268494 943478 +rect 268730 943242 268814 943478 +rect 269050 943242 269082 943478 +rect 268462 943158 269082 943242 +rect 268462 942922 268494 943158 +rect 268730 942922 268814 943158 +rect 269050 942922 269082 943158 +rect 239902 924714 239934 924950 +rect 240170 924714 240254 924950 +rect 240490 924714 240522 924950 +rect 239902 924630 240522 924714 +rect 239902 924394 239934 924630 +rect 240170 924394 240254 924630 +rect 240490 924394 240522 924630 +rect 239902 888950 240522 924394 +rect 239902 888714 239934 888950 +rect 240170 888714 240254 888950 +rect 240490 888714 240522 888950 +rect 239902 888630 240522 888714 +rect 239902 888394 239934 888630 +rect 240170 888394 240254 888630 +rect 240490 888394 240522 888630 +rect 239902 852950 240522 888394 +rect 239902 852714 239934 852950 +rect 240170 852714 240254 852950 +rect 240490 852714 240522 852950 +rect 239902 852630 240522 852714 +rect 239902 852394 239934 852630 +rect 240170 852394 240254 852630 +rect 240490 852394 240522 852630 +rect 239902 816950 240522 852394 +rect 239902 816714 239934 816950 +rect 240170 816714 240254 816950 +rect 240490 816714 240522 816950 +rect 239902 816630 240522 816714 +rect 239902 816394 239934 816630 +rect 240170 816394 240254 816630 +rect 240490 816394 240522 816630 +rect 239902 780950 240522 816394 +rect 239902 780714 239934 780950 +rect 240170 780714 240254 780950 +rect 240490 780714 240522 780950 +rect 239902 780630 240522 780714 +rect 239902 780394 239934 780630 +rect 240170 780394 240254 780630 +rect 240490 780394 240522 780630 +rect 239902 744950 240522 780394 +rect 239902 744714 239934 744950 +rect 240170 744714 240254 744950 +rect 240490 744714 240522 744950 +rect 239902 744630 240522 744714 +rect 239902 744394 239934 744630 +rect 240170 744394 240254 744630 +rect 240490 744394 240522 744630 +rect 239902 708950 240522 744394 +rect 239902 708714 239934 708950 +rect 240170 708714 240254 708950 +rect 240490 708714 240522 708950 +rect 239902 708630 240522 708714 +rect 239902 708394 239934 708630 +rect 240170 708394 240254 708630 +rect 240490 708394 240522 708630 +rect 239902 672950 240522 708394 +rect 239902 672714 239934 672950 +rect 240170 672714 240254 672950 +rect 240490 672714 240522 672950 +rect 239902 672630 240522 672714 +rect 239902 672394 239934 672630 +rect 240170 672394 240254 672630 +rect 240490 672394 240522 672630 +rect 239902 636950 240522 672394 +rect 239902 636714 239934 636950 +rect 240170 636714 240254 636950 +rect 240490 636714 240522 636950 +rect 239902 636630 240522 636714 +rect 239902 636394 239934 636630 +rect 240170 636394 240254 636630 +rect 240490 636394 240522 636630 +rect 239902 600950 240522 636394 +rect 239902 600714 239934 600950 +rect 240170 600714 240254 600950 +rect 240490 600714 240522 600950 +rect 239902 600630 240522 600714 +rect 239902 600394 239934 600630 +rect 240170 600394 240254 600630 +rect 240490 600394 240522 600630 +rect 239902 564950 240522 600394 +rect 239902 564714 239934 564950 +rect 240170 564714 240254 564950 +rect 240490 564714 240522 564950 +rect 239902 564630 240522 564714 +rect 239902 564394 239934 564630 +rect 240170 564394 240254 564630 +rect 240490 564394 240522 564630 +rect 239902 528950 240522 564394 +rect 239902 528714 239934 528950 +rect 240170 528714 240254 528950 +rect 240490 528714 240522 528950 +rect 239902 528630 240522 528714 +rect 239902 528394 239934 528630 +rect 240170 528394 240254 528630 +rect 240490 528394 240522 528630 +rect 239902 492950 240522 528394 +rect 239902 492714 239934 492950 +rect 240170 492714 240254 492950 +rect 240490 492714 240522 492950 +rect 239902 492630 240522 492714 +rect 239902 492394 239934 492630 +rect 240170 492394 240254 492630 +rect 240490 492394 240522 492630 +rect 239902 456950 240522 492394 +rect 239902 456714 239934 456950 +rect 240170 456714 240254 456950 +rect 240490 456714 240522 456950 +rect 239902 456630 240522 456714 +rect 239902 456394 239934 456630 +rect 240170 456394 240254 456630 +rect 240490 456394 240522 456630 +rect 239902 420950 240522 456394 +rect 239902 420714 239934 420950 +rect 240170 420714 240254 420950 +rect 240490 420714 240522 420950 +rect 239902 420630 240522 420714 +rect 239902 420394 239934 420630 +rect 240170 420394 240254 420630 +rect 240490 420394 240522 420630 +rect 239902 384950 240522 420394 +rect 239902 384714 239934 384950 +rect 240170 384714 240254 384950 +rect 240490 384714 240522 384950 +rect 239902 384630 240522 384714 +rect 239902 384394 239934 384630 +rect 240170 384394 240254 384630 +rect 240490 384394 240522 384630 +rect 239902 348950 240522 384394 +rect 239902 348714 239934 348950 +rect 240170 348714 240254 348950 +rect 240490 348714 240522 348950 +rect 239902 348630 240522 348714 +rect 239902 348394 239934 348630 +rect 240170 348394 240254 348630 +rect 240490 348394 240522 348630 +rect 239902 312950 240522 348394 +rect 239902 312714 239934 312950 +rect 240170 312714 240254 312950 +rect 240490 312714 240522 312950 +rect 239902 312630 240522 312714 +rect 239902 312394 239934 312630 +rect 240170 312394 240254 312630 +rect 240490 312394 240522 312630 +rect 239902 276950 240522 312394 +rect 239902 276714 239934 276950 +rect 240170 276714 240254 276950 +rect 240490 276714 240522 276950 +rect 239902 276630 240522 276714 +rect 239902 276394 239934 276630 +rect 240170 276394 240254 276630 +rect 240490 276394 240522 276630 +rect 239902 240950 240522 276394 +rect 239902 240714 239934 240950 +rect 240170 240714 240254 240950 +rect 240490 240714 240522 240950 +rect 239902 240630 240522 240714 +rect 239902 240394 239934 240630 +rect 240170 240394 240254 240630 +rect 240490 240394 240522 240630 +rect 239902 204950 240522 240394 +rect 239902 204714 239934 204950 +rect 240170 204714 240254 204950 +rect 240490 204714 240522 204950 +rect 239902 204630 240522 204714 +rect 239902 204394 239934 204630 +rect 240170 204394 240254 204630 +rect 240490 204394 240522 204630 +rect 239902 168950 240522 204394 +rect 239902 168714 239934 168950 +rect 240170 168714 240254 168950 +rect 240490 168714 240522 168950 +rect 239902 168630 240522 168714 +rect 239902 168394 239934 168630 +rect 240170 168394 240254 168630 +rect 240490 168394 240522 168630 +rect 239902 132950 240522 168394 +rect 239902 132714 239934 132950 +rect 240170 132714 240254 132950 +rect 240490 132714 240522 132950 +rect 239902 132630 240522 132714 +rect 239902 132394 239934 132630 +rect 240170 132394 240254 132630 +rect 240490 132394 240522 132630 +rect 239902 96950 240522 132394 +rect 239902 96714 239934 96950 +rect 240170 96714 240254 96950 +rect 240490 96714 240522 96950 +rect 239902 96630 240522 96714 +rect 239902 96394 239934 96630 +rect 240170 96394 240254 96630 +rect 240490 96394 240522 96630 +rect 239902 60950 240522 96394 +rect 239902 60714 239934 60950 +rect 240170 60714 240254 60950 +rect 240490 60714 240522 60950 +rect 239902 60630 240522 60714 +rect 239902 60394 239934 60630 +rect 240170 60394 240254 60630 +rect 240490 60394 240522 60630 +rect 239902 24950 240522 60394 +rect 239902 24714 239934 24950 +rect 240170 24714 240254 24950 +rect 240490 24714 240522 24950 +rect 239902 24630 240522 24714 +rect 239902 24394 239934 24630 +rect 240170 24394 240254 24630 +rect 240490 24394 240522 24630 +rect 203902 7794 203934 8030 +rect 204170 7794 204254 8030 +rect 204490 7794 204522 8030 +rect 203902 7710 204522 7794 +rect 203902 7474 203934 7710 +rect 204170 7474 204254 7710 +rect 204490 7474 204522 7710 +rect 203902 7390 204522 7474 +rect 203902 7154 203934 7390 +rect 204170 7154 204254 7390 +rect 204490 7154 204522 7390 +rect 203902 7092 204522 7154 +rect 239902 8030 240522 24394 rect 264742 942458 265362 942520 rect 264742 942222 264774 942458 rect 265010 942222 265094 942458 @@ -20892,18 +39698,6 @@ rect 265010 11174 265094 11410 rect 265330 11174 265362 11410 rect 264742 11112 265362 11174 rect 268462 917510 269082 942922 -rect 304462 943798 305082 943860 -rect 304462 943562 304494 943798 -rect 304730 943562 304814 943798 -rect 305050 943562 305082 943798 -rect 304462 943478 305082 943562 -rect 304462 943242 304494 943478 -rect 304730 943242 304814 943478 -rect 305050 943242 305082 943478 -rect 304462 943158 305082 943242 -rect 304462 942922 304494 943158 -rect 304730 942922 304814 943158 -rect 305050 942922 305082 943158 rect 268462 917274 268494 917510 rect 268730 917274 268814 917510 rect 269050 917274 269082 917510 @@ -21111,19 +39905,497 @@ rect 268462 17190 269082 17274 rect 268462 16954 268494 17190 rect 268730 16954 268814 17190 rect 269050 16954 269082 17190 -rect 232462 10474 232494 10710 -rect 232730 10474 232814 10710 -rect 233050 10474 233082 10710 -rect 232462 10390 233082 10474 -rect 232462 10154 232494 10390 -rect 232730 10154 232814 10390 -rect 233050 10154 233082 10390 -rect 232462 10070 233082 10154 -rect 232462 9834 232494 10070 -rect 232730 9834 232814 10070 -rect 233050 9834 233082 10070 -rect 232462 9772 233082 9834 rect 268462 10710 269082 16954 +rect 268462 10474 268494 10710 +rect 268730 10474 268814 10710 +rect 269050 10474 269082 10710 +rect 268462 10390 269082 10474 +rect 268462 10154 268494 10390 +rect 268730 10154 268814 10390 +rect 269050 10154 269082 10390 +rect 268462 10070 269082 10154 +rect 268462 9834 268494 10070 +rect 268730 9834 268814 10070 +rect 269050 9834 269082 10070 +rect 268462 9772 269082 9834 +rect 272182 921230 272802 944262 +rect 272182 920994 272214 921230 +rect 272450 920994 272534 921230 +rect 272770 920994 272802 921230 +rect 272182 920910 272802 920994 +rect 272182 920674 272214 920910 +rect 272450 920674 272534 920910 +rect 272770 920674 272802 920910 +rect 272182 885230 272802 920674 +rect 272182 884994 272214 885230 +rect 272450 884994 272534 885230 +rect 272770 884994 272802 885230 +rect 272182 884910 272802 884994 +rect 272182 884674 272214 884910 +rect 272450 884674 272534 884910 +rect 272770 884674 272802 884910 +rect 272182 849230 272802 884674 +rect 272182 848994 272214 849230 +rect 272450 848994 272534 849230 +rect 272770 848994 272802 849230 +rect 272182 848910 272802 848994 +rect 272182 848674 272214 848910 +rect 272450 848674 272534 848910 +rect 272770 848674 272802 848910 +rect 272182 813230 272802 848674 +rect 272182 812994 272214 813230 +rect 272450 812994 272534 813230 +rect 272770 812994 272802 813230 +rect 272182 812910 272802 812994 +rect 272182 812674 272214 812910 +rect 272450 812674 272534 812910 +rect 272770 812674 272802 812910 +rect 272182 777230 272802 812674 +rect 272182 776994 272214 777230 +rect 272450 776994 272534 777230 +rect 272770 776994 272802 777230 +rect 272182 776910 272802 776994 +rect 272182 776674 272214 776910 +rect 272450 776674 272534 776910 +rect 272770 776674 272802 776910 +rect 272182 741230 272802 776674 +rect 272182 740994 272214 741230 +rect 272450 740994 272534 741230 +rect 272770 740994 272802 741230 +rect 272182 740910 272802 740994 +rect 272182 740674 272214 740910 +rect 272450 740674 272534 740910 +rect 272770 740674 272802 740910 +rect 272182 705230 272802 740674 +rect 272182 704994 272214 705230 +rect 272450 704994 272534 705230 +rect 272770 704994 272802 705230 +rect 272182 704910 272802 704994 +rect 272182 704674 272214 704910 +rect 272450 704674 272534 704910 +rect 272770 704674 272802 704910 +rect 272182 669230 272802 704674 +rect 272182 668994 272214 669230 +rect 272450 668994 272534 669230 +rect 272770 668994 272802 669230 +rect 272182 668910 272802 668994 +rect 272182 668674 272214 668910 +rect 272450 668674 272534 668910 +rect 272770 668674 272802 668910 +rect 272182 633230 272802 668674 +rect 272182 632994 272214 633230 +rect 272450 632994 272534 633230 +rect 272770 632994 272802 633230 +rect 272182 632910 272802 632994 +rect 272182 632674 272214 632910 +rect 272450 632674 272534 632910 +rect 272770 632674 272802 632910 +rect 272182 597230 272802 632674 +rect 272182 596994 272214 597230 +rect 272450 596994 272534 597230 +rect 272770 596994 272802 597230 +rect 272182 596910 272802 596994 +rect 272182 596674 272214 596910 +rect 272450 596674 272534 596910 +rect 272770 596674 272802 596910 +rect 272182 561230 272802 596674 +rect 272182 560994 272214 561230 +rect 272450 560994 272534 561230 +rect 272770 560994 272802 561230 +rect 272182 560910 272802 560994 +rect 272182 560674 272214 560910 +rect 272450 560674 272534 560910 +rect 272770 560674 272802 560910 +rect 272182 525230 272802 560674 +rect 272182 524994 272214 525230 +rect 272450 524994 272534 525230 +rect 272770 524994 272802 525230 +rect 272182 524910 272802 524994 +rect 272182 524674 272214 524910 +rect 272450 524674 272534 524910 +rect 272770 524674 272802 524910 +rect 272182 489230 272802 524674 +rect 272182 488994 272214 489230 +rect 272450 488994 272534 489230 +rect 272770 488994 272802 489230 +rect 272182 488910 272802 488994 +rect 272182 488674 272214 488910 +rect 272450 488674 272534 488910 +rect 272770 488674 272802 488910 +rect 272182 453230 272802 488674 +rect 272182 452994 272214 453230 +rect 272450 452994 272534 453230 +rect 272770 452994 272802 453230 +rect 272182 452910 272802 452994 +rect 272182 452674 272214 452910 +rect 272450 452674 272534 452910 +rect 272770 452674 272802 452910 +rect 272182 417230 272802 452674 +rect 272182 416994 272214 417230 +rect 272450 416994 272534 417230 +rect 272770 416994 272802 417230 +rect 272182 416910 272802 416994 +rect 272182 416674 272214 416910 +rect 272450 416674 272534 416910 +rect 272770 416674 272802 416910 +rect 272182 381230 272802 416674 +rect 272182 380994 272214 381230 +rect 272450 380994 272534 381230 +rect 272770 380994 272802 381230 +rect 272182 380910 272802 380994 +rect 272182 380674 272214 380910 +rect 272450 380674 272534 380910 +rect 272770 380674 272802 380910 +rect 272182 345230 272802 380674 +rect 272182 344994 272214 345230 +rect 272450 344994 272534 345230 +rect 272770 344994 272802 345230 +rect 272182 344910 272802 344994 +rect 272182 344674 272214 344910 +rect 272450 344674 272534 344910 +rect 272770 344674 272802 344910 +rect 272182 309230 272802 344674 +rect 272182 308994 272214 309230 +rect 272450 308994 272534 309230 +rect 272770 308994 272802 309230 +rect 272182 308910 272802 308994 +rect 272182 308674 272214 308910 +rect 272450 308674 272534 308910 +rect 272770 308674 272802 308910 +rect 272182 273230 272802 308674 +rect 272182 272994 272214 273230 +rect 272450 272994 272534 273230 +rect 272770 272994 272802 273230 +rect 272182 272910 272802 272994 +rect 272182 272674 272214 272910 +rect 272450 272674 272534 272910 +rect 272770 272674 272802 272910 +rect 272182 237230 272802 272674 +rect 272182 236994 272214 237230 +rect 272450 236994 272534 237230 +rect 272770 236994 272802 237230 +rect 272182 236910 272802 236994 +rect 272182 236674 272214 236910 +rect 272450 236674 272534 236910 +rect 272770 236674 272802 236910 +rect 272182 201230 272802 236674 +rect 272182 200994 272214 201230 +rect 272450 200994 272534 201230 +rect 272770 200994 272802 201230 +rect 272182 200910 272802 200994 +rect 272182 200674 272214 200910 +rect 272450 200674 272534 200910 +rect 272770 200674 272802 200910 +rect 272182 165230 272802 200674 +rect 272182 164994 272214 165230 +rect 272450 164994 272534 165230 +rect 272770 164994 272802 165230 +rect 272182 164910 272802 164994 +rect 272182 164674 272214 164910 +rect 272450 164674 272534 164910 +rect 272770 164674 272802 164910 +rect 272182 129230 272802 164674 +rect 272182 128994 272214 129230 +rect 272450 128994 272534 129230 +rect 272770 128994 272802 129230 +rect 272182 128910 272802 128994 +rect 272182 128674 272214 128910 +rect 272450 128674 272534 128910 +rect 272770 128674 272802 128910 +rect 272182 93230 272802 128674 +rect 272182 92994 272214 93230 +rect 272450 92994 272534 93230 +rect 272770 92994 272802 93230 +rect 272182 92910 272802 92994 +rect 272182 92674 272214 92910 +rect 272450 92674 272534 92910 +rect 272770 92674 272802 92910 +rect 272182 57230 272802 92674 +rect 272182 56994 272214 57230 +rect 272450 56994 272534 57230 +rect 272770 56994 272802 57230 +rect 272182 56910 272802 56994 +rect 272182 56674 272214 56910 +rect 272450 56674 272534 56910 +rect 272770 56674 272802 56910 +rect 272182 21230 272802 56674 +rect 272182 20994 272214 21230 +rect 272450 20994 272534 21230 +rect 272770 20994 272802 21230 +rect 272182 20910 272802 20994 +rect 272182 20674 272214 20910 +rect 272450 20674 272534 20910 +rect 272770 20674 272802 20910 +rect 272182 9370 272802 20674 +rect 272182 9134 272214 9370 +rect 272450 9134 272534 9370 +rect 272770 9134 272802 9370 +rect 272182 9050 272802 9134 +rect 272182 8814 272214 9050 +rect 272450 8814 272534 9050 +rect 272770 8814 272802 9050 +rect 272182 8730 272802 8814 +rect 272182 8494 272214 8730 +rect 272450 8494 272534 8730 +rect 272770 8494 272802 8730 +rect 272182 8432 272802 8494 +rect 275902 924950 276522 945602 +rect 311902 946478 312522 946540 +rect 311902 946242 311934 946478 +rect 312170 946242 312254 946478 +rect 312490 946242 312522 946478 +rect 311902 946158 312522 946242 +rect 311902 945922 311934 946158 +rect 312170 945922 312254 946158 +rect 312490 945922 312522 946158 +rect 311902 945838 312522 945922 +rect 311902 945602 311934 945838 +rect 312170 945602 312254 945838 +rect 312490 945602 312522 945838 +rect 308182 945138 308802 945200 +rect 308182 944902 308214 945138 +rect 308450 944902 308534 945138 +rect 308770 944902 308802 945138 +rect 308182 944818 308802 944902 +rect 308182 944582 308214 944818 +rect 308450 944582 308534 944818 +rect 308770 944582 308802 944818 +rect 308182 944498 308802 944582 +rect 308182 944262 308214 944498 +rect 308450 944262 308534 944498 +rect 308770 944262 308802 944498 +rect 304462 943798 305082 943860 +rect 304462 943562 304494 943798 +rect 304730 943562 304814 943798 +rect 305050 943562 305082 943798 +rect 304462 943478 305082 943562 +rect 304462 943242 304494 943478 +rect 304730 943242 304814 943478 +rect 305050 943242 305082 943478 +rect 304462 943158 305082 943242 +rect 304462 942922 304494 943158 +rect 304730 942922 304814 943158 +rect 305050 942922 305082 943158 +rect 275902 924714 275934 924950 +rect 276170 924714 276254 924950 +rect 276490 924714 276522 924950 +rect 275902 924630 276522 924714 +rect 275902 924394 275934 924630 +rect 276170 924394 276254 924630 +rect 276490 924394 276522 924630 +rect 275902 888950 276522 924394 +rect 275902 888714 275934 888950 +rect 276170 888714 276254 888950 +rect 276490 888714 276522 888950 +rect 275902 888630 276522 888714 +rect 275902 888394 275934 888630 +rect 276170 888394 276254 888630 +rect 276490 888394 276522 888630 +rect 275902 852950 276522 888394 +rect 275902 852714 275934 852950 +rect 276170 852714 276254 852950 +rect 276490 852714 276522 852950 +rect 275902 852630 276522 852714 +rect 275902 852394 275934 852630 +rect 276170 852394 276254 852630 +rect 276490 852394 276522 852630 +rect 275902 816950 276522 852394 +rect 275902 816714 275934 816950 +rect 276170 816714 276254 816950 +rect 276490 816714 276522 816950 +rect 275902 816630 276522 816714 +rect 275902 816394 275934 816630 +rect 276170 816394 276254 816630 +rect 276490 816394 276522 816630 +rect 275902 780950 276522 816394 +rect 275902 780714 275934 780950 +rect 276170 780714 276254 780950 +rect 276490 780714 276522 780950 +rect 275902 780630 276522 780714 +rect 275902 780394 275934 780630 +rect 276170 780394 276254 780630 +rect 276490 780394 276522 780630 +rect 275902 744950 276522 780394 +rect 275902 744714 275934 744950 +rect 276170 744714 276254 744950 +rect 276490 744714 276522 744950 +rect 275902 744630 276522 744714 +rect 275902 744394 275934 744630 +rect 276170 744394 276254 744630 +rect 276490 744394 276522 744630 +rect 275902 708950 276522 744394 +rect 275902 708714 275934 708950 +rect 276170 708714 276254 708950 +rect 276490 708714 276522 708950 +rect 275902 708630 276522 708714 +rect 275902 708394 275934 708630 +rect 276170 708394 276254 708630 +rect 276490 708394 276522 708630 +rect 275902 672950 276522 708394 +rect 275902 672714 275934 672950 +rect 276170 672714 276254 672950 +rect 276490 672714 276522 672950 +rect 275902 672630 276522 672714 +rect 275902 672394 275934 672630 +rect 276170 672394 276254 672630 +rect 276490 672394 276522 672630 +rect 275902 636950 276522 672394 +rect 275902 636714 275934 636950 +rect 276170 636714 276254 636950 +rect 276490 636714 276522 636950 +rect 275902 636630 276522 636714 +rect 275902 636394 275934 636630 +rect 276170 636394 276254 636630 +rect 276490 636394 276522 636630 +rect 275902 600950 276522 636394 +rect 275902 600714 275934 600950 +rect 276170 600714 276254 600950 +rect 276490 600714 276522 600950 +rect 275902 600630 276522 600714 +rect 275902 600394 275934 600630 +rect 276170 600394 276254 600630 +rect 276490 600394 276522 600630 +rect 275902 564950 276522 600394 +rect 275902 564714 275934 564950 +rect 276170 564714 276254 564950 +rect 276490 564714 276522 564950 +rect 275902 564630 276522 564714 +rect 275902 564394 275934 564630 +rect 276170 564394 276254 564630 +rect 276490 564394 276522 564630 +rect 275902 528950 276522 564394 +rect 275902 528714 275934 528950 +rect 276170 528714 276254 528950 +rect 276490 528714 276522 528950 +rect 275902 528630 276522 528714 +rect 275902 528394 275934 528630 +rect 276170 528394 276254 528630 +rect 276490 528394 276522 528630 +rect 275902 492950 276522 528394 +rect 275902 492714 275934 492950 +rect 276170 492714 276254 492950 +rect 276490 492714 276522 492950 +rect 275902 492630 276522 492714 +rect 275902 492394 275934 492630 +rect 276170 492394 276254 492630 +rect 276490 492394 276522 492630 +rect 275902 456950 276522 492394 +rect 275902 456714 275934 456950 +rect 276170 456714 276254 456950 +rect 276490 456714 276522 456950 +rect 275902 456630 276522 456714 +rect 275902 456394 275934 456630 +rect 276170 456394 276254 456630 +rect 276490 456394 276522 456630 +rect 275902 420950 276522 456394 +rect 275902 420714 275934 420950 +rect 276170 420714 276254 420950 +rect 276490 420714 276522 420950 +rect 275902 420630 276522 420714 +rect 275902 420394 275934 420630 +rect 276170 420394 276254 420630 +rect 276490 420394 276522 420630 +rect 275902 384950 276522 420394 +rect 275902 384714 275934 384950 +rect 276170 384714 276254 384950 +rect 276490 384714 276522 384950 +rect 275902 384630 276522 384714 +rect 275902 384394 275934 384630 +rect 276170 384394 276254 384630 +rect 276490 384394 276522 384630 +rect 275902 348950 276522 384394 +rect 275902 348714 275934 348950 +rect 276170 348714 276254 348950 +rect 276490 348714 276522 348950 +rect 275902 348630 276522 348714 +rect 275902 348394 275934 348630 +rect 276170 348394 276254 348630 +rect 276490 348394 276522 348630 +rect 275902 312950 276522 348394 +rect 275902 312714 275934 312950 +rect 276170 312714 276254 312950 +rect 276490 312714 276522 312950 +rect 275902 312630 276522 312714 +rect 275902 312394 275934 312630 +rect 276170 312394 276254 312630 +rect 276490 312394 276522 312630 +rect 275902 276950 276522 312394 +rect 275902 276714 275934 276950 +rect 276170 276714 276254 276950 +rect 276490 276714 276522 276950 +rect 275902 276630 276522 276714 +rect 275902 276394 275934 276630 +rect 276170 276394 276254 276630 +rect 276490 276394 276522 276630 +rect 275902 240950 276522 276394 +rect 275902 240714 275934 240950 +rect 276170 240714 276254 240950 +rect 276490 240714 276522 240950 +rect 275902 240630 276522 240714 +rect 275902 240394 275934 240630 +rect 276170 240394 276254 240630 +rect 276490 240394 276522 240630 +rect 275902 204950 276522 240394 +rect 275902 204714 275934 204950 +rect 276170 204714 276254 204950 +rect 276490 204714 276522 204950 +rect 275902 204630 276522 204714 +rect 275902 204394 275934 204630 +rect 276170 204394 276254 204630 +rect 276490 204394 276522 204630 +rect 275902 168950 276522 204394 +rect 275902 168714 275934 168950 +rect 276170 168714 276254 168950 +rect 276490 168714 276522 168950 +rect 275902 168630 276522 168714 +rect 275902 168394 275934 168630 +rect 276170 168394 276254 168630 +rect 276490 168394 276522 168630 +rect 275902 132950 276522 168394 +rect 275902 132714 275934 132950 +rect 276170 132714 276254 132950 +rect 276490 132714 276522 132950 +rect 275902 132630 276522 132714 +rect 275902 132394 275934 132630 +rect 276170 132394 276254 132630 +rect 276490 132394 276522 132630 +rect 275902 96950 276522 132394 +rect 275902 96714 275934 96950 +rect 276170 96714 276254 96950 +rect 276490 96714 276522 96950 +rect 275902 96630 276522 96714 +rect 275902 96394 275934 96630 +rect 276170 96394 276254 96630 +rect 276490 96394 276522 96630 +rect 275902 60950 276522 96394 +rect 275902 60714 275934 60950 +rect 276170 60714 276254 60950 +rect 276490 60714 276522 60950 +rect 275902 60630 276522 60714 +rect 275902 60394 275934 60630 +rect 276170 60394 276254 60630 +rect 276490 60394 276522 60630 +rect 275902 24950 276522 60394 +rect 275902 24714 275934 24950 +rect 276170 24714 276254 24950 +rect 276490 24714 276522 24950 +rect 275902 24630 276522 24714 +rect 275902 24394 275934 24630 +rect 276170 24394 276254 24630 +rect 276490 24394 276522 24630 +rect 239902 7794 239934 8030 +rect 240170 7794 240254 8030 +rect 240490 7794 240522 8030 +rect 239902 7710 240522 7794 +rect 239902 7474 239934 7710 +rect 240170 7474 240254 7710 +rect 240490 7474 240522 7710 +rect 239902 7390 240522 7474 +rect 239902 7154 239934 7390 +rect 240170 7154 240254 7390 +rect 240490 7154 240522 7390 +rect 239902 7092 240522 7154 +rect 275902 8030 276522 24394 rect 300742 942458 301362 942520 rect 300742 942222 300774 942458 rect 301010 942222 301094 942458 @@ -21358,18 +40630,6 @@ rect 301010 11174 301094 11410 rect 301330 11174 301362 11410 rect 300742 11112 301362 11174 rect 304462 917510 305082 942922 -rect 340462 943798 341082 943860 -rect 340462 943562 340494 943798 -rect 340730 943562 340814 943798 -rect 341050 943562 341082 943798 -rect 340462 943478 341082 943562 -rect 340462 943242 340494 943478 -rect 340730 943242 340814 943478 -rect 341050 943242 341082 943478 -rect 340462 943158 341082 943242 -rect 340462 942922 340494 943158 -rect 340730 942922 340814 943158 -rect 341050 942922 341082 943158 rect 304462 917274 304494 917510 rect 304730 917274 304814 917510 rect 305050 917274 305082 917510 @@ -21577,19 +40837,497 @@ rect 304462 17190 305082 17274 rect 304462 16954 304494 17190 rect 304730 16954 304814 17190 rect 305050 16954 305082 17190 -rect 268462 10474 268494 10710 -rect 268730 10474 268814 10710 -rect 269050 10474 269082 10710 -rect 268462 10390 269082 10474 -rect 268462 10154 268494 10390 -rect 268730 10154 268814 10390 -rect 269050 10154 269082 10390 -rect 268462 10070 269082 10154 -rect 268462 9834 268494 10070 -rect 268730 9834 268814 10070 -rect 269050 9834 269082 10070 -rect 268462 9772 269082 9834 rect 304462 10710 305082 16954 +rect 304462 10474 304494 10710 +rect 304730 10474 304814 10710 +rect 305050 10474 305082 10710 +rect 304462 10390 305082 10474 +rect 304462 10154 304494 10390 +rect 304730 10154 304814 10390 +rect 305050 10154 305082 10390 +rect 304462 10070 305082 10154 +rect 304462 9834 304494 10070 +rect 304730 9834 304814 10070 +rect 305050 9834 305082 10070 +rect 304462 9772 305082 9834 +rect 308182 921230 308802 944262 +rect 308182 920994 308214 921230 +rect 308450 920994 308534 921230 +rect 308770 920994 308802 921230 +rect 308182 920910 308802 920994 +rect 308182 920674 308214 920910 +rect 308450 920674 308534 920910 +rect 308770 920674 308802 920910 +rect 308182 885230 308802 920674 +rect 308182 884994 308214 885230 +rect 308450 884994 308534 885230 +rect 308770 884994 308802 885230 +rect 308182 884910 308802 884994 +rect 308182 884674 308214 884910 +rect 308450 884674 308534 884910 +rect 308770 884674 308802 884910 +rect 308182 849230 308802 884674 +rect 308182 848994 308214 849230 +rect 308450 848994 308534 849230 +rect 308770 848994 308802 849230 +rect 308182 848910 308802 848994 +rect 308182 848674 308214 848910 +rect 308450 848674 308534 848910 +rect 308770 848674 308802 848910 +rect 308182 813230 308802 848674 +rect 308182 812994 308214 813230 +rect 308450 812994 308534 813230 +rect 308770 812994 308802 813230 +rect 308182 812910 308802 812994 +rect 308182 812674 308214 812910 +rect 308450 812674 308534 812910 +rect 308770 812674 308802 812910 +rect 308182 777230 308802 812674 +rect 308182 776994 308214 777230 +rect 308450 776994 308534 777230 +rect 308770 776994 308802 777230 +rect 308182 776910 308802 776994 +rect 308182 776674 308214 776910 +rect 308450 776674 308534 776910 +rect 308770 776674 308802 776910 +rect 308182 741230 308802 776674 +rect 308182 740994 308214 741230 +rect 308450 740994 308534 741230 +rect 308770 740994 308802 741230 +rect 308182 740910 308802 740994 +rect 308182 740674 308214 740910 +rect 308450 740674 308534 740910 +rect 308770 740674 308802 740910 +rect 308182 705230 308802 740674 +rect 308182 704994 308214 705230 +rect 308450 704994 308534 705230 +rect 308770 704994 308802 705230 +rect 308182 704910 308802 704994 +rect 308182 704674 308214 704910 +rect 308450 704674 308534 704910 +rect 308770 704674 308802 704910 +rect 308182 669230 308802 704674 +rect 308182 668994 308214 669230 +rect 308450 668994 308534 669230 +rect 308770 668994 308802 669230 +rect 308182 668910 308802 668994 +rect 308182 668674 308214 668910 +rect 308450 668674 308534 668910 +rect 308770 668674 308802 668910 +rect 308182 633230 308802 668674 +rect 308182 632994 308214 633230 +rect 308450 632994 308534 633230 +rect 308770 632994 308802 633230 +rect 308182 632910 308802 632994 +rect 308182 632674 308214 632910 +rect 308450 632674 308534 632910 +rect 308770 632674 308802 632910 +rect 308182 597230 308802 632674 +rect 308182 596994 308214 597230 +rect 308450 596994 308534 597230 +rect 308770 596994 308802 597230 +rect 308182 596910 308802 596994 +rect 308182 596674 308214 596910 +rect 308450 596674 308534 596910 +rect 308770 596674 308802 596910 +rect 308182 561230 308802 596674 +rect 308182 560994 308214 561230 +rect 308450 560994 308534 561230 +rect 308770 560994 308802 561230 +rect 308182 560910 308802 560994 +rect 308182 560674 308214 560910 +rect 308450 560674 308534 560910 +rect 308770 560674 308802 560910 +rect 308182 525230 308802 560674 +rect 308182 524994 308214 525230 +rect 308450 524994 308534 525230 +rect 308770 524994 308802 525230 +rect 308182 524910 308802 524994 +rect 308182 524674 308214 524910 +rect 308450 524674 308534 524910 +rect 308770 524674 308802 524910 +rect 308182 489230 308802 524674 +rect 308182 488994 308214 489230 +rect 308450 488994 308534 489230 +rect 308770 488994 308802 489230 +rect 308182 488910 308802 488994 +rect 308182 488674 308214 488910 +rect 308450 488674 308534 488910 +rect 308770 488674 308802 488910 +rect 308182 453230 308802 488674 +rect 308182 452994 308214 453230 +rect 308450 452994 308534 453230 +rect 308770 452994 308802 453230 +rect 308182 452910 308802 452994 +rect 308182 452674 308214 452910 +rect 308450 452674 308534 452910 +rect 308770 452674 308802 452910 +rect 308182 417230 308802 452674 +rect 308182 416994 308214 417230 +rect 308450 416994 308534 417230 +rect 308770 416994 308802 417230 +rect 308182 416910 308802 416994 +rect 308182 416674 308214 416910 +rect 308450 416674 308534 416910 +rect 308770 416674 308802 416910 +rect 308182 381230 308802 416674 +rect 308182 380994 308214 381230 +rect 308450 380994 308534 381230 +rect 308770 380994 308802 381230 +rect 308182 380910 308802 380994 +rect 308182 380674 308214 380910 +rect 308450 380674 308534 380910 +rect 308770 380674 308802 380910 +rect 308182 345230 308802 380674 +rect 308182 344994 308214 345230 +rect 308450 344994 308534 345230 +rect 308770 344994 308802 345230 +rect 308182 344910 308802 344994 +rect 308182 344674 308214 344910 +rect 308450 344674 308534 344910 +rect 308770 344674 308802 344910 +rect 308182 309230 308802 344674 +rect 308182 308994 308214 309230 +rect 308450 308994 308534 309230 +rect 308770 308994 308802 309230 +rect 308182 308910 308802 308994 +rect 308182 308674 308214 308910 +rect 308450 308674 308534 308910 +rect 308770 308674 308802 308910 +rect 308182 273230 308802 308674 +rect 308182 272994 308214 273230 +rect 308450 272994 308534 273230 +rect 308770 272994 308802 273230 +rect 308182 272910 308802 272994 +rect 308182 272674 308214 272910 +rect 308450 272674 308534 272910 +rect 308770 272674 308802 272910 +rect 308182 237230 308802 272674 +rect 308182 236994 308214 237230 +rect 308450 236994 308534 237230 +rect 308770 236994 308802 237230 +rect 308182 236910 308802 236994 +rect 308182 236674 308214 236910 +rect 308450 236674 308534 236910 +rect 308770 236674 308802 236910 +rect 308182 201230 308802 236674 +rect 308182 200994 308214 201230 +rect 308450 200994 308534 201230 +rect 308770 200994 308802 201230 +rect 308182 200910 308802 200994 +rect 308182 200674 308214 200910 +rect 308450 200674 308534 200910 +rect 308770 200674 308802 200910 +rect 308182 165230 308802 200674 +rect 308182 164994 308214 165230 +rect 308450 164994 308534 165230 +rect 308770 164994 308802 165230 +rect 308182 164910 308802 164994 +rect 308182 164674 308214 164910 +rect 308450 164674 308534 164910 +rect 308770 164674 308802 164910 +rect 308182 129230 308802 164674 +rect 308182 128994 308214 129230 +rect 308450 128994 308534 129230 +rect 308770 128994 308802 129230 +rect 308182 128910 308802 128994 +rect 308182 128674 308214 128910 +rect 308450 128674 308534 128910 +rect 308770 128674 308802 128910 +rect 308182 93230 308802 128674 +rect 308182 92994 308214 93230 +rect 308450 92994 308534 93230 +rect 308770 92994 308802 93230 +rect 308182 92910 308802 92994 +rect 308182 92674 308214 92910 +rect 308450 92674 308534 92910 +rect 308770 92674 308802 92910 +rect 308182 57230 308802 92674 +rect 308182 56994 308214 57230 +rect 308450 56994 308534 57230 +rect 308770 56994 308802 57230 +rect 308182 56910 308802 56994 +rect 308182 56674 308214 56910 +rect 308450 56674 308534 56910 +rect 308770 56674 308802 56910 +rect 308182 21230 308802 56674 +rect 308182 20994 308214 21230 +rect 308450 20994 308534 21230 +rect 308770 20994 308802 21230 +rect 308182 20910 308802 20994 +rect 308182 20674 308214 20910 +rect 308450 20674 308534 20910 +rect 308770 20674 308802 20910 +rect 308182 9370 308802 20674 +rect 308182 9134 308214 9370 +rect 308450 9134 308534 9370 +rect 308770 9134 308802 9370 +rect 308182 9050 308802 9134 +rect 308182 8814 308214 9050 +rect 308450 8814 308534 9050 +rect 308770 8814 308802 9050 +rect 308182 8730 308802 8814 +rect 308182 8494 308214 8730 +rect 308450 8494 308534 8730 +rect 308770 8494 308802 8730 +rect 308182 8432 308802 8494 +rect 311902 924950 312522 945602 +rect 347902 946478 348522 946540 +rect 347902 946242 347934 946478 +rect 348170 946242 348254 946478 +rect 348490 946242 348522 946478 +rect 347902 946158 348522 946242 +rect 347902 945922 347934 946158 +rect 348170 945922 348254 946158 +rect 348490 945922 348522 946158 +rect 347902 945838 348522 945922 +rect 347902 945602 347934 945838 +rect 348170 945602 348254 945838 +rect 348490 945602 348522 945838 +rect 344182 945138 344802 945200 +rect 344182 944902 344214 945138 +rect 344450 944902 344534 945138 +rect 344770 944902 344802 945138 +rect 344182 944818 344802 944902 +rect 344182 944582 344214 944818 +rect 344450 944582 344534 944818 +rect 344770 944582 344802 944818 +rect 344182 944498 344802 944582 +rect 344182 944262 344214 944498 +rect 344450 944262 344534 944498 +rect 344770 944262 344802 944498 +rect 340462 943798 341082 943860 +rect 340462 943562 340494 943798 +rect 340730 943562 340814 943798 +rect 341050 943562 341082 943798 +rect 340462 943478 341082 943562 +rect 340462 943242 340494 943478 +rect 340730 943242 340814 943478 +rect 341050 943242 341082 943478 +rect 340462 943158 341082 943242 +rect 340462 942922 340494 943158 +rect 340730 942922 340814 943158 +rect 341050 942922 341082 943158 +rect 311902 924714 311934 924950 +rect 312170 924714 312254 924950 +rect 312490 924714 312522 924950 +rect 311902 924630 312522 924714 +rect 311902 924394 311934 924630 +rect 312170 924394 312254 924630 +rect 312490 924394 312522 924630 +rect 311902 888950 312522 924394 +rect 311902 888714 311934 888950 +rect 312170 888714 312254 888950 +rect 312490 888714 312522 888950 +rect 311902 888630 312522 888714 +rect 311902 888394 311934 888630 +rect 312170 888394 312254 888630 +rect 312490 888394 312522 888630 +rect 311902 852950 312522 888394 +rect 311902 852714 311934 852950 +rect 312170 852714 312254 852950 +rect 312490 852714 312522 852950 +rect 311902 852630 312522 852714 +rect 311902 852394 311934 852630 +rect 312170 852394 312254 852630 +rect 312490 852394 312522 852630 +rect 311902 816950 312522 852394 +rect 311902 816714 311934 816950 +rect 312170 816714 312254 816950 +rect 312490 816714 312522 816950 +rect 311902 816630 312522 816714 +rect 311902 816394 311934 816630 +rect 312170 816394 312254 816630 +rect 312490 816394 312522 816630 +rect 311902 780950 312522 816394 +rect 311902 780714 311934 780950 +rect 312170 780714 312254 780950 +rect 312490 780714 312522 780950 +rect 311902 780630 312522 780714 +rect 311902 780394 311934 780630 +rect 312170 780394 312254 780630 +rect 312490 780394 312522 780630 +rect 311902 744950 312522 780394 +rect 311902 744714 311934 744950 +rect 312170 744714 312254 744950 +rect 312490 744714 312522 744950 +rect 311902 744630 312522 744714 +rect 311902 744394 311934 744630 +rect 312170 744394 312254 744630 +rect 312490 744394 312522 744630 +rect 311902 708950 312522 744394 +rect 311902 708714 311934 708950 +rect 312170 708714 312254 708950 +rect 312490 708714 312522 708950 +rect 311902 708630 312522 708714 +rect 311902 708394 311934 708630 +rect 312170 708394 312254 708630 +rect 312490 708394 312522 708630 +rect 311902 672950 312522 708394 +rect 311902 672714 311934 672950 +rect 312170 672714 312254 672950 +rect 312490 672714 312522 672950 +rect 311902 672630 312522 672714 +rect 311902 672394 311934 672630 +rect 312170 672394 312254 672630 +rect 312490 672394 312522 672630 +rect 311902 636950 312522 672394 +rect 311902 636714 311934 636950 +rect 312170 636714 312254 636950 +rect 312490 636714 312522 636950 +rect 311902 636630 312522 636714 +rect 311902 636394 311934 636630 +rect 312170 636394 312254 636630 +rect 312490 636394 312522 636630 +rect 311902 600950 312522 636394 +rect 311902 600714 311934 600950 +rect 312170 600714 312254 600950 +rect 312490 600714 312522 600950 +rect 311902 600630 312522 600714 +rect 311902 600394 311934 600630 +rect 312170 600394 312254 600630 +rect 312490 600394 312522 600630 +rect 311902 564950 312522 600394 +rect 311902 564714 311934 564950 +rect 312170 564714 312254 564950 +rect 312490 564714 312522 564950 +rect 311902 564630 312522 564714 +rect 311902 564394 311934 564630 +rect 312170 564394 312254 564630 +rect 312490 564394 312522 564630 +rect 311902 528950 312522 564394 +rect 311902 528714 311934 528950 +rect 312170 528714 312254 528950 +rect 312490 528714 312522 528950 +rect 311902 528630 312522 528714 +rect 311902 528394 311934 528630 +rect 312170 528394 312254 528630 +rect 312490 528394 312522 528630 +rect 311902 492950 312522 528394 +rect 311902 492714 311934 492950 +rect 312170 492714 312254 492950 +rect 312490 492714 312522 492950 +rect 311902 492630 312522 492714 +rect 311902 492394 311934 492630 +rect 312170 492394 312254 492630 +rect 312490 492394 312522 492630 +rect 311902 456950 312522 492394 +rect 311902 456714 311934 456950 +rect 312170 456714 312254 456950 +rect 312490 456714 312522 456950 +rect 311902 456630 312522 456714 +rect 311902 456394 311934 456630 +rect 312170 456394 312254 456630 +rect 312490 456394 312522 456630 +rect 311902 420950 312522 456394 +rect 311902 420714 311934 420950 +rect 312170 420714 312254 420950 +rect 312490 420714 312522 420950 +rect 311902 420630 312522 420714 +rect 311902 420394 311934 420630 +rect 312170 420394 312254 420630 +rect 312490 420394 312522 420630 +rect 311902 384950 312522 420394 +rect 311902 384714 311934 384950 +rect 312170 384714 312254 384950 +rect 312490 384714 312522 384950 +rect 311902 384630 312522 384714 +rect 311902 384394 311934 384630 +rect 312170 384394 312254 384630 +rect 312490 384394 312522 384630 +rect 311902 348950 312522 384394 +rect 311902 348714 311934 348950 +rect 312170 348714 312254 348950 +rect 312490 348714 312522 348950 +rect 311902 348630 312522 348714 +rect 311902 348394 311934 348630 +rect 312170 348394 312254 348630 +rect 312490 348394 312522 348630 +rect 311902 312950 312522 348394 +rect 311902 312714 311934 312950 +rect 312170 312714 312254 312950 +rect 312490 312714 312522 312950 +rect 311902 312630 312522 312714 +rect 311902 312394 311934 312630 +rect 312170 312394 312254 312630 +rect 312490 312394 312522 312630 +rect 311902 276950 312522 312394 +rect 311902 276714 311934 276950 +rect 312170 276714 312254 276950 +rect 312490 276714 312522 276950 +rect 311902 276630 312522 276714 +rect 311902 276394 311934 276630 +rect 312170 276394 312254 276630 +rect 312490 276394 312522 276630 +rect 311902 240950 312522 276394 +rect 311902 240714 311934 240950 +rect 312170 240714 312254 240950 +rect 312490 240714 312522 240950 +rect 311902 240630 312522 240714 +rect 311902 240394 311934 240630 +rect 312170 240394 312254 240630 +rect 312490 240394 312522 240630 +rect 311902 204950 312522 240394 +rect 311902 204714 311934 204950 +rect 312170 204714 312254 204950 +rect 312490 204714 312522 204950 +rect 311902 204630 312522 204714 +rect 311902 204394 311934 204630 +rect 312170 204394 312254 204630 +rect 312490 204394 312522 204630 +rect 311902 168950 312522 204394 +rect 311902 168714 311934 168950 +rect 312170 168714 312254 168950 +rect 312490 168714 312522 168950 +rect 311902 168630 312522 168714 +rect 311902 168394 311934 168630 +rect 312170 168394 312254 168630 +rect 312490 168394 312522 168630 +rect 311902 132950 312522 168394 +rect 311902 132714 311934 132950 +rect 312170 132714 312254 132950 +rect 312490 132714 312522 132950 +rect 311902 132630 312522 132714 +rect 311902 132394 311934 132630 +rect 312170 132394 312254 132630 +rect 312490 132394 312522 132630 +rect 311902 96950 312522 132394 +rect 311902 96714 311934 96950 +rect 312170 96714 312254 96950 +rect 312490 96714 312522 96950 +rect 311902 96630 312522 96714 +rect 311902 96394 311934 96630 +rect 312170 96394 312254 96630 +rect 312490 96394 312522 96630 +rect 311902 60950 312522 96394 +rect 311902 60714 311934 60950 +rect 312170 60714 312254 60950 +rect 312490 60714 312522 60950 +rect 311902 60630 312522 60714 +rect 311902 60394 311934 60630 +rect 312170 60394 312254 60630 +rect 312490 60394 312522 60630 +rect 311902 24950 312522 60394 +rect 311902 24714 311934 24950 +rect 312170 24714 312254 24950 +rect 312490 24714 312522 24950 +rect 311902 24630 312522 24714 +rect 311902 24394 311934 24630 +rect 312170 24394 312254 24630 +rect 312490 24394 312522 24630 +rect 275902 7794 275934 8030 +rect 276170 7794 276254 8030 +rect 276490 7794 276522 8030 +rect 275902 7710 276522 7794 +rect 275902 7474 275934 7710 +rect 276170 7474 276254 7710 +rect 276490 7474 276522 7710 +rect 275902 7390 276522 7474 +rect 275902 7154 275934 7390 +rect 276170 7154 276254 7390 +rect 276490 7154 276522 7390 +rect 275902 7092 276522 7154 +rect 311902 8030 312522 24394 rect 336742 942458 337362 942520 rect 336742 942222 336774 942458 rect 337010 942222 337094 942458 @@ -21824,18 +41562,6 @@ rect 337010 11174 337094 11410 rect 337330 11174 337362 11410 rect 336742 11112 337362 11174 rect 340462 917510 341082 942922 -rect 376462 943798 377082 943860 -rect 376462 943562 376494 943798 -rect 376730 943562 376814 943798 -rect 377050 943562 377082 943798 -rect 376462 943478 377082 943562 -rect 376462 943242 376494 943478 -rect 376730 943242 376814 943478 -rect 377050 943242 377082 943478 -rect 376462 943158 377082 943242 -rect 376462 942922 376494 943158 -rect 376730 942922 376814 943158 -rect 377050 942922 377082 943158 rect 340462 917274 340494 917510 rect 340730 917274 340814 917510 rect 341050 917274 341082 917510 @@ -22043,19 +41769,497 @@ rect 340462 17190 341082 17274 rect 340462 16954 340494 17190 rect 340730 16954 340814 17190 rect 341050 16954 341082 17190 -rect 304462 10474 304494 10710 -rect 304730 10474 304814 10710 -rect 305050 10474 305082 10710 -rect 304462 10390 305082 10474 -rect 304462 10154 304494 10390 -rect 304730 10154 304814 10390 -rect 305050 10154 305082 10390 -rect 304462 10070 305082 10154 -rect 304462 9834 304494 10070 -rect 304730 9834 304814 10070 -rect 305050 9834 305082 10070 -rect 304462 9772 305082 9834 rect 340462 10710 341082 16954 +rect 340462 10474 340494 10710 +rect 340730 10474 340814 10710 +rect 341050 10474 341082 10710 +rect 340462 10390 341082 10474 +rect 340462 10154 340494 10390 +rect 340730 10154 340814 10390 +rect 341050 10154 341082 10390 +rect 340462 10070 341082 10154 +rect 340462 9834 340494 10070 +rect 340730 9834 340814 10070 +rect 341050 9834 341082 10070 +rect 340462 9772 341082 9834 +rect 344182 921230 344802 944262 +rect 344182 920994 344214 921230 +rect 344450 920994 344534 921230 +rect 344770 920994 344802 921230 +rect 344182 920910 344802 920994 +rect 344182 920674 344214 920910 +rect 344450 920674 344534 920910 +rect 344770 920674 344802 920910 +rect 344182 885230 344802 920674 +rect 344182 884994 344214 885230 +rect 344450 884994 344534 885230 +rect 344770 884994 344802 885230 +rect 344182 884910 344802 884994 +rect 344182 884674 344214 884910 +rect 344450 884674 344534 884910 +rect 344770 884674 344802 884910 +rect 344182 849230 344802 884674 +rect 344182 848994 344214 849230 +rect 344450 848994 344534 849230 +rect 344770 848994 344802 849230 +rect 344182 848910 344802 848994 +rect 344182 848674 344214 848910 +rect 344450 848674 344534 848910 +rect 344770 848674 344802 848910 +rect 344182 813230 344802 848674 +rect 344182 812994 344214 813230 +rect 344450 812994 344534 813230 +rect 344770 812994 344802 813230 +rect 344182 812910 344802 812994 +rect 344182 812674 344214 812910 +rect 344450 812674 344534 812910 +rect 344770 812674 344802 812910 +rect 344182 777230 344802 812674 +rect 344182 776994 344214 777230 +rect 344450 776994 344534 777230 +rect 344770 776994 344802 777230 +rect 344182 776910 344802 776994 +rect 344182 776674 344214 776910 +rect 344450 776674 344534 776910 +rect 344770 776674 344802 776910 +rect 344182 741230 344802 776674 +rect 344182 740994 344214 741230 +rect 344450 740994 344534 741230 +rect 344770 740994 344802 741230 +rect 344182 740910 344802 740994 +rect 344182 740674 344214 740910 +rect 344450 740674 344534 740910 +rect 344770 740674 344802 740910 +rect 344182 705230 344802 740674 +rect 344182 704994 344214 705230 +rect 344450 704994 344534 705230 +rect 344770 704994 344802 705230 +rect 344182 704910 344802 704994 +rect 344182 704674 344214 704910 +rect 344450 704674 344534 704910 +rect 344770 704674 344802 704910 +rect 344182 669230 344802 704674 +rect 344182 668994 344214 669230 +rect 344450 668994 344534 669230 +rect 344770 668994 344802 669230 +rect 344182 668910 344802 668994 +rect 344182 668674 344214 668910 +rect 344450 668674 344534 668910 +rect 344770 668674 344802 668910 +rect 344182 633230 344802 668674 +rect 344182 632994 344214 633230 +rect 344450 632994 344534 633230 +rect 344770 632994 344802 633230 +rect 344182 632910 344802 632994 +rect 344182 632674 344214 632910 +rect 344450 632674 344534 632910 +rect 344770 632674 344802 632910 +rect 344182 597230 344802 632674 +rect 344182 596994 344214 597230 +rect 344450 596994 344534 597230 +rect 344770 596994 344802 597230 +rect 344182 596910 344802 596994 +rect 344182 596674 344214 596910 +rect 344450 596674 344534 596910 +rect 344770 596674 344802 596910 +rect 344182 561230 344802 596674 +rect 344182 560994 344214 561230 +rect 344450 560994 344534 561230 +rect 344770 560994 344802 561230 +rect 344182 560910 344802 560994 +rect 344182 560674 344214 560910 +rect 344450 560674 344534 560910 +rect 344770 560674 344802 560910 +rect 344182 525230 344802 560674 +rect 344182 524994 344214 525230 +rect 344450 524994 344534 525230 +rect 344770 524994 344802 525230 +rect 344182 524910 344802 524994 +rect 344182 524674 344214 524910 +rect 344450 524674 344534 524910 +rect 344770 524674 344802 524910 +rect 344182 489230 344802 524674 +rect 344182 488994 344214 489230 +rect 344450 488994 344534 489230 +rect 344770 488994 344802 489230 +rect 344182 488910 344802 488994 +rect 344182 488674 344214 488910 +rect 344450 488674 344534 488910 +rect 344770 488674 344802 488910 +rect 344182 453230 344802 488674 +rect 344182 452994 344214 453230 +rect 344450 452994 344534 453230 +rect 344770 452994 344802 453230 +rect 344182 452910 344802 452994 +rect 344182 452674 344214 452910 +rect 344450 452674 344534 452910 +rect 344770 452674 344802 452910 +rect 344182 417230 344802 452674 +rect 344182 416994 344214 417230 +rect 344450 416994 344534 417230 +rect 344770 416994 344802 417230 +rect 344182 416910 344802 416994 +rect 344182 416674 344214 416910 +rect 344450 416674 344534 416910 +rect 344770 416674 344802 416910 +rect 344182 381230 344802 416674 +rect 344182 380994 344214 381230 +rect 344450 380994 344534 381230 +rect 344770 380994 344802 381230 +rect 344182 380910 344802 380994 +rect 344182 380674 344214 380910 +rect 344450 380674 344534 380910 +rect 344770 380674 344802 380910 +rect 344182 345230 344802 380674 +rect 344182 344994 344214 345230 +rect 344450 344994 344534 345230 +rect 344770 344994 344802 345230 +rect 344182 344910 344802 344994 +rect 344182 344674 344214 344910 +rect 344450 344674 344534 344910 +rect 344770 344674 344802 344910 +rect 344182 309230 344802 344674 +rect 344182 308994 344214 309230 +rect 344450 308994 344534 309230 +rect 344770 308994 344802 309230 +rect 344182 308910 344802 308994 +rect 344182 308674 344214 308910 +rect 344450 308674 344534 308910 +rect 344770 308674 344802 308910 +rect 344182 273230 344802 308674 +rect 344182 272994 344214 273230 +rect 344450 272994 344534 273230 +rect 344770 272994 344802 273230 +rect 344182 272910 344802 272994 +rect 344182 272674 344214 272910 +rect 344450 272674 344534 272910 +rect 344770 272674 344802 272910 +rect 344182 237230 344802 272674 +rect 344182 236994 344214 237230 +rect 344450 236994 344534 237230 +rect 344770 236994 344802 237230 +rect 344182 236910 344802 236994 +rect 344182 236674 344214 236910 +rect 344450 236674 344534 236910 +rect 344770 236674 344802 236910 +rect 344182 201230 344802 236674 +rect 344182 200994 344214 201230 +rect 344450 200994 344534 201230 +rect 344770 200994 344802 201230 +rect 344182 200910 344802 200994 +rect 344182 200674 344214 200910 +rect 344450 200674 344534 200910 +rect 344770 200674 344802 200910 +rect 344182 165230 344802 200674 +rect 344182 164994 344214 165230 +rect 344450 164994 344534 165230 +rect 344770 164994 344802 165230 +rect 344182 164910 344802 164994 +rect 344182 164674 344214 164910 +rect 344450 164674 344534 164910 +rect 344770 164674 344802 164910 +rect 344182 129230 344802 164674 +rect 344182 128994 344214 129230 +rect 344450 128994 344534 129230 +rect 344770 128994 344802 129230 +rect 344182 128910 344802 128994 +rect 344182 128674 344214 128910 +rect 344450 128674 344534 128910 +rect 344770 128674 344802 128910 +rect 344182 93230 344802 128674 +rect 344182 92994 344214 93230 +rect 344450 92994 344534 93230 +rect 344770 92994 344802 93230 +rect 344182 92910 344802 92994 +rect 344182 92674 344214 92910 +rect 344450 92674 344534 92910 +rect 344770 92674 344802 92910 +rect 344182 57230 344802 92674 +rect 344182 56994 344214 57230 +rect 344450 56994 344534 57230 +rect 344770 56994 344802 57230 +rect 344182 56910 344802 56994 +rect 344182 56674 344214 56910 +rect 344450 56674 344534 56910 +rect 344770 56674 344802 56910 +rect 344182 21230 344802 56674 +rect 344182 20994 344214 21230 +rect 344450 20994 344534 21230 +rect 344770 20994 344802 21230 +rect 344182 20910 344802 20994 +rect 344182 20674 344214 20910 +rect 344450 20674 344534 20910 +rect 344770 20674 344802 20910 +rect 344182 9370 344802 20674 +rect 344182 9134 344214 9370 +rect 344450 9134 344534 9370 +rect 344770 9134 344802 9370 +rect 344182 9050 344802 9134 +rect 344182 8814 344214 9050 +rect 344450 8814 344534 9050 +rect 344770 8814 344802 9050 +rect 344182 8730 344802 8814 +rect 344182 8494 344214 8730 +rect 344450 8494 344534 8730 +rect 344770 8494 344802 8730 +rect 344182 8432 344802 8494 +rect 347902 924950 348522 945602 +rect 383902 946478 384522 946540 +rect 383902 946242 383934 946478 +rect 384170 946242 384254 946478 +rect 384490 946242 384522 946478 +rect 383902 946158 384522 946242 +rect 383902 945922 383934 946158 +rect 384170 945922 384254 946158 +rect 384490 945922 384522 946158 +rect 383902 945838 384522 945922 +rect 383902 945602 383934 945838 +rect 384170 945602 384254 945838 +rect 384490 945602 384522 945838 +rect 380182 945138 380802 945200 +rect 380182 944902 380214 945138 +rect 380450 944902 380534 945138 +rect 380770 944902 380802 945138 +rect 380182 944818 380802 944902 +rect 380182 944582 380214 944818 +rect 380450 944582 380534 944818 +rect 380770 944582 380802 944818 +rect 380182 944498 380802 944582 +rect 380182 944262 380214 944498 +rect 380450 944262 380534 944498 +rect 380770 944262 380802 944498 +rect 376462 943798 377082 943860 +rect 376462 943562 376494 943798 +rect 376730 943562 376814 943798 +rect 377050 943562 377082 943798 +rect 376462 943478 377082 943562 +rect 376462 943242 376494 943478 +rect 376730 943242 376814 943478 +rect 377050 943242 377082 943478 +rect 376462 943158 377082 943242 +rect 376462 942922 376494 943158 +rect 376730 942922 376814 943158 +rect 377050 942922 377082 943158 +rect 347902 924714 347934 924950 +rect 348170 924714 348254 924950 +rect 348490 924714 348522 924950 +rect 347902 924630 348522 924714 +rect 347902 924394 347934 924630 +rect 348170 924394 348254 924630 +rect 348490 924394 348522 924630 +rect 347902 888950 348522 924394 +rect 347902 888714 347934 888950 +rect 348170 888714 348254 888950 +rect 348490 888714 348522 888950 +rect 347902 888630 348522 888714 +rect 347902 888394 347934 888630 +rect 348170 888394 348254 888630 +rect 348490 888394 348522 888630 +rect 347902 852950 348522 888394 +rect 347902 852714 347934 852950 +rect 348170 852714 348254 852950 +rect 348490 852714 348522 852950 +rect 347902 852630 348522 852714 +rect 347902 852394 347934 852630 +rect 348170 852394 348254 852630 +rect 348490 852394 348522 852630 +rect 347902 816950 348522 852394 +rect 347902 816714 347934 816950 +rect 348170 816714 348254 816950 +rect 348490 816714 348522 816950 +rect 347902 816630 348522 816714 +rect 347902 816394 347934 816630 +rect 348170 816394 348254 816630 +rect 348490 816394 348522 816630 +rect 347902 780950 348522 816394 +rect 347902 780714 347934 780950 +rect 348170 780714 348254 780950 +rect 348490 780714 348522 780950 +rect 347902 780630 348522 780714 +rect 347902 780394 347934 780630 +rect 348170 780394 348254 780630 +rect 348490 780394 348522 780630 +rect 347902 744950 348522 780394 +rect 347902 744714 347934 744950 +rect 348170 744714 348254 744950 +rect 348490 744714 348522 744950 +rect 347902 744630 348522 744714 +rect 347902 744394 347934 744630 +rect 348170 744394 348254 744630 +rect 348490 744394 348522 744630 +rect 347902 708950 348522 744394 +rect 347902 708714 347934 708950 +rect 348170 708714 348254 708950 +rect 348490 708714 348522 708950 +rect 347902 708630 348522 708714 +rect 347902 708394 347934 708630 +rect 348170 708394 348254 708630 +rect 348490 708394 348522 708630 +rect 347902 672950 348522 708394 +rect 347902 672714 347934 672950 +rect 348170 672714 348254 672950 +rect 348490 672714 348522 672950 +rect 347902 672630 348522 672714 +rect 347902 672394 347934 672630 +rect 348170 672394 348254 672630 +rect 348490 672394 348522 672630 +rect 347902 636950 348522 672394 +rect 347902 636714 347934 636950 +rect 348170 636714 348254 636950 +rect 348490 636714 348522 636950 +rect 347902 636630 348522 636714 +rect 347902 636394 347934 636630 +rect 348170 636394 348254 636630 +rect 348490 636394 348522 636630 +rect 347902 600950 348522 636394 +rect 347902 600714 347934 600950 +rect 348170 600714 348254 600950 +rect 348490 600714 348522 600950 +rect 347902 600630 348522 600714 +rect 347902 600394 347934 600630 +rect 348170 600394 348254 600630 +rect 348490 600394 348522 600630 +rect 347902 564950 348522 600394 +rect 347902 564714 347934 564950 +rect 348170 564714 348254 564950 +rect 348490 564714 348522 564950 +rect 347902 564630 348522 564714 +rect 347902 564394 347934 564630 +rect 348170 564394 348254 564630 +rect 348490 564394 348522 564630 +rect 347902 528950 348522 564394 +rect 347902 528714 347934 528950 +rect 348170 528714 348254 528950 +rect 348490 528714 348522 528950 +rect 347902 528630 348522 528714 +rect 347902 528394 347934 528630 +rect 348170 528394 348254 528630 +rect 348490 528394 348522 528630 +rect 347902 492950 348522 528394 +rect 347902 492714 347934 492950 +rect 348170 492714 348254 492950 +rect 348490 492714 348522 492950 +rect 347902 492630 348522 492714 +rect 347902 492394 347934 492630 +rect 348170 492394 348254 492630 +rect 348490 492394 348522 492630 +rect 347902 456950 348522 492394 +rect 347902 456714 347934 456950 +rect 348170 456714 348254 456950 +rect 348490 456714 348522 456950 +rect 347902 456630 348522 456714 +rect 347902 456394 347934 456630 +rect 348170 456394 348254 456630 +rect 348490 456394 348522 456630 +rect 347902 420950 348522 456394 +rect 347902 420714 347934 420950 +rect 348170 420714 348254 420950 +rect 348490 420714 348522 420950 +rect 347902 420630 348522 420714 +rect 347902 420394 347934 420630 +rect 348170 420394 348254 420630 +rect 348490 420394 348522 420630 +rect 347902 384950 348522 420394 +rect 347902 384714 347934 384950 +rect 348170 384714 348254 384950 +rect 348490 384714 348522 384950 +rect 347902 384630 348522 384714 +rect 347902 384394 347934 384630 +rect 348170 384394 348254 384630 +rect 348490 384394 348522 384630 +rect 347902 348950 348522 384394 +rect 347902 348714 347934 348950 +rect 348170 348714 348254 348950 +rect 348490 348714 348522 348950 +rect 347902 348630 348522 348714 +rect 347902 348394 347934 348630 +rect 348170 348394 348254 348630 +rect 348490 348394 348522 348630 +rect 347902 312950 348522 348394 +rect 347902 312714 347934 312950 +rect 348170 312714 348254 312950 +rect 348490 312714 348522 312950 +rect 347902 312630 348522 312714 +rect 347902 312394 347934 312630 +rect 348170 312394 348254 312630 +rect 348490 312394 348522 312630 +rect 347902 276950 348522 312394 +rect 347902 276714 347934 276950 +rect 348170 276714 348254 276950 +rect 348490 276714 348522 276950 +rect 347902 276630 348522 276714 +rect 347902 276394 347934 276630 +rect 348170 276394 348254 276630 +rect 348490 276394 348522 276630 +rect 347902 240950 348522 276394 +rect 347902 240714 347934 240950 +rect 348170 240714 348254 240950 +rect 348490 240714 348522 240950 +rect 347902 240630 348522 240714 +rect 347902 240394 347934 240630 +rect 348170 240394 348254 240630 +rect 348490 240394 348522 240630 +rect 347902 204950 348522 240394 +rect 347902 204714 347934 204950 +rect 348170 204714 348254 204950 +rect 348490 204714 348522 204950 +rect 347902 204630 348522 204714 +rect 347902 204394 347934 204630 +rect 348170 204394 348254 204630 +rect 348490 204394 348522 204630 +rect 347902 168950 348522 204394 +rect 347902 168714 347934 168950 +rect 348170 168714 348254 168950 +rect 348490 168714 348522 168950 +rect 347902 168630 348522 168714 +rect 347902 168394 347934 168630 +rect 348170 168394 348254 168630 +rect 348490 168394 348522 168630 +rect 347902 132950 348522 168394 +rect 347902 132714 347934 132950 +rect 348170 132714 348254 132950 +rect 348490 132714 348522 132950 +rect 347902 132630 348522 132714 +rect 347902 132394 347934 132630 +rect 348170 132394 348254 132630 +rect 348490 132394 348522 132630 +rect 347902 96950 348522 132394 +rect 347902 96714 347934 96950 +rect 348170 96714 348254 96950 +rect 348490 96714 348522 96950 +rect 347902 96630 348522 96714 +rect 347902 96394 347934 96630 +rect 348170 96394 348254 96630 +rect 348490 96394 348522 96630 +rect 347902 60950 348522 96394 +rect 347902 60714 347934 60950 +rect 348170 60714 348254 60950 +rect 348490 60714 348522 60950 +rect 347902 60630 348522 60714 +rect 347902 60394 347934 60630 +rect 348170 60394 348254 60630 +rect 348490 60394 348522 60630 +rect 347902 24950 348522 60394 +rect 347902 24714 347934 24950 +rect 348170 24714 348254 24950 +rect 348490 24714 348522 24950 +rect 347902 24630 348522 24714 +rect 347902 24394 347934 24630 +rect 348170 24394 348254 24630 +rect 348490 24394 348522 24630 +rect 311902 7794 311934 8030 +rect 312170 7794 312254 8030 +rect 312490 7794 312522 8030 +rect 311902 7710 312522 7794 +rect 311902 7474 311934 7710 +rect 312170 7474 312254 7710 +rect 312490 7474 312522 7710 +rect 311902 7390 312522 7474 +rect 311902 7154 311934 7390 +rect 312170 7154 312254 7390 +rect 312490 7154 312522 7390 +rect 311902 7092 312522 7154 +rect 347902 8030 348522 24394 rect 372742 942458 373362 942520 rect 372742 942222 372774 942458 rect 373010 942222 373094 942458 @@ -22290,18 +42494,6 @@ rect 373010 11174 373094 11410 rect 373330 11174 373362 11410 rect 372742 11112 373362 11174 rect 376462 917510 377082 942922 -rect 412462 943798 413082 943860 -rect 412462 943562 412494 943798 -rect 412730 943562 412814 943798 -rect 413050 943562 413082 943798 -rect 412462 943478 413082 943562 -rect 412462 943242 412494 943478 -rect 412730 943242 412814 943478 -rect 413050 943242 413082 943478 -rect 412462 943158 413082 943242 -rect 412462 942922 412494 943158 -rect 412730 942922 412814 943158 -rect 413050 942922 413082 943158 rect 376462 917274 376494 917510 rect 376730 917274 376814 917510 rect 377050 917274 377082 917510 @@ -22509,19 +42701,497 @@ rect 376462 17190 377082 17274 rect 376462 16954 376494 17190 rect 376730 16954 376814 17190 rect 377050 16954 377082 17190 -rect 340462 10474 340494 10710 -rect 340730 10474 340814 10710 -rect 341050 10474 341082 10710 -rect 340462 10390 341082 10474 -rect 340462 10154 340494 10390 -rect 340730 10154 340814 10390 -rect 341050 10154 341082 10390 -rect 340462 10070 341082 10154 -rect 340462 9834 340494 10070 -rect 340730 9834 340814 10070 -rect 341050 9834 341082 10070 -rect 340462 9772 341082 9834 rect 376462 10710 377082 16954 +rect 376462 10474 376494 10710 +rect 376730 10474 376814 10710 +rect 377050 10474 377082 10710 +rect 376462 10390 377082 10474 +rect 376462 10154 376494 10390 +rect 376730 10154 376814 10390 +rect 377050 10154 377082 10390 +rect 376462 10070 377082 10154 +rect 376462 9834 376494 10070 +rect 376730 9834 376814 10070 +rect 377050 9834 377082 10070 +rect 376462 9772 377082 9834 +rect 380182 921230 380802 944262 +rect 380182 920994 380214 921230 +rect 380450 920994 380534 921230 +rect 380770 920994 380802 921230 +rect 380182 920910 380802 920994 +rect 380182 920674 380214 920910 +rect 380450 920674 380534 920910 +rect 380770 920674 380802 920910 +rect 380182 885230 380802 920674 +rect 380182 884994 380214 885230 +rect 380450 884994 380534 885230 +rect 380770 884994 380802 885230 +rect 380182 884910 380802 884994 +rect 380182 884674 380214 884910 +rect 380450 884674 380534 884910 +rect 380770 884674 380802 884910 +rect 380182 849230 380802 884674 +rect 380182 848994 380214 849230 +rect 380450 848994 380534 849230 +rect 380770 848994 380802 849230 +rect 380182 848910 380802 848994 +rect 380182 848674 380214 848910 +rect 380450 848674 380534 848910 +rect 380770 848674 380802 848910 +rect 380182 813230 380802 848674 +rect 380182 812994 380214 813230 +rect 380450 812994 380534 813230 +rect 380770 812994 380802 813230 +rect 380182 812910 380802 812994 +rect 380182 812674 380214 812910 +rect 380450 812674 380534 812910 +rect 380770 812674 380802 812910 +rect 380182 777230 380802 812674 +rect 380182 776994 380214 777230 +rect 380450 776994 380534 777230 +rect 380770 776994 380802 777230 +rect 380182 776910 380802 776994 +rect 380182 776674 380214 776910 +rect 380450 776674 380534 776910 +rect 380770 776674 380802 776910 +rect 380182 741230 380802 776674 +rect 380182 740994 380214 741230 +rect 380450 740994 380534 741230 +rect 380770 740994 380802 741230 +rect 380182 740910 380802 740994 +rect 380182 740674 380214 740910 +rect 380450 740674 380534 740910 +rect 380770 740674 380802 740910 +rect 380182 705230 380802 740674 +rect 380182 704994 380214 705230 +rect 380450 704994 380534 705230 +rect 380770 704994 380802 705230 +rect 380182 704910 380802 704994 +rect 380182 704674 380214 704910 +rect 380450 704674 380534 704910 +rect 380770 704674 380802 704910 +rect 380182 669230 380802 704674 +rect 380182 668994 380214 669230 +rect 380450 668994 380534 669230 +rect 380770 668994 380802 669230 +rect 380182 668910 380802 668994 +rect 380182 668674 380214 668910 +rect 380450 668674 380534 668910 +rect 380770 668674 380802 668910 +rect 380182 633230 380802 668674 +rect 380182 632994 380214 633230 +rect 380450 632994 380534 633230 +rect 380770 632994 380802 633230 +rect 380182 632910 380802 632994 +rect 380182 632674 380214 632910 +rect 380450 632674 380534 632910 +rect 380770 632674 380802 632910 +rect 380182 597230 380802 632674 +rect 380182 596994 380214 597230 +rect 380450 596994 380534 597230 +rect 380770 596994 380802 597230 +rect 380182 596910 380802 596994 +rect 380182 596674 380214 596910 +rect 380450 596674 380534 596910 +rect 380770 596674 380802 596910 +rect 380182 561230 380802 596674 +rect 380182 560994 380214 561230 +rect 380450 560994 380534 561230 +rect 380770 560994 380802 561230 +rect 380182 560910 380802 560994 +rect 380182 560674 380214 560910 +rect 380450 560674 380534 560910 +rect 380770 560674 380802 560910 +rect 380182 525230 380802 560674 +rect 380182 524994 380214 525230 +rect 380450 524994 380534 525230 +rect 380770 524994 380802 525230 +rect 380182 524910 380802 524994 +rect 380182 524674 380214 524910 +rect 380450 524674 380534 524910 +rect 380770 524674 380802 524910 +rect 380182 489230 380802 524674 +rect 380182 488994 380214 489230 +rect 380450 488994 380534 489230 +rect 380770 488994 380802 489230 +rect 380182 488910 380802 488994 +rect 380182 488674 380214 488910 +rect 380450 488674 380534 488910 +rect 380770 488674 380802 488910 +rect 380182 453230 380802 488674 +rect 380182 452994 380214 453230 +rect 380450 452994 380534 453230 +rect 380770 452994 380802 453230 +rect 380182 452910 380802 452994 +rect 380182 452674 380214 452910 +rect 380450 452674 380534 452910 +rect 380770 452674 380802 452910 +rect 380182 417230 380802 452674 +rect 380182 416994 380214 417230 +rect 380450 416994 380534 417230 +rect 380770 416994 380802 417230 +rect 380182 416910 380802 416994 +rect 380182 416674 380214 416910 +rect 380450 416674 380534 416910 +rect 380770 416674 380802 416910 +rect 380182 381230 380802 416674 +rect 380182 380994 380214 381230 +rect 380450 380994 380534 381230 +rect 380770 380994 380802 381230 +rect 380182 380910 380802 380994 +rect 380182 380674 380214 380910 +rect 380450 380674 380534 380910 +rect 380770 380674 380802 380910 +rect 380182 345230 380802 380674 +rect 380182 344994 380214 345230 +rect 380450 344994 380534 345230 +rect 380770 344994 380802 345230 +rect 380182 344910 380802 344994 +rect 380182 344674 380214 344910 +rect 380450 344674 380534 344910 +rect 380770 344674 380802 344910 +rect 380182 309230 380802 344674 +rect 380182 308994 380214 309230 +rect 380450 308994 380534 309230 +rect 380770 308994 380802 309230 +rect 380182 308910 380802 308994 +rect 380182 308674 380214 308910 +rect 380450 308674 380534 308910 +rect 380770 308674 380802 308910 +rect 380182 273230 380802 308674 +rect 380182 272994 380214 273230 +rect 380450 272994 380534 273230 +rect 380770 272994 380802 273230 +rect 380182 272910 380802 272994 +rect 380182 272674 380214 272910 +rect 380450 272674 380534 272910 +rect 380770 272674 380802 272910 +rect 380182 237230 380802 272674 +rect 380182 236994 380214 237230 +rect 380450 236994 380534 237230 +rect 380770 236994 380802 237230 +rect 380182 236910 380802 236994 +rect 380182 236674 380214 236910 +rect 380450 236674 380534 236910 +rect 380770 236674 380802 236910 +rect 380182 201230 380802 236674 +rect 380182 200994 380214 201230 +rect 380450 200994 380534 201230 +rect 380770 200994 380802 201230 +rect 380182 200910 380802 200994 +rect 380182 200674 380214 200910 +rect 380450 200674 380534 200910 +rect 380770 200674 380802 200910 +rect 380182 165230 380802 200674 +rect 380182 164994 380214 165230 +rect 380450 164994 380534 165230 +rect 380770 164994 380802 165230 +rect 380182 164910 380802 164994 +rect 380182 164674 380214 164910 +rect 380450 164674 380534 164910 +rect 380770 164674 380802 164910 +rect 380182 129230 380802 164674 +rect 380182 128994 380214 129230 +rect 380450 128994 380534 129230 +rect 380770 128994 380802 129230 +rect 380182 128910 380802 128994 +rect 380182 128674 380214 128910 +rect 380450 128674 380534 128910 +rect 380770 128674 380802 128910 +rect 380182 93230 380802 128674 +rect 380182 92994 380214 93230 +rect 380450 92994 380534 93230 +rect 380770 92994 380802 93230 +rect 380182 92910 380802 92994 +rect 380182 92674 380214 92910 +rect 380450 92674 380534 92910 +rect 380770 92674 380802 92910 +rect 380182 57230 380802 92674 +rect 380182 56994 380214 57230 +rect 380450 56994 380534 57230 +rect 380770 56994 380802 57230 +rect 380182 56910 380802 56994 +rect 380182 56674 380214 56910 +rect 380450 56674 380534 56910 +rect 380770 56674 380802 56910 +rect 380182 21230 380802 56674 +rect 380182 20994 380214 21230 +rect 380450 20994 380534 21230 +rect 380770 20994 380802 21230 +rect 380182 20910 380802 20994 +rect 380182 20674 380214 20910 +rect 380450 20674 380534 20910 +rect 380770 20674 380802 20910 +rect 380182 9370 380802 20674 +rect 380182 9134 380214 9370 +rect 380450 9134 380534 9370 +rect 380770 9134 380802 9370 +rect 380182 9050 380802 9134 +rect 380182 8814 380214 9050 +rect 380450 8814 380534 9050 +rect 380770 8814 380802 9050 +rect 380182 8730 380802 8814 +rect 380182 8494 380214 8730 +rect 380450 8494 380534 8730 +rect 380770 8494 380802 8730 +rect 380182 8432 380802 8494 +rect 383902 924950 384522 945602 +rect 419902 946478 420522 946540 +rect 419902 946242 419934 946478 +rect 420170 946242 420254 946478 +rect 420490 946242 420522 946478 +rect 419902 946158 420522 946242 +rect 419902 945922 419934 946158 +rect 420170 945922 420254 946158 +rect 420490 945922 420522 946158 +rect 419902 945838 420522 945922 +rect 419902 945602 419934 945838 +rect 420170 945602 420254 945838 +rect 420490 945602 420522 945838 +rect 416182 945138 416802 945200 +rect 416182 944902 416214 945138 +rect 416450 944902 416534 945138 +rect 416770 944902 416802 945138 +rect 416182 944818 416802 944902 +rect 416182 944582 416214 944818 +rect 416450 944582 416534 944818 +rect 416770 944582 416802 944818 +rect 416182 944498 416802 944582 +rect 416182 944262 416214 944498 +rect 416450 944262 416534 944498 +rect 416770 944262 416802 944498 +rect 412462 943798 413082 943860 +rect 412462 943562 412494 943798 +rect 412730 943562 412814 943798 +rect 413050 943562 413082 943798 +rect 412462 943478 413082 943562 +rect 412462 943242 412494 943478 +rect 412730 943242 412814 943478 +rect 413050 943242 413082 943478 +rect 412462 943158 413082 943242 +rect 412462 942922 412494 943158 +rect 412730 942922 412814 943158 +rect 413050 942922 413082 943158 +rect 383902 924714 383934 924950 +rect 384170 924714 384254 924950 +rect 384490 924714 384522 924950 +rect 383902 924630 384522 924714 +rect 383902 924394 383934 924630 +rect 384170 924394 384254 924630 +rect 384490 924394 384522 924630 +rect 383902 888950 384522 924394 +rect 383902 888714 383934 888950 +rect 384170 888714 384254 888950 +rect 384490 888714 384522 888950 +rect 383902 888630 384522 888714 +rect 383902 888394 383934 888630 +rect 384170 888394 384254 888630 +rect 384490 888394 384522 888630 +rect 383902 852950 384522 888394 +rect 383902 852714 383934 852950 +rect 384170 852714 384254 852950 +rect 384490 852714 384522 852950 +rect 383902 852630 384522 852714 +rect 383902 852394 383934 852630 +rect 384170 852394 384254 852630 +rect 384490 852394 384522 852630 +rect 383902 816950 384522 852394 +rect 383902 816714 383934 816950 +rect 384170 816714 384254 816950 +rect 384490 816714 384522 816950 +rect 383902 816630 384522 816714 +rect 383902 816394 383934 816630 +rect 384170 816394 384254 816630 +rect 384490 816394 384522 816630 +rect 383902 780950 384522 816394 +rect 383902 780714 383934 780950 +rect 384170 780714 384254 780950 +rect 384490 780714 384522 780950 +rect 383902 780630 384522 780714 +rect 383902 780394 383934 780630 +rect 384170 780394 384254 780630 +rect 384490 780394 384522 780630 +rect 383902 744950 384522 780394 +rect 383902 744714 383934 744950 +rect 384170 744714 384254 744950 +rect 384490 744714 384522 744950 +rect 383902 744630 384522 744714 +rect 383902 744394 383934 744630 +rect 384170 744394 384254 744630 +rect 384490 744394 384522 744630 +rect 383902 708950 384522 744394 +rect 383902 708714 383934 708950 +rect 384170 708714 384254 708950 +rect 384490 708714 384522 708950 +rect 383902 708630 384522 708714 +rect 383902 708394 383934 708630 +rect 384170 708394 384254 708630 +rect 384490 708394 384522 708630 +rect 383902 672950 384522 708394 +rect 383902 672714 383934 672950 +rect 384170 672714 384254 672950 +rect 384490 672714 384522 672950 +rect 383902 672630 384522 672714 +rect 383902 672394 383934 672630 +rect 384170 672394 384254 672630 +rect 384490 672394 384522 672630 +rect 383902 636950 384522 672394 +rect 383902 636714 383934 636950 +rect 384170 636714 384254 636950 +rect 384490 636714 384522 636950 +rect 383902 636630 384522 636714 +rect 383902 636394 383934 636630 +rect 384170 636394 384254 636630 +rect 384490 636394 384522 636630 +rect 383902 600950 384522 636394 +rect 383902 600714 383934 600950 +rect 384170 600714 384254 600950 +rect 384490 600714 384522 600950 +rect 383902 600630 384522 600714 +rect 383902 600394 383934 600630 +rect 384170 600394 384254 600630 +rect 384490 600394 384522 600630 +rect 383902 564950 384522 600394 +rect 383902 564714 383934 564950 +rect 384170 564714 384254 564950 +rect 384490 564714 384522 564950 +rect 383902 564630 384522 564714 +rect 383902 564394 383934 564630 +rect 384170 564394 384254 564630 +rect 384490 564394 384522 564630 +rect 383902 528950 384522 564394 +rect 383902 528714 383934 528950 +rect 384170 528714 384254 528950 +rect 384490 528714 384522 528950 +rect 383902 528630 384522 528714 +rect 383902 528394 383934 528630 +rect 384170 528394 384254 528630 +rect 384490 528394 384522 528630 +rect 383902 492950 384522 528394 +rect 383902 492714 383934 492950 +rect 384170 492714 384254 492950 +rect 384490 492714 384522 492950 +rect 383902 492630 384522 492714 +rect 383902 492394 383934 492630 +rect 384170 492394 384254 492630 +rect 384490 492394 384522 492630 +rect 383902 456950 384522 492394 +rect 383902 456714 383934 456950 +rect 384170 456714 384254 456950 +rect 384490 456714 384522 456950 +rect 383902 456630 384522 456714 +rect 383902 456394 383934 456630 +rect 384170 456394 384254 456630 +rect 384490 456394 384522 456630 +rect 383902 420950 384522 456394 +rect 383902 420714 383934 420950 +rect 384170 420714 384254 420950 +rect 384490 420714 384522 420950 +rect 383902 420630 384522 420714 +rect 383902 420394 383934 420630 +rect 384170 420394 384254 420630 +rect 384490 420394 384522 420630 +rect 383902 384950 384522 420394 +rect 383902 384714 383934 384950 +rect 384170 384714 384254 384950 +rect 384490 384714 384522 384950 +rect 383902 384630 384522 384714 +rect 383902 384394 383934 384630 +rect 384170 384394 384254 384630 +rect 384490 384394 384522 384630 +rect 383902 348950 384522 384394 +rect 383902 348714 383934 348950 +rect 384170 348714 384254 348950 +rect 384490 348714 384522 348950 +rect 383902 348630 384522 348714 +rect 383902 348394 383934 348630 +rect 384170 348394 384254 348630 +rect 384490 348394 384522 348630 +rect 383902 312950 384522 348394 +rect 383902 312714 383934 312950 +rect 384170 312714 384254 312950 +rect 384490 312714 384522 312950 +rect 383902 312630 384522 312714 +rect 383902 312394 383934 312630 +rect 384170 312394 384254 312630 +rect 384490 312394 384522 312630 +rect 383902 276950 384522 312394 +rect 383902 276714 383934 276950 +rect 384170 276714 384254 276950 +rect 384490 276714 384522 276950 +rect 383902 276630 384522 276714 +rect 383902 276394 383934 276630 +rect 384170 276394 384254 276630 +rect 384490 276394 384522 276630 +rect 383902 240950 384522 276394 +rect 383902 240714 383934 240950 +rect 384170 240714 384254 240950 +rect 384490 240714 384522 240950 +rect 383902 240630 384522 240714 +rect 383902 240394 383934 240630 +rect 384170 240394 384254 240630 +rect 384490 240394 384522 240630 +rect 383902 204950 384522 240394 +rect 383902 204714 383934 204950 +rect 384170 204714 384254 204950 +rect 384490 204714 384522 204950 +rect 383902 204630 384522 204714 +rect 383902 204394 383934 204630 +rect 384170 204394 384254 204630 +rect 384490 204394 384522 204630 +rect 383902 168950 384522 204394 +rect 383902 168714 383934 168950 +rect 384170 168714 384254 168950 +rect 384490 168714 384522 168950 +rect 383902 168630 384522 168714 +rect 383902 168394 383934 168630 +rect 384170 168394 384254 168630 +rect 384490 168394 384522 168630 +rect 383902 132950 384522 168394 +rect 383902 132714 383934 132950 +rect 384170 132714 384254 132950 +rect 384490 132714 384522 132950 +rect 383902 132630 384522 132714 +rect 383902 132394 383934 132630 +rect 384170 132394 384254 132630 +rect 384490 132394 384522 132630 +rect 383902 96950 384522 132394 +rect 383902 96714 383934 96950 +rect 384170 96714 384254 96950 +rect 384490 96714 384522 96950 +rect 383902 96630 384522 96714 +rect 383902 96394 383934 96630 +rect 384170 96394 384254 96630 +rect 384490 96394 384522 96630 +rect 383902 60950 384522 96394 +rect 383902 60714 383934 60950 +rect 384170 60714 384254 60950 +rect 384490 60714 384522 60950 +rect 383902 60630 384522 60714 +rect 383902 60394 383934 60630 +rect 384170 60394 384254 60630 +rect 384490 60394 384522 60630 +rect 383902 24950 384522 60394 +rect 383902 24714 383934 24950 +rect 384170 24714 384254 24950 +rect 384490 24714 384522 24950 +rect 383902 24630 384522 24714 +rect 383902 24394 383934 24630 +rect 384170 24394 384254 24630 +rect 384490 24394 384522 24630 +rect 347902 7794 347934 8030 +rect 348170 7794 348254 8030 +rect 348490 7794 348522 8030 +rect 347902 7710 348522 7794 +rect 347902 7474 347934 7710 +rect 348170 7474 348254 7710 +rect 348490 7474 348522 7710 +rect 347902 7390 348522 7474 +rect 347902 7154 347934 7390 +rect 348170 7154 348254 7390 +rect 348490 7154 348522 7390 +rect 347902 7092 348522 7154 +rect 383902 8030 384522 24394 rect 408742 942458 409362 942520 rect 408742 942222 408774 942458 rect 409010 942222 409094 942458 @@ -22756,18 +43426,6 @@ rect 409010 11174 409094 11410 rect 409330 11174 409362 11410 rect 408742 11112 409362 11174 rect 412462 917510 413082 942922 -rect 448462 943798 449082 943860 -rect 448462 943562 448494 943798 -rect 448730 943562 448814 943798 -rect 449050 943562 449082 943798 -rect 448462 943478 449082 943562 -rect 448462 943242 448494 943478 -rect 448730 943242 448814 943478 -rect 449050 943242 449082 943478 -rect 448462 943158 449082 943242 -rect 448462 942922 448494 943158 -rect 448730 942922 448814 943158 -rect 449050 942922 449082 943158 rect 412462 917274 412494 917510 rect 412730 917274 412814 917510 rect 413050 917274 413082 917510 @@ -22975,19 +43633,497 @@ rect 412462 17190 413082 17274 rect 412462 16954 412494 17190 rect 412730 16954 412814 17190 rect 413050 16954 413082 17190 -rect 376462 10474 376494 10710 -rect 376730 10474 376814 10710 -rect 377050 10474 377082 10710 -rect 376462 10390 377082 10474 -rect 376462 10154 376494 10390 -rect 376730 10154 376814 10390 -rect 377050 10154 377082 10390 -rect 376462 10070 377082 10154 -rect 376462 9834 376494 10070 -rect 376730 9834 376814 10070 -rect 377050 9834 377082 10070 -rect 376462 9772 377082 9834 rect 412462 10710 413082 16954 +rect 412462 10474 412494 10710 +rect 412730 10474 412814 10710 +rect 413050 10474 413082 10710 +rect 412462 10390 413082 10474 +rect 412462 10154 412494 10390 +rect 412730 10154 412814 10390 +rect 413050 10154 413082 10390 +rect 412462 10070 413082 10154 +rect 412462 9834 412494 10070 +rect 412730 9834 412814 10070 +rect 413050 9834 413082 10070 +rect 412462 9772 413082 9834 +rect 416182 921230 416802 944262 +rect 416182 920994 416214 921230 +rect 416450 920994 416534 921230 +rect 416770 920994 416802 921230 +rect 416182 920910 416802 920994 +rect 416182 920674 416214 920910 +rect 416450 920674 416534 920910 +rect 416770 920674 416802 920910 +rect 416182 885230 416802 920674 +rect 416182 884994 416214 885230 +rect 416450 884994 416534 885230 +rect 416770 884994 416802 885230 +rect 416182 884910 416802 884994 +rect 416182 884674 416214 884910 +rect 416450 884674 416534 884910 +rect 416770 884674 416802 884910 +rect 416182 849230 416802 884674 +rect 416182 848994 416214 849230 +rect 416450 848994 416534 849230 +rect 416770 848994 416802 849230 +rect 416182 848910 416802 848994 +rect 416182 848674 416214 848910 +rect 416450 848674 416534 848910 +rect 416770 848674 416802 848910 +rect 416182 813230 416802 848674 +rect 416182 812994 416214 813230 +rect 416450 812994 416534 813230 +rect 416770 812994 416802 813230 +rect 416182 812910 416802 812994 +rect 416182 812674 416214 812910 +rect 416450 812674 416534 812910 +rect 416770 812674 416802 812910 +rect 416182 777230 416802 812674 +rect 416182 776994 416214 777230 +rect 416450 776994 416534 777230 +rect 416770 776994 416802 777230 +rect 416182 776910 416802 776994 +rect 416182 776674 416214 776910 +rect 416450 776674 416534 776910 +rect 416770 776674 416802 776910 +rect 416182 741230 416802 776674 +rect 416182 740994 416214 741230 +rect 416450 740994 416534 741230 +rect 416770 740994 416802 741230 +rect 416182 740910 416802 740994 +rect 416182 740674 416214 740910 +rect 416450 740674 416534 740910 +rect 416770 740674 416802 740910 +rect 416182 705230 416802 740674 +rect 416182 704994 416214 705230 +rect 416450 704994 416534 705230 +rect 416770 704994 416802 705230 +rect 416182 704910 416802 704994 +rect 416182 704674 416214 704910 +rect 416450 704674 416534 704910 +rect 416770 704674 416802 704910 +rect 416182 669230 416802 704674 +rect 416182 668994 416214 669230 +rect 416450 668994 416534 669230 +rect 416770 668994 416802 669230 +rect 416182 668910 416802 668994 +rect 416182 668674 416214 668910 +rect 416450 668674 416534 668910 +rect 416770 668674 416802 668910 +rect 416182 633230 416802 668674 +rect 416182 632994 416214 633230 +rect 416450 632994 416534 633230 +rect 416770 632994 416802 633230 +rect 416182 632910 416802 632994 +rect 416182 632674 416214 632910 +rect 416450 632674 416534 632910 +rect 416770 632674 416802 632910 +rect 416182 597230 416802 632674 +rect 416182 596994 416214 597230 +rect 416450 596994 416534 597230 +rect 416770 596994 416802 597230 +rect 416182 596910 416802 596994 +rect 416182 596674 416214 596910 +rect 416450 596674 416534 596910 +rect 416770 596674 416802 596910 +rect 416182 561230 416802 596674 +rect 416182 560994 416214 561230 +rect 416450 560994 416534 561230 +rect 416770 560994 416802 561230 +rect 416182 560910 416802 560994 +rect 416182 560674 416214 560910 +rect 416450 560674 416534 560910 +rect 416770 560674 416802 560910 +rect 416182 525230 416802 560674 +rect 416182 524994 416214 525230 +rect 416450 524994 416534 525230 +rect 416770 524994 416802 525230 +rect 416182 524910 416802 524994 +rect 416182 524674 416214 524910 +rect 416450 524674 416534 524910 +rect 416770 524674 416802 524910 +rect 416182 489230 416802 524674 +rect 416182 488994 416214 489230 +rect 416450 488994 416534 489230 +rect 416770 488994 416802 489230 +rect 416182 488910 416802 488994 +rect 416182 488674 416214 488910 +rect 416450 488674 416534 488910 +rect 416770 488674 416802 488910 +rect 416182 453230 416802 488674 +rect 416182 452994 416214 453230 +rect 416450 452994 416534 453230 +rect 416770 452994 416802 453230 +rect 416182 452910 416802 452994 +rect 416182 452674 416214 452910 +rect 416450 452674 416534 452910 +rect 416770 452674 416802 452910 +rect 416182 417230 416802 452674 +rect 416182 416994 416214 417230 +rect 416450 416994 416534 417230 +rect 416770 416994 416802 417230 +rect 416182 416910 416802 416994 +rect 416182 416674 416214 416910 +rect 416450 416674 416534 416910 +rect 416770 416674 416802 416910 +rect 416182 381230 416802 416674 +rect 416182 380994 416214 381230 +rect 416450 380994 416534 381230 +rect 416770 380994 416802 381230 +rect 416182 380910 416802 380994 +rect 416182 380674 416214 380910 +rect 416450 380674 416534 380910 +rect 416770 380674 416802 380910 +rect 416182 345230 416802 380674 +rect 416182 344994 416214 345230 +rect 416450 344994 416534 345230 +rect 416770 344994 416802 345230 +rect 416182 344910 416802 344994 +rect 416182 344674 416214 344910 +rect 416450 344674 416534 344910 +rect 416770 344674 416802 344910 +rect 416182 309230 416802 344674 +rect 416182 308994 416214 309230 +rect 416450 308994 416534 309230 +rect 416770 308994 416802 309230 +rect 416182 308910 416802 308994 +rect 416182 308674 416214 308910 +rect 416450 308674 416534 308910 +rect 416770 308674 416802 308910 +rect 416182 273230 416802 308674 +rect 416182 272994 416214 273230 +rect 416450 272994 416534 273230 +rect 416770 272994 416802 273230 +rect 416182 272910 416802 272994 +rect 416182 272674 416214 272910 +rect 416450 272674 416534 272910 +rect 416770 272674 416802 272910 +rect 416182 237230 416802 272674 +rect 416182 236994 416214 237230 +rect 416450 236994 416534 237230 +rect 416770 236994 416802 237230 +rect 416182 236910 416802 236994 +rect 416182 236674 416214 236910 +rect 416450 236674 416534 236910 +rect 416770 236674 416802 236910 +rect 416182 201230 416802 236674 +rect 416182 200994 416214 201230 +rect 416450 200994 416534 201230 +rect 416770 200994 416802 201230 +rect 416182 200910 416802 200994 +rect 416182 200674 416214 200910 +rect 416450 200674 416534 200910 +rect 416770 200674 416802 200910 +rect 416182 165230 416802 200674 +rect 416182 164994 416214 165230 +rect 416450 164994 416534 165230 +rect 416770 164994 416802 165230 +rect 416182 164910 416802 164994 +rect 416182 164674 416214 164910 +rect 416450 164674 416534 164910 +rect 416770 164674 416802 164910 +rect 416182 129230 416802 164674 +rect 416182 128994 416214 129230 +rect 416450 128994 416534 129230 +rect 416770 128994 416802 129230 +rect 416182 128910 416802 128994 +rect 416182 128674 416214 128910 +rect 416450 128674 416534 128910 +rect 416770 128674 416802 128910 +rect 416182 93230 416802 128674 +rect 416182 92994 416214 93230 +rect 416450 92994 416534 93230 +rect 416770 92994 416802 93230 +rect 416182 92910 416802 92994 +rect 416182 92674 416214 92910 +rect 416450 92674 416534 92910 +rect 416770 92674 416802 92910 +rect 416182 57230 416802 92674 +rect 416182 56994 416214 57230 +rect 416450 56994 416534 57230 +rect 416770 56994 416802 57230 +rect 416182 56910 416802 56994 +rect 416182 56674 416214 56910 +rect 416450 56674 416534 56910 +rect 416770 56674 416802 56910 +rect 416182 21230 416802 56674 +rect 416182 20994 416214 21230 +rect 416450 20994 416534 21230 +rect 416770 20994 416802 21230 +rect 416182 20910 416802 20994 +rect 416182 20674 416214 20910 +rect 416450 20674 416534 20910 +rect 416770 20674 416802 20910 +rect 416182 9370 416802 20674 +rect 416182 9134 416214 9370 +rect 416450 9134 416534 9370 +rect 416770 9134 416802 9370 +rect 416182 9050 416802 9134 +rect 416182 8814 416214 9050 +rect 416450 8814 416534 9050 +rect 416770 8814 416802 9050 +rect 416182 8730 416802 8814 +rect 416182 8494 416214 8730 +rect 416450 8494 416534 8730 +rect 416770 8494 416802 8730 +rect 416182 8432 416802 8494 +rect 419902 924950 420522 945602 +rect 455902 946478 456522 946540 +rect 455902 946242 455934 946478 +rect 456170 946242 456254 946478 +rect 456490 946242 456522 946478 +rect 455902 946158 456522 946242 +rect 455902 945922 455934 946158 +rect 456170 945922 456254 946158 +rect 456490 945922 456522 946158 +rect 455902 945838 456522 945922 +rect 455902 945602 455934 945838 +rect 456170 945602 456254 945838 +rect 456490 945602 456522 945838 +rect 452182 945138 452802 945200 +rect 452182 944902 452214 945138 +rect 452450 944902 452534 945138 +rect 452770 944902 452802 945138 +rect 452182 944818 452802 944902 +rect 452182 944582 452214 944818 +rect 452450 944582 452534 944818 +rect 452770 944582 452802 944818 +rect 452182 944498 452802 944582 +rect 452182 944262 452214 944498 +rect 452450 944262 452534 944498 +rect 452770 944262 452802 944498 +rect 448462 943798 449082 943860 +rect 448462 943562 448494 943798 +rect 448730 943562 448814 943798 +rect 449050 943562 449082 943798 +rect 448462 943478 449082 943562 +rect 448462 943242 448494 943478 +rect 448730 943242 448814 943478 +rect 449050 943242 449082 943478 +rect 448462 943158 449082 943242 +rect 448462 942922 448494 943158 +rect 448730 942922 448814 943158 +rect 449050 942922 449082 943158 +rect 419902 924714 419934 924950 +rect 420170 924714 420254 924950 +rect 420490 924714 420522 924950 +rect 419902 924630 420522 924714 +rect 419902 924394 419934 924630 +rect 420170 924394 420254 924630 +rect 420490 924394 420522 924630 +rect 419902 888950 420522 924394 +rect 419902 888714 419934 888950 +rect 420170 888714 420254 888950 +rect 420490 888714 420522 888950 +rect 419902 888630 420522 888714 +rect 419902 888394 419934 888630 +rect 420170 888394 420254 888630 +rect 420490 888394 420522 888630 +rect 419902 852950 420522 888394 +rect 419902 852714 419934 852950 +rect 420170 852714 420254 852950 +rect 420490 852714 420522 852950 +rect 419902 852630 420522 852714 +rect 419902 852394 419934 852630 +rect 420170 852394 420254 852630 +rect 420490 852394 420522 852630 +rect 419902 816950 420522 852394 +rect 419902 816714 419934 816950 +rect 420170 816714 420254 816950 +rect 420490 816714 420522 816950 +rect 419902 816630 420522 816714 +rect 419902 816394 419934 816630 +rect 420170 816394 420254 816630 +rect 420490 816394 420522 816630 +rect 419902 780950 420522 816394 +rect 419902 780714 419934 780950 +rect 420170 780714 420254 780950 +rect 420490 780714 420522 780950 +rect 419902 780630 420522 780714 +rect 419902 780394 419934 780630 +rect 420170 780394 420254 780630 +rect 420490 780394 420522 780630 +rect 419902 744950 420522 780394 +rect 419902 744714 419934 744950 +rect 420170 744714 420254 744950 +rect 420490 744714 420522 744950 +rect 419902 744630 420522 744714 +rect 419902 744394 419934 744630 +rect 420170 744394 420254 744630 +rect 420490 744394 420522 744630 +rect 419902 708950 420522 744394 +rect 419902 708714 419934 708950 +rect 420170 708714 420254 708950 +rect 420490 708714 420522 708950 +rect 419902 708630 420522 708714 +rect 419902 708394 419934 708630 +rect 420170 708394 420254 708630 +rect 420490 708394 420522 708630 +rect 419902 672950 420522 708394 +rect 419902 672714 419934 672950 +rect 420170 672714 420254 672950 +rect 420490 672714 420522 672950 +rect 419902 672630 420522 672714 +rect 419902 672394 419934 672630 +rect 420170 672394 420254 672630 +rect 420490 672394 420522 672630 +rect 419902 636950 420522 672394 +rect 419902 636714 419934 636950 +rect 420170 636714 420254 636950 +rect 420490 636714 420522 636950 +rect 419902 636630 420522 636714 +rect 419902 636394 419934 636630 +rect 420170 636394 420254 636630 +rect 420490 636394 420522 636630 +rect 419902 600950 420522 636394 +rect 419902 600714 419934 600950 +rect 420170 600714 420254 600950 +rect 420490 600714 420522 600950 +rect 419902 600630 420522 600714 +rect 419902 600394 419934 600630 +rect 420170 600394 420254 600630 +rect 420490 600394 420522 600630 +rect 419902 564950 420522 600394 +rect 419902 564714 419934 564950 +rect 420170 564714 420254 564950 +rect 420490 564714 420522 564950 +rect 419902 564630 420522 564714 +rect 419902 564394 419934 564630 +rect 420170 564394 420254 564630 +rect 420490 564394 420522 564630 +rect 419902 528950 420522 564394 +rect 419902 528714 419934 528950 +rect 420170 528714 420254 528950 +rect 420490 528714 420522 528950 +rect 419902 528630 420522 528714 +rect 419902 528394 419934 528630 +rect 420170 528394 420254 528630 +rect 420490 528394 420522 528630 +rect 419902 492950 420522 528394 +rect 419902 492714 419934 492950 +rect 420170 492714 420254 492950 +rect 420490 492714 420522 492950 +rect 419902 492630 420522 492714 +rect 419902 492394 419934 492630 +rect 420170 492394 420254 492630 +rect 420490 492394 420522 492630 +rect 419902 456950 420522 492394 +rect 419902 456714 419934 456950 +rect 420170 456714 420254 456950 +rect 420490 456714 420522 456950 +rect 419902 456630 420522 456714 +rect 419902 456394 419934 456630 +rect 420170 456394 420254 456630 +rect 420490 456394 420522 456630 +rect 419902 420950 420522 456394 +rect 419902 420714 419934 420950 +rect 420170 420714 420254 420950 +rect 420490 420714 420522 420950 +rect 419902 420630 420522 420714 +rect 419902 420394 419934 420630 +rect 420170 420394 420254 420630 +rect 420490 420394 420522 420630 +rect 419902 384950 420522 420394 +rect 419902 384714 419934 384950 +rect 420170 384714 420254 384950 +rect 420490 384714 420522 384950 +rect 419902 384630 420522 384714 +rect 419902 384394 419934 384630 +rect 420170 384394 420254 384630 +rect 420490 384394 420522 384630 +rect 419902 348950 420522 384394 +rect 419902 348714 419934 348950 +rect 420170 348714 420254 348950 +rect 420490 348714 420522 348950 +rect 419902 348630 420522 348714 +rect 419902 348394 419934 348630 +rect 420170 348394 420254 348630 +rect 420490 348394 420522 348630 +rect 419902 312950 420522 348394 +rect 419902 312714 419934 312950 +rect 420170 312714 420254 312950 +rect 420490 312714 420522 312950 +rect 419902 312630 420522 312714 +rect 419902 312394 419934 312630 +rect 420170 312394 420254 312630 +rect 420490 312394 420522 312630 +rect 419902 276950 420522 312394 +rect 419902 276714 419934 276950 +rect 420170 276714 420254 276950 +rect 420490 276714 420522 276950 +rect 419902 276630 420522 276714 +rect 419902 276394 419934 276630 +rect 420170 276394 420254 276630 +rect 420490 276394 420522 276630 +rect 419902 240950 420522 276394 +rect 419902 240714 419934 240950 +rect 420170 240714 420254 240950 +rect 420490 240714 420522 240950 +rect 419902 240630 420522 240714 +rect 419902 240394 419934 240630 +rect 420170 240394 420254 240630 +rect 420490 240394 420522 240630 +rect 419902 204950 420522 240394 +rect 419902 204714 419934 204950 +rect 420170 204714 420254 204950 +rect 420490 204714 420522 204950 +rect 419902 204630 420522 204714 +rect 419902 204394 419934 204630 +rect 420170 204394 420254 204630 +rect 420490 204394 420522 204630 +rect 419902 168950 420522 204394 +rect 419902 168714 419934 168950 +rect 420170 168714 420254 168950 +rect 420490 168714 420522 168950 +rect 419902 168630 420522 168714 +rect 419902 168394 419934 168630 +rect 420170 168394 420254 168630 +rect 420490 168394 420522 168630 +rect 419902 132950 420522 168394 +rect 419902 132714 419934 132950 +rect 420170 132714 420254 132950 +rect 420490 132714 420522 132950 +rect 419902 132630 420522 132714 +rect 419902 132394 419934 132630 +rect 420170 132394 420254 132630 +rect 420490 132394 420522 132630 +rect 419902 96950 420522 132394 +rect 419902 96714 419934 96950 +rect 420170 96714 420254 96950 +rect 420490 96714 420522 96950 +rect 419902 96630 420522 96714 +rect 419902 96394 419934 96630 +rect 420170 96394 420254 96630 +rect 420490 96394 420522 96630 +rect 419902 60950 420522 96394 +rect 419902 60714 419934 60950 +rect 420170 60714 420254 60950 +rect 420490 60714 420522 60950 +rect 419902 60630 420522 60714 +rect 419902 60394 419934 60630 +rect 420170 60394 420254 60630 +rect 420490 60394 420522 60630 +rect 419902 24950 420522 60394 +rect 419902 24714 419934 24950 +rect 420170 24714 420254 24950 +rect 420490 24714 420522 24950 +rect 419902 24630 420522 24714 +rect 419902 24394 419934 24630 +rect 420170 24394 420254 24630 +rect 420490 24394 420522 24630 +rect 383902 7794 383934 8030 +rect 384170 7794 384254 8030 +rect 384490 7794 384522 8030 +rect 383902 7710 384522 7794 +rect 383902 7474 383934 7710 +rect 384170 7474 384254 7710 +rect 384490 7474 384522 7710 +rect 383902 7390 384522 7474 +rect 383902 7154 383934 7390 +rect 384170 7154 384254 7390 +rect 384490 7154 384522 7390 +rect 383902 7092 384522 7154 +rect 419902 8030 420522 24394 rect 444742 942458 445362 942520 rect 444742 942222 444774 942458 rect 445010 942222 445094 942458 @@ -23222,18 +44358,6 @@ rect 445010 11174 445094 11410 rect 445330 11174 445362 11410 rect 444742 11112 445362 11174 rect 448462 917510 449082 942922 -rect 484462 943798 485082 943860 -rect 484462 943562 484494 943798 -rect 484730 943562 484814 943798 -rect 485050 943562 485082 943798 -rect 484462 943478 485082 943562 -rect 484462 943242 484494 943478 -rect 484730 943242 484814 943478 -rect 485050 943242 485082 943478 -rect 484462 943158 485082 943242 -rect 484462 942922 484494 943158 -rect 484730 942922 484814 943158 -rect 485050 942922 485082 943158 rect 448462 917274 448494 917510 rect 448730 917274 448814 917510 rect 449050 917274 449082 917510 @@ -23441,19 +44565,497 @@ rect 448462 17190 449082 17274 rect 448462 16954 448494 17190 rect 448730 16954 448814 17190 rect 449050 16954 449082 17190 -rect 412462 10474 412494 10710 -rect 412730 10474 412814 10710 -rect 413050 10474 413082 10710 -rect 412462 10390 413082 10474 -rect 412462 10154 412494 10390 -rect 412730 10154 412814 10390 -rect 413050 10154 413082 10390 -rect 412462 10070 413082 10154 -rect 412462 9834 412494 10070 -rect 412730 9834 412814 10070 -rect 413050 9834 413082 10070 -rect 412462 9772 413082 9834 rect 448462 10710 449082 16954 +rect 448462 10474 448494 10710 +rect 448730 10474 448814 10710 +rect 449050 10474 449082 10710 +rect 448462 10390 449082 10474 +rect 448462 10154 448494 10390 +rect 448730 10154 448814 10390 +rect 449050 10154 449082 10390 +rect 448462 10070 449082 10154 +rect 448462 9834 448494 10070 +rect 448730 9834 448814 10070 +rect 449050 9834 449082 10070 +rect 448462 9772 449082 9834 +rect 452182 921230 452802 944262 +rect 452182 920994 452214 921230 +rect 452450 920994 452534 921230 +rect 452770 920994 452802 921230 +rect 452182 920910 452802 920994 +rect 452182 920674 452214 920910 +rect 452450 920674 452534 920910 +rect 452770 920674 452802 920910 +rect 452182 885230 452802 920674 +rect 452182 884994 452214 885230 +rect 452450 884994 452534 885230 +rect 452770 884994 452802 885230 +rect 452182 884910 452802 884994 +rect 452182 884674 452214 884910 +rect 452450 884674 452534 884910 +rect 452770 884674 452802 884910 +rect 452182 849230 452802 884674 +rect 452182 848994 452214 849230 +rect 452450 848994 452534 849230 +rect 452770 848994 452802 849230 +rect 452182 848910 452802 848994 +rect 452182 848674 452214 848910 +rect 452450 848674 452534 848910 +rect 452770 848674 452802 848910 +rect 452182 813230 452802 848674 +rect 452182 812994 452214 813230 +rect 452450 812994 452534 813230 +rect 452770 812994 452802 813230 +rect 452182 812910 452802 812994 +rect 452182 812674 452214 812910 +rect 452450 812674 452534 812910 +rect 452770 812674 452802 812910 +rect 452182 777230 452802 812674 +rect 452182 776994 452214 777230 +rect 452450 776994 452534 777230 +rect 452770 776994 452802 777230 +rect 452182 776910 452802 776994 +rect 452182 776674 452214 776910 +rect 452450 776674 452534 776910 +rect 452770 776674 452802 776910 +rect 452182 741230 452802 776674 +rect 452182 740994 452214 741230 +rect 452450 740994 452534 741230 +rect 452770 740994 452802 741230 +rect 452182 740910 452802 740994 +rect 452182 740674 452214 740910 +rect 452450 740674 452534 740910 +rect 452770 740674 452802 740910 +rect 452182 705230 452802 740674 +rect 452182 704994 452214 705230 +rect 452450 704994 452534 705230 +rect 452770 704994 452802 705230 +rect 452182 704910 452802 704994 +rect 452182 704674 452214 704910 +rect 452450 704674 452534 704910 +rect 452770 704674 452802 704910 +rect 452182 669230 452802 704674 +rect 452182 668994 452214 669230 +rect 452450 668994 452534 669230 +rect 452770 668994 452802 669230 +rect 452182 668910 452802 668994 +rect 452182 668674 452214 668910 +rect 452450 668674 452534 668910 +rect 452770 668674 452802 668910 +rect 452182 633230 452802 668674 +rect 452182 632994 452214 633230 +rect 452450 632994 452534 633230 +rect 452770 632994 452802 633230 +rect 452182 632910 452802 632994 +rect 452182 632674 452214 632910 +rect 452450 632674 452534 632910 +rect 452770 632674 452802 632910 +rect 452182 597230 452802 632674 +rect 452182 596994 452214 597230 +rect 452450 596994 452534 597230 +rect 452770 596994 452802 597230 +rect 452182 596910 452802 596994 +rect 452182 596674 452214 596910 +rect 452450 596674 452534 596910 +rect 452770 596674 452802 596910 +rect 452182 561230 452802 596674 +rect 452182 560994 452214 561230 +rect 452450 560994 452534 561230 +rect 452770 560994 452802 561230 +rect 452182 560910 452802 560994 +rect 452182 560674 452214 560910 +rect 452450 560674 452534 560910 +rect 452770 560674 452802 560910 +rect 452182 525230 452802 560674 +rect 452182 524994 452214 525230 +rect 452450 524994 452534 525230 +rect 452770 524994 452802 525230 +rect 452182 524910 452802 524994 +rect 452182 524674 452214 524910 +rect 452450 524674 452534 524910 +rect 452770 524674 452802 524910 +rect 452182 489230 452802 524674 +rect 452182 488994 452214 489230 +rect 452450 488994 452534 489230 +rect 452770 488994 452802 489230 +rect 452182 488910 452802 488994 +rect 452182 488674 452214 488910 +rect 452450 488674 452534 488910 +rect 452770 488674 452802 488910 +rect 452182 453230 452802 488674 +rect 452182 452994 452214 453230 +rect 452450 452994 452534 453230 +rect 452770 452994 452802 453230 +rect 452182 452910 452802 452994 +rect 452182 452674 452214 452910 +rect 452450 452674 452534 452910 +rect 452770 452674 452802 452910 +rect 452182 417230 452802 452674 +rect 452182 416994 452214 417230 +rect 452450 416994 452534 417230 +rect 452770 416994 452802 417230 +rect 452182 416910 452802 416994 +rect 452182 416674 452214 416910 +rect 452450 416674 452534 416910 +rect 452770 416674 452802 416910 +rect 452182 381230 452802 416674 +rect 452182 380994 452214 381230 +rect 452450 380994 452534 381230 +rect 452770 380994 452802 381230 +rect 452182 380910 452802 380994 +rect 452182 380674 452214 380910 +rect 452450 380674 452534 380910 +rect 452770 380674 452802 380910 +rect 452182 345230 452802 380674 +rect 452182 344994 452214 345230 +rect 452450 344994 452534 345230 +rect 452770 344994 452802 345230 +rect 452182 344910 452802 344994 +rect 452182 344674 452214 344910 +rect 452450 344674 452534 344910 +rect 452770 344674 452802 344910 +rect 452182 309230 452802 344674 +rect 452182 308994 452214 309230 +rect 452450 308994 452534 309230 +rect 452770 308994 452802 309230 +rect 452182 308910 452802 308994 +rect 452182 308674 452214 308910 +rect 452450 308674 452534 308910 +rect 452770 308674 452802 308910 +rect 452182 273230 452802 308674 +rect 452182 272994 452214 273230 +rect 452450 272994 452534 273230 +rect 452770 272994 452802 273230 +rect 452182 272910 452802 272994 +rect 452182 272674 452214 272910 +rect 452450 272674 452534 272910 +rect 452770 272674 452802 272910 +rect 452182 237230 452802 272674 +rect 452182 236994 452214 237230 +rect 452450 236994 452534 237230 +rect 452770 236994 452802 237230 +rect 452182 236910 452802 236994 +rect 452182 236674 452214 236910 +rect 452450 236674 452534 236910 +rect 452770 236674 452802 236910 +rect 452182 201230 452802 236674 +rect 452182 200994 452214 201230 +rect 452450 200994 452534 201230 +rect 452770 200994 452802 201230 +rect 452182 200910 452802 200994 +rect 452182 200674 452214 200910 +rect 452450 200674 452534 200910 +rect 452770 200674 452802 200910 +rect 452182 165230 452802 200674 +rect 452182 164994 452214 165230 +rect 452450 164994 452534 165230 +rect 452770 164994 452802 165230 +rect 452182 164910 452802 164994 +rect 452182 164674 452214 164910 +rect 452450 164674 452534 164910 +rect 452770 164674 452802 164910 +rect 452182 129230 452802 164674 +rect 452182 128994 452214 129230 +rect 452450 128994 452534 129230 +rect 452770 128994 452802 129230 +rect 452182 128910 452802 128994 +rect 452182 128674 452214 128910 +rect 452450 128674 452534 128910 +rect 452770 128674 452802 128910 +rect 452182 93230 452802 128674 +rect 452182 92994 452214 93230 +rect 452450 92994 452534 93230 +rect 452770 92994 452802 93230 +rect 452182 92910 452802 92994 +rect 452182 92674 452214 92910 +rect 452450 92674 452534 92910 +rect 452770 92674 452802 92910 +rect 452182 57230 452802 92674 +rect 452182 56994 452214 57230 +rect 452450 56994 452534 57230 +rect 452770 56994 452802 57230 +rect 452182 56910 452802 56994 +rect 452182 56674 452214 56910 +rect 452450 56674 452534 56910 +rect 452770 56674 452802 56910 +rect 452182 21230 452802 56674 +rect 452182 20994 452214 21230 +rect 452450 20994 452534 21230 +rect 452770 20994 452802 21230 +rect 452182 20910 452802 20994 +rect 452182 20674 452214 20910 +rect 452450 20674 452534 20910 +rect 452770 20674 452802 20910 +rect 452182 9370 452802 20674 +rect 452182 9134 452214 9370 +rect 452450 9134 452534 9370 +rect 452770 9134 452802 9370 +rect 452182 9050 452802 9134 +rect 452182 8814 452214 9050 +rect 452450 8814 452534 9050 +rect 452770 8814 452802 9050 +rect 452182 8730 452802 8814 +rect 452182 8494 452214 8730 +rect 452450 8494 452534 8730 +rect 452770 8494 452802 8730 +rect 452182 8432 452802 8494 +rect 455902 924950 456522 945602 +rect 491902 946478 492522 946540 +rect 491902 946242 491934 946478 +rect 492170 946242 492254 946478 +rect 492490 946242 492522 946478 +rect 491902 946158 492522 946242 +rect 491902 945922 491934 946158 +rect 492170 945922 492254 946158 +rect 492490 945922 492522 946158 +rect 491902 945838 492522 945922 +rect 491902 945602 491934 945838 +rect 492170 945602 492254 945838 +rect 492490 945602 492522 945838 +rect 488182 945138 488802 945200 +rect 488182 944902 488214 945138 +rect 488450 944902 488534 945138 +rect 488770 944902 488802 945138 +rect 488182 944818 488802 944902 +rect 488182 944582 488214 944818 +rect 488450 944582 488534 944818 +rect 488770 944582 488802 944818 +rect 488182 944498 488802 944582 +rect 488182 944262 488214 944498 +rect 488450 944262 488534 944498 +rect 488770 944262 488802 944498 +rect 484462 943798 485082 943860 +rect 484462 943562 484494 943798 +rect 484730 943562 484814 943798 +rect 485050 943562 485082 943798 +rect 484462 943478 485082 943562 +rect 484462 943242 484494 943478 +rect 484730 943242 484814 943478 +rect 485050 943242 485082 943478 +rect 484462 943158 485082 943242 +rect 484462 942922 484494 943158 +rect 484730 942922 484814 943158 +rect 485050 942922 485082 943158 +rect 455902 924714 455934 924950 +rect 456170 924714 456254 924950 +rect 456490 924714 456522 924950 +rect 455902 924630 456522 924714 +rect 455902 924394 455934 924630 +rect 456170 924394 456254 924630 +rect 456490 924394 456522 924630 +rect 455902 888950 456522 924394 +rect 455902 888714 455934 888950 +rect 456170 888714 456254 888950 +rect 456490 888714 456522 888950 +rect 455902 888630 456522 888714 +rect 455902 888394 455934 888630 +rect 456170 888394 456254 888630 +rect 456490 888394 456522 888630 +rect 455902 852950 456522 888394 +rect 455902 852714 455934 852950 +rect 456170 852714 456254 852950 +rect 456490 852714 456522 852950 +rect 455902 852630 456522 852714 +rect 455902 852394 455934 852630 +rect 456170 852394 456254 852630 +rect 456490 852394 456522 852630 +rect 455902 816950 456522 852394 +rect 455902 816714 455934 816950 +rect 456170 816714 456254 816950 +rect 456490 816714 456522 816950 +rect 455902 816630 456522 816714 +rect 455902 816394 455934 816630 +rect 456170 816394 456254 816630 +rect 456490 816394 456522 816630 +rect 455902 780950 456522 816394 +rect 455902 780714 455934 780950 +rect 456170 780714 456254 780950 +rect 456490 780714 456522 780950 +rect 455902 780630 456522 780714 +rect 455902 780394 455934 780630 +rect 456170 780394 456254 780630 +rect 456490 780394 456522 780630 +rect 455902 744950 456522 780394 +rect 455902 744714 455934 744950 +rect 456170 744714 456254 744950 +rect 456490 744714 456522 744950 +rect 455902 744630 456522 744714 +rect 455902 744394 455934 744630 +rect 456170 744394 456254 744630 +rect 456490 744394 456522 744630 +rect 455902 708950 456522 744394 +rect 455902 708714 455934 708950 +rect 456170 708714 456254 708950 +rect 456490 708714 456522 708950 +rect 455902 708630 456522 708714 +rect 455902 708394 455934 708630 +rect 456170 708394 456254 708630 +rect 456490 708394 456522 708630 +rect 455902 672950 456522 708394 +rect 455902 672714 455934 672950 +rect 456170 672714 456254 672950 +rect 456490 672714 456522 672950 +rect 455902 672630 456522 672714 +rect 455902 672394 455934 672630 +rect 456170 672394 456254 672630 +rect 456490 672394 456522 672630 +rect 455902 636950 456522 672394 +rect 455902 636714 455934 636950 +rect 456170 636714 456254 636950 +rect 456490 636714 456522 636950 +rect 455902 636630 456522 636714 +rect 455902 636394 455934 636630 +rect 456170 636394 456254 636630 +rect 456490 636394 456522 636630 +rect 455902 600950 456522 636394 +rect 455902 600714 455934 600950 +rect 456170 600714 456254 600950 +rect 456490 600714 456522 600950 +rect 455902 600630 456522 600714 +rect 455902 600394 455934 600630 +rect 456170 600394 456254 600630 +rect 456490 600394 456522 600630 +rect 455902 564950 456522 600394 +rect 455902 564714 455934 564950 +rect 456170 564714 456254 564950 +rect 456490 564714 456522 564950 +rect 455902 564630 456522 564714 +rect 455902 564394 455934 564630 +rect 456170 564394 456254 564630 +rect 456490 564394 456522 564630 +rect 455902 528950 456522 564394 +rect 455902 528714 455934 528950 +rect 456170 528714 456254 528950 +rect 456490 528714 456522 528950 +rect 455902 528630 456522 528714 +rect 455902 528394 455934 528630 +rect 456170 528394 456254 528630 +rect 456490 528394 456522 528630 +rect 455902 492950 456522 528394 +rect 455902 492714 455934 492950 +rect 456170 492714 456254 492950 +rect 456490 492714 456522 492950 +rect 455902 492630 456522 492714 +rect 455902 492394 455934 492630 +rect 456170 492394 456254 492630 +rect 456490 492394 456522 492630 +rect 455902 456950 456522 492394 +rect 455902 456714 455934 456950 +rect 456170 456714 456254 456950 +rect 456490 456714 456522 456950 +rect 455902 456630 456522 456714 +rect 455902 456394 455934 456630 +rect 456170 456394 456254 456630 +rect 456490 456394 456522 456630 +rect 455902 420950 456522 456394 +rect 455902 420714 455934 420950 +rect 456170 420714 456254 420950 +rect 456490 420714 456522 420950 +rect 455902 420630 456522 420714 +rect 455902 420394 455934 420630 +rect 456170 420394 456254 420630 +rect 456490 420394 456522 420630 +rect 455902 384950 456522 420394 +rect 455902 384714 455934 384950 +rect 456170 384714 456254 384950 +rect 456490 384714 456522 384950 +rect 455902 384630 456522 384714 +rect 455902 384394 455934 384630 +rect 456170 384394 456254 384630 +rect 456490 384394 456522 384630 +rect 455902 348950 456522 384394 +rect 455902 348714 455934 348950 +rect 456170 348714 456254 348950 +rect 456490 348714 456522 348950 +rect 455902 348630 456522 348714 +rect 455902 348394 455934 348630 +rect 456170 348394 456254 348630 +rect 456490 348394 456522 348630 +rect 455902 312950 456522 348394 +rect 455902 312714 455934 312950 +rect 456170 312714 456254 312950 +rect 456490 312714 456522 312950 +rect 455902 312630 456522 312714 +rect 455902 312394 455934 312630 +rect 456170 312394 456254 312630 +rect 456490 312394 456522 312630 +rect 455902 276950 456522 312394 +rect 455902 276714 455934 276950 +rect 456170 276714 456254 276950 +rect 456490 276714 456522 276950 +rect 455902 276630 456522 276714 +rect 455902 276394 455934 276630 +rect 456170 276394 456254 276630 +rect 456490 276394 456522 276630 +rect 455902 240950 456522 276394 +rect 455902 240714 455934 240950 +rect 456170 240714 456254 240950 +rect 456490 240714 456522 240950 +rect 455902 240630 456522 240714 +rect 455902 240394 455934 240630 +rect 456170 240394 456254 240630 +rect 456490 240394 456522 240630 +rect 455902 204950 456522 240394 +rect 455902 204714 455934 204950 +rect 456170 204714 456254 204950 +rect 456490 204714 456522 204950 +rect 455902 204630 456522 204714 +rect 455902 204394 455934 204630 +rect 456170 204394 456254 204630 +rect 456490 204394 456522 204630 +rect 455902 168950 456522 204394 +rect 455902 168714 455934 168950 +rect 456170 168714 456254 168950 +rect 456490 168714 456522 168950 +rect 455902 168630 456522 168714 +rect 455902 168394 455934 168630 +rect 456170 168394 456254 168630 +rect 456490 168394 456522 168630 +rect 455902 132950 456522 168394 +rect 455902 132714 455934 132950 +rect 456170 132714 456254 132950 +rect 456490 132714 456522 132950 +rect 455902 132630 456522 132714 +rect 455902 132394 455934 132630 +rect 456170 132394 456254 132630 +rect 456490 132394 456522 132630 +rect 455902 96950 456522 132394 +rect 455902 96714 455934 96950 +rect 456170 96714 456254 96950 +rect 456490 96714 456522 96950 +rect 455902 96630 456522 96714 +rect 455902 96394 455934 96630 +rect 456170 96394 456254 96630 +rect 456490 96394 456522 96630 +rect 455902 60950 456522 96394 +rect 455902 60714 455934 60950 +rect 456170 60714 456254 60950 +rect 456490 60714 456522 60950 +rect 455902 60630 456522 60714 +rect 455902 60394 455934 60630 +rect 456170 60394 456254 60630 +rect 456490 60394 456522 60630 +rect 455902 24950 456522 60394 +rect 455902 24714 455934 24950 +rect 456170 24714 456254 24950 +rect 456490 24714 456522 24950 +rect 455902 24630 456522 24714 +rect 455902 24394 455934 24630 +rect 456170 24394 456254 24630 +rect 456490 24394 456522 24630 +rect 419902 7794 419934 8030 +rect 420170 7794 420254 8030 +rect 420490 7794 420522 8030 +rect 419902 7710 420522 7794 +rect 419902 7474 419934 7710 +rect 420170 7474 420254 7710 +rect 420490 7474 420522 7710 +rect 419902 7390 420522 7474 +rect 419902 7154 419934 7390 +rect 420170 7154 420254 7390 +rect 420490 7154 420522 7390 +rect 419902 7092 420522 7154 +rect 455902 8030 456522 24394 rect 480742 942458 481362 942520 rect 480742 942222 480774 942458 rect 481010 942222 481094 942458 @@ -23688,18 +45290,6 @@ rect 481010 11174 481094 11410 rect 481330 11174 481362 11410 rect 480742 11112 481362 11174 rect 484462 917510 485082 942922 -rect 520462 943798 521082 943860 -rect 520462 943562 520494 943798 -rect 520730 943562 520814 943798 -rect 521050 943562 521082 943798 -rect 520462 943478 521082 943562 -rect 520462 943242 520494 943478 -rect 520730 943242 520814 943478 -rect 521050 943242 521082 943478 -rect 520462 943158 521082 943242 -rect 520462 942922 520494 943158 -rect 520730 942922 520814 943158 -rect 521050 942922 521082 943158 rect 484462 917274 484494 917510 rect 484730 917274 484814 917510 rect 485050 917274 485082 917510 @@ -23907,19 +45497,497 @@ rect 484462 17190 485082 17274 rect 484462 16954 484494 17190 rect 484730 16954 484814 17190 rect 485050 16954 485082 17190 -rect 448462 10474 448494 10710 -rect 448730 10474 448814 10710 -rect 449050 10474 449082 10710 -rect 448462 10390 449082 10474 -rect 448462 10154 448494 10390 -rect 448730 10154 448814 10390 -rect 449050 10154 449082 10390 -rect 448462 10070 449082 10154 -rect 448462 9834 448494 10070 -rect 448730 9834 448814 10070 -rect 449050 9834 449082 10070 -rect 448462 9772 449082 9834 rect 484462 10710 485082 16954 +rect 484462 10474 484494 10710 +rect 484730 10474 484814 10710 +rect 485050 10474 485082 10710 +rect 484462 10390 485082 10474 +rect 484462 10154 484494 10390 +rect 484730 10154 484814 10390 +rect 485050 10154 485082 10390 +rect 484462 10070 485082 10154 +rect 484462 9834 484494 10070 +rect 484730 9834 484814 10070 +rect 485050 9834 485082 10070 +rect 484462 9772 485082 9834 +rect 488182 921230 488802 944262 +rect 488182 920994 488214 921230 +rect 488450 920994 488534 921230 +rect 488770 920994 488802 921230 +rect 488182 920910 488802 920994 +rect 488182 920674 488214 920910 +rect 488450 920674 488534 920910 +rect 488770 920674 488802 920910 +rect 488182 885230 488802 920674 +rect 488182 884994 488214 885230 +rect 488450 884994 488534 885230 +rect 488770 884994 488802 885230 +rect 488182 884910 488802 884994 +rect 488182 884674 488214 884910 +rect 488450 884674 488534 884910 +rect 488770 884674 488802 884910 +rect 488182 849230 488802 884674 +rect 488182 848994 488214 849230 +rect 488450 848994 488534 849230 +rect 488770 848994 488802 849230 +rect 488182 848910 488802 848994 +rect 488182 848674 488214 848910 +rect 488450 848674 488534 848910 +rect 488770 848674 488802 848910 +rect 488182 813230 488802 848674 +rect 488182 812994 488214 813230 +rect 488450 812994 488534 813230 +rect 488770 812994 488802 813230 +rect 488182 812910 488802 812994 +rect 488182 812674 488214 812910 +rect 488450 812674 488534 812910 +rect 488770 812674 488802 812910 +rect 488182 777230 488802 812674 +rect 488182 776994 488214 777230 +rect 488450 776994 488534 777230 +rect 488770 776994 488802 777230 +rect 488182 776910 488802 776994 +rect 488182 776674 488214 776910 +rect 488450 776674 488534 776910 +rect 488770 776674 488802 776910 +rect 488182 741230 488802 776674 +rect 488182 740994 488214 741230 +rect 488450 740994 488534 741230 +rect 488770 740994 488802 741230 +rect 488182 740910 488802 740994 +rect 488182 740674 488214 740910 +rect 488450 740674 488534 740910 +rect 488770 740674 488802 740910 +rect 488182 705230 488802 740674 +rect 488182 704994 488214 705230 +rect 488450 704994 488534 705230 +rect 488770 704994 488802 705230 +rect 488182 704910 488802 704994 +rect 488182 704674 488214 704910 +rect 488450 704674 488534 704910 +rect 488770 704674 488802 704910 +rect 488182 669230 488802 704674 +rect 488182 668994 488214 669230 +rect 488450 668994 488534 669230 +rect 488770 668994 488802 669230 +rect 488182 668910 488802 668994 +rect 488182 668674 488214 668910 +rect 488450 668674 488534 668910 +rect 488770 668674 488802 668910 +rect 488182 633230 488802 668674 +rect 488182 632994 488214 633230 +rect 488450 632994 488534 633230 +rect 488770 632994 488802 633230 +rect 488182 632910 488802 632994 +rect 488182 632674 488214 632910 +rect 488450 632674 488534 632910 +rect 488770 632674 488802 632910 +rect 488182 597230 488802 632674 +rect 488182 596994 488214 597230 +rect 488450 596994 488534 597230 +rect 488770 596994 488802 597230 +rect 488182 596910 488802 596994 +rect 488182 596674 488214 596910 +rect 488450 596674 488534 596910 +rect 488770 596674 488802 596910 +rect 488182 561230 488802 596674 +rect 488182 560994 488214 561230 +rect 488450 560994 488534 561230 +rect 488770 560994 488802 561230 +rect 488182 560910 488802 560994 +rect 488182 560674 488214 560910 +rect 488450 560674 488534 560910 +rect 488770 560674 488802 560910 +rect 488182 525230 488802 560674 +rect 488182 524994 488214 525230 +rect 488450 524994 488534 525230 +rect 488770 524994 488802 525230 +rect 488182 524910 488802 524994 +rect 488182 524674 488214 524910 +rect 488450 524674 488534 524910 +rect 488770 524674 488802 524910 +rect 488182 489230 488802 524674 +rect 488182 488994 488214 489230 +rect 488450 488994 488534 489230 +rect 488770 488994 488802 489230 +rect 488182 488910 488802 488994 +rect 488182 488674 488214 488910 +rect 488450 488674 488534 488910 +rect 488770 488674 488802 488910 +rect 488182 453230 488802 488674 +rect 488182 452994 488214 453230 +rect 488450 452994 488534 453230 +rect 488770 452994 488802 453230 +rect 488182 452910 488802 452994 +rect 488182 452674 488214 452910 +rect 488450 452674 488534 452910 +rect 488770 452674 488802 452910 +rect 488182 417230 488802 452674 +rect 488182 416994 488214 417230 +rect 488450 416994 488534 417230 +rect 488770 416994 488802 417230 +rect 488182 416910 488802 416994 +rect 488182 416674 488214 416910 +rect 488450 416674 488534 416910 +rect 488770 416674 488802 416910 +rect 488182 381230 488802 416674 +rect 488182 380994 488214 381230 +rect 488450 380994 488534 381230 +rect 488770 380994 488802 381230 +rect 488182 380910 488802 380994 +rect 488182 380674 488214 380910 +rect 488450 380674 488534 380910 +rect 488770 380674 488802 380910 +rect 488182 345230 488802 380674 +rect 488182 344994 488214 345230 +rect 488450 344994 488534 345230 +rect 488770 344994 488802 345230 +rect 488182 344910 488802 344994 +rect 488182 344674 488214 344910 +rect 488450 344674 488534 344910 +rect 488770 344674 488802 344910 +rect 488182 309230 488802 344674 +rect 488182 308994 488214 309230 +rect 488450 308994 488534 309230 +rect 488770 308994 488802 309230 +rect 488182 308910 488802 308994 +rect 488182 308674 488214 308910 +rect 488450 308674 488534 308910 +rect 488770 308674 488802 308910 +rect 488182 273230 488802 308674 +rect 488182 272994 488214 273230 +rect 488450 272994 488534 273230 +rect 488770 272994 488802 273230 +rect 488182 272910 488802 272994 +rect 488182 272674 488214 272910 +rect 488450 272674 488534 272910 +rect 488770 272674 488802 272910 +rect 488182 237230 488802 272674 +rect 488182 236994 488214 237230 +rect 488450 236994 488534 237230 +rect 488770 236994 488802 237230 +rect 488182 236910 488802 236994 +rect 488182 236674 488214 236910 +rect 488450 236674 488534 236910 +rect 488770 236674 488802 236910 +rect 488182 201230 488802 236674 +rect 488182 200994 488214 201230 +rect 488450 200994 488534 201230 +rect 488770 200994 488802 201230 +rect 488182 200910 488802 200994 +rect 488182 200674 488214 200910 +rect 488450 200674 488534 200910 +rect 488770 200674 488802 200910 +rect 488182 165230 488802 200674 +rect 488182 164994 488214 165230 +rect 488450 164994 488534 165230 +rect 488770 164994 488802 165230 +rect 488182 164910 488802 164994 +rect 488182 164674 488214 164910 +rect 488450 164674 488534 164910 +rect 488770 164674 488802 164910 +rect 488182 129230 488802 164674 +rect 488182 128994 488214 129230 +rect 488450 128994 488534 129230 +rect 488770 128994 488802 129230 +rect 488182 128910 488802 128994 +rect 488182 128674 488214 128910 +rect 488450 128674 488534 128910 +rect 488770 128674 488802 128910 +rect 488182 93230 488802 128674 +rect 488182 92994 488214 93230 +rect 488450 92994 488534 93230 +rect 488770 92994 488802 93230 +rect 488182 92910 488802 92994 +rect 488182 92674 488214 92910 +rect 488450 92674 488534 92910 +rect 488770 92674 488802 92910 +rect 488182 57230 488802 92674 +rect 488182 56994 488214 57230 +rect 488450 56994 488534 57230 +rect 488770 56994 488802 57230 +rect 488182 56910 488802 56994 +rect 488182 56674 488214 56910 +rect 488450 56674 488534 56910 +rect 488770 56674 488802 56910 +rect 488182 21230 488802 56674 +rect 488182 20994 488214 21230 +rect 488450 20994 488534 21230 +rect 488770 20994 488802 21230 +rect 488182 20910 488802 20994 +rect 488182 20674 488214 20910 +rect 488450 20674 488534 20910 +rect 488770 20674 488802 20910 +rect 488182 9370 488802 20674 +rect 488182 9134 488214 9370 +rect 488450 9134 488534 9370 +rect 488770 9134 488802 9370 +rect 488182 9050 488802 9134 +rect 488182 8814 488214 9050 +rect 488450 8814 488534 9050 +rect 488770 8814 488802 9050 +rect 488182 8730 488802 8814 +rect 488182 8494 488214 8730 +rect 488450 8494 488534 8730 +rect 488770 8494 488802 8730 +rect 488182 8432 488802 8494 +rect 491902 924950 492522 945602 +rect 527902 946478 528522 946540 +rect 527902 946242 527934 946478 +rect 528170 946242 528254 946478 +rect 528490 946242 528522 946478 +rect 527902 946158 528522 946242 +rect 527902 945922 527934 946158 +rect 528170 945922 528254 946158 +rect 528490 945922 528522 946158 +rect 527902 945838 528522 945922 +rect 527902 945602 527934 945838 +rect 528170 945602 528254 945838 +rect 528490 945602 528522 945838 +rect 524182 945138 524802 945200 +rect 524182 944902 524214 945138 +rect 524450 944902 524534 945138 +rect 524770 944902 524802 945138 +rect 524182 944818 524802 944902 +rect 524182 944582 524214 944818 +rect 524450 944582 524534 944818 +rect 524770 944582 524802 944818 +rect 524182 944498 524802 944582 +rect 524182 944262 524214 944498 +rect 524450 944262 524534 944498 +rect 524770 944262 524802 944498 +rect 520462 943798 521082 943860 +rect 520462 943562 520494 943798 +rect 520730 943562 520814 943798 +rect 521050 943562 521082 943798 +rect 520462 943478 521082 943562 +rect 520462 943242 520494 943478 +rect 520730 943242 520814 943478 +rect 521050 943242 521082 943478 +rect 520462 943158 521082 943242 +rect 520462 942922 520494 943158 +rect 520730 942922 520814 943158 +rect 521050 942922 521082 943158 +rect 491902 924714 491934 924950 +rect 492170 924714 492254 924950 +rect 492490 924714 492522 924950 +rect 491902 924630 492522 924714 +rect 491902 924394 491934 924630 +rect 492170 924394 492254 924630 +rect 492490 924394 492522 924630 +rect 491902 888950 492522 924394 +rect 491902 888714 491934 888950 +rect 492170 888714 492254 888950 +rect 492490 888714 492522 888950 +rect 491902 888630 492522 888714 +rect 491902 888394 491934 888630 +rect 492170 888394 492254 888630 +rect 492490 888394 492522 888630 +rect 491902 852950 492522 888394 +rect 491902 852714 491934 852950 +rect 492170 852714 492254 852950 +rect 492490 852714 492522 852950 +rect 491902 852630 492522 852714 +rect 491902 852394 491934 852630 +rect 492170 852394 492254 852630 +rect 492490 852394 492522 852630 +rect 491902 816950 492522 852394 +rect 491902 816714 491934 816950 +rect 492170 816714 492254 816950 +rect 492490 816714 492522 816950 +rect 491902 816630 492522 816714 +rect 491902 816394 491934 816630 +rect 492170 816394 492254 816630 +rect 492490 816394 492522 816630 +rect 491902 780950 492522 816394 +rect 491902 780714 491934 780950 +rect 492170 780714 492254 780950 +rect 492490 780714 492522 780950 +rect 491902 780630 492522 780714 +rect 491902 780394 491934 780630 +rect 492170 780394 492254 780630 +rect 492490 780394 492522 780630 +rect 491902 744950 492522 780394 +rect 491902 744714 491934 744950 +rect 492170 744714 492254 744950 +rect 492490 744714 492522 744950 +rect 491902 744630 492522 744714 +rect 491902 744394 491934 744630 +rect 492170 744394 492254 744630 +rect 492490 744394 492522 744630 +rect 491902 708950 492522 744394 +rect 491902 708714 491934 708950 +rect 492170 708714 492254 708950 +rect 492490 708714 492522 708950 +rect 491902 708630 492522 708714 +rect 491902 708394 491934 708630 +rect 492170 708394 492254 708630 +rect 492490 708394 492522 708630 +rect 491902 672950 492522 708394 +rect 491902 672714 491934 672950 +rect 492170 672714 492254 672950 +rect 492490 672714 492522 672950 +rect 491902 672630 492522 672714 +rect 491902 672394 491934 672630 +rect 492170 672394 492254 672630 +rect 492490 672394 492522 672630 +rect 491902 636950 492522 672394 +rect 491902 636714 491934 636950 +rect 492170 636714 492254 636950 +rect 492490 636714 492522 636950 +rect 491902 636630 492522 636714 +rect 491902 636394 491934 636630 +rect 492170 636394 492254 636630 +rect 492490 636394 492522 636630 +rect 491902 600950 492522 636394 +rect 491902 600714 491934 600950 +rect 492170 600714 492254 600950 +rect 492490 600714 492522 600950 +rect 491902 600630 492522 600714 +rect 491902 600394 491934 600630 +rect 492170 600394 492254 600630 +rect 492490 600394 492522 600630 +rect 491902 564950 492522 600394 +rect 491902 564714 491934 564950 +rect 492170 564714 492254 564950 +rect 492490 564714 492522 564950 +rect 491902 564630 492522 564714 +rect 491902 564394 491934 564630 +rect 492170 564394 492254 564630 +rect 492490 564394 492522 564630 +rect 491902 528950 492522 564394 +rect 491902 528714 491934 528950 +rect 492170 528714 492254 528950 +rect 492490 528714 492522 528950 +rect 491902 528630 492522 528714 +rect 491902 528394 491934 528630 +rect 492170 528394 492254 528630 +rect 492490 528394 492522 528630 +rect 491902 492950 492522 528394 +rect 491902 492714 491934 492950 +rect 492170 492714 492254 492950 +rect 492490 492714 492522 492950 +rect 491902 492630 492522 492714 +rect 491902 492394 491934 492630 +rect 492170 492394 492254 492630 +rect 492490 492394 492522 492630 +rect 491902 456950 492522 492394 +rect 491902 456714 491934 456950 +rect 492170 456714 492254 456950 +rect 492490 456714 492522 456950 +rect 491902 456630 492522 456714 +rect 491902 456394 491934 456630 +rect 492170 456394 492254 456630 +rect 492490 456394 492522 456630 +rect 491902 420950 492522 456394 +rect 491902 420714 491934 420950 +rect 492170 420714 492254 420950 +rect 492490 420714 492522 420950 +rect 491902 420630 492522 420714 +rect 491902 420394 491934 420630 +rect 492170 420394 492254 420630 +rect 492490 420394 492522 420630 +rect 491902 384950 492522 420394 +rect 491902 384714 491934 384950 +rect 492170 384714 492254 384950 +rect 492490 384714 492522 384950 +rect 491902 384630 492522 384714 +rect 491902 384394 491934 384630 +rect 492170 384394 492254 384630 +rect 492490 384394 492522 384630 +rect 491902 348950 492522 384394 +rect 491902 348714 491934 348950 +rect 492170 348714 492254 348950 +rect 492490 348714 492522 348950 +rect 491902 348630 492522 348714 +rect 491902 348394 491934 348630 +rect 492170 348394 492254 348630 +rect 492490 348394 492522 348630 +rect 491902 312950 492522 348394 +rect 491902 312714 491934 312950 +rect 492170 312714 492254 312950 +rect 492490 312714 492522 312950 +rect 491902 312630 492522 312714 +rect 491902 312394 491934 312630 +rect 492170 312394 492254 312630 +rect 492490 312394 492522 312630 +rect 491902 276950 492522 312394 +rect 491902 276714 491934 276950 +rect 492170 276714 492254 276950 +rect 492490 276714 492522 276950 +rect 491902 276630 492522 276714 +rect 491902 276394 491934 276630 +rect 492170 276394 492254 276630 +rect 492490 276394 492522 276630 +rect 491902 240950 492522 276394 +rect 491902 240714 491934 240950 +rect 492170 240714 492254 240950 +rect 492490 240714 492522 240950 +rect 491902 240630 492522 240714 +rect 491902 240394 491934 240630 +rect 492170 240394 492254 240630 +rect 492490 240394 492522 240630 +rect 491902 204950 492522 240394 +rect 491902 204714 491934 204950 +rect 492170 204714 492254 204950 +rect 492490 204714 492522 204950 +rect 491902 204630 492522 204714 +rect 491902 204394 491934 204630 +rect 492170 204394 492254 204630 +rect 492490 204394 492522 204630 +rect 491902 168950 492522 204394 +rect 491902 168714 491934 168950 +rect 492170 168714 492254 168950 +rect 492490 168714 492522 168950 +rect 491902 168630 492522 168714 +rect 491902 168394 491934 168630 +rect 492170 168394 492254 168630 +rect 492490 168394 492522 168630 +rect 491902 132950 492522 168394 +rect 491902 132714 491934 132950 +rect 492170 132714 492254 132950 +rect 492490 132714 492522 132950 +rect 491902 132630 492522 132714 +rect 491902 132394 491934 132630 +rect 492170 132394 492254 132630 +rect 492490 132394 492522 132630 +rect 491902 96950 492522 132394 +rect 491902 96714 491934 96950 +rect 492170 96714 492254 96950 +rect 492490 96714 492522 96950 +rect 491902 96630 492522 96714 +rect 491902 96394 491934 96630 +rect 492170 96394 492254 96630 +rect 492490 96394 492522 96630 +rect 491902 60950 492522 96394 +rect 491902 60714 491934 60950 +rect 492170 60714 492254 60950 +rect 492490 60714 492522 60950 +rect 491902 60630 492522 60714 +rect 491902 60394 491934 60630 +rect 492170 60394 492254 60630 +rect 492490 60394 492522 60630 +rect 491902 24950 492522 60394 +rect 491902 24714 491934 24950 +rect 492170 24714 492254 24950 +rect 492490 24714 492522 24950 +rect 491902 24630 492522 24714 +rect 491902 24394 491934 24630 +rect 492170 24394 492254 24630 +rect 492490 24394 492522 24630 +rect 455902 7794 455934 8030 +rect 456170 7794 456254 8030 +rect 456490 7794 456522 8030 +rect 455902 7710 456522 7794 +rect 455902 7474 455934 7710 +rect 456170 7474 456254 7710 +rect 456490 7474 456522 7710 +rect 455902 7390 456522 7474 +rect 455902 7154 455934 7390 +rect 456170 7154 456254 7390 +rect 456490 7154 456522 7390 +rect 455902 7092 456522 7154 +rect 491902 8030 492522 24394 rect 516742 942458 517362 942520 rect 516742 942222 516774 942458 rect 517010 942222 517094 942458 @@ -24154,18 +46222,6 @@ rect 517010 11174 517094 11410 rect 517330 11174 517362 11410 rect 516742 11112 517362 11174 rect 520462 917510 521082 942922 -rect 556462 943798 557082 943860 -rect 556462 943562 556494 943798 -rect 556730 943562 556814 943798 -rect 557050 943562 557082 943798 -rect 556462 943478 557082 943562 -rect 556462 943242 556494 943478 -rect 556730 943242 556814 943478 -rect 557050 943242 557082 943478 -rect 556462 943158 557082 943242 -rect 556462 942922 556494 943158 -rect 556730 942922 556814 943158 -rect 557050 942922 557082 943158 rect 520462 917274 520494 917510 rect 520730 917274 520814 917510 rect 521050 917274 521082 917510 @@ -24373,19 +46429,497 @@ rect 520462 17190 521082 17274 rect 520462 16954 520494 17190 rect 520730 16954 520814 17190 rect 521050 16954 521082 17190 -rect 484462 10474 484494 10710 -rect 484730 10474 484814 10710 -rect 485050 10474 485082 10710 -rect 484462 10390 485082 10474 -rect 484462 10154 484494 10390 -rect 484730 10154 484814 10390 -rect 485050 10154 485082 10390 -rect 484462 10070 485082 10154 -rect 484462 9834 484494 10070 -rect 484730 9834 484814 10070 -rect 485050 9834 485082 10070 -rect 484462 9772 485082 9834 rect 520462 10710 521082 16954 +rect 520462 10474 520494 10710 +rect 520730 10474 520814 10710 +rect 521050 10474 521082 10710 +rect 520462 10390 521082 10474 +rect 520462 10154 520494 10390 +rect 520730 10154 520814 10390 +rect 521050 10154 521082 10390 +rect 520462 10070 521082 10154 +rect 520462 9834 520494 10070 +rect 520730 9834 520814 10070 +rect 521050 9834 521082 10070 +rect 520462 9772 521082 9834 +rect 524182 921230 524802 944262 +rect 524182 920994 524214 921230 +rect 524450 920994 524534 921230 +rect 524770 920994 524802 921230 +rect 524182 920910 524802 920994 +rect 524182 920674 524214 920910 +rect 524450 920674 524534 920910 +rect 524770 920674 524802 920910 +rect 524182 885230 524802 920674 +rect 524182 884994 524214 885230 +rect 524450 884994 524534 885230 +rect 524770 884994 524802 885230 +rect 524182 884910 524802 884994 +rect 524182 884674 524214 884910 +rect 524450 884674 524534 884910 +rect 524770 884674 524802 884910 +rect 524182 849230 524802 884674 +rect 524182 848994 524214 849230 +rect 524450 848994 524534 849230 +rect 524770 848994 524802 849230 +rect 524182 848910 524802 848994 +rect 524182 848674 524214 848910 +rect 524450 848674 524534 848910 +rect 524770 848674 524802 848910 +rect 524182 813230 524802 848674 +rect 524182 812994 524214 813230 +rect 524450 812994 524534 813230 +rect 524770 812994 524802 813230 +rect 524182 812910 524802 812994 +rect 524182 812674 524214 812910 +rect 524450 812674 524534 812910 +rect 524770 812674 524802 812910 +rect 524182 777230 524802 812674 +rect 524182 776994 524214 777230 +rect 524450 776994 524534 777230 +rect 524770 776994 524802 777230 +rect 524182 776910 524802 776994 +rect 524182 776674 524214 776910 +rect 524450 776674 524534 776910 +rect 524770 776674 524802 776910 +rect 524182 741230 524802 776674 +rect 524182 740994 524214 741230 +rect 524450 740994 524534 741230 +rect 524770 740994 524802 741230 +rect 524182 740910 524802 740994 +rect 524182 740674 524214 740910 +rect 524450 740674 524534 740910 +rect 524770 740674 524802 740910 +rect 524182 705230 524802 740674 +rect 524182 704994 524214 705230 +rect 524450 704994 524534 705230 +rect 524770 704994 524802 705230 +rect 524182 704910 524802 704994 +rect 524182 704674 524214 704910 +rect 524450 704674 524534 704910 +rect 524770 704674 524802 704910 +rect 524182 669230 524802 704674 +rect 524182 668994 524214 669230 +rect 524450 668994 524534 669230 +rect 524770 668994 524802 669230 +rect 524182 668910 524802 668994 +rect 524182 668674 524214 668910 +rect 524450 668674 524534 668910 +rect 524770 668674 524802 668910 +rect 524182 633230 524802 668674 +rect 524182 632994 524214 633230 +rect 524450 632994 524534 633230 +rect 524770 632994 524802 633230 +rect 524182 632910 524802 632994 +rect 524182 632674 524214 632910 +rect 524450 632674 524534 632910 +rect 524770 632674 524802 632910 +rect 524182 597230 524802 632674 +rect 524182 596994 524214 597230 +rect 524450 596994 524534 597230 +rect 524770 596994 524802 597230 +rect 524182 596910 524802 596994 +rect 524182 596674 524214 596910 +rect 524450 596674 524534 596910 +rect 524770 596674 524802 596910 +rect 524182 561230 524802 596674 +rect 524182 560994 524214 561230 +rect 524450 560994 524534 561230 +rect 524770 560994 524802 561230 +rect 524182 560910 524802 560994 +rect 524182 560674 524214 560910 +rect 524450 560674 524534 560910 +rect 524770 560674 524802 560910 +rect 524182 525230 524802 560674 +rect 524182 524994 524214 525230 +rect 524450 524994 524534 525230 +rect 524770 524994 524802 525230 +rect 524182 524910 524802 524994 +rect 524182 524674 524214 524910 +rect 524450 524674 524534 524910 +rect 524770 524674 524802 524910 +rect 524182 489230 524802 524674 +rect 524182 488994 524214 489230 +rect 524450 488994 524534 489230 +rect 524770 488994 524802 489230 +rect 524182 488910 524802 488994 +rect 524182 488674 524214 488910 +rect 524450 488674 524534 488910 +rect 524770 488674 524802 488910 +rect 524182 453230 524802 488674 +rect 524182 452994 524214 453230 +rect 524450 452994 524534 453230 +rect 524770 452994 524802 453230 +rect 524182 452910 524802 452994 +rect 524182 452674 524214 452910 +rect 524450 452674 524534 452910 +rect 524770 452674 524802 452910 +rect 524182 417230 524802 452674 +rect 524182 416994 524214 417230 +rect 524450 416994 524534 417230 +rect 524770 416994 524802 417230 +rect 524182 416910 524802 416994 +rect 524182 416674 524214 416910 +rect 524450 416674 524534 416910 +rect 524770 416674 524802 416910 +rect 524182 381230 524802 416674 +rect 524182 380994 524214 381230 +rect 524450 380994 524534 381230 +rect 524770 380994 524802 381230 +rect 524182 380910 524802 380994 +rect 524182 380674 524214 380910 +rect 524450 380674 524534 380910 +rect 524770 380674 524802 380910 +rect 524182 345230 524802 380674 +rect 524182 344994 524214 345230 +rect 524450 344994 524534 345230 +rect 524770 344994 524802 345230 +rect 524182 344910 524802 344994 +rect 524182 344674 524214 344910 +rect 524450 344674 524534 344910 +rect 524770 344674 524802 344910 +rect 524182 309230 524802 344674 +rect 524182 308994 524214 309230 +rect 524450 308994 524534 309230 +rect 524770 308994 524802 309230 +rect 524182 308910 524802 308994 +rect 524182 308674 524214 308910 +rect 524450 308674 524534 308910 +rect 524770 308674 524802 308910 +rect 524182 273230 524802 308674 +rect 524182 272994 524214 273230 +rect 524450 272994 524534 273230 +rect 524770 272994 524802 273230 +rect 524182 272910 524802 272994 +rect 524182 272674 524214 272910 +rect 524450 272674 524534 272910 +rect 524770 272674 524802 272910 +rect 524182 237230 524802 272674 +rect 524182 236994 524214 237230 +rect 524450 236994 524534 237230 +rect 524770 236994 524802 237230 +rect 524182 236910 524802 236994 +rect 524182 236674 524214 236910 +rect 524450 236674 524534 236910 +rect 524770 236674 524802 236910 +rect 524182 201230 524802 236674 +rect 524182 200994 524214 201230 +rect 524450 200994 524534 201230 +rect 524770 200994 524802 201230 +rect 524182 200910 524802 200994 +rect 524182 200674 524214 200910 +rect 524450 200674 524534 200910 +rect 524770 200674 524802 200910 +rect 524182 165230 524802 200674 +rect 524182 164994 524214 165230 +rect 524450 164994 524534 165230 +rect 524770 164994 524802 165230 +rect 524182 164910 524802 164994 +rect 524182 164674 524214 164910 +rect 524450 164674 524534 164910 +rect 524770 164674 524802 164910 +rect 524182 129230 524802 164674 +rect 524182 128994 524214 129230 +rect 524450 128994 524534 129230 +rect 524770 128994 524802 129230 +rect 524182 128910 524802 128994 +rect 524182 128674 524214 128910 +rect 524450 128674 524534 128910 +rect 524770 128674 524802 128910 +rect 524182 93230 524802 128674 +rect 524182 92994 524214 93230 +rect 524450 92994 524534 93230 +rect 524770 92994 524802 93230 +rect 524182 92910 524802 92994 +rect 524182 92674 524214 92910 +rect 524450 92674 524534 92910 +rect 524770 92674 524802 92910 +rect 524182 57230 524802 92674 +rect 524182 56994 524214 57230 +rect 524450 56994 524534 57230 +rect 524770 56994 524802 57230 +rect 524182 56910 524802 56994 +rect 524182 56674 524214 56910 +rect 524450 56674 524534 56910 +rect 524770 56674 524802 56910 +rect 524182 21230 524802 56674 +rect 524182 20994 524214 21230 +rect 524450 20994 524534 21230 +rect 524770 20994 524802 21230 +rect 524182 20910 524802 20994 +rect 524182 20674 524214 20910 +rect 524450 20674 524534 20910 +rect 524770 20674 524802 20910 +rect 524182 9370 524802 20674 +rect 524182 9134 524214 9370 +rect 524450 9134 524534 9370 +rect 524770 9134 524802 9370 +rect 524182 9050 524802 9134 +rect 524182 8814 524214 9050 +rect 524450 8814 524534 9050 +rect 524770 8814 524802 9050 +rect 524182 8730 524802 8814 +rect 524182 8494 524214 8730 +rect 524450 8494 524534 8730 +rect 524770 8494 524802 8730 +rect 524182 8432 524802 8494 +rect 527902 924950 528522 945602 +rect 563902 946478 564522 946540 +rect 563902 946242 563934 946478 +rect 564170 946242 564254 946478 +rect 564490 946242 564522 946478 +rect 563902 946158 564522 946242 +rect 563902 945922 563934 946158 +rect 564170 945922 564254 946158 +rect 564490 945922 564522 946158 +rect 563902 945838 564522 945922 +rect 563902 945602 563934 945838 +rect 564170 945602 564254 945838 +rect 564490 945602 564522 945838 +rect 560182 945138 560802 945200 +rect 560182 944902 560214 945138 +rect 560450 944902 560534 945138 +rect 560770 944902 560802 945138 +rect 560182 944818 560802 944902 +rect 560182 944582 560214 944818 +rect 560450 944582 560534 944818 +rect 560770 944582 560802 944818 +rect 560182 944498 560802 944582 +rect 560182 944262 560214 944498 +rect 560450 944262 560534 944498 +rect 560770 944262 560802 944498 +rect 556462 943798 557082 943860 +rect 556462 943562 556494 943798 +rect 556730 943562 556814 943798 +rect 557050 943562 557082 943798 +rect 556462 943478 557082 943562 +rect 556462 943242 556494 943478 +rect 556730 943242 556814 943478 +rect 557050 943242 557082 943478 +rect 556462 943158 557082 943242 +rect 556462 942922 556494 943158 +rect 556730 942922 556814 943158 +rect 557050 942922 557082 943158 +rect 527902 924714 527934 924950 +rect 528170 924714 528254 924950 +rect 528490 924714 528522 924950 +rect 527902 924630 528522 924714 +rect 527902 924394 527934 924630 +rect 528170 924394 528254 924630 +rect 528490 924394 528522 924630 +rect 527902 888950 528522 924394 +rect 527902 888714 527934 888950 +rect 528170 888714 528254 888950 +rect 528490 888714 528522 888950 +rect 527902 888630 528522 888714 +rect 527902 888394 527934 888630 +rect 528170 888394 528254 888630 +rect 528490 888394 528522 888630 +rect 527902 852950 528522 888394 +rect 527902 852714 527934 852950 +rect 528170 852714 528254 852950 +rect 528490 852714 528522 852950 +rect 527902 852630 528522 852714 +rect 527902 852394 527934 852630 +rect 528170 852394 528254 852630 +rect 528490 852394 528522 852630 +rect 527902 816950 528522 852394 +rect 527902 816714 527934 816950 +rect 528170 816714 528254 816950 +rect 528490 816714 528522 816950 +rect 527902 816630 528522 816714 +rect 527902 816394 527934 816630 +rect 528170 816394 528254 816630 +rect 528490 816394 528522 816630 +rect 527902 780950 528522 816394 +rect 527902 780714 527934 780950 +rect 528170 780714 528254 780950 +rect 528490 780714 528522 780950 +rect 527902 780630 528522 780714 +rect 527902 780394 527934 780630 +rect 528170 780394 528254 780630 +rect 528490 780394 528522 780630 +rect 527902 744950 528522 780394 +rect 527902 744714 527934 744950 +rect 528170 744714 528254 744950 +rect 528490 744714 528522 744950 +rect 527902 744630 528522 744714 +rect 527902 744394 527934 744630 +rect 528170 744394 528254 744630 +rect 528490 744394 528522 744630 +rect 527902 708950 528522 744394 +rect 527902 708714 527934 708950 +rect 528170 708714 528254 708950 +rect 528490 708714 528522 708950 +rect 527902 708630 528522 708714 +rect 527902 708394 527934 708630 +rect 528170 708394 528254 708630 +rect 528490 708394 528522 708630 +rect 527902 672950 528522 708394 +rect 527902 672714 527934 672950 +rect 528170 672714 528254 672950 +rect 528490 672714 528522 672950 +rect 527902 672630 528522 672714 +rect 527902 672394 527934 672630 +rect 528170 672394 528254 672630 +rect 528490 672394 528522 672630 +rect 527902 636950 528522 672394 +rect 527902 636714 527934 636950 +rect 528170 636714 528254 636950 +rect 528490 636714 528522 636950 +rect 527902 636630 528522 636714 +rect 527902 636394 527934 636630 +rect 528170 636394 528254 636630 +rect 528490 636394 528522 636630 +rect 527902 600950 528522 636394 +rect 527902 600714 527934 600950 +rect 528170 600714 528254 600950 +rect 528490 600714 528522 600950 +rect 527902 600630 528522 600714 +rect 527902 600394 527934 600630 +rect 528170 600394 528254 600630 +rect 528490 600394 528522 600630 +rect 527902 564950 528522 600394 +rect 527902 564714 527934 564950 +rect 528170 564714 528254 564950 +rect 528490 564714 528522 564950 +rect 527902 564630 528522 564714 +rect 527902 564394 527934 564630 +rect 528170 564394 528254 564630 +rect 528490 564394 528522 564630 +rect 527902 528950 528522 564394 +rect 527902 528714 527934 528950 +rect 528170 528714 528254 528950 +rect 528490 528714 528522 528950 +rect 527902 528630 528522 528714 +rect 527902 528394 527934 528630 +rect 528170 528394 528254 528630 +rect 528490 528394 528522 528630 +rect 527902 492950 528522 528394 +rect 527902 492714 527934 492950 +rect 528170 492714 528254 492950 +rect 528490 492714 528522 492950 +rect 527902 492630 528522 492714 +rect 527902 492394 527934 492630 +rect 528170 492394 528254 492630 +rect 528490 492394 528522 492630 +rect 527902 456950 528522 492394 +rect 527902 456714 527934 456950 +rect 528170 456714 528254 456950 +rect 528490 456714 528522 456950 +rect 527902 456630 528522 456714 +rect 527902 456394 527934 456630 +rect 528170 456394 528254 456630 +rect 528490 456394 528522 456630 +rect 527902 420950 528522 456394 +rect 527902 420714 527934 420950 +rect 528170 420714 528254 420950 +rect 528490 420714 528522 420950 +rect 527902 420630 528522 420714 +rect 527902 420394 527934 420630 +rect 528170 420394 528254 420630 +rect 528490 420394 528522 420630 +rect 527902 384950 528522 420394 +rect 527902 384714 527934 384950 +rect 528170 384714 528254 384950 +rect 528490 384714 528522 384950 +rect 527902 384630 528522 384714 +rect 527902 384394 527934 384630 +rect 528170 384394 528254 384630 +rect 528490 384394 528522 384630 +rect 527902 348950 528522 384394 +rect 527902 348714 527934 348950 +rect 528170 348714 528254 348950 +rect 528490 348714 528522 348950 +rect 527902 348630 528522 348714 +rect 527902 348394 527934 348630 +rect 528170 348394 528254 348630 +rect 528490 348394 528522 348630 +rect 527902 312950 528522 348394 +rect 527902 312714 527934 312950 +rect 528170 312714 528254 312950 +rect 528490 312714 528522 312950 +rect 527902 312630 528522 312714 +rect 527902 312394 527934 312630 +rect 528170 312394 528254 312630 +rect 528490 312394 528522 312630 +rect 527902 276950 528522 312394 +rect 527902 276714 527934 276950 +rect 528170 276714 528254 276950 +rect 528490 276714 528522 276950 +rect 527902 276630 528522 276714 +rect 527902 276394 527934 276630 +rect 528170 276394 528254 276630 +rect 528490 276394 528522 276630 +rect 527902 240950 528522 276394 +rect 527902 240714 527934 240950 +rect 528170 240714 528254 240950 +rect 528490 240714 528522 240950 +rect 527902 240630 528522 240714 +rect 527902 240394 527934 240630 +rect 528170 240394 528254 240630 +rect 528490 240394 528522 240630 +rect 527902 204950 528522 240394 +rect 527902 204714 527934 204950 +rect 528170 204714 528254 204950 +rect 528490 204714 528522 204950 +rect 527902 204630 528522 204714 +rect 527902 204394 527934 204630 +rect 528170 204394 528254 204630 +rect 528490 204394 528522 204630 +rect 527902 168950 528522 204394 +rect 527902 168714 527934 168950 +rect 528170 168714 528254 168950 +rect 528490 168714 528522 168950 +rect 527902 168630 528522 168714 +rect 527902 168394 527934 168630 +rect 528170 168394 528254 168630 +rect 528490 168394 528522 168630 +rect 527902 132950 528522 168394 +rect 527902 132714 527934 132950 +rect 528170 132714 528254 132950 +rect 528490 132714 528522 132950 +rect 527902 132630 528522 132714 +rect 527902 132394 527934 132630 +rect 528170 132394 528254 132630 +rect 528490 132394 528522 132630 +rect 527902 96950 528522 132394 +rect 527902 96714 527934 96950 +rect 528170 96714 528254 96950 +rect 528490 96714 528522 96950 +rect 527902 96630 528522 96714 +rect 527902 96394 527934 96630 +rect 528170 96394 528254 96630 +rect 528490 96394 528522 96630 +rect 527902 60950 528522 96394 +rect 527902 60714 527934 60950 +rect 528170 60714 528254 60950 +rect 528490 60714 528522 60950 +rect 527902 60630 528522 60714 +rect 527902 60394 527934 60630 +rect 528170 60394 528254 60630 +rect 528490 60394 528522 60630 +rect 527902 24950 528522 60394 +rect 527902 24714 527934 24950 +rect 528170 24714 528254 24950 +rect 528490 24714 528522 24950 +rect 527902 24630 528522 24714 +rect 527902 24394 527934 24630 +rect 528170 24394 528254 24630 +rect 528490 24394 528522 24630 +rect 491902 7794 491934 8030 +rect 492170 7794 492254 8030 +rect 492490 7794 492522 8030 +rect 491902 7710 492522 7794 +rect 491902 7474 491934 7710 +rect 492170 7474 492254 7710 +rect 492490 7474 492522 7710 +rect 491902 7390 492522 7474 +rect 491902 7154 491934 7390 +rect 492170 7154 492254 7390 +rect 492490 7154 492522 7390 +rect 491902 7092 492522 7154 +rect 527902 8030 528522 24394 rect 552742 942458 553362 942520 rect 552742 942222 552774 942458 rect 553010 942222 553094 942458 @@ -24620,18 +47154,6 @@ rect 553010 11174 553094 11410 rect 553330 11174 553362 11410 rect 552742 11112 553362 11174 rect 556462 917510 557082 942922 -rect 592462 943798 593082 943860 -rect 592462 943562 592494 943798 -rect 592730 943562 592814 943798 -rect 593050 943562 593082 943798 -rect 592462 943478 593082 943562 -rect 592462 943242 592494 943478 -rect 592730 943242 592814 943478 -rect 593050 943242 593082 943478 -rect 592462 943158 593082 943242 -rect 592462 942922 592494 943158 -rect 592730 942922 592814 943158 -rect 593050 942922 593082 943158 rect 556462 917274 556494 917510 rect 556730 917274 556814 917510 rect 557050 917274 557082 917510 @@ -24672,6 +47194,484 @@ rect 556462 772954 556494 773190 rect 556730 772954 556814 773190 rect 557050 772954 557082 773190 rect 556462 737510 557082 772954 +rect 556462 737274 556494 737510 +rect 556730 737274 556814 737510 +rect 557050 737274 557082 737510 +rect 556462 737190 557082 737274 +rect 556462 736954 556494 737190 +rect 556730 736954 556814 737190 +rect 557050 736954 557082 737190 +rect 556462 701510 557082 736954 +rect 556462 701274 556494 701510 +rect 556730 701274 556814 701510 +rect 557050 701274 557082 701510 +rect 556462 701190 557082 701274 +rect 556462 700954 556494 701190 +rect 556730 700954 556814 701190 +rect 557050 700954 557082 701190 +rect 556462 665510 557082 700954 +rect 556462 665274 556494 665510 +rect 556730 665274 556814 665510 +rect 557050 665274 557082 665510 +rect 556462 665190 557082 665274 +rect 556462 664954 556494 665190 +rect 556730 664954 556814 665190 +rect 557050 664954 557082 665190 +rect 556462 629510 557082 664954 +rect 556462 629274 556494 629510 +rect 556730 629274 556814 629510 +rect 557050 629274 557082 629510 +rect 556462 629190 557082 629274 +rect 556462 628954 556494 629190 +rect 556730 628954 556814 629190 +rect 557050 628954 557082 629190 +rect 556462 593510 557082 628954 +rect 556462 593274 556494 593510 +rect 556730 593274 556814 593510 +rect 557050 593274 557082 593510 +rect 556462 593190 557082 593274 +rect 556462 592954 556494 593190 +rect 556730 592954 556814 593190 +rect 557050 592954 557082 593190 +rect 556462 557510 557082 592954 +rect 556462 557274 556494 557510 +rect 556730 557274 556814 557510 +rect 557050 557274 557082 557510 +rect 556462 557190 557082 557274 +rect 556462 556954 556494 557190 +rect 556730 556954 556814 557190 +rect 557050 556954 557082 557190 +rect 556462 521510 557082 556954 +rect 556462 521274 556494 521510 +rect 556730 521274 556814 521510 +rect 557050 521274 557082 521510 +rect 556462 521190 557082 521274 +rect 556462 520954 556494 521190 +rect 556730 520954 556814 521190 +rect 557050 520954 557082 521190 +rect 556462 485510 557082 520954 +rect 556462 485274 556494 485510 +rect 556730 485274 556814 485510 +rect 557050 485274 557082 485510 +rect 556462 485190 557082 485274 +rect 556462 484954 556494 485190 +rect 556730 484954 556814 485190 +rect 557050 484954 557082 485190 +rect 556462 449510 557082 484954 +rect 556462 449274 556494 449510 +rect 556730 449274 556814 449510 +rect 557050 449274 557082 449510 +rect 556462 449190 557082 449274 +rect 556462 448954 556494 449190 +rect 556730 448954 556814 449190 +rect 557050 448954 557082 449190 +rect 556462 413510 557082 448954 +rect 556462 413274 556494 413510 +rect 556730 413274 556814 413510 +rect 557050 413274 557082 413510 +rect 556462 413190 557082 413274 +rect 556462 412954 556494 413190 +rect 556730 412954 556814 413190 +rect 557050 412954 557082 413190 +rect 556462 377510 557082 412954 +rect 556462 377274 556494 377510 +rect 556730 377274 556814 377510 +rect 557050 377274 557082 377510 +rect 556462 377190 557082 377274 +rect 556462 376954 556494 377190 +rect 556730 376954 556814 377190 +rect 557050 376954 557082 377190 +rect 556462 341510 557082 376954 +rect 556462 341274 556494 341510 +rect 556730 341274 556814 341510 +rect 557050 341274 557082 341510 +rect 556462 341190 557082 341274 +rect 556462 340954 556494 341190 +rect 556730 340954 556814 341190 +rect 557050 340954 557082 341190 +rect 556462 305510 557082 340954 +rect 556462 305274 556494 305510 +rect 556730 305274 556814 305510 +rect 557050 305274 557082 305510 +rect 556462 305190 557082 305274 +rect 556462 304954 556494 305190 +rect 556730 304954 556814 305190 +rect 557050 304954 557082 305190 +rect 556462 269510 557082 304954 +rect 556462 269274 556494 269510 +rect 556730 269274 556814 269510 +rect 557050 269274 557082 269510 +rect 556462 269190 557082 269274 +rect 556462 268954 556494 269190 +rect 556730 268954 556814 269190 +rect 557050 268954 557082 269190 +rect 556462 233510 557082 268954 +rect 556462 233274 556494 233510 +rect 556730 233274 556814 233510 +rect 557050 233274 557082 233510 +rect 556462 233190 557082 233274 +rect 556462 232954 556494 233190 +rect 556730 232954 556814 233190 +rect 557050 232954 557082 233190 +rect 556462 197510 557082 232954 +rect 556462 197274 556494 197510 +rect 556730 197274 556814 197510 +rect 557050 197274 557082 197510 +rect 556462 197190 557082 197274 +rect 556462 196954 556494 197190 +rect 556730 196954 556814 197190 +rect 557050 196954 557082 197190 +rect 556462 161510 557082 196954 +rect 556462 161274 556494 161510 +rect 556730 161274 556814 161510 +rect 557050 161274 557082 161510 +rect 556462 161190 557082 161274 +rect 556462 160954 556494 161190 +rect 556730 160954 556814 161190 +rect 557050 160954 557082 161190 +rect 556462 125510 557082 160954 +rect 556462 125274 556494 125510 +rect 556730 125274 556814 125510 +rect 557050 125274 557082 125510 +rect 556462 125190 557082 125274 +rect 556462 124954 556494 125190 +rect 556730 124954 556814 125190 +rect 557050 124954 557082 125190 +rect 556462 89510 557082 124954 +rect 556462 89274 556494 89510 +rect 556730 89274 556814 89510 +rect 557050 89274 557082 89510 +rect 556462 89190 557082 89274 +rect 556462 88954 556494 89190 +rect 556730 88954 556814 89190 +rect 557050 88954 557082 89190 +rect 556462 53510 557082 88954 +rect 556462 53274 556494 53510 +rect 556730 53274 556814 53510 +rect 557050 53274 557082 53510 +rect 556462 53190 557082 53274 +rect 556462 52954 556494 53190 +rect 556730 52954 556814 53190 +rect 557050 52954 557082 53190 +rect 556462 17510 557082 52954 +rect 556462 17274 556494 17510 +rect 556730 17274 556814 17510 +rect 557050 17274 557082 17510 +rect 556462 17190 557082 17274 +rect 556462 16954 556494 17190 +rect 556730 16954 556814 17190 +rect 557050 16954 557082 17190 +rect 556462 10710 557082 16954 +rect 556462 10474 556494 10710 +rect 556730 10474 556814 10710 +rect 557050 10474 557082 10710 +rect 556462 10390 557082 10474 +rect 556462 10154 556494 10390 +rect 556730 10154 556814 10390 +rect 557050 10154 557082 10390 +rect 556462 10070 557082 10154 +rect 556462 9834 556494 10070 +rect 556730 9834 556814 10070 +rect 557050 9834 557082 10070 +rect 556462 9772 557082 9834 +rect 560182 921230 560802 944262 +rect 560182 920994 560214 921230 +rect 560450 920994 560534 921230 +rect 560770 920994 560802 921230 +rect 560182 920910 560802 920994 +rect 560182 920674 560214 920910 +rect 560450 920674 560534 920910 +rect 560770 920674 560802 920910 +rect 560182 885230 560802 920674 +rect 560182 884994 560214 885230 +rect 560450 884994 560534 885230 +rect 560770 884994 560802 885230 +rect 560182 884910 560802 884994 +rect 560182 884674 560214 884910 +rect 560450 884674 560534 884910 +rect 560770 884674 560802 884910 +rect 560182 849230 560802 884674 +rect 560182 848994 560214 849230 +rect 560450 848994 560534 849230 +rect 560770 848994 560802 849230 +rect 560182 848910 560802 848994 +rect 560182 848674 560214 848910 +rect 560450 848674 560534 848910 +rect 560770 848674 560802 848910 +rect 560182 813230 560802 848674 +rect 560182 812994 560214 813230 +rect 560450 812994 560534 813230 +rect 560770 812994 560802 813230 +rect 560182 812910 560802 812994 +rect 560182 812674 560214 812910 +rect 560450 812674 560534 812910 +rect 560770 812674 560802 812910 +rect 560182 777230 560802 812674 +rect 560182 776994 560214 777230 +rect 560450 776994 560534 777230 +rect 560770 776994 560802 777230 +rect 560182 776910 560802 776994 +rect 560182 776674 560214 776910 +rect 560450 776674 560534 776910 +rect 560770 776674 560802 776910 +rect 560182 741230 560802 776674 +rect 560182 740994 560214 741230 +rect 560450 740994 560534 741230 +rect 560770 740994 560802 741230 +rect 560182 740910 560802 740994 +rect 560182 740674 560214 740910 +rect 560450 740674 560534 740910 +rect 560770 740674 560802 740910 +rect 560182 705230 560802 740674 +rect 560182 704994 560214 705230 +rect 560450 704994 560534 705230 +rect 560770 704994 560802 705230 +rect 560182 704910 560802 704994 +rect 560182 704674 560214 704910 +rect 560450 704674 560534 704910 +rect 560770 704674 560802 704910 +rect 560182 669230 560802 704674 +rect 560182 668994 560214 669230 +rect 560450 668994 560534 669230 +rect 560770 668994 560802 669230 +rect 560182 668910 560802 668994 +rect 560182 668674 560214 668910 +rect 560450 668674 560534 668910 +rect 560770 668674 560802 668910 +rect 560182 633230 560802 668674 +rect 560182 632994 560214 633230 +rect 560450 632994 560534 633230 +rect 560770 632994 560802 633230 +rect 560182 632910 560802 632994 +rect 560182 632674 560214 632910 +rect 560450 632674 560534 632910 +rect 560770 632674 560802 632910 +rect 560182 597230 560802 632674 +rect 560182 596994 560214 597230 +rect 560450 596994 560534 597230 +rect 560770 596994 560802 597230 +rect 560182 596910 560802 596994 +rect 560182 596674 560214 596910 +rect 560450 596674 560534 596910 +rect 560770 596674 560802 596910 +rect 560182 561230 560802 596674 +rect 560182 560994 560214 561230 +rect 560450 560994 560534 561230 +rect 560770 560994 560802 561230 +rect 560182 560910 560802 560994 +rect 560182 560674 560214 560910 +rect 560450 560674 560534 560910 +rect 560770 560674 560802 560910 +rect 560182 525230 560802 560674 +rect 560182 524994 560214 525230 +rect 560450 524994 560534 525230 +rect 560770 524994 560802 525230 +rect 560182 524910 560802 524994 +rect 560182 524674 560214 524910 +rect 560450 524674 560534 524910 +rect 560770 524674 560802 524910 +rect 560182 489230 560802 524674 +rect 560182 488994 560214 489230 +rect 560450 488994 560534 489230 +rect 560770 488994 560802 489230 +rect 560182 488910 560802 488994 +rect 560182 488674 560214 488910 +rect 560450 488674 560534 488910 +rect 560770 488674 560802 488910 +rect 560182 453230 560802 488674 +rect 560182 452994 560214 453230 +rect 560450 452994 560534 453230 +rect 560770 452994 560802 453230 +rect 560182 452910 560802 452994 +rect 560182 452674 560214 452910 +rect 560450 452674 560534 452910 +rect 560770 452674 560802 452910 +rect 560182 417230 560802 452674 +rect 560182 416994 560214 417230 +rect 560450 416994 560534 417230 +rect 560770 416994 560802 417230 +rect 560182 416910 560802 416994 +rect 560182 416674 560214 416910 +rect 560450 416674 560534 416910 +rect 560770 416674 560802 416910 +rect 560182 381230 560802 416674 +rect 560182 380994 560214 381230 +rect 560450 380994 560534 381230 +rect 560770 380994 560802 381230 +rect 560182 380910 560802 380994 +rect 560182 380674 560214 380910 +rect 560450 380674 560534 380910 +rect 560770 380674 560802 380910 +rect 560182 345230 560802 380674 +rect 560182 344994 560214 345230 +rect 560450 344994 560534 345230 +rect 560770 344994 560802 345230 +rect 560182 344910 560802 344994 +rect 560182 344674 560214 344910 +rect 560450 344674 560534 344910 +rect 560770 344674 560802 344910 +rect 560182 309230 560802 344674 +rect 560182 308994 560214 309230 +rect 560450 308994 560534 309230 +rect 560770 308994 560802 309230 +rect 560182 308910 560802 308994 +rect 560182 308674 560214 308910 +rect 560450 308674 560534 308910 +rect 560770 308674 560802 308910 +rect 560182 273230 560802 308674 +rect 560182 272994 560214 273230 +rect 560450 272994 560534 273230 +rect 560770 272994 560802 273230 +rect 560182 272910 560802 272994 +rect 560182 272674 560214 272910 +rect 560450 272674 560534 272910 +rect 560770 272674 560802 272910 +rect 560182 237230 560802 272674 +rect 560182 236994 560214 237230 +rect 560450 236994 560534 237230 +rect 560770 236994 560802 237230 +rect 560182 236910 560802 236994 +rect 560182 236674 560214 236910 +rect 560450 236674 560534 236910 +rect 560770 236674 560802 236910 +rect 560182 201230 560802 236674 +rect 560182 200994 560214 201230 +rect 560450 200994 560534 201230 +rect 560770 200994 560802 201230 +rect 560182 200910 560802 200994 +rect 560182 200674 560214 200910 +rect 560450 200674 560534 200910 +rect 560770 200674 560802 200910 +rect 560182 165230 560802 200674 +rect 560182 164994 560214 165230 +rect 560450 164994 560534 165230 +rect 560770 164994 560802 165230 +rect 560182 164910 560802 164994 +rect 560182 164674 560214 164910 +rect 560450 164674 560534 164910 +rect 560770 164674 560802 164910 +rect 560182 129230 560802 164674 +rect 560182 128994 560214 129230 +rect 560450 128994 560534 129230 +rect 560770 128994 560802 129230 +rect 560182 128910 560802 128994 +rect 560182 128674 560214 128910 +rect 560450 128674 560534 128910 +rect 560770 128674 560802 128910 +rect 560182 93230 560802 128674 +rect 560182 92994 560214 93230 +rect 560450 92994 560534 93230 +rect 560770 92994 560802 93230 +rect 560182 92910 560802 92994 +rect 560182 92674 560214 92910 +rect 560450 92674 560534 92910 +rect 560770 92674 560802 92910 +rect 560182 57230 560802 92674 +rect 560182 56994 560214 57230 +rect 560450 56994 560534 57230 +rect 560770 56994 560802 57230 +rect 560182 56910 560802 56994 +rect 560182 56674 560214 56910 +rect 560450 56674 560534 56910 +rect 560770 56674 560802 56910 +rect 560182 21230 560802 56674 +rect 560182 20994 560214 21230 +rect 560450 20994 560534 21230 +rect 560770 20994 560802 21230 +rect 560182 20910 560802 20994 +rect 560182 20674 560214 20910 +rect 560450 20674 560534 20910 +rect 560770 20674 560802 20910 +rect 560182 9370 560802 20674 +rect 560182 9134 560214 9370 +rect 560450 9134 560534 9370 +rect 560770 9134 560802 9370 +rect 560182 9050 560802 9134 +rect 560182 8814 560214 9050 +rect 560450 8814 560534 9050 +rect 560770 8814 560802 9050 +rect 560182 8730 560802 8814 +rect 560182 8494 560214 8730 +rect 560450 8494 560534 8730 +rect 560770 8494 560802 8730 +rect 560182 8432 560802 8494 +rect 563902 924950 564522 945602 +rect 599902 946478 600522 946540 +rect 599902 946242 599934 946478 +rect 600170 946242 600254 946478 +rect 600490 946242 600522 946478 +rect 599902 946158 600522 946242 +rect 599902 945922 599934 946158 +rect 600170 945922 600254 946158 +rect 600490 945922 600522 946158 +rect 599902 945838 600522 945922 +rect 599902 945602 599934 945838 +rect 600170 945602 600254 945838 +rect 600490 945602 600522 945838 +rect 596182 945138 596802 945200 +rect 596182 944902 596214 945138 +rect 596450 944902 596534 945138 +rect 596770 944902 596802 945138 +rect 596182 944818 596802 944902 +rect 596182 944582 596214 944818 +rect 596450 944582 596534 944818 +rect 596770 944582 596802 944818 +rect 596182 944498 596802 944582 +rect 596182 944262 596214 944498 +rect 596450 944262 596534 944498 +rect 596770 944262 596802 944498 +rect 592462 943798 593082 943860 +rect 592462 943562 592494 943798 +rect 592730 943562 592814 943798 +rect 593050 943562 593082 943798 +rect 592462 943478 593082 943562 +rect 592462 943242 592494 943478 +rect 592730 943242 592814 943478 +rect 593050 943242 593082 943478 +rect 592462 943158 593082 943242 +rect 592462 942922 592494 943158 +rect 592730 942922 592814 943158 +rect 593050 942922 593082 943158 +rect 563902 924714 563934 924950 +rect 564170 924714 564254 924950 +rect 564490 924714 564522 924950 +rect 563902 924630 564522 924714 +rect 563902 924394 563934 924630 +rect 564170 924394 564254 924630 +rect 564490 924394 564522 924630 +rect 563902 888950 564522 924394 +rect 563902 888714 563934 888950 +rect 564170 888714 564254 888950 +rect 564490 888714 564522 888950 +rect 563902 888630 564522 888714 +rect 563902 888394 563934 888630 +rect 564170 888394 564254 888630 +rect 564490 888394 564522 888630 +rect 563902 852950 564522 888394 +rect 563902 852714 563934 852950 +rect 564170 852714 564254 852950 +rect 564490 852714 564522 852950 +rect 563902 852630 564522 852714 +rect 563902 852394 563934 852630 +rect 564170 852394 564254 852630 +rect 564490 852394 564522 852630 +rect 563902 816950 564522 852394 +rect 563902 816714 563934 816950 +rect 564170 816714 564254 816950 +rect 564490 816714 564522 816950 +rect 563902 816630 564522 816714 +rect 563902 816394 563934 816630 +rect 564170 816394 564254 816630 +rect 564490 816394 564522 816630 +rect 563902 780950 564522 816394 +rect 563902 780714 563934 780950 +rect 564170 780714 564254 780950 +rect 564490 780714 564522 780950 +rect 563902 780630 564522 780714 +rect 563902 780394 563934 780630 +rect 564170 780394 564254 780630 +rect 564490 780394 564522 780630 +rect 563902 744950 564522 780394 rect 588742 942458 589362 942520 rect 588742 942222 588774 942458 rect 589010 942222 589094 942458 @@ -24731,6 +47731,10 @@ rect 570636 745892 571256 745976 rect 570636 745656 570668 745892 rect 570904 745656 570988 745892 rect 571224 745656 571256 745892 +rect 563902 744714 563934 744950 +rect 564170 744714 564254 744950 +rect 564490 744714 564522 744950 +rect 563902 744630 564522 744714 rect 571596 745016 571628 745252 rect 571864 745016 571948 745252 rect 572184 745016 572216 745252 @@ -24740,21 +47744,6 @@ rect 571864 744696 571948 744932 rect 572184 744696 572216 744932 rect 588742 745132 589362 769234 rect 592462 917510 593082 942922 -rect 623016 943798 624016 943860 -rect 623016 943562 623078 943798 -rect 623314 943562 623398 943798 -rect 623634 943562 623718 943798 -rect 623954 943562 624016 943798 -rect 623016 943478 624016 943562 -rect 623016 943242 623078 943478 -rect 623314 943242 623398 943478 -rect 623634 943242 623718 943478 -rect 623954 943242 624016 943478 -rect 623016 943158 624016 943242 -rect 623016 942922 623078 943158 -rect 623314 942922 623398 943158 -rect 623634 942922 623718 943158 -rect 623954 942922 624016 943158 rect 592462 917274 592494 917510 rect 592730 917274 592814 917510 rect 593050 917274 593082 917510 @@ -24787,14 +47776,125 @@ rect 592462 808954 592494 809190 rect 592730 808954 592814 809190 rect 593050 808954 593082 809190 rect 592462 773510 593082 808954 -rect 592462 773274 592494 773510 -rect 592730 773274 592814 773510 -rect 593050 773274 593082 773510 -rect 592462 773190 593082 773274 -rect 592462 772954 592494 773190 -rect 592730 772954 592814 773190 -rect 593050 772954 593082 773190 -rect 592462 746212 593082 772954 +rect 596182 921230 596802 944262 +rect 596182 920994 596214 921230 +rect 596450 920994 596534 921230 +rect 596770 920994 596802 921230 +rect 596182 920910 596802 920994 +rect 596182 920674 596214 920910 +rect 596450 920674 596534 920910 +rect 596770 920674 596802 920910 +rect 596182 885230 596802 920674 +rect 596182 884994 596214 885230 +rect 596450 884994 596534 885230 +rect 596770 884994 596802 885230 +rect 596182 884910 596802 884994 +rect 596182 884674 596214 884910 +rect 596450 884674 596534 884910 +rect 596770 884674 596802 884910 +rect 596182 849230 596802 884674 +rect 596182 848994 596214 849230 +rect 596450 848994 596534 849230 +rect 596770 848994 596802 849230 +rect 596182 848910 596802 848994 +rect 596182 848674 596214 848910 +rect 596450 848674 596534 848910 +rect 596770 848674 596802 848910 +rect 596182 813230 596802 848674 +rect 596182 812994 596214 813230 +rect 596450 812994 596534 813230 +rect 596770 812994 596802 813230 +rect 596182 812910 596802 812994 +rect 596182 812674 596214 812910 +rect 596450 812674 596534 812910 +rect 596770 812674 596802 812910 +rect 596182 777230 596802 812674 +rect 599902 924950 600522 945602 +rect 625696 946478 626696 946540 +rect 625696 946242 625758 946478 +rect 625994 946242 626078 946478 +rect 626314 946242 626398 946478 +rect 626634 946242 626696 946478 +rect 625696 946158 626696 946242 +rect 625696 945922 625758 946158 +rect 625994 945922 626078 946158 +rect 626314 945922 626398 946158 +rect 626634 945922 626696 946158 +rect 625696 945838 626696 945922 +rect 625696 945602 625758 945838 +rect 625994 945602 626078 945838 +rect 626314 945602 626398 945838 +rect 626634 945602 626696 945838 +rect 624356 945138 625356 945200 +rect 624356 944902 624418 945138 +rect 624654 944902 624738 945138 +rect 624974 944902 625058 945138 +rect 625294 944902 625356 945138 +rect 624356 944818 625356 944902 +rect 624356 944582 624418 944818 +rect 624654 944582 624738 944818 +rect 624974 944582 625058 944818 +rect 625294 944582 625356 944818 +rect 624356 944498 625356 944582 +rect 624356 944262 624418 944498 +rect 624654 944262 624738 944498 +rect 624974 944262 625058 944498 +rect 625294 944262 625356 944498 +rect 623016 943798 624016 943860 +rect 623016 943562 623078 943798 +rect 623314 943562 623398 943798 +rect 623634 943562 623718 943798 +rect 623954 943562 624016 943798 +rect 623016 943478 624016 943562 +rect 623016 943242 623078 943478 +rect 623314 943242 623398 943478 +rect 623634 943242 623718 943478 +rect 623954 943242 624016 943478 +rect 623016 943158 624016 943242 +rect 623016 942922 623078 943158 +rect 623314 942922 623398 943158 +rect 623634 942922 623718 943158 +rect 623954 942922 624016 943158 +rect 599902 924714 599934 924950 +rect 600170 924714 600254 924950 +rect 600490 924714 600522 924950 +rect 599902 924630 600522 924714 +rect 599902 924394 599934 924630 +rect 600170 924394 600254 924630 +rect 600490 924394 600522 924630 +rect 599902 888950 600522 924394 +rect 599902 888714 599934 888950 +rect 600170 888714 600254 888950 +rect 600490 888714 600522 888950 +rect 599902 888630 600522 888714 +rect 599902 888394 599934 888630 +rect 600170 888394 600254 888630 +rect 600490 888394 600522 888630 +rect 599902 852950 600522 888394 +rect 599902 852714 599934 852950 +rect 600170 852714 600254 852950 +rect 600490 852714 600522 852950 +rect 599902 852630 600522 852714 +rect 599902 852394 599934 852630 +rect 600170 852394 600254 852630 +rect 600490 852394 600522 852630 +rect 599902 816950 600522 852394 +rect 599902 816714 599934 816950 +rect 600170 816714 600254 816950 +rect 600490 816714 600522 816950 +rect 599902 816630 600522 816714 +rect 599902 816394 599934 816630 +rect 600170 816394 600254 816630 +rect 600490 816394 600522 816630 +rect 599902 780950 600522 816394 +rect 599902 780714 599934 780950 +rect 600170 780714 600254 780950 +rect 600490 780714 600522 780950 +rect 599902 780630 600522 780714 +rect 599902 780394 599934 780630 +rect 600170 780394 600254 780630 +rect 600490 780394 600522 780630 +rect 599902 780362 600522 780394 rect 621676 942458 622676 942520 rect 621676 942222 621738 942458 rect 621974 942222 622058 942458 @@ -26502,6 +49602,22 @@ rect 621676 805234 621738 805470 rect 621974 805234 622058 805470 rect 622294 805234 622378 805470 rect 622614 805234 622676 805470 +rect 596182 776994 596214 777230 +rect 596450 776994 596534 777230 +rect 596770 776994 596802 777230 +rect 596182 776910 596802 776994 +rect 596182 776674 596214 776910 +rect 596450 776674 596534 776910 +rect 596770 776674 596802 776910 +rect 596182 776642 596802 776674 +rect 592462 773274 592494 773510 +rect 592730 773274 592814 773510 +rect 593050 773274 593082 773510 +rect 592462 773190 593082 773274 +rect 592462 772954 592494 773190 +rect 592730 772954 592814 773190 +rect 593050 772954 593082 773190 +rect 592462 746212 593082 772954 rect 621676 769790 622676 805234 rect 621676 769554 621738 769790 rect 621974 769554 622058 769790 @@ -26552,13 +49668,14 @@ rect 607764 744696 607796 744932 rect 608032 744696 608116 744932 rect 608352 744696 608384 744932 rect 603540 744664 603860 744696 -rect 556462 737274 556494 737510 -rect 556730 737274 556814 737510 -rect 557050 737274 557082 737510 -rect 556462 737190 557082 737274 -rect 556462 736954 556494 737190 -rect 556730 736954 556814 737190 -rect 557050 736954 557082 737190 +rect 563902 744394 563934 744630 +rect 564170 744394 564254 744630 +rect 564490 744394 564522 744630 +rect 563902 708950 564522 744394 +rect 616091 743204 616157 743205 +rect 616091 743140 616092 743204 +rect 616156 743140 616157 743204 +rect 616091 743139 616157 743140 rect 570636 737274 570668 737510 rect 570904 737274 570988 737510 rect 571224 737274 571256 737510 @@ -26573,7 +49690,6 @@ rect 608724 737190 609344 737274 rect 608724 736954 608756 737190 rect 608992 736954 609076 737190 rect 609312 736954 609344 737190 -rect 556462 701510 557082 736954 rect 571596 733790 571896 733822 rect 571596 733554 571628 733790 rect 571864 733554 571896 733790 @@ -26588,16 +49704,6 @@ rect 608084 733470 608384 733554 rect 608084 733234 608116 733470 rect 608352 733234 608384 733470 rect 608084 733202 608384 733234 -rect 621676 733790 622676 769234 -rect 621676 733554 621738 733790 -rect 621974 733554 622058 733790 -rect 622294 733554 622378 733790 -rect 622614 733554 622676 733790 -rect 621676 733470 622676 733554 -rect 621676 733234 621738 733470 -rect 621974 733234 622058 733470 -rect 622294 733234 622378 733470 -rect 622614 733234 622676 733470 rect 570636 728364 571256 728406 rect 570636 728128 570668 728364 rect 570904 728128 570988 728364 @@ -26626,13 +49732,29 @@ rect 607764 727468 607796 727704 rect 608032 727468 608116 727704 rect 608352 727468 608384 727704 rect 607764 727426 608384 727468 -rect 556462 701274 556494 701510 -rect 556730 701274 556814 701510 -rect 557050 701274 557082 701510 -rect 556462 701190 557082 701274 -rect 556462 700954 556494 701190 -rect 556730 700954 556814 701190 -rect 557050 700954 557082 701190 +rect 616094 720085 616154 743139 +rect 621676 733790 622676 769234 +rect 621676 733554 621738 733790 +rect 621974 733554 622058 733790 +rect 622294 733554 622378 733790 +rect 622614 733554 622676 733790 +rect 621676 733470 622676 733554 +rect 621676 733234 621738 733470 +rect 621974 733234 622058 733470 +rect 622294 733234 622378 733470 +rect 622614 733234 622676 733470 +rect 616091 720084 616157 720085 +rect 616091 720020 616092 720084 +rect 616156 720020 616157 720084 +rect 616091 720019 616157 720020 +rect 563902 708714 563934 708950 +rect 564170 708714 564254 708950 +rect 564490 708714 564522 708950 +rect 563902 708630 564522 708714 +rect 563902 708394 563934 708630 +rect 564170 708394 564254 708630 +rect 564490 708394 564522 708630 +rect 563902 672950 564522 708394 rect 570636 701274 570668 701510 rect 570904 701274 570988 701510 rect 571224 701274 571256 701510 @@ -26647,7 +49769,10 @@ rect 608724 701190 609344 701274 rect 608724 700954 608756 701190 rect 608992 700954 609076 701190 rect 609312 700954 609344 701190 -rect 556462 665510 557082 700954 +rect 618851 698188 618917 698189 +rect 618851 698124 618852 698188 +rect 618916 698124 618917 698188 +rect 618851 698123 618917 698124 rect 570636 697728 571256 697770 rect 570636 697492 570668 697728 rect 570904 697492 570988 697728 @@ -26676,6 +49801,14 @@ rect 607764 696832 607796 697068 rect 608032 696832 608116 697068 rect 608352 696832 608384 697068 rect 607764 696790 608384 696832 +rect 563902 672714 563934 672950 +rect 564170 672714 564254 672950 +rect 564490 672714 564522 672950 +rect 563902 672630 564522 672714 +rect 563902 672394 563934 672630 +rect 564170 672394 564254 672630 +rect 564490 672394 564522 672630 +rect 563902 636950 564522 672394 rect 570636 667092 571256 667134 rect 570636 666856 570668 667092 rect 570904 666856 570988 667092 @@ -26703,15 +49836,12 @@ rect 607764 666432 608384 666474 rect 607764 666196 607796 666432 rect 608032 666196 608116 666432 rect 608352 666196 608384 666432 +rect 618854 666229 618914 698123 rect 607764 666154 608384 666196 -rect 556462 665274 556494 665510 -rect 556730 665274 556814 665510 -rect 557050 665274 557082 665510 -rect 556462 665190 557082 665274 -rect 556462 664954 556494 665190 -rect 556730 664954 556814 665190 -rect 557050 664954 557082 665190 -rect 556462 629510 557082 664954 +rect 618851 666228 618917 666229 +rect 618851 666164 618852 666228 +rect 618916 666164 618917 666228 +rect 618851 666163 618917 666164 rect 571596 661790 571896 661822 rect 571596 661554 571628 661790 rect 571864 661554 571896 661790 @@ -26736,6 +49866,14 @@ rect 621676 661234 621738 661470 rect 621974 661234 622058 661470 rect 622294 661234 622378 661470 rect 622614 661234 622676 661470 +rect 563902 636714 563934 636950 +rect 564170 636714 564254 636950 +rect 564490 636714 564522 636950 +rect 563902 636630 564522 636714 +rect 563902 636394 563934 636630 +rect 564170 636394 564254 636630 +rect 564490 636394 564522 636630 +rect 563902 600950 564522 636394 rect 570636 636456 571256 636498 rect 570636 636220 570668 636456 rect 570904 636220 570988 636456 @@ -26764,13 +49902,6 @@ rect 607764 635560 607796 635796 rect 608032 635560 608116 635796 rect 608352 635560 608384 635796 rect 607764 635518 608384 635560 -rect 556462 629274 556494 629510 -rect 556730 629274 556814 629510 -rect 557050 629274 557082 629510 -rect 556462 629190 557082 629274 -rect 556462 628954 556494 629190 -rect 556730 628954 556814 629190 -rect 557050 628954 557082 629190 rect 570636 629274 570668 629510 rect 570904 629274 570988 629510 rect 571224 629274 571256 629510 @@ -26785,7 +49916,6 @@ rect 608724 629190 609344 629274 rect 608724 628954 608756 629190 rect 608992 628954 609076 629190 rect 609312 628954 609344 629190 -rect 556462 593510 557082 628954 rect 571596 625790 571896 625822 rect 571596 625554 571628 625790 rect 571864 625554 571896 625790 @@ -26838,13 +49968,14 @@ rect 607764 604924 607796 605160 rect 608032 604924 608116 605160 rect 608352 604924 608384 605160 rect 607764 604882 608384 604924 -rect 556462 593274 556494 593510 -rect 556730 593274 556814 593510 -rect 557050 593274 557082 593510 -rect 556462 593190 557082 593274 -rect 556462 592954 556494 593190 -rect 556730 592954 556814 593190 -rect 557050 592954 557082 593190 +rect 563902 600714 563934 600950 +rect 564170 600714 564254 600950 +rect 564490 600714 564522 600950 +rect 563902 600630 564522 600714 +rect 563902 600394 563934 600630 +rect 564170 600394 564254 600630 +rect 564490 600394 564522 600630 +rect 563902 564950 564522 600394 rect 570636 593274 570668 593510 rect 570904 593274 570988 593510 rect 571224 593274 571256 593510 @@ -26859,7 +49990,6 @@ rect 608724 593190 609344 593274 rect 608724 592954 608756 593190 rect 608992 592954 609076 593190 rect 609312 592954 609344 593190 -rect 556462 557510 557082 592954 rect 571596 589790 571896 589822 rect 571596 589554 571628 589790 rect 571864 589554 571896 589790 @@ -26912,13 +50042,14 @@ rect 607764 574288 607796 574524 rect 608032 574288 608116 574524 rect 608352 574288 608384 574524 rect 607764 574246 608384 574288 -rect 556462 557274 556494 557510 -rect 556730 557274 556814 557510 -rect 557050 557274 557082 557510 -rect 556462 557190 557082 557274 -rect 556462 556954 556494 557190 -rect 556730 556954 556814 557190 -rect 557050 556954 557082 557190 +rect 563902 564714 563934 564950 +rect 564170 564714 564254 564950 +rect 564490 564714 564522 564950 +rect 563902 564630 564522 564714 +rect 563902 564394 563934 564630 +rect 564170 564394 564254 564630 +rect 564490 564394 564522 564630 +rect 563902 528950 564522 564394 rect 570636 557274 570668 557510 rect 570904 557274 570988 557510 rect 571224 557274 571256 557510 @@ -26933,7 +50064,6 @@ rect 608724 557190 609344 557274 rect 608724 556954 608756 557190 rect 608992 556954 609076 557190 rect 609312 556954 609344 557190 -rect 556462 521510 557082 556954 rect 571596 553790 571896 553822 rect 571596 553554 571628 553790 rect 571864 553554 571896 553790 @@ -26986,13 +50116,14 @@ rect 607764 543652 607796 543888 rect 608032 543652 608116 543888 rect 608352 543652 608384 543888 rect 607764 543610 608384 543652 -rect 556462 521274 556494 521510 -rect 556730 521274 556814 521510 -rect 557050 521274 557082 521510 -rect 556462 521190 557082 521274 -rect 556462 520954 556494 521190 -rect 556730 520954 556814 521190 -rect 557050 520954 557082 521190 +rect 563902 528714 563934 528950 +rect 564170 528714 564254 528950 +rect 564490 528714 564522 528950 +rect 563902 528630 564522 528714 +rect 563902 528394 563934 528630 +rect 564170 528394 564254 528630 +rect 564490 528394 564522 528630 +rect 563902 492950 564522 528394 rect 570636 521274 570668 521510 rect 570904 521274 570988 521510 rect 571224 521274 571256 521510 @@ -27007,7 +50138,6 @@ rect 608724 521190 609344 521274 rect 608724 520954 608756 521190 rect 608992 520954 609076 521190 rect 609312 520954 609344 521190 -rect 556462 485510 557082 520954 rect 571596 517790 571896 517822 rect 571596 517554 571628 517790 rect 571864 517554 571896 517790 @@ -27060,13 +50190,14 @@ rect 607764 513016 607796 513252 rect 608032 513016 608116 513252 rect 608352 513016 608384 513252 rect 607764 512974 608384 513016 -rect 556462 485274 556494 485510 -rect 556730 485274 556814 485510 -rect 557050 485274 557082 485510 -rect 556462 485190 557082 485274 -rect 556462 484954 556494 485190 -rect 556730 484954 556814 485190 -rect 557050 484954 557082 485190 +rect 563902 492714 563934 492950 +rect 564170 492714 564254 492950 +rect 564490 492714 564522 492950 +rect 563902 492630 564522 492714 +rect 563902 492394 563934 492630 +rect 564170 492394 564254 492630 +rect 564490 492394 564522 492630 +rect 563902 456950 564522 492394 rect 570636 485274 570668 485510 rect 570904 485274 570988 485510 rect 571224 485274 571256 485510 @@ -27081,7 +50212,6 @@ rect 608724 485190 609344 485274 rect 608724 484954 608756 485190 rect 608992 484954 609076 485190 rect 609312 484954 609344 485190 -rect 556462 449510 557082 484954 rect 570636 483276 571256 483318 rect 570636 483040 570668 483276 rect 570904 483040 570988 483276 @@ -27110,6 +50240,14 @@ rect 607764 482380 607796 482616 rect 608032 482380 608116 482616 rect 608352 482380 608384 482616 rect 607764 482338 608384 482380 +rect 563902 456714 563934 456950 +rect 564170 456714 564254 456950 +rect 564490 456714 564522 456950 +rect 563902 456630 564522 456714 +rect 563902 456394 563934 456630 +rect 564170 456394 564254 456630 +rect 564490 456394 564522 456630 +rect 563902 420950 564522 456394 rect 570636 452640 571256 452682 rect 570636 452404 570668 452640 rect 570904 452404 570988 452640 @@ -27138,13 +50276,6 @@ rect 607764 451744 607796 451980 rect 608032 451744 608116 451980 rect 608352 451744 608384 451980 rect 607764 451702 608384 451744 -rect 556462 449274 556494 449510 -rect 556730 449274 556814 449510 -rect 557050 449274 557082 449510 -rect 556462 449190 557082 449274 -rect 556462 448954 556494 449190 -rect 556730 448954 556814 449190 -rect 557050 448954 557082 449190 rect 570636 449274 570668 449510 rect 570904 449274 570988 449510 rect 571224 449274 571256 449510 @@ -27159,7 +50290,6 @@ rect 608724 449190 609344 449274 rect 608724 448954 608756 449190 rect 608992 448954 609076 449190 rect 609312 448954 609344 449190 -rect 556462 413510 557082 448954 rect 571596 445790 571896 445822 rect 571596 445554 571628 445790 rect 571864 445554 571896 445790 @@ -28024,13 +51154,14 @@ rect 607764 421108 607796 421344 rect 608032 421108 608116 421344 rect 608352 421108 608384 421344 rect 607764 421066 608384 421108 -rect 556462 413274 556494 413510 -rect 556730 413274 556814 413510 -rect 557050 413274 557082 413510 -rect 556462 413190 557082 413274 -rect 556462 412954 556494 413190 -rect 556730 412954 556814 413190 -rect 557050 412954 557082 413190 +rect 563902 420714 563934 420950 +rect 564170 420714 564254 420950 +rect 564490 420714 564522 420950 +rect 563902 420630 564522 420714 +rect 563902 420394 563934 420630 +rect 564170 420394 564254 420630 +rect 564490 420394 564522 420630 +rect 563902 384950 564522 420394 rect 570636 413274 570668 413510 rect 570904 413274 570988 413510 rect 571224 413274 571256 413510 @@ -28045,7 +51176,6 @@ rect 608724 413190 609344 413274 rect 608724 412954 608756 413190 rect 608992 412954 609076 413190 rect 609312 412954 609344 413190 -rect 556462 377510 557082 412954 rect 571596 409790 571896 409822 rect 571596 409554 571628 409790 rect 571864 409554 571896 409790 @@ -28104,13 +51234,14 @@ rect 607764 390472 607796 390708 rect 608032 390472 608116 390708 rect 608352 390472 608384 390708 rect 607764 390430 608384 390472 -rect 556462 377274 556494 377510 -rect 556730 377274 556814 377510 -rect 557050 377274 557082 377510 -rect 556462 377190 557082 377274 -rect 556462 376954 556494 377190 -rect 556730 376954 556814 377190 -rect 557050 376954 557082 377190 +rect 563902 384714 563934 384950 +rect 564170 384714 564254 384950 +rect 564490 384714 564522 384950 +rect 563902 384630 564522 384714 +rect 563902 384394 563934 384630 +rect 564170 384394 564254 384630 +rect 564490 384394 564522 384630 +rect 563902 348950 564522 384394 rect 570636 377274 570668 377510 rect 570904 377274 570988 377510 rect 571224 377274 571256 377510 @@ -28125,7 +51256,6 @@ rect 608724 377190 609344 377274 rect 608724 376954 608756 377190 rect 608992 376954 609076 377190 rect 609312 376954 609344 377190 -rect 556462 341510 557082 376954 rect 571596 373790 571896 373822 rect 571596 373554 571628 373790 rect 571864 373554 571896 373790 @@ -28168,6 +51298,14 @@ rect 607764 359836 607796 360072 rect 608032 359836 608116 360072 rect 608352 359836 608384 360072 rect 607764 359794 608384 359836 +rect 563902 348714 563934 348950 +rect 564170 348714 564254 348950 +rect 564490 348714 564522 348950 +rect 563902 348630 564522 348714 +rect 563902 348394 563934 348630 +rect 564170 348394 564254 348630 +rect 564490 348394 564522 348630 +rect 563902 312950 564522 348394 rect 609654 343770 609714 396070 rect 621676 373790 622676 409234 rect 621676 373554 621738 373790 @@ -28186,13 +51324,6 @@ rect 609944 342960 609945 343024 rect 609879 342959 609945 342960 rect 609882 342410 609942 342959 rect 609838 342350 609942 342410 -rect 556462 341274 556494 341510 -rect 556730 341274 556814 341510 -rect 557050 341274 557082 341510 -rect 556462 341190 557082 341274 -rect 556462 340954 556494 341190 -rect 556730 340954 556814 341190 -rect 557050 340954 557082 341190 rect 570636 341274 570668 341510 rect 570904 341274 570988 341510 rect 571224 341274 571256 341510 @@ -28207,7 +51338,6 @@ rect 608724 341190 609344 341274 rect 608724 340954 608756 341190 rect 608992 340954 609076 341190 rect 609312 340954 609344 341190 -rect 556462 305510 557082 340954 rect 571596 337790 571896 337822 rect 571596 337554 571628 337790 rect 571864 337554 571896 337790 @@ -28267,13 +51397,14 @@ rect 607764 329200 607796 329436 rect 608032 329200 608116 329436 rect 608352 329200 608384 329436 rect 607764 329158 608384 329200 -rect 556462 305274 556494 305510 -rect 556730 305274 556814 305510 -rect 557050 305274 557082 305510 -rect 556462 305190 557082 305274 -rect 556462 304954 556494 305190 -rect 556730 304954 556814 305190 -rect 557050 304954 557082 305190 +rect 563902 312714 563934 312950 +rect 564170 312714 564254 312950 +rect 564490 312714 564522 312950 +rect 563902 312630 564522 312714 +rect 563902 312394 563934 312630 +rect 564170 312394 564254 312630 +rect 564490 312394 564522 312630 +rect 563902 276950 564522 312394 rect 570636 305274 570668 305510 rect 570904 305274 570988 305510 rect 571224 305274 571256 305510 @@ -28288,7 +51419,6 @@ rect 608724 305190 609344 305274 rect 608724 304954 608756 305190 rect 608992 304954 609076 305190 rect 609312 304954 609344 305190 -rect 556462 269510 557082 304954 rect 571596 301790 571896 301822 rect 571596 301554 571628 301790 rect 571864 301554 571896 301790 @@ -28353,14 +51483,14 @@ rect 609879 289104 609880 289168 rect 609944 289104 609945 289168 rect 609879 289103 609945 289104 rect 609882 288690 609942 289103 -rect 556462 269274 556494 269510 -rect 556730 269274 556814 269510 -rect 557050 269274 557082 269510 -rect 556462 269190 557082 269274 -rect 556462 268954 556494 269190 -rect 556730 268954 556814 269190 -rect 557050 268954 557082 269190 -rect 556462 233510 557082 268954 +rect 563902 276714 563934 276950 +rect 564170 276714 564254 276950 +rect 564490 276714 564522 276950 +rect 563902 276630 564522 276714 +rect 563902 276394 563934 276630 +rect 564170 276394 564254 276630 +rect 564490 276394 564522 276630 +rect 563902 240950 564522 276394 rect 609654 288630 609942 288690 rect 570636 268824 571256 268866 rect 570636 268588 570668 268824 @@ -28421,6 +51551,14 @@ rect 610019 250340 610085 250341 rect 610019 250276 610020 250340 rect 610084 250276 610085 250340 rect 610019 250275 610085 250276 +rect 563902 240714 563934 240950 +rect 564170 240714 564254 240950 +rect 564490 240714 564522 240950 +rect 563902 240630 564522 240714 +rect 563902 240394 563934 240630 +rect 564170 240394 564254 240630 +rect 564490 240394 564522 240630 +rect 563902 204950 564522 240394 rect 570636 238188 571256 238230 rect 570636 237952 570668 238188 rect 570904 237952 570988 238188 @@ -28449,19 +51587,6 @@ rect 607764 237292 607796 237528 rect 608032 237292 608116 237528 rect 608352 237292 608384 237528 rect 607764 237250 608384 237292 -rect 609879 235312 609945 235313 -rect 609879 235248 609880 235312 -rect 609944 235248 609945 235312 -rect 609879 235247 609945 235248 -rect 609882 234970 609942 235247 -rect 609654 234910 609942 234970 -rect 556462 233274 556494 233510 -rect 556730 233274 556814 233510 -rect 557050 233274 557082 233510 -rect 556462 233190 557082 233274 -rect 556462 232954 556494 233190 -rect 556730 232954 556814 233190 -rect 557050 232954 557082 233190 rect 570636 233274 570668 233510 rect 570904 233274 570988 233510 rect 571224 233274 571256 233510 @@ -28476,7 +51601,6 @@ rect 608724 233190 609344 233274 rect 608724 232954 608756 233190 rect 608992 232954 609076 233190 rect 609312 232954 609344 233190 -rect 556462 197510 557082 232954 rect 571596 229790 571896 229822 rect 571596 229554 571628 229790 rect 571864 229554 571896 229790 @@ -28491,6 +51615,16 @@ rect 608084 229470 608384 229554 rect 608084 229234 608116 229470 rect 608352 229234 608384 229470 rect 608084 229202 608384 229234 +rect 621676 229790 622676 265234 +rect 621676 229554 621738 229790 +rect 621974 229554 622058 229790 +rect 622294 229554 622378 229790 +rect 622614 229554 622676 229790 +rect 621676 229470 622676 229554 +rect 621676 229234 621738 229470 +rect 621974 229234 622058 229470 +rect 622294 229234 622378 229470 +rect 622614 229234 622676 229470 rect 570636 207552 571256 207594 rect 570636 207316 570668 207552 rect 570904 207316 570988 207552 @@ -28519,30 +51653,14 @@ rect 607764 206656 607796 206892 rect 608032 206656 608116 206892 rect 608352 206656 608384 206892 rect 607764 206614 608384 206656 -rect 609654 205730 609714 234910 -rect 621676 229790 622676 265234 -rect 621676 229554 621738 229790 -rect 621974 229554 622058 229790 -rect 622294 229554 622378 229790 -rect 622614 229554 622676 229790 -rect 621676 229470 622676 229554 -rect 621676 229234 621738 229470 -rect 621974 229234 622058 229470 -rect 622294 229234 622378 229470 -rect 622614 229234 622676 229470 -rect 609654 205670 610082 205730 -rect 610022 205325 610082 205670 -rect 610019 205324 610085 205325 -rect 610019 205260 610020 205324 -rect 610084 205260 610085 205324 -rect 610019 205259 610085 205260 -rect 556462 197274 556494 197510 -rect 556730 197274 556814 197510 -rect 557050 197274 557082 197510 -rect 556462 197190 557082 197274 -rect 556462 196954 556494 197190 -rect 556730 196954 556814 197190 -rect 557050 196954 557082 197190 +rect 563902 204714 563934 204950 +rect 564170 204714 564254 204950 +rect 564490 204714 564522 204950 +rect 563902 204630 564522 204714 +rect 563902 204394 563934 204630 +rect 564170 204394 564254 204630 +rect 564490 204394 564522 204630 +rect 563902 168950 564522 204394 rect 570636 197274 570668 197510 rect 570904 197274 570988 197510 rect 571224 197274 571256 197510 @@ -28557,7 +51675,6 @@ rect 608724 197190 609344 197274 rect 608724 196954 608756 197190 rect 608992 196954 609076 197190 rect 609312 196954 609344 197190 -rect 556462 161510 557082 196954 rect 571596 193790 571896 193822 rect 571596 193554 571628 193790 rect 571864 193554 571896 193790 @@ -28610,13 +51727,14 @@ rect 607764 176020 607796 176256 rect 608032 176020 608116 176256 rect 608352 176020 608384 176256 rect 607764 175978 608384 176020 -rect 556462 161274 556494 161510 -rect 556730 161274 556814 161510 -rect 557050 161274 557082 161510 -rect 556462 161190 557082 161274 -rect 556462 160954 556494 161190 -rect 556730 160954 556814 161190 -rect 557050 160954 557082 161190 +rect 563902 168714 563934 168950 +rect 564170 168714 564254 168950 +rect 564490 168714 564522 168950 +rect 563902 168630 564522 168714 +rect 563902 168394 563934 168630 +rect 564170 168394 564254 168630 +rect 564490 168394 564522 168630 +rect 563902 132950 564522 168394 rect 570636 161274 570668 161510 rect 570904 161274 570988 161510 rect 571224 161274 571256 161510 @@ -28631,7 +51749,6 @@ rect 608724 161190 609344 161274 rect 608724 160954 608756 161190 rect 608992 160954 609076 161190 rect 609312 160954 609344 161190 -rect 556462 125510 557082 160954 rect 571596 157790 571896 157822 rect 571596 157554 571628 157790 rect 571864 157554 571896 157790 @@ -28684,19 +51801,15 @@ rect 607764 145384 607796 145620 rect 608032 145384 608116 145620 rect 608352 145384 608384 145620 rect 607764 145342 608384 145384 -rect 609879 127600 609945 127601 -rect 609879 127536 609880 127600 -rect 609944 127536 609945 127600 -rect 609879 127535 609945 127536 -rect 609882 126850 609942 127535 -rect 609654 126790 609942 126850 -rect 556462 125274 556494 125510 -rect 556730 125274 556814 125510 -rect 557050 125274 557082 125510 -rect 556462 125190 557082 125274 -rect 556462 124954 556494 125190 -rect 556730 124954 556814 125190 -rect 557050 124954 557082 125190 +rect 563902 132714 563934 132950 +rect 564170 132714 564254 132950 +rect 564490 132714 564522 132950 +rect 563902 132630 564522 132714 +rect 563902 132394 563934 132630 +rect 564170 132394 564254 132630 +rect 564490 132394 564522 132630 +rect 563902 96950 564522 132394 +rect 609654 127470 609822 127530 rect 570636 125274 570668 125510 rect 570904 125274 570988 125510 rect 571224 125274 571256 125510 @@ -28711,7 +51824,6 @@ rect 608724 125190 609344 125274 rect 608724 124954 608756 125190 rect 608992 124954 609076 125190 rect 609312 124954 609344 125190 -rect 556462 89510 557082 124954 rect 571596 121790 571896 121822 rect 571596 121554 571628 121790 rect 571864 121554 571896 121790 @@ -28754,7 +51866,7 @@ rect 607764 114748 607796 114984 rect 608032 114748 608116 114984 rect 608352 114748 608384 114984 rect 607764 114706 608384 114748 -rect 609654 104410 609714 126790 +rect 609654 104410 609714 127470 rect 621676 121790 622676 157234 rect 621676 121554 621738 121790 rect 621974 121554 622058 121790 @@ -28771,13 +51883,14 @@ rect 610019 104140 610085 104141 rect 610019 104076 610020 104140 rect 610084 104076 610085 104140 rect 610019 104075 610085 104076 -rect 556462 89274 556494 89510 -rect 556730 89274 556814 89510 -rect 557050 89274 557082 89510 -rect 556462 89190 557082 89274 -rect 556462 88954 556494 89190 -rect 556730 88954 556814 89190 -rect 557050 88954 557082 89190 +rect 563902 96714 563934 96950 +rect 564170 96714 564254 96950 +rect 564490 96714 564522 96950 +rect 563902 96630 564522 96714 +rect 563902 96394 563934 96630 +rect 564170 96394 564254 96630 +rect 564490 96394 564522 96630 +rect 563902 60950 564522 96394 rect 570636 89274 570668 89510 rect 570904 89274 570988 89510 rect 571224 89274 571256 89510 @@ -28792,7 +51905,6 @@ rect 608724 89190 609344 89274 rect 608724 88954 608756 89190 rect 608992 88954 609076 89190 rect 609312 88954 609344 89190 -rect 556462 53510 557082 88954 rect 570636 85008 571256 85050 rect 570636 84772 570668 85008 rect 570904 84772 570988 85008 @@ -28821,6 +51933,25 @@ rect 607764 84112 607796 84348 rect 608032 84112 608116 84348 rect 608352 84112 608384 84348 rect 607764 84070 608384 84112 +rect 609882 73130 609942 73662 +rect 609838 73070 609942 73130 +rect 609838 64890 609898 73070 +rect 563902 60714 563934 60950 +rect 564170 60714 564254 60950 +rect 564490 60714 564522 60950 +rect 563902 60630 564522 60714 +rect 563902 60394 563934 60630 +rect 564170 60394 564254 60630 +rect 564490 60394 564522 60630 +rect 563902 24950 564522 60394 +rect 609654 64830 609898 64890 +rect 609654 58850 609714 64830 +rect 610019 58852 610085 58853 +rect 610019 58850 610020 58852 +rect 609654 58790 610020 58850 +rect 610019 58788 610020 58790 +rect 610084 58788 610085 58852 +rect 610019 58787 610085 58788 rect 570636 54372 571256 54414 rect 570636 54136 570668 54372 rect 570904 54136 570988 54372 @@ -28835,9 +51966,6 @@ rect 608724 54136 608756 54372 rect 608992 54136 609076 54372 rect 609312 54136 609344 54372 rect 608724 54094 609344 54136 -rect 556462 53274 556494 53510 -rect 556730 53274 556814 53510 -rect 557050 53274 557082 53510 rect 571596 53712 572216 53754 rect 571596 53476 571628 53712 rect 571864 53476 571948 53712 @@ -28852,11 +51980,6 @@ rect 607764 53476 607796 53712 rect 608032 53476 608116 53712 rect 608352 53476 608384 53712 rect 607764 53434 608384 53476 -rect 556462 53190 557082 53274 -rect 556462 52954 556494 53190 -rect 556730 52954 556814 53190 -rect 557050 52954 557082 53190 -rect 556462 17510 557082 52954 rect 603540 49432 603860 49464 rect 571596 49196 571628 49432 rect 571864 49196 571948 49432 @@ -28876,26 +51999,26 @@ rect 570636 48152 571256 48236 rect 570636 47916 570668 48152 rect 570904 47916 570988 48152 rect 571224 47916 571256 48152 -rect 556462 17274 556494 17510 -rect 556730 17274 556814 17510 -rect 557050 17274 557082 17510 -rect 556462 17190 557082 17274 -rect 556462 16954 556494 17190 -rect 556730 16954 556814 17190 -rect 557050 16954 557082 17190 -rect 520462 10474 520494 10710 -rect 520730 10474 520814 10710 -rect 521050 10474 521082 10710 -rect 520462 10390 521082 10474 -rect 520462 10154 520494 10390 -rect 520730 10154 520814 10390 -rect 521050 10154 521082 10390 -rect 520462 10070 521082 10154 -rect 520462 9834 520494 10070 -rect 520730 9834 520814 10070 -rect 521050 9834 521082 10070 -rect 520462 9772 521082 9834 -rect 556462 10710 557082 16954 +rect 563902 24714 563934 24950 +rect 564170 24714 564254 24950 +rect 564490 24714 564522 24950 +rect 563902 24630 564522 24714 +rect 563902 24394 563934 24630 +rect 564170 24394 564254 24630 +rect 564490 24394 564522 24630 +rect 527902 7794 527934 8030 +rect 528170 7794 528254 8030 +rect 528490 7794 528522 8030 +rect 527902 7710 528522 7794 +rect 527902 7474 527934 7710 +rect 528170 7474 528254 7710 +rect 528490 7474 528522 7710 +rect 527902 7390 528522 7474 +rect 527902 7154 527934 7390 +rect 528170 7154 528254 7390 +rect 528490 7154 528522 7390 +rect 527902 7092 528522 7154 +rect 563902 8030 564522 24394 rect 588742 13790 589362 48996 rect 603540 49196 603582 49432 rect 603818 49196 603860 49432 @@ -28953,6 +52076,14 @@ rect 608724 47916 608756 48152 rect 608992 47916 609076 48152 rect 609312 47916 609344 48152 rect 602880 47884 603200 47916 +rect 599902 24950 600522 24982 +rect 599902 24714 599934 24950 +rect 600170 24714 600254 24950 +rect 600490 24714 600522 24950 +rect 599902 24630 600522 24714 +rect 599902 24394 599934 24630 +rect 600170 24394 600254 24630 +rect 600490 24394 600522 24630 rect 592462 17274 592494 17510 rect 592730 17274 592814 17510 rect 593050 17274 593082 17510 @@ -28960,19 +52091,53 @@ rect 592462 17190 593082 17274 rect 592462 16954 592494 17190 rect 592730 16954 592814 17190 rect 593050 16954 593082 17190 -rect 556462 10474 556494 10710 -rect 556730 10474 556814 10710 -rect 557050 10474 557082 10710 -rect 556462 10390 557082 10474 -rect 556462 10154 556494 10390 -rect 556730 10154 556814 10390 -rect 557050 10154 557082 10390 -rect 556462 10070 557082 10154 -rect 556462 9834 556494 10070 -rect 556730 9834 556814 10070 -rect 557050 9834 557082 10070 -rect 556462 9772 557082 9834 rect 592462 10710 593082 16954 +rect 592462 10474 592494 10710 +rect 592730 10474 592814 10710 +rect 593050 10474 593082 10710 +rect 592462 10390 593082 10474 +rect 592462 10154 592494 10390 +rect 592730 10154 592814 10390 +rect 593050 10154 593082 10390 +rect 592462 10070 593082 10154 +rect 592462 9834 592494 10070 +rect 592730 9834 592814 10070 +rect 593050 9834 593082 10070 +rect 592462 9772 593082 9834 +rect 596182 21230 596802 21262 +rect 596182 20994 596214 21230 +rect 596450 20994 596534 21230 +rect 596770 20994 596802 21230 +rect 596182 20910 596802 20994 +rect 596182 20674 596214 20910 +rect 596450 20674 596534 20910 +rect 596770 20674 596802 20910 +rect 596182 9370 596802 20674 +rect 596182 9134 596214 9370 +rect 596450 9134 596534 9370 +rect 596770 9134 596802 9370 +rect 596182 9050 596802 9134 +rect 596182 8814 596214 9050 +rect 596450 8814 596534 9050 +rect 596770 8814 596802 9050 +rect 596182 8730 596802 8814 +rect 596182 8494 596214 8730 +rect 596450 8494 596534 8730 +rect 596770 8494 596802 8730 +rect 596182 8432 596802 8494 +rect 563902 7794 563934 8030 +rect 564170 7794 564254 8030 +rect 564490 7794 564522 8030 +rect 563902 7710 564522 7794 +rect 563902 7474 563934 7710 +rect 564170 7474 564254 7710 +rect 564490 7474 564522 7710 +rect 563902 7390 564522 7474 +rect 563902 7154 563934 7390 +rect 564170 7154 564254 7390 +rect 564490 7154 564522 7390 +rect 563902 7092 564522 7154 +rect 599902 8030 600522 24394 rect 621676 13790 622676 121234 rect 621676 13554 621738 13790 rect 621974 13554 622058 13790 @@ -29000,19 +52165,6 @@ rect 622294 11174 622378 11410 rect 622614 11174 622676 11410 rect 621676 11112 622676 11174 rect 623016 917510 624016 942922 -rect 632651 929069 632717 929070 -rect 632651 929005 632652 929069 -rect 632716 929005 632717 929069 -rect 632651 929004 632717 929005 -rect 632467 927069 632533 927070 -rect 632467 927005 632468 927069 -rect 632532 927005 632533 927069 -rect 632467 927004 632533 927005 -rect 632470 924620 632530 927004 -rect 632467 924619 632533 924620 -rect 632467 924555 632468 924619 -rect 632532 924555 632533 924619 -rect 632467 924554 632533 924555 rect 623016 917274 623078 917510 rect 623314 917274 623398 917510 rect 623634 917274 623718 917510 @@ -29022,28 +52174,7 @@ rect 623016 916954 623078 917190 rect 623314 916954 623398 917190 rect 623634 916954 623718 917190 rect 623954 916954 624016 917190 -rect 632470 917168 632530 924554 -rect 632654 923973 632714 929004 -rect 632835 923975 632901 923976 -rect 632835 923973 632836 923975 -rect 632654 923913 632836 923973 -rect 632835 923911 632836 923913 -rect 632900 923911 632901 923975 -rect 632835 923910 632901 923911 -rect 632651 919460 632717 919461 -rect 632651 919396 632652 919460 -rect 632716 919396 632717 919460 -rect 632651 919395 632717 919396 -rect 632467 917167 632533 917168 -rect 632467 917103 632468 917167 -rect 632532 917103 632533 917167 -rect 632467 917102 632533 917103 rect 623016 881510 624016 916954 -rect 632654 916616 632714 919395 -rect 632651 916615 632717 916616 -rect 632651 916551 632652 916615 -rect 632716 916551 632717 916615 -rect 632651 916550 632717 916551 rect 623016 881274 623078 881510 rect 623314 881274 623398 881510 rect 623634 881274 623718 881510 @@ -29876,24 +53007,6 @@ rect 623314 844954 623398 845190 rect 623634 844954 623718 845190 rect 623954 844954 624016 845190 rect 623016 809510 624016 844954 -rect 632835 835419 632901 835420 -rect 632835 835355 632836 835419 -rect 632900 835355 632901 835419 -rect 632835 835354 632901 835355 -rect 632651 831095 632717 831096 -rect 632651 831031 632652 831095 -rect 632716 831031 632717 831095 -rect 632651 831030 632717 831031 -rect 632654 830452 632714 831030 -rect 632651 830451 632717 830452 -rect 632651 830387 632652 830451 -rect 632716 830387 632717 830451 -rect 632651 830386 632717 830387 -rect 632838 828069 632898 835354 -rect 632835 828068 632901 828069 -rect 632835 828004 632836 828068 -rect 632900 828004 632901 828068 -rect 632835 828003 632901 828004 rect 623016 809274 623078 809510 rect 623314 809274 623398 809510 rect 623634 809274 623718 809510 @@ -29914,46 +53027,6 @@ rect 623314 772954 623398 773190 rect 623634 772954 623718 773190 rect 623954 772954 624016 773190 rect 623016 737510 624016 772954 -rect 632651 748069 632717 748070 -rect 632651 748005 632652 748069 -rect 632716 748005 632717 748069 -rect 632651 748004 632717 748005 -rect 632654 741896 632714 748004 -rect 632881 745575 632947 745576 -rect 632881 745573 632882 745575 -rect 632838 745511 632882 745573 -rect 632946 745511 632947 745575 -rect 632838 745510 632947 745511 -rect 632838 744970 632898 745510 -rect 632838 744932 632944 744970 -rect 632838 744931 632947 744932 -rect 632838 744867 632882 744931 -rect 632946 744867 632947 744931 -rect 632838 744866 632947 744867 -rect 632838 744826 632944 744866 -rect 632838 742525 632898 744826 -rect 633019 742932 633085 742933 -rect 633019 742868 633020 742932 -rect 633084 742868 633085 742932 -rect 633019 742867 633085 742868 -rect 632835 742524 632901 742525 -rect 632835 742460 632836 742524 -rect 632900 742460 632901 742524 -rect 632835 742459 632901 742460 -rect 632651 741895 632717 741896 -rect 632651 741831 632652 741895 -rect 632716 741831 632717 741895 -rect 632651 741830 632717 741831 -rect 632654 738768 632714 741830 -rect 632838 741301 632898 742459 -rect 632835 741300 632901 741301 -rect 632835 741236 632836 741300 -rect 632900 741236 632901 741300 -rect 632835 741235 632901 741236 -rect 632651 738767 632717 738768 -rect 632651 738703 632652 738767 -rect 632716 738703 632717 738767 -rect 632651 738702 632717 738703 rect 623016 737274 623078 737510 rect 623314 737274 623398 737510 rect 623634 737274 623718 737510 @@ -29964,49 +53037,6 @@ rect 623314 736954 623398 737190 rect 623634 736954 623718 737190 rect 623954 736954 624016 737190 rect 623016 701510 624016 736954 -rect 632654 735732 632714 738702 -rect 632838 738216 632898 741235 -rect 632838 738215 632947 738216 -rect 632838 738151 632882 738215 -rect 632946 738151 632947 738215 -rect 632838 738150 632947 738151 -rect 632838 738110 632944 738150 -rect 632838 737629 632898 738110 -rect 632835 737628 632901 737629 -rect 632835 737564 632836 737628 -rect 632900 737564 632901 737628 -rect 632835 737563 632901 737564 -rect 632838 737085 632898 737563 -rect 632835 737084 632901 737085 -rect 632835 737020 632836 737084 -rect 632900 737020 632901 737084 -rect 632835 737019 632901 737020 -rect 632651 735731 632717 735732 -rect 632651 735667 632652 735731 -rect 632716 735667 632717 735731 -rect 632651 735666 632717 735667 -rect 632838 734090 632898 737019 -rect 632654 734030 632898 734090 -rect 632654 733892 632714 734030 -rect 632651 733891 632717 733892 -rect 632651 733827 632652 733891 -rect 632716 733827 632717 733891 -rect 632651 733826 632717 733827 -rect 633022 721770 633082 742867 -rect 632838 721710 633082 721770 -rect 632838 720085 632898 721710 -rect 632835 720084 632901 720085 -rect 632835 720020 632836 720084 -rect 632900 720020 632901 720084 -rect 632835 720019 632901 720020 -rect 632651 705069 632717 705070 -rect 632651 705005 632652 705069 -rect 632716 705005 632717 705069 -rect 632651 705004 632717 705005 -rect 632467 703069 632533 703070 -rect 632467 703005 632468 703069 -rect 632532 703005 632533 703069 -rect 632467 703004 632533 703005 rect 623016 701274 623078 701510 rect 623314 701274 623398 701510 rect 623634 701274 623718 701510 @@ -30017,137 +53047,6 @@ rect 623314 700954 623398 701190 rect 623634 700954 623718 701190 rect 623954 700954 624016 701190 rect 623016 629510 624016 700954 -rect 632470 696896 632530 703004 -rect 632654 701220 632714 705004 -rect 632651 701219 632717 701220 -rect 632651 701155 632652 701219 -rect 632716 701155 632717 701219 -rect 632651 701154 632717 701155 -rect 632654 700576 632714 701154 -rect 632651 700575 632717 700576 -rect 632651 700511 632652 700575 -rect 632716 700511 632717 700575 -rect 632651 700510 632717 700511 -rect 632654 699932 632714 700510 -rect 632651 699931 632717 699932 -rect 632651 699867 632652 699931 -rect 632716 699867 632717 699931 -rect 632651 699866 632717 699867 -rect 632654 697540 632714 699866 -rect 632651 697539 632717 697540 -rect 632651 697475 632652 697539 -rect 632716 697475 632717 697539 -rect 632651 697474 632717 697475 -rect 632467 696895 632533 696896 -rect 632467 696831 632468 696895 -rect 632532 696831 632533 696895 -rect 632467 696830 632533 696831 -rect 632470 693768 632530 696830 -rect 632654 696252 632714 697474 -rect 632651 696251 632717 696252 -rect 632651 696187 632652 696251 -rect 632716 696187 632717 696251 -rect 632651 696186 632717 696187 -rect 632467 693767 632533 693768 -rect 632467 693703 632468 693767 -rect 632532 693703 632533 693767 -rect 632467 693702 632533 693703 -rect 632470 690732 632530 693702 -rect 632654 693216 632714 696186 -rect 632835 695740 632901 695741 -rect 632835 695676 632836 695740 -rect 632900 695676 632901 695740 -rect 632835 695675 632901 695676 -rect 632651 693215 632717 693216 -rect 632651 693151 632652 693215 -rect 632716 693151 632717 693215 -rect 632651 693150 632717 693151 -rect 632654 692572 632714 693150 -rect 632651 692571 632717 692572 -rect 632651 692507 632652 692571 -rect 632716 692507 632717 692571 -rect 632651 692506 632717 692507 -rect 632654 691928 632714 692506 -rect 632651 691927 632717 691928 -rect 632651 691863 632652 691927 -rect 632716 691863 632717 691927 -rect 632651 691862 632717 691863 -rect 632467 690731 632533 690732 -rect 632467 690667 632468 690731 -rect 632532 690667 632533 690731 -rect 632467 690666 632533 690667 -rect 632654 688892 632714 691862 -rect 632651 688891 632717 688892 -rect 632651 688827 632652 688891 -rect 632716 688827 632717 688891 -rect 632651 688826 632717 688827 -rect 632838 666229 632898 695675 -rect 632835 666228 632901 666229 -rect 632835 666164 632836 666228 -rect 632900 666164 632901 666228 -rect 632835 666163 632901 666164 -rect 632651 660069 632717 660070 -rect 632651 660005 632652 660069 -rect 632716 660005 632717 660069 -rect 632651 660004 632717 660005 -rect 632654 656220 632714 660004 -rect 632835 657524 632901 657525 -rect 632835 657460 632836 657524 -rect 632900 657460 632901 657524 -rect 632835 657459 632901 657460 -rect 632651 656219 632717 656220 -rect 632651 656155 632652 656219 -rect 632716 656155 632717 656219 -rect 632651 656154 632717 656155 -rect 632651 653091 632717 653092 -rect 632651 653027 632652 653091 -rect 632716 653027 632717 653091 -rect 632651 653026 632717 653027 -rect 632654 640350 632714 653026 -rect 632838 652082 632898 657459 -rect 633019 652492 633085 652493 -rect 633019 652428 633020 652492 -rect 633084 652428 633085 652492 -rect 633019 652427 633085 652428 -rect 632838 652022 632944 652082 -rect 632884 651896 632944 652022 -rect 632881 651895 632947 651896 -rect 632881 651831 632882 651895 -rect 632946 651831 632947 651895 -rect 632881 651830 632947 651831 -rect 632881 651251 632947 651252 -rect 632881 651249 632882 651251 -rect 632838 651187 632882 651249 -rect 632946 651249 632947 651251 -rect 633022 651249 633082 652427 -rect 632946 651189 633082 651249 -rect 632946 651187 632947 651189 -rect 632838 651186 632947 651187 -rect 632838 648216 632898 651186 -rect 633019 648820 633085 648821 -rect 633019 648756 633020 648820 -rect 633084 648756 633085 648820 -rect 633019 648755 633085 648756 -rect 632838 648215 632947 648216 -rect 632838 648151 632882 648215 -rect 632946 648151 632947 648215 -rect 632838 648150 632947 648151 -rect 632838 647572 632898 648150 -rect 632838 647571 632947 647572 -rect 632838 647507 632882 647571 -rect 632946 647507 632947 647571 -rect 632838 647506 632947 647507 -rect 632838 646917 632898 647506 -rect 632835 646916 632901 646917 -rect 632835 646852 632836 646916 -rect 632900 646852 632901 646916 -rect 632835 646851 632901 646852 -rect 633022 645693 633082 648755 -rect 633019 645692 633085 645693 -rect 633019 645628 633020 645692 -rect 633084 645628 633085 645692 -rect 633019 645627 633085 645628 -rect 632654 640290 632898 640350 rect 623016 629274 623078 629510 rect 623314 629274 623398 629510 rect 623634 629274 623718 629510 @@ -30158,40 +53057,6 @@ rect 623314 628954 623398 629190 rect 623634 628954 623718 629190 rect 623954 628954 624016 629190 rect 623016 593510 624016 628954 -rect 632651 615069 632717 615070 -rect 632651 615005 632652 615069 -rect 632716 615005 632717 615069 -rect 632651 615004 632717 615005 -rect 632654 611020 632714 615004 -rect 632838 612373 632898 640290 -rect 633019 612916 633085 612917 -rect 633019 612852 633020 612916 -rect 633084 612852 633085 612916 -rect 633019 612851 633085 612852 -rect 632835 612372 632901 612373 -rect 632835 612308 632836 612372 -rect 632900 612308 632901 612372 -rect 632835 612307 632901 612308 -rect 633022 611370 633082 612851 -rect 632838 611310 633082 611370 -rect 632651 611019 632717 611020 -rect 632651 610955 632652 611019 -rect 632716 610955 632717 611019 -rect 632651 610954 632717 610955 -rect 632654 610376 632714 610954 -rect 632651 610375 632717 610376 -rect 632651 610311 632652 610375 -rect 632716 610311 632717 610375 -rect 632651 610310 632717 610311 -rect 632654 609732 632714 610310 -rect 632651 609731 632717 609732 -rect 632651 609667 632652 609731 -rect 632716 609667 632717 609731 -rect 632651 609666 632717 609667 -rect 632467 607891 632533 607892 -rect 632467 607827 632468 607891 -rect 632532 607827 632533 607891 -rect 632467 607826 632533 607827 rect 623016 593274 623078 593510 rect 623314 593274 623398 593510 rect 623634 593274 623718 593510 @@ -30202,72 +53067,6 @@ rect 623314 592954 623398 593190 rect 623634 592954 623718 593190 rect 623954 592954 624016 593190 rect 623016 557510 624016 592954 -rect 632470 592050 632530 607826 -rect 632654 607340 632714 609666 -rect 632651 607339 632717 607340 -rect 632651 607275 632652 607339 -rect 632716 607275 632717 607339 -rect 632651 607274 632717 607275 -rect 632654 606049 632714 607274 -rect 632838 606696 632898 611310 -rect 632838 606695 632947 606696 -rect 632838 606633 632882 606695 -rect 632881 606631 632882 606633 -rect 632946 606631 632947 606695 -rect 632881 606630 632947 606631 -rect 632881 606051 632947 606052 -rect 632881 606049 632882 606051 -rect 632654 605989 632882 606049 -rect 632838 605987 632882 605989 -rect 632946 605987 632947 606051 -rect 632838 605986 632947 605987 -rect 632838 603016 632898 605986 -rect 632838 603015 632947 603016 -rect 632838 602951 632882 603015 -rect 632946 602951 632947 603015 -rect 632838 602950 632947 602951 -rect 632838 602790 632944 602950 -rect 632838 602372 632898 602790 -rect 632838 602371 632947 602372 -rect 632838 602307 632882 602371 -rect 632946 602307 632947 602371 -rect 632838 602306 632947 602307 -rect 632838 602110 632944 602306 -rect 632838 601728 632898 602110 -rect 632838 601727 632947 601728 -rect 632838 601663 632882 601727 -rect 632946 601663 632947 601727 -rect 632838 601662 632947 601663 -rect 632838 601430 632944 601662 -rect 632838 598909 632898 601430 -rect 632835 598908 632901 598909 -rect 632835 598844 632836 598908 -rect 632900 598844 632901 598908 -rect 632835 598843 632901 598844 -rect 632470 591990 632714 592050 -rect 632467 568069 632533 568070 -rect 632467 568005 632468 568069 -rect 632532 568005 632533 568069 -rect 632467 568004 632533 568005 -rect 632470 561696 632530 568004 -rect 632467 561695 632533 561696 -rect 632467 561631 632468 561695 -rect 632532 561631 632533 561695 -rect 632467 561630 632533 561631 -rect 632470 558568 632530 561630 -rect 632654 558789 632714 591990 -rect 632835 562732 632901 562733 -rect 632835 562668 632836 562732 -rect 632900 562668 632901 562732 -rect 632835 562667 632901 562668 -rect 632651 558788 632717 558789 -rect 632651 558724 632652 558788 -rect 632716 558724 632717 558788 -rect 632651 558723 632717 558724 -rect 632467 558567 632533 558568 -rect 632467 558503 632468 558567 -rect 632532 558503 632533 558567 -rect 632467 558502 632533 558503 rect 623016 557274 623078 557510 rect 623314 557274 623398 557510 rect 623634 557274 623718 557510 @@ -30278,30 +53077,6 @@ rect 623314 556954 623398 557190 rect 623634 556954 623718 557190 rect 623954 556954 624016 557190 rect 623016 521510 624016 556954 -rect 632470 555532 632530 558502 -rect 632651 557428 632717 557429 -rect 632651 557364 632652 557428 -rect 632716 557364 632717 557428 -rect 632651 557363 632717 557364 -rect 632654 556728 632714 557363 -rect 632651 556727 632717 556728 -rect 632651 556663 632652 556727 -rect 632716 556663 632717 556727 -rect 632651 556662 632717 556663 -rect 632467 555531 632533 555532 -rect 632467 555467 632468 555531 -rect 632532 555467 632533 555531 -rect 632467 555466 632533 555467 -rect 632654 553692 632714 556662 -rect 632651 553691 632717 553692 -rect 632651 553627 632652 553691 -rect 632716 553627 632717 553691 -rect 632651 553626 632717 553627 -rect 632651 525069 632717 525070 -rect 632651 525005 632652 525069 -rect 632716 525005 632717 525069 -rect 632651 525004 632717 525005 -rect 632654 524430 632714 525004 rect 623016 521274 623078 521510 rect 623314 521274 623398 521510 rect 623634 521274 623718 521510 @@ -30311,38 +53086,7 @@ rect 623016 520954 623078 521190 rect 623314 520954 623398 521190 rect 623634 520954 623718 521190 rect 623954 520954 624016 521190 -rect 632470 524370 632714 524430 -rect 632470 520981 632530 524370 -rect 632651 523068 632717 523069 -rect 632651 523004 632652 523068 -rect 632716 523004 632717 523068 -rect 632651 523003 632717 523004 rect 623016 485510 624016 520954 -rect 632467 520980 632533 520981 -rect 632467 520916 632468 520980 -rect 632532 520916 632533 520980 -rect 632467 520915 632533 520916 -rect 632467 517691 632533 517692 -rect 632467 517627 632468 517691 -rect 632532 517627 632533 517691 -rect 632467 517626 632533 517627 -rect 632470 509250 632530 517626 -rect 632654 516496 632714 523003 -rect 632651 516495 632717 516496 -rect 632651 516431 632652 516495 -rect 632716 516431 632717 516495 -rect 632651 516430 632717 516431 -rect 632654 513368 632714 516430 -rect 632651 513367 632717 513368 -rect 632651 513303 632652 513367 -rect 632716 513303 632717 513367 -rect 632651 513302 632717 513303 -rect 632654 510332 632714 513302 -rect 632651 510331 632717 510332 -rect 632651 510267 632652 510331 -rect 632716 510267 632717 510331 -rect 632651 510266 632717 510267 -rect 632470 509190 632714 509250 rect 623016 485274 623078 485510 rect 623314 485274 623398 485510 rect 623634 485274 623718 485510 @@ -30353,34 +53097,6 @@ rect 623314 484954 623398 485190 rect 623634 484954 623718 485190 rect 623954 484954 624016 485190 rect 623016 449510 624016 484954 -rect 632654 450805 632714 509190 -rect 632838 504661 632898 562667 -rect 633019 561100 633085 561101 -rect 633019 561036 633020 561100 -rect 633084 561036 633085 561100 -rect 633019 561035 633085 561036 -rect 633022 557973 633082 561035 -rect 633019 557972 633085 557973 -rect 633019 557908 633020 557972 -rect 633084 557908 633085 557972 -rect 633019 557907 633085 557908 -rect 633019 511324 633085 511325 -rect 633019 511260 633020 511324 -rect 633084 511260 633085 511324 -rect 633019 511259 633085 511260 -rect 633022 508741 633082 511259 -rect 633019 508740 633085 508741 -rect 633019 508676 633020 508740 -rect 633084 508676 633085 508740 -rect 633019 508675 633085 508676 -rect 632835 504660 632901 504661 -rect 632835 504596 632836 504660 -rect 632900 504596 632901 504660 -rect 632835 504595 632901 504596 -rect 632651 450804 632717 450805 -rect 632651 450740 632652 450804 -rect 632716 450740 632717 450804 -rect 632651 450739 632717 450740 rect 623016 449274 623078 449510 rect 623314 449274 623398 449510 rect 623634 449274 623718 449510 @@ -32091,6 +54807,617 @@ rect 623314 376954 623398 377190 rect 623634 376954 623718 377190 rect 623954 376954 624016 377190 rect 623016 341510 624016 376954 +rect 623016 341274 623078 341510 +rect 623314 341274 623398 341510 +rect 623634 341274 623718 341510 +rect 623954 341274 624016 341510 +rect 623016 341190 624016 341274 +rect 623016 340954 623078 341190 +rect 623314 340954 623398 341190 +rect 623634 340954 623718 341190 +rect 623954 340954 624016 341190 +rect 623016 305510 624016 340954 +rect 623016 305274 623078 305510 +rect 623314 305274 623398 305510 +rect 623634 305274 623718 305510 +rect 623954 305274 624016 305510 +rect 623016 305190 624016 305274 +rect 623016 304954 623078 305190 +rect 623314 304954 623398 305190 +rect 623634 304954 623718 305190 +rect 623954 304954 624016 305190 +rect 623016 233510 624016 304954 +rect 623016 233274 623078 233510 +rect 623314 233274 623398 233510 +rect 623634 233274 623718 233510 +rect 623954 233274 624016 233510 +rect 623016 233190 624016 233274 +rect 623016 232954 623078 233190 +rect 623314 232954 623398 233190 +rect 623634 232954 623718 233190 +rect 623954 232954 624016 233190 +rect 623016 197510 624016 232954 +rect 623016 197274 623078 197510 +rect 623314 197274 623398 197510 +rect 623634 197274 623718 197510 +rect 623954 197274 624016 197510 +rect 623016 197190 624016 197274 +rect 623016 196954 623078 197190 +rect 623314 196954 623398 197190 +rect 623634 196954 623718 197190 +rect 623954 196954 624016 197190 +rect 623016 161510 624016 196954 +rect 623016 161274 623078 161510 +rect 623314 161274 623398 161510 +rect 623634 161274 623718 161510 +rect 623954 161274 624016 161510 +rect 623016 161190 624016 161274 +rect 623016 160954 623078 161190 +rect 623314 160954 623398 161190 +rect 623634 160954 623718 161190 +rect 623954 160954 624016 161190 +rect 623016 125510 624016 160954 +rect 623016 125274 623078 125510 +rect 623314 125274 623398 125510 +rect 623634 125274 623718 125510 +rect 623954 125274 624016 125510 +rect 623016 125190 624016 125274 +rect 623016 124954 623078 125190 +rect 623314 124954 623398 125190 +rect 623634 124954 623718 125190 +rect 623954 124954 624016 125190 +rect 623016 89510 624016 124954 +rect 623016 89274 623078 89510 +rect 623314 89274 623398 89510 +rect 623634 89274 623718 89510 +rect 623954 89274 624016 89510 +rect 623016 89190 624016 89274 +rect 623016 88954 623078 89190 +rect 623314 88954 623398 89190 +rect 623634 88954 623718 89190 +rect 623954 88954 624016 89190 +rect 623016 17510 624016 88954 +rect 623016 17274 623078 17510 +rect 623314 17274 623398 17510 +rect 623634 17274 623718 17510 +rect 623954 17274 624016 17510 +rect 623016 17190 624016 17274 +rect 623016 16954 623078 17190 +rect 623314 16954 623398 17190 +rect 623634 16954 623718 17190 +rect 623954 16954 624016 17190 +rect 623016 10710 624016 16954 +rect 623016 10474 623078 10710 +rect 623314 10474 623398 10710 +rect 623634 10474 623718 10710 +rect 623954 10474 624016 10710 +rect 623016 10390 624016 10474 +rect 623016 10154 623078 10390 +rect 623314 10154 623398 10390 +rect 623634 10154 623718 10390 +rect 623954 10154 624016 10390 +rect 623016 10070 624016 10154 +rect 623016 9834 623078 10070 +rect 623314 9834 623398 10070 +rect 623634 9834 623718 10070 +rect 623954 9834 624016 10070 +rect 623016 9772 624016 9834 +rect 624356 921230 625356 944262 +rect 624356 920994 624418 921230 +rect 624654 920994 624738 921230 +rect 624974 920994 625058 921230 +rect 625294 920994 625356 921230 +rect 624356 920910 625356 920994 +rect 624356 920674 624418 920910 +rect 624654 920674 624738 920910 +rect 624974 920674 625058 920910 +rect 625294 920674 625356 920910 +rect 624356 885230 625356 920674 +rect 624356 884994 624418 885230 +rect 624654 884994 624738 885230 +rect 624974 884994 625058 885230 +rect 625294 884994 625356 885230 +rect 624356 884910 625356 884994 +rect 624356 884674 624418 884910 +rect 624654 884674 624738 884910 +rect 624974 884674 625058 884910 +rect 625294 884674 625356 884910 +rect 624356 849230 625356 884674 +rect 624356 848994 624418 849230 +rect 624654 848994 624738 849230 +rect 624974 848994 625058 849230 +rect 625294 848994 625356 849230 +rect 624356 848910 625356 848994 +rect 624356 848674 624418 848910 +rect 624654 848674 624738 848910 +rect 624974 848674 625058 848910 +rect 625294 848674 625356 848910 +rect 624356 813230 625356 848674 +rect 624356 812994 624418 813230 +rect 624654 812994 624738 813230 +rect 624974 812994 625058 813230 +rect 625294 812994 625356 813230 +rect 624356 812910 625356 812994 +rect 624356 812674 624418 812910 +rect 624654 812674 624738 812910 +rect 624974 812674 625058 812910 +rect 625294 812674 625356 812910 +rect 624356 777230 625356 812674 +rect 624356 776994 624418 777230 +rect 624654 776994 624738 777230 +rect 624974 776994 625058 777230 +rect 625294 776994 625356 777230 +rect 624356 776910 625356 776994 +rect 624356 776674 624418 776910 +rect 624654 776674 624738 776910 +rect 624974 776674 625058 776910 +rect 625294 776674 625356 776910 +rect 624356 21230 625356 776674 +rect 624356 20994 624418 21230 +rect 624654 20994 624738 21230 +rect 624974 20994 625058 21230 +rect 625294 20994 625356 21230 +rect 624356 20910 625356 20994 +rect 624356 20674 624418 20910 +rect 624654 20674 624738 20910 +rect 624974 20674 625058 20910 +rect 625294 20674 625356 20910 +rect 624356 9370 625356 20674 +rect 624356 9134 624418 9370 +rect 624654 9134 624738 9370 +rect 624974 9134 625058 9370 +rect 625294 9134 625356 9370 +rect 624356 9050 625356 9134 +rect 624356 8814 624418 9050 +rect 624654 8814 624738 9050 +rect 624974 8814 625058 9050 +rect 625294 8814 625356 9050 +rect 624356 8730 625356 8814 +rect 624356 8494 624418 8730 +rect 624654 8494 624738 8730 +rect 624974 8494 625058 8730 +rect 625294 8494 625356 8730 +rect 624356 8432 625356 8494 +rect 625696 924950 626696 945602 +rect 632651 929069 632717 929070 +rect 632651 929005 632652 929069 +rect 632716 929005 632717 929069 +rect 632651 929004 632717 929005 +rect 632467 927069 632533 927070 +rect 632467 927005 632468 927069 +rect 632532 927005 632533 927069 +rect 632467 927004 632533 927005 +rect 625696 924714 625758 924950 +rect 625994 924714 626078 924950 +rect 626314 924714 626398 924950 +rect 626634 924714 626696 924950 +rect 625696 924630 626696 924714 +rect 625696 924394 625758 924630 +rect 625994 924394 626078 924630 +rect 626314 924394 626398 924630 +rect 626634 924394 626696 924630 +rect 632470 924620 632530 927004 +rect 632467 924619 632533 924620 +rect 632467 924555 632468 924619 +rect 632532 924555 632533 924619 +rect 632467 924554 632533 924555 +rect 625696 888950 626696 924394 +rect 632470 917168 632530 924554 +rect 632654 923973 632714 929004 +rect 632835 923975 632901 923976 +rect 632835 923973 632836 923975 +rect 632654 923913 632836 923973 +rect 632835 923911 632836 923913 +rect 632900 923911 632901 923975 +rect 632835 923910 632901 923911 +rect 632651 919460 632717 919461 +rect 632651 919396 632652 919460 +rect 632716 919396 632717 919460 +rect 632651 919395 632717 919396 +rect 632467 917167 632533 917168 +rect 632467 917103 632468 917167 +rect 632532 917103 632533 917167 +rect 632467 917102 632533 917103 +rect 632654 916616 632714 919395 +rect 632651 916615 632717 916616 +rect 632651 916551 632652 916615 +rect 632716 916551 632717 916615 +rect 632651 916550 632717 916551 +rect 625696 888714 625758 888950 +rect 625994 888714 626078 888950 +rect 626314 888714 626398 888950 +rect 626634 888714 626696 888950 +rect 625696 888630 626696 888714 +rect 625696 888394 625758 888630 +rect 625994 888394 626078 888630 +rect 626314 888394 626398 888630 +rect 626634 888394 626696 888630 +rect 625696 852950 626696 888394 +rect 625696 852714 625758 852950 +rect 625994 852714 626078 852950 +rect 626314 852714 626398 852950 +rect 626634 852714 626696 852950 +rect 625696 852630 626696 852714 +rect 625696 852394 625758 852630 +rect 625994 852394 626078 852630 +rect 626314 852394 626398 852630 +rect 626634 852394 626696 852630 +rect 625696 816950 626696 852394 +rect 632835 835419 632901 835420 +rect 632835 835355 632836 835419 +rect 632900 835355 632901 835419 +rect 632835 835354 632901 835355 +rect 632651 831095 632717 831096 +rect 632651 831031 632652 831095 +rect 632716 831031 632717 831095 +rect 632651 831030 632717 831031 +rect 632654 830452 632714 831030 +rect 632651 830451 632717 830452 +rect 632651 830387 632652 830451 +rect 632716 830387 632717 830451 +rect 632651 830386 632717 830387 +rect 632838 828069 632898 835354 +rect 632835 828068 632901 828069 +rect 632835 828004 632836 828068 +rect 632900 828004 632901 828068 +rect 632835 828003 632901 828004 +rect 625696 816714 625758 816950 +rect 625994 816714 626078 816950 +rect 626314 816714 626398 816950 +rect 626634 816714 626696 816950 +rect 625696 816630 626696 816714 +rect 625696 816394 625758 816630 +rect 625994 816394 626078 816630 +rect 626314 816394 626398 816630 +rect 626634 816394 626696 816630 +rect 625696 780950 626696 816394 +rect 625696 780714 625758 780950 +rect 625994 780714 626078 780950 +rect 626314 780714 626398 780950 +rect 626634 780714 626696 780950 +rect 625696 780630 626696 780714 +rect 625696 780394 625758 780630 +rect 625994 780394 626078 780630 +rect 626314 780394 626398 780630 +rect 626634 780394 626696 780630 +rect 625696 24950 626696 780394 +rect 632651 748069 632717 748070 +rect 632651 748005 632652 748069 +rect 632716 748005 632717 748069 +rect 632651 748004 632717 748005 +rect 632654 741896 632714 748004 +rect 632881 745575 632947 745576 +rect 632881 745573 632882 745575 +rect 632838 745511 632882 745573 +rect 632946 745511 632947 745575 +rect 632838 745510 632947 745511 +rect 632838 744970 632898 745510 +rect 632838 744932 632944 744970 +rect 632838 744931 632947 744932 +rect 632838 744867 632882 744931 +rect 632946 744867 632947 744931 +rect 632838 744866 632947 744867 +rect 632838 744826 632944 744866 +rect 632838 742525 632898 744826 +rect 632835 742524 632901 742525 +rect 632835 742460 632836 742524 +rect 632900 742460 632901 742524 +rect 632835 742459 632901 742460 +rect 632651 741895 632717 741896 +rect 632651 741831 632652 741895 +rect 632716 741831 632717 741895 +rect 632651 741830 632717 741831 +rect 632654 738768 632714 741830 +rect 632838 741301 632898 742459 +rect 632835 741300 632901 741301 +rect 632835 741236 632836 741300 +rect 632900 741236 632901 741300 +rect 632835 741235 632901 741236 +rect 632651 738767 632717 738768 +rect 632651 738703 632652 738767 +rect 632716 738703 632717 738767 +rect 632651 738702 632717 738703 +rect 632654 735732 632714 738702 +rect 632838 738216 632898 741235 +rect 632838 738215 632947 738216 +rect 632838 738151 632882 738215 +rect 632946 738151 632947 738215 +rect 632838 738150 632947 738151 +rect 632838 738110 632944 738150 +rect 632838 737629 632898 738110 +rect 632835 737628 632901 737629 +rect 632835 737564 632836 737628 +rect 632900 737564 632901 737628 +rect 632835 737563 632901 737564 +rect 632838 737085 632898 737563 +rect 632835 737084 632901 737085 +rect 632835 737020 632836 737084 +rect 632900 737020 632901 737084 +rect 632835 737019 632901 737020 +rect 632651 735731 632717 735732 +rect 632651 735667 632652 735731 +rect 632716 735667 632717 735731 +rect 632651 735666 632717 735667 +rect 632838 734090 632898 737019 +rect 632654 734030 632898 734090 +rect 632654 733892 632714 734030 +rect 632651 733891 632717 733892 +rect 632651 733827 632652 733891 +rect 632716 733827 632717 733891 +rect 632651 733826 632717 733827 +rect 632651 703069 632717 703070 +rect 632651 703005 632652 703069 +rect 632716 703005 632717 703069 +rect 632651 703004 632717 703005 +rect 632654 696896 632714 703004 +rect 632651 696895 632717 696896 +rect 632651 696831 632652 696895 +rect 632716 696831 632717 696895 +rect 632651 696830 632717 696831 +rect 632654 693768 632714 696830 +rect 632835 696012 632901 696013 +rect 632835 695948 632836 696012 +rect 632900 695948 632901 696012 +rect 632835 695947 632901 695948 +rect 632651 693767 632717 693768 +rect 632651 693703 632652 693767 +rect 632716 693703 632717 693767 +rect 632651 693702 632717 693703 +rect 632654 690732 632714 693702 +rect 632838 693216 632898 695947 +rect 632835 693215 632901 693216 +rect 632835 693151 632836 693215 +rect 632900 693151 632901 693215 +rect 632835 693150 632901 693151 +rect 632651 690731 632717 690732 +rect 632651 690667 632652 690731 +rect 632716 690667 632717 690731 +rect 632651 690666 632717 690667 +rect 632651 660069 632717 660070 +rect 632651 660005 632652 660069 +rect 632716 660005 632717 660069 +rect 632651 660004 632717 660005 +rect 632654 656220 632714 660004 +rect 632835 657524 632901 657525 +rect 632835 657460 632836 657524 +rect 632900 657460 632901 657524 +rect 632835 657459 632901 657460 +rect 632651 656219 632717 656220 +rect 632651 656155 632652 656219 +rect 632716 656155 632717 656219 +rect 632651 656154 632717 656155 +rect 632651 653091 632717 653092 +rect 632651 653027 632652 653091 +rect 632716 653027 632717 653091 +rect 632651 653026 632717 653027 +rect 632654 640350 632714 653026 +rect 632838 652082 632898 657459 +rect 633019 652492 633085 652493 +rect 633019 652428 633020 652492 +rect 633084 652428 633085 652492 +rect 633019 652427 633085 652428 +rect 632838 652022 632944 652082 +rect 632884 651896 632944 652022 +rect 632881 651895 632947 651896 +rect 632881 651831 632882 651895 +rect 632946 651831 632947 651895 +rect 632881 651830 632947 651831 +rect 632881 651251 632947 651252 +rect 632881 651249 632882 651251 +rect 632838 651187 632882 651249 +rect 632946 651249 632947 651251 +rect 633022 651249 633082 652427 +rect 632946 651189 633082 651249 +rect 632946 651187 632947 651189 +rect 632838 651186 632947 651187 +rect 632838 648216 632898 651186 +rect 633019 648820 633085 648821 +rect 633019 648756 633020 648820 +rect 633084 648756 633085 648820 +rect 633019 648755 633085 648756 +rect 632838 648215 632947 648216 +rect 632838 648151 632882 648215 +rect 632946 648151 632947 648215 +rect 632838 648150 632947 648151 +rect 632838 647572 632898 648150 +rect 632838 647571 632947 647572 +rect 632838 647507 632882 647571 +rect 632946 647507 632947 647571 +rect 632838 647506 632947 647507 +rect 632838 646917 632898 647506 +rect 632835 646916 632901 646917 +rect 632835 646852 632836 646916 +rect 632900 646852 632901 646916 +rect 632835 646851 632901 646852 +rect 633022 645693 633082 648755 +rect 633019 645692 633085 645693 +rect 633019 645628 633020 645692 +rect 633084 645628 633085 645692 +rect 633019 645627 633085 645628 +rect 632654 640290 632898 640350 +rect 632651 615069 632717 615070 +rect 632651 615005 632652 615069 +rect 632716 615005 632717 615069 +rect 632651 615004 632717 615005 +rect 632654 611020 632714 615004 +rect 632838 612373 632898 640290 +rect 633019 612916 633085 612917 +rect 633019 612852 633020 612916 +rect 633084 612852 633085 612916 +rect 633019 612851 633085 612852 +rect 632835 612372 632901 612373 +rect 632835 612308 632836 612372 +rect 632900 612308 632901 612372 +rect 632835 612307 632901 612308 +rect 633022 611370 633082 612851 +rect 632838 611310 633082 611370 +rect 632651 611019 632717 611020 +rect 632651 610955 632652 611019 +rect 632716 610955 632717 611019 +rect 632651 610954 632717 610955 +rect 632654 610376 632714 610954 +rect 632651 610375 632717 610376 +rect 632651 610311 632652 610375 +rect 632716 610311 632717 610375 +rect 632651 610310 632717 610311 +rect 632654 609732 632714 610310 +rect 632651 609731 632717 609732 +rect 632651 609667 632652 609731 +rect 632716 609667 632717 609731 +rect 632651 609666 632717 609667 +rect 632467 607891 632533 607892 +rect 632467 607827 632468 607891 +rect 632532 607827 632533 607891 +rect 632467 607826 632533 607827 +rect 632470 592050 632530 607826 +rect 632654 607340 632714 609666 +rect 632651 607339 632717 607340 +rect 632651 607275 632652 607339 +rect 632716 607275 632717 607339 +rect 632651 607274 632717 607275 +rect 632654 606049 632714 607274 +rect 632838 606696 632898 611310 +rect 632838 606695 632947 606696 +rect 632838 606633 632882 606695 +rect 632881 606631 632882 606633 +rect 632946 606631 632947 606695 +rect 632881 606630 632947 606631 +rect 632881 606051 632947 606052 +rect 632881 606049 632882 606051 +rect 632654 605989 632882 606049 +rect 632838 605987 632882 605989 +rect 632946 605987 632947 606051 +rect 632838 605986 632947 605987 +rect 632838 603016 632898 605986 +rect 632838 603015 632947 603016 +rect 632838 602951 632882 603015 +rect 632946 602951 632947 603015 +rect 632838 602950 632947 602951 +rect 632838 602790 632944 602950 +rect 632838 602372 632898 602790 +rect 632838 602371 632947 602372 +rect 632838 602307 632882 602371 +rect 632946 602307 632947 602371 +rect 632838 602306 632947 602307 +rect 632838 602110 632944 602306 +rect 632838 601728 632898 602110 +rect 632838 601727 632947 601728 +rect 632838 601663 632882 601727 +rect 632946 601663 632947 601727 +rect 632838 601662 632947 601663 +rect 632838 601430 632944 601662 +rect 632838 598909 632898 601430 +rect 632835 598908 632901 598909 +rect 632835 598844 632836 598908 +rect 632900 598844 632901 598908 +rect 632835 598843 632901 598844 +rect 632470 591990 632714 592050 +rect 632467 568069 632533 568070 +rect 632467 568005 632468 568069 +rect 632532 568005 632533 568069 +rect 632467 568004 632533 568005 +rect 632470 561696 632530 568004 +rect 632467 561695 632533 561696 +rect 632467 561631 632468 561695 +rect 632532 561631 632533 561695 +rect 632467 561630 632533 561631 +rect 632470 558568 632530 561630 +rect 632654 558789 632714 591990 +rect 632835 562732 632901 562733 +rect 632835 562668 632836 562732 +rect 632900 562668 632901 562732 +rect 632835 562667 632901 562668 +rect 632651 558788 632717 558789 +rect 632651 558724 632652 558788 +rect 632716 558724 632717 558788 +rect 632651 558723 632717 558724 +rect 632467 558567 632533 558568 +rect 632467 558503 632468 558567 +rect 632532 558503 632533 558567 +rect 632467 558502 632533 558503 +rect 632470 555532 632530 558502 +rect 632651 557428 632717 557429 +rect 632651 557364 632652 557428 +rect 632716 557364 632717 557428 +rect 632651 557363 632717 557364 +rect 632654 556728 632714 557363 +rect 632651 556727 632717 556728 +rect 632651 556663 632652 556727 +rect 632716 556663 632717 556727 +rect 632651 556662 632717 556663 +rect 632467 555531 632533 555532 +rect 632467 555467 632468 555531 +rect 632532 555467 632533 555531 +rect 632467 555466 632533 555467 +rect 632654 553692 632714 556662 +rect 632651 553691 632717 553692 +rect 632651 553627 632652 553691 +rect 632716 553627 632717 553691 +rect 632651 553626 632717 553627 +rect 632651 525069 632717 525070 +rect 632651 525005 632652 525069 +rect 632716 525005 632717 525069 +rect 632651 525004 632717 525005 +rect 632654 524430 632714 525004 +rect 632470 524370 632714 524430 +rect 632470 520981 632530 524370 +rect 632651 523068 632717 523069 +rect 632651 523004 632652 523068 +rect 632716 523004 632717 523068 +rect 632651 523003 632717 523004 +rect 632467 520980 632533 520981 +rect 632467 520916 632468 520980 +rect 632532 520916 632533 520980 +rect 632467 520915 632533 520916 +rect 632467 517691 632533 517692 +rect 632467 517627 632468 517691 +rect 632532 517627 632533 517691 +rect 632467 517626 632533 517627 +rect 632470 509250 632530 517626 +rect 632654 516496 632714 523003 +rect 632651 516495 632717 516496 +rect 632651 516431 632652 516495 +rect 632716 516431 632717 516495 +rect 632651 516430 632717 516431 +rect 632654 513368 632714 516430 +rect 632651 513367 632717 513368 +rect 632651 513303 632652 513367 +rect 632716 513303 632717 513367 +rect 632651 513302 632717 513303 +rect 632654 510332 632714 513302 +rect 632651 510331 632717 510332 +rect 632651 510267 632652 510331 +rect 632716 510267 632717 510331 +rect 632651 510266 632717 510267 +rect 632470 509190 632714 509250 +rect 632654 450805 632714 509190 +rect 632838 504661 632898 562667 +rect 633019 561100 633085 561101 +rect 633019 561036 633020 561100 +rect 633084 561036 633085 561100 +rect 633019 561035 633085 561036 +rect 633022 557973 633082 561035 +rect 633019 557972 633085 557973 +rect 633019 557908 633020 557972 +rect 633084 557908 633085 557972 +rect 633019 557907 633085 557908 +rect 633019 511324 633085 511325 +rect 633019 511260 633020 511324 +rect 633084 511260 633085 511324 +rect 633019 511259 633085 511260 +rect 633022 508741 633082 511259 +rect 633019 508740 633085 508741 +rect 633019 508676 633020 508740 +rect 633084 508676 633085 508740 +rect 633019 508675 633085 508676 +rect 632835 504660 632901 504661 +rect 632835 504596 632836 504660 +rect 632900 504596 632901 504660 +rect 632835 504595 632901 504596 +rect 632651 450804 632717 450805 +rect 632651 450740 632652 450804 +rect 632716 450740 632717 450804 +rect 632651 450739 632717 450740 rect 632467 348069 632533 348070 rect 632467 348005 632468 348069 rect 632532 348005 632533 348069 @@ -32104,16 +55431,6 @@ rect 632467 343772 632533 343773 rect 632467 343708 632468 343772 rect 632532 343708 632533 343772 rect 632467 343707 632533 343708 -rect 623016 341274 623078 341510 -rect 623314 341274 623398 341510 -rect 623634 341274 623718 341510 -rect 623954 341274 624016 341510 -rect 623016 341190 624016 341274 -rect 623016 340954 623078 341190 -rect 623314 340954 623398 341190 -rect 623634 340954 623718 341190 -rect 623954 340954 624016 341190 -rect 623016 305510 624016 340954 rect 632654 339296 632714 346003 rect 632651 339295 632717 339296 rect 632651 339231 632652 339295 @@ -32138,16 +55455,6 @@ rect 632651 333131 632717 333132 rect 632651 333067 632652 333131 rect 632716 333067 632717 333131 rect 632651 333066 632717 333067 -rect 623016 305274 623078 305510 -rect 623314 305274 623398 305510 -rect 623634 305274 623718 305510 -rect 623954 305274 624016 305510 -rect 623016 305190 624016 305274 -rect 623016 304954 623078 305190 -rect 623314 304954 623398 305190 -rect 623634 304954 623718 305190 -rect 623954 304954 624016 305190 -rect 623016 233510 624016 304954 rect 632835 301340 632901 301341 rect 632835 301276 632836 301340 rect 632900 301276 632901 301340 @@ -32250,16 +55557,11 @@ rect 632838 241030 632882 241091 rect 632881 241027 632882 241030 rect 632946 241027 632947 241091 rect 632881 241026 632947 241027 -rect 623016 233274 623078 233510 -rect 623314 233274 623398 233510 -rect 623634 233274 623718 233510 -rect 623954 233274 624016 233510 -rect 623016 233190 624016 233274 -rect 623016 232954 623078 233190 -rect 623314 232954 623398 233190 -rect 623634 232954 623718 233190 -rect 623954 232954 624016 233190 -rect 623016 197510 624016 232954 +rect 628419 235380 628485 235381 +rect 628419 235316 628420 235380 +rect 628484 235316 628485 235380 +rect 628419 235315 628485 235316 +rect 628422 205325 628482 235315 rect 632835 212804 632901 212805 rect 632835 212740 632836 212804 rect 632900 212740 632901 212804 @@ -32268,6 +55570,10 @@ rect 632651 211068 632717 211069 rect 632651 211004 632652 211068 rect 632716 211004 632717 211068 rect 632651 211003 632717 211004 +rect 628419 205324 628485 205325 +rect 628419 205260 628420 205324 +rect 628484 205260 628485 205324 +rect 628419 205259 628485 205260 rect 632654 204096 632714 211003 rect 632838 208450 632898 212739 rect 632838 208420 632944 208450 @@ -32327,16 +55633,6 @@ rect 632467 199127 632533 199128 rect 632467 199063 632468 199127 rect 632532 199063 632533 199127 rect 632467 199062 632533 199063 -rect 623016 197274 623078 197510 -rect 623314 197274 623398 197510 -rect 623634 197274 623718 197510 -rect 623954 197274 624016 197510 -rect 623016 197190 624016 197274 -rect 623016 196954 623078 197190 -rect 623314 196954 623398 197190 -rect 623634 196954 623718 197190 -rect 623954 196954 624016 197190 -rect 623016 161510 624016 196954 rect 632470 196092 632530 199062 rect 632654 197932 632714 200902 rect 632651 197931 632717 197932 @@ -32347,72 +55643,90 @@ rect 632467 196091 632533 196092 rect 632467 196027 632468 196091 rect 632532 196027 632533 196091 rect 632467 196026 632533 196027 -rect 628419 181524 628485 181525 -rect 628419 181460 628420 181524 -rect 628484 181460 628485 181524 -rect 628419 181459 628485 181460 -rect 623016 161274 623078 161510 -rect 623314 161274 623398 161510 -rect 623634 161274 623718 161510 -rect 623954 161274 624016 161510 -rect 623016 161190 624016 161274 -rect 623016 160954 623078 161190 -rect 623314 160954 623398 161190 -rect 623634 160954 623718 161190 -rect 623954 160954 624016 161190 -rect 623016 125510 624016 160954 -rect 628422 160037 628482 181459 -rect 632835 166292 632901 166293 -rect 632835 166228 632836 166292 -rect 632900 166228 632901 166292 -rect 632835 166227 632901 166228 -rect 632838 163165 632898 166227 -rect 633019 166020 633085 166021 -rect 633019 165956 633020 166020 -rect 633084 165956 633085 166020 -rect 633019 165955 633085 165956 -rect 632835 163164 632901 163165 -rect 632835 163100 632836 163164 -rect 632900 163100 632901 163164 -rect 632835 163099 632901 163100 -rect 628419 160036 628485 160037 -rect 628419 159972 628420 160036 -rect 628484 159972 628485 160036 -rect 628419 159971 628485 159972 -rect 633022 158949 633082 165955 -rect 633019 158948 633085 158949 -rect 633019 158884 633020 158948 -rect 633084 158884 633085 158948 -rect 633019 158883 633085 158884 -rect 633022 155821 633082 158883 -rect 633019 155820 633085 155821 -rect 633019 155756 633020 155820 -rect 633084 155756 633085 155820 -rect 633019 155755 633085 155756 -rect 632835 155276 632901 155277 -rect 632835 155212 632836 155276 -rect 632900 155212 632901 155276 -rect 632835 155211 632901 155212 -rect 632838 154325 632898 155211 -rect 632835 154324 632901 154325 -rect 632835 154260 632836 154324 -rect 632900 154260 632901 154324 -rect 632835 154259 632901 154260 -rect 633022 152693 633082 155755 -rect 633019 152692 633085 152693 -rect 633019 152628 633020 152692 -rect 633084 152628 633085 152692 -rect 633019 152627 633085 152628 -rect 623016 125274 623078 125510 -rect 623314 125274 623398 125510 -rect 623634 125274 623718 125510 -rect 623954 125274 624016 125510 -rect 623016 125190 624016 125274 -rect 623016 124954 623078 125190 -rect 623314 124954 623398 125190 -rect 623634 124954 623718 125190 -rect 623954 124954 624016 125190 -rect 623016 89510 624016 124954 +rect 632835 181524 632901 181525 +rect 632835 181460 632836 181524 +rect 632900 181460 632901 181524 +rect 632835 181459 632901 181460 +rect 632651 168069 632717 168070 +rect 632651 168005 632652 168069 +rect 632716 168005 632717 168069 +rect 632651 168004 632717 168005 +rect 632654 167010 632714 168004 +rect 632470 166950 632714 167010 +rect 632470 163220 632530 166950 +rect 632651 166068 632717 166069 +rect 632651 166004 632652 166068 +rect 632716 166004 632717 166068 +rect 632651 166003 632717 166004 +rect 632467 163219 632533 163220 +rect 632467 163155 632468 163219 +rect 632532 163155 632533 163219 +rect 632467 163154 632533 163155 +rect 632470 162576 632530 163154 +rect 632467 162575 632533 162576 +rect 632467 162511 632468 162575 +rect 632532 162511 632533 162575 +rect 632467 162510 632533 162511 +rect 632470 161932 632530 162510 +rect 632467 161931 632533 161932 +rect 632467 161867 632468 161931 +rect 632532 161867 632533 161931 +rect 632467 161866 632533 161867 +rect 632470 159540 632530 161866 +rect 632467 159539 632533 159540 +rect 632467 159475 632468 159539 +rect 632532 159475 632533 159539 +rect 632467 159474 632533 159475 +rect 632470 158252 632530 159474 +rect 632654 158949 632714 166003 +rect 632838 160037 632898 181459 +rect 632835 160036 632901 160037 +rect 632835 159972 632836 160036 +rect 632900 159972 632901 160036 +rect 632835 159971 632901 159972 +rect 632651 158948 632717 158949 +rect 632651 158884 632652 158948 +rect 632716 158884 632717 158948 +rect 632651 158883 632717 158884 +rect 633203 158948 633269 158949 +rect 633203 158884 633204 158948 +rect 633268 158884 633269 158948 +rect 633203 158883 633269 158884 +rect 632467 158251 632533 158252 +rect 632467 158187 632468 158251 +rect 632532 158187 632533 158251 +rect 632467 158186 632533 158187 +rect 632470 157350 632530 158186 +rect 632470 157290 632714 157350 +rect 632654 154572 632714 157290 +rect 633206 155821 633266 158883 +rect 632835 155820 632901 155821 +rect 632835 155756 632836 155820 +rect 632900 155756 632901 155820 +rect 632835 155755 632901 155756 +rect 633203 155820 633269 155821 +rect 633203 155756 633204 155820 +rect 633268 155756 633269 155820 +rect 633203 155755 633269 155756 +rect 632651 154571 632717 154572 +rect 632651 154507 632652 154571 +rect 632716 154507 632717 154571 +rect 632651 154506 632717 154507 +rect 632654 153928 632714 154506 +rect 632651 153927 632717 153928 +rect 632651 153863 632652 153927 +rect 632716 153863 632717 153927 +rect 632651 153862 632717 153863 +rect 632654 150892 632714 153862 +rect 632838 153645 632898 155755 +rect 632835 153644 632901 153645 +rect 632835 153580 632836 153644 +rect 632900 153580 632901 153644 +rect 632835 153579 632901 153580 +rect 632651 150891 632717 150892 +rect 632651 150827 632652 150891 +rect 632716 150827 632717 150891 +rect 632651 150826 632717 150827 rect 632651 121068 632717 121069 rect 632651 121004 632652 121068 rect 632716 121004 632717 121068 @@ -32455,25 +55769,10 @@ rect 632835 106044 632901 106045 rect 632835 105980 632836 106044 rect 632900 105980 632901 106044 rect 632835 105979 632901 105980 -rect 623016 89274 623078 89510 -rect 623314 89274 623398 89510 -rect 623634 89274 623718 89510 -rect 623954 89274 624016 89510 -rect 623016 89190 624016 89274 -rect 623016 88954 623078 89190 -rect 623314 88954 623398 89190 -rect 623634 88954 623718 89190 -rect 623954 88954 624016 89190 -rect 623016 17510 624016 88954 rect 632651 78069 632717 78070 rect 632651 78005 632652 78069 rect 632716 78005 632717 78069 rect 632651 78004 632717 78005 -rect 627131 73812 627197 73813 -rect 627131 73748 627132 73812 -rect 627196 73748 627197 73812 -rect 627131 73747 627197 73748 -rect 627134 58853 627194 73747 rect 632654 72376 632714 78004 rect 632835 72860 632901 72861 rect 632835 72796 632836 72860 @@ -32517,48 +55816,413 @@ rect 632651 60691 632717 60692 rect 632651 60627 632652 60691 rect 632716 60627 632717 60691 rect 632651 60626 632717 60627 -rect 627131 58852 627197 58853 -rect 627131 58788 627132 58852 -rect 627196 58788 627197 58852 -rect 627131 58787 627197 58788 -rect 623016 17274 623078 17510 -rect 623314 17274 623398 17510 -rect 623634 17274 623718 17510 -rect 623954 17274 624016 17510 -rect 623016 17190 624016 17274 -rect 623016 16954 623078 17190 -rect 623314 16954 623398 17190 -rect 623634 16954 623718 17190 -rect 623954 16954 624016 17190 -rect 592462 10474 592494 10710 -rect 592730 10474 592814 10710 -rect 593050 10474 593082 10710 -rect 592462 10390 593082 10474 -rect 592462 10154 592494 10390 -rect 592730 10154 592814 10390 -rect 593050 10154 593082 10390 -rect 592462 10070 593082 10154 -rect 592462 9834 592494 10070 -rect 592730 9834 592814 10070 -rect 593050 9834 593082 10070 -rect 592462 9772 593082 9834 -rect 623016 10710 624016 16954 -rect 623016 10474 623078 10710 -rect 623314 10474 623398 10710 -rect 623634 10474 623718 10710 -rect 623954 10474 624016 10710 -rect 623016 10390 624016 10474 -rect 623016 10154 623078 10390 -rect 623314 10154 623398 10390 -rect 623634 10154 623718 10390 -rect 623954 10154 624016 10390 -rect 623016 10070 624016 10154 -rect 623016 9834 623078 10070 -rect 623314 9834 623398 10070 -rect 623634 9834 623718 10070 -rect 623954 9834 624016 10070 -rect 623016 9772 624016 9834 +rect 625696 24714 625758 24950 +rect 625994 24714 626078 24950 +rect 626314 24714 626398 24950 +rect 626634 24714 626696 24950 +rect 625696 24630 626696 24714 +rect 625696 24394 625758 24630 +rect 625994 24394 626078 24630 +rect 626314 24394 626398 24630 +rect 626634 24394 626696 24630 +rect 599902 7794 599934 8030 +rect 600170 7794 600254 8030 +rect 600490 7794 600522 8030 +rect 599902 7710 600522 7794 +rect 599902 7474 599934 7710 +rect 600170 7474 600254 7710 +rect 600490 7474 600522 7710 +rect 599902 7390 600522 7474 +rect 599902 7154 599934 7390 +rect 600170 7154 600254 7390 +rect 600490 7154 600522 7390 +rect 599902 7092 600522 7154 +rect 625696 8030 626696 24394 +rect 625696 7794 625758 8030 +rect 625994 7794 626078 8030 +rect 626314 7794 626398 8030 +rect 626634 7794 626696 8030 +rect 625696 7710 626696 7794 +rect 625696 7474 625758 7710 +rect 625994 7474 626078 7710 +rect 626314 7474 626398 7710 +rect 626634 7474 626696 7710 +rect 625696 7390 626696 7474 +rect 625696 7154 625758 7390 +rect 625994 7154 626078 7390 +rect 626314 7154 626398 7390 +rect 626634 7154 626696 7390 +rect 625696 7092 626696 7154 << via4 >> +rect 6694 946242 6930 946478 +rect 7014 946242 7250 946478 +rect 7334 946242 7570 946478 +rect 6694 945922 6930 946158 +rect 7014 945922 7250 946158 +rect 7334 945922 7570 946158 +rect 6694 945602 6930 945838 +rect 7014 945602 7250 945838 +rect 7334 945602 7570 945838 +rect 23934 946242 24170 946478 +rect 24254 946242 24490 946478 +rect 23934 945922 24170 946158 +rect 24254 945922 24490 946158 +rect 23934 945602 24170 945838 +rect 24254 945602 24490 945838 +rect 6694 924714 6930 924950 +rect 7014 924714 7250 924950 +rect 7334 924714 7570 924950 +rect 6694 924394 6930 924630 +rect 7014 924394 7250 924630 +rect 7334 924394 7570 924630 +rect 6694 888714 6930 888950 +rect 7014 888714 7250 888950 +rect 7334 888714 7570 888950 +rect 6694 888394 6930 888630 +rect 7014 888394 7250 888630 +rect 7334 888394 7570 888630 +rect 6694 852714 6930 852950 +rect 7014 852714 7250 852950 +rect 7334 852714 7570 852950 +rect 6694 852394 6930 852630 +rect 7014 852394 7250 852630 +rect 7334 852394 7570 852630 +rect 6694 816714 6930 816950 +rect 7014 816714 7250 816950 +rect 7334 816714 7570 816950 +rect 6694 816394 6930 816630 +rect 7014 816394 7250 816630 +rect 7334 816394 7570 816630 +rect 6694 780714 6930 780950 +rect 7014 780714 7250 780950 +rect 7334 780714 7570 780950 +rect 6694 780394 6930 780630 +rect 7014 780394 7250 780630 +rect 7334 780394 7570 780630 +rect 6694 708714 6930 708950 +rect 7014 708714 7250 708950 +rect 7334 708714 7570 708950 +rect 6694 708394 6930 708630 +rect 7014 708394 7250 708630 +rect 7334 708394 7570 708630 +rect 6694 672714 6930 672950 +rect 7014 672714 7250 672950 +rect 7334 672714 7570 672950 +rect 6694 672394 6930 672630 +rect 7014 672394 7250 672630 +rect 7334 672394 7570 672630 +rect 6694 600714 6930 600950 +rect 7014 600714 7250 600950 +rect 7334 600714 7570 600950 +rect 6694 600394 6930 600630 +rect 7014 600394 7250 600630 +rect 7334 600394 7570 600630 +rect 6694 564714 6930 564950 +rect 7014 564714 7250 564950 +rect 7334 564714 7570 564950 +rect 6694 564394 6930 564630 +rect 7014 564394 7250 564630 +rect 7334 564394 7570 564630 +rect 6694 528714 6930 528950 +rect 7014 528714 7250 528950 +rect 7334 528714 7570 528950 +rect 6694 528394 6930 528630 +rect 7014 528394 7250 528630 +rect 7334 528394 7570 528630 +rect 6694 492714 6930 492950 +rect 7014 492714 7250 492950 +rect 7334 492714 7570 492950 +rect 6694 492394 6930 492630 +rect 7014 492394 7250 492630 +rect 7334 492394 7570 492630 +rect 6694 456714 6930 456950 +rect 7014 456714 7250 456950 +rect 7334 456714 7570 456950 +rect 6694 456394 6930 456630 +rect 7014 456394 7250 456630 +rect 7334 456394 7570 456630 +rect 6694 384714 6930 384950 +rect 7014 384714 7250 384950 +rect 7334 384714 7570 384950 +rect 6694 384394 6930 384630 +rect 7014 384394 7250 384630 +rect 7334 384394 7570 384630 +rect 6694 348714 6930 348950 +rect 7014 348714 7250 348950 +rect 7334 348714 7570 348950 +rect 6694 348394 6930 348630 +rect 7014 348394 7250 348630 +rect 7334 348394 7570 348630 +rect 6694 312714 6930 312950 +rect 7014 312714 7250 312950 +rect 7334 312714 7570 312950 +rect 6694 312394 6930 312630 +rect 7014 312394 7250 312630 +rect 7334 312394 7570 312630 +rect 6694 276714 6930 276950 +rect 7014 276714 7250 276950 +rect 7334 276714 7570 276950 +rect 6694 276394 6930 276630 +rect 7014 276394 7250 276630 +rect 7334 276394 7570 276630 +rect 6694 240714 6930 240950 +rect 7014 240714 7250 240950 +rect 7334 240714 7570 240950 +rect 6694 240394 6930 240630 +rect 7014 240394 7250 240630 +rect 7334 240394 7570 240630 +rect 6694 204714 6930 204950 +rect 7014 204714 7250 204950 +rect 7334 204714 7570 204950 +rect 6694 204394 6930 204630 +rect 7014 204394 7250 204630 +rect 7334 204394 7570 204630 +rect 6694 168714 6930 168950 +rect 7014 168714 7250 168950 +rect 7334 168714 7570 168950 +rect 6694 168394 6930 168630 +rect 7014 168394 7250 168630 +rect 7334 168394 7570 168630 +rect 6694 132714 6930 132950 +rect 7014 132714 7250 132950 +rect 7334 132714 7570 132950 +rect 6694 132394 6930 132630 +rect 7014 132394 7250 132630 +rect 7334 132394 7570 132630 +rect 6694 96714 6930 96950 +rect 7014 96714 7250 96950 +rect 7334 96714 7570 96950 +rect 6694 96394 6930 96630 +rect 7014 96394 7250 96630 +rect 7334 96394 7570 96630 +rect 6694 60714 6930 60950 +rect 7014 60714 7250 60950 +rect 7334 60714 7570 60950 +rect 6694 60394 6930 60630 +rect 7014 60394 7250 60630 +rect 7334 60394 7570 60630 +rect 6694 24714 6930 24950 +rect 7014 24714 7250 24950 +rect 7334 24714 7570 24950 +rect 6694 24394 6930 24630 +rect 7014 24394 7250 24630 +rect 7334 24394 7570 24630 +rect 8034 944902 8270 945138 +rect 8354 944902 8590 945138 +rect 8674 944902 8910 945138 +rect 8034 944582 8270 944818 +rect 8354 944582 8590 944818 +rect 8674 944582 8910 944818 +rect 8034 944262 8270 944498 +rect 8354 944262 8590 944498 +rect 8674 944262 8910 944498 +rect 20214 944902 20450 945138 +rect 20534 944902 20770 945138 +rect 20214 944582 20450 944818 +rect 20534 944582 20770 944818 +rect 20214 944262 20450 944498 +rect 20534 944262 20770 944498 +rect 8034 920994 8270 921230 +rect 8354 920994 8590 921230 +rect 8674 920994 8910 921230 +rect 8034 920674 8270 920910 +rect 8354 920674 8590 920910 +rect 8674 920674 8910 920910 +rect 8034 884994 8270 885230 +rect 8354 884994 8590 885230 +rect 8674 884994 8910 885230 +rect 8034 884800 8270 884910 +rect 8354 884800 8590 884910 +rect 8674 884800 8910 884910 +rect 8034 884736 8064 884800 +rect 8064 884736 8080 884800 +rect 8080 884736 8144 884800 +rect 8144 884736 8160 884800 +rect 8160 884736 8224 884800 +rect 8224 884736 8240 884800 +rect 8240 884736 8270 884800 +rect 8354 884736 8384 884800 +rect 8384 884736 8400 884800 +rect 8400 884736 8464 884800 +rect 8464 884736 8480 884800 +rect 8480 884736 8544 884800 +rect 8544 884736 8560 884800 +rect 8560 884736 8590 884800 +rect 8674 884736 8704 884800 +rect 8704 884736 8720 884800 +rect 8720 884736 8784 884800 +rect 8784 884736 8800 884800 +rect 8800 884736 8864 884800 +rect 8864 884736 8880 884800 +rect 8880 884736 8910 884800 +rect 8034 884720 8270 884736 +rect 8354 884720 8590 884736 +rect 8674 884720 8910 884736 +rect 8034 884674 8064 884720 +rect 8064 884674 8080 884720 +rect 8080 884674 8144 884720 +rect 8144 884674 8160 884720 +rect 8160 884674 8224 884720 +rect 8224 884674 8240 884720 +rect 8240 884674 8270 884720 +rect 8354 884674 8384 884720 +rect 8384 884674 8400 884720 +rect 8400 884674 8464 884720 +rect 8464 884674 8480 884720 +rect 8480 884674 8544 884720 +rect 8544 884674 8560 884720 +rect 8560 884674 8590 884720 +rect 8674 884674 8704 884720 +rect 8704 884674 8720 884720 +rect 8720 884674 8784 884720 +rect 8784 884674 8800 884720 +rect 8800 884674 8864 884720 +rect 8864 884674 8880 884720 +rect 8880 884674 8910 884720 +rect 8034 848994 8270 849230 +rect 8354 848994 8590 849230 +rect 8674 848994 8910 849230 +rect 8034 848674 8270 848910 +rect 8354 848674 8590 848910 +rect 8674 848674 8910 848910 +rect 8034 812994 8270 813230 +rect 8354 812994 8590 813230 +rect 8674 812994 8910 813230 +rect 8034 812674 8270 812910 +rect 8354 812674 8590 812910 +rect 8674 812674 8910 812910 +rect 8034 776994 8270 777230 +rect 8354 776994 8590 777230 +rect 8674 776994 8910 777230 +rect 8034 776674 8270 776910 +rect 8354 776674 8590 776910 +rect 8674 776674 8910 776910 +rect 8034 740994 8270 741230 +rect 8354 740994 8590 741230 +rect 8674 740994 8910 741230 +rect 8034 740674 8270 740910 +rect 8354 740674 8590 740910 +rect 8674 740674 8910 740910 +rect 8034 704994 8270 705230 +rect 8354 704994 8590 705230 +rect 8674 704994 8910 705230 +rect 8034 704674 8270 704910 +rect 8354 704674 8590 704910 +rect 8674 704674 8910 704910 +rect 8034 668994 8270 669230 +rect 8354 668994 8590 669230 +rect 8674 668994 8910 669230 +rect 8034 668674 8270 668910 +rect 8354 668674 8590 668910 +rect 8674 668674 8910 668910 +rect 8034 632994 8270 633230 +rect 8354 632994 8590 633230 +rect 8674 632994 8910 633230 +rect 8034 632674 8270 632910 +rect 8354 632674 8590 632910 +rect 8674 632674 8910 632910 +rect 8034 596994 8270 597230 +rect 8354 596994 8590 597230 +rect 8674 596994 8910 597230 +rect 8034 596674 8270 596910 +rect 8354 596674 8590 596910 +rect 8674 596674 8910 596910 +rect 8034 560994 8270 561230 +rect 8354 560994 8590 561230 +rect 8674 560994 8910 561230 +rect 8034 560674 8270 560910 +rect 8354 560674 8590 560910 +rect 8674 560674 8910 560910 +rect 8034 524994 8270 525230 +rect 8354 524994 8590 525230 +rect 8674 524994 8910 525230 +rect 8034 524674 8270 524910 +rect 8354 524674 8590 524910 +rect 8674 524674 8910 524910 +rect 8034 488994 8270 489230 +rect 8354 488994 8590 489230 +rect 8674 488994 8910 489230 +rect 8034 488674 8270 488910 +rect 8354 488674 8590 488910 +rect 8674 488674 8910 488910 +rect 8034 452994 8270 453230 +rect 8354 452994 8590 453230 +rect 8674 452994 8910 453230 +rect 8034 452674 8270 452910 +rect 8354 452674 8590 452910 +rect 8674 452674 8910 452910 +rect 8034 416994 8270 417230 +rect 8354 416994 8590 417230 +rect 8674 416994 8910 417230 +rect 8034 416674 8270 416910 +rect 8354 416674 8590 416910 +rect 8674 416674 8910 416910 +rect 8034 380994 8270 381230 +rect 8354 380994 8590 381230 +rect 8674 380994 8910 381230 +rect 8034 380674 8270 380910 +rect 8354 380674 8590 380910 +rect 8674 380674 8910 380910 +rect 8034 344994 8270 345230 +rect 8354 344994 8590 345230 +rect 8674 344994 8910 345230 +rect 8034 344674 8270 344910 +rect 8354 344674 8590 344910 +rect 8674 344674 8910 344910 +rect 8034 308994 8270 309230 +rect 8354 308994 8590 309230 +rect 8674 308994 8910 309230 +rect 8034 308674 8270 308910 +rect 8354 308674 8590 308910 +rect 8674 308674 8910 308910 +rect 8034 272994 8270 273230 +rect 8354 272994 8590 273230 +rect 8674 272994 8910 273230 +rect 8034 272674 8270 272910 +rect 8354 272674 8590 272910 +rect 8674 272674 8910 272910 +rect 8034 236994 8270 237230 +rect 8354 236994 8590 237230 +rect 8674 236994 8910 237230 +rect 8034 236674 8270 236910 +rect 8354 236674 8590 236910 +rect 8674 236674 8910 236910 +rect 8034 200994 8270 201230 +rect 8354 200994 8590 201230 +rect 8674 200994 8910 201230 +rect 8034 200674 8270 200910 +rect 8354 200674 8590 200910 +rect 8674 200674 8910 200910 +rect 8034 164994 8270 165230 +rect 8354 164994 8590 165230 +rect 8674 164994 8910 165230 +rect 8034 164674 8270 164910 +rect 8354 164674 8590 164910 +rect 8674 164674 8910 164910 +rect 8034 128994 8270 129230 +rect 8354 128994 8590 129230 +rect 8674 128994 8910 129230 +rect 8034 128674 8270 128910 +rect 8354 128674 8590 128910 +rect 8674 128674 8910 128910 +rect 8034 92994 8270 93230 +rect 8354 92994 8590 93230 +rect 8674 92994 8910 93230 +rect 8034 92674 8270 92910 +rect 8354 92674 8590 92910 +rect 8674 92674 8910 92910 +rect 8034 56994 8270 57230 +rect 8354 56994 8590 57230 +rect 8674 56994 8910 57230 +rect 8034 56674 8270 56910 +rect 8354 56674 8590 56910 +rect 8674 56674 8910 56910 +rect 8034 20994 8270 21230 +rect 8354 20994 8590 21230 +rect 8674 20994 8910 21230 +rect 8034 20674 8270 20910 +rect 8354 20674 8590 20910 +rect 8674 20674 8910 20910 rect 9374 943562 9610 943798 rect 9694 943562 9930 943798 rect 10014 943562 10250 943798 @@ -33020,12 +56684,6 @@ rect 12774 11494 13010 11730 rect 13094 11494 13330 11730 rect 12774 11174 13010 11410 rect 13094 11174 13330 11410 -rect 52494 943562 52730 943798 -rect 52814 943562 53050 943798 -rect 52494 943242 52730 943478 -rect 52814 943242 53050 943478 -rect 52494 942922 52730 943158 -rect 52814 942922 53050 943158 rect 16494 917274 16730 917510 rect 16814 917274 17050 917510 rect 16494 916954 16730 917190 @@ -33070,75 +56728,60 @@ rect 16494 557274 16730 557510 rect 16814 557274 17050 557510 rect 16494 556954 16730 557190 rect 16814 556954 17050 557190 -rect 16494 521274 16730 521510 -rect 16814 521274 17050 521510 -rect 16494 520954 16730 521190 -rect 16814 520954 17050 521190 -rect 16494 485274 16730 485510 -rect 16814 485274 17050 485510 -rect 16494 484954 16730 485190 -rect 16814 484954 17050 485190 -rect 16494 449274 16730 449510 -rect 16814 449274 17050 449510 -rect 16494 448954 16730 449190 -rect 16814 448954 17050 449190 -rect 16494 413274 16730 413510 -rect 16814 413274 17050 413510 -rect 16494 412954 16730 413190 -rect 16814 412954 17050 413190 -rect 16494 377274 16730 377510 -rect 16814 377274 17050 377510 -rect 16494 376954 16730 377190 -rect 16814 376954 17050 377190 -rect 16494 341274 16730 341510 -rect 16814 341274 17050 341510 -rect 16494 340954 16730 341190 -rect 16814 340954 17050 341190 -rect 16494 305274 16730 305510 -rect 16814 305274 17050 305510 -rect 16494 304954 16730 305190 -rect 16814 304954 17050 305190 -rect 16494 269274 16730 269510 -rect 16814 269274 17050 269510 -rect 16494 268954 16730 269190 -rect 16814 268954 17050 269190 -rect 16494 233274 16730 233510 -rect 16814 233274 17050 233510 -rect 16494 232954 16730 233190 -rect 16814 232954 17050 233190 -rect 16494 197274 16730 197510 -rect 16814 197274 17050 197510 -rect 16494 196954 16730 197190 -rect 16814 196954 17050 197190 -rect 16494 161274 16730 161510 -rect 16814 161274 17050 161510 -rect 16494 160954 16730 161190 -rect 16814 160954 17050 161190 -rect 16494 125274 16730 125510 -rect 16814 125274 17050 125510 -rect 16494 124954 16730 125190 -rect 16814 124954 17050 125190 -rect 16494 89274 16730 89510 -rect 16814 89274 17050 89510 -rect 16494 88954 16730 89190 -rect 16814 88954 17050 89190 -rect 16494 53274 16730 53510 -rect 16814 53274 17050 53510 -rect 16494 52954 16730 53190 -rect 16814 52954 17050 53190 -rect 16494 17274 16730 17510 -rect 16814 17274 17050 17510 -rect 16494 16954 16730 17190 -rect 16814 16954 17050 17190 -rect 9374 10474 9610 10710 -rect 9694 10474 9930 10710 -rect 10014 10474 10250 10710 -rect 9374 10154 9610 10390 -rect 9694 10154 9930 10390 -rect 10014 10154 10250 10390 -rect 9374 9834 9610 10070 -rect 9694 9834 9930 10070 -rect 10014 9834 10250 10070 +rect 20214 920994 20450 921230 +rect 20534 920994 20770 921230 +rect 20214 920674 20450 920910 +rect 20534 920674 20770 920910 +rect 20214 884994 20450 885230 +rect 20534 884994 20770 885230 +rect 20214 884674 20450 884910 +rect 20534 884674 20770 884910 +rect 20214 848994 20450 849230 +rect 20534 848994 20770 849230 +rect 20214 848674 20450 848910 +rect 20534 848674 20770 848910 +rect 20214 812994 20450 813230 +rect 20534 812994 20770 813230 +rect 20214 812674 20450 812910 +rect 20534 812674 20770 812910 +rect 59934 946242 60170 946478 +rect 60254 946242 60490 946478 +rect 59934 945922 60170 946158 +rect 60254 945922 60490 946158 +rect 59934 945602 60170 945838 +rect 60254 945602 60490 945838 +rect 56214 944902 56450 945138 +rect 56534 944902 56770 945138 +rect 56214 944582 56450 944818 +rect 56534 944582 56770 944818 +rect 56214 944262 56450 944498 +rect 56534 944262 56770 944498 +rect 52494 943562 52730 943798 +rect 52814 943562 53050 943798 +rect 52494 943242 52730 943478 +rect 52814 943242 53050 943478 +rect 52494 942922 52730 943158 +rect 52814 942922 53050 943158 +rect 23934 924714 24170 924950 +rect 24254 924714 24490 924950 +rect 23934 924394 24170 924630 +rect 24254 924394 24490 924630 +rect 23934 888714 24170 888950 +rect 24254 888714 24490 888950 +rect 23934 888394 24170 888630 +rect 24254 888394 24490 888630 +rect 23934 852714 24170 852950 +rect 24254 852714 24490 852950 +rect 23934 852394 24170 852630 +rect 24254 852394 24490 852630 +rect 23934 816714 24170 816950 +rect 24254 816714 24490 816950 +rect 23934 816394 24170 816630 +rect 24254 816394 24490 816630 +rect 23934 780714 24170 780950 +rect 24254 780714 24490 780950 +rect 23934 780394 24170 780630 +rect 24254 780394 24490 780630 rect 48774 942222 49010 942458 rect 49094 942222 49330 942458 rect 48774 941902 49010 942138 @@ -33161,106 +56804,10 @@ rect 48774 805554 49010 805790 rect 49094 805554 49330 805790 rect 48774 805234 49010 805470 rect 49094 805234 49330 805470 -rect 48774 769554 49010 769790 -rect 49094 769554 49330 769790 -rect 48774 769234 49010 769470 -rect 49094 769234 49330 769470 -rect 48774 733554 49010 733790 -rect 49094 733554 49330 733790 -rect 48774 733234 49010 733470 -rect 49094 733234 49330 733470 -rect 48774 697554 49010 697790 -rect 49094 697554 49330 697790 -rect 48774 697234 49010 697470 -rect 49094 697234 49330 697470 -rect 48774 661554 49010 661790 -rect 49094 661554 49330 661790 -rect 48774 661234 49010 661470 -rect 49094 661234 49330 661470 -rect 48774 625554 49010 625790 -rect 49094 625554 49330 625790 -rect 48774 625234 49010 625470 -rect 49094 625234 49330 625470 -rect 48774 589554 49010 589790 -rect 49094 589554 49330 589790 -rect 48774 589234 49010 589470 -rect 49094 589234 49330 589470 -rect 48774 553554 49010 553790 -rect 49094 553554 49330 553790 -rect 48774 553234 49010 553470 -rect 49094 553234 49330 553470 -rect 48774 517554 49010 517790 -rect 49094 517554 49330 517790 -rect 48774 517234 49010 517470 -rect 49094 517234 49330 517470 -rect 48774 481554 49010 481790 -rect 49094 481554 49330 481790 -rect 48774 481234 49010 481470 -rect 49094 481234 49330 481470 -rect 48774 445554 49010 445790 -rect 49094 445554 49330 445790 -rect 48774 445234 49010 445470 -rect 49094 445234 49330 445470 -rect 48774 409554 49010 409790 -rect 49094 409554 49330 409790 -rect 48774 409234 49010 409470 -rect 49094 409234 49330 409470 -rect 48774 373554 49010 373790 -rect 49094 373554 49330 373790 -rect 48774 373234 49010 373470 -rect 49094 373234 49330 373470 -rect 48774 337554 49010 337790 -rect 49094 337554 49330 337790 -rect 48774 337234 49010 337470 -rect 49094 337234 49330 337470 -rect 48774 301554 49010 301790 -rect 49094 301554 49330 301790 -rect 48774 301234 49010 301470 -rect 49094 301234 49330 301470 -rect 48774 265554 49010 265790 -rect 49094 265554 49330 265790 -rect 48774 265234 49010 265470 -rect 49094 265234 49330 265470 -rect 48774 229554 49010 229790 -rect 49094 229554 49330 229790 -rect 48774 229234 49010 229470 -rect 49094 229234 49330 229470 -rect 48774 193554 49010 193790 -rect 49094 193554 49330 193790 -rect 48774 193234 49010 193470 -rect 49094 193234 49330 193470 -rect 48774 157554 49010 157790 -rect 49094 157554 49330 157790 -rect 48774 157234 49010 157470 -rect 49094 157234 49330 157470 -rect 48774 121554 49010 121790 -rect 49094 121554 49330 121790 -rect 48774 121234 49010 121470 -rect 49094 121234 49330 121470 -rect 48774 85554 49010 85790 -rect 49094 85554 49330 85790 -rect 48774 85234 49010 85470 -rect 49094 85234 49330 85470 -rect 48774 49554 49010 49790 -rect 49094 49554 49330 49790 -rect 48774 49234 49010 49470 -rect 49094 49234 49330 49470 -rect 48774 13554 49010 13790 -rect 49094 13554 49330 13790 -rect 48774 13234 49010 13470 -rect 49094 13234 49330 13470 -rect 48774 11814 49010 12050 -rect 49094 11814 49330 12050 -rect 48774 11494 49010 11730 -rect 49094 11494 49330 11730 -rect 48774 11174 49010 11410 -rect 49094 11174 49330 11410 -rect 88494 943562 88730 943798 -rect 88814 943562 89050 943798 -rect 88494 943242 88730 943478 -rect 88814 943242 89050 943478 -rect 88494 942922 88730 943158 -rect 88814 942922 89050 943158 +rect 20214 776994 20450 777230 +rect 20534 776994 20770 777230 +rect 20214 776674 20450 776910 +rect 20534 776674 20770 776910 rect 52494 917274 52730 917510 rect 52814 917274 53050 917510 rect 52494 916954 52730 917190 @@ -33281,96 +56828,80 @@ rect 52494 773274 52730 773510 rect 52814 773274 53050 773510 rect 52494 772954 52730 773190 rect 52814 772954 53050 773190 -rect 52494 737274 52730 737510 -rect 52814 737274 53050 737510 -rect 52494 736954 52730 737190 -rect 52814 736954 53050 737190 -rect 52494 701274 52730 701510 -rect 52814 701274 53050 701510 -rect 52494 700954 52730 701190 -rect 52814 700954 53050 701190 -rect 52494 665274 52730 665510 -rect 52814 665274 53050 665510 -rect 52494 664954 52730 665190 -rect 52814 664954 53050 665190 -rect 52494 629274 52730 629510 -rect 52814 629274 53050 629510 -rect 52494 628954 52730 629190 -rect 52814 628954 53050 629190 -rect 52494 593274 52730 593510 -rect 52814 593274 53050 593510 -rect 52494 592954 52730 593190 -rect 52814 592954 53050 593190 -rect 52494 557274 52730 557510 -rect 52814 557274 53050 557510 -rect 52494 556954 52730 557190 -rect 52814 556954 53050 557190 -rect 52494 521274 52730 521510 -rect 52814 521274 53050 521510 -rect 52494 520954 52730 521190 -rect 52814 520954 53050 521190 -rect 52494 485274 52730 485510 -rect 52814 485274 53050 485510 -rect 52494 484954 52730 485190 -rect 52814 484954 53050 485190 -rect 52494 449274 52730 449510 -rect 52814 449274 53050 449510 -rect 52494 448954 52730 449190 -rect 52814 448954 53050 449190 -rect 52494 413274 52730 413510 -rect 52814 413274 53050 413510 -rect 52494 412954 52730 413190 -rect 52814 412954 53050 413190 -rect 52494 377274 52730 377510 -rect 52814 377274 53050 377510 -rect 52494 376954 52730 377190 -rect 52814 376954 53050 377190 -rect 52494 341274 52730 341510 -rect 52814 341274 53050 341510 -rect 52494 340954 52730 341190 -rect 52814 340954 53050 341190 -rect 52494 305274 52730 305510 -rect 52814 305274 53050 305510 -rect 52494 304954 52730 305190 -rect 52814 304954 53050 305190 -rect 52494 269274 52730 269510 -rect 52814 269274 53050 269510 -rect 52494 268954 52730 269190 -rect 52814 268954 53050 269190 -rect 52494 233274 52730 233510 -rect 52814 233274 53050 233510 -rect 52494 232954 52730 233190 -rect 52814 232954 53050 233190 -rect 52494 197274 52730 197510 -rect 52814 197274 53050 197510 -rect 52494 196954 52730 197190 -rect 52814 196954 53050 197190 -rect 52494 161274 52730 161510 -rect 52814 161274 53050 161510 -rect 52494 160954 52730 161190 -rect 52814 160954 53050 161190 -rect 52494 125274 52730 125510 -rect 52814 125274 53050 125510 -rect 52494 124954 52730 125190 -rect 52814 124954 53050 125190 -rect 52494 89274 52730 89510 -rect 52814 89274 53050 89510 -rect 52494 88954 52730 89190 -rect 52814 88954 53050 89190 -rect 52494 53274 52730 53510 -rect 52814 53274 53050 53510 -rect 52494 52954 52730 53190 -rect 52814 52954 53050 53190 -rect 52494 17274 52730 17510 -rect 52814 17274 53050 17510 -rect 52494 16954 52730 17190 -rect 52814 16954 53050 17190 -rect 16494 10474 16730 10710 -rect 16814 10474 17050 10710 -rect 16494 10154 16730 10390 -rect 16814 10154 17050 10390 -rect 16494 9834 16730 10070 -rect 16814 9834 17050 10070 +rect 56214 920994 56450 921230 +rect 56534 920994 56770 921230 +rect 56214 920674 56450 920910 +rect 56534 920674 56770 920910 +rect 56214 884994 56450 885230 +rect 56534 884994 56770 885230 +rect 56214 884674 56450 884910 +rect 56534 884674 56770 884910 +rect 56214 848994 56450 849230 +rect 56534 848994 56770 849230 +rect 56214 848674 56450 848910 +rect 56534 848674 56770 848910 +rect 56214 812994 56450 813230 +rect 56534 812994 56770 813230 +rect 56214 812674 56450 812910 +rect 56534 812674 56770 812910 +rect 56214 776994 56450 777230 +rect 56534 776994 56770 777230 +rect 56214 776674 56450 776910 +rect 56534 776674 56770 776910 +rect 48774 769554 49010 769790 +rect 49094 769554 49330 769790 +rect 48774 769234 49010 769470 +rect 49094 769234 49330 769470 +rect 23888 745976 24124 746212 +rect 24208 745976 24444 746212 +rect 23888 745656 24124 745892 +rect 24208 745656 24444 745892 +rect 30042 745976 30278 746212 +rect 30042 745656 30278 745892 +rect 24848 745016 25084 745252 +rect 25168 745016 25404 745252 +rect 24848 744696 25084 744932 +rect 25168 744696 25404 744932 +rect 29382 745016 29618 745252 +rect 29382 744696 29618 744932 +rect 95934 946242 96170 946478 +rect 96254 946242 96490 946478 +rect 95934 945922 96170 946158 +rect 96254 945922 96490 946158 +rect 95934 945602 96170 945838 +rect 96254 945602 96490 945838 +rect 92214 944902 92450 945138 +rect 92534 944902 92770 945138 +rect 92214 944582 92450 944818 +rect 92534 944582 92770 944818 +rect 92214 944262 92450 944498 +rect 92534 944262 92770 944498 +rect 88494 943562 88730 943798 +rect 88814 943562 89050 943798 +rect 88494 943242 88730 943478 +rect 88814 943242 89050 943478 +rect 88494 942922 88730 943158 +rect 88814 942922 89050 943158 +rect 59934 924714 60170 924950 +rect 60254 924714 60490 924950 +rect 59934 924394 60170 924630 +rect 60254 924394 60490 924630 +rect 59934 888714 60170 888950 +rect 60254 888714 60490 888950 +rect 59934 888394 60170 888630 +rect 60254 888394 60490 888630 +rect 59934 852714 60170 852950 +rect 60254 852714 60490 852950 +rect 59934 852394 60170 852630 +rect 60254 852394 60490 852630 +rect 59934 816714 60170 816950 +rect 60254 816714 60490 816950 +rect 59934 816394 60170 816630 +rect 60254 816394 60490 816630 +rect 59934 780714 60170 780950 +rect 60254 780714 60490 780950 +rect 59934 780394 60170 780630 +rect 60254 780394 60490 780630 rect 84774 942222 85010 942458 rect 85094 942222 85330 942458 rect 84774 941902 85010 942138 @@ -33397,86 +56928,801 @@ rect 84774 769554 85010 769790 rect 85094 769554 85330 769790 rect 84774 769234 85010 769470 rect 85094 769234 85330 769470 +rect 59934 745976 60170 746212 +rect 60254 745976 60490 746212 +rect 59934 745656 60170 745892 +rect 60254 745656 60490 745892 +rect 61976 745976 62212 746212 +rect 62296 745976 62532 746212 +rect 61976 745656 62212 745892 +rect 62296 745656 62532 745892 +rect 56214 744896 56450 745132 +rect 56534 744896 56770 745132 +rect 61016 745016 61252 745252 +rect 61336 745016 61572 745252 +rect 61016 744696 61252 744932 +rect 61336 744696 61572 744932 +rect 20214 740994 20450 741230 +rect 20534 740994 20770 741230 +rect 20214 740674 20450 740910 +rect 20534 740674 20770 740910 +rect 24848 740994 25084 741230 +rect 24848 740674 25084 740910 +rect 61336 740994 61572 741230 +rect 61336 740674 61572 740910 rect 84774 733554 85010 733790 rect 85094 733554 85330 733790 rect 84774 733234 85010 733470 rect 85094 733234 85330 733470 +rect 23888 728128 24124 728364 +rect 24208 728128 24444 728364 +rect 30042 728128 30278 728364 +rect 61976 728128 62212 728364 +rect 62296 728128 62532 728364 +rect 24848 727468 25084 727704 +rect 25168 727468 25404 727704 +rect 29382 727468 29618 727704 +rect 61016 727468 61252 727704 +rect 61336 727468 61572 727704 +rect 23888 708714 24124 708950 +rect 24208 708714 24444 708950 +rect 23888 708394 24124 708630 +rect 24208 708394 24444 708630 +rect 61976 708714 62212 708950 +rect 62296 708714 62532 708950 +rect 61976 708394 62212 708630 +rect 62296 708394 62532 708630 +rect 20214 704994 20450 705230 +rect 20534 704994 20770 705230 +rect 20214 704674 20450 704910 +rect 20534 704674 20770 704910 +rect 24848 704994 25084 705230 +rect 24848 704674 25084 704910 +rect 61336 704994 61572 705230 +rect 61336 704674 61572 704910 +rect 23888 697492 24124 697728 +rect 24208 697492 24444 697728 +rect 30042 697492 30278 697728 +rect 61976 697492 62212 697728 +rect 62296 697492 62532 697728 rect 84774 697554 85010 697790 rect 85094 697554 85330 697790 rect 84774 697234 85010 697470 rect 85094 697234 85330 697470 +rect 24848 696832 25084 697068 +rect 25168 696832 25404 697068 +rect 29382 696832 29618 697068 +rect 61016 696832 61252 697068 +rect 61336 696832 61572 697068 +rect 23888 672714 24124 672950 +rect 24208 672714 24444 672950 +rect 23888 672394 24124 672630 +rect 24208 672394 24444 672630 +rect 61976 672714 62212 672950 +rect 62296 672714 62532 672950 +rect 61976 672394 62212 672630 +rect 62296 672394 62532 672630 +rect 20214 668994 20450 669230 +rect 20534 668994 20770 669230 +rect 20214 668674 20450 668910 +rect 20534 668674 20770 668910 +rect 24848 668994 25084 669230 +rect 24848 668674 25084 668910 +rect 61336 668994 61572 669230 +rect 61336 668674 61572 668910 +rect 23888 666856 24124 667092 +rect 24208 666856 24444 667092 +rect 30042 666856 30278 667092 +rect 61976 666856 62212 667092 +rect 62296 666856 62532 667092 +rect 24848 666196 25084 666432 +rect 25168 666196 25404 666432 +rect 29382 666196 29618 666432 +rect 61016 666196 61252 666432 +rect 61336 666196 61572 666432 +rect 20214 632994 20450 633230 +rect 20534 632994 20770 633230 +rect 20214 632674 20450 632910 +rect 20534 632674 20770 632910 +rect 20214 596994 20450 597230 +rect 20534 596994 20770 597230 +rect 20214 596674 20450 596910 +rect 20534 596674 20770 596910 +rect 20214 560994 20450 561230 +rect 20534 560994 20770 561230 +rect 20214 560674 20450 560910 +rect 20534 560674 20770 560910 +rect 16494 521274 16730 521510 +rect 16814 521274 17050 521510 +rect 16494 520954 16730 521190 +rect 16814 520954 17050 521190 +rect 20214 524994 20450 525230 +rect 20534 524994 20770 525230 +rect 20214 524674 20450 524910 +rect 20534 524674 20770 524910 +rect 16494 485274 16730 485510 +rect 16814 485274 17050 485510 +rect 16494 484954 16730 485190 +rect 16814 484954 17050 485190 +rect 16494 449274 16730 449510 +rect 16814 449274 17050 449510 +rect 16494 448954 16730 449190 +rect 16814 448954 17050 449190 +rect 16494 413274 16730 413510 +rect 16814 413274 17050 413510 +rect 16494 412954 16730 413190 +rect 16814 412954 17050 413190 +rect 16494 377274 16730 377510 +rect 16814 377274 17050 377510 +rect 16494 376954 16730 377190 +rect 16814 376954 17050 377190 +rect 16494 341274 16730 341510 +rect 16814 341274 17050 341510 +rect 16494 340954 16730 341190 +rect 16814 340954 17050 341190 +rect 16494 305274 16730 305510 +rect 16814 305274 17050 305510 +rect 16494 304954 16730 305190 +rect 16814 304954 17050 305190 +rect 16494 269274 16730 269510 +rect 16814 269274 17050 269510 +rect 16494 268954 16730 269190 +rect 16814 268954 17050 269190 +rect 16494 233274 16730 233510 +rect 16814 233274 17050 233510 +rect 16494 232954 16730 233190 +rect 16814 232954 17050 233190 +rect 16494 197274 16730 197510 +rect 16814 197274 17050 197510 +rect 16494 196954 16730 197190 +rect 16814 196954 17050 197190 +rect 16494 161274 16730 161510 +rect 16814 161274 17050 161510 +rect 16494 160954 16730 161190 +rect 16814 160954 17050 161190 +rect 16494 125274 16730 125510 +rect 16814 125274 17050 125510 +rect 16494 124954 16730 125190 +rect 16814 124954 17050 125190 +rect 16494 89274 16730 89510 +rect 16814 89274 17050 89510 +rect 16494 88954 16730 89190 +rect 16814 88954 17050 89190 +rect 16494 53274 16730 53510 +rect 16814 53274 17050 53510 +rect 16494 52954 16730 53190 +rect 16814 52954 17050 53190 +rect 16494 17274 16730 17510 +rect 16814 17274 17050 17510 +rect 16494 16954 16730 17190 +rect 16814 16954 17050 17190 +rect 9374 10474 9610 10710 +rect 9694 10474 9930 10710 +rect 10014 10474 10250 10710 +rect 9374 10154 9610 10390 +rect 9694 10154 9930 10390 +rect 10014 10154 10250 10390 +rect 9374 9834 9610 10070 +rect 9694 9834 9930 10070 +rect 10014 9834 10250 10070 +rect 16494 10474 16730 10710 +rect 16814 10474 17050 10710 +rect 16494 10154 16730 10390 +rect 16814 10154 17050 10390 +rect 16494 9834 16730 10070 +rect 16814 9834 17050 10070 +rect 20214 488994 20450 489230 +rect 20534 488994 20770 489230 +rect 20214 488674 20450 488910 +rect 20534 488674 20770 488910 +rect 20214 452994 20450 453230 +rect 20534 452994 20770 453230 +rect 20214 452674 20450 452910 +rect 20534 452674 20770 452910 +rect 20214 416994 20450 417230 +rect 20534 416994 20770 417230 +rect 20214 416674 20450 416910 +rect 20534 416674 20770 416910 +rect 20214 380994 20450 381230 +rect 20534 380994 20770 381230 +rect 20214 380674 20450 380910 +rect 20534 380674 20770 380910 +rect 20214 344994 20450 345230 +rect 20534 344994 20770 345230 +rect 20214 344674 20450 344910 +rect 20534 344674 20770 344910 rect 84774 661554 85010 661790 rect 85094 661554 85330 661790 rect 84774 661234 85010 661470 rect 85094 661234 85330 661470 +rect 23888 636220 24124 636456 +rect 24208 636220 24444 636456 +rect 30042 636220 30278 636456 +rect 61976 636220 62212 636456 +rect 62296 636220 62532 636456 +rect 24848 635560 25084 635796 +rect 25168 635560 25404 635796 +rect 29382 635560 29618 635796 +rect 61016 635560 61252 635796 +rect 61336 635560 61572 635796 +rect 24848 632994 25084 633230 +rect 24848 632674 25084 632910 +rect 61336 632994 61572 633230 +rect 61336 632674 61572 632910 rect 84774 625554 85010 625790 rect 85094 625554 85330 625790 rect 84774 625234 85010 625470 rect 85094 625234 85330 625470 +rect 23888 605584 24124 605820 +rect 24208 605584 24444 605820 +rect 30042 605584 30278 605820 +rect 61976 605584 62212 605820 +rect 62296 605584 62532 605820 +rect 24848 604924 25084 605160 +rect 25168 604924 25404 605160 +rect 29382 604924 29618 605160 +rect 61016 604924 61252 605160 +rect 61336 604924 61572 605160 +rect 23888 600714 24124 600950 +rect 24208 600714 24444 600950 +rect 23888 600394 24124 600630 +rect 24208 600394 24444 600630 +rect 61976 600714 62212 600950 +rect 62296 600714 62532 600950 +rect 61976 600394 62212 600630 +rect 62296 600394 62532 600630 +rect 24848 596994 25084 597230 +rect 24848 596674 25084 596910 +rect 61336 596994 61572 597230 +rect 61336 596674 61572 596910 rect 84774 589554 85010 589790 rect 85094 589554 85330 589790 rect 84774 589234 85010 589470 rect 85094 589234 85330 589470 +rect 23888 574948 24124 575184 +rect 24208 574948 24444 575184 +rect 30042 574948 30278 575184 +rect 61976 574948 62212 575184 +rect 62296 574948 62532 575184 +rect 24848 574288 25084 574524 +rect 25168 574288 25404 574524 +rect 29382 574288 29618 574524 +rect 61016 574288 61252 574524 +rect 61336 574288 61572 574524 +rect 23888 564714 24124 564950 +rect 24208 564714 24444 564950 +rect 23888 564394 24124 564630 +rect 24208 564394 24444 564630 +rect 61976 564714 62212 564950 +rect 62296 564714 62532 564950 +rect 61976 564394 62212 564630 +rect 62296 564394 62532 564630 +rect 24848 560994 25084 561230 +rect 24848 560674 25084 560910 +rect 61336 560994 61572 561230 +rect 61336 560674 61572 560910 rect 84774 553554 85010 553790 rect 85094 553554 85330 553790 rect 84774 553234 85010 553470 rect 85094 553234 85330 553470 +rect 23888 544312 24124 544548 +rect 24208 544312 24444 544548 +rect 30042 544312 30278 544548 +rect 61976 544312 62212 544548 +rect 62296 544312 62532 544548 +rect 24848 543652 25084 543888 +rect 25168 543652 25404 543888 +rect 29382 543652 29618 543888 +rect 61016 543652 61252 543888 +rect 61336 543652 61572 543888 +rect 23888 528714 24124 528950 +rect 24208 528714 24444 528950 +rect 23888 528394 24124 528630 +rect 24208 528394 24444 528630 +rect 61976 528714 62212 528950 +rect 62296 528714 62532 528950 +rect 61976 528394 62212 528630 +rect 62296 528394 62532 528630 +rect 24848 524994 25084 525230 +rect 24848 524674 25084 524910 +rect 61336 524994 61572 525230 +rect 61336 524674 61572 524910 rect 84774 517554 85010 517790 rect 85094 517554 85330 517790 rect 84774 517234 85010 517470 rect 85094 517234 85330 517470 +rect 23888 513676 24124 513912 +rect 24208 513676 24444 513912 +rect 30042 513676 30278 513912 +rect 61976 513676 62212 513912 +rect 62296 513676 62532 513912 +rect 24848 513016 25084 513252 +rect 25168 513016 25404 513252 +rect 29382 513016 29618 513252 +rect 61016 513016 61252 513252 +rect 61336 513016 61572 513252 +rect 23888 492714 24124 492950 +rect 24208 492714 24444 492950 +rect 23888 492394 24124 492630 +rect 24208 492394 24444 492630 +rect 61976 492714 62212 492950 +rect 62296 492714 62532 492950 +rect 61976 492394 62212 492630 +rect 62296 492394 62532 492630 +rect 24848 488994 25084 489230 +rect 24848 488674 25084 488910 +rect 61336 488994 61572 489230 +rect 61336 488674 61572 488910 +rect 23888 483040 24124 483276 +rect 24208 483040 24444 483276 +rect 30042 483040 30278 483276 +rect 61976 483040 62212 483276 +rect 62296 483040 62532 483276 +rect 24848 482380 25084 482616 +rect 25168 482380 25404 482616 +rect 29382 482380 29618 482616 +rect 61016 482380 61252 482616 +rect 61336 482380 61572 482616 rect 84774 481554 85010 481790 rect 85094 481554 85330 481790 rect 84774 481234 85010 481470 rect 85094 481234 85330 481470 +rect 23888 456714 24124 456950 +rect 24208 456714 24444 456950 +rect 23888 456394 24124 456630 +rect 24208 456394 24444 456630 +rect 61976 456714 62212 456950 +rect 62296 456714 62532 456950 +rect 61976 456394 62212 456630 +rect 62296 456394 62532 456630 +rect 23888 452404 24124 452640 +rect 24208 452404 24444 452640 +rect 30042 452404 30278 452640 +rect 61976 452404 62212 452640 +rect 62296 452404 62532 452640 +rect 24848 451744 25084 451980 +rect 25168 451744 25404 451980 +rect 29382 451744 29618 451980 +rect 61016 451744 61252 451980 +rect 61336 451744 61572 451980 rect 84774 445554 85010 445790 rect 85094 445554 85330 445790 rect 84774 445234 85010 445470 rect 85094 445234 85330 445470 +rect 23888 421768 24124 422004 +rect 24208 421768 24444 422004 +rect 30042 421768 30278 422004 +rect 61976 421768 62212 422004 +rect 62296 421768 62532 422004 +rect 24848 421108 25084 421344 +rect 25168 421108 25404 421344 +rect 29382 421108 29618 421344 +rect 61016 421108 61252 421344 +rect 61336 421108 61572 421344 +rect 24848 416994 25084 417230 +rect 24848 416674 25084 416910 +rect 61336 416994 61572 417230 +rect 61336 416674 61572 416910 rect 84774 409554 85010 409790 rect 85094 409554 85330 409790 rect 84774 409234 85010 409470 rect 85094 409234 85330 409470 +rect 23888 391132 24124 391368 +rect 24208 391132 24444 391368 +rect 30042 391132 30278 391368 +rect 61976 391132 62212 391368 +rect 62296 391132 62532 391368 +rect 24848 390472 25084 390708 +rect 25168 390472 25404 390708 +rect 29382 390472 29618 390708 +rect 61016 390472 61252 390708 +rect 61336 390472 61572 390708 +rect 23888 384714 24124 384950 +rect 24208 384714 24444 384950 +rect 23888 384394 24124 384630 +rect 24208 384394 24444 384630 +rect 61976 384714 62212 384950 +rect 62296 384714 62532 384950 +rect 61976 384394 62212 384630 +rect 62296 384394 62532 384630 +rect 24848 380994 25084 381230 +rect 24848 380674 25084 380910 +rect 61336 380994 61572 381230 +rect 61336 380674 61572 380910 rect 84774 373554 85010 373790 rect 85094 373554 85330 373790 rect 84774 373234 85010 373470 rect 85094 373234 85330 373470 +rect 23888 360496 24124 360732 +rect 24208 360496 24444 360732 +rect 30042 360496 30278 360732 +rect 61976 360496 62212 360732 +rect 62296 360496 62532 360732 +rect 24848 359836 25084 360072 +rect 25168 359836 25404 360072 +rect 29382 359836 29618 360072 +rect 61016 359836 61252 360072 +rect 61336 359836 61572 360072 +rect 23888 348714 24124 348950 +rect 24208 348714 24444 348950 +rect 23888 348394 24124 348630 +rect 24208 348394 24444 348630 +rect 61976 348714 62212 348950 +rect 62296 348714 62532 348950 +rect 61976 348394 62212 348630 +rect 62296 348394 62532 348630 +rect 24848 344994 25084 345230 +rect 24848 344674 25084 344910 +rect 61336 344994 61572 345230 +rect 61336 344674 61572 344910 rect 84774 337554 85010 337790 rect 85094 337554 85330 337790 rect 84774 337234 85010 337470 rect 85094 337234 85330 337470 +rect 23888 329860 24124 330096 +rect 24208 329860 24444 330096 +rect 30042 329860 30278 330096 +rect 61976 329860 62212 330096 +rect 62296 329860 62532 330096 +rect 24848 329200 25084 329436 +rect 25168 329200 25404 329436 +rect 29382 329200 29618 329436 +rect 61016 329200 61252 329436 +rect 61336 329200 61572 329436 +rect 23888 312714 24124 312950 +rect 24208 312714 24444 312950 +rect 23888 312394 24124 312630 +rect 24208 312394 24444 312630 +rect 61976 312714 62212 312950 +rect 62296 312714 62532 312950 +rect 61976 312394 62212 312630 +rect 62296 312394 62532 312630 +rect 20214 308994 20450 309230 +rect 20534 308994 20770 309230 +rect 20214 308674 20450 308910 +rect 20534 308674 20770 308910 +rect 24848 308994 25084 309230 +rect 24848 308674 25084 308910 +rect 61336 308994 61572 309230 +rect 61336 308674 61572 308910 rect 84774 301554 85010 301790 rect 85094 301554 85330 301790 rect 84774 301234 85010 301470 rect 85094 301234 85330 301470 +rect 23888 299224 24124 299460 +rect 24208 299224 24444 299460 +rect 30042 299224 30278 299460 +rect 61976 299224 62212 299460 +rect 62296 299224 62532 299460 +rect 24848 298564 25084 298800 +rect 25168 298564 25404 298800 +rect 29382 298564 29618 298800 +rect 61016 298564 61252 298800 +rect 61336 298564 61572 298800 +rect 23888 276714 24124 276950 +rect 24208 276714 24444 276950 +rect 23888 276394 24124 276630 +rect 24208 276394 24444 276630 +rect 61976 276714 62212 276950 +rect 62296 276714 62532 276950 +rect 61976 276394 62212 276630 +rect 62296 276394 62532 276630 +rect 20214 272994 20450 273230 +rect 20534 272994 20770 273230 +rect 20214 272674 20450 272910 +rect 20534 272674 20770 272910 +rect 24848 272994 25084 273230 +rect 24848 272674 25084 272910 +rect 61336 272994 61572 273230 +rect 61336 272674 61572 272910 +rect 23888 268588 24124 268824 +rect 24208 268588 24444 268824 +rect 30042 268588 30278 268824 +rect 61976 268588 62212 268824 +rect 62296 268588 62532 268824 +rect 24848 267928 25084 268164 +rect 25168 267928 25404 268164 +rect 29382 267928 29618 268164 +rect 61016 267928 61252 268164 +rect 61336 267928 61572 268164 rect 84774 265554 85010 265790 rect 85094 265554 85330 265790 rect 84774 265234 85010 265470 rect 85094 265234 85330 265470 +rect 23888 240714 24124 240950 +rect 24208 240714 24444 240950 +rect 23888 240394 24124 240630 +rect 24208 240394 24444 240630 +rect 61976 240714 62212 240950 +rect 62296 240714 62532 240950 +rect 61976 240394 62212 240630 +rect 62296 240394 62532 240630 +rect 23888 237952 24124 238188 +rect 24208 237952 24444 238188 +rect 30042 237952 30278 238188 +rect 61976 237952 62212 238188 +rect 62296 237952 62532 238188 +rect 24848 237292 25084 237528 +rect 25168 237292 25404 237528 +rect 29382 237292 29618 237528 +rect 61016 237292 61252 237528 +rect 61336 237292 61572 237528 +rect 20214 236994 20450 237230 +rect 20534 236994 20770 237230 +rect 20214 236674 20450 236910 +rect 20534 236674 20770 236910 rect 84774 229554 85010 229790 rect 85094 229554 85330 229790 rect 84774 229234 85010 229470 rect 85094 229234 85330 229470 +rect 23888 207316 24124 207552 +rect 24208 207316 24444 207552 +rect 30042 207316 30278 207552 +rect 61976 207316 62212 207552 +rect 62296 207316 62532 207552 +rect 24848 206656 25084 206892 +rect 25168 206656 25404 206892 +rect 29382 206656 29618 206892 +rect 61016 206656 61252 206892 +rect 61336 206656 61572 206892 +rect 23888 204714 24124 204950 +rect 24208 204714 24444 204950 +rect 23888 204394 24124 204630 +rect 24208 204394 24444 204630 +rect 61976 204714 62212 204950 +rect 62296 204714 62532 204950 +rect 61976 204394 62212 204630 +rect 62296 204394 62532 204630 +rect 20214 200994 20450 201230 +rect 20534 200994 20770 201230 +rect 20214 200674 20450 200910 +rect 20534 200674 20770 200910 +rect 24848 200994 25084 201230 +rect 24848 200674 25084 200910 +rect 61336 200994 61572 201230 +rect 61336 200674 61572 200910 rect 84774 193554 85010 193790 rect 85094 193554 85330 193790 rect 84774 193234 85010 193470 rect 85094 193234 85330 193470 +rect 23888 176680 24124 176916 +rect 24208 176680 24444 176916 +rect 30042 176680 30278 176916 +rect 61976 176680 62212 176916 +rect 62296 176680 62532 176916 +rect 24848 176020 25084 176256 +rect 25168 176020 25404 176256 +rect 29382 176020 29618 176256 +rect 61016 176020 61252 176256 +rect 61336 176020 61572 176256 +rect 23888 168714 24124 168950 +rect 24208 168714 24444 168950 +rect 23888 168394 24124 168630 +rect 24208 168394 24444 168630 +rect 61976 168714 62212 168950 +rect 62296 168714 62532 168950 +rect 61976 168394 62212 168630 +rect 62296 168394 62532 168630 +rect 20214 164994 20450 165230 +rect 20534 164994 20770 165230 +rect 20214 164674 20450 164910 +rect 20534 164674 20770 164910 +rect 24848 164994 25084 165230 +rect 24848 164674 25084 164910 +rect 61336 164994 61572 165230 +rect 61336 164674 61572 164910 rect 84774 157554 85010 157790 rect 85094 157554 85330 157790 rect 84774 157234 85010 157470 rect 85094 157234 85330 157470 +rect 23888 146044 24124 146280 +rect 24208 146044 24444 146280 +rect 30042 146044 30278 146280 +rect 61976 146044 62212 146280 +rect 62296 146044 62532 146280 +rect 24848 145384 25084 145620 +rect 25168 145384 25404 145620 +rect 29382 145384 29618 145620 +rect 61016 145384 61252 145620 +rect 61336 145384 61572 145620 +rect 23888 132714 24124 132950 +rect 24208 132714 24444 132950 +rect 23888 132394 24124 132630 +rect 24208 132394 24444 132630 +rect 61976 132714 62212 132950 +rect 62296 132714 62532 132950 +rect 61976 132394 62212 132630 +rect 62296 132394 62532 132630 +rect 20214 128994 20450 129230 +rect 20534 128994 20770 129230 +rect 20214 128674 20450 128910 +rect 20534 128674 20770 128910 +rect 24848 128994 25084 129230 +rect 24848 128674 25084 128910 +rect 61336 128994 61572 129230 +rect 61336 128674 61572 128910 +rect 23158 127584 23394 127618 +rect 23158 127520 23244 127584 +rect 23244 127520 23308 127584 +rect 23308 127520 23394 127584 +rect 23158 127382 23394 127520 rect 84774 121554 85010 121790 rect 85094 121554 85330 121790 rect 84774 121234 85010 121470 rect 85094 121234 85330 121470 +rect 23888 115408 24124 115644 +rect 24208 115408 24444 115644 +rect 30042 115408 30278 115644 +rect 61976 115408 62212 115644 +rect 62296 115408 62532 115644 +rect 24848 114748 25084 114984 +rect 25168 114748 25404 114984 +rect 29382 114748 29618 114984 +rect 61016 114748 61252 114984 +rect 61336 114748 61572 114984 +rect 23888 96714 24124 96950 +rect 24208 96714 24444 96950 +rect 23888 96394 24124 96630 +rect 24208 96394 24444 96630 +rect 61976 96714 62212 96950 +rect 62296 96714 62532 96950 +rect 61976 96394 62212 96630 +rect 62296 96394 62532 96630 +rect 20214 92994 20450 93230 +rect 20534 92994 20770 93230 +rect 20214 92674 20450 92910 +rect 20534 92674 20770 92910 +rect 24848 92994 25084 93230 +rect 24848 92674 25084 92910 +rect 61336 92994 61572 93230 +rect 61336 92674 61572 92910 rect 84774 85554 85010 85790 rect 85094 85554 85330 85790 rect 84774 85234 85010 85470 rect 85094 85234 85330 85470 +rect 23888 84772 24124 85008 +rect 24208 84772 24444 85008 +rect 30042 84772 30278 85008 +rect 61976 84772 62212 85008 +rect 62296 84772 62532 85008 +rect 24848 84112 25084 84348 +rect 25168 84112 25404 84348 +rect 29382 84112 29618 84348 +rect 61016 84112 61252 84348 +rect 61336 84112 61572 84348 +rect 23158 73784 23394 73898 +rect 23158 73720 23244 73784 +rect 23244 73720 23308 73784 +rect 23308 73720 23394 73784 +rect 23158 73662 23394 73720 +rect 23888 60714 24124 60950 +rect 24208 60714 24444 60950 +rect 23888 60394 24124 60630 +rect 24208 60394 24444 60630 +rect 61976 60714 62212 60950 +rect 62296 60714 62532 60950 +rect 61976 60394 62212 60630 +rect 62296 60394 62532 60630 +rect 20214 56994 20450 57230 +rect 20534 56994 20770 57230 +rect 20214 56674 20450 56910 +rect 20534 56674 20770 56910 +rect 24848 56994 25084 57230 +rect 24848 56674 25084 56910 +rect 61336 56994 61572 57230 +rect 61336 56674 61572 56910 +rect 23888 54136 24124 54372 +rect 24208 54136 24444 54372 +rect 30042 54136 30278 54372 +rect 61976 54136 62212 54372 +rect 62296 54136 62532 54372 +rect 24848 53476 25084 53712 +rect 25168 53476 25404 53712 +rect 29382 53476 29618 53712 +rect 61016 53476 61252 53712 +rect 61336 53476 61572 53712 rect 84774 49554 85010 49790 rect 85094 49554 85330 49790 +rect 24848 49196 25084 49432 +rect 25168 49196 25404 49432 +rect 24848 48876 25084 49112 +rect 25168 48876 25404 49112 +rect 29382 49196 29618 49432 +rect 29382 48876 29618 49112 +rect 56214 48996 56450 49232 +rect 56534 48996 56770 49232 +rect 23888 48236 24124 48472 +rect 24208 48236 24444 48472 +rect 23888 47916 24124 48152 +rect 24208 47916 24444 48152 +rect 30042 48236 30278 48472 +rect 30042 47916 30278 48152 +rect 20214 20994 20450 21230 +rect 20534 20994 20770 21230 +rect 20214 20674 20450 20910 +rect 20534 20674 20770 20910 +rect 8034 9134 8270 9370 +rect 8354 9134 8590 9370 +rect 8674 9134 8910 9370 +rect 8034 8814 8270 9050 +rect 8354 8814 8590 9050 +rect 8674 8814 8910 9050 +rect 8034 8494 8270 8730 +rect 8354 8494 8590 8730 +rect 8674 8494 8910 8730 +rect 20214 9134 20450 9370 +rect 20534 9134 20770 9370 +rect 20214 8814 20450 9050 +rect 20534 8814 20770 9050 +rect 20214 8494 20450 8730 +rect 20534 8494 20770 8730 +rect 23934 24714 24170 24950 +rect 24254 24714 24490 24950 +rect 23934 24394 24170 24630 +rect 24254 24394 24490 24630 +rect 6694 7794 6930 8030 +rect 7014 7794 7250 8030 +rect 7334 7794 7570 8030 +rect 6694 7474 6930 7710 +rect 7014 7474 7250 7710 +rect 7334 7474 7570 7710 +rect 6694 7154 6930 7390 +rect 7014 7154 7250 7390 +rect 7334 7154 7570 7390 +rect 61016 49196 61252 49432 +rect 61336 49196 61572 49432 +rect 61016 48876 61252 49112 +rect 61336 48876 61572 49112 rect 84774 49234 85010 49470 rect 85094 49234 85330 49470 +rect 56214 20994 56450 21230 +rect 56534 20994 56770 21230 +rect 56214 20674 56450 20910 +rect 56534 20674 56770 20910 +rect 52494 17274 52730 17510 +rect 52814 17274 53050 17510 +rect 52494 16954 52730 17190 +rect 52814 16954 53050 17190 +rect 48774 13554 49010 13790 +rect 49094 13554 49330 13790 +rect 48774 13234 49010 13470 +rect 49094 13234 49330 13470 +rect 48774 11814 49010 12050 +rect 49094 11814 49330 12050 +rect 48774 11494 49010 11730 +rect 49094 11494 49330 11730 +rect 48774 11174 49010 11410 +rect 49094 11174 49330 11410 +rect 52494 10474 52730 10710 +rect 52814 10474 53050 10710 +rect 52494 10154 52730 10390 +rect 52814 10154 53050 10390 +rect 52494 9834 52730 10070 +rect 52814 9834 53050 10070 +rect 56214 9134 56450 9370 +rect 56534 9134 56770 9370 +rect 56214 8814 56450 9050 +rect 56534 8814 56770 9050 +rect 56214 8494 56450 8730 +rect 56534 8494 56770 8730 +rect 59934 48236 60170 48472 +rect 60254 48236 60490 48472 +rect 59934 47916 60170 48152 +rect 60254 47916 60490 48152 +rect 61976 48236 62212 48472 +rect 62296 48236 62532 48472 +rect 61976 47916 62212 48152 +rect 62296 47916 62532 48152 +rect 59934 24714 60170 24950 +rect 60254 24714 60490 24950 +rect 59934 24394 60170 24630 +rect 60254 24394 60490 24630 +rect 23934 7794 24170 8030 +rect 24254 7794 24490 8030 +rect 23934 7474 24170 7710 +rect 24254 7474 24490 7710 +rect 23934 7154 24170 7390 +rect 24254 7154 24490 7390 rect 84774 13554 85010 13790 rect 85094 13554 85330 13790 rect 84774 13234 85010 13470 @@ -33487,12 +57733,6 @@ rect 84774 11494 85010 11730 rect 85094 11494 85330 11730 rect 84774 11174 85010 11410 rect 85094 11174 85330 11410 -rect 124494 943562 124730 943798 -rect 124814 943562 125050 943798 -rect 124494 943242 124730 943478 -rect 124814 943242 125050 943478 -rect 124494 942922 124730 943158 -rect 124814 942922 125050 943158 rect 88494 917274 88730 917510 rect 88814 917274 89050 917510 rect 88494 916954 88730 917190 @@ -33597,12 +57837,250 @@ rect 88494 17274 88730 17510 rect 88814 17274 89050 17510 rect 88494 16954 88730 17190 rect 88814 16954 89050 17190 -rect 52494 10474 52730 10710 -rect 52814 10474 53050 10710 -rect 52494 10154 52730 10390 -rect 52814 10154 53050 10390 -rect 52494 9834 52730 10070 -rect 52814 9834 53050 10070 +rect 88494 10474 88730 10710 +rect 88814 10474 89050 10710 +rect 88494 10154 88730 10390 +rect 88814 10154 89050 10390 +rect 88494 9834 88730 10070 +rect 88814 9834 89050 10070 +rect 92214 920994 92450 921230 +rect 92534 920994 92770 921230 +rect 92214 920674 92450 920910 +rect 92534 920674 92770 920910 +rect 92214 884994 92450 885230 +rect 92534 884994 92770 885230 +rect 92214 884674 92450 884910 +rect 92534 884674 92770 884910 +rect 92214 848994 92450 849230 +rect 92534 848994 92770 849230 +rect 92214 848674 92450 848910 +rect 92534 848674 92770 848910 +rect 92214 812994 92450 813230 +rect 92534 812994 92770 813230 +rect 92214 812674 92450 812910 +rect 92534 812674 92770 812910 +rect 92214 776994 92450 777230 +rect 92534 776994 92770 777230 +rect 92214 776674 92450 776910 +rect 92534 776674 92770 776910 +rect 92214 740994 92450 741230 +rect 92534 740994 92770 741230 +rect 92214 740674 92450 740910 +rect 92534 740674 92770 740910 +rect 92214 704994 92450 705230 +rect 92534 704994 92770 705230 +rect 92214 704674 92450 704910 +rect 92534 704674 92770 704910 +rect 92214 668994 92450 669230 +rect 92534 668994 92770 669230 +rect 92214 668674 92450 668910 +rect 92534 668674 92770 668910 +rect 92214 632994 92450 633230 +rect 92534 632994 92770 633230 +rect 92214 632674 92450 632910 +rect 92534 632674 92770 632910 +rect 92214 596994 92450 597230 +rect 92534 596994 92770 597230 +rect 92214 596674 92450 596910 +rect 92534 596674 92770 596910 +rect 92214 560994 92450 561230 +rect 92534 560994 92770 561230 +rect 92214 560674 92450 560910 +rect 92534 560674 92770 560910 +rect 92214 524994 92450 525230 +rect 92534 524994 92770 525230 +rect 92214 524674 92450 524910 +rect 92534 524674 92770 524910 +rect 92214 488994 92450 489230 +rect 92534 488994 92770 489230 +rect 92214 488674 92450 488910 +rect 92534 488674 92770 488910 +rect 92214 452994 92450 453230 +rect 92534 452994 92770 453230 +rect 92214 452674 92450 452910 +rect 92534 452674 92770 452910 +rect 92214 416994 92450 417230 +rect 92534 416994 92770 417230 +rect 92214 416674 92450 416910 +rect 92534 416674 92770 416910 +rect 92214 380994 92450 381230 +rect 92534 380994 92770 381230 +rect 92214 380674 92450 380910 +rect 92534 380674 92770 380910 +rect 92214 344994 92450 345230 +rect 92534 344994 92770 345230 +rect 92214 344674 92450 344910 +rect 92534 344674 92770 344910 +rect 92214 308994 92450 309230 +rect 92534 308994 92770 309230 +rect 92214 308674 92450 308910 +rect 92534 308674 92770 308910 +rect 92214 272994 92450 273230 +rect 92534 272994 92770 273230 +rect 92214 272674 92450 272910 +rect 92534 272674 92770 272910 +rect 92214 236994 92450 237230 +rect 92534 236994 92770 237230 +rect 92214 236674 92450 236910 +rect 92534 236674 92770 236910 +rect 92214 200994 92450 201230 +rect 92534 200994 92770 201230 +rect 92214 200674 92450 200910 +rect 92534 200674 92770 200910 +rect 92214 164994 92450 165230 +rect 92534 164994 92770 165230 +rect 92214 164674 92450 164910 +rect 92534 164674 92770 164910 +rect 92214 128994 92450 129230 +rect 92534 128994 92770 129230 +rect 92214 128674 92450 128910 +rect 92534 128674 92770 128910 +rect 92214 92994 92450 93230 +rect 92534 92994 92770 93230 +rect 92214 92674 92450 92910 +rect 92534 92674 92770 92910 +rect 92214 56994 92450 57230 +rect 92534 56994 92770 57230 +rect 92214 56674 92450 56910 +rect 92534 56674 92770 56910 +rect 92214 20994 92450 21230 +rect 92534 20994 92770 21230 +rect 92214 20674 92450 20910 +rect 92534 20674 92770 20910 +rect 92214 9134 92450 9370 +rect 92534 9134 92770 9370 +rect 92214 8814 92450 9050 +rect 92534 8814 92770 9050 +rect 92214 8494 92450 8730 +rect 92534 8494 92770 8730 +rect 131934 946242 132170 946478 +rect 132254 946242 132490 946478 +rect 131934 945922 132170 946158 +rect 132254 945922 132490 946158 +rect 131934 945602 132170 945838 +rect 132254 945602 132490 945838 +rect 128214 944902 128450 945138 +rect 128534 944902 128770 945138 +rect 128214 944582 128450 944818 +rect 128534 944582 128770 944818 +rect 128214 944262 128450 944498 +rect 128534 944262 128770 944498 +rect 124494 943562 124730 943798 +rect 124814 943562 125050 943798 +rect 124494 943242 124730 943478 +rect 124814 943242 125050 943478 +rect 124494 942922 124730 943158 +rect 124814 942922 125050 943158 +rect 95934 924714 96170 924950 +rect 96254 924714 96490 924950 +rect 95934 924394 96170 924630 +rect 96254 924394 96490 924630 +rect 95934 888714 96170 888950 +rect 96254 888714 96490 888950 +rect 95934 888394 96170 888630 +rect 96254 888394 96490 888630 +rect 95934 852714 96170 852950 +rect 96254 852714 96490 852950 +rect 95934 852394 96170 852630 +rect 96254 852394 96490 852630 +rect 95934 816714 96170 816950 +rect 96254 816714 96490 816950 +rect 95934 816394 96170 816630 +rect 96254 816394 96490 816630 +rect 95934 780714 96170 780950 +rect 96254 780714 96490 780950 +rect 95934 780394 96170 780630 +rect 96254 780394 96490 780630 +rect 95934 744714 96170 744950 +rect 96254 744714 96490 744950 +rect 95934 744394 96170 744630 +rect 96254 744394 96490 744630 +rect 95934 708714 96170 708950 +rect 96254 708714 96490 708950 +rect 95934 708394 96170 708630 +rect 96254 708394 96490 708630 +rect 95934 672714 96170 672950 +rect 96254 672714 96490 672950 +rect 95934 672394 96170 672630 +rect 96254 672394 96490 672630 +rect 95934 636714 96170 636950 +rect 96254 636714 96490 636950 +rect 95934 636394 96170 636630 +rect 96254 636394 96490 636630 +rect 95934 600714 96170 600950 +rect 96254 600714 96490 600950 +rect 95934 600394 96170 600630 +rect 96254 600394 96490 600630 +rect 95934 564714 96170 564950 +rect 96254 564714 96490 564950 +rect 95934 564394 96170 564630 +rect 96254 564394 96490 564630 +rect 95934 528714 96170 528950 +rect 96254 528714 96490 528950 +rect 95934 528394 96170 528630 +rect 96254 528394 96490 528630 +rect 95934 492714 96170 492950 +rect 96254 492714 96490 492950 +rect 95934 492394 96170 492630 +rect 96254 492394 96490 492630 +rect 95934 456714 96170 456950 +rect 96254 456714 96490 456950 +rect 95934 456394 96170 456630 +rect 96254 456394 96490 456630 +rect 95934 420714 96170 420950 +rect 96254 420714 96490 420950 +rect 95934 420394 96170 420630 +rect 96254 420394 96490 420630 +rect 95934 384714 96170 384950 +rect 96254 384714 96490 384950 +rect 95934 384394 96170 384630 +rect 96254 384394 96490 384630 +rect 95934 348714 96170 348950 +rect 96254 348714 96490 348950 +rect 95934 348394 96170 348630 +rect 96254 348394 96490 348630 +rect 95934 312714 96170 312950 +rect 96254 312714 96490 312950 +rect 95934 312394 96170 312630 +rect 96254 312394 96490 312630 +rect 95934 276714 96170 276950 +rect 96254 276714 96490 276950 +rect 95934 276394 96170 276630 +rect 96254 276394 96490 276630 +rect 95934 240714 96170 240950 +rect 96254 240714 96490 240950 +rect 95934 240394 96170 240630 +rect 96254 240394 96490 240630 +rect 95934 204714 96170 204950 +rect 96254 204714 96490 204950 +rect 95934 204394 96170 204630 +rect 96254 204394 96490 204630 +rect 95934 168714 96170 168950 +rect 96254 168714 96490 168950 +rect 95934 168394 96170 168630 +rect 96254 168394 96490 168630 +rect 95934 132714 96170 132950 +rect 96254 132714 96490 132950 +rect 95934 132394 96170 132630 +rect 96254 132394 96490 132630 +rect 95934 96714 96170 96950 +rect 96254 96714 96490 96950 +rect 95934 96394 96170 96630 +rect 96254 96394 96490 96630 +rect 95934 60714 96170 60950 +rect 96254 60714 96490 60950 +rect 95934 60394 96170 60630 +rect 96254 60394 96490 60630 +rect 95934 24714 96170 24950 +rect 96254 24714 96490 24950 +rect 95934 24394 96170 24630 +rect 96254 24394 96490 24630 +rect 59934 7794 60170 8030 +rect 60254 7794 60490 8030 +rect 59934 7474 60170 7710 +rect 60254 7474 60490 7710 +rect 59934 7154 60170 7390 +rect 60254 7154 60490 7390 rect 120774 942222 121010 942458 rect 121094 942222 121330 942458 rect 120774 941902 121010 942138 @@ -33719,12 +58197,6 @@ rect 120774 11494 121010 11730 rect 121094 11494 121330 11730 rect 120774 11174 121010 11410 rect 121094 11174 121330 11410 -rect 160494 943562 160730 943798 -rect 160814 943562 161050 943798 -rect 160494 943242 160730 943478 -rect 160814 943242 161050 943478 -rect 160494 942922 160730 943158 -rect 160814 942922 161050 943158 rect 124494 917274 124730 917510 rect 124814 917274 125050 917510 rect 124494 916954 124730 917190 @@ -33829,12 +58301,250 @@ rect 124494 17274 124730 17510 rect 124814 17274 125050 17510 rect 124494 16954 124730 17190 rect 124814 16954 125050 17190 -rect 88494 10474 88730 10710 -rect 88814 10474 89050 10710 -rect 88494 10154 88730 10390 -rect 88814 10154 89050 10390 -rect 88494 9834 88730 10070 -rect 88814 9834 89050 10070 +rect 124494 10474 124730 10710 +rect 124814 10474 125050 10710 +rect 124494 10154 124730 10390 +rect 124814 10154 125050 10390 +rect 124494 9834 124730 10070 +rect 124814 9834 125050 10070 +rect 128214 920994 128450 921230 +rect 128534 920994 128770 921230 +rect 128214 920674 128450 920910 +rect 128534 920674 128770 920910 +rect 128214 884994 128450 885230 +rect 128534 884994 128770 885230 +rect 128214 884674 128450 884910 +rect 128534 884674 128770 884910 +rect 128214 848994 128450 849230 +rect 128534 848994 128770 849230 +rect 128214 848674 128450 848910 +rect 128534 848674 128770 848910 +rect 128214 812994 128450 813230 +rect 128534 812994 128770 813230 +rect 128214 812674 128450 812910 +rect 128534 812674 128770 812910 +rect 128214 776994 128450 777230 +rect 128534 776994 128770 777230 +rect 128214 776674 128450 776910 +rect 128534 776674 128770 776910 +rect 128214 740994 128450 741230 +rect 128534 740994 128770 741230 +rect 128214 740674 128450 740910 +rect 128534 740674 128770 740910 +rect 128214 704994 128450 705230 +rect 128534 704994 128770 705230 +rect 128214 704674 128450 704910 +rect 128534 704674 128770 704910 +rect 128214 668994 128450 669230 +rect 128534 668994 128770 669230 +rect 128214 668674 128450 668910 +rect 128534 668674 128770 668910 +rect 128214 632994 128450 633230 +rect 128534 632994 128770 633230 +rect 128214 632674 128450 632910 +rect 128534 632674 128770 632910 +rect 128214 596994 128450 597230 +rect 128534 596994 128770 597230 +rect 128214 596674 128450 596910 +rect 128534 596674 128770 596910 +rect 128214 560994 128450 561230 +rect 128534 560994 128770 561230 +rect 128214 560674 128450 560910 +rect 128534 560674 128770 560910 +rect 128214 524994 128450 525230 +rect 128534 524994 128770 525230 +rect 128214 524674 128450 524910 +rect 128534 524674 128770 524910 +rect 128214 488994 128450 489230 +rect 128534 488994 128770 489230 +rect 128214 488674 128450 488910 +rect 128534 488674 128770 488910 +rect 128214 452994 128450 453230 +rect 128534 452994 128770 453230 +rect 128214 452674 128450 452910 +rect 128534 452674 128770 452910 +rect 128214 416994 128450 417230 +rect 128534 416994 128770 417230 +rect 128214 416674 128450 416910 +rect 128534 416674 128770 416910 +rect 128214 380994 128450 381230 +rect 128534 380994 128770 381230 +rect 128214 380674 128450 380910 +rect 128534 380674 128770 380910 +rect 128214 344994 128450 345230 +rect 128534 344994 128770 345230 +rect 128214 344674 128450 344910 +rect 128534 344674 128770 344910 +rect 128214 308994 128450 309230 +rect 128534 308994 128770 309230 +rect 128214 308674 128450 308910 +rect 128534 308674 128770 308910 +rect 128214 272994 128450 273230 +rect 128534 272994 128770 273230 +rect 128214 272674 128450 272910 +rect 128534 272674 128770 272910 +rect 128214 236994 128450 237230 +rect 128534 236994 128770 237230 +rect 128214 236674 128450 236910 +rect 128534 236674 128770 236910 +rect 128214 200994 128450 201230 +rect 128534 200994 128770 201230 +rect 128214 200674 128450 200910 +rect 128534 200674 128770 200910 +rect 128214 164994 128450 165230 +rect 128534 164994 128770 165230 +rect 128214 164674 128450 164910 +rect 128534 164674 128770 164910 +rect 128214 128994 128450 129230 +rect 128534 128994 128770 129230 +rect 128214 128674 128450 128910 +rect 128534 128674 128770 128910 +rect 128214 92994 128450 93230 +rect 128534 92994 128770 93230 +rect 128214 92674 128450 92910 +rect 128534 92674 128770 92910 +rect 128214 56994 128450 57230 +rect 128534 56994 128770 57230 +rect 128214 56674 128450 56910 +rect 128534 56674 128770 56910 +rect 128214 20994 128450 21230 +rect 128534 20994 128770 21230 +rect 128214 20674 128450 20910 +rect 128534 20674 128770 20910 +rect 128214 9134 128450 9370 +rect 128534 9134 128770 9370 +rect 128214 8814 128450 9050 +rect 128534 8814 128770 9050 +rect 128214 8494 128450 8730 +rect 128534 8494 128770 8730 +rect 167934 946242 168170 946478 +rect 168254 946242 168490 946478 +rect 167934 945922 168170 946158 +rect 168254 945922 168490 946158 +rect 167934 945602 168170 945838 +rect 168254 945602 168490 945838 +rect 164214 944902 164450 945138 +rect 164534 944902 164770 945138 +rect 164214 944582 164450 944818 +rect 164534 944582 164770 944818 +rect 164214 944262 164450 944498 +rect 164534 944262 164770 944498 +rect 160494 943562 160730 943798 +rect 160814 943562 161050 943798 +rect 160494 943242 160730 943478 +rect 160814 943242 161050 943478 +rect 160494 942922 160730 943158 +rect 160814 942922 161050 943158 +rect 131934 924714 132170 924950 +rect 132254 924714 132490 924950 +rect 131934 924394 132170 924630 +rect 132254 924394 132490 924630 +rect 131934 888714 132170 888950 +rect 132254 888714 132490 888950 +rect 131934 888394 132170 888630 +rect 132254 888394 132490 888630 +rect 131934 852714 132170 852950 +rect 132254 852714 132490 852950 +rect 131934 852394 132170 852630 +rect 132254 852394 132490 852630 +rect 131934 816714 132170 816950 +rect 132254 816714 132490 816950 +rect 131934 816394 132170 816630 +rect 132254 816394 132490 816630 +rect 131934 780714 132170 780950 +rect 132254 780714 132490 780950 +rect 131934 780394 132170 780630 +rect 132254 780394 132490 780630 +rect 131934 744714 132170 744950 +rect 132254 744714 132490 744950 +rect 131934 744394 132170 744630 +rect 132254 744394 132490 744630 +rect 131934 708714 132170 708950 +rect 132254 708714 132490 708950 +rect 131934 708394 132170 708630 +rect 132254 708394 132490 708630 +rect 131934 672714 132170 672950 +rect 132254 672714 132490 672950 +rect 131934 672394 132170 672630 +rect 132254 672394 132490 672630 +rect 131934 636714 132170 636950 +rect 132254 636714 132490 636950 +rect 131934 636394 132170 636630 +rect 132254 636394 132490 636630 +rect 131934 600714 132170 600950 +rect 132254 600714 132490 600950 +rect 131934 600394 132170 600630 +rect 132254 600394 132490 600630 +rect 131934 564714 132170 564950 +rect 132254 564714 132490 564950 +rect 131934 564394 132170 564630 +rect 132254 564394 132490 564630 +rect 131934 528714 132170 528950 +rect 132254 528714 132490 528950 +rect 131934 528394 132170 528630 +rect 132254 528394 132490 528630 +rect 131934 492714 132170 492950 +rect 132254 492714 132490 492950 +rect 131934 492394 132170 492630 +rect 132254 492394 132490 492630 +rect 131934 456714 132170 456950 +rect 132254 456714 132490 456950 +rect 131934 456394 132170 456630 +rect 132254 456394 132490 456630 +rect 131934 420714 132170 420950 +rect 132254 420714 132490 420950 +rect 131934 420394 132170 420630 +rect 132254 420394 132490 420630 +rect 131934 384714 132170 384950 +rect 132254 384714 132490 384950 +rect 131934 384394 132170 384630 +rect 132254 384394 132490 384630 +rect 131934 348714 132170 348950 +rect 132254 348714 132490 348950 +rect 131934 348394 132170 348630 +rect 132254 348394 132490 348630 +rect 131934 312714 132170 312950 +rect 132254 312714 132490 312950 +rect 131934 312394 132170 312630 +rect 132254 312394 132490 312630 +rect 131934 276714 132170 276950 +rect 132254 276714 132490 276950 +rect 131934 276394 132170 276630 +rect 132254 276394 132490 276630 +rect 131934 240714 132170 240950 +rect 132254 240714 132490 240950 +rect 131934 240394 132170 240630 +rect 132254 240394 132490 240630 +rect 131934 204714 132170 204950 +rect 132254 204714 132490 204950 +rect 131934 204394 132170 204630 +rect 132254 204394 132490 204630 +rect 131934 168714 132170 168950 +rect 132254 168714 132490 168950 +rect 131934 168394 132170 168630 +rect 132254 168394 132490 168630 +rect 131934 132714 132170 132950 +rect 132254 132714 132490 132950 +rect 131934 132394 132170 132630 +rect 132254 132394 132490 132630 +rect 131934 96714 132170 96950 +rect 132254 96714 132490 96950 +rect 131934 96394 132170 96630 +rect 132254 96394 132490 96630 +rect 131934 60714 132170 60950 +rect 132254 60714 132490 60950 +rect 131934 60394 132170 60630 +rect 132254 60394 132490 60630 +rect 131934 24714 132170 24950 +rect 132254 24714 132490 24950 +rect 131934 24394 132170 24630 +rect 132254 24394 132490 24630 +rect 95934 7794 96170 8030 +rect 96254 7794 96490 8030 +rect 95934 7474 96170 7710 +rect 96254 7474 96490 7710 +rect 95934 7154 96170 7390 +rect 96254 7154 96490 7390 rect 156774 942222 157010 942458 rect 157094 942222 157330 942458 rect 156774 941902 157010 942138 @@ -33951,12 +58661,6 @@ rect 156774 11494 157010 11730 rect 157094 11494 157330 11730 rect 156774 11174 157010 11410 rect 157094 11174 157330 11410 -rect 196494 943562 196730 943798 -rect 196814 943562 197050 943798 -rect 196494 943242 196730 943478 -rect 196814 943242 197050 943478 -rect 196494 942922 196730 943158 -rect 196814 942922 197050 943158 rect 160494 917274 160730 917510 rect 160814 917274 161050 917510 rect 160494 916954 160730 917190 @@ -34061,12 +58765,250 @@ rect 160494 17274 160730 17510 rect 160814 17274 161050 17510 rect 160494 16954 160730 17190 rect 160814 16954 161050 17190 -rect 124494 10474 124730 10710 -rect 124814 10474 125050 10710 -rect 124494 10154 124730 10390 -rect 124814 10154 125050 10390 -rect 124494 9834 124730 10070 -rect 124814 9834 125050 10070 +rect 160494 10474 160730 10710 +rect 160814 10474 161050 10710 +rect 160494 10154 160730 10390 +rect 160814 10154 161050 10390 +rect 160494 9834 160730 10070 +rect 160814 9834 161050 10070 +rect 164214 920994 164450 921230 +rect 164534 920994 164770 921230 +rect 164214 920674 164450 920910 +rect 164534 920674 164770 920910 +rect 164214 884994 164450 885230 +rect 164534 884994 164770 885230 +rect 164214 884674 164450 884910 +rect 164534 884674 164770 884910 +rect 164214 848994 164450 849230 +rect 164534 848994 164770 849230 +rect 164214 848674 164450 848910 +rect 164534 848674 164770 848910 +rect 164214 812994 164450 813230 +rect 164534 812994 164770 813230 +rect 164214 812674 164450 812910 +rect 164534 812674 164770 812910 +rect 164214 776994 164450 777230 +rect 164534 776994 164770 777230 +rect 164214 776674 164450 776910 +rect 164534 776674 164770 776910 +rect 164214 740994 164450 741230 +rect 164534 740994 164770 741230 +rect 164214 740674 164450 740910 +rect 164534 740674 164770 740910 +rect 164214 704994 164450 705230 +rect 164534 704994 164770 705230 +rect 164214 704674 164450 704910 +rect 164534 704674 164770 704910 +rect 164214 668994 164450 669230 +rect 164534 668994 164770 669230 +rect 164214 668674 164450 668910 +rect 164534 668674 164770 668910 +rect 164214 632994 164450 633230 +rect 164534 632994 164770 633230 +rect 164214 632674 164450 632910 +rect 164534 632674 164770 632910 +rect 164214 596994 164450 597230 +rect 164534 596994 164770 597230 +rect 164214 596674 164450 596910 +rect 164534 596674 164770 596910 +rect 164214 560994 164450 561230 +rect 164534 560994 164770 561230 +rect 164214 560674 164450 560910 +rect 164534 560674 164770 560910 +rect 164214 524994 164450 525230 +rect 164534 524994 164770 525230 +rect 164214 524674 164450 524910 +rect 164534 524674 164770 524910 +rect 164214 488994 164450 489230 +rect 164534 488994 164770 489230 +rect 164214 488674 164450 488910 +rect 164534 488674 164770 488910 +rect 164214 452994 164450 453230 +rect 164534 452994 164770 453230 +rect 164214 452674 164450 452910 +rect 164534 452674 164770 452910 +rect 164214 416994 164450 417230 +rect 164534 416994 164770 417230 +rect 164214 416674 164450 416910 +rect 164534 416674 164770 416910 +rect 164214 380994 164450 381230 +rect 164534 380994 164770 381230 +rect 164214 380674 164450 380910 +rect 164534 380674 164770 380910 +rect 164214 344994 164450 345230 +rect 164534 344994 164770 345230 +rect 164214 344674 164450 344910 +rect 164534 344674 164770 344910 +rect 164214 308994 164450 309230 +rect 164534 308994 164770 309230 +rect 164214 308674 164450 308910 +rect 164534 308674 164770 308910 +rect 164214 272994 164450 273230 +rect 164534 272994 164770 273230 +rect 164214 272674 164450 272910 +rect 164534 272674 164770 272910 +rect 164214 236994 164450 237230 +rect 164534 236994 164770 237230 +rect 164214 236674 164450 236910 +rect 164534 236674 164770 236910 +rect 164214 200994 164450 201230 +rect 164534 200994 164770 201230 +rect 164214 200674 164450 200910 +rect 164534 200674 164770 200910 +rect 164214 164994 164450 165230 +rect 164534 164994 164770 165230 +rect 164214 164674 164450 164910 +rect 164534 164674 164770 164910 +rect 164214 128994 164450 129230 +rect 164534 128994 164770 129230 +rect 164214 128674 164450 128910 +rect 164534 128674 164770 128910 +rect 164214 92994 164450 93230 +rect 164534 92994 164770 93230 +rect 164214 92674 164450 92910 +rect 164534 92674 164770 92910 +rect 164214 56994 164450 57230 +rect 164534 56994 164770 57230 +rect 164214 56674 164450 56910 +rect 164534 56674 164770 56910 +rect 164214 20994 164450 21230 +rect 164534 20994 164770 21230 +rect 164214 20674 164450 20910 +rect 164534 20674 164770 20910 +rect 164214 9134 164450 9370 +rect 164534 9134 164770 9370 +rect 164214 8814 164450 9050 +rect 164534 8814 164770 9050 +rect 164214 8494 164450 8730 +rect 164534 8494 164770 8730 +rect 203934 946242 204170 946478 +rect 204254 946242 204490 946478 +rect 203934 945922 204170 946158 +rect 204254 945922 204490 946158 +rect 203934 945602 204170 945838 +rect 204254 945602 204490 945838 +rect 200214 944902 200450 945138 +rect 200534 944902 200770 945138 +rect 200214 944582 200450 944818 +rect 200534 944582 200770 944818 +rect 200214 944262 200450 944498 +rect 200534 944262 200770 944498 +rect 196494 943562 196730 943798 +rect 196814 943562 197050 943798 +rect 196494 943242 196730 943478 +rect 196814 943242 197050 943478 +rect 196494 942922 196730 943158 +rect 196814 942922 197050 943158 +rect 167934 924714 168170 924950 +rect 168254 924714 168490 924950 +rect 167934 924394 168170 924630 +rect 168254 924394 168490 924630 +rect 167934 888714 168170 888950 +rect 168254 888714 168490 888950 +rect 167934 888394 168170 888630 +rect 168254 888394 168490 888630 +rect 167934 852714 168170 852950 +rect 168254 852714 168490 852950 +rect 167934 852394 168170 852630 +rect 168254 852394 168490 852630 +rect 167934 816714 168170 816950 +rect 168254 816714 168490 816950 +rect 167934 816394 168170 816630 +rect 168254 816394 168490 816630 +rect 167934 780714 168170 780950 +rect 168254 780714 168490 780950 +rect 167934 780394 168170 780630 +rect 168254 780394 168490 780630 +rect 167934 744714 168170 744950 +rect 168254 744714 168490 744950 +rect 167934 744394 168170 744630 +rect 168254 744394 168490 744630 +rect 167934 708714 168170 708950 +rect 168254 708714 168490 708950 +rect 167934 708394 168170 708630 +rect 168254 708394 168490 708630 +rect 167934 672714 168170 672950 +rect 168254 672714 168490 672950 +rect 167934 672394 168170 672630 +rect 168254 672394 168490 672630 +rect 167934 636714 168170 636950 +rect 168254 636714 168490 636950 +rect 167934 636394 168170 636630 +rect 168254 636394 168490 636630 +rect 167934 600714 168170 600950 +rect 168254 600714 168490 600950 +rect 167934 600394 168170 600630 +rect 168254 600394 168490 600630 +rect 167934 564714 168170 564950 +rect 168254 564714 168490 564950 +rect 167934 564394 168170 564630 +rect 168254 564394 168490 564630 +rect 167934 528714 168170 528950 +rect 168254 528714 168490 528950 +rect 167934 528394 168170 528630 +rect 168254 528394 168490 528630 +rect 167934 492714 168170 492950 +rect 168254 492714 168490 492950 +rect 167934 492394 168170 492630 +rect 168254 492394 168490 492630 +rect 167934 456714 168170 456950 +rect 168254 456714 168490 456950 +rect 167934 456394 168170 456630 +rect 168254 456394 168490 456630 +rect 167934 420714 168170 420950 +rect 168254 420714 168490 420950 +rect 167934 420394 168170 420630 +rect 168254 420394 168490 420630 +rect 167934 384714 168170 384950 +rect 168254 384714 168490 384950 +rect 167934 384394 168170 384630 +rect 168254 384394 168490 384630 +rect 167934 348714 168170 348950 +rect 168254 348714 168490 348950 +rect 167934 348394 168170 348630 +rect 168254 348394 168490 348630 +rect 167934 312714 168170 312950 +rect 168254 312714 168490 312950 +rect 167934 312394 168170 312630 +rect 168254 312394 168490 312630 +rect 167934 276714 168170 276950 +rect 168254 276714 168490 276950 +rect 167934 276394 168170 276630 +rect 168254 276394 168490 276630 +rect 167934 240714 168170 240950 +rect 168254 240714 168490 240950 +rect 167934 240394 168170 240630 +rect 168254 240394 168490 240630 +rect 167934 204714 168170 204950 +rect 168254 204714 168490 204950 +rect 167934 204394 168170 204630 +rect 168254 204394 168490 204630 +rect 167934 168714 168170 168950 +rect 168254 168714 168490 168950 +rect 167934 168394 168170 168630 +rect 168254 168394 168490 168630 +rect 167934 132714 168170 132950 +rect 168254 132714 168490 132950 +rect 167934 132394 168170 132630 +rect 168254 132394 168490 132630 +rect 167934 96714 168170 96950 +rect 168254 96714 168490 96950 +rect 167934 96394 168170 96630 +rect 168254 96394 168490 96630 +rect 167934 60714 168170 60950 +rect 168254 60714 168490 60950 +rect 167934 60394 168170 60630 +rect 168254 60394 168490 60630 +rect 167934 24714 168170 24950 +rect 168254 24714 168490 24950 +rect 167934 24394 168170 24630 +rect 168254 24394 168490 24630 +rect 131934 7794 132170 8030 +rect 132254 7794 132490 8030 +rect 131934 7474 132170 7710 +rect 132254 7474 132490 7710 +rect 131934 7154 132170 7390 +rect 132254 7154 132490 7390 rect 192774 942222 193010 942458 rect 193094 942222 193330 942458 rect 192774 941902 193010 942138 @@ -34183,12 +59125,6 @@ rect 192774 11494 193010 11730 rect 193094 11494 193330 11730 rect 192774 11174 193010 11410 rect 193094 11174 193330 11410 -rect 232494 943562 232730 943798 -rect 232814 943562 233050 943798 -rect 232494 943242 232730 943478 -rect 232814 943242 233050 943478 -rect 232494 942922 232730 943158 -rect 232814 942922 233050 943158 rect 196494 917274 196730 917510 rect 196814 917274 197050 917510 rect 196494 916954 196730 917190 @@ -34293,12 +59229,250 @@ rect 196494 17274 196730 17510 rect 196814 17274 197050 17510 rect 196494 16954 196730 17190 rect 196814 16954 197050 17190 -rect 160494 10474 160730 10710 -rect 160814 10474 161050 10710 -rect 160494 10154 160730 10390 -rect 160814 10154 161050 10390 -rect 160494 9834 160730 10070 -rect 160814 9834 161050 10070 +rect 196494 10474 196730 10710 +rect 196814 10474 197050 10710 +rect 196494 10154 196730 10390 +rect 196814 10154 197050 10390 +rect 196494 9834 196730 10070 +rect 196814 9834 197050 10070 +rect 200214 920994 200450 921230 +rect 200534 920994 200770 921230 +rect 200214 920674 200450 920910 +rect 200534 920674 200770 920910 +rect 200214 884994 200450 885230 +rect 200534 884994 200770 885230 +rect 200214 884674 200450 884910 +rect 200534 884674 200770 884910 +rect 200214 848994 200450 849230 +rect 200534 848994 200770 849230 +rect 200214 848674 200450 848910 +rect 200534 848674 200770 848910 +rect 200214 812994 200450 813230 +rect 200534 812994 200770 813230 +rect 200214 812674 200450 812910 +rect 200534 812674 200770 812910 +rect 200214 776994 200450 777230 +rect 200534 776994 200770 777230 +rect 200214 776674 200450 776910 +rect 200534 776674 200770 776910 +rect 200214 740994 200450 741230 +rect 200534 740994 200770 741230 +rect 200214 740674 200450 740910 +rect 200534 740674 200770 740910 +rect 200214 704994 200450 705230 +rect 200534 704994 200770 705230 +rect 200214 704674 200450 704910 +rect 200534 704674 200770 704910 +rect 200214 668994 200450 669230 +rect 200534 668994 200770 669230 +rect 200214 668674 200450 668910 +rect 200534 668674 200770 668910 +rect 200214 632994 200450 633230 +rect 200534 632994 200770 633230 +rect 200214 632674 200450 632910 +rect 200534 632674 200770 632910 +rect 200214 596994 200450 597230 +rect 200534 596994 200770 597230 +rect 200214 596674 200450 596910 +rect 200534 596674 200770 596910 +rect 200214 560994 200450 561230 +rect 200534 560994 200770 561230 +rect 200214 560674 200450 560910 +rect 200534 560674 200770 560910 +rect 200214 524994 200450 525230 +rect 200534 524994 200770 525230 +rect 200214 524674 200450 524910 +rect 200534 524674 200770 524910 +rect 200214 488994 200450 489230 +rect 200534 488994 200770 489230 +rect 200214 488674 200450 488910 +rect 200534 488674 200770 488910 +rect 200214 452994 200450 453230 +rect 200534 452994 200770 453230 +rect 200214 452674 200450 452910 +rect 200534 452674 200770 452910 +rect 200214 416994 200450 417230 +rect 200534 416994 200770 417230 +rect 200214 416674 200450 416910 +rect 200534 416674 200770 416910 +rect 200214 380994 200450 381230 +rect 200534 380994 200770 381230 +rect 200214 380674 200450 380910 +rect 200534 380674 200770 380910 +rect 200214 344994 200450 345230 +rect 200534 344994 200770 345230 +rect 200214 344674 200450 344910 +rect 200534 344674 200770 344910 +rect 200214 308994 200450 309230 +rect 200534 308994 200770 309230 +rect 200214 308674 200450 308910 +rect 200534 308674 200770 308910 +rect 200214 272994 200450 273230 +rect 200534 272994 200770 273230 +rect 200214 272674 200450 272910 +rect 200534 272674 200770 272910 +rect 200214 236994 200450 237230 +rect 200534 236994 200770 237230 +rect 200214 236674 200450 236910 +rect 200534 236674 200770 236910 +rect 200214 200994 200450 201230 +rect 200534 200994 200770 201230 +rect 200214 200674 200450 200910 +rect 200534 200674 200770 200910 +rect 200214 164994 200450 165230 +rect 200534 164994 200770 165230 +rect 200214 164674 200450 164910 +rect 200534 164674 200770 164910 +rect 200214 128994 200450 129230 +rect 200534 128994 200770 129230 +rect 200214 128674 200450 128910 +rect 200534 128674 200770 128910 +rect 200214 92994 200450 93230 +rect 200534 92994 200770 93230 +rect 200214 92674 200450 92910 +rect 200534 92674 200770 92910 +rect 200214 56994 200450 57230 +rect 200534 56994 200770 57230 +rect 200214 56674 200450 56910 +rect 200534 56674 200770 56910 +rect 200214 20994 200450 21230 +rect 200534 20994 200770 21230 +rect 200214 20674 200450 20910 +rect 200534 20674 200770 20910 +rect 200214 9134 200450 9370 +rect 200534 9134 200770 9370 +rect 200214 8814 200450 9050 +rect 200534 8814 200770 9050 +rect 200214 8494 200450 8730 +rect 200534 8494 200770 8730 +rect 239934 946242 240170 946478 +rect 240254 946242 240490 946478 +rect 239934 945922 240170 946158 +rect 240254 945922 240490 946158 +rect 239934 945602 240170 945838 +rect 240254 945602 240490 945838 +rect 236214 944902 236450 945138 +rect 236534 944902 236770 945138 +rect 236214 944582 236450 944818 +rect 236534 944582 236770 944818 +rect 236214 944262 236450 944498 +rect 236534 944262 236770 944498 +rect 232494 943562 232730 943798 +rect 232814 943562 233050 943798 +rect 232494 943242 232730 943478 +rect 232814 943242 233050 943478 +rect 232494 942922 232730 943158 +rect 232814 942922 233050 943158 +rect 203934 924714 204170 924950 +rect 204254 924714 204490 924950 +rect 203934 924394 204170 924630 +rect 204254 924394 204490 924630 +rect 203934 888714 204170 888950 +rect 204254 888714 204490 888950 +rect 203934 888394 204170 888630 +rect 204254 888394 204490 888630 +rect 203934 852714 204170 852950 +rect 204254 852714 204490 852950 +rect 203934 852394 204170 852630 +rect 204254 852394 204490 852630 +rect 203934 816714 204170 816950 +rect 204254 816714 204490 816950 +rect 203934 816394 204170 816630 +rect 204254 816394 204490 816630 +rect 203934 780714 204170 780950 +rect 204254 780714 204490 780950 +rect 203934 780394 204170 780630 +rect 204254 780394 204490 780630 +rect 203934 744714 204170 744950 +rect 204254 744714 204490 744950 +rect 203934 744394 204170 744630 +rect 204254 744394 204490 744630 +rect 203934 708714 204170 708950 +rect 204254 708714 204490 708950 +rect 203934 708394 204170 708630 +rect 204254 708394 204490 708630 +rect 203934 672714 204170 672950 +rect 204254 672714 204490 672950 +rect 203934 672394 204170 672630 +rect 204254 672394 204490 672630 +rect 203934 636714 204170 636950 +rect 204254 636714 204490 636950 +rect 203934 636394 204170 636630 +rect 204254 636394 204490 636630 +rect 203934 600714 204170 600950 +rect 204254 600714 204490 600950 +rect 203934 600394 204170 600630 +rect 204254 600394 204490 600630 +rect 203934 564714 204170 564950 +rect 204254 564714 204490 564950 +rect 203934 564394 204170 564630 +rect 204254 564394 204490 564630 +rect 203934 528714 204170 528950 +rect 204254 528714 204490 528950 +rect 203934 528394 204170 528630 +rect 204254 528394 204490 528630 +rect 203934 492714 204170 492950 +rect 204254 492714 204490 492950 +rect 203934 492394 204170 492630 +rect 204254 492394 204490 492630 +rect 203934 456714 204170 456950 +rect 204254 456714 204490 456950 +rect 203934 456394 204170 456630 +rect 204254 456394 204490 456630 +rect 203934 420714 204170 420950 +rect 204254 420714 204490 420950 +rect 203934 420394 204170 420630 +rect 204254 420394 204490 420630 +rect 203934 384714 204170 384950 +rect 204254 384714 204490 384950 +rect 203934 384394 204170 384630 +rect 204254 384394 204490 384630 +rect 203934 348714 204170 348950 +rect 204254 348714 204490 348950 +rect 203934 348394 204170 348630 +rect 204254 348394 204490 348630 +rect 203934 312714 204170 312950 +rect 204254 312714 204490 312950 +rect 203934 312394 204170 312630 +rect 204254 312394 204490 312630 +rect 203934 276714 204170 276950 +rect 204254 276714 204490 276950 +rect 203934 276394 204170 276630 +rect 204254 276394 204490 276630 +rect 203934 240714 204170 240950 +rect 204254 240714 204490 240950 +rect 203934 240394 204170 240630 +rect 204254 240394 204490 240630 +rect 203934 204714 204170 204950 +rect 204254 204714 204490 204950 +rect 203934 204394 204170 204630 +rect 204254 204394 204490 204630 +rect 203934 168714 204170 168950 +rect 204254 168714 204490 168950 +rect 203934 168394 204170 168630 +rect 204254 168394 204490 168630 +rect 203934 132714 204170 132950 +rect 204254 132714 204490 132950 +rect 203934 132394 204170 132630 +rect 204254 132394 204490 132630 +rect 203934 96714 204170 96950 +rect 204254 96714 204490 96950 +rect 203934 96394 204170 96630 +rect 204254 96394 204490 96630 +rect 203934 60714 204170 60950 +rect 204254 60714 204490 60950 +rect 203934 60394 204170 60630 +rect 204254 60394 204490 60630 +rect 203934 24714 204170 24950 +rect 204254 24714 204490 24950 +rect 203934 24394 204170 24630 +rect 204254 24394 204490 24630 +rect 167934 7794 168170 8030 +rect 168254 7794 168490 8030 +rect 167934 7474 168170 7710 +rect 168254 7474 168490 7710 +rect 167934 7154 168170 7390 +rect 168254 7154 168490 7390 rect 228774 942222 229010 942458 rect 229094 942222 229330 942458 rect 228774 941902 229010 942138 @@ -34415,12 +59589,6 @@ rect 228774 11494 229010 11730 rect 229094 11494 229330 11730 rect 228774 11174 229010 11410 rect 229094 11174 229330 11410 -rect 268494 943562 268730 943798 -rect 268814 943562 269050 943798 -rect 268494 943242 268730 943478 -rect 268814 943242 269050 943478 -rect 268494 942922 268730 943158 -rect 268814 942922 269050 943158 rect 232494 917274 232730 917510 rect 232814 917274 233050 917510 rect 232494 916954 232730 917190 @@ -34525,12 +59693,250 @@ rect 232494 17274 232730 17510 rect 232814 17274 233050 17510 rect 232494 16954 232730 17190 rect 232814 16954 233050 17190 -rect 196494 10474 196730 10710 -rect 196814 10474 197050 10710 -rect 196494 10154 196730 10390 -rect 196814 10154 197050 10390 -rect 196494 9834 196730 10070 -rect 196814 9834 197050 10070 +rect 232494 10474 232730 10710 +rect 232814 10474 233050 10710 +rect 232494 10154 232730 10390 +rect 232814 10154 233050 10390 +rect 232494 9834 232730 10070 +rect 232814 9834 233050 10070 +rect 236214 920994 236450 921230 +rect 236534 920994 236770 921230 +rect 236214 920674 236450 920910 +rect 236534 920674 236770 920910 +rect 236214 884994 236450 885230 +rect 236534 884994 236770 885230 +rect 236214 884674 236450 884910 +rect 236534 884674 236770 884910 +rect 236214 848994 236450 849230 +rect 236534 848994 236770 849230 +rect 236214 848674 236450 848910 +rect 236534 848674 236770 848910 +rect 236214 812994 236450 813230 +rect 236534 812994 236770 813230 +rect 236214 812674 236450 812910 +rect 236534 812674 236770 812910 +rect 236214 776994 236450 777230 +rect 236534 776994 236770 777230 +rect 236214 776674 236450 776910 +rect 236534 776674 236770 776910 +rect 236214 740994 236450 741230 +rect 236534 740994 236770 741230 +rect 236214 740674 236450 740910 +rect 236534 740674 236770 740910 +rect 236214 704994 236450 705230 +rect 236534 704994 236770 705230 +rect 236214 704674 236450 704910 +rect 236534 704674 236770 704910 +rect 236214 668994 236450 669230 +rect 236534 668994 236770 669230 +rect 236214 668674 236450 668910 +rect 236534 668674 236770 668910 +rect 236214 632994 236450 633230 +rect 236534 632994 236770 633230 +rect 236214 632674 236450 632910 +rect 236534 632674 236770 632910 +rect 236214 596994 236450 597230 +rect 236534 596994 236770 597230 +rect 236214 596674 236450 596910 +rect 236534 596674 236770 596910 +rect 236214 560994 236450 561230 +rect 236534 560994 236770 561230 +rect 236214 560674 236450 560910 +rect 236534 560674 236770 560910 +rect 236214 524994 236450 525230 +rect 236534 524994 236770 525230 +rect 236214 524674 236450 524910 +rect 236534 524674 236770 524910 +rect 236214 488994 236450 489230 +rect 236534 488994 236770 489230 +rect 236214 488674 236450 488910 +rect 236534 488674 236770 488910 +rect 236214 452994 236450 453230 +rect 236534 452994 236770 453230 +rect 236214 452674 236450 452910 +rect 236534 452674 236770 452910 +rect 236214 416994 236450 417230 +rect 236534 416994 236770 417230 +rect 236214 416674 236450 416910 +rect 236534 416674 236770 416910 +rect 236214 380994 236450 381230 +rect 236534 380994 236770 381230 +rect 236214 380674 236450 380910 +rect 236534 380674 236770 380910 +rect 236214 344994 236450 345230 +rect 236534 344994 236770 345230 +rect 236214 344674 236450 344910 +rect 236534 344674 236770 344910 +rect 236214 308994 236450 309230 +rect 236534 308994 236770 309230 +rect 236214 308674 236450 308910 +rect 236534 308674 236770 308910 +rect 236214 272994 236450 273230 +rect 236534 272994 236770 273230 +rect 236214 272674 236450 272910 +rect 236534 272674 236770 272910 +rect 236214 236994 236450 237230 +rect 236534 236994 236770 237230 +rect 236214 236674 236450 236910 +rect 236534 236674 236770 236910 +rect 236214 200994 236450 201230 +rect 236534 200994 236770 201230 +rect 236214 200674 236450 200910 +rect 236534 200674 236770 200910 +rect 236214 164994 236450 165230 +rect 236534 164994 236770 165230 +rect 236214 164674 236450 164910 +rect 236534 164674 236770 164910 +rect 236214 128994 236450 129230 +rect 236534 128994 236770 129230 +rect 236214 128674 236450 128910 +rect 236534 128674 236770 128910 +rect 236214 92994 236450 93230 +rect 236534 92994 236770 93230 +rect 236214 92674 236450 92910 +rect 236534 92674 236770 92910 +rect 236214 56994 236450 57230 +rect 236534 56994 236770 57230 +rect 236214 56674 236450 56910 +rect 236534 56674 236770 56910 +rect 236214 20994 236450 21230 +rect 236534 20994 236770 21230 +rect 236214 20674 236450 20910 +rect 236534 20674 236770 20910 +rect 236214 9134 236450 9370 +rect 236534 9134 236770 9370 +rect 236214 8814 236450 9050 +rect 236534 8814 236770 9050 +rect 236214 8494 236450 8730 +rect 236534 8494 236770 8730 +rect 275934 946242 276170 946478 +rect 276254 946242 276490 946478 +rect 275934 945922 276170 946158 +rect 276254 945922 276490 946158 +rect 275934 945602 276170 945838 +rect 276254 945602 276490 945838 +rect 272214 944902 272450 945138 +rect 272534 944902 272770 945138 +rect 272214 944582 272450 944818 +rect 272534 944582 272770 944818 +rect 272214 944262 272450 944498 +rect 272534 944262 272770 944498 +rect 268494 943562 268730 943798 +rect 268814 943562 269050 943798 +rect 268494 943242 268730 943478 +rect 268814 943242 269050 943478 +rect 268494 942922 268730 943158 +rect 268814 942922 269050 943158 +rect 239934 924714 240170 924950 +rect 240254 924714 240490 924950 +rect 239934 924394 240170 924630 +rect 240254 924394 240490 924630 +rect 239934 888714 240170 888950 +rect 240254 888714 240490 888950 +rect 239934 888394 240170 888630 +rect 240254 888394 240490 888630 +rect 239934 852714 240170 852950 +rect 240254 852714 240490 852950 +rect 239934 852394 240170 852630 +rect 240254 852394 240490 852630 +rect 239934 816714 240170 816950 +rect 240254 816714 240490 816950 +rect 239934 816394 240170 816630 +rect 240254 816394 240490 816630 +rect 239934 780714 240170 780950 +rect 240254 780714 240490 780950 +rect 239934 780394 240170 780630 +rect 240254 780394 240490 780630 +rect 239934 744714 240170 744950 +rect 240254 744714 240490 744950 +rect 239934 744394 240170 744630 +rect 240254 744394 240490 744630 +rect 239934 708714 240170 708950 +rect 240254 708714 240490 708950 +rect 239934 708394 240170 708630 +rect 240254 708394 240490 708630 +rect 239934 672714 240170 672950 +rect 240254 672714 240490 672950 +rect 239934 672394 240170 672630 +rect 240254 672394 240490 672630 +rect 239934 636714 240170 636950 +rect 240254 636714 240490 636950 +rect 239934 636394 240170 636630 +rect 240254 636394 240490 636630 +rect 239934 600714 240170 600950 +rect 240254 600714 240490 600950 +rect 239934 600394 240170 600630 +rect 240254 600394 240490 600630 +rect 239934 564714 240170 564950 +rect 240254 564714 240490 564950 +rect 239934 564394 240170 564630 +rect 240254 564394 240490 564630 +rect 239934 528714 240170 528950 +rect 240254 528714 240490 528950 +rect 239934 528394 240170 528630 +rect 240254 528394 240490 528630 +rect 239934 492714 240170 492950 +rect 240254 492714 240490 492950 +rect 239934 492394 240170 492630 +rect 240254 492394 240490 492630 +rect 239934 456714 240170 456950 +rect 240254 456714 240490 456950 +rect 239934 456394 240170 456630 +rect 240254 456394 240490 456630 +rect 239934 420714 240170 420950 +rect 240254 420714 240490 420950 +rect 239934 420394 240170 420630 +rect 240254 420394 240490 420630 +rect 239934 384714 240170 384950 +rect 240254 384714 240490 384950 +rect 239934 384394 240170 384630 +rect 240254 384394 240490 384630 +rect 239934 348714 240170 348950 +rect 240254 348714 240490 348950 +rect 239934 348394 240170 348630 +rect 240254 348394 240490 348630 +rect 239934 312714 240170 312950 +rect 240254 312714 240490 312950 +rect 239934 312394 240170 312630 +rect 240254 312394 240490 312630 +rect 239934 276714 240170 276950 +rect 240254 276714 240490 276950 +rect 239934 276394 240170 276630 +rect 240254 276394 240490 276630 +rect 239934 240714 240170 240950 +rect 240254 240714 240490 240950 +rect 239934 240394 240170 240630 +rect 240254 240394 240490 240630 +rect 239934 204714 240170 204950 +rect 240254 204714 240490 204950 +rect 239934 204394 240170 204630 +rect 240254 204394 240490 204630 +rect 239934 168714 240170 168950 +rect 240254 168714 240490 168950 +rect 239934 168394 240170 168630 +rect 240254 168394 240490 168630 +rect 239934 132714 240170 132950 +rect 240254 132714 240490 132950 +rect 239934 132394 240170 132630 +rect 240254 132394 240490 132630 +rect 239934 96714 240170 96950 +rect 240254 96714 240490 96950 +rect 239934 96394 240170 96630 +rect 240254 96394 240490 96630 +rect 239934 60714 240170 60950 +rect 240254 60714 240490 60950 +rect 239934 60394 240170 60630 +rect 240254 60394 240490 60630 +rect 239934 24714 240170 24950 +rect 240254 24714 240490 24950 +rect 239934 24394 240170 24630 +rect 240254 24394 240490 24630 +rect 203934 7794 204170 8030 +rect 204254 7794 204490 8030 +rect 203934 7474 204170 7710 +rect 204254 7474 204490 7710 +rect 203934 7154 204170 7390 +rect 204254 7154 204490 7390 rect 264774 942222 265010 942458 rect 265094 942222 265330 942458 rect 264774 941902 265010 942138 @@ -34647,12 +60053,6 @@ rect 264774 11494 265010 11730 rect 265094 11494 265330 11730 rect 264774 11174 265010 11410 rect 265094 11174 265330 11410 -rect 304494 943562 304730 943798 -rect 304814 943562 305050 943798 -rect 304494 943242 304730 943478 -rect 304814 943242 305050 943478 -rect 304494 942922 304730 943158 -rect 304814 942922 305050 943158 rect 268494 917274 268730 917510 rect 268814 917274 269050 917510 rect 268494 916954 268730 917190 @@ -34757,12 +60157,250 @@ rect 268494 17274 268730 17510 rect 268814 17274 269050 17510 rect 268494 16954 268730 17190 rect 268814 16954 269050 17190 -rect 232494 10474 232730 10710 -rect 232814 10474 233050 10710 -rect 232494 10154 232730 10390 -rect 232814 10154 233050 10390 -rect 232494 9834 232730 10070 -rect 232814 9834 233050 10070 +rect 268494 10474 268730 10710 +rect 268814 10474 269050 10710 +rect 268494 10154 268730 10390 +rect 268814 10154 269050 10390 +rect 268494 9834 268730 10070 +rect 268814 9834 269050 10070 +rect 272214 920994 272450 921230 +rect 272534 920994 272770 921230 +rect 272214 920674 272450 920910 +rect 272534 920674 272770 920910 +rect 272214 884994 272450 885230 +rect 272534 884994 272770 885230 +rect 272214 884674 272450 884910 +rect 272534 884674 272770 884910 +rect 272214 848994 272450 849230 +rect 272534 848994 272770 849230 +rect 272214 848674 272450 848910 +rect 272534 848674 272770 848910 +rect 272214 812994 272450 813230 +rect 272534 812994 272770 813230 +rect 272214 812674 272450 812910 +rect 272534 812674 272770 812910 +rect 272214 776994 272450 777230 +rect 272534 776994 272770 777230 +rect 272214 776674 272450 776910 +rect 272534 776674 272770 776910 +rect 272214 740994 272450 741230 +rect 272534 740994 272770 741230 +rect 272214 740674 272450 740910 +rect 272534 740674 272770 740910 +rect 272214 704994 272450 705230 +rect 272534 704994 272770 705230 +rect 272214 704674 272450 704910 +rect 272534 704674 272770 704910 +rect 272214 668994 272450 669230 +rect 272534 668994 272770 669230 +rect 272214 668674 272450 668910 +rect 272534 668674 272770 668910 +rect 272214 632994 272450 633230 +rect 272534 632994 272770 633230 +rect 272214 632674 272450 632910 +rect 272534 632674 272770 632910 +rect 272214 596994 272450 597230 +rect 272534 596994 272770 597230 +rect 272214 596674 272450 596910 +rect 272534 596674 272770 596910 +rect 272214 560994 272450 561230 +rect 272534 560994 272770 561230 +rect 272214 560674 272450 560910 +rect 272534 560674 272770 560910 +rect 272214 524994 272450 525230 +rect 272534 524994 272770 525230 +rect 272214 524674 272450 524910 +rect 272534 524674 272770 524910 +rect 272214 488994 272450 489230 +rect 272534 488994 272770 489230 +rect 272214 488674 272450 488910 +rect 272534 488674 272770 488910 +rect 272214 452994 272450 453230 +rect 272534 452994 272770 453230 +rect 272214 452674 272450 452910 +rect 272534 452674 272770 452910 +rect 272214 416994 272450 417230 +rect 272534 416994 272770 417230 +rect 272214 416674 272450 416910 +rect 272534 416674 272770 416910 +rect 272214 380994 272450 381230 +rect 272534 380994 272770 381230 +rect 272214 380674 272450 380910 +rect 272534 380674 272770 380910 +rect 272214 344994 272450 345230 +rect 272534 344994 272770 345230 +rect 272214 344674 272450 344910 +rect 272534 344674 272770 344910 +rect 272214 308994 272450 309230 +rect 272534 308994 272770 309230 +rect 272214 308674 272450 308910 +rect 272534 308674 272770 308910 +rect 272214 272994 272450 273230 +rect 272534 272994 272770 273230 +rect 272214 272674 272450 272910 +rect 272534 272674 272770 272910 +rect 272214 236994 272450 237230 +rect 272534 236994 272770 237230 +rect 272214 236674 272450 236910 +rect 272534 236674 272770 236910 +rect 272214 200994 272450 201230 +rect 272534 200994 272770 201230 +rect 272214 200674 272450 200910 +rect 272534 200674 272770 200910 +rect 272214 164994 272450 165230 +rect 272534 164994 272770 165230 +rect 272214 164674 272450 164910 +rect 272534 164674 272770 164910 +rect 272214 128994 272450 129230 +rect 272534 128994 272770 129230 +rect 272214 128674 272450 128910 +rect 272534 128674 272770 128910 +rect 272214 92994 272450 93230 +rect 272534 92994 272770 93230 +rect 272214 92674 272450 92910 +rect 272534 92674 272770 92910 +rect 272214 56994 272450 57230 +rect 272534 56994 272770 57230 +rect 272214 56674 272450 56910 +rect 272534 56674 272770 56910 +rect 272214 20994 272450 21230 +rect 272534 20994 272770 21230 +rect 272214 20674 272450 20910 +rect 272534 20674 272770 20910 +rect 272214 9134 272450 9370 +rect 272534 9134 272770 9370 +rect 272214 8814 272450 9050 +rect 272534 8814 272770 9050 +rect 272214 8494 272450 8730 +rect 272534 8494 272770 8730 +rect 311934 946242 312170 946478 +rect 312254 946242 312490 946478 +rect 311934 945922 312170 946158 +rect 312254 945922 312490 946158 +rect 311934 945602 312170 945838 +rect 312254 945602 312490 945838 +rect 308214 944902 308450 945138 +rect 308534 944902 308770 945138 +rect 308214 944582 308450 944818 +rect 308534 944582 308770 944818 +rect 308214 944262 308450 944498 +rect 308534 944262 308770 944498 +rect 304494 943562 304730 943798 +rect 304814 943562 305050 943798 +rect 304494 943242 304730 943478 +rect 304814 943242 305050 943478 +rect 304494 942922 304730 943158 +rect 304814 942922 305050 943158 +rect 275934 924714 276170 924950 +rect 276254 924714 276490 924950 +rect 275934 924394 276170 924630 +rect 276254 924394 276490 924630 +rect 275934 888714 276170 888950 +rect 276254 888714 276490 888950 +rect 275934 888394 276170 888630 +rect 276254 888394 276490 888630 +rect 275934 852714 276170 852950 +rect 276254 852714 276490 852950 +rect 275934 852394 276170 852630 +rect 276254 852394 276490 852630 +rect 275934 816714 276170 816950 +rect 276254 816714 276490 816950 +rect 275934 816394 276170 816630 +rect 276254 816394 276490 816630 +rect 275934 780714 276170 780950 +rect 276254 780714 276490 780950 +rect 275934 780394 276170 780630 +rect 276254 780394 276490 780630 +rect 275934 744714 276170 744950 +rect 276254 744714 276490 744950 +rect 275934 744394 276170 744630 +rect 276254 744394 276490 744630 +rect 275934 708714 276170 708950 +rect 276254 708714 276490 708950 +rect 275934 708394 276170 708630 +rect 276254 708394 276490 708630 +rect 275934 672714 276170 672950 +rect 276254 672714 276490 672950 +rect 275934 672394 276170 672630 +rect 276254 672394 276490 672630 +rect 275934 636714 276170 636950 +rect 276254 636714 276490 636950 +rect 275934 636394 276170 636630 +rect 276254 636394 276490 636630 +rect 275934 600714 276170 600950 +rect 276254 600714 276490 600950 +rect 275934 600394 276170 600630 +rect 276254 600394 276490 600630 +rect 275934 564714 276170 564950 +rect 276254 564714 276490 564950 +rect 275934 564394 276170 564630 +rect 276254 564394 276490 564630 +rect 275934 528714 276170 528950 +rect 276254 528714 276490 528950 +rect 275934 528394 276170 528630 +rect 276254 528394 276490 528630 +rect 275934 492714 276170 492950 +rect 276254 492714 276490 492950 +rect 275934 492394 276170 492630 +rect 276254 492394 276490 492630 +rect 275934 456714 276170 456950 +rect 276254 456714 276490 456950 +rect 275934 456394 276170 456630 +rect 276254 456394 276490 456630 +rect 275934 420714 276170 420950 +rect 276254 420714 276490 420950 +rect 275934 420394 276170 420630 +rect 276254 420394 276490 420630 +rect 275934 384714 276170 384950 +rect 276254 384714 276490 384950 +rect 275934 384394 276170 384630 +rect 276254 384394 276490 384630 +rect 275934 348714 276170 348950 +rect 276254 348714 276490 348950 +rect 275934 348394 276170 348630 +rect 276254 348394 276490 348630 +rect 275934 312714 276170 312950 +rect 276254 312714 276490 312950 +rect 275934 312394 276170 312630 +rect 276254 312394 276490 312630 +rect 275934 276714 276170 276950 +rect 276254 276714 276490 276950 +rect 275934 276394 276170 276630 +rect 276254 276394 276490 276630 +rect 275934 240714 276170 240950 +rect 276254 240714 276490 240950 +rect 275934 240394 276170 240630 +rect 276254 240394 276490 240630 +rect 275934 204714 276170 204950 +rect 276254 204714 276490 204950 +rect 275934 204394 276170 204630 +rect 276254 204394 276490 204630 +rect 275934 168714 276170 168950 +rect 276254 168714 276490 168950 +rect 275934 168394 276170 168630 +rect 276254 168394 276490 168630 +rect 275934 132714 276170 132950 +rect 276254 132714 276490 132950 +rect 275934 132394 276170 132630 +rect 276254 132394 276490 132630 +rect 275934 96714 276170 96950 +rect 276254 96714 276490 96950 +rect 275934 96394 276170 96630 +rect 276254 96394 276490 96630 +rect 275934 60714 276170 60950 +rect 276254 60714 276490 60950 +rect 275934 60394 276170 60630 +rect 276254 60394 276490 60630 +rect 275934 24714 276170 24950 +rect 276254 24714 276490 24950 +rect 275934 24394 276170 24630 +rect 276254 24394 276490 24630 +rect 239934 7794 240170 8030 +rect 240254 7794 240490 8030 +rect 239934 7474 240170 7710 +rect 240254 7474 240490 7710 +rect 239934 7154 240170 7390 +rect 240254 7154 240490 7390 rect 300774 942222 301010 942458 rect 301094 942222 301330 942458 rect 300774 941902 301010 942138 @@ -34879,12 +60517,6 @@ rect 300774 11494 301010 11730 rect 301094 11494 301330 11730 rect 300774 11174 301010 11410 rect 301094 11174 301330 11410 -rect 340494 943562 340730 943798 -rect 340814 943562 341050 943798 -rect 340494 943242 340730 943478 -rect 340814 943242 341050 943478 -rect 340494 942922 340730 943158 -rect 340814 942922 341050 943158 rect 304494 917274 304730 917510 rect 304814 917274 305050 917510 rect 304494 916954 304730 917190 @@ -34989,12 +60621,250 @@ rect 304494 17274 304730 17510 rect 304814 17274 305050 17510 rect 304494 16954 304730 17190 rect 304814 16954 305050 17190 -rect 268494 10474 268730 10710 -rect 268814 10474 269050 10710 -rect 268494 10154 268730 10390 -rect 268814 10154 269050 10390 -rect 268494 9834 268730 10070 -rect 268814 9834 269050 10070 +rect 304494 10474 304730 10710 +rect 304814 10474 305050 10710 +rect 304494 10154 304730 10390 +rect 304814 10154 305050 10390 +rect 304494 9834 304730 10070 +rect 304814 9834 305050 10070 +rect 308214 920994 308450 921230 +rect 308534 920994 308770 921230 +rect 308214 920674 308450 920910 +rect 308534 920674 308770 920910 +rect 308214 884994 308450 885230 +rect 308534 884994 308770 885230 +rect 308214 884674 308450 884910 +rect 308534 884674 308770 884910 +rect 308214 848994 308450 849230 +rect 308534 848994 308770 849230 +rect 308214 848674 308450 848910 +rect 308534 848674 308770 848910 +rect 308214 812994 308450 813230 +rect 308534 812994 308770 813230 +rect 308214 812674 308450 812910 +rect 308534 812674 308770 812910 +rect 308214 776994 308450 777230 +rect 308534 776994 308770 777230 +rect 308214 776674 308450 776910 +rect 308534 776674 308770 776910 +rect 308214 740994 308450 741230 +rect 308534 740994 308770 741230 +rect 308214 740674 308450 740910 +rect 308534 740674 308770 740910 +rect 308214 704994 308450 705230 +rect 308534 704994 308770 705230 +rect 308214 704674 308450 704910 +rect 308534 704674 308770 704910 +rect 308214 668994 308450 669230 +rect 308534 668994 308770 669230 +rect 308214 668674 308450 668910 +rect 308534 668674 308770 668910 +rect 308214 632994 308450 633230 +rect 308534 632994 308770 633230 +rect 308214 632674 308450 632910 +rect 308534 632674 308770 632910 +rect 308214 596994 308450 597230 +rect 308534 596994 308770 597230 +rect 308214 596674 308450 596910 +rect 308534 596674 308770 596910 +rect 308214 560994 308450 561230 +rect 308534 560994 308770 561230 +rect 308214 560674 308450 560910 +rect 308534 560674 308770 560910 +rect 308214 524994 308450 525230 +rect 308534 524994 308770 525230 +rect 308214 524674 308450 524910 +rect 308534 524674 308770 524910 +rect 308214 488994 308450 489230 +rect 308534 488994 308770 489230 +rect 308214 488674 308450 488910 +rect 308534 488674 308770 488910 +rect 308214 452994 308450 453230 +rect 308534 452994 308770 453230 +rect 308214 452674 308450 452910 +rect 308534 452674 308770 452910 +rect 308214 416994 308450 417230 +rect 308534 416994 308770 417230 +rect 308214 416674 308450 416910 +rect 308534 416674 308770 416910 +rect 308214 380994 308450 381230 +rect 308534 380994 308770 381230 +rect 308214 380674 308450 380910 +rect 308534 380674 308770 380910 +rect 308214 344994 308450 345230 +rect 308534 344994 308770 345230 +rect 308214 344674 308450 344910 +rect 308534 344674 308770 344910 +rect 308214 308994 308450 309230 +rect 308534 308994 308770 309230 +rect 308214 308674 308450 308910 +rect 308534 308674 308770 308910 +rect 308214 272994 308450 273230 +rect 308534 272994 308770 273230 +rect 308214 272674 308450 272910 +rect 308534 272674 308770 272910 +rect 308214 236994 308450 237230 +rect 308534 236994 308770 237230 +rect 308214 236674 308450 236910 +rect 308534 236674 308770 236910 +rect 308214 200994 308450 201230 +rect 308534 200994 308770 201230 +rect 308214 200674 308450 200910 +rect 308534 200674 308770 200910 +rect 308214 164994 308450 165230 +rect 308534 164994 308770 165230 +rect 308214 164674 308450 164910 +rect 308534 164674 308770 164910 +rect 308214 128994 308450 129230 +rect 308534 128994 308770 129230 +rect 308214 128674 308450 128910 +rect 308534 128674 308770 128910 +rect 308214 92994 308450 93230 +rect 308534 92994 308770 93230 +rect 308214 92674 308450 92910 +rect 308534 92674 308770 92910 +rect 308214 56994 308450 57230 +rect 308534 56994 308770 57230 +rect 308214 56674 308450 56910 +rect 308534 56674 308770 56910 +rect 308214 20994 308450 21230 +rect 308534 20994 308770 21230 +rect 308214 20674 308450 20910 +rect 308534 20674 308770 20910 +rect 308214 9134 308450 9370 +rect 308534 9134 308770 9370 +rect 308214 8814 308450 9050 +rect 308534 8814 308770 9050 +rect 308214 8494 308450 8730 +rect 308534 8494 308770 8730 +rect 347934 946242 348170 946478 +rect 348254 946242 348490 946478 +rect 347934 945922 348170 946158 +rect 348254 945922 348490 946158 +rect 347934 945602 348170 945838 +rect 348254 945602 348490 945838 +rect 344214 944902 344450 945138 +rect 344534 944902 344770 945138 +rect 344214 944582 344450 944818 +rect 344534 944582 344770 944818 +rect 344214 944262 344450 944498 +rect 344534 944262 344770 944498 +rect 340494 943562 340730 943798 +rect 340814 943562 341050 943798 +rect 340494 943242 340730 943478 +rect 340814 943242 341050 943478 +rect 340494 942922 340730 943158 +rect 340814 942922 341050 943158 +rect 311934 924714 312170 924950 +rect 312254 924714 312490 924950 +rect 311934 924394 312170 924630 +rect 312254 924394 312490 924630 +rect 311934 888714 312170 888950 +rect 312254 888714 312490 888950 +rect 311934 888394 312170 888630 +rect 312254 888394 312490 888630 +rect 311934 852714 312170 852950 +rect 312254 852714 312490 852950 +rect 311934 852394 312170 852630 +rect 312254 852394 312490 852630 +rect 311934 816714 312170 816950 +rect 312254 816714 312490 816950 +rect 311934 816394 312170 816630 +rect 312254 816394 312490 816630 +rect 311934 780714 312170 780950 +rect 312254 780714 312490 780950 +rect 311934 780394 312170 780630 +rect 312254 780394 312490 780630 +rect 311934 744714 312170 744950 +rect 312254 744714 312490 744950 +rect 311934 744394 312170 744630 +rect 312254 744394 312490 744630 +rect 311934 708714 312170 708950 +rect 312254 708714 312490 708950 +rect 311934 708394 312170 708630 +rect 312254 708394 312490 708630 +rect 311934 672714 312170 672950 +rect 312254 672714 312490 672950 +rect 311934 672394 312170 672630 +rect 312254 672394 312490 672630 +rect 311934 636714 312170 636950 +rect 312254 636714 312490 636950 +rect 311934 636394 312170 636630 +rect 312254 636394 312490 636630 +rect 311934 600714 312170 600950 +rect 312254 600714 312490 600950 +rect 311934 600394 312170 600630 +rect 312254 600394 312490 600630 +rect 311934 564714 312170 564950 +rect 312254 564714 312490 564950 +rect 311934 564394 312170 564630 +rect 312254 564394 312490 564630 +rect 311934 528714 312170 528950 +rect 312254 528714 312490 528950 +rect 311934 528394 312170 528630 +rect 312254 528394 312490 528630 +rect 311934 492714 312170 492950 +rect 312254 492714 312490 492950 +rect 311934 492394 312170 492630 +rect 312254 492394 312490 492630 +rect 311934 456714 312170 456950 +rect 312254 456714 312490 456950 +rect 311934 456394 312170 456630 +rect 312254 456394 312490 456630 +rect 311934 420714 312170 420950 +rect 312254 420714 312490 420950 +rect 311934 420394 312170 420630 +rect 312254 420394 312490 420630 +rect 311934 384714 312170 384950 +rect 312254 384714 312490 384950 +rect 311934 384394 312170 384630 +rect 312254 384394 312490 384630 +rect 311934 348714 312170 348950 +rect 312254 348714 312490 348950 +rect 311934 348394 312170 348630 +rect 312254 348394 312490 348630 +rect 311934 312714 312170 312950 +rect 312254 312714 312490 312950 +rect 311934 312394 312170 312630 +rect 312254 312394 312490 312630 +rect 311934 276714 312170 276950 +rect 312254 276714 312490 276950 +rect 311934 276394 312170 276630 +rect 312254 276394 312490 276630 +rect 311934 240714 312170 240950 +rect 312254 240714 312490 240950 +rect 311934 240394 312170 240630 +rect 312254 240394 312490 240630 +rect 311934 204714 312170 204950 +rect 312254 204714 312490 204950 +rect 311934 204394 312170 204630 +rect 312254 204394 312490 204630 +rect 311934 168714 312170 168950 +rect 312254 168714 312490 168950 +rect 311934 168394 312170 168630 +rect 312254 168394 312490 168630 +rect 311934 132714 312170 132950 +rect 312254 132714 312490 132950 +rect 311934 132394 312170 132630 +rect 312254 132394 312490 132630 +rect 311934 96714 312170 96950 +rect 312254 96714 312490 96950 +rect 311934 96394 312170 96630 +rect 312254 96394 312490 96630 +rect 311934 60714 312170 60950 +rect 312254 60714 312490 60950 +rect 311934 60394 312170 60630 +rect 312254 60394 312490 60630 +rect 311934 24714 312170 24950 +rect 312254 24714 312490 24950 +rect 311934 24394 312170 24630 +rect 312254 24394 312490 24630 +rect 275934 7794 276170 8030 +rect 276254 7794 276490 8030 +rect 275934 7474 276170 7710 +rect 276254 7474 276490 7710 +rect 275934 7154 276170 7390 +rect 276254 7154 276490 7390 rect 336774 942222 337010 942458 rect 337094 942222 337330 942458 rect 336774 941902 337010 942138 @@ -35111,12 +60981,6 @@ rect 336774 11494 337010 11730 rect 337094 11494 337330 11730 rect 336774 11174 337010 11410 rect 337094 11174 337330 11410 -rect 376494 943562 376730 943798 -rect 376814 943562 377050 943798 -rect 376494 943242 376730 943478 -rect 376814 943242 377050 943478 -rect 376494 942922 376730 943158 -rect 376814 942922 377050 943158 rect 340494 917274 340730 917510 rect 340814 917274 341050 917510 rect 340494 916954 340730 917190 @@ -35221,12 +61085,250 @@ rect 340494 17274 340730 17510 rect 340814 17274 341050 17510 rect 340494 16954 340730 17190 rect 340814 16954 341050 17190 -rect 304494 10474 304730 10710 -rect 304814 10474 305050 10710 -rect 304494 10154 304730 10390 -rect 304814 10154 305050 10390 -rect 304494 9834 304730 10070 -rect 304814 9834 305050 10070 +rect 340494 10474 340730 10710 +rect 340814 10474 341050 10710 +rect 340494 10154 340730 10390 +rect 340814 10154 341050 10390 +rect 340494 9834 340730 10070 +rect 340814 9834 341050 10070 +rect 344214 920994 344450 921230 +rect 344534 920994 344770 921230 +rect 344214 920674 344450 920910 +rect 344534 920674 344770 920910 +rect 344214 884994 344450 885230 +rect 344534 884994 344770 885230 +rect 344214 884674 344450 884910 +rect 344534 884674 344770 884910 +rect 344214 848994 344450 849230 +rect 344534 848994 344770 849230 +rect 344214 848674 344450 848910 +rect 344534 848674 344770 848910 +rect 344214 812994 344450 813230 +rect 344534 812994 344770 813230 +rect 344214 812674 344450 812910 +rect 344534 812674 344770 812910 +rect 344214 776994 344450 777230 +rect 344534 776994 344770 777230 +rect 344214 776674 344450 776910 +rect 344534 776674 344770 776910 +rect 344214 740994 344450 741230 +rect 344534 740994 344770 741230 +rect 344214 740674 344450 740910 +rect 344534 740674 344770 740910 +rect 344214 704994 344450 705230 +rect 344534 704994 344770 705230 +rect 344214 704674 344450 704910 +rect 344534 704674 344770 704910 +rect 344214 668994 344450 669230 +rect 344534 668994 344770 669230 +rect 344214 668674 344450 668910 +rect 344534 668674 344770 668910 +rect 344214 632994 344450 633230 +rect 344534 632994 344770 633230 +rect 344214 632674 344450 632910 +rect 344534 632674 344770 632910 +rect 344214 596994 344450 597230 +rect 344534 596994 344770 597230 +rect 344214 596674 344450 596910 +rect 344534 596674 344770 596910 +rect 344214 560994 344450 561230 +rect 344534 560994 344770 561230 +rect 344214 560674 344450 560910 +rect 344534 560674 344770 560910 +rect 344214 524994 344450 525230 +rect 344534 524994 344770 525230 +rect 344214 524674 344450 524910 +rect 344534 524674 344770 524910 +rect 344214 488994 344450 489230 +rect 344534 488994 344770 489230 +rect 344214 488674 344450 488910 +rect 344534 488674 344770 488910 +rect 344214 452994 344450 453230 +rect 344534 452994 344770 453230 +rect 344214 452674 344450 452910 +rect 344534 452674 344770 452910 +rect 344214 416994 344450 417230 +rect 344534 416994 344770 417230 +rect 344214 416674 344450 416910 +rect 344534 416674 344770 416910 +rect 344214 380994 344450 381230 +rect 344534 380994 344770 381230 +rect 344214 380674 344450 380910 +rect 344534 380674 344770 380910 +rect 344214 344994 344450 345230 +rect 344534 344994 344770 345230 +rect 344214 344674 344450 344910 +rect 344534 344674 344770 344910 +rect 344214 308994 344450 309230 +rect 344534 308994 344770 309230 +rect 344214 308674 344450 308910 +rect 344534 308674 344770 308910 +rect 344214 272994 344450 273230 +rect 344534 272994 344770 273230 +rect 344214 272674 344450 272910 +rect 344534 272674 344770 272910 +rect 344214 236994 344450 237230 +rect 344534 236994 344770 237230 +rect 344214 236674 344450 236910 +rect 344534 236674 344770 236910 +rect 344214 200994 344450 201230 +rect 344534 200994 344770 201230 +rect 344214 200674 344450 200910 +rect 344534 200674 344770 200910 +rect 344214 164994 344450 165230 +rect 344534 164994 344770 165230 +rect 344214 164674 344450 164910 +rect 344534 164674 344770 164910 +rect 344214 128994 344450 129230 +rect 344534 128994 344770 129230 +rect 344214 128674 344450 128910 +rect 344534 128674 344770 128910 +rect 344214 92994 344450 93230 +rect 344534 92994 344770 93230 +rect 344214 92674 344450 92910 +rect 344534 92674 344770 92910 +rect 344214 56994 344450 57230 +rect 344534 56994 344770 57230 +rect 344214 56674 344450 56910 +rect 344534 56674 344770 56910 +rect 344214 20994 344450 21230 +rect 344534 20994 344770 21230 +rect 344214 20674 344450 20910 +rect 344534 20674 344770 20910 +rect 344214 9134 344450 9370 +rect 344534 9134 344770 9370 +rect 344214 8814 344450 9050 +rect 344534 8814 344770 9050 +rect 344214 8494 344450 8730 +rect 344534 8494 344770 8730 +rect 383934 946242 384170 946478 +rect 384254 946242 384490 946478 +rect 383934 945922 384170 946158 +rect 384254 945922 384490 946158 +rect 383934 945602 384170 945838 +rect 384254 945602 384490 945838 +rect 380214 944902 380450 945138 +rect 380534 944902 380770 945138 +rect 380214 944582 380450 944818 +rect 380534 944582 380770 944818 +rect 380214 944262 380450 944498 +rect 380534 944262 380770 944498 +rect 376494 943562 376730 943798 +rect 376814 943562 377050 943798 +rect 376494 943242 376730 943478 +rect 376814 943242 377050 943478 +rect 376494 942922 376730 943158 +rect 376814 942922 377050 943158 +rect 347934 924714 348170 924950 +rect 348254 924714 348490 924950 +rect 347934 924394 348170 924630 +rect 348254 924394 348490 924630 +rect 347934 888714 348170 888950 +rect 348254 888714 348490 888950 +rect 347934 888394 348170 888630 +rect 348254 888394 348490 888630 +rect 347934 852714 348170 852950 +rect 348254 852714 348490 852950 +rect 347934 852394 348170 852630 +rect 348254 852394 348490 852630 +rect 347934 816714 348170 816950 +rect 348254 816714 348490 816950 +rect 347934 816394 348170 816630 +rect 348254 816394 348490 816630 +rect 347934 780714 348170 780950 +rect 348254 780714 348490 780950 +rect 347934 780394 348170 780630 +rect 348254 780394 348490 780630 +rect 347934 744714 348170 744950 +rect 348254 744714 348490 744950 +rect 347934 744394 348170 744630 +rect 348254 744394 348490 744630 +rect 347934 708714 348170 708950 +rect 348254 708714 348490 708950 +rect 347934 708394 348170 708630 +rect 348254 708394 348490 708630 +rect 347934 672714 348170 672950 +rect 348254 672714 348490 672950 +rect 347934 672394 348170 672630 +rect 348254 672394 348490 672630 +rect 347934 636714 348170 636950 +rect 348254 636714 348490 636950 +rect 347934 636394 348170 636630 +rect 348254 636394 348490 636630 +rect 347934 600714 348170 600950 +rect 348254 600714 348490 600950 +rect 347934 600394 348170 600630 +rect 348254 600394 348490 600630 +rect 347934 564714 348170 564950 +rect 348254 564714 348490 564950 +rect 347934 564394 348170 564630 +rect 348254 564394 348490 564630 +rect 347934 528714 348170 528950 +rect 348254 528714 348490 528950 +rect 347934 528394 348170 528630 +rect 348254 528394 348490 528630 +rect 347934 492714 348170 492950 +rect 348254 492714 348490 492950 +rect 347934 492394 348170 492630 +rect 348254 492394 348490 492630 +rect 347934 456714 348170 456950 +rect 348254 456714 348490 456950 +rect 347934 456394 348170 456630 +rect 348254 456394 348490 456630 +rect 347934 420714 348170 420950 +rect 348254 420714 348490 420950 +rect 347934 420394 348170 420630 +rect 348254 420394 348490 420630 +rect 347934 384714 348170 384950 +rect 348254 384714 348490 384950 +rect 347934 384394 348170 384630 +rect 348254 384394 348490 384630 +rect 347934 348714 348170 348950 +rect 348254 348714 348490 348950 +rect 347934 348394 348170 348630 +rect 348254 348394 348490 348630 +rect 347934 312714 348170 312950 +rect 348254 312714 348490 312950 +rect 347934 312394 348170 312630 +rect 348254 312394 348490 312630 +rect 347934 276714 348170 276950 +rect 348254 276714 348490 276950 +rect 347934 276394 348170 276630 +rect 348254 276394 348490 276630 +rect 347934 240714 348170 240950 +rect 348254 240714 348490 240950 +rect 347934 240394 348170 240630 +rect 348254 240394 348490 240630 +rect 347934 204714 348170 204950 +rect 348254 204714 348490 204950 +rect 347934 204394 348170 204630 +rect 348254 204394 348490 204630 +rect 347934 168714 348170 168950 +rect 348254 168714 348490 168950 +rect 347934 168394 348170 168630 +rect 348254 168394 348490 168630 +rect 347934 132714 348170 132950 +rect 348254 132714 348490 132950 +rect 347934 132394 348170 132630 +rect 348254 132394 348490 132630 +rect 347934 96714 348170 96950 +rect 348254 96714 348490 96950 +rect 347934 96394 348170 96630 +rect 348254 96394 348490 96630 +rect 347934 60714 348170 60950 +rect 348254 60714 348490 60950 +rect 347934 60394 348170 60630 +rect 348254 60394 348490 60630 +rect 347934 24714 348170 24950 +rect 348254 24714 348490 24950 +rect 347934 24394 348170 24630 +rect 348254 24394 348490 24630 +rect 311934 7794 312170 8030 +rect 312254 7794 312490 8030 +rect 311934 7474 312170 7710 +rect 312254 7474 312490 7710 +rect 311934 7154 312170 7390 +rect 312254 7154 312490 7390 rect 372774 942222 373010 942458 rect 373094 942222 373330 942458 rect 372774 941902 373010 942138 @@ -35343,12 +61445,6 @@ rect 372774 11494 373010 11730 rect 373094 11494 373330 11730 rect 372774 11174 373010 11410 rect 373094 11174 373330 11410 -rect 412494 943562 412730 943798 -rect 412814 943562 413050 943798 -rect 412494 943242 412730 943478 -rect 412814 943242 413050 943478 -rect 412494 942922 412730 943158 -rect 412814 942922 413050 943158 rect 376494 917274 376730 917510 rect 376814 917274 377050 917510 rect 376494 916954 376730 917190 @@ -35453,12 +61549,250 @@ rect 376494 17274 376730 17510 rect 376814 17274 377050 17510 rect 376494 16954 376730 17190 rect 376814 16954 377050 17190 -rect 340494 10474 340730 10710 -rect 340814 10474 341050 10710 -rect 340494 10154 340730 10390 -rect 340814 10154 341050 10390 -rect 340494 9834 340730 10070 -rect 340814 9834 341050 10070 +rect 376494 10474 376730 10710 +rect 376814 10474 377050 10710 +rect 376494 10154 376730 10390 +rect 376814 10154 377050 10390 +rect 376494 9834 376730 10070 +rect 376814 9834 377050 10070 +rect 380214 920994 380450 921230 +rect 380534 920994 380770 921230 +rect 380214 920674 380450 920910 +rect 380534 920674 380770 920910 +rect 380214 884994 380450 885230 +rect 380534 884994 380770 885230 +rect 380214 884674 380450 884910 +rect 380534 884674 380770 884910 +rect 380214 848994 380450 849230 +rect 380534 848994 380770 849230 +rect 380214 848674 380450 848910 +rect 380534 848674 380770 848910 +rect 380214 812994 380450 813230 +rect 380534 812994 380770 813230 +rect 380214 812674 380450 812910 +rect 380534 812674 380770 812910 +rect 380214 776994 380450 777230 +rect 380534 776994 380770 777230 +rect 380214 776674 380450 776910 +rect 380534 776674 380770 776910 +rect 380214 740994 380450 741230 +rect 380534 740994 380770 741230 +rect 380214 740674 380450 740910 +rect 380534 740674 380770 740910 +rect 380214 704994 380450 705230 +rect 380534 704994 380770 705230 +rect 380214 704674 380450 704910 +rect 380534 704674 380770 704910 +rect 380214 668994 380450 669230 +rect 380534 668994 380770 669230 +rect 380214 668674 380450 668910 +rect 380534 668674 380770 668910 +rect 380214 632994 380450 633230 +rect 380534 632994 380770 633230 +rect 380214 632674 380450 632910 +rect 380534 632674 380770 632910 +rect 380214 596994 380450 597230 +rect 380534 596994 380770 597230 +rect 380214 596674 380450 596910 +rect 380534 596674 380770 596910 +rect 380214 560994 380450 561230 +rect 380534 560994 380770 561230 +rect 380214 560674 380450 560910 +rect 380534 560674 380770 560910 +rect 380214 524994 380450 525230 +rect 380534 524994 380770 525230 +rect 380214 524674 380450 524910 +rect 380534 524674 380770 524910 +rect 380214 488994 380450 489230 +rect 380534 488994 380770 489230 +rect 380214 488674 380450 488910 +rect 380534 488674 380770 488910 +rect 380214 452994 380450 453230 +rect 380534 452994 380770 453230 +rect 380214 452674 380450 452910 +rect 380534 452674 380770 452910 +rect 380214 416994 380450 417230 +rect 380534 416994 380770 417230 +rect 380214 416674 380450 416910 +rect 380534 416674 380770 416910 +rect 380214 380994 380450 381230 +rect 380534 380994 380770 381230 +rect 380214 380674 380450 380910 +rect 380534 380674 380770 380910 +rect 380214 344994 380450 345230 +rect 380534 344994 380770 345230 +rect 380214 344674 380450 344910 +rect 380534 344674 380770 344910 +rect 380214 308994 380450 309230 +rect 380534 308994 380770 309230 +rect 380214 308674 380450 308910 +rect 380534 308674 380770 308910 +rect 380214 272994 380450 273230 +rect 380534 272994 380770 273230 +rect 380214 272674 380450 272910 +rect 380534 272674 380770 272910 +rect 380214 236994 380450 237230 +rect 380534 236994 380770 237230 +rect 380214 236674 380450 236910 +rect 380534 236674 380770 236910 +rect 380214 200994 380450 201230 +rect 380534 200994 380770 201230 +rect 380214 200674 380450 200910 +rect 380534 200674 380770 200910 +rect 380214 164994 380450 165230 +rect 380534 164994 380770 165230 +rect 380214 164674 380450 164910 +rect 380534 164674 380770 164910 +rect 380214 128994 380450 129230 +rect 380534 128994 380770 129230 +rect 380214 128674 380450 128910 +rect 380534 128674 380770 128910 +rect 380214 92994 380450 93230 +rect 380534 92994 380770 93230 +rect 380214 92674 380450 92910 +rect 380534 92674 380770 92910 +rect 380214 56994 380450 57230 +rect 380534 56994 380770 57230 +rect 380214 56674 380450 56910 +rect 380534 56674 380770 56910 +rect 380214 20994 380450 21230 +rect 380534 20994 380770 21230 +rect 380214 20674 380450 20910 +rect 380534 20674 380770 20910 +rect 380214 9134 380450 9370 +rect 380534 9134 380770 9370 +rect 380214 8814 380450 9050 +rect 380534 8814 380770 9050 +rect 380214 8494 380450 8730 +rect 380534 8494 380770 8730 +rect 419934 946242 420170 946478 +rect 420254 946242 420490 946478 +rect 419934 945922 420170 946158 +rect 420254 945922 420490 946158 +rect 419934 945602 420170 945838 +rect 420254 945602 420490 945838 +rect 416214 944902 416450 945138 +rect 416534 944902 416770 945138 +rect 416214 944582 416450 944818 +rect 416534 944582 416770 944818 +rect 416214 944262 416450 944498 +rect 416534 944262 416770 944498 +rect 412494 943562 412730 943798 +rect 412814 943562 413050 943798 +rect 412494 943242 412730 943478 +rect 412814 943242 413050 943478 +rect 412494 942922 412730 943158 +rect 412814 942922 413050 943158 +rect 383934 924714 384170 924950 +rect 384254 924714 384490 924950 +rect 383934 924394 384170 924630 +rect 384254 924394 384490 924630 +rect 383934 888714 384170 888950 +rect 384254 888714 384490 888950 +rect 383934 888394 384170 888630 +rect 384254 888394 384490 888630 +rect 383934 852714 384170 852950 +rect 384254 852714 384490 852950 +rect 383934 852394 384170 852630 +rect 384254 852394 384490 852630 +rect 383934 816714 384170 816950 +rect 384254 816714 384490 816950 +rect 383934 816394 384170 816630 +rect 384254 816394 384490 816630 +rect 383934 780714 384170 780950 +rect 384254 780714 384490 780950 +rect 383934 780394 384170 780630 +rect 384254 780394 384490 780630 +rect 383934 744714 384170 744950 +rect 384254 744714 384490 744950 +rect 383934 744394 384170 744630 +rect 384254 744394 384490 744630 +rect 383934 708714 384170 708950 +rect 384254 708714 384490 708950 +rect 383934 708394 384170 708630 +rect 384254 708394 384490 708630 +rect 383934 672714 384170 672950 +rect 384254 672714 384490 672950 +rect 383934 672394 384170 672630 +rect 384254 672394 384490 672630 +rect 383934 636714 384170 636950 +rect 384254 636714 384490 636950 +rect 383934 636394 384170 636630 +rect 384254 636394 384490 636630 +rect 383934 600714 384170 600950 +rect 384254 600714 384490 600950 +rect 383934 600394 384170 600630 +rect 384254 600394 384490 600630 +rect 383934 564714 384170 564950 +rect 384254 564714 384490 564950 +rect 383934 564394 384170 564630 +rect 384254 564394 384490 564630 +rect 383934 528714 384170 528950 +rect 384254 528714 384490 528950 +rect 383934 528394 384170 528630 +rect 384254 528394 384490 528630 +rect 383934 492714 384170 492950 +rect 384254 492714 384490 492950 +rect 383934 492394 384170 492630 +rect 384254 492394 384490 492630 +rect 383934 456714 384170 456950 +rect 384254 456714 384490 456950 +rect 383934 456394 384170 456630 +rect 384254 456394 384490 456630 +rect 383934 420714 384170 420950 +rect 384254 420714 384490 420950 +rect 383934 420394 384170 420630 +rect 384254 420394 384490 420630 +rect 383934 384714 384170 384950 +rect 384254 384714 384490 384950 +rect 383934 384394 384170 384630 +rect 384254 384394 384490 384630 +rect 383934 348714 384170 348950 +rect 384254 348714 384490 348950 +rect 383934 348394 384170 348630 +rect 384254 348394 384490 348630 +rect 383934 312714 384170 312950 +rect 384254 312714 384490 312950 +rect 383934 312394 384170 312630 +rect 384254 312394 384490 312630 +rect 383934 276714 384170 276950 +rect 384254 276714 384490 276950 +rect 383934 276394 384170 276630 +rect 384254 276394 384490 276630 +rect 383934 240714 384170 240950 +rect 384254 240714 384490 240950 +rect 383934 240394 384170 240630 +rect 384254 240394 384490 240630 +rect 383934 204714 384170 204950 +rect 384254 204714 384490 204950 +rect 383934 204394 384170 204630 +rect 384254 204394 384490 204630 +rect 383934 168714 384170 168950 +rect 384254 168714 384490 168950 +rect 383934 168394 384170 168630 +rect 384254 168394 384490 168630 +rect 383934 132714 384170 132950 +rect 384254 132714 384490 132950 +rect 383934 132394 384170 132630 +rect 384254 132394 384490 132630 +rect 383934 96714 384170 96950 +rect 384254 96714 384490 96950 +rect 383934 96394 384170 96630 +rect 384254 96394 384490 96630 +rect 383934 60714 384170 60950 +rect 384254 60714 384490 60950 +rect 383934 60394 384170 60630 +rect 384254 60394 384490 60630 +rect 383934 24714 384170 24950 +rect 384254 24714 384490 24950 +rect 383934 24394 384170 24630 +rect 384254 24394 384490 24630 +rect 347934 7794 348170 8030 +rect 348254 7794 348490 8030 +rect 347934 7474 348170 7710 +rect 348254 7474 348490 7710 +rect 347934 7154 348170 7390 +rect 348254 7154 348490 7390 rect 408774 942222 409010 942458 rect 409094 942222 409330 942458 rect 408774 941902 409010 942138 @@ -35575,12 +61909,6 @@ rect 408774 11494 409010 11730 rect 409094 11494 409330 11730 rect 408774 11174 409010 11410 rect 409094 11174 409330 11410 -rect 448494 943562 448730 943798 -rect 448814 943562 449050 943798 -rect 448494 943242 448730 943478 -rect 448814 943242 449050 943478 -rect 448494 942922 448730 943158 -rect 448814 942922 449050 943158 rect 412494 917274 412730 917510 rect 412814 917274 413050 917510 rect 412494 916954 412730 917190 @@ -35685,12 +62013,250 @@ rect 412494 17274 412730 17510 rect 412814 17274 413050 17510 rect 412494 16954 412730 17190 rect 412814 16954 413050 17190 -rect 376494 10474 376730 10710 -rect 376814 10474 377050 10710 -rect 376494 10154 376730 10390 -rect 376814 10154 377050 10390 -rect 376494 9834 376730 10070 -rect 376814 9834 377050 10070 +rect 412494 10474 412730 10710 +rect 412814 10474 413050 10710 +rect 412494 10154 412730 10390 +rect 412814 10154 413050 10390 +rect 412494 9834 412730 10070 +rect 412814 9834 413050 10070 +rect 416214 920994 416450 921230 +rect 416534 920994 416770 921230 +rect 416214 920674 416450 920910 +rect 416534 920674 416770 920910 +rect 416214 884994 416450 885230 +rect 416534 884994 416770 885230 +rect 416214 884674 416450 884910 +rect 416534 884674 416770 884910 +rect 416214 848994 416450 849230 +rect 416534 848994 416770 849230 +rect 416214 848674 416450 848910 +rect 416534 848674 416770 848910 +rect 416214 812994 416450 813230 +rect 416534 812994 416770 813230 +rect 416214 812674 416450 812910 +rect 416534 812674 416770 812910 +rect 416214 776994 416450 777230 +rect 416534 776994 416770 777230 +rect 416214 776674 416450 776910 +rect 416534 776674 416770 776910 +rect 416214 740994 416450 741230 +rect 416534 740994 416770 741230 +rect 416214 740674 416450 740910 +rect 416534 740674 416770 740910 +rect 416214 704994 416450 705230 +rect 416534 704994 416770 705230 +rect 416214 704674 416450 704910 +rect 416534 704674 416770 704910 +rect 416214 668994 416450 669230 +rect 416534 668994 416770 669230 +rect 416214 668674 416450 668910 +rect 416534 668674 416770 668910 +rect 416214 632994 416450 633230 +rect 416534 632994 416770 633230 +rect 416214 632674 416450 632910 +rect 416534 632674 416770 632910 +rect 416214 596994 416450 597230 +rect 416534 596994 416770 597230 +rect 416214 596674 416450 596910 +rect 416534 596674 416770 596910 +rect 416214 560994 416450 561230 +rect 416534 560994 416770 561230 +rect 416214 560674 416450 560910 +rect 416534 560674 416770 560910 +rect 416214 524994 416450 525230 +rect 416534 524994 416770 525230 +rect 416214 524674 416450 524910 +rect 416534 524674 416770 524910 +rect 416214 488994 416450 489230 +rect 416534 488994 416770 489230 +rect 416214 488674 416450 488910 +rect 416534 488674 416770 488910 +rect 416214 452994 416450 453230 +rect 416534 452994 416770 453230 +rect 416214 452674 416450 452910 +rect 416534 452674 416770 452910 +rect 416214 416994 416450 417230 +rect 416534 416994 416770 417230 +rect 416214 416674 416450 416910 +rect 416534 416674 416770 416910 +rect 416214 380994 416450 381230 +rect 416534 380994 416770 381230 +rect 416214 380674 416450 380910 +rect 416534 380674 416770 380910 +rect 416214 344994 416450 345230 +rect 416534 344994 416770 345230 +rect 416214 344674 416450 344910 +rect 416534 344674 416770 344910 +rect 416214 308994 416450 309230 +rect 416534 308994 416770 309230 +rect 416214 308674 416450 308910 +rect 416534 308674 416770 308910 +rect 416214 272994 416450 273230 +rect 416534 272994 416770 273230 +rect 416214 272674 416450 272910 +rect 416534 272674 416770 272910 +rect 416214 236994 416450 237230 +rect 416534 236994 416770 237230 +rect 416214 236674 416450 236910 +rect 416534 236674 416770 236910 +rect 416214 200994 416450 201230 +rect 416534 200994 416770 201230 +rect 416214 200674 416450 200910 +rect 416534 200674 416770 200910 +rect 416214 164994 416450 165230 +rect 416534 164994 416770 165230 +rect 416214 164674 416450 164910 +rect 416534 164674 416770 164910 +rect 416214 128994 416450 129230 +rect 416534 128994 416770 129230 +rect 416214 128674 416450 128910 +rect 416534 128674 416770 128910 +rect 416214 92994 416450 93230 +rect 416534 92994 416770 93230 +rect 416214 92674 416450 92910 +rect 416534 92674 416770 92910 +rect 416214 56994 416450 57230 +rect 416534 56994 416770 57230 +rect 416214 56674 416450 56910 +rect 416534 56674 416770 56910 +rect 416214 20994 416450 21230 +rect 416534 20994 416770 21230 +rect 416214 20674 416450 20910 +rect 416534 20674 416770 20910 +rect 416214 9134 416450 9370 +rect 416534 9134 416770 9370 +rect 416214 8814 416450 9050 +rect 416534 8814 416770 9050 +rect 416214 8494 416450 8730 +rect 416534 8494 416770 8730 +rect 455934 946242 456170 946478 +rect 456254 946242 456490 946478 +rect 455934 945922 456170 946158 +rect 456254 945922 456490 946158 +rect 455934 945602 456170 945838 +rect 456254 945602 456490 945838 +rect 452214 944902 452450 945138 +rect 452534 944902 452770 945138 +rect 452214 944582 452450 944818 +rect 452534 944582 452770 944818 +rect 452214 944262 452450 944498 +rect 452534 944262 452770 944498 +rect 448494 943562 448730 943798 +rect 448814 943562 449050 943798 +rect 448494 943242 448730 943478 +rect 448814 943242 449050 943478 +rect 448494 942922 448730 943158 +rect 448814 942922 449050 943158 +rect 419934 924714 420170 924950 +rect 420254 924714 420490 924950 +rect 419934 924394 420170 924630 +rect 420254 924394 420490 924630 +rect 419934 888714 420170 888950 +rect 420254 888714 420490 888950 +rect 419934 888394 420170 888630 +rect 420254 888394 420490 888630 +rect 419934 852714 420170 852950 +rect 420254 852714 420490 852950 +rect 419934 852394 420170 852630 +rect 420254 852394 420490 852630 +rect 419934 816714 420170 816950 +rect 420254 816714 420490 816950 +rect 419934 816394 420170 816630 +rect 420254 816394 420490 816630 +rect 419934 780714 420170 780950 +rect 420254 780714 420490 780950 +rect 419934 780394 420170 780630 +rect 420254 780394 420490 780630 +rect 419934 744714 420170 744950 +rect 420254 744714 420490 744950 +rect 419934 744394 420170 744630 +rect 420254 744394 420490 744630 +rect 419934 708714 420170 708950 +rect 420254 708714 420490 708950 +rect 419934 708394 420170 708630 +rect 420254 708394 420490 708630 +rect 419934 672714 420170 672950 +rect 420254 672714 420490 672950 +rect 419934 672394 420170 672630 +rect 420254 672394 420490 672630 +rect 419934 636714 420170 636950 +rect 420254 636714 420490 636950 +rect 419934 636394 420170 636630 +rect 420254 636394 420490 636630 +rect 419934 600714 420170 600950 +rect 420254 600714 420490 600950 +rect 419934 600394 420170 600630 +rect 420254 600394 420490 600630 +rect 419934 564714 420170 564950 +rect 420254 564714 420490 564950 +rect 419934 564394 420170 564630 +rect 420254 564394 420490 564630 +rect 419934 528714 420170 528950 +rect 420254 528714 420490 528950 +rect 419934 528394 420170 528630 +rect 420254 528394 420490 528630 +rect 419934 492714 420170 492950 +rect 420254 492714 420490 492950 +rect 419934 492394 420170 492630 +rect 420254 492394 420490 492630 +rect 419934 456714 420170 456950 +rect 420254 456714 420490 456950 +rect 419934 456394 420170 456630 +rect 420254 456394 420490 456630 +rect 419934 420714 420170 420950 +rect 420254 420714 420490 420950 +rect 419934 420394 420170 420630 +rect 420254 420394 420490 420630 +rect 419934 384714 420170 384950 +rect 420254 384714 420490 384950 +rect 419934 384394 420170 384630 +rect 420254 384394 420490 384630 +rect 419934 348714 420170 348950 +rect 420254 348714 420490 348950 +rect 419934 348394 420170 348630 +rect 420254 348394 420490 348630 +rect 419934 312714 420170 312950 +rect 420254 312714 420490 312950 +rect 419934 312394 420170 312630 +rect 420254 312394 420490 312630 +rect 419934 276714 420170 276950 +rect 420254 276714 420490 276950 +rect 419934 276394 420170 276630 +rect 420254 276394 420490 276630 +rect 419934 240714 420170 240950 +rect 420254 240714 420490 240950 +rect 419934 240394 420170 240630 +rect 420254 240394 420490 240630 +rect 419934 204714 420170 204950 +rect 420254 204714 420490 204950 +rect 419934 204394 420170 204630 +rect 420254 204394 420490 204630 +rect 419934 168714 420170 168950 +rect 420254 168714 420490 168950 +rect 419934 168394 420170 168630 +rect 420254 168394 420490 168630 +rect 419934 132714 420170 132950 +rect 420254 132714 420490 132950 +rect 419934 132394 420170 132630 +rect 420254 132394 420490 132630 +rect 419934 96714 420170 96950 +rect 420254 96714 420490 96950 +rect 419934 96394 420170 96630 +rect 420254 96394 420490 96630 +rect 419934 60714 420170 60950 +rect 420254 60714 420490 60950 +rect 419934 60394 420170 60630 +rect 420254 60394 420490 60630 +rect 419934 24714 420170 24950 +rect 420254 24714 420490 24950 +rect 419934 24394 420170 24630 +rect 420254 24394 420490 24630 +rect 383934 7794 384170 8030 +rect 384254 7794 384490 8030 +rect 383934 7474 384170 7710 +rect 384254 7474 384490 7710 +rect 383934 7154 384170 7390 +rect 384254 7154 384490 7390 rect 444774 942222 445010 942458 rect 445094 942222 445330 942458 rect 444774 941902 445010 942138 @@ -35807,12 +62373,6 @@ rect 444774 11494 445010 11730 rect 445094 11494 445330 11730 rect 444774 11174 445010 11410 rect 445094 11174 445330 11410 -rect 484494 943562 484730 943798 -rect 484814 943562 485050 943798 -rect 484494 943242 484730 943478 -rect 484814 943242 485050 943478 -rect 484494 942922 484730 943158 -rect 484814 942922 485050 943158 rect 448494 917274 448730 917510 rect 448814 917274 449050 917510 rect 448494 916954 448730 917190 @@ -35917,12 +62477,250 @@ rect 448494 17274 448730 17510 rect 448814 17274 449050 17510 rect 448494 16954 448730 17190 rect 448814 16954 449050 17190 -rect 412494 10474 412730 10710 -rect 412814 10474 413050 10710 -rect 412494 10154 412730 10390 -rect 412814 10154 413050 10390 -rect 412494 9834 412730 10070 -rect 412814 9834 413050 10070 +rect 448494 10474 448730 10710 +rect 448814 10474 449050 10710 +rect 448494 10154 448730 10390 +rect 448814 10154 449050 10390 +rect 448494 9834 448730 10070 +rect 448814 9834 449050 10070 +rect 452214 920994 452450 921230 +rect 452534 920994 452770 921230 +rect 452214 920674 452450 920910 +rect 452534 920674 452770 920910 +rect 452214 884994 452450 885230 +rect 452534 884994 452770 885230 +rect 452214 884674 452450 884910 +rect 452534 884674 452770 884910 +rect 452214 848994 452450 849230 +rect 452534 848994 452770 849230 +rect 452214 848674 452450 848910 +rect 452534 848674 452770 848910 +rect 452214 812994 452450 813230 +rect 452534 812994 452770 813230 +rect 452214 812674 452450 812910 +rect 452534 812674 452770 812910 +rect 452214 776994 452450 777230 +rect 452534 776994 452770 777230 +rect 452214 776674 452450 776910 +rect 452534 776674 452770 776910 +rect 452214 740994 452450 741230 +rect 452534 740994 452770 741230 +rect 452214 740674 452450 740910 +rect 452534 740674 452770 740910 +rect 452214 704994 452450 705230 +rect 452534 704994 452770 705230 +rect 452214 704674 452450 704910 +rect 452534 704674 452770 704910 +rect 452214 668994 452450 669230 +rect 452534 668994 452770 669230 +rect 452214 668674 452450 668910 +rect 452534 668674 452770 668910 +rect 452214 632994 452450 633230 +rect 452534 632994 452770 633230 +rect 452214 632674 452450 632910 +rect 452534 632674 452770 632910 +rect 452214 596994 452450 597230 +rect 452534 596994 452770 597230 +rect 452214 596674 452450 596910 +rect 452534 596674 452770 596910 +rect 452214 560994 452450 561230 +rect 452534 560994 452770 561230 +rect 452214 560674 452450 560910 +rect 452534 560674 452770 560910 +rect 452214 524994 452450 525230 +rect 452534 524994 452770 525230 +rect 452214 524674 452450 524910 +rect 452534 524674 452770 524910 +rect 452214 488994 452450 489230 +rect 452534 488994 452770 489230 +rect 452214 488674 452450 488910 +rect 452534 488674 452770 488910 +rect 452214 452994 452450 453230 +rect 452534 452994 452770 453230 +rect 452214 452674 452450 452910 +rect 452534 452674 452770 452910 +rect 452214 416994 452450 417230 +rect 452534 416994 452770 417230 +rect 452214 416674 452450 416910 +rect 452534 416674 452770 416910 +rect 452214 380994 452450 381230 +rect 452534 380994 452770 381230 +rect 452214 380674 452450 380910 +rect 452534 380674 452770 380910 +rect 452214 344994 452450 345230 +rect 452534 344994 452770 345230 +rect 452214 344674 452450 344910 +rect 452534 344674 452770 344910 +rect 452214 308994 452450 309230 +rect 452534 308994 452770 309230 +rect 452214 308674 452450 308910 +rect 452534 308674 452770 308910 +rect 452214 272994 452450 273230 +rect 452534 272994 452770 273230 +rect 452214 272674 452450 272910 +rect 452534 272674 452770 272910 +rect 452214 236994 452450 237230 +rect 452534 236994 452770 237230 +rect 452214 236674 452450 236910 +rect 452534 236674 452770 236910 +rect 452214 200994 452450 201230 +rect 452534 200994 452770 201230 +rect 452214 200674 452450 200910 +rect 452534 200674 452770 200910 +rect 452214 164994 452450 165230 +rect 452534 164994 452770 165230 +rect 452214 164674 452450 164910 +rect 452534 164674 452770 164910 +rect 452214 128994 452450 129230 +rect 452534 128994 452770 129230 +rect 452214 128674 452450 128910 +rect 452534 128674 452770 128910 +rect 452214 92994 452450 93230 +rect 452534 92994 452770 93230 +rect 452214 92674 452450 92910 +rect 452534 92674 452770 92910 +rect 452214 56994 452450 57230 +rect 452534 56994 452770 57230 +rect 452214 56674 452450 56910 +rect 452534 56674 452770 56910 +rect 452214 20994 452450 21230 +rect 452534 20994 452770 21230 +rect 452214 20674 452450 20910 +rect 452534 20674 452770 20910 +rect 452214 9134 452450 9370 +rect 452534 9134 452770 9370 +rect 452214 8814 452450 9050 +rect 452534 8814 452770 9050 +rect 452214 8494 452450 8730 +rect 452534 8494 452770 8730 +rect 491934 946242 492170 946478 +rect 492254 946242 492490 946478 +rect 491934 945922 492170 946158 +rect 492254 945922 492490 946158 +rect 491934 945602 492170 945838 +rect 492254 945602 492490 945838 +rect 488214 944902 488450 945138 +rect 488534 944902 488770 945138 +rect 488214 944582 488450 944818 +rect 488534 944582 488770 944818 +rect 488214 944262 488450 944498 +rect 488534 944262 488770 944498 +rect 484494 943562 484730 943798 +rect 484814 943562 485050 943798 +rect 484494 943242 484730 943478 +rect 484814 943242 485050 943478 +rect 484494 942922 484730 943158 +rect 484814 942922 485050 943158 +rect 455934 924714 456170 924950 +rect 456254 924714 456490 924950 +rect 455934 924394 456170 924630 +rect 456254 924394 456490 924630 +rect 455934 888714 456170 888950 +rect 456254 888714 456490 888950 +rect 455934 888394 456170 888630 +rect 456254 888394 456490 888630 +rect 455934 852714 456170 852950 +rect 456254 852714 456490 852950 +rect 455934 852394 456170 852630 +rect 456254 852394 456490 852630 +rect 455934 816714 456170 816950 +rect 456254 816714 456490 816950 +rect 455934 816394 456170 816630 +rect 456254 816394 456490 816630 +rect 455934 780714 456170 780950 +rect 456254 780714 456490 780950 +rect 455934 780394 456170 780630 +rect 456254 780394 456490 780630 +rect 455934 744714 456170 744950 +rect 456254 744714 456490 744950 +rect 455934 744394 456170 744630 +rect 456254 744394 456490 744630 +rect 455934 708714 456170 708950 +rect 456254 708714 456490 708950 +rect 455934 708394 456170 708630 +rect 456254 708394 456490 708630 +rect 455934 672714 456170 672950 +rect 456254 672714 456490 672950 +rect 455934 672394 456170 672630 +rect 456254 672394 456490 672630 +rect 455934 636714 456170 636950 +rect 456254 636714 456490 636950 +rect 455934 636394 456170 636630 +rect 456254 636394 456490 636630 +rect 455934 600714 456170 600950 +rect 456254 600714 456490 600950 +rect 455934 600394 456170 600630 +rect 456254 600394 456490 600630 +rect 455934 564714 456170 564950 +rect 456254 564714 456490 564950 +rect 455934 564394 456170 564630 +rect 456254 564394 456490 564630 +rect 455934 528714 456170 528950 +rect 456254 528714 456490 528950 +rect 455934 528394 456170 528630 +rect 456254 528394 456490 528630 +rect 455934 492714 456170 492950 +rect 456254 492714 456490 492950 +rect 455934 492394 456170 492630 +rect 456254 492394 456490 492630 +rect 455934 456714 456170 456950 +rect 456254 456714 456490 456950 +rect 455934 456394 456170 456630 +rect 456254 456394 456490 456630 +rect 455934 420714 456170 420950 +rect 456254 420714 456490 420950 +rect 455934 420394 456170 420630 +rect 456254 420394 456490 420630 +rect 455934 384714 456170 384950 +rect 456254 384714 456490 384950 +rect 455934 384394 456170 384630 +rect 456254 384394 456490 384630 +rect 455934 348714 456170 348950 +rect 456254 348714 456490 348950 +rect 455934 348394 456170 348630 +rect 456254 348394 456490 348630 +rect 455934 312714 456170 312950 +rect 456254 312714 456490 312950 +rect 455934 312394 456170 312630 +rect 456254 312394 456490 312630 +rect 455934 276714 456170 276950 +rect 456254 276714 456490 276950 +rect 455934 276394 456170 276630 +rect 456254 276394 456490 276630 +rect 455934 240714 456170 240950 +rect 456254 240714 456490 240950 +rect 455934 240394 456170 240630 +rect 456254 240394 456490 240630 +rect 455934 204714 456170 204950 +rect 456254 204714 456490 204950 +rect 455934 204394 456170 204630 +rect 456254 204394 456490 204630 +rect 455934 168714 456170 168950 +rect 456254 168714 456490 168950 +rect 455934 168394 456170 168630 +rect 456254 168394 456490 168630 +rect 455934 132714 456170 132950 +rect 456254 132714 456490 132950 +rect 455934 132394 456170 132630 +rect 456254 132394 456490 132630 +rect 455934 96714 456170 96950 +rect 456254 96714 456490 96950 +rect 455934 96394 456170 96630 +rect 456254 96394 456490 96630 +rect 455934 60714 456170 60950 +rect 456254 60714 456490 60950 +rect 455934 60394 456170 60630 +rect 456254 60394 456490 60630 +rect 455934 24714 456170 24950 +rect 456254 24714 456490 24950 +rect 455934 24394 456170 24630 +rect 456254 24394 456490 24630 +rect 419934 7794 420170 8030 +rect 420254 7794 420490 8030 +rect 419934 7474 420170 7710 +rect 420254 7474 420490 7710 +rect 419934 7154 420170 7390 +rect 420254 7154 420490 7390 rect 480774 942222 481010 942458 rect 481094 942222 481330 942458 rect 480774 941902 481010 942138 @@ -36039,12 +62837,6 @@ rect 480774 11494 481010 11730 rect 481094 11494 481330 11730 rect 480774 11174 481010 11410 rect 481094 11174 481330 11410 -rect 520494 943562 520730 943798 -rect 520814 943562 521050 943798 -rect 520494 943242 520730 943478 -rect 520814 943242 521050 943478 -rect 520494 942922 520730 943158 -rect 520814 942922 521050 943158 rect 484494 917274 484730 917510 rect 484814 917274 485050 917510 rect 484494 916954 484730 917190 @@ -36149,12 +62941,250 @@ rect 484494 17274 484730 17510 rect 484814 17274 485050 17510 rect 484494 16954 484730 17190 rect 484814 16954 485050 17190 -rect 448494 10474 448730 10710 -rect 448814 10474 449050 10710 -rect 448494 10154 448730 10390 -rect 448814 10154 449050 10390 -rect 448494 9834 448730 10070 -rect 448814 9834 449050 10070 +rect 484494 10474 484730 10710 +rect 484814 10474 485050 10710 +rect 484494 10154 484730 10390 +rect 484814 10154 485050 10390 +rect 484494 9834 484730 10070 +rect 484814 9834 485050 10070 +rect 488214 920994 488450 921230 +rect 488534 920994 488770 921230 +rect 488214 920674 488450 920910 +rect 488534 920674 488770 920910 +rect 488214 884994 488450 885230 +rect 488534 884994 488770 885230 +rect 488214 884674 488450 884910 +rect 488534 884674 488770 884910 +rect 488214 848994 488450 849230 +rect 488534 848994 488770 849230 +rect 488214 848674 488450 848910 +rect 488534 848674 488770 848910 +rect 488214 812994 488450 813230 +rect 488534 812994 488770 813230 +rect 488214 812674 488450 812910 +rect 488534 812674 488770 812910 +rect 488214 776994 488450 777230 +rect 488534 776994 488770 777230 +rect 488214 776674 488450 776910 +rect 488534 776674 488770 776910 +rect 488214 740994 488450 741230 +rect 488534 740994 488770 741230 +rect 488214 740674 488450 740910 +rect 488534 740674 488770 740910 +rect 488214 704994 488450 705230 +rect 488534 704994 488770 705230 +rect 488214 704674 488450 704910 +rect 488534 704674 488770 704910 +rect 488214 668994 488450 669230 +rect 488534 668994 488770 669230 +rect 488214 668674 488450 668910 +rect 488534 668674 488770 668910 +rect 488214 632994 488450 633230 +rect 488534 632994 488770 633230 +rect 488214 632674 488450 632910 +rect 488534 632674 488770 632910 +rect 488214 596994 488450 597230 +rect 488534 596994 488770 597230 +rect 488214 596674 488450 596910 +rect 488534 596674 488770 596910 +rect 488214 560994 488450 561230 +rect 488534 560994 488770 561230 +rect 488214 560674 488450 560910 +rect 488534 560674 488770 560910 +rect 488214 524994 488450 525230 +rect 488534 524994 488770 525230 +rect 488214 524674 488450 524910 +rect 488534 524674 488770 524910 +rect 488214 488994 488450 489230 +rect 488534 488994 488770 489230 +rect 488214 488674 488450 488910 +rect 488534 488674 488770 488910 +rect 488214 452994 488450 453230 +rect 488534 452994 488770 453230 +rect 488214 452674 488450 452910 +rect 488534 452674 488770 452910 +rect 488214 416994 488450 417230 +rect 488534 416994 488770 417230 +rect 488214 416674 488450 416910 +rect 488534 416674 488770 416910 +rect 488214 380994 488450 381230 +rect 488534 380994 488770 381230 +rect 488214 380674 488450 380910 +rect 488534 380674 488770 380910 +rect 488214 344994 488450 345230 +rect 488534 344994 488770 345230 +rect 488214 344674 488450 344910 +rect 488534 344674 488770 344910 +rect 488214 308994 488450 309230 +rect 488534 308994 488770 309230 +rect 488214 308674 488450 308910 +rect 488534 308674 488770 308910 +rect 488214 272994 488450 273230 +rect 488534 272994 488770 273230 +rect 488214 272674 488450 272910 +rect 488534 272674 488770 272910 +rect 488214 236994 488450 237230 +rect 488534 236994 488770 237230 +rect 488214 236674 488450 236910 +rect 488534 236674 488770 236910 +rect 488214 200994 488450 201230 +rect 488534 200994 488770 201230 +rect 488214 200674 488450 200910 +rect 488534 200674 488770 200910 +rect 488214 164994 488450 165230 +rect 488534 164994 488770 165230 +rect 488214 164674 488450 164910 +rect 488534 164674 488770 164910 +rect 488214 128994 488450 129230 +rect 488534 128994 488770 129230 +rect 488214 128674 488450 128910 +rect 488534 128674 488770 128910 +rect 488214 92994 488450 93230 +rect 488534 92994 488770 93230 +rect 488214 92674 488450 92910 +rect 488534 92674 488770 92910 +rect 488214 56994 488450 57230 +rect 488534 56994 488770 57230 +rect 488214 56674 488450 56910 +rect 488534 56674 488770 56910 +rect 488214 20994 488450 21230 +rect 488534 20994 488770 21230 +rect 488214 20674 488450 20910 +rect 488534 20674 488770 20910 +rect 488214 9134 488450 9370 +rect 488534 9134 488770 9370 +rect 488214 8814 488450 9050 +rect 488534 8814 488770 9050 +rect 488214 8494 488450 8730 +rect 488534 8494 488770 8730 +rect 527934 946242 528170 946478 +rect 528254 946242 528490 946478 +rect 527934 945922 528170 946158 +rect 528254 945922 528490 946158 +rect 527934 945602 528170 945838 +rect 528254 945602 528490 945838 +rect 524214 944902 524450 945138 +rect 524534 944902 524770 945138 +rect 524214 944582 524450 944818 +rect 524534 944582 524770 944818 +rect 524214 944262 524450 944498 +rect 524534 944262 524770 944498 +rect 520494 943562 520730 943798 +rect 520814 943562 521050 943798 +rect 520494 943242 520730 943478 +rect 520814 943242 521050 943478 +rect 520494 942922 520730 943158 +rect 520814 942922 521050 943158 +rect 491934 924714 492170 924950 +rect 492254 924714 492490 924950 +rect 491934 924394 492170 924630 +rect 492254 924394 492490 924630 +rect 491934 888714 492170 888950 +rect 492254 888714 492490 888950 +rect 491934 888394 492170 888630 +rect 492254 888394 492490 888630 +rect 491934 852714 492170 852950 +rect 492254 852714 492490 852950 +rect 491934 852394 492170 852630 +rect 492254 852394 492490 852630 +rect 491934 816714 492170 816950 +rect 492254 816714 492490 816950 +rect 491934 816394 492170 816630 +rect 492254 816394 492490 816630 +rect 491934 780714 492170 780950 +rect 492254 780714 492490 780950 +rect 491934 780394 492170 780630 +rect 492254 780394 492490 780630 +rect 491934 744714 492170 744950 +rect 492254 744714 492490 744950 +rect 491934 744394 492170 744630 +rect 492254 744394 492490 744630 +rect 491934 708714 492170 708950 +rect 492254 708714 492490 708950 +rect 491934 708394 492170 708630 +rect 492254 708394 492490 708630 +rect 491934 672714 492170 672950 +rect 492254 672714 492490 672950 +rect 491934 672394 492170 672630 +rect 492254 672394 492490 672630 +rect 491934 636714 492170 636950 +rect 492254 636714 492490 636950 +rect 491934 636394 492170 636630 +rect 492254 636394 492490 636630 +rect 491934 600714 492170 600950 +rect 492254 600714 492490 600950 +rect 491934 600394 492170 600630 +rect 492254 600394 492490 600630 +rect 491934 564714 492170 564950 +rect 492254 564714 492490 564950 +rect 491934 564394 492170 564630 +rect 492254 564394 492490 564630 +rect 491934 528714 492170 528950 +rect 492254 528714 492490 528950 +rect 491934 528394 492170 528630 +rect 492254 528394 492490 528630 +rect 491934 492714 492170 492950 +rect 492254 492714 492490 492950 +rect 491934 492394 492170 492630 +rect 492254 492394 492490 492630 +rect 491934 456714 492170 456950 +rect 492254 456714 492490 456950 +rect 491934 456394 492170 456630 +rect 492254 456394 492490 456630 +rect 491934 420714 492170 420950 +rect 492254 420714 492490 420950 +rect 491934 420394 492170 420630 +rect 492254 420394 492490 420630 +rect 491934 384714 492170 384950 +rect 492254 384714 492490 384950 +rect 491934 384394 492170 384630 +rect 492254 384394 492490 384630 +rect 491934 348714 492170 348950 +rect 492254 348714 492490 348950 +rect 491934 348394 492170 348630 +rect 492254 348394 492490 348630 +rect 491934 312714 492170 312950 +rect 492254 312714 492490 312950 +rect 491934 312394 492170 312630 +rect 492254 312394 492490 312630 +rect 491934 276714 492170 276950 +rect 492254 276714 492490 276950 +rect 491934 276394 492170 276630 +rect 492254 276394 492490 276630 +rect 491934 240714 492170 240950 +rect 492254 240714 492490 240950 +rect 491934 240394 492170 240630 +rect 492254 240394 492490 240630 +rect 491934 204714 492170 204950 +rect 492254 204714 492490 204950 +rect 491934 204394 492170 204630 +rect 492254 204394 492490 204630 +rect 491934 168714 492170 168950 +rect 492254 168714 492490 168950 +rect 491934 168394 492170 168630 +rect 492254 168394 492490 168630 +rect 491934 132714 492170 132950 +rect 492254 132714 492490 132950 +rect 491934 132394 492170 132630 +rect 492254 132394 492490 132630 +rect 491934 96714 492170 96950 +rect 492254 96714 492490 96950 +rect 491934 96394 492170 96630 +rect 492254 96394 492490 96630 +rect 491934 60714 492170 60950 +rect 492254 60714 492490 60950 +rect 491934 60394 492170 60630 +rect 492254 60394 492490 60630 +rect 491934 24714 492170 24950 +rect 492254 24714 492490 24950 +rect 491934 24394 492170 24630 +rect 492254 24394 492490 24630 +rect 455934 7794 456170 8030 +rect 456254 7794 456490 8030 +rect 455934 7474 456170 7710 +rect 456254 7474 456490 7710 +rect 455934 7154 456170 7390 +rect 456254 7154 456490 7390 rect 516774 942222 517010 942458 rect 517094 942222 517330 942458 rect 516774 941902 517010 942138 @@ -36271,12 +63301,6 @@ rect 516774 11494 517010 11730 rect 517094 11494 517330 11730 rect 516774 11174 517010 11410 rect 517094 11174 517330 11410 -rect 556494 943562 556730 943798 -rect 556814 943562 557050 943798 -rect 556494 943242 556730 943478 -rect 556814 943242 557050 943478 -rect 556494 942922 556730 943158 -rect 556814 942922 557050 943158 rect 520494 917274 520730 917510 rect 520814 917274 521050 917510 rect 520494 916954 520730 917190 @@ -36381,12 +63405,250 @@ rect 520494 17274 520730 17510 rect 520814 17274 521050 17510 rect 520494 16954 520730 17190 rect 520814 16954 521050 17190 -rect 484494 10474 484730 10710 -rect 484814 10474 485050 10710 -rect 484494 10154 484730 10390 -rect 484814 10154 485050 10390 -rect 484494 9834 484730 10070 -rect 484814 9834 485050 10070 +rect 520494 10474 520730 10710 +rect 520814 10474 521050 10710 +rect 520494 10154 520730 10390 +rect 520814 10154 521050 10390 +rect 520494 9834 520730 10070 +rect 520814 9834 521050 10070 +rect 524214 920994 524450 921230 +rect 524534 920994 524770 921230 +rect 524214 920674 524450 920910 +rect 524534 920674 524770 920910 +rect 524214 884994 524450 885230 +rect 524534 884994 524770 885230 +rect 524214 884674 524450 884910 +rect 524534 884674 524770 884910 +rect 524214 848994 524450 849230 +rect 524534 848994 524770 849230 +rect 524214 848674 524450 848910 +rect 524534 848674 524770 848910 +rect 524214 812994 524450 813230 +rect 524534 812994 524770 813230 +rect 524214 812674 524450 812910 +rect 524534 812674 524770 812910 +rect 524214 776994 524450 777230 +rect 524534 776994 524770 777230 +rect 524214 776674 524450 776910 +rect 524534 776674 524770 776910 +rect 524214 740994 524450 741230 +rect 524534 740994 524770 741230 +rect 524214 740674 524450 740910 +rect 524534 740674 524770 740910 +rect 524214 704994 524450 705230 +rect 524534 704994 524770 705230 +rect 524214 704674 524450 704910 +rect 524534 704674 524770 704910 +rect 524214 668994 524450 669230 +rect 524534 668994 524770 669230 +rect 524214 668674 524450 668910 +rect 524534 668674 524770 668910 +rect 524214 632994 524450 633230 +rect 524534 632994 524770 633230 +rect 524214 632674 524450 632910 +rect 524534 632674 524770 632910 +rect 524214 596994 524450 597230 +rect 524534 596994 524770 597230 +rect 524214 596674 524450 596910 +rect 524534 596674 524770 596910 +rect 524214 560994 524450 561230 +rect 524534 560994 524770 561230 +rect 524214 560674 524450 560910 +rect 524534 560674 524770 560910 +rect 524214 524994 524450 525230 +rect 524534 524994 524770 525230 +rect 524214 524674 524450 524910 +rect 524534 524674 524770 524910 +rect 524214 488994 524450 489230 +rect 524534 488994 524770 489230 +rect 524214 488674 524450 488910 +rect 524534 488674 524770 488910 +rect 524214 452994 524450 453230 +rect 524534 452994 524770 453230 +rect 524214 452674 524450 452910 +rect 524534 452674 524770 452910 +rect 524214 416994 524450 417230 +rect 524534 416994 524770 417230 +rect 524214 416674 524450 416910 +rect 524534 416674 524770 416910 +rect 524214 380994 524450 381230 +rect 524534 380994 524770 381230 +rect 524214 380674 524450 380910 +rect 524534 380674 524770 380910 +rect 524214 344994 524450 345230 +rect 524534 344994 524770 345230 +rect 524214 344674 524450 344910 +rect 524534 344674 524770 344910 +rect 524214 308994 524450 309230 +rect 524534 308994 524770 309230 +rect 524214 308674 524450 308910 +rect 524534 308674 524770 308910 +rect 524214 272994 524450 273230 +rect 524534 272994 524770 273230 +rect 524214 272674 524450 272910 +rect 524534 272674 524770 272910 +rect 524214 236994 524450 237230 +rect 524534 236994 524770 237230 +rect 524214 236674 524450 236910 +rect 524534 236674 524770 236910 +rect 524214 200994 524450 201230 +rect 524534 200994 524770 201230 +rect 524214 200674 524450 200910 +rect 524534 200674 524770 200910 +rect 524214 164994 524450 165230 +rect 524534 164994 524770 165230 +rect 524214 164674 524450 164910 +rect 524534 164674 524770 164910 +rect 524214 128994 524450 129230 +rect 524534 128994 524770 129230 +rect 524214 128674 524450 128910 +rect 524534 128674 524770 128910 +rect 524214 92994 524450 93230 +rect 524534 92994 524770 93230 +rect 524214 92674 524450 92910 +rect 524534 92674 524770 92910 +rect 524214 56994 524450 57230 +rect 524534 56994 524770 57230 +rect 524214 56674 524450 56910 +rect 524534 56674 524770 56910 +rect 524214 20994 524450 21230 +rect 524534 20994 524770 21230 +rect 524214 20674 524450 20910 +rect 524534 20674 524770 20910 +rect 524214 9134 524450 9370 +rect 524534 9134 524770 9370 +rect 524214 8814 524450 9050 +rect 524534 8814 524770 9050 +rect 524214 8494 524450 8730 +rect 524534 8494 524770 8730 +rect 563934 946242 564170 946478 +rect 564254 946242 564490 946478 +rect 563934 945922 564170 946158 +rect 564254 945922 564490 946158 +rect 563934 945602 564170 945838 +rect 564254 945602 564490 945838 +rect 560214 944902 560450 945138 +rect 560534 944902 560770 945138 +rect 560214 944582 560450 944818 +rect 560534 944582 560770 944818 +rect 560214 944262 560450 944498 +rect 560534 944262 560770 944498 +rect 556494 943562 556730 943798 +rect 556814 943562 557050 943798 +rect 556494 943242 556730 943478 +rect 556814 943242 557050 943478 +rect 556494 942922 556730 943158 +rect 556814 942922 557050 943158 +rect 527934 924714 528170 924950 +rect 528254 924714 528490 924950 +rect 527934 924394 528170 924630 +rect 528254 924394 528490 924630 +rect 527934 888714 528170 888950 +rect 528254 888714 528490 888950 +rect 527934 888394 528170 888630 +rect 528254 888394 528490 888630 +rect 527934 852714 528170 852950 +rect 528254 852714 528490 852950 +rect 527934 852394 528170 852630 +rect 528254 852394 528490 852630 +rect 527934 816714 528170 816950 +rect 528254 816714 528490 816950 +rect 527934 816394 528170 816630 +rect 528254 816394 528490 816630 +rect 527934 780714 528170 780950 +rect 528254 780714 528490 780950 +rect 527934 780394 528170 780630 +rect 528254 780394 528490 780630 +rect 527934 744714 528170 744950 +rect 528254 744714 528490 744950 +rect 527934 744394 528170 744630 +rect 528254 744394 528490 744630 +rect 527934 708714 528170 708950 +rect 528254 708714 528490 708950 +rect 527934 708394 528170 708630 +rect 528254 708394 528490 708630 +rect 527934 672714 528170 672950 +rect 528254 672714 528490 672950 +rect 527934 672394 528170 672630 +rect 528254 672394 528490 672630 +rect 527934 636714 528170 636950 +rect 528254 636714 528490 636950 +rect 527934 636394 528170 636630 +rect 528254 636394 528490 636630 +rect 527934 600714 528170 600950 +rect 528254 600714 528490 600950 +rect 527934 600394 528170 600630 +rect 528254 600394 528490 600630 +rect 527934 564714 528170 564950 +rect 528254 564714 528490 564950 +rect 527934 564394 528170 564630 +rect 528254 564394 528490 564630 +rect 527934 528714 528170 528950 +rect 528254 528714 528490 528950 +rect 527934 528394 528170 528630 +rect 528254 528394 528490 528630 +rect 527934 492714 528170 492950 +rect 528254 492714 528490 492950 +rect 527934 492394 528170 492630 +rect 528254 492394 528490 492630 +rect 527934 456714 528170 456950 +rect 528254 456714 528490 456950 +rect 527934 456394 528170 456630 +rect 528254 456394 528490 456630 +rect 527934 420714 528170 420950 +rect 528254 420714 528490 420950 +rect 527934 420394 528170 420630 +rect 528254 420394 528490 420630 +rect 527934 384714 528170 384950 +rect 528254 384714 528490 384950 +rect 527934 384394 528170 384630 +rect 528254 384394 528490 384630 +rect 527934 348714 528170 348950 +rect 528254 348714 528490 348950 +rect 527934 348394 528170 348630 +rect 528254 348394 528490 348630 +rect 527934 312714 528170 312950 +rect 528254 312714 528490 312950 +rect 527934 312394 528170 312630 +rect 528254 312394 528490 312630 +rect 527934 276714 528170 276950 +rect 528254 276714 528490 276950 +rect 527934 276394 528170 276630 +rect 528254 276394 528490 276630 +rect 527934 240714 528170 240950 +rect 528254 240714 528490 240950 +rect 527934 240394 528170 240630 +rect 528254 240394 528490 240630 +rect 527934 204714 528170 204950 +rect 528254 204714 528490 204950 +rect 527934 204394 528170 204630 +rect 528254 204394 528490 204630 +rect 527934 168714 528170 168950 +rect 528254 168714 528490 168950 +rect 527934 168394 528170 168630 +rect 528254 168394 528490 168630 +rect 527934 132714 528170 132950 +rect 528254 132714 528490 132950 +rect 527934 132394 528170 132630 +rect 528254 132394 528490 132630 +rect 527934 96714 528170 96950 +rect 528254 96714 528490 96950 +rect 527934 96394 528170 96630 +rect 528254 96394 528490 96630 +rect 527934 60714 528170 60950 +rect 528254 60714 528490 60950 +rect 527934 60394 528170 60630 +rect 528254 60394 528490 60630 +rect 527934 24714 528170 24950 +rect 528254 24714 528490 24950 +rect 527934 24394 528170 24630 +rect 528254 24394 528490 24630 +rect 491934 7794 492170 8030 +rect 492254 7794 492490 8030 +rect 491934 7474 492170 7710 +rect 492254 7474 492490 7710 +rect 491934 7154 492170 7390 +rect 492254 7154 492490 7390 rect 552774 942222 553010 942458 rect 553094 942222 553330 942458 rect 552774 941902 553010 942138 @@ -36503,12 +63765,6 @@ rect 552774 11494 553010 11730 rect 553094 11494 553330 11730 rect 552774 11174 553010 11410 rect 553094 11174 553330 11410 -rect 592494 943562 592730 943798 -rect 592814 943562 593050 943798 -rect 592494 943242 592730 943478 -rect 592814 943242 593050 943478 -rect 592494 942922 592730 943158 -rect 592814 942922 593050 943158 rect 556494 917274 556730 917510 rect 556814 917274 557050 917510 rect 556494 916954 556730 917190 @@ -36529,6 +63785,244 @@ rect 556494 773274 556730 773510 rect 556814 773274 557050 773510 rect 556494 772954 556730 773190 rect 556814 772954 557050 773190 +rect 556494 737274 556730 737510 +rect 556814 737274 557050 737510 +rect 556494 736954 556730 737190 +rect 556814 736954 557050 737190 +rect 556494 701274 556730 701510 +rect 556814 701274 557050 701510 +rect 556494 700954 556730 701190 +rect 556814 700954 557050 701190 +rect 556494 665274 556730 665510 +rect 556814 665274 557050 665510 +rect 556494 664954 556730 665190 +rect 556814 664954 557050 665190 +rect 556494 629274 556730 629510 +rect 556814 629274 557050 629510 +rect 556494 628954 556730 629190 +rect 556814 628954 557050 629190 +rect 556494 593274 556730 593510 +rect 556814 593274 557050 593510 +rect 556494 592954 556730 593190 +rect 556814 592954 557050 593190 +rect 556494 557274 556730 557510 +rect 556814 557274 557050 557510 +rect 556494 556954 556730 557190 +rect 556814 556954 557050 557190 +rect 556494 521274 556730 521510 +rect 556814 521274 557050 521510 +rect 556494 520954 556730 521190 +rect 556814 520954 557050 521190 +rect 556494 485274 556730 485510 +rect 556814 485274 557050 485510 +rect 556494 484954 556730 485190 +rect 556814 484954 557050 485190 +rect 556494 449274 556730 449510 +rect 556814 449274 557050 449510 +rect 556494 448954 556730 449190 +rect 556814 448954 557050 449190 +rect 556494 413274 556730 413510 +rect 556814 413274 557050 413510 +rect 556494 412954 556730 413190 +rect 556814 412954 557050 413190 +rect 556494 377274 556730 377510 +rect 556814 377274 557050 377510 +rect 556494 376954 556730 377190 +rect 556814 376954 557050 377190 +rect 556494 341274 556730 341510 +rect 556814 341274 557050 341510 +rect 556494 340954 556730 341190 +rect 556814 340954 557050 341190 +rect 556494 305274 556730 305510 +rect 556814 305274 557050 305510 +rect 556494 304954 556730 305190 +rect 556814 304954 557050 305190 +rect 556494 269274 556730 269510 +rect 556814 269274 557050 269510 +rect 556494 268954 556730 269190 +rect 556814 268954 557050 269190 +rect 556494 233274 556730 233510 +rect 556814 233274 557050 233510 +rect 556494 232954 556730 233190 +rect 556814 232954 557050 233190 +rect 556494 197274 556730 197510 +rect 556814 197274 557050 197510 +rect 556494 196954 556730 197190 +rect 556814 196954 557050 197190 +rect 556494 161274 556730 161510 +rect 556814 161274 557050 161510 +rect 556494 160954 556730 161190 +rect 556814 160954 557050 161190 +rect 556494 125274 556730 125510 +rect 556814 125274 557050 125510 +rect 556494 124954 556730 125190 +rect 556814 124954 557050 125190 +rect 556494 89274 556730 89510 +rect 556814 89274 557050 89510 +rect 556494 88954 556730 89190 +rect 556814 88954 557050 89190 +rect 556494 53274 556730 53510 +rect 556814 53274 557050 53510 +rect 556494 52954 556730 53190 +rect 556814 52954 557050 53190 +rect 556494 17274 556730 17510 +rect 556814 17274 557050 17510 +rect 556494 16954 556730 17190 +rect 556814 16954 557050 17190 +rect 556494 10474 556730 10710 +rect 556814 10474 557050 10710 +rect 556494 10154 556730 10390 +rect 556814 10154 557050 10390 +rect 556494 9834 556730 10070 +rect 556814 9834 557050 10070 +rect 560214 920994 560450 921230 +rect 560534 920994 560770 921230 +rect 560214 920674 560450 920910 +rect 560534 920674 560770 920910 +rect 560214 884994 560450 885230 +rect 560534 884994 560770 885230 +rect 560214 884674 560450 884910 +rect 560534 884674 560770 884910 +rect 560214 848994 560450 849230 +rect 560534 848994 560770 849230 +rect 560214 848674 560450 848910 +rect 560534 848674 560770 848910 +rect 560214 812994 560450 813230 +rect 560534 812994 560770 813230 +rect 560214 812674 560450 812910 +rect 560534 812674 560770 812910 +rect 560214 776994 560450 777230 +rect 560534 776994 560770 777230 +rect 560214 776674 560450 776910 +rect 560534 776674 560770 776910 +rect 560214 740994 560450 741230 +rect 560534 740994 560770 741230 +rect 560214 740674 560450 740910 +rect 560534 740674 560770 740910 +rect 560214 704994 560450 705230 +rect 560534 704994 560770 705230 +rect 560214 704674 560450 704910 +rect 560534 704674 560770 704910 +rect 560214 668994 560450 669230 +rect 560534 668994 560770 669230 +rect 560214 668674 560450 668910 +rect 560534 668674 560770 668910 +rect 560214 632994 560450 633230 +rect 560534 632994 560770 633230 +rect 560214 632674 560450 632910 +rect 560534 632674 560770 632910 +rect 560214 596994 560450 597230 +rect 560534 596994 560770 597230 +rect 560214 596674 560450 596910 +rect 560534 596674 560770 596910 +rect 560214 560994 560450 561230 +rect 560534 560994 560770 561230 +rect 560214 560674 560450 560910 +rect 560534 560674 560770 560910 +rect 560214 524994 560450 525230 +rect 560534 524994 560770 525230 +rect 560214 524674 560450 524910 +rect 560534 524674 560770 524910 +rect 560214 488994 560450 489230 +rect 560534 488994 560770 489230 +rect 560214 488674 560450 488910 +rect 560534 488674 560770 488910 +rect 560214 452994 560450 453230 +rect 560534 452994 560770 453230 +rect 560214 452674 560450 452910 +rect 560534 452674 560770 452910 +rect 560214 416994 560450 417230 +rect 560534 416994 560770 417230 +rect 560214 416674 560450 416910 +rect 560534 416674 560770 416910 +rect 560214 380994 560450 381230 +rect 560534 380994 560770 381230 +rect 560214 380674 560450 380910 +rect 560534 380674 560770 380910 +rect 560214 344994 560450 345230 +rect 560534 344994 560770 345230 +rect 560214 344674 560450 344910 +rect 560534 344674 560770 344910 +rect 560214 308994 560450 309230 +rect 560534 308994 560770 309230 +rect 560214 308674 560450 308910 +rect 560534 308674 560770 308910 +rect 560214 272994 560450 273230 +rect 560534 272994 560770 273230 +rect 560214 272674 560450 272910 +rect 560534 272674 560770 272910 +rect 560214 236994 560450 237230 +rect 560534 236994 560770 237230 +rect 560214 236674 560450 236910 +rect 560534 236674 560770 236910 +rect 560214 200994 560450 201230 +rect 560534 200994 560770 201230 +rect 560214 200674 560450 200910 +rect 560534 200674 560770 200910 +rect 560214 164994 560450 165230 +rect 560534 164994 560770 165230 +rect 560214 164674 560450 164910 +rect 560534 164674 560770 164910 +rect 560214 128994 560450 129230 +rect 560534 128994 560770 129230 +rect 560214 128674 560450 128910 +rect 560534 128674 560770 128910 +rect 560214 92994 560450 93230 +rect 560534 92994 560770 93230 +rect 560214 92674 560450 92910 +rect 560534 92674 560770 92910 +rect 560214 56994 560450 57230 +rect 560534 56994 560770 57230 +rect 560214 56674 560450 56910 +rect 560534 56674 560770 56910 +rect 560214 20994 560450 21230 +rect 560534 20994 560770 21230 +rect 560214 20674 560450 20910 +rect 560534 20674 560770 20910 +rect 560214 9134 560450 9370 +rect 560534 9134 560770 9370 +rect 560214 8814 560450 9050 +rect 560534 8814 560770 9050 +rect 560214 8494 560450 8730 +rect 560534 8494 560770 8730 +rect 599934 946242 600170 946478 +rect 600254 946242 600490 946478 +rect 599934 945922 600170 946158 +rect 600254 945922 600490 946158 +rect 599934 945602 600170 945838 +rect 600254 945602 600490 945838 +rect 596214 944902 596450 945138 +rect 596534 944902 596770 945138 +rect 596214 944582 596450 944818 +rect 596534 944582 596770 944818 +rect 596214 944262 596450 944498 +rect 596534 944262 596770 944498 +rect 592494 943562 592730 943798 +rect 592814 943562 593050 943798 +rect 592494 943242 592730 943478 +rect 592814 943242 593050 943478 +rect 592494 942922 592730 943158 +rect 592814 942922 593050 943158 +rect 563934 924714 564170 924950 +rect 564254 924714 564490 924950 +rect 563934 924394 564170 924630 +rect 564254 924394 564490 924630 +rect 563934 888714 564170 888950 +rect 564254 888714 564490 888950 +rect 563934 888394 564170 888630 +rect 564254 888394 564490 888630 +rect 563934 852714 564170 852950 +rect 564254 852714 564490 852950 +rect 563934 852394 564170 852630 +rect 564254 852394 564490 852630 +rect 563934 816714 564170 816950 +rect 564254 816714 564490 816950 +rect 563934 816394 564170 816630 +rect 564254 816394 564490 816630 +rect 563934 780714 564170 780950 +rect 564254 780714 564490 780950 +rect 563934 780394 564170 780630 +rect 564254 780394 564490 780630 rect 588774 942222 589010 942458 rect 589094 942222 589330 942458 rect 588774 941902 589010 942138 @@ -36559,19 +64053,12 @@ rect 570668 745976 570904 746212 rect 570988 745976 571224 746212 rect 570668 745656 570904 745892 rect 570988 745656 571224 745892 +rect 563934 744714 564170 744950 +rect 564254 744714 564490 744950 rect 571628 745016 571864 745252 rect 571948 745016 572184 745252 rect 571628 744696 571864 744932 rect 571948 744696 572184 744932 -rect 623078 943562 623314 943798 -rect 623398 943562 623634 943798 -rect 623718 943562 623954 943798 -rect 623078 943242 623314 943478 -rect 623398 943242 623634 943478 -rect 623718 943242 623954 943478 -rect 623078 942922 623314 943158 -rect 623398 942922 623634 943158 -rect 623718 942922 623954 943158 rect 592494 917274 592730 917510 rect 592814 917274 593050 917510 rect 592494 916954 592730 917190 @@ -36588,10 +64075,69 @@ rect 592494 809274 592730 809510 rect 592814 809274 593050 809510 rect 592494 808954 592730 809190 rect 592814 808954 593050 809190 -rect 592494 773274 592730 773510 -rect 592814 773274 593050 773510 -rect 592494 772954 592730 773190 -rect 592814 772954 593050 773190 +rect 596214 920994 596450 921230 +rect 596534 920994 596770 921230 +rect 596214 920674 596450 920910 +rect 596534 920674 596770 920910 +rect 596214 884994 596450 885230 +rect 596534 884994 596770 885230 +rect 596214 884674 596450 884910 +rect 596534 884674 596770 884910 +rect 596214 848994 596450 849230 +rect 596534 848994 596770 849230 +rect 596214 848674 596450 848910 +rect 596534 848674 596770 848910 +rect 596214 812994 596450 813230 +rect 596534 812994 596770 813230 +rect 596214 812674 596450 812910 +rect 596534 812674 596770 812910 +rect 625758 946242 625994 946478 +rect 626078 946242 626314 946478 +rect 626398 946242 626634 946478 +rect 625758 945922 625994 946158 +rect 626078 945922 626314 946158 +rect 626398 945922 626634 946158 +rect 625758 945602 625994 945838 +rect 626078 945602 626314 945838 +rect 626398 945602 626634 945838 +rect 624418 944902 624654 945138 +rect 624738 944902 624974 945138 +rect 625058 944902 625294 945138 +rect 624418 944582 624654 944818 +rect 624738 944582 624974 944818 +rect 625058 944582 625294 944818 +rect 624418 944262 624654 944498 +rect 624738 944262 624974 944498 +rect 625058 944262 625294 944498 +rect 623078 943562 623314 943798 +rect 623398 943562 623634 943798 +rect 623718 943562 623954 943798 +rect 623078 943242 623314 943478 +rect 623398 943242 623634 943478 +rect 623718 943242 623954 943478 +rect 623078 942922 623314 943158 +rect 623398 942922 623634 943158 +rect 623718 942922 623954 943158 +rect 599934 924714 600170 924950 +rect 600254 924714 600490 924950 +rect 599934 924394 600170 924630 +rect 600254 924394 600490 924630 +rect 599934 888714 600170 888950 +rect 600254 888714 600490 888950 +rect 599934 888394 600170 888630 +rect 600254 888394 600490 888630 +rect 599934 852714 600170 852950 +rect 600254 852714 600490 852950 +rect 599934 852394 600170 852630 +rect 600254 852394 600490 852630 +rect 599934 816714 600170 816950 +rect 600254 816714 600490 816950 +rect 599934 816394 600170 816630 +rect 600254 816394 600490 816630 +rect 599934 780714 600170 780950 +rect 600254 780714 600490 780950 +rect 599934 780394 600170 780630 +rect 600254 780394 600490 780630 rect 621738 942222 621974 942458 rect 622058 942222 622294 942458 rect 622378 942222 622614 942458 @@ -36763,6 +64309,14 @@ rect 622378 805554 622614 805790 rect 621738 805234 621974 805470 rect 622058 805234 622294 805470 rect 622378 805234 622614 805470 +rect 596214 776994 596450 777230 +rect 596534 776994 596770 777230 +rect 596214 776674 596450 776910 +rect 596534 776674 596770 776910 +rect 592494 773274 592730 773510 +rect 592814 773274 593050 773510 +rect 592494 772954 592730 773190 +rect 592814 772954 593050 773190 rect 621738 769554 621974 769790 rect 622058 769554 622294 769790 rect 622378 769554 622614 769790 @@ -36787,10 +64341,8 @@ rect 607796 745016 608032 745252 rect 608116 745016 608352 745252 rect 607796 744696 608032 744932 rect 608116 744696 608352 744932 -rect 556494 737274 556730 737510 -rect 556814 737274 557050 737510 -rect 556494 736954 556730 737190 -rect 556814 736954 557050 737190 +rect 563934 744394 564170 744630 +rect 564254 744394 564490 744630 rect 570668 737274 570904 737510 rect 570988 737274 571224 737510 rect 570668 736954 570904 737190 @@ -36803,12 +64355,6 @@ rect 571628 733554 571864 733790 rect 571628 733234 571864 733470 rect 608116 733554 608352 733790 rect 608116 733234 608352 733470 -rect 621738 733554 621974 733790 -rect 622058 733554 622294 733790 -rect 622378 733554 622614 733790 -rect 621738 733234 621974 733470 -rect 622058 733234 622294 733470 -rect 622378 733234 622614 733470 rect 570668 728128 570904 728364 rect 570988 728128 571224 728364 rect 602922 728128 603158 728364 @@ -36819,10 +64365,16 @@ rect 571948 727468 572184 727704 rect 603582 727468 603818 727704 rect 607796 727468 608032 727704 rect 608116 727468 608352 727704 -rect 556494 701274 556730 701510 -rect 556814 701274 557050 701510 -rect 556494 700954 556730 701190 -rect 556814 700954 557050 701190 +rect 621738 733554 621974 733790 +rect 622058 733554 622294 733790 +rect 622378 733554 622614 733790 +rect 621738 733234 621974 733470 +rect 622058 733234 622294 733470 +rect 622378 733234 622614 733470 +rect 563934 708714 564170 708950 +rect 564254 708714 564490 708950 +rect 563934 708394 564170 708630 +rect 564254 708394 564490 708630 rect 570668 701274 570904 701510 rect 570988 701274 571224 701510 rect 570668 700954 570904 701190 @@ -36841,6 +64393,10 @@ rect 571948 696832 572184 697068 rect 603582 696832 603818 697068 rect 607796 696832 608032 697068 rect 608116 696832 608352 697068 +rect 563934 672714 564170 672950 +rect 564254 672714 564490 672950 +rect 563934 672394 564170 672630 +rect 564254 672394 564490 672630 rect 570668 666856 570904 667092 rect 570988 666856 571224 667092 rect 602922 666856 603158 667092 @@ -36851,10 +64407,6 @@ rect 571948 666196 572184 666432 rect 603582 666196 603818 666432 rect 607796 666196 608032 666432 rect 608116 666196 608352 666432 -rect 556494 665274 556730 665510 -rect 556814 665274 557050 665510 -rect 556494 664954 556730 665190 -rect 556814 664954 557050 665190 rect 571628 661554 571864 661790 rect 571628 661234 571864 661470 rect 608116 661554 608352 661790 @@ -36865,6 +64417,10 @@ rect 622378 661554 622614 661790 rect 621738 661234 621974 661470 rect 622058 661234 622294 661470 rect 622378 661234 622614 661470 +rect 563934 636714 564170 636950 +rect 564254 636714 564490 636950 +rect 563934 636394 564170 636630 +rect 564254 636394 564490 636630 rect 570668 636220 570904 636456 rect 570988 636220 571224 636456 rect 602922 636220 603158 636456 @@ -36875,10 +64431,6 @@ rect 571948 635560 572184 635796 rect 603582 635560 603818 635796 rect 607796 635560 608032 635796 rect 608116 635560 608352 635796 -rect 556494 629274 556730 629510 -rect 556814 629274 557050 629510 -rect 556494 628954 556730 629190 -rect 556814 628954 557050 629190 rect 570668 629274 570904 629510 rect 570988 629274 571224 629510 rect 570668 628954 570904 629190 @@ -36907,10 +64459,10 @@ rect 571948 604924 572184 605160 rect 603582 604924 603818 605160 rect 607796 604924 608032 605160 rect 608116 604924 608352 605160 -rect 556494 593274 556730 593510 -rect 556814 593274 557050 593510 -rect 556494 592954 556730 593190 -rect 556814 592954 557050 593190 +rect 563934 600714 564170 600950 +rect 564254 600714 564490 600950 +rect 563934 600394 564170 600630 +rect 564254 600394 564490 600630 rect 570668 593274 570904 593510 rect 570988 593274 571224 593510 rect 570668 592954 570904 593190 @@ -36939,10 +64491,10 @@ rect 571948 574288 572184 574524 rect 603582 574288 603818 574524 rect 607796 574288 608032 574524 rect 608116 574288 608352 574524 -rect 556494 557274 556730 557510 -rect 556814 557274 557050 557510 -rect 556494 556954 556730 557190 -rect 556814 556954 557050 557190 +rect 563934 564714 564170 564950 +rect 564254 564714 564490 564950 +rect 563934 564394 564170 564630 +rect 564254 564394 564490 564630 rect 570668 557274 570904 557510 rect 570988 557274 571224 557510 rect 570668 556954 570904 557190 @@ -36971,10 +64523,10 @@ rect 571948 543652 572184 543888 rect 603582 543652 603818 543888 rect 607796 543652 608032 543888 rect 608116 543652 608352 543888 -rect 556494 521274 556730 521510 -rect 556814 521274 557050 521510 -rect 556494 520954 556730 521190 -rect 556814 520954 557050 521190 +rect 563934 528714 564170 528950 +rect 564254 528714 564490 528950 +rect 563934 528394 564170 528630 +rect 564254 528394 564490 528630 rect 570668 521274 570904 521510 rect 570988 521274 571224 521510 rect 570668 520954 570904 521190 @@ -37003,10 +64555,10 @@ rect 571948 513016 572184 513252 rect 603582 513016 603818 513252 rect 607796 513016 608032 513252 rect 608116 513016 608352 513252 -rect 556494 485274 556730 485510 -rect 556814 485274 557050 485510 -rect 556494 484954 556730 485190 -rect 556814 484954 557050 485190 +rect 563934 492714 564170 492950 +rect 564254 492714 564490 492950 +rect 563934 492394 564170 492630 +rect 564254 492394 564490 492630 rect 570668 485274 570904 485510 rect 570988 485274 571224 485510 rect 570668 484954 570904 485190 @@ -37025,6 +64577,10 @@ rect 571948 482380 572184 482616 rect 603582 482380 603818 482616 rect 607796 482380 608032 482616 rect 608116 482380 608352 482616 +rect 563934 456714 564170 456950 +rect 564254 456714 564490 456950 +rect 563934 456394 564170 456630 +rect 564254 456394 564490 456630 rect 570668 452404 570904 452640 rect 570988 452404 571224 452640 rect 602922 452404 603158 452640 @@ -37035,10 +64591,6 @@ rect 571948 451744 572184 451980 rect 603582 451744 603818 451980 rect 607796 451744 608032 451980 rect 608116 451744 608352 451980 -rect 556494 449274 556730 449510 -rect 556814 449274 557050 449510 -rect 556494 448954 556730 449190 -rect 556814 448954 557050 449190 rect 570668 449274 570904 449510 rect 570988 449274 571224 449510 rect 570668 448954 570904 449190 @@ -37067,10 +64619,10 @@ rect 571948 421108 572184 421344 rect 603582 421108 603818 421344 rect 607796 421108 608032 421344 rect 608116 421108 608352 421344 -rect 556494 413274 556730 413510 -rect 556814 413274 557050 413510 -rect 556494 412954 556730 413190 -rect 556814 412954 557050 413190 +rect 563934 420714 564170 420950 +rect 564254 420714 564490 420950 +rect 563934 420394 564170 420630 +rect 564254 420394 564490 420630 rect 570668 413274 570904 413510 rect 570988 413274 571224 413510 rect 570668 412954 570904 413190 @@ -37099,10 +64651,10 @@ rect 571948 390472 572184 390708 rect 603582 390472 603818 390708 rect 607796 390472 608032 390708 rect 608116 390472 608352 390708 -rect 556494 377274 556730 377510 -rect 556814 377274 557050 377510 -rect 556494 376954 556730 377190 -rect 556814 376954 557050 377190 +rect 563934 384714 564170 384950 +rect 564254 384714 564490 384950 +rect 563934 384394 564170 384630 +rect 564254 384394 564490 384630 rect 570668 377274 570904 377510 rect 570988 377274 571224 377510 rect 570668 376954 570904 377190 @@ -37125,16 +64677,16 @@ rect 571948 359836 572184 360072 rect 603582 359836 603818 360072 rect 607796 359836 608032 360072 rect 608116 359836 608352 360072 +rect 563934 348714 564170 348950 +rect 564254 348714 564490 348950 +rect 563934 348394 564170 348630 +rect 564254 348394 564490 348630 rect 621738 373554 621974 373790 rect 622058 373554 622294 373790 rect 622378 373554 622614 373790 rect 621738 373234 621974 373470 rect 622058 373234 622294 373470 rect 622378 373234 622614 373470 -rect 556494 341274 556730 341510 -rect 556814 341274 557050 341510 -rect 556494 340954 556730 341190 -rect 556814 340954 557050 341190 rect 570668 341274 570904 341510 rect 570988 341274 571224 341510 rect 570668 340954 570904 341190 @@ -37163,10 +64715,10 @@ rect 571948 329200 572184 329436 rect 603582 329200 603818 329436 rect 607796 329200 608032 329436 rect 608116 329200 608352 329436 -rect 556494 305274 556730 305510 -rect 556814 305274 557050 305510 -rect 556494 304954 556730 305190 -rect 556814 304954 557050 305190 +rect 563934 312714 564170 312950 +rect 564254 312714 564490 312950 +rect 563934 312394 564170 312630 +rect 564254 312394 564490 312630 rect 570668 305274 570904 305510 rect 570988 305274 571224 305510 rect 570668 304954 570904 305190 @@ -37195,10 +64747,10 @@ rect 622378 301554 622614 301790 rect 621738 301234 621974 301470 rect 622058 301234 622294 301470 rect 622378 301234 622614 301470 -rect 556494 269274 556730 269510 -rect 556814 269274 557050 269510 -rect 556494 268954 556730 269190 -rect 556814 268954 557050 269190 +rect 563934 276714 564170 276950 +rect 564254 276714 564490 276950 +rect 563934 276394 564170 276630 +rect 564254 276394 564490 276630 rect 570668 268588 570904 268824 rect 570988 268588 571224 268824 rect 602922 268588 603158 268824 @@ -37219,6 +64771,10 @@ rect 622378 265554 622614 265790 rect 621738 265234 621974 265470 rect 622058 265234 622294 265470 rect 622378 265234 622614 265470 +rect 563934 240714 564170 240950 +rect 564254 240714 564490 240950 +rect 563934 240394 564170 240630 +rect 564254 240394 564490 240630 rect 570668 237952 570904 238188 rect 570988 237952 571224 238188 rect 602922 237952 603158 238188 @@ -37229,10 +64785,6 @@ rect 571948 237292 572184 237528 rect 603582 237292 603818 237528 rect 607796 237292 608032 237528 rect 608116 237292 608352 237528 -rect 556494 233274 556730 233510 -rect 556814 233274 557050 233510 -rect 556494 232954 556730 233190 -rect 556814 232954 557050 233190 rect 570668 233274 570904 233510 rect 570988 233274 571224 233510 rect 570668 232954 570904 233190 @@ -37245,6 +64797,12 @@ rect 571628 229554 571864 229790 rect 571628 229234 571864 229470 rect 608116 229554 608352 229790 rect 608116 229234 608352 229470 +rect 621738 229554 621974 229790 +rect 622058 229554 622294 229790 +rect 622378 229554 622614 229790 +rect 621738 229234 621974 229470 +rect 622058 229234 622294 229470 +rect 622378 229234 622614 229470 rect 570668 207316 570904 207552 rect 570988 207316 571224 207552 rect 602922 207316 603158 207552 @@ -37255,16 +64813,10 @@ rect 571948 206656 572184 206892 rect 603582 206656 603818 206892 rect 607796 206656 608032 206892 rect 608116 206656 608352 206892 -rect 621738 229554 621974 229790 -rect 622058 229554 622294 229790 -rect 622378 229554 622614 229790 -rect 621738 229234 621974 229470 -rect 622058 229234 622294 229470 -rect 622378 229234 622614 229470 -rect 556494 197274 556730 197510 -rect 556814 197274 557050 197510 -rect 556494 196954 556730 197190 -rect 556814 196954 557050 197190 +rect 563934 204714 564170 204950 +rect 564254 204714 564490 204950 +rect 563934 204394 564170 204630 +rect 564254 204394 564490 204630 rect 570668 197274 570904 197510 rect 570988 197274 571224 197510 rect 570668 196954 570904 197190 @@ -37293,10 +64845,10 @@ rect 571948 176020 572184 176256 rect 603582 176020 603818 176256 rect 607796 176020 608032 176256 rect 608116 176020 608352 176256 -rect 556494 161274 556730 161510 -rect 556814 161274 557050 161510 -rect 556494 160954 556730 161190 -rect 556814 160954 557050 161190 +rect 563934 168714 564170 168950 +rect 564254 168714 564490 168950 +rect 563934 168394 564170 168630 +rect 564254 168394 564490 168630 rect 570668 161274 570904 161510 rect 570988 161274 571224 161510 rect 570668 160954 570904 161190 @@ -37325,10 +64877,14 @@ rect 571948 145384 572184 145620 rect 603582 145384 603818 145620 rect 607796 145384 608032 145620 rect 608116 145384 608352 145620 -rect 556494 125274 556730 125510 -rect 556814 125274 557050 125510 -rect 556494 124954 556730 125190 -rect 556814 124954 557050 125190 +rect 563934 132714 564170 132950 +rect 564254 132714 564490 132950 +rect 563934 132394 564170 132630 +rect 564254 132394 564490 132630 +rect 609822 127584 610058 127618 +rect 609822 127520 609908 127584 +rect 609908 127520 609972 127584 +rect 609972 127520 610058 127584 rect 570668 125274 570904 125510 rect 570988 125274 571224 125510 rect 570668 124954 570904 125190 @@ -37351,16 +64907,17 @@ rect 571948 114748 572184 114984 rect 603582 114748 603818 114984 rect 607796 114748 608032 114984 rect 608116 114748 608352 114984 +rect 609822 127382 610058 127520 rect 621738 121554 621974 121790 rect 622058 121554 622294 121790 rect 622378 121554 622614 121790 rect 621738 121234 621974 121470 rect 622058 121234 622294 121470 rect 622378 121234 622614 121470 -rect 556494 89274 556730 89510 -rect 556814 89274 557050 89510 -rect 556494 88954 556730 89190 -rect 556814 88954 557050 89190 +rect 563934 96714 564170 96950 +rect 564254 96714 564490 96950 +rect 563934 96394 564170 96630 +rect 564254 96394 564490 96630 rect 570668 89274 570904 89510 rect 570988 89274 571224 89510 rect 570668 88954 570904 89190 @@ -37379,20 +64936,25 @@ rect 571948 84112 572184 84348 rect 603582 84112 603818 84348 rect 607796 84112 608032 84348 rect 608116 84112 608352 84348 +rect 609794 73744 610030 73898 +rect 609794 73680 609880 73744 +rect 609880 73680 609944 73744 +rect 609944 73680 610030 73744 +rect 609794 73662 610030 73680 +rect 563934 60714 564170 60950 +rect 564254 60714 564490 60950 +rect 563934 60394 564170 60630 +rect 564254 60394 564490 60630 rect 570668 54136 570904 54372 rect 570988 54136 571224 54372 rect 602922 54136 603158 54372 rect 608756 54136 608992 54372 rect 609076 54136 609312 54372 -rect 556494 53274 556730 53510 -rect 556814 53274 557050 53510 rect 571628 53476 571864 53712 rect 571948 53476 572184 53712 rect 603582 53476 603818 53712 rect 607796 53476 608032 53712 rect 608116 53476 608352 53712 -rect 556494 52954 556730 53190 -rect 556814 52954 557050 53190 rect 571628 49196 571864 49432 rect 571948 49196 572184 49432 rect 571628 48876 571864 49112 @@ -37403,16 +64965,16 @@ rect 570668 48236 570904 48472 rect 570988 48236 571224 48472 rect 570668 47916 570904 48152 rect 570988 47916 571224 48152 -rect 556494 17274 556730 17510 -rect 556814 17274 557050 17510 -rect 556494 16954 556730 17190 -rect 556814 16954 557050 17190 -rect 520494 10474 520730 10710 -rect 520814 10474 521050 10710 -rect 520494 10154 520730 10390 -rect 520814 10154 521050 10390 -rect 520494 9834 520730 10070 -rect 520814 9834 521050 10070 +rect 563934 24714 564170 24950 +rect 564254 24714 564490 24950 +rect 563934 24394 564170 24630 +rect 564254 24394 564490 24630 +rect 527934 7794 528170 8030 +rect 528254 7794 528490 8030 +rect 527934 7474 528170 7710 +rect 528254 7474 528490 7710 +rect 527934 7154 528170 7390 +rect 528254 7154 528490 7390 rect 603582 49196 603818 49432 rect 603582 48876 603818 49112 rect 607796 49196 608032 49432 @@ -37439,16 +65001,36 @@ rect 608756 48236 608992 48472 rect 609076 48236 609312 48472 rect 608756 47916 608992 48152 rect 609076 47916 609312 48152 +rect 599934 24714 600170 24950 +rect 600254 24714 600490 24950 +rect 599934 24394 600170 24630 +rect 600254 24394 600490 24630 rect 592494 17274 592730 17510 rect 592814 17274 593050 17510 rect 592494 16954 592730 17190 rect 592814 16954 593050 17190 -rect 556494 10474 556730 10710 -rect 556814 10474 557050 10710 -rect 556494 10154 556730 10390 -rect 556814 10154 557050 10390 -rect 556494 9834 556730 10070 -rect 556814 9834 557050 10070 +rect 592494 10474 592730 10710 +rect 592814 10474 593050 10710 +rect 592494 10154 592730 10390 +rect 592814 10154 593050 10390 +rect 592494 9834 592730 10070 +rect 592814 9834 593050 10070 +rect 596214 20994 596450 21230 +rect 596534 20994 596770 21230 +rect 596214 20674 596450 20910 +rect 596534 20674 596770 20910 +rect 596214 9134 596450 9370 +rect 596534 9134 596770 9370 +rect 596214 8814 596450 9050 +rect 596534 8814 596770 9050 +rect 596214 8494 596450 8730 +rect 596534 8494 596770 8730 +rect 563934 7794 564170 8030 +rect 564254 7794 564490 8030 +rect 563934 7474 564170 7710 +rect 564254 7474 564490 7710 +rect 563934 7154 564170 7390 +rect 564254 7154 564490 7390 rect 621738 13554 621974 13790 rect 622058 13554 622294 13790 rect 622378 13554 622614 13790 @@ -37602,12 +65184,6 @@ rect 623718 17274 623954 17510 rect 623078 16954 623314 17190 rect 623398 16954 623634 17190 rect 623718 16954 623954 17190 -rect 592494 10474 592730 10710 -rect 592814 10474 593050 10710 -rect 592494 10154 592730 10390 -rect 592814 10154 593050 10390 -rect 592494 9834 592730 10070 -rect 592814 9834 593050 10070 rect 623078 10474 623314 10710 rect 623398 10474 623634 10710 rect 623718 10474 623954 10710 @@ -37617,7 +65193,357 @@ rect 623718 10154 623954 10390 rect 623078 9834 623314 10070 rect 623398 9834 623634 10070 rect 623718 9834 623954 10070 +rect 624418 920994 624654 921230 +rect 624738 920994 624974 921230 +rect 625058 920994 625294 921230 +rect 624418 920674 624654 920910 +rect 624738 920674 624974 920910 +rect 625058 920674 625294 920910 +rect 624418 884994 624654 885230 +rect 624738 884994 624974 885230 +rect 625058 884994 625294 885230 +rect 624418 884674 624654 884910 +rect 624738 884674 624974 884910 +rect 625058 884674 625294 884910 +rect 624418 848994 624654 849230 +rect 624738 848994 624974 849230 +rect 625058 848994 625294 849230 +rect 624418 848674 624654 848910 +rect 624738 848674 624974 848910 +rect 625058 848674 625294 848910 +rect 624418 812994 624654 813230 +rect 624738 812994 624974 813230 +rect 625058 812994 625294 813230 +rect 624418 812674 624654 812910 +rect 624738 812674 624974 812910 +rect 625058 812674 625294 812910 +rect 624418 776994 624654 777230 +rect 624738 776994 624974 777230 +rect 625058 776994 625294 777230 +rect 624418 776674 624654 776910 +rect 624738 776674 624974 776910 +rect 625058 776674 625294 776910 +rect 624418 20994 624654 21230 +rect 624738 20994 624974 21230 +rect 625058 20994 625294 21230 +rect 624418 20674 624654 20910 +rect 624738 20674 624974 20910 +rect 625058 20674 625294 20910 +rect 624418 9134 624654 9370 +rect 624738 9134 624974 9370 +rect 625058 9134 625294 9370 +rect 624418 8814 624654 9050 +rect 624738 8814 624974 9050 +rect 625058 8814 625294 9050 +rect 624418 8494 624654 8730 +rect 624738 8494 624974 8730 +rect 625058 8494 625294 8730 +rect 625758 924714 625994 924950 +rect 626078 924714 626314 924950 +rect 626398 924714 626634 924950 +rect 625758 924394 625994 924630 +rect 626078 924394 626314 924630 +rect 626398 924394 626634 924630 +rect 625758 888714 625994 888950 +rect 626078 888714 626314 888950 +rect 626398 888714 626634 888950 +rect 625758 888394 625994 888630 +rect 626078 888394 626314 888630 +rect 626398 888394 626634 888630 +rect 625758 852714 625994 852950 +rect 626078 852714 626314 852950 +rect 626398 852714 626634 852950 +rect 625758 852394 625994 852630 +rect 626078 852394 626314 852630 +rect 626398 852394 626634 852630 +rect 625758 816714 625994 816950 +rect 626078 816714 626314 816950 +rect 626398 816714 626634 816950 +rect 625758 816394 625994 816630 +rect 626078 816394 626314 816630 +rect 626398 816394 626634 816630 +rect 625758 780714 625994 780950 +rect 626078 780714 626314 780950 +rect 626398 780714 626634 780950 +rect 625758 780394 625994 780630 +rect 626078 780394 626314 780630 +rect 626398 780394 626634 780630 +rect 625758 24714 625994 24950 +rect 626078 24714 626314 24950 +rect 626398 24714 626634 24950 +rect 625758 24394 625994 24630 +rect 626078 24394 626314 24630 +rect 626398 24394 626634 24630 +rect 599934 7794 600170 8030 +rect 600254 7794 600490 8030 +rect 599934 7474 600170 7710 +rect 600254 7474 600490 7710 +rect 599934 7154 600170 7390 +rect 600254 7154 600490 7390 +rect 625758 7794 625994 8030 +rect 626078 7794 626314 8030 +rect 626398 7794 626634 8030 +rect 625758 7474 625994 7710 +rect 626078 7474 626314 7710 +rect 626398 7474 626634 7710 +rect 625758 7154 625994 7390 +rect 626078 7154 626314 7390 +rect 626398 7154 626634 7390 << metal5 >> +rect 6632 946478 626696 946540 +rect 6632 946242 6694 946478 +rect 6930 946242 7014 946478 +rect 7250 946242 7334 946478 +rect 7570 946242 23934 946478 +rect 24170 946242 24254 946478 +rect 24490 946242 59934 946478 +rect 60170 946242 60254 946478 +rect 60490 946242 95934 946478 +rect 96170 946242 96254 946478 +rect 96490 946242 131934 946478 +rect 132170 946242 132254 946478 +rect 132490 946242 167934 946478 +rect 168170 946242 168254 946478 +rect 168490 946242 203934 946478 +rect 204170 946242 204254 946478 +rect 204490 946242 239934 946478 +rect 240170 946242 240254 946478 +rect 240490 946242 275934 946478 +rect 276170 946242 276254 946478 +rect 276490 946242 311934 946478 +rect 312170 946242 312254 946478 +rect 312490 946242 347934 946478 +rect 348170 946242 348254 946478 +rect 348490 946242 383934 946478 +rect 384170 946242 384254 946478 +rect 384490 946242 419934 946478 +rect 420170 946242 420254 946478 +rect 420490 946242 455934 946478 +rect 456170 946242 456254 946478 +rect 456490 946242 491934 946478 +rect 492170 946242 492254 946478 +rect 492490 946242 527934 946478 +rect 528170 946242 528254 946478 +rect 528490 946242 563934 946478 +rect 564170 946242 564254 946478 +rect 564490 946242 599934 946478 +rect 600170 946242 600254 946478 +rect 600490 946242 625758 946478 +rect 625994 946242 626078 946478 +rect 626314 946242 626398 946478 +rect 626634 946242 626696 946478 +rect 6632 946158 626696 946242 +rect 6632 945922 6694 946158 +rect 6930 945922 7014 946158 +rect 7250 945922 7334 946158 +rect 7570 945922 23934 946158 +rect 24170 945922 24254 946158 +rect 24490 945922 59934 946158 +rect 60170 945922 60254 946158 +rect 60490 945922 95934 946158 +rect 96170 945922 96254 946158 +rect 96490 945922 131934 946158 +rect 132170 945922 132254 946158 +rect 132490 945922 167934 946158 +rect 168170 945922 168254 946158 +rect 168490 945922 203934 946158 +rect 204170 945922 204254 946158 +rect 204490 945922 239934 946158 +rect 240170 945922 240254 946158 +rect 240490 945922 275934 946158 +rect 276170 945922 276254 946158 +rect 276490 945922 311934 946158 +rect 312170 945922 312254 946158 +rect 312490 945922 347934 946158 +rect 348170 945922 348254 946158 +rect 348490 945922 383934 946158 +rect 384170 945922 384254 946158 +rect 384490 945922 419934 946158 +rect 420170 945922 420254 946158 +rect 420490 945922 455934 946158 +rect 456170 945922 456254 946158 +rect 456490 945922 491934 946158 +rect 492170 945922 492254 946158 +rect 492490 945922 527934 946158 +rect 528170 945922 528254 946158 +rect 528490 945922 563934 946158 +rect 564170 945922 564254 946158 +rect 564490 945922 599934 946158 +rect 600170 945922 600254 946158 +rect 600490 945922 625758 946158 +rect 625994 945922 626078 946158 +rect 626314 945922 626398 946158 +rect 626634 945922 626696 946158 +rect 6632 945838 626696 945922 +rect 6632 945602 6694 945838 +rect 6930 945602 7014 945838 +rect 7250 945602 7334 945838 +rect 7570 945602 23934 945838 +rect 24170 945602 24254 945838 +rect 24490 945602 59934 945838 +rect 60170 945602 60254 945838 +rect 60490 945602 95934 945838 +rect 96170 945602 96254 945838 +rect 96490 945602 131934 945838 +rect 132170 945602 132254 945838 +rect 132490 945602 167934 945838 +rect 168170 945602 168254 945838 +rect 168490 945602 203934 945838 +rect 204170 945602 204254 945838 +rect 204490 945602 239934 945838 +rect 240170 945602 240254 945838 +rect 240490 945602 275934 945838 +rect 276170 945602 276254 945838 +rect 276490 945602 311934 945838 +rect 312170 945602 312254 945838 +rect 312490 945602 347934 945838 +rect 348170 945602 348254 945838 +rect 348490 945602 383934 945838 +rect 384170 945602 384254 945838 +rect 384490 945602 419934 945838 +rect 420170 945602 420254 945838 +rect 420490 945602 455934 945838 +rect 456170 945602 456254 945838 +rect 456490 945602 491934 945838 +rect 492170 945602 492254 945838 +rect 492490 945602 527934 945838 +rect 528170 945602 528254 945838 +rect 528490 945602 563934 945838 +rect 564170 945602 564254 945838 +rect 564490 945602 599934 945838 +rect 600170 945602 600254 945838 +rect 600490 945602 625758 945838 +rect 625994 945602 626078 945838 +rect 626314 945602 626398 945838 +rect 626634 945602 626696 945838 +rect 6632 945540 626696 945602 +rect 7972 945138 625356 945200 +rect 7972 944902 8034 945138 +rect 8270 944902 8354 945138 +rect 8590 944902 8674 945138 +rect 8910 944902 20214 945138 +rect 20450 944902 20534 945138 +rect 20770 944902 56214 945138 +rect 56450 944902 56534 945138 +rect 56770 944902 92214 945138 +rect 92450 944902 92534 945138 +rect 92770 944902 128214 945138 +rect 128450 944902 128534 945138 +rect 128770 944902 164214 945138 +rect 164450 944902 164534 945138 +rect 164770 944902 200214 945138 +rect 200450 944902 200534 945138 +rect 200770 944902 236214 945138 +rect 236450 944902 236534 945138 +rect 236770 944902 272214 945138 +rect 272450 944902 272534 945138 +rect 272770 944902 308214 945138 +rect 308450 944902 308534 945138 +rect 308770 944902 344214 945138 +rect 344450 944902 344534 945138 +rect 344770 944902 380214 945138 +rect 380450 944902 380534 945138 +rect 380770 944902 416214 945138 +rect 416450 944902 416534 945138 +rect 416770 944902 452214 945138 +rect 452450 944902 452534 945138 +rect 452770 944902 488214 945138 +rect 488450 944902 488534 945138 +rect 488770 944902 524214 945138 +rect 524450 944902 524534 945138 +rect 524770 944902 560214 945138 +rect 560450 944902 560534 945138 +rect 560770 944902 596214 945138 +rect 596450 944902 596534 945138 +rect 596770 944902 624418 945138 +rect 624654 944902 624738 945138 +rect 624974 944902 625058 945138 +rect 625294 944902 625356 945138 +rect 7972 944818 625356 944902 +rect 7972 944582 8034 944818 +rect 8270 944582 8354 944818 +rect 8590 944582 8674 944818 +rect 8910 944582 20214 944818 +rect 20450 944582 20534 944818 +rect 20770 944582 56214 944818 +rect 56450 944582 56534 944818 +rect 56770 944582 92214 944818 +rect 92450 944582 92534 944818 +rect 92770 944582 128214 944818 +rect 128450 944582 128534 944818 +rect 128770 944582 164214 944818 +rect 164450 944582 164534 944818 +rect 164770 944582 200214 944818 +rect 200450 944582 200534 944818 +rect 200770 944582 236214 944818 +rect 236450 944582 236534 944818 +rect 236770 944582 272214 944818 +rect 272450 944582 272534 944818 +rect 272770 944582 308214 944818 +rect 308450 944582 308534 944818 +rect 308770 944582 344214 944818 +rect 344450 944582 344534 944818 +rect 344770 944582 380214 944818 +rect 380450 944582 380534 944818 +rect 380770 944582 416214 944818 +rect 416450 944582 416534 944818 +rect 416770 944582 452214 944818 +rect 452450 944582 452534 944818 +rect 452770 944582 488214 944818 +rect 488450 944582 488534 944818 +rect 488770 944582 524214 944818 +rect 524450 944582 524534 944818 +rect 524770 944582 560214 944818 +rect 560450 944582 560534 944818 +rect 560770 944582 596214 944818 +rect 596450 944582 596534 944818 +rect 596770 944582 624418 944818 +rect 624654 944582 624738 944818 +rect 624974 944582 625058 944818 +rect 625294 944582 625356 944818 +rect 7972 944498 625356 944582 +rect 7972 944262 8034 944498 +rect 8270 944262 8354 944498 +rect 8590 944262 8674 944498 +rect 8910 944262 20214 944498 +rect 20450 944262 20534 944498 +rect 20770 944262 56214 944498 +rect 56450 944262 56534 944498 +rect 56770 944262 92214 944498 +rect 92450 944262 92534 944498 +rect 92770 944262 128214 944498 +rect 128450 944262 128534 944498 +rect 128770 944262 164214 944498 +rect 164450 944262 164534 944498 +rect 164770 944262 200214 944498 +rect 200450 944262 200534 944498 +rect 200770 944262 236214 944498 +rect 236450 944262 236534 944498 +rect 236770 944262 272214 944498 +rect 272450 944262 272534 944498 +rect 272770 944262 308214 944498 +rect 308450 944262 308534 944498 +rect 308770 944262 344214 944498 +rect 344450 944262 344534 944498 +rect 344770 944262 380214 944498 +rect 380450 944262 380534 944498 +rect 380770 944262 416214 944498 +rect 416450 944262 416534 944498 +rect 416770 944262 452214 944498 +rect 452450 944262 452534 944498 +rect 452770 944262 488214 944498 +rect 488450 944262 488534 944498 +rect 488770 944262 524214 944498 +rect 524450 944262 524534 944498 +rect 524770 944262 560214 944498 +rect 560450 944262 560534 944498 +rect 560770 944262 596214 944498 +rect 596450 944262 596534 944498 +rect 596770 944262 624418 944498 +rect 624654 944262 624738 944498 +rect 624974 944262 625058 944498 +rect 625294 944262 625356 944498 +rect 7972 944200 625356 944262 rect 9312 943798 624016 943860 rect 9312 943562 9374 943798 rect 9610 943562 9694 943798 @@ -37872,6 +65798,176 @@ rect 621974 941582 622058 941818 rect 622294 941582 622378 941818 rect 622614 941582 622676 941818 rect 10652 941520 622676 941582 +rect 6632 924950 626696 924982 +rect 6632 924714 6694 924950 +rect 6930 924714 7014 924950 +rect 7250 924714 7334 924950 +rect 7570 924714 23934 924950 +rect 24170 924714 24254 924950 +rect 24490 924714 59934 924950 +rect 60170 924714 60254 924950 +rect 60490 924714 95934 924950 +rect 96170 924714 96254 924950 +rect 96490 924714 131934 924950 +rect 132170 924714 132254 924950 +rect 132490 924714 167934 924950 +rect 168170 924714 168254 924950 +rect 168490 924714 203934 924950 +rect 204170 924714 204254 924950 +rect 204490 924714 239934 924950 +rect 240170 924714 240254 924950 +rect 240490 924714 275934 924950 +rect 276170 924714 276254 924950 +rect 276490 924714 311934 924950 +rect 312170 924714 312254 924950 +rect 312490 924714 347934 924950 +rect 348170 924714 348254 924950 +rect 348490 924714 383934 924950 +rect 384170 924714 384254 924950 +rect 384490 924714 419934 924950 +rect 420170 924714 420254 924950 +rect 420490 924714 455934 924950 +rect 456170 924714 456254 924950 +rect 456490 924714 491934 924950 +rect 492170 924714 492254 924950 +rect 492490 924714 527934 924950 +rect 528170 924714 528254 924950 +rect 528490 924714 563934 924950 +rect 564170 924714 564254 924950 +rect 564490 924714 599934 924950 +rect 600170 924714 600254 924950 +rect 600490 924714 625758 924950 +rect 625994 924714 626078 924950 +rect 626314 924714 626398 924950 +rect 626634 924714 626696 924950 +rect 6632 924630 626696 924714 +rect 6632 924394 6694 924630 +rect 6930 924394 7014 924630 +rect 7250 924394 7334 924630 +rect 7570 924394 23934 924630 +rect 24170 924394 24254 924630 +rect 24490 924394 59934 924630 +rect 60170 924394 60254 924630 +rect 60490 924394 95934 924630 +rect 96170 924394 96254 924630 +rect 96490 924394 131934 924630 +rect 132170 924394 132254 924630 +rect 132490 924394 167934 924630 +rect 168170 924394 168254 924630 +rect 168490 924394 203934 924630 +rect 204170 924394 204254 924630 +rect 204490 924394 239934 924630 +rect 240170 924394 240254 924630 +rect 240490 924394 275934 924630 +rect 276170 924394 276254 924630 +rect 276490 924394 311934 924630 +rect 312170 924394 312254 924630 +rect 312490 924394 347934 924630 +rect 348170 924394 348254 924630 +rect 348490 924394 383934 924630 +rect 384170 924394 384254 924630 +rect 384490 924394 419934 924630 +rect 420170 924394 420254 924630 +rect 420490 924394 455934 924630 +rect 456170 924394 456254 924630 +rect 456490 924394 491934 924630 +rect 492170 924394 492254 924630 +rect 492490 924394 527934 924630 +rect 528170 924394 528254 924630 +rect 528490 924394 563934 924630 +rect 564170 924394 564254 924630 +rect 564490 924394 599934 924630 +rect 600170 924394 600254 924630 +rect 600490 924394 625758 924630 +rect 625994 924394 626078 924630 +rect 626314 924394 626398 924630 +rect 626634 924394 626696 924630 +rect 6632 924362 626696 924394 +rect 7972 921230 625356 921262 +rect 7972 920994 8034 921230 +rect 8270 920994 8354 921230 +rect 8590 920994 8674 921230 +rect 8910 920994 20214 921230 +rect 20450 920994 20534 921230 +rect 20770 920994 56214 921230 +rect 56450 920994 56534 921230 +rect 56770 920994 92214 921230 +rect 92450 920994 92534 921230 +rect 92770 920994 128214 921230 +rect 128450 920994 128534 921230 +rect 128770 920994 164214 921230 +rect 164450 920994 164534 921230 +rect 164770 920994 200214 921230 +rect 200450 920994 200534 921230 +rect 200770 920994 236214 921230 +rect 236450 920994 236534 921230 +rect 236770 920994 272214 921230 +rect 272450 920994 272534 921230 +rect 272770 920994 308214 921230 +rect 308450 920994 308534 921230 +rect 308770 920994 344214 921230 +rect 344450 920994 344534 921230 +rect 344770 920994 380214 921230 +rect 380450 920994 380534 921230 +rect 380770 920994 416214 921230 +rect 416450 920994 416534 921230 +rect 416770 920994 452214 921230 +rect 452450 920994 452534 921230 +rect 452770 920994 488214 921230 +rect 488450 920994 488534 921230 +rect 488770 920994 524214 921230 +rect 524450 920994 524534 921230 +rect 524770 920994 560214 921230 +rect 560450 920994 560534 921230 +rect 560770 920994 596214 921230 +rect 596450 920994 596534 921230 +rect 596770 920994 624418 921230 +rect 624654 920994 624738 921230 +rect 624974 920994 625058 921230 +rect 625294 920994 625356 921230 +rect 7972 920910 625356 920994 +rect 7972 920674 8034 920910 +rect 8270 920674 8354 920910 +rect 8590 920674 8674 920910 +rect 8910 920674 20214 920910 +rect 20450 920674 20534 920910 +rect 20770 920674 56214 920910 +rect 56450 920674 56534 920910 +rect 56770 920674 92214 920910 +rect 92450 920674 92534 920910 +rect 92770 920674 128214 920910 +rect 128450 920674 128534 920910 +rect 128770 920674 164214 920910 +rect 164450 920674 164534 920910 +rect 164770 920674 200214 920910 +rect 200450 920674 200534 920910 +rect 200770 920674 236214 920910 +rect 236450 920674 236534 920910 +rect 236770 920674 272214 920910 +rect 272450 920674 272534 920910 +rect 272770 920674 308214 920910 +rect 308450 920674 308534 920910 +rect 308770 920674 344214 920910 +rect 344450 920674 344534 920910 +rect 344770 920674 380214 920910 +rect 380450 920674 380534 920910 +rect 380770 920674 416214 920910 +rect 416450 920674 416534 920910 +rect 416770 920674 452214 920910 +rect 452450 920674 452534 920910 +rect 452770 920674 488214 920910 +rect 488450 920674 488534 920910 +rect 488770 920674 524214 920910 +rect 524450 920674 524534 920910 +rect 524770 920674 560214 920910 +rect 560450 920674 560534 920910 +rect 560770 920674 596214 920910 +rect 596450 920674 596534 920910 +rect 596770 920674 624418 920910 +rect 624654 920674 624738 920910 +rect 624974 920674 625058 920910 +rect 625294 920674 625356 920910 +rect 7972 920642 625356 920674 rect 9312 917510 624016 917542 rect 9312 917274 9374 917510 rect 9610 917274 9694 917510 @@ -38042,6 +66138,176 @@ rect 621974 913234 622058 913470 rect 622294 913234 622378 913470 rect 622614 913234 622676 913470 rect 10652 913202 622676 913234 +rect 6632 888950 626696 888982 +rect 6632 888714 6694 888950 +rect 6930 888714 7014 888950 +rect 7250 888714 7334 888950 +rect 7570 888714 23934 888950 +rect 24170 888714 24254 888950 +rect 24490 888714 59934 888950 +rect 60170 888714 60254 888950 +rect 60490 888714 95934 888950 +rect 96170 888714 96254 888950 +rect 96490 888714 131934 888950 +rect 132170 888714 132254 888950 +rect 132490 888714 167934 888950 +rect 168170 888714 168254 888950 +rect 168490 888714 203934 888950 +rect 204170 888714 204254 888950 +rect 204490 888714 239934 888950 +rect 240170 888714 240254 888950 +rect 240490 888714 275934 888950 +rect 276170 888714 276254 888950 +rect 276490 888714 311934 888950 +rect 312170 888714 312254 888950 +rect 312490 888714 347934 888950 +rect 348170 888714 348254 888950 +rect 348490 888714 383934 888950 +rect 384170 888714 384254 888950 +rect 384490 888714 419934 888950 +rect 420170 888714 420254 888950 +rect 420490 888714 455934 888950 +rect 456170 888714 456254 888950 +rect 456490 888714 491934 888950 +rect 492170 888714 492254 888950 +rect 492490 888714 527934 888950 +rect 528170 888714 528254 888950 +rect 528490 888714 563934 888950 +rect 564170 888714 564254 888950 +rect 564490 888714 599934 888950 +rect 600170 888714 600254 888950 +rect 600490 888714 625758 888950 +rect 625994 888714 626078 888950 +rect 626314 888714 626398 888950 +rect 626634 888714 626696 888950 +rect 6632 888630 626696 888714 +rect 6632 888394 6694 888630 +rect 6930 888394 7014 888630 +rect 7250 888394 7334 888630 +rect 7570 888394 23934 888630 +rect 24170 888394 24254 888630 +rect 24490 888394 59934 888630 +rect 60170 888394 60254 888630 +rect 60490 888394 95934 888630 +rect 96170 888394 96254 888630 +rect 96490 888394 131934 888630 +rect 132170 888394 132254 888630 +rect 132490 888394 167934 888630 +rect 168170 888394 168254 888630 +rect 168490 888394 203934 888630 +rect 204170 888394 204254 888630 +rect 204490 888394 239934 888630 +rect 240170 888394 240254 888630 +rect 240490 888394 275934 888630 +rect 276170 888394 276254 888630 +rect 276490 888394 311934 888630 +rect 312170 888394 312254 888630 +rect 312490 888394 347934 888630 +rect 348170 888394 348254 888630 +rect 348490 888394 383934 888630 +rect 384170 888394 384254 888630 +rect 384490 888394 419934 888630 +rect 420170 888394 420254 888630 +rect 420490 888394 455934 888630 +rect 456170 888394 456254 888630 +rect 456490 888394 491934 888630 +rect 492170 888394 492254 888630 +rect 492490 888394 527934 888630 +rect 528170 888394 528254 888630 +rect 528490 888394 563934 888630 +rect 564170 888394 564254 888630 +rect 564490 888394 599934 888630 +rect 600170 888394 600254 888630 +rect 600490 888394 625758 888630 +rect 625994 888394 626078 888630 +rect 626314 888394 626398 888630 +rect 626634 888394 626696 888630 +rect 6632 888362 626696 888394 +rect 7972 885230 625356 885262 +rect 7972 884994 8034 885230 +rect 8270 884994 8354 885230 +rect 8590 884994 8674 885230 +rect 8910 884994 20214 885230 +rect 20450 884994 20534 885230 +rect 20770 884994 56214 885230 +rect 56450 884994 56534 885230 +rect 56770 884994 92214 885230 +rect 92450 884994 92534 885230 +rect 92770 884994 128214 885230 +rect 128450 884994 128534 885230 +rect 128770 884994 164214 885230 +rect 164450 884994 164534 885230 +rect 164770 884994 200214 885230 +rect 200450 884994 200534 885230 +rect 200770 884994 236214 885230 +rect 236450 884994 236534 885230 +rect 236770 884994 272214 885230 +rect 272450 884994 272534 885230 +rect 272770 884994 308214 885230 +rect 308450 884994 308534 885230 +rect 308770 884994 344214 885230 +rect 344450 884994 344534 885230 +rect 344770 884994 380214 885230 +rect 380450 884994 380534 885230 +rect 380770 884994 416214 885230 +rect 416450 884994 416534 885230 +rect 416770 884994 452214 885230 +rect 452450 884994 452534 885230 +rect 452770 884994 488214 885230 +rect 488450 884994 488534 885230 +rect 488770 884994 524214 885230 +rect 524450 884994 524534 885230 +rect 524770 884994 560214 885230 +rect 560450 884994 560534 885230 +rect 560770 884994 596214 885230 +rect 596450 884994 596534 885230 +rect 596770 884994 624418 885230 +rect 624654 884994 624738 885230 +rect 624974 884994 625058 885230 +rect 625294 884994 625356 885230 +rect 7972 884910 625356 884994 +rect 7972 884674 8034 884910 +rect 8270 884674 8354 884910 +rect 8590 884674 8674 884910 +rect 8910 884674 20214 884910 +rect 20450 884674 20534 884910 +rect 20770 884674 56214 884910 +rect 56450 884674 56534 884910 +rect 56770 884674 92214 884910 +rect 92450 884674 92534 884910 +rect 92770 884674 128214 884910 +rect 128450 884674 128534 884910 +rect 128770 884674 164214 884910 +rect 164450 884674 164534 884910 +rect 164770 884674 200214 884910 +rect 200450 884674 200534 884910 +rect 200770 884674 236214 884910 +rect 236450 884674 236534 884910 +rect 236770 884674 272214 884910 +rect 272450 884674 272534 884910 +rect 272770 884674 308214 884910 +rect 308450 884674 308534 884910 +rect 308770 884674 344214 884910 +rect 344450 884674 344534 884910 +rect 344770 884674 380214 884910 +rect 380450 884674 380534 884910 +rect 380770 884674 416214 884910 +rect 416450 884674 416534 884910 +rect 416770 884674 452214 884910 +rect 452450 884674 452534 884910 +rect 452770 884674 488214 884910 +rect 488450 884674 488534 884910 +rect 488770 884674 524214 884910 +rect 524450 884674 524534 884910 +rect 524770 884674 560214 884910 +rect 560450 884674 560534 884910 +rect 560770 884674 596214 884910 +rect 596450 884674 596534 884910 +rect 596770 884674 624418 884910 +rect 624654 884674 624738 884910 +rect 624974 884674 625058 884910 +rect 625294 884674 625356 884910 +rect 7972 884642 625356 884674 rect 9312 881510 624016 881542 rect 9312 881274 9374 881510 rect 9610 881274 9694 881510 @@ -38212,6 +66478,176 @@ rect 621974 877234 622058 877470 rect 622294 877234 622378 877470 rect 622614 877234 622676 877470 rect 10652 877202 622676 877234 +rect 6632 852950 626696 852982 +rect 6632 852714 6694 852950 +rect 6930 852714 7014 852950 +rect 7250 852714 7334 852950 +rect 7570 852714 23934 852950 +rect 24170 852714 24254 852950 +rect 24490 852714 59934 852950 +rect 60170 852714 60254 852950 +rect 60490 852714 95934 852950 +rect 96170 852714 96254 852950 +rect 96490 852714 131934 852950 +rect 132170 852714 132254 852950 +rect 132490 852714 167934 852950 +rect 168170 852714 168254 852950 +rect 168490 852714 203934 852950 +rect 204170 852714 204254 852950 +rect 204490 852714 239934 852950 +rect 240170 852714 240254 852950 +rect 240490 852714 275934 852950 +rect 276170 852714 276254 852950 +rect 276490 852714 311934 852950 +rect 312170 852714 312254 852950 +rect 312490 852714 347934 852950 +rect 348170 852714 348254 852950 +rect 348490 852714 383934 852950 +rect 384170 852714 384254 852950 +rect 384490 852714 419934 852950 +rect 420170 852714 420254 852950 +rect 420490 852714 455934 852950 +rect 456170 852714 456254 852950 +rect 456490 852714 491934 852950 +rect 492170 852714 492254 852950 +rect 492490 852714 527934 852950 +rect 528170 852714 528254 852950 +rect 528490 852714 563934 852950 +rect 564170 852714 564254 852950 +rect 564490 852714 599934 852950 +rect 600170 852714 600254 852950 +rect 600490 852714 625758 852950 +rect 625994 852714 626078 852950 +rect 626314 852714 626398 852950 +rect 626634 852714 626696 852950 +rect 6632 852630 626696 852714 +rect 6632 852394 6694 852630 +rect 6930 852394 7014 852630 +rect 7250 852394 7334 852630 +rect 7570 852394 23934 852630 +rect 24170 852394 24254 852630 +rect 24490 852394 59934 852630 +rect 60170 852394 60254 852630 +rect 60490 852394 95934 852630 +rect 96170 852394 96254 852630 +rect 96490 852394 131934 852630 +rect 132170 852394 132254 852630 +rect 132490 852394 167934 852630 +rect 168170 852394 168254 852630 +rect 168490 852394 203934 852630 +rect 204170 852394 204254 852630 +rect 204490 852394 239934 852630 +rect 240170 852394 240254 852630 +rect 240490 852394 275934 852630 +rect 276170 852394 276254 852630 +rect 276490 852394 311934 852630 +rect 312170 852394 312254 852630 +rect 312490 852394 347934 852630 +rect 348170 852394 348254 852630 +rect 348490 852394 383934 852630 +rect 384170 852394 384254 852630 +rect 384490 852394 419934 852630 +rect 420170 852394 420254 852630 +rect 420490 852394 455934 852630 +rect 456170 852394 456254 852630 +rect 456490 852394 491934 852630 +rect 492170 852394 492254 852630 +rect 492490 852394 527934 852630 +rect 528170 852394 528254 852630 +rect 528490 852394 563934 852630 +rect 564170 852394 564254 852630 +rect 564490 852394 599934 852630 +rect 600170 852394 600254 852630 +rect 600490 852394 625758 852630 +rect 625994 852394 626078 852630 +rect 626314 852394 626398 852630 +rect 626634 852394 626696 852630 +rect 6632 852362 626696 852394 +rect 7972 849230 625356 849262 +rect 7972 848994 8034 849230 +rect 8270 848994 8354 849230 +rect 8590 848994 8674 849230 +rect 8910 848994 20214 849230 +rect 20450 848994 20534 849230 +rect 20770 848994 56214 849230 +rect 56450 848994 56534 849230 +rect 56770 848994 92214 849230 +rect 92450 848994 92534 849230 +rect 92770 848994 128214 849230 +rect 128450 848994 128534 849230 +rect 128770 848994 164214 849230 +rect 164450 848994 164534 849230 +rect 164770 848994 200214 849230 +rect 200450 848994 200534 849230 +rect 200770 848994 236214 849230 +rect 236450 848994 236534 849230 +rect 236770 848994 272214 849230 +rect 272450 848994 272534 849230 +rect 272770 848994 308214 849230 +rect 308450 848994 308534 849230 +rect 308770 848994 344214 849230 +rect 344450 848994 344534 849230 +rect 344770 848994 380214 849230 +rect 380450 848994 380534 849230 +rect 380770 848994 416214 849230 +rect 416450 848994 416534 849230 +rect 416770 848994 452214 849230 +rect 452450 848994 452534 849230 +rect 452770 848994 488214 849230 +rect 488450 848994 488534 849230 +rect 488770 848994 524214 849230 +rect 524450 848994 524534 849230 +rect 524770 848994 560214 849230 +rect 560450 848994 560534 849230 +rect 560770 848994 596214 849230 +rect 596450 848994 596534 849230 +rect 596770 848994 624418 849230 +rect 624654 848994 624738 849230 +rect 624974 848994 625058 849230 +rect 625294 848994 625356 849230 +rect 7972 848910 625356 848994 +rect 7972 848674 8034 848910 +rect 8270 848674 8354 848910 +rect 8590 848674 8674 848910 +rect 8910 848674 20214 848910 +rect 20450 848674 20534 848910 +rect 20770 848674 56214 848910 +rect 56450 848674 56534 848910 +rect 56770 848674 92214 848910 +rect 92450 848674 92534 848910 +rect 92770 848674 128214 848910 +rect 128450 848674 128534 848910 +rect 128770 848674 164214 848910 +rect 164450 848674 164534 848910 +rect 164770 848674 200214 848910 +rect 200450 848674 200534 848910 +rect 200770 848674 236214 848910 +rect 236450 848674 236534 848910 +rect 236770 848674 272214 848910 +rect 272450 848674 272534 848910 +rect 272770 848674 308214 848910 +rect 308450 848674 308534 848910 +rect 308770 848674 344214 848910 +rect 344450 848674 344534 848910 +rect 344770 848674 380214 848910 +rect 380450 848674 380534 848910 +rect 380770 848674 416214 848910 +rect 416450 848674 416534 848910 +rect 416770 848674 452214 848910 +rect 452450 848674 452534 848910 +rect 452770 848674 488214 848910 +rect 488450 848674 488534 848910 +rect 488770 848674 524214 848910 +rect 524450 848674 524534 848910 +rect 524770 848674 560214 848910 +rect 560450 848674 560534 848910 +rect 560770 848674 596214 848910 +rect 596450 848674 596534 848910 +rect 596770 848674 624418 848910 +rect 624654 848674 624738 848910 +rect 624974 848674 625058 848910 +rect 625294 848674 625356 848910 +rect 7972 848642 625356 848674 rect 9312 845510 624016 845542 rect 9312 845274 9374 845510 rect 9610 845274 9694 845510 @@ -38382,6 +66818,176 @@ rect 621974 841234 622058 841470 rect 622294 841234 622378 841470 rect 622614 841234 622676 841470 rect 10652 841202 622676 841234 +rect 6632 816950 626696 816982 +rect 6632 816714 6694 816950 +rect 6930 816714 7014 816950 +rect 7250 816714 7334 816950 +rect 7570 816714 23934 816950 +rect 24170 816714 24254 816950 +rect 24490 816714 59934 816950 +rect 60170 816714 60254 816950 +rect 60490 816714 95934 816950 +rect 96170 816714 96254 816950 +rect 96490 816714 131934 816950 +rect 132170 816714 132254 816950 +rect 132490 816714 167934 816950 +rect 168170 816714 168254 816950 +rect 168490 816714 203934 816950 +rect 204170 816714 204254 816950 +rect 204490 816714 239934 816950 +rect 240170 816714 240254 816950 +rect 240490 816714 275934 816950 +rect 276170 816714 276254 816950 +rect 276490 816714 311934 816950 +rect 312170 816714 312254 816950 +rect 312490 816714 347934 816950 +rect 348170 816714 348254 816950 +rect 348490 816714 383934 816950 +rect 384170 816714 384254 816950 +rect 384490 816714 419934 816950 +rect 420170 816714 420254 816950 +rect 420490 816714 455934 816950 +rect 456170 816714 456254 816950 +rect 456490 816714 491934 816950 +rect 492170 816714 492254 816950 +rect 492490 816714 527934 816950 +rect 528170 816714 528254 816950 +rect 528490 816714 563934 816950 +rect 564170 816714 564254 816950 +rect 564490 816714 599934 816950 +rect 600170 816714 600254 816950 +rect 600490 816714 625758 816950 +rect 625994 816714 626078 816950 +rect 626314 816714 626398 816950 +rect 626634 816714 626696 816950 +rect 6632 816630 626696 816714 +rect 6632 816394 6694 816630 +rect 6930 816394 7014 816630 +rect 7250 816394 7334 816630 +rect 7570 816394 23934 816630 +rect 24170 816394 24254 816630 +rect 24490 816394 59934 816630 +rect 60170 816394 60254 816630 +rect 60490 816394 95934 816630 +rect 96170 816394 96254 816630 +rect 96490 816394 131934 816630 +rect 132170 816394 132254 816630 +rect 132490 816394 167934 816630 +rect 168170 816394 168254 816630 +rect 168490 816394 203934 816630 +rect 204170 816394 204254 816630 +rect 204490 816394 239934 816630 +rect 240170 816394 240254 816630 +rect 240490 816394 275934 816630 +rect 276170 816394 276254 816630 +rect 276490 816394 311934 816630 +rect 312170 816394 312254 816630 +rect 312490 816394 347934 816630 +rect 348170 816394 348254 816630 +rect 348490 816394 383934 816630 +rect 384170 816394 384254 816630 +rect 384490 816394 419934 816630 +rect 420170 816394 420254 816630 +rect 420490 816394 455934 816630 +rect 456170 816394 456254 816630 +rect 456490 816394 491934 816630 +rect 492170 816394 492254 816630 +rect 492490 816394 527934 816630 +rect 528170 816394 528254 816630 +rect 528490 816394 563934 816630 +rect 564170 816394 564254 816630 +rect 564490 816394 599934 816630 +rect 600170 816394 600254 816630 +rect 600490 816394 625758 816630 +rect 625994 816394 626078 816630 +rect 626314 816394 626398 816630 +rect 626634 816394 626696 816630 +rect 6632 816362 626696 816394 +rect 7972 813230 625356 813262 +rect 7972 812994 8034 813230 +rect 8270 812994 8354 813230 +rect 8590 812994 8674 813230 +rect 8910 812994 20214 813230 +rect 20450 812994 20534 813230 +rect 20770 812994 56214 813230 +rect 56450 812994 56534 813230 +rect 56770 812994 92214 813230 +rect 92450 812994 92534 813230 +rect 92770 812994 128214 813230 +rect 128450 812994 128534 813230 +rect 128770 812994 164214 813230 +rect 164450 812994 164534 813230 +rect 164770 812994 200214 813230 +rect 200450 812994 200534 813230 +rect 200770 812994 236214 813230 +rect 236450 812994 236534 813230 +rect 236770 812994 272214 813230 +rect 272450 812994 272534 813230 +rect 272770 812994 308214 813230 +rect 308450 812994 308534 813230 +rect 308770 812994 344214 813230 +rect 344450 812994 344534 813230 +rect 344770 812994 380214 813230 +rect 380450 812994 380534 813230 +rect 380770 812994 416214 813230 +rect 416450 812994 416534 813230 +rect 416770 812994 452214 813230 +rect 452450 812994 452534 813230 +rect 452770 812994 488214 813230 +rect 488450 812994 488534 813230 +rect 488770 812994 524214 813230 +rect 524450 812994 524534 813230 +rect 524770 812994 560214 813230 +rect 560450 812994 560534 813230 +rect 560770 812994 596214 813230 +rect 596450 812994 596534 813230 +rect 596770 812994 624418 813230 +rect 624654 812994 624738 813230 +rect 624974 812994 625058 813230 +rect 625294 812994 625356 813230 +rect 7972 812910 625356 812994 +rect 7972 812674 8034 812910 +rect 8270 812674 8354 812910 +rect 8590 812674 8674 812910 +rect 8910 812674 20214 812910 +rect 20450 812674 20534 812910 +rect 20770 812674 56214 812910 +rect 56450 812674 56534 812910 +rect 56770 812674 92214 812910 +rect 92450 812674 92534 812910 +rect 92770 812674 128214 812910 +rect 128450 812674 128534 812910 +rect 128770 812674 164214 812910 +rect 164450 812674 164534 812910 +rect 164770 812674 200214 812910 +rect 200450 812674 200534 812910 +rect 200770 812674 236214 812910 +rect 236450 812674 236534 812910 +rect 236770 812674 272214 812910 +rect 272450 812674 272534 812910 +rect 272770 812674 308214 812910 +rect 308450 812674 308534 812910 +rect 308770 812674 344214 812910 +rect 344450 812674 344534 812910 +rect 344770 812674 380214 812910 +rect 380450 812674 380534 812910 +rect 380770 812674 416214 812910 +rect 416450 812674 416534 812910 +rect 416770 812674 452214 812910 +rect 452450 812674 452534 812910 +rect 452770 812674 488214 812910 +rect 488450 812674 488534 812910 +rect 488770 812674 524214 812910 +rect 524450 812674 524534 812910 +rect 524770 812674 560214 812910 +rect 560450 812674 560534 812910 +rect 560770 812674 596214 812910 +rect 596450 812674 596534 812910 +rect 596770 812674 624418 812910 +rect 624654 812674 624738 812910 +rect 624974 812674 625058 812910 +rect 625294 812674 625356 812910 +rect 7972 812642 625356 812674 rect 9312 809510 624016 809542 rect 9312 809274 9374 809510 rect 9610 809274 9694 809510 @@ -38552,6 +67158,176 @@ rect 621974 805234 622058 805470 rect 622294 805234 622378 805470 rect 622614 805234 622676 805470 rect 10652 805202 622676 805234 +rect 6632 780950 626696 780982 +rect 6632 780714 6694 780950 +rect 6930 780714 7014 780950 +rect 7250 780714 7334 780950 +rect 7570 780714 23934 780950 +rect 24170 780714 24254 780950 +rect 24490 780714 59934 780950 +rect 60170 780714 60254 780950 +rect 60490 780714 95934 780950 +rect 96170 780714 96254 780950 +rect 96490 780714 131934 780950 +rect 132170 780714 132254 780950 +rect 132490 780714 167934 780950 +rect 168170 780714 168254 780950 +rect 168490 780714 203934 780950 +rect 204170 780714 204254 780950 +rect 204490 780714 239934 780950 +rect 240170 780714 240254 780950 +rect 240490 780714 275934 780950 +rect 276170 780714 276254 780950 +rect 276490 780714 311934 780950 +rect 312170 780714 312254 780950 +rect 312490 780714 347934 780950 +rect 348170 780714 348254 780950 +rect 348490 780714 383934 780950 +rect 384170 780714 384254 780950 +rect 384490 780714 419934 780950 +rect 420170 780714 420254 780950 +rect 420490 780714 455934 780950 +rect 456170 780714 456254 780950 +rect 456490 780714 491934 780950 +rect 492170 780714 492254 780950 +rect 492490 780714 527934 780950 +rect 528170 780714 528254 780950 +rect 528490 780714 563934 780950 +rect 564170 780714 564254 780950 +rect 564490 780714 599934 780950 +rect 600170 780714 600254 780950 +rect 600490 780714 625758 780950 +rect 625994 780714 626078 780950 +rect 626314 780714 626398 780950 +rect 626634 780714 626696 780950 +rect 6632 780630 626696 780714 +rect 6632 780394 6694 780630 +rect 6930 780394 7014 780630 +rect 7250 780394 7334 780630 +rect 7570 780394 23934 780630 +rect 24170 780394 24254 780630 +rect 24490 780394 59934 780630 +rect 60170 780394 60254 780630 +rect 60490 780394 95934 780630 +rect 96170 780394 96254 780630 +rect 96490 780394 131934 780630 +rect 132170 780394 132254 780630 +rect 132490 780394 167934 780630 +rect 168170 780394 168254 780630 +rect 168490 780394 203934 780630 +rect 204170 780394 204254 780630 +rect 204490 780394 239934 780630 +rect 240170 780394 240254 780630 +rect 240490 780394 275934 780630 +rect 276170 780394 276254 780630 +rect 276490 780394 311934 780630 +rect 312170 780394 312254 780630 +rect 312490 780394 347934 780630 +rect 348170 780394 348254 780630 +rect 348490 780394 383934 780630 +rect 384170 780394 384254 780630 +rect 384490 780394 419934 780630 +rect 420170 780394 420254 780630 +rect 420490 780394 455934 780630 +rect 456170 780394 456254 780630 +rect 456490 780394 491934 780630 +rect 492170 780394 492254 780630 +rect 492490 780394 527934 780630 +rect 528170 780394 528254 780630 +rect 528490 780394 563934 780630 +rect 564170 780394 564254 780630 +rect 564490 780394 599934 780630 +rect 600170 780394 600254 780630 +rect 600490 780394 625758 780630 +rect 625994 780394 626078 780630 +rect 626314 780394 626398 780630 +rect 626634 780394 626696 780630 +rect 6632 780362 626696 780394 +rect 7972 777230 625356 777262 +rect 7972 776994 8034 777230 +rect 8270 776994 8354 777230 +rect 8590 776994 8674 777230 +rect 8910 776994 20214 777230 +rect 20450 776994 20534 777230 +rect 20770 776994 56214 777230 +rect 56450 776994 56534 777230 +rect 56770 776994 92214 777230 +rect 92450 776994 92534 777230 +rect 92770 776994 128214 777230 +rect 128450 776994 128534 777230 +rect 128770 776994 164214 777230 +rect 164450 776994 164534 777230 +rect 164770 776994 200214 777230 +rect 200450 776994 200534 777230 +rect 200770 776994 236214 777230 +rect 236450 776994 236534 777230 +rect 236770 776994 272214 777230 +rect 272450 776994 272534 777230 +rect 272770 776994 308214 777230 +rect 308450 776994 308534 777230 +rect 308770 776994 344214 777230 +rect 344450 776994 344534 777230 +rect 344770 776994 380214 777230 +rect 380450 776994 380534 777230 +rect 380770 776994 416214 777230 +rect 416450 776994 416534 777230 +rect 416770 776994 452214 777230 +rect 452450 776994 452534 777230 +rect 452770 776994 488214 777230 +rect 488450 776994 488534 777230 +rect 488770 776994 524214 777230 +rect 524450 776994 524534 777230 +rect 524770 776994 560214 777230 +rect 560450 776994 560534 777230 +rect 560770 776994 596214 777230 +rect 596450 776994 596534 777230 +rect 596770 776994 624418 777230 +rect 624654 776994 624738 777230 +rect 624974 776994 625058 777230 +rect 625294 776994 625356 777230 +rect 7972 776910 625356 776994 +rect 7972 776674 8034 776910 +rect 8270 776674 8354 776910 +rect 8590 776674 8674 776910 +rect 8910 776674 20214 776910 +rect 20450 776674 20534 776910 +rect 20770 776674 56214 776910 +rect 56450 776674 56534 776910 +rect 56770 776674 92214 776910 +rect 92450 776674 92534 776910 +rect 92770 776674 128214 776910 +rect 128450 776674 128534 776910 +rect 128770 776674 164214 776910 +rect 164450 776674 164534 776910 +rect 164770 776674 200214 776910 +rect 200450 776674 200534 776910 +rect 200770 776674 236214 776910 +rect 236450 776674 236534 776910 +rect 236770 776674 272214 776910 +rect 272450 776674 272534 776910 +rect 272770 776674 308214 776910 +rect 308450 776674 308534 776910 +rect 308770 776674 344214 776910 +rect 344450 776674 344534 776910 +rect 344770 776674 380214 776910 +rect 380450 776674 380534 776910 +rect 380770 776674 416214 776910 +rect 416450 776674 416534 776910 +rect 416770 776674 452214 776910 +rect 452450 776674 452534 776910 +rect 452770 776674 488214 776910 +rect 488450 776674 488534 776910 +rect 488770 776674 524214 776910 +rect 524450 776674 524534 776910 +rect 524770 776674 560214 776910 +rect 560450 776674 560534 776910 +rect 560770 776674 596214 776910 +rect 596450 776674 596534 776910 +rect 596770 776674 624418 776910 +rect 624654 776674 624738 776910 +rect 624974 776674 625058 776910 +rect 625294 776674 625356 776910 +rect 7972 776642 625356 776674 rect 9312 773510 624016 773542 rect 9312 773274 9374 773510 rect 9610 773274 9694 773510 @@ -38722,6 +67498,40 @@ rect 621974 769234 622058 769470 rect 622294 769234 622378 769470 rect 622614 769234 622676 769470 rect 10652 769202 622676 769234 +rect 23864 746212 24468 746244 +rect 23864 745976 23888 746212 +rect 24124 745976 24208 746212 +rect 24444 745976 24468 746212 +rect 23864 745892 24468 745976 +rect 23864 745656 23888 745892 +rect 24124 745656 24208 745892 +rect 24444 745656 24468 745892 +rect 23864 745624 24468 745656 +rect 30000 746212 30320 746244 +rect 30000 745976 30042 746212 +rect 30278 745976 30320 746212 +rect 30000 745892 30320 745976 +rect 30000 745656 30042 745892 +rect 30278 745656 30320 745892 +rect 30000 745624 30320 745656 +rect 59910 746212 60514 746244 +rect 59910 745976 59934 746212 +rect 60170 745976 60254 746212 +rect 60490 745976 60514 746212 +rect 59910 745892 60514 745976 +rect 59910 745656 59934 745892 +rect 60170 745656 60254 745892 +rect 60490 745656 60514 745892 +rect 59910 745624 60514 745656 +rect 61952 746212 62556 746244 +rect 61952 745976 61976 746212 +rect 62212 745976 62296 746212 +rect 62532 745976 62556 746212 +rect 61952 745892 62556 745976 +rect 61952 745656 61976 745892 +rect 62212 745656 62296 745892 +rect 62532 745656 62556 745892 +rect 61952 745624 62556 745656 rect 570644 746212 571248 746244 rect 570644 745976 570668 746212 rect 570904 745976 570988 746212 @@ -38756,10 +67566,71 @@ rect 608732 745656 608756 745892 rect 608992 745656 609076 745892 rect 609312 745656 609336 745892 rect 608732 745624 609336 745656 +rect 24824 745252 25428 745284 +rect 24824 745016 24848 745252 +rect 25084 745016 25168 745252 +rect 25404 745016 25428 745252 +rect 24824 744932 25428 745016 +rect 24824 744696 24848 744932 +rect 25084 744696 25168 744932 +rect 25404 744696 25428 744932 +rect 24824 744664 25428 744696 +rect 29340 745252 29660 745284 +rect 29340 745016 29382 745252 +rect 29618 745016 29660 745252 +rect 29340 744932 29660 745016 +rect 29340 744696 29382 744932 +rect 29618 744696 29660 744932 +rect 56182 745132 56802 745284 +rect 56182 744896 56214 745132 +rect 56450 744896 56534 745132 +rect 56770 744896 56802 745132 +rect 56182 744744 56802 744896 +rect 60992 745252 61596 745284 +rect 60992 745016 61016 745252 +rect 61252 745016 61336 745252 +rect 61572 745016 61596 745252 +rect 60992 744932 61596 745016 rect 571604 745252 572208 745284 rect 571604 745016 571628 745252 rect 571864 745016 571948 745252 rect 572184 745016 572208 745252 +rect 29340 744664 29660 744696 +rect 60992 744696 61016 744932 +rect 61252 744696 61336 744932 +rect 61572 744696 61596 744932 +rect 60992 744664 61596 744696 +rect 95902 744950 564522 744982 +rect 95902 744714 95934 744950 +rect 96170 744714 96254 744950 +rect 96490 744714 131934 744950 +rect 132170 744714 132254 744950 +rect 132490 744714 167934 744950 +rect 168170 744714 168254 744950 +rect 168490 744714 203934 744950 +rect 204170 744714 204254 744950 +rect 204490 744714 239934 744950 +rect 240170 744714 240254 744950 +rect 240490 744714 275934 744950 +rect 276170 744714 276254 744950 +rect 276490 744714 311934 744950 +rect 312170 744714 312254 744950 +rect 312490 744714 347934 744950 +rect 348170 744714 348254 744950 +rect 348490 744714 383934 744950 +rect 384170 744714 384254 744950 +rect 384490 744714 419934 744950 +rect 420170 744714 420254 744950 +rect 420490 744714 455934 744950 +rect 456170 744714 456254 744950 +rect 456490 744714 491934 744950 +rect 492170 744714 492254 744950 +rect 492490 744714 527934 744950 +rect 528170 744714 528254 744950 +rect 528490 744714 563934 744950 +rect 564170 744714 564254 744950 +rect 564490 744714 564522 744950 +rect 95902 744630 564522 744714 rect 571604 744932 572208 745016 rect 571604 744696 571628 744932 rect 571864 744696 571948 744932 @@ -38786,15 +67657,133 @@ rect 607772 744696 607796 744932 rect 608032 744696 608116 744932 rect 608352 744696 608376 744932 rect 607772 744664 608376 744696 -rect 9312 737510 571256 737542 +rect 95902 744394 95934 744630 +rect 96170 744394 96254 744630 +rect 96490 744394 131934 744630 +rect 132170 744394 132254 744630 +rect 132490 744394 167934 744630 +rect 168170 744394 168254 744630 +rect 168490 744394 203934 744630 +rect 204170 744394 204254 744630 +rect 204490 744394 239934 744630 +rect 240170 744394 240254 744630 +rect 240490 744394 275934 744630 +rect 276170 744394 276254 744630 +rect 276490 744394 311934 744630 +rect 312170 744394 312254 744630 +rect 312490 744394 347934 744630 +rect 348170 744394 348254 744630 +rect 348490 744394 383934 744630 +rect 384170 744394 384254 744630 +rect 384490 744394 419934 744630 +rect 420170 744394 420254 744630 +rect 420490 744394 455934 744630 +rect 456170 744394 456254 744630 +rect 456490 744394 491934 744630 +rect 492170 744394 492254 744630 +rect 492490 744394 527934 744630 +rect 528170 744394 528254 744630 +rect 528490 744394 563934 744630 +rect 564170 744394 564254 744630 +rect 564490 744394 564522 744630 +rect 95902 744362 564522 744394 +rect 7972 741230 25116 741262 +rect 7972 740994 8034 741230 +rect 8270 740994 8354 741230 +rect 8590 740994 8674 741230 +rect 8910 740994 20214 741230 +rect 20450 740994 20534 741230 +rect 20770 740994 24848 741230 +rect 25084 740994 25116 741230 +rect 7972 740910 25116 740994 +rect 7972 740674 8034 740910 +rect 8270 740674 8354 740910 +rect 8590 740674 8674 740910 +rect 8910 740674 20214 740910 +rect 20450 740674 20534 740910 +rect 20770 740674 24848 740910 +rect 25084 740674 25116 740910 +rect 7972 740642 25116 740674 +rect 61304 741230 560802 741262 +rect 61304 740994 61336 741230 +rect 61572 740994 92214 741230 +rect 92450 740994 92534 741230 +rect 92770 740994 128214 741230 +rect 128450 740994 128534 741230 +rect 128770 740994 164214 741230 +rect 164450 740994 164534 741230 +rect 164770 740994 200214 741230 +rect 200450 740994 200534 741230 +rect 200770 740994 236214 741230 +rect 236450 740994 236534 741230 +rect 236770 740994 272214 741230 +rect 272450 740994 272534 741230 +rect 272770 740994 308214 741230 +rect 308450 740994 308534 741230 +rect 308770 740994 344214 741230 +rect 344450 740994 344534 741230 +rect 344770 740994 380214 741230 +rect 380450 740994 380534 741230 +rect 380770 740994 416214 741230 +rect 416450 740994 416534 741230 +rect 416770 740994 452214 741230 +rect 452450 740994 452534 741230 +rect 452770 740994 488214 741230 +rect 488450 740994 488534 741230 +rect 488770 740994 524214 741230 +rect 524450 740994 524534 741230 +rect 524770 740994 560214 741230 +rect 560450 740994 560534 741230 +rect 560770 740994 560802 741230 +rect 61304 740910 560802 740994 +rect 61304 740674 61336 740910 +rect 61572 740674 92214 740910 +rect 92450 740674 92534 740910 +rect 92770 740674 128214 740910 +rect 128450 740674 128534 740910 +rect 128770 740674 164214 740910 +rect 164450 740674 164534 740910 +rect 164770 740674 200214 740910 +rect 200450 740674 200534 740910 +rect 200770 740674 236214 740910 +rect 236450 740674 236534 740910 +rect 236770 740674 272214 740910 +rect 272450 740674 272534 740910 +rect 272770 740674 308214 740910 +rect 308450 740674 308534 740910 +rect 308770 740674 344214 740910 +rect 344450 740674 344534 740910 +rect 344770 740674 380214 740910 +rect 380450 740674 380534 740910 +rect 380770 740674 416214 740910 +rect 416450 740674 416534 740910 +rect 416770 740674 452214 740910 +rect 452450 740674 452534 740910 +rect 452770 740674 488214 740910 +rect 488450 740674 488534 740910 +rect 488770 740674 524214 740910 +rect 524450 740674 524534 740910 +rect 524770 740674 560214 740910 +rect 560450 740674 560534 740910 +rect 560770 740674 560802 740910 +rect 61304 740642 560802 740674 +rect 9312 737510 17082 737542 rect 9312 737274 9374 737510 rect 9610 737274 9694 737510 rect 9930 737274 10014 737510 rect 10250 737274 16494 737510 rect 16730 737274 16814 737510 -rect 17050 737274 52494 737510 -rect 52730 737274 52814 737510 -rect 53050 737274 88494 737510 +rect 17050 737274 17082 737510 +rect 9312 737190 17082 737274 +rect 9312 736954 9374 737190 +rect 9610 736954 9694 737190 +rect 9930 736954 10014 737190 +rect 10250 736954 16494 737190 +rect 16730 736954 16814 737190 +rect 17050 736954 17082 737190 +rect 9312 736922 17082 736954 +rect 88462 737510 571256 737542 +rect 88462 737274 88494 737510 rect 88730 737274 88814 737510 rect 89050 737274 124494 737510 rect 124730 737274 124814 737510 @@ -38825,15 +67814,8 @@ rect 556730 737274 556814 737510 rect 557050 737274 570668 737510 rect 570904 737274 570988 737510 rect 571224 737274 571256 737510 -rect 9312 737190 571256 737274 -rect 9312 736954 9374 737190 -rect 9610 736954 9694 737190 -rect 9930 736954 10014 737190 -rect 10250 736954 16494 737190 -rect 16730 736954 16814 737190 -rect 17050 736954 52494 737190 -rect 52730 736954 52814 737190 -rect 53050 736954 88494 737190 +rect 88462 737190 571256 737274 +rect 88462 736954 88494 737190 rect 88730 736954 88814 737190 rect 89050 736954 124494 737190 rect 124730 736954 124814 737190 @@ -38864,7 +67846,7 @@ rect 556730 736954 556814 737190 rect 557050 736954 570668 737190 rect 570904 736954 570988 737190 rect 571224 736954 571256 737190 -rect 9312 736922 571256 736954 +rect 88462 736922 571256 736954 rect 608724 737510 624016 737542 rect 608724 737274 608756 737510 rect 608992 737274 609076 737510 @@ -38880,15 +67862,23 @@ rect 623314 736954 623398 737190 rect 623634 736954 623718 737190 rect 623954 736954 624016 737190 rect 608724 736922 624016 736954 -rect 10652 733790 571896 733822 +rect 10652 733790 13362 733822 rect 10652 733554 10714 733790 rect 10950 733554 11034 733790 rect 11270 733554 11354 733790 rect 11590 733554 12774 733790 rect 13010 733554 13094 733790 -rect 13330 733554 48774 733790 -rect 49010 733554 49094 733790 -rect 49330 733554 84774 733790 +rect 13330 733554 13362 733790 +rect 10652 733470 13362 733554 +rect 10652 733234 10714 733470 +rect 10950 733234 11034 733470 +rect 11270 733234 11354 733470 +rect 11590 733234 12774 733470 +rect 13010 733234 13094 733470 +rect 13330 733234 13362 733470 +rect 10652 733202 13362 733234 +rect 84742 733790 571896 733822 +rect 84742 733554 84774 733790 rect 85010 733554 85094 733790 rect 85330 733554 120774 733790 rect 121010 733554 121094 733790 @@ -38918,15 +67908,8 @@ rect 517330 733554 552774 733790 rect 553010 733554 553094 733790 rect 553330 733554 571628 733790 rect 571864 733554 571896 733790 -rect 10652 733470 571896 733554 -rect 10652 733234 10714 733470 -rect 10950 733234 11034 733470 -rect 11270 733234 11354 733470 -rect 11590 733234 12774 733470 -rect 13010 733234 13094 733470 -rect 13330 733234 48774 733470 -rect 49010 733234 49094 733470 -rect 49330 733234 84774 733470 +rect 84742 733470 571896 733554 +rect 84742 733234 84774 733470 rect 85010 733234 85094 733470 rect 85330 733234 120774 733470 rect 121010 733234 121094 733470 @@ -38956,7 +67939,7 @@ rect 517330 733234 552774 733470 rect 553010 733234 553094 733470 rect 553330 733234 571628 733470 rect 571864 733234 571896 733470 -rect 10652 733202 571896 733234 +rect 84742 733202 571896 733234 rect 608084 733790 622676 733822 rect 608084 733554 608116 733790 rect 608352 733554 621738 733790 @@ -38970,6 +67953,20 @@ rect 621974 733234 622058 733470 rect 622294 733234 622378 733470 rect 622614 733234 622676 733470 rect 608084 733202 622676 733234 +rect 23856 728364 24476 728406 +rect 23856 728128 23888 728364 +rect 24124 728128 24208 728364 +rect 24444 728128 24476 728364 +rect 23856 728086 24476 728128 +rect 30000 728364 30320 728406 +rect 30000 728128 30042 728364 +rect 30278 728128 30320 728364 +rect 30000 728086 30320 728128 +rect 61944 728364 62564 728406 +rect 61944 728128 61976 728364 +rect 62212 728128 62296 728364 +rect 62532 728128 62564 728364 +rect 61944 728086 62564 728128 rect 570636 728364 571256 728406 rect 570636 728128 570668 728364 rect 570904 728128 570988 728364 @@ -38984,6 +67981,20 @@ rect 608724 728128 608756 728364 rect 608992 728128 609076 728364 rect 609312 728128 609344 728364 rect 608724 728086 609344 728128 +rect 24816 727704 25436 727746 +rect 24816 727468 24848 727704 +rect 25084 727468 25168 727704 +rect 25404 727468 25436 727704 +rect 24816 727426 25436 727468 +rect 29340 727704 29660 727746 +rect 29340 727468 29382 727704 +rect 29618 727468 29660 727704 +rect 29340 727426 29660 727468 +rect 60984 727704 61604 727746 +rect 60984 727468 61016 727704 +rect 61252 727468 61336 727704 +rect 61572 727468 61604 727704 +rect 60984 727426 61604 727468 rect 571596 727704 572216 727746 rect 571596 727468 571628 727704 rect 571864 727468 571948 727704 @@ -38998,15 +68009,183 @@ rect 607764 727468 607796 727704 rect 608032 727468 608116 727704 rect 608352 727468 608384 727704 rect 607764 727426 608384 727468 -rect 9312 701510 571256 701542 +rect 6632 708950 24476 708982 +rect 6632 708714 6694 708950 +rect 6930 708714 7014 708950 +rect 7250 708714 7334 708950 +rect 7570 708714 23888 708950 +rect 24124 708714 24208 708950 +rect 24444 708714 24476 708950 +rect 6632 708630 24476 708714 +rect 6632 708394 6694 708630 +rect 6930 708394 7014 708630 +rect 7250 708394 7334 708630 +rect 7570 708394 23888 708630 +rect 24124 708394 24208 708630 +rect 24444 708394 24476 708630 +rect 6632 708362 24476 708394 +rect 61944 708950 564522 708982 +rect 61944 708714 61976 708950 +rect 62212 708714 62296 708950 +rect 62532 708714 95934 708950 +rect 96170 708714 96254 708950 +rect 96490 708714 131934 708950 +rect 132170 708714 132254 708950 +rect 132490 708714 167934 708950 +rect 168170 708714 168254 708950 +rect 168490 708714 203934 708950 +rect 204170 708714 204254 708950 +rect 204490 708714 239934 708950 +rect 240170 708714 240254 708950 +rect 240490 708714 275934 708950 +rect 276170 708714 276254 708950 +rect 276490 708714 311934 708950 +rect 312170 708714 312254 708950 +rect 312490 708714 347934 708950 +rect 348170 708714 348254 708950 +rect 348490 708714 383934 708950 +rect 384170 708714 384254 708950 +rect 384490 708714 419934 708950 +rect 420170 708714 420254 708950 +rect 420490 708714 455934 708950 +rect 456170 708714 456254 708950 +rect 456490 708714 491934 708950 +rect 492170 708714 492254 708950 +rect 492490 708714 527934 708950 +rect 528170 708714 528254 708950 +rect 528490 708714 563934 708950 +rect 564170 708714 564254 708950 +rect 564490 708714 564522 708950 +rect 61944 708630 564522 708714 +rect 61944 708394 61976 708630 +rect 62212 708394 62296 708630 +rect 62532 708394 95934 708630 +rect 96170 708394 96254 708630 +rect 96490 708394 131934 708630 +rect 132170 708394 132254 708630 +rect 132490 708394 167934 708630 +rect 168170 708394 168254 708630 +rect 168490 708394 203934 708630 +rect 204170 708394 204254 708630 +rect 204490 708394 239934 708630 +rect 240170 708394 240254 708630 +rect 240490 708394 275934 708630 +rect 276170 708394 276254 708630 +rect 276490 708394 311934 708630 +rect 312170 708394 312254 708630 +rect 312490 708394 347934 708630 +rect 348170 708394 348254 708630 +rect 348490 708394 383934 708630 +rect 384170 708394 384254 708630 +rect 384490 708394 419934 708630 +rect 420170 708394 420254 708630 +rect 420490 708394 455934 708630 +rect 456170 708394 456254 708630 +rect 456490 708394 491934 708630 +rect 492170 708394 492254 708630 +rect 492490 708394 527934 708630 +rect 528170 708394 528254 708630 +rect 528490 708394 563934 708630 +rect 564170 708394 564254 708630 +rect 564490 708394 564522 708630 +rect 61944 708362 564522 708394 +rect 7972 705230 25116 705262 +rect 7972 704994 8034 705230 +rect 8270 704994 8354 705230 +rect 8590 704994 8674 705230 +rect 8910 704994 20214 705230 +rect 20450 704994 20534 705230 +rect 20770 704994 24848 705230 +rect 25084 704994 25116 705230 +rect 7972 704910 25116 704994 +rect 7972 704674 8034 704910 +rect 8270 704674 8354 704910 +rect 8590 704674 8674 704910 +rect 8910 704674 20214 704910 +rect 20450 704674 20534 704910 +rect 20770 704674 24848 704910 +rect 25084 704674 25116 704910 +rect 7972 704642 25116 704674 +rect 61304 705230 560802 705262 +rect 61304 704994 61336 705230 +rect 61572 704994 92214 705230 +rect 92450 704994 92534 705230 +rect 92770 704994 128214 705230 +rect 128450 704994 128534 705230 +rect 128770 704994 164214 705230 +rect 164450 704994 164534 705230 +rect 164770 704994 200214 705230 +rect 200450 704994 200534 705230 +rect 200770 704994 236214 705230 +rect 236450 704994 236534 705230 +rect 236770 704994 272214 705230 +rect 272450 704994 272534 705230 +rect 272770 704994 308214 705230 +rect 308450 704994 308534 705230 +rect 308770 704994 344214 705230 +rect 344450 704994 344534 705230 +rect 344770 704994 380214 705230 +rect 380450 704994 380534 705230 +rect 380770 704994 416214 705230 +rect 416450 704994 416534 705230 +rect 416770 704994 452214 705230 +rect 452450 704994 452534 705230 +rect 452770 704994 488214 705230 +rect 488450 704994 488534 705230 +rect 488770 704994 524214 705230 +rect 524450 704994 524534 705230 +rect 524770 704994 560214 705230 +rect 560450 704994 560534 705230 +rect 560770 704994 560802 705230 +rect 61304 704910 560802 704994 +rect 61304 704674 61336 704910 +rect 61572 704674 92214 704910 +rect 92450 704674 92534 704910 +rect 92770 704674 128214 704910 +rect 128450 704674 128534 704910 +rect 128770 704674 164214 704910 +rect 164450 704674 164534 704910 +rect 164770 704674 200214 704910 +rect 200450 704674 200534 704910 +rect 200770 704674 236214 704910 +rect 236450 704674 236534 704910 +rect 236770 704674 272214 704910 +rect 272450 704674 272534 704910 +rect 272770 704674 308214 704910 +rect 308450 704674 308534 704910 +rect 308770 704674 344214 704910 +rect 344450 704674 344534 704910 +rect 344770 704674 380214 704910 +rect 380450 704674 380534 704910 +rect 380770 704674 416214 704910 +rect 416450 704674 416534 704910 +rect 416770 704674 452214 704910 +rect 452450 704674 452534 704910 +rect 452770 704674 488214 704910 +rect 488450 704674 488534 704910 +rect 488770 704674 524214 704910 +rect 524450 704674 524534 704910 +rect 524770 704674 560214 704910 +rect 560450 704674 560534 704910 +rect 560770 704674 560802 704910 +rect 61304 704642 560802 704674 +rect 9312 701510 17082 701542 rect 9312 701274 9374 701510 rect 9610 701274 9694 701510 rect 9930 701274 10014 701510 rect 10250 701274 16494 701510 rect 16730 701274 16814 701510 -rect 17050 701274 52494 701510 -rect 52730 701274 52814 701510 -rect 53050 701274 88494 701510 +rect 17050 701274 17082 701510 +rect 9312 701190 17082 701274 +rect 9312 700954 9374 701190 +rect 9610 700954 9694 701190 +rect 9930 700954 10014 701190 +rect 10250 700954 16494 701190 +rect 16730 700954 16814 701190 +rect 17050 700954 17082 701190 +rect 9312 700922 17082 700954 +rect 88462 701510 571256 701542 +rect 88462 701274 88494 701510 rect 88730 701274 88814 701510 rect 89050 701274 124494 701510 rect 124730 701274 124814 701510 @@ -39037,15 +68216,8 @@ rect 556730 701274 556814 701510 rect 557050 701274 570668 701510 rect 570904 701274 570988 701510 rect 571224 701274 571256 701510 -rect 9312 701190 571256 701274 -rect 9312 700954 9374 701190 -rect 9610 700954 9694 701190 -rect 9930 700954 10014 701190 -rect 10250 700954 16494 701190 -rect 16730 700954 16814 701190 -rect 17050 700954 52494 701190 -rect 52730 700954 52814 701190 -rect 53050 700954 88494 701190 +rect 88462 701190 571256 701274 +rect 88462 700954 88494 701190 rect 88730 700954 88814 701190 rect 89050 700954 124494 701190 rect 124730 700954 124814 701190 @@ -39076,7 +68248,7 @@ rect 556730 700954 556814 701190 rect 557050 700954 570668 701190 rect 570904 700954 570988 701190 rect 571224 700954 571256 701190 -rect 9312 700922 571256 700954 +rect 88462 700922 571256 700954 rect 608724 701510 624016 701542 rect 608724 701274 608756 701510 rect 608992 701274 609076 701510 @@ -39092,15 +68264,36 @@ rect 623314 700954 623398 701190 rect 623634 700954 623718 701190 rect 623954 700954 624016 701190 rect 608724 700922 624016 700954 -rect 10652 697790 553362 697822 +rect 10652 697790 13362 697822 rect 10652 697554 10714 697790 rect 10950 697554 11034 697790 rect 11270 697554 11354 697790 rect 11590 697554 12774 697790 rect 13010 697554 13094 697790 -rect 13330 697554 48774 697790 -rect 49010 697554 49094 697790 -rect 49330 697554 84774 697790 +rect 13330 697554 13362 697790 +rect 84742 697790 553362 697822 +rect 10652 697470 13362 697554 +rect 10652 697234 10714 697470 +rect 10950 697234 11034 697470 +rect 11270 697234 11354 697470 +rect 11590 697234 12774 697470 +rect 13010 697234 13094 697470 +rect 13330 697234 13362 697470 +rect 23856 697728 24476 697770 +rect 23856 697492 23888 697728 +rect 24124 697492 24208 697728 +rect 24444 697492 24476 697728 +rect 23856 697450 24476 697492 +rect 30000 697728 30320 697770 +rect 30000 697492 30042 697728 +rect 30278 697492 30320 697728 +rect 30000 697450 30320 697492 +rect 61944 697728 62564 697770 +rect 61944 697492 61976 697728 +rect 62212 697492 62296 697728 +rect 62532 697492 62564 697728 +rect 61944 697450 62564 697492 +rect 84742 697554 84774 697790 rect 85010 697554 85094 697790 rect 85330 697554 120774 697790 rect 121010 697554 121094 697790 @@ -39129,15 +68322,9 @@ rect 517010 697554 517094 697790 rect 517330 697554 552774 697790 rect 553010 697554 553094 697790 rect 553330 697554 553362 697790 -rect 10652 697470 553362 697554 -rect 10652 697234 10714 697470 -rect 10950 697234 11034 697470 -rect 11270 697234 11354 697470 -rect 11590 697234 12774 697470 -rect 13010 697234 13094 697470 -rect 13330 697234 48774 697470 -rect 49010 697234 49094 697470 -rect 49330 697234 84774 697470 +rect 84742 697470 553362 697554 +rect 10652 697202 13362 697234 +rect 84742 697234 84774 697470 rect 85010 697234 85094 697470 rect 85330 697234 120774 697470 rect 121010 697234 121094 697470 @@ -39180,7 +68367,21 @@ rect 608724 697492 608756 697728 rect 608992 697492 609076 697728 rect 609312 697492 609344 697728 rect 608724 697450 609344 697492 -rect 10652 697202 553362 697234 +rect 84742 697202 553362 697234 +rect 24816 697068 25436 697110 +rect 24816 696832 24848 697068 +rect 25084 696832 25168 697068 +rect 25404 696832 25436 697068 +rect 24816 696790 25436 696832 +rect 29340 697068 29660 697110 +rect 29340 696832 29382 697068 +rect 29618 696832 29660 697068 +rect 29340 696790 29660 696832 +rect 60984 697068 61604 697110 +rect 60984 696832 61016 697068 +rect 61252 696832 61336 697068 +rect 61572 696832 61604 697068 +rect 60984 696790 61604 696832 rect 571596 697068 572216 697110 rect 571596 696832 571628 697068 rect 571864 696832 571948 697068 @@ -39195,6 +68396,180 @@ rect 607764 696832 607796 697068 rect 608032 696832 608116 697068 rect 608352 696832 608384 697068 rect 607764 696790 608384 696832 +rect 6632 672950 24476 672982 +rect 6632 672714 6694 672950 +rect 6930 672714 7014 672950 +rect 7250 672714 7334 672950 +rect 7570 672714 23888 672950 +rect 24124 672714 24208 672950 +rect 24444 672714 24476 672950 +rect 6632 672630 24476 672714 +rect 6632 672394 6694 672630 +rect 6930 672394 7014 672630 +rect 7250 672394 7334 672630 +rect 7570 672394 23888 672630 +rect 24124 672394 24208 672630 +rect 24444 672394 24476 672630 +rect 6632 672362 24476 672394 +rect 61944 672950 564522 672982 +rect 61944 672714 61976 672950 +rect 62212 672714 62296 672950 +rect 62532 672714 95934 672950 +rect 96170 672714 96254 672950 +rect 96490 672714 131934 672950 +rect 132170 672714 132254 672950 +rect 132490 672714 167934 672950 +rect 168170 672714 168254 672950 +rect 168490 672714 203934 672950 +rect 204170 672714 204254 672950 +rect 204490 672714 239934 672950 +rect 240170 672714 240254 672950 +rect 240490 672714 275934 672950 +rect 276170 672714 276254 672950 +rect 276490 672714 311934 672950 +rect 312170 672714 312254 672950 +rect 312490 672714 347934 672950 +rect 348170 672714 348254 672950 +rect 348490 672714 383934 672950 +rect 384170 672714 384254 672950 +rect 384490 672714 419934 672950 +rect 420170 672714 420254 672950 +rect 420490 672714 455934 672950 +rect 456170 672714 456254 672950 +rect 456490 672714 491934 672950 +rect 492170 672714 492254 672950 +rect 492490 672714 527934 672950 +rect 528170 672714 528254 672950 +rect 528490 672714 563934 672950 +rect 564170 672714 564254 672950 +rect 564490 672714 564522 672950 +rect 61944 672630 564522 672714 +rect 61944 672394 61976 672630 +rect 62212 672394 62296 672630 +rect 62532 672394 95934 672630 +rect 96170 672394 96254 672630 +rect 96490 672394 131934 672630 +rect 132170 672394 132254 672630 +rect 132490 672394 167934 672630 +rect 168170 672394 168254 672630 +rect 168490 672394 203934 672630 +rect 204170 672394 204254 672630 +rect 204490 672394 239934 672630 +rect 240170 672394 240254 672630 +rect 240490 672394 275934 672630 +rect 276170 672394 276254 672630 +rect 276490 672394 311934 672630 +rect 312170 672394 312254 672630 +rect 312490 672394 347934 672630 +rect 348170 672394 348254 672630 +rect 348490 672394 383934 672630 +rect 384170 672394 384254 672630 +rect 384490 672394 419934 672630 +rect 420170 672394 420254 672630 +rect 420490 672394 455934 672630 +rect 456170 672394 456254 672630 +rect 456490 672394 491934 672630 +rect 492170 672394 492254 672630 +rect 492490 672394 527934 672630 +rect 528170 672394 528254 672630 +rect 528490 672394 563934 672630 +rect 564170 672394 564254 672630 +rect 564490 672394 564522 672630 +rect 61944 672362 564522 672394 +rect 7972 669230 25116 669262 +rect 7972 668994 8034 669230 +rect 8270 668994 8354 669230 +rect 8590 668994 8674 669230 +rect 8910 668994 20214 669230 +rect 20450 668994 20534 669230 +rect 20770 668994 24848 669230 +rect 25084 668994 25116 669230 +rect 7972 668910 25116 668994 +rect 7972 668674 8034 668910 +rect 8270 668674 8354 668910 +rect 8590 668674 8674 668910 +rect 8910 668674 20214 668910 +rect 20450 668674 20534 668910 +rect 20770 668674 24848 668910 +rect 25084 668674 25116 668910 +rect 7972 668642 25116 668674 +rect 61304 669230 560802 669262 +rect 61304 668994 61336 669230 +rect 61572 668994 92214 669230 +rect 92450 668994 92534 669230 +rect 92770 668994 128214 669230 +rect 128450 668994 128534 669230 +rect 128770 668994 164214 669230 +rect 164450 668994 164534 669230 +rect 164770 668994 200214 669230 +rect 200450 668994 200534 669230 +rect 200770 668994 236214 669230 +rect 236450 668994 236534 669230 +rect 236770 668994 272214 669230 +rect 272450 668994 272534 669230 +rect 272770 668994 308214 669230 +rect 308450 668994 308534 669230 +rect 308770 668994 344214 669230 +rect 344450 668994 344534 669230 +rect 344770 668994 380214 669230 +rect 380450 668994 380534 669230 +rect 380770 668994 416214 669230 +rect 416450 668994 416534 669230 +rect 416770 668994 452214 669230 +rect 452450 668994 452534 669230 +rect 452770 668994 488214 669230 +rect 488450 668994 488534 669230 +rect 488770 668994 524214 669230 +rect 524450 668994 524534 669230 +rect 524770 668994 560214 669230 +rect 560450 668994 560534 669230 +rect 560770 668994 560802 669230 +rect 61304 668910 560802 668994 +rect 61304 668674 61336 668910 +rect 61572 668674 92214 668910 +rect 92450 668674 92534 668910 +rect 92770 668674 128214 668910 +rect 128450 668674 128534 668910 +rect 128770 668674 164214 668910 +rect 164450 668674 164534 668910 +rect 164770 668674 200214 668910 +rect 200450 668674 200534 668910 +rect 200770 668674 236214 668910 +rect 236450 668674 236534 668910 +rect 236770 668674 272214 668910 +rect 272450 668674 272534 668910 +rect 272770 668674 308214 668910 +rect 308450 668674 308534 668910 +rect 308770 668674 344214 668910 +rect 344450 668674 344534 668910 +rect 344770 668674 380214 668910 +rect 380450 668674 380534 668910 +rect 380770 668674 416214 668910 +rect 416450 668674 416534 668910 +rect 416770 668674 452214 668910 +rect 452450 668674 452534 668910 +rect 452770 668674 488214 668910 +rect 488450 668674 488534 668910 +rect 488770 668674 524214 668910 +rect 524450 668674 524534 668910 +rect 524770 668674 560214 668910 +rect 560450 668674 560534 668910 +rect 560770 668674 560802 668910 +rect 61304 668642 560802 668674 +rect 23856 667092 24476 667134 +rect 23856 666856 23888 667092 +rect 24124 666856 24208 667092 +rect 24444 666856 24476 667092 +rect 23856 666814 24476 666856 +rect 30000 667092 30320 667134 +rect 30000 666856 30042 667092 +rect 30278 666856 30320 667092 +rect 30000 666814 30320 666856 +rect 61944 667092 62564 667134 +rect 61944 666856 61976 667092 +rect 62212 666856 62296 667092 +rect 62532 666856 62564 667092 +rect 61944 666814 62564 666856 rect 570636 667092 571256 667134 rect 570636 666856 570668 667092 rect 570904 666856 570988 667092 @@ -39209,6 +68584,20 @@ rect 608724 666856 608756 667092 rect 608992 666856 609076 667092 rect 609312 666856 609344 667092 rect 608724 666814 609344 666856 +rect 24816 666432 25436 666474 +rect 24816 666196 24848 666432 +rect 25084 666196 25168 666432 +rect 25404 666196 25436 666432 +rect 24816 666154 25436 666196 +rect 29340 666432 29660 666474 +rect 29340 666196 29382 666432 +rect 29618 666196 29660 666432 +rect 29340 666154 29660 666196 +rect 60984 666432 61604 666474 +rect 60984 666196 61016 666432 +rect 61252 666196 61336 666432 +rect 61572 666196 61604 666432 +rect 60984 666154 61604 666196 rect 571596 666432 572216 666474 rect 571596 666196 571628 666432 rect 571864 666196 571948 666432 @@ -39223,15 +68612,23 @@ rect 607764 666196 607796 666432 rect 608032 666196 608116 666432 rect 608352 666196 608384 666432 rect 607764 666154 608384 666196 -rect 9312 665510 557082 665542 +rect 9312 665510 17082 665542 rect 9312 665274 9374 665510 rect 9610 665274 9694 665510 rect 9930 665274 10014 665510 rect 10250 665274 16494 665510 rect 16730 665274 16814 665510 -rect 17050 665274 52494 665510 -rect 52730 665274 52814 665510 -rect 53050 665274 88494 665510 +rect 17050 665274 17082 665510 +rect 9312 665190 17082 665274 +rect 9312 664954 9374 665190 +rect 9610 664954 9694 665190 +rect 9930 664954 10014 665190 +rect 10250 664954 16494 665190 +rect 16730 664954 16814 665190 +rect 17050 664954 17082 665190 +rect 9312 664922 17082 664954 +rect 88462 665510 557082 665542 +rect 88462 665274 88494 665510 rect 88730 665274 88814 665510 rect 89050 665274 124494 665510 rect 124730 665274 124814 665510 @@ -39260,15 +68657,8 @@ rect 520730 665274 520814 665510 rect 521050 665274 556494 665510 rect 556730 665274 556814 665510 rect 557050 665274 557082 665510 -rect 9312 665190 557082 665274 -rect 9312 664954 9374 665190 -rect 9610 664954 9694 665190 -rect 9930 664954 10014 665190 -rect 10250 664954 16494 665190 -rect 16730 664954 16814 665190 -rect 17050 664954 52494 665190 -rect 52730 664954 52814 665190 -rect 53050 664954 88494 665190 +rect 88462 665190 557082 665274 +rect 88462 664954 88494 665190 rect 88730 664954 88814 665190 rect 89050 664954 124494 665190 rect 124730 664954 124814 665190 @@ -39297,16 +68687,24 @@ rect 520730 664954 520814 665190 rect 521050 664954 556494 665190 rect 556730 664954 556814 665190 rect 557050 664954 557082 665190 -rect 9312 664922 557082 664954 -rect 10652 661790 571896 661822 +rect 88462 664922 557082 664954 +rect 10652 661790 13362 661822 rect 10652 661554 10714 661790 rect 10950 661554 11034 661790 rect 11270 661554 11354 661790 rect 11590 661554 12774 661790 rect 13010 661554 13094 661790 -rect 13330 661554 48774 661790 -rect 49010 661554 49094 661790 -rect 49330 661554 84774 661790 +rect 13330 661554 13362 661790 +rect 10652 661470 13362 661554 +rect 10652 661234 10714 661470 +rect 10950 661234 11034 661470 +rect 11270 661234 11354 661470 +rect 11590 661234 12774 661470 +rect 13010 661234 13094 661470 +rect 13330 661234 13362 661470 +rect 10652 661202 13362 661234 +rect 84742 661790 571896 661822 +rect 84742 661554 84774 661790 rect 85010 661554 85094 661790 rect 85330 661554 120774 661790 rect 121010 661554 121094 661790 @@ -39336,15 +68734,8 @@ rect 517330 661554 552774 661790 rect 553010 661554 553094 661790 rect 553330 661554 571628 661790 rect 571864 661554 571896 661790 -rect 10652 661470 571896 661554 -rect 10652 661234 10714 661470 -rect 10950 661234 11034 661470 -rect 11270 661234 11354 661470 -rect 11590 661234 12774 661470 -rect 13010 661234 13094 661470 -rect 13330 661234 48774 661470 -rect 49010 661234 49094 661470 -rect 49330 661234 84774 661470 +rect 84742 661470 571896 661554 +rect 84742 661234 84774 661470 rect 85010 661234 85094 661470 rect 85330 661234 120774 661470 rect 121010 661234 121094 661470 @@ -39374,7 +68765,7 @@ rect 517330 661234 552774 661470 rect 553010 661234 553094 661470 rect 553330 661234 571628 661470 rect 571864 661234 571896 661470 -rect 10652 661202 571896 661234 +rect 84742 661202 571896 661234 rect 608084 661790 622676 661822 rect 608084 661554 608116 661790 rect 608352 661554 621738 661790 @@ -39388,7 +68779,82 @@ rect 621974 661234 622058 661470 rect 622294 661234 622378 661470 rect 622614 661234 622676 661470 rect 608084 661202 622676 661234 +rect 95902 636950 564522 636982 +rect 95902 636714 95934 636950 +rect 96170 636714 96254 636950 +rect 96490 636714 131934 636950 +rect 132170 636714 132254 636950 +rect 132490 636714 167934 636950 +rect 168170 636714 168254 636950 +rect 168490 636714 203934 636950 +rect 204170 636714 204254 636950 +rect 204490 636714 239934 636950 +rect 240170 636714 240254 636950 +rect 240490 636714 275934 636950 +rect 276170 636714 276254 636950 +rect 276490 636714 311934 636950 +rect 312170 636714 312254 636950 +rect 312490 636714 347934 636950 +rect 348170 636714 348254 636950 +rect 348490 636714 383934 636950 +rect 384170 636714 384254 636950 +rect 384490 636714 419934 636950 +rect 420170 636714 420254 636950 +rect 420490 636714 455934 636950 +rect 456170 636714 456254 636950 +rect 456490 636714 491934 636950 +rect 492170 636714 492254 636950 +rect 492490 636714 527934 636950 +rect 528170 636714 528254 636950 +rect 528490 636714 563934 636950 +rect 564170 636714 564254 636950 +rect 564490 636714 564522 636950 +rect 95902 636630 564522 636714 +rect 23856 636456 24476 636498 +rect 23856 636220 23888 636456 +rect 24124 636220 24208 636456 +rect 24444 636220 24476 636456 +rect 23856 636178 24476 636220 +rect 30000 636456 30320 636498 +rect 30000 636220 30042 636456 +rect 30278 636220 30320 636456 +rect 30000 636178 30320 636220 +rect 61944 636456 62564 636498 +rect 61944 636220 61976 636456 +rect 62212 636220 62296 636456 +rect 62532 636220 62564 636456 +rect 95902 636394 95934 636630 +rect 96170 636394 96254 636630 +rect 96490 636394 131934 636630 +rect 132170 636394 132254 636630 +rect 132490 636394 167934 636630 +rect 168170 636394 168254 636630 +rect 168490 636394 203934 636630 +rect 204170 636394 204254 636630 +rect 204490 636394 239934 636630 +rect 240170 636394 240254 636630 +rect 240490 636394 275934 636630 +rect 276170 636394 276254 636630 +rect 276490 636394 311934 636630 +rect 312170 636394 312254 636630 +rect 312490 636394 347934 636630 +rect 348170 636394 348254 636630 +rect 348490 636394 383934 636630 +rect 384170 636394 384254 636630 +rect 384490 636394 419934 636630 +rect 420170 636394 420254 636630 +rect 420490 636394 455934 636630 +rect 456170 636394 456254 636630 +rect 456490 636394 491934 636630 +rect 492170 636394 492254 636630 +rect 492490 636394 527934 636630 +rect 528170 636394 528254 636630 +rect 528490 636394 563934 636630 +rect 564170 636394 564254 636630 +rect 564490 636394 564522 636630 +rect 95902 636362 564522 636394 rect 570636 636456 571256 636498 +rect 61944 636178 62564 636220 rect 570636 636220 570668 636456 rect 570904 636220 570988 636456 rect 571224 636220 571256 636456 @@ -39402,6 +68868,20 @@ rect 608724 636220 608756 636456 rect 608992 636220 609076 636456 rect 609312 636220 609344 636456 rect 608724 636178 609344 636220 +rect 24816 635796 25436 635838 +rect 24816 635560 24848 635796 +rect 25084 635560 25168 635796 +rect 25404 635560 25436 635796 +rect 24816 635518 25436 635560 +rect 29340 635796 29660 635838 +rect 29340 635560 29382 635796 +rect 29618 635560 29660 635796 +rect 29340 635518 29660 635560 +rect 60984 635796 61604 635838 +rect 60984 635560 61016 635796 +rect 61252 635560 61336 635796 +rect 61572 635560 61604 635796 +rect 60984 635518 61604 635560 rect 571596 635796 572216 635838 rect 571596 635560 571628 635796 rect 571864 635560 571948 635796 @@ -39416,15 +68896,103 @@ rect 607764 635560 607796 635796 rect 608032 635560 608116 635796 rect 608352 635560 608384 635796 rect 607764 635518 608384 635560 -rect 9312 629510 571256 629542 +rect 7972 633230 25116 633262 +rect 7972 632994 8034 633230 +rect 8270 632994 8354 633230 +rect 8590 632994 8674 633230 +rect 8910 632994 20214 633230 +rect 20450 632994 20534 633230 +rect 20770 632994 24848 633230 +rect 25084 632994 25116 633230 +rect 7972 632910 25116 632994 +rect 7972 632674 8034 632910 +rect 8270 632674 8354 632910 +rect 8590 632674 8674 632910 +rect 8910 632674 20214 632910 +rect 20450 632674 20534 632910 +rect 20770 632674 24848 632910 +rect 25084 632674 25116 632910 +rect 7972 632642 25116 632674 +rect 61304 633230 560802 633262 +rect 61304 632994 61336 633230 +rect 61572 632994 92214 633230 +rect 92450 632994 92534 633230 +rect 92770 632994 128214 633230 +rect 128450 632994 128534 633230 +rect 128770 632994 164214 633230 +rect 164450 632994 164534 633230 +rect 164770 632994 200214 633230 +rect 200450 632994 200534 633230 +rect 200770 632994 236214 633230 +rect 236450 632994 236534 633230 +rect 236770 632994 272214 633230 +rect 272450 632994 272534 633230 +rect 272770 632994 308214 633230 +rect 308450 632994 308534 633230 +rect 308770 632994 344214 633230 +rect 344450 632994 344534 633230 +rect 344770 632994 380214 633230 +rect 380450 632994 380534 633230 +rect 380770 632994 416214 633230 +rect 416450 632994 416534 633230 +rect 416770 632994 452214 633230 +rect 452450 632994 452534 633230 +rect 452770 632994 488214 633230 +rect 488450 632994 488534 633230 +rect 488770 632994 524214 633230 +rect 524450 632994 524534 633230 +rect 524770 632994 560214 633230 +rect 560450 632994 560534 633230 +rect 560770 632994 560802 633230 +rect 61304 632910 560802 632994 +rect 61304 632674 61336 632910 +rect 61572 632674 92214 632910 +rect 92450 632674 92534 632910 +rect 92770 632674 128214 632910 +rect 128450 632674 128534 632910 +rect 128770 632674 164214 632910 +rect 164450 632674 164534 632910 +rect 164770 632674 200214 632910 +rect 200450 632674 200534 632910 +rect 200770 632674 236214 632910 +rect 236450 632674 236534 632910 +rect 236770 632674 272214 632910 +rect 272450 632674 272534 632910 +rect 272770 632674 308214 632910 +rect 308450 632674 308534 632910 +rect 308770 632674 344214 632910 +rect 344450 632674 344534 632910 +rect 344770 632674 380214 632910 +rect 380450 632674 380534 632910 +rect 380770 632674 416214 632910 +rect 416450 632674 416534 632910 +rect 416770 632674 452214 632910 +rect 452450 632674 452534 632910 +rect 452770 632674 488214 632910 +rect 488450 632674 488534 632910 +rect 488770 632674 524214 632910 +rect 524450 632674 524534 632910 +rect 524770 632674 560214 632910 +rect 560450 632674 560534 632910 +rect 560770 632674 560802 632910 +rect 61304 632642 560802 632674 +rect 9312 629510 17082 629542 rect 9312 629274 9374 629510 rect 9610 629274 9694 629510 rect 9930 629274 10014 629510 rect 10250 629274 16494 629510 rect 16730 629274 16814 629510 -rect 17050 629274 52494 629510 -rect 52730 629274 52814 629510 -rect 53050 629274 88494 629510 +rect 17050 629274 17082 629510 +rect 9312 629190 17082 629274 +rect 9312 628954 9374 629190 +rect 9610 628954 9694 629190 +rect 9930 628954 10014 629190 +rect 10250 628954 16494 629190 +rect 16730 628954 16814 629190 +rect 17050 628954 17082 629190 +rect 9312 628922 17082 628954 +rect 88462 629510 571256 629542 +rect 88462 629274 88494 629510 rect 88730 629274 88814 629510 rect 89050 629274 124494 629510 rect 124730 629274 124814 629510 @@ -39455,15 +69023,8 @@ rect 556730 629274 556814 629510 rect 557050 629274 570668 629510 rect 570904 629274 570988 629510 rect 571224 629274 571256 629510 -rect 9312 629190 571256 629274 -rect 9312 628954 9374 629190 -rect 9610 628954 9694 629190 -rect 9930 628954 10014 629190 -rect 10250 628954 16494 629190 -rect 16730 628954 16814 629190 -rect 17050 628954 52494 629190 -rect 52730 628954 52814 629190 -rect 53050 628954 88494 629190 +rect 88462 629190 571256 629274 +rect 88462 628954 88494 629190 rect 88730 628954 88814 629190 rect 89050 628954 124494 629190 rect 124730 628954 124814 629190 @@ -39494,7 +69055,7 @@ rect 556730 628954 556814 629190 rect 557050 628954 570668 629190 rect 570904 628954 570988 629190 rect 571224 628954 571256 629190 -rect 9312 628922 571256 628954 +rect 88462 628922 571256 628954 rect 608724 629510 624016 629542 rect 608724 629274 608756 629510 rect 608992 629274 609076 629510 @@ -39510,15 +69071,23 @@ rect 623314 628954 623398 629190 rect 623634 628954 623718 629190 rect 623954 628954 624016 629190 rect 608724 628922 624016 628954 -rect 10652 625790 571896 625822 +rect 10652 625790 13362 625822 rect 10652 625554 10714 625790 rect 10950 625554 11034 625790 rect 11270 625554 11354 625790 rect 11590 625554 12774 625790 rect 13010 625554 13094 625790 -rect 13330 625554 48774 625790 -rect 49010 625554 49094 625790 -rect 49330 625554 84774 625790 +rect 13330 625554 13362 625790 +rect 10652 625470 13362 625554 +rect 10652 625234 10714 625470 +rect 10950 625234 11034 625470 +rect 11270 625234 11354 625470 +rect 11590 625234 12774 625470 +rect 13010 625234 13094 625470 +rect 13330 625234 13362 625470 +rect 10652 625202 13362 625234 +rect 84742 625790 571896 625822 +rect 84742 625554 84774 625790 rect 85010 625554 85094 625790 rect 85330 625554 120774 625790 rect 121010 625554 121094 625790 @@ -39548,15 +69117,8 @@ rect 517330 625554 552774 625790 rect 553010 625554 553094 625790 rect 553330 625554 571628 625790 rect 571864 625554 571896 625790 -rect 10652 625470 571896 625554 -rect 10652 625234 10714 625470 -rect 10950 625234 11034 625470 -rect 11270 625234 11354 625470 -rect 11590 625234 12774 625470 -rect 13010 625234 13094 625470 -rect 13330 625234 48774 625470 -rect 49010 625234 49094 625470 -rect 49330 625234 84774 625470 +rect 84742 625470 571896 625554 +rect 84742 625234 84774 625470 rect 85010 625234 85094 625470 rect 85330 625234 120774 625470 rect 121010 625234 121094 625470 @@ -39586,7 +69148,7 @@ rect 517330 625234 552774 625470 rect 553010 625234 553094 625470 rect 553330 625234 571628 625470 rect 571864 625234 571896 625470 -rect 10652 625202 571896 625234 +rect 84742 625202 571896 625234 rect 608084 625790 622676 625822 rect 608084 625554 608116 625790 rect 608352 625554 621738 625790 @@ -39600,6 +69162,20 @@ rect 621974 625234 622058 625470 rect 622294 625234 622378 625470 rect 622614 625234 622676 625470 rect 608084 625202 622676 625234 +rect 23856 605820 24476 605862 +rect 23856 605584 23888 605820 +rect 24124 605584 24208 605820 +rect 24444 605584 24476 605820 +rect 23856 605542 24476 605584 +rect 30000 605820 30320 605862 +rect 30000 605584 30042 605820 +rect 30278 605584 30320 605820 +rect 30000 605542 30320 605584 +rect 61944 605820 62564 605862 +rect 61944 605584 61976 605820 +rect 62212 605584 62296 605820 +rect 62532 605584 62564 605820 +rect 61944 605542 62564 605584 rect 570636 605820 571256 605862 rect 570636 605584 570668 605820 rect 570904 605584 570988 605820 @@ -39614,6 +69190,20 @@ rect 608724 605584 608756 605820 rect 608992 605584 609076 605820 rect 609312 605584 609344 605820 rect 608724 605542 609344 605584 +rect 24816 605160 25436 605202 +rect 24816 604924 24848 605160 +rect 25084 604924 25168 605160 +rect 25404 604924 25436 605160 +rect 24816 604882 25436 604924 +rect 29340 605160 29660 605202 +rect 29340 604924 29382 605160 +rect 29618 604924 29660 605160 +rect 29340 604882 29660 604924 +rect 60984 605160 61604 605202 +rect 60984 604924 61016 605160 +rect 61252 604924 61336 605160 +rect 61572 604924 61604 605160 +rect 60984 604882 61604 604924 rect 571596 605160 572216 605202 rect 571596 604924 571628 605160 rect 571864 604924 571948 605160 @@ -39628,15 +69218,183 @@ rect 607764 604924 607796 605160 rect 608032 604924 608116 605160 rect 608352 604924 608384 605160 rect 607764 604882 608384 604924 -rect 9312 593510 571256 593542 +rect 6632 600950 24476 600982 +rect 6632 600714 6694 600950 +rect 6930 600714 7014 600950 +rect 7250 600714 7334 600950 +rect 7570 600714 23888 600950 +rect 24124 600714 24208 600950 +rect 24444 600714 24476 600950 +rect 6632 600630 24476 600714 +rect 6632 600394 6694 600630 +rect 6930 600394 7014 600630 +rect 7250 600394 7334 600630 +rect 7570 600394 23888 600630 +rect 24124 600394 24208 600630 +rect 24444 600394 24476 600630 +rect 6632 600362 24476 600394 +rect 61944 600950 564522 600982 +rect 61944 600714 61976 600950 +rect 62212 600714 62296 600950 +rect 62532 600714 95934 600950 +rect 96170 600714 96254 600950 +rect 96490 600714 131934 600950 +rect 132170 600714 132254 600950 +rect 132490 600714 167934 600950 +rect 168170 600714 168254 600950 +rect 168490 600714 203934 600950 +rect 204170 600714 204254 600950 +rect 204490 600714 239934 600950 +rect 240170 600714 240254 600950 +rect 240490 600714 275934 600950 +rect 276170 600714 276254 600950 +rect 276490 600714 311934 600950 +rect 312170 600714 312254 600950 +rect 312490 600714 347934 600950 +rect 348170 600714 348254 600950 +rect 348490 600714 383934 600950 +rect 384170 600714 384254 600950 +rect 384490 600714 419934 600950 +rect 420170 600714 420254 600950 +rect 420490 600714 455934 600950 +rect 456170 600714 456254 600950 +rect 456490 600714 491934 600950 +rect 492170 600714 492254 600950 +rect 492490 600714 527934 600950 +rect 528170 600714 528254 600950 +rect 528490 600714 563934 600950 +rect 564170 600714 564254 600950 +rect 564490 600714 564522 600950 +rect 61944 600630 564522 600714 +rect 61944 600394 61976 600630 +rect 62212 600394 62296 600630 +rect 62532 600394 95934 600630 +rect 96170 600394 96254 600630 +rect 96490 600394 131934 600630 +rect 132170 600394 132254 600630 +rect 132490 600394 167934 600630 +rect 168170 600394 168254 600630 +rect 168490 600394 203934 600630 +rect 204170 600394 204254 600630 +rect 204490 600394 239934 600630 +rect 240170 600394 240254 600630 +rect 240490 600394 275934 600630 +rect 276170 600394 276254 600630 +rect 276490 600394 311934 600630 +rect 312170 600394 312254 600630 +rect 312490 600394 347934 600630 +rect 348170 600394 348254 600630 +rect 348490 600394 383934 600630 +rect 384170 600394 384254 600630 +rect 384490 600394 419934 600630 +rect 420170 600394 420254 600630 +rect 420490 600394 455934 600630 +rect 456170 600394 456254 600630 +rect 456490 600394 491934 600630 +rect 492170 600394 492254 600630 +rect 492490 600394 527934 600630 +rect 528170 600394 528254 600630 +rect 528490 600394 563934 600630 +rect 564170 600394 564254 600630 +rect 564490 600394 564522 600630 +rect 61944 600362 564522 600394 +rect 7972 597230 25116 597262 +rect 7972 596994 8034 597230 +rect 8270 596994 8354 597230 +rect 8590 596994 8674 597230 +rect 8910 596994 20214 597230 +rect 20450 596994 20534 597230 +rect 20770 596994 24848 597230 +rect 25084 596994 25116 597230 +rect 7972 596910 25116 596994 +rect 7972 596674 8034 596910 +rect 8270 596674 8354 596910 +rect 8590 596674 8674 596910 +rect 8910 596674 20214 596910 +rect 20450 596674 20534 596910 +rect 20770 596674 24848 596910 +rect 25084 596674 25116 596910 +rect 7972 596642 25116 596674 +rect 61304 597230 560802 597262 +rect 61304 596994 61336 597230 +rect 61572 596994 92214 597230 +rect 92450 596994 92534 597230 +rect 92770 596994 128214 597230 +rect 128450 596994 128534 597230 +rect 128770 596994 164214 597230 +rect 164450 596994 164534 597230 +rect 164770 596994 200214 597230 +rect 200450 596994 200534 597230 +rect 200770 596994 236214 597230 +rect 236450 596994 236534 597230 +rect 236770 596994 272214 597230 +rect 272450 596994 272534 597230 +rect 272770 596994 308214 597230 +rect 308450 596994 308534 597230 +rect 308770 596994 344214 597230 +rect 344450 596994 344534 597230 +rect 344770 596994 380214 597230 +rect 380450 596994 380534 597230 +rect 380770 596994 416214 597230 +rect 416450 596994 416534 597230 +rect 416770 596994 452214 597230 +rect 452450 596994 452534 597230 +rect 452770 596994 488214 597230 +rect 488450 596994 488534 597230 +rect 488770 596994 524214 597230 +rect 524450 596994 524534 597230 +rect 524770 596994 560214 597230 +rect 560450 596994 560534 597230 +rect 560770 596994 560802 597230 +rect 61304 596910 560802 596994 +rect 61304 596674 61336 596910 +rect 61572 596674 92214 596910 +rect 92450 596674 92534 596910 +rect 92770 596674 128214 596910 +rect 128450 596674 128534 596910 +rect 128770 596674 164214 596910 +rect 164450 596674 164534 596910 +rect 164770 596674 200214 596910 +rect 200450 596674 200534 596910 +rect 200770 596674 236214 596910 +rect 236450 596674 236534 596910 +rect 236770 596674 272214 596910 +rect 272450 596674 272534 596910 +rect 272770 596674 308214 596910 +rect 308450 596674 308534 596910 +rect 308770 596674 344214 596910 +rect 344450 596674 344534 596910 +rect 344770 596674 380214 596910 +rect 380450 596674 380534 596910 +rect 380770 596674 416214 596910 +rect 416450 596674 416534 596910 +rect 416770 596674 452214 596910 +rect 452450 596674 452534 596910 +rect 452770 596674 488214 596910 +rect 488450 596674 488534 596910 +rect 488770 596674 524214 596910 +rect 524450 596674 524534 596910 +rect 524770 596674 560214 596910 +rect 560450 596674 560534 596910 +rect 560770 596674 560802 596910 +rect 61304 596642 560802 596674 +rect 9312 593510 17082 593542 rect 9312 593274 9374 593510 rect 9610 593274 9694 593510 rect 9930 593274 10014 593510 rect 10250 593274 16494 593510 rect 16730 593274 16814 593510 -rect 17050 593274 52494 593510 -rect 52730 593274 52814 593510 -rect 53050 593274 88494 593510 +rect 17050 593274 17082 593510 +rect 9312 593190 17082 593274 +rect 9312 592954 9374 593190 +rect 9610 592954 9694 593190 +rect 9930 592954 10014 593190 +rect 10250 592954 16494 593190 +rect 16730 592954 16814 593190 +rect 17050 592954 17082 593190 +rect 9312 592922 17082 592954 +rect 88462 593510 571256 593542 +rect 88462 593274 88494 593510 rect 88730 593274 88814 593510 rect 89050 593274 124494 593510 rect 124730 593274 124814 593510 @@ -39667,15 +69425,8 @@ rect 556730 593274 556814 593510 rect 557050 593274 570668 593510 rect 570904 593274 570988 593510 rect 571224 593274 571256 593510 -rect 9312 593190 571256 593274 -rect 9312 592954 9374 593190 -rect 9610 592954 9694 593190 -rect 9930 592954 10014 593190 -rect 10250 592954 16494 593190 -rect 16730 592954 16814 593190 -rect 17050 592954 52494 593190 -rect 52730 592954 52814 593190 -rect 53050 592954 88494 593190 +rect 88462 593190 571256 593274 +rect 88462 592954 88494 593190 rect 88730 592954 88814 593190 rect 89050 592954 124494 593190 rect 124730 592954 124814 593190 @@ -39706,7 +69457,7 @@ rect 556730 592954 556814 593190 rect 557050 592954 570668 593190 rect 570904 592954 570988 593190 rect 571224 592954 571256 593190 -rect 9312 592922 571256 592954 +rect 88462 592922 571256 592954 rect 608724 593510 624016 593542 rect 608724 593274 608756 593510 rect 608992 593274 609076 593510 @@ -39722,15 +69473,23 @@ rect 623314 592954 623398 593190 rect 623634 592954 623718 593190 rect 623954 592954 624016 593190 rect 608724 592922 624016 592954 -rect 10652 589790 571896 589822 +rect 10652 589790 13362 589822 rect 10652 589554 10714 589790 rect 10950 589554 11034 589790 rect 11270 589554 11354 589790 rect 11590 589554 12774 589790 rect 13010 589554 13094 589790 -rect 13330 589554 48774 589790 -rect 49010 589554 49094 589790 -rect 49330 589554 84774 589790 +rect 13330 589554 13362 589790 +rect 10652 589470 13362 589554 +rect 10652 589234 10714 589470 +rect 10950 589234 11034 589470 +rect 11270 589234 11354 589470 +rect 11590 589234 12774 589470 +rect 13010 589234 13094 589470 +rect 13330 589234 13362 589470 +rect 10652 589202 13362 589234 +rect 84742 589790 571896 589822 +rect 84742 589554 84774 589790 rect 85010 589554 85094 589790 rect 85330 589554 120774 589790 rect 121010 589554 121094 589790 @@ -39760,15 +69519,8 @@ rect 517330 589554 552774 589790 rect 553010 589554 553094 589790 rect 553330 589554 571628 589790 rect 571864 589554 571896 589790 -rect 10652 589470 571896 589554 -rect 10652 589234 10714 589470 -rect 10950 589234 11034 589470 -rect 11270 589234 11354 589470 -rect 11590 589234 12774 589470 -rect 13010 589234 13094 589470 -rect 13330 589234 48774 589470 -rect 49010 589234 49094 589470 -rect 49330 589234 84774 589470 +rect 84742 589470 571896 589554 +rect 84742 589234 84774 589470 rect 85010 589234 85094 589470 rect 85330 589234 120774 589470 rect 121010 589234 121094 589470 @@ -39798,7 +69550,7 @@ rect 517330 589234 552774 589470 rect 553010 589234 553094 589470 rect 553330 589234 571628 589470 rect 571864 589234 571896 589470 -rect 10652 589202 571896 589234 +rect 84742 589202 571896 589234 rect 608084 589790 622676 589822 rect 608084 589554 608116 589790 rect 608352 589554 621738 589790 @@ -39812,6 +69564,20 @@ rect 621974 589234 622058 589470 rect 622294 589234 622378 589470 rect 622614 589234 622676 589470 rect 608084 589202 622676 589234 +rect 23856 575184 24476 575226 +rect 23856 574948 23888 575184 +rect 24124 574948 24208 575184 +rect 24444 574948 24476 575184 +rect 23856 574906 24476 574948 +rect 30000 575184 30320 575226 +rect 30000 574948 30042 575184 +rect 30278 574948 30320 575184 +rect 30000 574906 30320 574948 +rect 61944 575184 62564 575226 +rect 61944 574948 61976 575184 +rect 62212 574948 62296 575184 +rect 62532 574948 62564 575184 +rect 61944 574906 62564 574948 rect 570636 575184 571256 575226 rect 570636 574948 570668 575184 rect 570904 574948 570988 575184 @@ -39826,6 +69592,20 @@ rect 608724 574948 608756 575184 rect 608992 574948 609076 575184 rect 609312 574948 609344 575184 rect 608724 574906 609344 574948 +rect 24816 574524 25436 574566 +rect 24816 574288 24848 574524 +rect 25084 574288 25168 574524 +rect 25404 574288 25436 574524 +rect 24816 574246 25436 574288 +rect 29340 574524 29660 574566 +rect 29340 574288 29382 574524 +rect 29618 574288 29660 574524 +rect 29340 574246 29660 574288 +rect 60984 574524 61604 574566 +rect 60984 574288 61016 574524 +rect 61252 574288 61336 574524 +rect 61572 574288 61604 574524 +rect 60984 574246 61604 574288 rect 571596 574524 572216 574566 rect 571596 574288 571628 574524 rect 571864 574288 571948 574524 @@ -39840,15 +69620,183 @@ rect 607764 574288 607796 574524 rect 608032 574288 608116 574524 rect 608352 574288 608384 574524 rect 607764 574246 608384 574288 -rect 9312 557510 571256 557542 +rect 6632 564950 24476 564982 +rect 6632 564714 6694 564950 +rect 6930 564714 7014 564950 +rect 7250 564714 7334 564950 +rect 7570 564714 23888 564950 +rect 24124 564714 24208 564950 +rect 24444 564714 24476 564950 +rect 6632 564630 24476 564714 +rect 6632 564394 6694 564630 +rect 6930 564394 7014 564630 +rect 7250 564394 7334 564630 +rect 7570 564394 23888 564630 +rect 24124 564394 24208 564630 +rect 24444 564394 24476 564630 +rect 6632 564362 24476 564394 +rect 61944 564950 564522 564982 +rect 61944 564714 61976 564950 +rect 62212 564714 62296 564950 +rect 62532 564714 95934 564950 +rect 96170 564714 96254 564950 +rect 96490 564714 131934 564950 +rect 132170 564714 132254 564950 +rect 132490 564714 167934 564950 +rect 168170 564714 168254 564950 +rect 168490 564714 203934 564950 +rect 204170 564714 204254 564950 +rect 204490 564714 239934 564950 +rect 240170 564714 240254 564950 +rect 240490 564714 275934 564950 +rect 276170 564714 276254 564950 +rect 276490 564714 311934 564950 +rect 312170 564714 312254 564950 +rect 312490 564714 347934 564950 +rect 348170 564714 348254 564950 +rect 348490 564714 383934 564950 +rect 384170 564714 384254 564950 +rect 384490 564714 419934 564950 +rect 420170 564714 420254 564950 +rect 420490 564714 455934 564950 +rect 456170 564714 456254 564950 +rect 456490 564714 491934 564950 +rect 492170 564714 492254 564950 +rect 492490 564714 527934 564950 +rect 528170 564714 528254 564950 +rect 528490 564714 563934 564950 +rect 564170 564714 564254 564950 +rect 564490 564714 564522 564950 +rect 61944 564630 564522 564714 +rect 61944 564394 61976 564630 +rect 62212 564394 62296 564630 +rect 62532 564394 95934 564630 +rect 96170 564394 96254 564630 +rect 96490 564394 131934 564630 +rect 132170 564394 132254 564630 +rect 132490 564394 167934 564630 +rect 168170 564394 168254 564630 +rect 168490 564394 203934 564630 +rect 204170 564394 204254 564630 +rect 204490 564394 239934 564630 +rect 240170 564394 240254 564630 +rect 240490 564394 275934 564630 +rect 276170 564394 276254 564630 +rect 276490 564394 311934 564630 +rect 312170 564394 312254 564630 +rect 312490 564394 347934 564630 +rect 348170 564394 348254 564630 +rect 348490 564394 383934 564630 +rect 384170 564394 384254 564630 +rect 384490 564394 419934 564630 +rect 420170 564394 420254 564630 +rect 420490 564394 455934 564630 +rect 456170 564394 456254 564630 +rect 456490 564394 491934 564630 +rect 492170 564394 492254 564630 +rect 492490 564394 527934 564630 +rect 528170 564394 528254 564630 +rect 528490 564394 563934 564630 +rect 564170 564394 564254 564630 +rect 564490 564394 564522 564630 +rect 61944 564362 564522 564394 +rect 7972 561230 25116 561262 +rect 7972 560994 8034 561230 +rect 8270 560994 8354 561230 +rect 8590 560994 8674 561230 +rect 8910 560994 20214 561230 +rect 20450 560994 20534 561230 +rect 20770 560994 24848 561230 +rect 25084 560994 25116 561230 +rect 7972 560910 25116 560994 +rect 7972 560674 8034 560910 +rect 8270 560674 8354 560910 +rect 8590 560674 8674 560910 +rect 8910 560674 20214 560910 +rect 20450 560674 20534 560910 +rect 20770 560674 24848 560910 +rect 25084 560674 25116 560910 +rect 7972 560642 25116 560674 +rect 61304 561230 560802 561262 +rect 61304 560994 61336 561230 +rect 61572 560994 92214 561230 +rect 92450 560994 92534 561230 +rect 92770 560994 128214 561230 +rect 128450 560994 128534 561230 +rect 128770 560994 164214 561230 +rect 164450 560994 164534 561230 +rect 164770 560994 200214 561230 +rect 200450 560994 200534 561230 +rect 200770 560994 236214 561230 +rect 236450 560994 236534 561230 +rect 236770 560994 272214 561230 +rect 272450 560994 272534 561230 +rect 272770 560994 308214 561230 +rect 308450 560994 308534 561230 +rect 308770 560994 344214 561230 +rect 344450 560994 344534 561230 +rect 344770 560994 380214 561230 +rect 380450 560994 380534 561230 +rect 380770 560994 416214 561230 +rect 416450 560994 416534 561230 +rect 416770 560994 452214 561230 +rect 452450 560994 452534 561230 +rect 452770 560994 488214 561230 +rect 488450 560994 488534 561230 +rect 488770 560994 524214 561230 +rect 524450 560994 524534 561230 +rect 524770 560994 560214 561230 +rect 560450 560994 560534 561230 +rect 560770 560994 560802 561230 +rect 61304 560910 560802 560994 +rect 61304 560674 61336 560910 +rect 61572 560674 92214 560910 +rect 92450 560674 92534 560910 +rect 92770 560674 128214 560910 +rect 128450 560674 128534 560910 +rect 128770 560674 164214 560910 +rect 164450 560674 164534 560910 +rect 164770 560674 200214 560910 +rect 200450 560674 200534 560910 +rect 200770 560674 236214 560910 +rect 236450 560674 236534 560910 +rect 236770 560674 272214 560910 +rect 272450 560674 272534 560910 +rect 272770 560674 308214 560910 +rect 308450 560674 308534 560910 +rect 308770 560674 344214 560910 +rect 344450 560674 344534 560910 +rect 344770 560674 380214 560910 +rect 380450 560674 380534 560910 +rect 380770 560674 416214 560910 +rect 416450 560674 416534 560910 +rect 416770 560674 452214 560910 +rect 452450 560674 452534 560910 +rect 452770 560674 488214 560910 +rect 488450 560674 488534 560910 +rect 488770 560674 524214 560910 +rect 524450 560674 524534 560910 +rect 524770 560674 560214 560910 +rect 560450 560674 560534 560910 +rect 560770 560674 560802 560910 +rect 61304 560642 560802 560674 +rect 9312 557510 17082 557542 rect 9312 557274 9374 557510 rect 9610 557274 9694 557510 rect 9930 557274 10014 557510 rect 10250 557274 16494 557510 rect 16730 557274 16814 557510 -rect 17050 557274 52494 557510 -rect 52730 557274 52814 557510 -rect 53050 557274 88494 557510 +rect 17050 557274 17082 557510 +rect 9312 557190 17082 557274 +rect 9312 556954 9374 557190 +rect 9610 556954 9694 557190 +rect 9930 556954 10014 557190 +rect 10250 556954 16494 557190 +rect 16730 556954 16814 557190 +rect 17050 556954 17082 557190 +rect 9312 556922 17082 556954 +rect 88462 557510 571256 557542 +rect 88462 557274 88494 557510 rect 88730 557274 88814 557510 rect 89050 557274 124494 557510 rect 124730 557274 124814 557510 @@ -39879,15 +69827,8 @@ rect 556730 557274 556814 557510 rect 557050 557274 570668 557510 rect 570904 557274 570988 557510 rect 571224 557274 571256 557510 -rect 9312 557190 571256 557274 -rect 9312 556954 9374 557190 -rect 9610 556954 9694 557190 -rect 9930 556954 10014 557190 -rect 10250 556954 16494 557190 -rect 16730 556954 16814 557190 -rect 17050 556954 52494 557190 -rect 52730 556954 52814 557190 -rect 53050 556954 88494 557190 +rect 88462 557190 571256 557274 +rect 88462 556954 88494 557190 rect 88730 556954 88814 557190 rect 89050 556954 124494 557190 rect 124730 556954 124814 557190 @@ -39918,7 +69859,7 @@ rect 556730 556954 556814 557190 rect 557050 556954 570668 557190 rect 570904 556954 570988 557190 rect 571224 556954 571256 557190 -rect 9312 556922 571256 556954 +rect 88462 556922 571256 556954 rect 608724 557510 624016 557542 rect 608724 557274 608756 557510 rect 608992 557274 609076 557510 @@ -39934,15 +69875,23 @@ rect 623314 556954 623398 557190 rect 623634 556954 623718 557190 rect 623954 556954 624016 557190 rect 608724 556922 624016 556954 -rect 10652 553790 571896 553822 +rect 10652 553790 13362 553822 rect 10652 553554 10714 553790 rect 10950 553554 11034 553790 rect 11270 553554 11354 553790 rect 11590 553554 12774 553790 rect 13010 553554 13094 553790 -rect 13330 553554 48774 553790 -rect 49010 553554 49094 553790 -rect 49330 553554 84774 553790 +rect 13330 553554 13362 553790 +rect 10652 553470 13362 553554 +rect 10652 553234 10714 553470 +rect 10950 553234 11034 553470 +rect 11270 553234 11354 553470 +rect 11590 553234 12774 553470 +rect 13010 553234 13094 553470 +rect 13330 553234 13362 553470 +rect 10652 553202 13362 553234 +rect 84742 553790 571896 553822 +rect 84742 553554 84774 553790 rect 85010 553554 85094 553790 rect 85330 553554 120774 553790 rect 121010 553554 121094 553790 @@ -39972,15 +69921,8 @@ rect 517330 553554 552774 553790 rect 553010 553554 553094 553790 rect 553330 553554 571628 553790 rect 571864 553554 571896 553790 -rect 10652 553470 571896 553554 -rect 10652 553234 10714 553470 -rect 10950 553234 11034 553470 -rect 11270 553234 11354 553470 -rect 11590 553234 12774 553470 -rect 13010 553234 13094 553470 -rect 13330 553234 48774 553470 -rect 49010 553234 49094 553470 -rect 49330 553234 84774 553470 +rect 84742 553470 571896 553554 +rect 84742 553234 84774 553470 rect 85010 553234 85094 553470 rect 85330 553234 120774 553470 rect 121010 553234 121094 553470 @@ -40010,7 +69952,7 @@ rect 517330 553234 552774 553470 rect 553010 553234 553094 553470 rect 553330 553234 571628 553470 rect 571864 553234 571896 553470 -rect 10652 553202 571896 553234 +rect 84742 553202 571896 553234 rect 608084 553790 622676 553822 rect 608084 553554 608116 553790 rect 608352 553554 621738 553790 @@ -40024,6 +69966,20 @@ rect 621974 553234 622058 553470 rect 622294 553234 622378 553470 rect 622614 553234 622676 553470 rect 608084 553202 622676 553234 +rect 23856 544548 24476 544590 +rect 23856 544312 23888 544548 +rect 24124 544312 24208 544548 +rect 24444 544312 24476 544548 +rect 23856 544270 24476 544312 +rect 30000 544548 30320 544590 +rect 30000 544312 30042 544548 +rect 30278 544312 30320 544548 +rect 30000 544270 30320 544312 +rect 61944 544548 62564 544590 +rect 61944 544312 61976 544548 +rect 62212 544312 62296 544548 +rect 62532 544312 62564 544548 +rect 61944 544270 62564 544312 rect 570636 544548 571256 544590 rect 570636 544312 570668 544548 rect 570904 544312 570988 544548 @@ -40038,6 +69994,20 @@ rect 608724 544312 608756 544548 rect 608992 544312 609076 544548 rect 609312 544312 609344 544548 rect 608724 544270 609344 544312 +rect 24816 543888 25436 543930 +rect 24816 543652 24848 543888 +rect 25084 543652 25168 543888 +rect 25404 543652 25436 543888 +rect 24816 543610 25436 543652 +rect 29340 543888 29660 543930 +rect 29340 543652 29382 543888 +rect 29618 543652 29660 543888 +rect 29340 543610 29660 543652 +rect 60984 543888 61604 543930 +rect 60984 543652 61016 543888 +rect 61252 543652 61336 543888 +rect 61572 543652 61604 543888 +rect 60984 543610 61604 543652 rect 571596 543888 572216 543930 rect 571596 543652 571628 543888 rect 571864 543652 571948 543888 @@ -40052,15 +70022,183 @@ rect 607764 543652 607796 543888 rect 608032 543652 608116 543888 rect 608352 543652 608384 543888 rect 607764 543610 608384 543652 -rect 9312 521510 571256 521542 +rect 6632 528950 24476 528982 +rect 6632 528714 6694 528950 +rect 6930 528714 7014 528950 +rect 7250 528714 7334 528950 +rect 7570 528714 23888 528950 +rect 24124 528714 24208 528950 +rect 24444 528714 24476 528950 +rect 6632 528630 24476 528714 +rect 6632 528394 6694 528630 +rect 6930 528394 7014 528630 +rect 7250 528394 7334 528630 +rect 7570 528394 23888 528630 +rect 24124 528394 24208 528630 +rect 24444 528394 24476 528630 +rect 6632 528362 24476 528394 +rect 61944 528950 564522 528982 +rect 61944 528714 61976 528950 +rect 62212 528714 62296 528950 +rect 62532 528714 95934 528950 +rect 96170 528714 96254 528950 +rect 96490 528714 131934 528950 +rect 132170 528714 132254 528950 +rect 132490 528714 167934 528950 +rect 168170 528714 168254 528950 +rect 168490 528714 203934 528950 +rect 204170 528714 204254 528950 +rect 204490 528714 239934 528950 +rect 240170 528714 240254 528950 +rect 240490 528714 275934 528950 +rect 276170 528714 276254 528950 +rect 276490 528714 311934 528950 +rect 312170 528714 312254 528950 +rect 312490 528714 347934 528950 +rect 348170 528714 348254 528950 +rect 348490 528714 383934 528950 +rect 384170 528714 384254 528950 +rect 384490 528714 419934 528950 +rect 420170 528714 420254 528950 +rect 420490 528714 455934 528950 +rect 456170 528714 456254 528950 +rect 456490 528714 491934 528950 +rect 492170 528714 492254 528950 +rect 492490 528714 527934 528950 +rect 528170 528714 528254 528950 +rect 528490 528714 563934 528950 +rect 564170 528714 564254 528950 +rect 564490 528714 564522 528950 +rect 61944 528630 564522 528714 +rect 61944 528394 61976 528630 +rect 62212 528394 62296 528630 +rect 62532 528394 95934 528630 +rect 96170 528394 96254 528630 +rect 96490 528394 131934 528630 +rect 132170 528394 132254 528630 +rect 132490 528394 167934 528630 +rect 168170 528394 168254 528630 +rect 168490 528394 203934 528630 +rect 204170 528394 204254 528630 +rect 204490 528394 239934 528630 +rect 240170 528394 240254 528630 +rect 240490 528394 275934 528630 +rect 276170 528394 276254 528630 +rect 276490 528394 311934 528630 +rect 312170 528394 312254 528630 +rect 312490 528394 347934 528630 +rect 348170 528394 348254 528630 +rect 348490 528394 383934 528630 +rect 384170 528394 384254 528630 +rect 384490 528394 419934 528630 +rect 420170 528394 420254 528630 +rect 420490 528394 455934 528630 +rect 456170 528394 456254 528630 +rect 456490 528394 491934 528630 +rect 492170 528394 492254 528630 +rect 492490 528394 527934 528630 +rect 528170 528394 528254 528630 +rect 528490 528394 563934 528630 +rect 564170 528394 564254 528630 +rect 564490 528394 564522 528630 +rect 61944 528362 564522 528394 +rect 7972 525230 25116 525262 +rect 7972 524994 8034 525230 +rect 8270 524994 8354 525230 +rect 8590 524994 8674 525230 +rect 8910 524994 20214 525230 +rect 20450 524994 20534 525230 +rect 20770 524994 24848 525230 +rect 25084 524994 25116 525230 +rect 7972 524910 25116 524994 +rect 7972 524674 8034 524910 +rect 8270 524674 8354 524910 +rect 8590 524674 8674 524910 +rect 8910 524674 20214 524910 +rect 20450 524674 20534 524910 +rect 20770 524674 24848 524910 +rect 25084 524674 25116 524910 +rect 7972 524642 25116 524674 +rect 61304 525230 560802 525262 +rect 61304 524994 61336 525230 +rect 61572 524994 92214 525230 +rect 92450 524994 92534 525230 +rect 92770 524994 128214 525230 +rect 128450 524994 128534 525230 +rect 128770 524994 164214 525230 +rect 164450 524994 164534 525230 +rect 164770 524994 200214 525230 +rect 200450 524994 200534 525230 +rect 200770 524994 236214 525230 +rect 236450 524994 236534 525230 +rect 236770 524994 272214 525230 +rect 272450 524994 272534 525230 +rect 272770 524994 308214 525230 +rect 308450 524994 308534 525230 +rect 308770 524994 344214 525230 +rect 344450 524994 344534 525230 +rect 344770 524994 380214 525230 +rect 380450 524994 380534 525230 +rect 380770 524994 416214 525230 +rect 416450 524994 416534 525230 +rect 416770 524994 452214 525230 +rect 452450 524994 452534 525230 +rect 452770 524994 488214 525230 +rect 488450 524994 488534 525230 +rect 488770 524994 524214 525230 +rect 524450 524994 524534 525230 +rect 524770 524994 560214 525230 +rect 560450 524994 560534 525230 +rect 560770 524994 560802 525230 +rect 61304 524910 560802 524994 +rect 61304 524674 61336 524910 +rect 61572 524674 92214 524910 +rect 92450 524674 92534 524910 +rect 92770 524674 128214 524910 +rect 128450 524674 128534 524910 +rect 128770 524674 164214 524910 +rect 164450 524674 164534 524910 +rect 164770 524674 200214 524910 +rect 200450 524674 200534 524910 +rect 200770 524674 236214 524910 +rect 236450 524674 236534 524910 +rect 236770 524674 272214 524910 +rect 272450 524674 272534 524910 +rect 272770 524674 308214 524910 +rect 308450 524674 308534 524910 +rect 308770 524674 344214 524910 +rect 344450 524674 344534 524910 +rect 344770 524674 380214 524910 +rect 380450 524674 380534 524910 +rect 380770 524674 416214 524910 +rect 416450 524674 416534 524910 +rect 416770 524674 452214 524910 +rect 452450 524674 452534 524910 +rect 452770 524674 488214 524910 +rect 488450 524674 488534 524910 +rect 488770 524674 524214 524910 +rect 524450 524674 524534 524910 +rect 524770 524674 560214 524910 +rect 560450 524674 560534 524910 +rect 560770 524674 560802 524910 +rect 61304 524642 560802 524674 +rect 9312 521510 17082 521542 rect 9312 521274 9374 521510 rect 9610 521274 9694 521510 rect 9930 521274 10014 521510 rect 10250 521274 16494 521510 rect 16730 521274 16814 521510 -rect 17050 521274 52494 521510 -rect 52730 521274 52814 521510 -rect 53050 521274 88494 521510 +rect 17050 521274 17082 521510 +rect 9312 521190 17082 521274 +rect 9312 520954 9374 521190 +rect 9610 520954 9694 521190 +rect 9930 520954 10014 521190 +rect 10250 520954 16494 521190 +rect 16730 520954 16814 521190 +rect 17050 520954 17082 521190 +rect 9312 520922 17082 520954 +rect 88462 521510 571256 521542 +rect 88462 521274 88494 521510 rect 88730 521274 88814 521510 rect 89050 521274 124494 521510 rect 124730 521274 124814 521510 @@ -40091,15 +70229,8 @@ rect 556730 521274 556814 521510 rect 557050 521274 570668 521510 rect 570904 521274 570988 521510 rect 571224 521274 571256 521510 -rect 9312 521190 571256 521274 -rect 9312 520954 9374 521190 -rect 9610 520954 9694 521190 -rect 9930 520954 10014 521190 -rect 10250 520954 16494 521190 -rect 16730 520954 16814 521190 -rect 17050 520954 52494 521190 -rect 52730 520954 52814 521190 -rect 53050 520954 88494 521190 +rect 88462 521190 571256 521274 +rect 88462 520954 88494 521190 rect 88730 520954 88814 521190 rect 89050 520954 124494 521190 rect 124730 520954 124814 521190 @@ -40130,7 +70261,7 @@ rect 556730 520954 556814 521190 rect 557050 520954 570668 521190 rect 570904 520954 570988 521190 rect 571224 520954 571256 521190 -rect 9312 520922 571256 520954 +rect 88462 520922 571256 520954 rect 608724 521510 624016 521542 rect 608724 521274 608756 521510 rect 608992 521274 609076 521510 @@ -40146,15 +70277,23 @@ rect 623314 520954 623398 521190 rect 623634 520954 623718 521190 rect 623954 520954 624016 521190 rect 608724 520922 624016 520954 -rect 10652 517790 571896 517822 +rect 10652 517790 13362 517822 rect 10652 517554 10714 517790 rect 10950 517554 11034 517790 rect 11270 517554 11354 517790 rect 11590 517554 12774 517790 rect 13010 517554 13094 517790 -rect 13330 517554 48774 517790 -rect 49010 517554 49094 517790 -rect 49330 517554 84774 517790 +rect 13330 517554 13362 517790 +rect 10652 517470 13362 517554 +rect 10652 517234 10714 517470 +rect 10950 517234 11034 517470 +rect 11270 517234 11354 517470 +rect 11590 517234 12774 517470 +rect 13010 517234 13094 517470 +rect 13330 517234 13362 517470 +rect 10652 517202 13362 517234 +rect 84742 517790 571896 517822 +rect 84742 517554 84774 517790 rect 85010 517554 85094 517790 rect 85330 517554 120774 517790 rect 121010 517554 121094 517790 @@ -40184,15 +70323,8 @@ rect 517330 517554 552774 517790 rect 553010 517554 553094 517790 rect 553330 517554 571628 517790 rect 571864 517554 571896 517790 -rect 10652 517470 571896 517554 -rect 10652 517234 10714 517470 -rect 10950 517234 11034 517470 -rect 11270 517234 11354 517470 -rect 11590 517234 12774 517470 -rect 13010 517234 13094 517470 -rect 13330 517234 48774 517470 -rect 49010 517234 49094 517470 -rect 49330 517234 84774 517470 +rect 84742 517470 571896 517554 +rect 84742 517234 84774 517470 rect 85010 517234 85094 517470 rect 85330 517234 120774 517470 rect 121010 517234 121094 517470 @@ -40222,7 +70354,7 @@ rect 517330 517234 552774 517470 rect 553010 517234 553094 517470 rect 553330 517234 571628 517470 rect 571864 517234 571896 517470 -rect 10652 517202 571896 517234 +rect 84742 517202 571896 517234 rect 608084 517790 622676 517822 rect 608084 517554 608116 517790 rect 608352 517554 621738 517790 @@ -40236,6 +70368,20 @@ rect 621974 517234 622058 517470 rect 622294 517234 622378 517470 rect 622614 517234 622676 517470 rect 608084 517202 622676 517234 +rect 23856 513912 24476 513954 +rect 23856 513676 23888 513912 +rect 24124 513676 24208 513912 +rect 24444 513676 24476 513912 +rect 23856 513634 24476 513676 +rect 30000 513912 30320 513954 +rect 30000 513676 30042 513912 +rect 30278 513676 30320 513912 +rect 30000 513634 30320 513676 +rect 61944 513912 62564 513954 +rect 61944 513676 61976 513912 +rect 62212 513676 62296 513912 +rect 62532 513676 62564 513912 +rect 61944 513634 62564 513676 rect 570636 513912 571256 513954 rect 570636 513676 570668 513912 rect 570904 513676 570988 513912 @@ -40250,6 +70396,20 @@ rect 608724 513676 608756 513912 rect 608992 513676 609076 513912 rect 609312 513676 609344 513912 rect 608724 513634 609344 513676 +rect 24816 513252 25436 513294 +rect 24816 513016 24848 513252 +rect 25084 513016 25168 513252 +rect 25404 513016 25436 513252 +rect 24816 512974 25436 513016 +rect 29340 513252 29660 513294 +rect 29340 513016 29382 513252 +rect 29618 513016 29660 513252 +rect 29340 512974 29660 513016 +rect 60984 513252 61604 513294 +rect 60984 513016 61016 513252 +rect 61252 513016 61336 513252 +rect 61572 513016 61604 513252 +rect 60984 512974 61604 513016 rect 571596 513252 572216 513294 rect 571596 513016 571628 513252 rect 571864 513016 571948 513252 @@ -40264,15 +70424,183 @@ rect 607764 513016 607796 513252 rect 608032 513016 608116 513252 rect 608352 513016 608384 513252 rect 607764 512974 608384 513016 -rect 9312 485510 571256 485542 +rect 6632 492950 24476 492982 +rect 6632 492714 6694 492950 +rect 6930 492714 7014 492950 +rect 7250 492714 7334 492950 +rect 7570 492714 23888 492950 +rect 24124 492714 24208 492950 +rect 24444 492714 24476 492950 +rect 6632 492630 24476 492714 +rect 6632 492394 6694 492630 +rect 6930 492394 7014 492630 +rect 7250 492394 7334 492630 +rect 7570 492394 23888 492630 +rect 24124 492394 24208 492630 +rect 24444 492394 24476 492630 +rect 6632 492362 24476 492394 +rect 61944 492950 564522 492982 +rect 61944 492714 61976 492950 +rect 62212 492714 62296 492950 +rect 62532 492714 95934 492950 +rect 96170 492714 96254 492950 +rect 96490 492714 131934 492950 +rect 132170 492714 132254 492950 +rect 132490 492714 167934 492950 +rect 168170 492714 168254 492950 +rect 168490 492714 203934 492950 +rect 204170 492714 204254 492950 +rect 204490 492714 239934 492950 +rect 240170 492714 240254 492950 +rect 240490 492714 275934 492950 +rect 276170 492714 276254 492950 +rect 276490 492714 311934 492950 +rect 312170 492714 312254 492950 +rect 312490 492714 347934 492950 +rect 348170 492714 348254 492950 +rect 348490 492714 383934 492950 +rect 384170 492714 384254 492950 +rect 384490 492714 419934 492950 +rect 420170 492714 420254 492950 +rect 420490 492714 455934 492950 +rect 456170 492714 456254 492950 +rect 456490 492714 491934 492950 +rect 492170 492714 492254 492950 +rect 492490 492714 527934 492950 +rect 528170 492714 528254 492950 +rect 528490 492714 563934 492950 +rect 564170 492714 564254 492950 +rect 564490 492714 564522 492950 +rect 61944 492630 564522 492714 +rect 61944 492394 61976 492630 +rect 62212 492394 62296 492630 +rect 62532 492394 95934 492630 +rect 96170 492394 96254 492630 +rect 96490 492394 131934 492630 +rect 132170 492394 132254 492630 +rect 132490 492394 167934 492630 +rect 168170 492394 168254 492630 +rect 168490 492394 203934 492630 +rect 204170 492394 204254 492630 +rect 204490 492394 239934 492630 +rect 240170 492394 240254 492630 +rect 240490 492394 275934 492630 +rect 276170 492394 276254 492630 +rect 276490 492394 311934 492630 +rect 312170 492394 312254 492630 +rect 312490 492394 347934 492630 +rect 348170 492394 348254 492630 +rect 348490 492394 383934 492630 +rect 384170 492394 384254 492630 +rect 384490 492394 419934 492630 +rect 420170 492394 420254 492630 +rect 420490 492394 455934 492630 +rect 456170 492394 456254 492630 +rect 456490 492394 491934 492630 +rect 492170 492394 492254 492630 +rect 492490 492394 527934 492630 +rect 528170 492394 528254 492630 +rect 528490 492394 563934 492630 +rect 564170 492394 564254 492630 +rect 564490 492394 564522 492630 +rect 61944 492362 564522 492394 +rect 7972 489230 25116 489262 +rect 7972 488994 8034 489230 +rect 8270 488994 8354 489230 +rect 8590 488994 8674 489230 +rect 8910 488994 20214 489230 +rect 20450 488994 20534 489230 +rect 20770 488994 24848 489230 +rect 25084 488994 25116 489230 +rect 7972 488910 25116 488994 +rect 7972 488674 8034 488910 +rect 8270 488674 8354 488910 +rect 8590 488674 8674 488910 +rect 8910 488674 20214 488910 +rect 20450 488674 20534 488910 +rect 20770 488674 24848 488910 +rect 25084 488674 25116 488910 +rect 7972 488642 25116 488674 +rect 61304 489230 560802 489262 +rect 61304 488994 61336 489230 +rect 61572 488994 92214 489230 +rect 92450 488994 92534 489230 +rect 92770 488994 128214 489230 +rect 128450 488994 128534 489230 +rect 128770 488994 164214 489230 +rect 164450 488994 164534 489230 +rect 164770 488994 200214 489230 +rect 200450 488994 200534 489230 +rect 200770 488994 236214 489230 +rect 236450 488994 236534 489230 +rect 236770 488994 272214 489230 +rect 272450 488994 272534 489230 +rect 272770 488994 308214 489230 +rect 308450 488994 308534 489230 +rect 308770 488994 344214 489230 +rect 344450 488994 344534 489230 +rect 344770 488994 380214 489230 +rect 380450 488994 380534 489230 +rect 380770 488994 416214 489230 +rect 416450 488994 416534 489230 +rect 416770 488994 452214 489230 +rect 452450 488994 452534 489230 +rect 452770 488994 488214 489230 +rect 488450 488994 488534 489230 +rect 488770 488994 524214 489230 +rect 524450 488994 524534 489230 +rect 524770 488994 560214 489230 +rect 560450 488994 560534 489230 +rect 560770 488994 560802 489230 +rect 61304 488910 560802 488994 +rect 61304 488674 61336 488910 +rect 61572 488674 92214 488910 +rect 92450 488674 92534 488910 +rect 92770 488674 128214 488910 +rect 128450 488674 128534 488910 +rect 128770 488674 164214 488910 +rect 164450 488674 164534 488910 +rect 164770 488674 200214 488910 +rect 200450 488674 200534 488910 +rect 200770 488674 236214 488910 +rect 236450 488674 236534 488910 +rect 236770 488674 272214 488910 +rect 272450 488674 272534 488910 +rect 272770 488674 308214 488910 +rect 308450 488674 308534 488910 +rect 308770 488674 344214 488910 +rect 344450 488674 344534 488910 +rect 344770 488674 380214 488910 +rect 380450 488674 380534 488910 +rect 380770 488674 416214 488910 +rect 416450 488674 416534 488910 +rect 416770 488674 452214 488910 +rect 452450 488674 452534 488910 +rect 452770 488674 488214 488910 +rect 488450 488674 488534 488910 +rect 488770 488674 524214 488910 +rect 524450 488674 524534 488910 +rect 524770 488674 560214 488910 +rect 560450 488674 560534 488910 +rect 560770 488674 560802 488910 +rect 61304 488642 560802 488674 +rect 9312 485510 17082 485542 rect 9312 485274 9374 485510 rect 9610 485274 9694 485510 rect 9930 485274 10014 485510 rect 10250 485274 16494 485510 rect 16730 485274 16814 485510 -rect 17050 485274 52494 485510 -rect 52730 485274 52814 485510 -rect 53050 485274 88494 485510 +rect 17050 485274 17082 485510 +rect 9312 485190 17082 485274 +rect 9312 484954 9374 485190 +rect 9610 484954 9694 485190 +rect 9930 484954 10014 485190 +rect 10250 484954 16494 485190 +rect 16730 484954 16814 485190 +rect 17050 484954 17082 485190 +rect 9312 484922 17082 484954 +rect 88462 485510 571256 485542 +rect 88462 485274 88494 485510 rect 88730 485274 88814 485510 rect 89050 485274 124494 485510 rect 124730 485274 124814 485510 @@ -40303,15 +70631,8 @@ rect 556730 485274 556814 485510 rect 557050 485274 570668 485510 rect 570904 485274 570988 485510 rect 571224 485274 571256 485510 -rect 9312 485190 571256 485274 -rect 9312 484954 9374 485190 -rect 9610 484954 9694 485190 -rect 9930 484954 10014 485190 -rect 10250 484954 16494 485190 -rect 16730 484954 16814 485190 -rect 17050 484954 52494 485190 -rect 52730 484954 52814 485190 -rect 53050 484954 88494 485190 +rect 88462 485190 571256 485274 +rect 88462 484954 88494 485190 rect 88730 484954 88814 485190 rect 89050 484954 124494 485190 rect 124730 484954 124814 485190 @@ -40342,7 +70663,7 @@ rect 556730 484954 556814 485190 rect 557050 484954 570668 485190 rect 570904 484954 570988 485190 rect 571224 484954 571256 485190 -rect 9312 484922 571256 484954 +rect 88462 484922 571256 484954 rect 608724 485510 624016 485542 rect 608724 485274 608756 485510 rect 608992 485274 609076 485510 @@ -40358,6 +70679,20 @@ rect 623314 484954 623398 485190 rect 623634 484954 623718 485190 rect 623954 484954 624016 485190 rect 608724 484922 624016 484954 +rect 23856 483276 24476 483318 +rect 23856 483040 23888 483276 +rect 24124 483040 24208 483276 +rect 24444 483040 24476 483276 +rect 23856 482998 24476 483040 +rect 30000 483276 30320 483318 +rect 30000 483040 30042 483276 +rect 30278 483040 30320 483276 +rect 30000 482998 30320 483040 +rect 61944 483276 62564 483318 +rect 61944 483040 61976 483276 +rect 62212 483040 62296 483276 +rect 62532 483040 62564 483276 +rect 61944 482998 62564 483040 rect 570636 483276 571256 483318 rect 570636 483040 570668 483276 rect 570904 483040 570988 483276 @@ -40372,6 +70707,20 @@ rect 608724 483040 608756 483276 rect 608992 483040 609076 483276 rect 609312 483040 609344 483276 rect 608724 482998 609344 483040 +rect 24816 482616 25436 482658 +rect 24816 482380 24848 482616 +rect 25084 482380 25168 482616 +rect 25404 482380 25436 482616 +rect 24816 482338 25436 482380 +rect 29340 482616 29660 482658 +rect 29340 482380 29382 482616 +rect 29618 482380 29660 482616 +rect 29340 482338 29660 482380 +rect 60984 482616 61604 482658 +rect 60984 482380 61016 482616 +rect 61252 482380 61336 482616 +rect 61572 482380 61604 482616 +rect 60984 482338 61604 482380 rect 571596 482616 572216 482658 rect 571596 482380 571628 482616 rect 571864 482380 571948 482616 @@ -40386,15 +70735,23 @@ rect 607764 482380 607796 482616 rect 608032 482380 608116 482616 rect 608352 482380 608384 482616 rect 607764 482338 608384 482380 -rect 10652 481790 553362 481822 +rect 10652 481790 13362 481822 rect 10652 481554 10714 481790 rect 10950 481554 11034 481790 rect 11270 481554 11354 481790 rect 11590 481554 12774 481790 rect 13010 481554 13094 481790 -rect 13330 481554 48774 481790 -rect 49010 481554 49094 481790 -rect 49330 481554 84774 481790 +rect 13330 481554 13362 481790 +rect 10652 481470 13362 481554 +rect 10652 481234 10714 481470 +rect 10950 481234 11034 481470 +rect 11270 481234 11354 481470 +rect 11590 481234 12774 481470 +rect 13010 481234 13094 481470 +rect 13330 481234 13362 481470 +rect 10652 481202 13362 481234 +rect 84742 481790 553362 481822 +rect 84742 481554 84774 481790 rect 85010 481554 85094 481790 rect 85330 481554 120774 481790 rect 121010 481554 121094 481790 @@ -40423,15 +70780,8 @@ rect 517010 481554 517094 481790 rect 517330 481554 552774 481790 rect 553010 481554 553094 481790 rect 553330 481554 553362 481790 -rect 10652 481470 553362 481554 -rect 10652 481234 10714 481470 -rect 10950 481234 11034 481470 -rect 11270 481234 11354 481470 -rect 11590 481234 12774 481470 -rect 13010 481234 13094 481470 -rect 13330 481234 48774 481470 -rect 49010 481234 49094 481470 -rect 49330 481234 84774 481470 +rect 84742 481470 553362 481554 +rect 84742 481234 84774 481470 rect 85010 481234 85094 481470 rect 85330 481234 120774 481470 rect 121010 481234 121094 481470 @@ -40460,7 +70810,177 @@ rect 517010 481234 517094 481470 rect 517330 481234 552774 481470 rect 553010 481234 553094 481470 rect 553330 481234 553362 481470 -rect 10652 481202 553362 481234 +rect 84742 481202 553362 481234 +rect 6632 456950 24476 456982 +rect 6632 456714 6694 456950 +rect 6930 456714 7014 456950 +rect 7250 456714 7334 456950 +rect 7570 456714 23888 456950 +rect 24124 456714 24208 456950 +rect 24444 456714 24476 456950 +rect 6632 456630 24476 456714 +rect 6632 456394 6694 456630 +rect 6930 456394 7014 456630 +rect 7250 456394 7334 456630 +rect 7570 456394 23888 456630 +rect 24124 456394 24208 456630 +rect 24444 456394 24476 456630 +rect 6632 456362 24476 456394 +rect 61944 456950 564522 456982 +rect 61944 456714 61976 456950 +rect 62212 456714 62296 456950 +rect 62532 456714 95934 456950 +rect 96170 456714 96254 456950 +rect 96490 456714 131934 456950 +rect 132170 456714 132254 456950 +rect 132490 456714 167934 456950 +rect 168170 456714 168254 456950 +rect 168490 456714 203934 456950 +rect 204170 456714 204254 456950 +rect 204490 456714 239934 456950 +rect 240170 456714 240254 456950 +rect 240490 456714 275934 456950 +rect 276170 456714 276254 456950 +rect 276490 456714 311934 456950 +rect 312170 456714 312254 456950 +rect 312490 456714 347934 456950 +rect 348170 456714 348254 456950 +rect 348490 456714 383934 456950 +rect 384170 456714 384254 456950 +rect 384490 456714 419934 456950 +rect 420170 456714 420254 456950 +rect 420490 456714 455934 456950 +rect 456170 456714 456254 456950 +rect 456490 456714 491934 456950 +rect 492170 456714 492254 456950 +rect 492490 456714 527934 456950 +rect 528170 456714 528254 456950 +rect 528490 456714 563934 456950 +rect 564170 456714 564254 456950 +rect 564490 456714 564522 456950 +rect 61944 456630 564522 456714 +rect 61944 456394 61976 456630 +rect 62212 456394 62296 456630 +rect 62532 456394 95934 456630 +rect 96170 456394 96254 456630 +rect 96490 456394 131934 456630 +rect 132170 456394 132254 456630 +rect 132490 456394 167934 456630 +rect 168170 456394 168254 456630 +rect 168490 456394 203934 456630 +rect 204170 456394 204254 456630 +rect 204490 456394 239934 456630 +rect 240170 456394 240254 456630 +rect 240490 456394 275934 456630 +rect 276170 456394 276254 456630 +rect 276490 456394 311934 456630 +rect 312170 456394 312254 456630 +rect 312490 456394 347934 456630 +rect 348170 456394 348254 456630 +rect 348490 456394 383934 456630 +rect 384170 456394 384254 456630 +rect 384490 456394 419934 456630 +rect 420170 456394 420254 456630 +rect 420490 456394 455934 456630 +rect 456170 456394 456254 456630 +rect 456490 456394 491934 456630 +rect 492170 456394 492254 456630 +rect 492490 456394 527934 456630 +rect 528170 456394 528254 456630 +rect 528490 456394 563934 456630 +rect 564170 456394 564254 456630 +rect 564490 456394 564522 456630 +rect 61944 456362 564522 456394 +rect 7972 453230 20802 453262 +rect 7972 452994 8034 453230 +rect 8270 452994 8354 453230 +rect 8590 452994 8674 453230 +rect 8910 452994 20214 453230 +rect 20450 452994 20534 453230 +rect 20770 452994 20802 453230 +rect 7972 452910 20802 452994 +rect 7972 452674 8034 452910 +rect 8270 452674 8354 452910 +rect 8590 452674 8674 452910 +rect 8910 452674 20214 452910 +rect 20450 452674 20534 452910 +rect 20770 452674 20802 452910 +rect 92182 453230 560802 453262 +rect 92182 452994 92214 453230 +rect 92450 452994 92534 453230 +rect 92770 452994 128214 453230 +rect 128450 452994 128534 453230 +rect 128770 452994 164214 453230 +rect 164450 452994 164534 453230 +rect 164770 452994 200214 453230 +rect 200450 452994 200534 453230 +rect 200770 452994 236214 453230 +rect 236450 452994 236534 453230 +rect 236770 452994 272214 453230 +rect 272450 452994 272534 453230 +rect 272770 452994 308214 453230 +rect 308450 452994 308534 453230 +rect 308770 452994 344214 453230 +rect 344450 452994 344534 453230 +rect 344770 452994 380214 453230 +rect 380450 452994 380534 453230 +rect 380770 452994 416214 453230 +rect 416450 452994 416534 453230 +rect 416770 452994 452214 453230 +rect 452450 452994 452534 453230 +rect 452770 452994 488214 453230 +rect 488450 452994 488534 453230 +rect 488770 452994 524214 453230 +rect 524450 452994 524534 453230 +rect 524770 452994 560214 453230 +rect 560450 452994 560534 453230 +rect 560770 452994 560802 453230 +rect 92182 452910 560802 452994 +rect 7972 452642 20802 452674 +rect 23856 452640 24476 452682 +rect 23856 452404 23888 452640 +rect 24124 452404 24208 452640 +rect 24444 452404 24476 452640 +rect 23856 452362 24476 452404 +rect 30000 452640 30320 452682 +rect 30000 452404 30042 452640 +rect 30278 452404 30320 452640 +rect 30000 452362 30320 452404 +rect 61944 452640 62564 452682 +rect 92182 452674 92214 452910 +rect 92450 452674 92534 452910 +rect 92770 452674 128214 452910 +rect 128450 452674 128534 452910 +rect 128770 452674 164214 452910 +rect 164450 452674 164534 452910 +rect 164770 452674 200214 452910 +rect 200450 452674 200534 452910 +rect 200770 452674 236214 452910 +rect 236450 452674 236534 452910 +rect 236770 452674 272214 452910 +rect 272450 452674 272534 452910 +rect 272770 452674 308214 452910 +rect 308450 452674 308534 452910 +rect 308770 452674 344214 452910 +rect 344450 452674 344534 452910 +rect 344770 452674 380214 452910 +rect 380450 452674 380534 452910 +rect 380770 452674 416214 452910 +rect 416450 452674 416534 452910 +rect 416770 452674 452214 452910 +rect 452450 452674 452534 452910 +rect 452770 452674 488214 452910 +rect 488450 452674 488534 452910 +rect 488770 452674 524214 452910 +rect 524450 452674 524534 452910 +rect 524770 452674 560214 452910 +rect 560450 452674 560534 452910 +rect 560770 452674 560802 452910 +rect 92182 452642 560802 452674 +rect 61944 452404 61976 452640 +rect 62212 452404 62296 452640 +rect 62532 452404 62564 452640 +rect 61944 452362 62564 452404 rect 570636 452640 571256 452682 rect 570636 452404 570668 452640 rect 570904 452404 570988 452640 @@ -40475,6 +70995,20 @@ rect 608724 452404 608756 452640 rect 608992 452404 609076 452640 rect 609312 452404 609344 452640 rect 608724 452362 609344 452404 +rect 24816 451980 25436 452022 +rect 24816 451744 24848 451980 +rect 25084 451744 25168 451980 +rect 25404 451744 25436 451980 +rect 24816 451702 25436 451744 +rect 29340 451980 29660 452022 +rect 29340 451744 29382 451980 +rect 29618 451744 29660 451980 +rect 29340 451702 29660 451744 +rect 60984 451980 61604 452022 +rect 60984 451744 61016 451980 +rect 61252 451744 61336 451980 +rect 61572 451744 61604 451980 +rect 60984 451702 61604 451744 rect 571596 451980 572216 452022 rect 571596 451744 571628 451980 rect 571864 451744 571948 451980 @@ -40489,15 +71023,23 @@ rect 607764 451744 607796 451980 rect 608032 451744 608116 451980 rect 608352 451744 608384 451980 rect 607764 451702 608384 451744 -rect 9312 449510 571256 449542 +rect 9312 449510 17082 449542 rect 9312 449274 9374 449510 rect 9610 449274 9694 449510 rect 9930 449274 10014 449510 rect 10250 449274 16494 449510 rect 16730 449274 16814 449510 -rect 17050 449274 52494 449510 -rect 52730 449274 52814 449510 -rect 53050 449274 88494 449510 +rect 17050 449274 17082 449510 +rect 9312 449190 17082 449274 +rect 9312 448954 9374 449190 +rect 9610 448954 9694 449190 +rect 9930 448954 10014 449190 +rect 10250 448954 16494 449190 +rect 16730 448954 16814 449190 +rect 17050 448954 17082 449190 +rect 9312 448922 17082 448954 +rect 88462 449510 571256 449542 +rect 88462 449274 88494 449510 rect 88730 449274 88814 449510 rect 89050 449274 124494 449510 rect 124730 449274 124814 449510 @@ -40528,15 +71070,8 @@ rect 556730 449274 556814 449510 rect 557050 449274 570668 449510 rect 570904 449274 570988 449510 rect 571224 449274 571256 449510 -rect 9312 449190 571256 449274 -rect 9312 448954 9374 449190 -rect 9610 448954 9694 449190 -rect 9930 448954 10014 449190 -rect 10250 448954 16494 449190 -rect 16730 448954 16814 449190 -rect 17050 448954 52494 449190 -rect 52730 448954 52814 449190 -rect 53050 448954 88494 449190 +rect 88462 449190 571256 449274 +rect 88462 448954 88494 449190 rect 88730 448954 88814 449190 rect 89050 448954 124494 449190 rect 124730 448954 124814 449190 @@ -40567,7 +71102,7 @@ rect 556730 448954 556814 449190 rect 557050 448954 570668 449190 rect 570904 448954 570988 449190 rect 571224 448954 571256 449190 -rect 9312 448922 571256 448954 +rect 88462 448922 571256 448954 rect 608724 449510 624016 449542 rect 608724 449274 608756 449510 rect 608992 449274 609076 449510 @@ -40583,15 +71118,23 @@ rect 623314 448954 623398 449190 rect 623634 448954 623718 449190 rect 623954 448954 624016 449190 rect 608724 448922 624016 448954 -rect 10652 445790 571896 445822 +rect 10652 445790 13362 445822 rect 10652 445554 10714 445790 rect 10950 445554 11034 445790 rect 11270 445554 11354 445790 rect 11590 445554 12774 445790 rect 13010 445554 13094 445790 -rect 13330 445554 48774 445790 -rect 49010 445554 49094 445790 -rect 49330 445554 84774 445790 +rect 13330 445554 13362 445790 +rect 10652 445470 13362 445554 +rect 10652 445234 10714 445470 +rect 10950 445234 11034 445470 +rect 11270 445234 11354 445470 +rect 11590 445234 12774 445470 +rect 13010 445234 13094 445470 +rect 13330 445234 13362 445470 +rect 10652 445202 13362 445234 +rect 84742 445790 571896 445822 +rect 84742 445554 84774 445790 rect 85010 445554 85094 445790 rect 85330 445554 120774 445790 rect 121010 445554 121094 445790 @@ -40621,15 +71164,8 @@ rect 517330 445554 552774 445790 rect 553010 445554 553094 445790 rect 553330 445554 571628 445790 rect 571864 445554 571896 445790 -rect 10652 445470 571896 445554 -rect 10652 445234 10714 445470 -rect 10950 445234 11034 445470 -rect 11270 445234 11354 445470 -rect 11590 445234 12774 445470 -rect 13010 445234 13094 445470 -rect 13330 445234 48774 445470 -rect 49010 445234 49094 445470 -rect 49330 445234 84774 445470 +rect 84742 445470 571896 445554 +rect 84742 445234 84774 445470 rect 85010 445234 85094 445470 rect 85330 445234 120774 445470 rect 121010 445234 121094 445470 @@ -40659,7 +71195,7 @@ rect 517330 445234 552774 445470 rect 553010 445234 553094 445470 rect 553330 445234 571628 445470 rect 571864 445234 571896 445470 -rect 10652 445202 571896 445234 +rect 84742 445202 571896 445234 rect 608084 445790 622676 445822 rect 608084 445554 608116 445790 rect 608352 445554 621738 445790 @@ -40673,6 +71209,20 @@ rect 621974 445234 622058 445470 rect 622294 445234 622378 445470 rect 622614 445234 622676 445470 rect 608084 445202 622676 445234 +rect 23856 422004 24476 422046 +rect 23856 421768 23888 422004 +rect 24124 421768 24208 422004 +rect 24444 421768 24476 422004 +rect 23856 421726 24476 421768 +rect 30000 422004 30320 422046 +rect 30000 421768 30042 422004 +rect 30278 421768 30320 422004 +rect 30000 421726 30320 421768 +rect 61944 422004 62564 422046 +rect 61944 421768 61976 422004 +rect 62212 421768 62296 422004 +rect 62532 421768 62564 422004 +rect 61944 421726 62564 421768 rect 570636 422004 571256 422046 rect 570636 421768 570668 422004 rect 570904 421768 570988 422004 @@ -40687,6 +71237,20 @@ rect 608724 421768 608756 422004 rect 608992 421768 609076 422004 rect 609312 421768 609344 422004 rect 608724 421726 609344 421768 +rect 24816 421344 25436 421386 +rect 24816 421108 24848 421344 +rect 25084 421108 25168 421344 +rect 25404 421108 25436 421344 +rect 24816 421066 25436 421108 +rect 29340 421344 29660 421386 +rect 29340 421108 29382 421344 +rect 29618 421108 29660 421344 +rect 29340 421066 29660 421108 +rect 60984 421344 61604 421386 +rect 60984 421108 61016 421344 +rect 61252 421108 61336 421344 +rect 61572 421108 61604 421344 +rect 60984 421066 61604 421108 rect 571596 421344 572216 421386 rect 571596 421108 571628 421344 rect 571864 421108 571948 421344 @@ -40701,15 +71265,164 @@ rect 607764 421108 607796 421344 rect 608032 421108 608116 421344 rect 608352 421108 608384 421344 rect 607764 421066 608384 421108 -rect 9312 413510 571256 413542 +rect 95902 420950 564522 420982 +rect 95902 420714 95934 420950 +rect 96170 420714 96254 420950 +rect 96490 420714 131934 420950 +rect 132170 420714 132254 420950 +rect 132490 420714 167934 420950 +rect 168170 420714 168254 420950 +rect 168490 420714 203934 420950 +rect 204170 420714 204254 420950 +rect 204490 420714 239934 420950 +rect 240170 420714 240254 420950 +rect 240490 420714 275934 420950 +rect 276170 420714 276254 420950 +rect 276490 420714 311934 420950 +rect 312170 420714 312254 420950 +rect 312490 420714 347934 420950 +rect 348170 420714 348254 420950 +rect 348490 420714 383934 420950 +rect 384170 420714 384254 420950 +rect 384490 420714 419934 420950 +rect 420170 420714 420254 420950 +rect 420490 420714 455934 420950 +rect 456170 420714 456254 420950 +rect 456490 420714 491934 420950 +rect 492170 420714 492254 420950 +rect 492490 420714 527934 420950 +rect 528170 420714 528254 420950 +rect 528490 420714 563934 420950 +rect 564170 420714 564254 420950 +rect 564490 420714 564522 420950 +rect 95902 420630 564522 420714 +rect 95902 420394 95934 420630 +rect 96170 420394 96254 420630 +rect 96490 420394 131934 420630 +rect 132170 420394 132254 420630 +rect 132490 420394 167934 420630 +rect 168170 420394 168254 420630 +rect 168490 420394 203934 420630 +rect 204170 420394 204254 420630 +rect 204490 420394 239934 420630 +rect 240170 420394 240254 420630 +rect 240490 420394 275934 420630 +rect 276170 420394 276254 420630 +rect 276490 420394 311934 420630 +rect 312170 420394 312254 420630 +rect 312490 420394 347934 420630 +rect 348170 420394 348254 420630 +rect 348490 420394 383934 420630 +rect 384170 420394 384254 420630 +rect 384490 420394 419934 420630 +rect 420170 420394 420254 420630 +rect 420490 420394 455934 420630 +rect 456170 420394 456254 420630 +rect 456490 420394 491934 420630 +rect 492170 420394 492254 420630 +rect 492490 420394 527934 420630 +rect 528170 420394 528254 420630 +rect 528490 420394 563934 420630 +rect 564170 420394 564254 420630 +rect 564490 420394 564522 420630 +rect 95902 420362 564522 420394 +rect 7972 417230 25116 417262 +rect 7972 416994 8034 417230 +rect 8270 416994 8354 417230 +rect 8590 416994 8674 417230 +rect 8910 416994 20214 417230 +rect 20450 416994 20534 417230 +rect 20770 416994 24848 417230 +rect 25084 416994 25116 417230 +rect 7972 416910 25116 416994 +rect 7972 416674 8034 416910 +rect 8270 416674 8354 416910 +rect 8590 416674 8674 416910 +rect 8910 416674 20214 416910 +rect 20450 416674 20534 416910 +rect 20770 416674 24848 416910 +rect 25084 416674 25116 416910 +rect 7972 416642 25116 416674 +rect 61304 417230 560802 417262 +rect 61304 416994 61336 417230 +rect 61572 416994 92214 417230 +rect 92450 416994 92534 417230 +rect 92770 416994 128214 417230 +rect 128450 416994 128534 417230 +rect 128770 416994 164214 417230 +rect 164450 416994 164534 417230 +rect 164770 416994 200214 417230 +rect 200450 416994 200534 417230 +rect 200770 416994 236214 417230 +rect 236450 416994 236534 417230 +rect 236770 416994 272214 417230 +rect 272450 416994 272534 417230 +rect 272770 416994 308214 417230 +rect 308450 416994 308534 417230 +rect 308770 416994 344214 417230 +rect 344450 416994 344534 417230 +rect 344770 416994 380214 417230 +rect 380450 416994 380534 417230 +rect 380770 416994 416214 417230 +rect 416450 416994 416534 417230 +rect 416770 416994 452214 417230 +rect 452450 416994 452534 417230 +rect 452770 416994 488214 417230 +rect 488450 416994 488534 417230 +rect 488770 416994 524214 417230 +rect 524450 416994 524534 417230 +rect 524770 416994 560214 417230 +rect 560450 416994 560534 417230 +rect 560770 416994 560802 417230 +rect 61304 416910 560802 416994 +rect 61304 416674 61336 416910 +rect 61572 416674 92214 416910 +rect 92450 416674 92534 416910 +rect 92770 416674 128214 416910 +rect 128450 416674 128534 416910 +rect 128770 416674 164214 416910 +rect 164450 416674 164534 416910 +rect 164770 416674 200214 416910 +rect 200450 416674 200534 416910 +rect 200770 416674 236214 416910 +rect 236450 416674 236534 416910 +rect 236770 416674 272214 416910 +rect 272450 416674 272534 416910 +rect 272770 416674 308214 416910 +rect 308450 416674 308534 416910 +rect 308770 416674 344214 416910 +rect 344450 416674 344534 416910 +rect 344770 416674 380214 416910 +rect 380450 416674 380534 416910 +rect 380770 416674 416214 416910 +rect 416450 416674 416534 416910 +rect 416770 416674 452214 416910 +rect 452450 416674 452534 416910 +rect 452770 416674 488214 416910 +rect 488450 416674 488534 416910 +rect 488770 416674 524214 416910 +rect 524450 416674 524534 416910 +rect 524770 416674 560214 416910 +rect 560450 416674 560534 416910 +rect 560770 416674 560802 416910 +rect 61304 416642 560802 416674 +rect 9312 413510 17082 413542 rect 9312 413274 9374 413510 rect 9610 413274 9694 413510 rect 9930 413274 10014 413510 rect 10250 413274 16494 413510 rect 16730 413274 16814 413510 -rect 17050 413274 52494 413510 -rect 52730 413274 52814 413510 -rect 53050 413274 88494 413510 +rect 17050 413274 17082 413510 +rect 9312 413190 17082 413274 +rect 9312 412954 9374 413190 +rect 9610 412954 9694 413190 +rect 9930 412954 10014 413190 +rect 10250 412954 16494 413190 +rect 16730 412954 16814 413190 +rect 17050 412954 17082 413190 +rect 9312 412922 17082 412954 +rect 88462 413510 571256 413542 +rect 88462 413274 88494 413510 rect 88730 413274 88814 413510 rect 89050 413274 124494 413510 rect 124730 413274 124814 413510 @@ -40740,15 +71453,8 @@ rect 556730 413274 556814 413510 rect 557050 413274 570668 413510 rect 570904 413274 570988 413510 rect 571224 413274 571256 413510 -rect 9312 413190 571256 413274 -rect 9312 412954 9374 413190 -rect 9610 412954 9694 413190 -rect 9930 412954 10014 413190 -rect 10250 412954 16494 413190 -rect 16730 412954 16814 413190 -rect 17050 412954 52494 413190 -rect 52730 412954 52814 413190 -rect 53050 412954 88494 413190 +rect 88462 413190 571256 413274 +rect 88462 412954 88494 413190 rect 88730 412954 88814 413190 rect 89050 412954 124494 413190 rect 124730 412954 124814 413190 @@ -40779,7 +71485,7 @@ rect 556730 412954 556814 413190 rect 557050 412954 570668 413190 rect 570904 412954 570988 413190 rect 571224 412954 571256 413190 -rect 9312 412922 571256 412954 +rect 88462 412922 571256 412954 rect 608724 413510 624016 413542 rect 608724 413274 608756 413510 rect 608992 413274 609076 413510 @@ -40795,15 +71501,23 @@ rect 623314 412954 623398 413190 rect 623634 412954 623718 413190 rect 623954 412954 624016 413190 rect 608724 412922 624016 412954 -rect 10652 409790 571896 409822 +rect 10652 409790 13362 409822 rect 10652 409554 10714 409790 rect 10950 409554 11034 409790 rect 11270 409554 11354 409790 rect 11590 409554 12774 409790 rect 13010 409554 13094 409790 -rect 13330 409554 48774 409790 -rect 49010 409554 49094 409790 -rect 49330 409554 84774 409790 +rect 13330 409554 13362 409790 +rect 10652 409470 13362 409554 +rect 10652 409234 10714 409470 +rect 10950 409234 11034 409470 +rect 11270 409234 11354 409470 +rect 11590 409234 12774 409470 +rect 13010 409234 13094 409470 +rect 13330 409234 13362 409470 +rect 10652 409202 13362 409234 +rect 84742 409790 571896 409822 +rect 84742 409554 84774 409790 rect 85010 409554 85094 409790 rect 85330 409554 120774 409790 rect 121010 409554 121094 409790 @@ -40833,15 +71547,8 @@ rect 517330 409554 552774 409790 rect 553010 409554 553094 409790 rect 553330 409554 571628 409790 rect 571864 409554 571896 409790 -rect 10652 409470 571896 409554 -rect 10652 409234 10714 409470 -rect 10950 409234 11034 409470 -rect 11270 409234 11354 409470 -rect 11590 409234 12774 409470 -rect 13010 409234 13094 409470 -rect 13330 409234 48774 409470 -rect 49010 409234 49094 409470 -rect 49330 409234 84774 409470 +rect 84742 409470 571896 409554 +rect 84742 409234 84774 409470 rect 85010 409234 85094 409470 rect 85330 409234 120774 409470 rect 121010 409234 121094 409470 @@ -40871,7 +71578,7 @@ rect 517330 409234 552774 409470 rect 553010 409234 553094 409470 rect 553330 409234 571628 409470 rect 571864 409234 571896 409470 -rect 10652 409202 571896 409234 +rect 84742 409202 571896 409234 rect 608084 409790 622676 409822 rect 608084 409554 608116 409790 rect 608352 409554 621738 409790 @@ -40885,6 +71592,20 @@ rect 621974 409234 622058 409470 rect 622294 409234 622378 409470 rect 622614 409234 622676 409470 rect 608084 409202 622676 409234 +rect 23856 391368 24476 391410 +rect 23856 391132 23888 391368 +rect 24124 391132 24208 391368 +rect 24444 391132 24476 391368 +rect 23856 391090 24476 391132 +rect 30000 391368 30320 391410 +rect 30000 391132 30042 391368 +rect 30278 391132 30320 391368 +rect 30000 391090 30320 391132 +rect 61944 391368 62564 391410 +rect 61944 391132 61976 391368 +rect 62212 391132 62296 391368 +rect 62532 391132 62564 391368 +rect 61944 391090 62564 391132 rect 570636 391368 571256 391410 rect 570636 391132 570668 391368 rect 570904 391132 570988 391368 @@ -40899,6 +71620,20 @@ rect 608724 391132 608756 391368 rect 608992 391132 609076 391368 rect 609312 391132 609344 391368 rect 608724 391090 609344 391132 +rect 24816 390708 25436 390750 +rect 24816 390472 24848 390708 +rect 25084 390472 25168 390708 +rect 25404 390472 25436 390708 +rect 24816 390430 25436 390472 +rect 29340 390708 29660 390750 +rect 29340 390472 29382 390708 +rect 29618 390472 29660 390708 +rect 29340 390430 29660 390472 +rect 60984 390708 61604 390750 +rect 60984 390472 61016 390708 +rect 61252 390472 61336 390708 +rect 61572 390472 61604 390708 +rect 60984 390430 61604 390472 rect 571596 390708 572216 390750 rect 571596 390472 571628 390708 rect 571864 390472 571948 390708 @@ -40913,15 +71648,183 @@ rect 607764 390472 607796 390708 rect 608032 390472 608116 390708 rect 608352 390472 608384 390708 rect 607764 390430 608384 390472 -rect 9312 377510 571256 377542 +rect 6632 384950 24476 384982 +rect 6632 384714 6694 384950 +rect 6930 384714 7014 384950 +rect 7250 384714 7334 384950 +rect 7570 384714 23888 384950 +rect 24124 384714 24208 384950 +rect 24444 384714 24476 384950 +rect 6632 384630 24476 384714 +rect 6632 384394 6694 384630 +rect 6930 384394 7014 384630 +rect 7250 384394 7334 384630 +rect 7570 384394 23888 384630 +rect 24124 384394 24208 384630 +rect 24444 384394 24476 384630 +rect 6632 384362 24476 384394 +rect 61944 384950 564522 384982 +rect 61944 384714 61976 384950 +rect 62212 384714 62296 384950 +rect 62532 384714 95934 384950 +rect 96170 384714 96254 384950 +rect 96490 384714 131934 384950 +rect 132170 384714 132254 384950 +rect 132490 384714 167934 384950 +rect 168170 384714 168254 384950 +rect 168490 384714 203934 384950 +rect 204170 384714 204254 384950 +rect 204490 384714 239934 384950 +rect 240170 384714 240254 384950 +rect 240490 384714 275934 384950 +rect 276170 384714 276254 384950 +rect 276490 384714 311934 384950 +rect 312170 384714 312254 384950 +rect 312490 384714 347934 384950 +rect 348170 384714 348254 384950 +rect 348490 384714 383934 384950 +rect 384170 384714 384254 384950 +rect 384490 384714 419934 384950 +rect 420170 384714 420254 384950 +rect 420490 384714 455934 384950 +rect 456170 384714 456254 384950 +rect 456490 384714 491934 384950 +rect 492170 384714 492254 384950 +rect 492490 384714 527934 384950 +rect 528170 384714 528254 384950 +rect 528490 384714 563934 384950 +rect 564170 384714 564254 384950 +rect 564490 384714 564522 384950 +rect 61944 384630 564522 384714 +rect 61944 384394 61976 384630 +rect 62212 384394 62296 384630 +rect 62532 384394 95934 384630 +rect 96170 384394 96254 384630 +rect 96490 384394 131934 384630 +rect 132170 384394 132254 384630 +rect 132490 384394 167934 384630 +rect 168170 384394 168254 384630 +rect 168490 384394 203934 384630 +rect 204170 384394 204254 384630 +rect 204490 384394 239934 384630 +rect 240170 384394 240254 384630 +rect 240490 384394 275934 384630 +rect 276170 384394 276254 384630 +rect 276490 384394 311934 384630 +rect 312170 384394 312254 384630 +rect 312490 384394 347934 384630 +rect 348170 384394 348254 384630 +rect 348490 384394 383934 384630 +rect 384170 384394 384254 384630 +rect 384490 384394 419934 384630 +rect 420170 384394 420254 384630 +rect 420490 384394 455934 384630 +rect 456170 384394 456254 384630 +rect 456490 384394 491934 384630 +rect 492170 384394 492254 384630 +rect 492490 384394 527934 384630 +rect 528170 384394 528254 384630 +rect 528490 384394 563934 384630 +rect 564170 384394 564254 384630 +rect 564490 384394 564522 384630 +rect 61944 384362 564522 384394 +rect 7972 381230 25116 381262 +rect 7972 380994 8034 381230 +rect 8270 380994 8354 381230 +rect 8590 380994 8674 381230 +rect 8910 380994 20214 381230 +rect 20450 380994 20534 381230 +rect 20770 380994 24848 381230 +rect 25084 380994 25116 381230 +rect 7972 380910 25116 380994 +rect 7972 380674 8034 380910 +rect 8270 380674 8354 380910 +rect 8590 380674 8674 380910 +rect 8910 380674 20214 380910 +rect 20450 380674 20534 380910 +rect 20770 380674 24848 380910 +rect 25084 380674 25116 380910 +rect 7972 380642 25116 380674 +rect 61304 381230 560802 381262 +rect 61304 380994 61336 381230 +rect 61572 380994 92214 381230 +rect 92450 380994 92534 381230 +rect 92770 380994 128214 381230 +rect 128450 380994 128534 381230 +rect 128770 380994 164214 381230 +rect 164450 380994 164534 381230 +rect 164770 380994 200214 381230 +rect 200450 380994 200534 381230 +rect 200770 380994 236214 381230 +rect 236450 380994 236534 381230 +rect 236770 380994 272214 381230 +rect 272450 380994 272534 381230 +rect 272770 380994 308214 381230 +rect 308450 380994 308534 381230 +rect 308770 380994 344214 381230 +rect 344450 380994 344534 381230 +rect 344770 380994 380214 381230 +rect 380450 380994 380534 381230 +rect 380770 380994 416214 381230 +rect 416450 380994 416534 381230 +rect 416770 380994 452214 381230 +rect 452450 380994 452534 381230 +rect 452770 380994 488214 381230 +rect 488450 380994 488534 381230 +rect 488770 380994 524214 381230 +rect 524450 380994 524534 381230 +rect 524770 380994 560214 381230 +rect 560450 380994 560534 381230 +rect 560770 380994 560802 381230 +rect 61304 380910 560802 380994 +rect 61304 380674 61336 380910 +rect 61572 380674 92214 380910 +rect 92450 380674 92534 380910 +rect 92770 380674 128214 380910 +rect 128450 380674 128534 380910 +rect 128770 380674 164214 380910 +rect 164450 380674 164534 380910 +rect 164770 380674 200214 380910 +rect 200450 380674 200534 380910 +rect 200770 380674 236214 380910 +rect 236450 380674 236534 380910 +rect 236770 380674 272214 380910 +rect 272450 380674 272534 380910 +rect 272770 380674 308214 380910 +rect 308450 380674 308534 380910 +rect 308770 380674 344214 380910 +rect 344450 380674 344534 380910 +rect 344770 380674 380214 380910 +rect 380450 380674 380534 380910 +rect 380770 380674 416214 380910 +rect 416450 380674 416534 380910 +rect 416770 380674 452214 380910 +rect 452450 380674 452534 380910 +rect 452770 380674 488214 380910 +rect 488450 380674 488534 380910 +rect 488770 380674 524214 380910 +rect 524450 380674 524534 380910 +rect 524770 380674 560214 380910 +rect 560450 380674 560534 380910 +rect 560770 380674 560802 380910 +rect 61304 380642 560802 380674 +rect 9312 377510 17082 377542 rect 9312 377274 9374 377510 rect 9610 377274 9694 377510 rect 9930 377274 10014 377510 rect 10250 377274 16494 377510 rect 16730 377274 16814 377510 -rect 17050 377274 52494 377510 -rect 52730 377274 52814 377510 -rect 53050 377274 88494 377510 +rect 17050 377274 17082 377510 +rect 9312 377190 17082 377274 +rect 9312 376954 9374 377190 +rect 9610 376954 9694 377190 +rect 9930 376954 10014 377190 +rect 10250 376954 16494 377190 +rect 16730 376954 16814 377190 +rect 17050 376954 17082 377190 +rect 9312 376922 17082 376954 +rect 88462 377510 571256 377542 +rect 88462 377274 88494 377510 rect 88730 377274 88814 377510 rect 89050 377274 124494 377510 rect 124730 377274 124814 377510 @@ -40952,15 +71855,8 @@ rect 556730 377274 556814 377510 rect 557050 377274 570668 377510 rect 570904 377274 570988 377510 rect 571224 377274 571256 377510 -rect 9312 377190 571256 377274 -rect 9312 376954 9374 377190 -rect 9610 376954 9694 377190 -rect 9930 376954 10014 377190 -rect 10250 376954 16494 377190 -rect 16730 376954 16814 377190 -rect 17050 376954 52494 377190 -rect 52730 376954 52814 377190 -rect 53050 376954 88494 377190 +rect 88462 377190 571256 377274 +rect 88462 376954 88494 377190 rect 88730 376954 88814 377190 rect 89050 376954 124494 377190 rect 124730 376954 124814 377190 @@ -40991,7 +71887,7 @@ rect 556730 376954 556814 377190 rect 557050 376954 570668 377190 rect 570904 376954 570988 377190 rect 571224 376954 571256 377190 -rect 9312 376922 571256 376954 +rect 88462 376922 571256 376954 rect 608724 377510 624016 377542 rect 608724 377274 608756 377510 rect 608992 377274 609076 377510 @@ -41007,15 +71903,23 @@ rect 623314 376954 623398 377190 rect 623634 376954 623718 377190 rect 623954 376954 624016 377190 rect 608724 376922 624016 376954 -rect 10652 373790 571896 373822 +rect 10652 373790 13362 373822 rect 10652 373554 10714 373790 rect 10950 373554 11034 373790 rect 11270 373554 11354 373790 rect 11590 373554 12774 373790 rect 13010 373554 13094 373790 -rect 13330 373554 48774 373790 -rect 49010 373554 49094 373790 -rect 49330 373554 84774 373790 +rect 13330 373554 13362 373790 +rect 10652 373470 13362 373554 +rect 10652 373234 10714 373470 +rect 10950 373234 11034 373470 +rect 11270 373234 11354 373470 +rect 11590 373234 12774 373470 +rect 13010 373234 13094 373470 +rect 13330 373234 13362 373470 +rect 10652 373202 13362 373234 +rect 84742 373790 571896 373822 +rect 84742 373554 84774 373790 rect 85010 373554 85094 373790 rect 85330 373554 120774 373790 rect 121010 373554 121094 373790 @@ -41045,15 +71949,8 @@ rect 517330 373554 552774 373790 rect 553010 373554 553094 373790 rect 553330 373554 571628 373790 rect 571864 373554 571896 373790 -rect 10652 373470 571896 373554 -rect 10652 373234 10714 373470 -rect 10950 373234 11034 373470 -rect 11270 373234 11354 373470 -rect 11590 373234 12774 373470 -rect 13010 373234 13094 373470 -rect 13330 373234 48774 373470 -rect 49010 373234 49094 373470 -rect 49330 373234 84774 373470 +rect 84742 373470 571896 373554 +rect 84742 373234 84774 373470 rect 85010 373234 85094 373470 rect 85330 373234 120774 373470 rect 121010 373234 121094 373470 @@ -41083,7 +71980,7 @@ rect 517330 373234 552774 373470 rect 553010 373234 553094 373470 rect 553330 373234 571628 373470 rect 571864 373234 571896 373470 -rect 10652 373202 571896 373234 +rect 84742 373202 571896 373234 rect 608084 373790 622676 373822 rect 608084 373554 608116 373790 rect 608352 373554 621738 373790 @@ -41097,6 +71994,20 @@ rect 621974 373234 622058 373470 rect 622294 373234 622378 373470 rect 622614 373234 622676 373470 rect 608084 373202 622676 373234 +rect 23856 360732 24476 360774 +rect 23856 360496 23888 360732 +rect 24124 360496 24208 360732 +rect 24444 360496 24476 360732 +rect 23856 360454 24476 360496 +rect 30000 360732 30320 360774 +rect 30000 360496 30042 360732 +rect 30278 360496 30320 360732 +rect 30000 360454 30320 360496 +rect 61944 360732 62564 360774 +rect 61944 360496 61976 360732 +rect 62212 360496 62296 360732 +rect 62532 360496 62564 360732 +rect 61944 360454 62564 360496 rect 570636 360732 571256 360774 rect 570636 360496 570668 360732 rect 570904 360496 570988 360732 @@ -41111,6 +72022,20 @@ rect 608724 360496 608756 360732 rect 608992 360496 609076 360732 rect 609312 360496 609344 360732 rect 608724 360454 609344 360496 +rect 24816 360072 25436 360114 +rect 24816 359836 24848 360072 +rect 25084 359836 25168 360072 +rect 25404 359836 25436 360072 +rect 24816 359794 25436 359836 +rect 29340 360072 29660 360114 +rect 29340 359836 29382 360072 +rect 29618 359836 29660 360072 +rect 29340 359794 29660 359836 +rect 60984 360072 61604 360114 +rect 60984 359836 61016 360072 +rect 61252 359836 61336 360072 +rect 61572 359836 61604 360072 +rect 60984 359794 61604 359836 rect 571596 360072 572216 360114 rect 571596 359836 571628 360072 rect 571864 359836 571948 360072 @@ -41125,15 +72050,183 @@ rect 607764 359836 607796 360072 rect 608032 359836 608116 360072 rect 608352 359836 608384 360072 rect 607764 359794 608384 359836 -rect 9312 341510 571256 341542 +rect 6632 348950 24476 348982 +rect 6632 348714 6694 348950 +rect 6930 348714 7014 348950 +rect 7250 348714 7334 348950 +rect 7570 348714 23888 348950 +rect 24124 348714 24208 348950 +rect 24444 348714 24476 348950 +rect 6632 348630 24476 348714 +rect 6632 348394 6694 348630 +rect 6930 348394 7014 348630 +rect 7250 348394 7334 348630 +rect 7570 348394 23888 348630 +rect 24124 348394 24208 348630 +rect 24444 348394 24476 348630 +rect 6632 348362 24476 348394 +rect 61944 348950 564522 348982 +rect 61944 348714 61976 348950 +rect 62212 348714 62296 348950 +rect 62532 348714 95934 348950 +rect 96170 348714 96254 348950 +rect 96490 348714 131934 348950 +rect 132170 348714 132254 348950 +rect 132490 348714 167934 348950 +rect 168170 348714 168254 348950 +rect 168490 348714 203934 348950 +rect 204170 348714 204254 348950 +rect 204490 348714 239934 348950 +rect 240170 348714 240254 348950 +rect 240490 348714 275934 348950 +rect 276170 348714 276254 348950 +rect 276490 348714 311934 348950 +rect 312170 348714 312254 348950 +rect 312490 348714 347934 348950 +rect 348170 348714 348254 348950 +rect 348490 348714 383934 348950 +rect 384170 348714 384254 348950 +rect 384490 348714 419934 348950 +rect 420170 348714 420254 348950 +rect 420490 348714 455934 348950 +rect 456170 348714 456254 348950 +rect 456490 348714 491934 348950 +rect 492170 348714 492254 348950 +rect 492490 348714 527934 348950 +rect 528170 348714 528254 348950 +rect 528490 348714 563934 348950 +rect 564170 348714 564254 348950 +rect 564490 348714 564522 348950 +rect 61944 348630 564522 348714 +rect 61944 348394 61976 348630 +rect 62212 348394 62296 348630 +rect 62532 348394 95934 348630 +rect 96170 348394 96254 348630 +rect 96490 348394 131934 348630 +rect 132170 348394 132254 348630 +rect 132490 348394 167934 348630 +rect 168170 348394 168254 348630 +rect 168490 348394 203934 348630 +rect 204170 348394 204254 348630 +rect 204490 348394 239934 348630 +rect 240170 348394 240254 348630 +rect 240490 348394 275934 348630 +rect 276170 348394 276254 348630 +rect 276490 348394 311934 348630 +rect 312170 348394 312254 348630 +rect 312490 348394 347934 348630 +rect 348170 348394 348254 348630 +rect 348490 348394 383934 348630 +rect 384170 348394 384254 348630 +rect 384490 348394 419934 348630 +rect 420170 348394 420254 348630 +rect 420490 348394 455934 348630 +rect 456170 348394 456254 348630 +rect 456490 348394 491934 348630 +rect 492170 348394 492254 348630 +rect 492490 348394 527934 348630 +rect 528170 348394 528254 348630 +rect 528490 348394 563934 348630 +rect 564170 348394 564254 348630 +rect 564490 348394 564522 348630 +rect 61944 348362 564522 348394 +rect 7972 345230 25116 345262 +rect 7972 344994 8034 345230 +rect 8270 344994 8354 345230 +rect 8590 344994 8674 345230 +rect 8910 344994 20214 345230 +rect 20450 344994 20534 345230 +rect 20770 344994 24848 345230 +rect 25084 344994 25116 345230 +rect 7972 344910 25116 344994 +rect 7972 344674 8034 344910 +rect 8270 344674 8354 344910 +rect 8590 344674 8674 344910 +rect 8910 344674 20214 344910 +rect 20450 344674 20534 344910 +rect 20770 344674 24848 344910 +rect 25084 344674 25116 344910 +rect 7972 344642 25116 344674 +rect 61304 345230 560802 345262 +rect 61304 344994 61336 345230 +rect 61572 344994 92214 345230 +rect 92450 344994 92534 345230 +rect 92770 344994 128214 345230 +rect 128450 344994 128534 345230 +rect 128770 344994 164214 345230 +rect 164450 344994 164534 345230 +rect 164770 344994 200214 345230 +rect 200450 344994 200534 345230 +rect 200770 344994 236214 345230 +rect 236450 344994 236534 345230 +rect 236770 344994 272214 345230 +rect 272450 344994 272534 345230 +rect 272770 344994 308214 345230 +rect 308450 344994 308534 345230 +rect 308770 344994 344214 345230 +rect 344450 344994 344534 345230 +rect 344770 344994 380214 345230 +rect 380450 344994 380534 345230 +rect 380770 344994 416214 345230 +rect 416450 344994 416534 345230 +rect 416770 344994 452214 345230 +rect 452450 344994 452534 345230 +rect 452770 344994 488214 345230 +rect 488450 344994 488534 345230 +rect 488770 344994 524214 345230 +rect 524450 344994 524534 345230 +rect 524770 344994 560214 345230 +rect 560450 344994 560534 345230 +rect 560770 344994 560802 345230 +rect 61304 344910 560802 344994 +rect 61304 344674 61336 344910 +rect 61572 344674 92214 344910 +rect 92450 344674 92534 344910 +rect 92770 344674 128214 344910 +rect 128450 344674 128534 344910 +rect 128770 344674 164214 344910 +rect 164450 344674 164534 344910 +rect 164770 344674 200214 344910 +rect 200450 344674 200534 344910 +rect 200770 344674 236214 344910 +rect 236450 344674 236534 344910 +rect 236770 344674 272214 344910 +rect 272450 344674 272534 344910 +rect 272770 344674 308214 344910 +rect 308450 344674 308534 344910 +rect 308770 344674 344214 344910 +rect 344450 344674 344534 344910 +rect 344770 344674 380214 344910 +rect 380450 344674 380534 344910 +rect 380770 344674 416214 344910 +rect 416450 344674 416534 344910 +rect 416770 344674 452214 344910 +rect 452450 344674 452534 344910 +rect 452770 344674 488214 344910 +rect 488450 344674 488534 344910 +rect 488770 344674 524214 344910 +rect 524450 344674 524534 344910 +rect 524770 344674 560214 344910 +rect 560450 344674 560534 344910 +rect 560770 344674 560802 344910 +rect 61304 344642 560802 344674 +rect 9312 341510 17082 341542 rect 9312 341274 9374 341510 rect 9610 341274 9694 341510 rect 9930 341274 10014 341510 rect 10250 341274 16494 341510 rect 16730 341274 16814 341510 -rect 17050 341274 52494 341510 -rect 52730 341274 52814 341510 -rect 53050 341274 88494 341510 +rect 17050 341274 17082 341510 +rect 9312 341190 17082 341274 +rect 9312 340954 9374 341190 +rect 9610 340954 9694 341190 +rect 9930 340954 10014 341190 +rect 10250 340954 16494 341190 +rect 16730 340954 16814 341190 +rect 17050 340954 17082 341190 +rect 9312 340922 17082 340954 +rect 88462 341510 571256 341542 +rect 88462 341274 88494 341510 rect 88730 341274 88814 341510 rect 89050 341274 124494 341510 rect 124730 341274 124814 341510 @@ -41164,15 +72257,8 @@ rect 556730 341274 556814 341510 rect 557050 341274 570668 341510 rect 570904 341274 570988 341510 rect 571224 341274 571256 341510 -rect 9312 341190 571256 341274 -rect 9312 340954 9374 341190 -rect 9610 340954 9694 341190 -rect 9930 340954 10014 341190 -rect 10250 340954 16494 341190 -rect 16730 340954 16814 341190 -rect 17050 340954 52494 341190 -rect 52730 340954 52814 341190 -rect 53050 340954 88494 341190 +rect 88462 341190 571256 341274 +rect 88462 340954 88494 341190 rect 88730 340954 88814 341190 rect 89050 340954 124494 341190 rect 124730 340954 124814 341190 @@ -41203,7 +72289,7 @@ rect 556730 340954 556814 341190 rect 557050 340954 570668 341190 rect 570904 340954 570988 341190 rect 571224 340954 571256 341190 -rect 9312 340922 571256 340954 +rect 88462 340922 571256 340954 rect 608724 341510 624016 341542 rect 608724 341274 608756 341510 rect 608992 341274 609076 341510 @@ -41219,15 +72305,23 @@ rect 623314 340954 623398 341190 rect 623634 340954 623718 341190 rect 623954 340954 624016 341190 rect 608724 340922 624016 340954 -rect 10652 337790 571896 337822 +rect 10652 337790 13362 337822 rect 10652 337554 10714 337790 rect 10950 337554 11034 337790 rect 11270 337554 11354 337790 rect 11590 337554 12774 337790 rect 13010 337554 13094 337790 -rect 13330 337554 48774 337790 -rect 49010 337554 49094 337790 -rect 49330 337554 84774 337790 +rect 13330 337554 13362 337790 +rect 10652 337470 13362 337554 +rect 10652 337234 10714 337470 +rect 10950 337234 11034 337470 +rect 11270 337234 11354 337470 +rect 11590 337234 12774 337470 +rect 13010 337234 13094 337470 +rect 13330 337234 13362 337470 +rect 10652 337202 13362 337234 +rect 84742 337790 571896 337822 +rect 84742 337554 84774 337790 rect 85010 337554 85094 337790 rect 85330 337554 120774 337790 rect 121010 337554 121094 337790 @@ -41257,15 +72351,8 @@ rect 517330 337554 552774 337790 rect 553010 337554 553094 337790 rect 553330 337554 571628 337790 rect 571864 337554 571896 337790 -rect 10652 337470 571896 337554 -rect 10652 337234 10714 337470 -rect 10950 337234 11034 337470 -rect 11270 337234 11354 337470 -rect 11590 337234 12774 337470 -rect 13010 337234 13094 337470 -rect 13330 337234 48774 337470 -rect 49010 337234 49094 337470 -rect 49330 337234 84774 337470 +rect 84742 337470 571896 337554 +rect 84742 337234 84774 337470 rect 85010 337234 85094 337470 rect 85330 337234 120774 337470 rect 121010 337234 121094 337470 @@ -41295,7 +72382,7 @@ rect 517330 337234 552774 337470 rect 553010 337234 553094 337470 rect 553330 337234 571628 337470 rect 571864 337234 571896 337470 -rect 10652 337202 571896 337234 +rect 84742 337202 571896 337234 rect 608084 337790 622676 337822 rect 608084 337554 608116 337790 rect 608352 337554 621738 337790 @@ -41309,6 +72396,20 @@ rect 621974 337234 622058 337470 rect 622294 337234 622378 337470 rect 622614 337234 622676 337470 rect 608084 337202 622676 337234 +rect 23856 330096 24476 330138 +rect 23856 329860 23888 330096 +rect 24124 329860 24208 330096 +rect 24444 329860 24476 330096 +rect 23856 329818 24476 329860 +rect 30000 330096 30320 330138 +rect 30000 329860 30042 330096 +rect 30278 329860 30320 330096 +rect 30000 329818 30320 329860 +rect 61944 330096 62564 330138 +rect 61944 329860 61976 330096 +rect 62212 329860 62296 330096 +rect 62532 329860 62564 330096 +rect 61944 329818 62564 329860 rect 570636 330096 571256 330138 rect 570636 329860 570668 330096 rect 570904 329860 570988 330096 @@ -41323,6 +72424,20 @@ rect 608724 329860 608756 330096 rect 608992 329860 609076 330096 rect 609312 329860 609344 330096 rect 608724 329818 609344 329860 +rect 24816 329436 25436 329478 +rect 24816 329200 24848 329436 +rect 25084 329200 25168 329436 +rect 25404 329200 25436 329436 +rect 24816 329158 25436 329200 +rect 29340 329436 29660 329478 +rect 29340 329200 29382 329436 +rect 29618 329200 29660 329436 +rect 29340 329158 29660 329200 +rect 60984 329436 61604 329478 +rect 60984 329200 61016 329436 +rect 61252 329200 61336 329436 +rect 61572 329200 61604 329436 +rect 60984 329158 61604 329200 rect 571596 329436 572216 329478 rect 571596 329200 571628 329436 rect 571864 329200 571948 329436 @@ -41337,15 +72452,183 @@ rect 607764 329200 607796 329436 rect 608032 329200 608116 329436 rect 608352 329200 608384 329436 rect 607764 329158 608384 329200 -rect 9312 305510 571256 305542 +rect 6632 312950 24476 312982 +rect 6632 312714 6694 312950 +rect 6930 312714 7014 312950 +rect 7250 312714 7334 312950 +rect 7570 312714 23888 312950 +rect 24124 312714 24208 312950 +rect 24444 312714 24476 312950 +rect 6632 312630 24476 312714 +rect 6632 312394 6694 312630 +rect 6930 312394 7014 312630 +rect 7250 312394 7334 312630 +rect 7570 312394 23888 312630 +rect 24124 312394 24208 312630 +rect 24444 312394 24476 312630 +rect 6632 312362 24476 312394 +rect 61944 312950 564522 312982 +rect 61944 312714 61976 312950 +rect 62212 312714 62296 312950 +rect 62532 312714 95934 312950 +rect 96170 312714 96254 312950 +rect 96490 312714 131934 312950 +rect 132170 312714 132254 312950 +rect 132490 312714 167934 312950 +rect 168170 312714 168254 312950 +rect 168490 312714 203934 312950 +rect 204170 312714 204254 312950 +rect 204490 312714 239934 312950 +rect 240170 312714 240254 312950 +rect 240490 312714 275934 312950 +rect 276170 312714 276254 312950 +rect 276490 312714 311934 312950 +rect 312170 312714 312254 312950 +rect 312490 312714 347934 312950 +rect 348170 312714 348254 312950 +rect 348490 312714 383934 312950 +rect 384170 312714 384254 312950 +rect 384490 312714 419934 312950 +rect 420170 312714 420254 312950 +rect 420490 312714 455934 312950 +rect 456170 312714 456254 312950 +rect 456490 312714 491934 312950 +rect 492170 312714 492254 312950 +rect 492490 312714 527934 312950 +rect 528170 312714 528254 312950 +rect 528490 312714 563934 312950 +rect 564170 312714 564254 312950 +rect 564490 312714 564522 312950 +rect 61944 312630 564522 312714 +rect 61944 312394 61976 312630 +rect 62212 312394 62296 312630 +rect 62532 312394 95934 312630 +rect 96170 312394 96254 312630 +rect 96490 312394 131934 312630 +rect 132170 312394 132254 312630 +rect 132490 312394 167934 312630 +rect 168170 312394 168254 312630 +rect 168490 312394 203934 312630 +rect 204170 312394 204254 312630 +rect 204490 312394 239934 312630 +rect 240170 312394 240254 312630 +rect 240490 312394 275934 312630 +rect 276170 312394 276254 312630 +rect 276490 312394 311934 312630 +rect 312170 312394 312254 312630 +rect 312490 312394 347934 312630 +rect 348170 312394 348254 312630 +rect 348490 312394 383934 312630 +rect 384170 312394 384254 312630 +rect 384490 312394 419934 312630 +rect 420170 312394 420254 312630 +rect 420490 312394 455934 312630 +rect 456170 312394 456254 312630 +rect 456490 312394 491934 312630 +rect 492170 312394 492254 312630 +rect 492490 312394 527934 312630 +rect 528170 312394 528254 312630 +rect 528490 312394 563934 312630 +rect 564170 312394 564254 312630 +rect 564490 312394 564522 312630 +rect 61944 312362 564522 312394 +rect 7972 309230 25116 309262 +rect 7972 308994 8034 309230 +rect 8270 308994 8354 309230 +rect 8590 308994 8674 309230 +rect 8910 308994 20214 309230 +rect 20450 308994 20534 309230 +rect 20770 308994 24848 309230 +rect 25084 308994 25116 309230 +rect 7972 308910 25116 308994 +rect 7972 308674 8034 308910 +rect 8270 308674 8354 308910 +rect 8590 308674 8674 308910 +rect 8910 308674 20214 308910 +rect 20450 308674 20534 308910 +rect 20770 308674 24848 308910 +rect 25084 308674 25116 308910 +rect 7972 308642 25116 308674 +rect 61304 309230 560802 309262 +rect 61304 308994 61336 309230 +rect 61572 308994 92214 309230 +rect 92450 308994 92534 309230 +rect 92770 308994 128214 309230 +rect 128450 308994 128534 309230 +rect 128770 308994 164214 309230 +rect 164450 308994 164534 309230 +rect 164770 308994 200214 309230 +rect 200450 308994 200534 309230 +rect 200770 308994 236214 309230 +rect 236450 308994 236534 309230 +rect 236770 308994 272214 309230 +rect 272450 308994 272534 309230 +rect 272770 308994 308214 309230 +rect 308450 308994 308534 309230 +rect 308770 308994 344214 309230 +rect 344450 308994 344534 309230 +rect 344770 308994 380214 309230 +rect 380450 308994 380534 309230 +rect 380770 308994 416214 309230 +rect 416450 308994 416534 309230 +rect 416770 308994 452214 309230 +rect 452450 308994 452534 309230 +rect 452770 308994 488214 309230 +rect 488450 308994 488534 309230 +rect 488770 308994 524214 309230 +rect 524450 308994 524534 309230 +rect 524770 308994 560214 309230 +rect 560450 308994 560534 309230 +rect 560770 308994 560802 309230 +rect 61304 308910 560802 308994 +rect 61304 308674 61336 308910 +rect 61572 308674 92214 308910 +rect 92450 308674 92534 308910 +rect 92770 308674 128214 308910 +rect 128450 308674 128534 308910 +rect 128770 308674 164214 308910 +rect 164450 308674 164534 308910 +rect 164770 308674 200214 308910 +rect 200450 308674 200534 308910 +rect 200770 308674 236214 308910 +rect 236450 308674 236534 308910 +rect 236770 308674 272214 308910 +rect 272450 308674 272534 308910 +rect 272770 308674 308214 308910 +rect 308450 308674 308534 308910 +rect 308770 308674 344214 308910 +rect 344450 308674 344534 308910 +rect 344770 308674 380214 308910 +rect 380450 308674 380534 308910 +rect 380770 308674 416214 308910 +rect 416450 308674 416534 308910 +rect 416770 308674 452214 308910 +rect 452450 308674 452534 308910 +rect 452770 308674 488214 308910 +rect 488450 308674 488534 308910 +rect 488770 308674 524214 308910 +rect 524450 308674 524534 308910 +rect 524770 308674 560214 308910 +rect 560450 308674 560534 308910 +rect 560770 308674 560802 308910 +rect 61304 308642 560802 308674 +rect 9312 305510 17082 305542 rect 9312 305274 9374 305510 rect 9610 305274 9694 305510 rect 9930 305274 10014 305510 rect 10250 305274 16494 305510 rect 16730 305274 16814 305510 -rect 17050 305274 52494 305510 -rect 52730 305274 52814 305510 -rect 53050 305274 88494 305510 +rect 17050 305274 17082 305510 +rect 9312 305190 17082 305274 +rect 9312 304954 9374 305190 +rect 9610 304954 9694 305190 +rect 9930 304954 10014 305190 +rect 10250 304954 16494 305190 +rect 16730 304954 16814 305190 +rect 17050 304954 17082 305190 +rect 9312 304922 17082 304954 +rect 88462 305510 571256 305542 +rect 88462 305274 88494 305510 rect 88730 305274 88814 305510 rect 89050 305274 124494 305510 rect 124730 305274 124814 305510 @@ -41376,15 +72659,8 @@ rect 556730 305274 556814 305510 rect 557050 305274 570668 305510 rect 570904 305274 570988 305510 rect 571224 305274 571256 305510 -rect 9312 305190 571256 305274 -rect 9312 304954 9374 305190 -rect 9610 304954 9694 305190 -rect 9930 304954 10014 305190 -rect 10250 304954 16494 305190 -rect 16730 304954 16814 305190 -rect 17050 304954 52494 305190 -rect 52730 304954 52814 305190 -rect 53050 304954 88494 305190 +rect 88462 305190 571256 305274 +rect 88462 304954 88494 305190 rect 88730 304954 88814 305190 rect 89050 304954 124494 305190 rect 124730 304954 124814 305190 @@ -41415,7 +72691,7 @@ rect 556730 304954 556814 305190 rect 557050 304954 570668 305190 rect 570904 304954 570988 305190 rect 571224 304954 571256 305190 -rect 9312 304922 571256 304954 +rect 88462 304922 571256 304954 rect 608724 305510 624016 305542 rect 608724 305274 608756 305510 rect 608992 305274 609076 305510 @@ -41431,15 +72707,23 @@ rect 623314 304954 623398 305190 rect 623634 304954 623718 305190 rect 623954 304954 624016 305190 rect 608724 304922 624016 304954 -rect 10652 301790 571896 301822 +rect 10652 301790 13362 301822 rect 10652 301554 10714 301790 rect 10950 301554 11034 301790 rect 11270 301554 11354 301790 rect 11590 301554 12774 301790 rect 13010 301554 13094 301790 -rect 13330 301554 48774 301790 -rect 49010 301554 49094 301790 -rect 49330 301554 84774 301790 +rect 13330 301554 13362 301790 +rect 10652 301470 13362 301554 +rect 10652 301234 10714 301470 +rect 10950 301234 11034 301470 +rect 11270 301234 11354 301470 +rect 11590 301234 12774 301470 +rect 13010 301234 13094 301470 +rect 13330 301234 13362 301470 +rect 10652 301202 13362 301234 +rect 84742 301790 571896 301822 +rect 84742 301554 84774 301790 rect 85010 301554 85094 301790 rect 85330 301554 120774 301790 rect 121010 301554 121094 301790 @@ -41469,15 +72753,8 @@ rect 517330 301554 552774 301790 rect 553010 301554 553094 301790 rect 553330 301554 571628 301790 rect 571864 301554 571896 301790 -rect 10652 301470 571896 301554 -rect 10652 301234 10714 301470 -rect 10950 301234 11034 301470 -rect 11270 301234 11354 301470 -rect 11590 301234 12774 301470 -rect 13010 301234 13094 301470 -rect 13330 301234 48774 301470 -rect 49010 301234 49094 301470 -rect 49330 301234 84774 301470 +rect 84742 301470 571896 301554 +rect 84742 301234 84774 301470 rect 85010 301234 85094 301470 rect 85330 301234 120774 301470 rect 121010 301234 121094 301470 @@ -41507,7 +72784,7 @@ rect 517330 301234 552774 301470 rect 553010 301234 553094 301470 rect 553330 301234 571628 301470 rect 571864 301234 571896 301470 -rect 10652 301202 571896 301234 +rect 84742 301202 571896 301234 rect 608084 301790 622676 301822 rect 608084 301554 608116 301790 rect 608352 301554 621738 301790 @@ -41521,6 +72798,20 @@ rect 621974 301234 622058 301470 rect 622294 301234 622378 301470 rect 622614 301234 622676 301470 rect 608084 301202 622676 301234 +rect 23856 299460 24476 299502 +rect 23856 299224 23888 299460 +rect 24124 299224 24208 299460 +rect 24444 299224 24476 299460 +rect 23856 299182 24476 299224 +rect 30000 299460 30320 299502 +rect 30000 299224 30042 299460 +rect 30278 299224 30320 299460 +rect 30000 299182 30320 299224 +rect 61944 299460 62564 299502 +rect 61944 299224 61976 299460 +rect 62212 299224 62296 299460 +rect 62532 299224 62564 299460 +rect 61944 299182 62564 299224 rect 570636 299460 571256 299502 rect 570636 299224 570668 299460 rect 570904 299224 570988 299460 @@ -41535,6 +72826,20 @@ rect 608724 299224 608756 299460 rect 608992 299224 609076 299460 rect 609312 299224 609344 299460 rect 608724 299182 609344 299224 +rect 24816 298800 25436 298842 +rect 24816 298564 24848 298800 +rect 25084 298564 25168 298800 +rect 25404 298564 25436 298800 +rect 24816 298522 25436 298564 +rect 29340 298800 29660 298842 +rect 29340 298564 29382 298800 +rect 29618 298564 29660 298800 +rect 29340 298522 29660 298564 +rect 60984 298800 61604 298842 +rect 60984 298564 61016 298800 +rect 61252 298564 61336 298800 +rect 61572 298564 61604 298800 +rect 60984 298522 61604 298564 rect 571596 298800 572216 298842 rect 571596 298564 571628 298800 rect 571864 298564 571948 298800 @@ -41549,15 +72854,183 @@ rect 607764 298564 607796 298800 rect 608032 298564 608116 298800 rect 608352 298564 608384 298800 rect 607764 298522 608384 298564 -rect 9312 269510 557082 269542 +rect 6632 276950 24476 276982 +rect 6632 276714 6694 276950 +rect 6930 276714 7014 276950 +rect 7250 276714 7334 276950 +rect 7570 276714 23888 276950 +rect 24124 276714 24208 276950 +rect 24444 276714 24476 276950 +rect 6632 276630 24476 276714 +rect 6632 276394 6694 276630 +rect 6930 276394 7014 276630 +rect 7250 276394 7334 276630 +rect 7570 276394 23888 276630 +rect 24124 276394 24208 276630 +rect 24444 276394 24476 276630 +rect 6632 276362 24476 276394 +rect 61944 276950 564522 276982 +rect 61944 276714 61976 276950 +rect 62212 276714 62296 276950 +rect 62532 276714 95934 276950 +rect 96170 276714 96254 276950 +rect 96490 276714 131934 276950 +rect 132170 276714 132254 276950 +rect 132490 276714 167934 276950 +rect 168170 276714 168254 276950 +rect 168490 276714 203934 276950 +rect 204170 276714 204254 276950 +rect 204490 276714 239934 276950 +rect 240170 276714 240254 276950 +rect 240490 276714 275934 276950 +rect 276170 276714 276254 276950 +rect 276490 276714 311934 276950 +rect 312170 276714 312254 276950 +rect 312490 276714 347934 276950 +rect 348170 276714 348254 276950 +rect 348490 276714 383934 276950 +rect 384170 276714 384254 276950 +rect 384490 276714 419934 276950 +rect 420170 276714 420254 276950 +rect 420490 276714 455934 276950 +rect 456170 276714 456254 276950 +rect 456490 276714 491934 276950 +rect 492170 276714 492254 276950 +rect 492490 276714 527934 276950 +rect 528170 276714 528254 276950 +rect 528490 276714 563934 276950 +rect 564170 276714 564254 276950 +rect 564490 276714 564522 276950 +rect 61944 276630 564522 276714 +rect 61944 276394 61976 276630 +rect 62212 276394 62296 276630 +rect 62532 276394 95934 276630 +rect 96170 276394 96254 276630 +rect 96490 276394 131934 276630 +rect 132170 276394 132254 276630 +rect 132490 276394 167934 276630 +rect 168170 276394 168254 276630 +rect 168490 276394 203934 276630 +rect 204170 276394 204254 276630 +rect 204490 276394 239934 276630 +rect 240170 276394 240254 276630 +rect 240490 276394 275934 276630 +rect 276170 276394 276254 276630 +rect 276490 276394 311934 276630 +rect 312170 276394 312254 276630 +rect 312490 276394 347934 276630 +rect 348170 276394 348254 276630 +rect 348490 276394 383934 276630 +rect 384170 276394 384254 276630 +rect 384490 276394 419934 276630 +rect 420170 276394 420254 276630 +rect 420490 276394 455934 276630 +rect 456170 276394 456254 276630 +rect 456490 276394 491934 276630 +rect 492170 276394 492254 276630 +rect 492490 276394 527934 276630 +rect 528170 276394 528254 276630 +rect 528490 276394 563934 276630 +rect 564170 276394 564254 276630 +rect 564490 276394 564522 276630 +rect 61944 276362 564522 276394 +rect 7972 273230 25116 273262 +rect 7972 272994 8034 273230 +rect 8270 272994 8354 273230 +rect 8590 272994 8674 273230 +rect 8910 272994 20214 273230 +rect 20450 272994 20534 273230 +rect 20770 272994 24848 273230 +rect 25084 272994 25116 273230 +rect 7972 272910 25116 272994 +rect 7972 272674 8034 272910 +rect 8270 272674 8354 272910 +rect 8590 272674 8674 272910 +rect 8910 272674 20214 272910 +rect 20450 272674 20534 272910 +rect 20770 272674 24848 272910 +rect 25084 272674 25116 272910 +rect 7972 272642 25116 272674 +rect 61304 273230 560802 273262 +rect 61304 272994 61336 273230 +rect 61572 272994 92214 273230 +rect 92450 272994 92534 273230 +rect 92770 272994 128214 273230 +rect 128450 272994 128534 273230 +rect 128770 272994 164214 273230 +rect 164450 272994 164534 273230 +rect 164770 272994 200214 273230 +rect 200450 272994 200534 273230 +rect 200770 272994 236214 273230 +rect 236450 272994 236534 273230 +rect 236770 272994 272214 273230 +rect 272450 272994 272534 273230 +rect 272770 272994 308214 273230 +rect 308450 272994 308534 273230 +rect 308770 272994 344214 273230 +rect 344450 272994 344534 273230 +rect 344770 272994 380214 273230 +rect 380450 272994 380534 273230 +rect 380770 272994 416214 273230 +rect 416450 272994 416534 273230 +rect 416770 272994 452214 273230 +rect 452450 272994 452534 273230 +rect 452770 272994 488214 273230 +rect 488450 272994 488534 273230 +rect 488770 272994 524214 273230 +rect 524450 272994 524534 273230 +rect 524770 272994 560214 273230 +rect 560450 272994 560534 273230 +rect 560770 272994 560802 273230 +rect 61304 272910 560802 272994 +rect 61304 272674 61336 272910 +rect 61572 272674 92214 272910 +rect 92450 272674 92534 272910 +rect 92770 272674 128214 272910 +rect 128450 272674 128534 272910 +rect 128770 272674 164214 272910 +rect 164450 272674 164534 272910 +rect 164770 272674 200214 272910 +rect 200450 272674 200534 272910 +rect 200770 272674 236214 272910 +rect 236450 272674 236534 272910 +rect 236770 272674 272214 272910 +rect 272450 272674 272534 272910 +rect 272770 272674 308214 272910 +rect 308450 272674 308534 272910 +rect 308770 272674 344214 272910 +rect 344450 272674 344534 272910 +rect 344770 272674 380214 272910 +rect 380450 272674 380534 272910 +rect 380770 272674 416214 272910 +rect 416450 272674 416534 272910 +rect 416770 272674 452214 272910 +rect 452450 272674 452534 272910 +rect 452770 272674 488214 272910 +rect 488450 272674 488534 272910 +rect 488770 272674 524214 272910 +rect 524450 272674 524534 272910 +rect 524770 272674 560214 272910 +rect 560450 272674 560534 272910 +rect 560770 272674 560802 272910 +rect 61304 272642 560802 272674 +rect 9312 269510 17082 269542 rect 9312 269274 9374 269510 rect 9610 269274 9694 269510 rect 9930 269274 10014 269510 rect 10250 269274 16494 269510 rect 16730 269274 16814 269510 -rect 17050 269274 52494 269510 -rect 52730 269274 52814 269510 -rect 53050 269274 88494 269510 +rect 17050 269274 17082 269510 +rect 9312 269190 17082 269274 +rect 9312 268954 9374 269190 +rect 9610 268954 9694 269190 +rect 9930 268954 10014 269190 +rect 10250 268954 16494 269190 +rect 16730 268954 16814 269190 +rect 17050 268954 17082 269190 +rect 9312 268922 17082 268954 +rect 88462 269510 557082 269542 +rect 88462 269274 88494 269510 rect 88730 269274 88814 269510 rect 89050 269274 124494 269510 rect 124730 269274 124814 269510 @@ -41586,15 +73059,8 @@ rect 520730 269274 520814 269510 rect 521050 269274 556494 269510 rect 556730 269274 556814 269510 rect 557050 269274 557082 269510 -rect 9312 269190 557082 269274 -rect 9312 268954 9374 269190 -rect 9610 268954 9694 269190 -rect 9930 268954 10014 269190 -rect 10250 268954 16494 269190 -rect 16730 268954 16814 269190 -rect 17050 268954 52494 269190 -rect 52730 268954 52814 269190 -rect 53050 268954 88494 269190 +rect 88462 269190 557082 269274 +rect 88462 268954 88494 269190 rect 88730 268954 88814 269190 rect 89050 268954 124494 269190 rect 124730 268954 124814 269190 @@ -41623,7 +73089,21 @@ rect 520730 268954 520814 269190 rect 521050 268954 556494 269190 rect 556730 268954 556814 269190 rect 557050 268954 557082 269190 -rect 9312 268922 557082 268954 +rect 88462 268922 557082 268954 +rect 23856 268824 24476 268866 +rect 23856 268588 23888 268824 +rect 24124 268588 24208 268824 +rect 24444 268588 24476 268824 +rect 23856 268546 24476 268588 +rect 30000 268824 30320 268866 +rect 30000 268588 30042 268824 +rect 30278 268588 30320 268824 +rect 30000 268546 30320 268588 +rect 61944 268824 62564 268866 +rect 61944 268588 61976 268824 +rect 62212 268588 62296 268824 +rect 62532 268588 62564 268824 +rect 61944 268546 62564 268588 rect 570636 268824 571256 268866 rect 570636 268588 570668 268824 rect 570904 268588 570988 268824 @@ -41638,6 +73118,20 @@ rect 608724 268588 608756 268824 rect 608992 268588 609076 268824 rect 609312 268588 609344 268824 rect 608724 268546 609344 268588 +rect 24816 268164 25436 268206 +rect 24816 267928 24848 268164 +rect 25084 267928 25168 268164 +rect 25404 267928 25436 268164 +rect 24816 267886 25436 267928 +rect 29340 268164 29660 268206 +rect 29340 267928 29382 268164 +rect 29618 267928 29660 268164 +rect 29340 267886 29660 267928 +rect 60984 268164 61604 268206 +rect 60984 267928 61016 268164 +rect 61252 267928 61336 268164 +rect 61572 267928 61604 268164 +rect 60984 267886 61604 267928 rect 571596 268164 572216 268206 rect 571596 267928 571628 268164 rect 571864 267928 571948 268164 @@ -41652,15 +73146,23 @@ rect 607764 267928 607796 268164 rect 608032 267928 608116 268164 rect 608352 267928 608384 268164 rect 607764 267886 608384 267928 -rect 10652 265790 571896 265822 +rect 10652 265790 13362 265822 rect 10652 265554 10714 265790 rect 10950 265554 11034 265790 rect 11270 265554 11354 265790 rect 11590 265554 12774 265790 rect 13010 265554 13094 265790 -rect 13330 265554 48774 265790 -rect 49010 265554 49094 265790 -rect 49330 265554 84774 265790 +rect 13330 265554 13362 265790 +rect 10652 265470 13362 265554 +rect 10652 265234 10714 265470 +rect 10950 265234 11034 265470 +rect 11270 265234 11354 265470 +rect 11590 265234 12774 265470 +rect 13010 265234 13094 265470 +rect 13330 265234 13362 265470 +rect 10652 265202 13362 265234 +rect 84742 265790 571896 265822 +rect 84742 265554 84774 265790 rect 85010 265554 85094 265790 rect 85330 265554 120774 265790 rect 121010 265554 121094 265790 @@ -41690,15 +73192,8 @@ rect 517330 265554 552774 265790 rect 553010 265554 553094 265790 rect 553330 265554 571628 265790 rect 571864 265554 571896 265790 -rect 10652 265470 571896 265554 -rect 10652 265234 10714 265470 -rect 10950 265234 11034 265470 -rect 11270 265234 11354 265470 -rect 11590 265234 12774 265470 -rect 13010 265234 13094 265470 -rect 13330 265234 48774 265470 -rect 49010 265234 49094 265470 -rect 49330 265234 84774 265470 +rect 84742 265470 571896 265554 +rect 84742 265234 84774 265470 rect 85010 265234 85094 265470 rect 85330 265234 120774 265470 rect 121010 265234 121094 265470 @@ -41728,7 +73223,7 @@ rect 517330 265234 552774 265470 rect 553010 265234 553094 265470 rect 553330 265234 571628 265470 rect 571864 265234 571896 265470 -rect 10652 265202 571896 265234 +rect 84742 265202 571896 265234 rect 608084 265790 622676 265822 rect 608084 265554 608116 265790 rect 608352 265554 621738 265790 @@ -41742,6 +73237,100 @@ rect 621974 265234 622058 265470 rect 622294 265234 622378 265470 rect 622614 265234 622676 265470 rect 608084 265202 622676 265234 +rect 6632 240950 24476 240982 +rect 6632 240714 6694 240950 +rect 6930 240714 7014 240950 +rect 7250 240714 7334 240950 +rect 7570 240714 23888 240950 +rect 24124 240714 24208 240950 +rect 24444 240714 24476 240950 +rect 6632 240630 24476 240714 +rect 6632 240394 6694 240630 +rect 6930 240394 7014 240630 +rect 7250 240394 7334 240630 +rect 7570 240394 23888 240630 +rect 24124 240394 24208 240630 +rect 24444 240394 24476 240630 +rect 6632 240362 24476 240394 +rect 61944 240950 564522 240982 +rect 61944 240714 61976 240950 +rect 62212 240714 62296 240950 +rect 62532 240714 95934 240950 +rect 96170 240714 96254 240950 +rect 96490 240714 131934 240950 +rect 132170 240714 132254 240950 +rect 132490 240714 167934 240950 +rect 168170 240714 168254 240950 +rect 168490 240714 203934 240950 +rect 204170 240714 204254 240950 +rect 204490 240714 239934 240950 +rect 240170 240714 240254 240950 +rect 240490 240714 275934 240950 +rect 276170 240714 276254 240950 +rect 276490 240714 311934 240950 +rect 312170 240714 312254 240950 +rect 312490 240714 347934 240950 +rect 348170 240714 348254 240950 +rect 348490 240714 383934 240950 +rect 384170 240714 384254 240950 +rect 384490 240714 419934 240950 +rect 420170 240714 420254 240950 +rect 420490 240714 455934 240950 +rect 456170 240714 456254 240950 +rect 456490 240714 491934 240950 +rect 492170 240714 492254 240950 +rect 492490 240714 527934 240950 +rect 528170 240714 528254 240950 +rect 528490 240714 563934 240950 +rect 564170 240714 564254 240950 +rect 564490 240714 564522 240950 +rect 61944 240630 564522 240714 +rect 61944 240394 61976 240630 +rect 62212 240394 62296 240630 +rect 62532 240394 95934 240630 +rect 96170 240394 96254 240630 +rect 96490 240394 131934 240630 +rect 132170 240394 132254 240630 +rect 132490 240394 167934 240630 +rect 168170 240394 168254 240630 +rect 168490 240394 203934 240630 +rect 204170 240394 204254 240630 +rect 204490 240394 239934 240630 +rect 240170 240394 240254 240630 +rect 240490 240394 275934 240630 +rect 276170 240394 276254 240630 +rect 276490 240394 311934 240630 +rect 312170 240394 312254 240630 +rect 312490 240394 347934 240630 +rect 348170 240394 348254 240630 +rect 348490 240394 383934 240630 +rect 384170 240394 384254 240630 +rect 384490 240394 419934 240630 +rect 420170 240394 420254 240630 +rect 420490 240394 455934 240630 +rect 456170 240394 456254 240630 +rect 456490 240394 491934 240630 +rect 492170 240394 492254 240630 +rect 492490 240394 527934 240630 +rect 528170 240394 528254 240630 +rect 528490 240394 563934 240630 +rect 564170 240394 564254 240630 +rect 564490 240394 564522 240630 +rect 61944 240362 564522 240394 +rect 23856 238188 24476 238230 +rect 23856 237952 23888 238188 +rect 24124 237952 24208 238188 +rect 24444 237952 24476 238188 +rect 23856 237910 24476 237952 +rect 30000 238188 30320 238230 +rect 30000 237952 30042 238188 +rect 30278 237952 30320 238188 +rect 30000 237910 30320 237952 +rect 61944 238188 62564 238230 +rect 61944 237952 61976 238188 +rect 62212 237952 62296 238188 +rect 62532 237952 62564 238188 +rect 61944 237910 62564 237952 rect 570636 238188 571256 238230 rect 570636 237952 570668 238188 rect 570904 237952 570988 238188 @@ -41756,10 +73345,40 @@ rect 608724 237952 608756 238188 rect 608992 237952 609076 238188 rect 609312 237952 609344 238188 rect 608724 237910 609344 237952 +rect 24816 237528 25436 237570 +rect 24816 237292 24848 237528 +rect 25084 237292 25168 237528 +rect 25404 237292 25436 237528 +rect 7972 237230 20802 237262 +rect 24816 237250 25436 237292 +rect 29340 237528 29660 237570 +rect 29340 237292 29382 237528 +rect 29618 237292 29660 237528 +rect 29340 237250 29660 237292 +rect 60984 237528 61604 237570 +rect 60984 237292 61016 237528 +rect 61252 237292 61336 237528 +rect 61572 237292 61604 237528 +rect 60984 237250 61604 237292 rect 571596 237528 572216 237570 rect 571596 237292 571628 237528 rect 571864 237292 571948 237528 rect 572184 237292 572216 237528 +rect 7972 236994 8034 237230 +rect 8270 236994 8354 237230 +rect 8590 236994 8674 237230 +rect 8910 236994 20214 237230 +rect 20450 236994 20534 237230 +rect 20770 236994 20802 237230 +rect 7972 236910 20802 236994 +rect 7972 236674 8034 236910 +rect 8270 236674 8354 236910 +rect 8590 236674 8674 236910 +rect 8910 236674 20214 236910 +rect 20450 236674 20534 236910 +rect 20770 236674 20802 236910 +rect 7972 236642 20802 236674 +rect 92182 237230 560802 237262 rect 571596 237250 572216 237292 rect 603540 237528 603860 237570 rect 603540 237292 603582 237528 @@ -41770,15 +73389,83 @@ rect 607764 237292 607796 237528 rect 608032 237292 608116 237528 rect 608352 237292 608384 237528 rect 607764 237250 608384 237292 -rect 9312 233510 571256 233542 +rect 92182 236994 92214 237230 +rect 92450 236994 92534 237230 +rect 92770 236994 128214 237230 +rect 128450 236994 128534 237230 +rect 128770 236994 164214 237230 +rect 164450 236994 164534 237230 +rect 164770 236994 200214 237230 +rect 200450 236994 200534 237230 +rect 200770 236994 236214 237230 +rect 236450 236994 236534 237230 +rect 236770 236994 272214 237230 +rect 272450 236994 272534 237230 +rect 272770 236994 308214 237230 +rect 308450 236994 308534 237230 +rect 308770 236994 344214 237230 +rect 344450 236994 344534 237230 +rect 344770 236994 380214 237230 +rect 380450 236994 380534 237230 +rect 380770 236994 416214 237230 +rect 416450 236994 416534 237230 +rect 416770 236994 452214 237230 +rect 452450 236994 452534 237230 +rect 452770 236994 488214 237230 +rect 488450 236994 488534 237230 +rect 488770 236994 524214 237230 +rect 524450 236994 524534 237230 +rect 524770 236994 560214 237230 +rect 560450 236994 560534 237230 +rect 560770 236994 560802 237230 +rect 92182 236910 560802 236994 +rect 92182 236674 92214 236910 +rect 92450 236674 92534 236910 +rect 92770 236674 128214 236910 +rect 128450 236674 128534 236910 +rect 128770 236674 164214 236910 +rect 164450 236674 164534 236910 +rect 164770 236674 200214 236910 +rect 200450 236674 200534 236910 +rect 200770 236674 236214 236910 +rect 236450 236674 236534 236910 +rect 236770 236674 272214 236910 +rect 272450 236674 272534 236910 +rect 272770 236674 308214 236910 +rect 308450 236674 308534 236910 +rect 308770 236674 344214 236910 +rect 344450 236674 344534 236910 +rect 344770 236674 380214 236910 +rect 380450 236674 380534 236910 +rect 380770 236674 416214 236910 +rect 416450 236674 416534 236910 +rect 416770 236674 452214 236910 +rect 452450 236674 452534 236910 +rect 452770 236674 488214 236910 +rect 488450 236674 488534 236910 +rect 488770 236674 524214 236910 +rect 524450 236674 524534 236910 +rect 524770 236674 560214 236910 +rect 560450 236674 560534 236910 +rect 560770 236674 560802 236910 +rect 92182 236642 560802 236674 +rect 9312 233510 17082 233542 rect 9312 233274 9374 233510 rect 9610 233274 9694 233510 rect 9930 233274 10014 233510 rect 10250 233274 16494 233510 rect 16730 233274 16814 233510 -rect 17050 233274 52494 233510 -rect 52730 233274 52814 233510 -rect 53050 233274 88494 233510 +rect 17050 233274 17082 233510 +rect 9312 233190 17082 233274 +rect 9312 232954 9374 233190 +rect 9610 232954 9694 233190 +rect 9930 232954 10014 233190 +rect 10250 232954 16494 233190 +rect 16730 232954 16814 233190 +rect 17050 232954 17082 233190 +rect 9312 232922 17082 232954 +rect 88462 233510 571256 233542 +rect 88462 233274 88494 233510 rect 88730 233274 88814 233510 rect 89050 233274 124494 233510 rect 124730 233274 124814 233510 @@ -41809,15 +73496,8 @@ rect 556730 233274 556814 233510 rect 557050 233274 570668 233510 rect 570904 233274 570988 233510 rect 571224 233274 571256 233510 -rect 9312 233190 571256 233274 -rect 9312 232954 9374 233190 -rect 9610 232954 9694 233190 -rect 9930 232954 10014 233190 -rect 10250 232954 16494 233190 -rect 16730 232954 16814 233190 -rect 17050 232954 52494 233190 -rect 52730 232954 52814 233190 -rect 53050 232954 88494 233190 +rect 88462 233190 571256 233274 +rect 88462 232954 88494 233190 rect 88730 232954 88814 233190 rect 89050 232954 124494 233190 rect 124730 232954 124814 233190 @@ -41848,7 +73528,7 @@ rect 556730 232954 556814 233190 rect 557050 232954 570668 233190 rect 570904 232954 570988 233190 rect 571224 232954 571256 233190 -rect 9312 232922 571256 232954 +rect 88462 232922 571256 232954 rect 608724 233510 624016 233542 rect 608724 233274 608756 233510 rect 608992 233274 609076 233510 @@ -41864,15 +73544,23 @@ rect 623314 232954 623398 233190 rect 623634 232954 623718 233190 rect 623954 232954 624016 233190 rect 608724 232922 624016 232954 -rect 10652 229790 571896 229822 +rect 10652 229790 13362 229822 rect 10652 229554 10714 229790 rect 10950 229554 11034 229790 rect 11270 229554 11354 229790 rect 11590 229554 12774 229790 rect 13010 229554 13094 229790 -rect 13330 229554 48774 229790 -rect 49010 229554 49094 229790 -rect 49330 229554 84774 229790 +rect 13330 229554 13362 229790 +rect 10652 229470 13362 229554 +rect 10652 229234 10714 229470 +rect 10950 229234 11034 229470 +rect 11270 229234 11354 229470 +rect 11590 229234 12774 229470 +rect 13010 229234 13094 229470 +rect 13330 229234 13362 229470 +rect 10652 229202 13362 229234 +rect 84742 229790 571896 229822 +rect 84742 229554 84774 229790 rect 85010 229554 85094 229790 rect 85330 229554 120774 229790 rect 121010 229554 121094 229790 @@ -41902,15 +73590,8 @@ rect 517330 229554 552774 229790 rect 553010 229554 553094 229790 rect 553330 229554 571628 229790 rect 571864 229554 571896 229790 -rect 10652 229470 571896 229554 -rect 10652 229234 10714 229470 -rect 10950 229234 11034 229470 -rect 11270 229234 11354 229470 -rect 11590 229234 12774 229470 -rect 13010 229234 13094 229470 -rect 13330 229234 48774 229470 -rect 49010 229234 49094 229470 -rect 49330 229234 84774 229470 +rect 84742 229470 571896 229554 +rect 84742 229234 84774 229470 rect 85010 229234 85094 229470 rect 85330 229234 120774 229470 rect 121010 229234 121094 229470 @@ -41940,7 +73621,7 @@ rect 517330 229234 552774 229470 rect 553010 229234 553094 229470 rect 553330 229234 571628 229470 rect 571864 229234 571896 229470 -rect 10652 229202 571896 229234 +rect 84742 229202 571896 229234 rect 608084 229790 622676 229822 rect 608084 229554 608116 229790 rect 608352 229554 621738 229790 @@ -41954,6 +73635,20 @@ rect 621974 229234 622058 229470 rect 622294 229234 622378 229470 rect 622614 229234 622676 229470 rect 608084 229202 622676 229234 +rect 23856 207552 24476 207594 +rect 23856 207316 23888 207552 +rect 24124 207316 24208 207552 +rect 24444 207316 24476 207552 +rect 23856 207274 24476 207316 +rect 30000 207552 30320 207594 +rect 30000 207316 30042 207552 +rect 30278 207316 30320 207552 +rect 30000 207274 30320 207316 +rect 61944 207552 62564 207594 +rect 61944 207316 61976 207552 +rect 62212 207316 62296 207552 +rect 62532 207316 62564 207552 +rect 61944 207274 62564 207316 rect 570636 207552 571256 207594 rect 570636 207316 570668 207552 rect 570904 207316 570988 207552 @@ -41968,6 +73663,20 @@ rect 608724 207316 608756 207552 rect 608992 207316 609076 207552 rect 609312 207316 609344 207552 rect 608724 207274 609344 207316 +rect 24816 206892 25436 206934 +rect 24816 206656 24848 206892 +rect 25084 206656 25168 206892 +rect 25404 206656 25436 206892 +rect 24816 206614 25436 206656 +rect 29340 206892 29660 206934 +rect 29340 206656 29382 206892 +rect 29618 206656 29660 206892 +rect 29340 206614 29660 206656 +rect 60984 206892 61604 206934 +rect 60984 206656 61016 206892 +rect 61252 206656 61336 206892 +rect 61572 206656 61604 206892 +rect 60984 206614 61604 206656 rect 571596 206892 572216 206934 rect 571596 206656 571628 206892 rect 571864 206656 571948 206892 @@ -41982,15 +73691,183 @@ rect 607764 206656 607796 206892 rect 608032 206656 608116 206892 rect 608352 206656 608384 206892 rect 607764 206614 608384 206656 -rect 9312 197510 571256 197542 +rect 6632 204950 24476 204982 +rect 6632 204714 6694 204950 +rect 6930 204714 7014 204950 +rect 7250 204714 7334 204950 +rect 7570 204714 23888 204950 +rect 24124 204714 24208 204950 +rect 24444 204714 24476 204950 +rect 6632 204630 24476 204714 +rect 6632 204394 6694 204630 +rect 6930 204394 7014 204630 +rect 7250 204394 7334 204630 +rect 7570 204394 23888 204630 +rect 24124 204394 24208 204630 +rect 24444 204394 24476 204630 +rect 6632 204362 24476 204394 +rect 61944 204950 564522 204982 +rect 61944 204714 61976 204950 +rect 62212 204714 62296 204950 +rect 62532 204714 95934 204950 +rect 96170 204714 96254 204950 +rect 96490 204714 131934 204950 +rect 132170 204714 132254 204950 +rect 132490 204714 167934 204950 +rect 168170 204714 168254 204950 +rect 168490 204714 203934 204950 +rect 204170 204714 204254 204950 +rect 204490 204714 239934 204950 +rect 240170 204714 240254 204950 +rect 240490 204714 275934 204950 +rect 276170 204714 276254 204950 +rect 276490 204714 311934 204950 +rect 312170 204714 312254 204950 +rect 312490 204714 347934 204950 +rect 348170 204714 348254 204950 +rect 348490 204714 383934 204950 +rect 384170 204714 384254 204950 +rect 384490 204714 419934 204950 +rect 420170 204714 420254 204950 +rect 420490 204714 455934 204950 +rect 456170 204714 456254 204950 +rect 456490 204714 491934 204950 +rect 492170 204714 492254 204950 +rect 492490 204714 527934 204950 +rect 528170 204714 528254 204950 +rect 528490 204714 563934 204950 +rect 564170 204714 564254 204950 +rect 564490 204714 564522 204950 +rect 61944 204630 564522 204714 +rect 61944 204394 61976 204630 +rect 62212 204394 62296 204630 +rect 62532 204394 95934 204630 +rect 96170 204394 96254 204630 +rect 96490 204394 131934 204630 +rect 132170 204394 132254 204630 +rect 132490 204394 167934 204630 +rect 168170 204394 168254 204630 +rect 168490 204394 203934 204630 +rect 204170 204394 204254 204630 +rect 204490 204394 239934 204630 +rect 240170 204394 240254 204630 +rect 240490 204394 275934 204630 +rect 276170 204394 276254 204630 +rect 276490 204394 311934 204630 +rect 312170 204394 312254 204630 +rect 312490 204394 347934 204630 +rect 348170 204394 348254 204630 +rect 348490 204394 383934 204630 +rect 384170 204394 384254 204630 +rect 384490 204394 419934 204630 +rect 420170 204394 420254 204630 +rect 420490 204394 455934 204630 +rect 456170 204394 456254 204630 +rect 456490 204394 491934 204630 +rect 492170 204394 492254 204630 +rect 492490 204394 527934 204630 +rect 528170 204394 528254 204630 +rect 528490 204394 563934 204630 +rect 564170 204394 564254 204630 +rect 564490 204394 564522 204630 +rect 61944 204362 564522 204394 +rect 7972 201230 25116 201262 +rect 7972 200994 8034 201230 +rect 8270 200994 8354 201230 +rect 8590 200994 8674 201230 +rect 8910 200994 20214 201230 +rect 20450 200994 20534 201230 +rect 20770 200994 24848 201230 +rect 25084 200994 25116 201230 +rect 7972 200910 25116 200994 +rect 7972 200674 8034 200910 +rect 8270 200674 8354 200910 +rect 8590 200674 8674 200910 +rect 8910 200674 20214 200910 +rect 20450 200674 20534 200910 +rect 20770 200674 24848 200910 +rect 25084 200674 25116 200910 +rect 7972 200642 25116 200674 +rect 61304 201230 560802 201262 +rect 61304 200994 61336 201230 +rect 61572 200994 92214 201230 +rect 92450 200994 92534 201230 +rect 92770 200994 128214 201230 +rect 128450 200994 128534 201230 +rect 128770 200994 164214 201230 +rect 164450 200994 164534 201230 +rect 164770 200994 200214 201230 +rect 200450 200994 200534 201230 +rect 200770 200994 236214 201230 +rect 236450 200994 236534 201230 +rect 236770 200994 272214 201230 +rect 272450 200994 272534 201230 +rect 272770 200994 308214 201230 +rect 308450 200994 308534 201230 +rect 308770 200994 344214 201230 +rect 344450 200994 344534 201230 +rect 344770 200994 380214 201230 +rect 380450 200994 380534 201230 +rect 380770 200994 416214 201230 +rect 416450 200994 416534 201230 +rect 416770 200994 452214 201230 +rect 452450 200994 452534 201230 +rect 452770 200994 488214 201230 +rect 488450 200994 488534 201230 +rect 488770 200994 524214 201230 +rect 524450 200994 524534 201230 +rect 524770 200994 560214 201230 +rect 560450 200994 560534 201230 +rect 560770 200994 560802 201230 +rect 61304 200910 560802 200994 +rect 61304 200674 61336 200910 +rect 61572 200674 92214 200910 +rect 92450 200674 92534 200910 +rect 92770 200674 128214 200910 +rect 128450 200674 128534 200910 +rect 128770 200674 164214 200910 +rect 164450 200674 164534 200910 +rect 164770 200674 200214 200910 +rect 200450 200674 200534 200910 +rect 200770 200674 236214 200910 +rect 236450 200674 236534 200910 +rect 236770 200674 272214 200910 +rect 272450 200674 272534 200910 +rect 272770 200674 308214 200910 +rect 308450 200674 308534 200910 +rect 308770 200674 344214 200910 +rect 344450 200674 344534 200910 +rect 344770 200674 380214 200910 +rect 380450 200674 380534 200910 +rect 380770 200674 416214 200910 +rect 416450 200674 416534 200910 +rect 416770 200674 452214 200910 +rect 452450 200674 452534 200910 +rect 452770 200674 488214 200910 +rect 488450 200674 488534 200910 +rect 488770 200674 524214 200910 +rect 524450 200674 524534 200910 +rect 524770 200674 560214 200910 +rect 560450 200674 560534 200910 +rect 560770 200674 560802 200910 +rect 61304 200642 560802 200674 +rect 9312 197510 17082 197542 rect 9312 197274 9374 197510 rect 9610 197274 9694 197510 rect 9930 197274 10014 197510 rect 10250 197274 16494 197510 rect 16730 197274 16814 197510 -rect 17050 197274 52494 197510 -rect 52730 197274 52814 197510 -rect 53050 197274 88494 197510 +rect 17050 197274 17082 197510 +rect 9312 197190 17082 197274 +rect 9312 196954 9374 197190 +rect 9610 196954 9694 197190 +rect 9930 196954 10014 197190 +rect 10250 196954 16494 197190 +rect 16730 196954 16814 197190 +rect 17050 196954 17082 197190 +rect 9312 196922 17082 196954 +rect 88462 197510 571256 197542 +rect 88462 197274 88494 197510 rect 88730 197274 88814 197510 rect 89050 197274 124494 197510 rect 124730 197274 124814 197510 @@ -42021,15 +73898,8 @@ rect 556730 197274 556814 197510 rect 557050 197274 570668 197510 rect 570904 197274 570988 197510 rect 571224 197274 571256 197510 -rect 9312 197190 571256 197274 -rect 9312 196954 9374 197190 -rect 9610 196954 9694 197190 -rect 9930 196954 10014 197190 -rect 10250 196954 16494 197190 -rect 16730 196954 16814 197190 -rect 17050 196954 52494 197190 -rect 52730 196954 52814 197190 -rect 53050 196954 88494 197190 +rect 88462 197190 571256 197274 +rect 88462 196954 88494 197190 rect 88730 196954 88814 197190 rect 89050 196954 124494 197190 rect 124730 196954 124814 197190 @@ -42060,7 +73930,7 @@ rect 556730 196954 556814 197190 rect 557050 196954 570668 197190 rect 570904 196954 570988 197190 rect 571224 196954 571256 197190 -rect 9312 196922 571256 196954 +rect 88462 196922 571256 196954 rect 608724 197510 624016 197542 rect 608724 197274 608756 197510 rect 608992 197274 609076 197510 @@ -42076,15 +73946,23 @@ rect 623314 196954 623398 197190 rect 623634 196954 623718 197190 rect 623954 196954 624016 197190 rect 608724 196922 624016 196954 -rect 10652 193790 571896 193822 +rect 10652 193790 13362 193822 rect 10652 193554 10714 193790 rect 10950 193554 11034 193790 rect 11270 193554 11354 193790 rect 11590 193554 12774 193790 rect 13010 193554 13094 193790 -rect 13330 193554 48774 193790 -rect 49010 193554 49094 193790 -rect 49330 193554 84774 193790 +rect 13330 193554 13362 193790 +rect 10652 193470 13362 193554 +rect 10652 193234 10714 193470 +rect 10950 193234 11034 193470 +rect 11270 193234 11354 193470 +rect 11590 193234 12774 193470 +rect 13010 193234 13094 193470 +rect 13330 193234 13362 193470 +rect 10652 193202 13362 193234 +rect 84742 193790 571896 193822 +rect 84742 193554 84774 193790 rect 85010 193554 85094 193790 rect 85330 193554 120774 193790 rect 121010 193554 121094 193790 @@ -42114,15 +73992,8 @@ rect 517330 193554 552774 193790 rect 553010 193554 553094 193790 rect 553330 193554 571628 193790 rect 571864 193554 571896 193790 -rect 10652 193470 571896 193554 -rect 10652 193234 10714 193470 -rect 10950 193234 11034 193470 -rect 11270 193234 11354 193470 -rect 11590 193234 12774 193470 -rect 13010 193234 13094 193470 -rect 13330 193234 48774 193470 -rect 49010 193234 49094 193470 -rect 49330 193234 84774 193470 +rect 84742 193470 571896 193554 +rect 84742 193234 84774 193470 rect 85010 193234 85094 193470 rect 85330 193234 120774 193470 rect 121010 193234 121094 193470 @@ -42152,7 +74023,7 @@ rect 517330 193234 552774 193470 rect 553010 193234 553094 193470 rect 553330 193234 571628 193470 rect 571864 193234 571896 193470 -rect 10652 193202 571896 193234 +rect 84742 193202 571896 193234 rect 608084 193790 622676 193822 rect 608084 193554 608116 193790 rect 608352 193554 621738 193790 @@ -42166,6 +74037,20 @@ rect 621974 193234 622058 193470 rect 622294 193234 622378 193470 rect 622614 193234 622676 193470 rect 608084 193202 622676 193234 +rect 23856 176916 24476 176958 +rect 23856 176680 23888 176916 +rect 24124 176680 24208 176916 +rect 24444 176680 24476 176916 +rect 23856 176638 24476 176680 +rect 30000 176916 30320 176958 +rect 30000 176680 30042 176916 +rect 30278 176680 30320 176916 +rect 30000 176638 30320 176680 +rect 61944 176916 62564 176958 +rect 61944 176680 61976 176916 +rect 62212 176680 62296 176916 +rect 62532 176680 62564 176916 +rect 61944 176638 62564 176680 rect 570636 176916 571256 176958 rect 570636 176680 570668 176916 rect 570904 176680 570988 176916 @@ -42180,6 +74065,20 @@ rect 608724 176680 608756 176916 rect 608992 176680 609076 176916 rect 609312 176680 609344 176916 rect 608724 176638 609344 176680 +rect 24816 176256 25436 176298 +rect 24816 176020 24848 176256 +rect 25084 176020 25168 176256 +rect 25404 176020 25436 176256 +rect 24816 175978 25436 176020 +rect 29340 176256 29660 176298 +rect 29340 176020 29382 176256 +rect 29618 176020 29660 176256 +rect 29340 175978 29660 176020 +rect 60984 176256 61604 176298 +rect 60984 176020 61016 176256 +rect 61252 176020 61336 176256 +rect 61572 176020 61604 176256 +rect 60984 175978 61604 176020 rect 571596 176256 572216 176298 rect 571596 176020 571628 176256 rect 571864 176020 571948 176256 @@ -42194,15 +74093,183 @@ rect 607764 176020 607796 176256 rect 608032 176020 608116 176256 rect 608352 176020 608384 176256 rect 607764 175978 608384 176020 -rect 9312 161510 571256 161542 +rect 6632 168950 24476 168982 +rect 6632 168714 6694 168950 +rect 6930 168714 7014 168950 +rect 7250 168714 7334 168950 +rect 7570 168714 23888 168950 +rect 24124 168714 24208 168950 +rect 24444 168714 24476 168950 +rect 6632 168630 24476 168714 +rect 6632 168394 6694 168630 +rect 6930 168394 7014 168630 +rect 7250 168394 7334 168630 +rect 7570 168394 23888 168630 +rect 24124 168394 24208 168630 +rect 24444 168394 24476 168630 +rect 6632 168362 24476 168394 +rect 61944 168950 564522 168982 +rect 61944 168714 61976 168950 +rect 62212 168714 62296 168950 +rect 62532 168714 95934 168950 +rect 96170 168714 96254 168950 +rect 96490 168714 131934 168950 +rect 132170 168714 132254 168950 +rect 132490 168714 167934 168950 +rect 168170 168714 168254 168950 +rect 168490 168714 203934 168950 +rect 204170 168714 204254 168950 +rect 204490 168714 239934 168950 +rect 240170 168714 240254 168950 +rect 240490 168714 275934 168950 +rect 276170 168714 276254 168950 +rect 276490 168714 311934 168950 +rect 312170 168714 312254 168950 +rect 312490 168714 347934 168950 +rect 348170 168714 348254 168950 +rect 348490 168714 383934 168950 +rect 384170 168714 384254 168950 +rect 384490 168714 419934 168950 +rect 420170 168714 420254 168950 +rect 420490 168714 455934 168950 +rect 456170 168714 456254 168950 +rect 456490 168714 491934 168950 +rect 492170 168714 492254 168950 +rect 492490 168714 527934 168950 +rect 528170 168714 528254 168950 +rect 528490 168714 563934 168950 +rect 564170 168714 564254 168950 +rect 564490 168714 564522 168950 +rect 61944 168630 564522 168714 +rect 61944 168394 61976 168630 +rect 62212 168394 62296 168630 +rect 62532 168394 95934 168630 +rect 96170 168394 96254 168630 +rect 96490 168394 131934 168630 +rect 132170 168394 132254 168630 +rect 132490 168394 167934 168630 +rect 168170 168394 168254 168630 +rect 168490 168394 203934 168630 +rect 204170 168394 204254 168630 +rect 204490 168394 239934 168630 +rect 240170 168394 240254 168630 +rect 240490 168394 275934 168630 +rect 276170 168394 276254 168630 +rect 276490 168394 311934 168630 +rect 312170 168394 312254 168630 +rect 312490 168394 347934 168630 +rect 348170 168394 348254 168630 +rect 348490 168394 383934 168630 +rect 384170 168394 384254 168630 +rect 384490 168394 419934 168630 +rect 420170 168394 420254 168630 +rect 420490 168394 455934 168630 +rect 456170 168394 456254 168630 +rect 456490 168394 491934 168630 +rect 492170 168394 492254 168630 +rect 492490 168394 527934 168630 +rect 528170 168394 528254 168630 +rect 528490 168394 563934 168630 +rect 564170 168394 564254 168630 +rect 564490 168394 564522 168630 +rect 61944 168362 564522 168394 +rect 7972 165230 25116 165262 +rect 7972 164994 8034 165230 +rect 8270 164994 8354 165230 +rect 8590 164994 8674 165230 +rect 8910 164994 20214 165230 +rect 20450 164994 20534 165230 +rect 20770 164994 24848 165230 +rect 25084 164994 25116 165230 +rect 7972 164910 25116 164994 +rect 7972 164674 8034 164910 +rect 8270 164674 8354 164910 +rect 8590 164674 8674 164910 +rect 8910 164674 20214 164910 +rect 20450 164674 20534 164910 +rect 20770 164674 24848 164910 +rect 25084 164674 25116 164910 +rect 7972 164642 25116 164674 +rect 61304 165230 560802 165262 +rect 61304 164994 61336 165230 +rect 61572 164994 92214 165230 +rect 92450 164994 92534 165230 +rect 92770 164994 128214 165230 +rect 128450 164994 128534 165230 +rect 128770 164994 164214 165230 +rect 164450 164994 164534 165230 +rect 164770 164994 200214 165230 +rect 200450 164994 200534 165230 +rect 200770 164994 236214 165230 +rect 236450 164994 236534 165230 +rect 236770 164994 272214 165230 +rect 272450 164994 272534 165230 +rect 272770 164994 308214 165230 +rect 308450 164994 308534 165230 +rect 308770 164994 344214 165230 +rect 344450 164994 344534 165230 +rect 344770 164994 380214 165230 +rect 380450 164994 380534 165230 +rect 380770 164994 416214 165230 +rect 416450 164994 416534 165230 +rect 416770 164994 452214 165230 +rect 452450 164994 452534 165230 +rect 452770 164994 488214 165230 +rect 488450 164994 488534 165230 +rect 488770 164994 524214 165230 +rect 524450 164994 524534 165230 +rect 524770 164994 560214 165230 +rect 560450 164994 560534 165230 +rect 560770 164994 560802 165230 +rect 61304 164910 560802 164994 +rect 61304 164674 61336 164910 +rect 61572 164674 92214 164910 +rect 92450 164674 92534 164910 +rect 92770 164674 128214 164910 +rect 128450 164674 128534 164910 +rect 128770 164674 164214 164910 +rect 164450 164674 164534 164910 +rect 164770 164674 200214 164910 +rect 200450 164674 200534 164910 +rect 200770 164674 236214 164910 +rect 236450 164674 236534 164910 +rect 236770 164674 272214 164910 +rect 272450 164674 272534 164910 +rect 272770 164674 308214 164910 +rect 308450 164674 308534 164910 +rect 308770 164674 344214 164910 +rect 344450 164674 344534 164910 +rect 344770 164674 380214 164910 +rect 380450 164674 380534 164910 +rect 380770 164674 416214 164910 +rect 416450 164674 416534 164910 +rect 416770 164674 452214 164910 +rect 452450 164674 452534 164910 +rect 452770 164674 488214 164910 +rect 488450 164674 488534 164910 +rect 488770 164674 524214 164910 +rect 524450 164674 524534 164910 +rect 524770 164674 560214 164910 +rect 560450 164674 560534 164910 +rect 560770 164674 560802 164910 +rect 61304 164642 560802 164674 +rect 9312 161510 17082 161542 rect 9312 161274 9374 161510 rect 9610 161274 9694 161510 rect 9930 161274 10014 161510 rect 10250 161274 16494 161510 rect 16730 161274 16814 161510 -rect 17050 161274 52494 161510 -rect 52730 161274 52814 161510 -rect 53050 161274 88494 161510 +rect 17050 161274 17082 161510 +rect 9312 161190 17082 161274 +rect 9312 160954 9374 161190 +rect 9610 160954 9694 161190 +rect 9930 160954 10014 161190 +rect 10250 160954 16494 161190 +rect 16730 160954 16814 161190 +rect 17050 160954 17082 161190 +rect 9312 160922 17082 160954 +rect 88462 161510 571256 161542 +rect 88462 161274 88494 161510 rect 88730 161274 88814 161510 rect 89050 161274 124494 161510 rect 124730 161274 124814 161510 @@ -42233,15 +74300,8 @@ rect 556730 161274 556814 161510 rect 557050 161274 570668 161510 rect 570904 161274 570988 161510 rect 571224 161274 571256 161510 -rect 9312 161190 571256 161274 -rect 9312 160954 9374 161190 -rect 9610 160954 9694 161190 -rect 9930 160954 10014 161190 -rect 10250 160954 16494 161190 -rect 16730 160954 16814 161190 -rect 17050 160954 52494 161190 -rect 52730 160954 52814 161190 -rect 53050 160954 88494 161190 +rect 88462 161190 571256 161274 +rect 88462 160954 88494 161190 rect 88730 160954 88814 161190 rect 89050 160954 124494 161190 rect 124730 160954 124814 161190 @@ -42272,7 +74332,7 @@ rect 556730 160954 556814 161190 rect 557050 160954 570668 161190 rect 570904 160954 570988 161190 rect 571224 160954 571256 161190 -rect 9312 160922 571256 160954 +rect 88462 160922 571256 160954 rect 608724 161510 624016 161542 rect 608724 161274 608756 161510 rect 608992 161274 609076 161510 @@ -42288,15 +74348,23 @@ rect 623314 160954 623398 161190 rect 623634 160954 623718 161190 rect 623954 160954 624016 161190 rect 608724 160922 624016 160954 -rect 10652 157790 571896 157822 +rect 10652 157790 13362 157822 rect 10652 157554 10714 157790 rect 10950 157554 11034 157790 rect 11270 157554 11354 157790 rect 11590 157554 12774 157790 rect 13010 157554 13094 157790 -rect 13330 157554 48774 157790 -rect 49010 157554 49094 157790 -rect 49330 157554 84774 157790 +rect 13330 157554 13362 157790 +rect 10652 157470 13362 157554 +rect 10652 157234 10714 157470 +rect 10950 157234 11034 157470 +rect 11270 157234 11354 157470 +rect 11590 157234 12774 157470 +rect 13010 157234 13094 157470 +rect 13330 157234 13362 157470 +rect 10652 157202 13362 157234 +rect 84742 157790 571896 157822 +rect 84742 157554 84774 157790 rect 85010 157554 85094 157790 rect 85330 157554 120774 157790 rect 121010 157554 121094 157790 @@ -42326,15 +74394,8 @@ rect 517330 157554 552774 157790 rect 553010 157554 553094 157790 rect 553330 157554 571628 157790 rect 571864 157554 571896 157790 -rect 10652 157470 571896 157554 -rect 10652 157234 10714 157470 -rect 10950 157234 11034 157470 -rect 11270 157234 11354 157470 -rect 11590 157234 12774 157470 -rect 13010 157234 13094 157470 -rect 13330 157234 48774 157470 -rect 49010 157234 49094 157470 -rect 49330 157234 84774 157470 +rect 84742 157470 571896 157554 +rect 84742 157234 84774 157470 rect 85010 157234 85094 157470 rect 85330 157234 120774 157470 rect 121010 157234 121094 157470 @@ -42364,7 +74425,7 @@ rect 517330 157234 552774 157470 rect 553010 157234 553094 157470 rect 553330 157234 571628 157470 rect 571864 157234 571896 157470 -rect 10652 157202 571896 157234 +rect 84742 157202 571896 157234 rect 608084 157790 622676 157822 rect 608084 157554 608116 157790 rect 608352 157554 621738 157790 @@ -42378,6 +74439,20 @@ rect 621974 157234 622058 157470 rect 622294 157234 622378 157470 rect 622614 157234 622676 157470 rect 608084 157202 622676 157234 +rect 23856 146280 24476 146322 +rect 23856 146044 23888 146280 +rect 24124 146044 24208 146280 +rect 24444 146044 24476 146280 +rect 23856 146002 24476 146044 +rect 30000 146280 30320 146322 +rect 30000 146044 30042 146280 +rect 30278 146044 30320 146280 +rect 30000 146002 30320 146044 +rect 61944 146280 62564 146322 +rect 61944 146044 61976 146280 +rect 62212 146044 62296 146280 +rect 62532 146044 62564 146280 +rect 61944 146002 62564 146044 rect 570636 146280 571256 146322 rect 570636 146044 570668 146280 rect 570904 146044 570988 146280 @@ -42392,6 +74467,20 @@ rect 608724 146044 608756 146280 rect 608992 146044 609076 146280 rect 609312 146044 609344 146280 rect 608724 146002 609344 146044 +rect 24816 145620 25436 145662 +rect 24816 145384 24848 145620 +rect 25084 145384 25168 145620 +rect 25404 145384 25436 145620 +rect 24816 145342 25436 145384 +rect 29340 145620 29660 145662 +rect 29340 145384 29382 145620 +rect 29618 145384 29660 145620 +rect 29340 145342 29660 145384 +rect 60984 145620 61604 145662 +rect 60984 145384 61016 145620 +rect 61252 145384 61336 145620 +rect 61572 145384 61604 145620 +rect 60984 145342 61604 145384 rect 571596 145620 572216 145662 rect 571596 145384 571628 145620 rect 571864 145384 571948 145620 @@ -42406,15 +74495,188 @@ rect 607764 145384 607796 145620 rect 608032 145384 608116 145620 rect 608352 145384 608384 145620 rect 607764 145342 608384 145384 -rect 9312 125510 571256 125542 +rect 6632 132950 24476 132982 +rect 6632 132714 6694 132950 +rect 6930 132714 7014 132950 +rect 7250 132714 7334 132950 +rect 7570 132714 23888 132950 +rect 24124 132714 24208 132950 +rect 24444 132714 24476 132950 +rect 6632 132630 24476 132714 +rect 6632 132394 6694 132630 +rect 6930 132394 7014 132630 +rect 7250 132394 7334 132630 +rect 7570 132394 23888 132630 +rect 24124 132394 24208 132630 +rect 24444 132394 24476 132630 +rect 6632 132362 24476 132394 +rect 61944 132950 564522 132982 +rect 61944 132714 61976 132950 +rect 62212 132714 62296 132950 +rect 62532 132714 95934 132950 +rect 96170 132714 96254 132950 +rect 96490 132714 131934 132950 +rect 132170 132714 132254 132950 +rect 132490 132714 167934 132950 +rect 168170 132714 168254 132950 +rect 168490 132714 203934 132950 +rect 204170 132714 204254 132950 +rect 204490 132714 239934 132950 +rect 240170 132714 240254 132950 +rect 240490 132714 275934 132950 +rect 276170 132714 276254 132950 +rect 276490 132714 311934 132950 +rect 312170 132714 312254 132950 +rect 312490 132714 347934 132950 +rect 348170 132714 348254 132950 +rect 348490 132714 383934 132950 +rect 384170 132714 384254 132950 +rect 384490 132714 419934 132950 +rect 420170 132714 420254 132950 +rect 420490 132714 455934 132950 +rect 456170 132714 456254 132950 +rect 456490 132714 491934 132950 +rect 492170 132714 492254 132950 +rect 492490 132714 527934 132950 +rect 528170 132714 528254 132950 +rect 528490 132714 563934 132950 +rect 564170 132714 564254 132950 +rect 564490 132714 564522 132950 +rect 61944 132630 564522 132714 +rect 61944 132394 61976 132630 +rect 62212 132394 62296 132630 +rect 62532 132394 95934 132630 +rect 96170 132394 96254 132630 +rect 96490 132394 131934 132630 +rect 132170 132394 132254 132630 +rect 132490 132394 167934 132630 +rect 168170 132394 168254 132630 +rect 168490 132394 203934 132630 +rect 204170 132394 204254 132630 +rect 204490 132394 239934 132630 +rect 240170 132394 240254 132630 +rect 240490 132394 275934 132630 +rect 276170 132394 276254 132630 +rect 276490 132394 311934 132630 +rect 312170 132394 312254 132630 +rect 312490 132394 347934 132630 +rect 348170 132394 348254 132630 +rect 348490 132394 383934 132630 +rect 384170 132394 384254 132630 +rect 384490 132394 419934 132630 +rect 420170 132394 420254 132630 +rect 420490 132394 455934 132630 +rect 456170 132394 456254 132630 +rect 456490 132394 491934 132630 +rect 492170 132394 492254 132630 +rect 492490 132394 527934 132630 +rect 528170 132394 528254 132630 +rect 528490 132394 563934 132630 +rect 564170 132394 564254 132630 +rect 564490 132394 564522 132630 +rect 61944 132362 564522 132394 +rect 7972 129230 25116 129262 +rect 7972 128994 8034 129230 +rect 8270 128994 8354 129230 +rect 8590 128994 8674 129230 +rect 8910 128994 20214 129230 +rect 20450 128994 20534 129230 +rect 20770 128994 24848 129230 +rect 25084 128994 25116 129230 +rect 7972 128910 25116 128994 +rect 7972 128674 8034 128910 +rect 8270 128674 8354 128910 +rect 8590 128674 8674 128910 +rect 8910 128674 20214 128910 +rect 20450 128674 20534 128910 +rect 20770 128674 24848 128910 +rect 25084 128674 25116 128910 +rect 7972 128642 25116 128674 +rect 61304 129230 560802 129262 +rect 61304 128994 61336 129230 +rect 61572 128994 92214 129230 +rect 92450 128994 92534 129230 +rect 92770 128994 128214 129230 +rect 128450 128994 128534 129230 +rect 128770 128994 164214 129230 +rect 164450 128994 164534 129230 +rect 164770 128994 200214 129230 +rect 200450 128994 200534 129230 +rect 200770 128994 236214 129230 +rect 236450 128994 236534 129230 +rect 236770 128994 272214 129230 +rect 272450 128994 272534 129230 +rect 272770 128994 308214 129230 +rect 308450 128994 308534 129230 +rect 308770 128994 344214 129230 +rect 344450 128994 344534 129230 +rect 344770 128994 380214 129230 +rect 380450 128994 380534 129230 +rect 380770 128994 416214 129230 +rect 416450 128994 416534 129230 +rect 416770 128994 452214 129230 +rect 452450 128994 452534 129230 +rect 452770 128994 488214 129230 +rect 488450 128994 488534 129230 +rect 488770 128994 524214 129230 +rect 524450 128994 524534 129230 +rect 524770 128994 560214 129230 +rect 560450 128994 560534 129230 +rect 560770 128994 560802 129230 +rect 61304 128910 560802 128994 +rect 61304 128674 61336 128910 +rect 61572 128674 92214 128910 +rect 92450 128674 92534 128910 +rect 92770 128674 128214 128910 +rect 128450 128674 128534 128910 +rect 128770 128674 164214 128910 +rect 164450 128674 164534 128910 +rect 164770 128674 200214 128910 +rect 200450 128674 200534 128910 +rect 200770 128674 236214 128910 +rect 236450 128674 236534 128910 +rect 236770 128674 272214 128910 +rect 272450 128674 272534 128910 +rect 272770 128674 308214 128910 +rect 308450 128674 308534 128910 +rect 308770 128674 344214 128910 +rect 344450 128674 344534 128910 +rect 344770 128674 380214 128910 +rect 380450 128674 380534 128910 +rect 380770 128674 416214 128910 +rect 416450 128674 416534 128910 +rect 416770 128674 452214 128910 +rect 452450 128674 452534 128910 +rect 452770 128674 488214 128910 +rect 488450 128674 488534 128910 +rect 488770 128674 524214 128910 +rect 524450 128674 524534 128910 +rect 524770 128674 560214 128910 +rect 560450 128674 560534 128910 +rect 560770 128674 560802 128910 +rect 61304 128642 560802 128674 +rect 23116 127618 610100 127660 +rect 23116 127382 23158 127618 +rect 23394 127382 609822 127618 +rect 610058 127382 610100 127618 +rect 23116 127340 610100 127382 +rect 9312 125510 17082 125542 rect 9312 125274 9374 125510 rect 9610 125274 9694 125510 rect 9930 125274 10014 125510 rect 10250 125274 16494 125510 rect 16730 125274 16814 125510 -rect 17050 125274 52494 125510 -rect 52730 125274 52814 125510 -rect 53050 125274 88494 125510 +rect 17050 125274 17082 125510 +rect 9312 125190 17082 125274 +rect 9312 124954 9374 125190 +rect 9610 124954 9694 125190 +rect 9930 124954 10014 125190 +rect 10250 124954 16494 125190 +rect 16730 124954 16814 125190 +rect 17050 124954 17082 125190 +rect 9312 124922 17082 124954 +rect 88462 125510 571256 125542 +rect 88462 125274 88494 125510 rect 88730 125274 88814 125510 rect 89050 125274 124494 125510 rect 124730 125274 124814 125510 @@ -42445,15 +74707,8 @@ rect 556730 125274 556814 125510 rect 557050 125274 570668 125510 rect 570904 125274 570988 125510 rect 571224 125274 571256 125510 -rect 9312 125190 571256 125274 -rect 9312 124954 9374 125190 -rect 9610 124954 9694 125190 -rect 9930 124954 10014 125190 -rect 10250 124954 16494 125190 -rect 16730 124954 16814 125190 -rect 17050 124954 52494 125190 -rect 52730 124954 52814 125190 -rect 53050 124954 88494 125190 +rect 88462 125190 571256 125274 +rect 88462 124954 88494 125190 rect 88730 124954 88814 125190 rect 89050 124954 124494 125190 rect 124730 124954 124814 125190 @@ -42484,7 +74739,7 @@ rect 556730 124954 556814 125190 rect 557050 124954 570668 125190 rect 570904 124954 570988 125190 rect 571224 124954 571256 125190 -rect 9312 124922 571256 124954 +rect 88462 124922 571256 124954 rect 608724 125510 624016 125542 rect 608724 125274 608756 125510 rect 608992 125274 609076 125510 @@ -42500,15 +74755,23 @@ rect 623314 124954 623398 125190 rect 623634 124954 623718 125190 rect 623954 124954 624016 125190 rect 608724 124922 624016 124954 -rect 10652 121790 571896 121822 +rect 10652 121790 13362 121822 rect 10652 121554 10714 121790 rect 10950 121554 11034 121790 rect 11270 121554 11354 121790 rect 11590 121554 12774 121790 rect 13010 121554 13094 121790 -rect 13330 121554 48774 121790 -rect 49010 121554 49094 121790 -rect 49330 121554 84774 121790 +rect 13330 121554 13362 121790 +rect 10652 121470 13362 121554 +rect 10652 121234 10714 121470 +rect 10950 121234 11034 121470 +rect 11270 121234 11354 121470 +rect 11590 121234 12774 121470 +rect 13010 121234 13094 121470 +rect 13330 121234 13362 121470 +rect 10652 121202 13362 121234 +rect 84742 121790 571896 121822 +rect 84742 121554 84774 121790 rect 85010 121554 85094 121790 rect 85330 121554 120774 121790 rect 121010 121554 121094 121790 @@ -42538,15 +74801,8 @@ rect 517330 121554 552774 121790 rect 553010 121554 553094 121790 rect 553330 121554 571628 121790 rect 571864 121554 571896 121790 -rect 10652 121470 571896 121554 -rect 10652 121234 10714 121470 -rect 10950 121234 11034 121470 -rect 11270 121234 11354 121470 -rect 11590 121234 12774 121470 -rect 13010 121234 13094 121470 -rect 13330 121234 48774 121470 -rect 49010 121234 49094 121470 -rect 49330 121234 84774 121470 +rect 84742 121470 571896 121554 +rect 84742 121234 84774 121470 rect 85010 121234 85094 121470 rect 85330 121234 120774 121470 rect 121010 121234 121094 121470 @@ -42576,7 +74832,7 @@ rect 517330 121234 552774 121470 rect 553010 121234 553094 121470 rect 553330 121234 571628 121470 rect 571864 121234 571896 121470 -rect 10652 121202 571896 121234 +rect 84742 121202 571896 121234 rect 608084 121790 622676 121822 rect 608084 121554 608116 121790 rect 608352 121554 621738 121790 @@ -42590,6 +74846,20 @@ rect 621974 121234 622058 121470 rect 622294 121234 622378 121470 rect 622614 121234 622676 121470 rect 608084 121202 622676 121234 +rect 23856 115644 24476 115686 +rect 23856 115408 23888 115644 +rect 24124 115408 24208 115644 +rect 24444 115408 24476 115644 +rect 23856 115366 24476 115408 +rect 30000 115644 30320 115686 +rect 30000 115408 30042 115644 +rect 30278 115408 30320 115644 +rect 30000 115366 30320 115408 +rect 61944 115644 62564 115686 +rect 61944 115408 61976 115644 +rect 62212 115408 62296 115644 +rect 62532 115408 62564 115644 +rect 61944 115366 62564 115408 rect 570636 115644 571256 115686 rect 570636 115408 570668 115644 rect 570904 115408 570988 115644 @@ -42604,6 +74874,20 @@ rect 608724 115408 608756 115644 rect 608992 115408 609076 115644 rect 609312 115408 609344 115644 rect 608724 115366 609344 115408 +rect 24816 114984 25436 115026 +rect 24816 114748 24848 114984 +rect 25084 114748 25168 114984 +rect 25404 114748 25436 114984 +rect 24816 114706 25436 114748 +rect 29340 114984 29660 115026 +rect 29340 114748 29382 114984 +rect 29618 114748 29660 114984 +rect 29340 114706 29660 114748 +rect 60984 114984 61604 115026 +rect 60984 114748 61016 114984 +rect 61252 114748 61336 114984 +rect 61572 114748 61604 114984 +rect 60984 114706 61604 114748 rect 571596 114984 572216 115026 rect 571596 114748 571628 114984 rect 571864 114748 571948 114984 @@ -42618,15 +74902,183 @@ rect 607764 114748 607796 114984 rect 608032 114748 608116 114984 rect 608352 114748 608384 114984 rect 607764 114706 608384 114748 -rect 9312 89510 571256 89542 +rect 6632 96950 24476 96982 +rect 6632 96714 6694 96950 +rect 6930 96714 7014 96950 +rect 7250 96714 7334 96950 +rect 7570 96714 23888 96950 +rect 24124 96714 24208 96950 +rect 24444 96714 24476 96950 +rect 6632 96630 24476 96714 +rect 6632 96394 6694 96630 +rect 6930 96394 7014 96630 +rect 7250 96394 7334 96630 +rect 7570 96394 23888 96630 +rect 24124 96394 24208 96630 +rect 24444 96394 24476 96630 +rect 6632 96362 24476 96394 +rect 61944 96950 564522 96982 +rect 61944 96714 61976 96950 +rect 62212 96714 62296 96950 +rect 62532 96714 95934 96950 +rect 96170 96714 96254 96950 +rect 96490 96714 131934 96950 +rect 132170 96714 132254 96950 +rect 132490 96714 167934 96950 +rect 168170 96714 168254 96950 +rect 168490 96714 203934 96950 +rect 204170 96714 204254 96950 +rect 204490 96714 239934 96950 +rect 240170 96714 240254 96950 +rect 240490 96714 275934 96950 +rect 276170 96714 276254 96950 +rect 276490 96714 311934 96950 +rect 312170 96714 312254 96950 +rect 312490 96714 347934 96950 +rect 348170 96714 348254 96950 +rect 348490 96714 383934 96950 +rect 384170 96714 384254 96950 +rect 384490 96714 419934 96950 +rect 420170 96714 420254 96950 +rect 420490 96714 455934 96950 +rect 456170 96714 456254 96950 +rect 456490 96714 491934 96950 +rect 492170 96714 492254 96950 +rect 492490 96714 527934 96950 +rect 528170 96714 528254 96950 +rect 528490 96714 563934 96950 +rect 564170 96714 564254 96950 +rect 564490 96714 564522 96950 +rect 61944 96630 564522 96714 +rect 61944 96394 61976 96630 +rect 62212 96394 62296 96630 +rect 62532 96394 95934 96630 +rect 96170 96394 96254 96630 +rect 96490 96394 131934 96630 +rect 132170 96394 132254 96630 +rect 132490 96394 167934 96630 +rect 168170 96394 168254 96630 +rect 168490 96394 203934 96630 +rect 204170 96394 204254 96630 +rect 204490 96394 239934 96630 +rect 240170 96394 240254 96630 +rect 240490 96394 275934 96630 +rect 276170 96394 276254 96630 +rect 276490 96394 311934 96630 +rect 312170 96394 312254 96630 +rect 312490 96394 347934 96630 +rect 348170 96394 348254 96630 +rect 348490 96394 383934 96630 +rect 384170 96394 384254 96630 +rect 384490 96394 419934 96630 +rect 420170 96394 420254 96630 +rect 420490 96394 455934 96630 +rect 456170 96394 456254 96630 +rect 456490 96394 491934 96630 +rect 492170 96394 492254 96630 +rect 492490 96394 527934 96630 +rect 528170 96394 528254 96630 +rect 528490 96394 563934 96630 +rect 564170 96394 564254 96630 +rect 564490 96394 564522 96630 +rect 61944 96362 564522 96394 +rect 7972 93230 25116 93262 +rect 7972 92994 8034 93230 +rect 8270 92994 8354 93230 +rect 8590 92994 8674 93230 +rect 8910 92994 20214 93230 +rect 20450 92994 20534 93230 +rect 20770 92994 24848 93230 +rect 25084 92994 25116 93230 +rect 7972 92910 25116 92994 +rect 7972 92674 8034 92910 +rect 8270 92674 8354 92910 +rect 8590 92674 8674 92910 +rect 8910 92674 20214 92910 +rect 20450 92674 20534 92910 +rect 20770 92674 24848 92910 +rect 25084 92674 25116 92910 +rect 7972 92642 25116 92674 +rect 61304 93230 560802 93262 +rect 61304 92994 61336 93230 +rect 61572 92994 92214 93230 +rect 92450 92994 92534 93230 +rect 92770 92994 128214 93230 +rect 128450 92994 128534 93230 +rect 128770 92994 164214 93230 +rect 164450 92994 164534 93230 +rect 164770 92994 200214 93230 +rect 200450 92994 200534 93230 +rect 200770 92994 236214 93230 +rect 236450 92994 236534 93230 +rect 236770 92994 272214 93230 +rect 272450 92994 272534 93230 +rect 272770 92994 308214 93230 +rect 308450 92994 308534 93230 +rect 308770 92994 344214 93230 +rect 344450 92994 344534 93230 +rect 344770 92994 380214 93230 +rect 380450 92994 380534 93230 +rect 380770 92994 416214 93230 +rect 416450 92994 416534 93230 +rect 416770 92994 452214 93230 +rect 452450 92994 452534 93230 +rect 452770 92994 488214 93230 +rect 488450 92994 488534 93230 +rect 488770 92994 524214 93230 +rect 524450 92994 524534 93230 +rect 524770 92994 560214 93230 +rect 560450 92994 560534 93230 +rect 560770 92994 560802 93230 +rect 61304 92910 560802 92994 +rect 61304 92674 61336 92910 +rect 61572 92674 92214 92910 +rect 92450 92674 92534 92910 +rect 92770 92674 128214 92910 +rect 128450 92674 128534 92910 +rect 128770 92674 164214 92910 +rect 164450 92674 164534 92910 +rect 164770 92674 200214 92910 +rect 200450 92674 200534 92910 +rect 200770 92674 236214 92910 +rect 236450 92674 236534 92910 +rect 236770 92674 272214 92910 +rect 272450 92674 272534 92910 +rect 272770 92674 308214 92910 +rect 308450 92674 308534 92910 +rect 308770 92674 344214 92910 +rect 344450 92674 344534 92910 +rect 344770 92674 380214 92910 +rect 380450 92674 380534 92910 +rect 380770 92674 416214 92910 +rect 416450 92674 416534 92910 +rect 416770 92674 452214 92910 +rect 452450 92674 452534 92910 +rect 452770 92674 488214 92910 +rect 488450 92674 488534 92910 +rect 488770 92674 524214 92910 +rect 524450 92674 524534 92910 +rect 524770 92674 560214 92910 +rect 560450 92674 560534 92910 +rect 560770 92674 560802 92910 +rect 61304 92642 560802 92674 +rect 9312 89510 17082 89542 rect 9312 89274 9374 89510 rect 9610 89274 9694 89510 rect 9930 89274 10014 89510 rect 10250 89274 16494 89510 rect 16730 89274 16814 89510 -rect 17050 89274 52494 89510 -rect 52730 89274 52814 89510 -rect 53050 89274 88494 89510 +rect 17050 89274 17082 89510 +rect 9312 89190 17082 89274 +rect 9312 88954 9374 89190 +rect 9610 88954 9694 89190 +rect 9930 88954 10014 89190 +rect 10250 88954 16494 89190 +rect 16730 88954 16814 89190 +rect 17050 88954 17082 89190 +rect 9312 88922 17082 88954 +rect 88462 89510 571256 89542 +rect 88462 89274 88494 89510 rect 88730 89274 88814 89510 rect 89050 89274 124494 89510 rect 124730 89274 124814 89510 @@ -42657,15 +75109,8 @@ rect 556730 89274 556814 89510 rect 557050 89274 570668 89510 rect 570904 89274 570988 89510 rect 571224 89274 571256 89510 -rect 9312 89190 571256 89274 -rect 9312 88954 9374 89190 -rect 9610 88954 9694 89190 -rect 9930 88954 10014 89190 -rect 10250 88954 16494 89190 -rect 16730 88954 16814 89190 -rect 17050 88954 52494 89190 -rect 52730 88954 52814 89190 -rect 53050 88954 88494 89190 +rect 88462 89190 571256 89274 +rect 88462 88954 88494 89190 rect 88730 88954 88814 89190 rect 89050 88954 124494 89190 rect 124730 88954 124814 89190 @@ -42696,7 +75141,7 @@ rect 556730 88954 556814 89190 rect 557050 88954 570668 89190 rect 570904 88954 570988 89190 rect 571224 88954 571256 89190 -rect 9312 88922 571256 88954 +rect 88462 88922 571256 88954 rect 608724 89510 624016 89542 rect 608724 89274 608756 89510 rect 608992 89274 609076 89510 @@ -42712,15 +75157,23 @@ rect 623314 88954 623398 89190 rect 623634 88954 623718 89190 rect 623954 88954 624016 89190 rect 608724 88922 624016 88954 -rect 10652 85790 553362 85822 +rect 10652 85790 13362 85822 rect 10652 85554 10714 85790 rect 10950 85554 11034 85790 rect 11270 85554 11354 85790 rect 11590 85554 12774 85790 rect 13010 85554 13094 85790 -rect 13330 85554 48774 85790 -rect 49010 85554 49094 85790 -rect 49330 85554 84774 85790 +rect 13330 85554 13362 85790 +rect 10652 85470 13362 85554 +rect 10652 85234 10714 85470 +rect 10950 85234 11034 85470 +rect 11270 85234 11354 85470 +rect 11590 85234 12774 85470 +rect 13010 85234 13094 85470 +rect 13330 85234 13362 85470 +rect 10652 85202 13362 85234 +rect 84742 85790 553362 85822 +rect 84742 85554 84774 85790 rect 85010 85554 85094 85790 rect 85330 85554 120774 85790 rect 121010 85554 121094 85790 @@ -42749,15 +75202,8 @@ rect 517010 85554 517094 85790 rect 517330 85554 552774 85790 rect 553010 85554 553094 85790 rect 553330 85554 553362 85790 -rect 10652 85470 553362 85554 -rect 10652 85234 10714 85470 -rect 10950 85234 11034 85470 -rect 11270 85234 11354 85470 -rect 11590 85234 12774 85470 -rect 13010 85234 13094 85470 -rect 13330 85234 48774 85470 -rect 49010 85234 49094 85470 -rect 49330 85234 84774 85470 +rect 84742 85470 553362 85554 +rect 84742 85234 84774 85470 rect 85010 85234 85094 85470 rect 85330 85234 120774 85470 rect 121010 85234 121094 85470 @@ -42786,7 +75232,21 @@ rect 517010 85234 517094 85470 rect 517330 85234 552774 85470 rect 553010 85234 553094 85470 rect 553330 85234 553362 85470 -rect 10652 85202 553362 85234 +rect 84742 85202 553362 85234 +rect 23856 85008 24476 85050 +rect 23856 84772 23888 85008 +rect 24124 84772 24208 85008 +rect 24444 84772 24476 85008 +rect 23856 84730 24476 84772 +rect 30000 85008 30320 85050 +rect 30000 84772 30042 85008 +rect 30278 84772 30320 85008 +rect 30000 84730 30320 84772 +rect 61944 85008 62564 85050 +rect 61944 84772 61976 85008 +rect 62212 84772 62296 85008 +rect 62532 84772 62564 85008 +rect 61944 84730 62564 84772 rect 570636 85008 571256 85050 rect 570636 84772 570668 85008 rect 570904 84772 570988 85008 @@ -42801,6 +75261,20 @@ rect 608724 84772 608756 85008 rect 608992 84772 609076 85008 rect 609312 84772 609344 85008 rect 608724 84730 609344 84772 +rect 24816 84348 25436 84390 +rect 24816 84112 24848 84348 +rect 25084 84112 25168 84348 +rect 25404 84112 25436 84348 +rect 24816 84070 25436 84112 +rect 29340 84348 29660 84390 +rect 29340 84112 29382 84348 +rect 29618 84112 29660 84348 +rect 29340 84070 29660 84112 +rect 60984 84348 61604 84390 +rect 60984 84112 61016 84348 +rect 61252 84112 61336 84348 +rect 61572 84112 61604 84348 +rect 60984 84070 61604 84112 rect 571596 84348 572216 84390 rect 571596 84112 571628 84348 rect 571864 84112 571948 84348 @@ -42815,6 +75289,185 @@ rect 607764 84112 607796 84348 rect 608032 84112 608116 84348 rect 608352 84112 608384 84348 rect 607764 84070 608384 84112 +rect 23116 73898 610072 73940 +rect 23116 73662 23158 73898 +rect 23394 73662 609794 73898 +rect 610030 73662 610072 73898 +rect 23116 73620 610072 73662 +rect 6632 60950 24476 60982 +rect 6632 60714 6694 60950 +rect 6930 60714 7014 60950 +rect 7250 60714 7334 60950 +rect 7570 60714 23888 60950 +rect 24124 60714 24208 60950 +rect 24444 60714 24476 60950 +rect 6632 60630 24476 60714 +rect 6632 60394 6694 60630 +rect 6930 60394 7014 60630 +rect 7250 60394 7334 60630 +rect 7570 60394 23888 60630 +rect 24124 60394 24208 60630 +rect 24444 60394 24476 60630 +rect 6632 60362 24476 60394 +rect 61944 60950 564522 60982 +rect 61944 60714 61976 60950 +rect 62212 60714 62296 60950 +rect 62532 60714 95934 60950 +rect 96170 60714 96254 60950 +rect 96490 60714 131934 60950 +rect 132170 60714 132254 60950 +rect 132490 60714 167934 60950 +rect 168170 60714 168254 60950 +rect 168490 60714 203934 60950 +rect 204170 60714 204254 60950 +rect 204490 60714 239934 60950 +rect 240170 60714 240254 60950 +rect 240490 60714 275934 60950 +rect 276170 60714 276254 60950 +rect 276490 60714 311934 60950 +rect 312170 60714 312254 60950 +rect 312490 60714 347934 60950 +rect 348170 60714 348254 60950 +rect 348490 60714 383934 60950 +rect 384170 60714 384254 60950 +rect 384490 60714 419934 60950 +rect 420170 60714 420254 60950 +rect 420490 60714 455934 60950 +rect 456170 60714 456254 60950 +rect 456490 60714 491934 60950 +rect 492170 60714 492254 60950 +rect 492490 60714 527934 60950 +rect 528170 60714 528254 60950 +rect 528490 60714 563934 60950 +rect 564170 60714 564254 60950 +rect 564490 60714 564522 60950 +rect 61944 60630 564522 60714 +rect 61944 60394 61976 60630 +rect 62212 60394 62296 60630 +rect 62532 60394 95934 60630 +rect 96170 60394 96254 60630 +rect 96490 60394 131934 60630 +rect 132170 60394 132254 60630 +rect 132490 60394 167934 60630 +rect 168170 60394 168254 60630 +rect 168490 60394 203934 60630 +rect 204170 60394 204254 60630 +rect 204490 60394 239934 60630 +rect 240170 60394 240254 60630 +rect 240490 60394 275934 60630 +rect 276170 60394 276254 60630 +rect 276490 60394 311934 60630 +rect 312170 60394 312254 60630 +rect 312490 60394 347934 60630 +rect 348170 60394 348254 60630 +rect 348490 60394 383934 60630 +rect 384170 60394 384254 60630 +rect 384490 60394 419934 60630 +rect 420170 60394 420254 60630 +rect 420490 60394 455934 60630 +rect 456170 60394 456254 60630 +rect 456490 60394 491934 60630 +rect 492170 60394 492254 60630 +rect 492490 60394 527934 60630 +rect 528170 60394 528254 60630 +rect 528490 60394 563934 60630 +rect 564170 60394 564254 60630 +rect 564490 60394 564522 60630 +rect 61944 60362 564522 60394 +rect 7972 57230 25116 57262 +rect 7972 56994 8034 57230 +rect 8270 56994 8354 57230 +rect 8590 56994 8674 57230 +rect 8910 56994 20214 57230 +rect 20450 56994 20534 57230 +rect 20770 56994 24848 57230 +rect 25084 56994 25116 57230 +rect 7972 56910 25116 56994 +rect 7972 56674 8034 56910 +rect 8270 56674 8354 56910 +rect 8590 56674 8674 56910 +rect 8910 56674 20214 56910 +rect 20450 56674 20534 56910 +rect 20770 56674 24848 56910 +rect 25084 56674 25116 56910 +rect 7972 56642 25116 56674 +rect 61304 57230 560802 57262 +rect 61304 56994 61336 57230 +rect 61572 56994 92214 57230 +rect 92450 56994 92534 57230 +rect 92770 56994 128214 57230 +rect 128450 56994 128534 57230 +rect 128770 56994 164214 57230 +rect 164450 56994 164534 57230 +rect 164770 56994 200214 57230 +rect 200450 56994 200534 57230 +rect 200770 56994 236214 57230 +rect 236450 56994 236534 57230 +rect 236770 56994 272214 57230 +rect 272450 56994 272534 57230 +rect 272770 56994 308214 57230 +rect 308450 56994 308534 57230 +rect 308770 56994 344214 57230 +rect 344450 56994 344534 57230 +rect 344770 56994 380214 57230 +rect 380450 56994 380534 57230 +rect 380770 56994 416214 57230 +rect 416450 56994 416534 57230 +rect 416770 56994 452214 57230 +rect 452450 56994 452534 57230 +rect 452770 56994 488214 57230 +rect 488450 56994 488534 57230 +rect 488770 56994 524214 57230 +rect 524450 56994 524534 57230 +rect 524770 56994 560214 57230 +rect 560450 56994 560534 57230 +rect 560770 56994 560802 57230 +rect 61304 56910 560802 56994 +rect 61304 56674 61336 56910 +rect 61572 56674 92214 56910 +rect 92450 56674 92534 56910 +rect 92770 56674 128214 56910 +rect 128450 56674 128534 56910 +rect 128770 56674 164214 56910 +rect 164450 56674 164534 56910 +rect 164770 56674 200214 56910 +rect 200450 56674 200534 56910 +rect 200770 56674 236214 56910 +rect 236450 56674 236534 56910 +rect 236770 56674 272214 56910 +rect 272450 56674 272534 56910 +rect 272770 56674 308214 56910 +rect 308450 56674 308534 56910 +rect 308770 56674 344214 56910 +rect 344450 56674 344534 56910 +rect 344770 56674 380214 56910 +rect 380450 56674 380534 56910 +rect 380770 56674 416214 56910 +rect 416450 56674 416534 56910 +rect 416770 56674 452214 56910 +rect 452450 56674 452534 56910 +rect 452770 56674 488214 56910 +rect 488450 56674 488534 56910 +rect 488770 56674 524214 56910 +rect 524450 56674 524534 56910 +rect 524770 56674 560214 56910 +rect 560450 56674 560534 56910 +rect 560770 56674 560802 56910 +rect 61304 56642 560802 56674 +rect 23856 54372 24476 54414 +rect 23856 54136 23888 54372 +rect 24124 54136 24208 54372 +rect 24444 54136 24476 54372 +rect 23856 54094 24476 54136 +rect 30000 54372 30320 54414 +rect 30000 54136 30042 54372 +rect 30278 54136 30320 54372 +rect 30000 54094 30320 54136 +rect 61944 54372 62564 54414 +rect 61944 54136 61976 54372 +rect 62212 54136 62296 54372 +rect 62532 54136 62564 54372 +rect 61944 54094 62564 54136 rect 570636 54372 571256 54414 rect 570636 54136 570668 54372 rect 570904 54136 570988 54372 @@ -42829,16 +75482,38 @@ rect 608724 54136 608756 54372 rect 608992 54136 609076 54372 rect 609312 54136 609344 54372 rect 608724 54094 609344 54136 -rect 571596 53712 572216 53754 -rect 9312 53510 557082 53542 +rect 24816 53712 25436 53754 +rect 9312 53510 17082 53542 rect 9312 53274 9374 53510 rect 9610 53274 9694 53510 rect 9930 53274 10014 53510 rect 10250 53274 16494 53510 rect 16730 53274 16814 53510 -rect 17050 53274 52494 53510 -rect 52730 53274 52814 53510 -rect 53050 53274 88494 53510 +rect 17050 53274 17082 53510 +rect 24816 53476 24848 53712 +rect 25084 53476 25168 53712 +rect 25404 53476 25436 53712 +rect 24816 53434 25436 53476 +rect 29340 53712 29660 53754 +rect 29340 53476 29382 53712 +rect 29618 53476 29660 53712 +rect 29340 53434 29660 53476 +rect 60984 53712 61604 53754 +rect 60984 53476 61016 53712 +rect 61252 53476 61336 53712 +rect 61572 53476 61604 53712 +rect 571596 53712 572216 53754 +rect 60984 53434 61604 53476 +rect 88462 53510 557082 53542 +rect 9312 53190 17082 53274 +rect 9312 52954 9374 53190 +rect 9610 52954 9694 53190 +rect 9930 52954 10014 53190 +rect 10250 52954 16494 53190 +rect 16730 52954 16814 53190 +rect 17050 52954 17082 53190 +rect 9312 52922 17082 52954 +rect 88462 53274 88494 53510 rect 88730 53274 88814 53510 rect 89050 53274 124494 53510 rect 124730 53274 124814 53510 @@ -42880,15 +75555,8 @@ rect 607764 53476 607796 53712 rect 608032 53476 608116 53712 rect 608352 53476 608384 53712 rect 607764 53434 608384 53476 -rect 9312 53190 557082 53274 -rect 9312 52954 9374 53190 -rect 9610 52954 9694 53190 -rect 9930 52954 10014 53190 -rect 10250 52954 16494 53190 -rect 16730 52954 16814 53190 -rect 17050 52954 52494 53190 -rect 52730 52954 52814 53190 -rect 53050 52954 88494 53190 +rect 88462 53190 557082 53274 +rect 88462 52954 88494 53190 rect 88730 52954 88814 53190 rect 89050 52954 124494 53190 rect 124730 52954 124814 53190 @@ -42917,16 +75585,23 @@ rect 520730 52954 520814 53190 rect 521050 52954 556494 53190 rect 556730 52954 556814 53190 rect 557050 52954 557082 53190 -rect 9312 52922 557082 52954 -rect 10652 49790 553362 49822 +rect 88462 52922 557082 52954 +rect 10652 49790 13362 49822 rect 10652 49554 10714 49790 rect 10950 49554 11034 49790 rect 11270 49554 11354 49790 rect 11590 49554 12774 49790 rect 13010 49554 13094 49790 -rect 13330 49554 48774 49790 -rect 49010 49554 49094 49790 -rect 49330 49554 84774 49790 +rect 13330 49554 13362 49790 +rect 10652 49470 13362 49554 +rect 10652 49234 10714 49470 +rect 10950 49234 11034 49470 +rect 11270 49234 11354 49470 +rect 11590 49234 12774 49470 +rect 13010 49234 13094 49470 +rect 13330 49234 13362 49470 +rect 84742 49790 553362 49822 +rect 84742 49554 84774 49790 rect 85010 49554 85094 49790 rect 85330 49554 120774 49790 rect 121010 49554 121094 49790 @@ -42955,15 +75630,34 @@ rect 517010 49554 517094 49790 rect 517330 49554 552774 49790 rect 553010 49554 553094 49790 rect 553330 49554 553362 49790 -rect 10652 49470 553362 49554 -rect 10652 49234 10714 49470 -rect 10950 49234 11034 49470 -rect 11270 49234 11354 49470 -rect 11590 49234 12774 49470 -rect 13010 49234 13094 49470 -rect 13330 49234 48774 49470 -rect 49010 49234 49094 49470 -rect 49330 49234 84774 49470 +rect 84742 49470 553362 49554 +rect 10652 49202 13362 49234 +rect 24824 49432 25428 49464 +rect 24824 49196 24848 49432 +rect 25084 49196 25168 49432 +rect 25404 49196 25428 49432 +rect 24824 49112 25428 49196 +rect 24824 48876 24848 49112 +rect 25084 48876 25168 49112 +rect 25404 48876 25428 49112 +rect 24824 48844 25428 48876 +rect 29340 49432 29660 49464 +rect 29340 49196 29382 49432 +rect 29618 49196 29660 49432 +rect 60992 49432 61596 49464 +rect 29340 49112 29660 49196 +rect 29340 48876 29382 49112 +rect 29618 48876 29660 49112 +rect 29340 48844 29660 48876 +rect 56182 49232 56802 49384 +rect 56182 48996 56214 49232 +rect 56450 48996 56534 49232 +rect 56770 48996 56802 49232 +rect 56182 48844 56802 48996 +rect 60992 49196 61016 49432 +rect 61252 49196 61336 49432 +rect 61572 49196 61596 49432 +rect 84742 49234 84774 49470 rect 85010 49234 85094 49470 rect 85330 49234 120774 49470 rect 121010 49234 121094 49470 @@ -42992,8 +75686,13 @@ rect 517010 49234 517094 49470 rect 517330 49234 552774 49470 rect 553010 49234 553094 49470 rect 553330 49234 553362 49470 -rect 10652 49202 553362 49234 +rect 84742 49202 553362 49234 rect 571604 49432 572208 49464 +rect 60992 49112 61596 49196 +rect 60992 48876 61016 49112 +rect 61252 48876 61336 49112 +rect 61572 48876 61596 49112 +rect 60992 48844 61596 48876 rect 571604 49196 571628 49432 rect 571864 49196 571948 49432 rect 572184 49196 572208 49432 @@ -43023,6 +75722,40 @@ rect 607772 48876 607796 49112 rect 608032 48876 608116 49112 rect 608352 48876 608376 49112 rect 607772 48844 608376 48876 +rect 23864 48472 24468 48504 +rect 23864 48236 23888 48472 +rect 24124 48236 24208 48472 +rect 24444 48236 24468 48472 +rect 23864 48152 24468 48236 +rect 23864 47916 23888 48152 +rect 24124 47916 24208 48152 +rect 24444 47916 24468 48152 +rect 23864 47884 24468 47916 +rect 30000 48472 30320 48504 +rect 30000 48236 30042 48472 +rect 30278 48236 30320 48472 +rect 30000 48152 30320 48236 +rect 30000 47916 30042 48152 +rect 30278 47916 30320 48152 +rect 30000 47884 30320 47916 +rect 59910 48472 60514 48504 +rect 59910 48236 59934 48472 +rect 60170 48236 60254 48472 +rect 60490 48236 60514 48472 +rect 59910 48152 60514 48236 +rect 59910 47916 59934 48152 +rect 60170 47916 60254 48152 +rect 60490 47916 60514 48152 +rect 59910 47884 60514 47916 +rect 61952 48472 62556 48504 +rect 61952 48236 61976 48472 +rect 62212 48236 62296 48472 +rect 62532 48236 62556 48472 +rect 61952 48152 62556 48236 +rect 61952 47916 61976 48152 +rect 62212 47916 62296 48152 +rect 62532 47916 62556 48152 +rect 61952 47884 62556 47916 rect 570644 48472 571248 48504 rect 570644 48236 570668 48472 rect 570904 48236 570988 48472 @@ -43057,6 +75790,176 @@ rect 608732 47916 608756 48152 rect 608992 47916 609076 48152 rect 609312 47916 609336 48152 rect 608732 47884 609336 47916 +rect 6632 24950 626696 24982 +rect 6632 24714 6694 24950 +rect 6930 24714 7014 24950 +rect 7250 24714 7334 24950 +rect 7570 24714 23934 24950 +rect 24170 24714 24254 24950 +rect 24490 24714 59934 24950 +rect 60170 24714 60254 24950 +rect 60490 24714 95934 24950 +rect 96170 24714 96254 24950 +rect 96490 24714 131934 24950 +rect 132170 24714 132254 24950 +rect 132490 24714 167934 24950 +rect 168170 24714 168254 24950 +rect 168490 24714 203934 24950 +rect 204170 24714 204254 24950 +rect 204490 24714 239934 24950 +rect 240170 24714 240254 24950 +rect 240490 24714 275934 24950 +rect 276170 24714 276254 24950 +rect 276490 24714 311934 24950 +rect 312170 24714 312254 24950 +rect 312490 24714 347934 24950 +rect 348170 24714 348254 24950 +rect 348490 24714 383934 24950 +rect 384170 24714 384254 24950 +rect 384490 24714 419934 24950 +rect 420170 24714 420254 24950 +rect 420490 24714 455934 24950 +rect 456170 24714 456254 24950 +rect 456490 24714 491934 24950 +rect 492170 24714 492254 24950 +rect 492490 24714 527934 24950 +rect 528170 24714 528254 24950 +rect 528490 24714 563934 24950 +rect 564170 24714 564254 24950 +rect 564490 24714 599934 24950 +rect 600170 24714 600254 24950 +rect 600490 24714 625758 24950 +rect 625994 24714 626078 24950 +rect 626314 24714 626398 24950 +rect 626634 24714 626696 24950 +rect 6632 24630 626696 24714 +rect 6632 24394 6694 24630 +rect 6930 24394 7014 24630 +rect 7250 24394 7334 24630 +rect 7570 24394 23934 24630 +rect 24170 24394 24254 24630 +rect 24490 24394 59934 24630 +rect 60170 24394 60254 24630 +rect 60490 24394 95934 24630 +rect 96170 24394 96254 24630 +rect 96490 24394 131934 24630 +rect 132170 24394 132254 24630 +rect 132490 24394 167934 24630 +rect 168170 24394 168254 24630 +rect 168490 24394 203934 24630 +rect 204170 24394 204254 24630 +rect 204490 24394 239934 24630 +rect 240170 24394 240254 24630 +rect 240490 24394 275934 24630 +rect 276170 24394 276254 24630 +rect 276490 24394 311934 24630 +rect 312170 24394 312254 24630 +rect 312490 24394 347934 24630 +rect 348170 24394 348254 24630 +rect 348490 24394 383934 24630 +rect 384170 24394 384254 24630 +rect 384490 24394 419934 24630 +rect 420170 24394 420254 24630 +rect 420490 24394 455934 24630 +rect 456170 24394 456254 24630 +rect 456490 24394 491934 24630 +rect 492170 24394 492254 24630 +rect 492490 24394 527934 24630 +rect 528170 24394 528254 24630 +rect 528490 24394 563934 24630 +rect 564170 24394 564254 24630 +rect 564490 24394 599934 24630 +rect 600170 24394 600254 24630 +rect 600490 24394 625758 24630 +rect 625994 24394 626078 24630 +rect 626314 24394 626398 24630 +rect 626634 24394 626696 24630 +rect 6632 24362 626696 24394 +rect 7972 21230 625356 21262 +rect 7972 20994 8034 21230 +rect 8270 20994 8354 21230 +rect 8590 20994 8674 21230 +rect 8910 20994 20214 21230 +rect 20450 20994 20534 21230 +rect 20770 20994 56214 21230 +rect 56450 20994 56534 21230 +rect 56770 20994 92214 21230 +rect 92450 20994 92534 21230 +rect 92770 20994 128214 21230 +rect 128450 20994 128534 21230 +rect 128770 20994 164214 21230 +rect 164450 20994 164534 21230 +rect 164770 20994 200214 21230 +rect 200450 20994 200534 21230 +rect 200770 20994 236214 21230 +rect 236450 20994 236534 21230 +rect 236770 20994 272214 21230 +rect 272450 20994 272534 21230 +rect 272770 20994 308214 21230 +rect 308450 20994 308534 21230 +rect 308770 20994 344214 21230 +rect 344450 20994 344534 21230 +rect 344770 20994 380214 21230 +rect 380450 20994 380534 21230 +rect 380770 20994 416214 21230 +rect 416450 20994 416534 21230 +rect 416770 20994 452214 21230 +rect 452450 20994 452534 21230 +rect 452770 20994 488214 21230 +rect 488450 20994 488534 21230 +rect 488770 20994 524214 21230 +rect 524450 20994 524534 21230 +rect 524770 20994 560214 21230 +rect 560450 20994 560534 21230 +rect 560770 20994 596214 21230 +rect 596450 20994 596534 21230 +rect 596770 20994 624418 21230 +rect 624654 20994 624738 21230 +rect 624974 20994 625058 21230 +rect 625294 20994 625356 21230 +rect 7972 20910 625356 20994 +rect 7972 20674 8034 20910 +rect 8270 20674 8354 20910 +rect 8590 20674 8674 20910 +rect 8910 20674 20214 20910 +rect 20450 20674 20534 20910 +rect 20770 20674 56214 20910 +rect 56450 20674 56534 20910 +rect 56770 20674 92214 20910 +rect 92450 20674 92534 20910 +rect 92770 20674 128214 20910 +rect 128450 20674 128534 20910 +rect 128770 20674 164214 20910 +rect 164450 20674 164534 20910 +rect 164770 20674 200214 20910 +rect 200450 20674 200534 20910 +rect 200770 20674 236214 20910 +rect 236450 20674 236534 20910 +rect 236770 20674 272214 20910 +rect 272450 20674 272534 20910 +rect 272770 20674 308214 20910 +rect 308450 20674 308534 20910 +rect 308770 20674 344214 20910 +rect 344450 20674 344534 20910 +rect 344770 20674 380214 20910 +rect 380450 20674 380534 20910 +rect 380770 20674 416214 20910 +rect 416450 20674 416534 20910 +rect 416770 20674 452214 20910 +rect 452450 20674 452534 20910 +rect 452770 20674 488214 20910 +rect 488450 20674 488534 20910 +rect 488770 20674 524214 20910 +rect 524450 20674 524534 20910 +rect 524770 20674 560214 20910 +rect 560450 20674 560534 20910 +rect 560770 20674 596214 20910 +rect 596450 20674 596534 20910 +rect 596770 20674 624418 20910 +rect 624654 20674 624738 20910 +rect 624974 20674 625058 20910 +rect 625294 20674 625356 20910 +rect 7972 20642 625356 20674 rect 9312 17510 624016 17542 rect 9312 17274 9374 17510 rect 9610 17274 9694 17510 @@ -43481,10 +76384,268 @@ rect 623314 9834 623398 10070 rect 623634 9834 623718 10070 rect 623954 9834 624016 10070 rect 9312 9772 624016 9834 +rect 7972 9370 625356 9432 +rect 7972 9134 8034 9370 +rect 8270 9134 8354 9370 +rect 8590 9134 8674 9370 +rect 8910 9134 20214 9370 +rect 20450 9134 20534 9370 +rect 20770 9134 56214 9370 +rect 56450 9134 56534 9370 +rect 56770 9134 92214 9370 +rect 92450 9134 92534 9370 +rect 92770 9134 128214 9370 +rect 128450 9134 128534 9370 +rect 128770 9134 164214 9370 +rect 164450 9134 164534 9370 +rect 164770 9134 200214 9370 +rect 200450 9134 200534 9370 +rect 200770 9134 236214 9370 +rect 236450 9134 236534 9370 +rect 236770 9134 272214 9370 +rect 272450 9134 272534 9370 +rect 272770 9134 308214 9370 +rect 308450 9134 308534 9370 +rect 308770 9134 344214 9370 +rect 344450 9134 344534 9370 +rect 344770 9134 380214 9370 +rect 380450 9134 380534 9370 +rect 380770 9134 416214 9370 +rect 416450 9134 416534 9370 +rect 416770 9134 452214 9370 +rect 452450 9134 452534 9370 +rect 452770 9134 488214 9370 +rect 488450 9134 488534 9370 +rect 488770 9134 524214 9370 +rect 524450 9134 524534 9370 +rect 524770 9134 560214 9370 +rect 560450 9134 560534 9370 +rect 560770 9134 596214 9370 +rect 596450 9134 596534 9370 +rect 596770 9134 624418 9370 +rect 624654 9134 624738 9370 +rect 624974 9134 625058 9370 +rect 625294 9134 625356 9370 +rect 7972 9050 625356 9134 +rect 7972 8814 8034 9050 +rect 8270 8814 8354 9050 +rect 8590 8814 8674 9050 +rect 8910 8814 20214 9050 +rect 20450 8814 20534 9050 +rect 20770 8814 56214 9050 +rect 56450 8814 56534 9050 +rect 56770 8814 92214 9050 +rect 92450 8814 92534 9050 +rect 92770 8814 128214 9050 +rect 128450 8814 128534 9050 +rect 128770 8814 164214 9050 +rect 164450 8814 164534 9050 +rect 164770 8814 200214 9050 +rect 200450 8814 200534 9050 +rect 200770 8814 236214 9050 +rect 236450 8814 236534 9050 +rect 236770 8814 272214 9050 +rect 272450 8814 272534 9050 +rect 272770 8814 308214 9050 +rect 308450 8814 308534 9050 +rect 308770 8814 344214 9050 +rect 344450 8814 344534 9050 +rect 344770 8814 380214 9050 +rect 380450 8814 380534 9050 +rect 380770 8814 416214 9050 +rect 416450 8814 416534 9050 +rect 416770 8814 452214 9050 +rect 452450 8814 452534 9050 +rect 452770 8814 488214 9050 +rect 488450 8814 488534 9050 +rect 488770 8814 524214 9050 +rect 524450 8814 524534 9050 +rect 524770 8814 560214 9050 +rect 560450 8814 560534 9050 +rect 560770 8814 596214 9050 +rect 596450 8814 596534 9050 +rect 596770 8814 624418 9050 +rect 624654 8814 624738 9050 +rect 624974 8814 625058 9050 +rect 625294 8814 625356 9050 +rect 7972 8730 625356 8814 +rect 7972 8494 8034 8730 +rect 8270 8494 8354 8730 +rect 8590 8494 8674 8730 +rect 8910 8494 20214 8730 +rect 20450 8494 20534 8730 +rect 20770 8494 56214 8730 +rect 56450 8494 56534 8730 +rect 56770 8494 92214 8730 +rect 92450 8494 92534 8730 +rect 92770 8494 128214 8730 +rect 128450 8494 128534 8730 +rect 128770 8494 164214 8730 +rect 164450 8494 164534 8730 +rect 164770 8494 200214 8730 +rect 200450 8494 200534 8730 +rect 200770 8494 236214 8730 +rect 236450 8494 236534 8730 +rect 236770 8494 272214 8730 +rect 272450 8494 272534 8730 +rect 272770 8494 308214 8730 +rect 308450 8494 308534 8730 +rect 308770 8494 344214 8730 +rect 344450 8494 344534 8730 +rect 344770 8494 380214 8730 +rect 380450 8494 380534 8730 +rect 380770 8494 416214 8730 +rect 416450 8494 416534 8730 +rect 416770 8494 452214 8730 +rect 452450 8494 452534 8730 +rect 452770 8494 488214 8730 +rect 488450 8494 488534 8730 +rect 488770 8494 524214 8730 +rect 524450 8494 524534 8730 +rect 524770 8494 560214 8730 +rect 560450 8494 560534 8730 +rect 560770 8494 596214 8730 +rect 596450 8494 596534 8730 +rect 596770 8494 624418 8730 +rect 624654 8494 624738 8730 +rect 624974 8494 625058 8730 +rect 625294 8494 625356 8730 +rect 7972 8432 625356 8494 +rect 6632 8030 626696 8092 +rect 6632 7794 6694 8030 +rect 6930 7794 7014 8030 +rect 7250 7794 7334 8030 +rect 7570 7794 23934 8030 +rect 24170 7794 24254 8030 +rect 24490 7794 59934 8030 +rect 60170 7794 60254 8030 +rect 60490 7794 95934 8030 +rect 96170 7794 96254 8030 +rect 96490 7794 131934 8030 +rect 132170 7794 132254 8030 +rect 132490 7794 167934 8030 +rect 168170 7794 168254 8030 +rect 168490 7794 203934 8030 +rect 204170 7794 204254 8030 +rect 204490 7794 239934 8030 +rect 240170 7794 240254 8030 +rect 240490 7794 275934 8030 +rect 276170 7794 276254 8030 +rect 276490 7794 311934 8030 +rect 312170 7794 312254 8030 +rect 312490 7794 347934 8030 +rect 348170 7794 348254 8030 +rect 348490 7794 383934 8030 +rect 384170 7794 384254 8030 +rect 384490 7794 419934 8030 +rect 420170 7794 420254 8030 +rect 420490 7794 455934 8030 +rect 456170 7794 456254 8030 +rect 456490 7794 491934 8030 +rect 492170 7794 492254 8030 +rect 492490 7794 527934 8030 +rect 528170 7794 528254 8030 +rect 528490 7794 563934 8030 +rect 564170 7794 564254 8030 +rect 564490 7794 599934 8030 +rect 600170 7794 600254 8030 +rect 600490 7794 625758 8030 +rect 625994 7794 626078 8030 +rect 626314 7794 626398 8030 +rect 626634 7794 626696 8030 +rect 6632 7710 626696 7794 +rect 6632 7474 6694 7710 +rect 6930 7474 7014 7710 +rect 7250 7474 7334 7710 +rect 7570 7474 23934 7710 +rect 24170 7474 24254 7710 +rect 24490 7474 59934 7710 +rect 60170 7474 60254 7710 +rect 60490 7474 95934 7710 +rect 96170 7474 96254 7710 +rect 96490 7474 131934 7710 +rect 132170 7474 132254 7710 +rect 132490 7474 167934 7710 +rect 168170 7474 168254 7710 +rect 168490 7474 203934 7710 +rect 204170 7474 204254 7710 +rect 204490 7474 239934 7710 +rect 240170 7474 240254 7710 +rect 240490 7474 275934 7710 +rect 276170 7474 276254 7710 +rect 276490 7474 311934 7710 +rect 312170 7474 312254 7710 +rect 312490 7474 347934 7710 +rect 348170 7474 348254 7710 +rect 348490 7474 383934 7710 +rect 384170 7474 384254 7710 +rect 384490 7474 419934 7710 +rect 420170 7474 420254 7710 +rect 420490 7474 455934 7710 +rect 456170 7474 456254 7710 +rect 456490 7474 491934 7710 +rect 492170 7474 492254 7710 +rect 492490 7474 527934 7710 +rect 528170 7474 528254 7710 +rect 528490 7474 563934 7710 +rect 564170 7474 564254 7710 +rect 564490 7474 599934 7710 +rect 600170 7474 600254 7710 +rect 600490 7474 625758 7710 +rect 625994 7474 626078 7710 +rect 626314 7474 626398 7710 +rect 626634 7474 626696 7710 +rect 6632 7390 626696 7474 +rect 6632 7154 6694 7390 +rect 6930 7154 7014 7390 +rect 7250 7154 7334 7390 +rect 7570 7154 23934 7390 +rect 24170 7154 24254 7390 +rect 24490 7154 59934 7390 +rect 60170 7154 60254 7390 +rect 60490 7154 95934 7390 +rect 96170 7154 96254 7390 +rect 96490 7154 131934 7390 +rect 132170 7154 132254 7390 +rect 132490 7154 167934 7390 +rect 168170 7154 168254 7390 +rect 168490 7154 203934 7390 +rect 204170 7154 204254 7390 +rect 204490 7154 239934 7390 +rect 240170 7154 240254 7390 +rect 240490 7154 275934 7390 +rect 276170 7154 276254 7390 +rect 276490 7154 311934 7390 +rect 312170 7154 312254 7390 +rect 312490 7154 347934 7390 +rect 348170 7154 348254 7390 +rect 348490 7154 383934 7390 +rect 384170 7154 384254 7390 +rect 384490 7154 419934 7390 +rect 420170 7154 420254 7390 +rect 420490 7154 455934 7390 +rect 456170 7154 456254 7390 +rect 456490 7154 491934 7390 +rect 492170 7154 492254 7390 +rect 492490 7154 527934 7390 +rect 528170 7154 528254 7390 +rect 528490 7154 563934 7390 +rect 564170 7154 564254 7390 +rect 564490 7154 599934 7390 +rect 600170 7154 600254 7390 +rect 600490 7154 625758 7390 +rect 625994 7154 626078 7390 +rect 626314 7154 626398 7390 +rect 626634 7154 626696 7390 +rect 6632 7092 626696 7154 use user_proj_timer mprj timestamp 0 transform -1 0 610000 0 1 47000 box 0 0 1 1 +use user_proj_timer mprj2 +timestamp 0 +transform 1 0 23200 0 1 47000 +box 0 0 1 1 << labels >> flabel metal3 s 633266 61238 633726 61366 0 FreeSans 960 0 0 0 analog_io[0] port 0 nsew signal bidirectional diff --git a/openlane/.venv b/openlane/.venv new file mode 120000 index 0000000..65e3bb0 --- /dev/null +++ b/openlane/.venv @@ -0,0 +1 @@ +../../openframe_user_project/openlane/.venv \ No newline at end of file diff --git a/openlane/openframe_project_wrapper/config.json b/openlane/openframe_project_wrapper/config.json index ed1c53d..81a5b93 100644 --- a/openlane/openframe_project_wrapper/config.json +++ b/openlane/openframe_project_wrapper/config.json @@ -25,6 +25,10 @@ "mprj": { "location": [2850, 235], "orientation": "FN" + }, + "mprj2": { + "location": [116, 235], + "orientation": "N" } }, "gds": ["dir::../../gds/user_proj_timer.gds"], diff --git a/openlane/openframe_project_wrapper/power.json b/openlane/openframe_project_wrapper/power.json index c00a3eb..b507ddf 100644 --- a/openlane/openframe_project_wrapper/power.json +++ b/openlane/openframe_project_wrapper/power.json @@ -1,13 +1,16 @@ { "//": "Generated by `cf openframe generate` from project.openframe.power in .cf/project.json. Do not edit.", - "// spec-sha256": "151733931264b0fe1416e572d7fd11d76a4effdec5bf42e1cd0eb14fcdb1db11", + "// spec-sha256": "3b01fd7812172b328432e51dc1ef9521787b7e0d3d8aee0c86dc948e990052fc", "VDD_NETS": [ - "vccd1" + "vccd1", + "vccd2" ], "GND_NETS": [ - "vssd1" + "vssd1", + "vssd2" ], "PDN_MACRO_CONNECTIONS": [ - "mprj vccd1 vssd1 vccd1 vssd1" + "mprj vccd1 vssd1 vccd1 vssd1", + "mprj2 vccd2 vssd2 vccd1 vssd1" ] } diff --git a/signoff/openframe_project_wrapper/metrics.csv b/signoff/openframe_project_wrapper/metrics.csv index cf51f53..4d12dd9 100644 --- a/signoff/openframe_project_wrapper/metrics.csv +++ b/signoff/openframe_project_wrapper/metrics.csv @@ -1,175 +1,175 @@ Metric,Value -design__instance__count,1 +design__instance__count,2 design__instance_unmapped__count,0 synthesis__check_error__count,0 -design__max_slew_violation__count__corner:nom_tt_025C_1v80,592 -design__max_fanout_violation__count__corner:nom_tt_025C_1v80,14 -design__max_cap_violation__count__corner:nom_tt_025C_1v80,44 -power__internal__total,0.000036713696317747235 -power__switching__total,0.000029088261726428755 -power__leakage__total,1.997739929038289E-8 -power__total,0.00006582193600479513 -clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.0 -clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.0 +design__max_slew_violation__count__corner:nom_tt_025C_1v80,701 +design__max_fanout_violation__count__corner:nom_tt_025C_1v80,28 +design__max_cap_violation__count__corner:nom_tt_025C_1v80,55 +power__internal__total,0.00007400496542686597 +power__switching__total,0.000058176527090836316 +power__leakage__total,3.995672415157969E-8 +power__total,0.00013222145207691938 +clock__skew__worst_hold__corner:nom_tt_025C_1v80,0 +clock__skew__worst_setup__corner:nom_tt_025C_1v80,0 timing__hold__ws__corner:nom_tt_025C_1v80,3.8610236101145317 -timing__setup__ws__corner:nom_tt_025C_1v80,4.510528522796044 -timing__hold__tns__corner:nom_tt_025C_1v80,0.0 -timing__setup__tns__corner:nom_tt_025C_1v80,0.0 +timing__setup__ws__corner:nom_tt_025C_1v80,4.5138538628934475 +timing__hold__tns__corner:nom_tt_025C_1v80,0 +timing__setup__tns__corner:nom_tt_025C_1v80,0 timing__hold__wns__corner:nom_tt_025C_1v80,0 -timing__setup__wns__corner:nom_tt_025C_1v80,0.0 +timing__setup__wns__corner:nom_tt_025C_1v80,0 timing__hold_vio__count__corner:nom_tt_025C_1v80,0 -timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity +timing__hold_r2r__ws__corner:nom_tt_025C_1v80,inf timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0 timing__setup_vio__count__corner:nom_tt_025C_1v80,0 -timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity +timing__setup_r2r__ws__corner:nom_tt_025C_1v80,inf timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0 -design__max_slew_violation__count__corner:nom_ss_100C_1v60,778 -design__max_fanout_violation__count__corner:nom_ss_100C_1v60,14 -design__max_cap_violation__count__corner:nom_ss_100C_1v60,44 -clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.0 -clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.0 +design__max_slew_violation__count__corner:nom_ss_100C_1v60,900 +design__max_fanout_violation__count__corner:nom_ss_100C_1v60,28 +design__max_cap_violation__count__corner:nom_ss_100C_1v60,56 +clock__skew__worst_hold__corner:nom_ss_100C_1v60,0 +clock__skew__worst_setup__corner:nom_ss_100C_1v60,0 timing__hold__ws__corner:nom_ss_100C_1v60,3.9612363399542967 -timing__setup__ws__corner:nom_ss_100C_1v60,3.742716464907681 -timing__hold__tns__corner:nom_ss_100C_1v60,0.0 -timing__setup__tns__corner:nom_ss_100C_1v60,0.0 +timing__setup__ws__corner:nom_ss_100C_1v60,3.741185245268812 +timing__hold__tns__corner:nom_ss_100C_1v60,0 +timing__setup__tns__corner:nom_ss_100C_1v60,0 timing__hold__wns__corner:nom_ss_100C_1v60,0 -timing__setup__wns__corner:nom_ss_100C_1v60,0.0 +timing__setup__wns__corner:nom_ss_100C_1v60,0 timing__hold_vio__count__corner:nom_ss_100C_1v60,0 -timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity +timing__hold_r2r__ws__corner:nom_ss_100C_1v60,inf timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0 timing__setup_vio__count__corner:nom_ss_100C_1v60,0 -timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity +timing__setup_r2r__ws__corner:nom_ss_100C_1v60,inf timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0 -design__max_slew_violation__count__corner:nom_ff_n40C_1v95,535 -design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,14 -design__max_cap_violation__count__corner:nom_ff_n40C_1v95,44 -clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.0 -clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.0 +design__max_slew_violation__count__corner:nom_ff_n40C_1v95,556 +design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,28 +design__max_cap_violation__count__corner:nom_ff_n40C_1v95,53 +clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0 +clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0 timing__hold__ws__corner:nom_ff_n40C_1v95,3.8259916318047376 -timing__setup__ws__corner:nom_ff_n40C_1v95,4.803698019772851 -timing__hold__tns__corner:nom_ff_n40C_1v95,0.0 -timing__setup__tns__corner:nom_ff_n40C_1v95,0.0 +timing__setup__ws__corner:nom_ff_n40C_1v95,4.806988720910907 +timing__hold__tns__corner:nom_ff_n40C_1v95,0 +timing__setup__tns__corner:nom_ff_n40C_1v95,0 timing__hold__wns__corner:nom_ff_n40C_1v95,0 -timing__setup__wns__corner:nom_ff_n40C_1v95,0.0 +timing__setup__wns__corner:nom_ff_n40C_1v95,0 timing__hold_vio__count__corner:nom_ff_n40C_1v95,0 -timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity +timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,inf timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0 timing__setup_vio__count__corner:nom_ff_n40C_1v95,0 -timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity +timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,inf timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0 -design__max_slew_violation__count__corner:min_tt_025C_1v80,592 -design__max_fanout_violation__count__corner:min_tt_025C_1v80,14 -design__max_cap_violation__count__corner:min_tt_025C_1v80,44 -clock__skew__worst_hold__corner:min_tt_025C_1v80,0.0 -clock__skew__worst_setup__corner:min_tt_025C_1v80,0.0 +design__max_slew_violation__count__corner:min_tt_025C_1v80,693 +design__max_fanout_violation__count__corner:min_tt_025C_1v80,28 +design__max_cap_violation__count__corner:min_tt_025C_1v80,54 +clock__skew__worst_hold__corner:min_tt_025C_1v80,0 +clock__skew__worst_setup__corner:min_tt_025C_1v80,0 timing__hold__ws__corner:min_tt_025C_1v80,3.860150530703274 -timing__setup__ws__corner:min_tt_025C_1v80,4.5179297137767245 -timing__hold__tns__corner:min_tt_025C_1v80,0.0 -timing__setup__tns__corner:min_tt_025C_1v80,0.0 +timing__setup__ws__corner:min_tt_025C_1v80,4.5188649656791195 +timing__hold__tns__corner:min_tt_025C_1v80,0 +timing__setup__tns__corner:min_tt_025C_1v80,0 timing__hold__wns__corner:min_tt_025C_1v80,0 -timing__setup__wns__corner:min_tt_025C_1v80,0.0 +timing__setup__wns__corner:min_tt_025C_1v80,0 timing__hold_vio__count__corner:min_tt_025C_1v80,0 -timing__hold_r2r__ws__corner:min_tt_025C_1v80,Infinity +timing__hold_r2r__ws__corner:min_tt_025C_1v80,inf timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0 timing__setup_vio__count__corner:min_tt_025C_1v80,0 -timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity +timing__setup_r2r__ws__corner:min_tt_025C_1v80,inf timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0 -design__max_slew_violation__count__corner:min_ss_100C_1v60,774 -design__max_fanout_violation__count__corner:min_ss_100C_1v60,14 -design__max_cap_violation__count__corner:min_ss_100C_1v60,44 -clock__skew__worst_hold__corner:min_ss_100C_1v60,0.0 -clock__skew__worst_setup__corner:min_ss_100C_1v60,0.0 +design__max_slew_violation__count__corner:min_ss_100C_1v60,892 +design__max_fanout_violation__count__corner:min_ss_100C_1v60,28 +design__max_cap_violation__count__corner:min_ss_100C_1v60,55 +clock__skew__worst_hold__corner:min_ss_100C_1v60,0 +clock__skew__worst_setup__corner:min_ss_100C_1v60,0 timing__hold__ws__corner:min_ss_100C_1v60,3.9596087529541646 -timing__setup__ws__corner:min_ss_100C_1v60,3.7504267419871593 -timing__hold__tns__corner:min_ss_100C_1v60,0.0 -timing__setup__tns__corner:min_ss_100C_1v60,0.0 +timing__setup__ws__corner:min_ss_100C_1v60,3.747943395055444 +timing__hold__tns__corner:min_ss_100C_1v60,0 +timing__setup__tns__corner:min_ss_100C_1v60,0 timing__hold__wns__corner:min_ss_100C_1v60,0 -timing__setup__wns__corner:min_ss_100C_1v60,0.0 +timing__setup__wns__corner:min_ss_100C_1v60,0 timing__hold_vio__count__corner:min_ss_100C_1v60,0 -timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity +timing__hold_r2r__ws__corner:min_ss_100C_1v60,inf timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0 timing__setup_vio__count__corner:min_ss_100C_1v60,0 -timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity +timing__setup_r2r__ws__corner:min_ss_100C_1v60,inf timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0 -design__max_slew_violation__count__corner:min_ff_n40C_1v95,519 -design__max_fanout_violation__count__corner:min_ff_n40C_1v95,14 -design__max_cap_violation__count__corner:min_ff_n40C_1v95,44 -clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.0 -clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.0 +design__max_slew_violation__count__corner:min_ff_n40C_1v95,526 +design__max_fanout_violation__count__corner:min_ff_n40C_1v95,28 +design__max_cap_violation__count__corner:min_ff_n40C_1v95,53 +clock__skew__worst_hold__corner:min_ff_n40C_1v95,0 +clock__skew__worst_setup__corner:min_ff_n40C_1v95,0 timing__hold__ws__corner:min_ff_n40C_1v95,3.8253739036963657 -timing__setup__ws__corner:min_ff_n40C_1v95,4.809920597957256 -timing__hold__tns__corner:min_ff_n40C_1v95,0.0 -timing__setup__tns__corner:min_ff_n40C_1v95,0.0 +timing__setup__ws__corner:min_ff_n40C_1v95,4.81153930317294 +timing__hold__tns__corner:min_ff_n40C_1v95,0 +timing__setup__tns__corner:min_ff_n40C_1v95,0 timing__hold__wns__corner:min_ff_n40C_1v95,0 -timing__setup__wns__corner:min_ff_n40C_1v95,0.0 +timing__setup__wns__corner:min_ff_n40C_1v95,0 timing__hold_vio__count__corner:min_ff_n40C_1v95,0 -timing__hold_r2r__ws__corner:min_ff_n40C_1v95,Infinity +timing__hold_r2r__ws__corner:min_ff_n40C_1v95,inf timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0 timing__setup_vio__count__corner:min_ff_n40C_1v95,0 -timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity +timing__setup_r2r__ws__corner:min_ff_n40C_1v95,inf timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0 -design__max_slew_violation__count__corner:max_tt_025C_1v80,612 -design__max_fanout_violation__count__corner:max_tt_025C_1v80,14 -design__max_cap_violation__count__corner:max_tt_025C_1v80,45 -clock__skew__worst_hold__corner:max_tt_025C_1v80,0.0 -clock__skew__worst_setup__corner:max_tt_025C_1v80,0.0 +design__max_slew_violation__count__corner:max_tt_025C_1v80,717 +design__max_fanout_violation__count__corner:max_tt_025C_1v80,28 +design__max_cap_violation__count__corner:max_tt_025C_1v80,57 +clock__skew__worst_hold__corner:max_tt_025C_1v80,0 +clock__skew__worst_setup__corner:max_tt_025C_1v80,0 timing__hold__ws__corner:max_tt_025C_1v80,3.8612527601532953 -timing__setup__ws__corner:max_tt_025C_1v80,4.5045408678102925 -timing__hold__tns__corner:max_tt_025C_1v80,0.0 -timing__setup__tns__corner:max_tt_025C_1v80,0.0 +timing__setup__ws__corner:max_tt_025C_1v80,4.506974032659875 +timing__hold__tns__corner:max_tt_025C_1v80,0 +timing__setup__tns__corner:max_tt_025C_1v80,0 timing__hold__wns__corner:max_tt_025C_1v80,0 -timing__setup__wns__corner:max_tt_025C_1v80,0.0 +timing__setup__wns__corner:max_tt_025C_1v80,0 timing__hold_vio__count__corner:max_tt_025C_1v80,0 -timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity +timing__hold_r2r__ws__corner:max_tt_025C_1v80,inf timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0 timing__setup_vio__count__corner:max_tt_025C_1v80,0 -timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity +timing__setup_r2r__ws__corner:max_tt_025C_1v80,inf timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0 -design__max_slew_violation__count__corner:max_ss_100C_1v60,780 -design__max_fanout_violation__count__corner:max_ss_100C_1v60,14 -design__max_cap_violation__count__corner:max_ss_100C_1v60,45 -clock__skew__worst_hold__corner:max_ss_100C_1v60,0.0 -clock__skew__worst_setup__corner:max_ss_100C_1v60,0.0 +design__max_slew_violation__count__corner:max_ss_100C_1v60,904 +design__max_fanout_violation__count__corner:max_ss_100C_1v60,28 +design__max_cap_violation__count__corner:max_ss_100C_1v60,58 +clock__skew__worst_hold__corner:max_ss_100C_1v60,0 +clock__skew__worst_setup__corner:max_ss_100C_1v60,0 timing__hold__ws__corner:max_ss_100C_1v60,3.9616417934143566 -timing__setup__ws__corner:max_ss_100C_1v60,3.735053705375001 -timing__hold__tns__corner:max_ss_100C_1v60,0.0 -timing__setup__tns__corner:max_ss_100C_1v60,0.0 +timing__setup__ws__corner:max_ss_100C_1v60,3.7324491220855673 +timing__hold__tns__corner:max_ss_100C_1v60,0 +timing__setup__tns__corner:max_ss_100C_1v60,0 timing__hold__wns__corner:max_ss_100C_1v60,0 -timing__setup__wns__corner:max_ss_100C_1v60,0.0 +timing__setup__wns__corner:max_ss_100C_1v60,0 timing__hold_vio__count__corner:max_ss_100C_1v60,0 -timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity +timing__hold_r2r__ws__corner:max_ss_100C_1v60,inf timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0 timing__setup_vio__count__corner:max_ss_100C_1v60,0 -timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity +timing__setup_r2r__ws__corner:max_ss_100C_1v60,inf timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0 -design__max_slew_violation__count__corner:max_ff_n40C_1v95,541 -design__max_fanout_violation__count__corner:max_ff_n40C_1v95,14 -design__max_cap_violation__count__corner:max_ff_n40C_1v95,45 -clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.0 -clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.0 +design__max_slew_violation__count__corner:max_ff_n40C_1v95,570 +design__max_fanout_violation__count__corner:max_ff_n40C_1v95,28 +design__max_cap_violation__count__corner:max_ff_n40C_1v95,55 +clock__skew__worst_hold__corner:max_ff_n40C_1v95,0 +clock__skew__worst_setup__corner:max_ff_n40C_1v95,0 timing__hold__ws__corner:max_ff_n40C_1v95,3.826170599761369 -timing__setup__ws__corner:max_ff_n40C_1v95,4.798963140483518 -timing__hold__tns__corner:max_ff_n40C_1v95,0.0 -timing__setup__tns__corner:max_ff_n40C_1v95,0.0 +timing__setup__ws__corner:max_ff_n40C_1v95,4.800685762577245 +timing__hold__tns__corner:max_ff_n40C_1v95,0 +timing__setup__tns__corner:max_ff_n40C_1v95,0 timing__hold__wns__corner:max_ff_n40C_1v95,0 -timing__setup__wns__corner:max_ff_n40C_1v95,0.0 +timing__setup__wns__corner:max_ff_n40C_1v95,0 timing__hold_vio__count__corner:max_ff_n40C_1v95,0 -timing__hold_r2r__ws__corner:max_ff_n40C_1v95,Infinity +timing__hold_r2r__ws__corner:max_ff_n40C_1v95,inf timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0 timing__setup_vio__count__corner:max_ff_n40C_1v95,0 -timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity +timing__setup_r2r__ws__corner:max_ff_n40C_1v95,inf timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0 -design__max_slew_violation__count,780 -design__max_fanout_violation__count,14 -design__max_cap_violation__count,45 -clock__skew__worst_hold,0.0 -clock__skew__worst_setup,0.0 +design__max_slew_violation__count,904 +design__max_fanout_violation__count,28 +design__max_cap_violation__count,58 +clock__skew__worst_hold,0 +clock__skew__worst_setup,0 timing__hold__ws,3.8253739036963657 -timing__setup__ws,3.735053705375001 -timing__hold__tns,0.0 -timing__setup__tns,0.0 +timing__setup__ws,3.7324491220855673 +timing__hold__tns,0 +timing__setup__tns,0 timing__hold__wns,0 -timing__setup__wns,0.0 +timing__setup__wns,0 timing__hold_vio__count,0 timing__hold_r2r__ws,inf timing__hold_r2r_vio__count,0 @@ -179,25 +179,25 @@ timing__setup_r2r_vio__count,0 design__die__bbox,0.0 0.0 3166.63 4766.63 design__core__bbox,60.26 62.56 3106.38 4705.6 design__io,887 -design__die__area,1.50942E+7 -design__core__area,1.41433E+7 -design__instance__area,700000 +design__die__area,15094200 +design__core__area,14143300 +design__instance__area,1400000 design__instance__count__stdcell,0 design__instance__area__stdcell,0 -design__instance__count__macros,1 -design__instance__area__macros,700000 +design__instance__count__macros,2 +design__instance__area__macros,1400000 design__instance__count__padcells,0 design__instance__area__padcells,0 design__instance__count__cover,0 design__instance__area__cover,0 -design__instance__utilization,0.0494936 +design__instance__utilization,0.0989871 design__instance__utilization__stdcell,0 -design__rows,3002 -design__rows:unithd,3002 -design__sites,10682154 -design__sites:unithd,10682154 -design__instance__count__class:macro,1 -design__instance__area__class:macro,700000 +design__rows,4297 +design__rows:unithd,4297 +design__sites,10061849 +design__sites:unithd,10061849 +design__instance__count__class:macro,2 +design__instance__area__class:macro,1400000 flow__warnings__count,1 flow__errors__count,0 flow__warnings__count:IFP-0028,1 @@ -207,59 +207,63 @@ flow__warnings__count:STA-0419,1 flow__warnings__count:STA-0450,1 flow__warnings__type_count,1 flow__warnings__count:ORD-0039,1 +design__power_grid_violation__count__net:vccd2,0 +design__power_grid_violation__count__net:vssd2,0 design__power_grid_violation__count__net:vccd1,0 design__power_grid_violation__count__net:vssd1,0 design__power_grid_violation__count,0 design__instance__displacement__total,0 design__instance__displacement__mean,0 design__instance__displacement__max,0 -route__wirelength__estimated,10818.5 +route__wirelength__estimated,35459.6 design__violations,0 -global_route__vias,814 -global_route__wirelength,13848 +global_route__vias,853 +global_route__wirelength,38681 flow__warnings__count:GRT-0036,1001 -antenna__violating__nets,0 -antenna__violating__pins,0 -route__antenna_violation__count,0 -route__net,312 +antenna__violating__nets,1 +antenna__violating__pins,2 +route__antenna_violation__count,1 +route__net,323 route__net__special,14 -route__drc_errors__iter:0,1111 -route__wirelength__iter:0,11879 -route__drc_errors__iter:1,395 -route__wirelength__iter:1,11884 -route__drc_errors__iter:2,304 -route__wirelength__iter:2,11821 -route__drc_errors__iter:3,0 -route__wirelength__iter:3,11616 +route__drc_errors__iter:0,1054 +route__wirelength__iter:0,36558 +route__drc_errors__iter:1,337 +route__wirelength__iter:1,36561 +route__drc_errors__iter:2,248 +route__wirelength__iter:2,36551 +route__drc_errors__iter:3,3 +route__wirelength__iter:3,36358 +route__drc_errors__iter:4,0 +route__wirelength__iter:4,36356 route__drc_errors,0 -route__wirelength,11616 -route__vias,768 -route__vias__singlecut,768 +route__wirelength,36356 +route__vias,795 +route__vias__singlecut,795 route__vias__multicut,0 flow__warnings__count:DRT-0349,10 flow__warnings__count:DRT-0422,28 -design__disconnected_pin__count,872 +design__disconnected_pin__count,859 design__critical_disconnected_pin__count,0 -route__wirelength__max,451.535 -timing__unannotated_net__count__corner:nom_tt_025C_1v80,217 +route__wirelength__max,3789.34 +timing__unannotated_net__count__corner:nom_tt_025C_1v80,223 timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0 -timing__unannotated_net__count__corner:nom_ss_100C_1v60,217 +timing__unannotated_net__count__corner:nom_ss_100C_1v60,223 timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0 -timing__unannotated_net__count__corner:nom_ff_n40C_1v95,217 +timing__unannotated_net__count__corner:nom_ff_n40C_1v95,223 timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0 -timing__unannotated_net__count__corner:min_tt_025C_1v80,217 +timing__unannotated_net__count__corner:min_tt_025C_1v80,223 timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0 -timing__unannotated_net__count__corner:min_ss_100C_1v60,217 +timing__unannotated_net__count__corner:min_ss_100C_1v60,223 timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0 -timing__unannotated_net__count__corner:min_ff_n40C_1v95,217 +timing__unannotated_net__count__corner:min_ff_n40C_1v95,223 timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0 -timing__unannotated_net__count__corner:max_tt_025C_1v80,217 +timing__unannotated_net__count__corner:max_tt_025C_1v80,223 timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0 -timing__unannotated_net__count__corner:max_ss_100C_1v60,217 +timing__unannotated_net__count__corner:max_ss_100C_1v60,223 timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0 -timing__unannotated_net__count__corner:max_ff_n40C_1v95,217 +timing__unannotated_net__count__corner:max_ff_n40C_1v95,223 timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0 -timing__unannotated_net__count,217 +timing__unannotated_net__count,223 timing__unannotated_net_filtered__count,0 design__xor_difference__count,0 magic__drc_error__count,0 diff --git a/signoff/openframe_project_wrapper/openlane-signoff/antenna_summary.rpt b/signoff/openframe_project_wrapper/openlane-signoff/antenna_summary.rpt index d746d24..85ff605 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/antenna_summary.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/antenna_summary.rpt @@ -1,4 +1,6 @@ -┏━━━━━━━┳━━━━━━━━━┳━━━━━━━━━━┳━━━━━┳━━━━━┳━━━━━━━┓ -┃ P / R ┃ Partial ┃ Required ┃ Net ┃ Pin ┃ Layer ┃ -┡━━━━━━━╇━━━━━━━━━╇━━━━━━━━━━╇━━━━━╇━━━━━╇━━━━━━━┩ -└───────┴─────────┴──────────┴─────┴─────┴───────┘ +┏━━━━━━━┳━━━━━━━━━┳━━━━━━━━━━┳━━━━━━━━━━━━┳━━━━━━━━━━━━━━━━┳━━━━━━━┓ +┃ P / R ┃ Partial ┃ Required ┃ Net ┃ Pin ┃ Layer ┃ +┡━━━━━━━╇━━━━━━━━━╇━━━━━━━━━━╇━━━━━━━━━━━━╇━━━━━━━━━━━━━━━━╇━━━━━━━┩ +│ 2.01 │ 5935.36 │ 2947.76 │ gpio_in[1] │ mprj/wb_rst_i │ met5 │ +│ 2.01 │ 5935.36 │ 2947.76 │ gpio_in[1] │ mprj2/wb_rst_i │ met5 │ +└───────┴─────────┴──────────┴────────────┴────────────────┴───────┘ diff --git a/signoff/openframe_project_wrapper/openlane-signoff/error.log b/signoff/openframe_project_wrapper/openlane-signoff/error.log index e69de29..29ef212 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/error.log +++ b/signoff/openframe_project_wrapper/openlane-signoff/error.log @@ -0,0 +1 @@ +4 LVS errors found. - deferred diff --git a/signoff/openframe_project_wrapper/openlane-signoff/flow.log b/signoff/openframe_project_wrapper/openlane-signoff/flow.log index ec65955..6f6cb4a 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/flow.log +++ b/signoff/openframe_project_wrapper/openlane-signoff/flow.log @@ -7,1719 +7,1741 @@ Gating variable for step 'Checker.LintErrors' set to 'False'- the step will be s Skipping step 'Lint Errors Checker'… Gating variable for step 'Checker.LintWarnings' set to 'False'- the step will be skipped. Skipping step 'Lint Warnings Checker'… -Running 'Yosys.JsonHeader' at 'openlane/openframe_project_wrapper/runs/final/01-yosys-jsonheader'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/01-yosys-jsonheader/yosys-jsonheader.log'[/repr.filename]… -Running 'Yosys.Synthesis' at 'openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/yosys-synthesis.log'[/repr.filename]… +Running 'Yosys.JsonHeader' at 'openlane/openframe_project_wrapper/runs/full3/01-yosys-jsonheader'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/01-yosys-jsonheader/yosys-jsonheader.log'[/repr.filename]… +Running 'Yosys.Synthesis' at 'openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/yosys-synthesis.log'[/repr.filename]… Parsing synthesis checks… Parsing synthesis checks… -Running 'Checker.YosysUnmappedCells' at 'openlane/openframe_project_wrapper/runs/final/03-checker-yosysunmappedcells'… +Running 'Checker.YosysUnmappedCells' at 'openlane/openframe_project_wrapper/runs/full3/03-checker-yosysunmappedcells'… Check for Unmapped Yosys instances clear. -Running 'Checker.YosysSynthChecks' at 'openlane/openframe_project_wrapper/runs/final/04-checker-yosyssynthchecks'… +Running 'Checker.YosysSynthChecks' at 'openlane/openframe_project_wrapper/runs/full3/04-checker-yosyssynthchecks'… Check for Yosys check errors clear. -Running 'Checker.NetlistAssignStatements' at 'openlane/openframe_project_wrapper/runs/final/05-checker-netlistassignstatements'… -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1626: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1627: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1628: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1629: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1630: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1631: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1632: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1633: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1634: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1635: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1636: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1637: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1638: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1639: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1640: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1641: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1642: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1643: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1644: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1645: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1646: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1647: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1648: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1649: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1650: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1651: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1652: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1653: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1654: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1655: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1656: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1657: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1658: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1659: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1660: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1661: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1662: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1663: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1664: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1665: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1666: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1667: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1668: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1669: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1670: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1671: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1672: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1673: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1674: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1675: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1676: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1677: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1678: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1679: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1680: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1681: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1682: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1683: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1684: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1685: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1686: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1687: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1688: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1689: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1690: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1691: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1692: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1693: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1694: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1695: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1696: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1697: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1698: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1699: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1700: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1701: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1702: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1703: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1704: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1705: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1706: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1707: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1708: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1709: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1710: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1711: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1712: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1713: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1714: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1715: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1716: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1717: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1718: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1719: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1720: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1721: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1722: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1723: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1724: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1725: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1726: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1727: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1728: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1729: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1730: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1731: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1732: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1733: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1734: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1735: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1736: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1737: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1738: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1739: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1740: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1741: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1742: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1743: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1744: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1745: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1746: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1747: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1748: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1749: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1750: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1751: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1752: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1753: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1754: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1755: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1756: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1757: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1758: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1759: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1760: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1761: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1762: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1763: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1764: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1765: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1766: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1767: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1768: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1769: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1770: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1771: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1772: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1773: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1774: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1775: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1776: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1777: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1778: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1779: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1780: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1781: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1782: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1783: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1784: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1785: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1786: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1787: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1788: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1789: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1790: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1791: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1792: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1793: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1794: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1795: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1796: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1797: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1798: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1799: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1800: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1801: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1802: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1803: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1804: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1805: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1806: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1807: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1808: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1809: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1810: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1811: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1812: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1813: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1814: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1815: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1816: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1817: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1818: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1819: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1820: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1821: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1822: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1823: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1824: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1825: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1826: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1827: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1828: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1829: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1830: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1831: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1832: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1833: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1834: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1835: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1836: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1837: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1838: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1839: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1840: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1841: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1842: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1843: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1844: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1845: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1846: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1847: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1848: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1849: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1850: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1851: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1852: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1853: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1854: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1855: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1856: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1857: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1858: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1859: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1860: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1861: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1862: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1863: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1864: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1865: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1866: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1867: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1868: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1869: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1870: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1871: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1872: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1873: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1874: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1875: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1876: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1877: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1878: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1879: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1880: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1881: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1882: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1883: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1884: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1885: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1886: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1887: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1888: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1889: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1890: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1891: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1892: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1893: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1894: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1895: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1896: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1897: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1898: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1899: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1900: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1901: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1902: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1903: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1904: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1905: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1906: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1907: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1908: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1909: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1910: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1911: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1912: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1913: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1914: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1915: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1916: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1917: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1918: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1919: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1920: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1921: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1922: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1923: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1924: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1925: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1926: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1927: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1928: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1929: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1930: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1931: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1932: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1933: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1934: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1935: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1936: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1937: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1938: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1939: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1940: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1941: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1942: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1943: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1944: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1945: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1946: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1947: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1948: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1949: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1950: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1951: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1952: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1953: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1954: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1955: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1956: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1957: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1958: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1959: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1960: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1961: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1962: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1963: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1964: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1965: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1966: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1967: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1968: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1969: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1970: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1971: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1972: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1973: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1974: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1975: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1976: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1977: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1978: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1979: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1980: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1981: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1982: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1983: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1984: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1985: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1986: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1987: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1988: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1989: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1990: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1991: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1992: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1993: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1994: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1995: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1996: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1997: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1998: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1999: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2000: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2001: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2002: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2003: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2004: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2005: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2006: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2007: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2008: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2009: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2010: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2011: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2012: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2013: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2014: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2015: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2016: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2017: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2018: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2019: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2020: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2021: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2022: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2023: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2024: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2025: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2026: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2027: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2028: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2029: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2030: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2031: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2032: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2033: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2034: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2035: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2036: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2037: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2038: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2039: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2040: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2041: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2042: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2043: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2044: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2045: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2046: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2047: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2048: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2049: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2050: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2051: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2052: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2053: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2054: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2055: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2056: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2057: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2058: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2059: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2060: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2061: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2062: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2063: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2064: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2065: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2066: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2067: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2068: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2069: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2070: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2071: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2072: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2073: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2074: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2075: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2076: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2077: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2078: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2079: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2080: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2081: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2082: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2083: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2084: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2085: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2086: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2087: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2088: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2089: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2090: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2091: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2092: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2093: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2094: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2095: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2096: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2097: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2098: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2099: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2100: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2101: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2102: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2103: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2104: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2105: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2106: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2107: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2108: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2109: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2110: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2111: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2112: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2113: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2114: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2115: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2116: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2117: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2118: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2119: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2120: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2121: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2122: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2123: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2124: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2125: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2126: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2127: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2128: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2129: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2130: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2131: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2132: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2133: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2134: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2135: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2136: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2137: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2138: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2139: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2140: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2141: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2142: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2143: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2144: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2145: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2146: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2147: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2148: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2149: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2150: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2151: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2152: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2153: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2154: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2155: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2156: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2157: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2158: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2159: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2160: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2161: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2162: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2163: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2164: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2165: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2166: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2167: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2168: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2169: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2170: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2171: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2172: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2173: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2174: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2175: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2176: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2177: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2178: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2179: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2180: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2181: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2182: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2183: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2184: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2185: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2186: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2187: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2188: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2189: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2190: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2191: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2192: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2193: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2194: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2195: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2196: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2197: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2198: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2199: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2200: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2201: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2202: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2203: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2204: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2205: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2206: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2207: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2208: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2209: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2210: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2211: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2212: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2213: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2214: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2215: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2216: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2217: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2218: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2219: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2220: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2221: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2222: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2223: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2224: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2225: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2226: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2227: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2228: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2229: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2230: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2231: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2232: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2233: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2234: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2235: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2236: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2237: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2238: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2239: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2240: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2241: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2242: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2243: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2244: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2245: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2246: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2247: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2248: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2249: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2250: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2251: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2252: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2253: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2254: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2255: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2256: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2257: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2258: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2259: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2260: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2261: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2262: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2263: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2264: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2265: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2266: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2267: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2268: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2269: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2270: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2271: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2272: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2273: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2274: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2275: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2276: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2277: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2278: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2279: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2280: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2281: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2282: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2283: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2284: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2285: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2286: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2287: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2288: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2289: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2290: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2291: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2292: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2293: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2294: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2295: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2296: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2297: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2298: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2299: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2300: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2301: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2302: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2303: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2304: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2305: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2306: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2307: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2308: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2309: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2310: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2311: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2312: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2313: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2314: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2315: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2316: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2317: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2318: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2319: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2320: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2321: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2322: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2323: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2324: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2325: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2326: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2327: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2328: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2329: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2330: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2331: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2332: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2333: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2334: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2335: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2336: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2337: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2338: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2339: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2340: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2341: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2342: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2343: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2344: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2345: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2346: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2347: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2348: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2349: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2350: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2351: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2352: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2353: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2354: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2355: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2356: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2357: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2358: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2359: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2360: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2361: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2362: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2363: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2364: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2365: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2366: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2367: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2368: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2369: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2370: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2371: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2372: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2373: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2374: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2375: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2376: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2377: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2378: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2379: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2380: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2381: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2382: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2383: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2384: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2385: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2386: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2387: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2388: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2389: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2390: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2391: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2392: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2393: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2394: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2395: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2396: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2397: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2398: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2399: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2400: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2401: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2402: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2403: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2404: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2405: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2406: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2407: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2408: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2409: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2410: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2411: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2412: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2413: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2414: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2415: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2416: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2417: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2418: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2419: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2420: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2421: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2422: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2423: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2424: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2425: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2426: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2427: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2428: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2429: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2430: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2431: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2432: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2433: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2434: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2435: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2436: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2437: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2438: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2439: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2440: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2441: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2442: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2443: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2444: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2445: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2446: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2447: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2448: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2449: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2450: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2451: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2452: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2453: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2454: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2455: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2456: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2457: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2458: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2459: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2460: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2461: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2462: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2463: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2464: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2465: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2466: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2467: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2468: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2469: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2470: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2471: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2472: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2473: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2474: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2475: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2476: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2477: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2478: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2479: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2480: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2481: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2482: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2483: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2484: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2485: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2486: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2487: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2488: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2489: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2490: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2491: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2492: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2493: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2494: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2495: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2496: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2497: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2498: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2499: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2500: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2501: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2502: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2503: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2504: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2505: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2506: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2507: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2508: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2509: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2510: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2511: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2512: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2513: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2514: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2515: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2516: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2517: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2518: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2519: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2520: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2521: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2522: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2523: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2524: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2525: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2526: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2527: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2528: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2529: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2530: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2531: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2532: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2533: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2534: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2535: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2536: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2537: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2538: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2539: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2540: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2541: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2542: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2543: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2544: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2545: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2546: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2547: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2548: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2549: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2550: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2551: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2552: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2553: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2554: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2555: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2556: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2557: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2558: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2559: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2560: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2561: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2562: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2563: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2564: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2565: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2566: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2567: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2568: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2569: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2570: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2571: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2572: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2573: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2574: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2575: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2576: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2577: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2578: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2579: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2580: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2581: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2582: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2583: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2584: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2585: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2586: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2587: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2588: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2589: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2590: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2591: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2592: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2593: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2594: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2595: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2596: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2597: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2598: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2599: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2600: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2601: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2602: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2603: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2604: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2605: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2606: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2607: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2608: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2609: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2610: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2611: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2612: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2613: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2614: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2615: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2616: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2617: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2618: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2619: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2620: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2621: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2622: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2623: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2624: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2625: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2626: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2627: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2628: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2629: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2630: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2631: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2632: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2633: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2634: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2635: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2636: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2637: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2638: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2639: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2640: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2641: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2642: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2643: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2644: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2645: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2646: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2647: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2648: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2649: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2650: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2651: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2652: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2653: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2654: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2655: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2656: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2657: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2658: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2659: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2660: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2661: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2662: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2663: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2664: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2665: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2666: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2667: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2668: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2669: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2670: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2671: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2672: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2673: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2674: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2675: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2676: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2677: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2678: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2679: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2680: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2681: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2682: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2683: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2684: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2685: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2686: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2687: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2688: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2689: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2690: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2691: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2692: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2693: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2694: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2695: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2696: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2697: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2698: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2699: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2700: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2701: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2702: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2703: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2704: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2705: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2706: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2707: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2708: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2709: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2710: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2711: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2712: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2713: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2714: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2715: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2716: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2717: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2718: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2719: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2720: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2721: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2722: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2723: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2724: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2725: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2726: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2727: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2728: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2729: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2730: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2731: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2732: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2733: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2734: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2735: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2736: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2737: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2738: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2739: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2740: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2741: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2742: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2743: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2744: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2745: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2746: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2747: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2748: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2749: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2750: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2751: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2752: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2753: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2754: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2755: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2756: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2757: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2758: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2759: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2760: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2761: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2762: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2763: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2764: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2765: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2766: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2767: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2768: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2769: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2770: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2771: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2772: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2773: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2774: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2775: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2776: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2777: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2778: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2779: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2780: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2781: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2782: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2783: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2784: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2785: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2786: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2787: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2788: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2789: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2790: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2791: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2792: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2793: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2794: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2795: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2796: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2797: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2798: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2799: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2800: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2801: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2802: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2803: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2804: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2805: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2806: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2807: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2808: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2809: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2810: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2811: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2812: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2813: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2814: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2815: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2816: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2817: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2818: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2819: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2820: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2821: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2822: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2823: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2824: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2825: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2826: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2827: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2828: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2829: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2830: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2831: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2832: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2833: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2834: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2835: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2836: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2837: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2838: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2839: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2840: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2841: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2842: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2843: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2844: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2845: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2846: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2847: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2848: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2849: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2850: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2851: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2852: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2853: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2854: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2855: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2856: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2857: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2858: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2859: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2860: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2861: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2862: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2863: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2864: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2865: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2866: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2867: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2868: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2869: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2870: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2871: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2872: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2873: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2874: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2875: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2876: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2877: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2878: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2879: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2880: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2881: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2882: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2883: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2884: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2885: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2886: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2887: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2888: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2889: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2890: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2891: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2892: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2893: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2894: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2895: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2896: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2897: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2898: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2899: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2900: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2901: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2902: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2903: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2904: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2905: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2906: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2907: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2908: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2909: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2910: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2911: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2912: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2913: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2914: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2915: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2916: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2917: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2918: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2919: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2920: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2921: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2922: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2923: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2924: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2925: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2926: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2927: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2928: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2929: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2930: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2931: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2932: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2933: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2934: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2935: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2936: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2937: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2938: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2939: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2940: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2941: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2942: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2943: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2944: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2945: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2946: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2947: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2948: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2949: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2950: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2951: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2952: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2953: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2954: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2955: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2956: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2957: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2958: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2959: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2960: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2961: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2962: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2963: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2964: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2965: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2966: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2967: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2968: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2969: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2970: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2971: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2972: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2973: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2974: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2975: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2976: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2977: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2978: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2979: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2980: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2981: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2982: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2983: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2984: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2985: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2986: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2987: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2988: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2989: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2990: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2991: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2992: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2993: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2994: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2995: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2996: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2997: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2998: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2999: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3000: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3001: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3002: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3003: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3004: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3005: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3006: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3007: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3008: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3009: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3010: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3011: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3012: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3013: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3014: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3015: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3016: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3017: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3018: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3019: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3020: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3021: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3022: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3023: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3024: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3025: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3026: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3027: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3028: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3029: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3030: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3031: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3032: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3033: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3034: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3035: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3036: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3037: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3038: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3039: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3040: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3041: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3042: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3043: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3044: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3045: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3046: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3047: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3048: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3049: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3050: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3051: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3052: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3053: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3054: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3055: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3056: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3057: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3058: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3059: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3060: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3061: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3062: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3063: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3064: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3065: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3066: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3067: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3068: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3069: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3070: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3071: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3072: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3073: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3074: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3075: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3076: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3077: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3078: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3079: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3080: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3081: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3082: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3083: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3084: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3085: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3086: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3087: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3088: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3089: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3090: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3091: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3092: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3093: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3094: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3095: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3096: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3097: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3098: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3099: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3100: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3101: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3102: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3103: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3104: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3105: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3106: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3107: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3108: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3109: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3110: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3111: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3112: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3113: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3114: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3115: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3116: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3117: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3118: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3119: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3120: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3121: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3122: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3123: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3124: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3125: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3126: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3127: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3128: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3129: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3130: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3131: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3132: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3133: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3134: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3135: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3136: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3137: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3138: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3139: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3140: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3141: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3142: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3143: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3144: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3145: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3146: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3147: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3148: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3149: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3150: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3151: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3152: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3153: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3154: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3155: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3156: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3157: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3158: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3159: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3160: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3161: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3162: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3163: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3164: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3165: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3166: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3167: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3168: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3169: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3170: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3171: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3172: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3173: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3174: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3175: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3176: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3177: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3178: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3179: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3180: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3181: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3182: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3183: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3184: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3185: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3186: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3187: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3188: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3189: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3190: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3191: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3192: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3193: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3194: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3195: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3196: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3197: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3198: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3199: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3200: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3201: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3202: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3203: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3204: assign statement found in netlist -Running 'OpenROAD.CheckSDCFiles' at 'openlane/openframe_project_wrapper/runs/final/06-openroad-checksdcfiles'… +Running 'Checker.NetlistAssignStatements' at 'openlane/openframe_project_wrapper/runs/full3/05-checker-netlistassignstatements'… +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1653: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1654: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1655: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1656: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1657: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1658: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1659: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1660: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1661: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1662: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1663: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1664: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1665: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1666: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1667: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1668: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1669: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1670: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1671: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1672: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1673: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1674: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1675: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1676: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1677: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1678: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1679: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1680: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1681: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1682: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1683: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1684: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1685: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1686: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1687: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1688: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1689: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1690: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1691: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1692: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1693: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1694: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1695: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1696: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1697: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1698: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1699: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1700: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1701: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1702: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1703: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1704: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1705: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1706: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1707: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1708: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1709: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1710: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1711: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1712: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1713: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1714: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1715: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1716: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1717: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1718: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1719: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1720: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1721: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1722: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1723: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1724: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1725: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1726: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1727: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1728: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1729: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1730: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1731: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1732: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1733: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1734: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1735: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1736: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1737: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1738: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1739: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1740: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1741: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1742: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1743: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1744: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1745: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1746: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1747: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1748: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1749: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1750: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1751: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1752: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1753: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1754: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1755: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1756: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1757: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1758: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1759: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1760: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1761: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1762: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1763: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1764: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1765: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1766: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1767: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1768: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1769: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1770: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1771: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1772: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1773: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1774: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1775: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1776: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1777: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1778: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1779: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1780: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1781: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1782: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1783: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1784: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1785: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1786: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1787: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1788: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1789: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1790: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1791: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1792: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1793: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1794: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1795: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1796: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1797: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1798: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1799: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1800: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1801: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1802: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1803: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1804: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1805: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1806: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1807: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1808: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1809: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1810: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1811: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1812: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1813: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1814: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1815: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1816: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1817: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1818: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1819: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1820: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1821: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1822: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1823: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1824: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1825: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1826: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1827: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1828: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1829: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1830: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1831: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1832: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1833: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1834: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1835: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1836: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1837: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1838: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1839: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1840: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1841: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1842: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1843: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1844: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1845: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1846: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1847: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1848: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1849: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1850: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1851: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1852: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1853: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1854: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1855: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1856: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1857: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1858: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1859: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1860: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1861: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1862: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1863: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1864: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1865: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1866: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1867: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1868: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1869: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1870: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1871: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1872: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1873: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1874: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1875: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1876: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1877: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1878: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1879: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1880: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1881: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1882: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1883: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1884: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1885: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1886: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1887: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1888: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1889: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1890: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1891: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1892: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1893: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1894: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1895: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1896: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1897: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1898: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1899: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1900: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1901: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1902: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1903: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1904: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1905: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1906: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1907: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1908: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1909: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1910: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1911: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1912: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1913: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1914: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1915: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1916: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1917: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1918: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1919: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1920: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1921: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1922: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1923: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1924: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1925: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1926: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1927: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1928: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1929: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1930: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1931: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1932: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1933: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1934: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1935: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1936: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1937: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1938: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1939: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1940: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1941: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1942: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1943: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1944: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1945: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1946: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1947: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1948: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1949: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1950: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1951: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1952: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1953: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1954: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1955: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1956: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1957: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1958: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1959: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1960: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1961: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1962: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1963: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1964: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1965: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1966: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1967: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1968: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1969: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1970: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1971: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1972: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1973: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1974: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1975: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1976: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1977: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1978: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1979: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1980: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1981: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1982: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1983: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1984: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1985: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1986: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1987: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1988: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1989: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1990: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1991: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1992: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1993: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1994: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1995: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1996: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1997: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1998: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1999: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2000: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2001: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2002: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2003: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2004: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2005: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2006: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2007: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2008: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2009: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2010: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2011: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2012: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2013: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2014: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2015: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2016: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2017: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2018: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2019: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2020: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2021: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2022: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2023: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2024: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2025: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2026: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2027: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2028: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2029: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2030: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2031: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2032: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2033: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2034: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2035: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2036: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2037: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2038: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2039: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2040: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2041: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2042: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2043: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2044: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2045: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2046: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2047: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2048: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2049: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2050: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2051: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2052: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2053: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2054: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2055: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2056: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2057: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2058: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2059: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2060: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2061: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2062: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2063: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2064: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2065: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2066: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2067: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2068: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2069: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2070: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2071: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2072: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2073: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2074: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2075: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2076: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2077: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2078: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2079: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2080: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2081: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2082: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2083: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2084: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2085: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2086: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2087: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2088: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2089: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2090: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2091: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2092: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2093: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2094: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2095: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2096: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2097: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2098: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2099: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2100: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2101: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2102: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2103: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2104: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2105: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2106: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2107: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2108: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2109: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2110: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2111: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2112: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2113: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2114: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2115: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2116: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2117: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2118: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2119: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2120: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2121: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2122: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2123: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2124: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2125: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2126: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2127: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2128: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2129: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2130: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2131: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2132: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2133: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2134: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2135: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2136: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2137: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2138: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2139: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2140: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2141: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2142: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2143: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2144: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2145: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2146: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2147: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2148: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2149: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2150: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2151: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2152: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2153: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2154: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2155: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2156: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2157: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2158: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2159: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2160: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2161: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2162: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2163: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2164: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2165: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2166: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2167: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2168: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2169: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2170: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2171: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2172: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2173: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2174: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2175: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2176: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2177: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2178: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2179: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2180: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2181: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2182: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2183: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2184: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2185: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2186: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2187: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2188: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2189: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2190: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2191: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2192: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2193: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2194: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2195: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2196: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2197: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2198: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2199: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2200: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2201: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2202: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2203: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2204: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2205: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2206: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2207: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2208: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2209: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2210: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2211: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2212: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2213: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2214: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2215: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2216: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2217: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2218: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2219: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2220: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2221: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2222: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2223: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2224: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2225: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2226: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2227: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2228: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2229: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2230: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2231: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2232: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2233: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2234: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2235: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2236: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2237: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2238: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2239: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2240: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2241: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2242: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2243: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2244: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2245: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2246: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2247: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2248: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2249: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2250: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2251: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2252: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2253: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2254: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2255: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2256: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2257: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2258: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2259: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2260: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2261: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2262: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2263: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2264: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2265: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2266: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2267: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2268: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2269: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2270: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2271: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2272: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2273: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2274: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2275: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2276: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2277: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2278: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2279: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2280: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2281: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2282: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2283: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2284: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2285: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2286: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2287: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2288: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2289: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2290: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2291: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2292: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2293: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2294: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2295: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2296: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2297: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2298: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2299: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2300: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2301: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2302: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2303: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2304: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2305: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2306: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2307: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2308: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2309: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2310: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2311: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2312: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2313: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2314: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2315: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2316: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2317: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2318: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2319: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2320: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2321: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2322: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2323: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2324: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2325: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2326: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2327: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2328: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2329: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2330: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2331: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2332: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2333: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2334: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2335: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2336: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2337: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2338: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2339: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2340: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2341: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2342: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2343: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2344: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2345: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2346: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2347: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2348: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2349: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2350: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2351: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2352: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2353: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2354: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2355: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2356: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2357: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2358: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2359: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2360: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2361: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2362: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2363: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2364: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2365: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2366: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2367: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2368: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2369: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2370: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2371: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2372: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2373: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2374: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2375: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2376: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2377: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2378: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2379: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2380: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2381: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2382: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2383: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2384: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2385: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2386: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2387: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2388: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2389: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2390: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2391: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2392: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2393: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2394: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2395: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2396: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2397: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2398: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2399: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2400: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2401: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2402: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2403: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2404: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2405: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2406: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2407: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2408: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2409: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2410: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2411: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2412: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2413: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2414: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2415: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2416: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2417: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2418: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2419: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2420: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2421: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2422: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2423: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2424: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2425: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2426: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2427: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2428: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2429: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2430: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2431: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2432: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2433: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2434: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2435: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2436: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2437: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2438: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2439: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2440: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2441: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2442: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2443: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2444: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2445: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2446: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2447: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2448: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2449: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2450: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2451: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2452: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2453: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2454: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2455: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2456: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2457: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2458: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2459: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2460: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2461: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2462: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2463: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2464: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2465: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2466: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2467: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2468: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2469: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2470: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2471: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2472: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2473: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2474: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2475: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2476: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2477: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2478: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2479: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2480: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2481: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2482: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2483: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2484: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2485: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2486: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2487: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2488: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2489: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2490: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2491: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2492: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2493: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2494: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2495: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2496: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2497: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2498: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2499: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2500: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2501: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2502: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2503: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2504: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2505: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2506: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2507: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2508: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2509: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2510: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2511: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2512: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2513: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2514: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2515: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2516: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2517: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2518: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2519: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2520: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2521: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2522: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2523: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2524: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2525: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2526: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2527: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2528: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2529: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2530: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2531: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2532: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2533: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2534: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2535: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2536: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2537: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2538: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2539: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2540: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2541: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2542: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2543: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2544: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2545: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2546: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2547: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2548: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2549: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2550: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2551: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2552: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2553: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2554: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2555: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2556: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2557: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2558: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2559: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2560: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2561: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2562: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2563: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2564: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2565: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2566: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2567: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2568: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2569: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2570: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2571: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2572: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2573: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2574: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2575: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2576: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2577: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2578: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2579: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2580: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2581: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2582: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2583: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2584: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2585: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2586: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2587: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2588: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2589: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2590: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2591: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2592: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2593: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2594: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2595: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2596: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2597: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2598: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2599: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2600: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2601: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2602: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2603: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2604: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2605: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2606: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2607: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2608: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2609: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2610: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2611: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2612: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2613: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2614: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2615: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2616: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2617: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2618: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2619: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2620: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2621: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2622: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2623: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2624: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2625: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2626: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2627: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2628: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2629: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2630: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2631: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2632: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2633: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2634: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2635: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2636: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2637: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2638: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2639: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2640: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2641: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2642: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2643: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2644: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2645: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2646: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2647: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2648: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2649: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2650: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2651: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2652: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2653: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2654: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2655: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2656: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2657: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2658: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2659: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2660: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2661: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2662: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2663: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2664: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2665: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2666: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2667: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2668: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2669: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2670: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2671: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2672: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2673: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2674: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2675: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2676: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2677: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2678: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2679: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2680: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2681: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2682: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2683: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2684: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2685: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2686: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2687: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2688: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2689: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2690: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2691: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2692: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2693: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2694: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2695: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2696: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2697: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2698: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2699: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2700: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2701: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2702: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2703: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2704: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2705: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2706: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2707: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2708: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2709: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2710: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2711: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2712: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2713: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2714: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2715: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2716: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2717: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2718: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2719: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2720: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2721: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2722: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2723: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2724: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2725: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2726: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2727: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2728: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2729: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2730: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2731: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2732: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2733: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2734: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2735: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2736: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2737: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2738: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2739: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2740: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2741: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2742: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2743: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2744: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2745: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2746: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2747: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2748: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2749: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2750: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2751: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2752: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2753: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2754: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2755: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2756: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2757: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2758: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2759: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2760: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2761: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2762: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2763: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2764: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2765: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2766: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2767: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2768: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2769: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2770: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2771: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2772: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2773: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2774: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2775: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2776: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2777: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2778: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2779: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2780: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2781: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2782: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2783: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2784: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2785: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2786: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2787: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2788: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2789: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2790: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2791: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2792: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2793: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2794: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2795: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2796: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2797: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2798: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2799: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2800: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2801: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2802: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2803: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2804: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2805: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2806: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2807: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2808: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2809: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2810: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2811: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2812: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2813: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2814: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2815: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2816: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2817: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2818: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2819: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2820: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2821: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2822: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2823: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2824: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2825: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2826: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2827: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2828: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2829: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2830: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2831: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2832: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2833: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2834: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2835: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2836: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2837: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2838: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2839: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2840: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2841: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2842: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2843: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2844: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2845: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2846: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2847: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2848: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2849: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2850: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2851: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2852: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2853: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2854: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2855: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2856: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2857: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2858: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2859: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2860: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2861: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2862: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2863: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2864: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2865: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2866: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2867: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2868: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2869: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2870: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2871: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2872: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2873: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2874: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2875: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2876: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2877: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2878: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2879: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2880: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2881: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2882: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2883: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2884: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2885: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2886: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2887: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2888: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2889: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2890: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2891: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2892: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2893: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2894: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2895: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2896: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2897: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2898: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2899: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2900: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2901: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2902: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2903: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2904: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2905: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2906: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2907: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2908: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2909: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2910: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2911: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2912: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2913: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2914: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2915: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2916: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2917: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2918: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2919: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2920: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2921: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2922: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2923: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2924: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2925: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2926: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2927: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2928: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2929: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2930: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2931: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2932: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2933: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2934: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2935: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2936: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2937: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2938: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2939: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2940: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2941: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2942: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2943: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2944: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2945: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2946: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2947: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2948: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2949: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2950: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2951: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2952: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2953: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2954: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2955: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2956: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2957: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2958: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2959: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2960: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2961: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2962: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2963: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2964: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2965: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2966: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2967: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2968: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2969: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2970: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2971: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2972: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2973: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2974: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2975: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2976: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2977: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2978: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2979: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2980: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2981: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2982: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2983: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2984: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2985: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2986: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2987: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2988: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2989: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2990: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2991: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2992: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2993: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2994: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2995: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2996: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2997: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2998: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2999: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3000: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3001: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3002: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3003: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3004: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3005: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3006: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3007: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3008: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3009: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3010: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3011: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3012: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3013: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3014: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3015: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3016: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3017: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3018: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3019: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3020: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3021: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3022: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3023: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3024: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3025: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3026: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3027: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3028: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3029: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3030: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3031: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3032: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3033: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3034: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3035: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3036: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3037: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3038: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3039: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3040: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3041: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3042: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3043: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3044: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3045: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3046: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3047: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3048: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3049: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3050: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3051: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3052: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3053: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3054: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3055: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3056: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3057: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3058: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3059: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3060: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3061: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3062: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3063: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3064: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3065: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3066: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3067: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3068: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3069: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3070: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3071: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3072: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3073: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3074: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3075: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3076: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3077: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3078: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3079: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3080: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3081: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3082: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3083: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3084: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3085: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3086: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3087: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3088: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3089: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3090: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3091: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3092: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3093: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3094: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3095: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3096: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3097: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3098: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3099: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3100: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3101: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3102: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3103: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3104: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3105: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3106: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3107: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3108: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3109: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3110: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3111: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3112: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3113: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3114: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3115: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3116: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3117: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3118: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3119: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3120: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3121: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3122: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3123: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3124: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3125: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3126: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3127: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3128: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3129: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3130: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3131: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3132: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3133: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3134: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3135: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3136: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3137: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3138: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3139: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3140: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3141: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3142: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3143: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3144: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3145: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3146: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3147: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3148: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3149: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3150: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3151: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3152: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3153: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3154: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3155: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3156: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3157: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3158: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3159: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3160: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3161: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3162: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3163: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3164: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3165: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3166: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3167: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3168: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3169: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3170: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3171: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3172: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3173: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3174: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3175: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3176: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3177: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3178: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3179: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3180: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3181: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3182: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3183: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3184: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3185: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3186: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3187: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3188: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3189: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3190: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3191: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3192: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3193: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3194: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3195: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3196: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3197: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3198: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3199: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3200: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3201: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3202: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3203: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3204: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3205: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3206: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3207: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3208: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3209: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3210: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3211: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3212: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3213: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3214: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3215: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3216: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3217: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3218: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3219: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3220: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3221: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3222: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3223: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3224: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3225: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3226: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3227: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3228: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3229: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3230: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3231: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3232: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3233: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3234: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3235: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3236: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3237: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3238: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3239: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3240: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3241: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3242: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3243: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3244: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3245: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3246: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3247: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3248: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3249: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3250: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3251: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3252: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3253: assign statement found in netlist +Running 'OpenROAD.CheckSDCFiles' at 'openlane/openframe_project_wrapper/runs/full3/06-openroad-checksdcfiles'… 'PNR_SDC_FILE' is not defined. Using generic fallback SDC for OpenROAD PnR steps. 'SIGNOFF_SDC_FILE' is not defined. Using generic fallback SDC for OpenROAD PnR steps. -Running 'OpenROAD.CheckMacroInstances' at 'openlane/openframe_project_wrapper/runs/final/07-openroad-checkmacroinstances'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/07-openroad-checkmacroinstances/openroad-checkmacroinstances.log'[/repr.filename]… -Running 'OpenROAD.STAPrePNR' at 'openlane/openframe_project_wrapper/runs/final/08-openroad-staprepnr'… +Running 'OpenROAD.CheckMacroInstances' at 'openlane/openframe_project_wrapper/runs/full3/07-openroad-checkmacroinstances'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/07-openroad-checkmacroinstances/openroad-checkmacroinstances.log'[/repr.filename]… +Running 'OpenROAD.STAPrePNR' at 'openlane/openframe_project_wrapper/runs/full3/08-openroad-staprepnr'… Starting STA for the nom_tt_025C_1v80 timing corner… Starting STA for the nom_ss_100C_1v60 timing corner… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/08-openroad-staprepnr/nom_tt_025C_1v80/sta.log'[/repr.filename]… Starting STA for the nom_ff_n40C_1v95 timing corner… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/08-openroad-staprepnr/nom_ss_100C_1v60/sta.log'[/repr.filename]… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/08-openroad-staprepnr/nom_tt_025C_1v80/sta.log'[/repr.filename]… Starting STA for the min_tt_025C_1v80 timing corner… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/08-openroad-staprepnr/nom_ff_n40C_1v95/sta.log'[/repr.filename]… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/08-openroad-staprepnr/nom_ss_100C_1v60/sta.log'[/repr.filename]… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/08-openroad-staprepnr/min_tt_025C_1v80/sta.log'[/repr.filename]… -Finished STA for the nom_ff_n40C_1v95 timing corner. -Starting STA for the min_ss_100C_1v60 timing corner… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/08-openroad-staprepnr/min_ss_100C_1v60/sta.log'[/repr.filename]… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/08-openroad-staprepnr/nom_ff_n40C_1v95/sta.log'[/repr.filename]… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/08-openroad-staprepnr/min_tt_025C_1v80/sta.log'[/repr.filename]… Finished STA for the nom_tt_025C_1v80 timing corner. +Starting STA for the min_ss_100C_1v60 timing corner… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/08-openroad-staprepnr/min_ss_100C_1v60/sta.log'[/repr.filename]… +Finished STA for the min_tt_025C_1v80 timing corner. Starting STA for the min_ff_n40C_1v95 timing corner… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/08-openroad-staprepnr/min_ff_n40C_1v95/sta.log'[/repr.filename]… -Finished STA for the nom_ss_100C_1v60 timing corner. +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/08-openroad-staprepnr/min_ff_n40C_1v95/sta.log'[/repr.filename]… +Finished STA for the nom_ff_n40C_1v95 timing corner. Starting STA for the max_tt_025C_1v80 timing corner… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/08-openroad-staprepnr/max_tt_025C_1v80/sta.log'[/repr.filename]… -Finished STA for the min_tt_025C_1v80 timing corner. +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/08-openroad-staprepnr/max_tt_025C_1v80/sta.log'[/repr.filename]… +Finished STA for the nom_ss_100C_1v60 timing corner. Starting STA for the max_ss_100C_1v60 timing corner… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/08-openroad-staprepnr/max_ss_100C_1v60/sta.log'[/repr.filename]… -Finished STA for the min_ff_n40C_1v95 timing corner. -Starting STA for the max_ff_n40C_1v95 timing corner… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/08-openroad-staprepnr/max_ff_n40C_1v95/sta.log'[/repr.filename]… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/08-openroad-staprepnr/max_ss_100C_1v60/sta.log'[/repr.filename]… Finished STA for the min_ss_100C_1v60 timing corner. +Starting STA for the max_ff_n40C_1v95 timing corner… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/08-openroad-staprepnr/max_ff_n40C_1v95/sta.log'[/repr.filename]… Finished STA for the max_ss_100C_1v60 timing corner. +Finished STA for the min_ff_n40C_1v95 timing corner. Finished STA for the max_tt_025C_1v80 timing corner. Finished STA for the max_ff_n40C_1v95 timing corner. -Running 'OpenROAD.Floorplan' at 'openlane/openframe_project_wrapper/runs/final/09-openroad-floorplan'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/09-openroad-floorplan/openroad-floorplan.log'[/repr.filename]… +Running 'OpenROAD.Floorplan' at 'openlane/openframe_project_wrapper/runs/full3/09-openroad-floorplan'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/09-openroad-floorplan/openroad-floorplan.log'[/repr.filename]… [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0419] transition time can not be specified for virtual clocks. [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated. [IFP-0028] Core area lower left (60.000, 60.000) snapped to (60.260, 62.560). -Running 'OpenROAD.DumpRCValues' at 'openlane/openframe_project_wrapper/runs/final/10-openroad-dumprcvalues'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/10-openroad-dumprcvalues/openroad-dumprcvalues.log'[/repr.filename]… -Running 'Odb.CheckMacroAntennaProperties' at 'openlane/openframe_project_wrapper/runs/final/11-odb-checkmacroantennaproperties'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/11-odb-checkmacroantennaproperties/odb-checkmacroantennaproperties.log'[/repr.filename]… -Running 'Odb.SetPowerConnections' at 'openlane/openframe_project_wrapper/runs/final/12-odb-setpowerconnections'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/12-odb-setpowerconnections/odb-setpowerconnections.log'[/repr.filename]… -Running 'Odb.ManualMacroPlacement' at 'openlane/openframe_project_wrapper/runs/final/13-odb-manualmacroplacement'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/13-odb-manualmacroplacement/odb-manualmacroplacement.log'[/repr.filename]… -Running 'OpenROAD.CutRows' at 'openlane/openframe_project_wrapper/runs/final/14-openroad-cutrows'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/14-openroad-cutrows/openroad-cutrows.log'[/repr.filename]… +Running 'OpenROAD.DumpRCValues' at 'openlane/openframe_project_wrapper/runs/full3/10-openroad-dumprcvalues'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/10-openroad-dumprcvalues/openroad-dumprcvalues.log'[/repr.filename]… +Running 'Odb.CheckMacroAntennaProperties' at 'openlane/openframe_project_wrapper/runs/full3/11-odb-checkmacroantennaproperties'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/11-odb-checkmacroantennaproperties/odb-checkmacroantennaproperties.log'[/repr.filename]… +Running 'Odb.SetPowerConnections' at 'openlane/openframe_project_wrapper/runs/full3/12-odb-setpowerconnections'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/12-odb-setpowerconnections/odb-setpowerconnections.log'[/repr.filename]… +Running 'Odb.ManualMacroPlacement' at 'openlane/openframe_project_wrapper/runs/full3/13-odb-manualmacroplacement'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/13-odb-manualmacroplacement/odb-manualmacroplacement.log'[/repr.filename]… +Running 'OpenROAD.CutRows' at 'openlane/openframe_project_wrapper/runs/full3/14-openroad-cutrows'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/14-openroad-cutrows/openroad-cutrows.log'[/repr.filename]… [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0419] transition time can not be specified for virtual clocks. [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated. Gating variable for step 'OpenROAD.TapEndcapInsertion' set to 'False'- the step will be skipped. Skipping step 'Tap/Decap Insertion'… -Running 'Odb.AddPDNObstructions' at 'openlane/openframe_project_wrapper/runs/final/15-odb-addpdnobstructions'… +Running 'Odb.AddPDNObstructions' at 'openlane/openframe_project_wrapper/runs/full3/15-odb-addpdnobstructions'… 'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddPDNObstructions'… -Running 'Odb.ApplyDEFTemplate' at 'openlane/openframe_project_wrapper/runs/final/16-odb-applydeftemplate'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/16-odb-applydeftemplate/odb-applydeftemplate.log'[/repr.filename]… +Running 'Odb.ApplyDEFTemplate' at 'openlane/openframe_project_wrapper/runs/full3/16-odb-applydeftemplate'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/16-odb-applydeftemplate/odb-applydeftemplate.log'[/repr.filename]… [ODB-0293] TECHNOLOGY is ignored [ODB-0293] TECHNOLOGY is ignored -Running 'OpenROAD.GeneratePDN' at 'openlane/openframe_project_wrapper/runs/final/17-openroad-generatepdn'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/17-openroad-generatepdn/openroad-generatepdn.log'[/repr.filename]… +Running 'OpenROAD.GeneratePDN' at 'openlane/openframe_project_wrapper/runs/full3/17-openroad-generatepdn'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/17-openroad-generatepdn/openroad-generatepdn.log'[/repr.filename]… [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0419] transition time can not be specified for virtual clocks. [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated. -Running 'Odb.RemovePDNObstructions' at 'openlane/openframe_project_wrapper/runs/final/18-odb-removepdnobstructions'… +Running 'Odb.RemovePDNObstructions' at 'openlane/openframe_project_wrapper/runs/full3/18-odb-removepdnobstructions'… 'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemovePDNObstructions'… -Running 'Odb.AddRoutingObstructions' at 'openlane/openframe_project_wrapper/runs/final/19-odb-addroutingobstructions'… +Running 'Odb.AddRoutingObstructions' at 'openlane/openframe_project_wrapper/runs/full3/19-odb-addroutingobstructions'… 'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddRoutingObstructions'… -Running 'OpenROAD.GlobalPlacementSkipIO' at 'openlane/openframe_project_wrapper/runs/final/20-openroad-globalplacementskipio'… -I/O pins were loaded from /home/ubuntu/repos/openframe_user_project/openlane/openframe_project_wrapper/fixed_dont_change/openframe_project_wrapper.def. Returning state unaltered… -Running 'OpenROAD.IOPlacement' at 'openlane/openframe_project_wrapper/runs/final/21-openroad-ioplacement'… -I/O pins were loaded from /home/ubuntu/repos/openframe_user_project/openlane/openframe_project_wrapper/fixed_dont_change/openframe_project_wrapper.def. Skipping OpenROAD.IOPlacement… -Running 'Odb.CustomIOPlacement' at 'openlane/openframe_project_wrapper/runs/final/22-odb-customioplacement'… +Running 'OpenROAD.GlobalPlacementSkipIO' at 'openlane/openframe_project_wrapper/runs/full3/20-openroad-globalplacementskipio'… +I/O pins were loaded from /home/ubuntu/repos/of-2dom/openlane/openframe_project_wrapper/fixed_dont_change/openframe_project_wrapper.def. Returning state unaltered… +Running 'OpenROAD.IOPlacement' at 'openlane/openframe_project_wrapper/runs/full3/21-openroad-ioplacement'… +I/O pins were loaded from /home/ubuntu/repos/of-2dom/openlane/openframe_project_wrapper/fixed_dont_change/openframe_project_wrapper.def. Skipping OpenROAD.IOPlacement… +Running 'Odb.CustomIOPlacement' at 'openlane/openframe_project_wrapper/runs/full3/22-odb-customioplacement'… No custom I/O placement file configured, skipping 'Odb.CustomIOPlacement'… -Running 'OpenROAD.GlobalPlacement' at 'openlane/openframe_project_wrapper/runs/final/23-openroad-globalplacement'… -'PL_TARGET_DENSITY_PCT' not explicitly set, using dynamically calculated target density: 14.9493600… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/23-openroad-globalplacement/openroad-globalplacement.log'[/repr.filename]… +Running 'OpenROAD.GlobalPlacement' at 'openlane/openframe_project_wrapper/runs/full3/23-openroad-globalplacement'… +'PL_TARGET_DENSITY_PCT' not explicitly set, using dynamically calculated target density: 19.8987100… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/23-openroad-globalplacement/openroad-globalplacement.log'[/repr.filename]… [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0419] transition time can not be specified for virtual clocks. [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated. -Running 'Odb.WriteVerilogHeader' at 'openlane/openframe_project_wrapper/runs/final/24-odb-writeverilogheader'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/24-odb-writeverilogheader/odb-writeverilogheader.log'[/repr.filename]… -Running 'Checker.PowerGridViolations' at 'openlane/openframe_project_wrapper/runs/final/25-checker-powergridviolations'… +Running 'Odb.WriteVerilogHeader' at 'openlane/openframe_project_wrapper/runs/full3/24-odb-writeverilogheader'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/24-odb-writeverilogheader/odb-writeverilogheader.log'[/repr.filename]… +Running 'Checker.PowerGridViolations' at 'openlane/openframe_project_wrapper/runs/full3/25-checker-powergridviolations'… Check for power grid violations (as reported by OpenROAD PSM- you may ignore these if LVS passes) clear. -Running 'OpenROAD.STAMidPNR' at 'openlane/openframe_project_wrapper/runs/final/26-openroad-stamidpnr'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/26-openroad-stamidpnr/openroad-stamidpnr.log'[/repr.filename]… +Running 'OpenROAD.STAMidPNR' at 'openlane/openframe_project_wrapper/runs/full3/26-openroad-stamidpnr'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/26-openroad-stamidpnr/openroad-stamidpnr.log'[/repr.filename]… [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0419] transition time can not be specified for virtual clocks. [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated. Gating variable for step 'OpenROAD.RepairDesignPostGPL' set to 'False'- the step will be skipped. Skipping step 'Repair Design (Post-Global Placement)'… -Running 'Odb.ManualGlobalPlacement' at 'openlane/openframe_project_wrapper/runs/final/27-odb-manualglobalplacement'… +Running 'Odb.ManualGlobalPlacement' at 'openlane/openframe_project_wrapper/runs/full3/27-odb-manualglobalplacement'… 'MANUAL_GLOBAL_PLACEMENTS' not set. Skipping 'Odb.ManualGlobalPlacement'… -Running 'OpenROAD.DetailedPlacement' at 'openlane/openframe_project_wrapper/runs/final/28-openroad-detailedplacement'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/28-openroad-detailedplacement/openroad-detailedplacement.log'[/repr.filename]… +Running 'OpenROAD.DetailedPlacement' at 'openlane/openframe_project_wrapper/runs/full3/28-openroad-detailedplacement'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/28-openroad-detailedplacement/openroad-detailedplacement.log'[/repr.filename]… [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0419] transition time can not be specified for virtual clocks. [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated. Gating variable for step 'OpenROAD.CTS' set to 'False'- the step will be skipped. Skipping step 'Clock Tree Synthesis'… -Running 'OpenROAD.STAMidPNR-1' at 'openlane/openframe_project_wrapper/runs/final/29-openroad-stamidpnr-1'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/29-openroad-stamidpnr-1/openroad-stamidpnr-1.log'[/repr.filename]… +Running 'OpenROAD.STAMidPNR-1' at 'openlane/openframe_project_wrapper/runs/full3/29-openroad-stamidpnr-1'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/29-openroad-stamidpnr-1/openroad-stamidpnr-1.log'[/repr.filename]… [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0419] transition time can not be specified for virtual clocks. [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated. Gating variable for step 'OpenROAD.ResizerTimingPostCTS' set to 'False'- the step will be skipped. Skipping step 'Resizer Timing Optimizations (Post-Clock Tree Synthesis)'… -Running 'OpenROAD.STAMidPNR-2' at 'openlane/openframe_project_wrapper/runs/final/30-openroad-stamidpnr-2'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/30-openroad-stamidpnr-2/openroad-stamidpnr-2.log'[/repr.filename]… +Running 'OpenROAD.STAMidPNR-2' at 'openlane/openframe_project_wrapper/runs/full3/30-openroad-stamidpnr-2'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/30-openroad-stamidpnr-2/openroad-stamidpnr-2.log'[/repr.filename]… [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0419] transition time can not be specified for virtual clocks. [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated. -Running 'OpenROAD.GlobalRouting' at 'openlane/openframe_project_wrapper/runs/final/31-openroad-globalrouting'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/31-openroad-globalrouting/openroad-globalrouting.log'[/repr.filename]… +Running 'OpenROAD.GlobalRouting' at 'openlane/openframe_project_wrapper/runs/full3/31-openroad-globalrouting'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/31-openroad-globalrouting/openroad-globalrouting.log'[/repr.filename]… [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0419] transition time can not be specified for virtual clocks. @@ -2183,42 +2205,54 @@ Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/fi [GRT-0036] Pin gpio_loopback_one[23] is outside die area. [GRT-0036] Pin gpio_inp_dis[23] is outside die area. [GRT-0036] Pin gpio_inp_dis[23] is outside die area. -[GRT-0036] Pin gpio_oeb[24] is outside die area. -[GRT-0036] Pin gpio_oeb[24] is outside die area. [GRT-0036] Pin gpio_loopback_one[24] is outside die area. [GRT-0036] Pin gpio_loopback_one[24] is outside die area. [GRT-0036] Pin gpio_inp_dis[24] is outside die area. [GRT-0036] Pin gpio_inp_dis[24] is outside die area. -[GRT-0036] Pin gpio_oeb[25] is outside die area. -[GRT-0036] Pin gpio_oeb[25] is outside die area. +[GRT-0036] Pin gpio_dm2[24] is outside die area. +[GRT-0036] Pin gpio_dm2[24] is outside die area. +[GRT-0036] Pin gpio_dm1[24] is outside die area. +[GRT-0036] Pin gpio_dm1[24] is outside die area. [GRT-0036] Pin gpio_loopback_one[25] is outside die area. [GRT-0036] Pin gpio_loopback_one[25] is outside die area. [GRT-0036] Pin gpio_inp_dis[25] is outside die area. [GRT-0036] Pin gpio_inp_dis[25] is outside die area. -[GRT-0036] Pin gpio_oeb[26] is outside die area. -[GRT-0036] Pin gpio_oeb[26] is outside die area. +[GRT-0036] Pin gpio_dm2[25] is outside die area. +[GRT-0036] Pin gpio_dm2[25] is outside die area. +[GRT-0036] Pin gpio_dm1[25] is outside die area. +[GRT-0036] Pin gpio_dm1[25] is outside die area. [GRT-0036] Pin gpio_loopback_one[26] is outside die area. [GRT-0036] Pin gpio_loopback_one[26] is outside die area. [GRT-0036] Pin gpio_inp_dis[26] is outside die area. [GRT-0036] Pin gpio_inp_dis[26] is outside die area. -[GRT-0036] Pin gpio_oeb[27] is outside die area. -[GRT-0036] Pin gpio_oeb[27] is outside die area. +[GRT-0036] Pin gpio_dm2[26] is outside die area. +[GRT-0036] Pin gpio_dm2[26] is outside die area. +[GRT-0036] Pin gpio_dm1[26] is outside die area. +[GRT-0036] Pin gpio_dm1[26] is outside die area. [GRT-0036] Pin gpio_loopback_one[27] is outside die area. [GRT-0036] Pin gpio_loopback_one[27] is outside die area. [GRT-0036] Pin gpio_inp_dis[27] is outside die area. [GRT-0036] Pin gpio_inp_dis[27] is outside die area. -[GRT-0036] Pin gpio_oeb[28] is outside die area. -[GRT-0036] Pin gpio_oeb[28] is outside die area. +[GRT-0036] Pin gpio_dm2[27] is outside die area. +[GRT-0036] Pin gpio_dm2[27] is outside die area. +[GRT-0036] Pin gpio_dm1[27] is outside die area. +[GRT-0036] Pin gpio_dm1[27] is outside die area. [GRT-0036] Pin gpio_loopback_one[28] is outside die area. [GRT-0036] Pin gpio_loopback_one[28] is outside die area. [GRT-0036] Pin gpio_inp_dis[28] is outside die area. [GRT-0036] Pin gpio_inp_dis[28] is outside die area. -[GRT-0036] Pin gpio_oeb[29] is outside die area. -[GRT-0036] Pin gpio_oeb[29] is outside die area. +[GRT-0036] Pin gpio_dm2[28] is outside die area. +[GRT-0036] Pin gpio_dm2[28] is outside die area. +[GRT-0036] Pin gpio_dm1[28] is outside die area. +[GRT-0036] Pin gpio_dm1[28] is outside die area. [GRT-0036] Pin gpio_loopback_one[29] is outside die area. [GRT-0036] Pin gpio_loopback_one[29] is outside die area. [GRT-0036] Pin gpio_inp_dis[29] is outside die area. [GRT-0036] Pin gpio_inp_dis[29] is outside die area. +[GRT-0036] Pin gpio_dm2[29] is outside die area. +[GRT-0036] Pin gpio_dm2[29] is outside die area. +[GRT-0036] Pin gpio_dm1[29] is outside die area. +[GRT-0036] Pin gpio_dm1[29] is outside die area. [GRT-0036] Pin gpio_loopback_one[2] is outside die area. [GRT-0036] Pin gpio_loopback_one[2] is outside die area. [GRT-0036] Pin gpio_inp_dis[2] is outside die area. @@ -2227,36 +2261,46 @@ Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/fi [GRT-0036] Pin gpio_dm2[2] is outside die area. [GRT-0036] Pin gpio_dm1[2] is outside die area. [GRT-0036] Pin gpio_dm1[2] is outside die area. -[GRT-0036] Pin gpio_oeb[30] is outside die area. -[GRT-0036] Pin gpio_oeb[30] is outside die area. [GRT-0036] Pin gpio_loopback_one[30] is outside die area. [GRT-0036] Pin gpio_loopback_one[30] is outside die area. [GRT-0036] Pin gpio_inp_dis[30] is outside die area. [GRT-0036] Pin gpio_inp_dis[30] is outside die area. -[GRT-0036] Pin gpio_oeb[31] is outside die area. -[GRT-0036] Pin gpio_oeb[31] is outside die area. +[GRT-0036] Pin gpio_dm2[30] is outside die area. +[GRT-0036] Pin gpio_dm2[30] is outside die area. +[GRT-0036] Pin gpio_dm1[30] is outside die area. +[GRT-0036] Pin gpio_dm1[30] is outside die area. [GRT-0036] Pin gpio_loopback_one[31] is outside die area. [GRT-0036] Pin gpio_loopback_one[31] is outside die area. [GRT-0036] Pin gpio_inp_dis[31] is outside die area. [GRT-0036] Pin gpio_inp_dis[31] is outside die area. -[GRT-0036] Pin gpio_oeb[32] is outside die area. -[GRT-0036] Pin gpio_oeb[32] is outside die area. +[GRT-0036] Pin gpio_dm2[31] is outside die area. +[GRT-0036] Pin gpio_dm2[31] is outside die area. +[GRT-0036] Pin gpio_dm1[31] is outside die area. +[GRT-0036] Pin gpio_dm1[31] is outside die area. [GRT-0036] Pin gpio_loopback_one[32] is outside die area. [GRT-0036] Pin gpio_loopback_one[32] is outside die area. [GRT-0036] Pin gpio_inp_dis[32] is outside die area. [GRT-0036] Pin gpio_inp_dis[32] is outside die area. -[GRT-0036] Pin gpio_oeb[33] is outside die area. -[GRT-0036] Pin gpio_oeb[33] is outside die area. +[GRT-0036] Pin gpio_dm2[32] is outside die area. +[GRT-0036] Pin gpio_dm2[32] is outside die area. +[GRT-0036] Pin gpio_dm1[32] is outside die area. +[GRT-0036] Pin gpio_dm1[32] is outside die area. [GRT-0036] Pin gpio_loopback_one[33] is outside die area. [GRT-0036] Pin gpio_loopback_one[33] is outside die area. [GRT-0036] Pin gpio_inp_dis[33] is outside die area. [GRT-0036] Pin gpio_inp_dis[33] is outside die area. -[GRT-0036] Pin gpio_oeb[34] is outside die area. -[GRT-0036] Pin gpio_oeb[34] is outside die area. +[GRT-0036] Pin gpio_dm2[33] is outside die area. +[GRT-0036] Pin gpio_dm2[33] is outside die area. +[GRT-0036] Pin gpio_dm1[33] is outside die area. +[GRT-0036] Pin gpio_dm1[33] is outside die area. [GRT-0036] Pin gpio_loopback_one[34] is outside die area. [GRT-0036] Pin gpio_loopback_one[34] is outside die area. [GRT-0036] Pin gpio_inp_dis[34] is outside die area. [GRT-0036] Pin gpio_inp_dis[34] is outside die area. +[GRT-0036] Pin gpio_dm2[34] is outside die area. +[GRT-0036] Pin gpio_dm2[34] is outside die area. +[GRT-0036] Pin gpio_dm1[34] is outside die area. +[GRT-0036] Pin gpio_dm1[34] is outside die area. [GRT-0036] Pin gpio_oeb[35] is outside die area. [GRT-0036] Pin gpio_oeb[35] is outside die area. [GRT-0036] Pin gpio_loopback_one[35] is outside die area. @@ -2703,38 +2747,16 @@ Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/fi [GRT-0036] Pin gpio_dm2[22] is outside die area. [GRT-0036] Pin gpio_dm1[22] is outside die area. [GRT-0036] Pin gpio_dm1[22] is outside die area. -[GRT-0036] Pin gpio_dm0[22] is outside die area. -[GRT-0036] Pin gpio_dm0[22] is outside die area. -[GRT-0036] Pin gpio_analog_sel[22] is outside die area. -[GRT-0036] Pin gpio_analog_sel[22] is outside die area. -[GRT-0036] Pin gpio_analog_pol[22] is outside die area. -[GRT-0036] Pin gpio_analog_pol[22] is outside die area. -[GRT-0036] Pin gpio_analog_en[22] is outside die area. -[GRT-0036] Pin gpio_analog_en[22] is outside die area. -[GRT-0036] Pin gpio_vtrip_sel[23] is outside die area. -[GRT-0036] Pin gpio_vtrip_sel[23] is outside die area. -[GRT-0036] Pin gpio_slow_sel[23] is outside die area. -[GRT-0036] Pin gpio_slow_sel[23] is outside die area. -[GRT-0036] Pin gpio_out[23] is outside die area. -[GRT-0036] Pin gpio_out[23] is outside die area. -[GRT-0036] Pin gpio_loopback_zero[23] is outside die area. -[GRT-0036] Pin gpio_loopback_zero[23] is outside die area. -[GRT-0036] Pin gpio_ib_mode_sel[23] is outside die area. -[GRT-0036] Pin gpio_ib_mode_sel[23] is outside die area. -[GRT-0036] Pin gpio_holdover[23] is outside die area. -[GRT-0036] Pin gpio_holdover[23] is outside die area. -[GRT-0036] Pin gpio_dm2[23] is outside die area. -[GRT-0036] Pin gpio_dm2[23] is outside die area. [GRT-0036] message limit (1000) reached. This message will no longer print. -Running 'OpenROAD.CheckAntennas' at 'openlane/openframe_project_wrapper/runs/final/32-openroad-checkantennas'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/32-openroad-checkantennas/openroad-checkantennas.log'[/repr.filename]… +Running 'OpenROAD.CheckAntennas' at 'openlane/openframe_project_wrapper/runs/full3/32-openroad-checkantennas'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/32-openroad-checkantennas/openroad-checkantennas.log'[/repr.filename]… [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0419] transition time can not be specified for virtual clocks. [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated. Gating variable for step 'OpenROAD.RepairDesignPostGRT' set to 'False'- the step will be skipped. Skipping step 'Repair Design (Post-Global Routing)'… -Running 'Odb.DiodesOnPorts' at 'openlane/openframe_project_wrapper/runs/final/33-odb-diodesonports'… +Running 'Odb.DiodesOnPorts' at 'openlane/openframe_project_wrapper/runs/full3/33-odb-diodesonports'… 'DIODE_ON_PORTS' is set to 'none': skipping 'Odb.DiodesOnPorts'… Gating variable for step 'Odb.HeuristicDiodeInsertion' set to 'False'- the step will be skipped. Skipping step 'Heuristic Diode Insertion'… @@ -2742,15 +2764,15 @@ Gating variable for step 'OpenROAD.RepairAntennas' set to 'False'- the step will Skipping step 'Antenna Repair'… Gating variable for step 'OpenROAD.ResizerTimingPostGRT' set to 'False'- the step will be skipped. Skipping step 'Resizer Timing Optimizations (Post-Global Routing)'… -Running 'OpenROAD.STAMidPNR-3' at 'openlane/openframe_project_wrapper/runs/final/34-openroad-stamidpnr-3'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/34-openroad-stamidpnr-3/openroad-stamidpnr-3.log'[/repr.filename]… +Running 'OpenROAD.STAMidPNR-3' at 'openlane/openframe_project_wrapper/runs/full3/34-openroad-stamidpnr-3'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/34-openroad-stamidpnr-3/openroad-stamidpnr-3.log'[/repr.filename]… [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0419] transition time can not be specified for virtual clocks. [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated. -Running 'OpenROAD.DetailedRouting' at 'openlane/openframe_project_wrapper/runs/final/35-openroad-detailedrouting'… +Running 'OpenROAD.DetailedRouting' at 'openlane/openframe_project_wrapper/runs/full3/35-openroad-detailedrouting'… Running TritonRoute with 4 threads… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/35-openroad-detailedrouting/openroad-detailedrouting.log'[/repr.filename]… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/35-openroad-detailedrouting/openroad-detailedrouting.log'[/repr.filename]… [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0419] transition time can not be specified for virtual clocks. @@ -2793,122 +2815,247 @@ Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/fi [DRT-0422] No routing tracks pass through the center of Term gpio_loopback_zero[35]. [DRT-0422] No routing tracks pass through the center of Term gpio_loopback_zero[36]. [DRT-0422] No routing tracks pass through the center of Term gpio_loopback_zero[37]. -Running 'Odb.RemoveRoutingObstructions' at 'openlane/openframe_project_wrapper/runs/final/36-odb-removeroutingobstructions'… +Running 'Odb.RemoveRoutingObstructions' at 'openlane/openframe_project_wrapper/runs/full3/36-odb-removeroutingobstructions'… 'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemoveRoutingObstructions'… -Running 'OpenROAD.CheckAntennas-1' at 'openlane/openframe_project_wrapper/runs/final/37-openroad-checkantennas-1'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/37-openroad-checkantennas-1/openroad-checkantennas-1.log'[/repr.filename]… +Running 'OpenROAD.CheckAntennas-1' at 'openlane/openframe_project_wrapper/runs/full3/37-openroad-checkantennas-1'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/37-openroad-checkantennas-1/openroad-checkantennas-1.log'[/repr.filename]… [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0419] transition time can not be specified for virtual clocks. [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated. -Running 'Checker.TrDRC' at 'openlane/openframe_project_wrapper/runs/final/38-checker-trdrc'… +Running 'Checker.TrDRC' at 'openlane/openframe_project_wrapper/runs/full3/38-checker-trdrc'… Check for Routing DRC errors clear. -Running 'Odb.ReportDisconnectedPins' at 'openlane/openframe_project_wrapper/runs/final/39-odb-reportdisconnectedpins'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/39-odb-reportdisconnectedpins/odb-reportdisconnectedpins.log'[/repr.filename]… -Running 'Checker.DisconnectedPins' at 'openlane/openframe_project_wrapper/runs/final/40-checker-disconnectedpins'… +Running 'Odb.ReportDisconnectedPins' at 'openlane/openframe_project_wrapper/runs/full3/39-odb-reportdisconnectedpins'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/39-odb-reportdisconnectedpins/odb-reportdisconnectedpins.log'[/repr.filename]… +Running 'Checker.DisconnectedPins' at 'openlane/openframe_project_wrapper/runs/full3/40-checker-disconnectedpins'… Check for critical disconnected pins clear. -Running 'Odb.ReportWireLength' at 'openlane/openframe_project_wrapper/runs/final/41-odb-reportwirelength'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/41-odb-reportwirelength/odb-reportwirelength.log'[/repr.filename]… -Running 'Checker.WireLength' at 'openlane/openframe_project_wrapper/runs/final/42-checker-wirelength'… +Running 'Odb.ReportWireLength' at 'openlane/openframe_project_wrapper/runs/full3/41-odb-reportwirelength'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/41-odb-reportwirelength/odb-reportwirelength.log'[/repr.filename]… +Running 'Checker.WireLength' at 'openlane/openframe_project_wrapper/runs/full3/42-checker-wirelength'… Threshold for Threshold-surpassing long wires is not set. The checker will be skipped. Gating variable for step 'OpenROAD.FillInsertion' set to 'False'- the step will be skipped. Skipping step 'Fill Insertion'… -Running 'Odb.CellFrequencyTables' at 'openlane/openframe_project_wrapper/runs/final/43-odb-cellfrequencytables'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/43-odb-cellfrequencytables/buffer_list.txt'[/repr.filename]… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/43-odb-cellfrequencytables/odb-cellfrequencytables.log'[/repr.filename]… -Running 'OpenROAD.RCX' at 'openlane/openframe_project_wrapper/runs/final/44-openroad-rcx'… -Running RCX for corners matching nom_* (/home/ubuntu/repos/openframe_user_project/openlane/openframe_project_wrapper/runs/final/44-openroad-rcx/nom/rcx.log)… -Running RCX for corners matching min_* (/home/ubuntu/repos/openframe_user_project/openlane/openframe_project_wrapper/runs/final/44-openroad-rcx/min/rcx.log)… -Running RCX for corners matching max_* (/home/ubuntu/repos/openframe_user_project/openlane/openframe_project_wrapper/runs/final/44-openroad-rcx/max/rcx.log)… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/44-openroad-rcx/min/rcx.log'[/repr.filename]… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/44-openroad-rcx/max/rcx.log'[/repr.filename]… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/44-openroad-rcx/nom/rcx.log'[/repr.filename]… +Running 'Odb.CellFrequencyTables' at 'openlane/openframe_project_wrapper/runs/full3/43-odb-cellfrequencytables'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/43-odb-cellfrequencytables/buffer_list.txt'[/repr.filename]… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/43-odb-cellfrequencytables/odb-cellfrequencytables.log'[/repr.filename]… +Running 'OpenROAD.RCX' at 'openlane/openframe_project_wrapper/runs/full3/44-openroad-rcx'… +Running RCX for corners matching nom_* (/home/ubuntu/repos/of-2dom/openlane/openframe_project_wrapper/runs/full3/44-openroad-rcx/nom/rcx.log)… +Running RCX for corners matching min_* (/home/ubuntu/repos/of-2dom/openlane/openframe_project_wrapper/runs/full3/44-openroad-rcx/min/rcx.log)… +Running RCX for corners matching max_* (/home/ubuntu/repos/of-2dom/openlane/openframe_project_wrapper/runs/full3/44-openroad-rcx/max/rcx.log)… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/44-openroad-rcx/max/rcx.log'[/repr.filename]… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/44-openroad-rcx/nom/rcx.log'[/repr.filename]… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/44-openroad-rcx/min/rcx.log'[/repr.filename]… +Finished RCX for corners matching nom_*. Finished RCX for corners matching min_*. Finished RCX for corners matching max_*. -Finished RCX for corners matching nom_*. -Running 'OpenROAD.STAPostPNR' at 'openlane/openframe_project_wrapper/runs/final/45-openroad-stapostpnr'… +Running 'OpenROAD.STAPostPNR' at 'openlane/openframe_project_wrapper/runs/full3/45-openroad-stapostpnr'… Starting STA for the nom_tt_025C_1v80 timing corner… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/45-openroad-stapostpnr/nom_tt_025C_1v80/sta.log'[/repr.filename]… Starting STA for the nom_ss_100C_1v60 timing corner… Starting STA for the nom_ff_n40C_1v95 timing corner… Starting STA for the min_tt_025C_1v80 timing corner… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/45-openroad-stapostpnr/nom_ss_100C_1v60/sta.log'[/repr.filename]… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/45-openroad-stapostpnr/min_tt_025C_1v80/sta.log'[/repr.filename]… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/45-openroad-stapostpnr/nom_ff_n40C_1v95/sta.log'[/repr.filename]… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/45-openroad-stapostpnr/min_tt_025C_1v80/sta.log'[/repr.filename]… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/45-openroad-stapostpnr/nom_tt_025C_1v80/sta.log'[/repr.filename]… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/45-openroad-stapostpnr/nom_ff_n40C_1v95/sta.log'[/repr.filename]… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/45-openroad-stapostpnr/nom_ss_100C_1v60/sta.log'[/repr.filename]… +Finished STA for the nom_ff_n40C_1v95 timing corner. +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/45-openroad-stapostpnr/nom_ff_n40C_1v95/filter_unannotated.log'[/repr.filename]… Finished STA for the min_tt_025C_1v80 timing corner. -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/45-openroad-stapostpnr/min_tt_025C_1v80/filter_unannotated.log'[/repr.filename]… -Finished STA for the nom_ss_100C_1v60 timing corner. -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/45-openroad-stapostpnr/nom_ss_100C_1v60/filter_unannotated.log'[/repr.filename]… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/45-openroad-stapostpnr/min_tt_025C_1v80/filter_unannotated.log'[/repr.filename]… Finished STA for the nom_tt_025C_1v80 timing corner. -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/45-openroad-stapostpnr/nom_tt_025C_1v80/filter_unannotated.log'[/repr.filename]… -Finished STA for the nom_ff_n40C_1v95 timing corner. -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/45-openroad-stapostpnr/nom_ff_n40C_1v95/filter_unannotated.log'[/repr.filename]… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/45-openroad-stapostpnr/nom_tt_025C_1v80/filter_unannotated.log'[/repr.filename]… +Finished STA for the nom_ss_100C_1v60 timing corner. +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/45-openroad-stapostpnr/nom_ss_100C_1v60/filter_unannotated.log'[/repr.filename]… Starting STA for the min_ss_100C_1v60 timing corner… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/45-openroad-stapostpnr/min_ss_100C_1v60/sta.log'[/repr.filename]… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/45-openroad-stapostpnr/min_ss_100C_1v60/sta.log'[/repr.filename]… Starting STA for the min_ff_n40C_1v95 timing corner… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/45-openroad-stapostpnr/min_ff_n40C_1v95/sta.log'[/repr.filename]… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/45-openroad-stapostpnr/min_ff_n40C_1v95/sta.log'[/repr.filename]… Starting STA for the max_tt_025C_1v80 timing corner… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/45-openroad-stapostpnr/max_tt_025C_1v80/sta.log'[/repr.filename]… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/45-openroad-stapostpnr/max_tt_025C_1v80/sta.log'[/repr.filename]… Starting STA for the max_ss_100C_1v60 timing corner… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/45-openroad-stapostpnr/max_ss_100C_1v60/sta.log'[/repr.filename]… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/45-openroad-stapostpnr/max_ss_100C_1v60/sta.log'[/repr.filename]… Finished STA for the min_ss_100C_1v60 timing corner. -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/45-openroad-stapostpnr/min_ss_100C_1v60/filter_unannotated.log'[/repr.filename]… -Finished STA for the min_ff_n40C_1v95 timing corner. -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/45-openroad-stapostpnr/min_ff_n40C_1v95/filter_unannotated.log'[/repr.filename]… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/45-openroad-stapostpnr/min_ss_100C_1v60/filter_unannotated.log'[/repr.filename]… Finished STA for the max_tt_025C_1v80 timing corner. -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/45-openroad-stapostpnr/max_tt_025C_1v80/filter_unannotated.log'[/repr.filename]… -Finished STA for the max_ss_100C_1v60 timing corner. -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/45-openroad-stapostpnr/max_ss_100C_1v60/filter_unannotated.log'[/repr.filename]… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/45-openroad-stapostpnr/max_tt_025C_1v80/filter_unannotated.log'[/repr.filename]… Starting STA for the max_ff_n40C_1v95 timing corner… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/45-openroad-stapostpnr/max_ff_n40C_1v95/sta.log'[/repr.filename]… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/45-openroad-stapostpnr/max_ff_n40C_1v95/sta.log'[/repr.filename]… +Finished STA for the min_ff_n40C_1v95 timing corner. +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/45-openroad-stapostpnr/min_ff_n40C_1v95/filter_unannotated.log'[/repr.filename]… +Finished STA for the max_ss_100C_1v60 timing corner. +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/45-openroad-stapostpnr/max_ss_100C_1v60/filter_unannotated.log'[/repr.filename]… Finished STA for the max_ff_n40C_1v95 timing corner. -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/45-openroad-stapostpnr/max_ff_n40C_1v95/filter_unannotated.log'[/repr.filename]… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/45-openroad-stapostpnr/max_ff_n40C_1v95/filter_unannotated.log'[/repr.filename]… Gating variable for step 'OpenROAD.IRDropReport' set to 'False'- the step will be skipped. Skipping step 'IR Drop Report'… -Running 'Magic.StreamOut' at 'openlane/openframe_project_wrapper/runs/final/46-magic-streamout'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/46-magic-streamout/user_proj_timer.get_bbox.log'[/repr.filename]… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/46-magic-streamout/magic-streamout.log'[/repr.filename]… -Running 'KLayout.StreamOut' at 'openlane/openframe_project_wrapper/runs/final/47-klayout-streamout'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/47-klayout-streamout/klayout-streamout.log'[/repr.filename]… -Running 'KLayout.Render' at 'openlane/openframe_project_wrapper/runs/final/48-klayout-render'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/48-klayout-render/klayout-render.log'[/repr.filename]… -Running 'Magic.WriteLEF' at 'openlane/openframe_project_wrapper/runs/final/49-magic-writelef'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/49-magic-writelef/magic-writelef.log'[/repr.filename]… -Running 'Odb.CheckDesignAntennaProperties' at 'openlane/openframe_project_wrapper/runs/final/50-odb-checkdesignantennaproperties'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/50-odb-checkdesignantennaproperties/odb-checkdesignantennaproperties.log'[/repr.filename]… +Running 'Magic.StreamOut' at 'openlane/openframe_project_wrapper/runs/full3/46-magic-streamout'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/46-magic-streamout/user_proj_timer.get_bbox.log'[/repr.filename]… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/46-magic-streamout/magic-streamout.log'[/repr.filename]… +Running 'KLayout.StreamOut' at 'openlane/openframe_project_wrapper/runs/full3/47-klayout-streamout'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/47-klayout-streamout/klayout-streamout.log'[/repr.filename]… +Running 'KLayout.Render' at 'openlane/openframe_project_wrapper/runs/full3/48-klayout-render'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/48-klayout-render/klayout-render.log'[/repr.filename]… +Running 'Magic.WriteLEF' at 'openlane/openframe_project_wrapper/runs/full3/49-magic-writelef'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/49-magic-writelef/magic-writelef.log'[/repr.filename]… +Running 'Odb.CheckDesignAntennaProperties' at 'openlane/openframe_project_wrapper/runs/full3/50-odb-checkdesignantennaproperties'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/50-odb-checkdesignantennaproperties/odb-checkdesignantennaproperties.log'[/repr.filename]… Cell 'openframe_project_wrapper' has (88) inout pin(s) without antenna gate information not antenna diffusion information. They might be disconnected. Cell 'openframe_project_wrapper' has (211) input pin(s) without antenna gate information. They might not be connected to a gate. -Cell 'openframe_project_wrapper' has (561) output pin(s) without antenna diffusion information. They might not be driven. -Running 'KLayout.XOR' at 'openlane/openframe_project_wrapper/runs/final/51-klayout-xor'… +Cell 'openframe_project_wrapper' has (550) output pin(s) without antenna diffusion information. They might not be driven. +Running 'KLayout.XOR' at 'openlane/openframe_project_wrapper/runs/full3/51-klayout-xor'… Running XOR with 4 threads… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/51-klayout-xor/klayout-xor.log'[/repr.filename]… -Running 'Checker.XOR' at 'openlane/openframe_project_wrapper/runs/final/52-checker-xor'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/51-klayout-xor/klayout-xor.log'[/repr.filename]… +Running 'Checker.XOR' at 'openlane/openframe_project_wrapper/runs/full3/52-checker-xor'… Check for XOR differences clear. -Running 'Magic.DRC' at 'openlane/openframe_project_wrapper/runs/final/53-magic-drc'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/53-magic-drc/magic-drc.log'[/repr.filename]… -Running 'KLayout.DRC' at 'openlane/openframe_project_wrapper/runs/final/54-klayout-drc'… +Running 'Magic.DRC' at 'openlane/openframe_project_wrapper/runs/full3/53-magic-drc'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/53-magic-drc/magic-drc.log'[/repr.filename]… +Running 'KLayout.DRC' at 'openlane/openframe_project_wrapper/runs/full3/54-klayout-drc'… Running KLayout DRC with 4 threads… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/54-klayout-drc/klayout-drc.log'[/repr.filename]… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/54-klayout-drc/xml_drc_report_to_json.log'[/repr.filename]… -Running 'Checker.MagicDRC' at 'openlane/openframe_project_wrapper/runs/final/55-checker-magicdrc'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/54-klayout-drc/klayout-drc.log'[/repr.filename]… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/54-klayout-drc/xml_drc_report_to_json.log'[/repr.filename]… +Running 'Checker.MagicDRC' at 'openlane/openframe_project_wrapper/runs/full3/55-checker-magicdrc'… Check for Magic DRC errors clear. -Running 'Checker.KLayoutDRC' at 'openlane/openframe_project_wrapper/runs/final/56-checker-klayoutdrc'… +Running 'Checker.KLayoutDRC' at 'openlane/openframe_project_wrapper/runs/full3/56-checker-klayoutdrc'… Check for KLayout DRC errors clear. -Running 'Magic.SpiceExtraction' at 'openlane/openframe_project_wrapper/runs/final/57-magic-spiceextraction'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/57-magic-spiceextraction/magic-spiceextraction.log'[/repr.filename]… -Running 'Checker.IllegalOverlap' at 'openlane/openframe_project_wrapper/runs/final/58-checker-illegaloverlap'… +Running 'Magic.SpiceExtraction' at 'openlane/openframe_project_wrapper/runs/full3/57-magic-spiceextraction'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/57-magic-spiceextraction/magic-spiceextraction.log'[/repr.filename]… +Running 'Checker.IllegalOverlap' at 'openlane/openframe_project_wrapper/runs/full3/58-checker-illegaloverlap'… +Check for Magic Illegal Overlap errors clear. +Running 'Netgen.LVS' at 'openlane/openframe_project_wrapper/runs/full3/59-netgen-lvs'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/59-netgen-lvs/netgen-lvs.log'[/repr.filename]… +Running 'Checker.LVS' at 'openlane/openframe_project_wrapper/runs/full3/60-checker-lvs'… +4 LVS errors found. - deferred +Gating variable for step 'Yosys.EQY' set to 'False'- the step will be skipped. +Skipping step 'Equivalence Check'… +Running 'Checker.SetupViolations' at 'openlane/openframe_project_wrapper/runs/full3/61-checker-setupviolations'… +No setup violations found +Running 'Checker.HoldViolations' at 'openlane/openframe_project_wrapper/runs/full3/62-checker-holdviolations'… +No hold violations found +Running 'Checker.MaxSlewViolations' at 'openlane/openframe_project_wrapper/runs/full3/63-checker-maxslewviolations'… +Max Slew violations found in the following corners: +* max_ff_n40C_1v95 +* max_ss_100C_1v60 +* max_tt_025C_1v80 +* min_ff_n40C_1v95 +* min_ss_100C_1v60 +* min_tt_025C_1v80 +* nom_ff_n40C_1v95 +* nom_ss_100C_1v60 +* nom_tt_025C_1v80 +No max slew violations found +Running 'Checker.MaxCapViolations' at 'openlane/openframe_project_wrapper/runs/full3/64-checker-maxcapviolations'… +Max Cap violations found in the following corners: +* max_ff_n40C_1v95 +* max_ss_100C_1v60 +* max_tt_025C_1v80 +* min_ff_n40C_1v95 +* min_ss_100C_1v60 +* min_tt_025C_1v80 +* nom_ff_n40C_1v95 +* nom_ss_100C_1v60 +* nom_tt_025C_1v80 +No max cap violations found +Running 'Misc.ReportManufacturability' at 'openlane/openframe_project_wrapper/runs/full3/65-misc-reportmanufacturability'… +Saving views to '/home/ubuntu/repos/of-2dom/openlane/openframe_project_wrapper/runs/full3/final'… +Starting… +Gating variable for step 'Verilator.Lint' set to 'False'- the step will be skipped. +Skipping step 'Verilator Lint'… +Gating variable for step 'Checker.LintTimingConstructs' set to 'False'- the step will be skipped. +Skipping step 'Lint Timing Error Checker'… +Gating variable for step 'Checker.LintErrors' set to 'False'- the step will be skipped. +Skipping step 'Lint Errors Checker'… +Gating variable for step 'Checker.LintWarnings' set to 'False'- the step will be skipped. +Skipping step 'Lint Warnings Checker'… +Skipping step 'Generate JSON Header'… +Skipping step 'Synthesis'… +Skipping step 'Unmapped Cells Checker'… +Skipping step 'Yosys Synth Checks'… +Skipping step 'Netlist Assign Statement Checker'… +Skipping step 'Check SDC Files'… +Skipping step 'Check Macro Instances'… +Skipping step 'STA (Pre-PnR)'… +Skipping step 'Floorplan Init'… +Skipping step 'Dump RC Values'… +Skipping step 'Check Antenna Properties of Macros Pins in Their LEF Views'… +Skipping step 'Set Power Connections'… +Skipping step 'Manual Macro Placement'… +Skipping step 'Cut Rows'… +Gating variable for step 'OpenROAD.TapEndcapInsertion' set to 'False'- the step will be skipped. +Skipping step 'Tap/Decap Insertion'… +Skipping step 'Add PDN obstructions'… +Skipping step 'Apply DEF Template'… +Skipping step 'Generate PDN'… +Skipping step 'Remove PDN obstructions'… +Skipping step 'Add Obstructions'… +Skipping step 'Global Placement Skip IO'… +Skipping step 'I/O Placement'… +Skipping step 'Custom I/O Placement'… +Skipping step 'Global Placement'… +Skipping step 'Write Verilog Header'… +Skipping step 'Power Grid Violation Checker'… +Skipping step 'STA (Mid-PnR)'… +Gating variable for step 'OpenROAD.RepairDesignPostGPL' set to 'False'- the step will be skipped. +Skipping step 'Repair Design (Post-Global Placement)'… +Skipping step 'Manual Global Placement'… +Skipping step 'Detailed Placement'… +Gating variable for step 'OpenROAD.CTS' set to 'False'- the step will be skipped. +Skipping step 'Clock Tree Synthesis'… +Skipping step 'STA (Mid-PnR)'… +Gating variable for step 'OpenROAD.ResizerTimingPostCTS' set to 'False'- the step will be skipped. +Skipping step 'Resizer Timing Optimizations (Post-Clock Tree Synthesis)'… +Skipping step 'STA (Mid-PnR)'… +Skipping step 'Global Routing'… +Skipping step 'Check Antennas'… +Gating variable for step 'OpenROAD.RepairDesignPostGRT' set to 'False'- the step will be skipped. +Skipping step 'Repair Design (Post-Global Routing)'… +Skipping step 'Diodes on Ports'… +Gating variable for step 'Odb.HeuristicDiodeInsertion' set to 'False'- the step will be skipped. +Skipping step 'Heuristic Diode Insertion'… +Gating variable for step 'OpenROAD.RepairAntennas' set to 'False'- the step will be skipped. +Skipping step 'Antenna Repair'… +Gating variable for step 'OpenROAD.ResizerTimingPostGRT' set to 'False'- the step will be skipped. +Skipping step 'Resizer Timing Optimizations (Post-Global Routing)'… +Skipping step 'STA (Mid-PnR)'… +Skipping step 'Detailed Routing'… +Skipping step 'Remove Obstructions'… +Skipping step 'Check Antennas'… +Skipping step 'Routing DRC Checker'… +Skipping step 'Report Disconnected Pins'… +Skipping step 'Disconnected Pins Checker'… +Skipping step 'Report Wire Length'… +Skipping step 'Wire Length Threshold Checker'… +Gating variable for step 'OpenROAD.FillInsertion' set to 'False'- the step will be skipped. +Skipping step 'Fill Insertion'… +Skipping step 'Generate Cell Frequency Tables'… +Skipping step 'Parasitics (RC) Extraction'… +Skipping step 'STA (Post-PnR)'… +Gating variable for step 'OpenROAD.IRDropReport' set to 'False'- the step will be skipped. +Skipping step 'IR Drop Report'… +Skipping step 'GDSII Stream Out (Magic)'… +Skipping step 'GDSII Stream Out (KLayout)'… +Skipping step 'Render Image (w/ KLayout)'… +Skipping step 'Write LEF (Magic)'… +Skipping step 'Check Antenna Properties of Pins in The Generated Design LEF view'… +Skipping step 'KLayout vs. Magic XOR'… +Skipping step 'XOR Difference Checker'… +Skipping step 'DRC'… +Skipping step 'Design Rule Check (KLayout)'… +Skipping step 'Magic DRC Checker'… +Skipping step 'KLayout DRC Checker'… +Running 'Magic.SpiceExtraction' at 'openlane/openframe_project_wrapper/runs/full3/66-magic-spiceextraction'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/66-magic-spiceextraction/magic-spiceextraction.log'[/repr.filename]… +Running 'Checker.IllegalOverlap' at 'openlane/openframe_project_wrapper/runs/full3/67-checker-illegaloverlap'… Check for Magic Illegal Overlap errors clear. -Running 'Netgen.LVS' at 'openlane/openframe_project_wrapper/runs/final/59-netgen-lvs'… -Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/final/59-netgen-lvs/netgen-lvs.log'[/repr.filename]… -Running 'Checker.LVS' at 'openlane/openframe_project_wrapper/runs/final/60-checker-lvs'… +Running 'Netgen.LVS' at 'openlane/openframe_project_wrapper/runs/full3/68-netgen-lvs'… +Logging subprocess to [repr.filename]'openlane/openframe_project_wrapper/runs/full3/68-netgen-lvs/netgen-lvs.log'[/repr.filename]… +Running 'Checker.LVS' at 'openlane/openframe_project_wrapper/runs/full3/69-checker-lvs'… Check for LVS errors clear. Gating variable for step 'Yosys.EQY' set to 'False'- the step will be skipped. Skipping step 'Equivalence Check'… -Running 'Checker.SetupViolations' at 'openlane/openframe_project_wrapper/runs/final/61-checker-setupviolations'… +Running 'Checker.SetupViolations' at 'openlane/openframe_project_wrapper/runs/full3/70-checker-setupviolations'… No setup violations found -Running 'Checker.HoldViolations' at 'openlane/openframe_project_wrapper/runs/final/62-checker-holdviolations'… +Running 'Checker.HoldViolations' at 'openlane/openframe_project_wrapper/runs/full3/71-checker-holdviolations'… No hold violations found -Running 'Checker.MaxSlewViolations' at 'openlane/openframe_project_wrapper/runs/final/63-checker-maxslewviolations'… +Running 'Checker.MaxSlewViolations' at 'openlane/openframe_project_wrapper/runs/full3/72-checker-maxslewviolations'… Max Slew violations found in the following corners: * max_ff_n40C_1v95 * max_ss_100C_1v60 @@ -2920,7 +3067,7 @@ Max Slew violations found in the following corners: * nom_ss_100C_1v60 * nom_tt_025C_1v80 No max slew violations found -Running 'Checker.MaxCapViolations' at 'openlane/openframe_project_wrapper/runs/final/64-checker-maxcapviolations'… +Running 'Checker.MaxCapViolations' at 'openlane/openframe_project_wrapper/runs/full3/73-checker-maxcapviolations'… Max Cap violations found in the following corners: * max_ff_n40C_1v95 * max_ss_100C_1v60 @@ -2932,6 +3079,6 @@ Max Cap violations found in the following corners: * nom_ss_100C_1v60 * nom_tt_025C_1v80 No max cap violations found -Running 'Misc.ReportManufacturability' at 'openlane/openframe_project_wrapper/runs/final/65-misc-reportmanufacturability'… -Saving views to '/home/ubuntu/repos/openframe_user_project/openlane/openframe_project_wrapper/runs/final/final'… +Running 'Misc.ReportManufacturability' at 'openlane/openframe_project_wrapper/runs/full3/74-misc-reportmanufacturability'… +Saving views to '/home/ubuntu/repos/of-2dom/openlane/openframe_project_wrapper/runs/full3/final'… Flow complete. diff --git a/signoff/openframe_project_wrapper/openlane-signoff/klayout-drc.log b/signoff/openframe_project_wrapper/openlane-signoff/klayout-drc.log index 40bbbc5..4e8785f 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/klayout-drc.log +++ b/signoff/openframe_project_wrapper/openlane-signoff/klayout-drc.log @@ -1,24 +1,24 @@ -/home/ubuntu/repos/openframe_user_project/dependencies/pdks/sky130A/libs.tech/klayout/drc/sky130A_mr.drc:53: warning: already initialized constant DRC::DRCEngine::FEOL -/home/ubuntu/repos/openframe_user_project/dependencies/pdks/sky130A/libs.tech/klayout/drc/sky130A_mr.drc:44: warning: previous definition of FEOL was here -/home/ubuntu/repos/openframe_user_project/dependencies/pdks/sky130A/libs.tech/klayout/drc/sky130A_mr.drc:59: warning: already initialized constant DRC::DRCEngine::BEOL -/home/ubuntu/repos/openframe_user_project/dependencies/pdks/sky130A/libs.tech/klayout/drc/sky130A_mr.drc:45: warning: previous definition of BEOL was here -/home/ubuntu/repos/openframe_user_project/dependencies/pdks/sky130A/libs.tech/klayout/drc/sky130A_mr.drc:65: warning: already initialized constant DRC::DRCEngine::OFFGRID -/home/ubuntu/repos/openframe_user_project/dependencies/pdks/sky130A/libs.tech/klayout/drc/sky130A_mr.drc:46: warning: previous definition of OFFGRID was here -/home/ubuntu/repos/openframe_user_project/dependencies/pdks/sky130A/libs.tech/klayout/drc/sky130A_mr.drc:71: warning: already initialized constant DRC::DRCEngine::SEAL -/home/ubuntu/repos/openframe_user_project/dependencies/pdks/sky130A/libs.tech/klayout/drc/sky130A_mr.drc:47: warning: previous definition of SEAL was here -/home/ubuntu/repos/openframe_user_project/dependencies/pdks/sky130A/libs.tech/klayout/drc/sky130A_mr.drc:79: warning: already initialized constant DRC::DRCEngine::FLOATING_MET -/home/ubuntu/repos/openframe_user_project/dependencies/pdks/sky130A/libs.tech/klayout/drc/sky130A_mr.drc:48: warning: previous definition of FLOATING_MET was here -/home/ubuntu/repos/openframe_user_project/dependencies/pdks/sky130A/libs.tech/klayout/drc/sky130A_mr.drc:85: warning: already initialized constant DRC::DRCEngine::SRAM_EXCLUDE -/home/ubuntu/repos/openframe_user_project/dependencies/pdks/sky130A/libs.tech/klayout/drc/sky130A_mr.drc:49: warning: previous definition of SRAM_EXCLUDE was here +/home/ubuntu/repos/of-2dom/dependencies/pdks/sky130A/libs.tech/klayout/drc/sky130A_mr.drc:53: warning: already initialized constant DRC::DRCEngine::FEOL +/home/ubuntu/repos/of-2dom/dependencies/pdks/sky130A/libs.tech/klayout/drc/sky130A_mr.drc:44: warning: previous definition of FEOL was here +/home/ubuntu/repos/of-2dom/dependencies/pdks/sky130A/libs.tech/klayout/drc/sky130A_mr.drc:59: warning: already initialized constant DRC::DRCEngine::BEOL +/home/ubuntu/repos/of-2dom/dependencies/pdks/sky130A/libs.tech/klayout/drc/sky130A_mr.drc:45: warning: previous definition of BEOL was here +/home/ubuntu/repos/of-2dom/dependencies/pdks/sky130A/libs.tech/klayout/drc/sky130A_mr.drc:65: warning: already initialized constant DRC::DRCEngine::OFFGRID +/home/ubuntu/repos/of-2dom/dependencies/pdks/sky130A/libs.tech/klayout/drc/sky130A_mr.drc:46: warning: previous definition of OFFGRID was here +/home/ubuntu/repos/of-2dom/dependencies/pdks/sky130A/libs.tech/klayout/drc/sky130A_mr.drc:71: warning: already initialized constant DRC::DRCEngine::SEAL +/home/ubuntu/repos/of-2dom/dependencies/pdks/sky130A/libs.tech/klayout/drc/sky130A_mr.drc:47: warning: previous definition of SEAL was here +/home/ubuntu/repos/of-2dom/dependencies/pdks/sky130A/libs.tech/klayout/drc/sky130A_mr.drc:79: warning: already initialized constant DRC::DRCEngine::FLOATING_MET +/home/ubuntu/repos/of-2dom/dependencies/pdks/sky130A/libs.tech/klayout/drc/sky130A_mr.drc:48: warning: previous definition of FLOATING_MET was here +/home/ubuntu/repos/of-2dom/dependencies/pdks/sky130A/libs.tech/klayout/drc/sky130A_mr.drc:85: warning: already initialized constant DRC::DRCEngine::SRAM_EXCLUDE +/home/ubuntu/repos/of-2dom/dependencies/pdks/sky130A/libs.tech/klayout/drc/sky130A_mr.drc:49: warning: previous definition of SRAM_EXCLUDE was here "input" in: sky130A_mr.drc:135 - Polygons (raw): 72700 (flat) 160 (hierarchical) + Polygons (raw): 145400 (flat) 160 (hierarchical) Elapsed: 0.010s Memory: 461.00M "polygons" in: sky130A_mr.drc:136 - Polygons (raw): 16600 (flat) 2 (hierarchical) + Polygons (raw): 33200 (flat) 2 (hierarchical) Elapsed: 0.010s Memory: 461.00M "polygons" in: sky130A_mr.drc:137 - Polygons (raw): 69258 (flat) 58 (hierarchical) - Elapsed: 0.000s Memory: 461.00M + Polygons (raw): 138516 (flat) 58 (hierarchical) + Elapsed: 0.010s Memory: 461.00M "polygons" in: sky130A_mr.drc:138 Polygons (raw): 0 (flat) 0 (hierarchical) Elapsed: 0.000s Memory: 461.00M @@ -33,10 +33,10 @@ Elapsed: 0.000s Memory: 461.00M "polygons" in: sky130A_mr.drc:142 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 461.00M -"polygons" in: sky130A_mr.drc:143 - Polygons (raw): 69342 (flat) 59 (hierarchical) Elapsed: 0.000s Memory: 461.00M +"polygons" in: sky130A_mr.drc:143 + Polygons (raw): 138684 (flat) 59 (hierarchical) + Elapsed: 0.010s Memory: 461.00M "polygons" in: sky130A_mr.drc:144 Polygons (raw): 0 (flat) 0 (hierarchical) Elapsed: 0.000s Memory: 461.00M @@ -50,17 +50,17 @@ Polygons (raw): 0 (flat) 0 (hierarchical) Elapsed: 0.000s Memory: 461.00M "polygons" in: sky130A_mr.drc:148 - Polygons (raw): 74415 (flat) 333 (hierarchical) + Polygons (raw): 148830 (flat) 333 (hierarchical) Elapsed: 0.010s Memory: 461.00M "polygons" in: sky130A_mr.drc:149 Polygons (raw): 0 (flat) 0 (hierarchical) Elapsed: 0.000s Memory: 461.00M "polygons" in: sky130A_mr.drc:150 - Polygons (raw): 77558 (flat) 59 (hierarchical) - Elapsed: 0.000s Memory: 461.00M -"polygons" in: sky130A_mr.drc:151 - Polygons (raw): 77559 (flat) 60 (hierarchical) + Polygons (raw): 155116 (flat) 59 (hierarchical) Elapsed: 0.010s Memory: 461.00M +"polygons" in: sky130A_mr.drc:151 + Polygons (raw): 155118 (flat) 60 (hierarchical) + Elapsed: 0.000s Memory: 461.00M "polygons" in: sky130A_mr.drc:152 Polygons (raw): 0 (flat) 0 (hierarchical) Elapsed: 0.000s Memory: 461.00M @@ -68,43 +68,43 @@ Polygons (raw): 0 (flat) 0 (hierarchical) Elapsed: 0.000s Memory: 461.00M "polygons" in: sky130A_mr.drc:154 - Polygons (raw): 36166 (flat) 66 (hierarchical) + Polygons (raw): 72332 (flat) 66 (hierarchical) Elapsed: 0.010s Memory: 461.00M "polygons" in: sky130A_mr.drc:155 - Polygons (raw): 387626 (flat) 1524 (hierarchical) + Polygons (raw): 775252 (flat) 1524 (hierarchical) Elapsed: 0.010s Memory: 461.00M "polygons" in: sky130A_mr.drc:157 - Polygons (raw): 294581 (flat) 2610 (hierarchical) + Polygons (raw): 589162 (flat) 2610 (hierarchical) Elapsed: 0.010s Memory: 463.00M "polygons" in: sky130A_mr.drc:158 - Polygons (raw): 943830 (flat) 2902 (hierarchical) + Polygons (raw): 1887660 (flat) 2902 (hierarchical) Elapsed: 0.010s Memory: 463.00M "polygons" in: sky130A_mr.drc:160 - Polygons (raw): 143129 (flat) 3844 (hierarchical) + Polygons (raw): 286258 (flat) 3844 (hierarchical) Elapsed: 0.010s Memory: 463.00M "polygons" in: sky130A_mr.drc:161 - Polygons (raw): 8246 (flat) 8246 (hierarchical) + Polygons (raw): 16492 (flat) 8246 (hierarchical) Elapsed: 0.010s Memory: 463.00M "polygons" in: sky130A_mr.drc:163 - Polygons (raw): 3196 (flat) 3196 (hierarchical) + Polygons (raw): 5729 (flat) 3190 (hierarchical) Elapsed: 0.010s Memory: 463.00M "polygons" in: sky130A_mr.drc:164 - Polygons (raw): 5598 (flat) 5598 (hierarchical) + Polygons (raw): 10714 (flat) 5581 (hierarchical) Elapsed: 0.010s Memory: 463.00M "polygons" in: sky130A_mr.drc:166 - Polygons (raw): 2112 (flat) 2112 (hierarchical) + Polygons (raw): 3460 (flat) 2153 (hierarchical) Elapsed: 0.010s Memory: 463.00M "polygons" in: sky130A_mr.drc:167 - Polygons (raw): 9688 (flat) 9688 (hierarchical) - Elapsed: 0.020s Memory: 463.00M + Polygons (raw): 19113 (flat) 14000 (hierarchical) + Elapsed: 0.010s Memory: 463.00M "polygons" in: sky130A_mr.drc:169 - Polygons (raw): 532 (flat) 532 (hierarchical) + Polygons (raw): 836 (flat) 825 (hierarchical) Elapsed: 0.010s Memory: 463.00M "polygons" in: sky130A_mr.drc:170 - Polygons (raw): 5190 (flat) 5190 (hierarchical) - Elapsed: 0.010s Memory: 463.00M + Polygons (raw): 9776 (flat) 9506 (hierarchical) + Elapsed: 0.020s Memory: 463.00M "polygons" in: sky130A_mr.drc:172 - Polygons (raw): 293 (flat) 293 (hierarchical) + Polygons (raw): 632 (flat) 582 (hierarchical) Elapsed: 0.010s Memory: 463.00M "polygons" in: sky130A_mr.drc:174 Polygons (raw): 0 (flat) 0 (hierarchical) @@ -129,10 +129,10 @@ Elapsed: 0.000s Memory: 463.00M "polygons" in: sky130A_mr.drc:181 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 463.00M + Elapsed: 0.000s Memory: 464.00M "polygons" in: sky130A_mr.drc:182 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 463.00M + Elapsed: 0.000s Memory: 464.00M "polygons" in: sky130A_mr.drc:183 Polygons (raw): 0 (flat) 0 (hierarchical) Elapsed: 0.000s Memory: 464.00M @@ -161,8 +161,8 @@ Polygons (raw): 0 (flat) 0 (hierarchical) Elapsed: 0.000s Memory: 464.00M "polygons" in: sky130A_mr.drc:192 - Polygons (raw): 69258 (flat) 58 (hierarchical) - Elapsed: 0.010s Memory: 464.00M + Polygons (raw): 138516 (flat) 58 (hierarchical) + Elapsed: 0.000s Memory: 464.00M "polygons" in: sky130A_mr.drc:193 Polygons (raw): 0 (flat) 0 (hierarchical) Elapsed: 0.010s Memory: 465.00M @@ -177,7 +177,7 @@ Elapsed: 0.000s Memory: 465.00M "polygons" in: sky130A_mr.drc:197 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 465.00M + Elapsed: 0.000s Memory: 465.00M "polygons" in: sky130A_mr.drc:198 Polygons (raw): 0 (flat) 0 (hierarchical) Elapsed: 0.000s Memory: 465.00M @@ -200,7 +200,7 @@ Polygons (raw): 0 (flat) 0 (hierarchical) Elapsed: 0.000s Memory: 465.00M "polygons" in: sky130A_mr.drc:205 - Polygons (raw): 69 (flat) 1 (hierarchical) + Polygons (raw): 138 (flat) 1 (hierarchical) Elapsed: 0.010s Memory: 465.00M "polygons" in: sky130A_mr.drc:206 Polygons (raw): 0 (flat) 0 (hierarchical) @@ -234,7 +234,7 @@ Elapsed: 0.000s Memory: 465.00M "polygons" in: sky130A_mr.drc:216 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 465.00M + Elapsed: 0.000s Memory: 465.00M "polygons" in: sky130A_mr.drc:217 Polygons (raw): 0 (flat) 0 (hierarchical) Elapsed: 0.000s Memory: 465.00M @@ -243,7 +243,7 @@ Elapsed: 0.000s Memory: 465.00M "polygons" in: sky130A_mr.drc:219 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 465.00M + Elapsed: 0.010s Memory: 465.00M "polygons" in: sky130A_mr.drc:220 Polygons (raw): 0 (flat) 0 (hierarchical) Elapsed: 0.000s Memory: 465.00M @@ -297,16 +297,16 @@ START: 64/18 (dnwell) Elapsed: 0.000s Memory: 465.00M END: 64/18 (dnwell) "input" in: sky130A_mr.drc:260 - Polygons (raw): 77558 (flat) 59 (hierarchical) + Polygons (raw): 155116 (flat) 59 (hierarchical) Elapsed: 0.010s Memory: 465.00M "input" in: sky130A_mr.drc:261 - Polygons (raw): 77559 (flat) 60 (hierarchical) - Elapsed: 0.010s Memory: 465.00M -"input" in: sky130A_mr.drc:262 - Polygons (raw): 69258 (flat) 58 (hierarchical) + Polygons (raw): 155118 (flat) 60 (hierarchical) Elapsed: 0.000s Memory: 465.00M +"input" in: sky130A_mr.drc:262 + Polygons (raw): 138516 (flat) 58 (hierarchical) + Elapsed: 0.010s Memory: 465.00M "input" in: sky130A_mr.drc:267 - Polygons (raw): 69258 (flat) 58 (hierarchical) + Polygons (raw): 138516 (flat) 58 (hierarchical) Elapsed: 0.010s Memory: 465.00M START: 64/20 (nwell) "width" in: sky130A_mr.drc:271 @@ -317,142 +317,142 @@ START: 64/20 (nwell) Elapsed: 0.010s Memory: 494.00M "space" in: sky130A_mr.drc:272 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.800s Memory: 537.00M + Elapsed: 0.840s Memory: 537.00M "output" in: sky130A_mr.drc:272 Edge pairs: 0 (flat) 0 (hierarchical) Elapsed: 0.010s Memory: 513.00M "&" in: sky130A_mr.drc:273 - Polygons (raw): 69258 (flat) 58 (hierarchical) - Elapsed: 0.750s Memory: 531.00M + Polygons (raw): 138516 (flat) 58 (hierarchical) + Elapsed: 0.740s Memory: 532.00M "merge" in: sky130A_mr.drc:273 - Polygons (raw): 638 (flat) 638 (hierarchical) - Elapsed: 0.430s Memory: 531.00M + Polygons (raw): 1276 (flat) 638 (hierarchical) + Elapsed: 0.420s Memory: 532.00M "holes" in: sky130A_mr.drc:274 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 531.00M + Elapsed: 0.000s Memory: 532.00M "enclosing" in: sky130A_mr.drc:274 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 531.00M + Elapsed: 0.000s Memory: 532.00M "output" in: sky130A_mr.drc:274 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 531.00M + Elapsed: 0.010s Memory: 532.00M "or" in: sky130A_mr.drc:275 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 531.00M + Elapsed: 0.000s Memory: 532.00M "or" in: sky130A_mr.drc:275 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 531.00M + Elapsed: 0.000s Memory: 532.00M "or" in: sky130A_mr.drc:275 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 531.00M + Elapsed: 0.000s Memory: 532.00M "&" in: sky130A_mr.drc:276 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 531.00M + Elapsed: 0.000s Memory: 532.00M "interacting" in: sky130A_mr.drc:276 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 531.00M + Elapsed: 0.000s Memory: 532.00M "-" in: sky130A_mr.drc:276 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 531.00M + Elapsed: 0.000s Memory: 532.00M "output" in: sky130A_mr.drc:276 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 531.00M + Elapsed: 0.000s Memory: 532.00M END: 64/20 (nwell) START: 78/44 (hvtp) "width" in: sky130A_mr.drc:281 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.390s Memory: 531.00M + Elapsed: 0.390s Memory: 532.00M "output" in: sky130A_mr.drc:281 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 531.00M + Elapsed: 0.010s Memory: 532.00M "space" in: sky130A_mr.drc:282 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.620s Memory: 566.00M + Elapsed: 0.620s Memory: 567.00M "output" in: sky130A_mr.drc:282 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 566.00M + Elapsed: 0.010s Memory: 567.00M END: 78/44 (hvtp) START: 124/20 (pwde) "width" in: sky130A_mr.drc:287 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 566.00M + Elapsed: 0.000s Memory: 567.00M "output" in: sky130A_mr.drc:287 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 566.00M + Elapsed: 0.000s Memory: 567.00M "or" in: sky130A_mr.drc:288 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 566.00M + Elapsed: 0.000s Memory: 567.00M "&" in: sky130A_mr.drc:288 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 566.00M + Elapsed: 0.000s Memory: 567.00M "space" in: sky130A_mr.drc:288 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 566.00M + Elapsed: 0.000s Memory: 567.00M "output" in: sky130A_mr.drc:288 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 566.00M + Elapsed: 0.000s Memory: 567.00M END: 124/20 (pwde) START: 18/20 (htvr) "width" in: sky130A_mr.drc:293 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 566.00M + Elapsed: 0.000s Memory: 567.00M "output" in: sky130A_mr.drc:293 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 566.00M + Elapsed: 0.000s Memory: 567.00M "separation" in: sky130A_mr.drc:294 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 566.00M + Elapsed: 0.000s Memory: 567.00M "output" in: sky130A_mr.drc:294 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 566.00M + Elapsed: 0.000s Memory: 567.00M "&" in: sky130A_mr.drc:295 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 566.00M + Elapsed: 0.000s Memory: 567.00M "output" in: sky130A_mr.drc:295 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 566.00M + Elapsed: 0.010s Memory: 567.00M END: 18/20 (htvr) START: 25/44 (lvtn) "width" in: sky130A_mr.drc:300 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 566.00M + Elapsed: 0.000s Memory: 567.00M "output" in: sky130A_mr.drc:300 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 566.00M + Elapsed: 0.000s Memory: 567.00M "space" in: sky130A_mr.drc:301 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 566.00M + Elapsed: 0.000s Memory: 567.00M "output" in: sky130A_mr.drc:301 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 566.00M + Elapsed: 0.000s Memory: 567.00M END: 25/44 (lvtn) START: 92/44 (ncm) "width" in: sky130A_mr.drc:306 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 566.00M + Elapsed: 0.000s Memory: 567.00M "output" in: sky130A_mr.drc:306 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 566.00M + Elapsed: 0.000s Memory: 567.00M "space" in: sky130A_mr.drc:307 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 566.00M + Elapsed: 0.000s Memory: 567.00M "output" in: sky130A_mr.drc:307 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 566.00M + Elapsed: 0.000s Memory: 567.00M END: 92/44 (ncm) START: 65/20 (diff) "or" in: sky130A_mr.drc:312 - Polygons (raw): 89216 (flat) 161 (hierarchical) - Elapsed: 0.060s Memory: 566.00M + Polygons (raw): 178432 (flat) 161 (hierarchical) + Elapsed: 0.060s Memory: 567.00M "rectangles" in: sky130A_mr.drc:313 - Polygons (raw): 71602 (flat) 106 (hierarchical) - Elapsed: 0.040s Memory: 566.00M + Polygons (raw): 143204 (flat) 106 (hierarchical) + Elapsed: 0.040s Memory: 567.00M "width" in: sky130A_mr.drc:313 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 566.00M + Elapsed: 0.000s Memory: 567.00M "polygons" in: sky130A_mr.drc:313 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 566.00M + Elapsed: 0.000s Memory: 567.00M "edges" in: sky130A_mr.drc:314 Edges: 0 (flat) 0 (hierarchical) Elapsed: 0.000s Memory: 567.00M @@ -472,7 +472,7 @@ START: 65/20 (diff) Edges: 0 (flat) 0 (hierarchical) Elapsed: 0.000s Memory: 567.00M "outside" in: sky130A_mr.drc:316 - Polygons (raw): 72700 (flat) 160 (hierarchical) + Polygons (raw): 145400 (flat) 160 (hierarchical) Elapsed: 0.000s Memory: 567.00M "width" in: sky130A_mr.drc:316 Edge pairs: 0 (flat) 0 (hierarchical) @@ -492,11 +492,11 @@ START: 65/20 (diff) END: 65/20 (diff) START: 65/44 (tap) "rectangles" in: sky130A_mr.drc:321 - Polygons (raw): 16600 (flat) 2 (hierarchical) - Elapsed: 0.010s Memory: 567.00M + Polygons (raw): 33200 (flat) 2 (hierarchical) + Elapsed: 0.020s Memory: 567.00M "width" in: sky130A_mr.drc:321 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 567.00M + Elapsed: 0.000s Memory: 567.00M "polygons" in: sky130A_mr.drc:321 Polygons (raw): 0 (flat) 0 (hierarchical) Elapsed: 0.000s Memory: 567.00M @@ -519,7 +519,7 @@ START: 65/44 (tap) Edges: 0 (flat) 0 (hierarchical) Elapsed: 0.000s Memory: 567.00M "-" in: sky130A_mr.drc:324 - Polygons (raw): 16600 (flat) 2 (hierarchical) + Polygons (raw): 33200 (flat) 2 (hierarchical) Elapsed: 0.000s Memory: 567.00M "width" in: sky130A_mr.drc:324 Edge pairs: 0 (flat) 0 (hierarchical) @@ -530,251 +530,251 @@ START: 65/44 (tap) END: 65/44 (tap) "space" in: sky130A_mr.drc:327 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.160s Memory: 567.00M + Elapsed: 0.150s Memory: 562.00M "output" in: sky130A_mr.drc:327 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 548.00M START: 80/20 (tunm) "width" in: sky130A_mr.drc:331 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 548.00M "output" in: sky130A_mr.drc:331 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 548.00M "space" in: sky130A_mr.drc:332 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 548.00M "output" in: sky130A_mr.drc:332 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 548.00M END: 80/20 (tunm) START: 80/20 (thkox) "-" in: sky130A_mr.drc:337 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 548.00M "width" in: sky130A_mr.drc:338 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.010s Memory: 548.00M "output" in: sky130A_mr.drc:338 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 548.00M "space" in: sky130A_mr.drc:339 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 548.00M "output" in: sky130A_mr.drc:339 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 548.00M END: 80/20 (thkox) START: 66/20 (poly) "width" in: sky130A_mr.drc:344 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.050s Memory: 567.00M + Elapsed: 0.050s Memory: 548.00M "output" in: sky130A_mr.drc:344 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 548.00M "-" in: sky130A_mr.drc:345 - Polygons (raw): 74415 (flat) 333 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Polygons (raw): 148830 (flat) 333 (hierarchical) + Elapsed: 0.000s Memory: 548.00M "space" in: sky130A_mr.drc:345 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.140s Memory: 567.00M + Elapsed: 0.160s Memory: 558.00M "output" in: sky130A_mr.drc:345 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 567.00M + Elapsed: 0.010s Memory: 558.00M "inside" in: sky130A_mr.drc:346 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 558.00M "drc" in: sky130A_mr.drc:346 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 567.00M + Elapsed: 0.010s Memory: 558.00M "polygons" in: sky130A_mr.drc:346 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 558.00M "interacting" in: sky130A_mr.drc:347 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 558.00M "isolated" in: sky130A_mr.drc:347 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 558.00M "output" in: sky130A_mr.drc:347 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 558.00M END: 66/20 (poly) START: 80/20 (ldntm) "&" in: sky130A_mr.drc:352 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 558.00M "width" in: sky130A_mr.drc:353 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 558.00M "output" in: sky130A_mr.drc:353 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 558.00M "space" in: sky130A_mr.drc:354 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 558.00M "output" in: sky130A_mr.drc:354 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 558.00M END: 80/20 (ldntm) START: 86/20 (rpm) "width" in: sky130A_mr.drc:360 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 558.00M "output" in: sky130A_mr.drc:360 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 558.00M "space" in: sky130A_mr.drc:361 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 558.00M "output" in: sky130A_mr.drc:361 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 558.00M END: 86/20 (rpm) START: 79/20 (urpm) "width" in: sky130A_mr.drc:366 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 558.00M "output" in: sky130A_mr.drc:366 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 558.00M "space" in: sky130A_mr.drc:367 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 558.00M "output" in: sky130A_mr.drc:367 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 558.00M END: 79/20 (urpm) START: 95/20 (npc) "width" in: sky130A_mr.drc:372 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.170s Memory: 567.00M + Elapsed: 0.170s Memory: 558.00M "output" in: sky130A_mr.drc:372 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 567.00M + Elapsed: 0.000s Memory: 558.00M "space" in: sky130A_mr.drc:373 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.210s Memory: 579.00M + Elapsed: 0.190s Memory: 558.00M "output" in: sky130A_mr.drc:373 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 579.00M + Elapsed: 0.000s Memory: 558.00M END: 95/20 (npc) START: 93/44 (nsdm) "-" in: sky130A_mr.drc:379 - Polygons (raw): 77558 (flat) 59 (hierarchical) - Elapsed: 0.000s Memory: 579.00M + Polygons (raw): 155116 (flat) 59 (hierarchical) + Elapsed: 0.010s Memory: 558.00M "space" in: sky130A_mr.drc:379 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.800s Memory: 603.00M + Elapsed: 0.800s Memory: 584.00M "output" in: sky130A_mr.drc:379 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 603.00M + Elapsed: 0.010s Memory: 584.00M "outside" in: sky130A_mr.drc:380 - Polygons (raw): 77558 (flat) 59 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Polygons (raw): 155116 (flat) 59 (hierarchical) + Elapsed: 0.000s Memory: 584.00M "width" in: sky130A_mr.drc:380 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.460s Memory: 603.00M + Elapsed: 0.470s Memory: 584.00M "output" in: sky130A_mr.drc:380 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Elapsed: 0.000s Memory: 584.00M "rectangles" in: sky130A_mr.drc:381 - Polygons (raw): 8300 (flat) 1 (hierarchical) - Elapsed: 0.460s Memory: 603.00M + Polygons (raw): 16600 (flat) 1 (hierarchical) + Elapsed: 0.450s Memory: 584.00M "width" in: sky130A_mr.drc:381 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.030s Memory: 603.00M + Elapsed: 0.020s Memory: 584.00M "polygons" in: sky130A_mr.drc:381 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Elapsed: 0.000s Memory: 584.00M "edges" in: sky130A_mr.drc:382 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Elapsed: 0.000s Memory: 584.00M "outside_part" in: sky130A_mr.drc:382 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Elapsed: 0.000s Memory: 584.00M "outside" in: sky130A_mr.drc:382 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Elapsed: 0.000s Memory: 584.00M "edges" in: sky130A_mr.drc:382 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Elapsed: 0.000s Memory: 584.00M "-" in: sky130A_mr.drc:382 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Elapsed: 0.000s Memory: 584.00M "output" in: sky130A_mr.drc:383 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Elapsed: 0.000s Memory: 584.00M "rectangles" in: sky130A_mr.drc:384 - Polygons (raw): 8300 (flat) 1 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Polygons (raw): 16600 (flat) 1 (hierarchical) + Elapsed: 0.000s Memory: 584.00M "space" in: sky130A_mr.drc:384 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.030s Memory: 603.00M + Elapsed: 0.030s Memory: 584.00M "polygons" in: sky130A_mr.drc:384 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Elapsed: 0.000s Memory: 584.00M "edges" in: sky130A_mr.drc:385 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Elapsed: 0.000s Memory: 584.00M "outside_part" in: sky130A_mr.drc:385 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Elapsed: 0.000s Memory: 584.00M "outside" in: sky130A_mr.drc:385 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Elapsed: 0.000s Memory: 584.00M "edges" in: sky130A_mr.drc:385 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Elapsed: 0.000s Memory: 584.00M "-" in: sky130A_mr.drc:385 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Elapsed: 0.000s Memory: 584.00M "output" in: sky130A_mr.drc:386 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 603.00M + Elapsed: 0.000s Memory: 584.00M "inside" in: sky130A_mr.drc:387 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Elapsed: 0.000s Memory: 584.00M "width" in: sky130A_mr.drc:387 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Elapsed: 0.000s Memory: 584.00M "output" in: sky130A_mr.drc:387 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Elapsed: 0.000s Memory: 584.00M "inside" in: sky130A_mr.drc:388 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Elapsed: 0.000s Memory: 584.00M "space" in: sky130A_mr.drc:388 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Elapsed: 0.000s Memory: 584.00M "output" in: sky130A_mr.drc:388 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Elapsed: 0.000s Memory: 584.00M "inside" in: sky130A_mr.drc:389 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Elapsed: 0.000s Memory: 584.00M "space" in: sky130A_mr.drc:389 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Elapsed: 0.000s Memory: 584.00M "with_internal_angle" in: sky130A_mr.drc:389 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Elapsed: 0.000s Memory: 584.00M "output" in: sky130A_mr.drc:389 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Elapsed: 0.010s Memory: 584.00M END: 93/44 (nsdm) START: 94/20 (psdm) "-" in: sky130A_mr.drc:409 - Polygons (raw): 77559 (flat) 60 (hierarchical) - Elapsed: 0.000s Memory: 603.00M + Polygons (raw): 155118 (flat) 60 (hierarchical) + Elapsed: 0.000s Memory: 584.00M "space" in: sky130A_mr.drc:409 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.670s Memory: 603.00M + Elapsed: 0.650s Memory: 603.00M "output" in: sky130A_mr.drc:409 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.030s Memory: 603.00M + Elapsed: 0.020s Memory: 603.00M "outside" in: sky130A_mr.drc:410 - Polygons (raw): 77559 (flat) 60 (hierarchical) + Polygons (raw): 155118 (flat) 60 (hierarchical) Elapsed: 0.000s Memory: 603.00M "width" in: sky130A_mr.drc:410 Edge pairs: 0 (flat) 0 (hierarchical) @@ -783,7 +783,7 @@ START: 94/20 (psdm) Edge pairs: 0 (flat) 0 (hierarchical) Elapsed: 0.000s Memory: 603.00M "rectangles" in: sky130A_mr.drc:411 - Polygons (raw): 8300 (flat) 1 (hierarchical) + Polygons (raw): 16600 (flat) 1 (hierarchical) Elapsed: 0.440s Memory: 603.00M "width" in: sky130A_mr.drc:411 Edge pairs: 0 (flat) 0 (hierarchical) @@ -810,11 +810,11 @@ START: 94/20 (psdm) Edges: 0 (flat) 0 (hierarchical) Elapsed: 0.000s Memory: 603.00M "rectangles" in: sky130A_mr.drc:414 - Polygons (raw): 8300 (flat) 1 (hierarchical) + Polygons (raw): 16600 (flat) 1 (hierarchical) Elapsed: 0.000s Memory: 603.00M "space" in: sky130A_mr.drc:414 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.040s Memory: 603.00M + Elapsed: 0.030s Memory: 603.00M "polygons" in: sky130A_mr.drc:414 Polygons (raw): 0 (flat) 0 (hierarchical) Elapsed: 0.000s Memory: 603.00M @@ -868,7 +868,7 @@ START: 94/20 (psdm) Elapsed: 0.000s Memory: 603.00M "&" in: sky130A_mr.drc:420 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.240s Memory: 603.00M + Elapsed: 0.230s Memory: 603.00M "&" in: sky130A_mr.drc:420 Polygons (raw): 0 (flat) 0 (hierarchical) Elapsed: 0.000s Memory: 603.00M @@ -887,14 +887,14 @@ START: 66/44 (licon) Polygons (raw): 0 (flat) 0 (hierarchical) Elapsed: 0.000s Memory: 603.00M "-" in: sky130A_mr.drc:442 - Polygons (raw): 387626 (flat) 1524 (hierarchical) + Polygons (raw): 775252 (flat) 1524 (hierarchical) Elapsed: 0.000s Memory: 603.00M "drc" in: sky130A_mr.drc:444 Polygons (raw): 0 (flat) 0 (hierarchical) Elapsed: 0.230s Memory: 603.00M "-" in: sky130A_mr.drc:445 - Polygons (raw): 387626 (flat) 1524 (hierarchical) - Elapsed: 0.020s Memory: 603.00M + Polygons (raw): 775252 (flat) 1524 (hierarchical) + Elapsed: 0.010s Memory: 603.00M "non_rectangles" in: sky130A_mr.drc:449 Polygons (raw): 0 (flat) 0 (hierarchical) Elapsed: 0.050s Memory: 603.00M @@ -914,7 +914,7 @@ START: 66/44 (licon) Edge pairs: 0 (flat) 0 (hierarchical) Elapsed: 0.000s Memory: 603.00M "&" in: sky130A_mr.drc:452 - Polygons (raw): 313884 (flat) 1229 (hierarchical) + Polygons (raw): 627768 (flat) 1229 (hierarchical) Elapsed: 0.190s Memory: 603.00M "separation" in: sky130A_mr.drc:452 Edge pairs: 0 (flat) 0 (hierarchical) @@ -923,8 +923,8 @@ START: 66/44 (licon) Edge pairs: 0 (flat) 0 (hierarchical) Elapsed: 0.020s Memory: 603.00M "&" in: sky130A_mr.drc:453 - Polygons (raw): 313884 (flat) 1229 (hierarchical) - Elapsed: 0.200s Memory: 615.00M + Polygons (raw): 627768 (flat) 1229 (hierarchical) + Elapsed: 0.190s Memory: 603.00M "&" in: sky130A_mr.drc:453 Polygons (raw): 0 (flat) 0 (hierarchical) Elapsed: 0.150s Memory: 615.00M @@ -932,1626 +932,1626 @@ START: 66/44 (licon) Polygons (raw): 0 (flat) 0 (hierarchical) Elapsed: 0.000s Memory: 615.00M "interacting" in: sky130A_mr.drc:454 - Polygons (raw): 73742 (flat) 295 (hierarchical) - Elapsed: 0.150s Memory: 615.00M + Polygons (raw): 147484 (flat) 295 (hierarchical) + Elapsed: 0.160s Memory: 615.00M "interacting" in: sky130A_mr.drc:454 - Polygons (raw): 313884 (flat) 1229 (hierarchical) - Elapsed: 0.210s Memory: 599.00M + Polygons (raw): 627768 (flat) 1229 (hierarchical) + Elapsed: 0.190s Memory: 615.00M "&" in: sky130A_mr.drc:454 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.140s Memory: 596.00M + Elapsed: 0.140s Memory: 615.00M "output" in: sky130A_mr.drc:454 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.010s Memory: 615.00M "-" in: sky130A_mr.drc:455 - Polygons (raw): 167280 (flat) 873 (hierarchical) - Elapsed: 0.170s Memory: 596.00M + Polygons (raw): 334560 (flat) 873 (hierarchical) + Elapsed: 0.170s Memory: 615.00M "&" in: sky130A_mr.drc:456 - Polygons (raw): 313884 (flat) 1229 (hierarchical) - Elapsed: 0.190s Memory: 596.00M + Polygons (raw): 627768 (flat) 1229 (hierarchical) + Elapsed: 0.190s Memory: 615.00M "interacting" in: sky130A_mr.drc:456 - Polygons (raw): 313884 (flat) 1229 (hierarchical) - Elapsed: 0.180s Memory: 596.00M + Polygons (raw): 627768 (flat) 1229 (hierarchical) + Elapsed: 0.170s Memory: 615.00M "-" in: sky130A_mr.drc:457 - Polygons (raw): 73742 (flat) 295 (hierarchical) - Elapsed: 0.160s Memory: 596.00M + Polygons (raw): 147484 (flat) 295 (hierarchical) + Elapsed: 0.160s Memory: 615.00M "-" in: sky130A_mr.drc:457 - Polygons (raw): 73742 (flat) 295 (hierarchical) - Elapsed: 0.180s Memory: 596.00M + Polygons (raw): 147484 (flat) 295 (hierarchical) + Elapsed: 0.170s Memory: 615.00M "&" in: sky130A_mr.drc:457 - Polygons (raw): 73742 (flat) 295 (hierarchical) - Elapsed: 0.150s Memory: 596.00M + Polygons (raw): 147484 (flat) 295 (hierarchical) + Elapsed: 0.150s Memory: 615.00M "interacting" in: sky130A_mr.drc:457 - Polygons (raw): 73742 (flat) 295 (hierarchical) - Elapsed: 0.190s Memory: 596.00M + Polygons (raw): 147484 (flat) 295 (hierarchical) + Elapsed: 0.190s Memory: 615.00M "&" in: sky130A_mr.drc:458 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 596.00M + Elapsed: 0.020s Memory: 615.00M "enclosing" in: sky130A_mr.drc:459 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "output" in: sky130A_mr.drc:459 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "-" in: sky130A_mr.drc:460 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "output" in: sky130A_mr.drc:460 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M END: 66/44 (licon) START: 61/20 (nsm) "space" in: sky130A_mr.drc:465 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "output" in: sky130A_mr.drc:465 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "width" in: sky130A_mr.drc:466 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "output" in: sky130A_mr.drc:466 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M END: 61/20 (nsm) START: 89/44 (capm) "width" in: sky130A_mr.drc:471 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "output" in: sky130A_mr.drc:471 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "space" in: sky130A_mr.drc:472 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "output" in: sky130A_mr.drc:472 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "&" in: sky130A_mr.drc:473 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.010s Memory: 615.00M "sized" in: sky130A_mr.drc:473 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "isolated" in: sky130A_mr.drc:474 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "polygons" in: sky130A_mr.drc:474 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "-" in: sky130A_mr.drc:474 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "output" in: sky130A_mr.drc:474 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "not_interacting" in: sky130A_mr.drc:475 - Polygons (raw): 2112 (flat) 2112 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Polygons (raw): 3460 (flat) 2153 (hierarchical) + Elapsed: 0.000s Memory: 615.00M "separation" in: sky130A_mr.drc:475 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "output" in: sky130A_mr.drc:475 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "enclosing" in: sky130A_mr.drc:477 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "output" in: sky130A_mr.drc:477 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "enclosing" in: sky130A_mr.drc:478 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "output" in: sky130A_mr.drc:478 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "separation" in: sky130A_mr.drc:479 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "output" in: sky130A_mr.drc:479 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "not_interacting" in: sky130A_mr.drc:480 - Polygons (raw): 2112 (flat) 2112 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Polygons (raw): 3460 (flat) 2153 (hierarchical) + Elapsed: 0.000s Memory: 615.00M "separation" in: sky130A_mr.drc:480 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "output" in: sky130A_mr.drc:480 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M END: 89/44 (capm) START: 97/44 (cap2m) "width" in: sky130A_mr.drc:485 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "output" in: sky130A_mr.drc:485 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.010s Memory: 615.00M "space" in: sky130A_mr.drc:486 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "output" in: sky130A_mr.drc:486 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "interacting" in: sky130A_mr.drc:487 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "isolated" in: sky130A_mr.drc:487 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "output" in: sky130A_mr.drc:487 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "interacting" in: sky130A_mr.drc:488 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "isolated" in: sky130A_mr.drc:488 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.010s Memory: 615.00M "output" in: sky130A_mr.drc:488 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "&" in: sky130A_mr.drc:489 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "enclosing" in: sky130A_mr.drc:489 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "output" in: sky130A_mr.drc:489 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "enclosing" in: sky130A_mr.drc:490 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "output" in: sky130A_mr.drc:490 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "enclosing" in: sky130A_mr.drc:491 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "output" in: sky130A_mr.drc:491 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "separation" in: sky130A_mr.drc:492 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "output" in: sky130A_mr.drc:492 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "not_interacting" in: sky130A_mr.drc:493 - Polygons (raw): 532 (flat) 532 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Polygons (raw): 836 (flat) 825 (hierarchical) + Elapsed: 0.000s Memory: 615.00M "separation" in: sky130A_mr.drc:493 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "output" in: sky130A_mr.drc:493 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M END: 97/44 (cap2m) BEOL section START: 67/20 (li) "outside" in: sky130A_mr.drc:502 - Polygons (raw): 294581 (flat) 2610 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Polygons (raw): 589162 (flat) 2610 (hierarchical) + Elapsed: 0.000s Memory: 615.00M "interacting" in: sky130A_mr.drc:502 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "inside" in: sky130A_mr.drc:502 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "-" in: sky130A_mr.drc:502 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 596.00M + Elapsed: 0.000s Memory: 615.00M "or" in: sky130A_mr.drc:502 - Polygons (raw): 5418 (flat) 3259 (hierarchical) - Elapsed: 1.120s Memory: 624.00M + Polygons (raw): 10836 (flat) 3259 (hierarchical) + Elapsed: 1.100s Memory: 644.00M "width" in: sky130A_mr.drc:503 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.330s Memory: 624.00M + Elapsed: 0.330s Memory: 644.00M "output" in: sky130A_mr.drc:503 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 624.00M + Elapsed: 0.000s Memory: 644.00M "space" in: sky130A_mr.drc:504 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.560s Memory: 625.00M + Elapsed: 0.570s Memory: 645.00M "output" in: sky130A_mr.drc:504 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 625.00M + Elapsed: 0.010s Memory: 645.00M "-" in: sky130A_mr.drc:505 - Polygons (raw): 387626 (flat) 1524 (hierarchical) - Elapsed: 0.000s Memory: 625.00M + Polygons (raw): 775252 (flat) 1524 (hierarchical) + Elapsed: 0.000s Memory: 645.00M "enclosing" in: sky130A_mr.drc:506 - Edge pairs: 368723 (flat) 360415 (hierarchical) - Elapsed: 6.850s Memory: 703.00M + Edge pairs: 737446 (flat) 360415 (hierarchical) + Elapsed: 6.830s Memory: 721.00M "second_edges" in: sky130A_mr.drc:506 - Edges: 368723 (flat) 360415 (hierarchical) - Elapsed: 0.030s Memory: 713.00M + Edges: 737446 (flat) 360415 (hierarchical) + Elapsed: 0.020s Memory: 727.00M "width" in: sky130A_mr.drc:507 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.710s Memory: 785.00M + Elapsed: 0.690s Memory: 811.00M "polygons" in: sky130A_mr.drc:508 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 773.00M + Elapsed: 0.020s Memory: 799.00M "interacting" in: sky130A_mr.drc:508 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 773.00M + Elapsed: 0.000s Memory: 799.00M "output" in: sky130A_mr.drc:509 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 773.00M + Elapsed: 0.000s Memory: 799.00M "interacting" in: sky130A_mr.drc:510 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 773.00M + Elapsed: 0.000s Memory: 799.00M "-" in: sky130A_mr.drc:510 - Polygons (raw): 294581 (flat) 2610 (hierarchical) - Elapsed: 0.000s Memory: 773.00M + Polygons (raw): 589162 (flat) 2610 (hierarchical) + Elapsed: 0.000s Memory: 799.00M "with_area" in: sky130A_mr.drc:511 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 1.120s Memory: 773.00M + Elapsed: 1.090s Memory: 799.00M "output" in: sky130A_mr.drc:511 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 773.00M + Elapsed: 0.010s Memory: 799.00M "&" in: sky130A_mr.drc:512 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 773.00M + Elapsed: 0.000s Memory: 799.00M "space" in: sky130A_mr.drc:513 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 773.00M + Elapsed: 0.000s Memory: 799.00M "output" in: sky130A_mr.drc:513 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 773.00M + Elapsed: 0.000s Memory: 799.00M "width" in: sky130A_mr.drc:514 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 773.00M + Elapsed: 0.000s Memory: 799.00M "output" in: sky130A_mr.drc:514 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 773.00M + Elapsed: 0.000s Memory: 799.00M END: 67/20 (li) START: 67/44 (mcon) "-" in: sky130A_mr.drc:519 - Polygons (raw): 943830 (flat) 2902 (hierarchical) - Elapsed: 0.000s Memory: 773.00M + Polygons (raw): 1887660 (flat) 2902 (hierarchical) + Elapsed: 0.000s Memory: 799.00M "drc" in: sky130A_mr.drc:521 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 5.030s Memory: 1032.00M + Elapsed: 4.720s Memory: 998.00M "-" in: sky130A_mr.drc:522 - Polygons (raw): 943830 (flat) 2902 (hierarchical) - Elapsed: 0.010s Memory: 1032.00M + Polygons (raw): 1887660 (flat) 2902 (hierarchical) + Elapsed: 0.010s Memory: 998.00M "-" in: sky130A_mr.drc:526 - Polygons (raw): 943830 (flat) 2902 (hierarchical) - Elapsed: 0.000s Memory: 1032.00M + Polygons (raw): 1887660 (flat) 2902 (hierarchical) + Elapsed: 0.000s Memory: 998.00M "non_rectangles" in: sky130A_mr.drc:527 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 4.110s Memory: 1047.00M + Elapsed: 4.130s Memory: 1013.00M "output" in: sky130A_mr.drc:527 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1047.00M + Elapsed: 0.020s Memory: 1013.00M "drc" in: sky130A_mr.drc:529 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 4.780s Memory: 1069.00M + Elapsed: 4.760s Memory: 1055.00M "output" in: sky130A_mr.drc:529 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1069.00M + Elapsed: 0.010s Memory: 1055.00M "drc" in: sky130A_mr.drc:530 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.780s Memory: 1069.00M + Elapsed: 0.780s Memory: 1079.00M "output" in: sky130A_mr.drc:530 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1069.00M + Elapsed: 0.010s Memory: 1056.00M "space" in: sky130A_mr.drc:531 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.990s Memory: 1073.00M + Elapsed: 1.030s Memory: 1076.00M "output" in: sky130A_mr.drc:531 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1073.00M + Elapsed: 0.010s Memory: 1076.00M "width" in: sky130A_mr.drc:533 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1073.00M + Elapsed: 0.000s Memory: 1076.00M "output" in: sky130A_mr.drc:533 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1073.00M + Elapsed: 0.000s Memory: 1076.00M "drc" in: sky130A_mr.drc:534 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1073.00M + Elapsed: 0.020s Memory: 1076.00M "output" in: sky130A_mr.drc:534 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1073.00M + Elapsed: 0.000s Memory: 1076.00M "-" in: sky130A_mr.drc:535 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1073.00M + Elapsed: 0.000s Memory: 1076.00M "output" in: sky130A_mr.drc:535 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1073.00M + Elapsed: 0.000s Memory: 1076.00M "-" in: sky130A_mr.drc:537 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.940s Memory: 1073.00M + Elapsed: 0.980s Memory: 1107.00M "output" in: sky130A_mr.drc:537 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1073.00M + Elapsed: 0.010s Memory: 1107.00M END: 67/44 (mcon) START: 68/20 (m1) "width" in: sky130A_mr.drc:542 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 1.080s Memory: 1073.00M + Elapsed: 1.030s Memory: 1107.00M "output" in: sky130A_mr.drc:542 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1073.00M + Elapsed: 0.010s Memory: 1107.00M "sized" in: sky130A_mr.drc:543 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1073.00M + Elapsed: 0.020s Memory: 1107.00M "sized" in: sky130A_mr.drc:543 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1073.00M + Elapsed: 0.000s Memory: 1107.00M "snap" in: sky130A_mr.drc:543 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1073.00M + Elapsed: 0.000s Memory: 1107.00M "&" in: sky130A_mr.drc:543 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1073.00M + Elapsed: 0.000s Memory: 1107.00M "edges" in: sky130A_mr.drc:544 - Edges: 29870 (flat) 26154 (hierarchical) - Elapsed: 0.000s Memory: 1073.00M + Edges: 59740 (flat) 26154 (hierarchical) + Elapsed: 0.000s Memory: 1107.00M "-" in: sky130A_mr.drc:544 - Edges: 29870 (flat) 26154 (hierarchical) - Elapsed: 0.000s Memory: 1073.00M + Edges: 59740 (flat) 26154 (hierarchical) + Elapsed: 0.000s Memory: 1107.00M "edges" in: sky130A_mr.drc:545 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1073.00M + Elapsed: 0.000s Memory: 1107.00M "merged" in: sky130A_mr.drc:545 - Polygons (raw): 3279 (flat) 3080 (hierarchical) - Elapsed: 1.070s Memory: 1073.00M + Polygons (raw): 6558 (flat) 3080 (hierarchical) + Elapsed: 1.010s Memory: 1107.00M "outside_part" in: sky130A_mr.drc:545 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1073.00M + Elapsed: 0.010s Memory: 1107.00M "space" in: sky130A_mr.drc:547 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.070s Memory: 1080.00M + Elapsed: 0.060s Memory: 1107.00M "output" in: sky130A_mr.drc:547 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1080.00M + Elapsed: 0.000s Memory: 1107.00M "separation" in: sky130A_mr.drc:549 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1080.00M + Elapsed: 0.010s Memory: 1107.00M "space" in: sky130A_mr.drc:549 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1080.00M + Elapsed: 0.010s Memory: 1107.00M "+" in: sky130A_mr.drc:549 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1080.00M + Elapsed: 0.000s Memory: 1107.00M "output" in: sky130A_mr.drc:549 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1080.00M + Elapsed: 0.000s Memory: 1107.00M "input" in: sky130A_mr.drc:553 - Polygons (raw): 143129 (flat) 3844 (hierarchical) - Elapsed: 0.020s Memory: 1080.00M + Polygons (raw): 286258 (flat) 3844 (hierarchical) + Elapsed: 0.010s Memory: 1107.00M "enclosing" in: sky130A_mr.drc:555 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 4.310s Memory: 1118.00M + Elapsed: 3.980s Memory: 1135.00M "output" in: sky130A_mr.drc:555 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1078.00M + Elapsed: 0.020s Memory: 1135.00M "-" in: sky130A_mr.drc:556 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 1.350s Memory: 1117.00M + Elapsed: 1.390s Memory: 1151.00M "output" in: sky130A_mr.drc:556 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1117.00M + Elapsed: 0.010s Memory: 1151.00M "input" in: sky130A_mr.drc:558 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1117.00M + Elapsed: 0.010s Memory: 1151.00M "enclosing" in: sky130A_mr.drc:559 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1117.00M + Elapsed: 0.000s Memory: 1151.00M "output" in: sky130A_mr.drc:559 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1117.00M + Elapsed: 0.000s Memory: 1151.00M "-" in: sky130A_mr.drc:561 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1117.00M + Elapsed: 0.000s Memory: 1151.00M "output" in: sky130A_mr.drc:561 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1117.00M + Elapsed: 0.000s Memory: 1151.00M "with_area" in: sky130A_mr.drc:563 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1117.00M + Elapsed: 0.000s Memory: 1151.00M "output" in: sky130A_mr.drc:563 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1117.00M + Elapsed: 0.000s Memory: 1151.00M "holes" in: sky130A_mr.drc:565 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1117.00M + Elapsed: 0.000s Memory: 1151.00M "with_area" in: sky130A_mr.drc:565 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1117.00M + Elapsed: 0.000s Memory: 1151.00M "output" in: sky130A_mr.drc:565 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1117.00M + Elapsed: 0.000s Memory: 1151.00M "enclosing" in: sky130A_mr.drc:572 - Edge pairs: 5892 (flat) 4764 (hierarchical) - Elapsed: 2.960s Memory: 1118.00M + Edge pairs: 11784 (flat) 4764 (hierarchical) + Elapsed: 2.940s Memory: 1148.00M "second_edges" in: sky130A_mr.drc:572 - Edges: 5892 (flat) 4764 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Edges: 11784 (flat) 4764 (hierarchical) + Elapsed: 0.010s Memory: 1148.00M "width" in: sky130A_mr.drc:573 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.040s Memory: 1118.00M + Elapsed: 0.030s Memory: 1148.00M "polygons" in: sky130A_mr.drc:574 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1148.00M "interacting" in: sky130A_mr.drc:574 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1148.00M "output" in: sky130A_mr.drc:575 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1148.00M END: 68/20 (m1) START: 68/44 (via) "drc" in: sky130A_mr.drc:583 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.040s Memory: 1118.00M + Elapsed: 0.040s Memory: 1148.00M "-" in: sky130A_mr.drc:584 - Polygons (raw): 8246 (flat) 8246 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Polygons (raw): 16492 (flat) 8246 (hierarchical) + Elapsed: 0.000s Memory: 1148.00M "-" in: sky130A_mr.drc:589 - Polygons (raw): 8246 (flat) 8246 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Polygons (raw): 16492 (flat) 8246 (hierarchical) + Elapsed: 0.000s Memory: 1148.00M "non_rectangles" in: sky130A_mr.drc:591 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.030s Memory: 1118.00M + Elapsed: 0.030s Memory: 1148.00M "output" in: sky130A_mr.drc:591 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1148.00M "width" in: sky130A_mr.drc:592 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.010s Memory: 1148.00M "output" in: sky130A_mr.drc:592 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1148.00M "drc" in: sky130A_mr.drc:594 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.030s Memory: 1118.00M + Elapsed: 0.020s Memory: 1148.00M "output" in: sky130A_mr.drc:594 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1148.00M "space" in: sky130A_mr.drc:596 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Elapsed: 0.020s Memory: 1148.00M "output" in: sky130A_mr.drc:596 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1148.00M "width" in: sky130A_mr.drc:599 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1148.00M "output" in: sky130A_mr.drc:599 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1148.00M "drc" in: sky130A_mr.drc:600 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Elapsed: 0.010s Memory: 1148.00M "output" in: sky130A_mr.drc:600 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1148.00M "-" in: sky130A_mr.drc:601 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1148.00M "output" in: sky130A_mr.drc:601 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1148.00M "edges" in: sky130A_mr.drc:604 - Edges: 29870 (flat) 26154 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Edges: 59740 (flat) 26154 (hierarchical) + Elapsed: 0.000s Memory: 1148.00M "drc" in: sky130A_mr.drc:604 - Edges: 32984 (flat) 32984 (hierarchical) - Elapsed: 0.080s Memory: 1118.00M + Edges: 65968 (flat) 32984 (hierarchical) + Elapsed: 0.090s Memory: 1148.00M "enclosing" in: sky130A_mr.drc:604 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.030s Memory: 1118.00M + Elapsed: 0.030s Memory: 1149.00M "output" in: sky130A_mr.drc:604 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1149.00M "squares" in: sky130A_mr.drc:605 - Polygons (raw): 8246 (flat) 8246 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Polygons (raw): 16492 (flat) 8246 (hierarchical) + Elapsed: 0.000s Memory: 1149.00M "drc" in: sky130A_mr.drc:605 - Edges: 32984 (flat) 32984 (hierarchical) - Elapsed: 0.050s Memory: 1118.00M + Edges: 65968 (flat) 32984 (hierarchical) + Elapsed: 0.050s Memory: 1149.00M "-" in: sky130A_mr.drc:605 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.290s Memory: 1118.00M + Elapsed: 0.280s Memory: 1149.00M "output" in: sky130A_mr.drc:605 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Elapsed: 0.010s Memory: 1149.00M "edges" in: sky130A_mr.drc:607 - Edges: 29870 (flat) 26154 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Edges: 59740 (flat) 26154 (hierarchical) + Elapsed: 0.000s Memory: 1149.00M "drc" in: sky130A_mr.drc:607 - Edges: 32984 (flat) 32984 (hierarchical) - Elapsed: 0.060s Memory: 1118.00M + Edges: 65968 (flat) 32984 (hierarchical) + Elapsed: 0.050s Memory: 1149.00M "enclosing" in: sky130A_mr.drc:607 - Edge pairs: 3790 (flat) 3790 (hierarchical) - Elapsed: 0.040s Memory: 1118.00M + Edge pairs: 7580 (flat) 3790 (hierarchical) + Elapsed: 0.040s Memory: 1149.00M "second_edges" in: sky130A_mr.drc:607 - Edges: 3790 (flat) 3790 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Edges: 7580 (flat) 3790 (hierarchical) + Elapsed: 0.000s Memory: 1149.00M "width" in: sky130A_mr.drc:608 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Elapsed: 0.030s Memory: 1149.00M "polygons" in: sky130A_mr.drc:609 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1149.00M "interacting" in: sky130A_mr.drc:609 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1149.00M "output" in: sky130A_mr.drc:610 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1149.00M END: 68/44 (via) START: 69/20 (m2) "&" in: sky130A_mr.drc:617 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1149.00M "width" in: sky130A_mr.drc:618 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Elapsed: 0.030s Memory: 1149.00M "output" in: sky130A_mr.drc:618 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1149.00M "sized" in: sky130A_mr.drc:620 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Elapsed: 0.020s Memory: 1149.00M "sized" in: sky130A_mr.drc:620 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1149.00M "snap" in: sky130A_mr.drc:620 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1149.00M "&" in: sky130A_mr.drc:620 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1149.00M "edges" in: sky130A_mr.drc:621 - Edges: 22502 (flat) 22502 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Edges: 39762 (flat) 22320 (hierarchical) + Elapsed: 0.000s Memory: 1149.00M "-" in: sky130A_mr.drc:621 - Edges: 22502 (flat) 22502 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Edges: 39762 (flat) 22320 (hierarchical) + Elapsed: 0.010s Memory: 1149.00M "edges" in: sky130A_mr.drc:622 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1149.00M "merged" in: sky130A_mr.drc:622 - Polygons (raw): 2372 (flat) 2372 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Polygons (raw): 4438 (flat) 2386 (hierarchical) + Elapsed: 0.020s Memory: 1149.00M "outside_part" in: sky130A_mr.drc:622 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1149.00M "-" in: sky130A_mr.drc:623 - Polygons (raw): 8246 (flat) 8246 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Polygons (raw): 16492 (flat) 8246 (hierarchical) + Elapsed: 0.010s Memory: 1149.00M "space" in: sky130A_mr.drc:625 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.040s Memory: 1118.00M + Elapsed: 0.040s Memory: 1152.00M "output" in: sky130A_mr.drc:625 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "separation" in: sky130A_mr.drc:627 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Elapsed: 0.010s Memory: 1152.00M "space" in: sky130A_mr.drc:627 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "+" in: sky130A_mr.drc:627 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "output" in: sky130A_mr.drc:627 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "with_area" in: sky130A_mr.drc:629 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.010s Memory: 1152.00M "output" in: sky130A_mr.drc:629 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "holes" in: sky130A_mr.drc:630 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "with_area" in: sky130A_mr.drc:630 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "output" in: sky130A_mr.drc:630 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "enclosing" in: sky130A_mr.drc:635 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.040s Memory: 1118.00M + Elapsed: 0.030s Memory: 1152.00M "output" in: sky130A_mr.drc:635 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "-" in: sky130A_mr.drc:636 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.030s Memory: 1118.00M + Elapsed: 0.030s Memory: 1152.00M "output" in: sky130A_mr.drc:636 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "enclosing" in: sky130A_mr.drc:637 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "output" in: sky130A_mr.drc:637 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "enclosing" in: sky130A_mr.drc:638 - Edge pairs: 6333 (flat) 6333 (hierarchical) - Elapsed: 0.050s Memory: 1118.00M + Edge pairs: 12666 (flat) 6333 (hierarchical) + Elapsed: 0.050s Memory: 1152.00M "second_edges" in: sky130A_mr.drc:638 - Edges: 6333 (flat) 6333 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Edges: 12666 (flat) 6333 (hierarchical) + Elapsed: 0.000s Memory: 1152.00M "width" in: sky130A_mr.drc:639 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.030s Memory: 1118.00M + Elapsed: 0.030s Memory: 1152.00M "polygons" in: sky130A_mr.drc:640 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "interacting" in: sky130A_mr.drc:640 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "output" in: sky130A_mr.drc:641 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M END: 69/20 (m2) START: 69/44 (via2) "drc" in: sky130A_mr.drc:650 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.040s Memory: 1118.00M + Elapsed: 0.030s Memory: 1152.00M "-" in: sky130A_mr.drc:651 - Polygons (raw): 5598 (flat) 5598 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Polygons (raw): 10714 (flat) 5581 (hierarchical) + Elapsed: 0.020s Memory: 1152.00M "-" in: sky130A_mr.drc:656 - Polygons (raw): 5598 (flat) 5598 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Polygons (raw): 10714 (flat) 5581 (hierarchical) + Elapsed: 0.010s Memory: 1152.00M "non_rectangles" in: sky130A_mr.drc:657 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Elapsed: 0.020s Memory: 1152.00M "output" in: sky130A_mr.drc:657 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "width" in: sky130A_mr.drc:658 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.010s Memory: 1152.00M "output" in: sky130A_mr.drc:658 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "edges" in: sky130A_mr.drc:659 - Edges: 22392 (flat) 22392 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Edges: 42856 (flat) 22324 (hierarchical) + Elapsed: 0.000s Memory: 1152.00M "without_length" in: sky130A_mr.drc:659 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "output" in: sky130A_mr.drc:659 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "space" in: sky130A_mr.drc:660 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Elapsed: 0.020s Memory: 1152.00M "output" in: sky130A_mr.drc:660 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "width" in: sky130A_mr.drc:663 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "output" in: sky130A_mr.drc:663 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "drc" in: sky130A_mr.drc:664 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Elapsed: 0.010s Memory: 1152.00M "output" in: sky130A_mr.drc:664 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "-" in: sky130A_mr.drc:665 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "output" in: sky130A_mr.drc:665 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "enclosing" in: sky130A_mr.drc:668 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.030s Memory: 1118.00M + Elapsed: 0.030s Memory: 1152.00M "output" in: sky130A_mr.drc:668 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "-" in: sky130A_mr.drc:669 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.030s Memory: 1118.00M + Elapsed: 0.020s Memory: 1152.00M "output" in: sky130A_mr.drc:669 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "enclosing" in: sky130A_mr.drc:671 - Edge pairs: 3624 (flat) 3624 (hierarchical) - Elapsed: 0.030s Memory: 1118.00M + Edge pairs: 6204 (flat) 3594 (hierarchical) + Elapsed: 0.030s Memory: 1152.00M "second_edges" in: sky130A_mr.drc:671 - Edges: 3624 (flat) 3624 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Edges: 6204 (flat) 3594 (hierarchical) + Elapsed: 0.000s Memory: 1152.00M "width" in: sky130A_mr.drc:672 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Elapsed: 0.020s Memory: 1152.00M "polygons" in: sky130A_mr.drc:673 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "interacting" in: sky130A_mr.drc:673 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "output" in: sky130A_mr.drc:674 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M END: 69/44 (via2) START: 70/20 (m3) "width" in: sky130A_mr.drc:680 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Elapsed: 0.020s Memory: 1152.00M "output" in: sky130A_mr.drc:680 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "sized" in: sky130A_mr.drc:682 - Polygons (raw): 6 (flat) 6 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Polygons (raw): 12 (flat) 12 (hierarchical) + Elapsed: 0.010s Memory: 1152.00M "sized" in: sky130A_mr.drc:682 - Polygons (raw): 6 (flat) 6 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Polygons (raw): 12 (flat) 12 (hierarchical) + Elapsed: 0.000s Memory: 1152.00M "snap" in: sky130A_mr.drc:682 - Polygons (raw): 6 (flat) 6 (hierarchical) - Elapsed: 0.030s Memory: 1118.00M + Polygons (raw): 12 (flat) 12 (hierarchical) + Elapsed: 0.070s Memory: 1152.00M "&" in: sky130A_mr.drc:682 - Polygons (raw): 6 (flat) 6 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Polygons (raw): 12 (flat) 12 (hierarchical) + Elapsed: 0.010s Memory: 1152.00M "edges" in: sky130A_mr.drc:683 - Edges: 12524 (flat) 12524 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Edges: 18306 (flat) 18306 (hierarchical) + Elapsed: 0.000s Memory: 1152.00M "-" in: sky130A_mr.drc:683 - Edges: 12500 (flat) 12500 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Edges: 18258 (flat) 18258 (hierarchical) + Elapsed: 0.030s Memory: 1152.00M "edges" in: sky130A_mr.drc:684 - Edges: 24 (flat) 24 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Edges: 48 (flat) 48 (hierarchical) + Elapsed: 0.010s Memory: 1152.00M "merged" in: sky130A_mr.drc:684 - Polygons (raw): 1987 (flat) 1987 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Polygons (raw): 3282 (flat) 3282 (hierarchical) + Elapsed: 0.030s Memory: 1152.00M "outside_part" in: sky130A_mr.drc:684 - Edges: 24 (flat) 24 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Edges: 48 (flat) 48 (hierarchical) + Elapsed: 0.000s Memory: 1152.00M "space" in: sky130A_mr.drc:686 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.050s Memory: 1118.00M + Elapsed: 0.080s Memory: 1152.00M "output" in: sky130A_mr.drc:686 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.010s Memory: 1152.00M "separation" in: sky130A_mr.drc:688 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Elapsed: 0.030s Memory: 1152.00M "space" in: sky130A_mr.drc:688 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.010s Memory: 1152.00M "+" in: sky130A_mr.drc:688 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "output" in: sky130A_mr.drc:688 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "enclosing" in: sky130A_mr.drc:693 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.030s Memory: 1118.00M + Elapsed: 0.050s Memory: 1152.00M "output" in: sky130A_mr.drc:693 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "-" in: sky130A_mr.drc:694 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.030s Memory: 1118.00M + Elapsed: 0.040s Memory: 1152.00M "output" in: sky130A_mr.drc:694 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "with_area" in: sky130A_mr.drc:696 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.010s Memory: 1152.00M "output" in: sky130A_mr.drc:696 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "holes" in: sky130A_mr.drc:697 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "with_area" in: sky130A_mr.drc:697 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "output" in: sky130A_mr.drc:697 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M END: 70/20 (m3) START: 70/44 (via3) "drc" in: sky130A_mr.drc:704 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.060s Memory: 1118.00M + Elapsed: 0.110s Memory: 1152.00M "-" in: sky130A_mr.drc:705 - Polygons (raw): 9688 (flat) 9688 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Polygons (raw): 19113 (flat) 19113 (hierarchical) + Elapsed: 0.000s Memory: 1152.00M "-" in: sky130A_mr.drc:710 - Polygons (raw): 9688 (flat) 9688 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Polygons (raw): 19113 (flat) 19113 (hierarchical) + Elapsed: 0.000s Memory: 1152.00M "non_rectangles" in: sky130A_mr.drc:711 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.030s Memory: 1118.00M + Elapsed: 0.070s Memory: 1152.00M "output" in: sky130A_mr.drc:711 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "width" in: sky130A_mr.drc:712 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.010s Memory: 1152.00M "output" in: sky130A_mr.drc:712 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "edges" in: sky130A_mr.drc:713 - Edges: 38752 (flat) 38752 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Edges: 76452 (flat) 76452 (hierarchical) + Elapsed: 0.000s Memory: 1152.00M "without_length" in: sky130A_mr.drc:713 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "output" in: sky130A_mr.drc:713 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "space" in: sky130A_mr.drc:715 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Elapsed: 0.040s Memory: 1152.00M "output" in: sky130A_mr.drc:715 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "enclosing" in: sky130A_mr.drc:716 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.030s Memory: 1118.00M + Elapsed: 0.080s Memory: 1152.00M "output" in: sky130A_mr.drc:716 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1152.00M "-" in: sky130A_mr.drc:717 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.030s Memory: 1118.00M + Elapsed: 0.050s Memory: 1153.00M "output" in: sky130A_mr.drc:717 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "enclosing" in: sky130A_mr.drc:719 - Edge pairs: 10979 (flat) 10979 (hierarchical) - Elapsed: 0.060s Memory: 1118.00M + Edge pairs: 21332 (flat) 21332 (hierarchical) + Elapsed: 0.110s Memory: 1153.00M "second_edges" in: sky130A_mr.drc:719 - Edges: 10979 (flat) 10979 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Edges: 21332 (flat) 21332 (hierarchical) + Elapsed: 0.010s Memory: 1153.00M "width" in: sky130A_mr.drc:720 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.040s Memory: 1118.00M + Elapsed: 0.070s Memory: 1153.00M "polygons" in: sky130A_mr.drc:721 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "interacting" in: sky130A_mr.drc:721 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:722 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M END: 70/44 (via3) START: 71/20 (m4) "width" in: sky130A_mr.drc:728 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Elapsed: 0.030s Memory: 1153.00M "output" in: sky130A_mr.drc:728 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "sized" in: sky130A_mr.drc:730 - Polygons (raw): 44 (flat) 44 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Polygons (raw): 93 (flat) 93 (hierarchical) + Elapsed: 0.000s Memory: 1153.00M "sized" in: sky130A_mr.drc:730 - Polygons (raw): 44 (flat) 44 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Polygons (raw): 93 (flat) 93 (hierarchical) + Elapsed: 0.000s Memory: 1153.00M "snap" in: sky130A_mr.drc:730 - Polygons (raw): 44 (flat) 44 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Polygons (raw): 93 (flat) 93 (hierarchical) + Elapsed: 0.020s Memory: 1153.00M "&" in: sky130A_mr.drc:730 - Polygons (raw): 44 (flat) 44 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Polygons (raw): 93 (flat) 93 (hierarchical) + Elapsed: 0.000s Memory: 1153.00M "edges" in: sky130A_mr.drc:731 - Edges: 2350 (flat) 2350 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Edges: 2864 (flat) 2864 (hierarchical) + Elapsed: 0.000s Memory: 1153.00M "-" in: sky130A_mr.drc:731 - Edges: 2174 (flat) 2174 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Edges: 2492 (flat) 2492 (hierarchical) + Elapsed: 0.030s Memory: 1153.00M "edges" in: sky130A_mr.drc:732 - Edges: 176 (flat) 176 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Edges: 372 (flat) 372 (hierarchical) + Elapsed: 0.010s Memory: 1153.00M "merged" in: sky130A_mr.drc:732 - Polygons (raw): 150 (flat) 150 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Polygons (raw): 219 (flat) 219 (hierarchical) + Elapsed: 0.030s Memory: 1153.00M "outside_part" in: sky130A_mr.drc:732 - Edges: 176 (flat) 176 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Edges: 372 (flat) 372 (hierarchical) + Elapsed: 0.010s Memory: 1153.00M "space" in: sky130A_mr.drc:734 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.030s Memory: 1118.00M + Elapsed: 0.050s Memory: 1153.00M "output" in: sky130A_mr.drc:734 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_area" in: sky130A_mr.drc:736 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:736 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "separation" in: sky130A_mr.drc:738 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Elapsed: 0.030s Memory: 1153.00M "space" in: sky130A_mr.drc:738 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.010s Memory: 1153.00M "+" in: sky130A_mr.drc:738 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:738 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "enclosing" in: sky130A_mr.drc:743 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.050s Memory: 1118.00M + Elapsed: 0.090s Memory: 1153.00M "output" in: sky130A_mr.drc:743 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "-" in: sky130A_mr.drc:744 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.030s Memory: 1118.00M + Elapsed: 0.060s Memory: 1153.00M "output" in: sky130A_mr.drc:744 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "holes" in: sky130A_mr.drc:746 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_area" in: sky130A_mr.drc:746 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:746 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M END: 71/20 (m4) START: 71/44 (via4) "drc" in: sky130A_mr.drc:752 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.030s Memory: 1118.00M + Elapsed: 0.070s Memory: 1153.00M "-" in: sky130A_mr.drc:753 - Polygons (raw): 5190 (flat) 5190 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Polygons (raw): 9776 (flat) 9776 (hierarchical) + Elapsed: 0.010s Memory: 1153.00M "-" in: sky130A_mr.drc:758 - Polygons (raw): 5190 (flat) 5190 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Polygons (raw): 9776 (flat) 9776 (hierarchical) + Elapsed: 0.000s Memory: 1153.00M "non_rectangles" in: sky130A_mr.drc:759 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.030s Memory: 1118.00M + Elapsed: 0.050s Memory: 1153.00M "output" in: sky130A_mr.drc:759 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "width" in: sky130A_mr.drc:760 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.030s Memory: 1118.00M + Elapsed: 0.060s Memory: 1153.00M "output" in: sky130A_mr.drc:760 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "drc" in: sky130A_mr.drc:761 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Elapsed: 0.020s Memory: 1153.00M "output" in: sky130A_mr.drc:761 Edges: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "space" in: sky130A_mr.drc:763 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.030s Memory: 1118.00M + Elapsed: 0.060s Memory: 1153.00M "polygons" in: sky130A_mr.drc:763 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:763 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "width" in: sky130A_mr.drc:766 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:766 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "drc" in: sky130A_mr.drc:767 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Elapsed: 0.020s Memory: 1153.00M "output" in: sky130A_mr.drc:767 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "-" in: sky130A_mr.drc:768 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:768 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "enclosing" in: sky130A_mr.drc:771 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.030s Memory: 1118.00M + Elapsed: 0.060s Memory: 1153.00M "output" in: sky130A_mr.drc:771 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "-" in: sky130A_mr.drc:772 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.030s Memory: 1118.00M + Elapsed: 0.060s Memory: 1153.00M "output" in: sky130A_mr.drc:772 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M END: 71/44 (via4) START: 72/20 (m5) "width" in: sky130A_mr.drc:777 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Elapsed: 0.030s Memory: 1153.00M "output" in: sky130A_mr.drc:777 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "space" in: sky130A_mr.drc:779 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Elapsed: 0.040s Memory: 1153.00M "output" in: sky130A_mr.drc:779 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "enclosing" in: sky130A_mr.drc:781 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Elapsed: 0.050s Memory: 1153.00M "output" in: sky130A_mr.drc:781 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "-" in: sky130A_mr.drc:782 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.030s Memory: 1118.00M + Elapsed: 0.060s Memory: 1153.00M "output" in: sky130A_mr.drc:782 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.010s Memory: 1153.00M "with_area" in: sky130A_mr.drc:786 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:786 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "holes" in: sky130A_mr.drc:787 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.010s Memory: 1153.00M "with_area" in: sky130A_mr.drc:787 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:787 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M END: 72/20 (m5) START: 76/20 (pad) "space" in: sky130A_mr.drc:792 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:792 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M END: 76/20 (pad) FEOL section START: 75/20 (hvi) "-" in: sky130A_mr.drc:802 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "width" in: sky130A_mr.drc:803 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:803 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "space" in: sky130A_mr.drc:804 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:804 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M END: 75/20 (hvi) START: 125/20 (hvntm) "-" in: sky130A_mr.drc:809 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "width" in: sky130A_mr.drc:810 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:810 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "space" in: sky130A_mr.drc:811 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:811 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M END: 125/20 (hvntm) OFFGRID-ANGLES section "ongrid" in: sky130A_mr.drc:820 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:820 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:821 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:821 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:822 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.010s Memory: 1153.00M "output" in: sky130A_mr.drc:822 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:823 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:823 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:824 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:824 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:825 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:825 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:826 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:826 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:827 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:827 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:828 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:828 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:829 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:829 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:830 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:830 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:831 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:831 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:832 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:832 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:833 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:833 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:834 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:834 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:835 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:835 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:836 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.010s Memory: 1153.00M "output" in: sky130A_mr.drc:836 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:837 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:837 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "&" in: sky130A_mr.drc:838 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "-" in: sky130A_mr.drc:838 - Polygons (raw): 72700 (flat) 363 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Polygons (raw): 145400 (flat) 508 (hierarchical) + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:838 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.040s Memory: 1118.00M + Elapsed: 0.080s Memory: 1153.00M "output" in: sky130A_mr.drc:838 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "&" in: sky130A_mr.drc:839 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "&" in: sky130A_mr.drc:839 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:839 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:839 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "&" in: sky130A_mr.drc:840 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "-" in: sky130A_mr.drc:840 - Polygons (raw): 16600 (flat) 4 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Polygons (raw): 33200 (flat) 8 (hierarchical) + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:840 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Elapsed: 0.030s Memory: 1153.00M "output" in: sky130A_mr.drc:840 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "&" in: sky130A_mr.drc:841 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "&" in: sky130A_mr.drc:841 Polygons (raw): 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:841 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:841 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:842 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:842 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:843 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:843 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:844 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:844 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:845 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:845 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:846 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:846 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:847 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:847 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:848 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.010s Memory: 1153.00M "output" in: sky130A_mr.drc:848 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:849 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.010s Memory: 1153.00M "output" in: sky130A_mr.drc:849 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:850 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.470s Memory: 1118.00M + Elapsed: 0.960s Memory: 1153.00M "output" in: sky130A_mr.drc:850 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.020s Memory: 1118.00M + Elapsed: 0.030s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:851 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.010s Memory: 1153.00M "output" in: sky130A_mr.drc:851 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:852 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.460s Memory: 1118.00M + Elapsed: 0.940s Memory: 1153.00M "output" in: sky130A_mr.drc:852 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.010s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:853 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:853 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:854 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:854 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:855 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:855 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:856 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Elapsed: 0.020s Memory: 1153.00M "output" in: sky130A_mr.drc:856 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:857 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Elapsed: 0.020s Memory: 1153.00M "output" in: sky130A_mr.drc:857 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:858 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.070s Memory: 1118.00M + Elapsed: 0.120s Memory: 1153.00M "output" in: sky130A_mr.drc:858 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:859 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.070s Memory: 1118.00M + Elapsed: 0.140s Memory: 1153.00M "output" in: sky130A_mr.drc:859 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:860 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:860 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:861 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:861 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:862 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:862 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:863 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:863 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:864 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Elapsed: 0.010s Memory: 1153.00M "output" in: sky130A_mr.drc:864 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:865 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.010s Memory: 1153.00M "output" in: sky130A_mr.drc:865 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:866 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Elapsed: 0.010s Memory: 1153.00M "output" in: sky130A_mr.drc:866 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:867 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:867 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:868 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.010s Memory: 1153.00M "output" in: sky130A_mr.drc:868 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:869 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:869 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:870 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:870 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:871 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:871 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:872 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:872 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:873 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:873 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:874 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:874 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:875 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:875 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:876 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.010s Memory: 1153.00M "output" in: sky130A_mr.drc:876 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:877 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:877 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:878 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.010s Memory: 1153.00M "output" in: sky130A_mr.drc:878 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:879 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:879 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:880 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.010s Memory: 1153.00M "output" in: sky130A_mr.drc:880 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:881 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:881 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:882 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:882 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:883 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:883 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:884 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:884 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:885 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:885 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:886 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:886 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:887 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:887 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.010s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:888 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:888 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:889 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:889 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.010s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:890 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:890 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:891 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:891 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:892 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:892 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:893 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:893 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:894 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:894 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "with_angle" in: sky130A_mr.drc:895 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:895 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "ongrid" in: sky130A_mr.drc:896 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M + Elapsed: 0.000s Memory: 1153.00M "output" in: sky130A_mr.drc:896 Edge pairs: 0 (flat) 0 (hierarchical) - Elapsed: 0.000s Memory: 1118.00M -Writing report database: /home/ubuntu/repos/openframe_user_project/openlane/openframe_project_wrapper/runs/final/54-klayout-drc/reports/drc.klayout.lyrdb .. -Total elapsed: 55.390s Memory: 1074.00M + Elapsed: 0.000s Memory: 1153.00M +Writing report database: /home/ubuntu/repos/of-2dom/openlane/openframe_project_wrapper/runs/full3/54-klayout-drc/reports/drc.klayout.lyrdb .. +Total elapsed: 56.920s Memory: 1153.00M Cell exclusion list: rule | cell diff --git a/signoff/openframe_project_wrapper/openlane-signoff/lvs.rpt b/signoff/openframe_project_wrapper/openlane-signoff/lvs.rpt index 4c1e8cf..e8e57e1 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/lvs.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/lvs.rpt @@ -128,7 +128,18 @@ Cell openframe_project_wrapper (0) disconnected node: analog_noesd_io[9] Cell openframe_project_wrapper (0) disconnected node: gpio_dm2[10] Cell openframe_project_wrapper (0) disconnected node: gpio_dm2[11] Cell openframe_project_wrapper (0) disconnected node: gpio_dm2[12] +Cell openframe_project_wrapper (0) disconnected node: gpio_dm2[24] +Cell openframe_project_wrapper (0) disconnected node: gpio_dm2[25] +Cell openframe_project_wrapper (0) disconnected node: gpio_dm2[26] +Cell openframe_project_wrapper (0) disconnected node: gpio_dm2[27] +Cell openframe_project_wrapper (0) disconnected node: gpio_dm2[28] +Cell openframe_project_wrapper (0) disconnected node: gpio_dm2[29] Cell openframe_project_wrapper (0) disconnected node: gpio_dm2[2] +Cell openframe_project_wrapper (0) disconnected node: gpio_dm2[30] +Cell openframe_project_wrapper (0) disconnected node: gpio_dm2[31] +Cell openframe_project_wrapper (0) disconnected node: gpio_dm2[32] +Cell openframe_project_wrapper (0) disconnected node: gpio_dm2[33] +Cell openframe_project_wrapper (0) disconnected node: gpio_dm2[34] Cell openframe_project_wrapper (0) disconnected node: gpio_dm2[3] Cell openframe_project_wrapper (0) disconnected node: gpio_dm2[4] Cell openframe_project_wrapper (0) disconnected node: gpio_dm2[5] @@ -279,17 +290,6 @@ Cell openframe_project_wrapper (0) disconnected node: gpio_out[20] Cell openframe_project_wrapper (0) disconnected node: gpio_out[21] Cell openframe_project_wrapper (0) disconnected node: gpio_out[22] Cell openframe_project_wrapper (0) disconnected node: gpio_out[23] -Cell openframe_project_wrapper (0) disconnected node: gpio_out[24] -Cell openframe_project_wrapper (0) disconnected node: gpio_out[25] -Cell openframe_project_wrapper (0) disconnected node: gpio_out[26] -Cell openframe_project_wrapper (0) disconnected node: gpio_out[27] -Cell openframe_project_wrapper (0) disconnected node: gpio_out[28] -Cell openframe_project_wrapper (0) disconnected node: gpio_out[29] -Cell openframe_project_wrapper (0) disconnected node: gpio_out[30] -Cell openframe_project_wrapper (0) disconnected node: gpio_out[31] -Cell openframe_project_wrapper (0) disconnected node: gpio_out[32] -Cell openframe_project_wrapper (0) disconnected node: gpio_out[33] -Cell openframe_project_wrapper (0) disconnected node: gpio_out[34] Cell openframe_project_wrapper (0) disconnected node: gpio_out[35] Cell openframe_project_wrapper (0) disconnected node: gpio_out[36] Cell openframe_project_wrapper (0) disconnected node: gpio_out[37] @@ -337,7 +337,6 @@ Cell openframe_project_wrapper (0) disconnected node: porb_l Cell openframe_project_wrapper (0) disconnected node: resetb_h Cell openframe_project_wrapper (0) disconnected node: resetb_l Cell openframe_project_wrapper (0) disconnected node: vccd -Cell openframe_project_wrapper (0) disconnected node: vccd2 Cell openframe_project_wrapper (0) disconnected node: vdda Cell openframe_project_wrapper (0) disconnected node: vdda1 Cell openframe_project_wrapper (0) disconnected node: vdda2 @@ -346,7 +345,6 @@ Cell openframe_project_wrapper (0) disconnected node: vssa Cell openframe_project_wrapper (0) disconnected node: vssa1 Cell openframe_project_wrapper (0) disconnected node: vssa2 Cell openframe_project_wrapper (0) disconnected node: vssd -Cell openframe_project_wrapper (0) disconnected node: vssd2 Cell openframe_project_wrapper (0) disconnected node: vssio Cell openframe_project_wrapper (0) disconnected node: vdda_uq0 Cell openframe_project_wrapper (0) disconnected node: vssio_uq0 @@ -361,15 +359,11 @@ Cell openframe_project_wrapper (0) disconnected node: vddio_uq2 Cell openframe_project_wrapper (0) disconnected node: vssa1_uq0 Cell openframe_project_wrapper (0) disconnected node: vssa1_uq1 Cell openframe_project_wrapper (0) disconnected node: vssa1_uq2 -Cell openframe_project_wrapper (0) disconnected node: vssd2_uq0 -Cell openframe_project_wrapper (0) disconnected node: vssd2_uq1 Cell openframe_project_wrapper (0) disconnected node: vdda2_uq0 Cell openframe_project_wrapper (0) disconnected node: vdda1_uq0 Cell openframe_project_wrapper (0) disconnected node: vdda1_uq1 Cell openframe_project_wrapper (0) disconnected node: vdda1_uq2 Cell openframe_project_wrapper (0) disconnected node: vssa2_uq0 -Cell openframe_project_wrapper (0) disconnected node: vccd2_uq0 -Cell openframe_project_wrapper (0) disconnected node: vccd2_uq1 Cell openframe_project_wrapper (1) disconnected node: por_l Cell openframe_project_wrapper (1) disconnected node: porb_h Cell openframe_project_wrapper (1) disconnected node: porb_l @@ -378,12 +372,10 @@ Cell openframe_project_wrapper (1) disconnected node: resetb_l Cell openframe_project_wrapper (1) disconnected node: vdda1 Cell openframe_project_wrapper (1) disconnected node: vssa1 Cell openframe_project_wrapper (1) disconnected node: vssio -Cell openframe_project_wrapper (1) disconnected node: vccd2 Cell openframe_project_wrapper (1) disconnected node: vddio Cell openframe_project_wrapper (1) disconnected node: vssa2 Cell openframe_project_wrapper (1) disconnected node: vdda2 Cell openframe_project_wrapper (1) disconnected node: vdda -Cell openframe_project_wrapper (1) disconnected node: vssd2 Cell openframe_project_wrapper (1) disconnected node: vccd Cell openframe_project_wrapper (1) disconnected node: vssa Cell openframe_project_wrapper (1) disconnected node: vssd @@ -596,29 +588,44 @@ Cell openframe_project_wrapper (1) disconnected node: mask_rev[0] Subcircuit summary: Circuit 1: openframe_project_wrapper |Circuit 2: openframe_project_wrapper -------------------------------------------|------------------------------------------- -user_proj_timer (1) |user_proj_timer (1) -Number of devices: 1 |Number of devices: 1 -Number of nets: 15 |Number of nets: 15 +user_proj_timer (2) |user_proj_timer (2) +Number of devices: 2 |Number of devices: 2 +Number of nets: 28 |Number of nets: 28 --------------------------------------------------------------------------------------- +Resolving symmetries by property value. +Resolving symmetries by pin name. Netlists match uniquely with port errors. Subcircuit pins: Circuit 1: openframe_project_wrapper |Circuit 2: openframe_project_wrapper -------------------------------------------|------------------------------------------- -vccd1 |vccd1 -vssd1 |vssd1 gpio_in[0] |gpio_in[0] gpio_in[1] |gpio_in[1] +vccd2 |vccd2 +vccd1 |vccd1 +vssd2 |vssd2 +vssd1 |vssd1 +gpio_out[34] |gpio_out[34] gpio_out[12] |gpio_out[12] +gpio_out[33] |gpio_out[33] gpio_out[11] |gpio_out[11] +gpio_out[32] |gpio_out[32] gpio_out[10] |gpio_out[10] +gpio_out[31] |gpio_out[31] gpio_out[9] |gpio_out[9] +gpio_out[30] |gpio_out[30] gpio_out[8] |gpio_out[8] +gpio_out[29] |gpio_out[29] gpio_out[7] |gpio_out[7] +gpio_out[28] |gpio_out[28] gpio_out[6] |gpio_out[6] +gpio_out[27] |gpio_out[27] gpio_out[5] |gpio_out[5] +gpio_out[26] |gpio_out[26] gpio_out[4] |gpio_out[4] +gpio_out[25] |gpio_out[25] gpio_out[3] |gpio_out[3] +gpio_out[24] |gpio_out[24] gpio_out[2] |gpio_out[2] analog_io[0] |analog_io[0] analog_io[10] |analog_io[10] @@ -832,7 +839,6 @@ porb_l |porb_l resetb_h |resetb_h resetb_l |resetb_l vccd |vccd -vccd2 |vccd2 vdda |vdda vdda1 |vdda1 vdda2 |vdda2 @@ -841,7 +847,6 @@ vssa |vssa vssa1 |vssa1 vssa2 |vssa2 vssd |vssd -vssd2 |vssd2 vssio |vssio (no matching pin) |gpio_analog_en[43] (no matching pin) |gpio_analog_en[42] @@ -1380,17 +1385,6 @@ vssio |vssio (no matching pin) |gpio_out[37] (no matching pin) |gpio_out[36] (no matching pin) |gpio_out[35] -(no matching pin) |gpio_out[34] -(no matching pin) |gpio_out[33] -(no matching pin) |gpio_out[32] -(no matching pin) |gpio_out[31] -(no matching pin) |gpio_out[30] -(no matching pin) |gpio_out[29] -(no matching pin) |gpio_out[28] -(no matching pin) |gpio_out[27] -(no matching pin) |gpio_out[26] -(no matching pin) |gpio_out[25] -(no matching pin) |gpio_out[24] (no matching pin) |gpio_out[23] (no matching pin) |gpio_out[22] (no matching pin) |gpio_out[21] @@ -1495,7 +1489,18 @@ vssio |vssio gpio_dm2[10] |(no matching pin) gpio_dm2[11] |(no matching pin) gpio_dm2[12] |(no matching pin) +gpio_dm2[24] |(no matching pin) +gpio_dm2[25] |(no matching pin) +gpio_dm2[26] |(no matching pin) +gpio_dm2[27] |(no matching pin) +gpio_dm2[28] |(no matching pin) +gpio_dm2[29] |(no matching pin) gpio_dm2[2] |(no matching pin) +gpio_dm2[30] |(no matching pin) +gpio_dm2[31] |(no matching pin) +gpio_dm2[32] |(no matching pin) +gpio_dm2[33] |(no matching pin) +gpio_dm2[34] |(no matching pin) gpio_dm2[3] |(no matching pin) gpio_dm2[4] |(no matching pin) gpio_dm2[5] |(no matching pin) @@ -1560,17 +1565,6 @@ gpio_out[20] |(no matching pin) gpio_out[21] |(no matching pin) gpio_out[22] |(no matching pin) gpio_out[23] |(no matching pin) -gpio_out[24] |(no matching pin) -gpio_out[25] |(no matching pin) -gpio_out[26] |(no matching pin) -gpio_out[27] |(no matching pin) -gpio_out[28] |(no matching pin) -gpio_out[29] |(no matching pin) -gpio_out[30] |(no matching pin) -gpio_out[31] |(no matching pin) -gpio_out[32] |(no matching pin) -gpio_out[33] |(no matching pin) -gpio_out[34] |(no matching pin) gpio_out[35] |(no matching pin) gpio_out[36] |(no matching pin) gpio_out[37] |(no matching pin) @@ -1593,15 +1587,11 @@ vddio_uq2 |(no matching pin) vssa1_uq0 |(no matching pin) vssa1_uq1 |(no matching pin) vssa1_uq2 |(no matching pin) -vssd2_uq0 |(no matching pin) -vssd2_uq1 |(no matching pin) vdda2_uq0 |(no matching pin) vdda1_uq0 |(no matching pin) vdda1_uq1 |(no matching pin) vdda1_uq2 |(no matching pin) vssa2_uq0 |(no matching pin) -vccd2_uq0 |(no matching pin) -vccd2_uq1 |(no matching pin) --------------------------------------------------------------------------------------- Cell pin lists for openframe_project_wrapper and openframe_project_wrapper altered to match. Device classes openframe_project_wrapper and openframe_project_wrapper are equivalent. diff --git a/signoff/openframe_project_wrapper/openlane-signoff/magic-drc.log b/signoff/openframe_project_wrapper/openlane-signoff/magic-drc.log index dbe7e29..8e5e5d2 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/magic-drc.log +++ b/signoff/openframe_project_wrapper/openlane-signoff/magic-drc.log @@ -19,64 +19,64 @@ Loading "/nix/store/8y4m6wgn5kqlbig1qwnwbxijqqp0jwib-python3-3.13.9-env/lib/pyth Warning: Calma reading is not undoable! I hope that's OK. Library written using GDS-II Release 3.0 Library name: openframe_project_wrapper -Reading "CO_sky130_ef_sc_hd__decap_40_12". -Reading "CO_sky130_fd_sc_hd__decap_3". -Reading "CO_sky130_fd_sc_hd__fill_1". -Reading "CO_sky130_fd_sc_hd__tapvpwrvgnd_1". -Reading "CO_sky130_fd_sc_hd__fill_2". -Reading "CO_sky130_fd_sc_hd__fill_4". -Reading "CO_sky130_fd_sc_hd__diode_2". -Reading "CO_sky130_fd_sc_hd__buf_2". -Reading "CO_sky130_fd_sc_hd__clkdlybuf4s25_1". -Reading "CO_sky130_fd_sc_hd__fill_8". -Reading "CO_sky130_fd_sc_hd__inv_2". -Reading "CO_sky130_fd_sc_hd__xor2_2". -Reading "CO_sky130_fd_sc_hd__dlygate4sd3_1". -Reading "CO_sky130_fd_sc_hd__dfrtp_2". -Reading "CO_sky130_fd_sc_hd__and2_2". -Reading "CO_sky130_fd_sc_hd__nand3_2". -Reading "CO_sky130_fd_sc_hd__and4_2". -Reading "CO_sky130_fd_sc_hd__or4_2". -Reading "CO_sky130_fd_sc_hd__a21o_2". -Reading "CO_sky130_fd_sc_hd__xnor2_2". -Reading "CO_sky130_fd_sc_hd__buf_4". -Reading "CO_sky130_fd_sc_hd__and2b_2". -Reading "CO_sky130_fd_sc_hd__a41o_2". -Reading "CO_sky130_fd_sc_hd__nand2_2". -Reading "CO_sky130_fd_sc_hd__and3_2". -Reading "CO_sky130_fd_sc_hd__nor2_2". -Reading "CO_sky130_fd_sc_hd__clkbuf_8". -Reading "CO_sky130_fd_sc_hd__o21ba_2". -Reading "CO_sky130_fd_sc_hd__a21oi_2". -Reading "CO_sky130_fd_sc_hd__o21a_2". -Reading "CO_sky130_fd_sc_hd__buf_6". -Reading "CO_sky130_fd_sc_hd__or2_2". -Reading "CO_sky130_fd_sc_hd__or4bb_2". -Reading "CO_sky130_fd_sc_hd__or4b_2". -Reading "CO_sky130_fd_sc_hd__clkbuf_16". -Reading "CO_sky130_fd_sc_hd__mux2_1". -Reading "CO_sky130_fd_sc_hd__o21ai_2". -Reading "CO_sky130_fd_sc_hd__a31o_2". -Reading "CO_sky130_fd_sc_hd__a211oi_2". -Reading "CO_sky130_fd_sc_hd__nand4_2". -Reading "CO_sky130_fd_sc_hd__o211a_2". -Reading "CO_sky130_fd_sc_hd__nand2b_2". -Reading "CO_sky130_fd_sc_hd__o22a_2". -Reading "CO_sky130_fd_sc_hd__and3b_2". -Reading "CO_sky130_fd_sc_hd__nor3b_2". -Reading "CO_sky130_fd_sc_hd__mux4_2". -Reading "CO_sky130_fd_sc_hd__a311oi_2". -Reading "CO_sky130_fd_sc_hd__o32a_2". -Reading "CO_sky130_fd_sc_hd__o221a_2". -Reading "CO_sky130_fd_sc_hd__and4b_2". -Reading "CO_sky130_fd_sc_hd__o2bb2a_2". -Reading "CO_sky130_fd_sc_hd__a22o_2". -Reading "CO_sky130_fd_sc_hd__a2bb2o_2". -Reading "CO_sky130_fd_sc_hd__or3b_2". -Reading "CO_sky130_fd_sc_hd__a211o_2". -Reading "CO_sky130_fd_sc_hd__nand3b_2". -Reading "CO_sky130_fd_sc_hd__buf_8". -Reading "CO_sky130_fd_sc_hd__buf_12". +Reading "JI_sky130_ef_sc_hd__decap_40_12". +Reading "JI_sky130_fd_sc_hd__decap_3". +Reading "JI_sky130_fd_sc_hd__fill_1". +Reading "JI_sky130_fd_sc_hd__tapvpwrvgnd_1". +Reading "JI_sky130_fd_sc_hd__fill_2". +Reading "JI_sky130_fd_sc_hd__fill_4". +Reading "JI_sky130_fd_sc_hd__diode_2". +Reading "JI_sky130_fd_sc_hd__buf_2". +Reading "JI_sky130_fd_sc_hd__clkdlybuf4s25_1". +Reading "JI_sky130_fd_sc_hd__fill_8". +Reading "JI_sky130_fd_sc_hd__inv_2". +Reading "JI_sky130_fd_sc_hd__xor2_2". +Reading "JI_sky130_fd_sc_hd__dlygate4sd3_1". +Reading "JI_sky130_fd_sc_hd__dfrtp_2". +Reading "JI_sky130_fd_sc_hd__and2_2". +Reading "JI_sky130_fd_sc_hd__nand3_2". +Reading "JI_sky130_fd_sc_hd__and4_2". +Reading "JI_sky130_fd_sc_hd__or4_2". +Reading "JI_sky130_fd_sc_hd__a21o_2". +Reading "JI_sky130_fd_sc_hd__xnor2_2". +Reading "JI_sky130_fd_sc_hd__buf_4". +Reading "JI_sky130_fd_sc_hd__and2b_2". +Reading "JI_sky130_fd_sc_hd__a41o_2". +Reading "JI_sky130_fd_sc_hd__nand2_2". +Reading "JI_sky130_fd_sc_hd__and3_2". +Reading "JI_sky130_fd_sc_hd__nor2_2". +Reading "JI_sky130_fd_sc_hd__clkbuf_8". +Reading "JI_sky130_fd_sc_hd__o21ba_2". +Reading "JI_sky130_fd_sc_hd__a21oi_2". +Reading "JI_sky130_fd_sc_hd__o21a_2". +Reading "JI_sky130_fd_sc_hd__buf_6". +Reading "JI_sky130_fd_sc_hd__or2_2". +Reading "JI_sky130_fd_sc_hd__or4bb_2". +Reading "JI_sky130_fd_sc_hd__or4b_2". +Reading "JI_sky130_fd_sc_hd__clkbuf_16". +Reading "JI_sky130_fd_sc_hd__mux2_1". +Reading "JI_sky130_fd_sc_hd__o21ai_2". +Reading "JI_sky130_fd_sc_hd__a31o_2". +Reading "JI_sky130_fd_sc_hd__a211oi_2". +Reading "JI_sky130_fd_sc_hd__nand4_2". +Reading "JI_sky130_fd_sc_hd__o211a_2". +Reading "JI_sky130_fd_sc_hd__nand2b_2". +Reading "JI_sky130_fd_sc_hd__o22a_2". +Reading "JI_sky130_fd_sc_hd__and3b_2". +Reading "JI_sky130_fd_sc_hd__nor3b_2". +Reading "JI_sky130_fd_sc_hd__mux4_2". +Reading "JI_sky130_fd_sc_hd__a311oi_2". +Reading "JI_sky130_fd_sc_hd__o32a_2". +Reading "JI_sky130_fd_sc_hd__o221a_2". +Reading "JI_sky130_fd_sc_hd__and4b_2". +Reading "JI_sky130_fd_sc_hd__o2bb2a_2". +Reading "JI_sky130_fd_sc_hd__a22o_2". +Reading "JI_sky130_fd_sc_hd__a2bb2o_2". +Reading "JI_sky130_fd_sc_hd__or3b_2". +Reading "JI_sky130_fd_sc_hd__a211o_2". +Reading "JI_sky130_fd_sc_hd__nand3b_2". +Reading "JI_sky130_fd_sc_hd__buf_8". +Reading "JI_sky130_fd_sc_hd__buf_12". Reading "user_proj_timer". 5000 uses 10000 uses @@ -100,6 +100,6 @@ Loading DRC CIF style. No errors found. [INFO] COUNT: 0 [INFO] Should be divided by 3 or 4 -[INFO] DRC Checking DONE (/home/ubuntu/repos/openframe_user_project/openlane/openframe_project_wrapper/runs/final/53-magic-drc/reports/drc.magic.rpt) -[INFO] Saving mag view with DRC errors (/home/ubuntu/repos/openframe_user_project/openlane/openframe_project_wrapper/runs/final/53-magic-drc/views/openframe_project_wrapper.drc.mag) +[INFO] DRC Checking DONE (/home/ubuntu/repos/of-2dom/openlane/openframe_project_wrapper/runs/full3/53-magic-drc/reports/drc.magic.rpt) +[INFO] Saving mag view with DRC errors (/home/ubuntu/repos/of-2dom/openlane/openframe_project_wrapper/runs/full3/53-magic-drc/views/openframe_project_wrapper.drc.mag) [INFO] Saved diff --git a/signoff/openframe_project_wrapper/openlane-signoff/netgen-lvs.log b/signoff/openframe_project_wrapper/openlane-signoff/netgen-lvs.log index 48955dd..3bd1663 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/netgen-lvs.log +++ b/signoff/openframe_project_wrapper/openlane-signoff/netgen-lvs.log @@ -36,7 +36,7 @@ Call to undefined subcircuit sky130_fd_sc_hd__nand2_2 Creating placeholder cell definition. Call to undefined subcircuit sky130_fd_sc_hd__nor2_2 Creating placeholder cell definition. -Reading Verilog netlist file '/home/ubuntu/repos/openframe_user_project/openlane/openframe_project_wrapper/runs/final/35-openroad-detailedrouting/openframe_project_wrapper.pnl.v'... +Reading Verilog netlist file '/home/ubuntu/repos/of-2dom/openlane/openframe_project_wrapper/runs/full3/35-openroad-detailedrouting/openframe_project_wrapper.pnl.v'... Warning: A case-insensitive file has been read and so the verilog file must be treated case-insensitive to match. Creating placeholder cell definition for module user_proj_timer. Treating empty subcircuits as black-box cells @@ -178,114 +178,114 @@ Circuit 1: sky130_fd_pr__special_nfet_01v8 |Circuit 2: sky130_fd_pr__special_nfe 4 |4 --------------------------------------------------------------------------------------- Cell pin lists are equivalent. -Device classes sky130_fd_sc_hd__a211o_2 and CO_sky130_fd_sc_hd__a211o_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__a211o_2 in circuit 1 and sky130_fd_sc_hd__a211o_2 in circuit 2 -Device classes sky130_fd_sc_hd__or4bb_2 and CO_sky130_fd_sc_hd__or4bb_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__or4bb_2 in circuit 1 and sky130_fd_sc_hd__or4bb_2 in circuit 2 -Device classes sky130_fd_sc_hd__a2bb2o_2 and CO_sky130_fd_sc_hd__a2bb2o_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__a2bb2o_2 in circuit 1 and sky130_fd_sc_hd__a2bb2o_2 in circuit 2 -Device classes sky130_fd_sc_hd__nor2_2 and CO_sky130_fd_sc_hd__nor2_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__nor2_2 in circuit 1 and sky130_fd_sc_hd__nor2_2 in circuit 2 -Device classes sky130_fd_sc_hd__a41o_2 and CO_sky130_fd_sc_hd__a41o_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__a41o_2 in circuit 1 and sky130_fd_sc_hd__a41o_2 in circuit 2 -Device classes sky130_fd_sc_hd__a31o_2 and CO_sky130_fd_sc_hd__a31o_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__a31o_2 in circuit 1 and sky130_fd_sc_hd__a31o_2 in circuit 2 -Device classes sky130_fd_sc_hd__a21o_2 and CO_sky130_fd_sc_hd__a21o_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__a21o_2 in circuit 1 and sky130_fd_sc_hd__a21o_2 in circuit 2 -Device classes sky130_fd_sc_hd__and4b_2 and CO_sky130_fd_sc_hd__and4b_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__and4b_2 in circuit 1 and sky130_fd_sc_hd__and4b_2 in circuit 2 -Device classes sky130_fd_sc_hd__o21ai_2 and CO_sky130_fd_sc_hd__o21ai_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__o21ai_2 in circuit 1 and sky130_fd_sc_hd__o21ai_2 in circuit 2 -Device classes sky130_fd_sc_hd__a21oi_2 and CO_sky130_fd_sc_hd__a21oi_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__a21oi_2 in circuit 1 and sky130_fd_sc_hd__a21oi_2 in circuit 2 -Device classes sky130_ef_sc_hd__decap_40_12 and CO_sky130_ef_sc_hd__decap_40_12 are equivalent. -Custom: Equating CO_sky130_ef_sc_hd__decap_40_12 in circuit 1 and sky130_ef_sc_hd__decap_40_12 in circuit 2 -Device classes sky130_fd_sc_hd__dlygate4sd3_1 and CO_sky130_fd_sc_hd__dlygate4sd3_1 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__dlygate4sd3_1 in circuit 1 and sky130_fd_sc_hd__dlygate4sd3_1 in circuit 2 -Device classes sky130_fd_sc_hd__clkbuf_8 and CO_sky130_fd_sc_hd__clkbuf_8 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__clkbuf_8 in circuit 1 and sky130_fd_sc_hd__clkbuf_8 in circuit 2 -Device classes sky130_fd_sc_hd__xor2_2 and CO_sky130_fd_sc_hd__xor2_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__xor2_2 in circuit 1 and sky130_fd_sc_hd__xor2_2 in circuit 2 -Device classes sky130_fd_sc_hd__mux4_2 and CO_sky130_fd_sc_hd__mux4_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__mux4_2 in circuit 1 and sky130_fd_sc_hd__mux4_2 in circuit 2 -Device classes sky130_fd_sc_hd__and4_2 and CO_sky130_fd_sc_hd__and4_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__and4_2 in circuit 1 and sky130_fd_sc_hd__and4_2 in circuit 2 -Device classes sky130_fd_sc_hd__or4_2 and CO_sky130_fd_sc_hd__or4_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__or4_2 in circuit 1 and sky130_fd_sc_hd__or4_2 in circuit 2 -Device classes sky130_fd_sc_hd__buf_2 and CO_sky130_fd_sc_hd__buf_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__buf_2 in circuit 1 and sky130_fd_sc_hd__buf_2 in circuit 2 -Device classes sky130_fd_sc_hd__buf_4 and CO_sky130_fd_sc_hd__buf_4 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__buf_4 in circuit 1 and sky130_fd_sc_hd__buf_4 in circuit 2 -Device classes sky130_fd_sc_hd__clkdlybuf4s25_1 and CO_sky130_fd_sc_hd__clkdlybuf4s25_1 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__clkdlybuf4s25_1 in circuit 1 and sky130_fd_sc_hd__clkdlybuf4s25_1 in circuit 2 -Device classes sky130_fd_sc_hd__buf_6 and CO_sky130_fd_sc_hd__buf_6 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__buf_6 in circuit 1 and sky130_fd_sc_hd__buf_6 in circuit 2 -Device classes sky130_fd_sc_hd__buf_8 and CO_sky130_fd_sc_hd__buf_8 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__buf_8 in circuit 1 and sky130_fd_sc_hd__buf_8 in circuit 2 -Device classes sky130_fd_sc_hd__nand4_2 and CO_sky130_fd_sc_hd__nand4_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__nand4_2 in circuit 1 and sky130_fd_sc_hd__nand4_2 in circuit 2 -Device classes sky130_fd_sc_hd__and3b_2 and CO_sky130_fd_sc_hd__and3b_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__and3b_2 in circuit 1 and sky130_fd_sc_hd__and3b_2 in circuit 2 -Device classes sky130_fd_sc_hd__dfrtp_2 and CO_sky130_fd_sc_hd__dfrtp_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__dfrtp_2 in circuit 1 and sky130_fd_sc_hd__dfrtp_2 in circuit 2 -Device classes sky130_fd_sc_hd__inv_2 and CO_sky130_fd_sc_hd__inv_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__inv_2 in circuit 1 and sky130_fd_sc_hd__inv_2 in circuit 2 -Device classes sky130_fd_sc_hd__clkbuf_16 and CO_sky130_fd_sc_hd__clkbuf_16 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__clkbuf_16 in circuit 1 and sky130_fd_sc_hd__clkbuf_16 in circuit 2 -Device classes sky130_fd_sc_hd__buf_12 and CO_sky130_fd_sc_hd__buf_12 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__buf_12 in circuit 1 and sky130_fd_sc_hd__buf_12 in circuit 2 -Device classes sky130_fd_sc_hd__and3_2 and CO_sky130_fd_sc_hd__and3_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__and3_2 in circuit 1 and sky130_fd_sc_hd__and3_2 in circuit 2 -Device classes sky130_fd_sc_hd__nand3b_2 and CO_sky130_fd_sc_hd__nand3b_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__nand3b_2 in circuit 1 and sky130_fd_sc_hd__nand3b_2 in circuit 2 -Device classes sky130_fd_sc_hd__nand3_2 and CO_sky130_fd_sc_hd__nand3_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__nand3_2 in circuit 1 and sky130_fd_sc_hd__nand3_2 in circuit 2 -Device classes sky130_fd_sc_hd__a211oi_2 and CO_sky130_fd_sc_hd__a211oi_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__a211oi_2 in circuit 1 and sky130_fd_sc_hd__a211oi_2 in circuit 2 -Device classes sky130_fd_sc_hd__o21ba_2 and CO_sky130_fd_sc_hd__o21ba_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__o21ba_2 in circuit 1 and sky130_fd_sc_hd__o21ba_2 in circuit 2 -Device classes sky130_fd_sc_hd__and2b_2 and CO_sky130_fd_sc_hd__and2b_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__and2b_2 in circuit 1 and sky130_fd_sc_hd__and2b_2 in circuit 2 -Device classes sky130_fd_sc_hd__mux2_1 and CO_sky130_fd_sc_hd__mux2_1 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__mux2_1 in circuit 1 and sky130_fd_sc_hd__mux2_1 in circuit 2 -Device classes sky130_fd_sc_hd__decap_3 and CO_sky130_fd_sc_hd__decap_3 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__decap_3 in circuit 1 and sky130_fd_sc_hd__decap_3 in circuit 2 -Device classes sky130_fd_sc_hd__and2_2 and CO_sky130_fd_sc_hd__and2_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__and2_2 in circuit 1 and sky130_fd_sc_hd__and2_2 in circuit 2 -Device classes sky130_fd_sc_hd__or2_2 and CO_sky130_fd_sc_hd__or2_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__or2_2 in circuit 1 and sky130_fd_sc_hd__or2_2 in circuit 2 -Device classes sky130_fd_sc_hd__or4b_2 and CO_sky130_fd_sc_hd__or4b_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__or4b_2 in circuit 1 and sky130_fd_sc_hd__or4b_2 in circuit 2 -Device classes sky130_fd_sc_hd__nand2b_2 and CO_sky130_fd_sc_hd__nand2b_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__nand2b_2 in circuit 1 and sky130_fd_sc_hd__nand2b_2 in circuit 2 -Device classes sky130_fd_sc_hd__a311oi_2 and CO_sky130_fd_sc_hd__a311oi_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__a311oi_2 in circuit 1 and sky130_fd_sc_hd__a311oi_2 in circuit 2 -Device classes sky130_fd_sc_hd__nand2_2 and CO_sky130_fd_sc_hd__nand2_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__nand2_2 in circuit 1 and sky130_fd_sc_hd__nand2_2 in circuit 2 -Device classes sky130_fd_sc_hd__o32a_2 and CO_sky130_fd_sc_hd__o32a_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__o32a_2 in circuit 1 and sky130_fd_sc_hd__o32a_2 in circuit 2 -Device classes sky130_fd_sc_hd__o22a_2 and CO_sky130_fd_sc_hd__o22a_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__o22a_2 in circuit 1 and sky130_fd_sc_hd__o22a_2 in circuit 2 -Device classes sky130_fd_sc_hd__o2bb2a_2 and CO_sky130_fd_sc_hd__o2bb2a_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__o2bb2a_2 in circuit 1 and sky130_fd_sc_hd__o2bb2a_2 in circuit 2 -Device classes sky130_fd_sc_hd__or3b_2 and CO_sky130_fd_sc_hd__or3b_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__or3b_2 in circuit 1 and sky130_fd_sc_hd__or3b_2 in circuit 2 -Device classes sky130_fd_sc_hd__xnor2_2 and CO_sky130_fd_sc_hd__xnor2_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__xnor2_2 in circuit 1 and sky130_fd_sc_hd__xnor2_2 in circuit 2 -Device classes sky130_fd_sc_hd__nor3b_2 and CO_sky130_fd_sc_hd__nor3b_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__nor3b_2 in circuit 1 and sky130_fd_sc_hd__nor3b_2 in circuit 2 -Device classes sky130_fd_sc_hd__o221a_2 and CO_sky130_fd_sc_hd__o221a_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__o221a_2 in circuit 1 and sky130_fd_sc_hd__o221a_2 in circuit 2 -Device classes sky130_fd_sc_hd__a22o_2 and CO_sky130_fd_sc_hd__a22o_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__a22o_2 in circuit 1 and sky130_fd_sc_hd__a22o_2 in circuit 2 -Device classes sky130_fd_sc_hd__o211a_2 and CO_sky130_fd_sc_hd__o211a_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__o211a_2 in circuit 1 and sky130_fd_sc_hd__o211a_2 in circuit 2 -Device classes sky130_fd_sc_hd__o21a_2 and CO_sky130_fd_sc_hd__o21a_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__o21a_2 in circuit 1 and sky130_fd_sc_hd__o21a_2 in circuit 2 -Device classes sky130_fd_sc_hd__diode_2 and CO_sky130_fd_sc_hd__diode_2 are equivalent. -Custom: Equating CO_sky130_fd_sc_hd__diode_2 in circuit 1 and sky130_fd_sc_hd__diode_2 in circuit 2 -Comparison output logged to file /home/ubuntu/repos/openframe_user_project/openlane/openframe_project_wrapper/runs/final/59-netgen-lvs/reports/lvs.netgen.rpt -Logging to file "/home/ubuntu/repos/openframe_user_project/openlane/openframe_project_wrapper/runs/final/59-netgen-lvs/reports/lvs.netgen.rpt" enabled +Device classes sky130_fd_sc_hd__buf_2 and JI_sky130_fd_sc_hd__buf_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__buf_2 in circuit 1 and sky130_fd_sc_hd__buf_2 in circuit 2 +Device classes sky130_fd_sc_hd__buf_4 and JI_sky130_fd_sc_hd__buf_4 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__buf_4 in circuit 1 and sky130_fd_sc_hd__buf_4 in circuit 2 +Device classes sky130_fd_sc_hd__buf_6 and JI_sky130_fd_sc_hd__buf_6 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__buf_6 in circuit 1 and sky130_fd_sc_hd__buf_6 in circuit 2 +Device classes sky130_fd_sc_hd__buf_8 and JI_sky130_fd_sc_hd__buf_8 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__buf_8 in circuit 1 and sky130_fd_sc_hd__buf_8 in circuit 2 +Device classes sky130_fd_sc_hd__buf_12 and JI_sky130_fd_sc_hd__buf_12 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__buf_12 in circuit 1 and sky130_fd_sc_hd__buf_12 in circuit 2 +Device classes sky130_fd_sc_hd__clkbuf_8 and JI_sky130_fd_sc_hd__clkbuf_8 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__clkbuf_8 in circuit 1 and sky130_fd_sc_hd__clkbuf_8 in circuit 2 +Device classes sky130_fd_sc_hd__inv_2 and JI_sky130_fd_sc_hd__inv_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__inv_2 in circuit 1 and sky130_fd_sc_hd__inv_2 in circuit 2 +Device classes sky130_fd_sc_hd__o221a_2 and JI_sky130_fd_sc_hd__o221a_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__o221a_2 in circuit 1 and sky130_fd_sc_hd__o221a_2 in circuit 2 +Device classes sky130_fd_sc_hd__o211a_2 and JI_sky130_fd_sc_hd__o211a_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__o211a_2 in circuit 1 and sky130_fd_sc_hd__o211a_2 in circuit 2 +Device classes sky130_fd_sc_hd__diode_2 and JI_sky130_fd_sc_hd__diode_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__diode_2 in circuit 1 and sky130_fd_sc_hd__diode_2 in circuit 2 +Device classes sky130_fd_sc_hd__a22o_2 and JI_sky130_fd_sc_hd__a22o_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__a22o_2 in circuit 1 and sky130_fd_sc_hd__a22o_2 in circuit 2 +Device classes sky130_fd_sc_hd__a211o_2 and JI_sky130_fd_sc_hd__a211o_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__a211o_2 in circuit 1 and sky130_fd_sc_hd__a211o_2 in circuit 2 +Device classes sky130_fd_sc_hd__or4bb_2 and JI_sky130_fd_sc_hd__or4bb_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__or4bb_2 in circuit 1 and sky130_fd_sc_hd__or4bb_2 in circuit 2 +Device classes sky130_fd_sc_hd__mux2_1 and JI_sky130_fd_sc_hd__mux2_1 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__mux2_1 in circuit 1 and sky130_fd_sc_hd__mux2_1 in circuit 2 +Device classes sky130_fd_sc_hd__or4b_2 and JI_sky130_fd_sc_hd__or4b_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__or4b_2 in circuit 1 and sky130_fd_sc_hd__or4b_2 in circuit 2 +Device classes sky130_fd_sc_hd__dlygate4sd3_1 and JI_sky130_fd_sc_hd__dlygate4sd3_1 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__dlygate4sd3_1 in circuit 1 and sky130_fd_sc_hd__dlygate4sd3_1 in circuit 2 +Device classes sky130_fd_sc_hd__nor2_2 and JI_sky130_fd_sc_hd__nor2_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__nor2_2 in circuit 1 and sky130_fd_sc_hd__nor2_2 in circuit 2 +Device classes sky130_fd_sc_hd__and4b_2 and JI_sky130_fd_sc_hd__and4b_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__and4b_2 in circuit 1 and sky130_fd_sc_hd__and4b_2 in circuit 2 +Device classes sky130_fd_sc_hd__o21ai_2 and JI_sky130_fd_sc_hd__o21ai_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__o21ai_2 in circuit 1 and sky130_fd_sc_hd__o21ai_2 in circuit 2 +Device classes sky130_fd_sc_hd__a41o_2 and JI_sky130_fd_sc_hd__a41o_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__a41o_2 in circuit 1 and sky130_fd_sc_hd__a41o_2 in circuit 2 +Device classes sky130_fd_sc_hd__a21oi_2 and JI_sky130_fd_sc_hd__a21oi_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__a21oi_2 in circuit 1 and sky130_fd_sc_hd__a21oi_2 in circuit 2 +Device classes sky130_fd_sc_hd__a31o_2 and JI_sky130_fd_sc_hd__a31o_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__a31o_2 in circuit 1 and sky130_fd_sc_hd__a31o_2 in circuit 2 +Device classes sky130_fd_sc_hd__o32a_2 and JI_sky130_fd_sc_hd__o32a_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__o32a_2 in circuit 1 and sky130_fd_sc_hd__o32a_2 in circuit 2 +Device classes sky130_fd_sc_hd__a21o_2 and JI_sky130_fd_sc_hd__a21o_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__a21o_2 in circuit 1 and sky130_fd_sc_hd__a21o_2 in circuit 2 +Device classes sky130_fd_sc_hd__o22a_2 and JI_sky130_fd_sc_hd__o22a_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__o22a_2 in circuit 1 and sky130_fd_sc_hd__o22a_2 in circuit 2 +Device classes sky130_fd_sc_hd__nand3b_2 and JI_sky130_fd_sc_hd__nand3b_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__nand3b_2 in circuit 1 and sky130_fd_sc_hd__nand3b_2 in circuit 2 +Device classes sky130_ef_sc_hd__decap_40_12 and JI_sky130_ef_sc_hd__decap_40_12 are equivalent. +Custom: Equating JI_sky130_ef_sc_hd__decap_40_12 in circuit 1 and sky130_ef_sc_hd__decap_40_12 in circuit 2 +Device classes sky130_fd_sc_hd__or2_2 and JI_sky130_fd_sc_hd__or2_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__or2_2 in circuit 1 and sky130_fd_sc_hd__or2_2 in circuit 2 +Device classes sky130_fd_sc_hd__a211oi_2 and JI_sky130_fd_sc_hd__a211oi_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__a211oi_2 in circuit 1 and sky130_fd_sc_hd__a211oi_2 in circuit 2 +Device classes sky130_fd_sc_hd__xor2_2 and JI_sky130_fd_sc_hd__xor2_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__xor2_2 in circuit 1 and sky130_fd_sc_hd__xor2_2 in circuit 2 +Device classes sky130_fd_sc_hd__xnor2_2 and JI_sky130_fd_sc_hd__xnor2_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__xnor2_2 in circuit 1 and sky130_fd_sc_hd__xnor2_2 in circuit 2 +Device classes sky130_fd_sc_hd__or3b_2 and JI_sky130_fd_sc_hd__or3b_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__or3b_2 in circuit 1 and sky130_fd_sc_hd__or3b_2 in circuit 2 +Device classes sky130_fd_sc_hd__nor3b_2 and JI_sky130_fd_sc_hd__nor3b_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__nor3b_2 in circuit 1 and sky130_fd_sc_hd__nor3b_2 in circuit 2 +Device classes sky130_fd_sc_hd__and4_2 and JI_sky130_fd_sc_hd__and4_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__and4_2 in circuit 1 and sky130_fd_sc_hd__and4_2 in circuit 2 +Device classes sky130_fd_sc_hd__nand4_2 and JI_sky130_fd_sc_hd__nand4_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__nand4_2 in circuit 1 and sky130_fd_sc_hd__nand4_2 in circuit 2 +Device classes sky130_fd_sc_hd__and3b_2 and JI_sky130_fd_sc_hd__and3b_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__and3b_2 in circuit 1 and sky130_fd_sc_hd__and3b_2 in circuit 2 +Device classes sky130_fd_sc_hd__o21a_2 and JI_sky130_fd_sc_hd__o21a_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__o21a_2 in circuit 1 and sky130_fd_sc_hd__o21a_2 in circuit 2 +Device classes sky130_fd_sc_hd__nand2b_2 and JI_sky130_fd_sc_hd__nand2b_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__nand2b_2 in circuit 1 and sky130_fd_sc_hd__nand2b_2 in circuit 2 +Device classes sky130_fd_sc_hd__a311oi_2 and JI_sky130_fd_sc_hd__a311oi_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__a311oi_2 in circuit 1 and sky130_fd_sc_hd__a311oi_2 in circuit 2 +Device classes sky130_fd_sc_hd__clkdlybuf4s25_1 and JI_sky130_fd_sc_hd__clkdlybuf4s25_1 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__clkdlybuf4s25_1 in circuit 1 and sky130_fd_sc_hd__clkdlybuf4s25_1 in circuit 2 +Device classes sky130_fd_sc_hd__o2bb2a_2 and JI_sky130_fd_sc_hd__o2bb2a_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__o2bb2a_2 in circuit 1 and sky130_fd_sc_hd__o2bb2a_2 in circuit 2 +Device classes sky130_fd_sc_hd__and3_2 and JI_sky130_fd_sc_hd__and3_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__and3_2 in circuit 1 and sky130_fd_sc_hd__and3_2 in circuit 2 +Device classes sky130_fd_sc_hd__nand3_2 and JI_sky130_fd_sc_hd__nand3_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__nand3_2 in circuit 1 and sky130_fd_sc_hd__nand3_2 in circuit 2 +Device classes sky130_fd_sc_hd__o21ba_2 and JI_sky130_fd_sc_hd__o21ba_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__o21ba_2 in circuit 1 and sky130_fd_sc_hd__o21ba_2 in circuit 2 +Device classes sky130_fd_sc_hd__and2b_2 and JI_sky130_fd_sc_hd__and2b_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__and2b_2 in circuit 1 and sky130_fd_sc_hd__and2b_2 in circuit 2 +Device classes sky130_fd_sc_hd__decap_3 and JI_sky130_fd_sc_hd__decap_3 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__decap_3 in circuit 1 and sky130_fd_sc_hd__decap_3 in circuit 2 +Device classes sky130_fd_sc_hd__mux4_2 and JI_sky130_fd_sc_hd__mux4_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__mux4_2 in circuit 1 and sky130_fd_sc_hd__mux4_2 in circuit 2 +Device classes sky130_fd_sc_hd__and2_2 and JI_sky130_fd_sc_hd__and2_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__and2_2 in circuit 1 and sky130_fd_sc_hd__and2_2 in circuit 2 +Device classes sky130_fd_sc_hd__nand2_2 and JI_sky130_fd_sc_hd__nand2_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__nand2_2 in circuit 1 and sky130_fd_sc_hd__nand2_2 in circuit 2 +Device classes sky130_fd_sc_hd__a2bb2o_2 and JI_sky130_fd_sc_hd__a2bb2o_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__a2bb2o_2 in circuit 1 and sky130_fd_sc_hd__a2bb2o_2 in circuit 2 +Device classes sky130_fd_sc_hd__clkbuf_16 and JI_sky130_fd_sc_hd__clkbuf_16 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__clkbuf_16 in circuit 1 and sky130_fd_sc_hd__clkbuf_16 in circuit 2 +Device classes sky130_fd_sc_hd__dfrtp_2 and JI_sky130_fd_sc_hd__dfrtp_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__dfrtp_2 in circuit 1 and sky130_fd_sc_hd__dfrtp_2 in circuit 2 +Device classes sky130_fd_sc_hd__or4_2 and JI_sky130_fd_sc_hd__or4_2 are equivalent. +Custom: Equating JI_sky130_fd_sc_hd__or4_2 in circuit 1 and sky130_fd_sc_hd__or4_2 in circuit 2 +Comparison output logged to file /home/ubuntu/repos/of-2dom/openlane/openframe_project_wrapper/runs/full3/68-netgen-lvs/reports/lvs.netgen.rpt +Logging to file "/home/ubuntu/repos/of-2dom/openlane/openframe_project_wrapper/runs/full3/68-netgen-lvs/reports/lvs.netgen.rpt" enabled Contents of circuit 1: Circuit: 'user_proj_timer' Circuit user_proj_timer contains 0 device instances. @@ -434,17 +434,6 @@ Pins gpio_dm1[38] and gpio_analog_en[38] are shorted in cell openframe_project_w Pins gpio_dm1[37] and gpio_analog_en[37] are shorted in cell openframe_project_wrapper (1) Pins gpio_dm1[36] and gpio_analog_en[36] are shorted in cell openframe_project_wrapper (1) Pins gpio_dm1[35] and gpio_analog_en[35] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm1[34] and gpio_analog_en[34] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm1[33] and gpio_analog_en[33] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm1[32] and gpio_analog_en[32] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm1[31] and gpio_analog_en[31] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm1[30] and gpio_analog_en[30] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm1[29] and gpio_analog_en[29] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm1[28] and gpio_analog_en[28] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm1[27] and gpio_analog_en[27] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm1[26] and gpio_analog_en[26] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm1[25] and gpio_analog_en[25] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm1[24] and gpio_analog_en[24] are shorted in cell openframe_project_wrapper (1) Pins gpio_dm1[23] and gpio_analog_en[23] are shorted in cell openframe_project_wrapper (1) Pins gpio_dm1[22] and gpio_analog_en[22] are shorted in cell openframe_project_wrapper (1) Pins gpio_dm1[21] and gpio_analog_en[21] are shorted in cell openframe_project_wrapper (1) @@ -467,17 +456,17 @@ Pins gpio_dm2[38] and gpio_analog_en[38] are shorted in cell openframe_project_w Pins gpio_dm2[37] and gpio_analog_en[37] are shorted in cell openframe_project_wrapper (1) Pins gpio_dm2[36] and gpio_analog_en[36] are shorted in cell openframe_project_wrapper (1) Pins gpio_dm2[35] and gpio_analog_en[35] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm2[34] and gpio_analog_en[34] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm2[33] and gpio_analog_en[33] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm2[32] and gpio_analog_en[32] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm2[31] and gpio_analog_en[31] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm2[30] and gpio_analog_en[30] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm2[29] and gpio_analog_en[29] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm2[28] and gpio_analog_en[28] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm2[27] and gpio_analog_en[27] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm2[26] and gpio_analog_en[26] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm2[25] and gpio_analog_en[25] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm2[24] and gpio_analog_en[24] are shorted in cell openframe_project_wrapper (1) +Pins gpio_dm2[34] and gpio_dm1[34] are shorted in cell openframe_project_wrapper (1) +Pins gpio_dm2[33] and gpio_dm1[33] are shorted in cell openframe_project_wrapper (1) +Pins gpio_dm2[32] and gpio_dm1[32] are shorted in cell openframe_project_wrapper (1) +Pins gpio_dm2[31] and gpio_dm1[31] are shorted in cell openframe_project_wrapper (1) +Pins gpio_dm2[30] and gpio_dm1[30] are shorted in cell openframe_project_wrapper (1) +Pins gpio_dm2[29] and gpio_dm1[29] are shorted in cell openframe_project_wrapper (1) +Pins gpio_dm2[28] and gpio_dm1[28] are shorted in cell openframe_project_wrapper (1) +Pins gpio_dm2[27] and gpio_dm1[27] are shorted in cell openframe_project_wrapper (1) +Pins gpio_dm2[26] and gpio_dm1[26] are shorted in cell openframe_project_wrapper (1) +Pins gpio_dm2[25] and gpio_dm1[25] are shorted in cell openframe_project_wrapper (1) +Pins gpio_dm2[24] and gpio_dm1[24] are shorted in cell openframe_project_wrapper (1) Pins gpio_dm2[23] and gpio_analog_en[23] are shorted in cell openframe_project_wrapper (1) Pins gpio_dm2[22] and gpio_analog_en[22] are shorted in cell openframe_project_wrapper (1) Pins gpio_dm2[21] and gpio_analog_en[21] are shorted in cell openframe_project_wrapper (1) @@ -590,6 +579,17 @@ Pins gpio_ib_mode_sel[3] and gpio_analog_en[3] are shorted in cell openframe_pro Pins gpio_ib_mode_sel[2] and gpio_analog_en[2] are shorted in cell openframe_project_wrapper (1) Pins gpio_ib_mode_sel[1] and gpio_analog_en[1] are shorted in cell openframe_project_wrapper (1) Pins gpio_ib_mode_sel[0] and gpio_analog_en[0] are shorted in cell openframe_project_wrapper (1) +Pins gpio_inp_dis[34] and gpio_dm1[34] are shorted in cell openframe_project_wrapper (1) +Pins gpio_inp_dis[33] and gpio_dm1[33] are shorted in cell openframe_project_wrapper (1) +Pins gpio_inp_dis[32] and gpio_dm1[32] are shorted in cell openframe_project_wrapper (1) +Pins gpio_inp_dis[31] and gpio_dm1[31] are shorted in cell openframe_project_wrapper (1) +Pins gpio_inp_dis[30] and gpio_dm1[30] are shorted in cell openframe_project_wrapper (1) +Pins gpio_inp_dis[29] and gpio_dm1[29] are shorted in cell openframe_project_wrapper (1) +Pins gpio_inp_dis[28] and gpio_dm1[28] are shorted in cell openframe_project_wrapper (1) +Pins gpio_inp_dis[27] and gpio_dm1[27] are shorted in cell openframe_project_wrapper (1) +Pins gpio_inp_dis[26] and gpio_dm1[26] are shorted in cell openframe_project_wrapper (1) +Pins gpio_inp_dis[25] and gpio_dm1[25] are shorted in cell openframe_project_wrapper (1) +Pins gpio_inp_dis[24] and gpio_dm1[24] are shorted in cell openframe_project_wrapper (1) Pins gpio_inp_dis[12] and gpio_dm1[12] are shorted in cell openframe_project_wrapper (1) Pins gpio_inp_dis[11] and gpio_dm1[11] are shorted in cell openframe_project_wrapper (1) Pins gpio_inp_dis[10] and gpio_dm1[10] are shorted in cell openframe_project_wrapper (1) @@ -612,17 +612,17 @@ Pins gpio_loopback_one[38] and gpio_inp_dis[38] are shorted in cell openframe_pr Pins gpio_loopback_one[37] and gpio_inp_dis[37] are shorted in cell openframe_project_wrapper (1) Pins gpio_loopback_one[36] and gpio_inp_dis[36] are shorted in cell openframe_project_wrapper (1) Pins gpio_loopback_one[35] and gpio_inp_dis[35] are shorted in cell openframe_project_wrapper (1) -Pins gpio_loopback_one[34] and gpio_inp_dis[34] are shorted in cell openframe_project_wrapper (1) -Pins gpio_loopback_one[33] and gpio_inp_dis[33] are shorted in cell openframe_project_wrapper (1) -Pins gpio_loopback_one[32] and gpio_inp_dis[32] are shorted in cell openframe_project_wrapper (1) -Pins gpio_loopback_one[31] and gpio_inp_dis[31] are shorted in cell openframe_project_wrapper (1) -Pins gpio_loopback_one[30] and gpio_inp_dis[30] are shorted in cell openframe_project_wrapper (1) -Pins gpio_loopback_one[29] and gpio_inp_dis[29] are shorted in cell openframe_project_wrapper (1) -Pins gpio_loopback_one[28] and gpio_inp_dis[28] are shorted in cell openframe_project_wrapper (1) -Pins gpio_loopback_one[27] and gpio_inp_dis[27] are shorted in cell openframe_project_wrapper (1) -Pins gpio_loopback_one[26] and gpio_inp_dis[26] are shorted in cell openframe_project_wrapper (1) -Pins gpio_loopback_one[25] and gpio_inp_dis[25] are shorted in cell openframe_project_wrapper (1) -Pins gpio_loopback_one[24] and gpio_inp_dis[24] are shorted in cell openframe_project_wrapper (1) +Pins gpio_loopback_one[34] and gpio_dm1[34] are shorted in cell openframe_project_wrapper (1) +Pins gpio_loopback_one[33] and gpio_dm1[33] are shorted in cell openframe_project_wrapper (1) +Pins gpio_loopback_one[32] and gpio_dm1[32] are shorted in cell openframe_project_wrapper (1) +Pins gpio_loopback_one[31] and gpio_dm1[31] are shorted in cell openframe_project_wrapper (1) +Pins gpio_loopback_one[30] and gpio_dm1[30] are shorted in cell openframe_project_wrapper (1) +Pins gpio_loopback_one[29] and gpio_dm1[29] are shorted in cell openframe_project_wrapper (1) +Pins gpio_loopback_one[28] and gpio_dm1[28] are shorted in cell openframe_project_wrapper (1) +Pins gpio_loopback_one[27] and gpio_dm1[27] are shorted in cell openframe_project_wrapper (1) +Pins gpio_loopback_one[26] and gpio_dm1[26] are shorted in cell openframe_project_wrapper (1) +Pins gpio_loopback_one[25] and gpio_dm1[25] are shorted in cell openframe_project_wrapper (1) +Pins gpio_loopback_one[24] and gpio_dm1[24] are shorted in cell openframe_project_wrapper (1) Pins gpio_loopback_one[23] and gpio_inp_dis[23] are shorted in cell openframe_project_wrapper (1) Pins gpio_loopback_one[22] and gpio_inp_dis[22] are shorted in cell openframe_project_wrapper (1) Pins gpio_loopback_one[21] and gpio_inp_dis[21] are shorted in cell openframe_project_wrapper (1) @@ -700,17 +700,17 @@ Pins gpio_oeb[38] and gpio_inp_dis[38] are shorted in cell openframe_project_wra Pins gpio_oeb[37] and gpio_inp_dis[37] are shorted in cell openframe_project_wrapper (1) Pins gpio_oeb[36] and gpio_inp_dis[36] are shorted in cell openframe_project_wrapper (1) Pins gpio_oeb[35] and gpio_inp_dis[35] are shorted in cell openframe_project_wrapper (1) -Pins gpio_oeb[34] and gpio_inp_dis[34] are shorted in cell openframe_project_wrapper (1) -Pins gpio_oeb[33] and gpio_inp_dis[33] are shorted in cell openframe_project_wrapper (1) -Pins gpio_oeb[32] and gpio_inp_dis[32] are shorted in cell openframe_project_wrapper (1) -Pins gpio_oeb[31] and gpio_inp_dis[31] are shorted in cell openframe_project_wrapper (1) -Pins gpio_oeb[30] and gpio_inp_dis[30] are shorted in cell openframe_project_wrapper (1) -Pins gpio_oeb[29] and gpio_inp_dis[29] are shorted in cell openframe_project_wrapper (1) -Pins gpio_oeb[28] and gpio_inp_dis[28] are shorted in cell openframe_project_wrapper (1) -Pins gpio_oeb[27] and gpio_inp_dis[27] are shorted in cell openframe_project_wrapper (1) -Pins gpio_oeb[26] and gpio_inp_dis[26] are shorted in cell openframe_project_wrapper (1) -Pins gpio_oeb[25] and gpio_inp_dis[25] are shorted in cell openframe_project_wrapper (1) -Pins gpio_oeb[24] and gpio_inp_dis[24] are shorted in cell openframe_project_wrapper (1) +Pins gpio_oeb[34] and gpio_analog_en[34] are shorted in cell openframe_project_wrapper (1) +Pins gpio_oeb[33] and gpio_analog_en[33] are shorted in cell openframe_project_wrapper (1) +Pins gpio_oeb[32] and gpio_analog_en[32] are shorted in cell openframe_project_wrapper (1) +Pins gpio_oeb[31] and gpio_analog_en[31] are shorted in cell openframe_project_wrapper (1) +Pins gpio_oeb[30] and gpio_analog_en[30] are shorted in cell openframe_project_wrapper (1) +Pins gpio_oeb[29] and gpio_analog_en[29] are shorted in cell openframe_project_wrapper (1) +Pins gpio_oeb[28] and gpio_analog_en[28] are shorted in cell openframe_project_wrapper (1) +Pins gpio_oeb[27] and gpio_analog_en[27] are shorted in cell openframe_project_wrapper (1) +Pins gpio_oeb[26] and gpio_analog_en[26] are shorted in cell openframe_project_wrapper (1) +Pins gpio_oeb[25] and gpio_analog_en[25] are shorted in cell openframe_project_wrapper (1) +Pins gpio_oeb[24] and gpio_analog_en[24] are shorted in cell openframe_project_wrapper (1) Pins gpio_oeb[23] and gpio_inp_dis[23] are shorted in cell openframe_project_wrapper (1) Pins gpio_oeb[22] and gpio_inp_dis[22] are shorted in cell openframe_project_wrapper (1) Pins gpio_oeb[21] and gpio_inp_dis[21] are shorted in cell openframe_project_wrapper (1) @@ -744,17 +744,6 @@ Pins gpio_out[38] and gpio_analog_en[38] are shorted in cell openframe_project_w Pins gpio_out[37] and gpio_analog_en[37] are shorted in cell openframe_project_wrapper (1) Pins gpio_out[36] and gpio_analog_en[36] are shorted in cell openframe_project_wrapper (1) Pins gpio_out[35] and gpio_analog_en[35] are shorted in cell openframe_project_wrapper (1) -Pins gpio_out[34] and gpio_analog_en[34] are shorted in cell openframe_project_wrapper (1) -Pins gpio_out[33] and gpio_analog_en[33] are shorted in cell openframe_project_wrapper (1) -Pins gpio_out[32] and gpio_analog_en[32] are shorted in cell openframe_project_wrapper (1) -Pins gpio_out[31] and gpio_analog_en[31] are shorted in cell openframe_project_wrapper (1) -Pins gpio_out[30] and gpio_analog_en[30] are shorted in cell openframe_project_wrapper (1) -Pins gpio_out[29] and gpio_analog_en[29] are shorted in cell openframe_project_wrapper (1) -Pins gpio_out[28] and gpio_analog_en[28] are shorted in cell openframe_project_wrapper (1) -Pins gpio_out[27] and gpio_analog_en[27] are shorted in cell openframe_project_wrapper (1) -Pins gpio_out[26] and gpio_analog_en[26] are shorted in cell openframe_project_wrapper (1) -Pins gpio_out[25] and gpio_analog_en[25] are shorted in cell openframe_project_wrapper (1) -Pins gpio_out[24] and gpio_analog_en[24] are shorted in cell openframe_project_wrapper (1) Pins gpio_out[23] and gpio_analog_en[23] are shorted in cell openframe_project_wrapper (1) Pins gpio_out[22] and gpio_analog_en[22] are shorted in cell openframe_project_wrapper (1) Pins gpio_out[21] and gpio_analog_en[21] are shorted in cell openframe_project_wrapper (1) @@ -858,16 +847,16 @@ Pins gpio_vtrip_sel[1] and gpio_analog_en[1] are shorted in cell openframe_proje Pins gpio_vtrip_sel[0] and gpio_analog_en[0] are shorted in cell openframe_project_wrapper (1) Contents of circuit 1: Circuit: 'openframe_project_wrapper' -Circuit openframe_project_wrapper contains 1 device instances. - Class: user_proj_timer instances: 1 -Circuit contains 15 nets, and 333 disconnected pins. +Circuit openframe_project_wrapper contains 2 device instances. + Class: user_proj_timer instances: 2 +Circuit contains 28 nets, and 327 disconnected pins. Contents of circuit 2: Circuit: 'openframe_project_wrapper' -Circuit openframe_project_wrapper contains 1 device instances. - Class: user_proj_timer instances: 1 -Circuit contains 103 nets, and 223 disconnected pins. +Circuit openframe_project_wrapper contains 2 device instances. + Class: user_proj_timer instances: 2 +Circuit contains 116 nets, and 221 disconnected pins. -Circuit 1 contains 1 devices, Circuit 2 contains 1 devices. -Circuit 1 contains 15 nets, Circuit 2 contains 15 nets. +Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. +Circuit 1 contains 28 nets, Circuit 2 contains 28 nets. Pins gpio_analog_pol[43] and gpio_analog_en[43] are shorted in cell openframe_project_wrapper (1) Pins gpio_analog_pol[42] and gpio_analog_en[42] are shorted in cell openframe_project_wrapper (1) @@ -1008,17 +997,6 @@ Pins gpio_dm1[38] and gpio_analog_en[38] are shorted in cell openframe_project_w Pins gpio_dm1[37] and gpio_analog_en[37] are shorted in cell openframe_project_wrapper (1) Pins gpio_dm1[36] and gpio_analog_en[36] are shorted in cell openframe_project_wrapper (1) Pins gpio_dm1[35] and gpio_analog_en[35] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm1[34] and gpio_analog_en[34] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm1[33] and gpio_analog_en[33] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm1[32] and gpio_analog_en[32] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm1[31] and gpio_analog_en[31] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm1[30] and gpio_analog_en[30] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm1[29] and gpio_analog_en[29] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm1[28] and gpio_analog_en[28] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm1[27] and gpio_analog_en[27] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm1[26] and gpio_analog_en[26] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm1[25] and gpio_analog_en[25] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm1[24] and gpio_analog_en[24] are shorted in cell openframe_project_wrapper (1) Pins gpio_dm1[23] and gpio_analog_en[23] are shorted in cell openframe_project_wrapper (1) Pins gpio_dm1[22] and gpio_analog_en[22] are shorted in cell openframe_project_wrapper (1) Pins gpio_dm1[21] and gpio_analog_en[21] are shorted in cell openframe_project_wrapper (1) @@ -1041,17 +1019,17 @@ Pins gpio_dm2[38] and gpio_analog_en[38] are shorted in cell openframe_project_w Pins gpio_dm2[37] and gpio_analog_en[37] are shorted in cell openframe_project_wrapper (1) Pins gpio_dm2[36] and gpio_analog_en[36] are shorted in cell openframe_project_wrapper (1) Pins gpio_dm2[35] and gpio_analog_en[35] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm2[34] and gpio_analog_en[34] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm2[33] and gpio_analog_en[33] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm2[32] and gpio_analog_en[32] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm2[31] and gpio_analog_en[31] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm2[30] and gpio_analog_en[30] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm2[29] and gpio_analog_en[29] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm2[28] and gpio_analog_en[28] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm2[27] and gpio_analog_en[27] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm2[26] and gpio_analog_en[26] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm2[25] and gpio_analog_en[25] are shorted in cell openframe_project_wrapper (1) -Pins gpio_dm2[24] and gpio_analog_en[24] are shorted in cell openframe_project_wrapper (1) +Pins gpio_dm2[34] and gpio_dm1[34] are shorted in cell openframe_project_wrapper (1) +Pins gpio_dm2[33] and gpio_dm1[33] are shorted in cell openframe_project_wrapper (1) +Pins gpio_dm2[32] and gpio_dm1[32] are shorted in cell openframe_project_wrapper (1) +Pins gpio_dm2[31] and gpio_dm1[31] are shorted in cell openframe_project_wrapper (1) +Pins gpio_dm2[30] and gpio_dm1[30] are shorted in cell openframe_project_wrapper (1) +Pins gpio_dm2[29] and gpio_dm1[29] are shorted in cell openframe_project_wrapper (1) +Pins gpio_dm2[28] and gpio_dm1[28] are shorted in cell openframe_project_wrapper (1) +Pins gpio_dm2[27] and gpio_dm1[27] are shorted in cell openframe_project_wrapper (1) +Pins gpio_dm2[26] and gpio_dm1[26] are shorted in cell openframe_project_wrapper (1) +Pins gpio_dm2[25] and gpio_dm1[25] are shorted in cell openframe_project_wrapper (1) +Pins gpio_dm2[24] and gpio_dm1[24] are shorted in cell openframe_project_wrapper (1) Pins gpio_dm2[23] and gpio_analog_en[23] are shorted in cell openframe_project_wrapper (1) Pins gpio_dm2[22] and gpio_analog_en[22] are shorted in cell openframe_project_wrapper (1) Pins gpio_dm2[21] and gpio_analog_en[21] are shorted in cell openframe_project_wrapper (1) @@ -1164,6 +1142,17 @@ Pins gpio_ib_mode_sel[3] and gpio_analog_en[3] are shorted in cell openframe_pro Pins gpio_ib_mode_sel[2] and gpio_analog_en[2] are shorted in cell openframe_project_wrapper (1) Pins gpio_ib_mode_sel[1] and gpio_analog_en[1] are shorted in cell openframe_project_wrapper (1) Pins gpio_ib_mode_sel[0] and gpio_analog_en[0] are shorted in cell openframe_project_wrapper (1) +Pins gpio_inp_dis[34] and gpio_dm1[34] are shorted in cell openframe_project_wrapper (1) +Pins gpio_inp_dis[33] and gpio_dm1[33] are shorted in cell openframe_project_wrapper (1) +Pins gpio_inp_dis[32] and gpio_dm1[32] are shorted in cell openframe_project_wrapper (1) +Pins gpio_inp_dis[31] and gpio_dm1[31] are shorted in cell openframe_project_wrapper (1) +Pins gpio_inp_dis[30] and gpio_dm1[30] are shorted in cell openframe_project_wrapper (1) +Pins gpio_inp_dis[29] and gpio_dm1[29] are shorted in cell openframe_project_wrapper (1) +Pins gpio_inp_dis[28] and gpio_dm1[28] are shorted in cell openframe_project_wrapper (1) +Pins gpio_inp_dis[27] and gpio_dm1[27] are shorted in cell openframe_project_wrapper (1) +Pins gpio_inp_dis[26] and gpio_dm1[26] are shorted in cell openframe_project_wrapper (1) +Pins gpio_inp_dis[25] and gpio_dm1[25] are shorted in cell openframe_project_wrapper (1) +Pins gpio_inp_dis[24] and gpio_dm1[24] are shorted in cell openframe_project_wrapper (1) Pins gpio_inp_dis[12] and gpio_dm1[12] are shorted in cell openframe_project_wrapper (1) Pins gpio_inp_dis[11] and gpio_dm1[11] are shorted in cell openframe_project_wrapper (1) Pins gpio_inp_dis[10] and gpio_dm1[10] are shorted in cell openframe_project_wrapper (1) @@ -1186,17 +1175,17 @@ Pins gpio_loopback_one[38] and gpio_inp_dis[38] are shorted in cell openframe_pr Pins gpio_loopback_one[37] and gpio_inp_dis[37] are shorted in cell openframe_project_wrapper (1) Pins gpio_loopback_one[36] and gpio_inp_dis[36] are shorted in cell openframe_project_wrapper (1) Pins gpio_loopback_one[35] and gpio_inp_dis[35] are shorted in cell openframe_project_wrapper (1) -Pins gpio_loopback_one[34] and gpio_inp_dis[34] are shorted in cell openframe_project_wrapper (1) -Pins gpio_loopback_one[33] and gpio_inp_dis[33] are shorted in cell openframe_project_wrapper (1) -Pins gpio_loopback_one[32] and gpio_inp_dis[32] are shorted in cell openframe_project_wrapper (1) -Pins gpio_loopback_one[31] and gpio_inp_dis[31] are shorted in cell openframe_project_wrapper (1) -Pins gpio_loopback_one[30] and gpio_inp_dis[30] are shorted in cell openframe_project_wrapper (1) -Pins gpio_loopback_one[29] and gpio_inp_dis[29] are shorted in cell openframe_project_wrapper (1) -Pins gpio_loopback_one[28] and gpio_inp_dis[28] are shorted in cell openframe_project_wrapper (1) -Pins gpio_loopback_one[27] and gpio_inp_dis[27] are shorted in cell openframe_project_wrapper (1) -Pins gpio_loopback_one[26] and gpio_inp_dis[26] are shorted in cell openframe_project_wrapper (1) -Pins gpio_loopback_one[25] and gpio_inp_dis[25] are shorted in cell openframe_project_wrapper (1) -Pins gpio_loopback_one[24] and gpio_inp_dis[24] are shorted in cell openframe_project_wrapper (1) +Pins gpio_loopback_one[34] and gpio_dm1[34] are shorted in cell openframe_project_wrapper (1) +Pins gpio_loopback_one[33] and gpio_dm1[33] are shorted in cell openframe_project_wrapper (1) +Pins gpio_loopback_one[32] and gpio_dm1[32] are shorted in cell openframe_project_wrapper (1) +Pins gpio_loopback_one[31] and gpio_dm1[31] are shorted in cell openframe_project_wrapper (1) +Pins gpio_loopback_one[30] and gpio_dm1[30] are shorted in cell openframe_project_wrapper (1) +Pins gpio_loopback_one[29] and gpio_dm1[29] are shorted in cell openframe_project_wrapper (1) +Pins gpio_loopback_one[28] and gpio_dm1[28] are shorted in cell openframe_project_wrapper (1) +Pins gpio_loopback_one[27] and gpio_dm1[27] are shorted in cell openframe_project_wrapper (1) +Pins gpio_loopback_one[26] and gpio_dm1[26] are shorted in cell openframe_project_wrapper (1) +Pins gpio_loopback_one[25] and gpio_dm1[25] are shorted in cell openframe_project_wrapper (1) +Pins gpio_loopback_one[24] and gpio_dm1[24] are shorted in cell openframe_project_wrapper (1) Pins gpio_loopback_one[23] and gpio_inp_dis[23] are shorted in cell openframe_project_wrapper (1) Pins gpio_loopback_one[22] and gpio_inp_dis[22] are shorted in cell openframe_project_wrapper (1) Pins gpio_loopback_one[21] and gpio_inp_dis[21] are shorted in cell openframe_project_wrapper (1) @@ -1274,17 +1263,17 @@ Pins gpio_oeb[38] and gpio_inp_dis[38] are shorted in cell openframe_project_wra Pins gpio_oeb[37] and gpio_inp_dis[37] are shorted in cell openframe_project_wrapper (1) Pins gpio_oeb[36] and gpio_inp_dis[36] are shorted in cell openframe_project_wrapper (1) Pins gpio_oeb[35] and gpio_inp_dis[35] are shorted in cell openframe_project_wrapper (1) -Pins gpio_oeb[34] and gpio_inp_dis[34] are shorted in cell openframe_project_wrapper (1) -Pins gpio_oeb[33] and gpio_inp_dis[33] are shorted in cell openframe_project_wrapper (1) -Pins gpio_oeb[32] and gpio_inp_dis[32] are shorted in cell openframe_project_wrapper (1) -Pins gpio_oeb[31] and gpio_inp_dis[31] are shorted in cell openframe_project_wrapper (1) -Pins gpio_oeb[30] and gpio_inp_dis[30] are shorted in cell openframe_project_wrapper (1) -Pins gpio_oeb[29] and gpio_inp_dis[29] are shorted in cell openframe_project_wrapper (1) -Pins gpio_oeb[28] and gpio_inp_dis[28] are shorted in cell openframe_project_wrapper (1) -Pins gpio_oeb[27] and gpio_inp_dis[27] are shorted in cell openframe_project_wrapper (1) -Pins gpio_oeb[26] and gpio_inp_dis[26] are shorted in cell openframe_project_wrapper (1) -Pins gpio_oeb[25] and gpio_inp_dis[25] are shorted in cell openframe_project_wrapper (1) -Pins gpio_oeb[24] and gpio_inp_dis[24] are shorted in cell openframe_project_wrapper (1) +Pins gpio_oeb[34] and gpio_analog_en[34] are shorted in cell openframe_project_wrapper (1) +Pins gpio_oeb[33] and gpio_analog_en[33] are shorted in cell openframe_project_wrapper (1) +Pins gpio_oeb[32] and gpio_analog_en[32] are shorted in cell openframe_project_wrapper (1) +Pins gpio_oeb[31] and gpio_analog_en[31] are shorted in cell openframe_project_wrapper (1) +Pins gpio_oeb[30] and gpio_analog_en[30] are shorted in cell openframe_project_wrapper (1) +Pins gpio_oeb[29] and gpio_analog_en[29] are shorted in cell openframe_project_wrapper (1) +Pins gpio_oeb[28] and gpio_analog_en[28] are shorted in cell openframe_project_wrapper (1) +Pins gpio_oeb[27] and gpio_analog_en[27] are shorted in cell openframe_project_wrapper (1) +Pins gpio_oeb[26] and gpio_analog_en[26] are shorted in cell openframe_project_wrapper (1) +Pins gpio_oeb[25] and gpio_analog_en[25] are shorted in cell openframe_project_wrapper (1) +Pins gpio_oeb[24] and gpio_analog_en[24] are shorted in cell openframe_project_wrapper (1) Pins gpio_oeb[23] and gpio_inp_dis[23] are shorted in cell openframe_project_wrapper (1) Pins gpio_oeb[22] and gpio_inp_dis[22] are shorted in cell openframe_project_wrapper (1) Pins gpio_oeb[21] and gpio_inp_dis[21] are shorted in cell openframe_project_wrapper (1) @@ -1318,17 +1307,6 @@ Pins gpio_out[38] and gpio_analog_en[38] are shorted in cell openframe_project_w Pins gpio_out[37] and gpio_analog_en[37] are shorted in cell openframe_project_wrapper (1) Pins gpio_out[36] and gpio_analog_en[36] are shorted in cell openframe_project_wrapper (1) Pins gpio_out[35] and gpio_analog_en[35] are shorted in cell openframe_project_wrapper (1) -Pins gpio_out[34] and gpio_analog_en[34] are shorted in cell openframe_project_wrapper (1) -Pins gpio_out[33] and gpio_analog_en[33] are shorted in cell openframe_project_wrapper (1) -Pins gpio_out[32] and gpio_analog_en[32] are shorted in cell openframe_project_wrapper (1) -Pins gpio_out[31] and gpio_analog_en[31] are shorted in cell openframe_project_wrapper (1) -Pins gpio_out[30] and gpio_analog_en[30] are shorted in cell openframe_project_wrapper (1) -Pins gpio_out[29] and gpio_analog_en[29] are shorted in cell openframe_project_wrapper (1) -Pins gpio_out[28] and gpio_analog_en[28] are shorted in cell openframe_project_wrapper (1) -Pins gpio_out[27] and gpio_analog_en[27] are shorted in cell openframe_project_wrapper (1) -Pins gpio_out[26] and gpio_analog_en[26] are shorted in cell openframe_project_wrapper (1) -Pins gpio_out[25] and gpio_analog_en[25] are shorted in cell openframe_project_wrapper (1) -Pins gpio_out[24] and gpio_analog_en[24] are shorted in cell openframe_project_wrapper (1) Pins gpio_out[23] and gpio_analog_en[23] are shorted in cell openframe_project_wrapper (1) Pins gpio_out[22] and gpio_analog_en[22] are shorted in cell openframe_project_wrapper (1) Pins gpio_out[21] and gpio_analog_en[21] are shorted in cell openframe_project_wrapper (1) @@ -1434,5 +1412,5 @@ Pins gpio_vtrip_sel[0] and gpio_analog_en[0] are shorted in cell openframe_proje Final result: Top level cell failed pin matching. -Logging to file "/home/ubuntu/repos/openframe_user_project/openlane/openframe_project_wrapper/runs/final/59-netgen-lvs/reports/lvs.netgen.rpt" disabled +Logging to file "/home/ubuntu/repos/of-2dom/openlane/openframe_project_wrapper/runs/full3/68-netgen-lvs/reports/lvs.netgen.rpt" disabled LVS Done. diff --git a/signoff/openframe_project_wrapper/openlane-signoff/resolved.json b/signoff/openframe_project_wrapper/openlane-signoff/resolved.json index 2095e1d..cae727b 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/resolved.json +++ b/signoff/openframe_project_wrapper/openlane-signoff/resolved.json @@ -106,7 +106,7 @@ "DIODE_CELL": "sky130_fd_sc_hd__diode_2/DIODE", "WELLTAP_CELL": "sky130_fd_sc_hd__tapvpwrvgnd_1", "ENDCAP_CELL": "sky130_fd_sc_hd__decap_3", - "DESIGN_DIR": "/home/ubuntu/repos/openframe_user_project/openlane/openframe_project_wrapper", + "DESIGN_DIR": "/home/ubuntu/repos/of-2dom/openlane/openframe_project_wrapper", "PDK_ROOT": "/home/ubuntu/repos/openframe_user_project/dependencies/pdks", "DESIGN_NAME": "openframe_project_wrapper", "PDK": "sky130A", @@ -114,10 +114,12 @@ "CLOCK_PORT": null, "CLOCK_NET": null, "VDD_NETS": [ - "vccd1" + "vccd1", + "vccd2" ], "GND_NETS": [ - "vssd1" + "vssd1", + "vssd2" ], "DIE_AREA": [ 0, @@ -129,10 +131,10 @@ "MACROS": { "user_proj_timer": { "gds": [ - "/home/ubuntu/repos/openframe_user_project/gds/user_proj_timer.gds" + "/home/ubuntu/repos/of-2dom/gds/user_proj_timer.gds" ], "lef": [ - "/home/ubuntu/repos/openframe_user_project/lef/user_proj_timer.lef" + "/home/ubuntu/repos/of-2dom/lef/user_proj_timer.lef" ], "instances": { "mprj": { @@ -141,29 +143,36 @@ 235 ], "orientation": "FN" + }, + "mprj2": { + "location": [ + 116, + 235 + ], + "orientation": "N" } }, "vh": [], "nl": [ - "/home/ubuntu/repos/openframe_user_project/verilog/gl/user_proj_timer.v" + "/home/ubuntu/repos/of-2dom/verilog/gl/user_proj_timer.v" ], "pnl": [ - "/home/ubuntu/repos/openframe_user_project/verilog/gl/user_proj_timer.v" + "/home/ubuntu/repos/of-2dom/verilog/gl/user_proj_timer.v" ], "spef": { "min_*": [ - "/home/ubuntu/repos/openframe_user_project/spef/multicorner/user_proj_timer.min.spef" + "/home/ubuntu/repos/of-2dom/spef/multicorner/user_proj_timer.min.spef" ], "nom_*": [ - "/home/ubuntu/repos/openframe_user_project/spef/multicorner/user_proj_timer.nom.spef" + "/home/ubuntu/repos/of-2dom/spef/multicorner/user_proj_timer.nom.spef" ], "max_*": [ - "/home/ubuntu/repos/openframe_user_project/spef/multicorner/user_proj_timer.max.spef" + "/home/ubuntu/repos/of-2dom/spef/multicorner/user_proj_timer.max.spef" ] }, "lib": { "*": [ - "/home/ubuntu/repos/openframe_user_project/lib/user_proj_timer.lib" + "/home/ubuntu/repos/of-2dom/lib/user_proj_timer.lib" ] }, "spice": [], @@ -218,10 +227,10 @@ "RUN_EQY": false, "RUN_LINTER": false, "VERILOG_FILES": [ - "/home/ubuntu/repos/openframe_user_project/verilog/rtl/openframe_project_netlists.v", - "/home/ubuntu/repos/openframe_user_project/verilog/rtl/openframe_project_wrapper.v", - "/home/ubuntu/repos/openframe_user_project/verilog/rtl/openframe_gpio.v", - "/home/ubuntu/repos/openframe_user_project/ip/CF_gpio_config/rtl/CF_gpio_config.v" + "/home/ubuntu/repos/of-2dom/verilog/rtl/openframe_project_netlists.v", + "/home/ubuntu/repos/of-2dom/verilog/rtl/openframe_project_wrapper.v", + "/home/ubuntu/repos/of-2dom/verilog/rtl/openframe_gpio.v", + "/home/ubuntu/repos/of-2dom/ip/CF_gpio_config/rtl/CF_gpio_config.v" ], "VERILOG_INCLUDE_DIRS": null, "VERILOG_POWER_DEFINE": "USE_POWER_PINS", @@ -296,7 +305,8 @@ "CLOCK_WIRE_RC_LAYERS": null, "PDN_CONNECT_MACROS_TO_GRID": true, "PDN_MACRO_CONNECTIONS": [ - "mprj vccd1 vssd1 vccd1 vssd1" + "mprj vccd1 vssd1 vccd1 vssd1", + "mprj2 vccd2 vssd2 vccd1 vssd1" ], "PDN_ENABLE_GLOBAL_CONNECTIONS": true, "STA_EXTRA_CORNER_TCL_FILE": null, @@ -329,7 +339,7 @@ "FP_PRUNE_THRESHOLD": null, "FP_TAPCELL_DIST": 13, "PDN_OBSTRUCTIONS": null, - "FP_DEF_TEMPLATE": "/home/ubuntu/repos/openframe_user_project/openlane/openframe_project_wrapper/fixed_dont_change/openframe_project_wrapper.def", + "FP_DEF_TEMPLATE": "/home/ubuntu/repos/of-2dom/openlane/openframe_project_wrapper/fixed_dont_change/openframe_project_wrapper.def", "FP_TEMPLATE_MATCH_MODE": "strict", "FP_TEMPLATE_COPY_POWER_PINS": true, "PDN_SKIPTRIM": false, @@ -363,7 +373,7 @@ "PDN_CORE_VERTICAL_LAYER": null, "PDN_EXTEND_TO": "core_ring", "PDN_ENABLE_PINS": false, - "PDN_CFG": "/home/ubuntu/repos/openframe_user_project/openlane/openframe_project_wrapper/pdn_cfg.tcl", + "PDN_CFG": "/home/ubuntu/repos/of-2dom/openlane/openframe_project_wrapper/pdn_cfg.tcl", "ROUTING_OBSTRUCTIONS": null, "RT_CLOCK_MIN_LAYER": null, "RT_CLOCK_MAX_LAYER": null, diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ff_n40C_1v95/checks.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ff_n40C_1v95/checks.rpt index f738941..6d06207 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ff_n40C_1v95/checks.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ff_n40C_1v95/checks.rpt @@ -4,8 +4,8 @@ report_checks -unconstrained =========================================================================== ======================= max_ff_n40C_1v95 Corner =================================== -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14,10 +14,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 1.283115 0.951037 2.951037 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.285172 0.000000 2.951037 ^ gpio_slow_sel[25] (out) - 2.951037 data arrival time + 11 0.382522 1.284430 0.949314 2.949314 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.285132 0.000000 2.949314 ^ gpio_slow_sel[21] (out) + 2.949314 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -27,9 +27,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.951037 data arrival time + -2.949314 data arrival time --------------------------------------------------------------------------------------------- - 4.798963 slack (MET) + 4.800686 slack (MET) @@ -51,43 +51,57 @@ max slew Pin Limit Slew Slack ------------------------------------------------------------------------ -gpio_slow_sel[35] 0.500000 1.286088 -0.786088 (VIOLATED) -gpio_dm1[35] 0.500000 1.286086 -0.786086 (VIOLATED) -gpio_analog_en[35] 0.500000 1.286083 -0.786083 (VIOLATED) -gpio_dm0[35] 0.500000 1.286040 -0.786040 (VIOLATED) -gpio_analog_pol[35] 0.500000 1.286034 -0.786034 (VIOLATED) -gpio_analog_sel[35] 0.500000 1.285980 -0.785980 (VIOLATED) -gpio_dm2[35] 0.500000 1.285976 -0.785976 (VIOLATED) -gpio_holdover[35] 0.500000 1.285971 -0.785971 (VIOLATED) -gpio_out[35] 0.500000 1.285967 -0.785966 (VIOLATED) -gpio_vtrip_sel[35] 0.500000 1.285950 -0.785950 (VIOLATED) -gpio_ib_mode_sel[35] 0.500000 1.285867 -0.785867 (VIOLATED) -gpio_loopback_zero[35] 0.500000 1.285766 -0.785766 (VIOLATED) -gpio_slow_sel[25] 0.500000 1.285172 -0.785172 (VIOLATED) -gpio_dm1[25] 0.500000 1.285166 -0.785166 (VIOLATED) -gpio_analog_en[25] 0.500000 1.285155 -0.785155 (VIOLATED) -gpio_dm0[25] 0.500000 1.285149 -0.785149 (VIOLATED) +gpio_out[24] 0.500000 4.473195 -3.973194 (VIOLATED) +gpio_out[25] 0.500000 4.090939 -3.590939 (VIOLATED) +mprj2/output2/X 0.500000 3.873199 -3.373199 (VIOLATED) +mprj2/output4/X 0.500000 3.644163 -3.144163 (VIOLATED) +gpio_out[26] 0.500000 3.248209 -2.748209 (VIOLATED) +mprj2/output5/X 0.500000 3.028718 -2.528718 (VIOLATED) +mprj2/clkbuf_0_wb_clk_i/A 0.500000 2.422150 -1.922150 (VIOLATED) +mprj2/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 2.422109 -1.922109 (VIOLATED) +mprj/clkbuf_0_wb_clk_i/A 0.500000 2.416552 -1.916552 (VIOLATED) +mprj/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 2.416516 -1.916515 (VIOLATED) +gpio_out[27] 0.500000 2.410273 -1.910273 (VIOLATED) +gpio_in[0] 0.500000 2.397716 -1.897716 (VIOLATED) +mprj2/output6/X 0.500000 2.326093 -1.826093 (VIOLATED) +gpio_out[34] 0.500000 1.945978 -1.445978 (VIOLATED) +mprj2/output3/X 0.500000 1.941015 -1.441014 (VIOLATED) +gpio_out[33] 0.500000 1.731838 -1.231838 (VIOLATED) +mprj2/output12/X 0.500000 1.728084 -1.228084 (VIOLATED) +gpio_out[28] 0.500000 1.680521 -1.180521 (VIOLATED) +mprj2/output7/X 0.500000 1.658375 -1.158375 (VIOLATED) +mprj2/input1/A 0.500000 1.312579 -0.812579 (VIOLATED) +mprj2/ANTENNA_input1_A/DIODE 0.500000 1.312578 -0.812578 (VIOLATED) +mprj/input1/A 0.500000 1.311860 -0.811860 (VIOLATED) +mprj/ANTENNA_input1_A/DIODE 0.500000 1.311859 -0.811859 (VIOLATED) +gpio_in[1] 0.500000 1.311427 -0.811427 (VIOLATED) +gpio_slow_sel[35] 0.500000 1.288442 -0.788442 (VIOLATED) +gpio_dm1[35] 0.500000 1.288439 -0.788439 (VIOLATED) +gpio_analog_en[35] 0.500000 1.288437 -0.788437 (VIOLATED) +gpio_dm0[35] 0.500000 1.288393 -0.788393 (VIOLATED) +gpio_analog_pol[35] 0.500000 1.288388 -0.788388 (VIOLATED) +gpio_analog_sel[35] 0.500000 1.288334 -0.788334 (VIOLATED) +gpio_dm2[35] 0.500000 1.288330 -0.788330 (VIOLATED) +gpio_holdover[35] 0.500000 1.288325 -0.788325 (VIOLATED) +gpio_out[35] 0.500000 1.288320 -0.788320 (VIOLATED) +gpio_vtrip_sel[35] 0.500000 1.288304 -0.788304 (VIOLATED) +gpio_ib_mode_sel[35] 0.500000 1.288220 -0.788220 (VIOLATED) +gpio_loopback_zero[35] 0.500000 1.288119 -0.788119 (VIOLATED) gpio_slow_sel[21] 0.500000 1.285132 -0.785132 (VIOLATED) gpio_dm1[21] 0.500000 1.285127 -0.785127 (VIOLATED) gpio_analog_en[21] 0.500000 1.285075 -0.785075 (VIOLATED) gpio_dm0[21] 0.500000 1.285057 -0.785057 (VIOLATED) gpio_analog_pol[21] 0.500000 1.285033 -0.785033 (VIOLATED) -gpio_analog_pol[25] 0.500000 1.285009 -0.785009 (VIOLATED) gpio_analog_sel[21] 0.500000 1.284857 -0.784857 (VIOLATED) gpio_dm2[21] 0.500000 1.284827 -0.784827 (VIOLATED) gpio_holdover[21] 0.500000 1.284794 -0.784794 (VIOLATED) gpio_out[21] 0.500000 1.284765 -0.784765 (VIOLATED) -gpio_analog_sel[25] 0.500000 1.284664 -0.784663 (VIOLATED) -gpio_dm2[25] 0.500000 1.284603 -0.784603 (VIOLATED) gpio_vtrip_sel[21] 0.500000 1.284568 -0.784568 (VIOLATED) gpio_ib_mode_sel[21] 0.500000 1.284541 -0.784541 (VIOLATED) -gpio_holdover[25] 0.500000 1.284535 -0.784535 (VIOLATED) -gpio_out[25] 0.500000 1.284469 -0.784469 (VIOLATED) gpio_loopback_zero[21] 0.500000 1.284430 -0.784430 (VIOLATED) gpio_slow_sel[22] 0.500000 1.284124 -0.784124 (VIOLATED) gpio_dm1[22] 0.500000 1.284119 -0.784119 (VIOLATED) gpio_analog_en[22] 0.500000 1.284068 -0.784068 (VIOLATED) -gpio_vtrip_sel[25] 0.500000 1.284056 -0.784056 (VIOLATED) gpio_dm0[22] 0.500000 1.284051 -0.784051 (VIOLATED) gpio_analog_pol[22] 0.500000 1.284027 -0.784027 (VIOLATED) gpio_slow_sel[15] 0.500000 1.284012 -0.784012 (VIOLATED) @@ -121,7 +135,6 @@ gpio_dm2[19] 0.500000 1.283649 -0.783649 (VIOLAT gpio_out[15] 0.500000 1.283645 -0.783645 (VIOLATED) gpio_holdover[19] 0.500000 1.283616 -0.783616 (VIOLATED) gpio_vtrip_sel[22] 0.500000 1.283596 -0.783596 (VIOLATED) -gpio_ib_mode_sel[25] 0.500000 1.283593 -0.783593 (VIOLATED) gpio_vtrip_sel[37] 0.500000 1.283586 -0.783586 (VIOLATED) gpio_out[19] 0.500000 1.283585 -0.783585 (VIOLATED) gpio_ib_mode_sel[22] 0.500000 1.283574 -0.783574 (VIOLATED) @@ -134,55 +147,32 @@ gpio_loopback_zero[37] 0.500000 1.283381 -0.783381 (VIOLAT gpio_ib_mode_sel[19] 0.500000 1.283365 -0.783365 (VIOLATED) gpio_loopback_zero[15] 0.500000 1.283329 -0.783329 (VIOLATED) gpio_loopback_zero[19] 0.500000 1.283255 -0.783255 (VIOLATED) -gpio_loopback_zero[25] 0.500000 1.283115 -0.783115 (VIOLATED) gpio_slow_sel[20] 0.500000 1.282606 -0.782606 (VIOLATED) gpio_dm1[20] 0.500000 1.282602 -0.782602 (VIOLATED) gpio_analog_en[20] 0.500000 1.282549 -0.782549 (VIOLATED) gpio_dm0[20] 0.500000 1.282531 -0.782531 (VIOLATED) gpio_analog_pol[20] 0.500000 1.282507 -0.782507 (VIOLATED) -gpio_slow_sel[27] 0.500000 1.282505 -0.782505 (VIOLATED) -gpio_dm1[27] 0.500000 1.282502 -0.782502 (VIOLATED) -gpio_analog_en[27] 0.500000 1.282434 -0.782434 (VIOLATED) -gpio_dm0[27] 0.500000 1.282415 -0.782415 (VIOLATED) -gpio_analog_pol[27] 0.500000 1.282391 -0.782391 (VIOLATED) gpio_analog_sel[20] 0.500000 1.282335 -0.782335 (VIOLATED) gpio_dm2[20] 0.500000 1.282306 -0.782306 (VIOLATED) gpio_holdover[20] 0.500000 1.282274 -0.782274 (VIOLATED) -gpio_analog_sel[27] 0.500000 1.282265 -0.782265 (VIOLATED) gpio_out[20] 0.500000 1.282244 -0.782244 (VIOLATED) -gpio_dm2[27] 0.500000 1.282234 -0.782234 (VIOLATED) -gpio_holdover[27] 0.500000 1.282200 -0.782200 (VIOLATED) -gpio_out[27] 0.500000 1.282168 -0.782168 (VIOLATED) gpio_vtrip_sel[20] 0.500000 1.282070 -0.782070 (VIOLATED) -gpio_vtrip_sel[27] 0.500000 1.282065 -0.782065 (VIOLATED) gpio_ib_mode_sel[20] 0.500000 1.282043 -0.782043 (VIOLATED) -gpio_ib_mode_sel[27] 0.500000 1.282030 -0.782030 (VIOLATED) gpio_loopback_zero[20] 0.500000 1.281931 -0.781931 (VIOLATED) -gpio_loopback_zero[27] 0.500000 1.281848 -0.781848 (VIOLATED) -gpio_slow_sel[36] 0.500000 1.280992 -0.780992 (VIOLATED) -gpio_dm1[36] 0.500000 1.280973 -0.780973 (VIOLATED) -gpio_analog_en[36] 0.500000 1.280856 -0.780856 (VIOLATED) -gpio_dm0[36] 0.500000 1.280850 -0.780850 (VIOLATED) -gpio_analog_pol[36] 0.500000 1.280784 -0.780784 (VIOLATED) -gpio_analog_sel[36] 0.500000 1.280658 -0.780658 (VIOLATED) -gpio_dm2[36] 0.500000 1.280628 -0.780628 (VIOLATED) -gpio_holdover[36] 0.500000 1.280595 -0.780595 (VIOLATED) -gpio_out[36] 0.500000 1.280563 -0.780563 (VIOLATED) -gpio_vtrip_sel[36] 0.500000 1.280462 -0.780462 (VIOLATED) -gpio_ib_mode_sel[36] 0.500000 1.280354 -0.780354 (VIOLATED) -gpio_slow_sel[34] 0.500000 1.280336 -0.780336 (VIOLATED) -gpio_dm1[34] 0.500000 1.280332 -0.780332 (VIOLATED) -gpio_analog_en[34] 0.500000 1.280283 -0.780283 (VIOLATED) -gpio_loopback_zero[36] 0.500000 1.280252 -0.780252 (VIOLATED) -gpio_dm0[34] 0.500000 1.280234 -0.780234 (VIOLATED) -gpio_analog_pol[34] 0.500000 1.280212 -0.780212 (VIOLATED) -gpio_analog_sel[34] 0.500000 1.280085 -0.780085 (VIOLATED) -gpio_dm2[34] 0.500000 1.280055 -0.780055 (VIOLATED) -gpio_holdover[34] 0.500000 1.280021 -0.780021 (VIOLATED) -gpio_out[34] 0.500000 1.279990 -0.779990 (VIOLATED) -gpio_vtrip_sel[34] 0.500000 1.279888 -0.779888 (VIOLATED) -gpio_ib_mode_sel[34] 0.500000 1.279780 -0.779780 (VIOLATED) -gpio_loopback_zero[34] 0.500000 1.279679 -0.779679 (VIOLATED) +gpio_slow_sel[36] 0.500000 1.281334 -0.781334 (VIOLATED) +gpio_dm1[36] 0.500000 1.281315 -0.781315 (VIOLATED) +gpio_analog_en[36] 0.500000 1.281198 -0.781197 (VIOLATED) +gpio_dm0[36] 0.500000 1.281191 -0.781191 (VIOLATED) +gpio_analog_pol[36] 0.500000 1.281125 -0.781125 (VIOLATED) +gpio_out[32] 0.500000 1.281020 -0.781020 (VIOLATED) +gpio_analog_sel[36] 0.500000 1.281000 -0.781000 (VIOLATED) +gpio_dm2[36] 0.500000 1.280970 -0.780970 (VIOLATED) +gpio_holdover[36] 0.500000 1.280936 -0.780936 (VIOLATED) +gpio_out[36] 0.500000 1.280905 -0.780905 (VIOLATED) +gpio_vtrip_sel[36] 0.500000 1.280803 -0.780803 (VIOLATED) +gpio_ib_mode_sel[36] 0.500000 1.280696 -0.780696 (VIOLATED) +gpio_loopback_zero[36] 0.500000 1.280594 -0.780594 (VIOLATED) +mprj2/output11/X 0.500000 1.279424 -0.779424 (VIOLATED) gpio_slow_sel[39] 0.500000 1.279204 -0.779204 (VIOLATED) gpio_dm1[39] 0.500000 1.279203 -0.779203 (VIOLATED) gpio_analog_en[39] 0.500000 1.279201 -0.779201 (VIOLATED) @@ -216,33 +206,9 @@ gpio_loopback_zero[23] 0.500000 1.278334 -0.778334 (VIOLAT gpio_dm2[0] 0.500000 1.278275 -0.778275 (VIOLATED) gpio_holdover[0] 0.500000 1.278245 -0.778245 (VIOLATED) gpio_out[0] 0.500000 1.278218 -0.778218 (VIOLATED) -gpio_slow_sel[32] 0.500000 1.278167 -0.778166 (VIOLATED) -gpio_dm1[32] 0.500000 1.278088 -0.778088 (VIOLATED) gpio_vtrip_sel[0] 0.500000 1.278071 -0.778071 (VIOLATED) gpio_ib_mode_sel[0] 0.500000 1.278063 -0.778063 (VIOLATED) -gpio_analog_en[32] 0.500000 1.278048 -0.778048 (VIOLATED) -gpio_slow_sel[26] 0.500000 1.278049 -0.778049 (VIOLATED) -gpio_dm1[26] 0.500000 1.278046 -0.778045 (VIOLATED) -gpio_analog_en[26] 0.500000 1.278041 -0.778041 (VIOLATED) -gpio_dm0[26] 0.500000 1.278038 -0.778038 (VIOLATED) -gpio_analog_pol[26] 0.500000 1.278033 -0.778033 (VIOLATED) -gpio_dm0[32] 0.500000 1.278029 -0.778029 (VIOLATED) -gpio_analog_sel[26] 0.500000 1.278008 -0.778008 (VIOLATED) -gpio_analog_pol[32] 0.500000 1.278000 -0.778001 (VIOLATED) -gpio_dm2[26] 0.500000 1.278001 -0.778001 (VIOLATED) gpio_loopback_zero[0] 0.500000 1.277989 -0.777989 (VIOLATED) -gpio_holdover[26] 0.500000 1.277888 -0.777888 (VIOLATED) -gpio_analog_sel[32] 0.500000 1.277865 -0.777865 (VIOLATED) -gpio_dm2[32] 0.500000 1.277832 -0.777832 (VIOLATED) -gpio_holdover[32] 0.500000 1.277796 -0.777796 (VIOLATED) -gpio_out[26] 0.500000 1.277775 -0.777775 (VIOLATED) -gpio_vtrip_sel[26] 0.500000 1.277673 -0.777673 (VIOLATED) -gpio_out[32] 0.500000 1.277666 -0.777666 (VIOLATED) -gpio_ib_mode_sel[26] 0.500000 1.277646 -0.777646 (VIOLATED) -gpio_vtrip_sel[32] 0.500000 1.277575 -0.777575 (VIOLATED) -gpio_ib_mode_sel[32] 0.500000 1.277490 -0.777490 (VIOLATED) -gpio_loopback_zero[26] 0.500000 1.277460 -0.777460 (VIOLATED) -gpio_loopback_zero[32] 0.500000 1.277385 -0.777385 (VIOLATED) gpio_slow_sel[42] 0.500000 1.277077 -0.777077 (VIOLATED) gpio_dm1[42] 0.500000 1.277076 -0.777076 (VIOLATED) gpio_analog_en[42] 0.500000 1.277075 -0.777075 (VIOLATED) @@ -252,32 +218,20 @@ gpio_analog_sel[42] 0.500000 1.277064 -0.777064 (VIOLAT gpio_dm2[42] 0.500000 1.277061 -0.777062 (VIOLATED) gpio_holdover[42] 0.500000 1.277059 -0.777059 (VIOLATED) gpio_out[42] 0.500000 1.277057 -0.777057 (VIOLATED) -gpio_slow_sel[29] 0.500000 1.277057 -0.777057 (VIOLATED) -gpio_dm1[29] 0.500000 1.277053 -0.777053 (VIOLATED) -gpio_analog_en[29] 0.500000 1.277049 -0.777049 (VIOLATED) gpio_vtrip_sel[42] 0.500000 1.277049 -0.777049 (VIOLATED) gpio_ib_mode_sel[42] 0.500000 1.277046 -0.777046 (VIOLATED) gpio_loopback_zero[42] 0.500000 1.277006 -0.777006 (VIOLATED) -gpio_dm0[29] 0.500000 1.276980 -0.776980 (VIOLATED) -gpio_analog_pol[29] 0.500000 1.276912 -0.776912 (VIOLATED) gpio_slow_sel[18] 0.500000 1.276901 -0.776901 (VIOLATED) gpio_dm1[18] 0.500000 1.276896 -0.776896 (VIOLATED) gpio_analog_en[18] 0.500000 1.276846 -0.776846 (VIOLATED) gpio_dm0[18] 0.500000 1.276829 -0.776829 (VIOLATED) gpio_analog_pol[18] 0.500000 1.276810 -0.776810 (VIOLATED) -gpio_analog_sel[29] 0.500000 1.276777 -0.776777 (VIOLATED) -gpio_dm2[29] 0.500000 1.276745 -0.776745 (VIOLATED) -gpio_holdover[29] 0.500000 1.276710 -0.776710 (VIOLATED) -gpio_out[29] 0.500000 1.276678 -0.776678 (VIOLATED) gpio_analog_sel[18] 0.500000 1.276655 -0.776655 (VIOLATED) gpio_dm2[18] 0.500000 1.276627 -0.776627 (VIOLATED) gpio_holdover[18] 0.500000 1.276596 -0.776596 (VIOLATED) gpio_out[18] 0.500000 1.276572 -0.776572 (VIOLATED) -gpio_vtrip_sel[29] 0.500000 1.276572 -0.776572 (VIOLATED) -gpio_ib_mode_sel[29] 0.500000 1.276535 -0.776535 (VIOLATED) gpio_vtrip_sel[18] 0.500000 1.276402 -0.776402 (VIOLATED) gpio_ib_mode_sel[18] 0.500000 1.276377 -0.776377 (VIOLATED) -gpio_loopback_zero[29] 0.500000 1.276344 -0.776344 (VIOLATED) gpio_loopback_zero[18] 0.500000 1.276279 -0.776279 (VIOLATED) gpio_slow_sel[38] 0.500000 1.275699 -0.775699 (VIOLATED) gpio_dm1[38] 0.500000 1.275697 -0.775697 (VIOLATED) @@ -319,77 +273,26 @@ gpio_dm0[16] 0.500000 1.274275 -0.774275 (VIOLAT gpio_vtrip_sel[17] 0.500000 1.274267 -0.774267 (VIOLATED) gpio_analog_pol[16] 0.500000 1.274252 -0.774252 (VIOLATED) gpio_ib_mode_sel[17] 0.500000 1.274243 -0.774243 (VIOLATED) -gpio_slow_sel[30] 0.500000 1.274214 -0.774214 (VIOLATED) -gpio_dm1[30] 0.500000 1.274192 -0.774192 (VIOLATED) -gpio_slow_sel[31] 0.500000 1.274171 -0.774171 (VIOLATED) -gpio_dm1[31] 0.500000 1.274167 -0.774167 (VIOLATED) -gpio_analog_en[30] 0.500000 1.274163 -0.774163 (VIOLATED) -gpio_analog_en[31] 0.500000 1.274163 -0.774163 (VIOLATED) gpio_loopback_zero[17] 0.500000 1.274152 -0.774152 (VIOLATED) -gpio_dm0[30] 0.500000 1.274140 -0.774140 (VIOLATED) -gpio_analog_pol[30] 0.500000 1.274110 -0.774110 (VIOLATED) -gpio_dm0[31] 0.500000 1.274096 -0.774096 (VIOLATED) gpio_analog_sel[16] 0.500000 1.274083 -0.774083 (VIOLATED) gpio_dm2[16] 0.500000 1.274054 -0.774054 (VIOLATED) -gpio_analog_pol[31] 0.500000 1.274029 -0.774029 (VIOLATED) gpio_holdover[16] 0.500000 1.274022 -0.774022 (VIOLATED) gpio_out[16] 0.500000 1.273992 -0.773992 (VIOLATED) -gpio_analog_sel[30] 0.500000 1.273943 -0.773943 (VIOLATED) -gpio_analog_sel[31] 0.500000 1.273903 -0.773903 (VIOLATED) gpio_slow_sel[14] 0.500000 1.273881 -0.773881 (VIOLATED) -gpio_dm2[31] 0.500000 1.273873 -0.773873 (VIOLATED) gpio_dm1[14] 0.500000 1.273862 -0.773862 (VIOLATED) -gpio_holdover[31] 0.500000 1.273839 -0.773839 (VIOLATED) gpio_analog_en[14] 0.500000 1.273835 -0.773835 (VIOLATED) gpio_dm0[14] 0.500000 1.273816 -0.773816 (VIOLATED) gpio_vtrip_sel[16] 0.500000 1.273809 -0.773809 (VIOLATED) -gpio_out[31] 0.500000 1.273807 -0.773807 (VIOLATED) -gpio_dm2[30] 0.500000 1.273801 -0.773801 (VIOLATED) gpio_ib_mode_sel[16] 0.500000 1.273783 -0.773783 (VIOLATED) gpio_analog_pol[14] 0.500000 1.273720 -0.773720 (VIOLATED) -gpio_vtrip_sel[31] 0.500000 1.273705 -0.773705 (VIOLATED) gpio_loopback_zero[16] 0.500000 1.273683 -0.773683 (VIOLATED) -gpio_ib_mode_sel[31] 0.500000 1.273670 -0.773670 (VIOLATED) -gpio_holdover[30] 0.500000 1.273611 -0.773611 (VIOLATED) gpio_analog_sel[14] 0.500000 1.273513 -0.773513 (VIOLATED) -gpio_out[30] 0.500000 1.273506 -0.773506 (VIOLATED) -gpio_loopback_zero[31] 0.500000 1.273494 -0.773494 (VIOLATED) gpio_dm2[14] 0.500000 1.273485 -0.773485 (VIOLATED) gpio_holdover[14] 0.500000 1.273454 -0.773454 (VIOLATED) gpio_out[14] 0.500000 1.273425 -0.773426 (VIOLATED) -gpio_vtrip_sel[30] 0.500000 1.273411 -0.773411 (VIOLATED) -gpio_ib_mode_sel[30] 0.500000 1.273406 -0.773406 (VIOLATED) gpio_vtrip_sel[14] 0.500000 1.273337 -0.773337 (VIOLATED) gpio_ib_mode_sel[14] 0.500000 1.273240 -0.773240 (VIOLATED) -gpio_loopback_zero[30] 0.500000 1.273232 -0.773232 (VIOLATED) gpio_loopback_zero[14] 0.500000 1.273169 -0.773169 (VIOLATED) -gpio_slow_sel[28] 0.500000 1.272706 -0.772706 (VIOLATED) -gpio_dm1[28] 0.500000 1.272684 -0.772684 (VIOLATED) -gpio_analog_en[28] 0.500000 1.272656 -0.772656 (VIOLATED) -gpio_dm0[28] 0.500000 1.272633 -0.772633 (VIOLATED) -gpio_analog_pol[28] 0.500000 1.272604 -0.772604 (VIOLATED) -gpio_analog_sel[28] 0.500000 1.272442 -0.772442 (VIOLATED) -gpio_dm2[28] 0.500000 1.272168 -0.772168 (VIOLATED) -gpio_holdover[28] 0.500000 1.272070 -0.772070 (VIOLATED) -gpio_slow_sel[33] 0.500000 1.272061 -0.772061 (VIOLATED) -gpio_dm1[33] 0.500000 1.272041 -0.772041 (VIOLATED) -gpio_out[28] 0.500000 1.272040 -0.772040 (VIOLATED) -gpio_analog_en[33] 0.500000 1.272015 -0.772015 (VIOLATED) -gpio_dm0[33] 0.500000 1.271994 -0.771994 (VIOLATED) -gpio_ib_mode_sel[28] 0.500000 1.271950 -0.771950 (VIOLATED) -gpio_analog_pol[33] 0.500000 1.271889 -0.771889 (VIOLATED) -gpio_vtrip_sel[28] 0.500000 1.271872 -0.771872 (VIOLATED) -gpio_loopback_zero[28] 0.500000 1.271770 -0.771770 (VIOLATED) -gpio_slow_sel[24] 0.500000 1.271728 -0.771728 (VIOLATED) -gpio_dm1[24] 0.500000 1.271706 -0.771706 (VIOLATED) -gpio_analog_en[24] 0.500000 1.271676 -0.771676 (VIOLATED) -gpio_analog_sel[33] 0.500000 1.271666 -0.771666 (VIOLATED) -gpio_dm0[24] 0.500000 1.271653 -0.771653 (VIOLATED) -gpio_dm2[33] 0.500000 1.271636 -0.771636 (VIOLATED) -gpio_analog_pol[24] 0.500000 1.271621 -0.771622 (VIOLATED) -gpio_holdover[33] 0.500000 1.271602 -0.771602 (VIOLATED) -gpio_out[33] 0.500000 1.271570 -0.771570 (VIOLATED) -gpio_vtrip_sel[33] 0.500000 1.271469 -0.771469 (VIOLATED) gpio_slow_sel[41] 0.500000 1.271386 -0.771386 (VIOLATED) gpio_dm1[41] 0.500000 1.271385 -0.771385 (VIOLATED) gpio_analog_en[41] 0.500000 1.271383 -0.771383 (VIOLATED) @@ -399,15 +302,9 @@ gpio_analog_sel[41] 0.500000 1.271373 -0.771373 (VIOLAT gpio_dm2[41] 0.500000 1.271371 -0.771371 (VIOLATED) gpio_holdover[41] 0.500000 1.271369 -0.771369 (VIOLATED) gpio_out[41] 0.500000 1.271366 -0.771366 (VIOLATED) -gpio_ib_mode_sel[33] 0.500000 1.271362 -0.771362 (VIOLATED) -gpio_analog_sel[24] 0.500000 1.271359 -0.771359 (VIOLATED) gpio_vtrip_sel[41] 0.500000 1.271359 -0.771359 (VIOLATED) gpio_ib_mode_sel[41] 0.500000 1.271356 -0.771356 (VIOLATED) gpio_loopback_zero[41] 0.500000 1.271320 -0.771320 (VIOLATED) -gpio_loopback_zero[33] 0.500000 1.271260 -0.771260 (VIOLATED) -gpio_dm2[24] 0.500000 1.271106 -0.771106 (VIOLATED) -gpio_holdover[24] 0.500000 1.271070 -0.771070 (VIOLATED) -gpio_out[24] 0.500000 1.271038 -0.771038 (VIOLATED) gpio_slow_sel[40] 0.500000 1.271036 -0.771036 (VIOLATED) gpio_dm1[40] 0.500000 1.271034 -0.771034 (VIOLATED) gpio_analog_en[40] 0.500000 1.271033 -0.771033 (VIOLATED) @@ -420,9 +317,6 @@ gpio_out[40] 0.500000 1.271016 -0.771016 (VIOLAT gpio_vtrip_sel[40] 0.500000 1.271008 -0.771008 (VIOLATED) gpio_ib_mode_sel[40] 0.500000 1.271005 -0.771005 (VIOLATED) gpio_loopback_zero[40] 0.500000 1.270970 -0.770970 (VIOLATED) -gpio_vtrip_sel[24] 0.500000 1.270933 -0.770933 (VIOLATED) -gpio_ib_mode_sel[24] 0.500000 1.270897 -0.770897 (VIOLATED) -gpio_loopback_zero[24] 0.500000 1.270707 -0.770707 (VIOLATED) gpio_slow_sel[13] 0.500000 1.266350 -0.766350 (VIOLATED) gpio_dm1[13] 0.500000 1.266323 -0.766323 (VIOLATED) gpio_analog_en[13] 0.500000 1.266226 -0.766226 (VIOLATED) @@ -435,26 +329,108 @@ gpio_out[13] 0.500000 1.265448 -0.765448 (VIOLAT gpio_vtrip_sel[13] 0.500000 1.265220 -0.765220 (VIOLATED) gpio_ib_mode_sel[13] 0.500000 1.265209 -0.765209 (VIOLATED) gpio_loopback_zero[13] 0.500000 1.264974 -0.764974 (VIOLATED) -gpio_analog_en[12] 0.500000 1.061495 -0.561495 (VIOLATED) -gpio_slow_sel[12] 0.500000 1.061476 -0.561476 (VIOLATED) -gpio_dm0[12] 0.500000 1.061469 -0.561469 (VIOLATED) -gpio_analog_pol[12] 0.500000 1.061466 -0.561466 (VIOLATED) -gpio_analog_sel[12] 0.500000 1.061449 -0.561449 (VIOLATED) -gpio_holdover[12] 0.500000 1.061440 -0.561440 (VIOLATED) -gpio_vtrip_sel[12] 0.500000 1.061420 -0.561420 (VIOLATED) -gpio_ib_mode_sel[12] 0.500000 1.061334 -0.561333 (VIOLATED) -gpio_oeb[12] 0.500000 1.061250 -0.561250 (VIOLATED) -gpio_loopback_zero[12] 0.500000 1.061140 -0.561140 (VIOLATED) -gpio_slow_sel[11] 0.500000 1.060434 -0.560434 (VIOLATED) -gpio_analog_en[11] 0.500000 1.060432 -0.560432 (VIOLATED) -gpio_dm0[11] 0.500000 1.060431 -0.560431 (VIOLATED) -gpio_analog_pol[11] 0.500000 1.060430 -0.560430 (VIOLATED) -gpio_analog_sel[11] 0.500000 1.060425 -0.560425 (VIOLATED) -gpio_holdover[11] 0.500000 1.060422 -0.560422 (VIOLATED) -gpio_vtrip_sel[11] 0.500000 1.060416 -0.560416 (VIOLATED) -gpio_ib_mode_sel[11] 0.500000 1.060414 -0.560414 (VIOLATED) -gpio_oeb[11] 0.500000 1.060412 -0.560412 (VIOLATED) -gpio_loopback_zero[11] 0.500000 1.060391 -0.560391 (VIOLATED) +gpio_out[29] 0.500000 1.156668 -0.656668 (VIOLATED) +mprj2/output8/X 0.500000 1.155752 -0.655752 (VIOLATED) +gpio_slow_sel[31] 0.500000 1.084890 -0.584891 (VIOLATED) +gpio_analog_en[31] 0.500000 1.084890 -0.584890 (VIOLATED) +gpio_dm0[31] 0.500000 1.084840 -0.584840 (VIOLATED) +gpio_analog_pol[31] 0.500000 1.084838 -0.584838 (VIOLATED) +gpio_analog_sel[31] 0.500000 1.084826 -0.584826 (VIOLATED) +gpio_holdover[31] 0.500000 1.084819 -0.584819 (VIOLATED) +gpio_vtrip_sel[31] 0.500000 1.084758 -0.584758 (VIOLATED) +gpio_ib_mode_sel[31] 0.500000 1.084754 -0.584754 (VIOLATED) +gpio_oeb[31] 0.500000 1.084750 -0.584750 (VIOLATED) +gpio_loopback_zero[31] 0.500000 1.084673 -0.584673 (VIOLATED) +gpio_analog_pol[26] 0.500000 1.079341 -0.579341 (VIOLATED) +gpio_dm0[26] 0.500000 1.079320 -0.579320 (VIOLATED) +gpio_slow_sel[26] 0.500000 1.079316 -0.579316 (VIOLATED) +gpio_analog_en[26] 0.500000 1.079312 -0.579312 (VIOLATED) +gpio_analog_sel[26] 0.500000 1.079296 -0.579296 (VIOLATED) +gpio_holdover[26] 0.500000 1.079290 -0.579290 (VIOLATED) +gpio_vtrip_sel[26] 0.500000 1.079237 -0.579237 (VIOLATED) +gpio_ib_mode_sel[26] 0.500000 1.079222 -0.579222 (VIOLATED) +gpio_oeb[26] 0.500000 1.079218 -0.579218 (VIOLATED) +gpio_loopback_zero[26] 0.500000 1.079135 -0.579135 (VIOLATED) +gpio_slow_sel[25] 0.500000 1.077857 -0.577857 (VIOLATED) +gpio_analog_en[25] 0.500000 1.077851 -0.577851 (VIOLATED) +gpio_dm0[25] 0.500000 1.077849 -0.577849 (VIOLATED) +gpio_analog_pol[25] 0.500000 1.077846 -0.577846 (VIOLATED) +gpio_analog_pol[29] 0.500000 1.077837 -0.577837 (VIOLATED) +gpio_analog_sel[25] 0.500000 1.077826 -0.577826 (VIOLATED) +gpio_dm0[29] 0.500000 1.077816 -0.577816 (VIOLATED) +gpio_slow_sel[29] 0.500000 1.077812 -0.577812 (VIOLATED) +gpio_analog_en[29] 0.500000 1.077808 -0.577808 (VIOLATED) +gpio_analog_sel[29] 0.500000 1.077791 -0.577791 (VIOLATED) +gpio_holdover[29] 0.500000 1.077785 -0.577785 (VIOLATED) +gpio_holdover[25] 0.500000 1.077736 -0.577736 (VIOLATED) +gpio_vtrip_sel[29] 0.500000 1.077735 -0.577735 (VIOLATED) +gpio_ib_mode_sel[29] 0.500000 1.077720 -0.577720 (VIOLATED) +gpio_oeb[29] 0.500000 1.077716 -0.577716 (VIOLATED) +gpio_loopback_zero[29] 0.500000 1.077637 -0.577637 (VIOLATED) +gpio_vtrip_sel[25] 0.500000 1.077584 -0.577584 (VIOLATED) +gpio_ib_mode_sel[25] 0.500000 1.077557 -0.577557 (VIOLATED) +gpio_oeb[25] 0.500000 1.077471 -0.577471 (VIOLATED) +gpio_loopback_zero[25] 0.500000 1.077392 -0.577392 (VIOLATED) +gpio_slow_sel[28] 0.500000 1.073801 -0.573801 (VIOLATED) +gpio_analog_en[28] 0.500000 1.073770 -0.573770 (VIOLATED) +gpio_dm0[28] 0.500000 1.073758 -0.573758 (VIOLATED) +gpio_analog_pol[28] 0.500000 1.073687 -0.573687 (VIOLATED) +gpio_analog_sel[28] 0.500000 1.073629 -0.573629 (VIOLATED) +gpio_holdover[28] 0.500000 1.073548 -0.573548 (VIOLATED) +gpio_oeb[28] 0.500000 1.073382 -0.573382 (VIOLATED) +gpio_vtrip_sel[28] 0.500000 1.073372 -0.573372 (VIOLATED) +gpio_ib_mode_sel[28] 0.500000 1.073368 -0.573368 (VIOLATED) +gpio_loopback_zero[28] 0.500000 1.073286 -0.573286 (VIOLATED) +gpio_slow_sel[27] 0.500000 1.070577 -0.570577 (VIOLATED) +gpio_analog_en[27] 0.500000 1.070506 -0.570506 (VIOLATED) +gpio_dm0[27] 0.500000 1.070497 -0.570497 (VIOLATED) +gpio_analog_pol[27] 0.500000 1.070480 -0.570480 (VIOLATED) +gpio_analog_sel[27] 0.500000 1.070386 -0.570386 (VIOLATED) +gpio_holdover[27] 0.500000 1.070341 -0.570341 (VIOLATED) +gpio_vtrip_sel[27] 0.500000 1.070256 -0.570256 (VIOLATED) +gpio_ib_mode_sel[27] 0.500000 1.070233 -0.570233 (VIOLATED) +gpio_oeb[27] 0.500000 1.070134 -0.570134 (VIOLATED) +gpio_loopback_zero[27] 0.500000 1.070098 -0.570098 (VIOLATED) +gpio_slow_sel[32] 0.500000 1.069642 -0.569642 (VIOLATED) +gpio_analog_en[32] 0.500000 1.069566 -0.569566 (VIOLATED) +gpio_dm0[32] 0.500000 1.069555 -0.569555 (VIOLATED) +gpio_analog_pol[32] 0.500000 1.069539 -0.569539 (VIOLATED) +gpio_analog_sel[32] 0.500000 1.069399 -0.569399 (VIOLATED) +gpio_holdover[32] 0.500000 1.069355 -0.569355 (VIOLATED) +gpio_vtrip_sel[32] 0.500000 1.069340 -0.569340 (VIOLATED) +gpio_ib_mode_sel[32] 0.500000 1.069336 -0.569336 (VIOLATED) +gpio_oeb[32] 0.500000 1.069268 -0.569268 (VIOLATED) +gpio_loopback_zero[32] 0.500000 1.069184 -0.569184 (VIOLATED) +gpio_analog_pol[33] 0.500000 1.066700 -0.566700 (VIOLATED) +gpio_dm0[33] 0.500000 1.066658 -0.566658 (VIOLATED) +gpio_analog_en[33] 0.500000 1.066653 -0.566653 (VIOLATED) +gpio_slow_sel[33] 0.500000 1.066625 -0.566625 (VIOLATED) +gpio_analog_sel[33] 0.500000 1.066498 -0.566498 (VIOLATED) +gpio_holdover[33] 0.500000 1.066375 -0.566375 (VIOLATED) +gpio_vtrip_sel[33] 0.500000 1.066180 -0.566180 (VIOLATED) +gpio_ib_mode_sel[33] 0.500000 1.066170 -0.566170 (VIOLATED) +gpio_oeb[33] 0.500000 1.066017 -0.566017 (VIOLATED) +gpio_loopback_zero[33] 0.500000 1.065935 -0.565935 (VIOLATED) +gpio_slow_sel[24] 0.500000 1.059543 -0.559543 (VIOLATED) +gpio_analog_en[24] 0.500000 1.059506 -0.559506 (VIOLATED) +gpio_dm0[24] 0.500000 1.059492 -0.559492 (VIOLATED) +gpio_analog_pol[24] 0.500000 1.059469 -0.559469 (VIOLATED) +gpio_analog_sel[24] 0.500000 1.059273 -0.559273 (VIOLATED) +gpio_analog_pol[2] 0.500000 1.059248 -0.559248 (VIOLATED) +gpio_dm0[2] 0.500000 1.059237 -0.559237 (VIOLATED) +gpio_slow_sel[2] 0.500000 1.059235 -0.559235 (VIOLATED) +gpio_analog_en[2] 0.500000 1.059233 -0.559233 (VIOLATED) +gpio_analog_sel[2] 0.500000 1.059224 -0.559224 (VIOLATED) +gpio_holdover[2] 0.500000 1.059221 -0.559221 (VIOLATED) +gpio_vtrip_sel[2] 0.500000 1.059215 -0.559215 (VIOLATED) +gpio_ib_mode_sel[2] 0.500000 1.059213 -0.559213 (VIOLATED) +gpio_oeb[2] 0.500000 1.059211 -0.559211 (VIOLATED) +gpio_loopback_zero[2] 0.500000 1.059185 -0.559185 (VIOLATED) +gpio_holdover[24] 0.500000 1.059133 -0.559133 (VIOLATED) +gpio_vtrip_sel[24] 0.500000 1.058990 -0.558990 (VIOLATED) +gpio_oeb[24] 0.500000 1.058988 -0.558988 (VIOLATED) +gpio_ib_mode_sel[24] 0.500000 1.058985 -0.558985 (VIOLATED) +gpio_loopback_zero[24] 0.500000 1.058821 -0.558821 (VIOLATED) gpio_slow_sel[3] 0.500000 1.057780 -0.557780 (VIOLATED) gpio_analog_en[3] 0.500000 1.057776 -0.557776 (VIOLATED) gpio_dm0[3] 0.500000 1.057774 -0.557774 (VIOLATED) @@ -465,34 +441,54 @@ gpio_vtrip_sel[3] 0.500000 1.057652 -0.557652 (VIOLAT gpio_ib_mode_sel[3] 0.500000 1.057648 -0.557648 (VIOLATED) gpio_oeb[3] 0.500000 1.057643 -0.557643 (VIOLATED) gpio_loopback_zero[3] 0.500000 1.057520 -0.557520 (VIOLATED) -gpio_slow_sel[9] 0.500000 1.056759 -0.556759 (VIOLATED) -gpio_analog_en[9] 0.500000 1.056748 -0.556748 (VIOLATED) -gpio_dm0[9] 0.500000 1.056747 -0.556747 (VIOLATED) -gpio_analog_pol[9] 0.500000 1.056746 -0.556746 (VIOLATED) -gpio_analog_sel[9] 0.500000 1.056740 -0.556740 (VIOLATED) -gpio_holdover[9] 0.500000 1.056736 -0.556736 (VIOLATED) -gpio_vtrip_sel[9] 0.500000 1.056730 -0.556730 (VIOLATED) -gpio_ib_mode_sel[9] 0.500000 1.056728 -0.556728 (VIOLATED) -gpio_oeb[9] 0.500000 1.056726 -0.556726 (VIOLATED) -gpio_loopback_zero[9] 0.500000 1.056705 -0.556705 (VIOLATED) -gpio_slow_sel[10] 0.500000 1.055189 -0.555189 (VIOLATED) -gpio_analog_en[10] 0.500000 1.055138 -0.555138 (VIOLATED) -gpio_dm0[10] 0.500000 1.055123 -0.555123 (VIOLATED) -gpio_analog_pol[10] 0.500000 1.055120 -0.555120 (VIOLATED) -gpio_analog_sel[10] 0.500000 1.055102 -0.555102 (VIOLATED) -gpio_holdover[10] 0.500000 1.055024 -0.555024 (VIOLATED) -gpio_vtrip_sel[10] 0.500000 1.054896 -0.554896 (VIOLATED) -gpio_ib_mode_sel[10] 0.500000 1.054829 -0.554829 (VIOLATED) -gpio_oeb[10] 0.500000 1.054824 -0.554824 (VIOLATED) -gpio_loopback_zero[10] 0.500000 1.054771 -0.554771 (VIOLATED) +gpio_slow_sel[34] 0.500000 1.057403 -0.557403 (VIOLATED) +gpio_analog_en[34] 0.500000 1.057348 -0.557348 (VIOLATED) +gpio_dm0[34] 0.500000 1.057345 -0.557345 (VIOLATED) +gpio_analog_pol[34] 0.500000 1.057341 -0.557341 (VIOLATED) +gpio_analog_sel[34] 0.500000 1.057317 -0.557317 (VIOLATED) +gpio_holdover[34] 0.500000 1.057303 -0.557303 (VIOLATED) +gpio_vtrip_sel[34] 0.500000 1.057276 -0.557276 (VIOLATED) +gpio_ib_mode_sel[34] 0.500000 1.057141 -0.557141 (VIOLATED) +gpio_oeb[34] 0.500000 1.057010 -0.557010 (VIOLATED) +gpio_slow_sel[9] 0.500000 1.056753 -0.556753 (VIOLATED) +gpio_analog_en[9] 0.500000 1.056742 -0.556742 (VIOLATED) +gpio_dm0[9] 0.500000 1.056741 -0.556741 (VIOLATED) +gpio_analog_pol[9] 0.500000 1.056740 -0.556740 (VIOLATED) +gpio_analog_sel[9] 0.500000 1.056733 -0.556733 (VIOLATED) +gpio_holdover[9] 0.500000 1.056730 -0.556730 (VIOLATED) +gpio_vtrip_sel[9] 0.500000 1.056724 -0.556724 (VIOLATED) +gpio_ib_mode_sel[9] 0.500000 1.056722 -0.556722 (VIOLATED) +gpio_oeb[9] 0.500000 1.056720 -0.556720 (VIOLATED) +gpio_loopback_zero[9] 0.500000 1.056699 -0.556699 (VIOLATED) +gpio_loopback_zero[34] 0.500000 1.056657 -0.556657 (VIOLATED) +gpio_slow_sel[30] 0.500000 1.056528 -0.556528 (VIOLATED) +gpio_analog_en[30] 0.500000 1.056491 -0.556491 (VIOLATED) +gpio_dm0[30] 0.500000 1.056476 -0.556476 (VIOLATED) +gpio_analog_pol[30] 0.500000 1.056453 -0.556453 (VIOLATED) +gpio_analog_sel[30] 0.500000 1.056321 -0.556321 (VIOLATED) +gpio_holdover[30] 0.500000 1.056071 -0.556071 (VIOLATED) +gpio_vtrip_sel[30] 0.500000 1.055925 -0.555925 (VIOLATED) +gpio_ib_mode_sel[30] 0.500000 1.055900 -0.555900 (VIOLATED) +gpio_oeb[30] 0.500000 1.055817 -0.555817 (VIOLATED) +gpio_loopback_zero[30] 0.500000 1.055748 -0.555748 (VIOLATED) +gpio_slow_sel[10] 0.500000 1.054659 -0.554658 (VIOLATED) gpio_slow_sel[8] 0.500000 1.054647 -0.554647 (VIOLATED) gpio_analog_en[8] 0.500000 1.054640 -0.554640 (VIOLATED) +gpio_analog_en[10] 0.500000 1.054607 -0.554607 (VIOLATED) +gpio_dm0[10] 0.500000 1.054592 -0.554592 (VIOLATED) gpio_dm0[8] 0.500000 1.054593 -0.554593 (VIOLATED) +gpio_analog_pol[10] 0.500000 1.054590 -0.554590 (VIOLATED) gpio_analog_pol[8] 0.500000 1.054589 -0.554589 (VIOLATED) +gpio_analog_sel[10] 0.500000 1.054571 -0.554571 (VIOLATED) +gpio_holdover[10] 0.500000 1.054493 -0.554493 (VIOLATED) gpio_analog_sel[8] 0.500000 1.054461 -0.554461 (VIOLATED) gpio_holdover[8] 0.500000 1.054368 -0.554368 (VIOLATED) +gpio_vtrip_sel[10] 0.500000 1.054365 -0.554365 (VIOLATED) +gpio_ib_mode_sel[10] 0.500000 1.054298 -0.554298 (VIOLATED) +gpio_oeb[10] 0.500000 1.054293 -0.554293 (VIOLATED) gpio_vtrip_sel[8] 0.500000 1.054280 -0.554280 (VIOLATED) gpio_ib_mode_sel[8] 0.500000 1.054256 -0.554256 (VIOLATED) +gpio_loopback_zero[10] 0.500000 1.054240 -0.554240 (VIOLATED) gpio_oeb[8] 0.500000 1.054230 -0.554230 (VIOLATED) gpio_slow_sel[4] 0.500000 1.054202 -0.554202 (VIOLATED) gpio_analog_en[4] 0.500000 1.054197 -0.554197 (VIOLATED) @@ -509,11 +505,21 @@ gpio_slow_sel[7] 0.500000 1.053801 -0.553801 (VIOLAT gpio_analog_en[7] 0.500000 1.053763 -0.553763 (VIOLATED) gpio_dm0[7] 0.500000 1.053751 -0.553751 (VIOLATED) gpio_analog_pol[7] 0.500000 1.053734 -0.553734 (VIOLATED) +gpio_analog_en[12] 0.500000 1.053727 -0.553727 (VIOLATED) +gpio_slow_sel[12] 0.500000 1.053708 -0.553708 (VIOLATED) +gpio_dm0[12] 0.500000 1.053700 -0.553701 (VIOLATED) +gpio_analog_pol[12] 0.500000 1.053698 -0.553698 (VIOLATED) +gpio_analog_sel[12] 0.500000 1.053681 -0.553681 (VIOLATED) +gpio_holdover[12] 0.500000 1.053672 -0.553672 (VIOLATED) +gpio_vtrip_sel[12] 0.500000 1.053653 -0.553653 (VIOLATED) gpio_analog_sel[7] 0.500000 1.053636 -0.553636 (VIOLATED) gpio_holdover[7] 0.500000 1.053589 -0.553589 (VIOLATED) +gpio_ib_mode_sel[12] 0.500000 1.053567 -0.553567 (VIOLATED) gpio_vtrip_sel[7] 0.500000 1.053500 -0.553500 (VIOLATED) +gpio_oeb[12] 0.500000 1.053484 -0.553484 (VIOLATED) gpio_ib_mode_sel[7] 0.500000 1.053475 -0.553475 (VIOLATED) gpio_oeb[7] 0.500000 1.053449 -0.553449 (VIOLATED) +gpio_loopback_zero[12] 0.500000 1.053375 -0.553375 (VIOLATED) gpio_loopback_zero[7] 0.500000 1.053326 -0.553326 (VIOLATED) gpio_slow_sel[6] 0.500000 1.050776 -0.550776 (VIOLATED) gpio_analog_en[6] 0.500000 1.050742 -0.550742 (VIOLATED) @@ -525,16 +531,6 @@ gpio_vtrip_sel[6] 0.500000 1.050328 -0.550328 (VIOLAT gpio_ib_mode_sel[6] 0.500000 1.050301 -0.550301 (VIOLATED) gpio_oeb[6] 0.500000 1.050276 -0.550276 (VIOLATED) gpio_loopback_zero[6] 0.500000 1.050153 -0.550153 (VIOLATED) -gpio_slow_sel[2] 0.500000 1.048842 -0.548842 (VIOLATED) -gpio_analog_en[2] 0.500000 1.048799 -0.548799 (VIOLATED) -gpio_dm0[2] 0.500000 1.048727 -0.548727 (VIOLATED) -gpio_analog_pol[2] 0.500000 1.048600 -0.548600 (VIOLATED) -gpio_analog_sel[2] 0.500000 1.048404 -0.548404 (VIOLATED) -gpio_holdover[2] 0.500000 1.048335 -0.548335 (VIOLATED) -gpio_vtrip_sel[2] 0.500000 1.048196 -0.548196 (VIOLATED) -gpio_ib_mode_sel[2] 0.500000 1.048155 -0.548155 (VIOLATED) -gpio_oeb[2] 0.500000 1.048012 -0.548012 (VIOLATED) -gpio_loopback_zero[2] 0.500000 1.047755 -0.547755 (VIOLATED) gpio_slow_sel[5] 0.500000 1.047739 -0.547739 (VIOLATED) gpio_analog_en[5] 0.500000 1.047693 -0.547693 (VIOLATED) gpio_dm0[5] 0.500000 1.047686 -0.547686 (VIOLATED) @@ -545,6 +541,16 @@ gpio_vtrip_sel[5] 0.500000 1.047146 -0.547146 (VIOLAT gpio_ib_mode_sel[5] 0.500000 1.047104 -0.547104 (VIOLATED) gpio_oeb[5] 0.500000 1.047058 -0.547058 (VIOLATED) gpio_loopback_zero[5] 0.500000 1.046678 -0.546678 (VIOLATED) +gpio_slow_sel[11] 0.500000 1.046175 -0.546175 (VIOLATED) +gpio_analog_en[11] 0.500000 1.046144 -0.546145 (VIOLATED) +gpio_dm0[11] 0.500000 1.046131 -0.546131 (VIOLATED) +gpio_analog_pol[11] 0.500000 1.046056 -0.546056 (VIOLATED) +gpio_analog_sel[11] 0.500000 1.045892 -0.545892 (VIOLATED) +gpio_holdover[11] 0.500000 1.045847 -0.545847 (VIOLATED) +gpio_vtrip_sel[11] 0.500000 1.045761 -0.545762 (VIOLATED) +gpio_ib_mode_sel[11] 0.500000 1.045738 -0.545738 (VIOLATED) +gpio_oeb[11] 0.500000 1.045713 -0.545713 (VIOLATED) +gpio_loopback_zero[11] 0.500000 1.045605 -0.545605 (VIOLATED) gpio_slow_sel[1] 0.500000 1.045352 -0.545352 (VIOLATED) gpio_analog_en[1] 0.500000 1.045268 -0.545268 (VIOLATED) gpio_analog_pol[1] 0.500000 1.045219 -0.545219 (VIOLATED) @@ -555,53 +561,81 @@ gpio_vtrip_sel[1] 0.500000 1.044718 -0.544718 (VIOLAT gpio_ib_mode_sel[1] 0.500000 1.044690 -0.544690 (VIOLATED) gpio_oeb[1] 0.500000 1.044661 -0.544661 (VIOLATED) gpio_loopback_zero[1] 0.500000 1.044510 -0.544510 (VIOLATED) -mprj/clkbuf_0_wb_clk_i/A 0.500000 0.700788 -0.200788 (VIOLATED) -mprj/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 0.700680 -0.200680 (VIOLATED) -gpio_in[0] 0.500000 0.646413 -0.146413 (VIOLATED) -gpio_out[8] 0.500000 0.635272 -0.135272 (VIOLATED) -mprj/output9/X 0.500000 0.635014 -0.135014 (VIOLATED) -gpio_out[7] 0.500000 0.611583 -0.111583 (VIOLATED) -mprj/output8/X 0.500000 0.611323 -0.111323 (VIOLATED) +gpio_out[31] 0.500000 0.747260 -0.247260 (VIOLATED) +mprj2/output10/X 0.500000 0.746904 -0.246904 (VIOLATED) +gpio_out[8] 0.500000 0.640333 -0.140333 (VIOLATED) +mprj/output9/X 0.500000 0.640075 -0.140075 (VIOLATED) +gpio_out[7] 0.500000 0.617965 -0.117965 (VIOLATED) +mprj/output8/X 0.500000 0.617704 -0.117704 (VIOLATED) mprj/output2/A 0.500000 0.585739 -0.085739 (VIOLATED) +mprj2/output2/A 0.500000 0.585739 -0.085739 (VIOLATED) mprj/ANTENNA_output2_A/DIODE 0.500000 0.585694 -0.085694 (VIOLATED) +mprj2/ANTENNA_output2_A/DIODE 0.500000 0.585694 -0.085694 (VIOLATED) +gpio_out[9] 0.500000 0.576582 -0.076582 (VIOLATED) +mprj/output10/X 0.500000 0.576374 -0.076374 (VIOLATED) +gpio_out[6] 0.500000 0.571361 -0.071361 (VIOLATED) +mprj/output7/X 0.500000 0.571135 -0.071135 (VIOLATED) mprj/_578_/A2 0.500000 0.570639 -0.070639 (VIOLATED) +mprj2/_578_/A2 0.500000 0.570639 -0.070639 (VIOLATED) mprj/ANTENNA__578__A2/DIODE 0.500000 0.570637 -0.070637 (VIOLATED) +mprj2/ANTENNA__578__A2/DIODE 0.500000 0.570637 -0.070637 (VIOLATED) mprj/ANTENNA__571__A2/DIODE 0.500000 0.570628 -0.070628 (VIOLATED) +mprj2/ANTENNA__571__A2/DIODE 0.500000 0.570628 -0.070628 (VIOLATED) mprj/_571_/A2 0.500000 0.570626 -0.070626 (VIOLATED) +mprj2/_571_/A2 0.500000 0.570626 -0.070626 (VIOLATED) mprj/_575_/B1 0.500000 0.570626 -0.070626 (VIOLATED) +mprj2/_575_/B1 0.500000 0.570626 -0.070626 (VIOLATED) mprj/ANTENNA__575__B1/DIODE 0.500000 0.570622 -0.070622 (VIOLATED) +mprj2/ANTENNA__575__B1/DIODE 0.500000 0.570622 -0.070622 (VIOLATED) mprj/_580_/B1 0.500000 0.570621 -0.070621 (VIOLATED) +mprj2/_580_/B1 0.500000 0.570621 -0.070621 (VIOLATED) mprj/ANTENNA__580__B1/DIODE 0.500000 0.570615 -0.070615 (VIOLATED) +mprj2/ANTENNA__580__B1/DIODE 0.500000 0.570615 -0.070615 (VIOLATED) mprj/ANTENNA__564__X/DIODE 0.500000 0.570512 -0.070512 (VIOLATED) +mprj2/ANTENNA__564__X/DIODE 0.500000 0.570512 -0.070512 (VIOLATED) mprj/_564_/X 0.500000 0.570486 -0.070486 (VIOLATED) -gpio_out[9] 0.500000 0.570162 -0.070162 (VIOLATED) -mprj/output10/X 0.500000 0.569954 -0.069954 (VIOLATED) -gpio_out[6] 0.500000 0.564988 -0.064988 (VIOLATED) -mprj/output7/X 0.500000 0.564764 -0.064764 (VIOLATED) -mprj/fanout25/A 0.500000 0.561226 -0.061226 (VIOLATED) -mprj/ANTENNA_fanout25_A/DIODE 0.500000 0.561216 -0.061216 (VIOLATED) -mprj/ANTENNA_fanout19_A/DIODE 0.500000 0.558844 -0.058844 (VIOLATED) -mprj/fanout19/A 0.500000 0.558495 -0.058495 (VIOLATED) -gpio_out[5] 0.500000 0.542910 -0.042910 (VIOLATED) -mprj/output6/X 0.500000 0.542709 -0.042709 (VIOLATED) +mprj2/_564_/X 0.500000 0.570486 -0.070486 (VIOLATED) +mprj2/fanout25/A 0.500000 0.561348 -0.061348 (VIOLATED) +mprj/fanout25/A 0.500000 0.561346 -0.061346 (VIOLATED) +mprj2/ANTENNA_fanout25_A/DIODE 0.500000 0.561338 -0.061338 (VIOLATED) +mprj/ANTENNA_fanout25_A/DIODE 0.500000 0.561336 -0.061336 (VIOLATED) +mprj2/ANTENNA_fanout19_A/DIODE 0.500000 0.558966 -0.058966 (VIOLATED) +mprj/ANTENNA_fanout19_A/DIODE 0.500000 0.558964 -0.058964 (VIOLATED) +mprj2/fanout19/A 0.500000 0.558617 -0.058617 (VIOLATED) +mprj/fanout19/A 0.500000 0.558616 -0.058616 (VIOLATED) +gpio_out[5] 0.500000 0.549343 -0.049343 (VIOLATED) +mprj/output6/X 0.500000 0.549139 -0.049139 (VIOLATED) +gpio_out[10] 0.500000 0.526156 -0.026156 (VIOLATED) +mprj/output11/X 0.500000 0.525980 -0.025980 (VIOLATED) mprj/output11/A 0.500000 0.525374 -0.025374 (VIOLATED) +mprj2/output11/A 0.500000 0.525374 -0.025374 (VIOLATED) mprj/ANTENNA_output11_A/DIODE 0.500000 0.525325 -0.025325 (VIOLATED) -mprj/ANTENNA_input1_X/DIODE 0.500000 0.521125 -0.021125 (VIOLATED) -mprj/input1/X 0.500000 0.521101 -0.021101 (VIOLATED) -gpio_out[10] 0.500000 0.519777 -0.019777 (VIOLATED) -mprj/output11/X 0.500000 0.519601 -0.019601 (VIOLATED) +mprj2/ANTENNA_output11_A/DIODE 0.500000 0.525325 -0.025325 (VIOLATED) +mprj2/ANTENNA_input1_X/DIODE 0.500000 0.521265 -0.021265 (VIOLATED) +mprj/ANTENNA_input1_X/DIODE 0.500000 0.521263 -0.021263 (VIOLATED) +mprj2/input1/X 0.500000 0.521241 -0.021241 (VIOLATED) +mprj/input1/X 0.500000 0.521239 -0.021239 (VIOLATED) mprj/ANTENNA__590__X/DIODE 0.500000 0.509353 -0.009353 (VIOLATED) +mprj2/ANTENNA__590__X/DIODE 0.500000 0.509353 -0.009353 (VIOLATED) mprj/_590_/X 0.500000 0.509333 -0.009333 (VIOLATED) +mprj2/_590_/X 0.500000 0.509333 -0.009333 (VIOLATED) +gpio_out[4] 0.500000 0.503654 -0.003654 (VIOLATED) +mprj/output5/X 0.500000 0.503491 -0.003490 (VIOLATED) max fanout Pin Limit Fanout Slack --------------------------------------------------------- mprj/wire20/X 10 19 -9 (VIOLATED) +mprj2/wire20/X 10 19 -9 (VIOLATED) mprj/clkbuf_0_wb_clk_i/X 10 17 -7 (VIOLATED) +mprj2/clkbuf_0_wb_clk_i/X 10 17 -7 (VIOLATED) mprj/load_slew26/X 10 15 -5 (VIOLATED) +mprj2/load_slew26/X 10 15 -5 (VIOLATED) mprj/clkbuf_3_6_0_wb_clk_i/X 10 12 -2 (VIOLATED) mprj/clkbuf_3_7_0_wb_clk_i/X 10 12 -2 (VIOLATED) +mprj2/clkbuf_3_6_0_wb_clk_i/X 10 12 -2 (VIOLATED) +mprj2/clkbuf_3_7_0_wb_clk_i/X 10 12 -2 (VIOLATED) mprj/_384_/Y 10 11 (VIOLATED) mprj/_385_/Y 10 11 (VIOLATED) mprj/_564_/X 10 11 (VIOLATED) @@ -611,34 +645,37 @@ mprj/clkbuf_3_2_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_3_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_4_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_5_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/_384_/Y 10 11 (VIOLATED) +mprj2/_385_/Y 10 11 (VIOLATED) +mprj2/_564_/X 10 11 (VIOLATED) +mprj2/clkbuf_3_0_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_1_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_2_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_3_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_4_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_5_0_wb_clk_i/X 10 11 (VIOLATED) max capacitance Pin Limit Cap Slack ------------------------------------------------------------------------ -gpio_loopback_zero[35] 0.200000 0.383147 -0.183147 (VIOLATED) +gpio_in[0] 0.200000 0.713918 -0.513918 (VIOLATED) +mprj2/output2/X 0.200000 0.529090 -0.329090 (VIOLATED) +mprj2/output4/X 0.200000 0.493530 -0.293530 (VIOLATED) +mprj2/output5/X 0.200000 0.407499 -0.207499 (VIOLATED) +gpio_in[1] 0.200000 0.392469 -0.192469 (VIOLATED) +gpio_loopback_zero[35] 0.200000 0.383851 -0.183851 (VIOLATED) gpio_loopback_zero[21] 0.200000 0.382522 -0.182522 (VIOLATED) gpio_loopback_zero[22] 0.200000 0.382266 -0.182266 (VIOLATED) -gpio_loopback_zero[26] 0.200000 0.382226 -0.182226 (VIOLATED) gpio_loopback_zero[37] 0.200000 0.382222 -0.182222 (VIOLATED) -gpio_loopback_zero[32] 0.200000 0.382208 -0.182208 (VIOLATED) gpio_loopback_zero[15] 0.200000 0.382203 -0.182203 (VIOLATED) gpio_loopback_zero[19] 0.200000 0.382177 -0.182177 (VIOLATED) -gpio_loopback_zero[29] 0.200000 0.381895 -0.181895 (VIOLATED) gpio_loopback_zero[20] 0.200000 0.381787 -0.181787 (VIOLATED) -gpio_loopback_zero[27] 0.200000 0.381747 -0.181747 (VIOLATED) gpio_loopback_zero[39] 0.200000 0.381578 -0.181578 (VIOLATED) -gpio_loopback_zero[25] 0.200000 0.381498 -0.181498 (VIOLATED) -gpio_loopback_zero[36] 0.200000 0.381278 -0.181278 (VIOLATED) -gpio_loopback_zero[34] 0.200000 0.381117 -0.181117 (VIOLATED) -gpio_loopback_zero[31] 0.200000 0.381034 -0.181034 (VIOLATED) -gpio_loopback_zero[30] 0.200000 0.380982 -0.180982 (VIOLATED) +gpio_loopback_zero[36] 0.200000 0.381380 -0.181380 (VIOLATED) gpio_loopback_zero[42] 0.200000 0.380941 -0.180941 (VIOLATED) gpio_loopback_zero[0] 0.200000 0.380718 -0.180718 (VIOLATED) gpio_loopback_zero[23] 0.200000 0.380712 -0.180712 (VIOLATED) -gpio_loopback_zero[28] 0.200000 0.380535 -0.180535 (VIOLATED) -gpio_loopback_zero[33] 0.200000 0.380369 -0.180369 (VIOLATED) -gpio_loopback_zero[24] 0.200000 0.380227 -0.180227 (VIOLATED) gpio_loopback_zero[38] 0.200000 0.380209 -0.180209 (VIOLATED) gpio_loopback_zero[18] 0.200000 0.380128 -0.180128 (VIOLATED) gpio_loopback_zero[43] 0.200000 0.379736 -0.179736 (VIOLATED) @@ -648,26 +685,42 @@ gpio_loopback_zero[41] 0.200000 0.379256 -0.179256 (VIOLAT gpio_loopback_zero[14] 0.200000 0.379185 -0.179185 (VIOLATED) gpio_loopback_zero[40] 0.200000 0.379153 -0.179153 (VIOLATED) gpio_loopback_zero[13] 0.200000 0.378530 -0.178530 (VIOLATED) -gpio_loopback_zero[11] 0.200000 0.316158 -0.116158 (VIOLATED) -gpio_loopback_zero[12] 0.200000 0.315856 -0.115856 (VIOLATED) -gpio_loopback_zero[9] 0.200000 0.315043 -0.115043 (VIOLATED) +gpio_loopback_zero[31] 0.200000 0.323106 -0.123106 (VIOLATED) +gpio_loopback_zero[26] 0.200000 0.321436 -0.121436 (VIOLATED) +gpio_loopback_zero[29] 0.200000 0.321000 -0.121000 (VIOLATED) +gpio_loopback_zero[25] 0.200000 0.320681 -0.120681 (VIOLATED) +gpio_loopback_zero[28] 0.200000 0.319499 -0.119499 (VIOLATED) +gpio_loopback_zero[33] 0.200000 0.318724 -0.118724 (VIOLATED) +gpio_loopback_zero[27] 0.200000 0.318569 -0.118569 (VIOLATED) +gpio_loopback_zero[32] 0.200000 0.318308 -0.118308 (VIOLATED) +gpio_loopback_zero[24] 0.200000 0.316579 -0.116579 (VIOLATED) +gpio_loopback_zero[34] 0.200000 0.315952 -0.115952 (VIOLATED) +gpio_loopback_zero[2] 0.200000 0.315761 -0.115761 (VIOLATED) +gpio_loopback_zero[30] 0.200000 0.315660 -0.115660 (VIOLATED) +gpio_loopback_zero[9] 0.200000 0.315042 -0.115042 (VIOLATED) gpio_loopback_zero[3] 0.200000 0.314889 -0.114889 (VIOLATED) -gpio_loopback_zero[10] 0.200000 0.314007 -0.114007 (VIOLATED) +gpio_loopback_zero[10] 0.200000 0.313848 -0.113848 (VIOLATED) gpio_loopback_zero[8] 0.200000 0.313716 -0.113716 (VIOLATED) gpio_loopback_zero[4] 0.200000 0.313625 -0.113625 (VIOLATED) +gpio_loopback_zero[12] 0.200000 0.313535 -0.113535 (VIOLATED) gpio_loopback_zero[7] 0.200000 0.313502 -0.113502 (VIOLATED) -gpio_loopback_zero[2] 0.200000 0.313291 -0.113291 (VIOLATED) gpio_loopback_zero[5] 0.200000 0.312970 -0.112970 (VIOLATED) gpio_loopback_zero[6] 0.200000 0.312506 -0.112506 (VIOLATED) gpio_loopback_zero[1] 0.200000 0.312293 -0.112293 (VIOLATED) +mprj2/output6/X 0.200000 0.311493 -0.111493 (VIOLATED) +gpio_loopback_zero[11] 0.200000 0.311175 -0.111175 (VIOLATED) +mprj2/output3/X 0.200000 0.261957 -0.061957 (VIOLATED) +mprj2/output12/X 0.200000 0.233123 -0.033123 (VIOLATED) +mprj2/output7/X 0.200000 0.222857 -0.022857 (VIOLATED) mprj/wire14/X 0.200000 0.201405 -0.001405 (VIOLATED) +mprj2/wire14/X 0.200000 0.201405 -0.001405 (VIOLATED) =========================================================================== report_parasitic_annotation -report_unannotated ============================================================================ -Found 217 unannotated drivers. +Found 223 unannotated drivers. analog_io[0] analog_io[10] analog_io[11] @@ -885,18 +938,24 @@ Found 217 unannotated drivers. mprj/clkload3/X mprj/clkload4/X mprj/clkload5/X + mprj2/clkload0/X + mprj2/clkload1/X + mprj2/clkload2/X + mprj2/clkload3/X + mprj2/clkload4/X + mprj2/clkload5/X Found 0 partially unannotated drivers. =========================================================================== -max slew violation count 541 -max fanout violation count 14 -max cap violation count 45 +max slew violation count 570 +max fanout violation count 28 +max cap violation count 55 ============================================================================ =========================================================================== check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks =========================================================================== -Warning: There are 84 unclocked register/latch pins. +Warning: There are 168 unclocked register/latch pins. mprj/_675_/CLK mprj/_676_/CLK mprj/_677_/CLK @@ -981,7 +1040,91 @@ Warning: There are 84 unclocked register/latch pins. mprj/_756_/CLK mprj/_757_/CLK mprj/_758_/CLK -Warning: There are 183 unconstrained endpoints. + mprj2/_675_/CLK + mprj2/_676_/CLK + mprj2/_677_/CLK + mprj2/_678_/CLK + mprj2/_679_/CLK + mprj2/_680_/CLK + mprj2/_681_/CLK + mprj2/_682_/CLK + mprj2/_683_/CLK + mprj2/_684_/CLK + mprj2/_685_/CLK + mprj2/_686_/CLK + mprj2/_687_/CLK + mprj2/_688_/CLK + mprj2/_689_/CLK + mprj2/_690_/CLK + mprj2/_691_/CLK + mprj2/_692_/CLK + mprj2/_693_/CLK + mprj2/_694_/CLK + mprj2/_695_/CLK + mprj2/_696_/CLK + mprj2/_697_/CLK + mprj2/_698_/CLK + mprj2/_699_/CLK + mprj2/_700_/CLK + mprj2/_701_/CLK + mprj2/_702_/CLK + mprj2/_703_/CLK + mprj2/_704_/CLK + mprj2/_705_/CLK + mprj2/_706_/CLK + mprj2/_707_/CLK + mprj2/_708_/CLK + mprj2/_709_/CLK + mprj2/_710_/CLK + mprj2/_711_/CLK + mprj2/_712_/CLK + mprj2/_713_/CLK + mprj2/_714_/CLK + mprj2/_715_/CLK + mprj2/_716_/CLK + mprj2/_717_/CLK + mprj2/_718_/CLK + mprj2/_719_/CLK + mprj2/_720_/CLK + mprj2/_721_/CLK + mprj2/_722_/CLK + mprj2/_723_/CLK + mprj2/_724_/CLK + mprj2/_725_/CLK + mprj2/_726_/CLK + mprj2/_727_/CLK + mprj2/_728_/CLK + mprj2/_729_/CLK + mprj2/_730_/CLK + mprj2/_731_/CLK + mprj2/_732_/CLK + mprj2/_733_/CLK + mprj2/_734_/CLK + mprj2/_735_/CLK + mprj2/_736_/CLK + mprj2/_737_/CLK + mprj2/_738_/CLK + mprj2/_739_/CLK + mprj2/_740_/CLK + mprj2/_741_/CLK + mprj2/_742_/CLK + mprj2/_743_/CLK + mprj2/_744_/CLK + mprj2/_745_/CLK + mprj2/_746_/CLK + mprj2/_747_/CLK + mprj2/_748_/CLK + mprj2/_749_/CLK + mprj2/_750_/CLK + mprj2/_751_/CLK + mprj2/_752_/CLK + mprj2/_753_/CLK + mprj2/_754_/CLK + mprj2/_755_/CLK + mprj2/_756_/CLK + mprj2/_757_/CLK + mprj2/_758_/CLK +Warning: There are 278 unconstrained endpoints. analog_io[0] analog_io[10] analog_io[11] @@ -1073,7 +1216,18 @@ Warning: There are 183 unconstrained endpoints. gpio_out[10] gpio_out[11] gpio_out[12] + gpio_out[24] + gpio_out[25] + gpio_out[26] + gpio_out[27] + gpio_out[28] + gpio_out[29] gpio_out[2] + gpio_out[30] + gpio_out[31] + gpio_out[32] + gpio_out[33] + gpio_out[34] gpio_out[3] gpio_out[4] gpio_out[5] @@ -1165,3 +1319,87 @@ Warning: There are 183 unconstrained endpoints. mprj/_756_/D mprj/_757_/D mprj/_758_/D + mprj2/_675_/D + mprj2/_676_/D + mprj2/_677_/D + mprj2/_678_/D + mprj2/_679_/D + mprj2/_680_/D + mprj2/_681_/D + mprj2/_682_/D + mprj2/_683_/D + mprj2/_684_/D + mprj2/_685_/D + mprj2/_686_/D + mprj2/_687_/D + mprj2/_688_/D + mprj2/_689_/D + mprj2/_690_/D + mprj2/_691_/D + mprj2/_692_/D + mprj2/_693_/D + mprj2/_694_/D + mprj2/_695_/D + mprj2/_696_/D + mprj2/_697_/D + mprj2/_698_/D + mprj2/_699_/D + mprj2/_700_/D + mprj2/_701_/D + mprj2/_702_/D + mprj2/_703_/D + mprj2/_704_/D + mprj2/_705_/D + mprj2/_706_/D + mprj2/_707_/D + mprj2/_708_/D + mprj2/_709_/D + mprj2/_710_/D + mprj2/_711_/D + mprj2/_712_/D + mprj2/_713_/D + mprj2/_714_/D + mprj2/_715_/D + mprj2/_716_/D + mprj2/_717_/D + mprj2/_718_/D + mprj2/_719_/D + mprj2/_720_/D + mprj2/_721_/D + mprj2/_722_/D + mprj2/_723_/D + mprj2/_724_/D + mprj2/_725_/D + mprj2/_726_/D + mprj2/_727_/D + mprj2/_728_/D + mprj2/_729_/D + mprj2/_730_/D + mprj2/_731_/D + mprj2/_732_/D + mprj2/_733_/D + mprj2/_734_/D + mprj2/_735_/D + mprj2/_736_/D + mprj2/_737_/D + mprj2/_738_/D + mprj2/_739_/D + mprj2/_740_/D + mprj2/_741_/D + mprj2/_742_/D + mprj2/_743_/D + mprj2/_744_/D + mprj2/_745_/D + mprj2/_746_/D + mprj2/_747_/D + mprj2/_748_/D + mprj2/_749_/D + mprj2/_750_/D + mprj2/_751_/D + mprj2/_752_/D + mprj2/_753_/D + mprj2/_754_/D + mprj2/_755_/D + mprj2/_756_/D + mprj2/_757_/D + mprj2/_758_/D diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ff_n40C_1v95/clock.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ff_n40C_1v95/clock.rpt index 4f74aa2..f94c3f2 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ff_n40C_1v95/clock.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ff_n40C_1v95/clock.rpt @@ -19,20 +19,20 @@ Clock __VIRTUAL_CLK__ rise -> rise min max 0.000000 0.000000 source latency -2.788972 network latency mprj/_701_/CLK - 2.876813 network latency mprj/_683_/CLK +3.941848 network latency mprj/_701_/CLK + 4.174957 network latency mprj2/_683_/CLK --------------- -2.788972 2.876813 latency - 0.087842 skew +3.941848 4.174957 latency + 0.233109 skew rise -> fall min max 0.000000 0.000000 source latency -2.630409 network latency mprj/_701_/CLK - 2.701011 network latency mprj/_683_/CLK +3.368316 network latency mprj/_701_/CLK + 3.541929 network latency mprj2/_683_/CLK --------------- -2.630409 2.701011 latency - 0.070602 skew +3.368316 3.541929 latency + 0.173613 skew diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ff_n40C_1v95/max.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ff_n40C_1v95/max.rpt index f854f4c..57a29af 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ff_n40C_1v95/max.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ff_n40C_1v95/max.rpt @@ -4,8 +4,8 @@ report_checks -path_delay max (Setup) ============================================================================ ======================= max_ff_n40C_1v95 Corner =================================== -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14,10 +14,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 1.283115 0.951037 2.951037 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.285172 0.000000 2.951037 ^ gpio_slow_sel[25] (out) - 2.951037 data arrival time + 11 0.382522 1.284430 0.949314 2.949314 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.285132 0.000000 2.949314 ^ gpio_slow_sel[21] (out) + 2.949314 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -27,13 +27,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.951037 data arrival time + -2.949314 data arrival time --------------------------------------------------------------------------------------------- - 4.798963 slack (MET) + 4.800686 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -42,10 +42,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 1.283115 0.950970 2.950970 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.285166 0.000000 2.950970 ^ gpio_dm1[25] (out) - 2.950970 data arrival time + 11 0.382522 1.284430 0.949209 2.949209 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.285127 0.000000 2.949209 ^ gpio_dm1[21] (out) + 2.949209 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -55,13 +55,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.950970 data arrival time + -2.949209 data arrival time --------------------------------------------------------------------------------------------- - 4.799030 slack (MET) + 4.800791 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -70,10 +70,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 1.283115 0.950863 2.950863 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.285155 0.000000 2.950863 ^ gpio_analog_en[25] (out) - 2.950863 data arrival time + 11 0.382203 1.283329 0.948431 2.948431 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.284012 0.000000 2.948431 ^ gpio_slow_sel[15] (out) + 2.948431 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -83,13 +83,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.950863 data arrival time + -2.948431 data arrival time --------------------------------------------------------------------------------------------- - 4.799137 slack (MET) + 4.801569 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -98,10 +98,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 1.283115 0.950790 2.950790 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.285149 0.000000 2.950790 ^ gpio_dm0[25] (out) - 2.950790 data arrival time + 11 0.382203 1.283329 0.948376 2.948376 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.284009 0.000000 2.948376 ^ gpio_dm1[15] (out) + 2.948376 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -111,13 +111,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.950790 data arrival time + -2.948376 data arrival time --------------------------------------------------------------------------------------------- - 4.799210 slack (MET) + 4.801624 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -126,10 +126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 1.277385 0.950429 2.950429 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.278167 0.000000 2.950429 ^ gpio_slow_sel[32] (out) - 2.950429 data arrival time + 11 0.382266 1.283473 0.948329 2.948329 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.284124 0.000000 2.948329 ^ gpio_slow_sel[22] (out) + 2.948329 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -139,13 +139,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.950429 data arrival time + -2.948329 data arrival time --------------------------------------------------------------------------------------------- - 4.799571 slack (MET) + 4.801671 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -154,10 +154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 1.284430 0.949314 2.949314 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.285132 0.000000 2.949314 ^ gpio_slow_sel[21] (out) - 2.949314 data arrival time + 11 0.382177 1.283255 0.948263 2.948263 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.283937 0.000000 2.948263 ^ gpio_slow_sel[19] (out) + 2.948263 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -167,13 +167,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.949314 data arrival time + -2.948263 data arrival time --------------------------------------------------------------------------------------------- - 4.800686 slack (MET) + 4.801737 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -182,10 +182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 1.283115 0.949279 2.949279 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.285009 0.000000 2.949279 ^ gpio_analog_pol[25] (out) - 2.949279 data arrival time + 11 0.382522 1.284430 0.948243 2.948243 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.285075 0.000000 2.948243 ^ gpio_analog_en[21] (out) + 2.948243 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -195,13 +195,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.949279 data arrival time + -2.948243 data arrival time --------------------------------------------------------------------------------------------- - 4.800721 slack (MET) + 4.801757 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -210,10 +210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 1.284430 0.949209 2.949209 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.285127 0.000000 2.949209 ^ gpio_dm1[21] (out) - 2.949209 data arrival time + 11 0.383851 1.288119 0.948241 2.948241 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.288442 0.000000 2.948241 ^ gpio_slow_sel[35] (out) + 2.948241 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -223,13 +223,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.949209 data arrival time + -2.948241 data arrival time --------------------------------------------------------------------------------------------- - 4.800791 slack (MET) + 4.801759 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -238,10 +238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 1.277385 0.949029 2.949029 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.278088 0.000000 2.949029 ^ gpio_dm1[32] (out) - 2.949029 data arrival time + 11 0.382266 1.283473 0.948227 2.948227 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.284119 0.000000 2.948227 ^ gpio_dm1[22] (out) + 2.948227 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -251,13 +251,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.949029 data arrival time + -2.948227 data arrival time --------------------------------------------------------------------------------------------- - 4.800971 slack (MET) + 4.801773 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -266,10 +266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 1.273232 0.948474 2.948474 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.274214 0.000000 2.948474 ^ gpio_slow_sel[30] (out) - 2.948474 data arrival time + 11 0.382177 1.283255 0.948212 2.948211 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.283934 0.000000 2.948211 ^ gpio_dm1[19] (out) + 2.948211 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -279,13 +279,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.948474 data arrival time + -2.948211 data arrival time --------------------------------------------------------------------------------------------- - 4.801527 slack (MET) + 4.801788 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -294,10 +294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 1.283329 0.948431 2.948431 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.284012 0.000000 2.948431 ^ gpio_slow_sel[15] (out) - 2.948431 data arrival time + 11 0.383851 1.288119 0.948175 2.948175 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.288439 0.000000 2.948175 ^ gpio_dm1[35] (out) + 2.948175 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -307,13 +307,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.948431 data arrival time + -2.948175 data arrival time --------------------------------------------------------------------------------------------- - 4.801569 slack (MET) + 4.801825 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -322,10 +322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 1.283329 0.948376 2.948376 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.284009 0.000000 2.948376 ^ gpio_dm1[15] (out) - 2.948376 data arrival time + 11 0.383851 1.288119 0.948102 2.948102 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.288437 0.000000 2.948102 ^ gpio_analog_en[35] (out) + 2.948102 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -335,13 +335,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.948376 data arrival time + -2.948102 data arrival time --------------------------------------------------------------------------------------------- - 4.801624 slack (MET) + 4.801898 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -350,10 +350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 1.283473 0.948329 2.948329 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.284124 0.000000 2.948329 ^ gpio_slow_sel[22] (out) - 2.948329 data arrival time + 11 0.382522 1.284430 0.947887 2.947887 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.285057 0.000000 2.947887 ^ gpio_dm0[21] (out) + 2.947887 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -363,13 +363,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.948329 data arrival time + -2.947887 data arrival time --------------------------------------------------------------------------------------------- - 4.801671 slack (MET) + 4.802113 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -378,10 +378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 1.277385 0.948281 2.948281 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.278048 0.000000 2.948281 ^ gpio_analog_en[32] (out) - 2.948281 data arrival time + 11 0.382522 1.284430 0.947414 2.947413 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.285033 0.000000 2.947413 ^ gpio_analog_pol[21] (out) + 2.947413 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -391,13 +391,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.948281 data arrival time + -2.947413 data arrival time --------------------------------------------------------------------------------------------- - 4.801719 slack (MET) + 4.802587 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -406,10 +406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 1.283255 0.948263 2.948263 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.283937 0.000000 2.948263 ^ gpio_slow_sel[19] (out) - 2.948263 data arrival time + 11 0.381787 1.281931 0.947298 2.947298 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.282606 0.000000 2.947298 ^ gpio_slow_sel[20] (out) + 2.947298 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -419,13 +419,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.948263 data arrival time + -2.947298 data arrival time --------------------------------------------------------------------------------------------- - 4.801737 slack (MET) + 4.802702 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -434,10 +434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 1.276344 0.948268 2.948267 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.277057 0.000000 2.948267 ^ gpio_slow_sel[29] (out) - 2.948267 data arrival time + 11 0.382203 1.283329 0.947266 2.947266 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.283951 0.000000 2.947266 ^ gpio_analog_en[15] (out) + 2.947266 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -447,13 +447,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.948267 data arrival time + -2.947266 data arrival time --------------------------------------------------------------------------------------------- - 4.801733 slack (MET) + 4.802734 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -462,10 +462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 1.284430 0.948243 2.948243 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.285075 0.000000 2.948243 ^ gpio_analog_en[21] (out) - 2.948243 data arrival time + 11 0.381380 1.280594 0.947257 2.947257 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.281334 0.000000 2.947257 ^ gpio_slow_sel[36] (out) + 2.947257 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -475,13 +475,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.948243 data arrival time + -2.947257 data arrival time --------------------------------------------------------------------------------------------- - 4.801757 slack (MET) + 4.802743 slack (MET) Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[22] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -490,10 +490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 1.283473 0.948227 2.948227 ^ gpio_loopback_zero[22] (in) + 11 0.382266 1.283473 0.947235 2.947235 ^ gpio_loopback_zero[22] (in) gpio_loopback_zero[22] (net) - 1.284119 0.000000 2.948227 ^ gpio_dm1[22] (out) - 2.948227 data arrival time + 1.284068 0.000000 2.947235 ^ gpio_analog_en[22] (out) + 2.947235 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -503,13 +503,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.948227 data arrival time + -2.947235 data arrival time --------------------------------------------------------------------------------------------- - 4.801773 slack (MET) + 4.802765 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -518,10 +518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 1.283255 0.948212 2.948211 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.283934 0.000000 2.948211 ^ gpio_dm1[19] (out) - 2.948211 data arrival time + 11 0.381787 1.281931 0.947230 2.947230 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.282602 0.000000 2.947230 ^ gpio_dm1[20] (out) + 2.947230 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -531,13 +531,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.948211 data arrival time + -2.947230 data arrival time --------------------------------------------------------------------------------------------- - 4.801788 slack (MET) + 4.802770 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -546,10 +546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 1.276344 0.948200 2.948200 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.277053 0.000000 2.948200 ^ gpio_dm1[29] (out) - 2.948200 data arrival time + 11 0.382177 1.283255 0.947076 2.947076 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.283875 0.000000 2.947076 ^ gpio_analog_en[19] (out) + 2.947076 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -559,13 +559,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.948200 data arrival time + -2.947076 data arrival time --------------------------------------------------------------------------------------------- - 4.801800 slack (MET) + 4.802925 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -574,10 +574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 1.273232 0.948127 2.948127 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.274192 0.000000 2.948127 ^ gpio_dm1[30] (out) - 2.948127 data arrival time + 11 0.382203 1.283329 0.946909 2.946909 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.283933 0.000000 2.946909 ^ gpio_dm0[15] (out) + 2.946909 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -587,13 +587,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.948127 data arrival time + -2.946909 data arrival time --------------------------------------------------------------------------------------------- - 4.801873 slack (MET) + 4.803091 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -602,10 +602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 1.276344 0.948116 2.948116 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.277049 0.000000 2.948116 ^ gpio_analog_en[29] (out) - 2.948116 data arrival time + 11 0.381380 1.280594 0.946910 2.946910 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.281315 0.000000 2.946910 ^ gpio_dm1[36] (out) + 2.946910 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -615,13 +615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.948116 data arrival time + -2.946910 data arrival time --------------------------------------------------------------------------------------------- - 4.801884 slack (MET) + 4.803090 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -630,10 +630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 1.277385 0.947908 2.947908 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.278029 0.000000 2.947908 ^ gpio_dm0[32] (out) - 2.947908 data arrival time + 11 0.382266 1.283473 0.946879 2.946879 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.284051 0.000000 2.946879 ^ gpio_dm0[22] (out) + 2.946879 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -643,13 +643,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.947908 data arrival time + -2.946879 data arrival time --------------------------------------------------------------------------------------------- - 4.802092 slack (MET) + 4.803121 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -658,10 +658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 1.284430 0.947887 2.947887 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.285057 0.000000 2.947887 ^ gpio_dm0[21] (out) - 2.947887 data arrival time + 11 0.383851 1.288119 0.946855 2.946855 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.288393 0.000000 2.946855 ^ gpio_dm0[35] (out) + 2.946855 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -671,13 +671,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.947887 data arrival time + -2.946855 data arrival time --------------------------------------------------------------------------------------------- - 4.802113 slack (MET) + 4.803145 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -686,10 +686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 1.273232 0.947676 2.947675 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.274163 0.000000 2.947675 ^ gpio_analog_en[30] (out) - 2.947675 data arrival time + 11 0.382177 1.283255 0.946719 2.946718 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.283857 0.000000 2.946718 ^ gpio_dm0[19] (out) + 2.946718 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -699,13 +699,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.947675 data arrival time + -2.946718 data arrival time --------------------------------------------------------------------------------------------- - 4.802324 slack (MET) + 4.803281 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -714,10 +714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 1.271770 0.947615 2.947615 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.272706 0.000000 2.947615 ^ gpio_slow_sel[28] (out) - 2.947615 data arrival time + 11 0.383851 1.288119 0.946702 2.946702 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.288388 0.000000 2.946702 ^ gpio_analog_pol[35] (out) + 2.946702 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -727,13 +727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.947615 data arrival time + -2.946702 data arrival time --------------------------------------------------------------------------------------------- - 4.802385 slack (MET) + 4.803298 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -742,10 +742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 1.284430 0.947414 2.947413 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.285033 0.000000 2.947413 ^ gpio_analog_pol[21] (out) - 2.947413 data arrival time + 11 0.382222 1.283381 0.946478 2.946478 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.283960 0.000000 2.946478 ^ gpio_slow_sel[37] (out) + 2.946478 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -755,13 +755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.947413 data arrival time + -2.946478 data arrival time --------------------------------------------------------------------------------------------- - 4.802587 slack (MET) + 4.803522 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -770,10 +770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 1.277385 0.947412 2.947412 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.278000 0.000000 2.947412 ^ gpio_analog_pol[32] (out) - 2.947412 data arrival time + 11 0.382203 1.283329 0.946434 2.946434 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.283910 0.000000 2.946434 ^ gpio_analog_pol[15] (out) + 2.946434 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -783,13 +783,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.947412 data arrival time + -2.946434 data arrival time --------------------------------------------------------------------------------------------- - 4.802588 slack (MET) + 4.803566 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -798,10 +798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 1.273232 0.947304 2.947304 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.274140 0.000000 2.947304 ^ gpio_dm0[30] (out) - 2.947304 data arrival time + 11 0.382222 1.283381 0.946411 2.946411 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.283956 0.000000 2.946411 ^ gpio_dm1[37] (out) + 2.946411 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -811,13 +811,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.947304 data arrival time + -2.946411 data arrival time --------------------------------------------------------------------------------------------- - 4.802696 slack (MET) + 4.803589 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -826,10 +826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 1.281931 0.947298 2.947298 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.282606 0.000000 2.947298 ^ gpio_slow_sel[20] (out) - 2.947298 data arrival time + 11 0.382266 1.283473 0.946405 2.946405 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.284027 0.000000 2.946405 ^ gpio_analog_pol[22] (out) + 2.946405 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -839,13 +839,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.947298 data arrival time + -2.946405 data arrival time --------------------------------------------------------------------------------------------- - 4.802702 slack (MET) + 4.803595 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -854,10 +854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 1.283329 0.947266 2.947266 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.283951 0.000000 2.947266 ^ gpio_analog_en[15] (out) - 2.947266 data arrival time + 11 0.382222 1.283381 0.946327 2.946327 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.283952 0.000000 2.946327 ^ gpio_analog_en[37] (out) + 2.946327 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -867,13 +867,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.947266 data arrival time + -2.946327 data arrival time --------------------------------------------------------------------------------------------- - 4.802734 slack (MET) + 4.803673 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -882,10 +882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 1.271770 0.947268 2.947268 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.272684 0.000000 2.947268 ^ gpio_dm1[28] (out) - 2.947268 data arrival time + 11 0.382222 1.283381 0.946256 2.946256 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.283949 0.000000 2.946256 ^ gpio_dm0[37] (out) + 2.946256 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -895,13 +895,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.947268 data arrival time + -2.946256 data arrival time --------------------------------------------------------------------------------------------- - 4.802732 slack (MET) + 4.803744 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -910,10 +910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 1.283473 0.947235 2.947235 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.284068 0.000000 2.947235 ^ gpio_analog_en[22] (out) - 2.947235 data arrival time + 11 0.382177 1.283255 0.946244 2.946244 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.283833 0.000000 2.946244 ^ gpio_analog_pol[19] (out) + 2.946244 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -923,13 +923,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.947235 data arrival time + -2.946244 data arrival time --------------------------------------------------------------------------------------------- - 4.802765 slack (MET) + 4.803756 slack (MET) Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -938,10 +938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 1.281931 0.947230 2.947230 ^ gpio_loopback_zero[20] (in) + 11 0.381787 1.281931 0.946206 2.946206 ^ gpio_loopback_zero[20] (in) gpio_loopback_zero[20] (net) - 1.282602 0.000000 2.947230 ^ gpio_dm1[20] (out) - 2.947230 data arrival time + 1.282549 0.000000 2.946206 ^ gpio_analog_en[20] (out) + 2.946206 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -951,13 +951,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.947230 data arrival time + -2.946206 data arrival time --------------------------------------------------------------------------------------------- - 4.802770 slack (MET) + 4.803794 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -966,10 +966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 1.270707 0.947083 2.947083 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.271728 0.000000 2.947083 ^ gpio_slow_sel[24] (out) - 2.947083 data arrival time + 11 0.382222 1.283381 0.946162 2.946162 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.283944 0.000000 2.946162 ^ gpio_analog_pol[37] (out) + 2.946162 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -979,13 +979,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.947083 data arrival time + -2.946162 data arrival time --------------------------------------------------------------------------------------------- - 4.802917 slack (MET) + 4.803838 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -994,10 +994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 1.283255 0.947076 2.947076 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.283875 0.000000 2.947076 ^ gpio_analog_en[19] (out) - 2.947076 data arrival time + 11 0.381787 1.281931 0.945849 2.945849 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.282531 0.000000 2.945849 ^ gpio_dm0[20] (out) + 2.945849 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1007,13 +1007,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.947076 data arrival time + -2.945849 data arrival time --------------------------------------------------------------------------------------------- - 4.802925 slack (MET) + 4.804151 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1022,10 +1022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 1.280252 0.947002 2.947002 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.280992 0.000000 2.947002 ^ gpio_slow_sel[36] (out) - 2.947002 data arrival time + 11 0.382222 1.283381 0.945645 2.945645 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.283919 0.000000 2.945645 ^ gpio_analog_sel[37] (out) + 2.945645 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1035,13 +1035,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.947002 data arrival time + -2.945645 data arrival time --------------------------------------------------------------------------------------------- - 4.802998 slack (MET) + 4.804355 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1050,10 +1050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 1.283329 0.946909 2.946909 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.283933 0.000000 2.946909 ^ gpio_dm0[15] (out) - 2.946909 data arrival time + 11 0.381787 1.281931 0.945375 2.945375 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.282507 0.000000 2.945375 ^ gpio_analog_pol[20] (out) + 2.945375 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1063,13 +1063,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946909 data arrival time + -2.945375 data arrival time --------------------------------------------------------------------------------------------- - 4.803091 slack (MET) + 4.804626 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1078,10 +1078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 1.277460 0.946905 2.946905 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.278049 0.000000 2.946905 ^ gpio_slow_sel[26] (out) - 2.946905 data arrival time + 11 0.383851 1.288119 0.944974 2.944974 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.288334 0.000000 2.944974 ^ gpio_analog_sel[35] (out) + 2.944974 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1091,13 +1091,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946905 data arrival time + -2.944974 data arrival time --------------------------------------------------------------------------------------------- - 4.803094 slack (MET) + 4.805026 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1106,10 +1106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 1.283473 0.946879 2.946879 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.284051 0.000000 2.946879 ^ gpio_dm0[22] (out) - 2.946879 data arrival time + 11 0.383851 1.288119 0.944831 2.944831 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.288330 0.000000 2.944831 ^ gpio_dm2[35] (out) + 2.944831 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1119,13 +1119,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946879 data arrival time + -2.944831 data arrival time --------------------------------------------------------------------------------------------- - 4.803121 slack (MET) + 4.805169 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1134,10 +1134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 1.276344 0.946869 2.946869 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.276980 0.000000 2.946869 ^ gpio_dm0[29] (out) - 2.946869 data arrival time + 11 0.378530 1.264974 0.944789 2.944788 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.266350 0.000000 2.944788 ^ gpio_slow_sel[13] (out) + 2.944788 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1147,13 +1147,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946869 data arrival time + -2.944788 data arrival time --------------------------------------------------------------------------------------------- - 4.803132 slack (MET) + 4.805212 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1162,10 +1162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 1.277460 0.946838 2.946838 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.278046 0.000000 2.946838 ^ gpio_dm1[26] (out) - 2.946838 data arrival time + 11 0.381380 1.280594 0.944731 2.944731 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.281198 0.000000 2.944731 ^ gpio_analog_en[36] (out) + 2.944731 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1175,13 +1175,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946838 data arrival time + -2.944731 data arrival time --------------------------------------------------------------------------------------------- - 4.803163 slack (MET) + 4.805269 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1190,10 +1190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 1.271770 0.946817 2.946817 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.272656 0.000000 2.946817 ^ gpio_analog_en[28] (out) - 2.946817 data arrival time + 11 0.383851 1.288119 0.944665 2.944665 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.288325 0.000000 2.944665 ^ gpio_holdover[35] (out) + 2.944665 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1203,13 +1203,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946817 data arrival time + -2.944665 data arrival time --------------------------------------------------------------------------------------------- - 4.803184 slack (MET) + 4.805335 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1218,10 +1218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 1.273232 0.946810 2.946810 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.274110 0.000000 2.946810 ^ gpio_analog_pol[30] (out) - 2.946810 data arrival time + 11 0.381380 1.280594 0.944609 2.944609 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.281191 0.000000 2.944609 ^ gpio_dm0[36] (out) + 2.944609 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1231,13 +1231,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946810 data arrival time + -2.944609 data arrival time --------------------------------------------------------------------------------------------- - 4.803190 slack (MET) + 4.805391 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1246,11 +1246,11 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 1.277460 0.946754 2.946754 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.278041 0.000000 2.946754 ^ gpio_analog_en[26] (out) - 2.946754 data arrival time - + 11 0.380712 1.278334 0.944605 2.944605 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.279007 0.000000 2.944605 ^ gpio_slow_sel[23] (out) + 2.944605 data arrival time + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) -0.250000 9.750000 clock uncertainty @@ -1259,13 +1259,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946754 data arrival time + -2.944605 data arrival time --------------------------------------------------------------------------------------------- - 4.803246 slack (MET) + 4.805395 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1274,10 +1274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 1.270707 0.946736 2.946736 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.271706 0.000000 2.946736 ^ gpio_dm1[24] (out) - 2.946736 data arrival time + 11 0.380712 1.278334 0.944540 2.944540 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.279004 0.000000 2.944540 ^ gpio_dm1[23] (out) + 2.944540 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1287,13 +1287,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946736 data arrival time + -2.944540 data arrival time --------------------------------------------------------------------------------------------- - 4.803264 slack (MET) + 4.805459 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1302,10 +1302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 1.283255 0.946719 2.946718 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.283857 0.000000 2.946718 ^ gpio_dm0[19] (out) - 2.946718 data arrival time + 11 0.383851 1.288119 0.944501 2.944501 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.288320 0.000000 2.944501 ^ gpio_out[35] (out) + 2.944501 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1315,13 +1315,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946718 data arrival time + -2.944501 data arrival time --------------------------------------------------------------------------------------------- - 4.803281 slack (MET) + 4.805499 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1330,10 +1330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 1.277460 0.946683 2.946683 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.278038 0.000000 2.946683 ^ gpio_dm0[26] (out) - 2.946683 data arrival time + 11 0.378530 1.264974 0.944442 2.944442 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.266323 0.000000 2.944442 ^ gpio_dm1[13] (out) + 2.944442 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1343,13 +1343,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946683 data arrival time + -2.944442 data arrival time --------------------------------------------------------------------------------------------- - 4.803317 slack (MET) + 4.805558 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1358,10 +1358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 1.280252 0.946655 2.946655 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.280973 0.000000 2.946655 ^ gpio_dm1[36] (out) - 2.946655 data arrival time + 11 0.383851 1.288119 0.943922 2.943922 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.288304 0.000000 2.943922 ^ gpio_vtrip_sel[35] (out) + 2.943922 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1371,13 +1371,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946655 data arrival time + -2.943922 data arrival time --------------------------------------------------------------------------------------------- - 4.803345 slack (MET) + 4.806078 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1386,10 +1386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 1.277460 0.946590 2.946590 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.278033 0.000000 2.946590 ^ gpio_analog_pol[26] (out) - 2.946590 data arrival time + 11 0.382522 1.284430 0.943589 2.943589 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.284857 0.000000 2.943589 ^ gpio_analog_sel[21] (out) + 2.943589 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1399,13 +1399,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946590 data arrival time + -2.943589 data arrival time --------------------------------------------------------------------------------------------- - 4.803410 slack (MET) + 4.806411 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1414,10 +1414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 1.281848 0.946570 2.946570 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.282505 0.000000 2.946570 ^ gpio_slow_sel[27] (out) - 2.946570 data arrival time + 11 0.382222 1.283381 0.943488 2.943488 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.283822 0.000000 2.943488 ^ gpio_dm2[37] (out) + 2.943488 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1427,13 +1427,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946570 data arrival time + -2.943488 data arrival time --------------------------------------------------------------------------------------------- - 4.803430 slack (MET) + 4.806512 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1442,10 +1442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 1.281848 0.946505 2.946505 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.282502 0.000000 2.946505 ^ gpio_dm1[27] (out) - 2.946505 data arrival time + 11 0.380712 1.278334 0.943440 2.943440 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.278947 0.000000 2.943440 ^ gpio_analog_en[23] (out) + 2.943440 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1455,13 +1455,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946505 data arrival time + -2.943440 data arrival time --------------------------------------------------------------------------------------------- - 4.803494 slack (MET) + 4.806560 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1470,10 +1470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 1.285766 0.946499 2.946499 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.286088 0.000000 2.946499 ^ gpio_slow_sel[35] (out) - 2.946499 data arrival time + 11 0.381380 1.280594 0.943250 2.943250 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.281125 0.000000 2.943250 ^ gpio_analog_pol[36] (out) + 2.943250 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1483,13 +1483,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946499 data arrival time + -2.943250 data arrival time --------------------------------------------------------------------------------------------- - 4.803501 slack (MET) + 4.806750 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1498,10 +1498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 1.283381 0.946478 2.946478 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.283960 0.000000 2.946478 ^ gpio_slow_sel[37] (out) - 2.946478 data arrival time + 11 0.378530 1.264974 0.943143 2.943143 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.266226 0.000000 2.943143 ^ gpio_analog_en[13] (out) + 2.943143 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1511,13 +1511,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946478 data arrival time + -2.943143 data arrival time --------------------------------------------------------------------------------------------- - 4.803522 slack (MET) + 4.806857 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1526,10 +1526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 1.271770 0.946445 2.946445 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.272633 0.000000 2.946445 ^ gpio_dm0[28] (out) - 2.946445 data arrival time + 11 0.380712 1.278334 0.943083 2.943083 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.278929 0.000000 2.943083 ^ gpio_dm0[23] (out) + 2.943083 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1539,13 +1539,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946445 data arrival time + -2.943083 data arrival time --------------------------------------------------------------------------------------------- - 4.803555 slack (MET) + 4.806917 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1554,10 +1554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 1.283329 0.946434 2.946434 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.283910 0.000000 2.946434 ^ gpio_analog_pol[15] (out) - 2.946434 data arrival time + 11 0.378530 1.264974 0.943021 2.943021 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.266217 0.000000 2.943021 ^ gpio_dm0[13] (out) + 2.943021 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1567,13 +1567,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946434 data arrival time + -2.943021 data arrival time --------------------------------------------------------------------------------------------- - 4.803566 slack (MET) + 4.806979 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1582,10 +1582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 1.285766 0.946433 2.946433 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.286086 0.000000 2.946433 ^ gpio_dm1[35] (out) - 2.946433 data arrival time + 11 0.382522 1.284430 0.942872 2.942872 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.284827 0.000000 2.942872 ^ gpio_dm2[21] (out) + 2.942872 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1595,13 +1595,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946433 data arrival time + -2.942872 data arrival time --------------------------------------------------------------------------------------------- - 4.803566 slack (MET) + 4.807128 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1610,10 +1610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 1.283381 0.946411 2.946411 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.283956 0.000000 2.946411 ^ gpio_dm1[37] (out) - 2.946411 data arrival time + 11 0.382266 1.283473 0.942813 2.942813 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.283868 0.000000 2.942813 ^ gpio_analog_sel[22] (out) + 2.942813 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1623,13 +1623,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946411 data arrival time + -2.942813 data arrival time --------------------------------------------------------------------------------------------- - 4.803589 slack (MET) + 4.807187 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1638,10 +1638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 1.283473 0.946405 2.946405 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.284027 0.000000 2.946405 ^ gpio_analog_pol[22] (out) - 2.946405 data arrival time + 11 0.382177 1.283255 0.942774 2.942774 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.283675 0.000000 2.942774 ^ gpio_analog_sel[19] (out) + 2.942774 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1651,13 +1651,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946405 data arrival time + -2.942774 data arrival time --------------------------------------------------------------------------------------------- - 4.803595 slack (MET) + 4.807226 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1666,10 +1666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 1.285766 0.946360 2.946360 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.286083 0.000000 2.946360 ^ gpio_analog_en[35] (out) - 2.946360 data arrival time + 11 0.380128 1.276279 0.942769 2.942769 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.276901 0.000000 2.942769 ^ gpio_slow_sel[18] (out) + 2.942769 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1679,13 +1679,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946360 data arrival time + -2.942769 data arrival time --------------------------------------------------------------------------------------------- - 4.803640 slack (MET) + 4.807231 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1694,10 +1694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 1.283381 0.946327 2.946327 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.283952 0.000000 2.946327 ^ gpio_analog_en[37] (out) - 2.946327 data arrival time + 11 0.380128 1.276279 0.942664 2.942664 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.276896 0.000000 2.942664 ^ gpio_dm1[18] (out) + 2.942664 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1707,13 +1707,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946327 data arrival time + -2.942664 data arrival time --------------------------------------------------------------------------------------------- - 4.803673 slack (MET) + 4.807336 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1722,10 +1722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 1.270707 0.946285 2.946285 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.271676 0.000000 2.946285 ^ gpio_analog_en[24] (out) - 2.946285 data arrival time + 11 0.380712 1.278334 0.942609 2.942609 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.278905 0.000000 2.942609 ^ gpio_analog_pol[23] (out) + 2.942609 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1735,13 +1735,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946285 data arrival time + -2.942609 data arrival time --------------------------------------------------------------------------------------------- - 4.803715 slack (MET) + 4.807391 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1750,10 +1750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 1.283381 0.946256 2.946256 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.283949 0.000000 2.946256 ^ gpio_dm0[37] (out) - 2.946256 data arrival time + 11 0.382203 1.283329 0.942602 2.942602 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.283737 0.000000 2.942602 ^ gpio_analog_sel[15] (out) + 2.942602 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1763,13 +1763,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946256 data arrival time + -2.942602 data arrival time --------------------------------------------------------------------------------------------- - 4.803744 slack (MET) + 4.807398 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1778,10 +1778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 1.283255 0.946244 2.946244 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.283833 0.000000 2.946244 ^ gpio_analog_pol[19] (out) - 2.946244 data arrival time + 11 0.380718 1.277989 0.942556 2.942556 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.278463 0.000000 2.942556 ^ gpio_slow_sel[0] (out) + 2.942556 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1791,13 +1791,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946244 data arrival time + -2.942556 data arrival time --------------------------------------------------------------------------------------------- - 4.803756 slack (MET) + 4.807445 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1806,10 +1806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 1.281931 0.946206 2.946206 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.282549 0.000000 2.946206 ^ gpio_analog_en[20] (out) - 2.946206 data arrival time + 11 0.380718 1.277989 0.942488 2.942488 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.278460 0.000000 2.942488 ^ gpio_dm1[0] (out) + 2.942488 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1819,13 +1819,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946206 data arrival time + -2.942488 data arrival time --------------------------------------------------------------------------------------------- - 4.803794 slack (MET) + 4.807512 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1834,10 +1834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 1.283381 0.946162 2.946162 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.283944 0.000000 2.946162 ^ gpio_analog_pol[37] (out) - 2.946162 data arrival time + 11 0.380718 1.277989 0.942404 2.942404 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.278457 0.000000 2.942404 ^ gpio_analog_en[0] (out) + 2.942404 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1847,13 +1847,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946162 data arrival time + -2.942404 data arrival time --------------------------------------------------------------------------------------------- - 4.803838 slack (MET) + 4.807596 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1862,10 +1862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 1.277460 0.946071 2.946071 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.278008 0.000000 2.946071 ^ gpio_analog_sel[26] (out) - 2.946071 data arrival time + 11 0.380718 1.277989 0.942268 2.942268 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.278451 0.000000 2.942268 ^ gpio_analog_pol[0] (out) + 2.942268 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1875,13 +1875,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946071 data arrival time + -2.942268 data arrival time --------------------------------------------------------------------------------------------- - 4.803929 slack (MET) + 4.807732 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1890,10 +1890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 1.271260 0.946074 2.946074 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.272061 0.000000 2.946074 ^ gpio_slow_sel[33] (out) - 2.946074 data arrival time + 11 0.380718 1.277989 0.942187 2.942187 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.278447 0.000000 2.942187 ^ gpio_inp_dis[0] (out) + 2.942187 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1903,13 +1903,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946074 data arrival time + -2.942187 data arrival time --------------------------------------------------------------------------------------------- - 4.803926 slack (MET) + 4.807813 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1918,10 +1918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 1.271770 0.945951 2.945951 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.272604 0.000000 2.945951 ^ gpio_analog_pol[28] (out) - 2.945951 data arrival time + 11 0.382177 1.283255 0.942124 2.942124 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.283649 0.000000 2.942124 ^ gpio_dm2[19] (out) + 2.942124 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1931,13 +1931,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.945951 data arrival time + -2.942124 data arrival time --------------------------------------------------------------------------------------------- - 4.804049 slack (MET) + 4.807876 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1946,10 +1946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 1.273494 0.945942 2.945942 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.274171 0.000000 2.945942 ^ gpio_slow_sel[31] (out) - 2.945942 data arrival time + 11 0.382266 1.283473 0.942095 2.942095 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.283840 0.000000 2.942095 ^ gpio_dm2[22] (out) + 2.942095 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1959,13 +1959,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.945942 data arrival time + -2.942095 data arrival time --------------------------------------------------------------------------------------------- - 4.804058 slack (MET) + 4.807905 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1974,10 +1974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 1.277460 0.945929 2.945929 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.278001 0.000000 2.945929 ^ gpio_dm2[26] (out) - 2.945929 data arrival time + 11 0.382522 1.284430 0.942036 2.942036 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.284794 0.000000 2.942036 ^ gpio_holdover[21] (out) + 2.942036 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1987,13 +1987,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.945929 data arrival time + -2.942036 data arrival time --------------------------------------------------------------------------------------------- - 4.804071 slack (MET) + 4.807964 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2002,10 +2002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 1.270707 0.945913 2.945913 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.271653 0.000000 2.945913 ^ gpio_dm0[24] (out) - 2.945913 data arrival time + 11 0.382203 1.283329 0.941884 2.941884 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.283708 0.000000 2.941884 ^ gpio_dm2[15] (out) + 2.941884 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2015,13 +2015,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.945913 data arrival time + -2.941884 data arrival time --------------------------------------------------------------------------------------------- - 4.804087 slack (MET) + 4.808116 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2030,10 +2030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 1.273494 0.945875 2.945874 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.274167 0.000000 2.945874 ^ gpio_dm1[31] (out) - 2.945874 data arrival time + 11 0.379185 1.273169 0.941794 2.941794 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.273881 0.000000 2.941794 ^ gpio_slow_sel[14] (out) + 2.941794 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2043,13 +2043,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.945874 data arrival time + -2.941794 data arrival time --------------------------------------------------------------------------------------------- - 4.804125 slack (MET) + 4.808207 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2058,10 +2058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 1.281931 0.945849 2.945849 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.282531 0.000000 2.945849 ^ gpio_dm0[20] (out) - 2.945849 data arrival time + 11 0.379476 1.274152 0.941701 2.941701 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.274821 0.000000 2.941701 ^ gpio_slow_sel[17] (out) + 2.941701 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2071,13 +2071,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.945849 data arrival time + -2.941701 data arrival time --------------------------------------------------------------------------------------------- - 4.804151 slack (MET) + 4.808299 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2086,10 +2086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 1.273494 0.945790 2.945790 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.274163 0.000000 2.945790 ^ gpio_analog_en[31] (out) - 2.945790 data arrival time + 11 0.380128 1.276279 0.941671 2.941671 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.276846 0.000000 2.941671 ^ gpio_analog_en[18] (out) + 2.941671 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2099,13 +2099,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.945790 data arrival time + -2.941671 data arrival time --------------------------------------------------------------------------------------------- - 4.804210 slack (MET) + 4.808329 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2114,10 +2114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 1.271260 0.945727 2.945727 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.272041 0.000000 2.945727 ^ gpio_dm1[33] (out) - 2.945727 data arrival time + 11 0.378530 1.264974 0.941672 2.941672 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.266120 0.000000 2.941672 ^ gpio_analog_pol[13] (out) + 2.941672 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2127,13 +2127,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.945727 data arrival time + -2.941672 data arrival time --------------------------------------------------------------------------------------------- - 4.804274 slack (MET) + 4.808328 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2142,10 +2142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 1.283381 0.945645 2.945645 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.283919 0.000000 2.945645 ^ gpio_analog_sel[37] (out) - 2.945645 data arrival time + 11 0.379476 1.274152 0.941639 2.941639 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.274817 0.000000 2.941639 ^ gpio_dm1[17] (out) + 2.941639 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2155,13 +2155,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.945645 data arrival time + -2.941639 data arrival time --------------------------------------------------------------------------------------------- - 4.804355 slack (MET) + 4.808361 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2170,10 +2170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 1.276344 0.945508 2.945508 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.276912 0.000000 2.945508 ^ gpio_analog_pol[29] (out) - 2.945508 data arrival time + 11 0.381787 1.281931 0.941544 2.941544 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.282335 0.000000 2.941544 ^ gpio_analog_sel[20] (out) + 2.941544 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2183,13 +2183,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.945508 data arrival time + -2.941544 data arrival time --------------------------------------------------------------------------------------------- - 4.804492 slack (MET) + 4.808456 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2198,10 +2198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 1.270707 0.945419 2.945419 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.271621 0.000000 2.945419 ^ gpio_analog_pol[24] (out) - 2.945419 data arrival time + 11 0.379185 1.273169 0.941447 2.941447 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.273862 0.000000 2.941447 ^ gpio_dm1[14] (out) + 2.941447 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2211,13 +2211,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.945419 data arrival time + -2.941447 data arrival time --------------------------------------------------------------------------------------------- - 4.804581 slack (MET) + 4.808553 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2226,10 +2226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 1.281931 0.945375 2.945375 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.282507 0.000000 2.945375 ^ gpio_analog_pol[20] (out) - 2.945375 data arrival time + 11 0.380128 1.276279 0.941314 2.941314 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.276829 0.000000 2.941314 ^ gpio_dm0[18] (out) + 2.941314 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2239,13 +2239,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.945375 data arrival time + -2.941314 data arrival time --------------------------------------------------------------------------------------------- - 4.804626 slack (MET) + 4.808686 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2254,10 +2254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 1.279679 0.945338 2.945338 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.280336 0.000000 2.945338 ^ gpio_slow_sel[34] (out) - 2.945338 data arrival time + 11 0.382177 1.283255 0.941288 2.941288 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.283616 0.000000 2.941288 ^ gpio_holdover[19] (out) + 2.941288 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2267,13 +2267,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.945338 data arrival time + -2.941288 data arrival time --------------------------------------------------------------------------------------------- - 4.804662 slack (MET) + 4.808712 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2282,10 +2282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 1.283115 0.945291 2.945291 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.284664 0.000000 2.945291 ^ gpio_analog_sel[25] (out) - 2.945291 data arrival time + 11 0.382522 1.284430 0.941276 2.941276 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.284765 0.000000 2.941276 ^ gpio_out[21] (out) + 2.941276 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2295,13 +2295,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.945291 data arrival time + -2.941276 data arrival time --------------------------------------------------------------------------------------------- - 4.804709 slack (MET) + 4.808724 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2310,10 +2310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 1.271260 0.945275 2.945275 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.272015 0.000000 2.945275 ^ gpio_analog_en[33] (out) - 2.945275 data arrival time + 11 0.382266 1.283473 0.941258 2.941258 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.283808 0.000000 2.941258 ^ gpio_holdover[22] (out) + 2.941258 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2323,13 +2323,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.945275 data arrival time + -2.941258 data arrival time --------------------------------------------------------------------------------------------- - 4.804726 slack (MET) + 4.808742 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2338,10 +2338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 1.279679 0.945270 2.945270 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.280332 0.000000 2.945270 ^ gpio_dm1[34] (out) - 2.945270 data arrival time + 11 0.379326 1.273683 0.941167 2.941166 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.274349 0.000000 2.941166 ^ gpio_slow_sel[16] (out) + 2.941166 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2351,13 +2351,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.945270 data arrival time + -2.941166 data arrival time --------------------------------------------------------------------------------------------- - 4.804730 slack (MET) + 4.808834 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2366,10 +2366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 1.281848 0.945168 2.945168 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.282434 0.000000 2.945168 ^ gpio_analog_en[27] (out) - 2.945168 data arrival time + 11 0.379326 1.273683 0.941078 2.941078 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.274345 0.000000 2.941078 ^ gpio_dm1[16] (out) + 2.941078 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2379,13 +2379,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.945168 data arrival time + -2.941078 data arrival time --------------------------------------------------------------------------------------------- - 4.804832 slack (MET) + 4.808922 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2394,10 +2394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 1.285766 0.945113 2.945113 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.286040 0.000000 2.945113 ^ gpio_dm0[35] (out) - 2.945113 data arrival time + 11 0.382203 1.283329 0.941049 2.941049 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.283675 0.000000 2.941049 ^ gpio_holdover[15] (out) + 2.941049 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2407,14 +2407,14 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.945113 data arrival time + -2.941049 data arrival time --------------------------------------------------------------------------------------------- - 4.804887 slack (MET) + 4.808951 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ Path Type: max Fanout Cap Slew Delay Time Description @@ -2422,10 +2422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 1.285766 0.944959 2.944959 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.286034 0.000000 2.944959 ^ gpio_analog_pol[35] (out) - 2.944959 data arrival time + 11 0.379185 1.273169 0.940995 2.940995 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.273835 0.000000 2.940995 ^ gpio_analog_en[14] (out) + 2.940995 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2435,13 +2435,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.944959 data arrival time + -2.940995 data arrival time --------------------------------------------------------------------------------------------- - 4.805040 slack (MET) + 4.809005 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2450,10 +2450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 1.271260 0.944903 2.944903 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.271994 0.000000 2.944903 ^ gpio_dm0[33] (out) - 2.944903 data arrival time + 11 0.380128 1.276279 0.940917 2.940917 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.276810 0.000000 2.940917 ^ gpio_analog_pol[18] (out) + 2.940917 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2463,13 +2463,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.944903 data arrival time + -2.940917 data arrival time --------------------------------------------------------------------------------------------- - 4.805097 slack (MET) + 4.809083 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2478,10 +2478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 1.281848 0.944794 2.944794 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.282415 0.000000 2.944794 ^ gpio_dm0[27] (out) - 2.944794 data arrival time + 11 0.382222 1.283381 0.940885 2.940885 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.283718 0.000000 2.940885 ^ gpio_holdover[37] (out) + 2.940885 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2491,13 +2491,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.944794 data arrival time + -2.940885 data arrival time --------------------------------------------------------------------------------------------- - 4.805206 slack (MET) + 4.809115 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2506,10 +2506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 1.264974 0.944789 2.944788 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.266350 0.000000 2.944788 ^ gpio_slow_sel[13] (out) - 2.944788 data arrival time + 11 0.381787 1.281931 0.940827 2.940827 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.282306 0.000000 2.940827 ^ gpio_dm2[20] (out) + 2.940827 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2519,13 +2519,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.944788 data arrival time + -2.940827 data arrival time --------------------------------------------------------------------------------------------- - 4.805212 slack (MET) + 4.809174 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2534,10 +2534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 1.278334 0.944605 2.944605 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.279007 0.000000 2.944605 ^ gpio_slow_sel[23] (out) - 2.944605 data arrival time + 11 0.379185 1.273169 0.940623 2.940623 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.273816 0.000000 2.940623 ^ gpio_dm0[14] (out) + 2.940623 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2547,13 +2547,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.944605 data arrival time + -2.940623 data arrival time --------------------------------------------------------------------------------------------- - 4.805395 slack (MET) + 4.809377 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2562,10 +2562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 1.277385 0.944573 2.944573 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.277865 0.000000 2.944573 ^ gpio_analog_sel[32] (out) - 2.944573 data arrival time + 11 0.379476 1.274152 0.940511 2.940511 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.274759 0.000000 2.940511 ^ gpio_analog_en[17] (out) + 2.940511 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2575,13 +2575,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.944573 data arrival time + -2.940511 data arrival time --------------------------------------------------------------------------------------------- - 4.805427 slack (MET) + 4.809488 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2590,10 +2590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 1.273494 0.944544 2.944544 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.274096 0.000000 2.944544 ^ gpio_dm0[31] (out) - 2.944544 data arrival time + 11 0.382177 1.283255 0.940470 2.940470 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.283585 0.000000 2.940470 ^ gpio_out[19] (out) + 2.940470 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2603,13 +2603,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.944544 data arrival time + -2.940470 data arrival time --------------------------------------------------------------------------------------------- - 4.805456 slack (MET) + 4.809530 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2618,10 +2618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 1.278334 0.944540 2.944540 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.279004 0.000000 2.944540 ^ gpio_dm1[23] (out) - 2.944540 data arrival time + 11 0.382266 1.283473 0.940439 2.940439 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.283778 0.000000 2.940439 ^ gpio_out[22] (out) + 2.940439 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2631,13 +2631,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.944540 data arrival time + -2.940439 data arrival time --------------------------------------------------------------------------------------------- - 4.805459 slack (MET) + 4.809561 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2646,10 +2646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 1.283115 0.944544 2.944544 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.284603 0.000000 2.944544 ^ gpio_dm2[25] (out) - 2.944544 data arrival time + 11 0.381380 1.280594 0.940407 2.940407 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.281000 0.000000 2.940407 ^ gpio_analog_sel[36] (out) + 2.940407 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2659,13 +2659,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.944544 data arrival time + -2.940407 data arrival time --------------------------------------------------------------------------------------------- - 4.805456 slack (MET) + 4.809593 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2674,10 +2674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 1.280252 0.944477 2.944477 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.280856 0.000000 2.944477 ^ gpio_analog_en[36] (out) - 2.944477 data arrival time + 11 0.383851 1.288119 0.940408 2.940408 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.288220 0.000000 2.940408 ^ gpio_ib_mode_sel[35] (out) + 2.940408 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2687,13 +2687,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.944477 data arrival time + -2.940408 data arrival time --------------------------------------------------------------------------------------------- - 4.805523 slack (MET) + 4.809592 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2702,10 +2702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 1.264974 0.944442 2.944442 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.266323 0.000000 2.944442 ^ gpio_dm1[13] (out) - 2.944442 data arrival time + 11 0.382203 1.283329 0.940232 2.940232 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.283645 0.000000 2.940232 ^ gpio_out[15] (out) + 2.940232 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2715,13 +2715,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.944442 data arrival time + -2.940232 data arrival time --------------------------------------------------------------------------------------------- - 4.805558 slack (MET) + 4.809768 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2730,10 +2730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 1.280252 0.944355 2.944355 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.280850 0.000000 2.944355 ^ gpio_dm0[36] (out) - 2.944355 data arrival time + 11 0.379476 1.274152 0.940154 2.940154 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.274741 0.000000 2.940154 ^ gpio_dm0[17] (out) + 2.940154 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2743,13 +2743,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.944355 data arrival time + -2.940154 data arrival time --------------------------------------------------------------------------------------------- - 4.805645 slack (MET) + 4.809845 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2758,10 +2758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 1.279679 0.944312 2.944312 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.280283 0.000000 2.944312 ^ gpio_analog_en[34] (out) - 2.944312 data arrival time + 11 0.379326 1.273683 0.940086 2.940086 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.274293 0.000000 2.940086 ^ gpio_analog_en[16] (out) + 2.940086 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2771,13 +2771,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.944312 data arrival time + -2.940086 data arrival time --------------------------------------------------------------------------------------------- - 4.805687 slack (MET) + 4.809914 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2786,10 +2786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 1.281848 0.944298 2.944298 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.282391 0.000000 2.944298 ^ gpio_analog_pol[27] (out) - 2.944298 data arrival time + 11 0.382222 1.283381 0.940023 2.940022 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.283687 0.000000 2.940022 ^ gpio_out[37] (out) + 2.940022 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2799,13 +2799,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.944298 data arrival time + -2.940022 data arrival time --------------------------------------------------------------------------------------------- - 4.805702 slack (MET) + 4.809978 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2814,10 +2814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 1.273232 0.943979 2.943979 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.273943 0.000000 2.943979 ^ gpio_analog_sel[30] (out) - 2.943979 data arrival time + 11 0.381787 1.281931 0.939991 2.939991 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.282274 0.000000 2.939991 ^ gpio_holdover[20] (out) + 2.939991 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2827,13 +2827,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.943979 data arrival time + -2.939991 data arrival time --------------------------------------------------------------------------------------------- - 4.806022 slack (MET) + 4.810009 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2842,10 +2842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 1.277385 0.943824 2.943824 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.277832 0.000000 2.943824 ^ gpio_dm2[32] (out) - 2.943824 data arrival time + 11 0.380718 1.277989 0.939979 2.939979 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.278356 0.000000 2.939979 ^ gpio_analog_sel[0] (out) + 2.939979 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2855,13 +2855,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.943824 data arrival time + -2.939979 data arrival time --------------------------------------------------------------------------------------------- - 4.806176 slack (MET) + 4.810021 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2870,10 +2870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 1.283115 0.943674 2.943674 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.284535 0.000000 2.943674 ^ gpio_holdover[25] (out) - 2.943674 data arrival time + 11 0.379326 1.273683 0.939730 2.939730 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.274275 0.000000 2.939730 ^ gpio_dm0[16] (out) + 2.939730 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2883,13 +2883,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.943674 data arrival time + -2.939730 data arrival time --------------------------------------------------------------------------------------------- - 4.806326 slack (MET) + 4.810270 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2898,10 +2898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 1.284430 0.943589 2.943589 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.284857 0.000000 2.943589 ^ gpio_analog_sel[21] (out) - 2.943589 data arrival time + 11 0.379476 1.274152 0.939680 2.939680 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.274718 0.000000 2.939680 ^ gpio_analog_pol[17] (out) + 2.939680 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2911,13 +2911,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.943589 data arrival time + -2.939680 data arrival time --------------------------------------------------------------------------------------------- - 4.806411 slack (MET) + 4.810320 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2926,10 +2926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 1.283381 0.943488 2.943488 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.283822 0.000000 2.943488 ^ gpio_dm2[37] (out) - 2.943488 data arrival time + 11 0.381380 1.280594 0.939658 2.939658 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.280970 0.000000 2.939658 ^ gpio_dm2[36] (out) + 2.939658 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2939,13 +2939,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.943488 data arrival time + -2.939658 data arrival time --------------------------------------------------------------------------------------------- - 4.806512 slack (MET) + 4.810342 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2954,10 +2954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 1.278334 0.943440 2.943440 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.278947 0.000000 2.943440 ^ gpio_analog_en[23] (out) - 2.943440 data arrival time + 11 0.379326 1.273683 0.939256 2.939256 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.274252 0.000000 2.939256 ^ gpio_analog_pol[16] (out) + 2.939256 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2967,13 +2967,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.943440 data arrival time + -2.939256 data arrival time --------------------------------------------------------------------------------------------- - 4.806560 slack (MET) + 4.810743 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2982,10 +2982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 1.277460 0.943393 2.943393 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.277888 0.000000 2.943393 ^ gpio_holdover[26] (out) - 2.943393 data arrival time + 11 0.380209 1.275453 0.939241 2.939241 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.275699 0.000000 2.939241 ^ gpio_slow_sel[38] (out) + 2.939241 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2995,13 +2995,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.943393 data arrival time + -2.939241 data arrival time --------------------------------------------------------------------------------------------- - 4.806607 slack (MET) + 4.810759 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3010,11 +3010,11 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 1.279679 0.943329 2.943329 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.280234 0.000000 2.943329 ^ gpio_dm0[34] (out) - 2.943329 data arrival time - + 11 0.380712 1.278334 0.939182 2.939182 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.278750 0.000000 2.939182 ^ gpio_analog_sel[23] (out) + 2.939182 data arrival time + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) -0.250000 9.750000 clock uncertainty @@ -3023,13 +3023,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.943329 data arrival time + -2.939182 data arrival time --------------------------------------------------------------------------------------------- - 4.806672 slack (MET) + 4.810818 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3038,10 +3038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 1.285766 0.943236 2.943235 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.285980 0.000000 2.943235 ^ gpio_analog_sel[35] (out) - 2.943235 data arrival time + 11 0.380209 1.275453 0.939173 2.939173 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.275697 0.000000 2.939173 ^ gpio_dm1[38] (out) + 2.939173 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3051,13 +3051,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.943235 data arrival time + -2.939173 data arrival time --------------------------------------------------------------------------------------------- - 4.806765 slack (MET) + 4.810826 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3066,10 +3066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 1.273494 0.943183 2.943183 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.274029 0.000000 2.943183 ^ gpio_analog_pol[31] (out) - 2.943183 data arrival time + 11 0.381787 1.281931 0.939174 2.939174 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.282244 0.000000 2.939174 ^ gpio_out[20] (out) + 2.939174 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3079,13 +3079,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.943183 data arrival time + -2.939174 data arrival time --------------------------------------------------------------------------------------------- - 4.806817 slack (MET) + 4.810826 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3094,10 +3094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 1.264974 0.943143 2.943143 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.266226 0.000000 2.943143 ^ gpio_analog_en[13] (out) - 2.943143 data arrival time + 11 0.380209 1.275453 0.939089 2.939090 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.275695 0.000000 2.939090 ^ gpio_analog_en[38] (out) + 2.939090 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3107,13 +3107,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.943143 data arrival time + -2.939090 data arrival time --------------------------------------------------------------------------------------------- - 4.806857 slack (MET) + 4.810911 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3122,10 +3122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 1.271770 0.943121 2.943121 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.272442 0.000000 2.943121 ^ gpio_analog_sel[28] (out) - 2.943121 data arrival time + 11 0.380209 1.275453 0.939019 2.939019 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.275692 0.000000 2.939019 ^ gpio_dm0[38] (out) + 2.939019 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3135,13 +3135,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.943121 data arrival time + -2.939019 data arrival time --------------------------------------------------------------------------------------------- - 4.806880 slack (MET) + 4.810981 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3150,10 +3150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 1.285766 0.943093 2.943093 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.285976 0.000000 2.943093 ^ gpio_dm2[35] (out) - 2.943093 data arrival time + 11 0.381578 1.279133 0.938977 2.938977 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.279204 0.000000 2.938977 ^ gpio_slow_sel[39] (out) + 2.938977 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3163,13 +3163,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.943093 data arrival time + -2.938977 data arrival time --------------------------------------------------------------------------------------------- - 4.806907 slack (MET) + 4.811023 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3178,10 +3178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 1.278334 0.943083 2.943083 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.278929 0.000000 2.943083 ^ gpio_dm0[23] (out) - 2.943083 data arrival time + 11 0.380209 1.275453 0.938925 2.938925 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.275689 0.000000 2.938925 ^ gpio_analog_pol[38] (out) + 2.938925 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3191,13 +3191,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.943083 data arrival time + -2.938925 data arrival time --------------------------------------------------------------------------------------------- - 4.806917 slack (MET) + 4.811075 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3206,10 +3206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 1.264974 0.943021 2.943021 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.266217 0.000000 2.943021 ^ gpio_dm0[13] (out) - 2.943021 data arrival time + 11 0.381578 1.279133 0.938909 2.938909 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.279203 0.000000 2.938909 ^ gpio_dm1[39] (out) + 2.938909 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3219,13 +3219,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.943021 data arrival time + -2.938909 data arrival time --------------------------------------------------------------------------------------------- - 4.806979 slack (MET) + 4.811091 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3234,10 +3234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 1.280252 0.942997 2.942997 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.280784 0.000000 2.942997 ^ gpio_analog_pol[36] (out) - 2.942997 data arrival time + 11 0.381578 1.279133 0.938833 2.938833 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.279201 0.000000 2.938833 ^ gpio_analog_en[39] (out) + 2.938833 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3247,13 +3247,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.942997 data arrival time + -2.938833 data arrival time --------------------------------------------------------------------------------------------- - 4.807003 slack (MET) + 4.811168 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3262,10 +3262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 1.271260 0.942991 2.942991 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.271889 0.000000 2.942991 ^ gpio_analog_pol[33] (out) - 2.942991 data arrival time + 11 0.381380 1.280594 0.938785 2.938785 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.280936 0.000000 2.938785 ^ gpio_holdover[36] (out) + 2.938785 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3275,13 +3275,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.942991 data arrival time + -2.938785 data arrival time --------------------------------------------------------------------------------------------- - 4.807009 slack (MET) + 4.811214 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3290,10 +3290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 1.277385 0.942978 2.942978 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.277796 0.000000 2.942978 ^ gpio_holdover[32] (out) - 2.942978 data arrival time + 11 0.381578 1.279133 0.938762 2.938761 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.279200 0.000000 2.938761 ^ gpio_dm0[39] (out) + 2.938761 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3303,13 +3303,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.942978 data arrival time + -2.938761 data arrival time --------------------------------------------------------------------------------------------- - 4.807022 slack (MET) + 4.811239 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3318,10 +3318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 1.285766 0.942927 2.942927 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.285971 0.000000 2.942927 ^ gpio_holdover[35] (out) - 2.942927 data arrival time + 11 0.379185 1.273169 0.938711 2.938711 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.273720 0.000000 2.938711 ^ gpio_analog_pol[14] (out) + 2.938711 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3331,13 +3331,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.942927 data arrival time + -2.938711 data arrival time --------------------------------------------------------------------------------------------- - 4.807073 slack (MET) + 4.811289 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3346,10 +3346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 1.284430 0.942872 2.942872 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.284827 0.000000 2.942872 ^ gpio_dm2[21] (out) - 2.942872 data arrival time + 11 0.381578 1.279133 0.938668 2.938668 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.279199 0.000000 2.938668 ^ gpio_analog_pol[39] (out) + 2.938668 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3359,13 +3359,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.942872 data arrival time + -2.938668 data arrival time --------------------------------------------------------------------------------------------- - 4.807128 slack (MET) + 4.811332 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3374,10 +3374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 1.279679 0.942857 2.942857 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.280212 0.000000 2.942857 ^ gpio_analog_pol[34] (out) - 2.942857 data arrival time + 11 0.380712 1.278334 0.938503 2.938503 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.278723 0.000000 2.938503 ^ gpio_dm2[23] (out) + 2.938503 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3387,13 +3387,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.942857 data arrival time + -2.938503 data arrival time --------------------------------------------------------------------------------------------- - 4.807142 slack (MET) + 4.811497 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3402,10 +3402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 1.283473 0.942813 2.942813 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.283868 0.000000 2.942813 ^ gpio_analog_sel[22] (out) - 2.942813 data arrival time + 11 0.381578 1.279133 0.938146 2.938146 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.279190 0.000000 2.938146 ^ gpio_analog_sel[39] (out) + 2.938146 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3415,13 +3415,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.942813 data arrival time + -2.938146 data arrival time --------------------------------------------------------------------------------------------- - 4.807187 slack (MET) + 4.811854 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3430,10 +3430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 1.283115 0.942817 2.942817 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.284469 0.000000 2.942817 ^ gpio_out[25] (out) - 2.942817 data arrival time + 11 0.381578 1.279133 0.938003 2.938004 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.279188 0.000000 2.938004 ^ gpio_dm2[39] (out) + 2.938004 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3443,13 +3443,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.942817 data arrival time + -2.938004 data arrival time --------------------------------------------------------------------------------------------- - 4.807183 slack (MET) + 4.811996 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3458,10 +3458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 1.283255 0.942774 2.942774 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.283675 0.000000 2.942774 ^ gpio_analog_sel[19] (out) - 2.942774 data arrival time + 11 0.381380 1.280594 0.937926 2.937926 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.280905 0.000000 2.937926 ^ gpio_out[36] (out) + 2.937926 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3471,13 +3471,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.942774 data arrival time + -2.937926 data arrival time --------------------------------------------------------------------------------------------- - 4.807226 slack (MET) + 4.812074 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3486,10 +3486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 1.276279 0.942769 2.942769 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.276901 0.000000 2.942769 ^ gpio_slow_sel[18] (out) - 2.942769 data arrival time + 11 0.381578 1.279133 0.937838 2.937838 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.279186 0.000000 2.937838 ^ gpio_holdover[39] (out) + 2.937838 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3499,13 +3499,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.942769 data arrival time + -2.937838 data arrival time --------------------------------------------------------------------------------------------- - 4.807231 slack (MET) + 4.812162 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3514,10 +3514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 1.285766 0.942763 2.942763 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.285967 0.000000 2.942763 ^ gpio_out[35] (out) - 2.942763 data arrival time + 11 0.380718 1.277989 0.937775 2.937775 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.278275 0.000000 2.937775 ^ gpio_dm2[0] (out) + 2.937775 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3527,13 +3527,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.942763 data arrival time + -2.937775 data arrival time --------------------------------------------------------------------------------------------- - 4.807238 slack (MET) + 4.812224 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3542,10 +3542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 1.276279 0.942664 2.942664 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.276896 0.000000 2.942664 ^ gpio_dm1[18] (out) - 2.942664 data arrival time + 11 0.380712 1.278334 0.937669 2.937669 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.278690 0.000000 2.937669 ^ gpio_holdover[23] (out) + 2.937669 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3555,13 +3555,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.942664 data arrival time + -2.937669 data arrival time --------------------------------------------------------------------------------------------- - 4.807336 slack (MET) + 4.812331 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3570,318 +3570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 1.278334 0.942609 2.942609 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.278905 0.000000 2.942609 ^ gpio_analog_pol[23] (out) - 2.942609 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.942609 data arrival time ---------------------------------------------------------------------------------------------- - 4.807391 slack (MET) - - -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.382203 1.283329 0.942602 2.942602 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.283737 0.000000 2.942602 ^ gpio_analog_sel[15] (out) - 2.942602 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.942602 data arrival time ---------------------------------------------------------------------------------------------- - 4.807398 slack (MET) - - -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380718 1.277989 0.942556 2.942556 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.278463 0.000000 2.942556 ^ gpio_slow_sel[0] (out) - 2.942556 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.942556 data arrival time ---------------------------------------------------------------------------------------------- - 4.807445 slack (MET) - - -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381895 1.276344 0.942546 2.942546 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.276777 0.000000 2.942546 ^ gpio_analog_sel[29] (out) - 2.942546 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.942546 data arrival time ---------------------------------------------------------------------------------------------- - 4.807454 slack (MET) - - -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380718 1.277989 0.942488 2.942488 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.278460 0.000000 2.942488 ^ gpio_dm1[0] (out) - 2.942488 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.942488 data arrival time ---------------------------------------------------------------------------------------------- - 4.807512 slack (MET) - - -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380718 1.277989 0.942404 2.942404 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.278457 0.000000 2.942404 ^ gpio_analog_en[0] (out) - 2.942404 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.942404 data arrival time ---------------------------------------------------------------------------------------------- - 4.807596 slack (MET) - - -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380718 1.277989 0.942268 2.942268 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.278451 0.000000 2.942268 ^ gpio_analog_pol[0] (out) - 2.942268 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.942268 data arrival time ---------------------------------------------------------------------------------------------- - 4.807732 slack (MET) - - -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380718 1.277989 0.942187 2.942187 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.278447 0.000000 2.942187 ^ gpio_inp_dis[0] (out) - 2.942187 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.942187 data arrival time ---------------------------------------------------------------------------------------------- - 4.807813 slack (MET) - - -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.383147 1.285766 0.942185 2.942185 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.285950 0.000000 2.942185 ^ gpio_vtrip_sel[35] (out) - 2.942185 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.942185 data arrival time ---------------------------------------------------------------------------------------------- - 4.807815 slack (MET) - - -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.382177 1.283255 0.942124 2.942124 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.283649 0.000000 2.942124 ^ gpio_dm2[19] (out) - 2.942124 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.942124 data arrival time ---------------------------------------------------------------------------------------------- - 4.807876 slack (MET) - - -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.382266 1.283473 0.942095 2.942095 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.283840 0.000000 2.942095 ^ gpio_dm2[22] (out) - 2.942095 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.942095 data arrival time ---------------------------------------------------------------------------------------------- - 4.807905 slack (MET) - - -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.382522 1.284430 0.942036 2.942036 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.284794 0.000000 2.942036 ^ gpio_holdover[21] (out) - 2.942036 data arrival time + 11 0.381578 1.279133 0.937673 2.937673 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.279183 0.000000 2.937673 ^ gpio_out[39] (out) + 2.937673 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3891,13 +3583,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.942036 data arrival time + -2.937673 data arrival time --------------------------------------------------------------------------------------------- - 4.807964 slack (MET) + 4.812327 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3906,10 +3598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 1.283329 0.941884 2.941884 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.283708 0.000000 2.941884 ^ gpio_dm2[15] (out) - 2.941884 data arrival time + 11 0.380941 1.277006 0.937410 2.937410 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.277077 0.000000 2.937410 ^ gpio_slow_sel[42] (out) + 2.937410 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3919,13 +3611,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941884 data arrival time + -2.937410 data arrival time --------------------------------------------------------------------------------------------- - 4.808116 slack (MET) + 4.812590 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3934,10 +3626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 1.276344 0.941794 2.941794 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.276745 0.000000 2.941794 ^ gpio_dm2[29] (out) - 2.941794 data arrival time + 11 0.380128 1.276279 0.937343 2.937343 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.276655 0.000000 2.937343 ^ gpio_analog_sel[18] (out) + 2.937343 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3947,13 +3639,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941794 data arrival time + -2.937343 data arrival time --------------------------------------------------------------------------------------------- - 4.808206 slack (MET) + 4.812656 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3962,10 +3654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 1.273169 0.941794 2.941794 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.273881 0.000000 2.941794 ^ gpio_slow_sel[14] (out) - 2.941794 data arrival time + 11 0.380941 1.277006 0.937343 2.937343 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.277076 0.000000 2.937343 ^ gpio_dm1[42] (out) + 2.937343 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3975,13 +3667,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941794 data arrival time + -2.937343 data arrival time --------------------------------------------------------------------------------------------- - 4.808207 slack (MET) + 4.812657 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3990,10 +3682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 1.274152 0.941701 2.941701 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.274821 0.000000 2.941701 ^ gpio_slow_sel[17] (out) - 2.941701 data arrival time + 11 0.380941 1.277006 0.937291 2.937291 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.277075 0.000000 2.937291 ^ gpio_analog_en[42] (out) + 2.937291 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4003,13 +3695,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941701 data arrival time + -2.937291 data arrival time --------------------------------------------------------------------------------------------- - 4.808299 slack (MET) + 4.812709 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4018,10 +3710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 1.276279 0.941671 2.941671 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.276846 0.000000 2.941671 ^ gpio_analog_en[18] (out) - 2.941671 data arrival time + 11 0.380941 1.277006 0.937188 2.937188 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.277074 0.000000 2.937188 ^ gpio_dm0[42] (out) + 2.937188 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4031,13 +3723,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941671 data arrival time + -2.937188 data arrival time --------------------------------------------------------------------------------------------- - 4.808329 slack (MET) + 4.812812 slack (MET) Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4046,10 +3738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 1.264974 0.941672 2.941672 ^ gpio_loopback_zero[13] (in) + 11 0.378530 1.264974 0.937136 2.937136 ^ gpio_loopback_zero[13] (in) gpio_loopback_zero[13] (net) - 1.266120 0.000000 2.941672 ^ gpio_analog_pol[13] (out) - 2.941672 data arrival time + 1.265822 0.000000 2.937136 ^ gpio_analog_sel[13] (out) + 2.937136 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4059,13 +3751,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941672 data arrival time + -2.937136 data arrival time --------------------------------------------------------------------------------------------- - 4.808328 slack (MET) + 4.812863 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4074,10 +3766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 1.274152 0.941639 2.941639 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.274817 0.000000 2.941639 ^ gpio_dm1[17] (out) - 2.941639 data arrival time + 11 0.380941 1.277006 0.937092 2.937093 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.277072 0.000000 2.937093 ^ gpio_analog_pol[42] (out) + 2.937093 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4087,13 +3779,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941639 data arrival time + -2.937093 data arrival time --------------------------------------------------------------------------------------------- - 4.808361 slack (MET) + 4.812908 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4102,10 +3794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 1.281931 0.941544 2.941544 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.282335 0.000000 2.941544 ^ gpio_analog_sel[20] (out) - 2.941544 data arrival time + 11 0.381578 1.279133 0.937097 2.937097 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.279176 0.000000 2.937097 ^ gpio_vtrip_sel[39] (out) + 2.937097 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4115,13 +3807,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941544 data arrival time + -2.937097 data arrival time --------------------------------------------------------------------------------------------- - 4.808456 slack (MET) + 4.812903 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4130,10 +3822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 1.281848 0.941456 2.941456 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.282265 0.000000 2.941456 ^ gpio_analog_sel[27] (out) - 2.941456 data arrival time + 11 0.379736 1.274413 0.936967 2.936967 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.274702 0.000000 2.936967 ^ gpio_slow_sel[43] (out) + 2.936967 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4143,13 +3835,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941456 data arrival time + -2.936967 data arrival time --------------------------------------------------------------------------------------------- - 4.808544 slack (MET) + 4.813033 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4158,10 +3850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 1.273169 0.941447 2.941447 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.273862 0.000000 2.941447 ^ gpio_dm1[14] (out) - 2.941447 data arrival time + 11 0.379736 1.274413 0.936900 2.936900 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.274700 0.000000 2.936900 ^ gpio_dm1[43] (out) + 2.936900 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4171,13 +3863,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941447 data arrival time + -2.936900 data arrival time --------------------------------------------------------------------------------------------- - 4.808553 slack (MET) + 4.813100 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4186,10 +3878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 1.276279 0.941314 2.941314 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.276829 0.000000 2.941314 ^ gpio_dm0[18] (out) - 2.941314 data arrival time + 11 0.380718 1.277989 0.936899 2.936899 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.278245 0.000000 2.936899 ^ gpio_holdover[0] (out) + 2.936899 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4199,13 +3891,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941314 data arrival time + -2.936899 data arrival time --------------------------------------------------------------------------------------------- - 4.808686 slack (MET) + 4.813101 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4214,10 +3906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 1.283255 0.941288 2.941288 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.283616 0.000000 2.941288 ^ gpio_holdover[19] (out) - 2.941288 data arrival time + 11 0.382222 1.283381 0.936895 2.936895 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.283586 0.000000 2.936895 ^ gpio_vtrip_sel[37] (out) + 2.936895 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4227,13 +3919,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941288 data arrival time + -2.936895 data arrival time --------------------------------------------------------------------------------------------- - 4.808712 slack (MET) + 4.813105 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4242,10 +3934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 1.284430 0.941276 2.941276 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.284765 0.000000 2.941276 ^ gpio_out[21] (out) - 2.941276 data arrival time + 11 0.381578 1.279133 0.936859 2.936860 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.279172 0.000000 2.936860 ^ gpio_ib_mode_sel[39] (out) + 2.936860 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4255,13 +3947,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941276 data arrival time + -2.936860 data arrival time --------------------------------------------------------------------------------------------- - 4.808724 slack (MET) + 4.813140 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4270,10 +3962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 1.283473 0.941258 2.941258 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.283808 0.000000 2.941258 ^ gpio_holdover[22] (out) - 2.941258 data arrival time + 11 0.380712 1.278334 0.936853 2.936853 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.278659 0.000000 2.936853 ^ gpio_out[23] (out) + 2.936853 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4283,13 +3975,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941258 data arrival time + -2.936853 data arrival time --------------------------------------------------------------------------------------------- - 4.808742 slack (MET) + 4.813148 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4298,10 +3990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 1.273232 0.941236 2.941236 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.273801 0.000000 2.941236 ^ gpio_dm2[30] (out) - 2.941236 data arrival time + 11 0.379736 1.274413 0.936816 2.936816 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.274697 0.000000 2.936816 ^ gpio_analog_en[43] (out) + 2.936816 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4311,13 +4003,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941236 data arrival time + -2.936816 data arrival time --------------------------------------------------------------------------------------------- - 4.808764 slack (MET) + 4.813184 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4326,10 +4018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 1.273683 0.941167 2.941166 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.274349 0.000000 2.941166 ^ gpio_slow_sel[16] (out) - 2.941166 data arrival time + 11 0.379736 1.274413 0.936745 2.936745 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.274694 0.000000 2.936745 ^ gpio_dm0[43] (out) + 2.936745 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4339,13 +4031,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941166 data arrival time + -2.936745 data arrival time --------------------------------------------------------------------------------------------- - 4.808834 slack (MET) + 4.813255 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4354,10 +4046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 1.273683 0.941078 2.941078 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.274345 0.000000 2.941078 ^ gpio_dm1[16] (out) - 2.941078 data arrival time + 11 0.380209 1.275453 0.936677 2.936677 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.275624 0.000000 2.936677 ^ gpio_analog_sel[38] (out) + 2.936677 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4367,13 +4059,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941078 data arrival time + -2.936677 data arrival time --------------------------------------------------------------------------------------------- - 4.808922 slack (MET) + 4.813323 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4382,10 +4074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 1.283329 0.941049 2.941049 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.283675 0.000000 2.941049 ^ gpio_holdover[15] (out) - 2.941049 data arrival time + 11 0.379736 1.274413 0.936651 2.936651 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.274691 0.000000 2.936651 ^ gpio_analog_pol[43] (out) + 2.936651 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4395,13 +4087,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941049 data arrival time + -2.936651 data arrival time --------------------------------------------------------------------------------------------- - 4.808951 slack (MET) + 4.813348 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4410,10 +4102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 1.273169 0.940995 2.940995 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.273835 0.000000 2.940995 ^ gpio_analog_en[14] (out) - 2.940995 data arrival time + 11 0.380128 1.276279 0.936626 2.936626 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.276627 0.000000 2.936626 ^ gpio_dm2[18] (out) + 2.936626 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4423,13 +4115,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940995 data arrival time + -2.936626 data arrival time --------------------------------------------------------------------------------------------- - 4.809005 slack (MET) + 4.813374 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4438,10 +4130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 1.276279 0.940917 2.940917 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.276810 0.000000 2.940917 ^ gpio_analog_pol[18] (out) - 2.940917 data arrival time + 11 0.380941 1.277006 0.936573 2.936573 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.277064 0.000000 2.936573 ^ gpio_analog_sel[42] (out) + 2.936573 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4451,13 +4143,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940917 data arrival time + -2.936573 data arrival time --------------------------------------------------------------------------------------------- - 4.809083 slack (MET) + 4.813427 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4466,10 +4158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 1.276344 0.940919 2.940919 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.276710 0.000000 2.940919 ^ gpio_holdover[29] (out) - 2.940919 data arrival time + 11 0.380941 1.277006 0.936431 2.936431 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.277061 0.000000 2.936431 ^ gpio_dm2[42] (out) + 2.936431 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4479,13 +4171,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940919 data arrival time + -2.936431 data arrival time --------------------------------------------------------------------------------------------- - 4.809081 slack (MET) + 4.813569 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4494,10 +4186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 1.270707 0.940890 2.940890 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.271359 0.000000 2.940890 ^ gpio_analog_sel[24] (out) - 2.940890 data arrival time + 11 0.380941 1.277006 0.936265 2.936265 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.277059 0.000000 2.936265 ^ gpio_holdover[42] (out) + 2.936265 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4507,13 +4199,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940890 data arrival time + -2.936265 data arrival time --------------------------------------------------------------------------------------------- - 4.809110 slack (MET) + 4.813735 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4522,10 +4214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 1.283381 0.940885 2.940885 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.283718 0.000000 2.940885 ^ gpio_holdover[37] (out) - 2.940885 data arrival time + 11 0.379736 1.274413 0.936134 2.936134 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.274674 0.000000 2.936134 ^ gpio_analog_sel[43] (out) + 2.936134 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4535,13 +4227,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940885 data arrival time + -2.936134 data arrival time --------------------------------------------------------------------------------------------- - 4.809115 slack (MET) + 4.813866 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4550,10 +4242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 1.281931 0.940827 2.940827 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.282306 0.000000 2.940827 ^ gpio_dm2[20] (out) - 2.940827 data arrival time + 11 0.380941 1.277006 0.936101 2.936101 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.277057 0.000000 2.936101 ^ gpio_out[42] (out) + 2.936101 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4563,13 +4255,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940827 data arrival time + -2.936101 data arrival time --------------------------------------------------------------------------------------------- - 4.809174 slack (MET) + 4.813899 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4578,10 +4270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 1.281848 0.940707 2.940707 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.282234 0.000000 2.940707 ^ gpio_dm2[27] (out) - 2.940707 data arrival time + 11 0.380718 1.277989 0.936036 2.936036 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.278218 0.000000 2.936036 ^ gpio_out[0] (out) + 2.936036 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4591,13 +4283,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940707 data arrival time + -2.936036 data arrival time --------------------------------------------------------------------------------------------- - 4.809293 slack (MET) + 4.813964 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4606,10 +4298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 1.273169 0.940623 2.940623 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.273816 0.000000 2.940623 ^ gpio_dm0[14] (out) - 2.940623 data arrival time + 11 0.379736 1.274413 0.935992 2.935992 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.274669 0.000000 2.935992 ^ gpio_dm2[43] (out) + 2.935992 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4619,13 +4311,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940623 data arrival time + -2.935992 data arrival time --------------------------------------------------------------------------------------------- - 4.809377 slack (MET) + 4.814008 slack (MET) Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4634,10 +4326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 1.274152 0.940511 2.940511 ^ gpio_loopback_zero[17] (in) + 11 0.379476 1.274152 0.935844 2.935844 ^ gpio_loopback_zero[17] (in) gpio_loopback_zero[17] (net) - 1.274759 0.000000 2.940511 ^ gpio_analog_en[17] (out) - 2.940511 data arrival time + 1.274547 0.000000 2.935844 ^ gpio_analog_sel[17] (out) + 2.935844 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4647,13 +4339,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940511 data arrival time + -2.935844 data arrival time --------------------------------------------------------------------------------------------- - 4.809488 slack (MET) + 4.814157 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4662,10 +4354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 1.277460 0.940512 2.940512 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.277775 0.000000 2.940512 ^ gpio_out[26] (out) - 2.940512 data arrival time + 11 0.379736 1.274413 0.935827 2.935827 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.274664 0.000000 2.935827 ^ gpio_holdover[43] (out) + 2.935827 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4675,13 +4367,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940512 data arrival time + -2.935827 data arrival time --------------------------------------------------------------------------------------------- - 4.809488 slack (MET) + 4.814173 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4690,10 +4382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 1.283255 0.940470 2.940470 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.283585 0.000000 2.940470 ^ gpio_out[19] (out) - 2.940470 data arrival time + 11 0.380128 1.276279 0.935790 2.935790 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.276596 0.000000 2.935790 ^ gpio_holdover[18] (out) + 2.935790 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4703,13 +4395,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940470 data arrival time + -2.935790 data arrival time --------------------------------------------------------------------------------------------- - 4.809530 slack (MET) + 4.814209 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4718,10 +4410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 1.283473 0.940439 2.940439 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.283778 0.000000 2.940439 ^ gpio_out[22] (out) - 2.940439 data arrival time + 11 0.380209 1.275453 0.935762 2.935761 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.275601 0.000000 2.935761 ^ gpio_dm2[38] (out) + 2.935761 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4731,13 +4423,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940439 data arrival time + -2.935761 data arrival time --------------------------------------------------------------------------------------------- - 4.809561 slack (MET) + 4.814239 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4746,10 +4438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 1.273494 0.940339 2.940339 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.273903 0.000000 2.940339 ^ gpio_analog_sel[31] (out) - 2.940339 data arrival time + 11 0.379736 1.274413 0.935663 2.935663 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.274659 0.000000 2.935663 ^ gpio_out[43] (out) + 2.935663 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4759,13 +4451,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940339 data arrival time + -2.935663 data arrival time --------------------------------------------------------------------------------------------- - 4.809661 slack (MET) + 4.814337 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4774,10 +4466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 1.283329 0.940232 2.940232 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.283645 0.000000 2.940232 ^ gpio_out[15] (out) - 2.940232 data arrival time + 11 0.380941 1.277006 0.935527 2.935527 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.277049 0.000000 2.935527 ^ gpio_vtrip_sel[42] (out) + 2.935527 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4787,13 +4479,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940232 data arrival time + -2.935527 data arrival time --------------------------------------------------------------------------------------------- - 4.809768 slack (MET) + 4.814474 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4802,10 +4494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 1.280252 0.940156 2.940156 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.280658 0.000000 2.940156 ^ gpio_analog_sel[36] (out) - 2.940156 data arrival time + 11 0.379326 1.273683 0.935485 2.935485 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.274083 0.000000 2.935485 ^ gpio_analog_sel[16] (out) + 2.935485 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4815,13 +4507,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940156 data arrival time + -2.935485 data arrival time --------------------------------------------------------------------------------------------- - 4.809844 slack (MET) + 4.814515 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4830,10 +4522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 1.274152 0.940154 2.940154 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.274741 0.000000 2.940154 ^ gpio_dm0[17] (out) - 2.940154 data arrival time + 11 0.380941 1.277006 0.935290 2.935290 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.277046 0.000000 2.935290 ^ gpio_ib_mode_sel[42] (out) + 2.935290 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4843,13 +4535,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940154 data arrival time + -2.935290 data arrival time --------------------------------------------------------------------------------------------- - 4.809845 slack (MET) + 4.814710 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4858,10 +4550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 1.273683 0.940086 2.940086 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.274293 0.000000 2.940086 ^ gpio_analog_en[16] (out) - 2.940086 data arrival time + 11 0.379476 1.274152 0.935127 2.935127 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.274518 0.000000 2.935127 ^ gpio_dm2[17] (out) + 2.935127 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4871,13 +4563,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940086 data arrival time + -2.935127 data arrival time --------------------------------------------------------------------------------------------- - 4.809914 slack (MET) + 4.814873 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4886,10 +4578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 1.276344 0.940057 2.940057 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.276678 0.000000 2.940057 ^ gpio_out[29] (out) - 2.940057 data arrival time + 11 0.380128 1.276279 0.935108 2.935108 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.276572 0.000000 2.935108 ^ gpio_out[18] (out) + 2.935108 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4899,13 +4591,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940057 data arrival time + -2.935108 data arrival time --------------------------------------------------------------------------------------------- - 4.809943 slack (MET) + 4.814892 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4914,10 +4606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 1.283381 0.940023 2.940022 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.283687 0.000000 2.940022 ^ gpio_out[37] (out) - 2.940022 data arrival time + 11 0.381380 1.280594 0.934809 2.934809 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.280803 0.000000 2.934809 ^ gpio_vtrip_sel[36] (out) + 2.934809 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4927,13 +4619,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940022 data arrival time + -2.934809 data arrival time --------------------------------------------------------------------------------------------- - 4.809978 slack (MET) + 4.815191 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4942,10 +4634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 1.281931 0.939991 2.939991 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.282274 0.000000 2.939991 ^ gpio_holdover[20] (out) - 2.939991 data arrival time + 11 0.382522 1.284430 0.934773 2.934773 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.284568 0.000000 2.934773 ^ gpio_vtrip_sel[21] (out) + 2.934773 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4955,13 +4647,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939991 data arrival time + -2.934773 data arrival time --------------------------------------------------------------------------------------------- - 4.810009 slack (MET) + 4.815227 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4970,10 +4662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 1.279679 0.939986 2.939986 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.280085 0.000000 2.939986 ^ gpio_analog_sel[34] (out) - 2.939986 data arrival time + 11 0.379326 1.273683 0.934767 2.934767 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.274054 0.000000 2.934767 ^ gpio_dm2[16] (out) + 2.934767 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4983,13 +4675,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939986 data arrival time + -2.934767 data arrival time --------------------------------------------------------------------------------------------- - 4.810014 slack (MET) + 4.815233 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4998,10 +4690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 1.277989 0.939979 2.939979 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.278356 0.000000 2.939979 ^ gpio_analog_sel[0] (out) - 2.939979 data arrival time + 11 0.380209 1.275453 0.934386 2.934386 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.275569 0.000000 2.934386 ^ gpio_holdover[38] (out) + 2.934386 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5011,13 +4703,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939979 data arrival time + -2.934386 data arrival time --------------------------------------------------------------------------------------------- - 4.810021 slack (MET) + 4.815614 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5026,10 +4718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 1.281848 0.939835 2.939835 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.282200 0.000000 2.939835 ^ gpio_holdover[27] (out) - 2.939835 data arrival time + 11 0.382203 1.283329 0.934300 2.934299 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.283468 0.000000 2.934299 ^ gpio_vtrip_sel[15] (out) + 2.934299 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5039,13 +4731,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939835 data arrival time + -2.934299 data arrival time --------------------------------------------------------------------------------------------- - 4.810165 slack (MET) + 4.815701 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5054,10 +4746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 1.273683 0.939730 2.939730 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.274275 0.000000 2.939730 ^ gpio_dm0[16] (out) - 2.939730 data arrival time + 11 0.379476 1.274152 0.934293 2.934293 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.274486 0.000000 2.934293 ^ gpio_holdover[17] (out) + 2.934293 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5067,13 +4759,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939730 data arrival time + -2.934293 data arrival time --------------------------------------------------------------------------------------------- - 4.810270 slack (MET) + 4.815707 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5082,10 +4774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 1.274152 0.939680 2.939680 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.274718 0.000000 2.939680 ^ gpio_analog_pol[17] (out) - 2.939680 data arrival time + 11 0.382266 1.283473 0.934145 2.934145 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.283596 0.000000 2.934145 ^ gpio_vtrip_sel[22] (out) + 2.934145 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5095,13 +4787,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939680 data arrival time + -2.934145 data arrival time --------------------------------------------------------------------------------------------- - 4.810320 slack (MET) + 4.815855 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5110,10 +4802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 1.273494 0.939589 2.939589 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.273873 0.000000 2.939589 ^ gpio_dm2[31] (out) - 2.939589 data arrival time + 11 0.382177 1.283255 0.934062 2.934062 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.283391 0.000000 2.934062 ^ gpio_vtrip_sel[19] (out) + 2.934062 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5123,13 +4815,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939589 data arrival time + -2.934062 data arrival time --------------------------------------------------------------------------------------------- - 4.810411 slack (MET) + 4.815938 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5138,10 +4830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 1.277385 0.939523 2.939523 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.277666 0.000000 2.939523 ^ gpio_out[32] (out) - 2.939523 data arrival time + 11 0.379326 1.273683 0.933932 2.933932 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.274022 0.000000 2.933932 ^ gpio_holdover[16] (out) + 2.933932 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5151,13 +4843,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939523 data arrival time + -2.933932 data arrival time --------------------------------------------------------------------------------------------- - 4.810477 slack (MET) + 4.816068 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5166,10 +4858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 1.280252 0.939407 2.939407 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.280628 0.000000 2.939407 ^ gpio_dm2[36] (out) - 2.939407 data arrival time + 11 0.379185 1.273169 0.933899 2.933899 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.273513 0.000000 2.933899 ^ gpio_analog_sel[14] (out) + 2.933899 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5179,13 +4871,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939407 data arrival time + -2.933899 data arrival time --------------------------------------------------------------------------------------------- - 4.810593 slack (MET) + 4.816101 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5194,10 +4886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 1.273683 0.939256 2.939256 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.274252 0.000000 2.939256 ^ gpio_analog_pol[16] (out) - 2.939256 data arrival time + 11 0.382522 1.284430 0.933576 2.933576 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.284541 0.000000 2.933576 ^ gpio_ib_mode_sel[21] (out) + 2.933576 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5207,13 +4899,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939256 data arrival time + -2.933576 data arrival time --------------------------------------------------------------------------------------------- - 4.810743 slack (MET) + 4.816424 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5222,10 +4914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 1.275453 0.939241 2.939241 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.275699 0.000000 2.939241 ^ gpio_slow_sel[38] (out) - 2.939241 data arrival time + 11 0.379476 1.274152 0.933477 2.933477 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.274457 0.000000 2.933477 ^ gpio_out[17] (out) + 2.933477 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5235,13 +4927,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939241 data arrival time + -2.933477 data arrival time --------------------------------------------------------------------------------------------- - 4.810759 slack (MET) + 4.816523 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5250,10 +4942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 1.279679 0.939236 2.939236 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.280055 0.000000 2.939236 ^ gpio_dm2[34] (out) - 2.939236 data arrival time + 11 0.378530 1.264974 0.933440 2.933440 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.265615 0.000000 2.933440 ^ gpio_dm2[13] (out) + 2.933440 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5263,13 +4955,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939236 data arrival time + -2.933440 data arrival time --------------------------------------------------------------------------------------------- - 4.810764 slack (MET) + 4.816560 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5278,10 +4970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 1.278334 0.939182 2.939182 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.278750 0.000000 2.939182 ^ gpio_analog_sel[23] (out) - 2.939182 data arrival time + 11 0.381787 1.281931 0.933343 2.933343 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.282070 0.000000 2.933343 ^ gpio_vtrip_sel[20] (out) + 2.933343 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5291,13 +4983,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939182 data arrival time + -2.933343 data arrival time --------------------------------------------------------------------------------------------- - 4.810818 slack (MET) + 4.816657 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5306,10 +4998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 1.275453 0.939173 2.939173 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.275697 0.000000 2.939173 ^ gpio_dm1[38] (out) - 2.939173 data arrival time + 11 0.379256 1.271320 0.933184 2.933184 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.271386 0.000000 2.933184 ^ gpio_slow_sel[41] (out) + 2.933184 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5319,13 +5011,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939173 data arrival time + -2.933184 data arrival time --------------------------------------------------------------------------------------------- - 4.810826 slack (MET) + 4.816816 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5334,10 +5026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 1.281931 0.939174 2.939174 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.282244 0.000000 2.939174 ^ gpio_out[20] (out) - 2.939174 data arrival time + 11 0.379185 1.273169 0.933149 2.933149 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.273485 0.000000 2.933149 ^ gpio_dm2[14] (out) + 2.933149 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5347,13 +5039,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939174 data arrival time + -2.933149 data arrival time --------------------------------------------------------------------------------------------- - 4.810826 slack (MET) + 4.816851 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5362,10 +5054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 1.275453 0.939089 2.939090 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.275695 0.000000 2.939090 ^ gpio_analog_en[38] (out) - 2.939090 data arrival time + 11 0.379256 1.271320 0.933116 2.933116 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.271385 0.000000 2.933116 ^ gpio_dm1[41] (out) + 2.933116 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5375,25 +5067,25 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939090 data arrival time + -2.933116 data arrival time --------------------------------------------------------------------------------------------- - 4.810911 slack (MET) + 4.816884 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380209 1.275453 0.939019 2.939019 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.275692 0.000000 2.939019 ^ gpio_dm0[38] (out) - 2.939019 data arrival time + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 11 0.382266 1.283473 0.933113 2.933113 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.283574 0.000000 2.933113 ^ gpio_ib_mode_sel[22] (out) + 2.933113 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5403,13 +5095,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939019 data arrival time + -2.933113 data arrival time --------------------------------------------------------------------------------------------- - 4.810981 slack (MET) + 4.816887 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5418,10 +5110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 1.281848 0.938975 2.938975 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.282168 0.000000 2.938975 ^ gpio_out[27] (out) - 2.938975 data arrival time + 11 0.379326 1.273683 0.933115 2.933115 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.273992 0.000000 2.933115 ^ gpio_out[16] (out) + 2.933115 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5431,13 +5123,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938975 data arrival time + -2.933115 data arrival time --------------------------------------------------------------------------------------------- - 4.811025 slack (MET) + 4.816885 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5446,10 +5138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 1.279133 0.938977 2.938977 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.279204 0.000000 2.938977 ^ gpio_slow_sel[39] (out) - 2.938977 data arrival time + 11 0.382203 1.283329 0.933105 2.933105 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.283441 0.000000 2.933105 ^ gpio_ib_mode_sel[15] (out) + 2.933105 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5459,13 +5151,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938977 data arrival time + -2.933105 data arrival time --------------------------------------------------------------------------------------------- - 4.811023 slack (MET) + 4.816895 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5474,10 +5166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 1.275453 0.938925 2.938925 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.275689 0.000000 2.938925 ^ gpio_analog_pol[38] (out) - 2.938925 data arrival time + 11 0.379256 1.271320 0.933032 2.933032 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.271383 0.000000 2.933032 ^ gpio_analog_en[41] (out) + 2.933032 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5487,13 +5179,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938925 data arrival time + -2.933032 data arrival time --------------------------------------------------------------------------------------------- - 4.811075 slack (MET) + 4.816968 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5502,10 +5194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 1.279133 0.938909 2.938909 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.279203 0.000000 2.938909 ^ gpio_dm1[39] (out) - 2.938909 data arrival time + 11 0.379256 1.271320 0.932962 2.932961 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.271382 0.000000 2.932961 ^ gpio_dm0[41] (out) + 2.932961 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5515,13 +5207,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938909 data arrival time + -2.932961 data arrival time --------------------------------------------------------------------------------------------- - 4.811091 slack (MET) + 4.817039 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5530,10 +5222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 1.279133 0.938833 2.938833 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.279201 0.000000 2.938833 ^ gpio_analog_en[39] (out) - 2.938833 data arrival time + 11 0.380209 1.275453 0.932953 2.932953 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.275540 0.000000 2.932953 ^ gpio_out[38] (out) + 2.932953 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5543,13 +5235,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938833 data arrival time + -2.932953 data arrival time --------------------------------------------------------------------------------------------- - 4.811168 slack (MET) + 4.817047 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5558,10 +5250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 1.279133 0.938762 2.938761 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.279200 0.000000 2.938761 ^ gpio_dm0[39] (out) - 2.938761 data arrival time + 11 0.379153 1.270970 0.932929 2.932929 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.271036 0.000000 2.932929 ^ gpio_slow_sel[40] (out) + 2.932929 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5571,13 +5263,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938761 data arrival time + -2.932929 data arrival time --------------------------------------------------------------------------------------------- - 4.811239 slack (MET) + 4.817071 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5586,10 +5278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 1.273494 0.938716 2.938716 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.273839 0.000000 2.938716 ^ gpio_holdover[31] (out) - 2.938716 data arrival time + 11 0.379256 1.271320 0.932868 2.932868 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.271381 0.000000 2.932868 ^ gpio_analog_pol[41] (out) + 2.932868 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5599,13 +5291,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938716 data arrival time + -2.932868 data arrival time --------------------------------------------------------------------------------------------- - 4.811284 slack (MET) + 4.817132 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5614,10 +5306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 1.273169 0.938711 2.938711 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.273720 0.000000 2.938711 ^ gpio_analog_pol[14] (out) - 2.938711 data arrival time + 11 0.382177 1.283255 0.932867 2.932867 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.283365 0.000000 2.932867 ^ gpio_ib_mode_sel[19] (out) + 2.932867 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5627,13 +5319,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938711 data arrival time + -2.932867 data arrival time --------------------------------------------------------------------------------------------- - 4.811289 slack (MET) + 4.817132 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5642,10 +5334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 1.285766 0.938677 2.938677 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.285867 0.000000 2.938677 ^ gpio_ib_mode_sel[35] (out) - 2.938677 data arrival time + 11 0.379153 1.270970 0.932862 2.932862 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.271034 0.000000 2.932862 ^ gpio_dm1[40] (out) + 2.932862 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5655,13 +5347,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938677 data arrival time + -2.932862 data arrival time --------------------------------------------------------------------------------------------- - 4.811323 slack (MET) + 4.817138 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5670,10 +5362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 1.279133 0.938668 2.938668 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.279199 0.000000 2.938668 ^ gpio_analog_pol[39] (out) - 2.938668 data arrival time + 11 0.379153 1.270970 0.932777 2.932777 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.271033 0.000000 2.932777 ^ gpio_analog_en[40] (out) + 2.932777 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5683,13 +5375,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938668 data arrival time + -2.932777 data arrival time --------------------------------------------------------------------------------------------- - 4.811332 slack (MET) + 4.817222 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5698,10 +5390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 1.280252 0.938535 2.938535 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.280595 0.000000 2.938535 ^ gpio_holdover[36] (out) - 2.938535 data arrival time + 11 0.379153 1.270970 0.932707 2.932707 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.271032 0.000000 2.932707 ^ gpio_dm0[40] (out) + 2.932707 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5711,13 +5403,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938535 data arrival time + -2.932707 data arrival time --------------------------------------------------------------------------------------------- - 4.811465 slack (MET) + 4.817293 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5726,10 +5418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 1.278334 0.938503 2.938503 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.278723 0.000000 2.938503 ^ gpio_dm2[23] (out) - 2.938503 data arrival time + 11 0.379153 1.270970 0.932613 2.932613 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.271030 0.000000 2.932613 ^ gpio_analog_pol[40] (out) + 2.932613 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5739,13 +5431,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938503 data arrival time + -2.932613 data arrival time --------------------------------------------------------------------------------------------- - 4.811497 slack (MET) + 4.817387 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5754,10 +5446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 1.279679 0.938363 2.938363 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.280021 0.000000 2.938363 ^ gpio_holdover[34] (out) - 2.938363 data arrival time + 11 0.379256 1.271320 0.932349 2.932349 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.271373 0.000000 2.932349 ^ gpio_analog_sel[41] (out) + 2.932349 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5767,13 +5459,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938363 data arrival time + -2.932349 data arrival time --------------------------------------------------------------------------------------------- - 4.811637 slack (MET) + 4.817651 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5782,10 +5474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 1.271260 0.938173 2.938173 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.271666 0.000000 2.938173 ^ gpio_analog_sel[33] (out) - 2.938173 data arrival time + 11 0.379185 1.273169 0.932276 2.932276 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.273454 0.000000 2.932276 ^ gpio_holdover[14] (out) + 2.932276 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5795,13 +5487,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938173 data arrival time + -2.932276 data arrival time --------------------------------------------------------------------------------------------- - 4.811827 slack (MET) + 4.817724 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5810,10 +5502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 1.279133 0.938146 2.938146 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.279190 0.000000 2.938146 ^ gpio_analog_sel[39] (out) - 2.938146 data arrival time + 11 0.379736 1.274413 0.932231 2.932230 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.274562 0.000000 2.932230 ^ gpio_vtrip_sel[43] (out) + 2.932230 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5823,13 +5515,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938146 data arrival time + -2.932230 data arrival time --------------------------------------------------------------------------------------------- - 4.811854 slack (MET) + 4.817770 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5838,10 +5530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 1.279133 0.938003 2.938004 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.279188 0.000000 2.938004 ^ gpio_dm2[39] (out) - 2.938004 data arrival time + 11 0.379256 1.271320 0.932207 2.932207 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.271371 0.000000 2.932207 ^ gpio_dm2[41] (out) + 2.932207 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5851,13 +5543,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938004 data arrival time + -2.932207 data arrival time --------------------------------------------------------------------------------------------- - 4.811996 slack (MET) + 4.817793 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5866,10 +5558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 1.273494 0.937857 2.937857 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.273807 0.000000 2.937857 ^ gpio_out[31] (out) - 2.937857 data arrival time + 11 0.381787 1.281931 0.932148 2.932148 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.282043 0.000000 2.932148 ^ gpio_ib_mode_sel[20] (out) + 2.932148 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5879,25 +5571,25 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937857 data arrival time + -2.932148 data arrival time --------------------------------------------------------------------------------------------- - 4.812143 slack (MET) + 4.817852 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381578 1.279133 0.937838 2.937838 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.279186 0.000000 2.937838 ^ gpio_holdover[39] (out) - 2.937838 data arrival time + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 11 0.382222 1.283381 0.932117 2.932117 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.283472 0.000000 2.932117 ^ gpio_ib_mode_sel[37] (out) + 2.932117 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5907,13 +5599,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937838 data arrival time + -2.932117 data arrival time --------------------------------------------------------------------------------------------- - 4.812162 slack (MET) + 4.817883 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5922,10 +5614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 1.277989 0.937775 2.937775 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.278275 0.000000 2.937775 ^ gpio_dm2[0] (out) - 2.937775 data arrival time + 11 0.379153 1.270970 0.932094 2.932094 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.271023 0.000000 2.932094 ^ gpio_analog_sel[40] (out) + 2.932094 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5935,13 +5627,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937775 data arrival time + -2.932094 data arrival time --------------------------------------------------------------------------------------------- - 4.812224 slack (MET) + 4.817906 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5950,10 +5642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 1.280252 0.937676 2.937676 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.280563 0.000000 2.937676 ^ gpio_out[36] (out) - 2.937676 data arrival time + 11 0.379256 1.271320 0.932042 2.932042 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.271369 0.000000 2.932042 ^ gpio_holdover[41] (out) + 2.932042 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5963,13 +5655,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937676 data arrival time + -2.932042 data arrival time --------------------------------------------------------------------------------------------- - 4.812324 slack (MET) + 4.817958 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5978,10 +5670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 1.278334 0.937669 2.937669 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.278690 0.000000 2.937669 ^ gpio_holdover[23] (out) - 2.937669 data arrival time + 11 0.379153 1.270970 0.931952 2.931952 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.271020 0.000000 2.931952 ^ gpio_dm2[40] (out) + 2.931952 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5991,13 +5683,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937669 data arrival time + -2.931952 data arrival time --------------------------------------------------------------------------------------------- - 4.812331 slack (MET) + 4.818048 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6006,10 +5698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 1.279133 0.937673 2.937673 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.279183 0.000000 2.937673 ^ gpio_out[39] (out) - 2.937673 data arrival time + 11 0.379256 1.271320 0.931878 2.931878 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.271366 0.000000 2.931878 ^ gpio_out[41] (out) + 2.931878 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6019,13 +5711,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937673 data arrival time + -2.931878 data arrival time --------------------------------------------------------------------------------------------- - 4.812327 slack (MET) + 4.818122 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6034,10 +5726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 1.279679 0.937503 2.937503 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.279990 0.000000 2.937503 ^ gpio_out[34] (out) - 2.937503 data arrival time + 11 0.379153 1.270970 0.931787 2.931787 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.271018 0.000000 2.931787 ^ gpio_holdover[40] (out) + 2.931787 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6047,13 +5739,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937503 data arrival time + -2.931787 data arrival time --------------------------------------------------------------------------------------------- - 4.812497 slack (MET) + 4.818213 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6062,10 +5754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 1.271260 0.937423 2.937423 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.271636 0.000000 2.937423 ^ gpio_dm2[33] (out) - 2.937423 data arrival time + 11 0.379153 1.270970 0.931623 2.931623 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.271016 0.000000 2.931623 ^ gpio_out[40] (out) + 2.931623 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6075,13 +5767,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937423 data arrival time + -2.931623 data arrival time --------------------------------------------------------------------------------------------- - 4.812577 slack (MET) + 4.818377 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6090,10 +5782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 1.277006 0.937410 2.937410 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.277077 0.000000 2.937410 ^ gpio_slow_sel[42] (out) - 2.937410 data arrival time + 11 0.379185 1.273169 0.931416 2.931416 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.273425 0.000000 2.931416 ^ gpio_out[14] (out) + 2.931416 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6103,13 +5795,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937410 data arrival time + -2.931416 data arrival time --------------------------------------------------------------------------------------------- - 4.812590 slack (MET) + 4.818584 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6118,10 +5810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 1.277460 0.937383 2.937383 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.277673 0.000000 2.937383 ^ gpio_vtrip_sel[26] (out) - 2.937383 data arrival time + 11 0.379256 1.271320 0.931305 2.931305 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.271359 0.000000 2.931305 ^ gpio_vtrip_sel[41] (out) + 2.931305 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6131,13 +5823,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937383 data arrival time + -2.931305 data arrival time --------------------------------------------------------------------------------------------- - 4.812617 slack (MET) + 4.818695 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6146,10 +5838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 1.276279 0.937343 2.937343 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.276655 0.000000 2.937343 ^ gpio_analog_sel[18] (out) - 2.937343 data arrival time + 11 0.379256 1.271320 0.931069 2.931069 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.271356 0.000000 2.931069 ^ gpio_ib_mode_sel[41] (out) + 2.931069 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6159,13 +5851,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937343 data arrival time + -2.931069 data arrival time --------------------------------------------------------------------------------------------- - 4.812656 slack (MET) + 4.818930 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6174,10 +5866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 1.277006 0.937343 2.937343 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.277076 0.000000 2.937343 ^ gpio_dm1[42] (out) - 2.937343 data arrival time + 11 0.379153 1.270970 0.931051 2.931051 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.271008 0.000000 2.931051 ^ gpio_vtrip_sel[40] (out) + 2.931051 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6187,13 +5879,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937343 data arrival time + -2.931051 data arrival time --------------------------------------------------------------------------------------------- - 4.812657 slack (MET) + 4.818949 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6202,10 +5894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 1.277006 0.937291 2.937291 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.277075 0.000000 2.937291 ^ gpio_analog_en[42] (out) - 2.937291 data arrival time + 11 0.378530 1.264974 0.930843 2.930843 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.265487 0.000000 2.930843 ^ gpio_holdover[13] (out) + 2.930843 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6215,13 +5907,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937291 data arrival time + -2.930843 data arrival time --------------------------------------------------------------------------------------------- - 4.812709 slack (MET) + 4.819157 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6230,10 +5922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 1.271770 0.937291 2.937291 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.272168 0.000000 2.937291 ^ gpio_dm2[28] (out) - 2.937291 data arrival time + 11 0.379153 1.270970 0.930815 2.930815 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.271005 0.000000 2.930815 ^ gpio_ib_mode_sel[40] (out) + 2.930815 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6243,13 +5935,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937291 data arrival time + -2.930815 data arrival time --------------------------------------------------------------------------------------------- - 4.812708 slack (MET) + 4.819185 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6258,10 +5950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 1.277006 0.937188 2.937188 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.277074 0.000000 2.937188 ^ gpio_dm0[42] (out) - 2.937188 data arrival time + 11 0.381380 1.280594 0.930472 2.930472 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.280696 0.000000 2.930472 ^ gpio_ib_mode_sel[36] (out) + 2.930472 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6271,13 +5963,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937188 data arrival time + -2.930472 data arrival time --------------------------------------------------------------------------------------------- - 4.812812 slack (MET) + 4.819528 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6286,10 +5978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 1.264974 0.937136 2.937136 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.265822 0.000000 2.937136 ^ gpio_analog_sel[13] (out) - 2.937136 data arrival time + 11 0.379736 1.274413 0.930271 2.930271 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.274517 0.000000 2.930271 ^ gpio_ib_mode_sel[43] (out) + 2.930271 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6299,13 +5991,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937136 data arrival time + -2.930271 data arrival time --------------------------------------------------------------------------------------------- - 4.812863 slack (MET) + 4.819729 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6314,10 +6006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 1.277006 0.937092 2.937093 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.277072 0.000000 2.937093 ^ gpio_analog_pol[42] (out) - 2.937093 data arrival time + 11 0.380712 1.278334 0.930205 2.930205 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.278462 0.000000 2.930205 ^ gpio_vtrip_sel[23] (out) + 2.930205 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6327,13 +6019,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937093 data arrival time + -2.930205 data arrival time --------------------------------------------------------------------------------------------- - 4.812908 slack (MET) + 4.819795 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6342,10 +6034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 1.279133 0.937097 2.937097 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.279176 0.000000 2.937097 ^ gpio_vtrip_sel[39] (out) - 2.937097 data arrival time + 11 0.380718 1.277989 0.930039 2.930039 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.278071 0.000000 2.930039 ^ gpio_vtrip_sel[0] (out) + 2.930039 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6355,13 +6047,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937097 data arrival time + -2.930039 data arrival time --------------------------------------------------------------------------------------------- - 4.812903 slack (MET) + 4.819962 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6370,10 +6062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 1.274413 0.936967 2.936967 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.274702 0.000000 2.936967 ^ gpio_slow_sel[43] (out) - 2.936967 data arrival time + 11 0.378530 1.264974 0.929985 2.929985 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.265448 0.000000 2.929985 ^ gpio_out[13] (out) + 2.929985 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6383,13 +6075,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936967 data arrival time + -2.929985 data arrival time --------------------------------------------------------------------------------------------- - 4.813033 slack (MET) - + 4.820015 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) + +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6398,10 +6090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 1.273232 0.936930 2.936930 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.273611 0.000000 2.936930 ^ gpio_holdover[30] (out) - 2.936930 data arrival time + 11 0.380209 1.275453 0.929818 2.929818 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.275491 0.000000 2.929818 ^ gpio_vtrip_sel[38] (out) + 2.929818 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6411,13 +6103,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936930 data arrival time + -2.929818 data arrival time --------------------------------------------------------------------------------------------- - 4.813070 slack (MET) + 4.820182 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6426,10 +6118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 1.276344 0.936928 2.936928 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.276572 0.000000 2.936928 ^ gpio_vtrip_sel[29] (out) - 2.936928 data arrival time + 11 0.380718 1.277989 0.929598 2.929598 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.278063 0.000000 2.929598 ^ gpio_ib_mode_sel[0] (out) + 2.929598 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6439,13 +6131,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936928 data arrival time + -2.929598 data arrival time --------------------------------------------------------------------------------------------- - 4.813072 slack (MET) + 4.820402 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6454,10 +6146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 1.274413 0.936900 2.936900 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.274700 0.000000 2.936900 ^ gpio_dm1[43] (out) - 2.936900 data arrival time + 11 0.380209 1.275453 0.929582 2.929582 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.275488 0.000000 2.929582 ^ gpio_ib_mode_sel[38] (out) + 2.929582 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6467,13 +6159,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936900 data arrival time + -2.929582 data arrival time --------------------------------------------------------------------------------------------- - 4.813100 slack (MET) + 4.820418 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6482,10 +6174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 1.277989 0.936899 2.936899 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.278245 0.000000 2.936899 ^ gpio_holdover[0] (out) - 2.936899 data arrival time + 11 0.380128 1.276279 0.929177 2.929178 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.276402 0.000000 2.929178 ^ gpio_vtrip_sel[18] (out) + 2.929178 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6495,13 +6187,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936899 data arrival time + -2.929178 data arrival time --------------------------------------------------------------------------------------------- - 4.813101 slack (MET) + 4.820823 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6510,10 +6202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 1.283381 0.936895 2.936895 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.283586 0.000000 2.936895 ^ gpio_vtrip_sel[37] (out) - 2.936895 data arrival time + 11 0.380712 1.278334 0.929012 2.929012 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.278436 0.000000 2.929012 ^ gpio_ib_mode_sel[23] (out) + 2.929012 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6523,13 +6215,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936895 data arrival time + -2.929012 data arrival time --------------------------------------------------------------------------------------------- - 4.813105 slack (MET) + 4.820988 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6538,10 +6230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 1.279133 0.936859 2.936860 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.279172 0.000000 2.936860 ^ gpio_ib_mode_sel[39] (out) - 2.936860 data arrival time + 11 0.379185 1.273169 0.928415 2.928415 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.273337 0.000000 2.928415 ^ gpio_vtrip_sel[14] (out) + 2.928415 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6551,13 +6243,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936860 data arrival time + -2.928415 data arrival time --------------------------------------------------------------------------------------------- - 4.813140 slack (MET) + 4.821585 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6566,10 +6258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 1.283115 0.936860 2.936860 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.284056 0.000000 2.936860 ^ gpio_vtrip_sel[25] (out) - 2.936860 data arrival time + 11 0.380128 1.276279 0.927982 2.927982 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.276377 0.000000 2.927982 ^ gpio_ib_mode_sel[18] (out) + 2.927982 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6579,13 +6271,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936860 data arrival time + -2.927982 data arrival time --------------------------------------------------------------------------------------------- - 4.813140 slack (MET) + 4.822018 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6594,10 +6286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 1.278334 0.936853 2.936853 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.278659 0.000000 2.936853 ^ gpio_out[23] (out) - 2.936853 data arrival time + 11 0.379326 1.273683 0.926837 2.926837 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.273809 0.000000 2.926837 ^ gpio_vtrip_sel[16] (out) + 2.926837 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6607,13 +6299,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936853 data arrival time + -2.926837 data arrival time --------------------------------------------------------------------------------------------- - 4.813148 slack (MET) + 4.823164 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6622,10 +6314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 1.274413 0.936816 2.936816 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.274697 0.000000 2.936816 ^ gpio_analog_en[43] (out) - 2.936816 data arrival time + 11 0.379476 1.274152 0.926830 2.926830 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.274267 0.000000 2.926830 ^ gpio_vtrip_sel[17] (out) + 2.926830 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6635,13 +6327,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936816 data arrival time + -2.926830 data arrival time --------------------------------------------------------------------------------------------- - 4.813184 slack (MET) + 4.823170 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6650,10 +6342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 1.274413 0.936745 2.936745 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.274694 0.000000 2.936745 ^ gpio_dm0[43] (out) - 2.936745 data arrival time + 11 0.379326 1.273683 0.925642 2.925642 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.273783 0.000000 2.925642 ^ gpio_ib_mode_sel[16] (out) + 2.925642 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6663,13 +6355,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936745 data arrival time + -2.925642 data arrival time --------------------------------------------------------------------------------------------- - 4.813255 slack (MET) + 4.824358 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6678,10 +6370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 1.275453 0.936677 2.936677 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.275624 0.000000 2.936677 ^ gpio_analog_sel[38] (out) - 2.936677 data arrival time + 11 0.379476 1.274152 0.925637 2.925637 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.274243 0.000000 2.925637 ^ gpio_ib_mode_sel[17] (out) + 2.925637 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6691,13 +6383,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936677 data arrival time + -2.925637 data arrival time --------------------------------------------------------------------------------------------- - 4.813323 slack (MET) + 4.824363 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6706,10 +6398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 1.274413 0.936651 2.936651 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.274691 0.000000 2.936651 ^ gpio_analog_pol[43] (out) - 2.936651 data arrival time + 11 0.378530 1.264974 0.924012 2.924011 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.265220 0.000000 2.924011 ^ gpio_vtrip_sel[13] (out) + 2.924011 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6719,13 +6411,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936651 data arrival time + -2.924011 data arrival time --------------------------------------------------------------------------------------------- - 4.813348 slack (MET) + 4.825989 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6734,10 +6426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 1.276279 0.936626 2.936626 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.276627 0.000000 2.936626 ^ gpio_dm2[18] (out) - 2.936626 data arrival time + 11 0.379185 1.273169 0.923897 2.923897 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.273240 0.000000 2.923897 ^ gpio_ib_mode_sel[14] (out) + 2.923897 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6747,13 +6439,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936626 data arrival time + -2.923897 data arrival time --------------------------------------------------------------------------------------------- - 4.813374 slack (MET) + 4.826103 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6762,10 +6454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 1.277006 0.936573 2.936573 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.277064 0.000000 2.936573 ^ gpio_analog_sel[42] (out) - 2.936573 data arrival time + 11 0.378530 1.264974 0.923682 2.923682 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.265209 0.000000 2.923682 ^ gpio_ib_mode_sel[13] (out) + 2.923682 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6775,13 +6467,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936573 data arrival time + -2.923682 data arrival time --------------------------------------------------------------------------------------------- - 4.813427 slack (MET) + 4.826318 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6790,10 +6482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 1.277385 0.936573 2.936573 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.277575 0.000000 2.936573 ^ gpio_vtrip_sel[32] (out) - 2.936573 data arrival time + 9 0.323106 1.084673 0.797663 2.797663 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.084890 0.000000 2.797663 ^ gpio_slow_sel[31] (out) + 2.797663 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6803,13 +6495,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936573 data arrival time + -2.797663 data arrival time --------------------------------------------------------------------------------------------- - 4.813427 slack (MET) + 4.952337 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6818,10 +6510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 1.271260 0.936550 2.936550 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.271602 0.000000 2.936550 ^ gpio_holdover[33] (out) - 2.936550 data arrival time + 9 0.323106 1.084673 0.797644 2.797644 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.084890 0.000000 2.797644 ^ gpio_analog_en[31] (out) + 2.797644 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6831,13 +6523,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936550 data arrival time + -2.797644 data arrival time --------------------------------------------------------------------------------------------- - 4.813449 slack (MET) + 4.952356 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6846,10 +6538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 1.277460 0.936459 2.936459 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.277646 0.000000 2.936459 ^ gpio_ib_mode_sel[26] (out) - 2.936459 data arrival time + 9 0.323106 1.084673 0.795996 2.795995 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.084840 0.000000 2.795995 ^ gpio_dm0[31] (out) + 2.795995 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6859,13 +6551,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936459 data arrival time + -2.795995 data arrival time --------------------------------------------------------------------------------------------- - 4.813541 slack (MET) + 4.954004 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6874,10 +6566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 1.277006 0.936431 2.936431 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.277061 0.000000 2.936431 ^ gpio_dm2[42] (out) - 2.936431 data arrival time + 9 0.323106 1.084673 0.795923 2.795923 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.084838 0.000000 2.795923 ^ gpio_analog_pol[31] (out) + 2.795923 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6887,13 +6579,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936431 data arrival time + -2.795923 data arrival time --------------------------------------------------------------------------------------------- - 4.813569 slack (MET) + 4.954076 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6902,10 +6594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 1.277006 0.936265 2.936265 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.277059 0.000000 2.936265 ^ gpio_holdover[42] (out) - 2.936265 data arrival time + 9 0.323106 1.084673 0.795492 2.795492 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.084826 0.000000 2.795492 ^ gpio_analog_sel[31] (out) + 2.795492 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6915,13 +6607,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936265 data arrival time + -2.795492 data arrival time --------------------------------------------------------------------------------------------- - 4.813735 slack (MET) + 4.954508 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6930,10 +6622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 1.274413 0.936134 2.936134 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.274674 0.000000 2.936134 ^ gpio_analog_sel[43] (out) - 2.936134 data arrival time + 9 0.323106 1.084673 0.795258 2.795258 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.084819 0.000000 2.795258 ^ gpio_holdover[31] (out) + 2.795258 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6943,13 +6635,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936134 data arrival time + -2.795258 data arrival time --------------------------------------------------------------------------------------------- - 4.813866 slack (MET) + 4.954741 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6958,10 +6650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 1.277006 0.936101 2.936101 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.277057 0.000000 2.936101 ^ gpio_out[42] (out) - 2.936101 data arrival time + 9 0.320681 1.077392 0.793779 2.793779 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.077857 0.000000 2.793779 ^ gpio_slow_sel[25] (out) + 2.793779 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6971,13 +6663,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936101 data arrival time + -2.793779 data arrival time --------------------------------------------------------------------------------------------- - 4.813899 slack (MET) + 4.956222 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6986,10 +6678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 1.277989 0.936036 2.936036 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.278218 0.000000 2.936036 ^ gpio_out[0] (out) - 2.936036 data arrival time + 9 0.320681 1.077392 0.793652 2.793652 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.077851 0.000000 2.793652 ^ gpio_analog_en[25] (out) + 2.793652 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6999,13 +6691,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936036 data arrival time + -2.793652 data arrival time --------------------------------------------------------------------------------------------- - 4.813964 slack (MET) + 4.956348 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7014,10 +6706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 1.274413 0.935992 2.935992 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.274669 0.000000 2.935992 ^ gpio_dm2[43] (out) - 2.935992 data arrival time + 9 0.320681 1.077392 0.793603 2.793603 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.077849 0.000000 2.793603 ^ gpio_dm0[25] (out) + 2.793603 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7027,13 +6719,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935992 data arrival time + -2.793603 data arrival time --------------------------------------------------------------------------------------------- - 4.814008 slack (MET) + 4.956397 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7042,10 +6734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 1.281848 0.935859 2.935859 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.282065 0.000000 2.935859 ^ gpio_vtrip_sel[27] (out) - 2.935859 data arrival time + 9 0.320681 1.077392 0.793532 2.793532 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.077846 0.000000 2.793532 ^ gpio_analog_pol[25] (out) + 2.793532 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7055,13 +6747,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935859 data arrival time + -2.793532 data arrival time --------------------------------------------------------------------------------------------- - 4.814141 slack (MET) + 4.956468 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7070,10 +6762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 1.274152 0.935844 2.935844 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.274547 0.000000 2.935844 ^ gpio_analog_sel[17] (out) - 2.935844 data arrival time + 9 0.320681 1.077392 0.793108 2.793108 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.077826 0.000000 2.793108 ^ gpio_analog_sel[25] (out) + 2.793108 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7083,13 +6775,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935844 data arrival time + -2.793108 data arrival time --------------------------------------------------------------------------------------------- - 4.814157 slack (MET) + 4.956892 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7098,10 +6790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 1.274413 0.935827 2.935827 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.274664 0.000000 2.935827 ^ gpio_holdover[43] (out) - 2.935827 data arrival time + 9 0.321436 1.079135 0.793056 2.793056 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.079341 0.000000 2.793056 ^ gpio_analog_pol[26] (out) + 2.793056 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7111,13 +6803,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935827 data arrival time + -2.793056 data arrival time --------------------------------------------------------------------------------------------- - 4.814173 slack (MET) + 4.956944 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7126,10 +6818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 1.276279 0.935790 2.935790 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.276596 0.000000 2.935790 ^ gpio_holdover[18] (out) - 2.935790 data arrival time + 9 0.319499 1.073286 0.792703 2.792703 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.073801 0.000000 2.792703 ^ gpio_slow_sel[28] (out) + 2.792703 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7139,13 +6831,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935790 data arrival time + -2.792703 data arrival time --------------------------------------------------------------------------------------------- - 4.814209 slack (MET) + 4.957297 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7154,10 +6846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 1.275453 0.935762 2.935761 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.275601 0.000000 2.935761 ^ gpio_dm2[38] (out) - 2.935761 data arrival time + 9 0.318724 1.065935 0.792672 2.792671 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.066700 0.000000 2.792671 ^ gpio_analog_pol[33] (out) + 2.792671 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7167,13 +6859,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935761 data arrival time + -2.792671 data arrival time --------------------------------------------------------------------------------------------- - 4.814239 slack (MET) + 4.957328 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7182,10 +6874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 1.271260 0.935691 2.935691 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.271570 0.000000 2.935691 ^ gpio_out[33] (out) - 2.935691 data arrival time + 9 0.323106 1.084673 0.792609 2.792609 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.084758 0.000000 2.792609 ^ gpio_vtrip_sel[31] (out) + 2.792609 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7195,13 +6887,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935691 data arrival time + -2.792609 data arrival time --------------------------------------------------------------------------------------------- - 4.814309 slack (MET) + 4.957391 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7210,10 +6902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 1.276344 0.935677 2.935677 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.276535 0.000000 2.935677 ^ gpio_ib_mode_sel[29] (out) - 2.935677 data arrival time + 9 0.323106 1.084673 0.792437 2.792437 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.084754 0.000000 2.792437 ^ gpio_ib_mode_sel[31] (out) + 2.792437 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7223,13 +6915,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935677 data arrival time + -2.792437 data arrival time --------------------------------------------------------------------------------------------- - 4.814323 slack (MET) + 4.957563 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7238,10 +6930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 1.274413 0.935663 2.935663 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.274659 0.000000 2.935663 ^ gpio_out[43] (out) - 2.935663 data arrival time + 9 0.321436 1.079135 0.792369 2.792369 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.079320 0.000000 2.792369 ^ gpio_dm0[26] (out) + 2.792369 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7251,13 +6943,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935663 data arrival time + -2.792369 data arrival time --------------------------------------------------------------------------------------------- - 4.814337 slack (MET) + 4.957631 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7266,10 +6958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 1.277006 0.935527 2.935527 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.277049 0.000000 2.935527 ^ gpio_vtrip_sel[42] (out) - 2.935527 data arrival time + 9 0.323106 1.084673 0.792242 2.792242 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.084750 0.000000 2.792242 ^ gpio_oeb[31] (out) + 2.792242 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7279,13 +6971,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935527 data arrival time + -2.792242 data arrival time --------------------------------------------------------------------------------------------- - 4.814474 slack (MET) + 4.957758 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7294,10 +6986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 1.273683 0.935485 2.935485 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.274083 0.000000 2.935485 ^ gpio_analog_sel[16] (out) - 2.935485 data arrival time + 9 0.321436 1.079135 0.792247 2.792247 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.079316 0.000000 2.792247 ^ gpio_slow_sel[26] (out) + 2.792247 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7307,13 +6999,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935485 data arrival time + -2.792247 data arrival time --------------------------------------------------------------------------------------------- - 4.814515 slack (MET) + 4.957754 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7322,10 +7014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 1.270707 0.935451 2.935451 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.271106 0.000000 2.935451 ^ gpio_dm2[24] (out) - 2.935451 data arrival time + 9 0.321436 1.079135 0.792122 2.792121 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.079312 0.000000 2.792121 ^ gpio_analog_en[26] (out) + 2.792121 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7335,13 +7027,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935451 data arrival time + -2.792121 data arrival time --------------------------------------------------------------------------------------------- - 4.814549 slack (MET) + 4.957879 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7350,10 +7042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 1.277006 0.935290 2.935290 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.277046 0.000000 2.935290 ^ gpio_ib_mode_sel[42] (out) - 2.935290 data arrival time + 9 0.319499 1.073286 0.792090 2.792090 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.073770 0.000000 2.792090 ^ gpio_analog_en[28] (out) + 2.792090 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7363,13 +7055,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935290 data arrival time + -2.792090 data arrival time --------------------------------------------------------------------------------------------- - 4.814710 slack (MET) + 4.957910 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7378,10 +7070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 1.274152 0.935127 2.935127 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.274518 0.000000 2.935127 ^ gpio_dm2[17] (out) - 2.935127 data arrival time + 9 0.318724 1.065935 0.791987 2.791986 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.066658 0.000000 2.791986 ^ gpio_dm0[33] (out) + 2.791986 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7391,13 +7083,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935127 data arrival time + -2.791986 data arrival time --------------------------------------------------------------------------------------------- - 4.814873 slack (MET) + 4.958014 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7406,10 +7098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 1.276279 0.935108 2.935108 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.276572 0.000000 2.935108 ^ gpio_out[18] (out) - 2.935108 data arrival time + 9 0.321000 1.077637 0.791923 2.791923 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.077837 0.000000 2.791923 ^ gpio_analog_pol[29] (out) + 2.791923 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7419,13 +7111,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935108 data arrival time + -2.791923 data arrival time --------------------------------------------------------------------------------------------- - 4.814892 slack (MET) + 4.958077 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7434,10 +7126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 1.284430 0.934773 2.934773 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.284568 0.000000 2.934773 ^ gpio_vtrip_sel[21] (out) - 2.934773 data arrival time + 9 0.318724 1.065935 0.791906 2.791906 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.066653 0.000000 2.791906 ^ gpio_analog_en[33] (out) + 2.791906 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7447,13 +7139,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934773 data arrival time + -2.791906 data arrival time --------------------------------------------------------------------------------------------- - 4.815227 slack (MET) + 4.958094 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7462,10 +7154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 1.273683 0.934767 2.934767 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.274054 0.000000 2.934767 ^ gpio_dm2[16] (out) - 2.934767 data arrival time + 9 0.319499 1.073286 0.791836 2.791837 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.073758 0.000000 2.791837 ^ gpio_dm0[28] (out) + 2.791837 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7475,13 +7167,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934767 data arrival time + -2.791837 data arrival time --------------------------------------------------------------------------------------------- - 4.815233 slack (MET) + 4.958164 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7490,10 +7182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 1.273494 0.934740 2.934740 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.273705 0.000000 2.934740 ^ gpio_vtrip_sel[31] (out) - 2.934740 data arrival time + 9 0.321436 1.079135 0.791559 2.791559 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.079296 0.000000 2.791559 ^ gpio_analog_sel[26] (out) + 2.791559 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7503,13 +7195,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934740 data arrival time + -2.791559 data arrival time --------------------------------------------------------------------------------------------- - 4.815260 slack (MET) + 4.958441 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7518,10 +7210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 1.271770 0.934696 2.934696 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.272070 0.000000 2.934696 ^ gpio_holdover[28] (out) - 2.934696 data arrival time + 9 0.318724 1.065935 0.791439 2.791439 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.066625 0.000000 2.791439 ^ gpio_slow_sel[33] (out) + 2.791439 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7531,13 +7223,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934696 data arrival time + -2.791439 data arrival time --------------------------------------------------------------------------------------------- - 4.815304 slack (MET) + 4.958561 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7546,10 +7238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 1.281848 0.934612 2.934613 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.282030 0.000000 2.934613 ^ gpio_ib_mode_sel[27] (out) - 2.934613 data arrival time + 9 0.321436 1.079135 0.791328 2.791328 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.079290 0.000000 2.791328 ^ gpio_holdover[26] (out) + 2.791328 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7559,13 +7251,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934613 data arrival time + -2.791328 data arrival time --------------------------------------------------------------------------------------------- - 4.815387 slack (MET) + 4.958672 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7574,10 +7266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 1.280252 0.934560 2.934560 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.280462 0.000000 2.934560 ^ gpio_vtrip_sel[36] (out) - 2.934560 data arrival time + 9 0.321000 1.077637 0.791236 2.791236 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.077816 0.000000 2.791236 ^ gpio_dm0[29] (out) + 2.791236 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7587,13 +7279,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934560 data arrival time + -2.791236 data arrival time --------------------------------------------------------------------------------------------- - 4.815440 slack (MET) + 4.958764 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7602,10 +7294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 1.270707 0.934555 2.934555 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.271070 0.000000 2.934555 ^ gpio_holdover[24] (out) - 2.934555 data arrival time + 9 0.321000 1.077637 0.791119 2.791119 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.077812 0.000000 2.791119 ^ gpio_slow_sel[29] (out) + 2.791119 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7615,13 +7307,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934555 data arrival time + -2.791119 data arrival time --------------------------------------------------------------------------------------------- - 4.815444 slack (MET) + 4.958881 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7630,10 +7322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 1.275453 0.934386 2.934386 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.275569 0.000000 2.934386 ^ gpio_holdover[38] (out) - 2.934386 data arrival time + 9 0.320681 1.077392 0.791065 2.791065 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.077736 0.000000 2.791065 ^ gpio_holdover[25] (out) + 2.791065 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7643,13 +7335,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934386 data arrival time + -2.791065 data arrival time --------------------------------------------------------------------------------------------- - 4.815614 slack (MET) + 4.958935 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7658,10 +7350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 1.279679 0.934385 2.934386 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.279888 0.000000 2.934386 ^ gpio_vtrip_sel[34] (out) - 2.934386 data arrival time + 9 0.321000 1.077637 0.790989 2.790989 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.077808 0.000000 2.790989 ^ gpio_analog_en[29] (out) + 2.790989 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7671,25 +7363,25 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934386 data arrival time + -2.790989 data arrival time --------------------------------------------------------------------------------------------- - 4.815615 slack (MET) + 4.959011 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.382203 1.283329 0.934300 2.934299 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.283468 0.000000 2.934299 ^ gpio_vtrip_sel[15] (out) - 2.934299 data arrival time + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 9 0.321000 1.077637 0.790387 2.790387 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.077791 0.000000 2.790387 ^ gpio_analog_sel[29] (out) + 2.790387 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7699,13 +7391,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934299 data arrival time + -2.790387 data arrival time --------------------------------------------------------------------------------------------- - 4.815701 slack (MET) + 4.959613 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7714,10 +7406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 1.274152 0.934293 2.934293 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.274486 0.000000 2.934293 ^ gpio_holdover[17] (out) - 2.934293 data arrival time + 9 0.319499 1.073286 0.790312 2.790312 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.073687 0.000000 2.790312 ^ gpio_analog_pol[28] (out) + 2.790312 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7727,13 +7419,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934293 data arrival time + -2.790312 data arrival time --------------------------------------------------------------------------------------------- - 4.815707 slack (MET) + 4.959688 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7742,10 +7434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 1.283473 0.934145 2.934145 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.283596 0.000000 2.934145 ^ gpio_vtrip_sel[22] (out) - 2.934145 data arrival time + 9 0.321000 1.077637 0.790154 2.790154 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.077785 0.000000 2.790154 ^ gpio_holdover[29] (out) + 2.790154 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7755,13 +7447,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934145 data arrival time + -2.790154 data arrival time --------------------------------------------------------------------------------------------- - 4.815855 slack (MET) + 4.959846 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7770,10 +7462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 1.273232 0.934063 2.934063 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.273506 0.000000 2.934063 ^ gpio_out[30] (out) - 2.934063 data arrival time + 9 0.318569 1.070098 0.790097 2.790097 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.070577 0.000000 2.790097 ^ gpio_slow_sel[27] (out) + 2.790097 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7783,13 +7475,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934063 data arrival time + -2.790097 data arrival time --------------------------------------------------------------------------------------------- - 4.815937 slack (MET) + 4.959903 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7798,10 +7490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 1.283255 0.934062 2.934062 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.283391 0.000000 2.934062 ^ gpio_vtrip_sel[19] (out) - 2.934062 data arrival time + 9 0.318308 1.069184 0.789256 2.789256 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.069642 0.000000 2.789256 ^ gpio_slow_sel[32] (out) + 2.789256 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7811,13 +7503,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934062 data arrival time + -2.789256 data arrival time --------------------------------------------------------------------------------------------- - 4.815938 slack (MET) + 4.960744 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7826,10 +7518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 1.273683 0.933932 2.933932 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.274022 0.000000 2.933932 ^ gpio_holdover[16] (out) - 2.933932 data arrival time + 9 0.318724 1.065935 0.789207 2.789207 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.066498 0.000000 2.789207 ^ gpio_analog_sel[33] (out) + 2.789207 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7839,13 +7531,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933932 data arrival time + -2.789207 data arrival time --------------------------------------------------------------------------------------------- - 4.816068 slack (MET) + 4.960793 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7854,10 +7546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 1.273169 0.933899 2.933899 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.273513 0.000000 2.933899 ^ gpio_analog_sel[14] (out) - 2.933899 data arrival time + 9 0.321436 1.079135 0.789203 2.789203 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.079237 0.000000 2.789203 ^ gpio_vtrip_sel[26] (out) + 2.789203 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7867,13 +7559,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933899 data arrival time + -2.789203 data arrival time --------------------------------------------------------------------------------------------- - 4.816101 slack (MET) + 4.960797 slack (MET) Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[28] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7882,10 +7574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 1.271770 0.933838 2.933838 ^ gpio_loopback_zero[28] (in) + 9 0.319499 1.073286 0.788956 2.788956 ^ gpio_loopback_zero[28] (in) gpio_loopback_zero[28] (net) - 1.272040 0.000000 2.933838 ^ gpio_out[28] (out) - 2.933838 data arrival time + 1.073629 0.000000 2.788956 ^ gpio_analog_sel[28] (out) + 2.788956 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7895,13 +7587,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933838 data arrival time + -2.788956 data arrival time --------------------------------------------------------------------------------------------- - 4.816162 slack (MET) + 4.961044 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7910,10 +7602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 1.270707 0.933698 2.933698 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.271038 0.000000 2.933698 ^ gpio_out[24] (out) - 2.933698 data arrival time + 9 0.318569 1.070098 0.788605 2.788605 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.070506 0.000000 2.788605 ^ gpio_analog_en[27] (out) + 2.788605 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7923,13 +7615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933698 data arrival time + -2.788605 data arrival time --------------------------------------------------------------------------------------------- - 4.816302 slack (MET) + 4.961395 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7938,10 +7630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 1.284430 0.933576 2.933576 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.284541 0.000000 2.933576 ^ gpio_ib_mode_sel[21] (out) - 2.933576 data arrival time + 9 0.321436 1.079135 0.788516 2.788516 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.079222 0.000000 2.788516 ^ gpio_ib_mode_sel[26] (out) + 2.788516 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7951,13 +7643,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933576 data arrival time + -2.788516 data arrival time --------------------------------------------------------------------------------------------- - 4.816424 slack (MET) + 4.961484 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7966,10 +7658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 1.273494 0.933494 2.933494 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.273670 0.000000 2.933494 ^ gpio_ib_mode_sel[31] (out) - 2.933494 data arrival time + 9 0.318569 1.070098 0.788392 2.788392 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.070497 0.000000 2.788392 ^ gpio_dm0[27] (out) + 2.788392 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7979,13 +7671,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933494 data arrival time + -2.788392 data arrival time --------------------------------------------------------------------------------------------- - 4.816506 slack (MET) + 4.961608 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7994,10 +7686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 1.274152 0.933477 2.933477 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.274457 0.000000 2.933477 ^ gpio_out[17] (out) - 2.933477 data arrival time + 9 0.321436 1.079135 0.788311 2.788311 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.079218 0.000000 2.788311 ^ gpio_oeb[26] (out) + 2.788311 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8007,13 +7699,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933477 data arrival time + -2.788311 data arrival time --------------------------------------------------------------------------------------------- - 4.816523 slack (MET) + 4.961689 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8022,10 +7714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 1.264974 0.933440 2.933440 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.265615 0.000000 2.933440 ^ gpio_dm2[13] (out) - 2.933440 data arrival time + 9 0.321000 1.077637 0.788073 2.788073 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.077735 0.000000 2.788073 ^ gpio_vtrip_sel[29] (out) + 2.788073 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8035,13 +7727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933440 data arrival time + -2.788073 data arrival time --------------------------------------------------------------------------------------------- - 4.816560 slack (MET) + 4.961926 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8050,10 +7742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 1.281931 0.933343 2.933343 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.282070 0.000000 2.933343 ^ gpio_vtrip_sel[20] (out) - 2.933343 data arrival time + 9 0.318569 1.070098 0.788013 2.788013 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.070480 0.000000 2.788013 ^ gpio_analog_pol[27] (out) + 2.788013 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8063,13 +7755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933343 data arrival time + -2.788013 data arrival time --------------------------------------------------------------------------------------------- - 4.816657 slack (MET) + 4.961987 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8078,10 +7770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 1.271320 0.933184 2.933184 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.271386 0.000000 2.933184 ^ gpio_slow_sel[41] (out) - 2.933184 data arrival time + 9 0.318308 1.069184 0.787585 2.787585 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.069566 0.000000 2.787585 ^ gpio_analog_en[32] (out) + 2.787585 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8091,13 +7783,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933184 data arrival time + -2.787585 data arrival time --------------------------------------------------------------------------------------------- - 4.816816 slack (MET) + 4.962415 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8106,10 +7798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 1.273169 0.933149 2.933149 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.273485 0.000000 2.933149 ^ gpio_dm2[14] (out) - 2.933149 data arrival time + 9 0.316579 1.058821 0.787473 2.787473 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.059543 0.000000 2.787473 ^ gpio_slow_sel[24] (out) + 2.787473 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8119,13 +7811,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933149 data arrival time + -2.787473 data arrival time --------------------------------------------------------------------------------------------- - 4.816851 slack (MET) + 4.962526 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8134,10 +7826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 1.271320 0.933116 2.933116 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.271385 0.000000 2.933116 ^ gpio_dm1[41] (out) - 2.933116 data arrival time + 9 0.321000 1.077637 0.787386 2.787386 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.077720 0.000000 2.787386 ^ gpio_ib_mode_sel[29] (out) + 2.787386 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8147,13 +7839,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933116 data arrival time + -2.787386 data arrival time --------------------------------------------------------------------------------------------- - 4.816884 slack (MET) + 4.962614 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8162,10 +7854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 1.283473 0.933113 2.933113 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.283574 0.000000 2.933113 ^ gpio_ib_mode_sel[22] (out) - 2.933113 data arrival time + 9 0.318308 1.069184 0.787332 2.787332 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.069555 0.000000 2.787332 ^ gpio_dm0[32] (out) + 2.787332 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8175,13 +7867,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933113 data arrival time + -2.787332 data arrival time --------------------------------------------------------------------------------------------- - 4.816887 slack (MET) + 4.962668 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8190,10 +7882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 1.273683 0.933115 2.933115 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.273992 0.000000 2.933115 ^ gpio_out[16] (out) - 2.933115 data arrival time + 9 0.321000 1.077637 0.787180 2.787180 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.077716 0.000000 2.787180 ^ gpio_oeb[29] (out) + 2.787180 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8203,13 +7895,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933115 data arrival time + -2.787180 data arrival time --------------------------------------------------------------------------------------------- - 4.816885 slack (MET) + 4.962820 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8218,10 +7910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 1.283329 0.933105 2.933105 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.283441 0.000000 2.933105 ^ gpio_ib_mode_sel[15] (out) - 2.933105 data arrival time + 9 0.318308 1.069184 0.786955 2.786955 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.069539 0.000000 2.786955 ^ gpio_analog_pol[32] (out) + 2.786955 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8231,13 +7923,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933105 data arrival time + -2.786955 data arrival time --------------------------------------------------------------------------------------------- - 4.816895 slack (MET) + 4.963045 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8246,10 +7938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 1.277385 0.933085 2.933084 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.277490 0.000000 2.933084 ^ gpio_ib_mode_sel[32] (out) - 2.933084 data arrival time + 9 0.319499 1.073286 0.786875 2.786875 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.073548 0.000000 2.786875 ^ gpio_holdover[28] (out) + 2.786875 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8259,13 +7951,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933084 data arrival time + -2.786875 data arrival time --------------------------------------------------------------------------------------------- - 4.816916 slack (MET) + 4.963125 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8274,10 +7966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 1.271320 0.933032 2.933032 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.271383 0.000000 2.933032 ^ gpio_analog_en[41] (out) - 2.933032 data arrival time + 9 0.316579 1.058821 0.786851 2.786851 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.059506 0.000000 2.786851 ^ gpio_analog_en[24] (out) + 2.786851 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8287,13 +7979,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933032 data arrival time + -2.786851 data arrival time --------------------------------------------------------------------------------------------- - 4.816968 slack (MET) + 4.963149 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8302,10 +7994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 1.271320 0.932962 2.932961 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.271382 0.000000 2.932961 ^ gpio_dm0[41] (out) - 2.932961 data arrival time + 9 0.320681 1.077392 0.786820 2.786820 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.077584 0.000000 2.786820 ^ gpio_vtrip_sel[25] (out) + 2.786820 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8315,13 +8007,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932961 data arrival time + -2.786820 data arrival time --------------------------------------------------------------------------------------------- - 4.817039 slack (MET) + 4.963180 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8330,10 +8022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 1.275453 0.932953 2.932953 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.275540 0.000000 2.932953 ^ gpio_out[38] (out) - 2.932953 data arrival time + 9 0.318724 1.065935 0.786764 2.786764 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.066375 0.000000 2.786764 ^ gpio_holdover[33] (out) + 2.786764 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8343,13 +8035,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932953 data arrival time + -2.786764 data arrival time --------------------------------------------------------------------------------------------- - 4.817047 slack (MET) + 4.963236 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8358,10 +8050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 1.270970 0.932929 2.932929 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.271036 0.000000 2.932929 ^ gpio_slow_sel[40] (out) - 2.932929 data arrival time + 9 0.316579 1.058821 0.786625 2.786625 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.059492 0.000000 2.786625 ^ gpio_dm0[24] (out) + 2.786625 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8371,13 +8063,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932929 data arrival time + -2.786625 data arrival time --------------------------------------------------------------------------------------------- - 4.817071 slack (MET) + 4.963375 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8386,10 +8078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 1.271320 0.932868 2.932868 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.271381 0.000000 2.932868 ^ gpio_analog_pol[41] (out) - 2.932868 data arrival time + 9 0.316579 1.058821 0.786225 2.786225 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.059469 0.000000 2.786225 ^ gpio_analog_pol[24] (out) + 2.786225 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8399,13 +8091,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932868 data arrival time + -2.786225 data arrival time --------------------------------------------------------------------------------------------- - 4.817132 slack (MET) + 4.963774 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8414,10 +8106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 1.283255 0.932867 2.932867 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.283365 0.000000 2.932867 ^ gpio_ib_mode_sel[19] (out) - 2.932867 data arrival time + 9 0.320681 1.077392 0.785925 2.785925 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.077557 0.000000 2.785925 ^ gpio_ib_mode_sel[25] (out) + 2.785925 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8427,13 +8119,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932867 data arrival time + -2.785925 data arrival time --------------------------------------------------------------------------------------------- - 4.817132 slack (MET) + 4.964076 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8442,10 +8134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 1.270970 0.932862 2.932862 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.271034 0.000000 2.932862 ^ gpio_dm1[40] (out) - 2.932862 data arrival time + 9 0.315660 1.055748 0.785917 2.785917 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.056528 0.000000 2.785917 ^ gpio_slow_sel[30] (out) + 2.785917 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8455,13 +8147,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932862 data arrival time + -2.785917 data arrival time --------------------------------------------------------------------------------------------- - 4.817138 slack (MET) + 4.964083 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8470,10 +8162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 1.270970 0.932777 2.932777 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.271033 0.000000 2.932777 ^ gpio_analog_en[40] (out) - 2.932777 data arrival time + 9 0.318569 1.070098 0.785710 2.785710 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.070386 0.000000 2.785710 ^ gpio_analog_sel[27] (out) + 2.785710 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8483,13 +8175,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932777 data arrival time + -2.785710 data arrival time --------------------------------------------------------------------------------------------- - 4.817222 slack (MET) + 4.964291 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8498,10 +8190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 1.270970 0.932707 2.932707 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.271032 0.000000 2.932707 ^ gpio_dm0[40] (out) - 2.932707 data arrival time + 9 0.315660 1.055748 0.785337 2.785337 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.056491 0.000000 2.785337 ^ gpio_analog_en[30] (out) + 2.785337 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8511,13 +8203,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932707 data arrival time + -2.785337 data arrival time --------------------------------------------------------------------------------------------- - 4.817293 slack (MET) + 4.964664 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8526,10 +8218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 1.270970 0.932613 2.932613 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.271030 0.000000 2.932613 ^ gpio_analog_pol[40] (out) - 2.932613 data arrival time + 9 0.315660 1.055748 0.785086 2.785086 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.056476 0.000000 2.785086 ^ gpio_dm0[30] (out) + 2.785086 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8539,13 +8231,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932613 data arrival time + -2.785086 data arrival time --------------------------------------------------------------------------------------------- - 4.817387 slack (MET) + 4.964914 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8554,10 +8246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 1.271260 0.932575 2.932575 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.271469 0.000000 2.932575 ^ gpio_vtrip_sel[33] (out) - 2.932575 data arrival time + 9 0.315660 1.055748 0.784712 2.784712 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.056453 0.000000 2.784712 ^ gpio_analog_pol[30] (out) + 2.784712 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8567,13 +8259,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932575 data arrival time + -2.784712 data arrival time --------------------------------------------------------------------------------------------- - 4.817425 slack (MET) + 4.965288 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8582,10 +8274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 1.271320 0.932349 2.932349 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.271373 0.000000 2.932349 ^ gpio_analog_sel[41] (out) - 2.932349 data arrival time + 9 0.318569 1.070098 0.784472 2.784472 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.070341 0.000000 2.784472 ^ gpio_holdover[27] (out) + 2.784472 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8595,13 +8287,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932349 data arrival time + -2.784472 data arrival time --------------------------------------------------------------------------------------------- - 4.817651 slack (MET) + 4.965528 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8610,10 +8302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 1.273169 0.932276 2.932276 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.273454 0.000000 2.932276 ^ gpio_holdover[14] (out) - 2.932276 data arrival time + 9 0.318308 1.069184 0.783205 2.783205 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.069399 0.000000 2.783205 ^ gpio_analog_sel[32] (out) + 2.783205 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8623,13 +8315,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932276 data arrival time + -2.783205 data arrival time --------------------------------------------------------------------------------------------- - 4.817724 slack (MET) + 4.966795 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8638,10 +8330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 1.274413 0.932231 2.932230 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.274562 0.000000 2.932230 ^ gpio_vtrip_sel[43] (out) - 2.932230 data arrival time + 9 0.315952 1.056657 0.782993 2.782993 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.057403 0.000000 2.782993 ^ gpio_slow_sel[34] (out) + 2.782993 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8651,13 +8343,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932230 data arrival time + -2.782993 data arrival time --------------------------------------------------------------------------------------------- - 4.817770 slack (MET) + 4.967007 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8666,10 +8358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 1.271320 0.932207 2.932207 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.271371 0.000000 2.932207 ^ gpio_dm2[41] (out) - 2.932207 data arrival time + 9 0.316579 1.058821 0.782535 2.782535 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.059273 0.000000 2.782535 ^ gpio_analog_sel[24] (out) + 2.782535 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8679,13 +8371,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932207 data arrival time + -2.782535 data arrival time --------------------------------------------------------------------------------------------- - 4.817793 slack (MET) + 4.967465 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8694,10 +8386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 1.281931 0.932148 2.932148 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.282043 0.000000 2.932148 ^ gpio_ib_mode_sel[20] (out) - 2.932148 data arrival time + 9 0.315660 1.055748 0.782430 2.782430 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.056321 0.000000 2.782430 ^ gpio_analog_sel[30] (out) + 2.782430 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8707,13 +8399,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932148 data arrival time + -2.782430 data arrival time --------------------------------------------------------------------------------------------- - 4.817852 slack (MET) + 4.967570 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8722,10 +8414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 1.283381 0.932117 2.932117 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.283472 0.000000 2.932117 ^ gpio_ib_mode_sel[37] (out) - 2.932117 data arrival time + 9 0.320681 1.077392 0.782319 2.782319 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.077471 0.000000 2.782319 ^ gpio_oeb[25] (out) + 2.782319 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8735,13 +8427,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932117 data arrival time + -2.782319 data arrival time --------------------------------------------------------------------------------------------- - 4.817883 slack (MET) + 4.967681 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8750,10 +8442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 1.270970 0.932094 2.932094 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.271023 0.000000 2.932094 ^ gpio_analog_sel[40] (out) - 2.932094 data arrival time + 9 0.315952 1.056657 0.782131 2.782131 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.057348 0.000000 2.782131 ^ gpio_analog_en[34] (out) + 2.782131 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8763,13 +8455,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932094 data arrival time + -2.782131 data arrival time --------------------------------------------------------------------------------------------- - 4.817906 slack (MET) + 4.967869 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8778,10 +8470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 1.271320 0.932042 2.932042 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.271369 0.000000 2.932042 ^ gpio_holdover[41] (out) - 2.932042 data arrival time + 9 0.315952 1.056657 0.782079 2.782079 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.057345 0.000000 2.782079 ^ gpio_dm0[34] (out) + 2.782079 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8791,13 +8483,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932042 data arrival time + -2.782079 data arrival time --------------------------------------------------------------------------------------------- - 4.817958 slack (MET) + 4.967921 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8806,10 +8498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 1.270970 0.931952 2.931952 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.271020 0.000000 2.931952 ^ gpio_dm2[40] (out) - 2.931952 data arrival time + 9 0.315952 1.056657 0.782006 2.782006 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.057341 0.000000 2.782006 ^ gpio_analog_pol[34] (out) + 2.782006 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8819,13 +8511,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931952 data arrival time + -2.782006 data arrival time --------------------------------------------------------------------------------------------- - 4.818048 slack (MET) + 4.967994 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8834,10 +8526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 1.271320 0.931878 2.931878 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.271366 0.000000 2.931878 ^ gpio_out[41] (out) - 2.931878 data arrival time + 9 0.318724 1.065935 0.781960 2.781960 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.066180 0.000000 2.781960 ^ gpio_vtrip_sel[33] (out) + 2.781960 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8847,13 +8539,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931878 data arrival time + -2.781960 data arrival time --------------------------------------------------------------------------------------------- - 4.818122 slack (MET) + 4.968040 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8862,10 +8554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 1.270970 0.931787 2.931787 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.271018 0.000000 2.931787 ^ gpio_holdover[40] (out) - 2.931787 data arrival time + 9 0.318308 1.069184 0.781774 2.781775 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.069355 0.000000 2.781775 ^ gpio_holdover[32] (out) + 2.781775 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8875,13 +8567,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931787 data arrival time + -2.781775 data arrival time --------------------------------------------------------------------------------------------- - 4.818213 slack (MET) + 4.968225 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8890,10 +8582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 1.270970 0.931623 2.931623 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.271016 0.000000 2.931623 ^ gpio_out[40] (out) - 2.931623 data arrival time + 9 0.318569 1.070098 0.781740 2.781740 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.070256 0.000000 2.781740 ^ gpio_vtrip_sel[27] (out) + 2.781740 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8903,13 +8595,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931623 data arrival time + -2.781740 data arrival time --------------------------------------------------------------------------------------------- - 4.818377 slack (MET) + 4.968260 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8918,10 +8610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 1.273169 0.931416 2.931416 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.273425 0.000000 2.931416 ^ gpio_out[14] (out) - 2.931416 data arrival time + 9 0.318724 1.065935 0.781668 2.781668 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.066170 0.000000 2.781668 ^ gpio_ib_mode_sel[33] (out) + 2.781668 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8931,13 +8623,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931416 data arrival time + -2.781668 data arrival time --------------------------------------------------------------------------------------------- - 4.818584 slack (MET) + 4.968332 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8946,10 +8638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 1.271320 0.931305 2.931305 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.271359 0.000000 2.931305 ^ gpio_vtrip_sel[41] (out) - 2.931305 data arrival time + 9 0.315952 1.056657 0.781593 2.781593 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.057317 0.000000 2.781593 ^ gpio_analog_sel[34] (out) + 2.781593 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8959,13 +8651,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931305 data arrival time + -2.781593 data arrival time --------------------------------------------------------------------------------------------- - 4.818695 slack (MET) + 4.968407 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8974,10 +8666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 1.271320 0.931069 2.931069 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.271356 0.000000 2.931069 ^ gpio_ib_mode_sel[41] (out) - 2.931069 data arrival time + 9 0.315952 1.056657 0.781355 2.781355 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.057303 0.000000 2.781355 ^ gpio_holdover[34] (out) + 2.781355 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8987,13 +8679,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931069 data arrival time + -2.781355 data arrival time --------------------------------------------------------------------------------------------- - 4.818930 slack (MET) + 4.968645 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9002,10 +8694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 1.270970 0.931051 2.931051 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.271008 0.000000 2.931051 ^ gpio_vtrip_sel[40] (out) - 2.931051 data arrival time + 9 0.318308 1.069184 0.781272 2.781272 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.069340 0.000000 2.781272 ^ gpio_vtrip_sel[32] (out) + 2.781272 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9015,13 +8707,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931051 data arrival time + -2.781272 data arrival time --------------------------------------------------------------------------------------------- - 4.818949 slack (MET) + 4.968728 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9030,10 +8722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 1.273232 0.930946 2.930946 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.273411 0.000000 2.930946 ^ gpio_vtrip_sel[30] (out) - 2.930946 data arrival time + 9 0.318308 1.069184 0.781104 2.781104 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.069336 0.000000 2.781104 ^ gpio_ib_mode_sel[32] (out) + 2.781104 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9043,13 +8735,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930946 data arrival time + -2.781104 data arrival time --------------------------------------------------------------------------------------------- - 4.819054 slack (MET) + 4.968895 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9058,10 +8750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 1.264974 0.930843 2.930843 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.265487 0.000000 2.930843 ^ gpio_holdover[13] (out) - 2.930843 data arrival time + 9 0.319499 1.073286 0.781071 2.781070 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.073382 0.000000 2.781070 ^ gpio_oeb[28] (out) + 2.781070 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9071,13 +8763,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930843 data arrival time + -2.781070 data arrival time --------------------------------------------------------------------------------------------- - 4.819157 slack (MET) + 4.968929 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9086,10 +8778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 1.271770 0.930847 2.930847 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.271950 0.000000 2.930847 ^ gpio_ib_mode_sel[28] (out) - 2.930847 data arrival time + 9 0.315952 1.056657 0.780870 2.780870 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.057276 0.000000 2.780870 ^ gpio_vtrip_sel[34] (out) + 2.780870 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9099,13 +8791,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930847 data arrival time + -2.780870 data arrival time --------------------------------------------------------------------------------------------- - 4.819153 slack (MET) + 4.969130 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9114,10 +8806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 1.270970 0.930815 2.930815 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.271005 0.000000 2.930815 ^ gpio_ib_mode_sel[40] (out) - 2.930815 data arrival time + 9 0.318569 1.070098 0.780856 2.780856 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.070233 0.000000 2.780856 ^ gpio_ib_mode_sel[27] (out) + 2.780856 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9127,13 +8819,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930815 data arrival time + -2.780856 data arrival time --------------------------------------------------------------------------------------------- - 4.819185 slack (MET) + 4.969143 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9142,10 +8834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 1.273232 0.930743 2.930743 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.273406 0.000000 2.930743 ^ gpio_ib_mode_sel[30] (out) - 2.930743 data arrival time + 9 0.319499 1.073286 0.780587 2.780587 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.073372 0.000000 2.780587 ^ gpio_vtrip_sel[28] (out) + 2.780587 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9155,13 +8847,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930743 data arrival time + -2.780587 data arrival time --------------------------------------------------------------------------------------------- - 4.819257 slack (MET) + 4.969413 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9170,10 +8862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 1.270707 0.930586 2.930586 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.270933 0.000000 2.930586 ^ gpio_vtrip_sel[24] (out) - 2.930586 data arrival time + 9 0.319499 1.073286 0.780384 2.780385 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.073368 0.000000 2.780385 ^ gpio_ib_mode_sel[28] (out) + 2.780385 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9183,13 +8875,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930586 data arrival time + -2.780385 data arrival time --------------------------------------------------------------------------------------------- - 4.819414 slack (MET) + 4.969615 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9198,10 +8890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 1.274413 0.930271 2.930271 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.274517 0.000000 2.930271 ^ gpio_ib_mode_sel[43] (out) - 2.930271 data arrival time + 9 0.316579 1.058821 0.779312 2.779311 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.059133 0.000000 2.779311 ^ gpio_holdover[24] (out) + 2.779311 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9211,13 +8903,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930271 data arrival time + -2.779311 data arrival time --------------------------------------------------------------------------------------------- - 4.819729 slack (MET) + 4.970688 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9226,10 +8918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 1.280252 0.930225 2.930225 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.280354 0.000000 2.930225 ^ gpio_ib_mode_sel[36] (out) - 2.930225 data arrival time + 9 0.312970 1.046678 0.778930 2.778930 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.047739 0.000000 2.778930 ^ gpio_slow_sel[5] (out) + 2.778930 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9239,13 +8931,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930225 data arrival time + -2.778930 data arrival time --------------------------------------------------------------------------------------------- - 4.819775 slack (MET) + 4.971069 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9254,10 +8946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 1.278334 0.930205 2.930205 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.278462 0.000000 2.930205 ^ gpio_vtrip_sel[23] (out) - 2.930205 data arrival time + 9 0.315952 1.056657 0.778315 2.778315 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.057141 0.000000 2.778315 ^ gpio_ib_mode_sel[34] (out) + 2.778315 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9267,13 +8959,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930205 data arrival time + -2.778315 data arrival time --------------------------------------------------------------------------------------------- - 4.819795 slack (MET) + 4.971685 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9282,10 +8974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 1.277989 0.930039 2.930039 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.278071 0.000000 2.930039 ^ gpio_vtrip_sel[0] (out) - 2.930039 data arrival time + 9 0.312970 1.046678 0.778304 2.778304 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.047693 0.000000 2.778304 ^ gpio_analog_en[5] (out) + 2.778304 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9295,13 +8987,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930039 data arrival time + -2.778304 data arrival time --------------------------------------------------------------------------------------------- - 4.819962 slack (MET) + 4.971696 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9310,10 +9002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 1.279679 0.929991 2.929991 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.279780 0.000000 2.929991 ^ gpio_ib_mode_sel[34] (out) - 2.929991 data arrival time + 9 0.318308 1.069184 0.778245 2.778245 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.069268 0.000000 2.778245 ^ gpio_oeb[32] (out) + 2.778245 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9323,13 +9015,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929991 data arrival time + -2.778245 data arrival time --------------------------------------------------------------------------------------------- - 4.820009 slack (MET) + 4.971755 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9338,10 +9030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 1.264974 0.929985 2.929985 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.265448 0.000000 2.929985 ^ gpio_out[13] (out) - 2.929985 data arrival time + 9 0.312970 1.046678 0.778204 2.778204 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.047686 0.000000 2.778204 ^ gpio_dm0[5] (out) + 2.778204 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9351,13 +9043,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929985 data arrival time + -2.778204 data arrival time --------------------------------------------------------------------------------------------- - 4.820015 slack (MET) + 4.971797 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9366,10 +9058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 1.275453 0.929818 2.929818 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.275491 0.000000 2.929818 ^ gpio_vtrip_sel[38] (out) - 2.929818 data arrival time + 9 0.313716 1.054115 0.777850 2.777850 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.054647 0.000000 2.777850 ^ gpio_slow_sel[8] (out) + 2.777850 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9379,13 +9071,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929818 data arrival time + -2.777850 data arrival time --------------------------------------------------------------------------------------------- - 4.820182 slack (MET) + 4.972150 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9394,10 +9086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 1.277989 0.929598 2.929598 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.278063 0.000000 2.929598 ^ gpio_ib_mode_sel[0] (out) - 2.929598 data arrival time + 9 0.313716 1.054115 0.777723 2.777723 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.054640 0.000000 2.777723 ^ gpio_analog_en[8] (out) + 2.777723 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9407,13 +9099,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929598 data arrival time + -2.777723 data arrival time --------------------------------------------------------------------------------------------- - 4.820402 slack (MET) + 4.972277 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9422,10 +9114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 1.275453 0.929582 2.929582 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.275488 0.000000 2.929582 ^ gpio_ib_mode_sel[38] (out) - 2.929582 data arrival time + 9 0.312293 1.044510 0.777662 2.777662 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.045352 0.000000 2.777662 ^ gpio_slow_sel[1] (out) + 2.777662 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9435,13 +9127,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929582 data arrival time + -2.777662 data arrival time --------------------------------------------------------------------------------------------- - 4.820418 slack (MET) + 4.972338 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9450,10 +9142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 1.270707 0.929342 2.929342 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.270897 0.000000 2.929342 ^ gpio_ib_mode_sel[24] (out) - 2.929342 data arrival time + 9 0.313848 1.054240 0.777552 2.777552 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.054659 0.000000 2.777552 ^ gpio_slow_sel[10] (out) + 2.777552 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9463,13 +9155,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929342 data arrival time + -2.777552 data arrival time --------------------------------------------------------------------------------------------- - 4.820658 slack (MET) + 4.972448 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9478,10 +9170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 1.276279 0.929177 2.929178 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.276402 0.000000 2.929178 ^ gpio_vtrip_sel[18] (out) - 2.929178 data arrival time + 9 0.314889 1.057520 0.777300 2.777300 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.057780 0.000000 2.777300 ^ gpio_slow_sel[3] (out) + 2.777300 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9491,13 +9183,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929178 data arrival time + -2.777300 data arrival time --------------------------------------------------------------------------------------------- - 4.820823 slack (MET) + 4.972700 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9506,10 +9198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 1.278334 0.929012 2.929012 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.278436 0.000000 2.929012 ^ gpio_ib_mode_sel[23] (out) - 2.929012 data arrival time + 9 0.315761 1.059185 0.777197 2.777197 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.059248 0.000000 2.777197 ^ gpio_analog_pol[2] (out) + 2.777197 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9519,13 +9211,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929012 data arrival time + -2.777197 data arrival time --------------------------------------------------------------------------------------------- - 4.820988 slack (MET) + 4.972803 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9534,10 +9226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 1.273169 0.928415 2.928415 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.273337 0.000000 2.928415 ^ gpio_vtrip_sel[14] (out) - 2.928415 data arrival time + 9 0.314889 1.057520 0.777184 2.777184 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.057776 0.000000 2.777184 ^ gpio_analog_en[3] (out) + 2.777184 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9547,13 +9239,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928415 data arrival time + -2.777184 data arrival time --------------------------------------------------------------------------------------------- - 4.821585 slack (MET) + 4.972816 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9562,10 +9254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 1.271260 0.928258 2.928258 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.271362 0.000000 2.928258 ^ gpio_ib_mode_sel[33] (out) - 2.928258 data arrival time + 9 0.314889 1.057520 0.777135 2.777135 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.057774 0.000000 2.777135 ^ gpio_dm0[3] (out) + 2.777135 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9575,13 +9267,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928258 data arrival time + -2.777135 data arrival time --------------------------------------------------------------------------------------------- - 4.821742 slack (MET) + 4.972865 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9590,10 +9282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 1.283115 0.928199 2.928199 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.283593 0.000000 2.928199 ^ gpio_ib_mode_sel[25] (out) - 2.928199 data arrival time + 9 0.315660 1.055748 0.777123 2.777123 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.056071 0.000000 2.777123 ^ gpio_holdover[30] (out) + 2.777123 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9603,13 +9295,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928199 data arrival time + -2.777123 data arrival time --------------------------------------------------------------------------------------------- - 4.821801 slack (MET) + 4.972878 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9618,10 +9310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 1.276279 0.927982 2.927982 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.276377 0.000000 2.927982 ^ gpio_ib_mode_sel[18] (out) - 2.927982 data arrival time + 9 0.314889 1.057520 0.777065 2.777065 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.057772 0.000000 2.777065 ^ gpio_analog_pol[3] (out) + 2.777065 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9631,13 +9323,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927982 data arrival time + -2.777065 data arrival time --------------------------------------------------------------------------------------------- - 4.822018 slack (MET) + 4.972935 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9646,10 +9338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 1.271770 0.927578 2.927577 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.271872 0.000000 2.927577 ^ gpio_vtrip_sel[28] (out) - 2.927577 data arrival time + 9 0.313716 1.054115 0.776779 2.776779 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.054593 0.000000 2.776779 ^ gpio_dm0[8] (out) + 2.776779 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9659,13 +9351,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927577 data arrival time + -2.776779 data arrival time --------------------------------------------------------------------------------------------- - 4.822423 slack (MET) + 4.973221 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9674,10 +9366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 1.273683 0.926837 2.926837 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.273809 0.000000 2.926837 ^ gpio_vtrip_sel[16] (out) - 2.926837 data arrival time + 9 0.313716 1.054115 0.776700 2.776700 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.054589 0.000000 2.776700 ^ gpio_analog_pol[8] (out) + 2.776700 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9687,13 +9379,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.926837 data arrival time + -2.776700 data arrival time --------------------------------------------------------------------------------------------- - 4.823164 slack (MET) + 4.973300 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9702,10 +9394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 1.274152 0.926830 2.926830 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.274267 0.000000 2.926830 ^ gpio_vtrip_sel[17] (out) - 2.926830 data arrival time + 9 0.313502 1.053326 0.776661 2.776660 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.053801 0.000000 2.776660 ^ gpio_slow_sel[7] (out) + 2.776660 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9715,13 +9407,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.926830 data arrival time + -2.776660 data arrival time --------------------------------------------------------------------------------------------- - 4.823170 slack (MET) + 4.973339 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9730,10 +9422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 1.273683 0.925642 2.925642 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.273783 0.000000 2.925642 ^ gpio_ib_mode_sel[16] (out) - 2.925642 data arrival time + 9 0.315761 1.059185 0.776509 2.776509 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.059237 0.000000 2.776509 ^ gpio_dm0[2] (out) + 2.776509 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9743,13 +9435,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.925642 data arrival time + -2.776509 data arrival time --------------------------------------------------------------------------------------------- - 4.824358 slack (MET) + 4.973491 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9758,10 +9450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 1.274152 0.925637 2.925637 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.274243 0.000000 2.925637 ^ gpio_ib_mode_sel[17] (out) - 2.925637 data arrival time + 9 0.313848 1.054240 0.776406 2.776406 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.054607 0.000000 2.776406 ^ gpio_analog_en[10] (out) + 2.776406 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9771,13 +9463,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.925637 data arrival time + -2.776406 data arrival time --------------------------------------------------------------------------------------------- - 4.824363 slack (MET) + 4.973594 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9786,10 +9478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 1.264974 0.924012 2.924011 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.265220 0.000000 2.924011 ^ gpio_vtrip_sel[13] (out) - 2.924011 data arrival time + 9 0.315761 1.059185 0.776374 2.776374 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.059235 0.000000 2.776374 ^ gpio_slow_sel[2] (out) + 2.776374 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9799,13 +9491,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.924011 data arrival time + -2.776374 data arrival time --------------------------------------------------------------------------------------------- - 4.825989 slack (MET) + 4.973626 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9814,10 +9506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 1.273169 0.923897 2.923897 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.273240 0.000000 2.923897 ^ gpio_ib_mode_sel[14] (out) - 2.923897 data arrival time + 9 0.312293 1.044510 0.776357 2.776356 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.045268 0.000000 2.776356 ^ gpio_analog_en[1] (out) + 2.776356 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9827,13 +9519,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.923897 data arrival time + -2.776356 data arrival time --------------------------------------------------------------------------------------------- - 4.826103 slack (MET) + 4.973643 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9842,10 +9534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 1.264974 0.923682 2.923682 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.265209 0.000000 2.923682 ^ gpio_ib_mode_sel[13] (out) - 2.923682 data arrival time + 9 0.312970 1.046678 0.776331 2.776331 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.047555 0.000000 2.776331 ^ gpio_analog_pol[5] (out) + 2.776331 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9855,13 +9547,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.923682 data arrival time + -2.776331 data arrival time --------------------------------------------------------------------------------------------- - 4.826318 slack (MET) + 4.973669 slack (MET) Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9870,10 +9562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 1.047755 0.780600 2.780600 ^ gpio_loopback_zero[2] (in) + 9 0.315761 1.059185 0.776262 2.776262 ^ gpio_loopback_zero[2] (in) gpio_loopback_zero[2] (net) - 1.048842 0.000000 2.780600 ^ gpio_slow_sel[2] (out) - 2.780600 data arrival time + 1.059233 0.000000 2.776262 ^ gpio_analog_en[2] (out) + 2.776262 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9883,13 +9575,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.780600 data arrival time + -2.776262 data arrival time --------------------------------------------------------------------------------------------- - 4.969400 slack (MET) + 4.973739 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9898,10 +9590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 1.061140 0.780153 2.780153 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.061495 0.000000 2.780153 ^ gpio_analog_en[12] (out) - 2.780153 data arrival time + 9 0.313848 1.054240 0.776056 2.776056 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.054592 0.000000 2.776056 ^ gpio_dm0[10] (out) + 2.776056 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9911,13 +9603,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.780153 data arrival time + -2.776056 data arrival time --------------------------------------------------------------------------------------------- - 4.969847 slack (MET) + 4.973944 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9926,10 +9618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 1.047755 0.780028 2.780028 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.048799 0.000000 2.780028 ^ gpio_analog_en[2] (out) - 2.780028 data arrival time + 9 0.313848 1.054240 0.775985 2.775985 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.054590 0.000000 2.775985 ^ gpio_analog_pol[10] (out) + 2.775985 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9939,13 +9631,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.780028 data arrival time + -2.775985 data arrival time --------------------------------------------------------------------------------------------- - 4.969972 slack (MET) + 4.974015 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9954,10 +9646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 1.061140 0.779707 2.779707 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.061476 0.000000 2.779707 ^ gpio_slow_sel[12] (out) - 2.779707 data arrival time + 9 0.312506 1.050153 0.775989 2.775989 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.050776 0.000000 2.775989 ^ gpio_slow_sel[6] (out) + 2.775989 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9967,13 +9659,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.779707 data arrival time + -2.775989 data arrival time --------------------------------------------------------------------------------------------- - 4.970293 slack (MET) + 4.974011 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9982,10 +9674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 1.061140 0.779519 2.779519 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.061469 0.000000 2.779519 ^ gpio_dm0[12] (out) - 2.779519 data arrival time + 9 0.318724 1.065935 0.775973 2.775973 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.066017 0.000000 2.775973 ^ gpio_oeb[33] (out) + 2.775973 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9995,13 +9687,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.779519 data arrival time + -2.775973 data arrival time --------------------------------------------------------------------------------------------- - 4.970481 slack (MET) + 4.974027 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10010,10 +9702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 1.061140 0.779457 2.779457 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.061466 0.000000 2.779457 ^ gpio_analog_pol[12] (out) - 2.779457 data arrival time + 9 0.313502 1.053326 0.775876 2.775876 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.053763 0.000000 2.775876 ^ gpio_analog_en[7] (out) + 2.775876 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10023,13 +9715,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.779457 data arrival time + -2.775876 data arrival time --------------------------------------------------------------------------------------------- - 4.970542 slack (MET) + 4.974124 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10038,10 +9730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 1.047755 0.779036 2.779036 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.048727 0.000000 2.779036 ^ gpio_dm0[2] (out) - 2.779036 data arrival time + 9 0.318569 1.070098 0.775723 2.775723 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.070134 0.000000 2.775723 ^ gpio_oeb[27] (out) + 2.775723 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10051,13 +9743,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.779036 data arrival time + -2.775723 data arrival time --------------------------------------------------------------------------------------------- - 4.970964 slack (MET) + 4.974277 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10066,10 +9758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 1.061140 0.779017 2.779017 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.061449 0.000000 2.779017 ^ gpio_analog_sel[12] (out) - 2.779017 data arrival time + 9 0.315761 1.059185 0.775671 2.775671 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.059224 0.000000 2.775671 ^ gpio_analog_sel[2] (out) + 2.775671 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10079,13 +9771,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.779017 data arrival time + -2.775671 data arrival time --------------------------------------------------------------------------------------------- - 4.970983 slack (MET) + 4.974329 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10094,10 +9786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 1.046678 0.778930 2.778930 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.047739 0.000000 2.778930 ^ gpio_slow_sel[5] (out) - 2.778930 data arrival time + 9 0.313502 1.053326 0.775622 2.775622 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.053751 0.000000 2.775622 ^ gpio_dm0[7] (out) + 2.775622 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10107,13 +9799,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.778930 data arrival time + -2.775622 data arrival time --------------------------------------------------------------------------------------------- - 4.971069 slack (MET) + 4.974379 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10122,10 +9814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 1.061140 0.778795 2.778795 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.061440 0.000000 2.778795 ^ gpio_holdover[12] (out) - 2.778795 data arrival time + 9 0.312293 1.044510 0.775561 2.775561 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.045219 0.000000 2.775561 ^ gpio_analog_pol[1] (out) + 2.775561 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10135,13 +9827,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.778795 data arrival time + -2.775561 data arrival time --------------------------------------------------------------------------------------------- - 4.971205 slack (MET) + 4.974439 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10150,10 +9842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 1.046678 0.778304 2.778304 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.047693 0.000000 2.778304 ^ gpio_analog_en[5] (out) - 2.778304 data arrival time + 9 0.313848 1.054240 0.775545 2.775545 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.054571 0.000000 2.775545 ^ gpio_analog_sel[10] (out) + 2.775545 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10163,13 +9855,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.778304 data arrival time + -2.775545 data arrival time --------------------------------------------------------------------------------------------- - 4.971696 slack (MET) + 4.974455 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10178,10 +9870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 1.061140 0.778276 2.778276 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.061420 0.000000 2.778276 ^ gpio_vtrip_sel[12] (out) - 2.778276 data arrival time + 9 0.315952 1.056657 0.775452 2.775452 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.057010 0.000000 2.775452 ^ gpio_oeb[34] (out) + 2.775452 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10191,13 +9883,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.778276 data arrival time + -2.775452 data arrival time --------------------------------------------------------------------------------------------- - 4.971724 slack (MET) + 4.974548 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10206,10 +9898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 1.046678 0.778204 2.778204 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.047686 0.000000 2.778204 ^ gpio_dm0[5] (out) - 2.778204 data arrival time + 9 0.315761 1.059185 0.775442 2.775442 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.059221 0.000000 2.775442 ^ gpio_holdover[2] (out) + 2.775442 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10219,13 +9911,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.778204 data arrival time + -2.775442 data arrival time --------------------------------------------------------------------------------------------- - 4.971797 slack (MET) + 4.974558 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10234,10 +9926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 1.054771 0.777947 2.777947 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.055189 0.000000 2.777947 ^ gpio_slow_sel[10] (out) - 2.777947 data arrival time + 9 0.312506 1.050153 0.775415 2.775415 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.050742 0.000000 2.775415 ^ gpio_analog_en[6] (out) + 2.775415 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10247,13 +9939,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.777947 data arrival time + -2.775415 data arrival time --------------------------------------------------------------------------------------------- - 4.972053 slack (MET) + 4.974585 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10262,10 +9954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 1.054115 0.777850 2.777850 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.054647 0.000000 2.777850 ^ gpio_slow_sel[8] (out) - 2.777850 data arrival time + 9 0.313502 1.053326 0.775244 2.775244 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.053734 0.000000 2.775244 ^ gpio_analog_pol[7] (out) + 2.775244 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10275,13 +9967,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.777850 data arrival time + -2.775244 data arrival time --------------------------------------------------------------------------------------------- - 4.972150 slack (MET) + 4.974756 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10290,10 +9982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 1.054115 0.777723 2.777723 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.054640 0.000000 2.777723 ^ gpio_analog_en[8] (out) - 2.777723 data arrival time + 9 0.312293 1.044510 0.775236 2.775236 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.045200 0.000000 2.775236 ^ gpio_inp_dis[1] (out) + 2.775236 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10303,13 +9995,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.777723 data arrival time + -2.775236 data arrival time --------------------------------------------------------------------------------------------- - 4.972277 slack (MET) + 4.974764 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10318,10 +10010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 1.044510 0.777662 2.777662 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.045352 0.000000 2.777662 ^ gpio_slow_sel[1] (out) - 2.777662 data arrival time + 9 0.315042 1.056699 0.775213 2.775213 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.056753 0.000000 2.775213 ^ gpio_slow_sel[9] (out) + 2.775213 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10331,13 +10023,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.777662 data arrival time + -2.775213 data arrival time --------------------------------------------------------------------------------------------- - 4.972338 slack (MET) + 4.974787 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10346,10 +10038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 1.060391 0.777353 2.777353 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.060434 0.000000 2.777353 ^ gpio_slow_sel[11] (out) - 2.777353 data arrival time + 9 0.312506 1.050153 0.775165 2.775166 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.050728 0.000000 2.775166 ^ gpio_dm0[6] (out) + 2.775166 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10359,13 +10051,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.777353 data arrival time + -2.775166 data arrival time --------------------------------------------------------------------------------------------- - 4.972647 slack (MET) + 4.974834 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10374,10 +10066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 1.057520 0.777300 2.777300 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.057780 0.000000 2.777300 ^ gpio_slow_sel[3] (out) - 2.777300 data arrival time + 9 0.316579 1.058821 0.775132 2.775131 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.058990 0.000000 2.775131 ^ gpio_vtrip_sel[24] (out) + 2.775131 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10387,13 +10079,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.777300 data arrival time + -2.775131 data arrival time --------------------------------------------------------------------------------------------- - 4.972700 slack (MET) + 4.974869 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10402,10 +10094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 1.060391 0.777225 2.777225 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.060432 0.000000 2.777225 ^ gpio_analog_en[11] (out) - 2.777225 data arrival time + 9 0.314889 1.057520 0.775105 2.775105 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.057707 0.000000 2.775105 ^ gpio_analog_sel[3] (out) + 2.775105 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10415,13 +10107,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.777225 data arrival time + -2.775105 data arrival time --------------------------------------------------------------------------------------------- - 4.972775 slack (MET) + 4.974895 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10430,10 +10122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 1.057520 0.777184 2.777184 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.057776 0.000000 2.777184 ^ gpio_analog_en[3] (out) - 2.777184 data arrival time + 9 0.316579 1.058821 0.775065 2.775065 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.058988 0.000000 2.775065 ^ gpio_oeb[24] (out) + 2.775065 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10443,13 +10135,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.777184 data arrival time + -2.775065 data arrival time --------------------------------------------------------------------------------------------- - 4.972816 slack (MET) + 4.974935 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10458,10 +10150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 1.047755 0.777188 2.777188 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.048600 0.000000 2.777188 ^ gpio_analog_pol[2] (out) - 2.777188 data arrival time + 9 0.316579 1.058821 0.774966 2.774966 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.058985 0.000000 2.774966 ^ gpio_ib_mode_sel[24] (out) + 2.774966 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10471,13 +10163,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.777188 data arrival time + -2.774966 data arrival time --------------------------------------------------------------------------------------------- - 4.972812 slack (MET) + 4.975034 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10486,10 +10178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 1.060391 0.777176 2.777176 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.060431 0.000000 2.777176 ^ gpio_dm0[11] (out) - 2.777176 data arrival time + 9 0.313625 1.053806 0.774940 2.774940 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.054202 0.000000 2.774940 ^ gpio_slow_sel[4] (out) + 2.774940 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10499,13 +10191,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.777176 data arrival time + -2.774940 data arrival time --------------------------------------------------------------------------------------------- - 4.972824 slack (MET) + 4.975060 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10514,10 +10206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 1.057520 0.777135 2.777135 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.057774 0.000000 2.777135 ^ gpio_dm0[3] (out) - 2.777135 data arrival time + 9 0.315761 1.059185 0.774939 2.774940 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.059215 0.000000 2.774940 ^ gpio_vtrip_sel[2] (out) + 2.774940 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10527,13 +10219,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.777135 data arrival time + -2.774940 data arrival time --------------------------------------------------------------------------------------------- - 4.972865 slack (MET) + 4.975060 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10542,10 +10234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 1.060391 0.777105 2.777105 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.060430 0.000000 2.777105 ^ gpio_analog_pol[11] (out) - 2.777105 data arrival time + 9 0.313625 1.053806 0.774828 2.774828 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.054197 0.000000 2.774828 ^ gpio_analog_en[4] (out) + 2.774828 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10555,13 +10247,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.777105 data arrival time + -2.774828 data arrival time --------------------------------------------------------------------------------------------- - 4.972895 slack (MET) + 4.975172 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10570,10 +10262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 1.057520 0.777065 2.777065 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.057772 0.000000 2.777065 ^ gpio_analog_pol[3] (out) - 2.777065 data arrival time + 9 0.312506 1.050153 0.774793 2.774793 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.050708 0.000000 2.774793 ^ gpio_analog_pol[6] (out) + 2.774793 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10583,13 +10275,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.777065 data arrival time + -2.774793 data arrival time --------------------------------------------------------------------------------------------- - 4.972935 slack (MET) + 4.975207 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10598,10 +10290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 1.054771 0.776801 2.776801 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.055138 0.000000 2.776801 ^ gpio_analog_en[10] (out) - 2.776801 data arrival time + 9 0.313625 1.053806 0.774777 2.774777 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.054195 0.000000 2.774777 ^ gpio_dm0[4] (out) + 2.774777 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10611,13 +10303,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.776801 data arrival time + -2.774777 data arrival time --------------------------------------------------------------------------------------------- - 4.973199 slack (MET) + 4.975223 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10626,10 +10318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 1.054115 0.776779 2.776779 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.054593 0.000000 2.776779 ^ gpio_dm0[8] (out) - 2.776779 data arrival time + 9 0.315761 1.059185 0.774771 2.774771 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.059213 0.000000 2.774771 ^ gpio_ib_mode_sel[2] (out) + 2.774771 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10639,13 +10331,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.776779 data arrival time + -2.774771 data arrival time --------------------------------------------------------------------------------------------- - 4.973221 slack (MET) + 4.975229 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10654,10 +10346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 1.054115 0.776700 2.776700 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.054589 0.000000 2.776700 ^ gpio_analog_pol[8] (out) - 2.776700 data arrival time + 9 0.313625 1.053806 0.774703 2.774703 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.054192 0.000000 2.774703 ^ gpio_analog_pol[4] (out) + 2.774703 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10667,13 +10359,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.776700 data arrival time + -2.774703 data arrival time --------------------------------------------------------------------------------------------- - 4.973300 slack (MET) + 4.975297 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10682,10 +10374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 1.060391 0.776677 2.776677 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.060425 0.000000 2.776677 ^ gpio_analog_sel[11] (out) - 2.776677 data arrival time + 9 0.315761 1.059185 0.774580 2.774580 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.059211 0.000000 2.774580 ^ gpio_oeb[2] (out) + 2.774580 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10695,13 +10387,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.776677 data arrival time + -2.774580 data arrival time --------------------------------------------------------------------------------------------- - 4.973323 slack (MET) + 4.975420 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10710,10 +10402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 1.053326 0.776661 2.776660 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.053801 0.000000 2.776660 ^ gpio_slow_sel[7] (out) - 2.776660 data arrival time + 9 0.315042 1.056699 0.774495 2.774495 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.056742 0.000000 2.774495 ^ gpio_analog_en[9] (out) + 2.774495 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10723,13 +10415,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.776660 data arrival time + -2.774495 data arrival time --------------------------------------------------------------------------------------------- - 4.973339 slack (MET) + 4.975504 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10738,10 +10430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 1.054771 0.776451 2.776451 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.055123 0.000000 2.776451 ^ gpio_dm0[10] (out) - 2.776451 data arrival time + 9 0.315042 1.056699 0.774439 2.774439 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.056741 0.000000 2.774439 ^ gpio_dm0[9] (out) + 2.774439 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10751,13 +10443,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.776451 data arrival time + -2.774439 data arrival time --------------------------------------------------------------------------------------------- - 4.973549 slack (MET) + 4.975561 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10766,10 +10458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 1.060391 0.776445 2.776445 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.060422 0.000000 2.776445 ^ gpio_holdover[11] (out) - 2.776445 data arrival time + 9 0.313535 1.053375 0.774407 2.774407 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.053727 0.000000 2.774407 ^ gpio_analog_en[12] (out) + 2.774407 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10779,13 +10471,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.776445 data arrival time + -2.774407 data arrival time --------------------------------------------------------------------------------------------- - 4.973555 slack (MET) + 4.975593 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10794,10 +10486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 1.054771 0.776380 2.776380 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.055120 0.000000 2.776380 ^ gpio_analog_pol[10] (out) - 2.776380 data arrival time + 9 0.315042 1.056699 0.774357 2.774358 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.056740 0.000000 2.774358 ^ gpio_analog_pol[9] (out) + 2.774358 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10807,13 +10499,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.776380 data arrival time + -2.774358 data arrival time --------------------------------------------------------------------------------------------- - 4.973620 slack (MET) + 4.975642 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10822,10 +10514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 1.044510 0.776357 2.776356 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.045268 0.000000 2.776356 ^ gpio_analog_en[1] (out) - 2.776356 data arrival time + 9 0.313625 1.053806 0.774288 2.774288 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.054174 0.000000 2.774288 ^ gpio_analog_sel[4] (out) + 2.774288 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10835,13 +10527,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.776356 data arrival time + -2.774288 data arrival time --------------------------------------------------------------------------------------------- - 4.973643 slack (MET) + 4.975711 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10850,10 +10542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 1.046678 0.776331 2.776331 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.047555 0.000000 2.776331 ^ gpio_analog_pol[5] (out) - 2.776331 data arrival time + 9 0.313625 1.053806 0.774048 2.774048 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.054163 0.000000 2.774048 ^ gpio_holdover[4] (out) + 2.774048 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10863,13 +10555,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.776331 data arrival time + -2.774048 data arrival time --------------------------------------------------------------------------------------------- - 4.973669 slack (MET) + 4.975951 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10878,10 +10570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 1.050153 0.775989 2.775989 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.050776 0.000000 2.775989 ^ gpio_slow_sel[6] (out) - 2.775989 data arrival time + 9 0.313535 1.053375 0.773948 2.773948 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.053708 0.000000 2.773948 ^ gpio_slow_sel[12] (out) + 2.773948 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10891,13 +10583,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.775989 data arrival time + -2.773948 data arrival time --------------------------------------------------------------------------------------------- - 4.974011 slack (MET) + 4.976052 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10906,10 +10598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 1.054771 0.775940 2.775940 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.055102 0.000000 2.775940 ^ gpio_analog_sel[10] (out) - 2.775940 data arrival time + 9 0.315042 1.056699 0.773900 2.773900 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.056733 0.000000 2.773900 ^ gpio_analog_sel[9] (out) + 2.773900 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10919,13 +10611,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.775940 data arrival time + -2.773900 data arrival time --------------------------------------------------------------------------------------------- - 4.974060 slack (MET) + 4.976100 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10934,10 +10626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 1.060391 0.775937 2.775937 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.060416 0.000000 2.775937 ^ gpio_vtrip_sel[11] (out) - 2.775937 data arrival time + 9 0.313716 1.054115 0.773882 2.773882 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.054461 0.000000 2.773882 ^ gpio_analog_sel[8] (out) + 2.773882 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10947,13 +10639,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.775937 data arrival time + -2.773882 data arrival time --------------------------------------------------------------------------------------------- - 4.974063 slack (MET) + 4.976118 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10962,10 +10654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 1.053326 0.775876 2.775876 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.053763 0.000000 2.775876 ^ gpio_analog_en[7] (out) - 2.775876 data arrival time + 9 0.313535 1.053375 0.773773 2.773773 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.053700 0.000000 2.773773 ^ gpio_dm0[12] (out) + 2.773773 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10975,13 +10667,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.775876 data arrival time + -2.773773 data arrival time --------------------------------------------------------------------------------------------- - 4.974124 slack (MET) + 4.976227 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10990,10 +10682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 1.060391 0.775767 2.775767 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.060414 0.000000 2.775767 ^ gpio_ib_mode_sel[11] (out) - 2.775767 data arrival time + 9 0.313535 1.053375 0.773712 2.773712 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.053698 0.000000 2.773712 ^ gpio_analog_pol[12] (out) + 2.773712 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11003,13 +10695,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.775767 data arrival time + -2.773712 data arrival time --------------------------------------------------------------------------------------------- - 4.974233 slack (MET) + 4.976288 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11018,10 +10710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 1.061140 0.775741 2.775741 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.061334 0.000000 2.775741 ^ gpio_ib_mode_sel[12] (out) - 2.775741 data arrival time + 9 0.314889 1.057520 0.773653 2.773653 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.057665 0.000000 2.773653 ^ gpio_holdover[3] (out) + 2.773653 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11031,13 +10723,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.775741 data arrival time + -2.773653 data arrival time --------------------------------------------------------------------------------------------- - 4.974259 slack (MET) + 4.976347 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11046,10 +10738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 1.053326 0.775622 2.775622 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.053751 0.000000 2.775622 ^ gpio_dm0[7] (out) - 2.775622 data arrival time + 9 0.315042 1.056699 0.773634 2.773634 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.056730 0.000000 2.773634 ^ gpio_holdover[9] (out) + 2.773634 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11059,13 +10751,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.775622 data arrival time + -2.773634 data arrival time --------------------------------------------------------------------------------------------- - 4.974379 slack (MET) + 4.976366 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11074,10 +10766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 1.060391 0.775574 2.775574 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.060412 0.000000 2.775574 ^ gpio_oeb[11] (out) - 2.775574 data arrival time + 9 0.313848 1.054240 0.773496 2.773496 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.054493 0.000000 2.773496 ^ gpio_holdover[10] (out) + 2.773496 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11087,13 +10779,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.775574 data arrival time + -2.773496 data arrival time --------------------------------------------------------------------------------------------- - 4.974425 slack (MET) + 4.976504 slack (MET) Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11102,10 +10794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 1.044510 0.775561 2.775561 ^ gpio_loopback_zero[1] (in) + 9 0.312293 1.044510 0.773361 2.773361 ^ gpio_loopback_zero[1] (in) gpio_loopback_zero[1] (net) - 1.045219 0.000000 2.775561 ^ gpio_analog_pol[1] (out) - 2.775561 data arrival time + 1.045090 0.000000 2.773361 ^ gpio_analog_sel[1] (out) + 2.773361 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11115,13 +10807,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.775561 data arrival time + -2.773361 data arrival time --------------------------------------------------------------------------------------------- - 4.974439 slack (MET) + 4.976639 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11130,10 +10822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 1.050153 0.775415 2.775415 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.050742 0.000000 2.775415 ^ gpio_analog_en[6] (out) - 2.775415 data arrival time + 9 0.313535 1.053375 0.773279 2.773278 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.053681 0.000000 2.773278 ^ gpio_analog_sel[12] (out) + 2.773278 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11143,13 +10835,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.775415 data arrival time + -2.773278 data arrival time --------------------------------------------------------------------------------------------- - 4.974585 slack (MET) + 4.976721 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11158,10 +10850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 1.053326 0.775244 2.775244 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.053734 0.000000 2.775244 ^ gpio_analog_pol[7] (out) - 2.775244 data arrival time + 9 0.312970 1.046678 0.773280 2.773280 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.047360 0.000000 2.773280 ^ gpio_analog_sel[5] (out) + 2.773280 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11171,13 +10863,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.775244 data arrival time + -2.773280 data arrival time --------------------------------------------------------------------------------------------- - 4.974756 slack (MET) + 4.976720 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11186,10 +10878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 1.044510 0.775236 2.775236 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.045200 0.000000 2.775236 ^ gpio_inp_dis[1] (out) - 2.775236 data arrival time + 9 0.314889 1.057520 0.773166 2.773165 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.057652 0.000000 2.773165 ^ gpio_vtrip_sel[3] (out) + 2.773165 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11199,13 +10891,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.775236 data arrival time + -2.773165 data arrival time --------------------------------------------------------------------------------------------- - 4.974764 slack (MET) + 4.976834 slack (MET) Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11214,10 +10906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 1.056705 0.775213 2.775213 ^ gpio_loopback_zero[9] (in) + 9 0.315042 1.056699 0.773131 2.773131 ^ gpio_loopback_zero[9] (in) gpio_loopback_zero[9] (net) - 1.056759 0.000000 2.775213 ^ gpio_slow_sel[9] (out) - 2.775213 data arrival time + 1.056724 0.000000 2.773131 ^ gpio_vtrip_sel[9] (out) + 2.773131 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11227,13 +10919,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.775213 data arrival time + -2.773131 data arrival time --------------------------------------------------------------------------------------------- - 4.974786 slack (MET) + 4.976869 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11242,10 +10934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 1.050153 0.775165 2.775166 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.050728 0.000000 2.775166 ^ gpio_dm0[6] (out) - 2.775166 data arrival time + 9 0.313535 1.053375 0.773059 2.773059 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.053672 0.000000 2.773059 ^ gpio_holdover[12] (out) + 2.773059 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11255,13 +10947,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.775166 data arrival time + -2.773059 data arrival time --------------------------------------------------------------------------------------------- - 4.974834 slack (MET) + 4.976941 slack (MET) Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11270,10 +10962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 1.057520 0.775105 2.775105 ^ gpio_loopback_zero[3] (in) + 9 0.314889 1.057520 0.772987 2.772987 ^ gpio_loopback_zero[3] (in) gpio_loopback_zero[3] (net) - 1.057707 0.000000 2.775105 ^ gpio_analog_sel[3] (out) - 2.775105 data arrival time + 1.057648 0.000000 2.772987 ^ gpio_ib_mode_sel[3] (out) + 2.772987 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11283,13 +10975,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.775105 data arrival time + -2.772987 data arrival time --------------------------------------------------------------------------------------------- - 4.974895 slack (MET) + 4.977013 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11298,10 +10990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 1.053806 0.774940 2.774940 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.054202 0.000000 2.774940 ^ gpio_slow_sel[4] (out) - 2.774940 data arrival time + 9 0.315042 1.056699 0.772962 2.772962 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.056722 0.000000 2.772962 ^ gpio_ib_mode_sel[9] (out) + 2.772962 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11311,13 +11003,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.774940 data arrival time + -2.772962 data arrival time --------------------------------------------------------------------------------------------- - 4.975060 slack (MET) + 4.977037 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11326,10 +11018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 1.053806 0.774828 2.774828 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.054197 0.000000 2.774828 ^ gpio_analog_en[4] (out) - 2.774828 data arrival time + 9 0.313502 1.053326 0.772943 2.772943 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.053636 0.000000 2.772943 ^ gpio_analog_sel[7] (out) + 2.772943 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11339,13 +11031,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.774828 data arrival time + -2.772943 data arrival time --------------------------------------------------------------------------------------------- - 4.975172 slack (MET) + 4.977057 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11354,10 +11046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 1.050153 0.774793 2.774793 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.050708 0.000000 2.774793 ^ gpio_analog_pol[6] (out) - 2.774793 data arrival time + 9 0.315660 1.055748 0.772936 2.772936 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.055925 0.000000 2.772936 ^ gpio_vtrip_sel[30] (out) + 2.772936 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11367,13 +11059,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.774793 data arrival time + -2.772936 data arrival time --------------------------------------------------------------------------------------------- - 4.975207 slack (MET) + 4.977063 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11382,10 +11074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 1.053806 0.774777 2.774777 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.054195 0.000000 2.774777 ^ gpio_dm0[4] (out) - 2.774777 data arrival time + 9 0.314889 1.057520 0.772787 2.772787 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.057643 0.000000 2.772787 ^ gpio_oeb[3] (out) + 2.772787 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11395,13 +11087,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.774777 data arrival time + -2.772787 data arrival time --------------------------------------------------------------------------------------------- - 4.975223 slack (MET) + 4.977212 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11410,10 +11102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 1.053806 0.774703 2.774703 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.054192 0.000000 2.774703 ^ gpio_analog_pol[4] (out) - 2.774703 data arrival time + 9 0.315042 1.056699 0.772771 2.772771 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.056720 0.000000 2.772771 ^ gpio_oeb[9] (out) + 2.772771 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11423,13 +11115,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.774703 data arrival time + -2.772771 data arrival time --------------------------------------------------------------------------------------------- - 4.975297 slack (MET) + 4.977229 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11438,10 +11130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 1.056705 0.774495 2.774495 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.056748 0.000000 2.774495 ^ gpio_analog_en[9] (out) - 2.774495 data arrival time + 9 0.313535 1.053375 0.772546 2.772546 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.053653 0.000000 2.772546 ^ gpio_vtrip_sel[12] (out) + 2.772546 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11451,13 +11143,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.774495 data arrival time + -2.772546 data arrival time --------------------------------------------------------------------------------------------- - 4.975504 slack (MET) + 4.977454 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11466,10 +11158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 1.056705 0.774440 2.774440 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.056747 0.000000 2.774440 ^ gpio_dm0[9] (out) - 2.774440 data arrival time + 9 0.311175 1.045605 0.772402 2.772402 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.046175 0.000000 2.772402 ^ gpio_slow_sel[11] (out) + 2.772402 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11479,13 +11171,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.774440 data arrival time + -2.772402 data arrival time --------------------------------------------------------------------------------------------- - 4.975561 slack (MET) + 4.977598 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11494,10 +11186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 1.056705 0.774358 2.774358 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.056746 0.000000 2.774358 ^ gpio_analog_pol[9] (out) - 2.774358 data arrival time + 9 0.315660 1.055748 0.772054 2.772054 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.055900 0.000000 2.772054 ^ gpio_ib_mode_sel[30] (out) + 2.772054 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11507,13 +11199,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.774358 data arrival time + -2.772054 data arrival time --------------------------------------------------------------------------------------------- - 4.975642 slack (MET) + 4.977946 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11522,10 +11214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 1.053806 0.774288 2.774288 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.054174 0.000000 2.774288 ^ gpio_analog_sel[4] (out) - 2.774288 data arrival time + 9 0.312970 1.046678 0.772042 2.772042 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.047288 0.000000 2.772042 ^ gpio_holdover[5] (out) + 2.772042 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11535,13 +11227,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.774288 data arrival time + -2.772042 data arrival time --------------------------------------------------------------------------------------------- - 4.975711 slack (MET) + 4.977958 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11550,10 +11242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 1.047755 0.774046 2.774045 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.048404 0.000000 2.774045 ^ gpio_analog_sel[2] (out) - 2.774045 data arrival time + 9 0.311175 1.045605 0.771828 2.771828 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.046144 0.000000 2.771828 ^ gpio_analog_en[11] (out) + 2.771828 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11563,13 +11255,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.774045 data arrival time + -2.771828 data arrival time --------------------------------------------------------------------------------------------- - 4.975955 slack (MET) + 4.978172 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11578,10 +11270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 1.053806 0.774048 2.774048 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.054163 0.000000 2.774048 ^ gpio_holdover[4] (out) - 2.774048 data arrival time + 9 0.313502 1.053326 0.771708 2.771708 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.053589 0.000000 2.771708 ^ gpio_holdover[7] (out) + 2.771708 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11591,13 +11283,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.774048 data arrival time + -2.771708 data arrival time --------------------------------------------------------------------------------------------- - 4.975951 slack (MET) + 4.978292 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11606,10 +11298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 1.056705 0.773900 2.773900 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.056740 0.000000 2.773900 ^ gpio_analog_sel[9] (out) - 2.773900 data arrival time + 9 0.311175 1.045605 0.771578 2.771578 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.046131 0.000000 2.771578 ^ gpio_dm0[11] (out) + 2.771578 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11619,13 +11311,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.773900 data arrival time + -2.771578 data arrival time --------------------------------------------------------------------------------------------- - 4.976099 slack (MET) + 4.978422 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11634,10 +11326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 1.054771 0.773891 2.773891 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.055024 0.000000 2.773891 ^ gpio_holdover[10] (out) - 2.773891 data arrival time + 9 0.313716 1.054115 0.771497 2.771497 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.054368 0.000000 2.771497 ^ gpio_holdover[8] (out) + 2.771497 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11647,13 +11339,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.773891 data arrival time + -2.771497 data arrival time --------------------------------------------------------------------------------------------- - 4.976109 slack (MET) - + 4.978503 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) + +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11662,10 +11354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 1.054115 0.773882 2.773882 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.054461 0.000000 2.773882 ^ gpio_analog_sel[8] (out) - 2.773882 data arrival time + 9 0.313625 1.053806 0.771496 2.771496 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.054063 0.000000 2.771496 ^ gpio_vtrip_sel[4] (out) + 2.771496 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11675,13 +11367,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.773882 data arrival time + -2.771496 data arrival time --------------------------------------------------------------------------------------------- - 4.976118 slack (MET) + 4.978504 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11690,10 +11382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 1.057520 0.773653 2.773653 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.057665 0.000000 2.773653 ^ gpio_holdover[3] (out) - 2.773653 data arrival time + 9 0.312293 1.044510 0.770410 2.770410 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.044940 0.000000 2.770410 ^ gpio_holdover[1] (out) + 2.770410 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11703,13 +11395,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.773653 data arrival time + -2.770410 data arrival time --------------------------------------------------------------------------------------------- - 4.976347 slack (MET) + 4.979590 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11718,10 +11410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 1.056705 0.773634 2.773634 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.056736 0.000000 2.773634 ^ gpio_holdover[9] (out) - 2.773634 data arrival time + 9 0.311175 1.045605 0.770068 2.770068 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.046056 0.000000 2.770068 ^ gpio_analog_pol[11] (out) + 2.770068 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11731,13 +11423,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.773634 data arrival time + -2.770068 data arrival time --------------------------------------------------------------------------------------------- - 4.976366 slack (MET) + 4.979932 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11746,10 +11438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 1.044510 0.773361 2.773361 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.045090 0.000000 2.773361 ^ gpio_analog_sel[1] (out) - 2.773361 data arrival time + 9 0.313535 1.053375 0.770032 2.770032 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.053567 0.000000 2.770032 ^ gpio_ib_mode_sel[12] (out) + 2.770032 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11759,13 +11451,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.773361 data arrival time + -2.770032 data arrival time --------------------------------------------------------------------------------------------- - 4.976639 slack (MET) + 4.979968 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11774,10 +11466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 1.046678 0.773280 2.773280 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.047360 0.000000 2.773280 ^ gpio_analog_sel[5] (out) - 2.773280 data arrival time + 9 0.312506 1.050153 0.769495 2.769495 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.050462 0.000000 2.769495 ^ gpio_analog_sel[6] (out) + 2.769495 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11787,13 +11479,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.773280 data arrival time + -2.769495 data arrival time --------------------------------------------------------------------------------------------- - 4.976720 slack (MET) + 4.980505 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11802,10 +11494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 1.057520 0.773166 2.773165 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.057652 0.000000 2.773165 ^ gpio_vtrip_sel[3] (out) - 2.773165 data arrival time + 9 0.312970 1.046678 0.769313 2.769313 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.047146 0.000000 2.769313 ^ gpio_vtrip_sel[5] (out) + 2.769313 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11815,13 +11507,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.773165 data arrival time + -2.769313 data arrival time --------------------------------------------------------------------------------------------- - 4.976834 slack (MET) + 4.980687 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11830,10 +11522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 1.056705 0.773131 2.773131 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.056730 0.000000 2.773131 ^ gpio_vtrip_sel[9] (out) - 2.773131 data arrival time + 9 0.313848 1.054240 0.769276 2.769276 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.054365 0.000000 2.769276 ^ gpio_vtrip_sel[10] (out) + 2.769276 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11843,13 +11535,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.773131 data arrival time + -2.769276 data arrival time --------------------------------------------------------------------------------------------- - 4.976869 slack (MET) + 4.980723 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11858,10 +11550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 1.057520 0.772987 2.772987 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.057648 0.000000 2.772987 ^ gpio_ib_mode_sel[3] (out) - 2.772987 data arrival time + 9 0.313502 1.053326 0.768978 2.768978 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.053500 0.000000 2.768978 ^ gpio_vtrip_sel[7] (out) + 2.768978 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11871,13 +11563,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.772987 data arrival time + -2.768978 data arrival time --------------------------------------------------------------------------------------------- - 4.977013 slack (MET) + 4.981022 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11886,10 +11578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 1.056705 0.772963 2.772963 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.056728 0.000000 2.772963 ^ gpio_ib_mode_sel[9] (out) - 2.772963 data arrival time + 9 0.313625 1.053806 0.768849 2.768849 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.053977 0.000000 2.768849 ^ gpio_ib_mode_sel[4] (out) + 2.768849 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11899,13 +11591,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.772963 data arrival time + -2.768849 data arrival time --------------------------------------------------------------------------------------------- - 4.977037 slack (MET) + 4.981151 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11914,10 +11606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 1.053326 0.772943 2.772943 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.053636 0.000000 2.772943 ^ gpio_analog_sel[7] (out) - 2.772943 data arrival time + 9 0.313716 1.054115 0.768749 2.768749 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.054280 0.000000 2.768749 ^ gpio_vtrip_sel[8] (out) + 2.768749 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11927,13 +11619,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.772943 data arrival time + -2.768749 data arrival time --------------------------------------------------------------------------------------------- - 4.977057 slack (MET) + 4.981251 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11942,10 +11634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 1.047755 0.772814 2.772814 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.048335 0.000000 2.772814 ^ gpio_holdover[2] (out) - 2.772814 data arrival time + 9 0.315660 1.055748 0.768456 2.768456 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.055817 0.000000 2.768456 ^ gpio_oeb[30] (out) + 2.768456 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11955,13 +11647,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.772814 data arrival time + -2.768456 data arrival time --------------------------------------------------------------------------------------------- - 4.977186 slack (MET) + 4.981544 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11970,10 +11662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 1.057520 0.772787 2.772787 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.057643 0.000000 2.772787 ^ gpio_oeb[3] (out) - 2.772787 data arrival time + 9 0.312970 1.046678 0.768430 2.768430 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.047104 0.000000 2.768430 ^ gpio_ib_mode_sel[5] (out) + 2.768430 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11983,13 +11675,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.772787 data arrival time + -2.768430 data arrival time --------------------------------------------------------------------------------------------- - 4.977212 slack (MET) + 4.981570 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11998,10 +11690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 1.056705 0.772771 2.772771 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.056726 0.000000 2.772771 ^ gpio_oeb[9] (out) - 2.772771 data arrival time + 9 0.312506 1.050153 0.768265 2.768265 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.050416 0.000000 2.768265 ^ gpio_holdover[6] (out) + 2.768265 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12011,13 +11703,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.772771 data arrival time + -2.768265 data arrival time --------------------------------------------------------------------------------------------- - 4.977229 slack (MET) + 4.981734 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12026,10 +11718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 1.061140 0.772654 2.772654 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.061250 0.000000 2.772654 ^ gpio_oeb[12] (out) - 2.772654 data arrival time + 9 0.313502 1.053326 0.768095 2.768095 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.053475 0.000000 2.768095 ^ gpio_ib_mode_sel[7] (out) + 2.768095 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12039,13 +11731,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.772654 data arrival time + -2.768095 data arrival time --------------------------------------------------------------------------------------------- - 4.977347 slack (MET) + 4.981905 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12054,10 +11746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 1.046678 0.772042 2.772042 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.047288 0.000000 2.772042 ^ gpio_holdover[5] (out) - 2.772042 data arrival time + 9 0.313716 1.054115 0.767860 2.767860 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.054256 0.000000 2.767860 ^ gpio_ib_mode_sel[8] (out) + 2.767860 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12067,13 +11759,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.772042 data arrival time + -2.767860 data arrival time --------------------------------------------------------------------------------------------- - 4.977958 slack (MET) + 4.982139 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12082,10 +11774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 1.053326 0.771708 2.771708 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.053589 0.000000 2.771708 ^ gpio_holdover[7] (out) - 2.771708 data arrival time + 9 0.313625 1.053806 0.767838 2.767838 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.053949 0.000000 2.767838 ^ gpio_oeb[4] (out) + 2.767838 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12095,13 +11787,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771708 data arrival time + -2.767838 data arrival time --------------------------------------------------------------------------------------------- - 4.978292 slack (MET) + 4.982162 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12110,10 +11802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 1.054115 0.771497 2.771497 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.054368 0.000000 2.771497 ^ gpio_holdover[8] (out) - 2.771497 data arrival time + 9 0.312970 1.046678 0.767424 2.767424 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.047058 0.000000 2.767424 ^ gpio_oeb[5] (out) + 2.767424 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12123,13 +11815,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771497 data arrival time + -2.767424 data arrival time --------------------------------------------------------------------------------------------- - 4.978503 slack (MET) + 4.982576 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12138,10 +11830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 1.053806 0.771496 2.771496 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.054063 0.000000 2.771496 ^ gpio_vtrip_sel[4] (out) - 2.771496 data arrival time + 9 0.313502 1.053326 0.767088 2.767088 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.053449 0.000000 2.767088 ^ gpio_oeb[7] (out) + 2.767088 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12151,13 +11843,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771496 data arrival time + -2.767088 data arrival time --------------------------------------------------------------------------------------------- - 4.978504 slack (MET) + 4.982912 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12165,11 +11857,11 @@ Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 9 0.312293 1.044510 0.770410 2.770410 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.044940 0.000000 2.770410 ^ gpio_holdover[1] (out) - 2.770410 data arrival time + 2.000000 2.000000 ^ input external delay + 9 0.313535 1.053375 0.766972 2.766973 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.053484 0.000000 2.766973 ^ gpio_oeb[12] (out) + 2.766973 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12179,13 +11871,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.770410 data arrival time + -2.766973 data arrival time --------------------------------------------------------------------------------------------- - 4.979590 slack (MET) + 4.983027 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12194,10 +11886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 1.047755 0.770091 2.770091 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.048196 0.000000 2.770091 ^ gpio_vtrip_sel[2] (out) - 2.770091 data arrival time + 9 0.313716 1.054115 0.766849 2.766849 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.054230 0.000000 2.766849 ^ gpio_oeb[8] (out) + 2.766849 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12207,13 +11899,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.770091 data arrival time + -2.766849 data arrival time --------------------------------------------------------------------------------------------- - 4.979909 slack (MET) + 4.983151 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12222,10 +11914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 1.054771 0.769672 2.769672 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.054896 0.000000 2.769672 ^ gpio_vtrip_sel[10] (out) - 2.769672 data arrival time + 9 0.311175 1.045605 0.766269 2.766269 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.045892 0.000000 2.766269 ^ gpio_analog_sel[11] (out) + 2.766269 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12235,13 +11927,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.769672 data arrival time + -2.766269 data arrival time --------------------------------------------------------------------------------------------- - 4.980328 slack (MET) + 4.983731 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12250,10 +11942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 1.050153 0.769495 2.769495 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.050462 0.000000 2.769495 ^ gpio_analog_sel[6] (out) - 2.769495 data arrival time + 9 0.313848 1.054240 0.766065 2.766065 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.054298 0.000000 2.766065 ^ gpio_ib_mode_sel[10] (out) + 2.766065 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12263,13 +11955,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.769495 data arrival time + -2.766065 data arrival time --------------------------------------------------------------------------------------------- - 4.980505 slack (MET) + 4.983935 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12278,10 +11970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 1.046678 0.769313 2.769313 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.047146 0.000000 2.769313 ^ gpio_vtrip_sel[5] (out) - 2.769313 data arrival time + 9 0.313848 1.054240 0.765733 2.765733 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.054293 0.000000 2.765733 ^ gpio_oeb[10] (out) + 2.765733 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12291,13 +11983,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.769313 data arrival time + -2.765733 data arrival time --------------------------------------------------------------------------------------------- - 4.980687 slack (MET) + 4.984266 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12306,10 +11998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 1.047755 0.769210 2.769210 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.048155 0.000000 2.769210 ^ gpio_ib_mode_sel[2] (out) - 2.769210 data arrival time + 9 0.312506 1.050153 0.765619 2.765619 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.050328 0.000000 2.765619 ^ gpio_vtrip_sel[6] (out) + 2.765619 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12319,13 +12011,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.769210 data arrival time + -2.765619 data arrival time --------------------------------------------------------------------------------------------- - 4.980790 slack (MET) + 4.984382 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12334,10 +12026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 1.053326 0.768978 2.768978 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.053500 0.000000 2.768978 ^ gpio_vtrip_sel[7] (out) - 2.768978 data arrival time + 9 0.311175 1.045605 0.765038 2.765038 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.045847 0.000000 2.765038 ^ gpio_holdover[11] (out) + 2.765038 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12347,13 +12039,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768978 data arrival time + -2.765038 data arrival time --------------------------------------------------------------------------------------------- - 4.981022 slack (MET) + 4.984962 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12362,10 +12054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 1.053806 0.768849 2.768849 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.053977 0.000000 2.768849 ^ gpio_ib_mode_sel[4] (out) - 2.768849 data arrival time + 9 0.312293 1.044510 0.764766 2.764766 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.044718 0.000000 2.764766 ^ gpio_vtrip_sel[1] (out) + 2.764766 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12375,13 +12067,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768849 data arrival time + -2.764766 data arrival time --------------------------------------------------------------------------------------------- - 4.981151 slack (MET) + 4.985234 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12390,10 +12082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 1.054115 0.768749 2.768749 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.054280 0.000000 2.768749 ^ gpio_vtrip_sel[8] (out) - 2.768749 data arrival time + 9 0.312506 1.050153 0.764657 2.764657 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.050301 0.000000 2.764657 ^ gpio_ib_mode_sel[6] (out) + 2.764657 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12403,13 +12095,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768749 data arrival time + -2.764657 data arrival time --------------------------------------------------------------------------------------------- - 4.981251 slack (MET) + 4.985343 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12418,10 +12110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 1.046678 0.768430 2.768430 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.047104 0.000000 2.768430 ^ gpio_ib_mode_sel[5] (out) - 2.768430 data arrival time + 9 0.312293 1.044510 0.763884 2.763884 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.044690 0.000000 2.763884 ^ gpio_ib_mode_sel[1] (out) + 2.763884 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12431,13 +12123,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768430 data arrival time + -2.763884 data arrival time --------------------------------------------------------------------------------------------- - 4.981570 slack (MET) + 4.986116 slack (MET) Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12446,10 +12138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 1.050153 0.768265 2.768265 ^ gpio_loopback_zero[6] (in) + 9 0.312506 1.050153 0.763679 2.763679 ^ gpio_loopback_zero[6] (in) gpio_loopback_zero[6] (net) - 1.050416 0.000000 2.768265 ^ gpio_holdover[6] (out) - 2.768265 data arrival time + 1.050276 0.000000 2.763679 ^ gpio_oeb[6] (out) + 2.763679 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12459,13 +12151,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768265 data arrival time + -2.763679 data arrival time --------------------------------------------------------------------------------------------- - 4.981734 slack (MET) + 4.986321 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12474,10 +12166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 1.053326 0.768095 2.768095 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.053475 0.000000 2.768095 ^ gpio_ib_mode_sel[7] (out) - 2.768095 data arrival time + 9 0.312293 1.044510 0.762878 2.762878 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.044661 0.000000 2.762878 ^ gpio_oeb[1] (out) + 2.762878 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12487,13 +12179,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768095 data arrival time + -2.762878 data arrival time --------------------------------------------------------------------------------------------- - 4.981905 slack (MET) + 4.987122 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12502,10 +12194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 1.054115 0.767860 2.767860 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.054256 0.000000 2.767860 ^ gpio_ib_mode_sel[8] (out) - 2.767860 data arrival time + 9 0.311175 1.045605 0.762318 2.762318 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.045761 0.000000 2.762318 ^ gpio_vtrip_sel[11] (out) + 2.762318 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12515,13 +12207,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767860 data arrival time + -2.762318 data arrival time --------------------------------------------------------------------------------------------- - 4.982139 slack (MET) + 4.987681 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12530,10 +12222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 1.053806 0.767838 2.767838 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.053949 0.000000 2.767838 ^ gpio_oeb[4] (out) - 2.767838 data arrival time + 9 0.311175 1.045605 0.761438 2.761438 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.045738 0.000000 2.761438 ^ gpio_ib_mode_sel[11] (out) + 2.761438 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12543,13 +12235,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767838 data arrival time + -2.761438 data arrival time --------------------------------------------------------------------------------------------- - 4.982162 slack (MET) + 4.988563 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12558,10 +12250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 1.046678 0.767424 2.767424 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.047058 0.000000 2.767424 ^ gpio_oeb[5] (out) - 2.767424 data arrival time + 9 0.311175 1.045605 0.760434 2.760434 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.045713 0.000000 2.760434 ^ gpio_oeb[11] (out) + 2.760434 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12571,13 +12263,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767424 data arrival time + -2.760434 data arrival time --------------------------------------------------------------------------------------------- - 4.982576 slack (MET) + 4.989566 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12586,10 +12278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 1.053326 0.767088 2.767088 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.053449 0.000000 2.767088 ^ gpio_oeb[7] (out) - 2.767088 data arrival time + 4 0.143709 0.484576 0.351811 2.351811 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.484597 0.000000 2.351811 ^ gpio_dm1[1] (out) + 2.351811 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12599,13 +12291,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767088 data arrival time + -2.351811 data arrival time --------------------------------------------------------------------------------------------- - 4.982912 slack (MET) + 5.398189 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12614,10 +12306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 1.054115 0.766849 2.766849 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.054230 0.000000 2.766849 ^ gpio_oeb[8] (out) - 2.766849 data arrival time + 4 0.143709 0.484576 0.351739 2.351739 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.484596 0.000000 2.351739 ^ gpio_dm0[1] (out) + 2.351739 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12627,13 +12319,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.766849 data arrival time + -2.351739 data arrival time --------------------------------------------------------------------------------------------- - 4.983151 slack (MET) + 5.398262 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12642,10 +12334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 1.054771 0.766460 2.766460 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.054829 0.000000 2.766460 ^ gpio_ib_mode_sel[10] (out) - 2.766460 data arrival time + 4 0.143709 0.484576 0.351437 2.351437 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.484592 0.000000 2.351437 ^ gpio_dm2[1] (out) + 2.351437 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12655,13 +12347,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.766460 data arrival time + -2.351437 data arrival time --------------------------------------------------------------------------------------------- - 4.983540 slack (MET) + 5.398562 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12670,10 +12362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 1.054771 0.766129 2.766129 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.054824 0.000000 2.766129 ^ gpio_oeb[10] (out) - 2.766129 data arrival time + 4 0.143709 0.484576 0.351307 2.351307 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.484590 0.000000 2.351307 ^ gpio_out[1] (out) + 2.351307 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12683,13 +12375,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.766129 data arrival time + -2.351307 data arrival time --------------------------------------------------------------------------------------------- - 4.983871 slack (MET) + 5.398692 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12698,10 +12390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 1.047755 0.765674 2.765674 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.048012 0.000000 2.765674 ^ gpio_oeb[2] (out) - 2.765674 data arrival time + 3 0.118328 0.398410 0.290358 2.290358 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.398437 0.000000 2.290358 ^ gpio_dm1[29] (out) + 2.290358 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12711,13 +12403,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.765674 data arrival time + -2.290358 data arrival time --------------------------------------------------------------------------------------------- - 4.984326 slack (MET) + 5.459642 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12726,10 +12418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 1.050153 0.765619 2.765619 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.050328 0.000000 2.765619 ^ gpio_vtrip_sel[6] (out) - 2.765619 data arrival time + 3 0.118328 0.398410 0.290228 2.290228 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.398434 0.000000 2.290228 ^ gpio_inp_dis[29] (out) + 2.290228 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12739,13 +12431,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.765619 data arrival time + -2.290228 data arrival time --------------------------------------------------------------------------------------------- - 4.984382 slack (MET) + 5.459772 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12754,10 +12446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 1.044510 0.764766 2.764766 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.044718 0.000000 2.764766 ^ gpio_vtrip_sel[1] (out) - 2.764766 data arrival time + 3 0.118328 0.398410 0.289989 2.289989 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.398430 0.000000 2.289989 ^ gpio_dm2[29] (out) + 2.289989 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12767,13 +12459,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.764766 data arrival time + -2.289989 data arrival time --------------------------------------------------------------------------------------------- - 4.985234 slack (MET) + 5.460011 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12782,10 +12474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 1.050153 0.764657 2.764657 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.050301 0.000000 2.764657 ^ gpio_ib_mode_sel[6] (out) - 2.764657 data arrival time + 3 0.115952 0.390506 0.284586 2.284586 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.390532 0.000000 2.284586 ^ gpio_dm1[27] (out) + 2.284586 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12795,13 +12487,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.764657 data arrival time + -2.284586 data arrival time --------------------------------------------------------------------------------------------- - 4.985343 slack (MET) + 5.465414 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12810,10 +12502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 1.044510 0.763884 2.763884 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.044690 0.000000 2.763884 ^ gpio_ib_mode_sel[1] (out) - 2.763884 data arrival time + 3 0.115952 0.390506 0.284462 2.284461 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.390530 0.000000 2.284461 ^ gpio_inp_dis[27] (out) + 2.284461 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12823,13 +12515,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.763884 data arrival time + -2.284461 data arrival time --------------------------------------------------------------------------------------------- - 4.986116 slack (MET) + 5.465539 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12838,10 +12530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 1.050153 0.763679 2.763679 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.050276 0.000000 2.763679 ^ gpio_oeb[6] (out) - 2.763679 data arrival time + 3 0.115952 0.390506 0.284238 2.284238 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.390526 0.000000 2.284238 ^ gpio_dm2[27] (out) + 2.284238 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12851,13 +12543,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.763679 data arrival time + -2.284238 data arrival time --------------------------------------------------------------------------------------------- - 4.986321 slack (MET) + 5.465762 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12866,10 +12558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 1.044510 0.762878 2.762878 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.044661 0.000000 2.762878 ^ gpio_oeb[1] (out) - 2.762878 data arrival time + 3 0.115281 0.388361 0.283951 2.283951 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.388420 0.000000 2.283951 ^ gpio_dm1[28] (out) + 2.283951 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12879,13 +12571,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.762878 data arrival time + -2.283951 data arrival time --------------------------------------------------------------------------------------------- - 4.987122 slack (MET) + 5.466049 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12894,10 +12586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.143709 0.484576 0.351811 2.351811 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.484597 0.000000 2.351811 ^ gpio_dm1[1] (out) - 2.351811 data arrival time + 3 0.115281 0.388361 0.282790 2.282790 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.388392 0.000000 2.282790 ^ gpio_inp_dis[28] (out) + 2.282790 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12907,13 +12599,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.351811 data arrival time + -2.282790 data arrival time --------------------------------------------------------------------------------------------- - 5.398189 slack (MET) + 5.467209 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12922,10 +12614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.143709 0.484576 0.351739 2.351739 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.484596 0.000000 2.351739 ^ gpio_dm0[1] (out) - 2.351739 data arrival time + 3 0.115281 0.388361 0.282224 2.282224 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.388381 0.000000 2.282224 ^ gpio_dm2[28] (out) + 2.282224 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12935,13 +12627,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.351739 data arrival time + -2.282224 data arrival time --------------------------------------------------------------------------------------------- - 5.398262 slack (MET) + 5.467777 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12950,10 +12642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.143709 0.484576 0.351437 2.351437 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.484592 0.000000 2.351437 ^ gpio_dm2[1] (out) - 2.351437 data arrival time + 3 0.114549 0.385959 0.282079 2.282079 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.386020 0.000000 2.282079 ^ gpio_dm1[24] (out) + 2.282079 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12963,13 +12655,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.351437 data arrival time + -2.282079 data arrival time --------------------------------------------------------------------------------------------- - 5.398562 slack (MET) + 5.467921 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12978,10 +12670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.143709 0.484576 0.351307 2.351307 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.484590 0.000000 2.351307 ^ gpio_out[1] (out) - 2.351307 data arrival time + 3 0.114037 0.384549 0.281699 2.281699 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.384706 0.000000 2.281699 ^ gpio_dm1[25] (out) + 2.281699 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12991,13 +12683,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.351307 data arrival time + -2.281699 data arrival time --------------------------------------------------------------------------------------------- - 5.398692 slack (MET) + 5.468301 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13006,10 +12698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.113011 0.380655 0.277332 2.277332 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.380674 0.000000 2.277332 ^ gpio_dm1[7] (out) - 2.277332 data arrival time + 3 0.114037 0.384549 0.280961 2.280961 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.384673 0.000000 2.280961 ^ gpio_inp_dis[25] (out) + 2.280961 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13019,13 +12711,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.277332 data arrival time + -2.280961 data arrival time --------------------------------------------------------------------------------------------- - 5.472668 slack (MET) + 5.469039 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13034,10 +12726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.113011 0.380655 0.277198 2.277198 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.380672 0.000000 2.277198 ^ gpio_inp_dis[7] (out) - 2.277198 data arrival time + 3 0.114549 0.385959 0.280916 2.280916 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.385991 0.000000 2.280916 ^ gpio_dm2[24] (out) + 2.280916 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13047,13 +12739,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.277198 data arrival time + -2.280916 data arrival time --------------------------------------------------------------------------------------------- - 5.472802 slack (MET) + 5.469084 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13062,10 +12754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.113011 0.380655 0.276970 2.276970 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.380669 0.000000 2.276970 ^ gpio_dm2[7] (out) - 2.276970 data arrival time + 3 0.114549 0.385959 0.280890 2.280890 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.385990 0.000000 2.280890 ^ gpio_inp_dis[24] (out) + 2.280890 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13075,13 +12767,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.276970 data arrival time + -2.280890 data arrival time --------------------------------------------------------------------------------------------- - 5.473030 slack (MET) + 5.469110 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13090,10 +12782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110209 0.370211 0.273065 2.273065 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.370422 0.000000 2.273065 ^ gpio_dm1[10] (out) - 2.273065 data arrival time + 3 0.113557 0.382859 0.280606 2.280606 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.382993 0.000000 2.280606 ^ gpio_dm1[34] (out) + 2.280606 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13103,13 +12795,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.273065 data arrival time + -2.280606 data arrival time --------------------------------------------------------------------------------------------- - 5.476935 slack (MET) + 5.469394 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13118,10 +12810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111214 0.374683 0.272984 2.272984 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.374702 0.000000 2.272984 ^ gpio_dm1[3] (out) - 2.272984 data arrival time + 3 0.114233 0.384789 0.280443 2.280442 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.384816 0.000000 2.280442 ^ gpio_dm1[33] (out) + 2.280442 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13131,13 +12823,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.272984 data arrival time + -2.280442 data arrival time --------------------------------------------------------------------------------------------- - 5.477015 slack (MET) + 5.469557 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13146,10 +12838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111209 0.374660 0.272960 2.272960 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.374679 0.000000 2.272960 ^ gpio_dm1[8] (out) - 2.272960 data arrival time + 3 0.114233 0.384789 0.280319 2.280319 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.384813 0.000000 2.280319 ^ gpio_inp_dis[33] (out) + 2.280319 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13159,13 +12851,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.272960 data arrival time + -2.280319 data arrival time --------------------------------------------------------------------------------------------- - 5.477040 slack (MET) + 5.469681 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13174,10 +12866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111214 0.374683 0.272861 2.272861 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.374700 0.000000 2.272861 ^ gpio_inp_dis[3] (out) - 2.272861 data arrival time + 3 0.114233 0.384789 0.280068 2.280068 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.384809 0.000000 2.280068 ^ gpio_dm2[33] (out) + 2.280068 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13187,13 +12879,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.272861 data arrival time + -2.280068 data arrival time --------------------------------------------------------------------------------------------- - 5.477139 slack (MET) + 5.469932 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13202,10 +12894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111209 0.374660 0.272840 2.272840 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.374677 0.000000 2.272840 ^ gpio_inp_dis[8] (out) - 2.272840 data arrival time + 3 0.114044 0.384167 0.279974 2.279974 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.384195 0.000000 2.279974 ^ gpio_dm1[26] (out) + 2.279974 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13215,13 +12907,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.272840 data arrival time + -2.279974 data arrival time --------------------------------------------------------------------------------------------- - 5.477160 slack (MET) + 5.470026 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13230,10 +12922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111214 0.374683 0.272637 2.272637 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.374697 0.000000 2.272637 ^ gpio_dm2[3] (out) - 2.272637 data arrival time + 3 0.113557 0.382859 0.279875 2.279875 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.382963 0.000000 2.279875 ^ gpio_inp_dis[34] (out) + 2.279875 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13243,13 +12935,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.272637 data arrival time + -2.279875 data arrival time --------------------------------------------------------------------------------------------- - 5.477363 slack (MET) + 5.470125 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13258,10 +12950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111071 0.374197 0.272620 2.272620 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.374215 0.000000 2.272620 ^ gpio_dm1[11] (out) - 2.272620 data arrival time + 3 0.114044 0.384167 0.279857 2.279857 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.384192 0.000000 2.279857 ^ gpio_inp_dis[26] (out) + 2.279857 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13271,13 +12963,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.272620 data arrival time + -2.279857 data arrival time --------------------------------------------------------------------------------------------- - 5.477380 slack (MET) + 5.470143 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13286,10 +12978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111209 0.374660 0.272615 2.272615 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.374674 0.000000 2.272615 ^ gpio_dm2[8] (out) - 2.272615 data arrival time + 3 0.114044 0.384167 0.279635 2.279635 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.384188 0.000000 2.279635 ^ gpio_dm2[26] (out) + 2.279635 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13299,13 +12991,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.272615 data arrival time + -2.279635 data arrival time --------------------------------------------------------------------------------------------- - 5.477385 slack (MET) + 5.470365 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13314,10 +13006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111071 0.374197 0.272497 2.272497 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.374213 0.000000 2.272497 ^ gpio_inp_dis[11] (out) - 2.272497 data arrival time + 3 0.114037 0.384549 0.279420 2.279420 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.384617 0.000000 2.279420 ^ gpio_dm2[25] (out) + 2.279420 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13327,13 +13019,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.272497 data arrival time + -2.279420 data arrival time --------------------------------------------------------------------------------------------- - 5.477503 slack (MET) + 5.470580 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13342,10 +13034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110209 0.370211 0.272345 2.272346 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.370384 0.000000 2.272346 ^ gpio_inp_dis[10] (out) - 2.272346 data arrival time + 3 0.112744 0.380130 0.278364 2.278364 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.380247 0.000000 2.278364 ^ gpio_dm1[32] (out) + 2.278364 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13355,13 +13047,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.272346 data arrival time + -2.278364 data arrival time --------------------------------------------------------------------------------------------- - 5.477654 slack (MET) + 5.471636 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13370,10 +13062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111071 0.374197 0.272273 2.272273 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.374210 0.000000 2.272273 ^ gpio_dm2[11] (out) - 2.272273 data arrival time + 3 0.112744 0.380130 0.277764 2.277764 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.380224 0.000000 2.277764 ^ gpio_inp_dis[32] (out) + 2.277764 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13383,13 +13075,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.272273 data arrival time + -2.277764 data arrival time --------------------------------------------------------------------------------------------- - 5.477727 slack (MET) + 5.472236 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13398,10 +13090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110304 0.371891 0.271997 2.271997 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.371966 0.000000 2.271997 ^ gpio_dm1[5] (out) - 2.271997 data arrival time + 3 0.112379 0.378853 0.277650 2.277650 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.378962 0.000000 2.277650 ^ gpio_dm1[2] (out) + 2.277650 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13411,13 +13103,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.271997 data arrival time + -2.277650 data arrival time --------------------------------------------------------------------------------------------- - 5.478003 slack (MET) + 5.472350 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13426,10 +13118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110767 0.373198 0.271914 2.271914 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.373217 0.000000 2.271914 ^ gpio_dm1[2] (out) - 2.271914 data arrival time + 3 0.113557 0.382859 0.277450 2.277450 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.382892 0.000000 2.277450 ^ gpio_dm2[34] (out) + 2.277450 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13439,13 +13131,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.271914 data arrival time + -2.277450 data arrival time --------------------------------------------------------------------------------------------- - 5.478086 slack (MET) + 5.472550 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13454,10 +13146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110767 0.373198 0.271793 2.271793 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.373215 0.000000 2.271793 ^ gpio_inp_dis[2] (out) - 2.271793 data arrival time + 3 0.113011 0.380655 0.277332 2.277332 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.380674 0.000000 2.277332 ^ gpio_dm1[7] (out) + 2.277332 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13467,13 +13159,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.271793 data arrival time + -2.277332 data arrival time --------------------------------------------------------------------------------------------- - 5.478207 slack (MET) + 5.472668 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13482,10 +13174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110640 0.372770 0.271594 2.271594 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.372789 0.000000 2.271594 ^ gpio_dm1[4] (out) - 2.271594 data arrival time + 3 0.113011 0.380655 0.277198 2.277198 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.380672 0.000000 2.277198 ^ gpio_inp_dis[7] (out) + 2.277198 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13495,13 +13187,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.271594 data arrival time + -2.277198 data arrival time --------------------------------------------------------------------------------------------- - 5.478406 slack (MET) + 5.472802 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13510,10 +13202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110767 0.373198 0.271572 2.271572 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.373212 0.000000 2.271572 ^ gpio_dm2[2] (out) - 2.271572 data arrival time + 3 0.113011 0.380655 0.276970 2.276970 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.380669 0.000000 2.276970 ^ gpio_dm2[7] (out) + 2.276970 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13523,13 +13215,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.271572 data arrival time + -2.276970 data arrival time --------------------------------------------------------------------------------------------- - 5.478428 slack (MET) + 5.473030 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13538,10 +13230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110640 0.372770 0.271471 2.271471 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.372787 0.000000 2.271471 ^ gpio_inp_dis[4] (out) - 2.271471 data arrival time + 3 0.112379 0.378853 0.276217 2.276217 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.378913 0.000000 2.276217 ^ gpio_inp_dis[2] (out) + 2.276217 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13551,13 +13243,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.271471 data arrival time + -2.276217 data arrival time --------------------------------------------------------------------------------------------- - 5.478529 slack (MET) + 5.473783 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13566,10 +13258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110640 0.372770 0.271248 2.271248 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.372784 0.000000 2.271248 ^ gpio_dm2[4] (out) - 2.271248 data arrival time + 3 0.112221 0.378119 0.276071 2.276071 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.378159 0.000000 2.276071 ^ gpio_dm1[31] (out) + 2.276071 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13579,13 +13271,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.271248 data arrival time + -2.276071 data arrival time --------------------------------------------------------------------------------------------- - 5.478752 slack (MET) + 5.473929 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13594,10 +13286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110304 0.371891 0.271142 2.271142 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.371941 0.000000 2.271142 ^ gpio_inp_dis[5] (out) - 2.271142 data arrival time + 3 0.112433 0.378800 0.276058 2.276058 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.378826 0.000000 2.276058 ^ gpio_dm1[30] (out) + 2.276058 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13607,13 +13299,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.271142 data arrival time + -2.276058 data arrival time --------------------------------------------------------------------------------------------- - 5.478858 slack (MET) + 5.473942 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13622,10 +13314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110244 0.371442 0.270609 2.270609 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.371459 0.000000 2.270609 ^ gpio_dm1[12] (out) - 2.270609 data arrival time + 3 0.112433 0.378800 0.275952 2.275952 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.378824 0.000000 2.275952 ^ gpio_inp_dis[30] (out) + 2.275952 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13635,13 +13327,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.270609 data arrival time + -2.275952 data arrival time --------------------------------------------------------------------------------------------- - 5.479391 slack (MET) + 5.474048 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13650,10 +13342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109585 0.369563 0.270532 2.270532 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.369661 0.000000 2.270532 ^ gpio_dm1[9] (out) - 2.270532 data arrival time + 3 0.112433 0.378800 0.275687 2.275687 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.378820 0.000000 2.275687 ^ gpio_dm2[30] (out) + 2.275687 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13663,13 +13355,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.270532 data arrival time + -2.275687 data arrival time --------------------------------------------------------------------------------------------- - 5.479468 slack (MET) + 5.474313 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13678,10 +13370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110244 0.371442 0.270487 2.270487 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.371458 0.000000 2.270487 ^ gpio_inp_dis[12] (out) - 2.270487 data arrival time + 3 0.112744 0.380130 0.275678 2.275677 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.380163 0.000000 2.275677 ^ gpio_dm2[32] (out) + 2.275677 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13691,13 +13383,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.270487 data arrival time + -2.275677 data arrival time --------------------------------------------------------------------------------------------- - 5.479514 slack (MET) + 5.474322 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13706,10 +13398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110244 0.371442 0.270263 2.270263 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.371454 0.000000 2.270263 ^ gpio_dm2[12] (out) - 2.270263 data arrival time + 3 0.112221 0.378119 0.275218 2.275218 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.378141 0.000000 2.275218 ^ gpio_inp_dis[31] (out) + 2.275218 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13719,13 +13411,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.270263 data arrival time + -2.275218 data arrival time --------------------------------------------------------------------------------------------- - 5.479737 slack (MET) + 5.474782 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13734,10 +13426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110304 0.371891 0.270015 2.270015 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.371915 0.000000 2.270015 ^ gpio_dm2[5] (out) - 2.270015 data arrival time + 3 0.112221 0.378119 0.274997 2.274997 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.378137 0.000000 2.274997 ^ gpio_dm2[31] (out) + 2.274997 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13747,13 +13439,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.270015 data arrival time + -2.274997 data arrival time --------------------------------------------------------------------------------------------- - 5.479985 slack (MET) + 5.475003 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13762,10 +13454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110209 0.370211 0.269962 2.269962 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.370285 0.000000 2.269962 ^ gpio_dm2[10] (out) - 2.269962 data arrival time + 3 0.112379 0.378853 0.274751 2.274751 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.378878 0.000000 2.274751 ^ gpio_dm2[2] (out) + 2.274751 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13775,13 +13467,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.269962 data arrival time + -2.274751 data arrival time --------------------------------------------------------------------------------------------- - 5.480038 slack (MET) + 5.475249 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13790,10 +13482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109585 0.369563 0.269957 2.269957 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.369640 0.000000 2.269957 ^ gpio_inp_dis[9] (out) - 2.269957 data arrival time + 3 0.111214 0.374683 0.272984 2.272984 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.374702 0.000000 2.272984 ^ gpio_dm1[3] (out) + 2.272984 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13803,13 +13495,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.269957 data arrival time + -2.272984 data arrival time --------------------------------------------------------------------------------------------- - 5.480043 slack (MET) + 5.477015 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13818,10 +13510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109792 0.369947 0.269530 2.269530 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.369966 0.000000 2.269530 ^ gpio_dm1[6] (out) - 2.269530 data arrival time + 3 0.111209 0.374660 0.272960 2.272960 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.374679 0.000000 2.272960 ^ gpio_dm1[8] (out) + 2.272960 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13831,13 +13523,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.269530 data arrival time + -2.272960 data arrival time --------------------------------------------------------------------------------------------- - 5.480471 slack (MET) + 5.477040 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13846,10 +13538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109792 0.369947 0.269416 2.269416 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.369964 0.000000 2.269416 ^ gpio_inp_dis[6] (out) - 2.269416 data arrival time + 3 0.111214 0.374683 0.272861 2.272861 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.374700 0.000000 2.272861 ^ gpio_inp_dis[3] (out) + 2.272861 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13859,13 +13551,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.269416 data arrival time + -2.272861 data arrival time --------------------------------------------------------------------------------------------- - 5.480584 slack (MET) + 5.477139 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13874,10 +13566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109792 0.369947 0.269195 2.269195 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.369961 0.000000 2.269195 ^ gpio_dm2[6] (out) - 2.269195 data arrival time + 3 0.111209 0.374660 0.272840 2.272840 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.374677 0.000000 2.272840 ^ gpio_inp_dis[8] (out) + 2.272840 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13887,13 +13579,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.269195 data arrival time + -2.272840 data arrival time --------------------------------------------------------------------------------------------- - 5.480805 slack (MET) + 5.477160 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13902,10 +13594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109585 0.369563 0.267895 2.267895 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.369587 0.000000 2.267895 ^ gpio_dm2[9] (out) - 2.267895 data arrival time + 3 0.111214 0.374683 0.272637 2.272637 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.374697 0.000000 2.272637 ^ gpio_dm2[3] (out) + 2.272637 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13915,13 +13607,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.267895 data arrival time + -2.272637 data arrival time --------------------------------------------------------------------------------------------- - 5.482105 slack (MET) + 5.477363 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13930,10 +13622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.078262 0.265097 0.193208 2.193208 ^ gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.265114 0.000000 2.193208 ^ gpio_inp_dis[15] (out) - 2.193208 data arrival time + 3 0.111209 0.374660 0.272615 2.272615 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.374674 0.000000 2.272615 ^ gpio_dm2[8] (out) + 2.272615 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13943,13 +13635,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.193208 data arrival time + -2.272615 data arrival time --------------------------------------------------------------------------------------------- - 5.556792 slack (MET) + 5.477385 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13958,10 +13650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.078230 0.264987 0.193123 2.193123 ^ gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.265004 0.000000 2.193123 ^ gpio_inp_dis[19] (out) - 2.193123 data arrival time + 3 0.110016 0.369571 0.272592 2.272592 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.369782 0.000000 2.272592 ^ gpio_dm1[10] (out) + 2.272592 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13971,13 +13663,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.193123 data arrival time + -2.272592 data arrival time --------------------------------------------------------------------------------------------- - 5.556877 slack (MET) + 5.477407 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13986,10 +13678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.078215 0.264934 0.193087 2.193087 ^ gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.264951 0.000000 2.193087 ^ gpio_inp_dis[21] (out) - 2.193087 data arrival time + 3 0.110304 0.371891 0.271997 2.271997 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.371966 0.000000 2.271997 ^ gpio_dm1[5] (out) + 2.271997 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13999,13 +13691,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.193087 data arrival time + -2.271997 data arrival time --------------------------------------------------------------------------------------------- - 5.556912 slack (MET) + 5.478003 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14014,10 +13706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.078262 0.265097 0.192907 2.192907 ^ gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.265109 0.000000 2.192907 ^ gpio_oeb[15] (out) - 2.192907 data arrival time + 3 0.110016 0.369571 0.271873 2.271873 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.369744 0.000000 2.271873 ^ gpio_inp_dis[10] (out) + 2.271873 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14027,13 +13719,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.192907 data arrival time + -2.271873 data arrival time --------------------------------------------------------------------------------------------- - 5.557093 slack (MET) + 5.478127 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14042,10 +13734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077885 0.263951 0.192862 2.192862 ^ gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.263994 0.000000 2.192862 ^ gpio_inp_dis[20] (out) - 2.192862 data arrival time + 3 0.110640 0.372770 0.271594 2.271594 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.372789 0.000000 2.271594 ^ gpio_dm1[4] (out) + 2.271594 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14055,13 +13747,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.192862 data arrival time + -2.271594 data arrival time --------------------------------------------------------------------------------------------- - 5.557138 slack (MET) + 5.478406 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14070,10 +13762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.078230 0.264987 0.192831 2.192831 ^ gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.264999 0.000000 2.192831 ^ gpio_oeb[19] (out) - 2.192831 data arrival time + 3 0.110640 0.372770 0.271471 2.271471 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.372787 0.000000 2.271471 ^ gpio_inp_dis[4] (out) + 2.271471 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14083,13 +13775,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.192831 data arrival time + -2.271471 data arrival time --------------------------------------------------------------------------------------------- - 5.557169 slack (MET) + 5.478529 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14098,10 +13790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.078215 0.264934 0.192756 2.192756 ^ gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.264945 0.000000 2.192756 ^ gpio_oeb[21] (out) - 2.192756 data arrival time + 3 0.110640 0.372770 0.271248 2.271248 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.372784 0.000000 2.271248 ^ gpio_dm2[4] (out) + 2.271248 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14111,13 +13803,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.192756 data arrival time + -2.271248 data arrival time --------------------------------------------------------------------------------------------- - 5.557244 slack (MET) + 5.478752 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14126,10 +13818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077871 0.263795 0.192253 2.192253 ^ gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.263812 0.000000 2.192253 ^ gpio_inp_dis[22] (out) - 2.192253 data arrival time + 3 0.110304 0.371891 0.271142 2.271142 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.371941 0.000000 2.271142 ^ gpio_inp_dis[5] (out) + 2.271142 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14139,13 +13831,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.192253 data arrival time + -2.271142 data arrival time --------------------------------------------------------------------------------------------- - 5.557747 slack (MET) + 5.478858 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14154,10 +13846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077871 0.263795 0.191950 2.191950 ^ gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.263807 0.000000 2.191950 ^ gpio_oeb[22] (out) - 2.191950 data arrival time + 3 0.110290 0.371595 0.270721 2.270721 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.371612 0.000000 2.270721 ^ gpio_dm1[12] (out) + 2.270721 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14167,13 +13859,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.191950 data arrival time + -2.270721 data arrival time --------------------------------------------------------------------------------------------- - 5.558050 slack (MET) + 5.479279 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14182,10 +13874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077885 0.263951 0.191779 2.191779 ^ gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.263968 0.000000 2.191779 ^ gpio_oeb[20] (out) - 2.191779 data arrival time + 3 0.110290 0.371595 0.270599 2.270599 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.371610 0.000000 2.270599 ^ gpio_inp_dis[12] (out) + 2.270599 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14195,13 +13887,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.191779 data arrival time + -2.270599 data arrival time --------------------------------------------------------------------------------------------- - 5.558221 slack (MET) + 5.479401 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14210,10 +13902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077106 0.261228 0.190381 2.190381 ^ gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.261243 0.000000 2.190381 ^ gpio_inp_dis[37] (out) - 2.190381 data arrival time + 3 0.109585 0.369563 0.270532 2.270532 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.369661 0.000000 2.270532 ^ gpio_dm1[9] (out) + 2.270532 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14223,13 +13915,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.190381 data arrival time + -2.270532 data arrival time --------------------------------------------------------------------------------------------- - 5.559618 slack (MET) + 5.479468 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14238,10 +13930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077013 0.260920 0.190148 2.190148 ^ gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.260935 0.000000 2.190148 ^ gpio_inp_dis[27] (out) - 2.190148 data arrival time + 3 0.110290 0.371595 0.270376 2.270376 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.371607 0.000000 2.270376 ^ gpio_dm2[12] (out) + 2.270376 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14251,13 +13943,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.190148 data arrival time + -2.270376 data arrival time --------------------------------------------------------------------------------------------- - 5.559851 slack (MET) + 5.479624 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14266,10 +13958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077106 0.261228 0.190041 2.190041 ^ gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.261238 0.000000 2.190041 ^ gpio_oeb[37] (out) - 2.190041 data arrival time + 3 0.110304 0.371891 0.270015 2.270015 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.371915 0.000000 2.270015 ^ gpio_dm2[5] (out) + 2.270015 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14279,13 +13971,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.190041 data arrival time + -2.270015 data arrival time --------------------------------------------------------------------------------------------- - 5.559959 slack (MET) + 5.479985 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14294,10 +13986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076681 0.259949 0.189953 2.189953 ^ gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.259993 0.000000 2.189953 ^ gpio_inp_dis[23] (out) - 2.189953 data arrival time + 3 0.109585 0.369563 0.269957 2.269957 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.369640 0.000000 2.269957 ^ gpio_inp_dis[9] (out) + 2.269957 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14307,13 +13999,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.189953 data arrival time + -2.269957 data arrival time --------------------------------------------------------------------------------------------- - 5.560047 slack (MET) + 5.480043 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14322,10 +14014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077013 0.260920 0.189837 2.189837 ^ gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.260930 0.000000 2.189837 ^ gpio_oeb[27] (out) - 2.189837 data arrival time + 3 0.109792 0.369947 0.269530 2.269530 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.369966 0.000000 2.269530 ^ gpio_dm1[6] (out) + 2.269530 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14335,13 +14027,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.189837 data arrival time + -2.269530 data arrival time --------------------------------------------------------------------------------------------- - 5.560163 slack (MET) + 5.480471 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14350,10 +14042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076500 0.259313 0.189369 2.189369 ^ gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.259348 0.000000 2.189369 ^ gpio_inp_dis[30] (out) - 2.189369 data arrival time + 3 0.110016 0.369571 0.269490 2.269490 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.369645 0.000000 2.269490 ^ gpio_dm2[10] (out) + 2.269490 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14363,13 +14055,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.189369 data arrival time + -2.269490 data arrival time --------------------------------------------------------------------------------------------- - 5.560631 slack (MET) + 5.480510 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14378,10 +14070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076202 0.258517 0.189120 2.189120 ^ gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.258607 0.000000 2.189120 ^ gpio_inp_dis[36] (out) - 2.189120 data arrival time + 3 0.109792 0.369947 0.269416 2.269416 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.369964 0.000000 2.269416 ^ gpio_inp_dis[6] (out) + 2.269416 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14391,13 +14083,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.189120 data arrival time + -2.269416 data arrival time --------------------------------------------------------------------------------------------- - 5.560880 slack (MET) + 5.480584 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14406,10 +14098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076507 0.259241 0.188921 2.188921 ^ gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.259256 0.000000 2.188921 ^ gpio_inp_dis[35] (out) - 2.188921 data arrival time + 3 0.109792 0.369947 0.269195 2.269195 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.369961 0.000000 2.269195 ^ gpio_dm2[6] (out) + 2.269195 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14419,13 +14111,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.188921 data arrival time + -2.269195 data arrival time --------------------------------------------------------------------------------------------- - 5.561080 slack (MET) + 5.480805 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14434,10 +14126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076492 0.259197 0.188892 2.188892 ^ gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.259212 0.000000 2.188892 ^ gpio_inp_dis[32] (out) - 2.188892 data arrival time + 3 0.109338 0.368426 0.268412 2.268412 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.368443 0.000000 2.268412 ^ gpio_dm1[11] (out) + 2.268412 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14447,13 +14139,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.188892 data arrival time + -2.268412 data arrival time --------------------------------------------------------------------------------------------- - 5.561108 slack (MET) + 5.481588 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14462,10 +14154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076681 0.259949 0.188874 2.188874 ^ gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.259967 0.000000 2.188874 ^ gpio_oeb[23] (out) - 2.188874 data arrival time + 3 0.109338 0.368426 0.268299 2.268299 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.368442 0.000000 2.268299 ^ gpio_inp_dis[11] (out) + 2.268299 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14475,13 +14167,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.188874 data arrival time + -2.268299 data arrival time --------------------------------------------------------------------------------------------- - 5.561126 slack (MET) + 5.481701 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14490,10 +14182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076507 0.259241 0.188609 2.188609 ^ gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.259251 0.000000 2.188609 ^ gpio_oeb[35] (out) - 2.188609 data arrival time + 3 0.109338 0.368426 0.268077 2.268077 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.368439 0.000000 2.268077 ^ gpio_dm2[11] (out) + 2.268077 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14503,13 +14195,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.188609 data arrival time + -2.268077 data arrival time --------------------------------------------------------------------------------------------- - 5.561391 slack (MET) + 5.481923 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14518,10 +14210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076492 0.259197 0.188600 2.188600 ^ gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.259207 0.000000 2.188600 ^ gpio_oeb[32] (out) - 2.188600 data arrival time + 3 0.109585 0.369563 0.267895 2.267895 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.369587 0.000000 2.267895 ^ gpio_dm2[9] (out) + 2.267895 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14531,13 +14223,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.188600 data arrival time + -2.267895 data arrival time --------------------------------------------------------------------------------------------- - 5.561400 slack (MET) + 5.482105 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14546,10 +14238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076500 0.259313 0.188458 2.188458 ^ gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.259328 0.000000 2.188458 ^ gpio_oeb[30] (out) - 2.188458 data arrival time + 2 0.078262 0.265097 0.193208 2.193208 ^ gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.265114 0.000000 2.193208 ^ gpio_inp_dis[15] (out) + 2.193208 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14559,13 +14251,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.188458 data arrival time + -2.193208 data arrival time --------------------------------------------------------------------------------------------- - 5.561543 slack (MET) + 5.556792 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14574,10 +14266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075762 0.257022 0.188261 2.188261 ^ gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.257113 0.000000 2.188261 ^ gpio_inp_dis[29] (out) - 2.188261 data arrival time + 2 0.078230 0.264987 0.193123 2.193123 ^ gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.265004 0.000000 2.193123 ^ gpio_inp_dis[19] (out) + 2.193123 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14587,13 +14279,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.188261 data arrival time + -2.193123 data arrival time --------------------------------------------------------------------------------------------- - 5.561739 slack (MET) + 5.556877 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14602,10 +14294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076202 0.258517 0.188193 2.188193 ^ gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.258571 0.000000 2.188193 ^ gpio_oeb[36] (out) - 2.188193 data arrival time + 2 0.078215 0.264934 0.193087 2.193087 ^ gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.264951 0.000000 2.193087 ^ gpio_inp_dis[21] (out) + 2.193087 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14615,13 +14307,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.188193 data arrival time + -2.193087 data arrival time --------------------------------------------------------------------------------------------- - 5.561807 slack (MET) + 5.556912 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14630,10 +14322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075945 0.257491 0.188116 2.188116 ^ gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.257531 0.000000 2.188116 ^ gpio_inp_dis[18] (out) - 2.188116 data arrival time + 2 0.078262 0.265097 0.192907 2.192907 ^ gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.265109 0.000000 2.192907 ^ gpio_oeb[15] (out) + 2.192907 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14643,13 +14335,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.188116 data arrival time + -2.192907 data arrival time --------------------------------------------------------------------------------------------- - 5.561884 slack (MET) + 5.557093 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14658,10 +14350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075923 0.257356 0.188009 2.188009 ^ gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.257387 0.000000 2.188009 ^ gpio_inp_dis[26] (out) - 2.188009 data arrival time + 2 0.077885 0.263951 0.192862 2.192862 ^ gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.263994 0.000000 2.192862 ^ gpio_inp_dis[20] (out) + 2.192862 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14671,13 +14363,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.188009 data arrival time + -2.192862 data arrival time --------------------------------------------------------------------------------------------- - 5.561992 slack (MET) + 5.557138 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14686,10 +14378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076110 0.257916 0.187957 2.187958 ^ gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.257931 0.000000 2.187958 ^ gpio_inp_dis[25] (out) - 2.187958 data arrival time + 2 0.078230 0.264987 0.192831 2.192831 ^ gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.264999 0.000000 2.192831 ^ gpio_oeb[19] (out) + 2.192831 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14699,13 +14391,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.187958 data arrival time + -2.192831 data arrival time --------------------------------------------------------------------------------------------- - 5.562043 slack (MET) + 5.557169 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14714,10 +14406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076110 0.257916 0.187667 2.187667 ^ gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.257926 0.000000 2.187667 ^ gpio_oeb[25] (out) - 2.187667 data arrival time + 2 0.078215 0.264934 0.192756 2.192756 ^ gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.264945 0.000000 2.192756 ^ gpio_oeb[21] (out) + 2.192756 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14727,13 +14419,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.187667 data arrival time + -2.192756 data arrival time --------------------------------------------------------------------------------------------- - 5.562333 slack (MET) + 5.557244 slack (MET) -Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14742,10 +14434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075366 0.255714 0.187444 2.187444 ^ gpio_loopback_one[0] (in) - gpio_loopback_one[0] (net) - 0.255814 0.000000 2.187444 ^ gpio_dm0[0] (out) - 2.187444 data arrival time + 2 0.077871 0.263795 0.192253 2.192253 ^ gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.263812 0.000000 2.192253 ^ gpio_inp_dis[22] (out) + 2.192253 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14755,13 +14447,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.187444 data arrival time + -2.192253 data arrival time --------------------------------------------------------------------------------------------- - 5.562556 slack (MET) + 5.557747 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14770,10 +14462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075889 0.257170 0.187391 2.187392 ^ gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.257183 0.000000 2.187392 ^ gpio_inp_dis[31] (out) - 2.187392 data arrival time + 2 0.077871 0.263795 0.191950 2.191950 ^ gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.263807 0.000000 2.191950 ^ gpio_oeb[22] (out) + 2.191950 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14783,13 +14475,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.187392 data arrival time + -2.191950 data arrival time --------------------------------------------------------------------------------------------- - 5.562608 slack (MET) + 5.558050 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14798,10 +14490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075790 0.256911 0.187351 2.187351 ^ gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.256933 0.000000 2.187351 ^ gpio_oeb[33] (out) - 2.187351 data arrival time + 2 0.077885 0.263951 0.191779 2.191779 ^ gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.263968 0.000000 2.191779 ^ gpio_oeb[20] (out) + 2.191779 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14811,13 +14503,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.187351 data arrival time + -2.191779 data arrival time --------------------------------------------------------------------------------------------- - 5.562649 slack (MET) + 5.558221 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14826,10 +14518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075889 0.257170 0.187104 2.187104 ^ gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.257179 0.000000 2.187104 ^ gpio_oeb[31] (out) - 2.187104 data arrival time + 2 0.077106 0.261228 0.190381 2.190381 ^ gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.261243 0.000000 2.190381 ^ gpio_inp_dis[37] (out) + 2.190381 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14839,13 +14531,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.187104 data arrival time + -2.190381 data arrival time --------------------------------------------------------------------------------------------- - 5.562896 slack (MET) + 5.559618 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14854,10 +14546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075945 0.257491 0.187061 2.187061 ^ gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.257507 0.000000 2.187061 ^ gpio_oeb[18] (out) - 2.187061 data arrival time + 2 0.077106 0.261228 0.190041 2.190041 ^ gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.261238 0.000000 2.190041 ^ gpio_oeb[37] (out) + 2.190041 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14867,13 +14559,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.187061 data arrival time + -2.190041 data arrival time --------------------------------------------------------------------------------------------- - 5.562939 slack (MET) + 5.559959 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14882,10 +14574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075790 0.256911 0.186977 2.186977 ^ gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.256926 0.000000 2.186977 ^ gpio_inp_dis[33] (out) - 2.186977 data arrival time + 2 0.076681 0.259949 0.189953 2.189953 ^ gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.259993 0.000000 2.189953 ^ gpio_inp_dis[23] (out) + 2.189953 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14895,13 +14587,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.186977 data arrival time + -2.189953 data arrival time --------------------------------------------------------------------------------------------- - 5.563023 slack (MET) + 5.560047 slack (MET) -Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14910,10 +14602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075483 0.255940 0.186951 2.186951 ^ gpio_loopback_one[17] (in) - gpio_loopback_one[17] (net) - 0.255977 0.000000 2.186951 ^ gpio_inp_dis[17] (out) - 2.186951 data arrival time + 2 0.076917 0.260605 0.189916 2.189916 ^ gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.260620 0.000000 2.189916 ^ gpio_inp_dis[35] (out) + 2.189916 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14923,13 +14615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.186951 data arrival time + -2.189916 data arrival time --------------------------------------------------------------------------------------------- - 5.563049 slack (MET) + 5.560084 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14938,10 +14630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075923 0.257356 0.186911 2.186911 ^ gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.257365 0.000000 2.186911 ^ gpio_oeb[26] (out) - 2.186911 data arrival time + 2 0.076917 0.260605 0.189604 2.189604 ^ gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.260615 0.000000 2.189604 ^ gpio_oeb[35] (out) + 2.189604 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14951,13 +14643,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.186911 data arrival time + -2.189604 data arrival time --------------------------------------------------------------------------------------------- - 5.563089 slack (MET) + 5.560396 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14966,10 +14658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075678 0.256481 0.186904 2.186904 ^ gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.256495 0.000000 2.186904 ^ gpio_inp_dis[34] (out) - 2.186904 data arrival time + 2 0.076202 0.258517 0.189120 2.189120 ^ gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.258607 0.000000 2.189120 ^ gpio_inp_dis[36] (out) + 2.189120 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14979,13 +14671,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.186904 data arrival time + -2.189120 data arrival time --------------------------------------------------------------------------------------------- - 5.563096 slack (MET) + 5.560880 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14994,10 +14686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075762 0.257022 0.186702 2.186702 ^ gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.257057 0.000000 2.186702 ^ gpio_oeb[29] (out) - 2.186702 data arrival time + 2 0.076681 0.259949 0.188874 2.188874 ^ gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.259967 0.000000 2.188874 ^ gpio_oeb[23] (out) + 2.188874 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15007,13 +14699,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.186702 data arrival time + -2.188874 data arrival time --------------------------------------------------------------------------------------------- - 5.563298 slack (MET) + 5.561126 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15022,10 +14714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075678 0.256481 0.186613 2.186613 ^ gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.256490 0.000000 2.186613 ^ gpio_oeb[34] (out) - 2.186613 data arrival time + 2 0.076202 0.258517 0.188193 2.188193 ^ gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.258571 0.000000 2.188193 ^ gpio_oeb[36] (out) + 2.188193 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15035,13 +14727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.186613 data arrival time + -2.188193 data arrival time --------------------------------------------------------------------------------------------- - 5.563387 slack (MET) + 5.561807 slack (MET) -Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15050,10 +14742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075458 0.255765 0.186410 2.186409 ^ gpio_loopback_one[16] (in) - gpio_loopback_one[16] (net) - 0.255781 0.000000 2.186409 ^ gpio_inp_dis[16] (out) - 2.186409 data arrival time + 2 0.075945 0.257491 0.188116 2.188116 ^ gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.257531 0.000000 2.188116 ^ gpio_inp_dis[18] (out) + 2.188116 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15063,13 +14755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.186409 data arrival time + -2.188116 data arrival time --------------------------------------------------------------------------------------------- - 5.563591 slack (MET) + 5.561884 slack (MET) -Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15078,10 +14770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075458 0.255765 0.186063 2.186063 ^ gpio_loopback_one[16] (in) - gpio_loopback_one[16] (net) - 0.255775 0.000000 2.186063 ^ gpio_oeb[16] (out) - 2.186063 data arrival time + 2 0.075366 0.255714 0.187444 2.187444 ^ gpio_loopback_one[0] (in) + gpio_loopback_one[0] (net) + 0.255814 0.000000 2.187444 ^ gpio_dm0[0] (out) + 2.187444 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15091,13 +14783,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.186063 data arrival time + -2.187444 data arrival time --------------------------------------------------------------------------------------------- - 5.563937 slack (MET) + 5.562556 slack (MET) -Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15106,10 +14798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075483 0.255940 0.185942 2.185942 ^ gpio_loopback_one[17] (in) - gpio_loopback_one[17] (net) - 0.255954 0.000000 2.185942 ^ gpio_oeb[17] (out) - 2.185942 data arrival time + 2 0.075945 0.257491 0.187061 2.187061 ^ gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.257507 0.000000 2.187061 ^ gpio_oeb[18] (out) + 2.187061 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15119,13 +14811,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185942 data arrival time + -2.187061 data arrival time --------------------------------------------------------------------------------------------- - 5.564058 slack (MET) + 5.562939 slack (MET) -Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15134,10 +14826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075366 0.255714 0.185622 2.185622 ^ gpio_loopback_one[0] (in) - gpio_loopback_one[0] (net) - 0.255748 0.000000 2.185622 ^ gpio_oeb[0] (out) - 2.185622 data arrival time + 2 0.075483 0.255940 0.186951 2.186951 ^ gpio_loopback_one[17] (in) + gpio_loopback_one[17] (net) + 0.255977 0.000000 2.186951 ^ gpio_inp_dis[17] (out) + 2.186951 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15147,13 +14839,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185622 data arrival time + -2.186951 data arrival time --------------------------------------------------------------------------------------------- - 5.564378 slack (MET) + 5.563049 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15162,10 +14854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075145 0.254706 0.185604 2.185604 ^ gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.254720 0.000000 2.185604 ^ gpio_inp_dis[28] (out) - 2.185604 data arrival time + 2 0.075458 0.255765 0.186410 2.186409 ^ gpio_loopback_one[16] (in) + gpio_loopback_one[16] (net) + 0.255781 0.000000 2.186409 ^ gpio_inp_dis[16] (out) + 2.186409 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15175,13 +14867,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185604 data arrival time + -2.186409 data arrival time --------------------------------------------------------------------------------------------- - 5.564396 slack (MET) + 5.563591 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15190,10 +14882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075145 0.254706 0.185315 2.185315 ^ gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.254715 0.000000 2.185315 ^ gpio_oeb[28] (out) - 2.185315 data arrival time + 2 0.075458 0.255765 0.186063 2.186063 ^ gpio_loopback_one[16] (in) + gpio_loopback_one[16] (net) + 0.255775 0.000000 2.186063 ^ gpio_oeb[16] (out) + 2.186063 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15203,13 +14895,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185315 data arrival time + -2.186063 data arrival time --------------------------------------------------------------------------------------------- - 5.564685 slack (MET) + 5.563937 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15218,10 +14910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075012 0.254268 0.185289 2.185289 ^ gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.254283 0.000000 2.185289 ^ gpio_inp_dis[24] (out) - 2.185289 data arrival time + 2 0.075483 0.255940 0.185942 2.185942 ^ gpio_loopback_one[17] (in) + gpio_loopback_one[17] (net) + 0.255954 0.000000 2.185942 ^ gpio_oeb[17] (out) + 2.185942 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15231,13 +14923,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185289 data arrival time + -2.185942 data arrival time --------------------------------------------------------------------------------------------- - 5.564711 slack (MET) + 5.564058 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15246,10 +14938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075012 0.254268 0.185006 2.185006 ^ gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.254278 0.000000 2.185006 ^ gpio_oeb[24] (out) - 2.185006 data arrival time + 2 0.075366 0.255714 0.185622 2.185622 ^ gpio_loopback_one[0] (in) + gpio_loopback_one[0] (net) + 0.255748 0.000000 2.185622 ^ gpio_oeb[0] (out) + 2.185622 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15259,9 +14951,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185006 data arrival time + -2.185622 data arrival time --------------------------------------------------------------------------------------------- - 5.564993 slack (MET) + 5.564378 slack (MET) Startpoint: gpio_loopback_one[38] (input port clocked by __VIRTUAL_CLK__) diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ff_n40C_1v95/min.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ff_n40C_1v95/min.rpt index 94ad735..1534c30 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ff_n40C_1v95/min.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ff_n40C_1v95/min.rpt @@ -480,8 +480,8 @@ Fanout Cap Slew Delay Time Description 3.828531 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -490,10 +490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075012 0.115130 0.078581 2.078581 v gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.115151 0.000000 2.078581 v gpio_oeb[24] (out) - 2.078581 data arrival time + 2 0.075483 0.115882 0.078826 2.078826 v gpio_loopback_one[17] (in) + gpio_loopback_one[17] (net) + 0.115913 0.000000 2.078826 v gpio_oeb[17] (out) + 2.078826 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -503,13 +503,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078581 data arrival time + -2.078826 data arrival time --------------------------------------------------------------------------------------------- - 3.828581 slack (MET) + 3.828826 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -518,10 +518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075145 0.115321 0.078714 2.078714 v gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.115342 0.000000 2.078714 v gpio_oeb[28] (out) - 2.078714 data arrival time + 2 0.075458 0.115818 0.079031 2.079031 v gpio_loopback_one[16] (in) + gpio_loopback_one[16] (net) + 0.115841 0.000000 2.079031 v gpio_oeb[16] (out) + 2.079031 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -531,13 +531,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078714 data arrival time + -2.079031 data arrival time --------------------------------------------------------------------------------------------- - 3.828714 slack (MET) + 3.829031 slack (MET) -Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -546,10 +546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075483 0.115882 0.078826 2.078826 v gpio_loopback_one[17] (in) - gpio_loopback_one[17] (net) - 0.115913 0.000000 2.078826 v gpio_oeb[17] (out) - 2.078826 data arrival time + 2 0.075945 0.116598 0.079311 2.079311 v gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.116632 0.000000 2.079311 v gpio_oeb[18] (out) + 2.079311 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -559,13 +559,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078826 data arrival time + -2.079311 data arrival time --------------------------------------------------------------------------------------------- - 3.828826 slack (MET) + 3.829311 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -574,10 +574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075012 0.115130 0.078836 2.078836 v gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.115161 0.000000 2.078836 v gpio_inp_dis[24] (out) - 2.078836 data arrival time + 2 0.075458 0.115818 0.079344 2.079344 v gpio_loopback_one[16] (in) + gpio_loopback_one[16] (net) + 0.115853 0.000000 2.079344 v gpio_inp_dis[16] (out) + 2.079344 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -587,13 +587,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078836 data arrival time + -2.079344 data arrival time --------------------------------------------------------------------------------------------- - 3.828836 slack (MET) + 3.829344 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -602,10 +602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075145 0.115321 0.078975 2.078975 v gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.115351 0.000000 2.078975 v gpio_inp_dis[28] (out) - 2.078975 data arrival time + 2 0.075483 0.115882 0.079736 2.079736 v gpio_loopback_one[17] (in) + gpio_loopback_one[17] (net) + 0.115962 0.000000 2.079736 v gpio_inp_dis[17] (out) + 2.079736 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -615,13 +615,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078975 data arrival time + -2.079736 data arrival time --------------------------------------------------------------------------------------------- - 3.828975 slack (MET) + 3.829736 slack (MET) -Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -630,10 +630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075458 0.115818 0.079031 2.079031 v gpio_loopback_one[16] (in) - gpio_loopback_one[16] (net) - 0.115841 0.000000 2.079031 v gpio_oeb[16] (out) - 2.079031 data arrival time + 2 0.076202 0.117382 0.079865 2.079865 v gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.117499 0.000000 2.079865 v gpio_oeb[36] (out) + 2.079865 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -643,13 +643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079031 data arrival time + -2.079865 data arrival time --------------------------------------------------------------------------------------------- - 3.829031 slack (MET) + 3.829865 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -658,10 +658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075762 0.116647 0.079045 2.079045 v gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.116724 0.000000 2.079045 v gpio_oeb[29] (out) - 2.079045 data arrival time + 2 0.076681 0.117718 0.080120 2.080120 v gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.117756 0.000000 2.080120 v gpio_oeb[23] (out) + 2.080120 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -671,13 +671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079045 data arrival time + -2.080120 data arrival time --------------------------------------------------------------------------------------------- - 3.829045 slack (MET) + 3.830120 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -686,10 +686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075923 0.116451 0.079251 2.079251 v gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.116472 0.000000 2.079251 v gpio_oeb[26] (out) - 2.079251 data arrival time + 2 0.075366 0.116082 0.080138 2.080138 v gpio_loopback_one[0] (in) + gpio_loopback_one[0] (net) + 0.116299 0.000000 2.080138 v gpio_dm0[0] (out) + 2.080138 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -699,13 +699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079251 data arrival time + -2.080138 data arrival time --------------------------------------------------------------------------------------------- - 3.829251 slack (MET) + 3.830138 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -714,10 +714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075678 0.116120 0.079294 2.079294 v gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.116141 0.000000 2.079294 v gpio_oeb[34] (out) - 2.079294 data arrival time + 2 0.075945 0.116598 0.080262 2.080262 v gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.116685 0.000000 2.080262 v gpio_inp_dis[18] (out) + 2.080262 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -727,13 +727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079294 data arrival time + -2.080262 data arrival time --------------------------------------------------------------------------------------------- - 3.829293 slack (MET) + 3.830262 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -742,10 +742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075945 0.116598 0.079311 2.079311 v gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.116632 0.000000 2.079311 v gpio_oeb[18] (out) - 2.079311 data arrival time + 2 0.076917 0.117973 0.080616 2.080616 v gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.117995 0.000000 2.080616 v gpio_oeb[35] (out) + 2.080616 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -755,13 +755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079311 data arrival time + -2.080616 data arrival time --------------------------------------------------------------------------------------------- - 3.829311 slack (MET) + 3.830616 slack (MET) -Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -770,10 +770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075458 0.115818 0.079344 2.079344 v gpio_loopback_one[16] (in) - gpio_loopback_one[16] (net) - 0.115853 0.000000 2.079344 v gpio_inp_dis[16] (out) - 2.079344 data arrival time + 2 0.076202 0.117382 0.080699 2.080699 v gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.117576 0.000000 2.080699 v gpio_inp_dis[36] (out) + 2.080699 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -783,13 +783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079344 data arrival time + -2.080699 data arrival time --------------------------------------------------------------------------------------------- - 3.829344 slack (MET) + 3.830699 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -798,10 +798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075790 0.116245 0.079462 2.079462 v gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.116278 0.000000 2.079462 v gpio_inp_dis[33] (out) - 2.079462 data arrival time + 2 0.077106 0.118247 0.080804 2.080804 v gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.118267 0.000000 2.080804 v gpio_oeb[37] (out) + 2.080804 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -811,13 +811,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079462 data arrival time + -2.080804 data arrival time --------------------------------------------------------------------------------------------- - 3.829462 slack (MET) + 3.830804 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -826,10 +826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075889 0.116414 0.079510 2.079510 v gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.116433 0.000000 2.079510 v gpio_oeb[31] (out) - 2.079510 data arrival time + 2 0.076917 0.117973 0.080898 2.080898 v gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.118006 0.000000 2.080898 v gpio_inp_dis[35] (out) + 2.080898 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -839,13 +839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079510 data arrival time + -2.080898 data arrival time --------------------------------------------------------------------------------------------- - 3.829510 slack (MET) + 3.830898 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -854,10 +854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075678 0.116120 0.079556 2.079556 v gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.116151 0.000000 2.079556 v gpio_inp_dis[34] (out) - 2.079556 data arrival time + 2 0.076681 0.117718 0.081093 2.081093 v gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.117813 0.000000 2.081093 v gpio_inp_dis[23] (out) + 2.081093 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -867,13 +867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079556 data arrival time + -2.081093 data arrival time --------------------------------------------------------------------------------------------- - 3.829556 slack (MET) + 3.831093 slack (MET) -Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -882,10 +882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075483 0.115882 0.079736 2.079736 v gpio_loopback_one[17] (in) - gpio_loopback_one[17] (net) - 0.115962 0.000000 2.079736 v gpio_inp_dis[17] (out) - 2.079736 data arrival time + 2 0.077106 0.118247 0.081111 2.081111 v gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.118278 0.000000 2.081111 v gpio_inp_dis[37] (out) + 2.081111 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -895,13 +895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079736 data arrival time + -2.081111 data arrival time --------------------------------------------------------------------------------------------- - 3.829736 slack (MET) + 3.831111 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -910,10 +910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075889 0.116414 0.079769 2.079769 v gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.116443 0.000000 2.079769 v gpio_inp_dis[31] (out) - 2.079769 data arrival time + 2 0.077885 0.119501 0.081410 2.081410 v gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.119538 0.000000 2.081410 v gpio_oeb[20] (out) + 2.081410 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -923,13 +923,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079769 data arrival time + -2.081410 data arrival time --------------------------------------------------------------------------------------------- - 3.829770 slack (MET) + 3.831410 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -938,10 +938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076110 0.116763 0.079766 2.079766 v gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.116784 0.000000 2.079766 v gpio_oeb[25] (out) - 2.079766 data arrival time + 2 0.077871 0.119423 0.081665 2.081665 v gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.119449 0.000000 2.081665 v gpio_oeb[22] (out) + 2.081665 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -951,13 +951,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079766 data arrival time + -2.081665 data arrival time --------------------------------------------------------------------------------------------- - 3.829766 slack (MET) + 3.831665 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -966,10 +966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075790 0.116245 0.079799 2.079799 v gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.116294 0.000000 2.079799 v gpio_oeb[33] (out) - 2.079799 data arrival time + 2 0.077871 0.119423 0.081938 2.081938 v gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.119460 0.000000 2.081938 v gpio_inp_dis[22] (out) + 2.081938 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -979,13 +979,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079799 data arrival time + -2.081938 data arrival time --------------------------------------------------------------------------------------------- - 3.829799 slack (MET) + 3.831938 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -994,10 +994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076202 0.117382 0.079865 2.079865 v gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.117499 0.000000 2.079865 v gpio_oeb[36] (out) - 2.079865 data arrival time + 2 0.078215 0.119928 0.082013 2.082013 v gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.119952 0.000000 2.082013 v gpio_oeb[21] (out) + 2.082013 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1007,13 +1007,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079865 data arrival time + -2.082013 data arrival time --------------------------------------------------------------------------------------------- - 3.829865 slack (MET) + 3.832013 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1022,10 +1022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076500 0.117382 0.079975 2.079975 v gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.117414 0.000000 2.079975 v gpio_oeb[30] (out) - 2.079975 data arrival time + 2 0.078230 0.119957 0.082062 2.082062 v gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.119983 0.000000 2.082062 v gpio_oeb[19] (out) + 2.082062 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1035,13 +1035,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079975 data arrival time + -2.082062 data arrival time --------------------------------------------------------------------------------------------- - 3.829975 slack (MET) + 3.832062 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1050,10 +1050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076110 0.116763 0.080028 2.080028 v gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.116794 0.000000 2.080028 v gpio_inp_dis[25] (out) - 2.080028 data arrival time + 2 0.078262 0.120010 0.082093 2.082093 v gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.120036 0.000000 2.082093 v gpio_oeb[15] (out) + 2.082093 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1063,13 +1063,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080028 data arrival time + -2.082093 data arrival time --------------------------------------------------------------------------------------------- - 3.830028 slack (MET) + 3.832093 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1078,10 +1078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076681 0.117718 0.080120 2.080120 v gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.117756 0.000000 2.080120 v gpio_oeb[23] (out) - 2.080120 data arrival time + 2 0.078215 0.119928 0.082312 2.082312 v gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.119964 0.000000 2.082312 v gpio_inp_dis[21] (out) + 2.082312 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1091,13 +1091,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080120 data arrival time + -2.082312 data arrival time --------------------------------------------------------------------------------------------- - 3.830120 slack (MET) + 3.832312 slack (MET) -Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1106,10 +1106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075366 0.116082 0.080138 2.080138 v gpio_loopback_one[0] (in) - gpio_loopback_one[0] (net) - 0.116299 0.000000 2.080138 v gpio_dm0[0] (out) - 2.080138 data arrival time + 2 0.078230 0.119957 0.082326 2.082326 v gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.119993 0.000000 2.082326 v gpio_inp_dis[19] (out) + 2.082326 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1119,13 +1119,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080138 data arrival time + -2.082326 data arrival time --------------------------------------------------------------------------------------------- - 3.830138 slack (MET) + 3.832326 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1134,10 +1134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076507 0.117362 0.080173 2.080173 v gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.117384 0.000000 2.080173 v gpio_oeb[35] (out) - 2.080173 data arrival time + 2 0.078262 0.120010 0.082365 2.082366 v gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.120047 0.000000 2.082366 v gpio_inp_dis[15] (out) + 2.082366 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1147,13 +1147,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080173 data arrival time + -2.082366 data arrival time --------------------------------------------------------------------------------------------- - 3.830173 slack (MET) + 3.832366 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1162,10 +1162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076492 0.117347 0.080178 2.080178 v gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.117369 0.000000 2.080178 v gpio_oeb[32] (out) - 2.080178 data arrival time + 2 0.077885 0.119501 0.082387 2.082386 v gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.119594 0.000000 2.082386 v gpio_inp_dis[20] (out) + 2.082386 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1175,13 +1175,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080178 data arrival time + -2.082386 data arrival time --------------------------------------------------------------------------------------------- - 3.830178 slack (MET) + 3.832386 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1190,10 +1190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075923 0.116451 0.080241 2.080241 v gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.116518 0.000000 2.080241 v gpio_inp_dis[26] (out) - 2.080241 data arrival time + 3 0.109585 0.167054 0.114778 2.114778 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.167106 0.000000 2.114778 v gpio_dm2[9] (out) + 2.114778 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1203,13 +1203,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080241 data arrival time + -2.114778 data arrival time --------------------------------------------------------------------------------------------- - 3.830241 slack (MET) + 3.864778 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1218,10 +1218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075945 0.116598 0.080262 2.080262 v gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.116685 0.000000 2.080262 v gpio_inp_dis[18] (out) - 2.080262 data arrival time + 3 0.110016 0.168365 0.115241 2.115241 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.168524 0.000000 2.115241 v gpio_dm2[10] (out) + 2.115241 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1231,13 +1231,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080262 data arrival time + -2.115241 data arrival time --------------------------------------------------------------------------------------------- - 3.830262 slack (MET) + 3.865242 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1246,10 +1246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076492 0.117347 0.080442 2.080442 v gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.117380 0.000000 2.080442 v gpio_inp_dis[32] (out) - 2.080442 data arrival time + 3 0.109338 0.166299 0.115477 2.115477 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.166326 0.000000 2.115477 v gpio_dm2[11] (out) + 2.115477 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1259,13 +1259,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080442 data arrival time + -2.115477 data arrival time --------------------------------------------------------------------------------------------- - 3.830442 slack (MET) + 3.865477 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1274,10 +1274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075762 0.116647 0.080448 2.080448 v gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.116844 0.000000 2.080448 v gpio_inp_dis[29] (out) - 2.080448 data arrival time + 3 0.109338 0.166299 0.115677 2.115677 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.166333 0.000000 2.115677 v gpio_inp_dis[11] (out) + 2.115677 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1287,13 +1287,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080448 data arrival time + -2.115677 data arrival time --------------------------------------------------------------------------------------------- - 3.830448 slack (MET) + 3.865677 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1302,10 +1302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076507 0.117362 0.080454 2.080454 v gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.117395 0.000000 2.080454 v gpio_inp_dis[35] (out) - 2.080454 data arrival time + 3 0.109338 0.166299 0.115780 2.115780 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.166337 0.000000 2.115780 v gpio_dm1[11] (out) + 2.115780 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1315,13 +1315,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080454 data arrival time + -2.115780 data arrival time --------------------------------------------------------------------------------------------- - 3.830454 slack (MET) + 3.865780 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1330,10 +1330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076202 0.117382 0.080699 2.080699 v gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.117576 0.000000 2.080699 v gpio_inp_dis[36] (out) - 2.080699 data arrival time + 3 0.110304 0.167986 0.115959 2.115959 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.168038 0.000000 2.115959 v gpio_dm2[5] (out) + 2.115959 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1343,13 +1343,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080699 data arrival time + -2.115959 data arrival time --------------------------------------------------------------------------------------------- - 3.830699 slack (MET) + 3.865959 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1358,10 +1358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077013 0.118108 0.080723 2.080723 v gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.118129 0.000000 2.080723 v gpio_oeb[27] (out) - 2.080723 data arrival time + 3 0.109792 0.166994 0.115975 2.115975 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.167023 0.000000 2.115975 v gpio_dm2[6] (out) + 2.115975 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1371,13 +1371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080723 data arrival time + -2.115975 data arrival time --------------------------------------------------------------------------------------------- - 3.830723 slack (MET) + 3.865975 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1386,10 +1386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076500 0.117382 0.080797 2.080797 v gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.117458 0.000000 2.080797 v gpio_inp_dis[30] (out) - 2.080797 data arrival time + 3 0.109792 0.166994 0.116175 2.116175 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.167030 0.000000 2.116175 v gpio_inp_dis[6] (out) + 2.116175 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1399,13 +1399,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080797 data arrival time + -2.116175 data arrival time --------------------------------------------------------------------------------------------- - 3.830797 slack (MET) + 3.866175 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1414,10 +1414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077106 0.118247 0.080804 2.080804 v gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.118267 0.000000 2.080804 v gpio_oeb[37] (out) - 2.080804 data arrival time + 3 0.109792 0.166994 0.116277 2.116277 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.167034 0.000000 2.116277 v gpio_dm1[6] (out) + 2.116277 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1427,13 +1427,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080804 data arrival time + -2.116277 data arrival time --------------------------------------------------------------------------------------------- - 3.830804 slack (MET) + 3.866277 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1442,10 +1442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077013 0.118108 0.081004 2.081004 v gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.118140 0.000000 2.081004 v gpio_inp_dis[27] (out) - 2.081004 data arrival time + 3 0.110290 0.167723 0.116494 2.116494 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.167750 0.000000 2.116494 v gpio_dm2[12] (out) + 2.116494 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1455,13 +1455,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.081004 data arrival time + -2.116494 data arrival time --------------------------------------------------------------------------------------------- - 3.831004 slack (MET) + 3.866494 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1470,10 +1470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076681 0.117718 0.081093 2.081093 v gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.117813 0.000000 2.081093 v gpio_inp_dis[23] (out) - 2.081093 data arrival time + 3 0.109585 0.167054 0.116636 2.116636 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.167221 0.000000 2.116636 v gpio_inp_dis[9] (out) + 2.116636 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1483,13 +1483,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.081093 data arrival time + -2.116636 data arrival time --------------------------------------------------------------------------------------------- - 3.831093 slack (MET) + 3.866636 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1498,10 +1498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077106 0.118247 0.081111 2.081111 v gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.118278 0.000000 2.081111 v gpio_inp_dis[37] (out) - 2.081111 data arrival time + 3 0.110290 0.167723 0.116695 2.116695 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.167757 0.000000 2.116695 v gpio_inp_dis[12] (out) + 2.116695 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1511,13 +1511,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.081111 data arrival time + -2.116695 data arrival time --------------------------------------------------------------------------------------------- - 3.831111 slack (MET) + 3.866695 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1526,10 +1526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077885 0.119501 0.081410 2.081410 v gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.119538 0.000000 2.081410 v gpio_oeb[20] (out) - 2.081410 data arrival time + 3 0.110290 0.167723 0.116806 2.116806 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.167761 0.000000 2.116806 v gpio_dm1[12] (out) + 2.116806 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1539,13 +1539,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.081410 data arrival time + -2.116806 data arrival time --------------------------------------------------------------------------------------------- - 3.831410 slack (MET) + 3.866806 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1554,10 +1554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077871 0.119423 0.081665 2.081665 v gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.119449 0.000000 2.081665 v gpio_oeb[22] (out) - 2.081665 data arrival time + 3 0.110640 0.168267 0.116885 2.116885 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.168296 0.000000 2.116885 v gpio_dm2[4] (out) + 2.116885 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1567,13 +1567,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.081665 data arrival time + -2.116885 data arrival time --------------------------------------------------------------------------------------------- - 3.831665 slack (MET) + 3.866886 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1582,10 +1582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077871 0.119423 0.081938 2.081938 v gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.119460 0.000000 2.081938 v gpio_inp_dis[22] (out) - 2.081938 data arrival time + 3 0.110304 0.167986 0.116976 2.116976 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.168094 0.000000 2.116976 v gpio_inp_dis[5] (out) + 2.116976 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1595,13 +1595,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.081938 data arrival time + -2.116976 data arrival time --------------------------------------------------------------------------------------------- - 3.831938 slack (MET) + 3.866976 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1610,10 +1610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.078215 0.119928 0.082013 2.082013 v gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.119952 0.000000 2.082013 v gpio_oeb[21] (out) - 2.082013 data arrival time + 3 0.110640 0.168267 0.117087 2.117087 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.168303 0.000000 2.117087 v gpio_inp_dis[4] (out) + 2.117087 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1623,13 +1623,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.082013 data arrival time + -2.117087 data arrival time --------------------------------------------------------------------------------------------- - 3.832013 slack (MET) + 3.867087 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1638,10 +1638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.078230 0.119957 0.082062 2.082062 v gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.119983 0.000000 2.082062 v gpio_oeb[19] (out) - 2.082062 data arrival time + 3 0.109585 0.167054 0.117154 2.117154 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.167266 0.000000 2.117154 v gpio_dm1[9] (out) + 2.117154 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1651,13 +1651,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.082062 data arrival time + -2.117154 data arrival time --------------------------------------------------------------------------------------------- - 3.832062 slack (MET) + 3.867154 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1666,10 +1666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.078262 0.120010 0.082093 2.082093 v gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.120036 0.000000 2.082093 v gpio_oeb[15] (out) - 2.082093 data arrival time + 3 0.110640 0.168267 0.117197 2.117197 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.168307 0.000000 2.117197 v gpio_dm1[4] (out) + 2.117197 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1679,13 +1679,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.082093 data arrival time + -2.117197 data arrival time --------------------------------------------------------------------------------------------- - 3.832093 slack (MET) + 3.867197 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1694,10 +1694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.078215 0.119928 0.082312 2.082312 v gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.119964 0.000000 2.082312 v gpio_inp_dis[21] (out) - 2.082312 data arrival time + 3 0.110016 0.168365 0.117384 2.117384 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.168738 0.000000 2.117384 v gpio_inp_dis[10] (out) + 2.117384 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1707,13 +1707,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.082312 data arrival time + -2.117384 data arrival time --------------------------------------------------------------------------------------------- - 3.832312 slack (MET) + 3.867384 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1722,10 +1722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.078230 0.119957 0.082326 2.082326 v gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.119993 0.000000 2.082326 v gpio_inp_dis[19] (out) - 2.082326 data arrival time + 3 0.111209 0.169108 0.117490 2.117490 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.169137 0.000000 2.117490 v gpio_dm2[8] (out) + 2.117490 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1735,13 +1735,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.082326 data arrival time + -2.117490 data arrival time --------------------------------------------------------------------------------------------- - 3.832326 slack (MET) + 3.867491 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1750,10 +1750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.078262 0.120010 0.082365 2.082366 v gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.120047 0.000000 2.082366 v gpio_inp_dis[15] (out) - 2.082366 data arrival time + 3 0.111214 0.169126 0.117500 2.117501 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.169156 0.000000 2.117501 v gpio_dm2[3] (out) + 2.117501 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1763,13 +1763,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.082366 data arrival time + -2.117501 data arrival time --------------------------------------------------------------------------------------------- - 3.832366 slack (MET) + 3.867500 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1778,10 +1778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077885 0.119501 0.082387 2.082386 v gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.119594 0.000000 2.082386 v gpio_inp_dis[20] (out) - 2.082386 data arrival time + 3 0.111209 0.169108 0.117693 2.117692 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.169144 0.000000 2.117692 v gpio_inp_dis[8] (out) + 2.117692 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1791,13 +1791,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.082386 data arrival time + -2.117692 data arrival time --------------------------------------------------------------------------------------------- - 3.832386 slack (MET) + 3.867692 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1806,10 +1806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109585 0.167054 0.114778 2.114778 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.167106 0.000000 2.114778 v gpio_dm2[9] (out) - 2.114778 data arrival time + 3 0.111214 0.169126 0.117702 2.117702 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.169163 0.000000 2.117702 v gpio_inp_dis[3] (out) + 2.117702 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1819,13 +1819,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114778 data arrival time + -2.117702 data arrival time --------------------------------------------------------------------------------------------- - 3.864778 slack (MET) + 3.867702 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1834,10 +1834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110209 0.168652 0.115453 2.115453 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.168811 0.000000 2.115453 v gpio_dm2[10] (out) - 2.115453 data arrival time + 3 0.110304 0.167986 0.117745 2.117745 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.168149 0.000000 2.117745 v gpio_dm1[5] (out) + 2.117745 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1847,13 +1847,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115453 data arrival time + -2.117745 data arrival time --------------------------------------------------------------------------------------------- - 3.865453 slack (MET) + 3.867745 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1862,10 +1862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110304 0.167986 0.115959 2.115959 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.168038 0.000000 2.115959 v gpio_dm2[5] (out) - 2.115959 data arrival time + 3 0.111209 0.169108 0.117801 2.117801 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.169148 0.000000 2.117801 v gpio_dm1[8] (out) + 2.117801 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1875,13 +1875,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115959 data arrival time + -2.117801 data arrival time --------------------------------------------------------------------------------------------- - 3.865959 slack (MET) + 3.867801 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1890,10 +1890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109792 0.166994 0.115975 2.115975 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.167023 0.000000 2.115975 v gpio_dm2[6] (out) - 2.115975 data arrival time + 3 0.111214 0.169126 0.117814 2.117814 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.169167 0.000000 2.117814 v gpio_dm1[3] (out) + 2.117814 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1903,13 +1903,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115975 data arrival time + -2.117814 data arrival time --------------------------------------------------------------------------------------------- - 3.865975 slack (MET) + 3.867814 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1918,10 +1918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109792 0.166994 0.116175 2.116175 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.167030 0.000000 2.116175 v gpio_inp_dis[6] (out) - 2.116175 data arrival time + 3 0.112379 0.171201 0.117873 2.117873 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.171255 0.000000 2.117873 v gpio_dm2[2] (out) + 2.117873 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1931,13 +1931,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116175 data arrival time + -2.117873 data arrival time --------------------------------------------------------------------------------------------- - 3.866175 slack (MET) + 3.867872 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1946,10 +1946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109792 0.166994 0.116277 2.116277 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.167034 0.000000 2.116277 v gpio_dm1[6] (out) - 2.116277 data arrival time + 3 0.110016 0.168365 0.118029 2.118029 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.168821 0.000000 2.118029 v gpio_dm1[10] (out) + 2.118029 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1959,13 +1959,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116277 data arrival time + -2.118029 data arrival time --------------------------------------------------------------------------------------------- - 3.866277 slack (MET) + 3.868030 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1974,10 +1974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110244 0.167656 0.116443 2.116443 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.167683 0.000000 2.116443 v gpio_dm2[12] (out) - 2.116443 data arrival time + 3 0.112744 0.171893 0.118234 2.118234 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.171965 0.000000 2.118234 v gpio_dm2[32] (out) + 2.118234 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1987,13 +1987,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116443 data arrival time + -2.118234 data arrival time --------------------------------------------------------------------------------------------- - 3.866443 slack (MET) + 3.868234 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2002,10 +2002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109585 0.167054 0.116636 2.116636 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.167221 0.000000 2.116636 v gpio_inp_dis[9] (out) - 2.116636 data arrival time + 3 0.112221 0.170558 0.118460 2.118460 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.170597 0.000000 2.118460 v gpio_dm2[31] (out) + 2.118460 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2015,13 +2015,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116636 data arrival time + -2.118460 data arrival time --------------------------------------------------------------------------------------------- - 3.866636 slack (MET) + 3.868460 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2030,10 +2030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110244 0.167656 0.116645 2.116645 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.167689 0.000000 2.116645 v gpio_inp_dis[12] (out) - 2.116645 data arrival time + 3 0.112221 0.170558 0.118659 2.118659 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.170605 0.000000 2.118659 v gpio_inp_dis[31] (out) + 2.118659 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2043,13 +2043,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116645 data arrival time + -2.118659 data arrival time --------------------------------------------------------------------------------------------- - 3.866645 slack (MET) + 3.868659 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2058,10 +2058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110244 0.167656 0.116755 2.116755 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.167693 0.000000 2.116755 v gpio_dm1[12] (out) - 2.116755 data arrival time + 3 0.112433 0.170832 0.118867 2.118867 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.170874 0.000000 2.118867 v gpio_dm2[30] (out) + 2.118867 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2071,13 +2071,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116755 data arrival time + -2.118867 data arrival time --------------------------------------------------------------------------------------------- - 3.866755 slack (MET) + 3.868867 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2086,10 +2086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110640 0.168267 0.116885 2.116885 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.168296 0.000000 2.116885 v gpio_dm2[4] (out) - 2.116885 data arrival time + 3 0.113557 0.173162 0.118904 2.118904 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.173231 0.000000 2.118904 v gpio_dm2[34] (out) + 2.118904 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2099,13 +2099,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116885 data arrival time + -2.118904 data arrival time --------------------------------------------------------------------------------------------- - 3.866886 slack (MET) + 3.868904 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2114,10 +2114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110304 0.167986 0.116976 2.116976 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.168094 0.000000 2.116976 v gpio_inp_dis[5] (out) - 2.116976 data arrival time + 3 0.112433 0.170832 0.119106 2.119106 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.170884 0.000000 2.119106 v gpio_inp_dis[30] (out) + 2.119106 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2127,13 +2127,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116976 data arrival time + -2.119106 data arrival time --------------------------------------------------------------------------------------------- - 3.866976 slack (MET) + 3.869106 slack (MET) Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2142,10 +2142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110767 0.168463 0.117034 2.117034 v gpio_loopback_one[2] (in) + 3 0.112379 0.171201 0.119194 2.119194 v gpio_loopback_one[2] (in) gpio_loopback_one[2] (net) - 0.168493 0.000000 2.117034 v gpio_dm2[2] (out) - 2.117034 data arrival time + 0.171330 0.000000 2.119194 v gpio_inp_dis[2] (out) + 2.119194 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2155,13 +2155,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117034 data arrival time + -2.119194 data arrival time --------------------------------------------------------------------------------------------- - 3.867034 slack (MET) + 3.869194 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2170,10 +2170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110640 0.168267 0.117087 2.117087 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.168303 0.000000 2.117087 v gpio_inp_dis[4] (out) - 2.117087 data arrival time + 3 0.112433 0.170832 0.119201 2.119201 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.170888 0.000000 2.119201 v gpio_dm1[30] (out) + 2.119201 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2183,13 +2183,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117087 data arrival time + -2.119201 data arrival time --------------------------------------------------------------------------------------------- - 3.867087 slack (MET) + 3.869201 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2198,10 +2198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109585 0.167054 0.117154 2.117154 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.167266 0.000000 2.117154 v gpio_dm1[9] (out) - 2.117154 data arrival time + 3 0.113011 0.171798 0.119420 2.119420 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.171827 0.000000 2.119420 v gpio_dm2[7] (out) + 2.119420 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2211,13 +2211,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117154 data arrival time + -2.119420 data arrival time --------------------------------------------------------------------------------------------- - 3.867154 slack (MET) + 3.869420 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2226,10 +2226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110640 0.168267 0.117197 2.117197 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.168307 0.000000 2.117197 v gpio_dm1[4] (out) - 2.117197 data arrival time + 3 0.112221 0.170558 0.119429 2.119429 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.170643 0.000000 2.119429 v gpio_dm1[31] (out) + 2.119429 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2239,13 +2239,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117197 data arrival time + -2.119429 data arrival time --------------------------------------------------------------------------------------------- - 3.867197 slack (MET) + 3.869429 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2254,10 +2254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110767 0.168463 0.117234 2.117234 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.168500 0.000000 2.117234 v gpio_inp_dis[2] (out) - 2.117234 data arrival time + 3 0.113011 0.171798 0.119626 2.119626 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.171835 0.000000 2.119626 v gpio_inp_dis[7] (out) + 2.119626 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2267,14 +2267,14 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117234 data arrival time + -2.119626 data arrival time --------------------------------------------------------------------------------------------- - 3.867234 slack (MET) + 3.869626 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ Path Type: min Fanout Cap Slew Delay Time Description @@ -2282,10 +2282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111071 0.168897 0.117336 2.117336 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.168925 0.000000 2.117336 v gpio_dm2[11] (out) - 2.117336 data arrival time + 3 0.113011 0.171798 0.119747 2.119747 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.171839 0.000000 2.119747 v gpio_dm1[7] (out) + 2.119747 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2295,13 +2295,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117336 data arrival time + -2.119747 data arrival time --------------------------------------------------------------------------------------------- - 3.867336 slack (MET) + 3.869747 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2310,10 +2310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110767 0.168463 0.117343 2.117342 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.168505 0.000000 2.117342 v gpio_dm1[2] (out) - 2.117342 data arrival time + 3 0.114037 0.174122 0.120035 2.120035 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.174269 0.000000 2.120035 v gpio_dm2[25] (out) + 2.120035 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2323,13 +2323,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117342 data arrival time + -2.120035 data arrival time --------------------------------------------------------------------------------------------- - 3.867342 slack (MET) + 3.870035 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2338,10 +2338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111209 0.169108 0.117490 2.117490 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.169137 0.000000 2.117490 v gpio_dm2[8] (out) - 2.117490 data arrival time + 3 0.112744 0.171893 0.120114 2.120114 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.172095 0.000000 2.120114 v gpio_inp_dis[32] (out) + 2.120114 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2351,13 +2351,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117490 data arrival time + -2.120114 data arrival time --------------------------------------------------------------------------------------------- - 3.867491 slack (MET) + 3.870114 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2366,10 +2366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111214 0.169126 0.117500 2.117501 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.169156 0.000000 2.117501 v gpio_dm2[3] (out) - 2.117501 data arrival time + 3 0.112379 0.171201 0.120485 2.120485 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.171437 0.000000 2.120485 v gpio_dm1[2] (out) + 2.120485 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2379,13 +2379,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117501 data arrival time + -2.120485 data arrival time --------------------------------------------------------------------------------------------- - 3.867500 slack (MET) + 3.870485 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2394,10 +2394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111071 0.168897 0.117539 2.117539 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.168932 0.000000 2.117539 v gpio_inp_dis[11] (out) - 2.117539 data arrival time + 3 0.114044 0.173246 0.120636 2.120636 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.173291 0.000000 2.120636 v gpio_dm2[26] (out) + 2.120636 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2407,13 +2407,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117539 data arrival time + -2.120636 data arrival time --------------------------------------------------------------------------------------------- - 3.867538 slack (MET) + 3.870636 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2422,10 +2422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110209 0.168652 0.117596 2.117596 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.169025 0.000000 2.117596 v gpio_inp_dis[10] (out) - 2.117596 data arrival time + 3 0.112744 0.171893 0.120654 2.120654 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.172145 0.000000 2.120654 v gpio_dm1[32] (out) + 2.120654 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2435,13 +2435,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117596 data arrival time + -2.120654 data arrival time --------------------------------------------------------------------------------------------- - 3.867596 slack (MET) + 3.870654 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2450,10 +2450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111071 0.168897 0.117649 2.117650 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.168936 0.000000 2.117650 v gpio_dm1[11] (out) - 2.117650 data arrival time + 3 0.114233 0.173516 0.120822 2.120822 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.173560 0.000000 2.120822 v gpio_dm2[33] (out) + 2.120822 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2463,13 +2463,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117650 data arrival time + -2.120822 data arrival time --------------------------------------------------------------------------------------------- - 3.867649 slack (MET) + 3.870822 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2478,10 +2478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111209 0.169108 0.117693 2.117692 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.169144 0.000000 2.117692 v gpio_inp_dis[8] (out) - 2.117692 data arrival time + 3 0.114044 0.173246 0.120837 2.120837 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.173300 0.000000 2.120837 v gpio_inp_dis[26] (out) + 2.120837 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2491,13 +2491,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117692 data arrival time + -2.120837 data arrival time --------------------------------------------------------------------------------------------- - 3.867692 slack (MET) + 3.870837 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2506,10 +2506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111214 0.169126 0.117702 2.117702 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.169163 0.000000 2.117702 v gpio_inp_dis[3] (out) - 2.117702 data arrival time + 3 0.114044 0.173246 0.120942 2.120942 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.173304 0.000000 2.120942 v gpio_dm1[26] (out) + 2.120942 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2519,13 +2519,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117702 data arrival time + -2.120942 data arrival time --------------------------------------------------------------------------------------------- - 3.867702 slack (MET) + 3.870942 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2534,10 +2534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110304 0.167986 0.117745 2.117745 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.168149 0.000000 2.117745 v gpio_dm1[5] (out) - 2.117745 data arrival time + 3 0.114233 0.173516 0.121049 2.121049 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.173569 0.000000 2.121049 v gpio_inp_dis[33] (out) + 2.121049 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2547,13 +2547,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117745 data arrival time + -2.121049 data arrival time --------------------------------------------------------------------------------------------- - 3.867745 slack (MET) + 3.871049 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2562,10 +2562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111209 0.169108 0.117801 2.117801 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.169148 0.000000 2.117801 v gpio_dm1[8] (out) - 2.117801 data arrival time + 3 0.113557 0.173162 0.121088 2.121089 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.173386 0.000000 2.121089 v gpio_inp_dis[34] (out) + 2.121089 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2575,13 +2575,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117801 data arrival time + -2.121089 data arrival time --------------------------------------------------------------------------------------------- - 3.867801 slack (MET) + 3.871089 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2590,10 +2590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111214 0.169126 0.117814 2.117814 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.169167 0.000000 2.117814 v gpio_dm1[3] (out) - 2.117814 data arrival time + 3 0.114549 0.174203 0.121113 2.121113 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.174270 0.000000 2.121113 v gpio_inp_dis[24] (out) + 2.121113 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2603,13 +2603,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117814 data arrival time + -2.121113 data arrival time --------------------------------------------------------------------------------------------- - 3.867814 slack (MET) + 3.871113 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2618,10 +2618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110209 0.168652 0.118241 2.118241 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.169108 0.000000 2.118241 v gpio_dm1[10] (out) - 2.118241 data arrival time + 3 0.114549 0.174203 0.121137 2.121137 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.174272 0.000000 2.121137 v gpio_dm2[24] (out) + 2.121137 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2631,13 +2631,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.118241 data arrival time + -2.121137 data arrival time --------------------------------------------------------------------------------------------- - 3.868241 slack (MET) + 3.871137 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2646,10 +2646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.113011 0.171798 0.119420 2.119420 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.171827 0.000000 2.119420 v gpio_dm2[7] (out) - 2.119420 data arrival time + 3 0.114233 0.173516 0.121160 2.121161 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.173574 0.000000 2.121161 v gpio_dm1[33] (out) + 2.121161 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2659,13 +2659,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.119420 data arrival time + -2.121161 data arrival time --------------------------------------------------------------------------------------------- - 3.869420 slack (MET) + 3.871161 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2674,10 +2674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.113011 0.171798 0.119626 2.119626 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.171835 0.000000 2.119626 v gpio_inp_dis[7] (out) - 2.119626 data arrival time + 3 0.114037 0.174122 0.121421 2.121421 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.174390 0.000000 2.121421 v gpio_inp_dis[25] (out) + 2.121421 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2687,13 +2687,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.119626 data arrival time + -2.121421 data arrival time --------------------------------------------------------------------------------------------- - 3.869626 slack (MET) + 3.871422 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2702,10 +2702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.113011 0.171798 0.119747 2.119747 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.171839 0.000000 2.119747 v gpio_dm1[7] (out) - 2.119747 data arrival time + 3 0.115281 0.175231 0.121534 2.121534 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.175275 0.000000 2.121534 v gpio_dm2[28] (out) + 2.121534 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2715,13 +2715,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.119747 data arrival time + -2.121534 data arrival time --------------------------------------------------------------------------------------------- - 3.869747 slack (MET) + 3.871534 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2730,10 +2730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.143709 0.215911 0.152377 2.152377 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.215944 0.000000 2.152377 v gpio_out[1] (out) - 2.152377 data arrival time + 3 0.113557 0.173162 0.121746 2.121746 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.173451 0.000000 2.121746 v gpio_dm1[34] (out) + 2.121746 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2743,13 +2743,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.152377 data arrival time + -2.121746 data arrival time --------------------------------------------------------------------------------------------- - 3.902377 slack (MET) + 3.871746 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2758,10 +2758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.143709 0.215911 0.152494 2.152494 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.215947 0.000000 2.152494 v gpio_dm2[1] (out) - 2.152494 data arrival time + 3 0.115281 0.175231 0.122045 2.122046 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.175298 0.000000 2.122046 v gpio_inp_dis[28] (out) + 2.122046 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2771,13 +2771,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.152494 data arrival time + -2.122046 data arrival time --------------------------------------------------------------------------------------------- - 3.902494 slack (MET) + 3.872046 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2786,10 +2786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.143709 0.215911 0.152767 2.152767 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.215957 0.000000 2.152767 v gpio_dm0[1] (out) - 2.152767 data arrival time + 3 0.114037 0.174122 0.122085 2.122085 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.174461 0.000000 2.122085 v gpio_dm1[25] (out) + 2.122085 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2799,13 +2799,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.152767 data arrival time + -2.122085 data arrival time --------------------------------------------------------------------------------------------- - 3.902767 slack (MET) + 3.872085 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2814,10 +2814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.143709 0.215911 0.152832 2.152832 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.215959 0.000000 2.152832 v gpio_dm1[1] (out) - 2.152832 data arrival time + 3 0.114549 0.174203 0.122185 2.122185 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.174335 0.000000 2.122185 v gpio_dm1[24] (out) + 2.122185 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2827,13 +2827,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.152832 data arrival time + -2.122185 data arrival time --------------------------------------------------------------------------------------------- - 3.902832 slack (MET) + 3.872185 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2842,10 +2842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 0.470753 0.323841 2.323841 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.471084 0.000000 2.323841 v gpio_oeb[1] (out) - 2.323841 data arrival time + 3 0.115952 0.176071 0.122681 2.122681 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.176115 0.000000 2.122681 v gpio_dm2[27] (out) + 2.122681 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2855,13 +2855,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.323841 data arrival time + -2.122681 data arrival time --------------------------------------------------------------------------------------------- - 4.073841 slack (MET) + 3.872681 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2870,10 +2870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 0.470753 0.324746 2.324746 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.471147 0.000000 2.324746 v gpio_ib_mode_sel[1] (out) - 2.324746 data arrival time + 3 0.115952 0.176071 0.122883 2.122883 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.176123 0.000000 2.122883 v gpio_inp_dis[27] (out) + 2.122883 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2883,13 +2883,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.324746 data arrival time + -2.122883 data arrival time --------------------------------------------------------------------------------------------- - 4.074747 slack (MET) + 3.872883 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2898,10 +2898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 0.473167 0.325045 2.325045 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.473730 0.000000 2.325045 v gpio_oeb[2] (out) - 2.325045 data arrival time + 3 0.115952 0.176071 0.122995 2.122995 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.176128 0.000000 2.122995 v gpio_dm1[27] (out) + 2.122995 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2911,13 +2911,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.325045 data arrival time + -2.122995 data arrival time --------------------------------------------------------------------------------------------- - 4.075045 slack (MET) + 3.872995 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2926,10 +2926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 0.470391 0.325182 2.325182 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.470660 0.000000 2.325182 v gpio_oeb[6] (out) - 2.325182 data arrival time + 3 0.115281 0.175231 0.123092 2.123091 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.175359 0.000000 2.123091 v gpio_dm1[28] (out) + 2.123091 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2939,13 +2939,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.325182 data arrival time + -2.123091 data arrival time --------------------------------------------------------------------------------------------- - 4.075182 slack (MET) + 3.873091 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2954,10 +2954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 0.470753 0.325541 2.325541 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.471208 0.000000 2.325541 v gpio_vtrip_sel[1] (out) - 2.325541 data arrival time + 3 0.118328 0.179612 0.125235 2.125235 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.179656 0.000000 2.125235 v gpio_dm2[29] (out) + 2.125235 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2967,13 +2967,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.325541 data arrival time + -2.125235 data arrival time --------------------------------------------------------------------------------------------- - 4.075541 slack (MET) + 3.875235 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2982,10 +2982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 0.471882 0.325910 2.325910 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.471997 0.000000 2.325910 v gpio_oeb[10] (out) - 2.325910 data arrival time + 3 0.118328 0.179612 0.125451 2.125451 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.179665 0.000000 2.125451 v gpio_inp_dis[29] (out) + 2.125451 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2995,13 +2995,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.325910 data arrival time + -2.125451 data arrival time --------------------------------------------------------------------------------------------- - 4.075911 slack (MET) + 3.875450 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3010,10 +3010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 0.470391 0.326064 2.326064 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.470716 0.000000 2.326064 v gpio_ib_mode_sel[6] (out) - 2.326064 data arrival time + 3 0.118328 0.179612 0.125568 2.125568 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.179670 0.000000 2.125568 v gpio_dm1[29] (out) + 2.125568 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3023,13 +3023,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.326064 data arrival time + -2.125568 data arrival time --------------------------------------------------------------------------------------------- - 4.076064 slack (MET) + 3.875568 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3038,10 +3038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 0.471882 0.326209 2.326209 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.472010 0.000000 2.326209 v gpio_ib_mode_sel[10] (out) - 2.326209 data arrival time + 4 0.143709 0.215911 0.152377 2.152377 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.215944 0.000000 2.152377 v gpio_out[1] (out) + 2.152377 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3051,13 +3051,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.326209 data arrival time + -2.152377 data arrival time --------------------------------------------------------------------------------------------- - 4.076209 slack (MET) + 3.902377 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3066,10 +3066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 0.472035 0.326683 2.326683 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.472288 0.000000 2.326683 v gpio_oeb[8] (out) - 2.326683 data arrival time + 4 0.143709 0.215911 0.152494 2.152494 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.215947 0.000000 2.152494 v gpio_dm2[1] (out) + 2.152494 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3079,13 +3079,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.326683 data arrival time + -2.152494 data arrival time --------------------------------------------------------------------------------------------- - 4.076683 slack (MET) + 3.902494 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3094,10 +3094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 0.470391 0.326930 2.326930 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.470776 0.000000 2.326930 v gpio_vtrip_sel[6] (out) - 2.326930 data arrival time + 4 0.143709 0.215911 0.152767 2.152767 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.215957 0.000000 2.152767 v gpio_dm0[1] (out) + 2.152767 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3107,13 +3107,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.326930 data arrival time + -2.152767 data arrival time --------------------------------------------------------------------------------------------- - 4.076930 slack (MET) + 3.902767 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3122,10 +3122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 0.472851 0.326978 2.326978 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.473684 0.000000 2.326978 v gpio_oeb[5] (out) - 2.326978 data arrival time + 4 0.143709 0.215911 0.152832 2.152832 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.215959 0.000000 2.152832 v gpio_dm1[1] (out) + 2.152832 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3135,13 +3135,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.326978 data arrival time + -2.152832 data arrival time --------------------------------------------------------------------------------------------- - 4.076978 slack (MET) + 3.902832 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3150,10 +3150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 0.471566 0.327209 2.327209 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.471835 0.000000 2.327209 v gpio_oeb[7] (out) - 2.327209 data arrival time + 9 0.312293 0.470753 0.323841 2.323841 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.471084 0.000000 2.323841 v gpio_oeb[1] (out) + 2.323841 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3163,13 +3163,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.327209 data arrival time + -2.323841 data arrival time --------------------------------------------------------------------------------------------- - 4.077209 slack (MET) + 4.073841 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3178,10 +3178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 0.472035 0.327595 2.327595 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.472344 0.000000 2.327595 v gpio_ib_mode_sel[8] (out) - 2.327595 data arrival time + 9 0.311175 0.468194 0.323898 2.323898 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.468432 0.000000 2.323898 v gpio_oeb[11] (out) + 2.323898 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3191,13 +3191,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.327595 data arrival time + -2.323898 data arrival time --------------------------------------------------------------------------------------------- - 4.077595 slack (MET) + 4.073898 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3206,10 +3206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 0.471881 0.327692 2.327692 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.472195 0.000000 2.327692 v gpio_oeb[4] (out) - 2.327692 data arrival time + 9 0.312293 0.470753 0.324746 2.324746 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.471147 0.000000 2.324746 v gpio_ib_mode_sel[1] (out) + 2.324746 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3219,13 +3219,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.327692 data arrival time + -2.324746 data arrival time --------------------------------------------------------------------------------------------- - 4.077692 slack (MET) + 4.074747 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3234,10 +3234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 0.472851 0.327882 2.327882 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.473785 0.000000 2.327882 v gpio_ib_mode_sel[5] (out) - 2.327882 data arrival time + 9 0.311175 0.468194 0.324803 2.324803 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.468487 0.000000 2.324803 v gpio_ib_mode_sel[11] (out) + 2.324803 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3247,13 +3247,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.327882 data arrival time + -2.324803 data arrival time --------------------------------------------------------------------------------------------- - 4.077882 slack (MET) + 4.074803 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3262,10 +3262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 0.471566 0.328116 2.328116 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.471893 0.000000 2.328116 v gpio_ib_mode_sel[7] (out) - 2.328116 data arrival time + 9 0.315660 0.475490 0.324970 2.324970 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.475642 0.000000 2.324970 v gpio_oeb[30] (out) + 2.324970 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3275,13 +3275,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.328116 data arrival time + -2.324970 data arrival time --------------------------------------------------------------------------------------------- - 4.078116 slack (MET) + 4.074970 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3290,10 +3290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 0.473167 0.328224 2.328224 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.474046 0.000000 2.328224 v gpio_ib_mode_sel[2] (out) - 2.328224 data arrival time + 9 0.312506 0.470391 0.325182 2.325182 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.470660 0.000000 2.325182 v gpio_oeb[6] (out) + 2.325182 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3303,13 +3303,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.328224 data arrival time + -2.325182 data arrival time --------------------------------------------------------------------------------------------- - 4.078224 slack (MET) + 4.075182 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3318,10 +3318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 0.472035 0.328396 2.328396 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.472398 0.000000 2.328396 v gpio_vtrip_sel[8] (out) - 2.328396 data arrival time + 9 0.312293 0.470753 0.325541 2.325541 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.471208 0.000000 2.325541 v gpio_vtrip_sel[1] (out) + 2.325541 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3331,13 +3331,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.328396 data arrival time + -2.325541 data arrival time --------------------------------------------------------------------------------------------- - 4.078395 slack (MET) + 4.075541 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3346,10 +3346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 0.471881 0.328603 2.328603 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.472258 0.000000 2.328603 v gpio_ib_mode_sel[4] (out) - 2.328603 data arrival time + 9 0.311175 0.468194 0.325596 2.325596 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.468539 0.000000 2.325596 v gpio_vtrip_sel[11] (out) + 2.325596 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3359,13 +3359,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.328603 data arrival time + -2.325596 data arrival time --------------------------------------------------------------------------------------------- - 4.078603 slack (MET) + 4.075596 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3374,10 +3374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 0.472851 0.328675 2.328675 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.473878 0.000000 2.328675 v gpio_vtrip_sel[5] (out) - 2.328675 data arrival time + 9 0.313848 0.471645 0.325740 2.325740 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.471761 0.000000 2.325740 v gpio_oeb[10] (out) + 2.325740 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3387,13 +3387,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.328675 data arrival time + -2.325740 data arrival time --------------------------------------------------------------------------------------------- - 4.078675 slack (MET) + 4.075740 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3402,10 +3402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 0.471566 0.328912 2.328912 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.471948 0.000000 2.328912 v gpio_vtrip_sel[7] (out) - 2.328912 data arrival time + 9 0.313848 0.471645 0.326039 2.326039 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.471773 0.000000 2.326039 v gpio_ib_mode_sel[10] (out) + 2.326039 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3415,13 +3415,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.328912 data arrival time + -2.326039 data arrival time --------------------------------------------------------------------------------------------- - 4.078912 slack (MET) + 4.076039 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3430,10 +3430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 0.473167 0.329015 2.329015 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.474136 0.000000 2.329015 v gpio_vtrip_sel[2] (out) - 2.329015 data arrival time + 9 0.312506 0.470391 0.326064 2.326064 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.470716 0.000000 2.326064 v gpio_ib_mode_sel[6] (out) + 2.326064 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3443,13 +3443,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329015 data arrival time + -2.326064 data arrival time --------------------------------------------------------------------------------------------- - 4.079015 slack (MET) + 4.076064 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3458,10 +3458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 0.471882 0.329107 2.329107 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.472158 0.000000 2.329107 v gpio_vtrip_sel[10] (out) - 2.329107 data arrival time + 9 0.313716 0.472035 0.326683 2.326683 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.472288 0.000000 2.326683 v gpio_oeb[8] (out) + 2.326683 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3471,13 +3471,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329107 data arrival time + -2.326683 data arrival time --------------------------------------------------------------------------------------------- - 4.079106 slack (MET) + 4.076683 slack (MET) Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3486,10 +3486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 0.470391 0.329313 2.329313 v gpio_loopback_zero[6] (in) + 9 0.312506 0.470391 0.326930 2.326930 v gpio_loopback_zero[6] (in) gpio_loopback_zero[6] (net) - 0.470970 0.000000 2.329313 v gpio_holdover[6] (out) - 2.329313 data arrival time + 0.470776 0.000000 2.326930 v gpio_vtrip_sel[6] (out) + 2.326930 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3499,13 +3499,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329313 data arrival time + -2.326930 data arrival time --------------------------------------------------------------------------------------------- - 4.079313 slack (MET) + 4.076930 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3514,10 +3514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 0.474993 0.329499 2.329499 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.475235 0.000000 2.329499 v gpio_oeb[12] (out) - 2.329499 data arrival time + 9 0.312970 0.472851 0.326978 2.326978 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.473684 0.000000 2.326978 v gpio_oeb[5] (out) + 2.326978 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3527,13 +3527,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329499 data arrival time + -2.326978 data arrival time --------------------------------------------------------------------------------------------- - 4.079500 slack (MET) + 4.076978 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3542,10 +3542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 0.470391 0.330420 2.330420 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.471074 0.000000 2.330420 v gpio_analog_sel[6] (out) - 2.330420 data arrival time + 9 0.313535 0.471503 0.327108 2.327108 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.471744 0.000000 2.327108 v gpio_oeb[12] (out) + 2.327108 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3555,13 +3555,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330420 data arrival time + -2.327108 data arrival time --------------------------------------------------------------------------------------------- - 4.080420 slack (MET) + 4.077107 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3570,26 +3570,26 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 0.470753 0.330617 2.330617 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.471702 0.000000 2.330617 v gpio_holdover[1] (out) - 2.330617 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) + 9 0.313502 0.471566 0.327209 2.327209 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.471835 0.000000 2.327209 v gpio_oeb[7] (out) + 2.327209 data arrival time + + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) 0.250000 0.250000 clock uncertainty 0.000000 0.250000 clock reconvergence pessimism -2.000000 -1.750000 output external delay -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330617 data arrival time + -2.327209 data arrival time --------------------------------------------------------------------------------------------- - 4.080617 slack (MET) + 4.077209 slack (MET) Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3598,10 +3598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 0.472035 0.330870 2.330870 v gpio_loopback_zero[8] (in) + 9 0.313716 0.472035 0.327595 2.327595 v gpio_loopback_zero[8] (in) gpio_loopback_zero[8] (net) - 0.472594 0.000000 2.330870 v gpio_holdover[8] (out) - 2.330870 data arrival time + 0.472344 0.000000 2.327595 v gpio_ib_mode_sel[8] (out) + 2.327595 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3611,13 +3611,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330870 data arrival time + -2.327595 data arrival time --------------------------------------------------------------------------------------------- - 4.080870 slack (MET) + 4.077595 slack (MET) Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3626,10 +3626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 0.471881 0.330986 2.330986 v gpio_loopback_zero[4] (in) + 9 0.313625 0.471881 0.327692 2.327692 v gpio_loopback_zero[4] (in) gpio_loopback_zero[4] (net) - 0.472449 0.000000 2.330986 v gpio_vtrip_sel[4] (out) - 2.330986 data arrival time + 0.472195 0.000000 2.327692 v gpio_oeb[4] (out) + 2.327692 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3639,13 +3639,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330986 data arrival time + -2.327692 data arrival time --------------------------------------------------------------------------------------------- - 4.080986 slack (MET) + 4.077692 slack (MET) Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3654,10 +3654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 0.472851 0.331124 2.331124 v gpio_loopback_zero[5] (in) + 9 0.312970 0.472851 0.327882 2.327882 v gpio_loopback_zero[5] (in) gpio_loopback_zero[5] (net) - 0.474196 0.000000 2.331124 v gpio_holdover[5] (out) - 2.331124 data arrival time + 0.473785 0.000000 2.327882 v gpio_ib_mode_sel[5] (out) + 2.327882 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3667,13 +3667,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331124 data arrival time + -2.327882 data arrival time --------------------------------------------------------------------------------------------- - 4.081123 slack (MET) + 4.077882 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3682,10 +3682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 0.471566 0.331370 2.331370 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.472148 0.000000 2.331370 v gpio_holdover[7] (out) - 2.331370 data arrival time + 9 0.311175 0.468194 0.328046 2.328046 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.468729 0.000000 2.328046 v gpio_holdover[11] (out) + 2.328046 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3695,13 +3695,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331370 data arrival time + -2.328046 data arrival time --------------------------------------------------------------------------------------------- - 4.081369 slack (MET) + 4.078045 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3710,10 +3710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 0.471829 0.331424 2.331424 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.471878 0.000000 2.331424 v gpio_oeb[9] (out) - 2.331424 data arrival time + 9 0.318724 0.480289 0.328094 2.328094 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.480466 0.000000 2.328094 v gpio_oeb[33] (out) + 2.328094 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3723,13 +3723,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331424 data arrival time + -2.328094 data arrival time --------------------------------------------------------------------------------------------- - 4.081424 slack (MET) + 4.078094 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3738,10 +3738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 0.469900 0.331438 2.331438 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.470173 0.000000 2.331438 v gpio_oeb[3] (out) - 2.331438 data arrival time + 9 0.313502 0.471566 0.328116 2.328116 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.471893 0.000000 2.328116 v gpio_ib_mode_sel[7] (out) + 2.328116 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3751,13 +3751,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331438 data arrival time + -2.328116 data arrival time --------------------------------------------------------------------------------------------- - 4.081438 slack (MET) + 4.078116 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3766,10 +3766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 0.473167 0.331459 2.331459 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.474444 0.000000 2.331459 v gpio_holdover[2] (out) - 2.331459 data arrival time + 9 0.315660 0.475490 0.328215 2.328215 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.475823 0.000000 2.328215 v gpio_ib_mode_sel[30] (out) + 2.328215 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3779,13 +3779,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331459 data arrival time + -2.328215 data arrival time --------------------------------------------------------------------------------------------- - 4.081459 slack (MET) + 4.078215 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3794,10 +3794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 0.471829 0.331597 2.331597 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.471882 0.000000 2.331597 v gpio_ib_mode_sel[9] (out) - 2.331597 data arrival time + 9 0.313716 0.472035 0.328396 2.328396 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.472398 0.000000 2.328396 v gpio_vtrip_sel[8] (out) + 2.328396 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3807,13 +3807,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331597 data arrival time + -2.328396 data arrival time --------------------------------------------------------------------------------------------- - 4.081596 slack (MET) + 4.078395 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3822,10 +3822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 0.469900 0.331618 2.331618 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.470184 0.000000 2.331618 v gpio_ib_mode_sel[3] (out) - 2.331618 data arrival time + 9 0.313625 0.471881 0.328603 2.328603 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.472258 0.000000 2.328603 v gpio_ib_mode_sel[4] (out) + 2.328603 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3835,13 +3835,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331618 data arrival time + -2.328603 data arrival time --------------------------------------------------------------------------------------------- - 4.081618 slack (MET) + 4.078603 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3850,10 +3850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 0.471829 0.331749 2.331749 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.471886 0.000000 2.331749 v gpio_vtrip_sel[9] (out) - 2.331749 data arrival time + 9 0.312970 0.472851 0.328675 2.328675 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.473878 0.000000 2.328675 v gpio_vtrip_sel[5] (out) + 2.328675 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3863,13 +3863,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331749 data arrival time + -2.328675 data arrival time --------------------------------------------------------------------------------------------- - 4.081749 slack (MET) + 4.078675 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3878,10 +3878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 0.469900 0.331779 2.331779 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.470194 0.000000 2.331779 v gpio_vtrip_sel[3] (out) - 2.331779 data arrival time + 9 0.313502 0.471566 0.328912 2.328912 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.471948 0.000000 2.328912 v gpio_vtrip_sel[7] (out) + 2.328912 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3891,13 +3891,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331779 data arrival time + -2.328912 data arrival time --------------------------------------------------------------------------------------------- - 4.081779 slack (MET) + 4.078912 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3906,10 +3906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 0.471829 0.332204 2.332204 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.471900 0.000000 2.332204 v gpio_holdover[9] (out) - 2.332204 data arrival time + 9 0.313848 0.471645 0.328936 2.328936 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.471921 0.000000 2.328936 v gpio_vtrip_sel[10] (out) + 2.328936 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3919,13 +3919,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332204 data arrival time + -2.328936 data arrival time --------------------------------------------------------------------------------------------- - 4.082203 slack (MET) + 4.078937 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3934,10 +3934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 0.469900 0.332218 2.332218 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.470222 0.000000 2.332218 v gpio_holdover[3] (out) - 2.332218 data arrival time + 9 0.315660 0.475490 0.329010 2.329010 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.475878 0.000000 2.329010 v gpio_vtrip_sel[30] (out) + 2.329010 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3947,13 +3947,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332218 data arrival time + -2.329010 data arrival time --------------------------------------------------------------------------------------------- - 4.082218 slack (MET) + 4.079010 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3962,10 +3962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 0.472851 0.332233 2.332233 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.474355 0.000000 2.332233 v gpio_analog_sel[5] (out) - 2.332233 data arrival time + 9 0.311175 0.468194 0.329153 2.329153 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.468829 0.000000 2.329153 v gpio_analog_sel[11] (out) + 2.329153 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3975,13 +3975,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332233 data arrival time + -2.329153 data arrival time --------------------------------------------------------------------------------------------- - 4.082233 slack (MET) + 4.079153 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3990,10 +3990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 0.474993 0.332282 2.332282 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.475420 0.000000 2.332282 v gpio_ib_mode_sel[12] (out) - 2.332282 data arrival time + 9 0.318569 0.478833 0.329155 2.329155 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.478911 0.000000 2.329155 v gpio_oeb[27] (out) + 2.329155 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4003,13 +4003,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332282 data arrival time + -2.329155 data arrival time --------------------------------------------------------------------------------------------- - 4.082281 slack (MET) + 4.079155 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4018,10 +4018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 0.471829 0.332444 2.332444 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.471907 0.000000 2.332444 v gpio_analog_sel[9] (out) - 2.332444 data arrival time + 9 0.312506 0.470391 0.329313 2.329313 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.470970 0.000000 2.329313 v gpio_holdover[6] (out) + 2.329313 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4031,13 +4031,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332444 data arrival time + -2.329313 data arrival time --------------------------------------------------------------------------------------------- - 4.082444 slack (MET) + 4.079313 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4046,10 +4046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 0.471566 0.332481 2.332481 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.472252 0.000000 2.332481 v gpio_analog_sel[7] (out) - 2.332481 data arrival time + 9 0.316579 0.476822 0.329769 2.329769 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.477182 0.000000 2.329769 v gpio_ib_mode_sel[24] (out) + 2.329769 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4059,13 +4059,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332481 data arrival time + -2.329769 data arrival time --------------------------------------------------------------------------------------------- - 4.082481 slack (MET) + 4.079769 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4074,10 +4074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 0.473167 0.332563 2.332563 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.474598 0.000000 2.332563 v gpio_analog_sel[2] (out) - 2.332563 data arrival time + 9 0.316579 0.476822 0.329858 2.329858 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.477188 0.000000 2.329858 v gpio_oeb[24] (out) + 2.329858 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4087,13 +4087,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332563 data arrival time + -2.329858 data arrival time --------------------------------------------------------------------------------------------- - 4.082563 slack (MET) + 4.079857 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4102,10 +4102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 0.473451 0.332653 2.332653 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.473498 0.000000 2.332653 v gpio_oeb[11] (out) - 2.332653 data arrival time + 9 0.313535 0.471503 0.329865 2.329865 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.471927 0.000000 2.329865 v gpio_ib_mode_sel[12] (out) + 2.329865 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4115,13 +4115,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332653 data arrival time + -2.329865 data arrival time --------------------------------------------------------------------------------------------- - 4.082653 slack (MET) + 4.079865 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4130,10 +4130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 0.473451 0.332827 2.332827 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.473503 0.000000 2.332827 v gpio_ib_mode_sel[11] (out) - 2.332827 data arrival time + 9 0.316579 0.476822 0.329918 2.329918 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.477192 0.000000 2.329918 v gpio_vtrip_sel[24] (out) + 2.329918 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4143,13 +4143,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332827 data arrival time + -2.329918 data arrival time --------------------------------------------------------------------------------------------- - 4.082827 slack (MET) + 4.079918 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4158,10 +4158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 0.471829 0.332857 2.332857 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.471921 0.000000 2.332857 v gpio_analog_pol[9] (out) - 2.332857 data arrival time + 9 0.312506 0.470391 0.330420 2.330420 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.471074 0.000000 2.330420 v gpio_analog_sel[6] (out) + 2.330420 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4171,13 +4171,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332857 data arrival time + -2.330420 data arrival time --------------------------------------------------------------------------------------------- - 4.082857 slack (MET) + 4.080420 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4186,10 +4186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 0.471882 0.332907 2.332907 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.472441 0.000000 2.332907 v gpio_holdover[10] (out) - 2.332907 data arrival time + 9 0.312293 0.470753 0.330617 2.330617 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.471702 0.000000 2.330617 v gpio_holdover[1] (out) + 2.330617 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4199,13 +4199,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332907 data arrival time + -2.330617 data arrival time --------------------------------------------------------------------------------------------- - 4.082908 slack (MET) + 4.080617 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4214,10 +4214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 0.471829 0.332931 2.332931 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.471924 0.000000 2.332931 v gpio_dm0[9] (out) - 2.332931 data arrival time + 9 0.315952 0.476964 0.330736 2.330736 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.477740 0.000000 2.330736 v gpio_oeb[34] (out) + 2.330736 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4227,13 +4227,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332931 data arrival time + -2.330736 data arrival time --------------------------------------------------------------------------------------------- - 4.082931 slack (MET) + 4.080736 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4242,10 +4242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 0.471829 0.332981 2.332981 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.471925 0.000000 2.332981 v gpio_analog_en[9] (out) - 2.332981 data arrival time + 9 0.313716 0.472035 0.330870 2.330870 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.472594 0.000000 2.330870 v gpio_holdover[8] (out) + 2.330870 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4255,13 +4255,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332981 data arrival time + -2.330870 data arrival time --------------------------------------------------------------------------------------------- - 4.082981 slack (MET) + 4.080870 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4270,10 +4270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 0.473451 0.332981 2.332981 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.473507 0.000000 2.332981 v gpio_vtrip_sel[11] (out) - 2.332981 data arrival time + 9 0.313625 0.471881 0.330986 2.330986 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.472449 0.000000 2.330986 v gpio_vtrip_sel[4] (out) + 2.330986 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4283,13 +4283,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332981 data arrival time + -2.330986 data arrival time --------------------------------------------------------------------------------------------- - 4.082980 slack (MET) + 4.080986 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4298,10 +4298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 0.472035 0.333015 2.333015 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.472800 0.000000 2.333015 v gpio_analog_sel[8] (out) - 2.333015 data arrival time + 9 0.312970 0.472851 0.331124 2.331124 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.474196 0.000000 2.331124 v gpio_holdover[5] (out) + 2.331124 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4311,13 +4311,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333015 data arrival time + -2.331124 data arrival time --------------------------------------------------------------------------------------------- - 4.083015 slack (MET) + 4.081123 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4326,10 +4326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 0.470753 0.333266 2.333266 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.472037 0.000000 2.333266 v gpio_analog_sel[1] (out) - 2.333266 data arrival time + 9 0.313502 0.471566 0.331370 2.331370 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.472148 0.000000 2.331370 v gpio_holdover[7] (out) + 2.331370 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4339,13 +4339,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333266 data arrival time + -2.331370 data arrival time --------------------------------------------------------------------------------------------- - 4.083266 slack (MET) + 4.081369 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4354,10 +4354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 0.471881 0.333283 2.333282 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.472672 0.000000 2.333282 v gpio_holdover[4] (out) - 2.333282 data arrival time + 9 0.315042 0.471825 0.331424 2.331424 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.471874 0.000000 2.331424 v gpio_oeb[9] (out) + 2.331424 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4367,13 +4367,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333282 data arrival time + -2.331424 data arrival time --------------------------------------------------------------------------------------------- - 4.083282 slack (MET) + 4.081424 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4382,10 +4382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 0.473451 0.333439 2.333440 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.473520 0.000000 2.333440 v gpio_holdover[11] (out) - 2.333440 data arrival time + 9 0.314889 0.469900 0.331438 2.331438 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.470173 0.000000 2.331438 v gpio_oeb[3] (out) + 2.331438 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4395,13 +4395,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333440 data arrival time + -2.331438 data arrival time --------------------------------------------------------------------------------------------- - 4.083439 slack (MET) + 4.081438 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4410,10 +4410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 0.471881 0.333498 2.333498 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.472695 0.000000 2.333498 v gpio_analog_sel[4] (out) - 2.333498 data arrival time + 9 0.315042 0.471825 0.331597 2.331597 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.471878 0.000000 2.331597 v gpio_ib_mode_sel[9] (out) + 2.331597 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4423,13 +4423,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333498 data arrival time + -2.331597 data arrival time --------------------------------------------------------------------------------------------- - 4.083498 slack (MET) + 4.081596 slack (MET) Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4438,10 +4438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 0.469900 0.333527 2.333527 v gpio_loopback_zero[3] (in) + 9 0.314889 0.469900 0.331618 2.331618 v gpio_loopback_zero[3] (in) gpio_loopback_zero[3] (net) - 0.470315 0.000000 2.333527 v gpio_analog_sel[3] (out) - 2.333527 data arrival time + 0.470184 0.000000 2.331618 v gpio_ib_mode_sel[3] (out) + 2.331618 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4451,13 +4451,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333527 data arrival time + -2.331618 data arrival time --------------------------------------------------------------------------------------------- - 4.083527 slack (MET) + 4.081618 slack (MET) Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4466,10 +4466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 0.471829 0.333630 2.333630 v gpio_loopback_zero[9] (in) + 9 0.315042 0.471825 0.331749 2.331749 v gpio_loopback_zero[9] (in) gpio_loopback_zero[9] (net) - 0.471950 0.000000 2.333630 v gpio_slow_sel[9] (out) - 2.333630 data arrival time + 0.471883 0.000000 2.331749 v gpio_vtrip_sel[9] (out) + 2.331749 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4479,13 +4479,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333630 data arrival time + -2.331749 data arrival time --------------------------------------------------------------------------------------------- - 4.083630 slack (MET) + 4.081749 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4494,10 +4494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 0.473451 0.333649 2.333649 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.473526 0.000000 2.333649 v gpio_analog_sel[11] (out) - 2.333649 data arrival time + 9 0.318308 0.478382 0.331764 2.331764 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.478568 0.000000 2.331764 v gpio_oeb[32] (out) + 2.331764 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4507,13 +4507,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333649 data arrival time + -2.331764 data arrival time --------------------------------------------------------------------------------------------- - 4.083649 slack (MET) + 4.081763 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4522,10 +4522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 0.471881 0.333871 2.333871 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.472736 0.000000 2.333871 v gpio_analog_pol[4] (out) - 2.333871 data arrival time + 9 0.314889 0.469900 0.331779 2.331779 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.470194 0.000000 2.331779 v gpio_vtrip_sel[3] (out) + 2.331779 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4535,13 +4535,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333871 data arrival time + -2.331779 data arrival time --------------------------------------------------------------------------------------------- - 4.083871 slack (MET) + 4.081779 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4550,10 +4550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 0.471881 0.333937 2.333937 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.472743 0.000000 2.333937 v gpio_dm0[4] (out) - 2.333937 data arrival time + 9 0.313535 0.471503 0.332128 2.332128 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.472118 0.000000 2.332128 v gpio_vtrip_sel[12] (out) + 2.332128 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4563,13 +4563,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333937 data arrival time + -2.332128 data arrival time --------------------------------------------------------------------------------------------- - 4.083937 slack (MET) + 4.082128 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4578,10 +4578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 0.471881 0.333984 2.333983 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.472748 0.000000 2.333983 v gpio_analog_en[4] (out) - 2.333983 data arrival time + 9 0.315761 0.473007 0.332186 2.332186 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.473064 0.000000 2.332186 v gpio_oeb[2] (out) + 2.332186 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4591,13 +4591,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333983 data arrival time + -2.332186 data arrival time --------------------------------------------------------------------------------------------- - 4.083983 slack (MET) + 4.082186 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4606,10 +4606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 0.473451 0.334035 2.334035 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.473539 0.000000 2.334035 v gpio_analog_pol[11] (out) - 2.334035 data arrival time + 9 0.315042 0.471825 0.332203 2.332203 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.471896 0.000000 2.332203 v gpio_holdover[9] (out) + 2.332203 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4619,13 +4619,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.334035 data arrival time + -2.332203 data arrival time --------------------------------------------------------------------------------------------- - 4.084035 slack (MET) + 4.082203 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4634,10 +4634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 0.471881 0.334084 2.334084 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.472759 0.000000 2.334084 v gpio_slow_sel[4] (out) - 2.334084 data arrival time + 9 0.314889 0.469900 0.332218 2.332218 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.470222 0.000000 2.332218 v gpio_holdover[3] (out) + 2.332218 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4647,13 +4647,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.334084 data arrival time + -2.332218 data arrival time --------------------------------------------------------------------------------------------- - 4.084085 slack (MET) + 4.082218 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4662,10 +4662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 0.473451 0.334100 2.334100 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.473541 0.000000 2.334100 v gpio_dm0[11] (out) - 2.334100 data arrival time + 9 0.319499 0.480367 0.332215 2.332215 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.480547 0.000000 2.332215 v gpio_ib_mode_sel[28] (out) + 2.332215 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4675,13 +4675,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.334100 data arrival time + -2.332215 data arrival time --------------------------------------------------------------------------------------------- - 4.084100 slack (MET) + 4.082215 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4690,10 +4690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 0.473451 0.334144 2.334144 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.473543 0.000000 2.334144 v gpio_analog_en[11] (out) - 2.334144 data arrival time + 9 0.312970 0.472851 0.332233 2.332233 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.474355 0.000000 2.332233 v gpio_analog_sel[5] (out) + 2.332233 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4703,13 +4703,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.334144 data arrival time + -2.332233 data arrival time --------------------------------------------------------------------------------------------- - 4.084144 slack (MET) + 4.082233 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4718,10 +4718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 0.473451 0.334260 2.334260 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.473547 0.000000 2.334260 v gpio_slow_sel[11] (out) - 2.334260 data arrival time + 9 0.315761 0.473007 0.332358 2.332358 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.473069 0.000000 2.332358 v gpio_ib_mode_sel[2] (out) + 2.332358 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4731,13 +4731,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.334260 data arrival time + -2.332358 data arrival time --------------------------------------------------------------------------------------------- - 4.084259 slack (MET) + 4.082358 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4746,10 +4746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 0.471566 0.334550 2.334549 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.472471 0.000000 2.334549 v gpio_analog_pol[7] (out) - 2.334549 data arrival time + 9 0.319499 0.480367 0.332398 2.332398 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.480556 0.000000 2.332398 v gpio_vtrip_sel[28] (out) + 2.332398 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4759,13 +4759,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.334549 data arrival time + -2.332398 data arrival time --------------------------------------------------------------------------------------------- - 4.084550 slack (MET) + 4.082397 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4774,10 +4774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 0.474993 0.334564 2.334564 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.475613 0.000000 2.334564 v gpio_vtrip_sel[12] (out) - 2.334564 data arrival time + 9 0.315042 0.471825 0.332444 2.332444 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.471903 0.000000 2.332444 v gpio_analog_sel[9] (out) + 2.332444 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4787,13 +4787,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.334564 data arrival time + -2.332444 data arrival time --------------------------------------------------------------------------------------------- - 4.084564 slack (MET) + 4.082444 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4802,10 +4802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 0.471882 0.334751 2.334751 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.472616 0.000000 2.334751 v gpio_analog_sel[10] (out) - 2.334751 data arrival time + 9 0.320681 0.482442 0.332459 2.332459 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.482617 0.000000 2.332459 v gpio_oeb[25] (out) + 2.332459 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4815,13 +4815,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.334751 data arrival time + -2.332459 data arrival time --------------------------------------------------------------------------------------------- - 4.084751 slack (MET) + 4.082459 slack (MET) Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4830,10 +4830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 0.471566 0.334889 2.334888 v gpio_loopback_zero[7] (in) + 9 0.313502 0.471566 0.332481 2.332481 v gpio_loopback_zero[7] (in) gpio_loopback_zero[7] (net) - 0.472510 0.000000 2.334888 v gpio_dm0[7] (out) - 2.334888 data arrival time + 0.472252 0.000000 2.332481 v gpio_analog_sel[7] (out) + 2.332481 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4843,13 +4843,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.334888 data arrival time + -2.332481 data arrival time --------------------------------------------------------------------------------------------- - 4.084888 slack (MET) + 4.082481 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4858,10 +4858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 0.470753 0.334948 2.334948 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.472279 0.000000 2.334948 v gpio_inp_dis[1] (out) - 2.334948 data arrival time + 9 0.315761 0.473007 0.332511 2.332511 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.473074 0.000000 2.332511 v gpio_vtrip_sel[2] (out) + 2.332511 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4871,13 +4871,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.334948 data arrival time + -2.332511 data arrival time --------------------------------------------------------------------------------------------- - 4.084948 slack (MET) + 4.082511 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4886,10 +4886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 0.472851 0.334966 2.334966 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.474789 0.000000 2.334966 v gpio_analog_pol[5] (out) - 2.334966 data arrival time + 9 0.311175 0.468194 0.332568 2.332568 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.469195 0.000000 2.332568 v gpio_analog_pol[11] (out) + 2.332568 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4899,9 +4899,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.334966 data arrival time + -2.332568 data arrival time --------------------------------------------------------------------------------------------- - 4.084965 slack (MET) + 4.082568 slack (MET) Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) @@ -4914,10 +4914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 0.474993 0.335030 2.335031 v gpio_loopback_zero[12] (in) + 9 0.313535 0.471503 0.332589 2.332589 v gpio_loopback_zero[12] (in) gpio_loopback_zero[12] (net) - 0.475657 0.000000 2.335031 v gpio_holdover[12] (out) - 2.335031 data arrival time + 0.472162 0.000000 2.332589 v gpio_holdover[12] (out) + 2.332589 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4927,13 +4927,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.335031 data arrival time + -2.332589 data arrival time --------------------------------------------------------------------------------------------- - 4.085030 slack (MET) + 4.082590 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4942,10 +4942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 0.471566 0.335117 2.335117 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.472537 0.000000 2.335117 v gpio_analog_en[7] (out) - 2.335117 data arrival time + 9 0.313848 0.471645 0.332737 2.332737 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.472205 0.000000 2.332737 v gpio_holdover[10] (out) + 2.332737 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4955,13 +4955,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.335117 data arrival time + -2.332737 data arrival time --------------------------------------------------------------------------------------------- - 4.085117 slack (MET) + 4.082737 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4970,10 +4970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 0.471882 0.335146 2.335146 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.472657 0.000000 2.335146 v gpio_analog_pol[10] (out) - 2.335146 data arrival time + 9 0.315660 0.475490 0.332778 2.332778 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.476201 0.000000 2.332778 v gpio_holdover[30] (out) + 2.332778 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4983,13 +4983,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.335146 data arrival time + -2.332778 data arrival time --------------------------------------------------------------------------------------------- - 4.085146 slack (MET) + 4.082778 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4998,10 +4998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 0.470391 0.335179 2.335179 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.471625 0.000000 2.335179 v gpio_analog_pol[6] (out) - 2.335179 data arrival time + 9 0.313535 0.471503 0.332787 2.332787 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.472181 0.000000 2.332787 v gpio_analog_sel[12] (out) + 2.332787 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5011,13 +5011,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.335179 data arrival time + -2.332787 data arrival time --------------------------------------------------------------------------------------------- - 4.085178 slack (MET) + 4.082787 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5026,10 +5026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 0.471882 0.335210 2.335210 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.472664 0.000000 2.335210 v gpio_dm0[10] (out) - 2.335210 data arrival time + 9 0.319499 0.480367 0.332834 2.332834 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.480578 0.000000 2.332834 v gpio_oeb[28] (out) + 2.332834 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5039,13 +5039,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.335210 data arrival time + -2.332834 data arrival time --------------------------------------------------------------------------------------------- - 4.085210 slack (MET) + 4.082834 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5054,10 +5054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 0.474993 0.335231 2.335231 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.475676 0.000000 2.335231 v gpio_analog_sel[12] (out) - 2.335231 data arrival time + 9 0.315042 0.471825 0.332857 2.332857 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.471917 0.000000 2.332857 v gpio_analog_pol[9] (out) + 2.332857 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5067,13 +5067,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.335231 data arrival time + -2.332857 data arrival time --------------------------------------------------------------------------------------------- - 4.085230 slack (MET) + 4.082857 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5082,10 +5082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 0.470753 0.335239 2.335239 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.472323 0.000000 2.335239 v gpio_analog_pol[1] (out) - 2.335239 data arrival time + 9 0.315042 0.471825 0.332931 2.332931 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.471920 0.000000 2.332931 v gpio_dm0[9] (out) + 2.332931 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5095,13 +5095,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.335239 data arrival time + -2.332931 data arrival time --------------------------------------------------------------------------------------------- - 4.085239 slack (MET) + 4.082931 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5110,10 +5110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 0.469900 0.335291 2.335291 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.470460 0.000000 2.335291 v gpio_analog_pol[3] (out) - 2.335291 data arrival time + 9 0.315761 0.473007 0.332965 2.332965 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.473088 0.000000 2.332965 v gpio_holdover[2] (out) + 2.332965 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5123,13 +5123,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.335291 data arrival time + -2.332965 data arrival time --------------------------------------------------------------------------------------------- - 4.085291 slack (MET) + 4.082965 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5138,10 +5138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 0.469900 0.335355 2.335355 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.470466 0.000000 2.335355 v gpio_dm0[3] (out) - 2.335355 data arrival time + 9 0.315042 0.471825 0.332981 2.332981 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.471922 0.000000 2.332981 v gpio_analog_en[9] (out) + 2.332981 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5151,13 +5151,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.335355 data arrival time + -2.332981 data arrival time --------------------------------------------------------------------------------------------- - 4.085354 slack (MET) + 4.082981 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5166,10 +5166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 0.473167 0.335379 2.335379 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.475035 0.000000 2.335379 v gpio_analog_pol[2] (out) - 2.335379 data arrival time + 9 0.313716 0.472035 0.333015 2.333015 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.472800 0.000000 2.333015 v gpio_analog_sel[8] (out) + 2.333015 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5179,13 +5179,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.335379 data arrival time + -2.333015 data arrival time --------------------------------------------------------------------------------------------- - 4.085378 slack (MET) + 4.083015 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5194,10 +5194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 0.469900 0.335398 2.335398 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.470470 0.000000 2.335398 v gpio_analog_en[3] (out) - 2.335398 data arrival time + 9 0.315761 0.473007 0.333171 2.333172 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.473095 0.000000 2.333172 v gpio_analog_sel[2] (out) + 2.333172 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5207,13 +5207,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.335398 data arrival time + -2.333172 data arrival time --------------------------------------------------------------------------------------------- - 4.085398 slack (MET) + 4.083171 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5222,10 +5222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 0.469900 0.335502 2.335502 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.470479 0.000000 2.335502 v gpio_slow_sel[3] (out) - 2.335502 data arrival time + 9 0.313535 0.471503 0.333177 2.333177 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.472219 0.000000 2.333177 v gpio_analog_pol[12] (out) + 2.333177 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5235,13 +5235,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.335502 data arrival time + -2.333177 data arrival time --------------------------------------------------------------------------------------------- - 4.085502 slack (MET) + 4.083177 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5250,10 +5250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 0.470391 0.335513 2.335513 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.471672 0.000000 2.335513 v gpio_dm0[6] (out) - 2.335513 data arrival time + 9 0.318724 0.480289 0.333225 2.333225 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.480802 0.000000 2.333225 v gpio_ib_mode_sel[33] (out) + 2.333225 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5263,13 +5263,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.335513 data arrival time + -2.333225 data arrival time --------------------------------------------------------------------------------------------- - 4.085514 slack (MET) + 4.083225 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5278,10 +5278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 0.471882 0.335525 2.335525 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.472697 0.000000 2.335525 v gpio_analog_en[10] (out) - 2.335525 data arrival time + 9 0.313535 0.471503 0.333232 2.333232 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.472225 0.000000 2.333232 v gpio_dm0[12] (out) + 2.333232 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5291,13 +5291,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.335525 data arrival time + -2.333232 data arrival time --------------------------------------------------------------------------------------------- - 4.085525 slack (MET) + 4.083232 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5306,10 +5306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 0.472035 0.335548 2.335548 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.473087 0.000000 2.335548 v gpio_analog_pol[8] (out) - 2.335548 data arrival time + 9 0.312293 0.470753 0.333266 2.333266 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.472037 0.000000 2.333266 v gpio_analog_sel[1] (out) + 2.333266 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5319,13 +5319,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.335548 data arrival time + -2.333266 data arrival time --------------------------------------------------------------------------------------------- - 4.085548 slack (MET) + 4.083266 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5334,10 +5334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 0.472035 0.335619 2.335619 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.473096 0.000000 2.335619 v gpio_dm0[8] (out) - 2.335619 data arrival time + 9 0.313625 0.471881 0.333283 2.333282 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.472672 0.000000 2.333282 v gpio_holdover[4] (out) + 2.333282 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5347,13 +5347,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.335619 data arrival time + -2.333282 data arrival time --------------------------------------------------------------------------------------------- - 4.085619 slack (MET) + 4.083282 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5362,10 +5362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 0.474993 0.335627 2.335627 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.475716 0.000000 2.335627 v gpio_analog_pol[12] (out) - 2.335627 data arrival time + 9 0.315952 0.476964 0.333308 2.333308 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.478031 0.000000 2.333308 v gpio_ib_mode_sel[34] (out) + 2.333308 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5375,13 +5375,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.335627 data arrival time + -2.333308 data arrival time --------------------------------------------------------------------------------------------- - 4.085627 slack (MET) + 4.083308 slack (MET) Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5390,10 +5390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 0.474993 0.335682 2.335682 v gpio_loopback_zero[12] (in) + 9 0.313535 0.471503 0.333389 2.333389 v gpio_loopback_zero[12] (in) gpio_loopback_zero[12] (net) - 0.475721 0.000000 2.335682 v gpio_dm0[12] (out) - 2.335682 data arrival time + 0.472241 0.000000 2.333389 v gpio_slow_sel[12] (out) + 2.333389 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5403,13 +5403,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.335682 data arrival time + -2.333389 data arrival time --------------------------------------------------------------------------------------------- - 4.085682 slack (MET) + 4.083389 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5418,10 +5418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 0.470391 0.335737 2.335737 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.471703 0.000000 2.335737 v gpio_analog_en[6] (out) - 2.335737 data arrival time + 9 0.318724 0.480289 0.333488 2.333488 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.480825 0.000000 2.333488 v gpio_vtrip_sel[33] (out) + 2.333488 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5431,13 +5431,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.335737 data arrival time + -2.333488 data arrival time --------------------------------------------------------------------------------------------- - 4.085737 slack (MET) + 4.083488 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5446,10 +5446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 0.471566 0.335822 2.335822 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.472622 0.000000 2.335822 v gpio_slow_sel[7] (out) - 2.335822 data arrival time + 9 0.313625 0.471881 0.333498 2.333498 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.472695 0.000000 2.333498 v gpio_analog_sel[4] (out) + 2.333498 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5459,13 +5459,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.335822 data arrival time + -2.333498 data arrival time --------------------------------------------------------------------------------------------- - 4.085822 slack (MET) + 4.083498 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5474,10 +5474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 0.474993 0.335851 2.335851 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.475738 0.000000 2.335851 v gpio_slow_sel[12] (out) - 2.335851 data arrival time + 9 0.314889 0.469900 0.333527 2.333527 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.470315 0.000000 2.333527 v gpio_analog_sel[3] (out) + 2.333527 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5487,13 +5487,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.335851 data arrival time + -2.333527 data arrival time --------------------------------------------------------------------------------------------- - 4.085851 slack (MET) + 4.083527 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5502,10 +5502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 0.470753 0.335951 2.335951 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.472433 0.000000 2.335951 v gpio_analog_en[1] (out) - 2.335951 data arrival time + 9 0.315042 0.471825 0.333630 2.333630 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.471946 0.000000 2.333630 v gpio_slow_sel[9] (out) + 2.333630 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5515,13 +5515,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.335951 data arrival time + -2.333630 data arrival time --------------------------------------------------------------------------------------------- - 4.085951 slack (MET) + 4.083630 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5530,10 +5530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 0.474993 0.336252 2.336252 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.475780 0.000000 2.336252 v gpio_analog_en[12] (out) - 2.336252 data arrival time + 9 0.316579 0.476822 0.333681 2.333681 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.477508 0.000000 2.333681 v gpio_holdover[24] (out) + 2.333681 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5543,13 +5543,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.336252 data arrival time + -2.333681 data arrival time --------------------------------------------------------------------------------------------- - 4.086252 slack (MET) + 4.083681 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5558,10 +5558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 0.470391 0.336251 2.336251 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.471775 0.000000 2.336251 v gpio_slow_sel[6] (out) - 2.336251 data arrival time + 9 0.315761 0.473007 0.333705 2.333705 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.473114 0.000000 2.333705 v gpio_analog_en[2] (out) + 2.333705 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5571,13 +5571,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.336251 data arrival time + -2.333705 data arrival time --------------------------------------------------------------------------------------------- - 4.086251 slack (MET) + 4.083704 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5586,10 +5586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 0.472035 0.336466 2.336466 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.473203 0.000000 2.336466 v gpio_analog_en[8] (out) - 2.336466 data arrival time + 9 0.318569 0.478833 0.333787 2.333787 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.479129 0.000000 2.333787 v gpio_ib_mode_sel[27] (out) + 2.333787 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5599,13 +5599,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.336466 data arrival time + -2.333787 data arrival time --------------------------------------------------------------------------------------------- - 4.086465 slack (MET) + 4.083787 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5614,10 +5614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 0.471882 0.336555 2.336555 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.472812 0.000000 2.336555 v gpio_slow_sel[10] (out) - 2.336555 data arrival time + 9 0.313535 0.471503 0.333802 2.333802 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.472284 0.000000 2.333802 v gpio_analog_en[12] (out) + 2.333802 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5627,13 +5627,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.336555 data arrival time + -2.333802 data arrival time --------------------------------------------------------------------------------------------- - 4.086555 slack (MET) + 4.083802 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5642,10 +5642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 0.472035 0.336580 2.336580 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.473218 0.000000 2.336580 v gpio_slow_sel[8] (out) - 2.336580 data arrival time + 9 0.315761 0.473007 0.333806 2.333806 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.473118 0.000000 2.333806 v gpio_slow_sel[2] (out) + 2.333806 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5655,13 +5655,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.336580 data arrival time + -2.333806 data arrival time --------------------------------------------------------------------------------------------- - 4.086580 slack (MET) + 4.083807 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5670,10 +5670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 0.472851 0.336640 2.336640 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.475086 0.000000 2.336640 v gpio_dm0[5] (out) - 2.336640 data arrival time + 9 0.313625 0.471881 0.333871 2.333871 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.472736 0.000000 2.333871 v gpio_analog_pol[4] (out) + 2.333871 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5683,13 +5683,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.336640 data arrival time + -2.333871 data arrival time --------------------------------------------------------------------------------------------- - 4.086640 slack (MET) + 4.083871 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5698,10 +5698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 0.472851 0.336730 2.336730 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.475102 0.000000 2.336730 v gpio_analog_en[5] (out) - 2.336730 data arrival time + 9 0.311175 0.468194 0.333924 2.333924 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.469367 0.000000 2.333924 v gpio_dm0[11] (out) + 2.333924 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5711,9 +5711,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.336730 data arrival time + -2.333924 data arrival time --------------------------------------------------------------------------------------------- - 4.086730 slack (MET) + 4.083924 slack (MET) Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) @@ -5726,10 +5726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 0.473167 0.337032 2.337032 v gpio_loopback_zero[2] (in) + 9 0.315761 0.473007 0.333929 2.333929 v gpio_loopback_zero[2] (in) gpio_loopback_zero[2] (net) - 0.475323 0.000000 2.337032 v gpio_dm0[2] (out) - 2.337032 data arrival time + 0.473122 0.000000 2.333929 v gpio_dm0[2] (out) + 2.333929 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5739,13 +5739,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.337032 data arrival time + -2.333929 data arrival time --------------------------------------------------------------------------------------------- - 4.087032 slack (MET) + 4.083929 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5754,10 +5754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 0.470753 0.337120 2.337120 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.472623 0.000000 2.337120 v gpio_slow_sel[1] (out) - 2.337120 data arrival time + 9 0.313625 0.471881 0.333937 2.333937 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.472743 0.000000 2.333937 v gpio_dm0[4] (out) + 2.333937 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5767,13 +5767,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.337120 data arrival time + -2.333937 data arrival time --------------------------------------------------------------------------------------------- - 4.087120 slack (MET) + 4.083937 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5782,10 +5782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 0.472851 0.337290 2.337290 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.475207 0.000000 2.337290 v gpio_slow_sel[5] (out) - 2.337290 data arrival time + 9 0.313625 0.471881 0.333984 2.333983 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.472748 0.000000 2.333983 v gpio_analog_en[4] (out) + 2.333983 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5795,13 +5795,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.337290 data arrival time + -2.333983 data arrival time --------------------------------------------------------------------------------------------- - 4.087290 slack (MET) + 4.083983 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5810,10 +5810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 0.473167 0.337918 2.337918 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.475485 0.000000 2.337918 v gpio_analog_en[2] (out) - 2.337918 data arrival time + 9 0.313625 0.471881 0.334084 2.334084 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.472759 0.000000 2.334084 v gpio_slow_sel[4] (out) + 2.334084 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5823,13 +5823,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.337918 data arrival time + -2.334084 data arrival time --------------------------------------------------------------------------------------------- - 4.087919 slack (MET) + 4.084085 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5838,10 +5838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 0.473167 0.338430 2.338430 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.475582 0.000000 2.338430 v gpio_slow_sel[2] (out) - 2.338430 data arrival time + 9 0.311175 0.468194 0.334148 2.334148 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.469397 0.000000 2.334148 v gpio_analog_en[11] (out) + 2.334148 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5851,13 +5851,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.338430 data arrival time + -2.334148 data arrival time --------------------------------------------------------------------------------------------- - 4.088430 slack (MET) + 4.084148 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5866,10 +5866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 0.578089 0.390570 2.390570 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.579132 0.000000 2.390570 v gpio_ib_mode_sel[25] (out) - 2.390570 data arrival time + 9 0.318308 0.478382 0.334341 2.334342 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.478719 0.000000 2.334342 v gpio_ib_mode_sel[32] (out) + 2.334342 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5879,13 +5879,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.390570 data arrival time + -2.334342 data arrival time --------------------------------------------------------------------------------------------- - 4.140570 slack (MET) + 4.084342 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5894,10 +5894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 0.571351 0.390582 2.390582 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.571866 0.000000 2.390582 v gpio_ib_mode_sel[13] (out) - 2.390582 data arrival time + 9 0.318308 0.478382 0.334493 2.334493 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.478729 0.000000 2.334493 v gpio_vtrip_sel[32] (out) + 2.334493 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5907,13 +5907,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.390582 data arrival time + -2.334493 data arrival time --------------------------------------------------------------------------------------------- - 4.140581 slack (MET) + 4.084493 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5922,10 +5922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 0.571351 0.390878 2.390878 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.571889 0.000000 2.390878 v gpio_vtrip_sel[13] (out) - 2.390878 data arrival time + 9 0.315761 0.473007 0.334550 2.334550 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.473148 0.000000 2.334550 v gpio_analog_pol[2] (out) + 2.334550 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5935,13 +5935,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.390878 data arrival time + -2.334550 data arrival time --------------------------------------------------------------------------------------------- - 4.140878 slack (MET) + 4.084550 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5950,10 +5950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 0.570358 0.391270 2.391270 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.570513 0.000000 2.391270 v gpio_ib_mode_sel[14] (out) - 2.391270 data arrival time + 9 0.313502 0.471566 0.334550 2.334549 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.472471 0.000000 2.334549 v gpio_analog_pol[7] (out) + 2.334549 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5963,13 +5963,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.391270 data arrival time + -2.334549 data arrival time --------------------------------------------------------------------------------------------- - 4.141270 slack (MET) + 4.084550 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5978,10 +5978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 0.573089 0.391939 2.391939 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.573312 0.000000 2.391939 v gpio_vtrip_sel[28] (out) - 2.391939 data arrival time + 9 0.313848 0.471645 0.334581 2.334581 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.472380 0.000000 2.334581 v gpio_analog_sel[10] (out) + 2.334581 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5991,13 +5991,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.391939 data arrival time + -2.334581 data arrival time --------------------------------------------------------------------------------------------- - 4.141939 slack (MET) + 4.084581 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6006,10 +6006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 0.570817 0.392491 2.392490 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.571016 0.000000 2.392490 v gpio_ib_mode_sel[17] (out) - 2.392490 data arrival time + 9 0.318569 0.478833 0.334584 2.334584 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.479181 0.000000 2.334584 v gpio_vtrip_sel[27] (out) + 2.334584 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6019,13 +6019,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.392490 data arrival time + -2.334584 data arrival time --------------------------------------------------------------------------------------------- - 4.142490 slack (MET) + 4.084583 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6034,10 +6034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 0.570634 0.392655 2.392655 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.570854 0.000000 2.392655 v gpio_ib_mode_sel[16] (out) - 2.392655 data arrival time + 9 0.311175 0.468194 0.334663 2.334663 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.469466 0.000000 2.334663 v gpio_slow_sel[11] (out) + 2.334663 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6047,13 +6047,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.392655 data arrival time + -2.334663 data arrival time --------------------------------------------------------------------------------------------- - 4.142654 slack (MET) + 4.084663 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6062,10 +6062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 0.572517 0.392828 2.392828 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.572741 0.000000 2.392828 v gpio_ib_mode_sel[33] (out) - 2.392828 data arrival time + 9 0.313502 0.471566 0.334889 2.334888 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.472510 0.000000 2.334888 v gpio_dm0[7] (out) + 2.334888 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6075,13 +6075,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.392828 data arrival time + -2.334888 data arrival time --------------------------------------------------------------------------------------------- - 4.142828 slack (MET) + 4.084888 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6090,10 +6090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 0.570817 0.393567 2.393567 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.571069 0.000000 2.393567 v gpio_vtrip_sel[17] (out) - 2.393567 data arrival time + 9 0.318308 0.478382 0.334945 2.334945 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.478760 0.000000 2.334945 v gpio_holdover[32] (out) + 2.334945 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6103,13 +6103,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.393567 data arrival time + -2.334945 data arrival time --------------------------------------------------------------------------------------------- - 4.143567 slack (MET) + 4.084945 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6118,10 +6118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 0.570634 0.393732 2.393732 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.570911 0.000000 2.393732 v gpio_vtrip_sel[16] (out) - 2.393732 data arrival time + 9 0.312293 0.470753 0.334948 2.334948 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.472279 0.000000 2.334948 v gpio_inp_dis[1] (out) + 2.334948 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6131,13 +6131,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.393732 data arrival time + -2.334948 data arrival time --------------------------------------------------------------------------------------------- - 4.143732 slack (MET) + 4.084948 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6146,10 +6146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 0.572984 0.393818 2.393818 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.573399 0.000000 2.393818 v gpio_ib_mode_sel[24] (out) - 2.393818 data arrival time + 9 0.312970 0.472851 0.334966 2.334966 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.474789 0.000000 2.334966 v gpio_analog_pol[5] (out) + 2.334966 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6159,13 +6159,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.393818 data arrival time + -2.334966 data arrival time --------------------------------------------------------------------------------------------- - 4.143818 slack (MET) + 4.084965 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6174,10 +6174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 0.571685 0.393880 2.393880 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.571902 0.000000 2.393880 v gpio_ib_mode_sel[18] (out) - 2.393880 data arrival time + 9 0.313848 0.471645 0.334976 2.334976 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.472421 0.000000 2.334976 v gpio_analog_pol[10] (out) + 2.334976 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6187,13 +6187,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.393880 data arrival time + -2.334976 data arrival time --------------------------------------------------------------------------------------------- - 4.143880 slack (MET) + 4.084976 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6202,10 +6202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 0.572751 0.394051 2.394051 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.572975 0.000000 2.394051 v gpio_ib_mode_sel[23] (out) - 2.394051 data arrival time + 9 0.313848 0.471645 0.335040 2.335040 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.472427 0.000000 2.335040 v gpio_dm0[10] (out) + 2.335040 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6215,13 +6215,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.394051 data arrival time + -2.335040 data arrival time --------------------------------------------------------------------------------------------- - 4.144051 slack (MET) + 4.085040 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6230,11 +6230,11 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 0.574083 0.394199 2.394199 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.574463 0.000000 2.394199 v gpio_ib_mode_sel[30] (out) - 2.394199 data arrival time - + 9 0.313502 0.471566 0.335117 2.335117 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.472537 0.000000 2.335117 v gpio_analog_en[7] (out) + 2.335117 data arrival time + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 0.250000 0.250000 clock uncertainty @@ -6243,13 +6243,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.394199 data arrival time + -2.335117 data arrival time --------------------------------------------------------------------------------------------- - 4.144199 slack (MET) + 4.085117 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6258,10 +6258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 0.574083 0.394382 2.394382 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.574475 0.000000 2.394382 v gpio_vtrip_sel[30] (out) - 2.394382 data arrival time + 9 0.312506 0.470391 0.335179 2.335179 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.471625 0.000000 2.335179 v gpio_analog_pol[6] (out) + 2.335179 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6271,13 +6271,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.394382 data arrival time + -2.335179 data arrival time --------------------------------------------------------------------------------------------- - 4.144382 slack (MET) + 4.085178 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6286,10 +6286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 0.573663 0.394456 2.394456 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.573888 0.000000 2.394456 v gpio_ib_mode_sel[36] (out) - 2.394456 data arrival time + 9 0.312293 0.470753 0.335239 2.335239 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.472323 0.000000 2.335239 v gpio_analog_pol[1] (out) + 2.335239 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6299,13 +6299,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.394456 data arrival time + -2.335239 data arrival time --------------------------------------------------------------------------------------------- - 4.144455 slack (MET) + 4.085239 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6314,10 +6314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 0.573346 0.394462 2.394462 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.573568 0.000000 2.394462 v gpio_ib_mode_sel[34] (out) - 2.394462 data arrival time + 9 0.314889 0.469900 0.335291 2.335291 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.470460 0.000000 2.335291 v gpio_analog_pol[3] (out) + 2.335291 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6327,13 +6327,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.394462 data arrival time + -2.335291 data arrival time --------------------------------------------------------------------------------------------- - 4.144462 slack (MET) + 4.085291 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6342,10 +6342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 0.572076 0.394827 2.394827 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.572240 0.000000 2.394827 v gpio_ib_mode_sel[0] (out) - 2.394827 data arrival time + 9 0.313848 0.471645 0.335354 2.335354 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.472461 0.000000 2.335354 v gpio_analog_en[10] (out) + 2.335354 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6355,13 +6355,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.394827 data arrival time + -2.335354 data arrival time --------------------------------------------------------------------------------------------- - 4.144827 slack (MET) + 4.085354 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6370,10 +6370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 0.573089 0.394887 2.394886 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.573483 0.000000 2.394886 v gpio_ib_mode_sel[28] (out) - 2.394886 data arrival time + 9 0.314889 0.469900 0.335355 2.335355 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.470466 0.000000 2.335355 v gpio_dm0[3] (out) + 2.335355 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6383,13 +6383,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.394886 data arrival time + -2.335355 data arrival time --------------------------------------------------------------------------------------------- - 4.144886 slack (MET) + 4.085354 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6398,10 +6398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 0.572984 0.394939 2.394939 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.573478 0.000000 2.394939 v gpio_vtrip_sel[24] (out) - 2.394939 data arrival time + 9 0.314889 0.469900 0.335398 2.335398 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.470470 0.000000 2.335398 v gpio_analog_en[3] (out) + 2.335398 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6411,13 +6411,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.394939 data arrival time + -2.335398 data arrival time --------------------------------------------------------------------------------------------- - 4.144939 slack (MET) + 4.085398 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6426,10 +6426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 0.571685 0.394958 2.394958 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.571958 0.000000 2.394958 v gpio_vtrip_sel[18] (out) - 2.394958 data arrival time + 9 0.314889 0.469900 0.335502 2.335502 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.470479 0.000000 2.335502 v gpio_slow_sel[3] (out) + 2.335502 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6439,13 +6439,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.394958 data arrival time + -2.335502 data arrival time --------------------------------------------------------------------------------------------- - 4.144958 slack (MET) + 4.085502 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6454,10 +6454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 0.575222 0.395026 2.395026 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.575453 0.000000 2.395026 v gpio_ib_mode_sel[32] (out) - 2.395026 data arrival time + 9 0.312506 0.470391 0.335513 2.335513 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.471672 0.000000 2.335513 v gpio_dm0[6] (out) + 2.335513 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6467,13 +6467,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395026 data arrival time + -2.335513 data arrival time --------------------------------------------------------------------------------------------- - 4.145026 slack (MET) + 4.085514 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6482,10 +6482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 0.575016 0.395074 2.395074 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.575215 0.000000 2.395074 v gpio_ib_mode_sel[37] (out) - 2.395074 data arrival time + 9 0.313716 0.472035 0.335548 2.335548 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.473087 0.000000 2.335548 v gpio_analog_pol[8] (out) + 2.335548 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6495,13 +6495,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395074 data arrival time + -2.335548 data arrival time --------------------------------------------------------------------------------------------- - 4.145075 slack (MET) + 4.085548 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6510,10 +6510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 0.572751 0.395127 2.395127 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.573032 0.000000 2.395127 v gpio_vtrip_sel[23] (out) - 2.395127 data arrival time + 9 0.315952 0.476964 0.335600 2.335600 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.478331 0.000000 2.335600 v gpio_vtrip_sel[34] (out) + 2.335600 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6523,13 +6523,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395127 data arrival time + -2.335600 data arrival time --------------------------------------------------------------------------------------------- - 4.145127 slack (MET) + 4.085600 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6538,10 +6538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 0.572076 0.395224 2.395224 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.572258 0.000000 2.395224 v gpio_vtrip_sel[0] (out) - 2.395224 data arrival time + 9 0.313716 0.472035 0.335619 2.335619 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.473096 0.000000 2.335619 v gpio_dm0[8] (out) + 2.335619 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6551,13 +6551,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395224 data arrival time + -2.335619 data arrival time --------------------------------------------------------------------------------------------- - 4.145224 slack (MET) + 4.085619 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6566,10 +6566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 0.570358 0.395345 2.395345 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.570728 0.000000 2.395345 v gpio_vtrip_sel[14] (out) - 2.395345 data arrival time + 9 0.320681 0.482442 0.335710 2.335710 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.482807 0.000000 2.335710 v gpio_ib_mode_sel[25] (out) + 2.335710 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6579,13 +6579,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395345 data arrival time + -2.335710 data arrival time --------------------------------------------------------------------------------------------- - 4.145345 slack (MET) + 4.085710 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6594,10 +6594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 0.574358 0.395616 2.395616 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.574605 0.000000 2.395616 v gpio_ib_mode_sel[20] (out) - 2.395616 data arrival time + 9 0.312506 0.470391 0.335737 2.335737 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.471703 0.000000 2.335737 v gpio_analog_en[6] (out) + 2.335737 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6607,13 +6607,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395616 data arrival time + -2.335737 data arrival time --------------------------------------------------------------------------------------------- - 4.145616 slack (MET) + 4.085737 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6622,10 +6622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 0.574989 0.395790 2.395790 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.575231 0.000000 2.395790 v gpio_ib_mode_sel[19] (out) - 2.395790 data arrival time + 9 0.313502 0.471566 0.335822 2.335822 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.472622 0.000000 2.335822 v gpio_slow_sel[7] (out) + 2.335822 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6635,13 +6635,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395790 data arrival time + -2.335822 data arrival time --------------------------------------------------------------------------------------------- - 4.145790 slack (MET) + 4.085822 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6650,10 +6650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 0.569962 0.395906 2.395905 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.570040 0.000000 2.395905 v gpio_ib_mode_sel[38] (out) - 2.395905 data arrival time + 9 0.312293 0.470753 0.335951 2.335951 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.472433 0.000000 2.335951 v gpio_analog_en[1] (out) + 2.335951 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6663,13 +6663,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395905 data arrival time + -2.335951 data arrival time --------------------------------------------------------------------------------------------- - 4.145905 slack (MET) + 4.085951 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6678,10 +6678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 0.574976 0.395961 2.395961 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.575200 0.000000 2.395961 v gpio_ib_mode_sel[22] (out) - 2.395961 data arrival time + 9 0.315952 0.476964 0.336035 2.336035 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.478393 0.000000 2.336035 v gpio_holdover[34] (out) + 2.336035 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6691,13 +6691,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395961 data arrival time + -2.336035 data arrival time --------------------------------------------------------------------------------------------- - 4.145961 slack (MET) + 4.086035 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6706,10 +6706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 0.575000 0.395984 2.395984 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.575246 0.000000 2.395984 v gpio_ib_mode_sel[15] (out) - 2.395984 data arrival time + 9 0.318308 0.478382 0.336234 2.336234 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.478858 0.000000 2.336234 v gpio_analog_sel[32] (out) + 2.336234 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6719,13 +6719,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395984 data arrival time + -2.336234 data arrival time --------------------------------------------------------------------------------------------- - 4.145984 slack (MET) + 4.086234 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6734,10 +6734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 0.575564 0.396002 2.396002 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.575808 0.000000 2.396002 v gpio_ib_mode_sel[21] (out) - 2.396002 data arrival time + 9 0.315952 0.476964 0.336249 2.336249 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.478424 0.000000 2.336249 v gpio_analog_sel[34] (out) + 2.336249 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6747,13 +6747,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396002 data arrival time + -2.336249 data arrival time --------------------------------------------------------------------------------------------- - 4.146002 slack (MET) + 4.086249 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6762,10 +6762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 0.569962 0.396119 2.396119 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.570046 0.000000 2.396119 v gpio_vtrip_sel[38] (out) - 2.396119 data arrival time + 9 0.312506 0.470391 0.336251 2.336251 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.471775 0.000000 2.336251 v gpio_slow_sel[6] (out) + 2.336251 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6775,13 +6775,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396119 data arrival time + -2.336251 data arrival time --------------------------------------------------------------------------------------------- - 4.146119 slack (MET) + 4.086251 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6790,10 +6790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 0.571351 0.396251 2.396250 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.572392 0.000000 2.396250 v gpio_out[13] (out) - 2.396250 data arrival time + 9 0.313848 0.471645 0.336384 2.336384 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.472576 0.000000 2.336384 v gpio_slow_sel[10] (out) + 2.336384 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6803,13 +6803,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396250 data arrival time + -2.336384 data arrival time --------------------------------------------------------------------------------------------- - 4.146251 slack (MET) + 4.086384 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6818,10 +6818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 0.574358 0.396693 2.396693 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.574664 0.000000 2.396693 v gpio_vtrip_sel[20] (out) - 2.396693 data arrival time + 9 0.313716 0.472035 0.336466 2.336466 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.473203 0.000000 2.336466 v gpio_analog_en[8] (out) + 2.336466 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6831,13 +6831,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396693 data arrival time + -2.336466 data arrival time --------------------------------------------------------------------------------------------- - 4.146693 slack (MET) + 4.086465 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6846,10 +6846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 0.572517 0.396720 2.396719 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.572976 0.000000 2.396719 v gpio_vtrip_sel[33] (out) - 2.396719 data arrival time + 9 0.320681 0.482442 0.336517 2.336517 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.482866 0.000000 2.336517 v gpio_vtrip_sel[25] (out) + 2.336517 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6859,13 +6859,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396719 data arrival time + -2.336517 data arrival time --------------------------------------------------------------------------------------------- - 4.146719 slack (MET) + 4.086516 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6874,10 +6874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 0.570101 0.396778 2.396778 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.570331 0.000000 2.396778 v gpio_ib_mode_sel[43] (out) - 2.396778 data arrival time + 9 0.316579 0.476822 0.336578 2.336578 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.477821 0.000000 2.336578 v gpio_analog_sel[24] (out) + 2.336578 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6887,13 +6887,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396778 data arrival time + -2.336578 data arrival time --------------------------------------------------------------------------------------------- - 4.146778 slack (MET) + 4.086578 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6902,10 +6902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 0.573388 0.396799 2.396799 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.573775 0.000000 2.396799 v gpio_ib_mode_sel[31] (out) - 2.396799 data arrival time + 9 0.313716 0.472035 0.336580 2.336580 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.473218 0.000000 2.336580 v gpio_slow_sel[8] (out) + 2.336580 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6915,13 +6915,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396799 data arrival time + -2.336580 data arrival time --------------------------------------------------------------------------------------------- - 4.146799 slack (MET) + 4.086580 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6930,10 +6930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 0.574989 0.396868 2.396868 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.575289 0.000000 2.396868 v gpio_vtrip_sel[19] (out) - 2.396868 data arrival time + 9 0.315952 0.476964 0.336619 2.336619 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.478478 0.000000 2.336619 v gpio_analog_pol[34] (out) + 2.336619 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6943,13 +6943,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396868 data arrival time + -2.336619 data arrival time --------------------------------------------------------------------------------------------- - 4.146868 slack (MET) + 4.086619 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6958,10 +6958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 0.574976 0.396892 2.396892 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.575248 0.000000 2.396892 v gpio_vtrip_sel[22] (out) - 2.396892 data arrival time + 9 0.312970 0.472851 0.336640 2.336640 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.475086 0.000000 2.336640 v gpio_dm0[5] (out) + 2.336640 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6971,13 +6971,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396892 data arrival time + -2.336640 data arrival time --------------------------------------------------------------------------------------------- - 4.146892 slack (MET) + 4.086640 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6986,10 +6986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 0.571351 0.397022 2.397022 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.572478 0.000000 2.397022 v gpio_holdover[13] (out) - 2.397022 data arrival time + 9 0.315952 0.476964 0.336684 2.336684 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.478488 0.000000 2.336684 v gpio_dm0[34] (out) + 2.336684 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6999,13 +6999,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397022 data arrival time + -2.336684 data arrival time --------------------------------------------------------------------------------------------- - 4.147022 slack (MET) + 4.086684 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7014,10 +7014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 0.575000 0.397061 2.397061 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.575306 0.000000 2.397061 v gpio_vtrip_sel[15] (out) - 2.397061 data arrival time + 9 0.315952 0.476964 0.336731 2.336731 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.478495 0.000000 2.336731 v gpio_analog_en[34] (out) + 2.336731 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7027,13 +7027,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397061 data arrival time + -2.336731 data arrival time --------------------------------------------------------------------------------------------- - 4.147061 slack (MET) + 4.086730 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7042,10 +7042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 0.575564 0.397081 2.397081 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.575867 0.000000 2.397081 v gpio_vtrip_sel[21] (out) - 2.397081 data arrival time + 9 0.312970 0.472851 0.336730 2.336730 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.475102 0.000000 2.336730 v gpio_analog_en[5] (out) + 2.336730 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7055,13 +7055,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397081 data arrival time + -2.336730 data arrival time --------------------------------------------------------------------------------------------- - 4.147081 slack (MET) + 4.086730 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7070,10 +7070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 0.574083 0.397190 2.397190 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.574683 0.000000 2.397190 v gpio_out[30] (out) - 2.397190 data arrival time + 9 0.321000 0.481522 0.336988 2.336988 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.481697 0.000000 2.336988 v gpio_oeb[29] (out) + 2.336988 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7083,13 +7083,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397190 data arrival time + -2.336988 data arrival time --------------------------------------------------------------------------------------------- - 4.147189 slack (MET) + 4.086988 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7098,10 +7098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 0.573089 0.397580 2.397580 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.573682 0.000000 2.397580 v gpio_out[28] (out) - 2.397580 data arrival time + 9 0.318569 0.478833 0.337044 2.337044 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.479371 0.000000 2.337044 v gpio_holdover[27] (out) + 2.337044 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7111,13 +7111,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397580 data arrival time + -2.337044 data arrival time --------------------------------------------------------------------------------------------- - 4.147580 slack (MET) + 4.087044 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7126,10 +7126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 0.574829 0.397713 2.397713 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.575249 0.000000 2.397713 v gpio_ib_mode_sel[29] (out) - 2.397713 data arrival time + 9 0.312293 0.470753 0.337120 2.337120 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.472623 0.000000 2.337120 v gpio_slow_sel[1] (out) + 2.337120 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7139,13 +7139,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397713 data arrival time + -2.337120 data arrival time --------------------------------------------------------------------------------------------- - 4.147713 slack (MET) + 4.087120 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7154,10 +7154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 0.572984 0.397740 2.397740 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.573710 0.000000 2.397740 v gpio_out[24] (out) - 2.397740 data arrival time + 9 0.321000 0.481522 0.337174 2.337174 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.481706 0.000000 2.337174 v gpio_ib_mode_sel[29] (out) + 2.337174 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7167,13 +7167,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397740 data arrival time + -2.337174 data arrival time --------------------------------------------------------------------------------------------- - 4.147739 slack (MET) + 4.087174 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7182,10 +7182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 0.574420 0.397843 2.397843 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.574819 0.000000 2.397843 v gpio_ib_mode_sel[27] (out) - 2.397843 data arrival time + 9 0.312970 0.472851 0.337290 2.337290 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.475207 0.000000 2.337290 v gpio_slow_sel[5] (out) + 2.337290 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7195,13 +7195,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397843 data arrival time + -2.337290 data arrival time --------------------------------------------------------------------------------------------- - 4.147842 slack (MET) + 4.087290 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7210,10 +7210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 0.573388 0.397922 2.397922 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.573852 0.000000 2.397922 v gpio_vtrip_sel[31] (out) - 2.397922 data arrival time + 9 0.321436 0.482224 0.337477 2.337477 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.482409 0.000000 2.337477 v gpio_oeb[26] (out) + 2.337477 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7223,13 +7223,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397922 data arrival time + -2.337477 data arrival time --------------------------------------------------------------------------------------------- - 4.147922 slack (MET) + 4.087477 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7238,10 +7238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 0.575278 0.398041 2.398041 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.575686 0.000000 2.398041 v gpio_ib_mode_sel[26] (out) - 2.398041 data arrival time + 9 0.315952 0.476964 0.337503 2.337503 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.478612 0.000000 2.337503 v gpio_slow_sel[34] (out) + 2.337503 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7251,13 +7251,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398041 data arrival time + -2.337503 data arrival time --------------------------------------------------------------------------------------------- - 4.148041 slack (MET) + 4.087503 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7266,10 +7266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 0.570358 0.398048 2.398048 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.570923 0.000000 2.398048 v gpio_out[14] (out) - 2.398048 data arrival time + 9 0.315660 0.475490 0.337545 2.337545 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.476759 0.000000 2.337545 v gpio_analog_sel[30] (out) + 2.337545 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7279,13 +7279,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398048 data arrival time + -2.337545 data arrival time --------------------------------------------------------------------------------------------- - 4.148048 slack (MET) + 4.087544 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7294,10 +7294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 0.575222 0.398171 2.398171 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.575639 0.000000 2.398171 v gpio_vtrip_sel[32] (out) - 2.398171 data arrival time + 9 0.321436 0.482224 0.337662 2.337662 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.482418 0.000000 2.337662 v gpio_ib_mode_sel[26] (out) + 2.337662 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7307,13 +7307,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398171 data arrival time + -2.337662 data arrival time --------------------------------------------------------------------------------------------- - 4.148171 slack (MET) + 4.087662 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7322,10 +7322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 0.578089 0.398333 2.398333 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.580160 0.000000 2.398333 v gpio_vtrip_sel[25] (out) - 2.398333 data arrival time + 9 0.321000 0.481522 0.337794 2.337795 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.481738 0.000000 2.337795 v gpio_vtrip_sel[29] (out) + 2.337795 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7335,13 +7335,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398333 data arrival time + -2.337795 data arrival time --------------------------------------------------------------------------------------------- - 4.148334 slack (MET) + 4.087794 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7350,10 +7350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 0.573089 0.398353 2.398353 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.573747 0.000000 2.398353 v gpio_holdover[28] (out) - 2.398353 data arrival time + 9 0.318724 0.480289 0.337808 2.337808 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.481259 0.000000 2.337808 v gpio_holdover[33] (out) + 2.337808 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7363,13 +7363,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398353 data arrival time + -2.337808 data arrival time --------------------------------------------------------------------------------------------- - 4.148353 slack (MET) + 4.087809 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7378,10 +7378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 0.573663 0.398364 2.398364 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.574125 0.000000 2.398364 v gpio_vtrip_sel[36] (out) - 2.398364 data arrival time + 9 0.319499 0.480367 0.338064 2.338063 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.480948 0.000000 2.338063 v gpio_holdover[28] (out) + 2.338063 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7391,13 +7391,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398364 data arrival time + -2.338063 data arrival time --------------------------------------------------------------------------------------------- - 4.148364 slack (MET) + 4.088063 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7406,10 +7406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 0.573346 0.398423 2.398423 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.573808 0.000000 2.398423 v gpio_vtrip_sel[34] (out) - 2.398423 data arrival time + 9 0.318569 0.478833 0.338158 2.338157 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.479471 0.000000 2.338157 v gpio_analog_sel[27] (out) + 2.338157 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7419,13 +7419,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398423 data arrival time + -2.338157 data arrival time --------------------------------------------------------------------------------------------- - 4.148423 slack (MET) + 4.088158 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7434,10 +7434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 0.572984 0.398511 2.398511 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.573782 0.000000 2.398511 v gpio_holdover[24] (out) - 2.398511 data arrival time + 9 0.321436 0.482224 0.338282 2.338282 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.482450 0.000000 2.338282 v gpio_vtrip_sel[26] (out) + 2.338282 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7447,13 +7447,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398511 data arrival time + -2.338282 data arrival time --------------------------------------------------------------------------------------------- - 4.148511 slack (MET) + 4.088282 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7462,10 +7462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 0.570101 0.398545 2.398546 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.570429 0.000000 2.398546 v gpio_vtrip_sel[43] (out) - 2.398546 data arrival time + 9 0.323106 0.484669 0.339080 2.339080 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.484840 0.000000 2.339080 v gpio_oeb[31] (out) + 2.339080 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7475,13 +7475,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398546 data arrival time + -2.339080 data arrival time --------------------------------------------------------------------------------------------- - 4.148546 slack (MET) + 4.089080 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7490,10 +7490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 0.567813 0.398670 2.398670 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.567892 0.000000 2.398670 v gpio_ib_mode_sel[40] (out) - 2.398670 data arrival time + 9 0.323106 0.484669 0.339257 2.339257 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.484848 0.000000 2.339257 v gpio_ib_mode_sel[31] (out) + 2.339257 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7503,13 +7503,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398670 data arrival time + -2.339257 data arrival time --------------------------------------------------------------------------------------------- - 4.148670 slack (MET) + 4.089257 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7518,10 +7518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 0.567969 0.398779 2.398779 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.568048 0.000000 2.398779 v gpio_ib_mode_sel[41] (out) - 2.398779 data arrival time + 9 0.323106 0.484669 0.339412 2.339412 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.484856 0.000000 2.339412 v gpio_vtrip_sel[31] (out) + 2.339412 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7531,13 +7531,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398779 data arrival time + -2.339412 data arrival time --------------------------------------------------------------------------------------------- - 4.148779 slack (MET) + 4.089412 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7546,10 +7546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 0.570358 0.398823 2.398823 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.570987 0.000000 2.398823 v gpio_holdover[14] (out) - 2.398823 data arrival time + 9 0.315660 0.475490 0.339591 2.339591 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.477054 0.000000 2.339591 v gpio_analog_pol[30] (out) + 2.339591 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7559,13 +7559,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398823 data arrival time + -2.339591 data arrival time --------------------------------------------------------------------------------------------- - 4.148823 slack (MET) + 4.089591 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7574,10 +7574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 0.574829 0.398841 2.398840 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.575330 0.000000 2.398840 v gpio_vtrip_sel[29] (out) - 2.398840 data arrival time + 9 0.318308 0.478382 0.339608 2.339608 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.479171 0.000000 2.339608 v gpio_analog_pol[32] (out) + 2.339608 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7587,13 +7587,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398840 data arrival time + -2.339608 data arrival time --------------------------------------------------------------------------------------------- - 4.148840 slack (MET) + 4.089608 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7602,10 +7602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 0.575278 0.398873 2.398873 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.575744 0.000000 2.398873 v gpio_vtrip_sel[26] (out) - 2.398873 data arrival time + 9 0.321000 0.481522 0.339670 2.339670 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.481850 0.000000 2.339670 v gpio_holdover[29] (out) + 2.339670 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7615,13 +7615,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398873 data arrival time + -2.339670 data arrival time --------------------------------------------------------------------------------------------- - 4.148873 slack (MET) + 4.089670 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7630,10 +7630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 0.567813 0.398883 2.398883 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.567899 0.000000 2.398883 v gpio_vtrip_sel[40] (out) - 2.398883 data arrival time + 9 0.321000 0.481522 0.339880 2.339880 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.481864 0.000000 2.339880 v gpio_analog_sel[29] (out) + 2.339880 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7643,13 +7643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398883 data arrival time + -2.339880 data arrival time --------------------------------------------------------------------------------------------- - 4.148883 slack (MET) + 4.089880 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7658,10 +7658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 0.569962 0.398949 2.398949 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.570154 0.000000 2.398949 v gpio_out[38] (out) - 2.398949 data arrival time + 9 0.316579 0.476822 0.339890 2.339890 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.478258 0.000000 2.339890 v gpio_analog_pol[24] (out) + 2.339890 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7671,13 +7671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398949 data arrival time + -2.339890 data arrival time --------------------------------------------------------------------------------------------- - 4.148949 slack (MET) + 4.089890 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7686,10 +7686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 0.574420 0.398966 2.398966 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.574898 0.000000 2.398966 v gpio_vtrip_sel[27] (out) - 2.398966 data arrival time + 9 0.315660 0.475490 0.339926 2.339926 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.477105 0.000000 2.339926 v gpio_dm0[30] (out) + 2.339926 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7699,13 +7699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398966 data arrival time + -2.339926 data arrival time --------------------------------------------------------------------------------------------- - 4.148966 slack (MET) + 4.089926 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7714,10 +7714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 0.567969 0.398992 2.398992 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.568055 0.000000 2.398992 v gpio_vtrip_sel[41] (out) - 2.398992 data arrival time + 9 0.319499 0.480367 0.339935 2.339936 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.481127 0.000000 2.339936 v gpio_analog_sel[28] (out) + 2.339936 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7727,13 +7727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398992 data arrival time + -2.339936 data arrival time --------------------------------------------------------------------------------------------- - 4.148992 slack (MET) + 4.089936 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7742,10 +7742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 0.572984 0.399317 2.399317 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.573860 0.000000 2.399317 v gpio_dm2[24] (out) - 2.399317 data arrival time + 9 0.318308 0.478382 0.339947 2.339947 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.479207 0.000000 2.339947 v gpio_dm0[32] (out) + 2.339947 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7755,13 +7755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399317 data arrival time + -2.339947 data arrival time --------------------------------------------------------------------------------------------- - 4.149317 slack (MET) + 4.089947 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7770,10 +7770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 0.571351 0.399353 2.399353 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.572762 0.000000 2.399353 v gpio_dm2[13] (out) - 2.399353 data arrival time + 9 0.318724 0.480289 0.340002 2.340002 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.481533 0.000000 2.340002 v gpio_analog_sel[33] (out) + 2.340002 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7783,13 +7783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399353 data arrival time + -2.340002 data arrival time --------------------------------------------------------------------------------------------- - 4.149353 slack (MET) + 4.090001 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7798,10 +7798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 0.575016 0.399383 2.399383 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.575468 0.000000 2.399383 v gpio_vtrip_sel[37] (out) - 2.399383 data arrival time + 9 0.315660 0.475490 0.340151 2.340151 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.477140 0.000000 2.340151 v gpio_analog_en[30] (out) + 2.340151 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7811,13 +7811,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399383 data arrival time + -2.340151 data arrival time --------------------------------------------------------------------------------------------- - 4.149382 slack (MET) + 4.090151 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7826,10 +7826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 0.570634 0.399388 2.399388 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.571316 0.000000 2.399388 v gpio_out[16] (out) - 2.399388 data arrival time + 9 0.318308 0.478382 0.340174 2.340174 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.479232 0.000000 2.340174 v gpio_analog_en[32] (out) + 2.340174 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7839,13 +7839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399388 data arrival time + -2.340174 data arrival time --------------------------------------------------------------------------------------------- - 4.149388 slack (MET) + 4.090175 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7854,10 +7854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 0.567813 0.399401 2.399400 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.567915 0.000000 2.399400 v gpio_out[40] (out) - 2.399400 data arrival time + 9 0.321436 0.482224 0.340198 2.340198 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.482568 0.000000 2.340198 v gpio_holdover[26] (out) + 2.340198 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7867,13 +7867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399400 data arrival time + -2.340198 data arrival time --------------------------------------------------------------------------------------------- - 4.149401 slack (MET) + 4.090198 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7882,10 +7882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 0.567969 0.399509 2.399509 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.568071 0.000000 2.399509 v gpio_out[41] (out) - 2.399509 data arrival time + 9 0.318569 0.478833 0.340229 2.340230 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.479681 0.000000 2.340230 v gpio_analog_pol[27] (out) + 2.340230 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7895,13 +7895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399509 data arrival time + -2.340230 data arrival time --------------------------------------------------------------------------------------------- - 4.149509 slack (MET) + 4.090230 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7910,10 +7910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 0.572517 0.399525 2.399525 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.573201 0.000000 2.399525 v gpio_out[33] (out) - 2.399525 data arrival time + 9 0.316579 0.476822 0.340248 2.340248 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.478310 0.000000 2.340248 v gpio_dm0[24] (out) + 2.340248 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7923,13 +7923,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399525 data arrival time + -2.340248 data arrival time --------------------------------------------------------------------------------------------- - 4.149525 slack (MET) + 4.090248 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7938,10 +7938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 0.567813 0.399548 2.399548 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.567920 0.000000 2.399548 v gpio_holdover[40] (out) - 2.399548 data arrival time + 9 0.320681 0.482442 0.340337 2.340337 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.483205 0.000000 2.340337 v gpio_holdover[25] (out) + 2.340337 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7951,13 +7951,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399548 data arrival time + -2.340337 data arrival time --------------------------------------------------------------------------------------------- - 4.149549 slack (MET) + 4.090337 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7966,10 +7966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 0.570817 0.399555 2.399555 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.571489 0.000000 2.399555 v gpio_out[17] (out) - 2.399555 data arrival time + 9 0.321436 0.482224 0.340406 2.340406 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.482582 0.000000 2.340406 v gpio_analog_sel[26] (out) + 2.340406 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7979,13 +7979,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399555 data arrival time + -2.340406 data arrival time --------------------------------------------------------------------------------------------- - 4.149555 slack (MET) + 4.090406 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7994,10 +7994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 0.570358 0.399608 2.399608 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.571056 0.000000 2.399608 v gpio_dm2[14] (out) - 2.399608 data arrival time + 9 0.321000 0.481522 0.340423 2.340423 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.481902 0.000000 2.340423 v gpio_analog_en[29] (out) + 2.340423 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8007,13 +8007,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399608 data arrival time + -2.340423 data arrival time --------------------------------------------------------------------------------------------- - 4.149608 slack (MET) + 4.090423 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8022,10 +8022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 0.567969 0.399657 2.399657 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.568076 0.000000 2.399657 v gpio_holdover[41] (out) - 2.399657 data arrival time + 9 0.316579 0.476822 0.340451 2.340451 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.478340 0.000000 2.340451 v gpio_analog_en[24] (out) + 2.340451 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8035,13 +8035,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399657 data arrival time + -2.340451 data arrival time --------------------------------------------------------------------------------------------- - 4.149657 slack (MET) + 4.090451 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8050,10 +8050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 0.567813 0.399698 2.399698 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.567926 0.000000 2.399698 v gpio_dm2[40] (out) - 2.399698 data arrival time + 9 0.321000 0.481522 0.340539 2.340539 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.481910 0.000000 2.340539 v gpio_slow_sel[29] (out) + 2.340539 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8063,13 +8063,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399698 data arrival time + -2.340539 data arrival time --------------------------------------------------------------------------------------------- - 4.149698 slack (MET) + 4.090539 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8078,10 +8078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 0.574083 0.399769 2.399769 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.574915 0.000000 2.399769 v gpio_holdover[30] (out) - 2.399769 data arrival time + 9 0.318569 0.478833 0.340569 2.340569 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.479718 0.000000 2.340569 v gpio_dm0[27] (out) + 2.340569 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8091,13 +8091,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399769 data arrival time + -2.340569 data arrival time --------------------------------------------------------------------------------------------- - 4.149769 slack (MET) + 4.090569 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8106,10 +8106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 0.567969 0.399806 2.399806 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.568082 0.000000 2.399806 v gpio_dm2[41] (out) - 2.399806 data arrival time + 9 0.321000 0.481522 0.340645 2.340645 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.481918 0.000000 2.340645 v gpio_dm0[29] (out) + 2.340645 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8119,13 +8119,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399806 data arrival time + -2.340645 data arrival time --------------------------------------------------------------------------------------------- - 4.149806 slack (MET) + 4.090645 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8134,10 +8134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 0.567813 0.399826 2.399826 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.567930 0.000000 2.399826 v gpio_analog_sel[40] (out) - 2.399826 data arrival time + 9 0.315660 0.475490 0.340672 2.340672 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.477221 0.000000 2.340672 v gpio_slow_sel[30] (out) + 2.340672 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8147,13 +8147,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399826 data arrival time + -2.340672 data arrival time --------------------------------------------------------------------------------------------- - 4.149826 slack (MET) + 4.090672 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8162,10 +8162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 0.567969 0.399935 2.399935 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.568086 0.000000 2.399935 v gpio_analog_sel[41] (out) - 2.399935 data arrival time + 9 0.318569 0.478833 0.340761 2.340761 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.479739 0.000000 2.340761 v gpio_analog_en[27] (out) + 2.340761 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8175,13 +8175,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399935 data arrival time + -2.340761 data arrival time --------------------------------------------------------------------------------------------- - 4.149935 slack (MET) + 4.090761 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8190,10 +8190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 0.570634 0.400123 2.400123 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.571383 0.000000 2.400123 v gpio_holdover[16] (out) - 2.400123 data arrival time + 9 0.321436 0.482224 0.340913 2.340913 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.482618 0.000000 2.340913 v gpio_analog_en[26] (out) + 2.340913 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8203,13 +8203,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400123 data arrival time + -2.340913 data arrival time --------------------------------------------------------------------------------------------- - 4.150123 slack (MET) + 4.090913 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8218,10 +8218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 0.569962 0.400242 2.400242 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.570218 0.000000 2.400242 v gpio_holdover[38] (out) - 2.400242 data arrival time + 9 0.316579 0.476822 0.341009 2.341009 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.478424 0.000000 2.341009 v gpio_slow_sel[24] (out) + 2.341009 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8231,13 +8231,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400242 data arrival time + -2.341009 data arrival time --------------------------------------------------------------------------------------------- - 4.150241 slack (MET) + 4.091009 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8246,10 +8246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 0.570358 0.400283 2.400283 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.571118 0.000000 2.400283 v gpio_analog_sel[14] (out) - 2.400283 data arrival time + 9 0.321436 0.482224 0.341025 2.341025 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.482626 0.000000 2.341025 v gpio_slow_sel[26] (out) + 2.341025 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8259,13 +8259,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400283 data arrival time + -2.341025 data arrival time --------------------------------------------------------------------------------------------- - 4.150283 slack (MET) + 4.091025 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8274,10 +8274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 0.570817 0.400289 2.400289 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.571555 0.000000 2.400289 v gpio_holdover[17] (out) - 2.400289 data arrival time + 9 0.321436 0.482224 0.341136 2.341136 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.482634 0.000000 2.341136 v gpio_dm0[26] (out) + 2.341136 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8287,13 +8287,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400289 data arrival time + -2.341136 data arrival time --------------------------------------------------------------------------------------------- - 4.150289 slack (MET) + 4.091136 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8302,10 +8302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 0.567813 0.400294 2.400294 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.567948 0.000000 2.400294 v gpio_analog_pol[40] (out) - 2.400294 data arrival time + 9 0.319499 0.480367 0.341154 2.341154 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.481257 0.000000 2.341154 v gpio_analog_pol[28] (out) + 2.341154 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8315,13 +8315,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400294 data arrival time + -2.341154 data arrival time --------------------------------------------------------------------------------------------- - 4.150294 slack (MET) + 4.091154 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8330,10 +8330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 0.572517 0.400298 2.400298 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.573271 0.000000 2.400298 v gpio_holdover[33] (out) - 2.400298 data arrival time + 9 0.321000 0.481522 0.341264 2.341264 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.481964 0.000000 2.341264 v gpio_analog_pol[29] (out) + 2.341264 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8343,13 +8343,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400298 data arrival time + -2.341264 data arrival time --------------------------------------------------------------------------------------------- - 4.150298 slack (MET) + 4.091264 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8358,10 +8358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 0.571685 0.400301 2.400301 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.572333 0.000000 2.400301 v gpio_out[18] (out) - 2.400301 data arrival time + 9 0.318308 0.478382 0.341676 2.341676 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.479406 0.000000 2.341676 v gpio_slow_sel[32] (out) + 2.341676 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8371,13 +8371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400301 data arrival time + -2.341676 data arrival time --------------------------------------------------------------------------------------------- - 4.150301 slack (MET) + 4.091676 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8386,10 +8386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 0.567813 0.400379 2.400379 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.567951 0.000000 2.400379 v gpio_dm0[40] (out) - 2.400379 data arrival time + 9 0.321436 0.482224 0.341754 2.341754 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.482682 0.000000 2.341754 v gpio_analog_pol[26] (out) + 2.341754 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8399,13 +8399,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400379 data arrival time + -2.341754 data arrival time --------------------------------------------------------------------------------------------- - 4.150379 slack (MET) + 4.091754 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8414,10 +8414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 0.575120 0.400382 2.400382 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.575343 0.000000 2.400382 v gpio_ib_mode_sel[35] (out) - 2.400382 data arrival time + 9 0.323106 0.484669 0.341801 2.341801 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.484993 0.000000 2.341801 v gpio_holdover[31] (out) + 2.341801 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8427,13 +8427,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400382 data arrival time + -2.341801 data arrival time --------------------------------------------------------------------------------------------- - 4.150382 slack (MET) + 4.091801 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8442,10 +8442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 0.567969 0.400403 2.400403 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.568104 0.000000 2.400403 v gpio_analog_pol[41] (out) - 2.400403 data arrival time + 9 0.318724 0.480289 0.342003 2.342003 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.481816 0.000000 2.342003 v gpio_slow_sel[33] (out) + 2.342003 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8455,13 +8455,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400403 data arrival time + -2.342003 data arrival time --------------------------------------------------------------------------------------------- - 4.150403 slack (MET) + 4.092003 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8470,10 +8470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 0.567813 0.400443 2.400443 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.567954 0.000000 2.400443 v gpio_analog_en[40] (out) - 2.400443 data arrival time + 9 0.323106 0.484669 0.342012 2.342012 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.485007 0.000000 2.342012 v gpio_analog_sel[31] (out) + 2.342012 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8483,13 +8483,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400443 data arrival time + -2.342012 data arrival time --------------------------------------------------------------------------------------------- - 4.150443 slack (MET) + 4.092012 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8498,10 +8498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 0.567969 0.400488 2.400488 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.568107 0.000000 2.400488 v gpio_dm0[41] (out) - 2.400488 data arrival time + 9 0.318569 0.478833 0.342101 2.342102 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.479899 0.000000 2.342102 v gpio_slow_sel[27] (out) + 2.342102 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8511,13 +8511,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400488 data arrival time + -2.342102 data arrival time --------------------------------------------------------------------------------------------- - 4.150487 slack (MET) + 4.092102 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8526,10 +8526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 0.567813 0.400519 2.400518 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.567957 0.000000 2.400518 v gpio_dm1[40] (out) - 2.400518 data arrival time + 9 0.320681 0.482442 0.342173 2.342173 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.483406 0.000000 2.342173 v gpio_analog_sel[25] (out) + 2.342173 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8539,13 +8539,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400518 data arrival time + -2.342173 data arrival time --------------------------------------------------------------------------------------------- - 4.150518 slack (MET) + 4.092173 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8554,10 +8554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 0.567969 0.400552 2.400552 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.568110 0.000000 2.400552 v gpio_analog_en[41] (out) - 2.400552 data arrival time + 9 0.323106 0.484669 0.342400 2.342400 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.485034 0.000000 2.342400 v gpio_analog_pol[31] (out) + 2.342400 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8567,13 +8567,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400552 data arrival time + -2.342400 data arrival time --------------------------------------------------------------------------------------------- - 4.150552 slack (MET) + 4.092400 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8582,10 +8582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 0.567813 0.400580 2.400580 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.567959 0.000000 2.400580 v gpio_slow_sel[40] (out) - 2.400580 data arrival time + 9 0.318724 0.480289 0.342422 2.342422 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.481879 0.000000 2.342422 v gpio_analog_en[33] (out) + 2.342422 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8595,13 +8595,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400580 data arrival time + -2.342422 data arrival time --------------------------------------------------------------------------------------------- - 4.150579 slack (MET) + 4.092422 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8610,10 +8610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 0.570561 0.400588 2.400589 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.570649 0.000000 2.400589 v gpio_ib_mode_sel[42] (out) - 2.400589 data arrival time + 9 0.323106 0.484669 0.342466 2.342466 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.485038 0.000000 2.342466 v gpio_dm0[31] (out) + 2.342466 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8623,13 +8623,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400589 data arrival time + -2.342466 data arrival time --------------------------------------------------------------------------------------------- - 4.150589 slack (MET) + 4.092465 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8638,10 +8638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 0.567969 0.400627 2.400627 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.568113 0.000000 2.400627 v gpio_dm1[41] (out) - 2.400627 data arrival time + 9 0.318724 0.480289 0.342494 2.342494 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.481890 0.000000 2.342494 v gpio_dm0[33] (out) + 2.342494 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8651,13 +8651,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400627 data arrival time + -2.342494 data arrival time --------------------------------------------------------------------------------------------- - 4.150628 slack (MET) + 4.092494 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8666,10 +8666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 0.572076 0.400631 2.400631 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.572583 0.000000 2.400631 v gpio_out[0] (out) - 2.400631 data arrival time + 9 0.319499 0.480367 0.342524 2.342524 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.481417 0.000000 2.342524 v gpio_dm0[28] (out) + 2.342524 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8679,13 +8679,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400631 data arrival time + -2.342524 data arrival time --------------------------------------------------------------------------------------------- - 4.150631 slack (MET) + 4.092524 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8694,10 +8694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 0.573089 0.400687 2.400687 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.573965 0.000000 2.400687 v gpio_dm2[28] (out) - 2.400687 data arrival time + 9 0.320681 0.482442 0.342554 2.342554 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.483450 0.000000 2.342554 v gpio_analog_pol[25] (out) + 2.342554 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8707,13 +8707,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400687 data arrival time + -2.342554 data arrival time --------------------------------------------------------------------------------------------- - 4.150688 slack (MET) + 4.092554 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8722,10 +8722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 0.567969 0.400689 2.400689 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.568115 0.000000 2.400689 v gpio_slow_sel[41] (out) - 2.400689 data arrival time + 9 0.320681 0.482442 0.342618 2.342618 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.483458 0.000000 2.342618 v gpio_dm0[25] (out) + 2.342618 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8735,13 +8735,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400689 data arrival time + -2.342618 data arrival time --------------------------------------------------------------------------------------------- - 4.150689 slack (MET) + 4.092618 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8750,10 +8750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 0.573388 0.400728 2.400728 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.574078 0.000000 2.400728 v gpio_out[31] (out) - 2.400728 data arrival time + 9 0.320681 0.482442 0.342662 2.342662 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.483463 0.000000 2.342662 v gpio_analog_en[25] (out) + 2.342662 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8763,13 +8763,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400728 data arrival time + -2.342662 data arrival time --------------------------------------------------------------------------------------------- - 4.150728 slack (MET) + 4.092661 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8778,10 +8778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 0.570561 0.400802 2.400802 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.570656 0.000000 2.400802 v gpio_vtrip_sel[42] (out) - 2.400802 data arrival time + 9 0.319499 0.480367 0.342752 2.342752 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.481445 0.000000 2.342752 v gpio_analog_en[28] (out) + 2.342752 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8791,13 +8791,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400802 data arrival time + -2.342752 data arrival time --------------------------------------------------------------------------------------------- - 4.150803 slack (MET) + 4.092752 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8806,10 +8806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 0.575222 0.400828 2.400829 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.575841 0.000000 2.400829 v gpio_out[32] (out) - 2.400829 data arrival time + 9 0.320681 0.482442 0.342776 2.342776 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.483477 0.000000 2.342776 v gpio_slow_sel[25] (out) + 2.342776 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8819,13 +8819,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400829 data arrival time + -2.342776 data arrival time --------------------------------------------------------------------------------------------- - 4.150828 slack (MET) + 4.092775 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8834,10 +8834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 0.570634 0.400874 2.400874 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.571454 0.000000 2.400874 v gpio_dm2[16] (out) - 2.400874 data arrival time + 9 0.318724 0.480289 0.343108 2.343108 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.481985 0.000000 2.343108 v gpio_analog_pol[33] (out) + 2.343108 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8847,13 +8847,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400874 data arrival time + -2.343108 data arrival time --------------------------------------------------------------------------------------------- - 4.150874 slack (MET) + 4.093108 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8862,10 +8862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 0.571685 0.400915 2.400915 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.572387 0.000000 2.400915 v gpio_holdover[18] (out) - 2.400915 data arrival time + 9 0.319499 0.480367 0.343302 2.343302 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.481516 0.000000 2.343302 v gpio_slow_sel[28] (out) + 2.343302 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8875,13 +8875,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400915 data arrival time + -2.343302 data arrival time --------------------------------------------------------------------------------------------- - 4.150915 slack (MET) + 4.093302 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8890,10 +8890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 0.570817 0.401040 2.401040 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.571626 0.000000 2.401040 v gpio_dm2[17] (out) - 2.401040 data arrival time + 9 0.323106 0.484669 0.343951 2.343951 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.485150 0.000000 2.343951 v gpio_analog_en[31] (out) + 2.343951 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8903,13 +8903,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401040 data arrival time + -2.343951 data arrival time --------------------------------------------------------------------------------------------- - 4.151040 slack (MET) + 4.093951 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8918,10 +8918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 0.572517 0.401084 2.401084 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.573346 0.000000 2.401084 v gpio_dm2[33] (out) - 2.401084 data arrival time + 9 0.323106 0.484669 0.343968 2.343967 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.485152 0.000000 2.343967 v gpio_slow_sel[31] (out) + 2.343967 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8931,13 +8931,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401084 data arrival time + -2.343967 data arrival time --------------------------------------------------------------------------------------------- - 4.151083 slack (MET) + 4.093967 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8946,10 +8946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 0.572751 0.401115 2.401115 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.573469 0.000000 2.401115 v gpio_out[23] (out) - 2.401115 data arrival time + 11 0.378530 0.571351 0.390582 2.390582 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.571866 0.000000 2.390582 v gpio_ib_mode_sel[13] (out) + 2.390582 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8959,13 +8959,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401115 data arrival time + -2.390582 data arrival time --------------------------------------------------------------------------------------------- - 4.151115 slack (MET) + 4.140581 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8974,10 +8974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 0.573663 0.401170 2.401170 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.574349 0.000000 2.401170 v gpio_out[36] (out) - 2.401170 data arrival time + 11 0.378530 0.571351 0.390878 2.390878 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.571889 0.000000 2.390878 v gpio_vtrip_sel[13] (out) + 2.390878 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8987,13 +8987,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401170 data arrival time + -2.390878 data arrival time --------------------------------------------------------------------------------------------- - 4.151169 slack (MET) + 4.140878 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9002,10 +9002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 0.573346 0.401230 2.401230 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.574033 0.000000 2.401230 v gpio_out[34] (out) - 2.401230 data arrival time + 11 0.379185 0.570358 0.391270 2.391270 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.570513 0.000000 2.391270 v gpio_ib_mode_sel[14] (out) + 2.391270 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9015,13 +9015,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401230 data arrival time + -2.391270 data arrival time --------------------------------------------------------------------------------------------- - 4.151230 slack (MET) + 4.141270 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9030,10 +9030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 0.571516 0.401257 2.401257 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.571604 0.000000 2.401257 v gpio_ib_mode_sel[39] (out) - 2.401257 data arrival time + 11 0.379476 0.570817 0.392491 2.392490 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.571016 0.000000 2.392490 v gpio_ib_mode_sel[17] (out) + 2.392490 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9043,13 +9043,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401257 data arrival time + -2.392490 data arrival time --------------------------------------------------------------------------------------------- - 4.151257 slack (MET) + 4.142490 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9058,10 +9058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 0.570561 0.401321 2.401321 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.570673 0.000000 2.401321 v gpio_out[42] (out) - 2.401321 data arrival time + 11 0.379326 0.570634 0.392655 2.392655 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.570854 0.000000 2.392655 v gpio_ib_mode_sel[16] (out) + 2.392655 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9071,13 +9071,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401321 data arrival time + -2.392655 data arrival time --------------------------------------------------------------------------------------------- - 4.151321 slack (MET) + 4.142654 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9086,10 +9086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 0.572076 0.401408 2.401408 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.572643 0.000000 2.401408 v gpio_holdover[0] (out) - 2.401408 data arrival time + 11 0.379476 0.570817 0.393567 2.393567 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.571069 0.000000 2.393567 v gpio_vtrip_sel[17] (out) + 2.393567 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9099,13 +9099,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401408 data arrival time + -2.393567 data arrival time --------------------------------------------------------------------------------------------- - 4.151408 slack (MET) + 4.143567 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9114,10 +9114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 0.570561 0.401470 2.401469 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.570679 0.000000 2.401469 v gpio_holdover[42] (out) - 2.401469 data arrival time + 11 0.379326 0.570634 0.393732 2.393732 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.570911 0.000000 2.393732 v gpio_vtrip_sel[16] (out) + 2.393732 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9127,13 +9127,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401469 data arrival time + -2.393732 data arrival time --------------------------------------------------------------------------------------------- - 4.151470 slack (MET) + 4.143732 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9142,10 +9142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 0.571516 0.401471 2.401471 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.571610 0.000000 2.401471 v gpio_vtrip_sel[39] (out) - 2.401471 data arrival time + 11 0.380128 0.571685 0.393880 2.393880 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.571902 0.000000 2.393880 v gpio_ib_mode_sel[18] (out) + 2.393880 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9155,13 +9155,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401471 data arrival time + -2.393880 data arrival time --------------------------------------------------------------------------------------------- - 4.151471 slack (MET) + 4.143880 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9170,10 +9170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 0.569962 0.401482 2.401482 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.570289 0.000000 2.401482 v gpio_dm2[38] (out) - 2.401482 data arrival time + 11 0.380712 0.572751 0.394051 2.394051 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.572975 0.000000 2.394051 v gpio_ib_mode_sel[23] (out) + 2.394051 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9183,13 +9183,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401482 data arrival time + -2.394051 data arrival time --------------------------------------------------------------------------------------------- - 4.151482 slack (MET) + 4.144051 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9198,10 +9198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 0.573388 0.401502 2.401502 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.574149 0.000000 2.401502 v gpio_holdover[31] (out) - 2.401502 data arrival time + 11 0.381380 0.573813 0.394559 2.394559 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.574037 0.000000 2.394559 v gpio_ib_mode_sel[36] (out) + 2.394559 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9211,13 +9211,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401502 data arrival time + -2.394559 data arrival time --------------------------------------------------------------------------------------------- - 4.151502 slack (MET) + 4.144558 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9226,10 +9226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 0.570634 0.401519 2.401519 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.571518 0.000000 2.401519 v gpio_analog_sel[16] (out) - 2.401519 data arrival time + 11 0.380718 0.572076 0.394827 2.394827 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.572240 0.000000 2.394827 v gpio_ib_mode_sel[0] (out) + 2.394827 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9239,13 +9239,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401519 data arrival time + -2.394827 data arrival time --------------------------------------------------------------------------------------------- - 4.151519 slack (MET) + 4.144827 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9254,10 +9254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 0.570561 0.401619 2.401619 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.570684 0.000000 2.401619 v gpio_dm2[42] (out) - 2.401619 data arrival time + 11 0.380128 0.571685 0.394958 2.394958 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.571958 0.000000 2.394958 v gpio_vtrip_sel[18] (out) + 2.394958 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9267,13 +9267,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401619 data arrival time + -2.394958 data arrival time --------------------------------------------------------------------------------------------- - 4.151619 slack (MET) + 4.144958 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9282,10 +9282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 0.570101 0.401639 2.401639 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.570645 0.000000 2.401639 v gpio_out[43] (out) - 2.401639 data arrival time + 11 0.382222 0.575016 0.395074 2.395074 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.575215 0.000000 2.395074 v gpio_ib_mode_sel[37] (out) + 2.395074 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9295,13 +9295,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401639 data arrival time + -2.395074 data arrival time --------------------------------------------------------------------------------------------- - 4.151639 slack (MET) + 4.145075 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9310,10 +9310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 0.574829 0.401658 2.401658 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.575564 0.000000 2.401658 v gpio_out[29] (out) - 2.401658 data arrival time + 11 0.380712 0.572751 0.395127 2.395127 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.573032 0.000000 2.395127 v gpio_vtrip_sel[23] (out) + 2.395127 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9323,13 +9323,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401658 data arrival time + -2.395127 data arrival time --------------------------------------------------------------------------------------------- - 4.151658 slack (MET) + 4.145127 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9338,10 +9338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 0.571685 0.401667 2.401667 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.572456 0.000000 2.401667 v gpio_dm2[18] (out) - 2.401667 data arrival time + 11 0.380718 0.572076 0.395224 2.395224 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.572258 0.000000 2.395224 v gpio_vtrip_sel[0] (out) + 2.395224 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9351,13 +9351,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401667 data arrival time + -2.395224 data arrival time --------------------------------------------------------------------------------------------- - 4.151667 slack (MET) + 4.145224 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9366,10 +9366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 0.570817 0.401684 2.401684 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.571689 0.000000 2.401684 v gpio_analog_sel[17] (out) - 2.401684 data arrival time + 11 0.379185 0.570358 0.395345 2.395345 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.570728 0.000000 2.395345 v gpio_vtrip_sel[14] (out) + 2.395345 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9379,13 +9379,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401684 data arrival time + -2.395345 data arrival time --------------------------------------------------------------------------------------------- - 4.151683 slack (MET) + 4.145345 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9394,10 +9394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 0.575278 0.401691 2.401691 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.575971 0.000000 2.401691 v gpio_out[26] (out) - 2.401691 data arrival time + 11 0.381787 0.574358 0.395616 2.395616 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.574605 0.000000 2.395616 v gpio_ib_mode_sel[20] (out) + 2.395616 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9407,13 +9407,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401691 data arrival time + -2.395616 data arrival time --------------------------------------------------------------------------------------------- - 4.151690 slack (MET) + 4.145616 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9422,10 +9422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 0.570561 0.401747 2.401747 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.570689 0.000000 2.401747 v gpio_analog_sel[42] (out) - 2.401747 data arrival time + 11 0.382177 0.574989 0.395790 2.395790 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.575231 0.000000 2.395790 v gpio_ib_mode_sel[19] (out) + 2.395790 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9435,13 +9435,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401747 data arrival time + -2.395790 data arrival time --------------------------------------------------------------------------------------------- - 4.151748 slack (MET) + 4.145790 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9450,10 +9450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 0.572517 0.401758 2.401758 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.573413 0.000000 2.401758 v gpio_analog_sel[33] (out) - 2.401758 data arrival time + 11 0.380209 0.569962 0.395906 2.395905 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.570040 0.000000 2.395905 v gpio_ib_mode_sel[38] (out) + 2.395905 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9463,13 +9463,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401758 data arrival time + -2.395905 data arrival time --------------------------------------------------------------------------------------------- - 4.151758 slack (MET) + 4.145905 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9478,10 +9478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 0.574420 0.401772 2.401772 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.575126 0.000000 2.401772 v gpio_out[27] (out) - 2.401772 data arrival time + 11 0.382266 0.574976 0.395961 2.395961 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.575200 0.000000 2.395961 v gpio_ib_mode_sel[22] (out) + 2.395961 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9491,13 +9491,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401772 data arrival time + -2.395961 data arrival time --------------------------------------------------------------------------------------------- - 4.151772 slack (MET) + 4.145961 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9506,10 +9506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 0.570101 0.401786 2.401786 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.570657 0.000000 2.401786 v gpio_holdover[43] (out) - 2.401786 data arrival time + 11 0.382203 0.575000 0.395984 2.395984 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.575246 0.000000 2.395984 v gpio_ib_mode_sel[15] (out) + 2.395984 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9519,13 +9519,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401786 data arrival time + -2.395984 data arrival time --------------------------------------------------------------------------------------------- - 4.151786 slack (MET) + 4.145984 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9534,10 +9534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 0.572751 0.401849 2.401849 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.573537 0.000000 2.401849 v gpio_holdover[23] (out) - 2.401849 data arrival time + 11 0.382522 0.575564 0.396002 2.396002 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.575808 0.000000 2.396002 v gpio_ib_mode_sel[21] (out) + 2.396002 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9547,13 +9547,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401849 data arrival time + -2.396002 data arrival time --------------------------------------------------------------------------------------------- - 4.151849 slack (MET) + 4.146002 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9562,10 +9562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 0.570101 0.401935 2.401934 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.570669 0.000000 2.401934 v gpio_dm2[43] (out) - 2.401934 data arrival time + 11 0.380209 0.569962 0.396119 2.396119 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.570046 0.000000 2.396119 v gpio_vtrip_sel[38] (out) + 2.396119 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9575,13 +9575,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401934 data arrival time + -2.396119 data arrival time --------------------------------------------------------------------------------------------- - 4.151935 slack (MET) + 4.146119 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9590,10 +9590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 0.573663 0.401942 2.401942 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.574420 0.000000 2.401942 v gpio_holdover[36] (out) - 2.401942 data arrival time + 11 0.378530 0.571351 0.396251 2.396250 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.572392 0.000000 2.396250 v gpio_out[13] (out) + 2.396250 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9603,13 +9603,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401942 data arrival time + -2.396250 data arrival time --------------------------------------------------------------------------------------------- - 4.151942 slack (MET) + 4.146251 slack (MET) Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9618,10 +9618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 0.574358 0.401946 2.401946 v gpio_loopback_zero[20] (in) + 11 0.381787 0.574358 0.396693 2.396693 v gpio_loopback_zero[20] (in) gpio_loopback_zero[20] (net) - 0.575049 0.000000 2.401946 v gpio_out[20] (out) - 2.401946 data arrival time + 0.574664 0.000000 2.396693 v gpio_vtrip_sel[20] (out) + 2.396693 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9631,13 +9631,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401946 data arrival time + -2.396693 data arrival time --------------------------------------------------------------------------------------------- - 4.151946 slack (MET) + 4.146693 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9646,10 +9646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 0.571516 0.401991 2.401991 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.571628 0.000000 2.401991 v gpio_out[39] (out) - 2.401991 data arrival time + 11 0.379736 0.570101 0.396778 2.396778 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.570331 0.000000 2.396778 v gpio_ib_mode_sel[43] (out) + 2.396778 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9659,13 +9659,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401991 data arrival time + -2.396778 data arrival time --------------------------------------------------------------------------------------------- - 4.151991 slack (MET) + 4.146778 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9674,10 +9674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 0.573346 0.402004 2.402004 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.574103 0.000000 2.402004 v gpio_holdover[34] (out) - 2.402004 data arrival time + 11 0.382177 0.574989 0.396868 2.396868 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.575289 0.000000 2.396868 v gpio_vtrip_sel[19] (out) + 2.396868 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9687,13 +9687,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402004 data arrival time + -2.396868 data arrival time --------------------------------------------------------------------------------------------- - 4.152004 slack (MET) + 4.146868 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9702,10 +9702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 0.570101 0.402062 2.402062 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.570679 0.000000 2.402062 v gpio_analog_sel[43] (out) - 2.402062 data arrival time + 11 0.382266 0.574976 0.396892 2.396892 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.575248 0.000000 2.396892 v gpio_vtrip_sel[22] (out) + 2.396892 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9715,13 +9715,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402062 data arrival time + -2.396892 data arrival time --------------------------------------------------------------------------------------------- - 4.152062 slack (MET) + 4.146892 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9730,10 +9730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 0.571516 0.402140 2.402140 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.571633 0.000000 2.402140 v gpio_holdover[39] (out) - 2.402140 data arrival time + 11 0.378530 0.571351 0.397022 2.397022 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.572478 0.000000 2.397022 v gpio_holdover[13] (out) + 2.397022 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9743,13 +9743,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402140 data arrival time + -2.397022 data arrival time --------------------------------------------------------------------------------------------- - 4.152140 slack (MET) + 4.147022 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9758,10 +9758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 0.572076 0.402197 2.402197 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.572709 0.000000 2.402197 v gpio_dm2[0] (out) - 2.402197 data arrival time + 11 0.382203 0.575000 0.397061 2.397061 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.575306 0.000000 2.397061 v gpio_vtrip_sel[15] (out) + 2.397061 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9771,13 +9771,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402197 data arrival time + -2.397061 data arrival time --------------------------------------------------------------------------------------------- - 4.152197 slack (MET) + 4.147061 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9786,10 +9786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 0.575016 0.402198 2.402199 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.575691 0.000000 2.402199 v gpio_out[37] (out) - 2.402199 data arrival time + 11 0.382522 0.575564 0.397081 2.397081 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.575867 0.000000 2.397081 v gpio_vtrip_sel[21] (out) + 2.397081 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9799,13 +9799,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402199 data arrival time + -2.397081 data arrival time --------------------------------------------------------------------------------------------- - 4.152199 slack (MET) + 4.147081 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9814,10 +9814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 0.570561 0.402216 2.402216 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.570707 0.000000 2.402216 v gpio_analog_pol[42] (out) - 2.402216 data arrival time + 11 0.379185 0.570358 0.398048 2.398048 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.570923 0.000000 2.398048 v gpio_out[14] (out) + 2.398048 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9827,13 +9827,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402216 data arrival time + -2.398048 data arrival time --------------------------------------------------------------------------------------------- - 4.152216 slack (MET) + 4.148048 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9842,10 +9842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 0.573388 0.402287 2.402287 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.574224 0.000000 2.402287 v gpio_dm2[31] (out) - 2.402287 data arrival time + 11 0.381380 0.573813 0.398468 2.398468 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.574274 0.000000 2.398468 v gpio_vtrip_sel[36] (out) + 2.398468 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9855,13 +9855,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402287 data arrival time + -2.398468 data arrival time --------------------------------------------------------------------------------------------- - 4.152287 slack (MET) + 4.148468 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9870,10 +9870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 0.571516 0.402290 2.402290 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.571639 0.000000 2.402290 v gpio_dm2[39] (out) - 2.402290 data arrival time + 11 0.379736 0.570101 0.398545 2.398546 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.570429 0.000000 2.398546 v gpio_vtrip_sel[43] (out) + 2.398546 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9883,13 +9883,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402290 data arrival time + -2.398546 data arrival time --------------------------------------------------------------------------------------------- - 4.152290 slack (MET) + 4.148546 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9898,10 +9898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 0.570561 0.402302 2.402302 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.570710 0.000000 2.402302 v gpio_dm0[42] (out) - 2.402302 data arrival time + 11 0.379153 0.567813 0.398670 2.398670 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.567892 0.000000 2.398670 v gpio_ib_mode_sel[40] (out) + 2.398670 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9911,13 +9911,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402302 data arrival time + -2.398670 data arrival time --------------------------------------------------------------------------------------------- - 4.152302 slack (MET) + 4.148670 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9926,10 +9926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 0.569962 0.402308 2.402308 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.570341 0.000000 2.402308 v gpio_analog_sel[38] (out) - 2.402308 data arrival time + 11 0.379256 0.567969 0.398779 2.398779 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.568048 0.000000 2.398779 v gpio_ib_mode_sel[41] (out) + 2.398779 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9939,13 +9939,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402308 data arrival time + -2.398779 data arrival time --------------------------------------------------------------------------------------------- - 4.152308 slack (MET) + 4.148779 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9954,10 +9954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 0.571685 0.402312 2.402313 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.572519 0.000000 2.402313 v gpio_analog_sel[18] (out) - 2.402313 data arrival time + 11 0.379185 0.570358 0.398823 2.398823 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.570987 0.000000 2.398823 v gpio_holdover[14] (out) + 2.398823 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9967,13 +9967,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402313 data arrival time + -2.398823 data arrival time --------------------------------------------------------------------------------------------- - 4.152312 slack (MET) + 4.148823 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9982,10 +9982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 0.570561 0.402395 2.402395 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.570714 0.000000 2.402395 v gpio_analog_en[42] (out) - 2.402395 data arrival time + 11 0.379153 0.567813 0.398883 2.398883 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.567899 0.000000 2.398883 v gpio_vtrip_sel[40] (out) + 2.398883 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9995,13 +9995,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402395 data arrival time + -2.398883 data arrival time --------------------------------------------------------------------------------------------- - 4.152395 slack (MET) + 4.148883 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10010,262 +10010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 0.575000 0.402405 2.402405 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.575698 0.000000 2.402405 v gpio_out[15] (out) - 2.402405 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.402405 data arrival time ---------------------------------------------------------------------------------------------- - 4.152405 slack (MET) - - -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381578 0.571516 0.402419 2.402419 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.571643 0.000000 2.402419 v gpio_analog_sel[39] (out) - 2.402419 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.402419 data arrival time ---------------------------------------------------------------------------------------------- - 4.152419 slack (MET) - - -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381895 0.574829 0.402433 2.402433 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.575637 0.000000 2.402433 v gpio_holdover[29] (out) - 2.402433 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.402433 data arrival time ---------------------------------------------------------------------------------------------- - 4.152433 slack (MET) - - -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380941 0.570561 0.402442 2.402442 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.570716 0.000000 2.402442 v gpio_dm1[42] (out) - 2.402442 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.402442 data arrival time ---------------------------------------------------------------------------------------------- - 4.152442 slack (MET) - - -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380941 0.570561 0.402503 2.402503 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.570719 0.000000 2.402503 v gpio_slow_sel[42] (out) - 2.402503 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.402503 data arrival time ---------------------------------------------------------------------------------------------- - 4.152503 slack (MET) - - -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.379736 0.570101 0.402528 2.402529 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.570717 0.000000 2.402529 v gpio_analog_pol[43] (out) - 2.402529 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.402529 data arrival time ---------------------------------------------------------------------------------------------- - 4.152528 slack (MET) - - -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381747 0.574420 0.402544 2.402544 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.575198 0.000000 2.402544 v gpio_holdover[27] (out) - 2.402544 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.402544 data arrival time ---------------------------------------------------------------------------------------------- - 4.152544 slack (MET) - - -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.382266 0.574976 0.402562 2.402562 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.575651 0.000000 2.402562 v gpio_out[22] (out) - 2.402562 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.402562 data arrival time ---------------------------------------------------------------------------------------------- - 4.152562 slack (MET) - - -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380712 0.572751 0.402600 2.402600 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.573610 0.000000 2.402600 v gpio_dm2[23] (out) - 2.402600 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.402600 data arrival time ---------------------------------------------------------------------------------------------- - 4.152600 slack (MET) - - -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.379736 0.570101 0.402613 2.402613 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.570725 0.000000 2.402613 v gpio_dm0[43] (out) - 2.402613 data arrival time + 11 0.380209 0.569962 0.398949 2.398949 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.570154 0.000000 2.398949 v gpio_out[38] (out) + 2.398949 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10275,13 +10023,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402613 data arrival time + -2.398949 data arrival time --------------------------------------------------------------------------------------------- - 4.152613 slack (MET) + 4.148949 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10290,10 +10038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 0.574989 0.402639 2.402639 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.575718 0.000000 2.402639 v gpio_out[19] (out) - 2.402639 data arrival time + 11 0.379256 0.567969 0.398992 2.398992 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.568055 0.000000 2.398992 v gpio_vtrip_sel[41] (out) + 2.398992 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10303,13 +10051,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402639 data arrival time + -2.398992 data arrival time --------------------------------------------------------------------------------------------- - 4.152639 slack (MET) + 4.148992 slack (MET) Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10318,66 +10066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 0.571351 0.402667 2.402668 v gpio_loopback_zero[13] (in) + 11 0.378530 0.571351 0.399353 2.399353 v gpio_loopback_zero[13] (in) gpio_loopback_zero[13] (net) - 0.573226 0.000000 2.402668 v gpio_analog_sel[13] (out) - 2.402668 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.402668 data arrival time ---------------------------------------------------------------------------------------------- - 4.152668 slack (MET) - - -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.379736 0.570101 0.402676 2.402676 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.570730 0.000000 2.402676 v gpio_analog_en[43] (out) - 2.402676 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.402676 data arrival time ---------------------------------------------------------------------------------------------- - 4.152677 slack (MET) - - -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381787 0.574358 0.402681 2.402681 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.575116 0.000000 2.402681 v gpio_holdover[20] (out) - 2.402681 data arrival time + 0.572762 0.000000 2.399353 v gpio_dm2[13] (out) + 2.399353 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10387,13 +10079,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402681 data arrival time + -2.399353 data arrival time --------------------------------------------------------------------------------------------- - 4.152681 slack (MET) + 4.149353 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10402,10 +10094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 0.573663 0.402727 2.402727 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.574494 0.000000 2.402727 v gpio_dm2[36] (out) - 2.402727 data arrival time + 11 0.382222 0.575016 0.399383 2.399383 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.575468 0.000000 2.399383 v gpio_vtrip_sel[37] (out) + 2.399383 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10415,13 +10107,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402727 data arrival time + -2.399383 data arrival time --------------------------------------------------------------------------------------------- - 4.152727 slack (MET) + 4.149382 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10430,10 +10122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 0.570101 0.402752 2.402752 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.570736 0.000000 2.402752 v gpio_dm1[43] (out) - 2.402752 data arrival time + 11 0.379326 0.570634 0.399388 2.399388 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.571316 0.000000 2.399388 v gpio_out[16] (out) + 2.399388 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10443,13 +10135,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402752 data arrival time + -2.399388 data arrival time --------------------------------------------------------------------------------------------- - 4.152752 slack (MET) + 4.149388 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10458,10 +10150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 0.573346 0.402789 2.402789 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.574178 0.000000 2.402789 v gpio_dm2[34] (out) - 2.402789 data arrival time + 11 0.379153 0.567813 0.399401 2.399400 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.567915 0.000000 2.399400 v gpio_out[40] (out) + 2.399400 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10471,13 +10163,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402789 data arrival time + -2.399400 data arrival time --------------------------------------------------------------------------------------------- - 4.152789 slack (MET) + 4.149401 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10486,10 +10178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 0.570101 0.402813 2.402813 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.570742 0.000000 2.402813 v gpio_slow_sel[43] (out) - 2.402813 data arrival time + 11 0.379256 0.567969 0.399509 2.399509 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.568071 0.000000 2.399509 v gpio_out[41] (out) + 2.399509 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10499,13 +10191,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402813 data arrival time + -2.399509 data arrival time --------------------------------------------------------------------------------------------- - 4.152812 slack (MET) + 4.149509 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10514,10 +10206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 0.571516 0.402889 2.402889 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.571662 0.000000 2.402889 v gpio_analog_pol[39] (out) - 2.402889 data arrival time + 11 0.379153 0.567813 0.399548 2.399548 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.567920 0.000000 2.399548 v gpio_holdover[40] (out) + 2.399548 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10527,13 +10219,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402889 data arrival time + -2.399548 data arrival time --------------------------------------------------------------------------------------------- - 4.152889 slack (MET) + 4.149549 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10542,10 +10234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 0.575564 0.402938 2.402938 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.576304 0.000000 2.402938 v gpio_out[21] (out) - 2.402938 data arrival time + 11 0.379476 0.570817 0.399555 2.399555 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.571489 0.000000 2.399555 v gpio_out[17] (out) + 2.399555 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10555,13 +10247,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402938 data arrival time + -2.399555 data arrival time --------------------------------------------------------------------------------------------- - 4.152938 slack (MET) + 4.149555 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10570,10 +10262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 0.573388 0.402961 2.402961 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.574291 0.000000 2.402961 v gpio_analog_sel[31] (out) - 2.402961 data arrival time + 11 0.379185 0.570358 0.399608 2.399608 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.571056 0.000000 2.399608 v gpio_dm2[14] (out) + 2.399608 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10583,13 +10275,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402961 data arrival time + -2.399608 data arrival time --------------------------------------------------------------------------------------------- - 4.152961 slack (MET) + 4.149608 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10598,10 +10290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 0.571516 0.402974 2.402974 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.571665 0.000000 2.402974 v gpio_dm0[39] (out) - 2.402974 data arrival time + 11 0.379256 0.567969 0.399657 2.399657 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.568076 0.000000 2.399657 v gpio_holdover[41] (out) + 2.399657 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10611,13 +10303,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402974 data arrival time + -2.399657 data arrival time --------------------------------------------------------------------------------------------- - 4.152974 slack (MET) + 4.149657 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10626,10 +10318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 0.575016 0.402975 2.402975 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.575760 0.000000 2.402975 v gpio_holdover[37] (out) - 2.402975 data arrival time + 11 0.379153 0.567813 0.399698 2.399698 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.567926 0.000000 2.399698 v gpio_dm2[40] (out) + 2.399698 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10639,13 +10331,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402975 data arrival time + -2.399698 data arrival time --------------------------------------------------------------------------------------------- - 4.152975 slack (MET) + 4.149698 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10654,10 +10346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 0.571516 0.403038 2.403038 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.571668 0.000000 2.403038 v gpio_analog_en[39] (out) - 2.403038 data arrival time + 11 0.379256 0.567969 0.399806 2.399806 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.568082 0.000000 2.399806 v gpio_dm2[41] (out) + 2.399806 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10667,13 +10359,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403038 data arrival time + -2.399806 data arrival time --------------------------------------------------------------------------------------------- - 4.153038 slack (MET) + 4.149806 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10682,10 +10374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 0.571516 0.403107 2.403107 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.571671 0.000000 2.403107 v gpio_dm1[39] (out) - 2.403107 data arrival time + 11 0.379153 0.567813 0.399826 2.399826 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.567930 0.000000 2.399826 v gpio_analog_sel[40] (out) + 2.399826 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10695,25 +10387,25 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403107 data arrival time + -2.399826 data arrival time --------------------------------------------------------------------------------------------- - 4.153107 slack (MET) + 4.149826 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.382203 0.575000 0.403140 2.403140 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.575765 0.000000 2.403140 v gpio_holdover[15] (out) - 2.403140 data arrival time + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 v input external delay + 11 0.379256 0.567969 0.399935 2.399935 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.568086 0.000000 2.399935 v gpio_analog_sel[41] (out) + 2.399935 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10723,13 +10415,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403140 data arrival time + -2.399935 data arrival time --------------------------------------------------------------------------------------------- - 4.153140 slack (MET) + 4.149935 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10738,10 +10430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 0.571516 0.403168 2.403168 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.571673 0.000000 2.403168 v gpio_slow_sel[39] (out) - 2.403168 data arrival time + 11 0.379326 0.570634 0.400123 2.400123 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.571383 0.000000 2.400123 v gpio_holdover[16] (out) + 2.400123 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10751,13 +10443,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403168 data arrival time + -2.400123 data arrival time --------------------------------------------------------------------------------------------- - 4.153169 slack (MET) + 4.150123 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10766,10 +10458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 0.572751 0.403210 2.403210 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.573672 0.000000 2.403210 v gpio_analog_sel[23] (out) - 2.403210 data arrival time + 11 0.380209 0.569962 0.400242 2.400242 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.570218 0.000000 2.400242 v gpio_holdover[38] (out) + 2.400242 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10779,13 +10471,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403210 data arrival time + -2.400242 data arrival time --------------------------------------------------------------------------------------------- - 4.153210 slack (MET) + 4.150241 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10794,10 +10486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 0.574829 0.403220 2.403220 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.575714 0.000000 2.403220 v gpio_dm2[29] (out) - 2.403220 data arrival time + 11 0.379185 0.570358 0.400283 2.400283 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.571118 0.000000 2.400283 v gpio_analog_sel[14] (out) + 2.400283 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10807,13 +10499,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403220 data arrival time + -2.400283 data arrival time --------------------------------------------------------------------------------------------- - 4.153220 slack (MET) + 4.150283 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10822,10 +10514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 0.574976 0.403299 2.403299 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.575717 0.000000 2.403299 v gpio_holdover[22] (out) - 2.403299 data arrival time + 11 0.379476 0.570817 0.400289 2.400289 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.571555 0.000000 2.400289 v gpio_holdover[17] (out) + 2.400289 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10835,13 +10527,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403299 data arrival time + -2.400289 data arrival time --------------------------------------------------------------------------------------------- - 4.153299 slack (MET) + 4.150289 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10850,10 +10542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 0.574420 0.403329 2.403329 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.575274 0.000000 2.403329 v gpio_dm2[27] (out) - 2.403329 data arrival time + 11 0.379153 0.567813 0.400294 2.400294 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.567948 0.000000 2.400294 v gpio_analog_pol[40] (out) + 2.400294 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10863,13 +10555,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403329 data arrival time + -2.400294 data arrival time --------------------------------------------------------------------------------------------- - 4.153329 slack (MET) + 4.150294 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10878,10 +10570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 0.574989 0.403375 2.403375 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.575786 0.000000 2.403375 v gpio_holdover[19] (out) - 2.403375 data arrival time + 11 0.380128 0.571685 0.400301 2.400301 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.572333 0.000000 2.400301 v gpio_out[18] (out) + 2.400301 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10891,13 +10583,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403375 data arrival time + -2.400301 data arrival time --------------------------------------------------------------------------------------------- - 4.153375 slack (MET) + 4.150301 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10906,10 +10598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 0.573663 0.403400 2.403400 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.574562 0.000000 2.403400 v gpio_analog_sel[36] (out) - 2.403400 data arrival time + 11 0.379153 0.567813 0.400379 2.400379 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.567951 0.000000 2.400379 v gpio_dm0[40] (out) + 2.400379 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10919,13 +10611,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403400 data arrival time + -2.400379 data arrival time --------------------------------------------------------------------------------------------- - 4.153400 slack (MET) + 4.150379 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10934,10 +10626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 0.574358 0.403432 2.403432 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.575188 0.000000 2.403432 v gpio_dm2[20] (out) - 2.403432 data arrival time + 11 0.379256 0.567969 0.400403 2.400403 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.568104 0.000000 2.400403 v gpio_analog_pol[41] (out) + 2.400403 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10947,13 +10639,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403432 data arrival time + -2.400403 data arrival time --------------------------------------------------------------------------------------------- - 4.153432 slack (MET) + 4.150403 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10962,10 +10654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 0.573346 0.403463 2.403463 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.574245 0.000000 2.403463 v gpio_analog_sel[34] (out) - 2.403463 data arrival time + 11 0.379153 0.567813 0.400443 2.400443 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.567954 0.000000 2.400443 v gpio_analog_en[40] (out) + 2.400443 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10975,13 +10667,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403463 data arrival time + -2.400443 data arrival time --------------------------------------------------------------------------------------------- - 4.153463 slack (MET) + 4.150443 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10990,10 +10682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 0.575120 0.403545 2.403545 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.575528 0.000000 2.403545 v gpio_vtrip_sel[35] (out) - 2.403545 data arrival time + 11 0.379256 0.567969 0.400488 2.400488 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.568107 0.000000 2.400488 v gpio_dm0[41] (out) + 2.400488 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11003,13 +10695,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403545 data arrival time + -2.400488 data arrival time --------------------------------------------------------------------------------------------- - 4.153545 slack (MET) + 4.150487 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11018,10 +10710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 0.575564 0.403622 2.403622 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.576368 0.000000 2.403622 v gpio_holdover[21] (out) - 2.403622 data arrival time + 11 0.379153 0.567813 0.400519 2.400518 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.567957 0.000000 2.400518 v gpio_dm1[40] (out) + 2.400518 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11031,13 +10723,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403622 data arrival time + -2.400518 data arrival time --------------------------------------------------------------------------------------------- - 4.153622 slack (MET) + 4.150518 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11046,10 +10738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 0.574083 0.403638 2.403638 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.575339 0.000000 2.403638 v gpio_dm2[30] (out) - 2.403638 data arrival time + 11 0.379256 0.567969 0.400552 2.400552 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.568110 0.000000 2.400552 v gpio_analog_en[41] (out) + 2.400552 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11059,13 +10751,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403638 data arrival time + -2.400552 data arrival time --------------------------------------------------------------------------------------------- - 4.153638 slack (MET) + 4.150552 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11074,10 +10766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 0.578089 0.403659 2.403659 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.581088 0.000000 2.403659 v gpio_out[25] (out) - 2.403659 data arrival time + 11 0.379153 0.567813 0.400580 2.400580 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.567959 0.000000 2.400580 v gpio_slow_sel[40] (out) + 2.400580 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11087,13 +10779,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403659 data arrival time + -2.400580 data arrival time --------------------------------------------------------------------------------------------- - 4.153659 slack (MET) + 4.150579 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11102,10 +10794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 0.575000 0.403891 2.403891 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.575837 0.000000 2.403891 v gpio_dm2[15] (out) - 2.403891 data arrival time + 11 0.380941 0.570561 0.400588 2.400589 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.570649 0.000000 2.400589 v gpio_ib_mode_sel[42] (out) + 2.400589 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11115,13 +10807,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403891 data arrival time + -2.400589 data arrival time --------------------------------------------------------------------------------------------- - 4.153892 slack (MET) + 4.150589 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11130,10 +10822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 0.574829 0.403896 2.403896 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.575784 0.000000 2.403896 v gpio_analog_sel[29] (out) - 2.403896 data arrival time + 11 0.379256 0.567969 0.400627 2.400627 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.568113 0.000000 2.400627 v gpio_dm1[41] (out) + 2.400627 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11143,13 +10835,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403896 data arrival time + -2.400627 data arrival time --------------------------------------------------------------------------------------------- - 4.153896 slack (MET) + 4.150628 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11158,10 +10850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 0.575222 0.403936 2.403936 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.576129 0.000000 2.403936 v gpio_holdover[32] (out) - 2.403936 data arrival time + 11 0.380718 0.572076 0.400631 2.400631 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.572583 0.000000 2.400631 v gpio_out[0] (out) + 2.400631 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11171,13 +10863,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403936 data arrival time + -2.400631 data arrival time --------------------------------------------------------------------------------------------- - 4.153936 slack (MET) + 4.150631 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11186,10 +10878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 0.574420 0.404002 2.404002 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.575342 0.000000 2.404002 v gpio_analog_sel[27] (out) - 2.404002 data arrival time + 11 0.379256 0.567969 0.400689 2.400689 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.568115 0.000000 2.400689 v gpio_slow_sel[41] (out) + 2.400689 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11199,13 +10891,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404002 data arrival time + -2.400689 data arrival time --------------------------------------------------------------------------------------------- - 4.154003 slack (MET) + 4.150689 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11214,10 +10906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 0.574976 0.404052 2.404052 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.575788 0.000000 2.404052 v gpio_dm2[22] (out) - 2.404052 data arrival time + 11 0.380941 0.570561 0.400802 2.400802 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.570656 0.000000 2.400802 v gpio_vtrip_sel[42] (out) + 2.400802 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11227,13 +10919,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404052 data arrival time + -2.400802 data arrival time --------------------------------------------------------------------------------------------- - 4.154052 slack (MET) + 4.150803 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11242,10 +10934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 0.575120 0.404065 2.404065 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.575564 0.000000 2.404065 v gpio_out[35] (out) - 2.404065 data arrival time + 11 0.379326 0.570634 0.400874 2.400874 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.571454 0.000000 2.400874 v gpio_dm2[16] (out) + 2.400874 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11255,13 +10947,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404065 data arrival time + -2.400874 data arrival time --------------------------------------------------------------------------------------------- - 4.154066 slack (MET) + 4.150874 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11270,10 +10962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 0.574358 0.404077 2.404078 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.575252 0.000000 2.404078 v gpio_analog_sel[20] (out) - 2.404078 data arrival time + 11 0.380128 0.571685 0.400915 2.400915 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.572387 0.000000 2.400915 v gpio_holdover[18] (out) + 2.400915 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11283,13 +10975,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404078 data arrival time + -2.400915 data arrival time --------------------------------------------------------------------------------------------- - 4.154077 slack (MET) + 4.150915 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11298,10 +10990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 0.574989 0.404127 2.404127 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.575860 0.000000 2.404127 v gpio_dm2[19] (out) - 2.404127 data arrival time + 11 0.379476 0.570817 0.401040 2.401040 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.571626 0.000000 2.401040 v gpio_dm2[17] (out) + 2.401040 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11311,13 +11003,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404127 data arrival time + -2.401040 data arrival time --------------------------------------------------------------------------------------------- - 4.154127 slack (MET) + 4.151040 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11326,10 +11018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 0.572076 0.404180 2.404180 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.572889 0.000000 2.404180 v gpio_analog_sel[0] (out) - 2.404180 data arrival time + 11 0.383851 0.576174 0.401115 2.401115 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.576397 0.000000 2.401115 v gpio_ib_mode_sel[35] (out) + 2.401115 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11339,13 +11031,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404180 data arrival time + -2.401115 data arrival time --------------------------------------------------------------------------------------------- - 4.154180 slack (MET) + 4.151115 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11354,10 +11046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 0.572984 0.404202 2.404202 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.574424 0.000000 2.404202 v gpio_analog_sel[24] (out) - 2.404202 data arrival time + 11 0.380712 0.572751 0.401115 2.401115 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.573469 0.000000 2.401115 v gpio_out[23] (out) + 2.401115 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11367,13 +11059,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404202 data arrival time + -2.401115 data arrival time --------------------------------------------------------------------------------------------- - 4.154202 slack (MET) + 4.151115 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11382,10 +11074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 0.575120 0.404213 2.404213 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.575574 0.000000 2.404213 v gpio_holdover[35] (out) - 2.404213 data arrival time + 11 0.381578 0.571516 0.401257 2.401257 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.571604 0.000000 2.401257 v gpio_ib_mode_sel[39] (out) + 2.401257 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11395,13 +11087,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404213 data arrival time + -2.401257 data arrival time --------------------------------------------------------------------------------------------- - 4.154213 slack (MET) + 4.151257 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11410,10 +11102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 0.575278 0.404282 2.404282 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.576221 0.000000 2.404282 v gpio_holdover[26] (out) - 2.404282 data arrival time + 11 0.381380 0.573813 0.401275 2.401275 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.574499 0.000000 2.401275 v gpio_out[36] (out) + 2.401275 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11423,13 +11115,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404282 data arrival time + -2.401275 data arrival time --------------------------------------------------------------------------------------------- - 4.154282 slack (MET) + 4.151275 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11438,10 +11130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 0.569962 0.404333 2.404333 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.570486 0.000000 2.404333 v gpio_analog_pol[38] (out) - 2.404333 data arrival time + 11 0.380941 0.570561 0.401321 2.401321 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.570673 0.000000 2.401321 v gpio_out[42] (out) + 2.401321 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11451,13 +11143,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404333 data arrival time + -2.401321 data arrival time --------------------------------------------------------------------------------------------- - 4.154334 slack (MET) + 4.151321 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11466,10 +11158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 0.575120 0.404363 2.404363 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.575585 0.000000 2.404363 v gpio_dm2[35] (out) - 2.404363 data arrival time + 11 0.380718 0.572076 0.401408 2.401408 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.572643 0.000000 2.401408 v gpio_holdover[0] (out) + 2.401408 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11479,13 +11171,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404363 data arrival time + -2.401408 data arrival time --------------------------------------------------------------------------------------------- - 4.154363 slack (MET) + 4.151408 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11494,10 +11186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 0.575564 0.404374 2.404374 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.576442 0.000000 2.404374 v gpio_dm2[21] (out) - 2.404374 data arrival time + 11 0.380941 0.570561 0.401470 2.401469 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.570679 0.000000 2.401469 v gpio_holdover[42] (out) + 2.401469 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11507,13 +11199,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404374 data arrival time + -2.401469 data arrival time --------------------------------------------------------------------------------------------- - 4.154374 slack (MET) + 4.151470 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11522,10 +11214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 0.569962 0.404418 2.404418 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.570493 0.000000 2.404418 v gpio_dm0[38] (out) - 2.404418 data arrival time + 11 0.381578 0.571516 0.401471 2.401471 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.571610 0.000000 2.401471 v gpio_vtrip_sel[39] (out) + 2.401471 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11535,13 +11227,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404418 data arrival time + -2.401471 data arrival time --------------------------------------------------------------------------------------------- - 4.154418 slack (MET) + 4.151471 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11550,10 +11242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 0.578089 0.404424 2.404424 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.581237 0.000000 2.404424 v gpio_holdover[25] (out) - 2.404424 data arrival time + 11 0.380209 0.569962 0.401482 2.401482 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.570289 0.000000 2.401482 v gpio_dm2[38] (out) + 2.401482 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11563,13 +11255,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404424 data arrival time + -2.401482 data arrival time --------------------------------------------------------------------------------------------- - 4.154424 slack (MET) + 4.151482 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11578,10 +11270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 0.569962 0.404482 2.404482 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.570498 0.000000 2.404482 v gpio_analog_en[38] (out) - 2.404482 data arrival time + 11 0.379326 0.570634 0.401519 2.401519 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.571518 0.000000 2.401519 v gpio_analog_sel[16] (out) + 2.401519 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11591,13 +11283,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404482 data arrival time + -2.401519 data arrival time --------------------------------------------------------------------------------------------- - 4.154481 slack (MET) + 4.151519 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11606,10 +11298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 0.575120 0.404491 2.404491 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.575594 0.000000 2.404491 v gpio_analog_sel[35] (out) - 2.404491 data arrival time + 11 0.380941 0.570561 0.401619 2.401619 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.570684 0.000000 2.401619 v gpio_dm2[42] (out) + 2.401619 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11619,13 +11311,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404491 data arrival time + -2.401619 data arrival time --------------------------------------------------------------------------------------------- - 4.154491 slack (MET) + 4.151619 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11634,10 +11326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 0.575000 0.404537 2.404537 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.575902 0.000000 2.404537 v gpio_analog_sel[15] (out) - 2.404537 data arrival time + 11 0.379736 0.570101 0.401639 2.401639 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.570645 0.000000 2.401639 v gpio_out[43] (out) + 2.401639 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11647,13 +11339,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404537 data arrival time + -2.401639 data arrival time --------------------------------------------------------------------------------------------- - 4.154536 slack (MET) + 4.151639 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11662,10 +11354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 0.569962 0.404557 2.404557 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.570503 0.000000 2.404557 v gpio_dm1[38] (out) - 2.404557 data arrival time + 11 0.380128 0.571685 0.401667 2.401667 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.572456 0.000000 2.401667 v gpio_dm2[18] (out) + 2.401667 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11675,13 +11367,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404557 data arrival time + -2.401667 data arrival time --------------------------------------------------------------------------------------------- - 4.154557 slack (MET) + 4.151667 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11690,10 +11382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 0.570358 0.404608 2.404608 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.571580 0.000000 2.404608 v gpio_analog_pol[14] (out) - 2.404608 data arrival time + 11 0.379476 0.570817 0.401684 2.401684 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.571689 0.000000 2.401684 v gpio_analog_sel[17] (out) + 2.401684 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11703,13 +11395,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404608 data arrival time + -2.401684 data arrival time --------------------------------------------------------------------------------------------- - 4.154608 slack (MET) + 4.151683 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11718,10 +11410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 0.569962 0.404618 2.404618 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.570508 0.000000 2.404618 v gpio_slow_sel[38] (out) - 2.404618 data arrival time + 11 0.380941 0.570561 0.401747 2.401747 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.570689 0.000000 2.401747 v gpio_analog_sel[42] (out) + 2.401747 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11731,13 +11423,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404618 data arrival time + -2.401747 data arrival time --------------------------------------------------------------------------------------------- - 4.154618 slack (MET) + 4.151748 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11746,10 +11438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 0.574976 0.404698 2.404698 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.575852 0.000000 2.404698 v gpio_analog_sel[22] (out) - 2.404698 data arrival time + 11 0.379736 0.570101 0.401786 2.401786 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.570657 0.000000 2.401786 v gpio_holdover[43] (out) + 2.401786 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11759,13 +11451,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404698 data arrival time + -2.401786 data arrival time --------------------------------------------------------------------------------------------- - 4.154698 slack (MET) - + 4.151786 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) + +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11774,10 +11466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 0.575222 0.404697 2.404697 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.576209 0.000000 2.404697 v gpio_dm2[32] (out) - 2.404697 data arrival time + 11 0.380712 0.572751 0.401849 2.401849 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.573537 0.000000 2.401849 v gpio_holdover[23] (out) + 2.401849 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11787,13 +11479,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404697 data arrival time + -2.401849 data arrival time --------------------------------------------------------------------------------------------- - 4.154697 slack (MET) + 4.151849 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11802,10 +11494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 0.574989 0.404712 2.404712 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.575920 0.000000 2.404712 v gpio_analog_sel[19] (out) - 2.404712 data arrival time + 11 0.379736 0.570101 0.401935 2.401934 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.570669 0.000000 2.401934 v gpio_dm2[43] (out) + 2.401934 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11815,13 +11507,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404712 data arrival time + -2.401934 data arrival time --------------------------------------------------------------------------------------------- - 4.154712 slack (MET) + 4.151935 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11830,10 +11522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 0.570634 0.404908 2.404908 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.571897 0.000000 2.404908 v gpio_analog_pol[16] (out) - 2.404908 data arrival time + 11 0.381787 0.574358 0.401946 2.401946 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.575049 0.000000 2.401946 v gpio_out[20] (out) + 2.401946 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11843,13 +11535,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404908 data arrival time + -2.401946 data arrival time --------------------------------------------------------------------------------------------- - 4.154909 slack (MET) + 4.151946 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11858,10 +11550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 0.575564 0.405018 2.405019 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.576508 0.000000 2.405019 v gpio_analog_sel[21] (out) - 2.405019 data arrival time + 11 0.381578 0.571516 0.401991 2.401991 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.571628 0.000000 2.401991 v gpio_out[39] (out) + 2.401991 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11871,13 +11563,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405019 data arrival time + -2.401991 data arrival time --------------------------------------------------------------------------------------------- - 4.155019 slack (MET) + 4.151991 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11886,10 +11578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 0.570817 0.405131 2.405131 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.572073 0.000000 2.405131 v gpio_analog_pol[17] (out) - 2.405131 data arrival time + 11 0.381380 0.573813 0.402048 2.402048 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.574569 0.000000 2.402048 v gpio_holdover[36] (out) + 2.402048 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11899,13 +11591,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405131 data arrival time + -2.402048 data arrival time --------------------------------------------------------------------------------------------- - 4.155131 slack (MET) + 4.152048 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11914,10 +11606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 0.578089 0.405200 2.405200 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.581392 0.000000 2.405200 v gpio_dm2[25] (out) - 2.405200 data arrival time + 11 0.379736 0.570101 0.402062 2.402062 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.570679 0.000000 2.402062 v gpio_analog_sel[43] (out) + 2.402062 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11927,13 +11619,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405200 data arrival time + -2.402062 data arrival time --------------------------------------------------------------------------------------------- - 4.155200 slack (MET) + 4.152062 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11942,10 +11634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 0.575016 0.405316 2.405316 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.575993 0.000000 2.405316 v gpio_dm2[37] (out) - 2.405316 data arrival time + 11 0.381578 0.571516 0.402140 2.402140 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.571633 0.000000 2.402140 v gpio_holdover[39] (out) + 2.402140 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11955,13 +11647,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405316 data arrival time + -2.402140 data arrival time --------------------------------------------------------------------------------------------- - 4.155316 slack (MET) + 4.152140 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11970,10 +11662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 0.570634 0.405334 2.405334 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.571950 0.000000 2.405334 v gpio_dm0[16] (out) - 2.405334 data arrival time + 11 0.380718 0.572076 0.402197 2.402197 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.572709 0.000000 2.402197 v gpio_dm2[0] (out) + 2.402197 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11983,13 +11675,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405334 data arrival time + -2.402197 data arrival time --------------------------------------------------------------------------------------------- - 4.155334 slack (MET) + 4.152197 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11998,10 +11690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 0.575222 0.405370 2.405370 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.576282 0.000000 2.405370 v gpio_analog_sel[32] (out) - 2.405370 data arrival time + 11 0.382222 0.575016 0.402198 2.402199 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.575691 0.000000 2.402199 v gpio_out[37] (out) + 2.402199 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12011,13 +11703,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405370 data arrival time + -2.402199 data arrival time --------------------------------------------------------------------------------------------- - 4.155370 slack (MET) + 4.152199 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12026,10 +11718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 0.573388 0.405517 2.405517 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.574573 0.000000 2.405517 v gpio_analog_pol[31] (out) - 2.405517 data arrival time + 11 0.380941 0.570561 0.402216 2.402216 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.570707 0.000000 2.402216 v gpio_analog_pol[42] (out) + 2.402216 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12039,13 +11731,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405517 data arrival time + -2.402216 data arrival time --------------------------------------------------------------------------------------------- - 4.155517 slack (MET) + 4.152216 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12054,10 +11746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 0.571685 0.405524 2.405524 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.572866 0.000000 2.405524 v gpio_analog_pol[18] (out) - 2.405524 data arrival time + 11 0.381578 0.571516 0.402290 2.402290 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.571639 0.000000 2.402290 v gpio_dm2[39] (out) + 2.402290 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12067,13 +11759,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405524 data arrival time + -2.402290 data arrival time --------------------------------------------------------------------------------------------- - 4.155524 slack (MET) + 4.152290 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12082,10 +11774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 0.570817 0.405558 2.405558 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.572125 0.000000 2.405558 v gpio_dm0[17] (out) - 2.405558 data arrival time + 11 0.380941 0.570561 0.402302 2.402302 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.570710 0.000000 2.402302 v gpio_dm0[42] (out) + 2.402302 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12095,13 +11787,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405558 data arrival time + -2.402302 data arrival time --------------------------------------------------------------------------------------------- - 4.155558 slack (MET) + 4.152302 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12110,10 +11802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 0.570634 0.405654 2.405653 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.571990 0.000000 2.405653 v gpio_analog_en[16] (out) - 2.405653 data arrival time + 11 0.380209 0.569962 0.402308 2.402308 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.570341 0.000000 2.402308 v gpio_analog_sel[38] (out) + 2.402308 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12123,13 +11815,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405653 data arrival time + -2.402308 data arrival time --------------------------------------------------------------------------------------------- - 4.155654 slack (MET) + 4.152308 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12138,10 +11830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 0.578089 0.405867 2.405867 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.581531 0.000000 2.405867 v gpio_analog_sel[25] (out) - 2.405867 data arrival time + 11 0.380128 0.571685 0.402312 2.402313 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.572519 0.000000 2.402313 v gpio_analog_sel[18] (out) + 2.402313 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12151,13 +11843,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405867 data arrival time + -2.402313 data arrival time --------------------------------------------------------------------------------------------- - 4.155867 slack (MET) + 4.152312 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12166,10 +11858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 0.570817 0.405878 2.405878 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.572166 0.000000 2.405878 v gpio_analog_en[17] (out) - 2.405878 data arrival time + 11 0.380941 0.570561 0.402395 2.402395 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.570714 0.000000 2.402395 v gpio_analog_en[42] (out) + 2.402395 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12179,13 +11871,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405878 data arrival time + -2.402395 data arrival time --------------------------------------------------------------------------------------------- - 4.155879 slack (MET) + 4.152395 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12194,10 +11886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 0.571685 0.405881 2.405881 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.572908 0.000000 2.405881 v gpio_dm0[18] (out) - 2.405881 data arrival time + 11 0.382203 0.575000 0.402405 2.402405 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.575698 0.000000 2.402405 v gpio_out[15] (out) + 2.402405 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12207,13 +11899,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405881 data arrival time + -2.402405 data arrival time --------------------------------------------------------------------------------------------- - 4.155881 slack (MET) + 4.152405 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12222,10 +11914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 0.573089 0.405924 2.405924 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.574575 0.000000 2.405924 v gpio_analog_sel[28] (out) - 2.405924 data arrival time + 11 0.381578 0.571516 0.402419 2.402419 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.571643 0.000000 2.402419 v gpio_analog_sel[39] (out) + 2.402419 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12235,13 +11927,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405924 data arrival time + -2.402419 data arrival time --------------------------------------------------------------------------------------------- - 4.155924 slack (MET) + 4.152419 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12250,10 +11942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 0.573663 0.405954 2.405954 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.574842 0.000000 2.405954 v gpio_analog_pol[36] (out) - 2.405954 data arrival time + 11 0.380941 0.570561 0.402442 2.402442 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.570716 0.000000 2.402442 v gpio_dm1[42] (out) + 2.402442 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12263,13 +11955,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405954 data arrival time + -2.402442 data arrival time --------------------------------------------------------------------------------------------- - 4.155954 slack (MET) + 4.152442 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12278,10 +11970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 0.573346 0.406044 2.406044 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.574529 0.000000 2.406044 v gpio_analog_pol[34] (out) - 2.406044 data arrival time + 11 0.380941 0.570561 0.402503 2.402503 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.570719 0.000000 2.402503 v gpio_slow_sel[42] (out) + 2.402503 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12291,13 +11983,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406044 data arrival time + -2.402503 data arrival time --------------------------------------------------------------------------------------------- - 4.156044 slack (MET) + 4.152503 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12306,10 +11998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 0.575120 0.406044 2.406044 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.575715 0.000000 2.406044 v gpio_analog_pol[35] (out) - 2.406044 data arrival time + 11 0.379736 0.570101 0.402528 2.402529 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.570717 0.000000 2.402529 v gpio_analog_pol[43] (out) + 2.402529 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12319,13 +12011,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406044 data arrival time + -2.402529 data arrival time --------------------------------------------------------------------------------------------- - 4.156044 slack (MET) + 4.152528 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12334,10 +12026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 0.572517 0.406086 2.406086 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.573911 0.000000 2.406086 v gpio_analog_pol[33] (out) - 2.406086 data arrival time + 11 0.382266 0.574976 0.402562 2.402562 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.575651 0.000000 2.402562 v gpio_out[22] (out) + 2.402562 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12347,13 +12039,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406086 data arrival time + -2.402562 data arrival time --------------------------------------------------------------------------------------------- - 4.156086 slack (MET) + 4.152562 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12362,10 +12054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 0.574083 0.406100 2.406100 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.575656 0.000000 2.406100 v gpio_analog_sel[30] (out) - 2.406100 data arrival time + 11 0.380712 0.572751 0.402600 2.402600 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.573610 0.000000 2.402600 v gpio_dm2[23] (out) + 2.402600 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12375,13 +12067,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406100 data arrival time + -2.402600 data arrival time --------------------------------------------------------------------------------------------- - 4.156100 slack (MET) + 4.152600 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12390,10 +12082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 0.572076 0.406166 2.406166 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.573094 0.000000 2.406166 v gpio_inp_dis[0] (out) - 2.406166 data arrival time + 11 0.379736 0.570101 0.402613 2.402613 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.570725 0.000000 2.402613 v gpio_dm0[43] (out) + 2.402613 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12403,13 +12095,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406166 data arrival time + -2.402613 data arrival time --------------------------------------------------------------------------------------------- - 4.156165 slack (MET) + 4.152613 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12418,10 +12110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 0.575120 0.406182 2.406182 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.575726 0.000000 2.406182 v gpio_dm0[35] (out) - 2.406182 data arrival time + 11 0.382177 0.574989 0.402639 2.402639 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.575718 0.000000 2.402639 v gpio_out[19] (out) + 2.402639 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12431,13 +12123,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406182 data arrival time + -2.402639 data arrival time --------------------------------------------------------------------------------------------- - 4.156182 slack (MET) + 4.152639 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12446,10 +12138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 0.571685 0.406202 2.406202 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.572947 0.000000 2.406202 v gpio_analog_en[18] (out) - 2.406202 data arrival time + 11 0.378530 0.571351 0.402667 2.402668 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.573226 0.000000 2.402668 v gpio_analog_sel[13] (out) + 2.402668 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12459,13 +12151,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406202 data arrival time + -2.402668 data arrival time --------------------------------------------------------------------------------------------- - 4.156202 slack (MET) + 4.152668 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12474,10 +12166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 0.572076 0.406239 2.406239 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.573102 0.000000 2.406239 v gpio_analog_pol[0] (out) - 2.406239 data arrival time + 11 0.379736 0.570101 0.402676 2.402676 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.570730 0.000000 2.402676 v gpio_analog_en[43] (out) + 2.402676 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12487,13 +12179,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406239 data arrival time + -2.402676 data arrival time --------------------------------------------------------------------------------------------- - 4.156239 slack (MET) + 4.152677 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12502,10 +12194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 0.572751 0.406289 2.406289 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.574019 0.000000 2.406289 v gpio_analog_pol[23] (out) - 2.406289 data arrival time + 11 0.381787 0.574358 0.402681 2.402681 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.575116 0.000000 2.402681 v gpio_holdover[20] (out) + 2.402681 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12515,13 +12207,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406289 data arrival time + -2.402681 data arrival time --------------------------------------------------------------------------------------------- - 4.156290 slack (MET) + 4.152681 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12530,10 +12222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 0.570358 0.406325 2.406325 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.571798 0.000000 2.406325 v gpio_dm0[14] (out) - 2.406325 data arrival time + 11 0.379736 0.570101 0.402752 2.402752 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.570736 0.000000 2.402752 v gpio_dm1[43] (out) + 2.402752 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12543,13 +12235,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406325 data arrival time + -2.402752 data arrival time --------------------------------------------------------------------------------------------- - 4.156325 slack (MET) + 4.152752 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12558,10 +12250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 0.572076 0.406361 2.406361 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.573115 0.000000 2.406361 v gpio_analog_en[0] (out) - 2.406361 data arrival time + 11 0.379736 0.570101 0.402813 2.402813 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.570742 0.000000 2.402813 v gpio_slow_sel[43] (out) + 2.402813 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12571,13 +12263,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406361 data arrival time + -2.402813 data arrival time --------------------------------------------------------------------------------------------- - 4.156361 slack (MET) + 4.152812 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12586,10 +12278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 0.572076 0.406437 2.406437 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.573124 0.000000 2.406437 v gpio_dm1[0] (out) - 2.406437 data arrival time + 11 0.381380 0.573813 0.402833 2.402833 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.574644 0.000000 2.402833 v gpio_dm2[36] (out) + 2.402833 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12599,13 +12291,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406437 data arrival time + -2.402833 data arrival time --------------------------------------------------------------------------------------------- - 4.156436 slack (MET) + 4.152833 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12614,10 +12306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 0.573346 0.406467 2.406467 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.574579 0.000000 2.406467 v gpio_dm0[34] (out) - 2.406467 data arrival time + 11 0.381578 0.571516 0.402889 2.402889 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.571662 0.000000 2.402889 v gpio_analog_pol[39] (out) + 2.402889 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12627,13 +12319,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406467 data arrival time + -2.402889 data arrival time --------------------------------------------------------------------------------------------- - 4.156467 slack (MET) + 4.152889 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12642,10 +12334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 0.572076 0.406497 2.406497 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.573130 0.000000 2.406497 v gpio_slow_sel[0] (out) - 2.406497 data arrival time + 11 0.382522 0.575564 0.402938 2.402938 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.576304 0.000000 2.402938 v gpio_out[21] (out) + 2.402938 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12655,13 +12347,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406497 data arrival time + -2.402938 data arrival time --------------------------------------------------------------------------------------------- - 4.156497 slack (MET) + 4.152938 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12670,10 +12362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 0.570634 0.406544 2.406544 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.572108 0.000000 2.406544 v gpio_dm1[16] (out) - 2.406544 data arrival time + 11 0.381578 0.571516 0.402974 2.402974 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.571665 0.000000 2.402974 v gpio_dm0[39] (out) + 2.402974 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12683,13 +12375,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406544 data arrival time + -2.402974 data arrival time --------------------------------------------------------------------------------------------- - 4.156544 slack (MET) + 4.152974 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12698,10 +12390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 0.574420 0.406556 2.406556 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.575625 0.000000 2.406556 v gpio_analog_pol[27] (out) - 2.406556 data arrival time + 11 0.382222 0.575016 0.402975 2.402975 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.575760 0.000000 2.402975 v gpio_holdover[37] (out) + 2.402975 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12711,13 +12403,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406556 data arrival time + -2.402975 data arrival time --------------------------------------------------------------------------------------------- - 4.156556 slack (MET) + 4.152975 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12726,10 +12418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 0.574829 0.406557 2.406558 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.576085 0.000000 2.406558 v gpio_analog_pol[29] (out) - 2.406558 data arrival time + 11 0.381578 0.571516 0.403038 2.403038 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.571668 0.000000 2.403038 v gpio_analog_en[39] (out) + 2.403038 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12739,13 +12431,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406558 data arrival time + -2.403038 data arrival time --------------------------------------------------------------------------------------------- - 4.156558 slack (MET) + 4.153038 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12754,10 +12446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 0.575278 0.406561 2.406561 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.576475 0.000000 2.406561 v gpio_dm2[26] (out) - 2.406561 data arrival time + 11 0.381578 0.571516 0.403107 2.403107 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.571671 0.000000 2.403107 v gpio_dm1[39] (out) + 2.403107 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12767,13 +12459,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406561 data arrival time + -2.403107 data arrival time --------------------------------------------------------------------------------------------- - 4.156560 slack (MET) + 4.153107 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12782,10 +12474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 0.570634 0.406623 2.406623 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.572119 0.000000 2.406623 v gpio_slow_sel[16] (out) - 2.406623 data arrival time + 11 0.382203 0.575000 0.403140 2.403140 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.575765 0.000000 2.403140 v gpio_holdover[15] (out) + 2.403140 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12795,13 +12487,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406623 data arrival time + -2.403140 data arrival time --------------------------------------------------------------------------------------------- - 4.156623 slack (MET) + 4.153140 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12810,10 +12502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 0.570358 0.406659 2.406658 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.571842 0.000000 2.406658 v gpio_analog_en[14] (out) - 2.406658 data arrival time + 11 0.381578 0.571516 0.403168 2.403168 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.571673 0.000000 2.403168 v gpio_slow_sel[39] (out) + 2.403168 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12823,13 +12515,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406658 data arrival time + -2.403168 data arrival time --------------------------------------------------------------------------------------------- - 4.156658 slack (MET) + 4.153169 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12838,10 +12530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 0.575278 0.406688 2.406688 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.576490 0.000000 2.406688 v gpio_analog_sel[26] (out) - 2.406688 data arrival time + 11 0.380712 0.572751 0.403210 2.403210 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.573672 0.000000 2.403210 v gpio_analog_sel[23] (out) + 2.403210 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12851,13 +12543,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406688 data arrival time + -2.403210 data arrival time --------------------------------------------------------------------------------------------- - 4.156688 slack (MET) + 4.153210 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12866,10 +12558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 0.572751 0.406715 2.406715 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.574072 0.000000 2.406715 v gpio_dm0[23] (out) - 2.406715 data arrival time + 11 0.382266 0.574976 0.403299 2.403299 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.575717 0.000000 2.403299 v gpio_holdover[22] (out) + 2.403299 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12879,13 +12571,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406715 data arrival time + -2.403299 data arrival time --------------------------------------------------------------------------------------------- - 4.156715 slack (MET) + 4.153299 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12894,10 +12586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 0.571351 0.406728 2.406728 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.573893 0.000000 2.406728 v gpio_analog_pol[13] (out) - 2.406728 data arrival time + 11 0.382177 0.574989 0.403375 2.403375 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.575786 0.000000 2.403375 v gpio_holdover[19] (out) + 2.403375 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12907,13 +12599,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406728 data arrival time + -2.403375 data arrival time --------------------------------------------------------------------------------------------- - 4.156727 slack (MET) + 4.153375 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12922,10 +12614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 0.573388 0.406739 2.406739 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.574721 0.000000 2.406739 v gpio_dm0[31] (out) - 2.406739 data arrival time + 11 0.381787 0.574358 0.403432 2.403432 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.575188 0.000000 2.403432 v gpio_dm2[20] (out) + 2.403432 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12935,13 +12627,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406739 data arrival time + -2.403432 data arrival time --------------------------------------------------------------------------------------------- - 4.156739 slack (MET) + 4.153432 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12950,10 +12642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 0.570817 0.406891 2.406891 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.572299 0.000000 2.406891 v gpio_dm1[17] (out) - 2.406891 data arrival time + 11 0.381380 0.573813 0.403507 2.403507 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.574711 0.000000 2.403507 v gpio_analog_sel[36] (out) + 2.403507 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12963,13 +12655,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406891 data arrival time + -2.403507 data arrival time --------------------------------------------------------------------------------------------- - 4.156890 slack (MET) + 4.153507 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12978,10 +12670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 0.570817 0.406946 2.406946 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.572307 0.000000 2.406946 v gpio_slow_sel[17] (out) - 2.406946 data arrival time + 11 0.382522 0.575564 0.403622 2.403622 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.576368 0.000000 2.403622 v gpio_holdover[21] (out) + 2.403622 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12991,13 +12683,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406946 data arrival time + -2.403622 data arrival time --------------------------------------------------------------------------------------------- - 4.156946 slack (MET) + 4.153622 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13006,10 +12698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 0.574420 0.407002 2.407002 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.575679 0.000000 2.407002 v gpio_dm0[27] (out) - 2.407002 data arrival time + 11 0.382203 0.575000 0.403891 2.403891 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.575837 0.000000 2.403891 v gpio_dm2[15] (out) + 2.403891 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13019,13 +12711,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407002 data arrival time + -2.403891 data arrival time --------------------------------------------------------------------------------------------- - 4.157002 slack (MET) + 4.153892 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13034,10 +12726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 0.572751 0.407036 2.407036 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.574113 0.000000 2.407036 v gpio_analog_en[23] (out) - 2.407036 data arrival time + 11 0.382266 0.574976 0.404052 2.404052 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.575788 0.000000 2.404052 v gpio_dm2[22] (out) + 2.404052 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13047,13 +12739,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407036 data arrival time + -2.404052 data arrival time --------------------------------------------------------------------------------------------- - 4.157036 slack (MET) + 4.154052 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13062,10 +12754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 0.570358 0.407064 2.407064 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.571897 0.000000 2.407064 v gpio_dm1[14] (out) - 2.407064 data arrival time + 11 0.381787 0.574358 0.404077 2.404078 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.575252 0.000000 2.404078 v gpio_analog_sel[20] (out) + 2.404078 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13075,13 +12767,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407064 data arrival time + -2.404078 data arrival time --------------------------------------------------------------------------------------------- - 4.157064 slack (MET) + 4.154077 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13090,10 +12782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 0.571685 0.407093 2.407093 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.573061 0.000000 2.407093 v gpio_dm1[18] (out) - 2.407093 data arrival time + 11 0.382177 0.574989 0.404127 2.404127 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.575860 0.000000 2.404127 v gpio_dm2[19] (out) + 2.404127 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13103,13 +12795,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407093 data arrival time + -2.404127 data arrival time --------------------------------------------------------------------------------------------- - 4.157094 slack (MET) + 4.154127 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13118,10 +12810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 0.575278 0.407154 2.407154 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.576547 0.000000 2.407154 v gpio_analog_pol[26] (out) - 2.407154 data arrival time + 11 0.380718 0.572076 0.404180 2.404180 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.572889 0.000000 2.404180 v gpio_analog_sel[0] (out) + 2.404180 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13131,13 +12823,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407154 data arrival time + -2.404180 data arrival time --------------------------------------------------------------------------------------------- - 4.157154 slack (MET) + 4.154180 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13146,10 +12838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 0.573663 0.407173 2.407173 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.574990 0.000000 2.407173 v gpio_dm0[36] (out) - 2.407173 data arrival time + 11 0.383851 0.576174 0.404284 2.404284 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.576582 0.000000 2.404284 v gpio_vtrip_sel[35] (out) + 2.404284 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13159,13 +12851,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407173 data arrival time + -2.404284 data arrival time --------------------------------------------------------------------------------------------- - 4.157173 slack (MET) + 4.154284 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13174,10 +12866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 0.571685 0.407188 2.407188 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.573073 0.000000 2.407188 v gpio_slow_sel[18] (out) - 2.407188 data arrival time + 11 0.380209 0.569962 0.404333 2.404333 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.570486 0.000000 2.404333 v gpio_analog_pol[38] (out) + 2.404333 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13187,13 +12879,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407188 data arrival time + -2.404333 data arrival time --------------------------------------------------------------------------------------------- - 4.157187 slack (MET) + 4.154334 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13202,10 +12894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 0.575278 0.407238 2.407238 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.576557 0.000000 2.407238 v gpio_dm0[26] (out) - 2.407238 data arrival time + 11 0.382522 0.575564 0.404374 2.404374 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.576442 0.000000 2.404374 v gpio_dm2[21] (out) + 2.404374 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13215,13 +12907,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407238 data arrival time + -2.404374 data arrival time --------------------------------------------------------------------------------------------- - 4.157238 slack (MET) + 4.154374 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13230,10 +12922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 0.575016 0.407253 2.407253 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.576210 0.000000 2.407253 v gpio_analog_sel[37] (out) - 2.407253 data arrival time + 11 0.380209 0.569962 0.404418 2.404418 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.570493 0.000000 2.404418 v gpio_dm0[38] (out) + 2.404418 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13243,13 +12935,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407253 data arrival time + -2.404418 data arrival time --------------------------------------------------------------------------------------------- - 4.157253 slack (MET) + 4.154418 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13258,10 +12950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 0.573663 0.407283 2.407283 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.575004 0.000000 2.407283 v gpio_analog_en[36] (out) - 2.407283 data arrival time + 11 0.380209 0.569962 0.404482 2.404482 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.570498 0.000000 2.404482 v gpio_analog_en[38] (out) + 2.404482 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13271,13 +12963,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407283 data arrival time + -2.404482 data arrival time --------------------------------------------------------------------------------------------- - 4.157283 slack (MET) + 4.154481 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13286,10 +12978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 0.575278 0.407301 2.407301 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.576565 0.000000 2.407301 v gpio_analog_en[26] (out) - 2.407301 data arrival time + 11 0.382203 0.575000 0.404537 2.404537 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.575902 0.000000 2.404537 v gpio_analog_sel[15] (out) + 2.404537 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13299,13 +12991,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407301 data arrival time + -2.404537 data arrival time --------------------------------------------------------------------------------------------- - 4.157301 slack (MET) + 4.154536 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13314,10 +13006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 0.575120 0.407305 2.407305 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.575823 0.000000 2.407305 v gpio_analog_en[35] (out) - 2.407305 data arrival time + 11 0.380209 0.569962 0.404557 2.404557 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.570503 0.000000 2.404557 v gpio_dm1[38] (out) + 2.404557 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13327,13 +13019,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407305 data arrival time + -2.404557 data arrival time --------------------------------------------------------------------------------------------- - 4.157305 slack (MET) + 4.154557 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13342,10 +13034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 0.574420 0.407338 2.407337 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.575720 0.000000 2.407337 v gpio_analog_en[27] (out) - 2.407337 data arrival time + 11 0.379185 0.570358 0.404608 2.404608 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.571580 0.000000 2.404608 v gpio_analog_pol[14] (out) + 2.404608 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13355,13 +13047,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407337 data arrival time + -2.404608 data arrival time --------------------------------------------------------------------------------------------- - 4.157338 slack (MET) + 4.154608 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13370,10 +13062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 0.573346 0.407351 2.407351 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.574688 0.000000 2.407351 v gpio_analog_en[34] (out) - 2.407351 data arrival time + 11 0.380209 0.569962 0.404618 2.404618 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.570508 0.000000 2.404618 v gpio_slow_sel[38] (out) + 2.404618 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13383,13 +13075,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407351 data arrival time + -2.404618 data arrival time --------------------------------------------------------------------------------------------- - 4.157351 slack (MET) + 4.154618 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13398,10 +13090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 0.575120 0.407371 2.407371 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.575829 0.000000 2.407371 v gpio_dm1[35] (out) - 2.407371 data arrival time + 11 0.382266 0.574976 0.404698 2.404698 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.575852 0.000000 2.404698 v gpio_analog_sel[22] (out) + 2.404698 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13411,13 +13103,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407371 data arrival time + -2.404698 data arrival time --------------------------------------------------------------------------------------------- - 4.157371 slack (MET) + 4.154698 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13426,10 +13118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 0.575278 0.407377 2.407377 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.576574 0.000000 2.407377 v gpio_dm1[26] (out) - 2.407377 data arrival time + 11 0.382177 0.574989 0.404712 2.404712 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.575920 0.000000 2.404712 v gpio_analog_sel[19] (out) + 2.404712 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13439,13 +13131,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407377 data arrival time + -2.404712 data arrival time --------------------------------------------------------------------------------------------- - 4.157377 slack (MET) + 4.154712 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13454,10 +13146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 0.570358 0.407375 2.407376 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.571940 0.000000 2.407376 v gpio_slow_sel[14] (out) - 2.407376 data arrival time + 11 0.383851 0.576174 0.404806 2.404806 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.576618 0.000000 2.404806 v gpio_out[35] (out) + 2.404806 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13467,13 +13159,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407376 data arrival time + -2.404806 data arrival time --------------------------------------------------------------------------------------------- - 4.157375 slack (MET) + 4.154806 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13482,10 +13174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 0.575120 0.407430 2.407430 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.575834 0.000000 2.407430 v gpio_slow_sel[35] (out) - 2.407430 data arrival time + 11 0.379326 0.570634 0.404908 2.404908 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.571897 0.000000 2.404908 v gpio_analog_pol[16] (out) + 2.404908 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13495,13 +13187,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407430 data arrival time + -2.404908 data arrival time --------------------------------------------------------------------------------------------- - 4.157430 slack (MET) + 4.154909 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13510,10 +13202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 0.575278 0.407438 2.407438 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.576581 0.000000 2.407438 v gpio_slow_sel[26] (out) - 2.407438 data arrival time + 11 0.383851 0.576174 0.404954 2.404954 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.576629 0.000000 2.404954 v gpio_holdover[35] (out) + 2.404954 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13523,13 +13215,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407438 data arrival time + -2.404954 data arrival time --------------------------------------------------------------------------------------------- - 4.157438 slack (MET) + 4.154954 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13538,10 +13230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 0.574358 0.407520 2.407520 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.575639 0.000000 2.407520 v gpio_analog_pol[20] (out) - 2.407520 data arrival time + 11 0.382522 0.575564 0.405018 2.405019 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.576508 0.000000 2.405019 v gpio_analog_sel[21] (out) + 2.405019 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13551,13 +13243,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407520 data arrival time + -2.405019 data arrival time --------------------------------------------------------------------------------------------- - 4.157520 slack (MET) + 4.155019 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13566,10 +13258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 0.575016 0.407718 2.407718 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.576266 0.000000 2.407718 v gpio_analog_pol[37] (out) - 2.407718 data arrival time + 11 0.383851 0.576174 0.405104 2.405103 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.576640 0.000000 2.405103 v gpio_dm2[35] (out) + 2.405103 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13579,13 +13271,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407718 data arrival time + -2.405103 data arrival time --------------------------------------------------------------------------------------------- - 4.157718 slack (MET) + 4.155104 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13594,10 +13286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 0.574829 0.407779 2.407779 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.576238 0.000000 2.407779 v gpio_dm0[29] (out) - 2.407779 data arrival time + 11 0.379476 0.570817 0.405131 2.405131 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.572073 0.000000 2.405131 v gpio_analog_pol[17] (out) + 2.405131 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13607,13 +13299,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407779 data arrival time + -2.405131 data arrival time --------------------------------------------------------------------------------------------- - 4.157779 slack (MET) + 4.155131 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13622,10 +13314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 0.572517 0.407802 2.407802 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.574144 0.000000 2.407802 v gpio_dm0[33] (out) - 2.407802 data arrival time + 11 0.383851 0.576174 0.405232 2.405232 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.576649 0.000000 2.405232 v gpio_analog_sel[35] (out) + 2.405232 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13635,13 +13327,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407802 data arrival time + -2.405232 data arrival time --------------------------------------------------------------------------------------------- - 4.157802 slack (MET) + 4.155232 slack (MET) Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13650,10 +13342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 0.575016 0.407803 2.407803 v gpio_loopback_zero[37] (in) + 11 0.382222 0.575016 0.405316 2.405316 v gpio_loopback_zero[37] (in) gpio_loopback_zero[37] (net) - 0.576276 0.000000 2.407803 v gpio_dm0[37] (out) - 2.407803 data arrival time + 0.575993 0.000000 2.405316 v gpio_dm2[37] (out) + 2.405316 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13663,13 +13355,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407803 data arrival time + -2.405316 data arrival time --------------------------------------------------------------------------------------------- - 4.157803 slack (MET) + 4.155316 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13678,10 +13370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 0.574989 0.407829 2.407829 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.576273 0.000000 2.407829 v gpio_analog_pol[19] (out) - 2.407829 data arrival time + 11 0.379326 0.570634 0.405334 2.405334 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.571950 0.000000 2.405334 v gpio_dm0[16] (out) + 2.405334 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13691,13 +13383,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407829 data arrival time + -2.405334 data arrival time --------------------------------------------------------------------------------------------- - 4.157829 slack (MET) + 4.155334 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13706,10 +13398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 0.573388 0.407858 2.407858 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.574868 0.000000 2.407858 v gpio_analog_en[31] (out) - 2.407858 data arrival time + 11 0.380128 0.571685 0.405524 2.405524 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.572866 0.000000 2.405524 v gpio_analog_pol[18] (out) + 2.405524 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13719,13 +13411,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407858 data arrival time + -2.405524 data arrival time --------------------------------------------------------------------------------------------- - 4.157858 slack (MET) + 4.155524 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13734,10 +13426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 0.575016 0.407866 2.407866 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.576284 0.000000 2.407866 v gpio_analog_en[37] (out) - 2.407866 data arrival time + 11 0.379476 0.570817 0.405558 2.405558 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.572125 0.000000 2.405558 v gpio_dm0[17] (out) + 2.405558 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13747,13 +13439,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407866 data arrival time + -2.405558 data arrival time --------------------------------------------------------------------------------------------- - 4.157866 slack (MET) + 4.155558 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13762,10 +13454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 0.575222 0.407921 2.407921 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.576586 0.000000 2.407921 v gpio_analog_pol[32] (out) - 2.407921 data arrival time + 11 0.379326 0.570634 0.405654 2.405653 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.571990 0.000000 2.405653 v gpio_analog_en[16] (out) + 2.405653 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13775,13 +13467,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407921 data arrival time + -2.405653 data arrival time --------------------------------------------------------------------------------------------- - 4.157920 slack (MET) + 4.155654 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13790,10 +13482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 0.574976 0.407926 2.407926 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.576208 0.000000 2.407926 v gpio_analog_pol[22] (out) - 2.407926 data arrival time + 11 0.379476 0.570817 0.405878 2.405878 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.572166 0.000000 2.405878 v gpio_analog_en[17] (out) + 2.405878 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13803,13 +13495,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407926 data arrival time + -2.405878 data arrival time --------------------------------------------------------------------------------------------- - 4.157927 slack (MET) + 4.155879 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13818,10 +13510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 0.571351 0.407935 2.407935 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.574112 0.000000 2.407935 v gpio_dm0[13] (out) - 2.407935 data arrival time + 11 0.380128 0.571685 0.405881 2.405881 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.572908 0.000000 2.405881 v gpio_dm0[18] (out) + 2.405881 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13831,13 +13523,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407935 data arrival time + -2.405881 data arrival time --------------------------------------------------------------------------------------------- - 4.157935 slack (MET) + 4.155881 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13846,10 +13538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 0.573388 0.407933 2.407933 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.574878 0.000000 2.407933 v gpio_dm1[31] (out) - 2.407933 data arrival time + 11 0.381380 0.573813 0.406061 2.406061 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.574992 0.000000 2.406061 v gpio_analog_pol[36] (out) + 2.406061 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13859,13 +13551,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407933 data arrival time + -2.406061 data arrival time --------------------------------------------------------------------------------------------- - 4.157934 slack (MET) + 4.156061 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13874,10 +13566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 0.575016 0.407941 2.407941 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.576293 0.000000 2.407941 v gpio_dm1[37] (out) - 2.407941 data arrival time + 11 0.380718 0.572076 0.406166 2.406166 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.573094 0.000000 2.406166 v gpio_inp_dis[0] (out) + 2.406166 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13887,13 +13579,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407941 data arrival time + -2.406166 data arrival time --------------------------------------------------------------------------------------------- - 4.157941 slack (MET) + 4.156165 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13902,10 +13594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 0.574358 0.407946 2.407946 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.575691 0.000000 2.407946 v gpio_dm0[20] (out) - 2.407946 data arrival time + 11 0.380128 0.571685 0.406202 2.406202 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.572947 0.000000 2.406202 v gpio_analog_en[18] (out) + 2.406202 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13915,13 +13607,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407946 data arrival time + -2.406202 data arrival time --------------------------------------------------------------------------------------------- - 4.157946 slack (MET) + 4.156202 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13930,10 +13622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 0.575000 0.407981 2.407980 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.576289 0.000000 2.407980 v gpio_analog_pol[15] (out) - 2.407980 data arrival time + 11 0.380718 0.572076 0.406239 2.406239 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.573102 0.000000 2.406239 v gpio_analog_pol[0] (out) + 2.406239 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13943,13 +13635,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407980 data arrival time + -2.406239 data arrival time --------------------------------------------------------------------------------------------- - 4.157981 slack (MET) + 4.156239 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13958,10 +13650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 0.573388 0.407994 2.407994 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.574886 0.000000 2.407994 v gpio_slow_sel[31] (out) - 2.407994 data arrival time + 11 0.380712 0.572751 0.406289 2.406289 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.574019 0.000000 2.406289 v gpio_analog_pol[23] (out) + 2.406289 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13971,13 +13663,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407994 data arrival time + -2.406289 data arrival time --------------------------------------------------------------------------------------------- - 4.157994 slack (MET) + 4.156290 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13986,10 +13678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 0.575016 0.408002 2.408002 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.576301 0.000000 2.408002 v gpio_slow_sel[37] (out) - 2.408002 data arrival time + 11 0.379185 0.570358 0.406325 2.406325 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.571798 0.000000 2.406325 v gpio_dm0[14] (out) + 2.406325 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13999,13 +13691,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408002 data arrival time + -2.406325 data arrival time --------------------------------------------------------------------------------------------- - 4.158002 slack (MET) + 4.156325 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14014,10 +13706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 0.572751 0.408023 2.408023 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.574243 0.000000 2.408023 v gpio_dm1[23] (out) - 2.408023 data arrival time + 11 0.380718 0.572076 0.406361 2.406361 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.573115 0.000000 2.406361 v gpio_analog_en[0] (out) + 2.406361 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14027,13 +13719,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408023 data arrival time + -2.406361 data arrival time --------------------------------------------------------------------------------------------- - 4.158023 slack (MET) + 4.156361 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14042,10 +13734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 0.571351 0.408043 2.408043 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.574132 0.000000 2.408043 v gpio_analog_en[13] (out) - 2.408043 data arrival time + 11 0.380718 0.572076 0.406437 2.406437 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.573124 0.000000 2.406437 v gpio_dm1[0] (out) + 2.406437 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14055,13 +13747,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408043 data arrival time + -2.406437 data arrival time --------------------------------------------------------------------------------------------- - 4.158043 slack (MET) + 4.156436 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14070,10 +13762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 0.572751 0.408081 2.408081 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.574251 0.000000 2.408081 v gpio_slow_sel[23] (out) - 2.408081 data arrival time + 11 0.380718 0.572076 0.406497 2.406497 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.573130 0.000000 2.406497 v gpio_slow_sel[0] (out) + 2.406497 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14083,13 +13775,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408081 data arrival time + -2.406497 data arrival time --------------------------------------------------------------------------------------------- - 4.158081 slack (MET) + 4.156497 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14098,10 +13790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 0.572517 0.408135 2.408135 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.574191 0.000000 2.408135 v gpio_analog_en[33] (out) - 2.408135 data arrival time + 11 0.379326 0.570634 0.406544 2.406544 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.572108 0.000000 2.406544 v gpio_dm1[16] (out) + 2.406544 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14111,13 +13803,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408135 data arrival time + -2.406544 data arrival time --------------------------------------------------------------------------------------------- - 4.158135 slack (MET) + 4.156544 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14126,10 +13818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 0.573346 0.408210 2.408210 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.574801 0.000000 2.408210 v gpio_dm1[34] (out) - 2.408210 data arrival time + 11 0.379326 0.570634 0.406623 2.406623 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.572119 0.000000 2.406623 v gpio_slow_sel[16] (out) + 2.406623 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14139,13 +13831,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408210 data arrival time + -2.406623 data arrival time --------------------------------------------------------------------------------------------- - 4.158210 slack (MET) + 4.156623 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14154,10 +13846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 0.574989 0.408256 2.408256 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.576326 0.000000 2.408256 v gpio_dm0[19] (out) - 2.408256 data arrival time + 11 0.379185 0.570358 0.406659 2.406658 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.571842 0.000000 2.406658 v gpio_analog_en[14] (out) + 2.406658 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14167,13 +13859,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408256 data arrival time + -2.406658 data arrival time --------------------------------------------------------------------------------------------- - 4.158256 slack (MET) + 4.156658 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14182,10 +13874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 0.574358 0.408266 2.408266 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.575732 0.000000 2.408266 v gpio_analog_en[20] (out) - 2.408266 data arrival time + 11 0.380712 0.572751 0.406715 2.406715 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.574072 0.000000 2.406715 v gpio_dm0[23] (out) + 2.406715 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14195,13 +13887,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408266 data arrival time + -2.406715 data arrival time --------------------------------------------------------------------------------------------- - 4.158266 slack (MET) + 4.156715 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14210,10 +13902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 0.572984 0.408263 2.408263 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.575010 0.000000 2.408263 v gpio_analog_pol[24] (out) - 2.408263 data arrival time + 11 0.378530 0.571351 0.406728 2.406728 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.573893 0.000000 2.406728 v gpio_analog_pol[13] (out) + 2.406728 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14223,13 +13915,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408263 data arrival time + -2.406728 data arrival time --------------------------------------------------------------------------------------------- - 4.158263 slack (MET) + 4.156727 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14238,10 +13930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 0.573346 0.408271 2.408271 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.574809 0.000000 2.408271 v gpio_slow_sel[34] (out) - 2.408271 data arrival time + 11 0.383851 0.576174 0.406788 2.406788 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.576770 0.000000 2.406788 v gpio_analog_pol[35] (out) + 2.406788 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14251,13 +13943,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408271 data arrival time + -2.406788 data arrival time --------------------------------------------------------------------------------------------- - 4.158271 slack (MET) + 4.156788 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14266,10 +13958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 0.574976 0.408352 2.408352 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.576260 0.000000 2.408352 v gpio_dm0[22] (out) - 2.408352 data arrival time + 11 0.379476 0.570817 0.406891 2.406891 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.572299 0.000000 2.406891 v gpio_dm1[17] (out) + 2.406891 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14279,13 +13971,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408352 data arrival time + -2.406891 data arrival time --------------------------------------------------------------------------------------------- - 4.158352 slack (MET) + 4.156890 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14294,10 +13986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 0.575222 0.408366 2.408365 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.576643 0.000000 2.408365 v gpio_dm0[32] (out) - 2.408365 data arrival time + 11 0.383851 0.576174 0.406926 2.406926 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.576781 0.000000 2.406926 v gpio_dm0[35] (out) + 2.406926 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14307,13 +13999,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408365 data arrival time + -2.406926 data arrival time --------------------------------------------------------------------------------------------- - 4.158365 slack (MET) + 4.156926 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14322,10 +14014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 0.575000 0.408407 2.408407 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.576343 0.000000 2.408407 v gpio_dm0[15] (out) - 2.408407 data arrival time + 11 0.379476 0.570817 0.406946 2.406946 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.572307 0.000000 2.406946 v gpio_slow_sel[17] (out) + 2.406946 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14335,13 +14027,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408407 data arrival time + -2.406946 data arrival time --------------------------------------------------------------------------------------------- - 4.158407 slack (MET) + 4.156946 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14350,10 +14042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 0.575564 0.408454 2.408454 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.576903 0.000000 2.408454 v gpio_analog_pol[21] (out) - 2.408454 data arrival time + 11 0.380712 0.572751 0.407036 2.407036 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.574113 0.000000 2.407036 v gpio_analog_en[23] (out) + 2.407036 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14363,13 +14055,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408454 data arrival time + -2.407036 data arrival time --------------------------------------------------------------------------------------------- - 4.158454 slack (MET) + 4.157036 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14378,10 +14070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 0.573089 0.408462 2.408462 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.574936 0.000000 2.408462 v gpio_analog_pol[28] (out) - 2.408462 data arrival time + 11 0.379185 0.570358 0.407064 2.407064 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.571897 0.000000 2.407064 v gpio_dm1[14] (out) + 2.407064 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14391,13 +14083,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408462 data arrival time + -2.407064 data arrival time --------------------------------------------------------------------------------------------- - 4.158462 slack (MET) + 4.157064 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14406,10 +14098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 0.574420 0.408538 2.408538 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.575876 0.000000 2.408538 v gpio_dm1[27] (out) - 2.408538 data arrival time + 11 0.380128 0.571685 0.407093 2.407093 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.573061 0.000000 2.407093 v gpio_dm1[18] (out) + 2.407093 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14419,13 +14111,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408538 data arrival time + -2.407093 data arrival time --------------------------------------------------------------------------------------------- - 4.158538 slack (MET) + 4.157094 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14434,10 +14126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 0.572517 0.408541 2.408541 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.574249 0.000000 2.408541 v gpio_dm1[33] (out) - 2.408541 data arrival time + 11 0.380128 0.571685 0.407188 2.407188 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.573073 0.000000 2.407188 v gpio_slow_sel[18] (out) + 2.407188 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14447,13 +14139,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408541 data arrival time + -2.407188 data arrival time --------------------------------------------------------------------------------------------- - 4.158541 slack (MET) + 4.157187 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14462,10 +14154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 0.574989 0.408576 2.408576 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.576367 0.000000 2.408576 v gpio_analog_en[19] (out) - 2.408576 data arrival time + 11 0.382222 0.575016 0.407253 2.407253 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.576210 0.000000 2.407253 v gpio_analog_sel[37] (out) + 2.407253 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14475,13 +14167,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408576 data arrival time + -2.407253 data arrival time --------------------------------------------------------------------------------------------- - 4.158576 slack (MET) + 4.157253 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14490,10 +14182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 0.574420 0.408596 2.408596 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.575883 0.000000 2.408596 v gpio_slow_sel[27] (out) - 2.408596 data arrival time + 11 0.381380 0.573813 0.407282 2.407282 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.575140 0.000000 2.407282 v gpio_dm0[36] (out) + 2.407282 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14503,13 +14195,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408596 data arrival time + -2.407282 data arrival time --------------------------------------------------------------------------------------------- - 4.158596 slack (MET) + 4.157282 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14518,10 +14210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 0.574083 0.408638 2.408638 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.576027 0.000000 2.408638 v gpio_analog_pol[30] (out) - 2.408638 data arrival time + 11 0.379185 0.570358 0.407375 2.407376 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.571940 0.000000 2.407376 v gpio_slow_sel[14] (out) + 2.407376 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14531,13 +14223,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408638 data arrival time + -2.407376 data arrival time --------------------------------------------------------------------------------------------- - 4.158638 slack (MET) + 4.157375 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14546,10 +14238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 0.574976 0.408672 2.408672 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.576299 0.000000 2.408672 v gpio_analog_en[22] (out) - 2.408672 data arrival time + 11 0.381380 0.573813 0.407391 2.407392 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.575154 0.000000 2.407392 v gpio_analog_en[36] (out) + 2.407392 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14559,13 +14251,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408672 data arrival time + -2.407392 data arrival time --------------------------------------------------------------------------------------------- - 4.158672 slack (MET) + 4.157392 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14574,10 +14266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 0.575222 0.408700 2.408700 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.576686 0.000000 2.408700 v gpio_analog_en[32] (out) - 2.408700 data arrival time + 11 0.381787 0.574358 0.407520 2.407520 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.575639 0.000000 2.407520 v gpio_analog_pol[20] (out) + 2.407520 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14587,13 +14279,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408700 data arrival time + -2.407520 data arrival time --------------------------------------------------------------------------------------------- - 4.158700 slack (MET) + 4.157520 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14602,10 +14294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 0.572984 0.408706 2.408706 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.575081 0.000000 2.408706 v gpio_dm0[24] (out) - 2.408706 data arrival time + 11 0.382222 0.575016 0.407718 2.407718 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.576266 0.000000 2.407718 v gpio_analog_pol[37] (out) + 2.407718 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14615,13 +14307,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408706 data arrival time + -2.407718 data arrival time --------------------------------------------------------------------------------------------- - 4.158706 slack (MET) + 4.157718 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14630,10 +14322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 0.575000 0.408727 2.408727 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.576383 0.000000 2.408727 v gpio_analog_en[15] (out) - 2.408727 data arrival time + 11 0.382222 0.575016 0.407803 2.407803 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.576276 0.000000 2.407803 v gpio_dm0[37] (out) + 2.407803 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14643,13 +14335,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408727 data arrival time + -2.407803 data arrival time --------------------------------------------------------------------------------------------- - 4.158727 slack (MET) + 4.157803 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14658,10 +14350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 0.572517 0.408852 2.408852 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.574294 0.000000 2.408852 v gpio_slow_sel[33] (out) - 2.408852 data arrival time + 11 0.382177 0.574989 0.407829 2.407829 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.576273 0.000000 2.407829 v gpio_analog_pol[19] (out) + 2.407829 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14671,13 +14363,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408852 data arrival time + -2.407829 data arrival time --------------------------------------------------------------------------------------------- - 4.158852 slack (MET) + 4.157829 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14686,10 +14378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 0.575564 0.408879 2.408879 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.576957 0.000000 2.408879 v gpio_dm0[21] (out) - 2.408879 data arrival time + 11 0.382222 0.575016 0.407866 2.407866 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.576284 0.000000 2.407866 v gpio_analog_en[37] (out) + 2.407866 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14699,13 +14391,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408879 data arrival time + -2.407866 data arrival time --------------------------------------------------------------------------------------------- - 4.158880 slack (MET) + 4.157866 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14714,10 +14406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 0.574829 0.408898 2.408898 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.576389 0.000000 2.408898 v gpio_analog_en[29] (out) - 2.408898 data arrival time + 11 0.382266 0.574976 0.407926 2.407926 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.576208 0.000000 2.407926 v gpio_analog_pol[22] (out) + 2.407926 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14727,13 +14419,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408898 data arrival time + -2.407926 data arrival time --------------------------------------------------------------------------------------------- - 4.158898 slack (MET) + 4.157927 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14742,10 +14434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 0.573089 0.408905 2.408905 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.575003 0.000000 2.408905 v gpio_dm0[28] (out) - 2.408905 data arrival time + 11 0.378530 0.571351 0.407935 2.407935 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.574112 0.000000 2.407935 v gpio_dm0[13] (out) + 2.407935 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14755,13 +14447,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408905 data arrival time + -2.407935 data arrival time --------------------------------------------------------------------------------------------- - 4.158906 slack (MET) + 4.157935 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14770,10 +14462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 0.574829 0.408974 2.408973 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.576399 0.000000 2.408973 v gpio_dm1[29] (out) - 2.408973 data arrival time + 11 0.382222 0.575016 0.407941 2.407941 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.576293 0.000000 2.407941 v gpio_dm1[37] (out) + 2.407941 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14783,13 +14475,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.408973 data arrival time + -2.407941 data arrival time --------------------------------------------------------------------------------------------- - 4.158974 slack (MET) + 4.157941 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14798,10 +14490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 0.574829 0.409034 2.409034 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.576408 0.000000 2.409034 v gpio_slow_sel[29] (out) - 2.409034 data arrival time + 11 0.381787 0.574358 0.407946 2.407946 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.575691 0.000000 2.407946 v gpio_dm0[20] (out) + 2.407946 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14811,13 +14503,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409034 data arrival time + -2.407946 data arrival time --------------------------------------------------------------------------------------------- - 4.159034 slack (MET) + 4.157946 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14826,10 +14518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 0.572984 0.409039 2.409039 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.575134 0.000000 2.409039 v gpio_analog_en[24] (out) - 2.409039 data arrival time + 11 0.382203 0.575000 0.407981 2.407980 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.576289 0.000000 2.407980 v gpio_analog_pol[15] (out) + 2.407980 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14839,13 +14531,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409039 data arrival time + -2.407980 data arrival time --------------------------------------------------------------------------------------------- - 4.159039 slack (MET) + 4.157981 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14854,10 +14546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 0.574083 0.409081 2.409081 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.576096 0.000000 2.409081 v gpio_dm0[30] (out) - 2.409081 data arrival time + 11 0.382222 0.575016 0.408002 2.408002 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.576301 0.000000 2.408002 v gpio_slow_sel[37] (out) + 2.408002 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14867,13 +14559,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409081 data arrival time + -2.408002 data arrival time --------------------------------------------------------------------------------------------- - 4.159081 slack (MET) + 4.158002 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14882,10 +14574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 0.574358 0.409185 2.409185 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.575854 0.000000 2.409185 v gpio_dm1[20] (out) - 2.409185 data arrival time + 11 0.380712 0.572751 0.408023 2.408023 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.574243 0.000000 2.408023 v gpio_dm1[23] (out) + 2.408023 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14895,13 +14587,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409185 data arrival time + -2.408023 data arrival time --------------------------------------------------------------------------------------------- - 4.159185 slack (MET) + 4.158023 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14910,10 +14602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 0.575564 0.409199 2.409199 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.576999 0.000000 2.409199 v gpio_analog_en[21] (out) - 2.409199 data arrival time + 11 0.378530 0.571351 0.408043 2.408043 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.574132 0.000000 2.408043 v gpio_analog_en[13] (out) + 2.408043 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14923,13 +14615,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409199 data arrival time + -2.408043 data arrival time --------------------------------------------------------------------------------------------- - 4.159199 slack (MET) + 4.158043 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14938,10 +14630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 0.571351 0.409205 2.409205 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.574352 0.000000 2.409205 v gpio_dm1[13] (out) - 2.409205 data arrival time + 11 0.383851 0.576174 0.408049 2.408049 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.576878 0.000000 2.408049 v gpio_analog_en[35] (out) + 2.408049 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14951,13 +14643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409205 data arrival time + -2.408049 data arrival time --------------------------------------------------------------------------------------------- - 4.159204 slack (MET) + 4.158049 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14966,10 +14658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 0.573089 0.409238 2.409238 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.575054 0.000000 2.409238 v gpio_analog_en[28] (out) - 2.409238 data arrival time + 11 0.380712 0.572751 0.408081 2.408081 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.574251 0.000000 2.408081 v gpio_slow_sel[23] (out) + 2.408081 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14979,13 +14671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409238 data arrival time + -2.408081 data arrival time --------------------------------------------------------------------------------------------- - 4.159238 slack (MET) + 4.158081 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14994,10 +14686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 0.573663 0.409237 2.409237 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.575264 0.000000 2.409237 v gpio_dm1[36] (out) - 2.409237 data arrival time + 11 0.383851 0.576174 0.408115 2.408115 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.576884 0.000000 2.408115 v gpio_dm1[35] (out) + 2.408115 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15007,13 +14699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409237 data arrival time + -2.408115 data arrival time --------------------------------------------------------------------------------------------- - 4.159237 slack (MET) + 4.158115 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15022,10 +14714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 0.574358 0.409246 2.409246 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.575862 0.000000 2.409246 v gpio_slow_sel[20] (out) - 2.409246 data arrival time + 11 0.383851 0.576174 0.408174 2.408174 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.576889 0.000000 2.408174 v gpio_slow_sel[35] (out) + 2.408174 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15035,13 +14727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409246 data arrival time + -2.408174 data arrival time --------------------------------------------------------------------------------------------- - 4.159246 slack (MET) + 4.158174 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15050,10 +14742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 0.575222 0.409372 2.409372 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.576779 0.000000 2.409372 v gpio_dm1[32] (out) - 2.409372 data arrival time + 11 0.382177 0.574989 0.408256 2.408256 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.576326 0.000000 2.408256 v gpio_dm0[19] (out) + 2.408256 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15063,13 +14755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409372 data arrival time + -2.408256 data arrival time --------------------------------------------------------------------------------------------- - 4.159372 slack (MET) + 4.158256 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15078,10 +14770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 0.574083 0.409414 2.409414 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.576148 0.000000 2.409414 v gpio_analog_en[30] (out) - 2.409414 data arrival time + 11 0.381787 0.574358 0.408266 2.408266 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.575732 0.000000 2.408266 v gpio_analog_en[20] (out) + 2.408266 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15091,13 +14783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409414 data arrival time + -2.408266 data arrival time --------------------------------------------------------------------------------------------- - 4.159414 slack (MET) + 4.158266 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15106,10 +14798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 0.578089 0.409420 2.409420 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.582308 0.000000 2.409420 v gpio_analog_pol[25] (out) - 2.409420 data arrival time + 11 0.382266 0.574976 0.408352 2.408352 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.576260 0.000000 2.408352 v gpio_dm0[22] (out) + 2.408352 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15119,13 +14811,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409420 data arrival time + -2.408352 data arrival time --------------------------------------------------------------------------------------------- - 4.159420 slack (MET) + 4.158352 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15134,10 +14826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 0.572984 0.409443 2.409443 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.575200 0.000000 2.409443 v gpio_dm1[24] (out) - 2.409443 data arrival time + 11 0.382203 0.575000 0.408407 2.408407 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.576343 0.000000 2.408407 v gpio_dm0[15] (out) + 2.408407 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15147,13 +14839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409443 data arrival time + -2.408407 data arrival time --------------------------------------------------------------------------------------------- - 4.159443 slack (MET) + 4.158407 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15162,10 +14854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 0.571351 0.409514 2.409514 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.574413 0.000000 2.409514 v gpio_slow_sel[13] (out) - 2.409514 data arrival time + 11 0.382522 0.575564 0.408454 2.408454 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.576903 0.000000 2.408454 v gpio_analog_pol[21] (out) + 2.408454 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15175,13 +14867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409514 data arrival time + -2.408454 data arrival time --------------------------------------------------------------------------------------------- - 4.159514 slack (MET) + 4.158454 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15190,10 +14882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 0.573663 0.409548 2.409549 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.575308 0.000000 2.409549 v gpio_slow_sel[36] (out) - 2.409549 data arrival time + 11 0.382177 0.574989 0.408576 2.408576 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.576367 0.000000 2.408576 v gpio_analog_en[19] (out) + 2.408576 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15203,13 +14895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409549 data arrival time + -2.408576 data arrival time --------------------------------------------------------------------------------------------- - 4.159548 slack (MET) + 4.158576 slack (MET) Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[22] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15218,10 +14910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 0.574976 0.409562 2.409562 v gpio_loopback_zero[22] (in) + 11 0.382266 0.574976 0.408672 2.408672 v gpio_loopback_zero[22] (in) gpio_loopback_zero[22] (net) - 0.576415 0.000000 2.409562 v gpio_dm1[22] (out) - 2.409562 data arrival time + 0.576299 0.000000 2.408672 v gpio_analog_en[22] (out) + 2.408672 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15231,13 +14923,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409562 data arrival time + -2.408672 data arrival time --------------------------------------------------------------------------------------------- - 4.159562 slack (MET) + 4.158672 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15246,10 +14938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 0.574989 0.409596 2.409596 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.576502 0.000000 2.409596 v gpio_dm1[19] (out) - 2.409596 data arrival time + 11 0.382203 0.575000 0.408727 2.408727 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.576383 0.000000 2.408727 v gpio_analog_en[15] (out) + 2.408727 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15259,13 +14951,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409596 data arrival time + -2.408727 data arrival time --------------------------------------------------------------------------------------------- - 4.159595 slack (MET) + 4.158727 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15274,10 +14966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 0.573089 0.409643 2.409643 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.575117 0.000000 2.409643 v gpio_dm1[28] (out) - 2.409643 data arrival time + 11 0.382522 0.575564 0.408879 2.408879 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.576957 0.000000 2.408879 v gpio_dm0[21] (out) + 2.408879 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15287,13 +14979,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409643 data arrival time + -2.408879 data arrival time --------------------------------------------------------------------------------------------- - 4.159643 slack (MET) + 4.158880 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15302,10 +14994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 0.574989 0.409642 2.409642 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.576508 0.000000 2.409642 v gpio_slow_sel[19] (out) - 2.409642 data arrival time + 11 0.381787 0.574358 0.409185 2.409185 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.575854 0.000000 2.409185 v gpio_dm1[20] (out) + 2.409185 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15315,13 +15007,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409642 data arrival time + -2.409185 data arrival time --------------------------------------------------------------------------------------------- - 4.159642 slack (MET) + 4.159185 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15330,10 +15022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 0.574976 0.409654 2.409654 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.576427 0.000000 2.409654 v gpio_slow_sel[22] (out) - 2.409654 data arrival time + 11 0.382522 0.575564 0.409199 2.409199 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.576999 0.000000 2.409199 v gpio_analog_en[21] (out) + 2.409199 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15343,13 +15035,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409654 data arrival time + -2.409199 data arrival time --------------------------------------------------------------------------------------------- - 4.159654 slack (MET) + 4.159199 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15358,10 +15050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 0.575000 0.409724 2.409724 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.576516 0.000000 2.409724 v gpio_dm1[15] (out) - 2.409724 data arrival time + 11 0.378530 0.571351 0.409205 2.409205 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.574352 0.000000 2.409205 v gpio_dm1[13] (out) + 2.409205 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15371,13 +15063,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409724 data arrival time + -2.409205 data arrival time --------------------------------------------------------------------------------------------- - 4.159723 slack (MET) + 4.159204 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15386,10 +15078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 0.572984 0.409754 2.409754 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.575251 0.000000 2.409754 v gpio_slow_sel[24] (out) - 2.409754 data arrival time + 11 0.381787 0.574358 0.409246 2.409246 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.575862 0.000000 2.409246 v gpio_slow_sel[20] (out) + 2.409246 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15399,13 +15091,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409754 data arrival time + -2.409246 data arrival time --------------------------------------------------------------------------------------------- - 4.159753 slack (MET) + 4.159246 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15414,10 +15106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 0.575000 0.409773 2.409773 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.576523 0.000000 2.409773 v gpio_slow_sel[15] (out) - 2.409773 data arrival time + 11 0.381380 0.573813 0.409347 2.409347 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.575414 0.000000 2.409347 v gpio_dm1[36] (out) + 2.409347 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15427,13 +15119,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409773 data arrival time + -2.409347 data arrival time --------------------------------------------------------------------------------------------- - 4.159773 slack (MET) + 4.159347 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15442,10 +15134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 0.574083 0.409818 2.409818 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.576212 0.000000 2.409818 v gpio_dm1[30] (out) - 2.409818 data arrival time + 11 0.378530 0.571351 0.409514 2.409514 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.574413 0.000000 2.409514 v gpio_slow_sel[13] (out) + 2.409514 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15455,13 +15147,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409818 data arrival time + -2.409514 data arrival time --------------------------------------------------------------------------------------------- - 4.159818 slack (MET) + 4.159514 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15470,10 +15162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 0.573089 0.409954 2.409954 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.575166 0.000000 2.409954 v gpio_slow_sel[28] (out) - 2.409954 data arrival time + 11 0.382266 0.574976 0.409562 2.409562 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.576415 0.000000 2.409562 v gpio_dm1[22] (out) + 2.409562 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15483,13 +15175,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.409954 data arrival time + -2.409562 data arrival time --------------------------------------------------------------------------------------------- - 4.159954 slack (MET) + 4.159562 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15498,10 +15190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 0.575564 0.410066 2.410066 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.577116 0.000000 2.410066 v gpio_dm1[21] (out) - 2.410066 data arrival time + 11 0.382177 0.574989 0.409596 2.409596 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.576502 0.000000 2.409596 v gpio_dm1[19] (out) + 2.409596 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15511,13 +15203,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.410066 data arrival time + -2.409596 data arrival time --------------------------------------------------------------------------------------------- - 4.160066 slack (MET) + 4.159595 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15526,10 +15218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 0.574083 0.410129 2.410129 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.576263 0.000000 2.410129 v gpio_slow_sel[30] (out) - 2.410129 data arrival time + 11 0.382177 0.574989 0.409642 2.409642 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.576508 0.000000 2.409642 v gpio_slow_sel[19] (out) + 2.409642 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15539,13 +15231,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.410129 data arrival time + -2.409642 data arrival time --------------------------------------------------------------------------------------------- - 4.160129 slack (MET) + 4.159642 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15554,10 +15246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 0.575564 0.410160 2.410160 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.577129 0.000000 2.410160 v gpio_slow_sel[21] (out) - 2.410160 data arrival time + 11 0.382266 0.574976 0.409654 2.409654 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.576427 0.000000 2.409654 v gpio_slow_sel[22] (out) + 2.409654 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15567,13 +15259,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.410160 data arrival time + -2.409654 data arrival time --------------------------------------------------------------------------------------------- - 4.160161 slack (MET) + 4.159654 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15582,10 +15274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 0.575222 0.410627 2.410627 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.576955 0.000000 2.410627 v gpio_slow_sel[32] (out) - 2.410627 data arrival time + 11 0.381380 0.573813 0.409658 2.409658 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.575458 0.000000 2.409658 v gpio_slow_sel[36] (out) + 2.409658 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15595,13 +15287,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.410627 data arrival time + -2.409658 data arrival time --------------------------------------------------------------------------------------------- - 4.160627 slack (MET) + 4.159658 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15610,10 +15302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 0.578089 0.410765 2.410765 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.582625 0.000000 2.410765 v gpio_dm0[25] (out) - 2.410765 data arrival time + 11 0.382203 0.575000 0.409724 2.409724 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.576516 0.000000 2.409724 v gpio_dm1[15] (out) + 2.409724 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15623,13 +15315,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.410765 data arrival time + -2.409724 data arrival time --------------------------------------------------------------------------------------------- - 4.160765 slack (MET) + 4.159723 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15638,10 +15330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 0.578089 0.410830 2.410830 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.582641 0.000000 2.410830 v gpio_analog_en[25] (out) - 2.410830 data arrival time + 11 0.382203 0.575000 0.409773 2.409773 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.576523 0.000000 2.409773 v gpio_slow_sel[15] (out) + 2.409773 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15651,13 +15343,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.410830 data arrival time + -2.409773 data arrival time --------------------------------------------------------------------------------------------- - 4.160830 slack (MET) + 4.159773 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15666,10 +15358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 0.578089 0.410925 2.410925 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.582664 0.000000 2.410925 v gpio_dm1[25] (out) - 2.410925 data arrival time + 11 0.382522 0.575564 0.410066 2.410066 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.577116 0.000000 2.410066 v gpio_dm1[21] (out) + 2.410066 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15679,13 +15371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.410925 data arrival time + -2.410066 data arrival time --------------------------------------------------------------------------------------------- - 4.160925 slack (MET) + 4.160066 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15694,10 +15386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 0.578089 0.410985 2.410985 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.582678 0.000000 2.410985 v gpio_slow_sel[25] (out) - 2.410985 data arrival time + 11 0.382522 0.575564 0.410160 2.410160 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.577129 0.000000 2.410160 v gpio_slow_sel[21] (out) + 2.410160 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15707,9 +15399,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.410985 data arrival time + -2.410160 data arrival time --------------------------------------------------------------------------------------------- - 4.160985 slack (MET) + 4.160161 slack (MET) diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ff_n40C_1v95/power.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ff_n40C_1v95/power.rpt index b2babd4..af4874b 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ff_n40C_1v95/power.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ff_n40C_1v95/power.rpt @@ -7,12 +7,12 @@ Group Internal Switching Leakage Total Power Power Power Power (Watts) ------------------------------------------------------------------------ -Sequential 1.934534e-05 0.000000e+00 1.869912e-09 1.934721e-05 29.4% -Combinational 1.736901e-05 2.908826e-05 8.410926e-09 4.646568e-05 70.6% -Clock -6.436028e-10 0.000000e+00 9.696502e-09 9.052900e-09 0.0% +Sequential 3.869131e-05 0.000000e+00 3.739831e-09 3.869505e-05 29.3% +Combinational 3.531568e-05 5.817653e-05 1.682189e-08 9.350902e-05 70.7% +Clock -2.035498e-09 0.000000e+00 1.939384e-08 1.735834e-08 0.0% Macro 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 0.0% Pad 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 0.0% ------------------------------------------------------------------------ -Total 3.671370e-05 2.908826e-05 1.997740e-08 6.582194e-05 100.0% - 55.8% 44.2% 0.0% +Total 7.400497e-05 5.817653e-05 3.995672e-08 1.322215e-04 100.0% + 56.0% 44.0% 0.0% diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ff_n40C_1v95/ws.max.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ff_n40C_1v95/ws.max.rpt index 5697c29..fa8f545 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ff_n40C_1v95/ws.max.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ff_n40C_1v95/ws.max.rpt @@ -2,4 +2,4 @@ =========================================================================== Worst Slack (Setup) ============================================================================ -max_ff_n40C_1v95: 4.798963140483518 +max_ff_n40C_1v95: 4.800685762577245 diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ss_100C_1v60/checks.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ss_100C_1v60/checks.rpt index ed42f26..4718915 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ss_100C_1v60/checks.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ss_100C_1v60/checks.rpt @@ -4,8 +4,8 @@ report_checks -unconstrained =========================================================================== ======================= max_ss_100C_1v60 Corner =================================== -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14,10 +14,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 2.708266 2.014946 4.014946 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.708593 0.000000 4.014946 ^ gpio_slow_sel[21] (out) - 4.014946 data arrival time + 11 0.383851 2.716394 2.017551 4.017551 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.716544 0.000000 4.017551 ^ gpio_slow_sel[35] (out) + 4.017551 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -27,9 +27,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.014946 data arrival time + -4.017551 data arrival time --------------------------------------------------------------------------------------------- - 3.735054 slack (MET) + 3.732449 slack (MET) @@ -51,18 +51,44 @@ max slew Pin Limit Slew Slack ------------------------------------------------------------------------ -gpio_slow_sel[35] 0.500000 2.711625 -2.211625 (VIOLATED) -gpio_analog_en[35] 0.500000 2.711622 -2.211622 (VIOLATED) -gpio_dm1[35] 0.500000 2.711624 -2.211624 (VIOLATED) -gpio_dm0[35] 0.500000 2.711602 -2.211602 (VIOLATED) -gpio_analog_pol[35] 0.500000 2.711600 -2.211600 (VIOLATED) -gpio_analog_sel[35] 0.500000 2.711575 -2.211575 (VIOLATED) -gpio_dm2[35] 0.500000 2.711573 -2.211573 (VIOLATED) -gpio_holdover[35] 0.500000 2.711570 -2.211570 (VIOLATED) -gpio_out[35] 0.500000 2.711568 -2.211568 (VIOLATED) -gpio_vtrip_sel[35] 0.500000 2.711561 -2.211560 (VIOLATED) -gpio_ib_mode_sel[35] 0.500000 2.711522 -2.211522 (VIOLATED) -gpio_loopback_zero[35] 0.500000 2.711475 -2.211475 (VIOLATED) +gpio_out[24] 0.500000 8.608361 -8.108361 (VIOLATED) +mprj2/output2/X 0.500000 8.333344 -7.833343 (VIOLATED) +gpio_out[25] 0.500000 7.993285 -7.493284 (VIOLATED) +mprj2/output4/X 0.500000 7.790226 -7.290226 (VIOLATED) +gpio_out[26] 0.500000 6.523592 -6.023592 (VIOLATED) +mprj2/output5/X 0.500000 6.423492 -5.923492 (VIOLATED) +mprj2/clkbuf_0_wb_clk_i/A 0.500000 5.021894 -4.521894 (VIOLATED) +mprj2/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 5.021876 -4.521876 (VIOLATED) +mprj/clkbuf_0_wb_clk_i/A 0.500000 5.019298 -4.519298 (VIOLATED) +mprj/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 5.019281 -4.519281 (VIOLATED) +gpio_in[0] 0.500000 5.010544 -4.510544 (VIOLATED) +gpio_out[27] 0.500000 4.930851 -4.430851 (VIOLATED) +mprj2/output6/X 0.500000 4.892176 -4.392176 (VIOLATED) +gpio_out[34] 0.500000 4.089747 -3.589747 (VIOLATED) +mprj2/output3/X 0.500000 4.087454 -3.587454 (VIOLATED) +gpio_out[33] 0.500000 3.642813 -3.142813 (VIOLATED) +mprj2/output12/X 0.500000 3.641077 -3.141077 (VIOLATED) +gpio_out[28] 0.500000 3.511124 -3.011124 (VIOLATED) +mprj2/output7/X 0.500000 3.500975 -3.000975 (VIOLATED) +mprj2/ANTENNA_input1_A/DIODE 0.500000 2.780510 -2.280510 (VIOLATED) +mprj2/input1/A 0.500000 2.780511 -2.280511 (VIOLATED) +mprj/ANTENNA_input1_A/DIODE 0.500000 2.780178 -2.280177 (VIOLATED) +mprj/input1/A 0.500000 2.780178 -2.280178 (VIOLATED) +gpio_in[1] 0.500000 2.779976 -2.279976 (VIOLATED) +gpio_slow_sel[35] 0.500000 2.716544 -2.216544 (VIOLATED) +gpio_analog_en[35] 0.500000 2.716542 -2.216542 (VIOLATED) +gpio_dm1[35] 0.500000 2.716543 -2.216543 (VIOLATED) +gpio_dm0[35] 0.500000 2.716522 -2.216522 (VIOLATED) +gpio_analog_pol[35] 0.500000 2.716520 -2.216520 (VIOLATED) +gpio_analog_sel[35] 0.500000 2.716494 -2.216494 (VIOLATED) +gpio_dm2[35] 0.500000 2.716492 -2.216492 (VIOLATED) +gpio_holdover[35] 0.500000 2.716490 -2.216490 (VIOLATED) +gpio_out[35] 0.500000 2.716488 -2.216488 (VIOLATED) +gpio_vtrip_sel[35] 0.500000 2.716480 -2.216480 (VIOLATED) +gpio_ib_mode_sel[35] 0.500000 2.716441 -2.216441 (VIOLATED) +gpio_loopback_zero[35] 0.500000 2.716394 -2.216394 (VIOLATED) +gpio_out[32] 0.500000 2.716031 -2.216031 (VIOLATED) +mprj2/output11/X 0.500000 2.715294 -2.215294 (VIOLATED) gpio_slow_sel[21] 0.500000 2.708593 -2.208593 (VIOLATED) gpio_dm1[21] 0.500000 2.708591 -2.208591 (VIOLATED) gpio_analog_en[21] 0.500000 2.708567 -2.208566 (VIOLATED) @@ -78,31 +104,12 @@ gpio_loopback_zero[21] 0.500000 2.708266 -2.208266 (VIOLAT gpio_slow_sel[22] 0.500000 2.706615 -2.206615 (VIOLATED) gpio_dm1[22] 0.500000 2.706613 -2.206613 (VIOLATED) gpio_analog_en[22] 0.500000 2.706589 -2.206589 (VIOLATED) -gpio_slow_sel[26] 0.500000 2.706588 -2.206588 (VIOLATED) -gpio_analog_en[26] 0.500000 2.706584 -2.206584 (VIOLATED) -gpio_dm1[26] 0.500000 2.706586 -2.206586 (VIOLATED) -gpio_analog_pol[26] 0.500000 2.706581 -2.206581 (VIOLATED) gpio_dm0[22] 0.500000 2.706581 -2.206581 (VIOLATED) -gpio_dm0[26] 0.500000 2.706583 -2.206583 (VIOLATED) gpio_analog_pol[22] 0.500000 2.706570 -2.206570 (VIOLATED) -gpio_analog_sel[26] 0.500000 2.706569 -2.206569 (VIOLATED) -gpio_dm2[26] 0.500000 2.706566 -2.206566 (VIOLATED) -gpio_slow_sel[32] 0.500000 2.706539 -2.206539 (VIOLATED) -gpio_holdover[26] 0.500000 2.706513 -2.206513 (VIOLATED) -gpio_dm1[32] 0.500000 2.706503 -2.206503 (VIOLATED) gpio_analog_sel[22] 0.500000 2.706496 -2.206496 (VIOLATED) -gpio_analog_en[32] 0.500000 2.706485 -2.206484 (VIOLATED) gpio_dm2[22] 0.500000 2.706482 -2.206482 (VIOLATED) -gpio_dm0[32] 0.500000 2.706475 -2.206475 (VIOLATED) gpio_holdover[22] 0.500000 2.706468 -2.206468 (VIOLATED) -gpio_analog_pol[32] 0.500000 2.706464 -2.206464 (VIOLATED) -gpio_out[26] 0.500000 2.706460 -2.206460 (VIOLATED) gpio_out[22] 0.500000 2.706454 -2.206454 (VIOLATED) -gpio_vtrip_sel[26] 0.500000 2.706413 -2.206413 (VIOLATED) -gpio_analog_sel[32] 0.500000 2.706400 -2.206400 (VIOLATED) -gpio_ib_mode_sel[26] 0.500000 2.706400 -2.206400 (VIOLATED) -gpio_dm2[32] 0.500000 2.706385 -2.206385 (VIOLATED) -gpio_holdover[32] 0.500000 2.706368 -2.206368 (VIOLATED) gpio_vtrip_sel[22] 0.500000 2.706368 -2.206368 (VIOLATED) gpio_ib_mode_sel[22] 0.500000 2.706358 -2.206358 (VIOLATED) gpio_slow_sel[37] 0.500000 2.706359 -2.206359 (VIOLATED) @@ -111,21 +118,16 @@ gpio_dm1[37] 0.500000 2.706358 -2.206358 (VIOLAT gpio_dm0[37] 0.500000 2.706355 -2.206354 (VIOLATED) gpio_analog_pol[37] 0.500000 2.706352 -2.206352 (VIOLATED) gpio_analog_sel[37] 0.500000 2.706341 -2.206341 (VIOLATED) -gpio_loopback_zero[26] 0.500000 2.706314 -2.206314 (VIOLATED) gpio_loopback_zero[22] 0.500000 2.706311 -2.206311 (VIOLATED) -gpio_out[32] 0.500000 2.706308 -2.206308 (VIOLATED) gpio_dm2[37] 0.500000 2.706295 -2.206295 (VIOLATED) gpio_dm1[15] 0.500000 2.706285 -2.206285 (VIOLATED) gpio_slow_sel[15] 0.500000 2.706287 -2.206286 (VIOLATED) -gpio_vtrip_sel[32] 0.500000 2.706265 -2.206265 (VIOLATED) gpio_analog_en[15] 0.500000 2.706258 -2.206258 (VIOLATED) gpio_dm0[15] 0.500000 2.706250 -2.206250 (VIOLATED) gpio_holdover[37] 0.500000 2.706247 -2.206247 (VIOLATED) gpio_analog_pol[15] 0.500000 2.706239 -2.206239 (VIOLATED) gpio_out[37] 0.500000 2.706232 -2.206232 (VIOLATED) -gpio_ib_mode_sel[32] 0.500000 2.706226 -2.206226 (VIOLATED) gpio_vtrip_sel[37] 0.500000 2.706185 -2.206185 (VIOLATED) -gpio_loopback_zero[32] 0.500000 2.706177 -2.206177 (VIOLATED) gpio_analog_sel[15] 0.500000 2.706158 -2.206158 (VIOLATED) gpio_dm2[15] 0.500000 2.706145 -2.206145 (VIOLATED) gpio_holdover[15] 0.500000 2.706130 -2.206130 (VIOLATED) @@ -147,30 +149,6 @@ gpio_out[19] 0.500000 2.705960 -2.205960 (VIOLAT gpio_vtrip_sel[19] 0.500000 2.705869 -2.205869 (VIOLATED) gpio_ib_mode_sel[19] 0.500000 2.705857 -2.205857 (VIOLATED) gpio_loopback_zero[19] 0.500000 2.705806 -2.205806 (VIOLATED) -gpio_slow_sel[25] 0.500000 2.705292 -2.205292 (VIOLATED) -gpio_dm1[25] 0.500000 2.705290 -2.205290 (VIOLATED) -gpio_analog_en[25] 0.500000 2.705285 -2.205285 (VIOLATED) -gpio_dm0[25] 0.500000 2.705282 -2.205282 (VIOLATED) -gpio_analog_pol[25] 0.500000 2.705217 -2.205217 (VIOLATED) -gpio_analog_sel[25] 0.500000 2.705058 -2.205058 (VIOLATED) -gpio_dm2[25] 0.500000 2.705030 -2.205030 (VIOLATED) -gpio_holdover[25] 0.500000 2.704998 -2.204998 (VIOLATED) -gpio_out[25] 0.500000 2.704968 -2.204967 (VIOLATED) -gpio_vtrip_sel[25] 0.500000 2.704775 -2.204775 (VIOLATED) -gpio_ib_mode_sel[25] 0.500000 2.704558 -2.204557 (VIOLATED) -gpio_dm1[29] 0.500000 2.704369 -2.204369 (VIOLATED) -gpio_slow_sel[29] 0.500000 2.704370 -2.204370 (VIOLATED) -gpio_analog_en[29] 0.500000 2.704366 -2.204366 (VIOLATED) -gpio_dm0[29] 0.500000 2.704336 -2.204336 (VIOLATED) -gpio_loopback_zero[25] 0.500000 2.704333 -2.204333 (VIOLATED) -gpio_analog_pol[29] 0.500000 2.704304 -2.204304 (VIOLATED) -gpio_analog_sel[29] 0.500000 2.704241 -2.204241 (VIOLATED) -gpio_dm2[29] 0.500000 2.704226 -2.204226 (VIOLATED) -gpio_holdover[29] 0.500000 2.704210 -2.204210 (VIOLATED) -gpio_out[29] 0.500000 2.704195 -2.204195 (VIOLATED) -gpio_vtrip_sel[29] 0.500000 2.704146 -2.204146 (VIOLATED) -gpio_ib_mode_sel[29] 0.500000 2.704129 -2.204129 (VIOLATED) -gpio_loopback_zero[29] 0.500000 2.704040 -2.204040 (VIOLATED) gpio_dm1[20] 0.500000 2.703361 -2.203361 (VIOLATED) gpio_slow_sel[20] 0.500000 2.703362 -2.203362 (VIOLATED) gpio_analog_en[20] 0.500000 2.703336 -2.203336 (VIOLATED) @@ -180,33 +158,21 @@ gpio_analog_sel[20] 0.500000 2.703236 -2.203236 (VIOLAT gpio_dm2[20] 0.500000 2.703222 -2.203222 (VIOLATED) gpio_holdover[20] 0.500000 2.703207 -2.203207 (VIOLATED) gpio_out[20] 0.500000 2.703193 -2.203193 (VIOLATED) -gpio_dm1[27] 0.500000 2.703160 -2.203160 (VIOLATED) -gpio_slow_sel[27] 0.500000 2.703161 -2.203161 (VIOLATED) -gpio_analog_en[27] 0.500000 2.703128 -2.203128 (VIOLATED) -gpio_dm0[27] 0.500000 2.703120 -2.203120 (VIOLATED) gpio_vtrip_sel[20] 0.500000 2.703112 -2.203112 (VIOLATED) -gpio_analog_pol[27] 0.500000 2.703109 -2.203108 (VIOLATED) gpio_ib_mode_sel[20] 0.500000 2.703099 -2.203099 (VIOLATED) -gpio_analog_sel[27] 0.500000 2.703049 -2.203049 (VIOLATED) gpio_loopback_zero[20] 0.500000 2.703048 -2.203047 (VIOLATED) -gpio_dm2[27] 0.500000 2.703035 -2.203035 (VIOLATED) -gpio_holdover[27] 0.500000 2.703019 -2.203019 (VIOLATED) -gpio_out[27] 0.500000 2.703004 -2.203004 (VIOLATED) -gpio_vtrip_sel[27] 0.500000 2.702956 -2.202956 (VIOLATED) -gpio_ib_mode_sel[27] 0.500000 2.702940 -2.202940 (VIOLATED) -gpio_loopback_zero[27] 0.500000 2.702855 -2.202855 (VIOLATED) -gpio_slow_sel[36] 0.500000 2.699883 -2.199883 (VIOLATED) -gpio_dm1[36] 0.500000 2.699874 -2.199874 (VIOLATED) -gpio_analog_en[36] 0.500000 2.699821 -2.199821 (VIOLATED) -gpio_dm0[36] 0.500000 2.699818 -2.199818 (VIOLATED) -gpio_analog_pol[36] 0.500000 2.699787 -2.199787 (VIOLATED) -gpio_analog_sel[36] 0.500000 2.699729 -2.199729 (VIOLATED) -gpio_dm2[36] 0.500000 2.699715 -2.199715 (VIOLATED) -gpio_holdover[36] 0.500000 2.699699 -2.199699 (VIOLATED) -gpio_out[36] 0.500000 2.699685 -2.199684 (VIOLATED) -gpio_vtrip_sel[36] 0.500000 2.699637 -2.199637 (VIOLATED) -gpio_ib_mode_sel[36] 0.500000 2.699587 -2.199587 (VIOLATED) -gpio_loopback_zero[36] 0.500000 2.699540 -2.199539 (VIOLATED) +gpio_slow_sel[36] 0.500000 2.700597 -2.200597 (VIOLATED) +gpio_dm1[36] 0.500000 2.700588 -2.200588 (VIOLATED) +gpio_analog_en[36] 0.500000 2.700535 -2.200535 (VIOLATED) +gpio_dm0[36] 0.500000 2.700532 -2.200531 (VIOLATED) +gpio_analog_pol[36] 0.500000 2.700501 -2.200501 (VIOLATED) +gpio_analog_sel[36] 0.500000 2.700442 -2.200442 (VIOLATED) +gpio_dm2[36] 0.500000 2.700428 -2.200428 (VIOLATED) +gpio_holdover[36] 0.500000 2.700413 -2.200413 (VIOLATED) +gpio_out[36] 0.500000 2.700398 -2.200398 (VIOLATED) +gpio_vtrip_sel[36] 0.500000 2.700351 -2.200351 (VIOLATED) +gpio_ib_mode_sel[36] 0.500000 2.700300 -2.200300 (VIOLATED) +gpio_loopback_zero[36] 0.500000 2.700253 -2.200253 (VIOLATED) gpio_analog_en[39] 0.500000 2.698749 -2.198749 (VIOLATED) gpio_slow_sel[39] 0.500000 2.698750 -2.198750 (VIOLATED) gpio_analog_pol[39] 0.500000 2.698748 -2.198747 (VIOLATED) @@ -219,42 +185,6 @@ gpio_out[39] 0.500000 2.698740 -2.198740 (VIOLAT gpio_ib_mode_sel[39] 0.500000 2.698735 -2.198735 (VIOLATED) gpio_vtrip_sel[39] 0.500000 2.698737 -2.198737 (VIOLATED) gpio_loopback_zero[39] 0.500000 2.698717 -2.198717 (VIOLATED) -gpio_dm1[34] 0.500000 2.698659 -2.198659 (VIOLATED) -gpio_slow_sel[34] 0.500000 2.698661 -2.198661 (VIOLATED) -gpio_analog_en[34] 0.500000 2.698636 -2.198636 (VIOLATED) -gpio_slow_sel[30] 0.500000 2.698630 -2.198630 (VIOLATED) -gpio_dm1[30] 0.500000 2.698620 -2.198620 (VIOLATED) -gpio_dm0[34] 0.500000 2.698614 -2.198614 (VIOLATED) -gpio_analog_en[30] 0.500000 2.698606 -2.198606 (VIOLATED) -gpio_analog_pol[34] 0.500000 2.698603 -2.198603 (VIOLATED) -gpio_dm0[30] 0.500000 2.698596 -2.198596 (VIOLATED) -gpio_analog_pol[30] 0.500000 2.698582 -2.198582 (VIOLATED) -gpio_analog_sel[34] 0.500000 2.698544 -2.198544 (VIOLATED) -gpio_dm2[34] 0.500000 2.698530 -2.198530 (VIOLATED) -gpio_holdover[34] 0.500000 2.698514 -2.198514 (VIOLATED) -gpio_analog_sel[30] 0.500000 2.698506 -2.198506 (VIOLATED) -gpio_out[34] 0.500000 2.698499 -2.198499 (VIOLATED) -gpio_vtrip_sel[34] 0.500000 2.698452 -2.198452 (VIOLATED) -gpio_dm2[30] 0.500000 2.698440 -2.198440 (VIOLATED) -gpio_ib_mode_sel[34] 0.500000 2.698401 -2.198401 (VIOLATED) -gpio_loopback_zero[34] 0.500000 2.698354 -2.198354 (VIOLATED) -gpio_holdover[30] 0.500000 2.698351 -2.198351 (VIOLATED) -gpio_out[30] 0.500000 2.698302 -2.198302 (VIOLATED) -gpio_vtrip_sel[30] 0.500000 2.698258 -2.198258 (VIOLATED) -gpio_ib_mode_sel[30] 0.500000 2.698255 -2.198255 (VIOLATED) -gpio_slow_sel[31] 0.500000 2.698216 -2.198216 (VIOLATED) -gpio_analog_en[31] 0.500000 2.698212 -2.198212 (VIOLATED) -gpio_dm1[31] 0.500000 2.698214 -2.198214 (VIOLATED) -gpio_dm0[31] 0.500000 2.698182 -2.198182 (VIOLATED) -gpio_loopback_zero[30] 0.500000 2.698174 -2.198174 (VIOLATED) -gpio_analog_pol[31] 0.500000 2.698152 -2.198152 (VIOLATED) -gpio_analog_sel[31] 0.500000 2.698093 -2.198093 (VIOLATED) -gpio_dm2[31] 0.500000 2.698079 -2.198079 (VIOLATED) -gpio_holdover[31] 0.500000 2.698063 -2.198063 (VIOLATED) -gpio_out[31] 0.500000 2.698048 -2.198048 (VIOLATED) -gpio_vtrip_sel[31] 0.500000 2.698001 -2.198000 (VIOLATED) -gpio_ib_mode_sel[31] 0.500000 2.697984 -2.197984 (VIOLATED) -gpio_loopback_zero[31] 0.500000 2.697902 -2.197902 (VIOLATED) gpio_dm1[23] 0.500000 2.695843 -2.195843 (VIOLATED) gpio_slow_sel[23] 0.500000 2.695845 -2.195845 (VIOLATED) gpio_analog_en[23] 0.500000 2.695817 -2.195817 (VIOLATED) @@ -267,30 +197,18 @@ gpio_out[23] 0.500000 2.695683 -2.195683 (VIOLAT gpio_vtrip_sel[23] 0.500000 2.695590 -2.195590 (VIOLATED) gpio_ib_mode_sel[23] 0.500000 2.695578 -2.195578 (VIOLATED) gpio_loopback_zero[23] 0.500000 2.695531 -2.195531 (VIOLATED) -gpio_slow_sel[28] 0.500000 2.695238 -2.195238 (VIOLATED) -gpio_slow_sel[0] 0.500000 2.695232 -2.195232 (VIOLATED) gpio_analog_en[0] 0.500000 2.695229 -2.195229 (VIOLATED) gpio_dm1[0] 0.500000 2.695231 -2.195231 (VIOLATED) +gpio_slow_sel[0] 0.500000 2.695232 -2.195232 (VIOLATED) gpio_analog_pol[0] 0.500000 2.695226 -2.195226 (VIOLATED) -gpio_dm1[28] 0.500000 2.695228 -2.195228 (VIOLATED) gpio_inp_dis[0] 0.500000 2.695225 -2.195225 (VIOLATED) -gpio_analog_en[28] 0.500000 2.695215 -2.195215 (VIOLATED) -gpio_dm0[28] 0.500000 2.695204 -2.195204 (VIOLATED) -gpio_analog_pol[28] 0.500000 2.695191 -2.195191 (VIOLATED) gpio_analog_sel[0] 0.500000 2.695182 -2.195182 (VIOLATED) gpio_dm2[0] 0.500000 2.695144 -2.195144 (VIOLATED) gpio_holdover[0] 0.500000 2.695130 -2.195130 (VIOLATED) -gpio_analog_sel[28] 0.500000 2.695117 -2.195117 (VIOLATED) gpio_out[0] 0.500000 2.695118 -2.195118 (VIOLATED) gpio_vtrip_sel[0] 0.500000 2.695049 -2.195049 (VIOLATED) gpio_ib_mode_sel[0] 0.500000 2.695045 -2.195045 (VIOLATED) gpio_loopback_zero[0] 0.500000 2.695011 -2.195011 (VIOLATED) -gpio_dm2[28] 0.500000 2.694989 -2.194989 (VIOLATED) -gpio_holdover[28] 0.500000 2.694943 -2.194943 (VIOLATED) -gpio_out[28] 0.500000 2.694930 -2.194930 (VIOLATED) -gpio_ib_mode_sel[28] 0.500000 2.694887 -2.194887 (VIOLATED) -gpio_vtrip_sel[28] 0.500000 2.694851 -2.194851 (VIOLATED) -gpio_loopback_zero[28] 0.500000 2.694804 -2.194804 (VIOLATED) gpio_analog_en[42] 0.500000 2.694300 -2.194300 (VIOLATED) gpio_slow_sel[42] 0.500000 2.694301 -2.194301 (VIOLATED) gpio_analog_pol[42] 0.500000 2.694299 -2.194299 (VIOLATED) @@ -303,30 +221,6 @@ gpio_out[42] 0.500000 2.694292 -2.194292 (VIOLAT gpio_ib_mode_sel[42] 0.500000 2.694287 -2.194287 (VIOLATED) gpio_vtrip_sel[42] 0.500000 2.694288 -2.194288 (VIOLATED) gpio_loopback_zero[42] 0.500000 2.694269 -2.194269 (VIOLATED) -gpio_slow_sel[33] 0.500000 2.693735 -2.193735 (VIOLATED) -gpio_dm1[33] 0.500000 2.693726 -2.193726 (VIOLATED) -gpio_analog_en[33] 0.500000 2.693714 -2.193714 (VIOLATED) -gpio_dm0[33] 0.500000 2.693704 -2.193704 (VIOLATED) -gpio_analog_pol[33] 0.500000 2.693656 -2.193656 (VIOLATED) -gpio_analog_sel[33] 0.500000 2.693552 -2.193552 (VIOLATED) -gpio_dm2[33] 0.500000 2.693538 -2.193538 (VIOLATED) -gpio_holdover[33] 0.500000 2.693523 -2.193523 (VIOLATED) -gpio_out[33] 0.500000 2.693508 -2.193508 (VIOLATED) -gpio_vtrip_sel[33] 0.500000 2.693461 -2.193461 (VIOLATED) -gpio_ib_mode_sel[33] 0.500000 2.693410 -2.193410 (VIOLATED) -gpio_slow_sel[24] 0.500000 2.693398 -2.193398 (VIOLATED) -gpio_dm1[24] 0.500000 2.693387 -2.193387 (VIOLATED) -gpio_analog_en[24] 0.500000 2.693374 -2.193374 (VIOLATED) -gpio_dm0[24] 0.500000 2.693363 -2.193363 (VIOLATED) -gpio_loopback_zero[33] 0.500000 2.693363 -2.193363 (VIOLATED) -gpio_analog_pol[24] 0.500000 2.693348 -2.193348 (VIOLATED) -gpio_analog_sel[24] 0.500000 2.693228 -2.193228 (VIOLATED) -gpio_dm2[24] 0.500000 2.693110 -2.193110 (VIOLATED) -gpio_holdover[24] 0.500000 2.693093 -2.193093 (VIOLATED) -gpio_out[24] 0.500000 2.693078 -2.193078 (VIOLATED) -gpio_vtrip_sel[24] 0.500000 2.693029 -2.193029 (VIOLATED) -gpio_ib_mode_sel[24] 0.500000 2.693012 -2.193012 (VIOLATED) -gpio_loopback_zero[24] 0.500000 2.692924 -2.192924 (VIOLATED) gpio_slow_sel[18] 0.500000 2.691584 -2.191584 (VIOLATED) gpio_dm1[18] 0.500000 2.691582 -2.191582 (VIOLATED) gpio_analog_en[18] 0.500000 2.691559 -2.191559 (VIOLATED) @@ -435,26 +329,128 @@ gpio_out[40] 0.500000 2.681723 -2.181723 (VIOLAT gpio_ib_mode_sel[40] 0.500000 2.681719 -2.181719 (VIOLATED) gpio_vtrip_sel[40] 0.500000 2.681720 -2.181720 (VIOLATED) gpio_loopback_zero[40] 0.500000 2.681702 -2.181702 (VIOLATED) -gpio_analog_en[12] 0.500000 2.241856 -1.741856 (VIOLATED) -gpio_slow_sel[12] 0.500000 2.241848 -1.741847 (VIOLATED) -gpio_analog_pol[12] 0.500000 2.241843 -1.741843 (VIOLATED) -gpio_dm0[12] 0.500000 2.241844 -1.741844 (VIOLATED) -gpio_analog_sel[12] 0.500000 2.241834 -1.741834 (VIOLATED) -gpio_holdover[12] 0.500000 2.241830 -1.741830 (VIOLATED) -gpio_vtrip_sel[12] 0.500000 2.241821 -1.741821 (VIOLATED) -gpio_ib_mode_sel[12] 0.500000 2.241781 -1.741781 (VIOLATED) -gpio_oeb[12] 0.500000 2.241741 -1.741741 (VIOLATED) -gpio_loopback_zero[12] 0.500000 2.241691 -1.741691 (VIOLATED) -gpio_analog_en[11] 0.500000 2.241524 -1.741524 (VIOLATED) -gpio_slow_sel[11] 0.500000 2.241525 -1.741525 (VIOLATED) -gpio_analog_pol[11] 0.500000 2.241524 -1.741523 (VIOLATED) -gpio_dm0[11] 0.500000 2.241524 -1.741524 (VIOLATED) -gpio_analog_sel[11] 0.500000 2.241521 -1.741521 (VIOLATED) -gpio_holdover[11] 0.500000 2.241519 -1.741519 (VIOLATED) -gpio_ib_mode_sel[11] 0.500000 2.241516 -1.741516 (VIOLATED) -gpio_vtrip_sel[11] 0.500000 2.241517 -1.741517 (VIOLATED) -gpio_oeb[11] 0.500000 2.241515 -1.741515 (VIOLATED) -gpio_loopback_zero[11] 0.500000 2.241505 -1.741505 (VIOLATED) +gpio_out[29] 0.500000 2.459879 -1.959879 (VIOLATED) +mprj2/output8/X 0.500000 2.459456 -1.959456 (VIOLATED) +gpio_analog_en[31] 0.500000 2.291461 -1.791461 (VIOLATED) +gpio_slow_sel[31] 0.500000 2.291461 -1.791461 (VIOLATED) +gpio_analog_pol[31] 0.500000 2.291437 -1.791437 (VIOLATED) +gpio_dm0[31] 0.500000 2.291438 -1.791438 (VIOLATED) +gpio_analog_sel[31] 0.500000 2.291431 -1.791431 (VIOLATED) +gpio_holdover[31] 0.500000 2.291428 -1.791428 (VIOLATED) +gpio_ib_mode_sel[31] 0.500000 2.291398 -1.791398 (VIOLATED) +gpio_vtrip_sel[31] 0.500000 2.291399 -1.791399 (VIOLATED) +gpio_oeb[31] 0.500000 2.291396 -1.791396 (VIOLATED) +gpio_loopback_zero[31] 0.500000 2.291361 -1.791361 (VIOLATED) +gpio_analog_pol[26] 0.500000 2.279836 -1.779836 (VIOLATED) +gpio_dm0[26] 0.500000 2.279826 -1.779826 (VIOLATED) +gpio_analog_en[26] 0.500000 2.279823 -1.779823 (VIOLATED) +gpio_slow_sel[26] 0.500000 2.279824 -1.779824 (VIOLATED) +gpio_analog_sel[26] 0.500000 2.279815 -1.779815 (VIOLATED) +gpio_holdover[26] 0.500000 2.279812 -1.779812 (VIOLATED) +gpio_vtrip_sel[26] 0.500000 2.279788 -1.779787 (VIOLATED) +gpio_ib_mode_sel[26] 0.500000 2.279781 -1.779781 (VIOLATED) +gpio_oeb[26] 0.500000 2.279779 -1.779779 (VIOLATED) +gpio_loopback_zero[26] 0.500000 2.279741 -1.779740 (VIOLATED) +gpio_analog_pol[29] 0.500000 2.276742 -1.776742 (VIOLATED) +gpio_dm0[29] 0.500000 2.276732 -1.776732 (VIOLATED) +gpio_analog_en[29] 0.500000 2.276729 -1.776729 (VIOLATED) +gpio_slow_sel[29] 0.500000 2.276731 -1.776731 (VIOLATED) +gpio_analog_sel[29] 0.500000 2.276721 -1.776721 (VIOLATED) +gpio_holdover[29] 0.500000 2.276718 -1.776718 (VIOLATED) +gpio_vtrip_sel[29] 0.500000 2.276695 -1.776694 (VIOLATED) +gpio_ib_mode_sel[29] 0.500000 2.276688 -1.776688 (VIOLATED) +gpio_oeb[29] 0.500000 2.276686 -1.776686 (VIOLATED) +gpio_loopback_zero[29] 0.500000 2.276650 -1.776650 (VIOLATED) +gpio_slow_sel[25] 0.500000 2.275825 -1.775825 (VIOLATED) +gpio_analog_en[25] 0.500000 2.275822 -1.775822 (VIOLATED) +gpio_analog_pol[25] 0.500000 2.275820 -1.775820 (VIOLATED) +gpio_dm0[25] 0.500000 2.275821 -1.775821 (VIOLATED) +gpio_analog_sel[25] 0.500000 2.275810 -1.775810 (VIOLATED) +gpio_holdover[25] 0.500000 2.275769 -1.775769 (VIOLATED) +gpio_vtrip_sel[25] 0.500000 2.275698 -1.775698 (VIOLATED) +gpio_ib_mode_sel[25] 0.500000 2.275686 -1.775685 (VIOLATED) +gpio_oeb[25] 0.500000 2.275645 -1.775645 (VIOLATED) +gpio_loopback_zero[25] 0.500000 2.275609 -1.775608 (VIOLATED) +gpio_slow_sel[28] 0.500000 2.267349 -1.767349 (VIOLATED) +gpio_analog_en[28] 0.500000 2.267334 -1.767334 (VIOLATED) +gpio_dm0[28] 0.500000 2.267329 -1.767329 (VIOLATED) +gpio_analog_pol[28] 0.500000 2.267296 -1.767295 (VIOLATED) +gpio_analog_sel[28] 0.500000 2.267268 -1.767268 (VIOLATED) +gpio_holdover[28] 0.500000 2.267231 -1.767231 (VIOLATED) +gpio_oeb[28] 0.500000 2.267153 -1.767153 (VIOLATED) +gpio_vtrip_sel[28] 0.500000 2.267148 -1.767148 (VIOLATED) +gpio_ib_mode_sel[28] 0.500000 2.267147 -1.767146 (VIOLATED) +gpio_loopback_zero[28] 0.500000 2.267109 -1.767109 (VIOLATED) +gpio_analog_pol[33] 0.500000 2.262914 -1.762914 (VIOLATED) +gpio_dm0[33] 0.500000 2.262895 -1.762895 (VIOLATED) +gpio_analog_en[33] 0.500000 2.262893 -1.762893 (VIOLATED) +gpio_slow_sel[33] 0.500000 2.262880 -1.762880 (VIOLATED) +gpio_analog_sel[33] 0.500000 2.262821 -1.762821 (VIOLATED) +gpio_holdover[33] 0.500000 2.262765 -1.762765 (VIOLATED) +gpio_vtrip_sel[33] 0.500000 2.262673 -1.762673 (VIOLATED) +gpio_ib_mode_sel[33] 0.500000 2.262669 -1.762669 (VIOLATED) +gpio_oeb[33] 0.500000 2.262598 -1.762597 (VIOLATED) +gpio_loopback_zero[33] 0.500000 2.262560 -1.762560 (VIOLATED) +gpio_slow_sel[27] 0.500000 2.260711 -1.760711 (VIOLATED) +gpio_analog_en[27] 0.500000 2.260678 -1.760678 (VIOLATED) +gpio_dm0[27] 0.500000 2.260674 -1.760674 (VIOLATED) +gpio_analog_pol[27] 0.500000 2.260666 -1.760666 (VIOLATED) +gpio_analog_sel[27] 0.500000 2.260623 -1.760622 (VIOLATED) +gpio_holdover[27] 0.500000 2.260602 -1.760602 (VIOLATED) +gpio_vtrip_sel[27] 0.500000 2.260562 -1.760562 (VIOLATED) +gpio_ib_mode_sel[27] 0.500000 2.260551 -1.760551 (VIOLATED) +gpio_oeb[27] 0.500000 2.260504 -1.760504 (VIOLATED) +gpio_loopback_zero[27] 0.500000 2.260489 -1.760489 (VIOLATED) +gpio_slow_sel[32] 0.500000 2.258816 -1.758816 (VIOLATED) +gpio_analog_en[32] 0.500000 2.258781 -1.758781 (VIOLATED) +gpio_dm0[32] 0.500000 2.258776 -1.758776 (VIOLATED) +gpio_analog_pol[32] 0.500000 2.258768 -1.758768 (VIOLATED) +gpio_analog_sel[32] 0.500000 2.258703 -1.758703 (VIOLATED) +gpio_holdover[32] 0.500000 2.258682 -1.758682 (VIOLATED) +gpio_vtrip_sel[32] 0.500000 2.258676 -1.758676 (VIOLATED) +gpio_ib_mode_sel[32] 0.500000 2.258674 -1.758674 (VIOLATED) +gpio_oeb[32] 0.500000 2.258642 -1.758642 (VIOLATED) +gpio_loopback_zero[32] 0.500000 2.258603 -1.758603 (VIOLATED) +gpio_slow_sel[24] 0.500000 2.247702 -1.747702 (VIOLATED) +gpio_analog_en[24] 0.500000 2.247685 -1.747685 (VIOLATED) +gpio_dm0[24] 0.500000 2.247679 -1.747679 (VIOLATED) +gpio_analog_pol[24] 0.500000 2.247668 -1.747668 (VIOLATED) +gpio_analog_sel[24] 0.500000 2.247578 -1.747578 (VIOLATED) +gpio_holdover[24] 0.500000 2.247513 -1.747513 (VIOLATED) +gpio_ib_mode_sel[24] 0.500000 2.247444 -1.747444 (VIOLATED) +gpio_oeb[24] 0.500000 2.247445 -1.747445 (VIOLATED) +gpio_vtrip_sel[24] 0.500000 2.247446 -1.747446 (VIOLATED) +gpio_loopback_zero[24] 0.500000 2.247368 -1.747368 (VIOLATED) +gpio_slow_sel[34] 0.500000 2.244142 -1.744142 (VIOLATED) +gpio_analog_en[34] 0.500000 2.244117 -1.744117 (VIOLATED) +gpio_dm0[34] 0.500000 2.244116 -1.744116 (VIOLATED) +gpio_analog_pol[34] 0.500000 2.244114 -1.744114 (VIOLATED) +gpio_analog_sel[34] 0.500000 2.244103 -1.744103 (VIOLATED) +gpio_holdover[34] 0.500000 2.244096 -1.744096 (VIOLATED) +gpio_vtrip_sel[34] 0.500000 2.244084 -1.744084 (VIOLATED) +gpio_ib_mode_sel[34] 0.500000 2.244021 -1.744021 (VIOLATED) +gpio_oeb[34] 0.500000 2.243960 -1.743960 (VIOLATED) +gpio_loopback_zero[34] 0.500000 2.243795 -1.743795 (VIOLATED) +gpio_slow_sel[30] 0.500000 2.241353 -1.741353 (VIOLATED) +gpio_analog_en[30] 0.500000 2.241336 -1.741336 (VIOLATED) +gpio_dm0[30] 0.500000 2.241329 -1.741329 (VIOLATED) +gpio_analog_pol[30] 0.500000 2.241318 -1.741318 (VIOLATED) +gpio_analog_sel[30] 0.500000 2.241258 -1.741258 (VIOLATED) +gpio_holdover[30] 0.500000 2.241142 -1.741142 (VIOLATED) +gpio_vtrip_sel[30] 0.500000 2.241074 -1.741074 (VIOLATED) +gpio_ib_mode_sel[30] 0.500000 2.241062 -1.741062 (VIOLATED) +gpio_oeb[30] 0.500000 2.241024 -1.741024 (VIOLATED) +gpio_loopback_zero[30] 0.500000 2.240992 -1.740992 (VIOLATED) +gpio_analog_pol[2] 0.500000 2.238901 -1.738901 (VIOLATED) +gpio_dm0[2] 0.500000 2.238896 -1.738896 (VIOLATED) +gpio_analog_en[2] 0.500000 2.238894 -1.738894 (VIOLATED) +gpio_slow_sel[2] 0.500000 2.238895 -1.738895 (VIOLATED) +gpio_analog_sel[2] 0.500000 2.238890 -1.738890 (VIOLATED) +gpio_holdover[2] 0.500000 2.238889 -1.738889 (VIOLATED) +gpio_ib_mode_sel[2] 0.500000 2.238885 -1.738885 (VIOLATED) +gpio_vtrip_sel[2] 0.500000 2.238886 -1.738886 (VIOLATED) +gpio_oeb[2] 0.500000 2.238884 -1.738884 (VIOLATED) +gpio_loopback_zero[2] 0.500000 2.238873 -1.738872 (VIOLATED) gpio_slow_sel[3] 0.500000 2.234488 -1.734488 (VIOLATED) gpio_analog_en[3] 0.500000 2.234486 -1.734486 (VIOLATED) gpio_analog_pol[3] 0.500000 2.234484 -1.734484 (VIOLATED) @@ -465,26 +461,26 @@ gpio_vtrip_sel[3] 0.500000 2.234428 -1.734428 (VIOLAT gpio_ib_mode_sel[3] 0.500000 2.234426 -1.734426 (VIOLATED) gpio_oeb[3] 0.500000 2.234424 -1.734424 (VIOLATED) gpio_loopback_zero[3] 0.500000 2.234367 -1.734367 (VIOLATED) -gpio_slow_sel[9] 0.500000 2.233778 -1.733778 (VIOLATED) -gpio_analog_en[9] 0.500000 2.233773 -1.733773 (VIOLATED) -gpio_analog_pol[9] 0.500000 2.233772 -1.733772 (VIOLATED) -gpio_dm0[9] 0.500000 2.233773 -1.733773 (VIOLATED) -gpio_analog_sel[9] 0.500000 2.233769 -1.733769 (VIOLATED) -gpio_holdover[9] 0.500000 2.233768 -1.733768 (VIOLATED) -gpio_ib_mode_sel[9] 0.500000 2.233764 -1.733764 (VIOLATED) -gpio_vtrip_sel[9] 0.500000 2.233765 -1.733765 (VIOLATED) -gpio_oeb[9] 0.500000 2.233763 -1.733763 (VIOLATED) -gpio_loopback_zero[9] 0.500000 2.233753 -1.733753 (VIOLATED) -gpio_slow_sel[10] 0.500000 2.228697 -1.728697 (VIOLATED) -gpio_analog_en[10] 0.500000 2.228673 -1.728673 (VIOLATED) -gpio_analog_pol[10] 0.500000 2.228665 -1.728665 (VIOLATED) -gpio_dm0[10] 0.500000 2.228666 -1.728666 (VIOLATED) -gpio_analog_sel[10] 0.500000 2.228656 -1.728656 (VIOLATED) -gpio_holdover[10] 0.500000 2.228620 -1.728620 (VIOLATED) -gpio_vtrip_sel[10] 0.500000 2.228560 -1.728560 (VIOLATED) -gpio_ib_mode_sel[10] 0.500000 2.228529 -1.728529 (VIOLATED) -gpio_oeb[10] 0.500000 2.228526 -1.728526 (VIOLATED) -gpio_loopback_zero[10] 0.500000 2.228502 -1.728502 (VIOLATED) +gpio_slow_sel[9] 0.500000 2.233777 -1.733777 (VIOLATED) +gpio_analog_en[9] 0.500000 2.233772 -1.733772 (VIOLATED) +gpio_analog_pol[9] 0.500000 2.233771 -1.733771 (VIOLATED) +gpio_dm0[9] 0.500000 2.233772 -1.733772 (VIOLATED) +gpio_analog_sel[9] 0.500000 2.233768 -1.733768 (VIOLATED) +gpio_holdover[9] 0.500000 2.233767 -1.733767 (VIOLATED) +gpio_ib_mode_sel[9] 0.500000 2.233763 -1.733763 (VIOLATED) +gpio_vtrip_sel[9] 0.500000 2.233764 -1.733764 (VIOLATED) +gpio_oeb[9] 0.500000 2.233762 -1.733762 (VIOLATED) +gpio_loopback_zero[9] 0.500000 2.233752 -1.733752 (VIOLATED) +gpio_slow_sel[10] 0.500000 2.227587 -1.727587 (VIOLATED) +gpio_analog_en[10] 0.500000 2.227563 -1.727563 (VIOLATED) +gpio_analog_pol[10] 0.500000 2.227554 -1.727554 (VIOLATED) +gpio_dm0[10] 0.500000 2.227556 -1.727556 (VIOLATED) +gpio_analog_sel[10] 0.500000 2.227546 -1.727546 (VIOLATED) +gpio_holdover[10] 0.500000 2.227509 -1.727509 (VIOLATED) +gpio_vtrip_sel[10] 0.500000 2.227450 -1.727450 (VIOLATED) +gpio_ib_mode_sel[10] 0.500000 2.227418 -1.727418 (VIOLATED) +gpio_oeb[10] 0.500000 2.227416 -1.727416 (VIOLATED) +gpio_loopback_zero[10] 0.500000 2.227392 -1.727392 (VIOLATED) gpio_slow_sel[8] 0.500000 2.227195 -1.727194 (VIOLATED) gpio_analog_en[8] 0.500000 2.227192 -1.727192 (VIOLATED) gpio_dm0[8] 0.500000 2.227170 -1.727169 (VIOLATED) @@ -505,25 +501,25 @@ gpio_vtrip_sel[4] 0.500000 2.226405 -1.726405 (VIOLAT gpio_ib_mode_sel[4] 0.500000 2.226364 -1.726364 (VIOLATED) gpio_oeb[4] 0.500000 2.226351 -1.726351 (VIOLATED) gpio_loopback_zero[4] 0.500000 2.226285 -1.726285 (VIOLATED) -gpio_slow_sel[2] 0.500000 2.225863 -1.725863 (VIOLATED) -gpio_analog_en[2] 0.500000 2.225844 -1.725844 (VIOLATED) -gpio_dm0[2] 0.500000 2.225810 -1.725810 (VIOLATED) -gpio_analog_pol[2] 0.500000 2.225752 -1.725752 (VIOLATED) -gpio_analog_sel[2] 0.500000 2.225661 -1.725661 (VIOLATED) -gpio_holdover[2] 0.500000 2.225629 -1.725629 (VIOLATED) -gpio_vtrip_sel[2] 0.500000 2.225565 -1.725565 (VIOLATED) -gpio_ib_mode_sel[2] 0.500000 2.225546 -1.725546 (VIOLATED) +gpio_analog_en[12] 0.500000 2.225626 -1.725626 (VIOLATED) +gpio_slow_sel[12] 0.500000 2.225617 -1.725617 (VIOLATED) +gpio_analog_pol[12] 0.500000 2.225613 -1.725613 (VIOLATED) +gpio_dm0[12] 0.500000 2.225614 -1.725614 (VIOLATED) +gpio_analog_sel[12] 0.500000 2.225605 -1.725604 (VIOLATED) +gpio_holdover[12] 0.500000 2.225600 -1.725600 (VIOLATED) +gpio_vtrip_sel[12] 0.500000 2.225591 -1.725591 (VIOLATED) +gpio_ib_mode_sel[12] 0.500000 2.225551 -1.725551 (VIOLATED) gpio_slow_sel[7] 0.500000 2.225543 -1.725543 (VIOLATED) gpio_analog_en[7] 0.500000 2.225526 -1.725526 (VIOLATED) gpio_dm0[7] 0.500000 2.225520 -1.725520 (VIOLATED) gpio_analog_pol[7] 0.500000 2.225512 -1.725512 (VIOLATED) -gpio_oeb[2] 0.500000 2.225479 -1.725479 (VIOLATED) +gpio_oeb[12] 0.500000 2.225513 -1.725513 (VIOLATED) gpio_analog_sel[7] 0.500000 2.225466 -1.725466 (VIOLATED) +gpio_loopback_zero[12] 0.500000 2.225462 -1.725462 (VIOLATED) gpio_holdover[7] 0.500000 2.225445 -1.725445 (VIOLATED) gpio_vtrip_sel[7] 0.500000 2.225403 -1.725403 (VIOLATED) gpio_ib_mode_sel[7] 0.500000 2.225391 -1.725391 (VIOLATED) gpio_oeb[7] 0.500000 2.225379 -1.725379 (VIOLATED) -gpio_loopback_zero[2] 0.500000 2.225359 -1.725359 (VIOLATED) gpio_loopback_zero[7] 0.500000 2.225322 -1.725322 (VIOLATED) gpio_slow_sel[5] 0.500000 2.223728 -1.723728 (VIOLATED) gpio_analog_en[5] 0.500000 2.223707 -1.723707 (VIOLATED) @@ -555,98 +551,215 @@ gpio_vtrip_sel[1] 0.500000 2.217779 -1.717779 (VIOLAT gpio_ib_mode_sel[1] 0.500000 2.217766 -1.717766 (VIOLATED) gpio_oeb[1] 0.500000 2.217753 -1.717753 (VIOLATED) gpio_loopback_zero[1] 0.500000 2.217683 -1.717683 (VIOLATED) -mprj/clkbuf_0_wb_clk_i/A 0.500000 1.413356 -0.913356 (VIOLATED) -mprj/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 1.413304 -0.913304 (VIOLATED) -gpio_in[0] 0.500000 1.388514 -0.888514 (VIOLATED) -gpio_out[8] 0.500000 1.354534 -0.854534 (VIOLATED) -mprj/output9/X 0.500000 1.354462 -0.854462 (VIOLATED) -gpio_out[7] 0.500000 1.307399 -0.807399 (VIOLATED) -mprj/output8/X 0.500000 1.306970 -0.806970 (VIOLATED) -gpio_out[9] 0.500000 1.213158 -0.713158 (VIOLATED) -mprj/output10/X 0.500000 1.213102 -0.713102 (VIOLATED) -gpio_out[6] 0.500000 1.202078 -0.702078 (VIOLATED) -mprj/output7/X 0.500000 1.201683 -0.701683 (VIOLATED) -mprj/output2/A 0.500000 1.184259 -0.684259 (VIOLATED) -mprj/ANTENNA_output2_A/DIODE 0.500000 1.184238 -0.684238 (VIOLATED) -mprj/_578_/A2 0.500000 1.177108 -0.677108 (VIOLATED) -mprj/ANTENNA__578__A2/DIODE 0.500000 1.177108 -0.677108 (VIOLATED) -mprj/ANTENNA__571__A2/DIODE 0.500000 1.177103 -0.677103 (VIOLATED) -mprj/_571_/A2 0.500000 1.177102 -0.677102 (VIOLATED) -mprj/_575_/B1 0.500000 1.177101 -0.677101 (VIOLATED) -mprj/ANTENNA__575__B1/DIODE 0.500000 1.177099 -0.677099 (VIOLATED) -mprj/_580_/B1 0.500000 1.177099 -0.677099 (VIOLATED) -mprj/ANTENNA__580__B1/DIODE 0.500000 1.177096 -0.677096 (VIOLATED) -mprj/ANTENNA__564__X/DIODE 0.500000 1.177044 -0.677044 (VIOLATED) -mprj/_564_/X 0.500000 1.177031 -0.677031 (VIOLATED) -gpio_out[5] 0.500000 1.156186 -0.656186 (VIOLATED) -mprj/output6/X 0.500000 1.156131 -0.656131 (VIOLATED) -mprj/fanout25/A 0.500000 1.123493 -0.623493 (VIOLATED) -mprj/ANTENNA_fanout25_A/DIODE 0.500000 1.123490 -0.623490 (VIOLATED) -mprj/ANTENNA_fanout19_A/DIODE 0.500000 1.122291 -0.622291 (VIOLATED) -mprj/fanout19/A 0.500000 1.122114 -0.622114 (VIOLATED) -gpio_out[10] 0.500000 1.108678 -0.608678 (VIOLATED) -mprj/output11/X 0.500000 1.108633 -0.608633 (VIOLATED) -mprj/ANTENNA_input1_X/DIODE 0.500000 1.105008 -0.605008 (VIOLATED) -mprj/input1/X 0.500000 1.104993 -0.604993 (VIOLATED) -gpio_out[4] 0.500000 1.058605 -0.558605 (VIOLATED) -mprj/output5/X 0.500000 1.058564 -0.558564 (VIOLATED) -gpio_out[11] 0.500000 1.034877 -0.534877 (VIOLATED) -mprj/output12/X 0.500000 1.034826 -0.534826 (VIOLATED) +gpio_slow_sel[11] 0.500000 2.209424 -1.709424 (VIOLATED) +gpio_analog_en[11] 0.500000 2.209410 -1.709410 (VIOLATED) +gpio_dm0[11] 0.500000 2.209404 -1.709404 (VIOLATED) +gpio_analog_pol[11] 0.500000 2.209369 -1.709369 (VIOLATED) +gpio_analog_sel[11] 0.500000 2.209293 -1.709293 (VIOLATED) +gpio_holdover[11] 0.500000 2.209271 -1.709271 (VIOLATED) +gpio_vtrip_sel[11] 0.500000 2.209232 -1.709231 (VIOLATED) +gpio_ib_mode_sel[11] 0.500000 2.209220 -1.709220 (VIOLATED) +gpio_oeb[11] 0.500000 2.209209 -1.709209 (VIOLATED) +gpio_loopback_zero[11] 0.500000 2.209159 -1.709159 (VIOLATED) +gpio_out[31] 0.500000 1.593317 -1.093318 (VIOLATED) +mprj2/output10/X 0.500000 1.593213 -1.093213 (VIOLATED) +gpio_out[8] 0.500000 1.365286 -0.865286 (VIOLATED) +mprj/output9/X 0.500000 1.365214 -0.865214 (VIOLATED) +gpio_out[7] 0.500000 1.321005 -0.821005 (VIOLATED) +mprj/output8/X 0.500000 1.320573 -0.820573 (VIOLATED) +gpio_out[9] 0.500000 1.226764 -0.726764 (VIOLATED) +mprj/output10/X 0.500000 1.226709 -0.726709 (VIOLATED) +gpio_out[6] 0.500000 1.215649 -0.715649 (VIOLATED) +mprj/output7/X 0.500000 1.215250 -0.715250 (VIOLATED) +mprj/output2/A 0.500000 1.184253 -0.684253 (VIOLATED) +mprj2/output2/A 0.500000 1.184253 -0.684253 (VIOLATED) +mprj/ANTENNA_output2_A/DIODE 0.500000 1.184232 -0.684232 (VIOLATED) +mprj2/ANTENNA_output2_A/DIODE 0.500000 1.184232 -0.684232 (VIOLATED) +mprj/_578_/A2 0.500000 1.177102 -0.677102 (VIOLATED) +mprj2/_578_/A2 0.500000 1.177102 -0.677102 (VIOLATED) +mprj/ANTENNA__578__A2/DIODE 0.500000 1.177101 -0.677101 (VIOLATED) +mprj2/ANTENNA__578__A2/DIODE 0.500000 1.177101 -0.677101 (VIOLATED) +mprj/ANTENNA__571__A2/DIODE 0.500000 1.177097 -0.677097 (VIOLATED) +mprj2/ANTENNA__571__A2/DIODE 0.500000 1.177097 -0.677097 (VIOLATED) +mprj/_571_/A2 0.500000 1.177095 -0.677095 (VIOLATED) +mprj/_575_/B1 0.500000 1.177095 -0.677095 (VIOLATED) +mprj2/_571_/A2 0.500000 1.177095 -0.677095 (VIOLATED) +mprj2/_575_/B1 0.500000 1.177095 -0.677095 (VIOLATED) +mprj/ANTENNA__575__B1/DIODE 0.500000 1.177093 -0.677093 (VIOLATED) +mprj/_580_/B1 0.500000 1.177093 -0.677093 (VIOLATED) +mprj2/ANTENNA__575__B1/DIODE 0.500000 1.177093 -0.677093 (VIOLATED) +mprj2/_580_/B1 0.500000 1.177093 -0.677093 (VIOLATED) +mprj/ANTENNA__580__B1/DIODE 0.500000 1.177090 -0.677090 (VIOLATED) +mprj2/ANTENNA__580__B1/DIODE 0.500000 1.177090 -0.677090 (VIOLATED) +mprj/ANTENNA__564__X/DIODE 0.500000 1.177037 -0.677037 (VIOLATED) +mprj2/ANTENNA__564__X/DIODE 0.500000 1.177037 -0.677037 (VIOLATED) +mprj/_564_/X 0.500000 1.177024 -0.677024 (VIOLATED) +mprj2/_564_/X 0.500000 1.177024 -0.677024 (VIOLATED) +gpio_out[5] 0.500000 1.169801 -0.669801 (VIOLATED) +mprj/output6/X 0.500000 1.169746 -0.669746 (VIOLATED) +mprj2/fanout25/A 0.500000 1.124762 -0.624762 (VIOLATED) +mprj2/ANTENNA_fanout25_A/DIODE 0.500000 1.124759 -0.624759 (VIOLATED) +mprj/fanout25/A 0.500000 1.124755 -0.624755 (VIOLATED) +mprj/ANTENNA_fanout25_A/DIODE 0.500000 1.124752 -0.624752 (VIOLATED) +mprj2/ANTENNA_fanout19_A/DIODE 0.500000 1.123561 -0.623561 (VIOLATED) +mprj/ANTENNA_fanout19_A/DIODE 0.500000 1.123553 -0.623553 (VIOLATED) +mprj2/fanout19/A 0.500000 1.123385 -0.623385 (VIOLATED) +mprj/fanout19/A 0.500000 1.123377 -0.623377 (VIOLATED) +gpio_out[10] 0.500000 1.122280 -0.622280 (VIOLATED) +mprj/output11/X 0.500000 1.122235 -0.622235 (VIOLATED) +mprj2/ANTENNA_input1_X/DIODE 0.500000 1.106248 -0.606248 (VIOLATED) +mprj/ANTENNA_input1_X/DIODE 0.500000 1.106240 -0.606240 (VIOLATED) +mprj2/input1/X 0.500000 1.106234 -0.606234 (VIOLATED) +mprj/input1/X 0.500000 1.106226 -0.606226 (VIOLATED) +gpio_out[4] 0.500000 1.072225 -0.572225 (VIOLATED) +mprj/output5/X 0.500000 1.072183 -0.572183 (VIOLATED) +gpio_out[30] 0.500000 1.062714 -0.562714 (VIOLATED) +mprj2/output9/X 0.500000 1.062680 -0.562680 (VIOLATED) gpio_dm0[1] 0.500000 1.030643 -0.530643 (VIOLATED) gpio_dm1[1] 0.500000 1.030644 -0.530644 (VIOLATED) gpio_dm2[1] 0.500000 1.030641 -0.530641 (VIOLATED) gpio_out[1] 0.500000 1.030640 -0.530640 (VIOLATED) gpio_loopback_one[1] 0.500000 1.030634 -0.530634 (VIOLATED) -mprj/output11/A 0.500000 1.025920 -0.525920 (VIOLATED) -mprj/ANTENNA_output11_A/DIODE 0.500000 1.025896 -0.525896 (VIOLATED) -mprj/ANTENNA__590__X/DIODE 0.500000 1.018242 -0.518242 (VIOLATED) -mprj/_590_/X 0.500000 1.018229 -0.518229 (VIOLATED) -gpio_out[3] 0.500000 0.999161 -0.499161 (VIOLATED) -mprj/output4/X 0.500000 0.999126 -0.499126 (VIOLATED) -gpio_out[12] 0.500000 0.981865 -0.481865 (VIOLATED) -mprj/output3/X 0.500000 0.981835 -0.481835 (VIOLATED) +mprj/output11/A 0.500000 1.025915 -0.525915 (VIOLATED) +mprj2/output11/A 0.500000 1.025915 -0.525915 (VIOLATED) +mprj/ANTENNA_output11_A/DIODE 0.500000 1.025891 -0.525891 (VIOLATED) +mprj2/ANTENNA_output11_A/DIODE 0.500000 1.025891 -0.525891 (VIOLATED) +mprj/ANTENNA__590__X/DIODE 0.500000 1.018237 -0.518237 (VIOLATED) +mprj2/ANTENNA__590__X/DIODE 0.500000 1.018237 -0.518237 (VIOLATED) +mprj/_590_/X 0.500000 1.018224 -0.518224 (VIOLATED) +mprj2/_590_/X 0.500000 1.018224 -0.518224 (VIOLATED) +gpio_out[11] 0.500000 1.016259 -0.516259 (VIOLATED) +mprj/output12/X 0.500000 1.016224 -0.516224 (VIOLATED) +gpio_out[3] 0.500000 1.001781 -0.501781 (VIOLATED) +mprj/output4/X 0.500000 1.001748 -0.501748 (VIOLATED) mprj/_650_/A 0.500000 0.980883 -0.480883 (VIOLATED) +mprj2/_650_/A 0.500000 0.980883 -0.480883 (VIOLATED) mprj/_339_/A 0.500000 0.980881 -0.480881 (VIOLATED) +mprj2/_339_/A 0.500000 0.980881 -0.480881 (VIOLATED) mprj/_592_/A 0.500000 0.980876 -0.480876 (VIOLATED) +mprj2/_592_/A 0.500000 0.980876 -0.480876 (VIOLATED) mprj/_642_/A 0.500000 0.980864 -0.480864 (VIOLATED) +mprj2/_642_/A 0.500000 0.980864 -0.480864 (VIOLATED) mprj/_660_/A 0.500000 0.980852 -0.480852 (VIOLATED) +mprj2/_660_/A 0.500000 0.980852 -0.480852 (VIOLATED) mprj/_669_/A 0.500000 0.980851 -0.480851 (VIOLATED) +mprj2/_669_/A 0.500000 0.980851 -0.480851 (VIOLATED) mprj/_662_/A 0.500000 0.980849 -0.480849 (VIOLATED) mprj/_670_/A 0.500000 0.980849 -0.480849 (VIOLATED) mprj/fanout21/X 0.500000 0.980849 -0.480849 (VIOLATED) mprj/load_slew22/A 0.500000 0.980849 -0.480849 (VIOLATED) -gpio_out[2] 0.500000 0.925459 -0.425459 (VIOLATED) -mprj/output2/X 0.500000 0.925433 -0.425433 (VIOLATED) +mprj2/_662_/A 0.500000 0.980849 -0.480849 (VIOLATED) +mprj2/_670_/A 0.500000 0.980849 -0.480849 (VIOLATED) +mprj2/fanout21/X 0.500000 0.980849 -0.480849 (VIOLATED) +mprj2/load_slew22/A 0.500000 0.980849 -0.480849 (VIOLATED) +gpio_out[2] 0.500000 0.970732 -0.470732 (VIOLATED) +mprj/output2/X 0.500000 0.970705 -0.470705 (VIOLATED) +gpio_out[12] 0.500000 0.964315 -0.464315 (VIOLATED) +mprj/output3/X 0.500000 0.964285 -0.464285 (VIOLATED) mprj/output4/A 0.500000 0.907931 -0.407931 (VIOLATED) +mprj2/output4/A 0.500000 0.907931 -0.407931 (VIOLATED) mprj/ANTENNA_output4_A/DIODE 0.500000 0.907910 -0.407910 (VIOLATED) +mprj2/ANTENNA_output4_A/DIODE 0.500000 0.907910 -0.407910 (VIOLATED) mprj/_386_/A 0.500000 0.902789 -0.402789 (VIOLATED) +mprj2/_386_/A 0.500000 0.902789 -0.402789 (VIOLATED) mprj/ANTENNA__386__A/DIODE 0.500000 0.902601 -0.402601 (VIOLATED) +mprj2/ANTENNA__386__A/DIODE 0.500000 0.902601 -0.402601 (VIOLATED) mprj/_572_/B 0.500000 0.902543 -0.402543 (VIOLATED) +mprj2/_572_/B 0.500000 0.902543 -0.402543 (VIOLATED) mprj/_568_/B 0.500000 0.902542 -0.402542 (VIOLATED) +mprj2/_568_/B 0.500000 0.902542 -0.402542 (VIOLATED) mprj/ANTENNA__572__B/DIODE 0.500000 0.902540 -0.402540 (VIOLATED) +mprj2/ANTENNA__572__B/DIODE 0.500000 0.902540 -0.402540 (VIOLATED) mprj/ANTENNA__568__B/DIODE 0.500000 0.902538 -0.402538 (VIOLATED) +mprj2/ANTENNA__568__B/DIODE 0.500000 0.902538 -0.402538 (VIOLATED) mprj/ANTENNA__579__A2/DIODE 0.500000 0.902523 -0.402523 (VIOLATED) +mprj2/ANTENNA__579__A2/DIODE 0.500000 0.902523 -0.402523 (VIOLATED) mprj/_579_/A2 0.500000 0.902519 -0.402519 (VIOLATED) +mprj2/_579_/A2 0.500000 0.902519 -0.402519 (VIOLATED) mprj/ANTENNA__384__Y/DIODE 0.500000 0.902496 -0.402496 (VIOLATED) +mprj2/ANTENNA__384__Y/DIODE 0.500000 0.902496 -0.402496 (VIOLATED) mprj/_384_/Y 0.500000 0.902485 -0.402485 (VIOLATED) +mprj2/_384_/Y 0.500000 0.902485 -0.402485 (VIOLATED) mprj/_665_/A 0.500000 0.886467 -0.386467 (VIOLATED) +mprj2/_665_/A 0.500000 0.886467 -0.386467 (VIOLATED) mprj/_615_/A 0.500000 0.886464 -0.386464 (VIOLATED) +mprj2/_615_/A 0.500000 0.886464 -0.386464 (VIOLATED) mprj/_663_/A 0.500000 0.886463 -0.386463 (VIOLATED) +mprj2/_663_/A 0.500000 0.886463 -0.386463 (VIOLATED) mprj/_614_/A 0.500000 0.886463 -0.386462 (VIOLATED) +mprj2/_614_/A 0.500000 0.886463 -0.386462 (VIOLATED) mprj/_664_/A 0.500000 0.886460 -0.386460 (VIOLATED) +mprj2/_664_/A 0.500000 0.886460 -0.386460 (VIOLATED) mprj/_610_/A 0.500000 0.886456 -0.386456 (VIOLATED) +mprj2/_610_/A 0.500000 0.886456 -0.386456 (VIOLATED) mprj/_611_/A 0.500000 0.886448 -0.386448 (VIOLATED) +mprj2/_611_/A 0.500000 0.886448 -0.386448 (VIOLATED) mprj/_612_/A 0.500000 0.886439 -0.386439 (VIOLATED) mprj/fanout17/X 0.500000 0.886439 -0.386439 (VIOLATED) mprj/max_cap18/A 0.500000 0.886439 -0.386439 (VIOLATED) -mprj/output10/A 0.500000 0.850029 -0.350029 (VIOLATED) -mprj/ANTENNA_output10_A/DIODE 0.500000 0.850000 -0.350000 (VIOLATED) -mprj/ANTENNA__589__X/DIODE 0.500000 0.840714 -0.340714 (VIOLATED) -mprj/_589_/X 0.500000 0.840703 -0.340703 (VIOLATED) +mprj2/_612_/A 0.500000 0.886439 -0.386439 (VIOLATED) +mprj2/fanout17/X 0.500000 0.886439 -0.386439 (VIOLATED) +mprj2/max_cap18/A 0.500000 0.886439 -0.386439 (VIOLATED) +mprj/output10/A 0.500000 0.850026 -0.350026 (VIOLATED) +mprj2/output10/A 0.500000 0.850026 -0.350026 (VIOLATED) +mprj/ANTENNA_output10_A/DIODE 0.500000 0.849998 -0.349998 (VIOLATED) +mprj2/ANTENNA_output10_A/DIODE 0.500000 0.849998 -0.349998 (VIOLATED) +gpio_dm1[29] 0.500000 0.848994 -0.348994 (VIOLATED) +gpio_inp_dis[29] 0.500000 0.848993 -0.348993 (VIOLATED) +gpio_dm2[29] 0.500000 0.848991 -0.348991 (VIOLATED) +gpio_loopback_one[29] 0.500000 0.848982 -0.348982 (VIOLATED) +mprj/ANTENNA__589__X/DIODE 0.500000 0.840711 -0.340711 (VIOLATED) +mprj2/ANTENNA__589__X/DIODE 0.500000 0.840711 -0.340711 (VIOLATED) +mprj/_589_/X 0.500000 0.840700 -0.340700 (VIOLATED) +mprj2/_589_/X 0.500000 0.840700 -0.340700 (VIOLATED) +gpio_dm1[27] 0.500000 0.831977 -0.331977 (VIOLATED) +gpio_inp_dis[27] 0.500000 0.831976 -0.331976 (VIOLATED) +gpio_dm2[27] 0.500000 0.831975 -0.331975 (VIOLATED) +gpio_loopback_one[27] 0.500000 0.831966 -0.331966 (VIOLATED) +gpio_dm1[28] 0.500000 0.827314 -0.327314 (VIOLATED) +gpio_inp_dis[28] 0.500000 0.827301 -0.327301 (VIOLATED) +gpio_dm2[28] 0.500000 0.827296 -0.327296 (VIOLATED) +gpio_loopback_one[28] 0.500000 0.827287 -0.327287 (VIOLATED) +gpio_dm1[24] 0.500000 0.822125 -0.322125 (VIOLATED) +gpio_dm2[24] 0.500000 0.822112 -0.322112 (VIOLATED) +gpio_inp_dis[24] 0.500000 0.822111 -0.322111 (VIOLATED) +gpio_loopback_one[24] 0.500000 0.822097 -0.322097 (VIOLATED) +gpio_dm1[33] 0.500000 0.819665 -0.319665 (VIOLATED) +gpio_inp_dis[33] 0.500000 0.819664 -0.319664 (VIOLATED) +gpio_dm2[33] 0.500000 0.819662 -0.319662 (VIOLATED) +gpio_loopback_one[33] 0.500000 0.819653 -0.319653 (VIOLATED) +gpio_dm1[25] 0.500000 0.819003 -0.319003 (VIOLATED) +gpio_inp_dis[25] 0.500000 0.818988 -0.318988 (VIOLATED) +gpio_dm2[25] 0.500000 0.818963 -0.318963 (VIOLATED) +gpio_loopback_one[25] 0.500000 0.818932 -0.318932 (VIOLATED) +gpio_dm1[26] 0.500000 0.818323 -0.318323 (VIOLATED) +gpio_inp_dis[26] 0.500000 0.818322 -0.318322 (VIOLATED) +gpio_dm2[26] 0.500000 0.818320 -0.318320 (VIOLATED) +gpio_loopback_one[26] 0.500000 0.818311 -0.318311 (VIOLATED) +gpio_dm1[34] 0.500000 0.815387 -0.315387 (VIOLATED) +gpio_inp_dis[34] 0.500000 0.815374 -0.315374 (VIOLATED) +gpio_dm2[34] 0.500000 0.815341 -0.315341 (VIOLATED) +gpio_loopback_one[34] 0.500000 0.815326 -0.315326 (VIOLATED) gpio_dm1[7] 0.500000 0.810812 -0.310811 (VIOLATED) gpio_inp_dis[7] 0.500000 0.810811 -0.310811 (VIOLATED) gpio_dm2[7] 0.500000 0.810809 -0.310809 (VIOLATED) gpio_loopback_one[7] 0.500000 0.810803 -0.310803 (VIOLATED) +gpio_dm1[32] 0.500000 0.809511 -0.309511 (VIOLATED) +gpio_inp_dis[32] 0.500000 0.809501 -0.309501 (VIOLATED) +gpio_dm2[32] 0.500000 0.809473 -0.309473 (VIOLATED) +gpio_loopback_one[32] 0.500000 0.809458 -0.309458 (VIOLATED) +gpio_dm1[2] 0.500000 0.806787 -0.306787 (VIOLATED) +gpio_dm1[30] 0.500000 0.806773 -0.306773 (VIOLATED) +gpio_inp_dis[30] 0.500000 0.806772 -0.306772 (VIOLATED) +gpio_dm2[30] 0.500000 0.806769 -0.306770 (VIOLATED) +gpio_inp_dis[2] 0.500000 0.806764 -0.306764 (VIOLATED) +gpio_loopback_one[30] 0.500000 0.806761 -0.306761 (VIOLATED) +gpio_dm2[2] 0.500000 0.806748 -0.306748 (VIOLATED) +gpio_loopback_one[2] 0.500000 0.806737 -0.306737 (VIOLATED) +gpio_dm1[31] 0.500000 0.805296 -0.305296 (VIOLATED) +gpio_inp_dis[31] 0.500000 0.805288 -0.305288 (VIOLATED) +gpio_dm2[31] 0.500000 0.805286 -0.305286 (VIOLATED) +gpio_loopback_one[31] 0.500000 0.805278 -0.305278 (VIOLATED) gpio_dm1[3] 0.500000 0.797951 -0.297951 (VIOLATED) gpio_inp_dis[3] 0.500000 0.797950 -0.297950 (VIOLATED) gpio_dm2[3] 0.500000 0.797948 -0.297948 (VIOLATED) @@ -655,14 +768,6 @@ gpio_dm1[8] 0.500000 0.797904 -0.297904 (VIOLAT gpio_inp_dis[8] 0.500000 0.797903 -0.297903 (VIOLATED) gpio_dm2[8] 0.500000 0.797902 -0.297902 (VIOLATED) gpio_loopback_one[8] 0.500000 0.797896 -0.297896 (VIOLATED) -gpio_dm1[11] 0.500000 0.796911 -0.296911 (VIOLATED) -gpio_inp_dis[11] 0.500000 0.796910 -0.296910 (VIOLATED) -gpio_dm2[11] 0.500000 0.796909 -0.296909 (VIOLATED) -gpio_loopback_one[11] 0.500000 0.796903 -0.296903 (VIOLATED) -gpio_dm1[2] 0.500000 0.794752 -0.294752 (VIOLATED) -gpio_inp_dis[2] 0.500000 0.794751 -0.294751 (VIOLATED) -gpio_dm2[2] 0.500000 0.794750 -0.294750 (VIOLATED) -gpio_loopback_one[2] 0.500000 0.794744 -0.294744 (VIOLATED) gpio_dm1[4] 0.500000 0.793833 -0.293833 (VIOLATED) gpio_inp_dis[4] 0.500000 0.793833 -0.293833 (VIOLATED) gpio_dm2[4] 0.500000 0.793831 -0.293831 (VIOLATED) @@ -671,14 +776,14 @@ gpio_dm1[5] 0.500000 0.791811 -0.291811 (VIOLAT gpio_inp_dis[5] 0.500000 0.791800 -0.291800 (VIOLATED) gpio_dm2[5] 0.500000 0.791788 -0.291788 (VIOLATED) gpio_loopback_one[5] 0.500000 0.791777 -0.291777 (VIOLATED) -gpio_dm1[10] 0.500000 0.791771 -0.291771 (VIOLATED) -gpio_inp_dis[10] 0.500000 0.791754 -0.291754 (VIOLATED) -gpio_dm2[10] 0.500000 0.791709 -0.291709 (VIOLATED) -gpio_loopback_one[10] 0.500000 0.791675 -0.291675 (VIOLATED) -gpio_dm1[12] 0.500000 0.790982 -0.290982 (VIOLATED) -gpio_inp_dis[12] 0.500000 0.790981 -0.290981 (VIOLATED) -gpio_dm2[12] 0.500000 0.790980 -0.290980 (VIOLATED) -gpio_loopback_one[12] 0.500000 0.790974 -0.290974 (VIOLATED) +gpio_dm1[12] 0.500000 0.791312 -0.291312 (VIOLATED) +gpio_inp_dis[12] 0.500000 0.791311 -0.291311 (VIOLATED) +gpio_dm2[12] 0.500000 0.791309 -0.291309 (VIOLATED) +gpio_loopback_one[12] 0.500000 0.791304 -0.291304 (VIOLATED) +gpio_dm1[10] 0.500000 0.790387 -0.290387 (VIOLATED) +gpio_inp_dis[10] 0.500000 0.790370 -0.290370 (VIOLATED) +gpio_dm2[10] 0.500000 0.790325 -0.290325 (VIOLATED) +gpio_loopback_one[10] 0.500000 0.790291 -0.290291 (VIOLATED) gpio_dm1[6] 0.500000 0.787759 -0.287759 (VIOLATED) gpio_inp_dis[6] 0.500000 0.787758 -0.287758 (VIOLATED) gpio_dm2[6] 0.500000 0.787756 -0.287756 (VIOLATED) @@ -687,48 +792,94 @@ gpio_dm1[9] 0.500000 0.786778 -0.286778 (VIOLAT gpio_inp_dis[9] 0.500000 0.786769 -0.286769 (VIOLATED) gpio_dm2[9] 0.500000 0.786745 -0.286745 (VIOLATED) gpio_loopback_one[9] 0.500000 0.786734 -0.286734 (VIOLATED) -mprj/_635_/A 0.500000 0.782037 -0.282037 (VIOLATED) -mprj/_634_/A 0.500000 0.782035 -0.282035 (VIOLATED) -mprj/_636_/A 0.500000 0.782030 -0.282030 (VIOLATED) -mprj/_641_/A 0.500000 0.782026 -0.282026 (VIOLATED) -mprj/load_slew16/A 0.500000 0.782020 -0.282020 (VIOLATED) -mprj/_638_/A 0.500000 0.782020 -0.282020 (VIOLATED) -mprj/_639_/A 0.500000 0.782020 -0.282020 (VIOLATED) -mprj/_640_/A 0.500000 0.782020 -0.282020 (VIOLATED) -mprj/fanout15/X 0.500000 0.782020 -0.282020 (VIOLATED) +gpio_dm1[11] 0.500000 0.784489 -0.284489 (VIOLATED) +gpio_inp_dis[11] 0.500000 0.784488 -0.284488 (VIOLATED) +gpio_dm2[11] 0.500000 0.784487 -0.284487 (VIOLATED) +gpio_loopback_one[11] 0.500000 0.784482 -0.284481 (VIOLATED) +mprj/_635_/A 0.500000 0.782039 -0.282039 (VIOLATED) +mprj2/_635_/A 0.500000 0.782039 -0.282039 (VIOLATED) +mprj/_634_/A 0.500000 0.782036 -0.282036 (VIOLATED) +mprj2/_634_/A 0.500000 0.782036 -0.282036 (VIOLATED) +mprj/_636_/A 0.500000 0.782032 -0.282032 (VIOLATED) +mprj2/_636_/A 0.500000 0.782032 -0.282032 (VIOLATED) +mprj/_641_/A 0.500000 0.782028 -0.282028 (VIOLATED) +mprj2/_641_/A 0.500000 0.782028 -0.282028 (VIOLATED) +mprj/load_slew16/A 0.500000 0.782022 -0.282022 (VIOLATED) +mprj2/load_slew16/A 0.500000 0.782022 -0.282022 (VIOLATED) +mprj/_638_/A 0.500000 0.782021 -0.282021 (VIOLATED) +mprj/_639_/A 0.500000 0.782021 -0.282021 (VIOLATED) +mprj/_640_/A 0.500000 0.782021 -0.282021 (VIOLATED) +mprj/fanout15/X 0.500000 0.782021 -0.282021 (VIOLATED) +mprj2/_638_/A 0.500000 0.782021 -0.282021 (VIOLATED) +mprj2/_639_/A 0.500000 0.782021 -0.282021 (VIOLATED) +mprj2/_640_/A 0.500000 0.782021 -0.282021 (VIOLATED) +mprj2/fanout15/X 0.500000 0.782021 -0.282021 (VIOLATED) +mprj2/_597_/A 0.500000 0.769624 -0.269624 (VIOLATED) mprj/_597_/A 0.500000 0.769622 -0.269622 (VIOLATED) +mprj2/_598_/A 0.500000 0.769621 -0.269621 (VIOLATED) mprj/_598_/A 0.500000 0.769620 -0.269619 (VIOLATED) +mprj2/_593_/A 0.500000 0.769614 -0.269614 (VIOLATED) mprj/_593_/A 0.500000 0.769612 -0.269612 (VIOLATED) +mprj2/_594_/A 0.500000 0.769612 -0.269612 (VIOLATED) +mprj2/_595_/A 0.500000 0.769611 -0.269611 (VIOLATED) +mprj2/_596_/A 0.500000 0.769611 -0.269611 (VIOLATED) +mprj2/fanout23/X 0.500000 0.769611 -0.269611 (VIOLATED) +mprj2/wire24/A 0.500000 0.769611 -0.269611 (VIOLATED) mprj/_594_/A 0.500000 0.769610 -0.269610 (VIOLATED) mprj/_595_/A 0.500000 0.769610 -0.269610 (VIOLATED) mprj/_596_/A 0.500000 0.769610 -0.269610 (VIOLATED) mprj/fanout23/X 0.500000 0.769610 -0.269610 (VIOLATED) mprj/wire24/A 0.500000 0.769610 -0.269610 (VIOLATED) -mprj/_652_/A 0.500000 0.713817 -0.213817 (VIOLATED) -mprj/_655_/A 0.500000 0.713817 -0.213817 (VIOLATED) -mprj/load_slew26/A 0.500000 0.713816 -0.213816 (VIOLATED) -mprj/_653_/A 0.500000 0.713815 -0.213815 (VIOLATED) -mprj/_658_/A 0.500000 0.713809 -0.213809 (VIOLATED) -mprj/_656_/A 0.500000 0.713805 -0.213805 (VIOLATED) -mprj/_659_/A 0.500000 0.713790 -0.213790 (VIOLATED) -mprj/fanout21/A 0.500000 0.713786 -0.213786 (VIOLATED) -mprj/fanout25/X 0.500000 0.713786 -0.213786 (VIOLATED) +mprj/_652_/A 0.500000 0.713815 -0.213815 (VIOLATED) +mprj/_655_/A 0.500000 0.713815 -0.213815 (VIOLATED) +mprj/load_slew26/A 0.500000 0.713814 -0.213814 (VIOLATED) +mprj2/_652_/A 0.500000 0.713814 -0.213814 (VIOLATED) +mprj2/_655_/A 0.500000 0.713813 -0.213813 (VIOLATED) +mprj/_653_/A 0.500000 0.713812 -0.213812 (VIOLATED) +mprj2/load_slew26/A 0.500000 0.713812 -0.213812 (VIOLATED) +mprj2/_653_/A 0.500000 0.713811 -0.213811 (VIOLATED) +mprj/_658_/A 0.500000 0.713807 -0.213807 (VIOLATED) +mprj2/_658_/A 0.500000 0.713805 -0.213805 (VIOLATED) +mprj/_656_/A 0.500000 0.713803 -0.213803 (VIOLATED) +mprj2/_656_/A 0.500000 0.713802 -0.213801 (VIOLATED) +mprj/_659_/A 0.500000 0.713788 -0.213788 (VIOLATED) +mprj2/_659_/A 0.500000 0.713787 -0.213787 (VIOLATED) +mprj/fanout21/A 0.500000 0.713784 -0.213784 (VIOLATED) +mprj/fanout25/X 0.500000 0.713784 -0.213784 (VIOLATED) +mprj2/fanout21/A 0.500000 0.713782 -0.213782 (VIOLATED) +mprj2/fanout25/X 0.500000 0.713782 -0.213782 (VIOLATED) mprj/wire13/A 0.500000 0.712887 -0.212887 (VIOLATED) +mprj2/wire13/A 0.500000 0.712887 -0.212887 (VIOLATED) mprj/ANTENNA_wire13_A/DIODE 0.500000 0.712864 -0.212864 (VIOLATED) +mprj2/ANTENNA_wire13_A/DIODE 0.500000 0.712864 -0.212864 (VIOLATED) mprj/ANTENNA__591__Y/DIODE 0.500000 0.712201 -0.212201 (VIOLATED) +mprj2/ANTENNA__591__Y/DIODE 0.500000 0.712201 -0.212201 (VIOLATED) mprj/_591_/Y 0.500000 0.712189 -0.212189 (VIOLATED) +mprj2/_591_/Y 0.500000 0.712189 -0.212189 (VIOLATED) mprj/output5/A 0.500000 0.698548 -0.198548 (VIOLATED) +mprj2/output5/A 0.500000 0.698548 -0.198548 (VIOLATED) mprj/ANTENNA_output5_A/DIODE 0.500000 0.698533 -0.198533 (VIOLATED) +mprj2/ANTENNA_output5_A/DIODE 0.500000 0.698533 -0.198533 (VIOLATED) mprj/_386_/B 0.500000 0.696647 -0.196647 (VIOLATED) +mprj2/_386_/B 0.500000 0.696647 -0.196647 (VIOLATED) mprj/ANTENNA__386__B/DIODE 0.500000 0.696523 -0.196523 (VIOLATED) +mprj2/ANTENNA__386__B/DIODE 0.500000 0.696523 -0.196523 (VIOLATED) mprj/_580_/A2 0.500000 0.696485 -0.196485 (VIOLATED) +mprj2/_580_/A2 0.500000 0.696485 -0.196485 (VIOLATED) mprj/_572_/C 0.500000 0.696482 -0.196483 (VIOLATED) +mprj2/_572_/C 0.500000 0.696482 -0.196483 (VIOLATED) mprj/ANTENNA__580__A2/DIODE 0.500000 0.696480 -0.196480 (VIOLATED) +mprj2/ANTENNA__580__A2/DIODE 0.500000 0.696480 -0.196480 (VIOLATED) mprj/ANTENNA__572__C/DIODE 0.500000 0.696478 -0.196478 (VIOLATED) +mprj2/ANTENNA__572__C/DIODE 0.500000 0.696478 -0.196478 (VIOLATED) mprj/_568_/C 0.500000 0.696477 -0.196477 (VIOLATED) +mprj2/_568_/C 0.500000 0.696477 -0.196477 (VIOLATED) mprj/ANTENNA__568__C/DIODE 0.500000 0.696477 -0.196477 (VIOLATED) +mprj2/ANTENNA__568__C/DIODE 0.500000 0.696477 -0.196477 (VIOLATED) mprj/ANTENNA__385__Y/DIODE 0.500000 0.696461 -0.196461 (VIOLATED) +mprj2/ANTENNA__385__Y/DIODE 0.500000 0.696461 -0.196461 (VIOLATED) mprj/_385_/Y 0.500000 0.696449 -0.196449 (VIOLATED) +mprj2/_385_/Y 0.500000 0.696449 -0.196449 (VIOLATED) gpio_inp_dis[15] 0.500000 0.561977 -0.061977 (VIOLATED) gpio_oeb[15] 0.500000 0.561974 -0.061974 (VIOLATED) gpio_loopback_one[15] 0.500000 0.561969 -0.061969 (VIOLATED) @@ -745,51 +896,28 @@ gpio_inp_dis[22] 0.500000 0.559175 -0.059175 (VIOLAT gpio_oeb[22] 0.500000 0.559173 -0.059173 (VIOLATED) gpio_loopback_one[22] 0.500000 0.559167 -0.059167 (VIOLATED) mprj/output9/A 0.500000 0.553688 -0.053688 (VIOLATED) +mprj2/output9/A 0.500000 0.553688 -0.053688 (VIOLATED) mprj/ANTENNA_output9_A/DIODE 0.500000 0.553672 -0.053672 (VIOLATED) +mprj2/ANTENNA_output9_A/DIODE 0.500000 0.553672 -0.053672 (VIOLATED) gpio_inp_dis[37] 0.500000 0.553662 -0.053662 (VIOLATED) gpio_oeb[37] 0.500000 0.553659 -0.053659 (VIOLATED) gpio_loopback_one[37] 0.500000 0.553655 -0.053655 (VIOLATED) -gpio_inp_dis[27] 0.500000 0.552998 -0.052998 (VIOLATED) -gpio_oeb[27] 0.500000 0.552996 -0.052996 (VIOLATED) -gpio_loopback_one[27] 0.500000 0.552992 -0.052992 (VIOLATED) +gpio_inp_dis[35] 0.500000 0.552316 -0.052316 (VIOLATED) +gpio_oeb[35] 0.500000 0.552314 -0.052314 (VIOLATED) +gpio_loopback_one[35] 0.500000 0.552310 -0.052309 (VIOLATED) mprj/ANTENNA__586__X/DIODE 0.500000 0.551663 -0.051663 (VIOLATED) +mprj2/ANTENNA__586__X/DIODE 0.500000 0.551663 -0.051663 (VIOLATED) mprj/_586_/X 0.500000 0.551657 -0.051657 (VIOLATED) +mprj2/_586_/X 0.500000 0.551657 -0.051657 (VIOLATED) gpio_inp_dis[23] 0.500000 0.550837 -0.050837 (VIOLATED) gpio_oeb[23] 0.500000 0.550825 -0.050825 (VIOLATED) gpio_loopback_one[23] 0.500000 0.550817 -0.050817 (VIOLATED) -gpio_inp_dis[30] 0.500000 0.549483 -0.049483 (VIOLATED) -gpio_oeb[30] 0.500000 0.549474 -0.049474 (VIOLATED) -gpio_loopback_one[30] 0.500000 0.549468 -0.049467 (VIOLATED) -gpio_inp_dis[35] 0.500000 0.549378 -0.049378 (VIOLATED) -gpio_oeb[35] 0.500000 0.549376 -0.049376 (VIOLATED) -gpio_loopback_one[35] 0.500000 0.549371 -0.049371 (VIOLATED) -gpio_inp_dis[32] 0.500000 0.549282 -0.049282 (VIOLATED) -gpio_oeb[32] 0.500000 0.549280 -0.049280 (VIOLATED) -gpio_loopback_one[32] 0.500000 0.549275 -0.049275 (VIOLATED) gpio_inp_dis[36] 0.500000 0.547713 -0.047713 (VIOLATED) gpio_oeb[36] 0.500000 0.547697 -0.047697 (VIOLATED) gpio_loopback_one[36] 0.500000 0.547672 -0.047672 (VIOLATED) -gpio_inp_dis[25] 0.500000 0.546529 -0.046529 (VIOLATED) -gpio_oeb[25] 0.500000 0.546527 -0.046527 (VIOLATED) -gpio_loopback_one[25] 0.500000 0.546522 -0.046522 (VIOLATED) gpio_inp_dis[18] 0.500000 0.545548 -0.045548 (VIOLATED) gpio_oeb[18] 0.500000 0.545537 -0.045537 (VIOLATED) gpio_loopback_one[18] 0.500000 0.545530 -0.045530 (VIOLATED) -gpio_inp_dis[26] 0.500000 0.545290 -0.045290 (VIOLATED) -gpio_oeb[26] 0.500000 0.545280 -0.045280 (VIOLATED) -gpio_loopback_one[26] 0.500000 0.545276 -0.045276 (VIOLATED) -gpio_inp_dis[31] 0.500000 0.544930 -0.044930 (VIOLATED) -gpio_oeb[31] 0.500000 0.544928 -0.044928 (VIOLATED) -gpio_loopback_one[31] 0.500000 0.544924 -0.044924 (VIOLATED) -gpio_inp_dis[29] 0.500000 0.544503 -0.044503 (VIOLATED) -gpio_oeb[29] 0.500000 0.544478 -0.044478 (VIOLATED) -gpio_loopback_one[29] 0.500000 0.544462 -0.044462 (VIOLATED) -gpio_oeb[33] 0.500000 0.544329 -0.044329 (VIOLATED) -gpio_inp_dis[33] 0.500000 0.544325 -0.044325 (VIOLATED) -gpio_loopback_one[33] 0.500000 0.544319 -0.044319 (VIOLATED) -gpio_inp_dis[34] 0.500000 0.543437 -0.043437 (VIOLATED) -gpio_oeb[34] 0.500000 0.543435 -0.043435 (VIOLATED) -gpio_loopback_one[34] 0.500000 0.543431 -0.043431 (VIOLATED) gpio_inp_dis[17] 0.500000 0.542216 -0.042216 (VIOLATED) gpio_oeb[17] 0.500000 0.542205 -0.042205 (VIOLATED) gpio_loopback_one[17] 0.500000 0.542199 -0.042199 (VIOLATED) @@ -799,12 +927,6 @@ gpio_loopback_one[16] 0.500000 0.541879 -0.041879 (VIOLAT gpio_dm0[0] 0.500000 0.541691 -0.041691 (VIOLATED) gpio_oeb[0] 0.500000 0.541660 -0.041660 (VIOLATED) gpio_loopback_one[0] 0.500000 0.541645 -0.041645 (VIOLATED) -gpio_inp_dis[28] 0.500000 0.539617 -0.039617 (VIOLATED) -gpio_oeb[28] 0.500000 0.539615 -0.039615 (VIOLATED) -gpio_loopback_one[28] 0.500000 0.539611 -0.039611 (VIOLATED) -gpio_inp_dis[24] 0.500000 0.538673 -0.038673 (VIOLATED) -gpio_oeb[24] 0.500000 0.538671 -0.038671 (VIOLATED) -gpio_loopback_one[24] 0.500000 0.538667 -0.038667 (VIOLATED) gpio_inp_dis[38] 0.500000 0.536895 -0.036895 (VIOLATED) gpio_oeb[38] 0.500000 0.536894 -0.036894 (VIOLATED) gpio_loopback_one[38] 0.500000 0.536891 -0.036891 (VIOLATED) @@ -830,17 +952,24 @@ gpio_inp_dis[41] 0.500000 0.522868 -0.022868 (VIOLAT gpio_oeb[41] 0.500000 0.522866 -0.022866 (VIOLATED) gpio_loopback_one[41] 0.500000 0.522861 -0.022861 (VIOLATED) mprj/output3/A 0.500000 0.516049 -0.016049 (VIOLATED) +mprj2/output3/A 0.500000 0.516049 -0.016049 (VIOLATED) mprj/ANTENNA_output3_A/DIODE 0.500000 0.515921 -0.015921 (VIOLATED) +mprj2/ANTENNA_output3_A/DIODE 0.500000 0.515921 -0.015921 (VIOLATED) max fanout Pin Limit Fanout Slack --------------------------------------------------------- mprj/wire20/X 10 19 -9 (VIOLATED) +mprj2/wire20/X 10 19 -9 (VIOLATED) mprj/clkbuf_0_wb_clk_i/X 10 17 -7 (VIOLATED) +mprj2/clkbuf_0_wb_clk_i/X 10 17 -7 (VIOLATED) mprj/load_slew26/X 10 15 -5 (VIOLATED) +mprj2/load_slew26/X 10 15 -5 (VIOLATED) mprj/clkbuf_3_6_0_wb_clk_i/X 10 12 -2 (VIOLATED) mprj/clkbuf_3_7_0_wb_clk_i/X 10 12 -2 (VIOLATED) +mprj2/clkbuf_3_6_0_wb_clk_i/X 10 12 -2 (VIOLATED) +mprj2/clkbuf_3_7_0_wb_clk_i/X 10 12 -2 (VIOLATED) mprj/_384_/Y 10 11 (VIOLATED) mprj/_385_/Y 10 11 (VIOLATED) mprj/_564_/X 10 11 (VIOLATED) @@ -850,34 +979,38 @@ mprj/clkbuf_3_2_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_3_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_4_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_5_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/_384_/Y 10 11 (VIOLATED) +mprj2/_385_/Y 10 11 (VIOLATED) +mprj2/_564_/X 10 11 (VIOLATED) +mprj2/clkbuf_3_0_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_1_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_2_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_3_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_4_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_5_0_wb_clk_i/X 10 11 (VIOLATED) max capacitance Pin Limit Cap Slack ------------------------------------------------------------------------ -gpio_loopback_zero[35] 0.200000 0.383147 -0.183147 (VIOLATED) +gpio_in[0] 0.200000 0.714184 -0.514184 (VIOLATED) +mprj2/output2/X 0.094309 0.529090 -0.434781 (VIOLATED) +mprj2/output4/X 0.094309 0.493530 -0.399221 (VIOLATED) +mprj2/output5/X 0.094309 0.407499 -0.313190 (VIOLATED) +mprj2/output6/X 0.094309 0.311493 -0.217184 (VIOLATED) +gpio_in[1] 0.200000 0.392623 -0.192623 (VIOLATED) +gpio_loopback_zero[35] 0.200000 0.383851 -0.183851 (VIOLATED) gpio_loopback_zero[21] 0.200000 0.382522 -0.182522 (VIOLATED) gpio_loopback_zero[22] 0.200000 0.382266 -0.182266 (VIOLATED) -gpio_loopback_zero[26] 0.200000 0.382226 -0.182226 (VIOLATED) gpio_loopback_zero[37] 0.200000 0.382222 -0.182222 (VIOLATED) -gpio_loopback_zero[32] 0.200000 0.382208 -0.182208 (VIOLATED) gpio_loopback_zero[15] 0.200000 0.382203 -0.182203 (VIOLATED) gpio_loopback_zero[19] 0.200000 0.382177 -0.182177 (VIOLATED) -gpio_loopback_zero[29] 0.200000 0.381895 -0.181895 (VIOLATED) gpio_loopback_zero[20] 0.200000 0.381787 -0.181787 (VIOLATED) -gpio_loopback_zero[27] 0.200000 0.381747 -0.181747 (VIOLATED) gpio_loopback_zero[39] 0.200000 0.381578 -0.181578 (VIOLATED) -gpio_loopback_zero[25] 0.200000 0.381498 -0.181498 (VIOLATED) -gpio_loopback_zero[36] 0.200000 0.381278 -0.181278 (VIOLATED) -gpio_loopback_zero[34] 0.200000 0.381117 -0.181117 (VIOLATED) -gpio_loopback_zero[31] 0.200000 0.381034 -0.181034 (VIOLATED) -gpio_loopback_zero[30] 0.200000 0.380982 -0.180982 (VIOLATED) +gpio_loopback_zero[36] 0.200000 0.381380 -0.181380 (VIOLATED) gpio_loopback_zero[42] 0.200000 0.380941 -0.180941 (VIOLATED) gpio_loopback_zero[0] 0.200000 0.380718 -0.180718 (VIOLATED) gpio_loopback_zero[23] 0.200000 0.380712 -0.180712 (VIOLATED) -gpio_loopback_zero[28] 0.200000 0.380535 -0.180535 (VIOLATED) -gpio_loopback_zero[33] 0.200000 0.380369 -0.180369 (VIOLATED) -gpio_loopback_zero[24] 0.200000 0.380227 -0.180227 (VIOLATED) gpio_loopback_zero[38] 0.200000 0.380209 -0.180209 (VIOLATED) gpio_loopback_zero[18] 0.200000 0.380128 -0.180128 (VIOLATED) gpio_loopback_zero[43] 0.200000 0.379736 -0.179736 (VIOLATED) @@ -887,26 +1020,44 @@ gpio_loopback_zero[41] 0.200000 0.379256 -0.179256 (VIOLAT gpio_loopback_zero[14] 0.200000 0.379185 -0.179185 (VIOLATED) gpio_loopback_zero[40] 0.200000 0.379153 -0.179153 (VIOLATED) gpio_loopback_zero[13] 0.200000 0.378530 -0.178530 (VIOLATED) -gpio_loopback_zero[11] 0.200000 0.316158 -0.116158 (VIOLATED) -gpio_loopback_zero[12] 0.200000 0.315856 -0.115856 (VIOLATED) -gpio_loopback_zero[9] 0.200000 0.315043 -0.115043 (VIOLATED) +mprj2/output3/X 0.094309 0.261957 -0.167648 (VIOLATED) +mprj2/output12/X 0.094309 0.233123 -0.138814 (VIOLATED) +mprj2/output7/X 0.094309 0.222857 -0.128548 (VIOLATED) +gpio_loopback_zero[31] 0.200000 0.323106 -0.123106 (VIOLATED) +gpio_loopback_zero[26] 0.200000 0.321436 -0.121436 (VIOLATED) +gpio_loopback_zero[29] 0.200000 0.321000 -0.121000 (VIOLATED) +gpio_loopback_zero[25] 0.200000 0.320681 -0.120681 (VIOLATED) +gpio_loopback_zero[28] 0.200000 0.319499 -0.119499 (VIOLATED) +gpio_loopback_zero[33] 0.200000 0.318724 -0.118724 (VIOLATED) +gpio_loopback_zero[27] 0.200000 0.318569 -0.118569 (VIOLATED) +gpio_loopback_zero[32] 0.200000 0.318308 -0.118308 (VIOLATED) +gpio_loopback_zero[24] 0.200000 0.316579 -0.116579 (VIOLATED) +gpio_loopback_zero[34] 0.200000 0.315952 -0.115952 (VIOLATED) +gpio_loopback_zero[2] 0.200000 0.315761 -0.115761 (VIOLATED) +gpio_loopback_zero[30] 0.200000 0.315660 -0.115660 (VIOLATED) +gpio_loopback_zero[9] 0.200000 0.315042 -0.115042 (VIOLATED) gpio_loopback_zero[3] 0.200000 0.314889 -0.114889 (VIOLATED) -gpio_loopback_zero[10] 0.200000 0.314007 -0.114007 (VIOLATED) +gpio_loopback_zero[10] 0.200000 0.313848 -0.113848 (VIOLATED) gpio_loopback_zero[8] 0.200000 0.313716 -0.113716 (VIOLATED) gpio_loopback_zero[4] 0.200000 0.313625 -0.113625 (VIOLATED) +gpio_loopback_zero[12] 0.200000 0.313535 -0.113535 (VIOLATED) gpio_loopback_zero[7] 0.200000 0.313502 -0.113502 (VIOLATED) -gpio_loopback_zero[2] 0.200000 0.313291 -0.113291 (VIOLATED) gpio_loopback_zero[5] 0.200000 0.312970 -0.112970 (VIOLATED) gpio_loopback_zero[6] 0.200000 0.312506 -0.112506 (VIOLATED) gpio_loopback_zero[1] 0.200000 0.312293 -0.112293 (VIOLATED) +gpio_loopback_zero[11] 0.200000 0.311175 -0.111175 (VIOLATED) +mprj2/output11/X 0.094309 0.173390 -0.079081 (VIOLATED) +mprj2/output8/X 0.094309 0.156936 -0.062627 (VIOLATED) +mprj2/output10/X 0.094309 0.100823 -0.006514 (VIOLATED) mprj/wire14/X 0.200000 0.201739 -0.001739 (VIOLATED) +mprj2/wire14/X 0.200000 0.201739 -0.001739 (VIOLATED) =========================================================================== report_parasitic_annotation -report_unannotated ============================================================================ -Found 217 unannotated drivers. +Found 223 unannotated drivers. analog_io[0] analog_io[10] analog_io[11] @@ -1124,18 +1275,24 @@ Found 217 unannotated drivers. mprj/clkload3/X mprj/clkload4/X mprj/clkload5/X + mprj2/clkload0/X + mprj2/clkload1/X + mprj2/clkload2/X + mprj2/clkload3/X + mprj2/clkload4/X + mprj2/clkload5/X Found 0 partially unannotated drivers. =========================================================================== -max slew violation count 780 -max fanout violation count 14 -max cap violation count 45 +max slew violation count 904 +max fanout violation count 28 +max cap violation count 58 ============================================================================ =========================================================================== check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks =========================================================================== -Warning: There are 84 unclocked register/latch pins. +Warning: There are 168 unclocked register/latch pins. mprj/_675_/CLK mprj/_676_/CLK mprj/_677_/CLK @@ -1220,7 +1377,91 @@ Warning: There are 84 unclocked register/latch pins. mprj/_756_/CLK mprj/_757_/CLK mprj/_758_/CLK -Warning: There are 183 unconstrained endpoints. + mprj2/_675_/CLK + mprj2/_676_/CLK + mprj2/_677_/CLK + mprj2/_678_/CLK + mprj2/_679_/CLK + mprj2/_680_/CLK + mprj2/_681_/CLK + mprj2/_682_/CLK + mprj2/_683_/CLK + mprj2/_684_/CLK + mprj2/_685_/CLK + mprj2/_686_/CLK + mprj2/_687_/CLK + mprj2/_688_/CLK + mprj2/_689_/CLK + mprj2/_690_/CLK + mprj2/_691_/CLK + mprj2/_692_/CLK + mprj2/_693_/CLK + mprj2/_694_/CLK + mprj2/_695_/CLK + mprj2/_696_/CLK + mprj2/_697_/CLK + mprj2/_698_/CLK + mprj2/_699_/CLK + mprj2/_700_/CLK + mprj2/_701_/CLK + mprj2/_702_/CLK + mprj2/_703_/CLK + mprj2/_704_/CLK + mprj2/_705_/CLK + mprj2/_706_/CLK + mprj2/_707_/CLK + mprj2/_708_/CLK + mprj2/_709_/CLK + mprj2/_710_/CLK + mprj2/_711_/CLK + mprj2/_712_/CLK + mprj2/_713_/CLK + mprj2/_714_/CLK + mprj2/_715_/CLK + mprj2/_716_/CLK + mprj2/_717_/CLK + mprj2/_718_/CLK + mprj2/_719_/CLK + mprj2/_720_/CLK + mprj2/_721_/CLK + mprj2/_722_/CLK + mprj2/_723_/CLK + mprj2/_724_/CLK + mprj2/_725_/CLK + mprj2/_726_/CLK + mprj2/_727_/CLK + mprj2/_728_/CLK + mprj2/_729_/CLK + mprj2/_730_/CLK + mprj2/_731_/CLK + mprj2/_732_/CLK + mprj2/_733_/CLK + mprj2/_734_/CLK + mprj2/_735_/CLK + mprj2/_736_/CLK + mprj2/_737_/CLK + mprj2/_738_/CLK + mprj2/_739_/CLK + mprj2/_740_/CLK + mprj2/_741_/CLK + mprj2/_742_/CLK + mprj2/_743_/CLK + mprj2/_744_/CLK + mprj2/_745_/CLK + mprj2/_746_/CLK + mprj2/_747_/CLK + mprj2/_748_/CLK + mprj2/_749_/CLK + mprj2/_750_/CLK + mprj2/_751_/CLK + mprj2/_752_/CLK + mprj2/_753_/CLK + mprj2/_754_/CLK + mprj2/_755_/CLK + mprj2/_756_/CLK + mprj2/_757_/CLK + mprj2/_758_/CLK +Warning: There are 278 unconstrained endpoints. analog_io[0] analog_io[10] analog_io[11] @@ -1312,7 +1553,18 @@ Warning: There are 183 unconstrained endpoints. gpio_out[10] gpio_out[11] gpio_out[12] + gpio_out[24] + gpio_out[25] + gpio_out[26] + gpio_out[27] + gpio_out[28] + gpio_out[29] gpio_out[2] + gpio_out[30] + gpio_out[31] + gpio_out[32] + gpio_out[33] + gpio_out[34] gpio_out[3] gpio_out[4] gpio_out[5] @@ -1404,3 +1656,87 @@ Warning: There are 183 unconstrained endpoints. mprj/_756_/D mprj/_757_/D mprj/_758_/D + mprj2/_675_/D + mprj2/_676_/D + mprj2/_677_/D + mprj2/_678_/D + mprj2/_679_/D + mprj2/_680_/D + mprj2/_681_/D + mprj2/_682_/D + mprj2/_683_/D + mprj2/_684_/D + mprj2/_685_/D + mprj2/_686_/D + mprj2/_687_/D + mprj2/_688_/D + mprj2/_689_/D + mprj2/_690_/D + mprj2/_691_/D + mprj2/_692_/D + mprj2/_693_/D + mprj2/_694_/D + mprj2/_695_/D + mprj2/_696_/D + mprj2/_697_/D + mprj2/_698_/D + mprj2/_699_/D + mprj2/_700_/D + mprj2/_701_/D + mprj2/_702_/D + mprj2/_703_/D + mprj2/_704_/D + mprj2/_705_/D + mprj2/_706_/D + mprj2/_707_/D + mprj2/_708_/D + mprj2/_709_/D + mprj2/_710_/D + mprj2/_711_/D + mprj2/_712_/D + mprj2/_713_/D + mprj2/_714_/D + mprj2/_715_/D + mprj2/_716_/D + mprj2/_717_/D + mprj2/_718_/D + mprj2/_719_/D + mprj2/_720_/D + mprj2/_721_/D + mprj2/_722_/D + mprj2/_723_/D + mprj2/_724_/D + mprj2/_725_/D + mprj2/_726_/D + mprj2/_727_/D + mprj2/_728_/D + mprj2/_729_/D + mprj2/_730_/D + mprj2/_731_/D + mprj2/_732_/D + mprj2/_733_/D + mprj2/_734_/D + mprj2/_735_/D + mprj2/_736_/D + mprj2/_737_/D + mprj2/_738_/D + mprj2/_739_/D + mprj2/_740_/D + mprj2/_741_/D + mprj2/_742_/D + mprj2/_743_/D + mprj2/_744_/D + mprj2/_745_/D + mprj2/_746_/D + mprj2/_747_/D + mprj2/_748_/D + mprj2/_749_/D + mprj2/_750_/D + mprj2/_751_/D + mprj2/_752_/D + mprj2/_753_/D + mprj2/_754_/D + mprj2/_755_/D + mprj2/_756_/D + mprj2/_757_/D + mprj2/_758_/D diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ss_100C_1v60/clock.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ss_100C_1v60/clock.rpt index 2b028aa..b3b1034 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ss_100C_1v60/clock.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ss_100C_1v60/clock.rpt @@ -19,20 +19,20 @@ Clock __VIRTUAL_CLK__ rise -> rise min max 0.000000 0.000000 source latency -4.012675 network latency mprj/_710_/CLK - 4.231660 network latency mprj/_683_/CLK +7.114647 network latency mprj/_710_/CLK + 7.685017 network latency mprj2/_683_/CLK --------------- -4.012675 4.231660 latency - 0.218985 skew +7.114647 7.685017 latency + 0.570370 skew rise -> fall min max 0.000000 0.000000 source latency -3.550493 network latency mprj/_701_/CLK - 3.719165 network latency mprj/_683_/CLK +5.634494 network latency mprj/_701_/CLK + 6.047662 network latency mprj2/_683_/CLK --------------- -3.550493 3.719165 latency - 0.168672 skew +5.634494 6.047662 latency + 0.413167 skew diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ss_100C_1v60/max.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ss_100C_1v60/max.rpt index 19d8fea..0e36c6d 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ss_100C_1v60/max.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ss_100C_1v60/max.rpt @@ -4,8 +4,8 @@ report_checks -path_delay max (Setup) ============================================================================ ======================= max_ss_100C_1v60 Corner =================================== -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14,10 +14,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 2.708266 2.014946 4.014946 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.708593 0.000000 4.014946 ^ gpio_slow_sel[21] (out) - 4.014946 data arrival time + 11 0.383851 2.716394 2.017551 4.017551 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.716544 0.000000 4.017551 ^ gpio_slow_sel[35] (out) + 4.017551 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -27,13 +27,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.014946 data arrival time + -4.017551 data arrival time --------------------------------------------------------------------------------------------- - 3.735054 slack (MET) + 3.732449 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -42,10 +42,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 2.708266 2.014841 4.014841 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.708591 0.000000 4.014841 ^ gpio_dm1[21] (out) - 4.014841 data arrival time + 11 0.383851 2.716394 2.017485 4.017485 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.716543 0.000000 4.017485 ^ gpio_dm1[35] (out) + 4.017485 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -55,13 +55,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.014841 data arrival time + -4.017485 data arrival time --------------------------------------------------------------------------------------------- - 3.735159 slack (MET) + 3.732515 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -70,10 +70,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 2.704333 2.014369 4.014369 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.705292 0.000000 4.014369 ^ gpio_slow_sel[25] (out) - 4.014369 data arrival time + 11 0.383851 2.716394 2.017411 4.017411 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.716542 0.000000 4.017411 ^ gpio_analog_en[35] (out) + 4.017411 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -83,13 +83,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.014369 data arrival time + -4.017411 data arrival time --------------------------------------------------------------------------------------------- - 3.735631 slack (MET) + 3.732589 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -98,10 +98,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 2.704333 2.014301 4.014301 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.705290 0.000000 4.014301 ^ gpio_dm1[25] (out) - 4.014301 data arrival time + 11 0.383851 2.716394 2.016163 4.016162 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.716522 0.000000 4.016162 ^ gpio_dm0[35] (out) + 4.016162 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -111,13 +111,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.014301 data arrival time + -4.016162 data arrival time --------------------------------------------------------------------------------------------- - 3.735699 slack (MET) + 3.733837 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -126,10 +126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 2.706177 2.014255 4.014255 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.706539 0.000000 4.014255 ^ gpio_slow_sel[32] (out) - 4.014255 data arrival time + 11 0.383851 2.716394 2.016009 4.016009 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.716520 0.000000 4.016009 ^ gpio_analog_pol[35] (out) + 4.016009 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -139,13 +139,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.014255 data arrival time + -4.016009 data arrival time --------------------------------------------------------------------------------------------- - 3.735745 slack (MET) + 3.733991 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -154,10 +154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 2.704333 2.014194 4.014194 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.705285 0.000000 4.014194 ^ gpio_analog_en[25] (out) - 4.014194 data arrival time + 11 0.382522 2.708266 2.014946 4.014946 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.708593 0.000000 4.014946 ^ gpio_slow_sel[21] (out) + 4.014946 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -167,13 +167,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.014194 data arrival time + -4.014946 data arrival time --------------------------------------------------------------------------------------------- - 3.735806 slack (MET) + 3.735054 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -182,10 +182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 2.704333 2.014121 4.014121 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.705282 0.000000 4.014121 ^ gpio_dm0[25] (out) - 4.014121 data arrival time + 11 0.382522 2.708266 2.014841 4.014841 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.708591 0.000000 4.014841 ^ gpio_dm1[21] (out) + 4.014841 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -195,13 +195,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.014121 data arrival time + -4.014841 data arrival time --------------------------------------------------------------------------------------------- - 3.735879 slack (MET) + 3.735159 slack (MET) Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -210,10 +210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 2.711475 2.013881 4.013881 ^ gpio_loopback_zero[35] (in) + 11 0.383851 2.716394 2.014279 4.014279 ^ gpio_loopback_zero[35] (in) gpio_loopback_zero[35] (net) - 2.711625 0.000000 4.013881 ^ gpio_slow_sel[35] (out) - 4.013881 data arrival time + 2.716494 0.000000 4.014279 ^ gpio_analog_sel[35] (out) + 4.014279 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -223,13 +223,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.013881 data arrival time + -4.014279 data arrival time --------------------------------------------------------------------------------------------- - 3.736119 slack (MET) + 3.735721 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -238,10 +238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 2.708266 2.013872 4.013872 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.708567 0.000000 4.013872 ^ gpio_analog_en[21] (out) - 4.013872 data arrival time + 11 0.383851 2.716394 2.014136 4.014136 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.716492 0.000000 4.014136 ^ gpio_dm2[35] (out) + 4.014136 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -251,13 +251,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.013872 data arrival time + -4.014136 data arrival time --------------------------------------------------------------------------------------------- - 3.736128 slack (MET) + 3.735864 slack (MET) Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -266,10 +266,38 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 2.711475 2.013815 4.013815 ^ gpio_loopback_zero[35] (in) + 11 0.383851 2.716394 2.013970 4.013970 ^ gpio_loopback_zero[35] (in) gpio_loopback_zero[35] (net) - 2.711624 0.000000 4.013815 ^ gpio_dm1[35] (out) - 4.013815 data arrival time + 2.716490 0.000000 4.013970 ^ gpio_holdover[35] (out) + 4.013970 data arrival time + + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 10.000000 clock network delay (ideal) + -0.250000 9.750000 clock uncertainty + 0.000000 9.750000 clock reconvergence pessimism + -2.000000 7.750000 output external delay + 7.750000 data required time +--------------------------------------------------------------------------------------------- + 7.750000 data required time + -4.013970 data arrival time +--------------------------------------------------------------------------------------------- + 3.736030 slack (MET) + + +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[21] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ +Path Type: max + +Fanout Cap Slew Delay Time Description +--------------------------------------------------------------------------------------------- + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 11 0.382522 2.708266 2.013872 4.013872 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.708567 0.000000 4.013872 ^ gpio_analog_en[21] (out) + 4.013872 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -279,13 +307,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.013815 data arrival time + -4.013872 data arrival time --------------------------------------------------------------------------------------------- - 3.736185 slack (MET) + 3.736128 slack (MET) Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -294,10 +322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 2.711475 2.013742 4.013742 ^ gpio_loopback_zero[35] (in) + 11 0.383851 2.716394 2.013804 4.013804 ^ gpio_loopback_zero[35] (in) gpio_loopback_zero[35] (net) - 2.711622 0.000000 4.013742 ^ gpio_analog_en[35] (out) - 4.013742 data arrival time + 2.716488 0.000000 4.013804 ^ gpio_out[35] (out) + 4.013804 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -307,9 +335,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.013742 data arrival time + -4.013804 data arrival time --------------------------------------------------------------------------------------------- - 3.736258 slack (MET) + 3.736196 slack (MET) Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) @@ -368,6 +396,34 @@ Fanout Cap Slew Delay Time Description 3.736733 slack (MET) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ +Path Type: max + +Fanout Cap Slew Delay Time Description +--------------------------------------------------------------------------------------------- + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 11 0.383851 2.716394 2.013225 4.013226 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.716480 0.000000 4.013226 ^ gpio_vtrip_sel[35] (out) + 4.013226 data arrival time + + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 10.000000 clock network delay (ideal) + -0.250000 9.750000 clock uncertainty + 0.000000 9.750000 clock reconvergence pessimism + -2.000000 7.750000 output external delay + 7.750000 data required time +--------------------------------------------------------------------------------------------- + 7.750000 data required time + -4.013226 data arrival time +--------------------------------------------------------------------------------------------- + 3.736774 slack (MET) + + Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_slow_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -536,8 +592,8 @@ Fanout Cap Slew Delay Time Description 3.737100 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -546,10 +602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 2.706177 2.012851 4.012852 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.706503 0.000000 4.012852 ^ gpio_dm1[32] (out) - 4.012852 data arrival time + 11 0.382266 2.706311 2.012170 4.012170 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.706589 0.000000 4.012170 ^ gpio_analog_en[22] (out) + 4.012170 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -559,13 +615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.012852 data arrival time + -4.012170 data arrival time --------------------------------------------------------------------------------------------- - 3.737149 slack (MET) + 3.737830 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -574,10 +630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 2.704333 2.012602 4.012602 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.705217 0.000000 4.012602 ^ gpio_analog_pol[25] (out) - 4.012602 data arrival time + 11 0.382203 2.705968 2.012026 4.012025 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.706258 0.000000 4.012025 ^ gpio_analog_en[15] (out) + 4.012025 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -587,13 +643,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.012602 data arrival time + -4.012025 data arrival time --------------------------------------------------------------------------------------------- - 3.737398 slack (MET) + 3.737974 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -602,10 +658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 2.711475 2.012493 4.012493 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.711602 0.000000 4.012493 ^ gpio_dm0[35] (out) - 4.012493 data arrival time + 11 0.382266 2.706311 2.011813 4.011813 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.706581 0.000000 4.011813 ^ gpio_dm0[22] (out) + 4.011813 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -615,13 +671,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.012493 data arrival time + -4.011813 data arrival time --------------------------------------------------------------------------------------------- - 3.737507 slack (MET) + 3.738187 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -630,10 +686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 2.711475 2.012339 4.012339 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.711600 0.000000 4.012339 ^ gpio_analog_pol[35] (out) - 4.012339 data arrival time + 11 0.382177 2.705806 2.011762 4.011762 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 2.706095 0.000000 4.011762 ^ gpio_analog_en[19] (out) + 4.011762 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -643,13 +699,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.012339 data arrival time + -4.011762 data arrival time --------------------------------------------------------------------------------------------- - 3.737661 slack (MET) + 3.738238 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -658,10 +714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 2.706311 2.012170 4.012170 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.706589 0.000000 4.012170 ^ gpio_analog_en[22] (out) - 4.012170 data arrival time + 11 0.382203 2.705968 2.011667 4.011668 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.706250 0.000000 4.011668 ^ gpio_dm0[15] (out) + 4.011668 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -671,13 +727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.012170 data arrival time + -4.011668 data arrival time --------------------------------------------------------------------------------------------- - 3.737830 slack (MET) + 3.738333 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -686,10 +742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 2.706177 2.012101 4.012102 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.706485 0.000000 4.012102 ^ gpio_analog_en[32] (out) - 4.012102 data arrival time + 11 0.382177 2.705806 2.011404 4.011404 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 2.706087 0.000000 4.011404 ^ gpio_dm0[19] (out) + 4.011404 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -699,13 +755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.012102 data arrival time + -4.011404 data arrival time --------------------------------------------------------------------------------------------- - 3.737899 slack (MET) + 3.738596 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -714,10 +770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 2.705968 2.012026 4.012025 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.706258 0.000000 4.012025 ^ gpio_analog_en[15] (out) - 4.012025 data arrival time + 11 0.382266 2.706311 2.011338 4.011338 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.706570 0.000000 4.011338 ^ gpio_analog_pol[22] (out) + 4.011338 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -727,13 +783,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.012025 data arrival time + -4.011338 data arrival time --------------------------------------------------------------------------------------------- - 3.737974 slack (MET) + 3.738662 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -742,10 +798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 2.706311 2.011813 4.011813 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.706581 0.000000 4.011813 ^ gpio_dm0[22] (out) - 4.011813 data arrival time + 11 0.382222 2.706090 2.011288 4.011288 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.706359 0.000000 4.011288 ^ gpio_slow_sel[37] (out) + 4.011288 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -755,13 +811,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.011813 data arrival time + -4.011288 data arrival time --------------------------------------------------------------------------------------------- - 3.738187 slack (MET) + 3.738712 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -770,10 +826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 2.705806 2.011762 4.011762 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 2.706095 0.000000 4.011762 ^ gpio_analog_en[19] (out) - 4.011762 data arrival time + 11 0.382222 2.706090 2.011221 4.011221 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.706358 0.000000 4.011221 ^ gpio_dm1[37] (out) + 4.011221 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -783,13 +839,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.011762 data arrival time + -4.011221 data arrival time --------------------------------------------------------------------------------------------- - 3.738238 slack (MET) + 3.738779 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -798,12 +854,12 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 2.706177 2.011728 4.011727 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.706475 0.000000 4.011727 ^ gpio_dm0[32] (out) - 4.011727 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) + 11 0.382203 2.705968 2.011192 4.011192 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.706239 0.000000 4.011192 ^ gpio_analog_pol[15] (out) + 4.011192 data arrival time + + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) -0.250000 9.750000 clock uncertainty 0.000000 9.750000 clock reconvergence pessimism @@ -811,13 +867,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.011727 data arrival time + -4.011192 data arrival time --------------------------------------------------------------------------------------------- - 3.738272 slack (MET) + 3.738808 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -826,10 +882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 2.705968 2.011667 4.011668 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.706250 0.000000 4.011668 ^ gpio_dm0[15] (out) - 4.011668 data arrival time + 11 0.382222 2.706090 2.011137 4.011137 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.706356 0.000000 4.011137 ^ gpio_analog_en[37] (out) + 4.011137 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -839,13 +895,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.011668 data arrival time + -4.011137 data arrival time --------------------------------------------------------------------------------------------- - 3.738333 slack (MET) + 3.738863 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -854,10 +910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 2.705806 2.011404 4.011404 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 2.706087 0.000000 4.011404 ^ gpio_dm0[19] (out) - 4.011404 data arrival time + 11 0.382222 2.706090 2.011066 4.011066 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.706355 0.000000 4.011066 ^ gpio_dm0[37] (out) + 4.011066 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -867,13 +923,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.011404 data arrival time + -4.011066 data arrival time --------------------------------------------------------------------------------------------- - 3.738596 slack (MET) + 3.738934 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -882,10 +938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 2.706311 2.011338 4.011338 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.706570 0.000000 4.011338 ^ gpio_analog_pol[22] (out) - 4.011338 data arrival time + 11 0.382222 2.706090 2.010971 4.010971 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.706352 0.000000 4.010971 ^ gpio_analog_pol[37] (out) + 4.010971 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -895,13 +951,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.011338 data arrival time + -4.010971 data arrival time --------------------------------------------------------------------------------------------- - 3.738662 slack (MET) + 3.739029 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -910,10 +966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 2.706090 2.011288 4.011288 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.706359 0.000000 4.011288 ^ gpio_slow_sel[37] (out) - 4.011288 data arrival time + 11 0.382177 2.705806 2.010928 4.010928 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 2.706075 0.000000 4.010928 ^ gpio_analog_pol[19] (out) + 4.010928 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -923,13 +979,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.011288 data arrival time + -4.010928 data arrival time --------------------------------------------------------------------------------------------- - 3.738712 slack (MET) + 3.739072 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -938,10 +994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 2.704040 2.011240 4.011240 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.704370 0.000000 4.011240 ^ gpio_slow_sel[29] (out) - 4.011240 data arrival time + 11 0.381787 2.703048 2.010921 4.010921 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.703362 0.000000 4.010921 ^ gpio_slow_sel[20] (out) + 4.010921 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -951,13 +1007,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.011240 data arrival time + -4.010921 data arrival time --------------------------------------------------------------------------------------------- - 3.738760 slack (MET) + 3.739079 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -966,10 +1022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 2.706177 2.011230 4.011230 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.706464 0.000000 4.011230 ^ gpio_analog_pol[32] (out) - 4.011230 data arrival time + 11 0.381787 2.703048 2.010853 4.010853 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.703361 0.000000 4.010853 ^ gpio_dm1[20] (out) + 4.010853 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -979,13 +1035,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.011230 data arrival time + -4.010853 data arrival time --------------------------------------------------------------------------------------------- - 3.738769 slack (MET) + 3.739147 slack (MET) Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -994,10 +1050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 2.706090 2.011221 4.011221 ^ gpio_loopback_zero[37] (in) + 11 0.382222 2.706090 2.010453 4.010453 ^ gpio_loopback_zero[37] (in) gpio_loopback_zero[37] (net) - 2.706358 0.000000 4.011221 ^ gpio_dm1[37] (out) - 4.011221 data arrival time + 2.706341 0.000000 4.010453 ^ gpio_analog_sel[37] (out) + 4.010453 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1007,13 +1063,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.011221 data arrival time + -4.010453 data arrival time --------------------------------------------------------------------------------------------- - 3.738779 slack (MET) + 3.739547 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1022,10 +1078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 2.705968 2.011192 4.011192 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.706239 0.000000 4.011192 ^ gpio_analog_pol[15] (out) - 4.011192 data arrival time + 11 0.381787 2.703048 2.009826 4.009826 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.703336 0.000000 4.009826 ^ gpio_analog_en[20] (out) + 4.009826 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1035,13 +1091,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.011192 data arrival time + -4.009826 data arrival time --------------------------------------------------------------------------------------------- - 3.738808 slack (MET) + 3.740174 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1050,10 +1106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 2.704040 2.011173 4.011173 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.704369 0.000000 4.011173 ^ gpio_dm1[29] (out) - 4.011173 data arrival time + 11 0.381380 2.700253 2.009766 4.009766 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.700597 0.000000 4.009766 ^ gpio_slow_sel[36] (out) + 4.009766 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1063,13 +1119,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.011173 data arrival time + -4.009766 data arrival time --------------------------------------------------------------------------------------------- - 3.738827 slack (MET) + 3.740234 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1078,10 +1134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 2.706090 2.011137 4.011137 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.706356 0.000000 4.011137 ^ gpio_analog_en[37] (out) - 4.011137 data arrival time + 11 0.383851 2.716394 2.009707 4.009707 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.716441 0.000000 4.009707 ^ gpio_ib_mode_sel[35] (out) + 4.009707 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1091,13 +1147,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.011137 data arrival time + -4.009707 data arrival time --------------------------------------------------------------------------------------------- - 3.738863 slack (MET) + 3.740293 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1106,10 +1162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 2.704040 2.011088 4.011088 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.704366 0.000000 4.011088 ^ gpio_analog_en[29] (out) - 4.011088 data arrival time + 11 0.381787 2.703048 2.009468 4.009469 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.703327 0.000000 4.009469 ^ gpio_dm0[20] (out) + 4.009469 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1119,13 +1175,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.011088 data arrival time + -4.009469 data arrival time --------------------------------------------------------------------------------------------- - 3.738911 slack (MET) + 3.740531 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1134,10 +1190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 2.706090 2.011066 4.011066 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.706355 0.000000 4.011066 ^ gpio_dm0[37] (out) - 4.011066 data arrival time + 11 0.381380 2.700253 2.009418 4.009418 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.700588 0.000000 4.009418 ^ gpio_dm1[36] (out) + 4.009418 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1147,13 +1203,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.011066 data arrival time + -4.009418 data arrival time --------------------------------------------------------------------------------------------- - 3.738934 slack (MET) + 3.740582 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1162,10 +1218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 2.706090 2.010971 4.010971 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.706352 0.000000 4.010971 ^ gpio_analog_pol[37] (out) - 4.010971 data arrival time + 11 0.382522 2.708266 2.009207 4.009207 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.708465 0.000000 4.009207 ^ gpio_analog_sel[21] (out) + 4.009207 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1175,13 +1231,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.010971 data arrival time + -4.009207 data arrival time --------------------------------------------------------------------------------------------- - 3.739029 slack (MET) + 3.740793 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1190,10 +1246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 2.705806 2.010928 4.010928 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 2.706075 0.000000 4.010928 ^ gpio_analog_pol[19] (out) - 4.010928 data arrival time + 11 0.381787 2.703048 2.008993 4.008993 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.703316 0.000000 4.008993 ^ gpio_analog_pol[20] (out) + 4.008993 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1203,13 +1259,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.010928 data arrival time + -4.008993 data arrival time --------------------------------------------------------------------------------------------- - 3.739072 slack (MET) + 3.741007 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1218,10 +1274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 2.703048 2.010921 4.010921 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.703362 0.000000 4.010921 ^ gpio_slow_sel[20] (out) - 4.010921 data arrival time + 11 0.382522 2.708266 2.008489 4.008489 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.708451 0.000000 4.008489 ^ gpio_dm2[21] (out) + 4.008489 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1231,13 +1287,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.010921 data arrival time + -4.008489 data arrival time --------------------------------------------------------------------------------------------- - 3.739079 slack (MET) + 3.741511 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1246,10 +1302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 2.703048 2.010853 4.010853 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.703361 0.000000 4.010853 ^ gpio_dm1[20] (out) - 4.010853 data arrival time + 11 0.382222 2.706090 2.008292 4.008292 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.706295 0.000000 4.008292 ^ gpio_dm2[37] (out) + 4.008292 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1259,13 +1315,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.010853 data arrival time + -4.008292 data arrival time --------------------------------------------------------------------------------------------- - 3.739147 slack (MET) + 3.741708 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1274,10 +1330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 2.706314 2.010773 4.010773 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.706588 0.000000 4.010773 ^ gpio_slow_sel[26] (out) - 4.010773 data arrival time + 11 0.382266 2.706311 2.007738 4.007738 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.706496 0.000000 4.007738 ^ gpio_analog_sel[22] (out) + 4.007738 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1287,13 +1343,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.010773 data arrival time + -4.007738 data arrival time --------------------------------------------------------------------------------------------- - 3.739227 slack (MET) + 3.742262 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1302,10 +1358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 2.706314 2.010706 4.010705 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.706586 0.000000 4.010705 ^ gpio_dm1[26] (out) - 4.010705 data arrival time + 11 0.382522 2.708266 2.007651 4.007651 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.708435 0.000000 4.007651 ^ gpio_holdover[21] (out) + 4.007651 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1315,13 +1371,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.010705 data arrival time + -4.007651 data arrival time --------------------------------------------------------------------------------------------- - 3.739294 slack (MET) + 3.742349 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1330,10 +1386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 2.706314 2.010621 4.010621 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.706584 0.000000 4.010621 ^ gpio_analog_en[26] (out) - 4.010621 data arrival time + 11 0.382177 2.705806 2.007451 4.007451 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 2.706002 0.000000 4.007451 ^ gpio_analog_sel[19] (out) + 4.007451 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1343,13 +1399,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.010621 data arrival time + -4.007451 data arrival time --------------------------------------------------------------------------------------------- - 3.739379 slack (MET) + 3.742549 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1358,10 +1414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 2.711475 2.010613 4.010613 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.711575 0.000000 4.010613 ^ gpio_analog_sel[35] (out) - 4.010613 data arrival time + 11 0.382203 2.705968 2.007351 4.007351 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.706158 0.000000 4.007351 ^ gpio_analog_sel[15] (out) + 4.007351 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1371,13 +1427,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.010613 data arrival time + -4.007351 data arrival time --------------------------------------------------------------------------------------------- - 3.739387 slack (MET) + 3.742649 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1386,10 +1442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 2.706314 2.010550 4.010550 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.706583 0.000000 4.010550 ^ gpio_dm0[26] (out) - 4.010550 data arrival time + 11 0.381380 2.700253 2.007233 4.007233 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.700535 0.000000 4.007233 ^ gpio_analog_en[36] (out) + 4.007233 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1399,13 +1455,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.010550 data arrival time + -4.007233 data arrival time --------------------------------------------------------------------------------------------- - 3.739450 slack (MET) + 3.742767 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1414,10 +1470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 2.711475 2.010470 4.010470 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.711573 0.000000 4.010470 ^ gpio_dm2[35] (out) - 4.010470 data arrival time + 11 0.381380 2.700253 2.007111 4.007111 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.700532 0.000000 4.007111 ^ gpio_dm0[36] (out) + 4.007111 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1427,13 +1483,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.010470 data arrival time + -4.007111 data arrival time --------------------------------------------------------------------------------------------- - 3.739530 slack (MET) + 3.742889 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1442,10 +1498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 2.706314 2.010457 4.010457 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.706581 0.000000 4.010457 ^ gpio_analog_pol[26] (out) - 4.010457 data arrival time + 11 0.382266 2.706311 2.007019 4.007019 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.706482 0.000000 4.007019 ^ gpio_dm2[22] (out) + 4.007019 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1455,13 +1511,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.010457 data arrival time + -4.007019 data arrival time --------------------------------------------------------------------------------------------- - 3.739543 slack (MET) + 3.742981 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1470,10 +1526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 2.706090 2.010453 4.010453 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.706341 0.000000 4.010453 ^ gpio_analog_sel[37] (out) - 4.010453 data arrival time + 11 0.382522 2.708266 2.006890 4.006890 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.708422 0.000000 4.006890 ^ gpio_out[21] (out) + 4.006890 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1483,13 +1539,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.010453 data arrival time + -4.006890 data arrival time --------------------------------------------------------------------------------------------- - 3.739547 slack (MET) + 3.743110 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1498,10 +1554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 2.711475 2.010304 4.010304 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.711570 0.000000 4.010304 ^ gpio_holdover[35] (out) - 4.010304 data arrival time + 11 0.382177 2.705806 2.006799 4.006799 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 2.705990 0.000000 4.006799 ^ gpio_dm2[19] (out) + 4.006799 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1511,13 +1567,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.010304 data arrival time + -4.006799 data arrival time --------------------------------------------------------------------------------------------- - 3.739696 slack (MET) + 3.743201 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1526,10 +1582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 2.711475 2.010139 4.010139 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.711568 0.000000 4.010139 ^ gpio_out[35] (out) - 4.010139 data arrival time + 11 0.382203 2.705968 2.006633 4.006632 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.706145 0.000000 4.006632 ^ gpio_dm2[15] (out) + 4.006632 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1539,13 +1595,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.010139 data arrival time + -4.006632 data arrival time --------------------------------------------------------------------------------------------- - 3.739861 slack (MET) + 3.743367 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1554,10 +1610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 2.702855 2.010080 4.010080 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.703161 0.000000 4.010080 ^ gpio_slow_sel[27] (out) - 4.010080 data arrival time + 11 0.382266 2.706311 2.006180 4.006180 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.706468 0.000000 4.006180 ^ gpio_holdover[22] (out) + 4.006180 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1567,13 +1623,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.010080 data arrival time + -4.006180 data arrival time --------------------------------------------------------------------------------------------- - 3.739920 slack (MET) + 3.743819 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1582,10 +1638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 2.702855 2.010015 4.010015 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.703160 0.000000 4.010015 ^ gpio_dm1[27] (out) - 4.010015 data arrival time + 11 0.382177 2.705806 2.005961 4.005961 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 2.705974 0.000000 4.005961 ^ gpio_holdover[19] (out) + 4.005961 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1595,13 +1651,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.010015 data arrival time + -4.005961 data arrival time --------------------------------------------------------------------------------------------- - 3.739985 slack (MET) + 3.744039 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1610,10 +1666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 2.706314 2.009937 4.009936 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.706569 0.000000 4.009936 ^ gpio_analog_sel[26] (out) - 4.009936 data arrival time + 11 0.382203 2.705968 2.005795 4.005795 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.706130 0.000000 4.005795 ^ gpio_holdover[15] (out) + 4.005795 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1623,13 +1679,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.009936 data arrival time + -4.005795 data arrival time --------------------------------------------------------------------------------------------- - 3.740063 slack (MET) + 3.744205 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1638,10 +1694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 2.704040 2.009838 4.009839 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.704336 0.000000 4.009839 ^ gpio_dm0[29] (out) - 4.009839 data arrival time + 11 0.381380 2.700253 2.005749 4.005749 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.700501 0.000000 4.005749 ^ gpio_analog_pol[36] (out) + 4.005749 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1651,13 +1707,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.009839 data arrival time + -4.005749 data arrival time --------------------------------------------------------------------------------------------- - 3.740162 slack (MET) + 3.744251 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1666,10 +1722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 2.703048 2.009826 4.009826 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.703336 0.000000 4.009826 ^ gpio_analog_en[20] (out) - 4.009826 data arrival time + 11 0.382222 2.706090 2.005684 4.005684 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.706247 0.000000 4.005684 ^ gpio_holdover[37] (out) + 4.005684 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1679,13 +1735,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.009826 data arrival time + -4.005684 data arrival time --------------------------------------------------------------------------------------------- - 3.740174 slack (MET) + 3.744316 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1694,10 +1750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 2.706314 2.009794 4.009794 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.706566 0.000000 4.009794 ^ gpio_dm2[26] (out) - 4.009794 data arrival time + 11 0.382266 2.706311 2.005360 4.005360 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.706454 0.000000 4.005360 ^ gpio_out[22] (out) + 4.005360 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1707,13 +1763,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.009794 data arrival time + -4.005360 data arrival time --------------------------------------------------------------------------------------------- - 3.740206 slack (MET) + 3.744640 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1722,10 +1778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 2.711475 2.009561 4.009561 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.711561 0.000000 4.009561 ^ gpio_vtrip_sel[35] (out) - 4.009561 data arrival time + 11 0.380712 2.695531 2.005283 4.005283 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.695845 0.000000 4.005283 ^ gpio_slow_sel[23] (out) + 4.005283 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1735,13 +1791,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.009561 data arrival time + -4.005283 data arrival time --------------------------------------------------------------------------------------------- - 3.740439 slack (MET) + 3.744717 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1750,10 +1806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 2.703048 2.009468 4.009469 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.703327 0.000000 4.009469 ^ gpio_dm0[20] (out) - 4.009469 data arrival time + 11 0.380712 2.695531 2.005218 4.005218 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.695843 0.000000 4.005218 ^ gpio_dm1[23] (out) + 4.005218 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1763,13 +1819,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.009469 data arrival time + -4.005218 data arrival time --------------------------------------------------------------------------------------------- - 3.740531 slack (MET) + 3.744782 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1778,10 +1834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 2.699540 2.009232 4.009232 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.699883 0.000000 4.009232 ^ gpio_slow_sel[36] (out) - 4.009232 data arrival time + 11 0.381787 2.703048 2.005154 4.005154 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.703236 0.000000 4.005154 ^ gpio_analog_sel[20] (out) + 4.005154 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1791,13 +1847,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.009232 data arrival time + -4.005154 data arrival time --------------------------------------------------------------------------------------------- - 3.740768 slack (MET) + 3.744846 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1806,10 +1862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 2.708266 2.009207 4.009207 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.708465 0.000000 4.009207 ^ gpio_analog_sel[21] (out) - 4.009207 data arrival time + 11 0.382177 2.705806 2.005142 4.005142 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 2.705960 0.000000 4.005142 ^ gpio_out[19] (out) + 4.005142 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1819,13 +1875,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.009207 data arrival time + -4.005142 data arrival time --------------------------------------------------------------------------------------------- - 3.740793 slack (MET) + 3.744858 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1834,10 +1890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 2.698174 2.009043 4.009043 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.698630 0.000000 4.009043 ^ gpio_slow_sel[30] (out) - 4.009043 data arrival time + 11 0.382203 2.705968 2.004977 4.004977 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.706115 0.000000 4.004977 ^ gpio_out[15] (out) + 4.004977 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1847,13 +1903,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.009043 data arrival time + -4.004977 data arrival time --------------------------------------------------------------------------------------------- - 3.740957 slack (MET) + 3.745023 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1862,10 +1918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 2.703048 2.008993 4.008993 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.703316 0.000000 4.008993 ^ gpio_analog_pol[20] (out) - 4.008993 data arrival time + 11 0.382222 2.706090 2.004820 4.004820 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.706232 0.000000 4.004820 ^ gpio_out[37] (out) + 4.004820 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1875,13 +1931,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.008993 data arrival time + -4.004820 data arrival time --------------------------------------------------------------------------------------------- - 3.741007 slack (MET) + 3.745180 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1890,10 +1946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 2.699540 2.008883 4.008883 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.699874 0.000000 4.008883 ^ gpio_dm1[36] (out) - 4.008883 data arrival time + 11 0.381787 2.703048 2.004435 4.004435 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.703222 0.000000 4.004435 ^ gpio_dm2[20] (out) + 4.004435 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1903,13 +1959,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.008883 data arrival time + -4.004435 data arrival time --------------------------------------------------------------------------------------------- - 3.741117 slack (MET) + 3.745565 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1918,10 +1974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 2.698174 2.008695 4.008695 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.698620 0.000000 4.008695 ^ gpio_dm1[30] (out) - 4.008695 data arrival time + 11 0.380712 2.695531 2.004115 4.004116 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.695817 0.000000 4.004116 ^ gpio_analog_en[23] (out) + 4.004116 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1931,13 +1987,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.008695 data arrival time + -4.004116 data arrival time --------------------------------------------------------------------------------------------- - 3.741305 slack (MET) + 3.745885 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1946,10 +2002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 2.702855 2.008675 4.008675 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.703128 0.000000 4.008675 ^ gpio_analog_en[27] (out) - 4.008675 data arrival time + 11 0.380712 2.695531 2.003757 4.003757 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.695809 0.000000 4.003757 ^ gpio_dm0[23] (out) + 4.003757 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1959,13 +2015,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.008675 data arrival time + -4.003757 data arrival time --------------------------------------------------------------------------------------------- - 3.741325 slack (MET) + 3.746243 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1974,10 +2030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 2.704333 2.008596 4.008596 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.705058 0.000000 4.008596 ^ gpio_analog_sel[25] (out) - 4.008596 data arrival time + 11 0.381787 2.703048 2.003598 4.003599 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.703207 0.000000 4.003599 ^ gpio_holdover[20] (out) + 4.003599 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1987,13 +2043,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.008596 data arrival time + -4.003599 data arrival time --------------------------------------------------------------------------------------------- - 3.741404 slack (MET) + 3.746402 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2002,10 +2058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 2.708266 2.008489 4.008489 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.708451 0.000000 4.008489 ^ gpio_dm2[21] (out) - 4.008489 data arrival time + 11 0.380712 2.695531 2.003282 4.003282 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.695798 0.000000 4.003282 ^ gpio_analog_pol[23] (out) + 4.003282 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2015,13 +2071,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.008489 data arrival time + -4.003282 data arrival time --------------------------------------------------------------------------------------------- - 3.741511 slack (MET) + 3.746718 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2030,10 +2086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 2.704040 2.008474 4.008474 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.704304 0.000000 4.008474 ^ gpio_analog_pol[29] (out) - 4.008474 data arrival time + 11 0.380718 2.695011 2.003269 4.003269 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.695232 0.000000 4.003269 ^ gpio_slow_sel[0] (out) + 4.003269 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2043,13 +2099,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.008474 data arrival time + -4.003269 data arrival time --------------------------------------------------------------------------------------------- - 3.741526 slack (MET) + 3.746731 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2058,10 +2114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 2.706177 2.008384 4.008384 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.706400 0.000000 4.008384 ^ gpio_analog_sel[32] (out) - 4.008384 data arrival time + 11 0.380718 2.695011 2.003201 4.003201 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.695231 0.000000 4.003201 ^ gpio_dm1[0] (out) + 4.003201 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2071,13 +2127,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.008384 data arrival time + -4.003201 data arrival time --------------------------------------------------------------------------------------------- - 3.741616 slack (MET) + 3.746799 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2086,10 +2142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 2.702855 2.008301 4.008300 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.703120 0.000000 4.008300 ^ gpio_dm0[27] (out) - 4.008300 data arrival time + 11 0.380718 2.695011 2.003117 4.003117 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.695229 0.000000 4.003117 ^ gpio_analog_en[0] (out) + 4.003117 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2099,13 +2155,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.008300 data arrival time + -4.003117 data arrival time --------------------------------------------------------------------------------------------- - 3.741699 slack (MET) + 3.746883 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2114,10 +2170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 2.706090 2.008292 4.008292 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.706295 0.000000 4.008292 ^ gpio_dm2[37] (out) - 4.008292 data arrival time + 11 0.380718 2.695011 2.002981 4.002981 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.695226 0.000000 4.002981 ^ gpio_analog_pol[0] (out) + 4.002981 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2127,13 +2183,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.008292 data arrival time + -4.002981 data arrival time --------------------------------------------------------------------------------------------- - 3.741708 slack (MET) + 3.747019 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2142,10 +2198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 2.698174 2.008241 4.008241 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.698606 0.000000 4.008241 ^ gpio_analog_en[30] (out) - 4.008241 data arrival time + 11 0.381380 2.700253 2.002900 4.002900 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.700442 0.000000 4.002900 ^ gpio_analog_sel[36] (out) + 4.002900 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2155,13 +2211,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.008241 data arrival time + -4.002900 data arrival time --------------------------------------------------------------------------------------------- - 3.741759 slack (MET) + 3.747100 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2170,10 +2226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 2.698174 2.007869 4.007869 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.698596 0.000000 4.007869 ^ gpio_dm0[30] (out) - 4.007869 data arrival time + 11 0.380718 2.695011 2.002899 4.002900 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.695225 0.000000 4.002900 ^ gpio_inp_dis[0] (out) + 4.002900 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2183,13 +2239,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.007869 data arrival time + -4.002900 data arrival time --------------------------------------------------------------------------------------------- - 3.742131 slack (MET) + 3.747101 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2198,10 +2254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 2.704333 2.007846 4.007846 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.705030 0.000000 4.007846 ^ gpio_dm2[25] (out) - 4.007846 data arrival time + 11 0.381787 2.703048 2.002780 4.002780 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.703193 0.000000 4.002780 ^ gpio_out[20] (out) + 4.002780 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2211,13 +2267,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.007846 data arrival time + -4.002780 data arrival time --------------------------------------------------------------------------------------------- - 3.742154 slack (MET) + 3.747220 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2226,10 +2282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 2.702855 2.007803 4.007803 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.703109 0.000000 4.007803 ^ gpio_analog_pol[27] (out) - 4.007803 data arrival time + 11 0.381380 2.700253 2.002149 4.002149 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.700428 0.000000 4.002149 ^ gpio_dm2[36] (out) + 4.002149 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2239,13 +2295,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.007803 data arrival time + -4.002149 data arrival time --------------------------------------------------------------------------------------------- - 3.742197 slack (MET) + 3.747851 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2254,10 +2310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 2.706311 2.007738 4.007738 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.706496 0.000000 4.007738 ^ gpio_analog_sel[22] (out) - 4.007738 data arrival time + 11 0.381578 2.698717 2.002118 4.002118 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.698750 0.000000 4.002118 ^ gpio_slow_sel[39] (out) + 4.002118 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2267,13 +2323,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.007738 data arrival time + -4.002118 data arrival time --------------------------------------------------------------------------------------------- - 3.742262 slack (MET) + 3.747882 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2282,10 +2338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 2.708266 2.007651 4.007651 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.708435 0.000000 4.007651 ^ gpio_holdover[21] (out) - 4.007651 data arrival time + 11 0.381578 2.698717 2.002050 4.002050 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.698749 0.000000 4.002050 ^ gpio_dm1[39] (out) + 4.002050 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2295,13 +2351,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.007651 data arrival time + -4.002050 data arrival time --------------------------------------------------------------------------------------------- - 3.742349 slack (MET) + 3.747950 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2310,10 +2366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 2.706177 2.007634 4.007634 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.706385 0.000000 4.007634 ^ gpio_dm2[32] (out) - 4.007634 data arrival time + 11 0.381578 2.698717 2.001974 4.001974 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.698749 0.000000 4.001974 ^ gpio_analog_en[39] (out) + 4.001974 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2323,13 +2379,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.007634 data arrival time + -4.001974 data arrival time --------------------------------------------------------------------------------------------- - 3.742366 slack (MET) + 3.748026 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2338,10 +2394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 2.705806 2.007451 4.007451 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 2.706002 0.000000 4.007451 ^ gpio_analog_sel[19] (out) - 4.007451 data arrival time + 11 0.381578 2.698717 2.001903 4.001903 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.698748 0.000000 4.001903 ^ gpio_dm0[39] (out) + 4.001903 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2351,13 +2407,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.007451 data arrival time + -4.001903 data arrival time --------------------------------------------------------------------------------------------- - 3.742549 slack (MET) + 3.748097 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2366,10 +2422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 2.698174 2.007373 4.007373 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.698582 0.000000 4.007373 ^ gpio_analog_pol[30] (out) - 4.007373 data arrival time + 11 0.380128 2.691294 2.001854 4.001854 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.691584 0.000000 4.001854 ^ gpio_slow_sel[18] (out) + 4.001854 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2379,13 +2435,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.007373 data arrival time + -4.001854 data arrival time --------------------------------------------------------------------------------------------- - 3.742627 slack (MET) + 3.748146 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2394,10 +2450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 2.705968 2.007351 4.007351 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.706158 0.000000 4.007351 ^ gpio_analog_sel[15] (out) - 4.007351 data arrival time + 11 0.381578 2.698717 2.001809 4.001809 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.698748 0.000000 4.001809 ^ gpio_analog_pol[39] (out) + 4.001809 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2407,13 +2463,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.007351 data arrival time + -4.001809 data arrival time --------------------------------------------------------------------------------------------- - 3.742649 slack (MET) + 3.748191 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2422,10 +2478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 2.706314 2.007253 4.007253 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.706513 0.000000 4.007253 ^ gpio_holdover[26] (out) - 4.007253 data arrival time + 11 0.380128 2.691294 2.001749 4.001749 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.691582 0.000000 4.001749 ^ gpio_dm1[18] (out) + 4.001749 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2435,13 +2491,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.007253 data arrival time + -4.001749 data arrival time --------------------------------------------------------------------------------------------- - 3.742747 slack (MET) + 3.748251 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2450,10 +2506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 2.698354 2.007126 4.007126 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.698661 0.000000 4.007126 ^ gpio_slow_sel[34] (out) - 4.007126 data arrival time + 11 0.382222 2.706090 2.001688 4.001688 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.706185 0.000000 4.001688 ^ gpio_vtrip_sel[37] (out) + 4.001688 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2463,13 +2519,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.007126 data arrival time + -4.001688 data arrival time --------------------------------------------------------------------------------------------- - 3.742874 slack (MET) + 3.748312 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2478,10 +2534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 2.698354 2.007059 4.007059 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.698659 0.000000 4.007059 ^ gpio_dm1[34] (out) - 4.007059 data arrival time + 11 0.381578 2.698717 2.001287 4.001287 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.698744 0.000000 4.001287 ^ gpio_analog_sel[39] (out) + 4.001287 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2491,13 +2547,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.007059 data arrival time + -4.001287 data arrival time --------------------------------------------------------------------------------------------- - 3.742941 slack (MET) + 3.748713 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2506,10 +2562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 2.706311 2.007019 4.007019 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.706482 0.000000 4.007019 ^ gpio_dm2[22] (out) - 4.007019 data arrival time + 11 0.381380 2.700253 2.001275 4.001275 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.700413 0.000000 4.001275 ^ gpio_holdover[36] (out) + 4.001275 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2519,13 +2575,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.007019 data arrival time + -4.001275 data arrival time --------------------------------------------------------------------------------------------- - 3.742981 slack (MET) + 3.748725 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2534,10 +2590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 2.704333 2.006972 4.006972 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.704998 0.000000 4.006972 ^ gpio_holdover[25] (out) - 4.006972 data arrival time + 11 0.381578 2.698717 2.001143 4.001143 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.698743 0.000000 4.001143 ^ gpio_dm2[39] (out) + 4.001143 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2547,13 +2603,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.006972 data arrival time + -4.001143 data arrival time --------------------------------------------------------------------------------------------- - 3.743028 slack (MET) + 3.748857 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2562,10 +2618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 2.694804 2.006915 4.006916 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.695238 0.000000 4.006916 ^ gpio_slow_sel[28] (out) - 4.006916 data arrival time + 11 0.381578 2.698717 2.000978 4.000978 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.698741 0.000000 4.000978 ^ gpio_holdover[39] (out) + 4.000978 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2575,13 +2631,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.006916 data arrival time + -4.000978 data arrival time --------------------------------------------------------------------------------------------- - 3.743085 slack (MET) + 3.749022 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2590,10 +2646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 2.708266 2.006890 4.006890 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.708422 0.000000 4.006890 ^ gpio_out[21] (out) - 4.006890 data arrival time + 11 0.381578 2.698717 2.000813 4.000813 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.698740 0.000000 4.000813 ^ gpio_out[39] (out) + 4.000813 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2603,13 +2659,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.006890 data arrival time + -4.000813 data arrival time --------------------------------------------------------------------------------------------- - 3.743110 slack (MET) + 3.749187 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2618,10 +2674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 2.705806 2.006799 4.006799 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 2.705990 0.000000 4.006799 ^ gpio_dm2[19] (out) - 4.006799 data arrival time + 11 0.380128 2.691294 2.000753 4.000753 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.691559 0.000000 4.000753 ^ gpio_analog_en[18] (out) + 4.000753 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2631,13 +2687,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.006799 data arrival time + -4.000753 data arrival time --------------------------------------------------------------------------------------------- - 3.743201 slack (MET) + 3.749247 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2646,10 +2702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 2.706177 2.006786 4.006786 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.706368 0.000000 4.006786 ^ gpio_holdover[32] (out) - 4.006786 data arrival time + 11 0.380718 2.695011 2.000687 4.000687 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.695182 0.000000 4.000687 ^ gpio_analog_sel[0] (out) + 4.000687 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2659,13 +2715,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.006786 data arrival time + -4.000687 data arrival time --------------------------------------------------------------------------------------------- - 3.743214 slack (MET) + 3.749313 slack (MET) Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2674,10 +2730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 2.699540 2.006701 4.006701 ^ gpio_loopback_zero[36] (in) + 11 0.381380 2.700253 2.000414 4.000414 ^ gpio_loopback_zero[36] (in) gpio_loopback_zero[36] (net) - 2.699821 0.000000 4.006701 ^ gpio_analog_en[36] (out) - 4.006701 data arrival time + 2.700398 0.000000 4.000414 ^ gpio_out[36] (out) + 4.000414 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2687,13 +2743,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.006701 data arrival time + -4.000414 data arrival time --------------------------------------------------------------------------------------------- - 3.743299 slack (MET) + 3.749586 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2702,10 +2758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 2.705968 2.006633 4.006632 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.706145 0.000000 4.006632 ^ gpio_dm2[15] (out) - 4.006632 data arrival time + 11 0.380128 2.691294 2.000396 4.000396 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.691551 0.000000 4.000396 ^ gpio_dm0[18] (out) + 4.000396 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2715,13 +2771,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.006632 data arrival time + -4.000396 data arrival time --------------------------------------------------------------------------------------------- - 3.743367 slack (MET) + 3.749604 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2730,10 +2786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 2.699540 2.006578 4.006578 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.699818 0.000000 4.006578 ^ gpio_dm0[36] (out) - 4.006578 data arrival time + 11 0.382522 2.708266 2.000378 4.000378 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.708330 0.000000 4.000378 ^ gpio_vtrip_sel[21] (out) + 4.000378 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2743,13 +2799,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.006578 data arrival time + -4.000378 data arrival time --------------------------------------------------------------------------------------------- - 3.743422 slack (MET) + 3.749622 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2758,10 +2814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 2.694804 2.006568 4.006567 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.695228 0.000000 4.006567 ^ gpio_dm1[28] (out) - 4.006567 data arrival time + 11 0.381578 2.698717 2.000237 4.000237 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.698737 0.000000 4.000237 ^ gpio_vtrip_sel[39] (out) + 4.000237 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2771,13 +2827,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.006567 data arrival time + -4.000237 data arrival time --------------------------------------------------------------------------------------------- - 3.743432 slack (MET) + 3.749763 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2786,10 +2842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 2.697902 2.006547 4.006547 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.698216 0.000000 4.006547 ^ gpio_slow_sel[31] (out) - 4.006547 data arrival time + 11 0.380128 2.691294 1.999997 3.999997 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.691542 0.000000 3.999997 ^ gpio_analog_pol[18] (out) + 3.999997 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2799,13 +2855,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.006547 data arrival time + -3.999997 data arrival time --------------------------------------------------------------------------------------------- - 3.743453 slack (MET) + 3.750003 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2814,10 +2870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 2.697902 2.006479 4.006479 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.698214 0.000000 4.006479 ^ gpio_dm1[31] (out) - 4.006479 data arrival time + 11 0.381578 2.698717 2.000000 4.000000 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.698735 0.000000 4.000000 ^ gpio_ib_mode_sel[39] (out) + 4.000000 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2827,13 +2883,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.006479 data arrival time + -4.000000 data arrival time --------------------------------------------------------------------------------------------- - 3.743521 slack (MET) + 3.750000 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2842,10 +2898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 2.697902 2.006395 4.006395 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.698212 0.000000 4.006395 ^ gpio_analog_en[31] (out) - 4.006395 data arrival time + 11 0.380712 2.695531 1.999848 3.999848 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.695725 0.000000 3.999848 ^ gpio_analog_sel[23] (out) + 3.999848 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2855,13 +2911,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.006395 data arrival time + -3.999848 data arrival time --------------------------------------------------------------------------------------------- - 3.743605 slack (MET) + 3.750152 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2870,10 +2926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 2.706311 2.006180 4.006180 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.706468 0.000000 4.006180 ^ gpio_holdover[22] (out) - 4.006180 data arrival time + 11 0.382522 2.708266 1.999180 3.999180 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.708317 0.000000 3.999180 ^ gpio_ib_mode_sel[21] (out) + 3.999180 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2883,13 +2939,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.006180 data arrival time + -3.999180 data arrival time --------------------------------------------------------------------------------------------- - 3.743819 slack (MET) + 3.750820 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2898,10 +2954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 2.694804 2.006114 4.006114 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.695215 0.000000 4.006114 ^ gpio_analog_en[28] (out) - 4.006114 data arrival time + 11 0.380712 2.695531 1.999167 3.999167 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.695712 0.000000 3.999167 ^ gpio_dm2[23] (out) + 3.999167 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2911,13 +2967,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.006114 data arrival time + -3.999167 data arrival time --------------------------------------------------------------------------------------------- - 3.743886 slack (MET) + 3.750833 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2926,10 +2982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 2.704333 2.006112 4.006112 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.704968 0.000000 4.006112 ^ gpio_out[25] (out) - 4.006112 data arrival time + 11 0.382266 2.706311 1.999058 3.999058 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.706368 0.000000 3.999058 ^ gpio_vtrip_sel[22] (out) + 3.999058 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2939,13 +2995,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.006112 data arrival time + -3.999058 data arrival time --------------------------------------------------------------------------------------------- - 3.743888 slack (MET) + 3.750942 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2954,10 +3010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 2.698354 2.006099 4.006099 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.698636 0.000000 4.006099 ^ gpio_analog_en[34] (out) - 4.006099 data arrival time + 11 0.382203 2.705968 1.999036 3.999036 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.706033 0.000000 3.999036 ^ gpio_vtrip_sel[15] (out) + 3.999036 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2967,13 +3023,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.006099 data arrival time + -3.999036 data arrival time --------------------------------------------------------------------------------------------- - 3.743901 slack (MET) + 3.750964 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2982,10 +3038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 2.711475 2.006049 4.006049 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.711522 0.000000 4.006049 ^ gpio_ib_mode_sel[35] (out) - 4.006049 data arrival time + 11 0.379476 2.686826 1.998997 3.998997 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.687137 0.000000 3.998997 ^ gpio_slow_sel[17] (out) + 3.998997 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2995,13 +3051,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.006049 data arrival time + -3.998997 data arrival time --------------------------------------------------------------------------------------------- - 3.743951 slack (MET) + 3.751003 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3010,10 +3066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 2.705806 2.005961 4.005961 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 2.705974 0.000000 4.005961 ^ gpio_holdover[19] (out) - 4.005961 data arrival time + 11 0.379476 2.686826 1.998935 3.998935 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.687136 0.000000 3.998935 ^ gpio_dm1[17] (out) + 3.998935 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3023,13 +3079,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.005961 data arrival time + -3.998935 data arrival time --------------------------------------------------------------------------------------------- - 3.744039 slack (MET) + 3.751065 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3038,10 +3094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 2.705968 2.005795 4.005795 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.706130 0.000000 4.005795 ^ gpio_holdover[15] (out) - 4.005795 data arrival time + 11 0.378530 2.681778 1.998874 3.998874 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.682417 0.000000 3.998874 ^ gpio_slow_sel[13] (out) + 3.998874 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3051,13 +3107,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.005795 data arrival time + -3.998874 data arrival time --------------------------------------------------------------------------------------------- - 3.744205 slack (MET) + 3.751126 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3066,10 +3122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 2.694804 2.005742 4.005742 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.695204 0.000000 4.005742 ^ gpio_dm0[28] (out) - 4.005742 data arrival time + 11 0.380941 2.694269 1.998806 3.998806 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.694301 0.000000 3.998806 ^ gpio_slow_sel[42] (out) + 3.998806 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3079,13 +3135,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.005742 data arrival time + -3.998806 data arrival time --------------------------------------------------------------------------------------------- - 3.744258 slack (MET) + 3.751194 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3094,10 +3150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 2.706090 2.005684 4.005684 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.706247 0.000000 4.005684 ^ gpio_holdover[37] (out) - 4.005684 data arrival time + 11 0.380941 2.694269 1.998738 3.998738 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.694301 0.000000 3.998738 ^ gpio_dm1[42] (out) + 3.998738 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3107,13 +3163,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.005684 data arrival time + -3.998738 data arrival time --------------------------------------------------------------------------------------------- - 3.744316 slack (MET) + 3.751262 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3122,10 +3178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 2.692924 2.005594 4.005594 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.693398 0.000000 4.005594 ^ gpio_slow_sel[24] (out) - 4.005594 data arrival time + 11 0.382177 2.705806 1.998725 3.998725 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 2.705869 0.000000 3.998725 ^ gpio_vtrip_sel[19] (out) + 3.998725 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3135,13 +3191,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.005594 data arrival time + -3.998725 data arrival time --------------------------------------------------------------------------------------------- - 3.744406 slack (MET) + 3.751275 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3150,10 +3206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 2.704040 2.005505 4.005506 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.704241 0.000000 4.005506 ^ gpio_analog_sel[29] (out) - 4.005506 data arrival time + 11 0.380941 2.694269 1.998686 3.998686 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.694300 0.000000 3.998686 ^ gpio_analog_en[42] (out) + 3.998686 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3163,13 +3219,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.005506 data arrival time + -3.998686 data arrival time --------------------------------------------------------------------------------------------- - 3.744495 slack (MET) + 3.751314 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3178,10 +3234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 2.706311 2.005360 4.005360 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.706454 0.000000 4.005360 ^ gpio_out[22] (out) - 4.005360 data arrival time + 11 0.380209 2.690279 1.998601 3.998601 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.690393 0.000000 3.998601 ^ gpio_slow_sel[38] (out) + 3.998601 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3191,13 +3247,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.005360 data arrival time + -3.998601 data arrival time --------------------------------------------------------------------------------------------- - 3.744640 slack (MET) + 3.751399 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3206,10 +3262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 2.695531 2.005283 4.005283 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.695845 0.000000 4.005283 ^ gpio_slow_sel[23] (out) - 4.005283 data arrival time + 11 0.380941 2.694269 1.998583 3.998583 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.694299 0.000000 3.998583 ^ gpio_dm0[42] (out) + 3.998583 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3219,13 +3275,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.005283 data arrival time + -3.998583 data arrival time --------------------------------------------------------------------------------------------- - 3.744717 slack (MET) + 3.751417 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3234,10 +3290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 2.694804 2.005246 4.005246 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.695191 0.000000 4.005246 ^ gpio_analog_pol[28] (out) - 4.005246 data arrival time + 11 0.380209 2.690279 1.998533 3.998533 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.690392 0.000000 3.998533 ^ gpio_dm1[38] (out) + 3.998533 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3247,13 +3303,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.005246 data arrival time + -3.998533 data arrival time --------------------------------------------------------------------------------------------- - 3.744754 slack (MET) + 3.751467 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3262,10 +3318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 2.692924 2.005246 4.005246 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.693387 0.000000 4.005246 ^ gpio_dm1[24] (out) - 4.005246 data arrival time + 11 0.378530 2.681778 1.998526 3.998527 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.682404 0.000000 3.998527 ^ gpio_dm1[13] (out) + 3.998527 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3275,13 +3331,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.005246 data arrival time + -3.998527 data arrival time --------------------------------------------------------------------------------------------- - 3.744754 slack (MET) + 3.751473 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3290,10 +3346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 2.699540 2.005217 4.005217 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.699787 0.000000 4.005217 ^ gpio_analog_pol[36] (out) - 4.005217 data arrival time + 11 0.380941 2.694269 1.998488 3.998488 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.694299 0.000000 3.998488 ^ gpio_analog_pol[42] (out) + 3.998488 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3303,13 +3359,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.005217 data arrival time + -3.998488 data arrival time --------------------------------------------------------------------------------------------- - 3.744783 slack (MET) + 3.751512 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3318,10 +3374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 2.695531 2.005218 4.005218 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.695843 0.000000 4.005218 ^ gpio_dm1[23] (out) - 4.005218 data arrival time + 11 0.380718 2.695011 1.998480 3.998480 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.695144 0.000000 3.998480 ^ gpio_dm2[0] (out) + 3.998480 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3331,13 +3387,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.005218 data arrival time + -3.998480 data arrival time --------------------------------------------------------------------------------------------- - 3.744782 slack (MET) + 3.751520 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3346,10 +3402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 2.703048 2.005154 4.005154 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.703236 0.000000 4.005154 ^ gpio_analog_sel[20] (out) - 4.005154 data arrival time + 11 0.380209 2.690279 1.998449 3.998449 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.690390 0.000000 3.998449 ^ gpio_analog_en[38] (out) + 3.998449 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3359,13 +3415,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.005154 data arrival time + -3.998449 data arrival time --------------------------------------------------------------------------------------------- - 3.744846 slack (MET) + 3.751551 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3374,10 +3430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 2.697902 2.005145 4.005145 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.698182 0.000000 4.005145 ^ gpio_dm0[31] (out) - 4.005145 data arrival time + 11 0.380209 2.690279 1.998378 3.998378 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.690389 0.000000 3.998378 ^ gpio_dm0[38] (out) + 3.998378 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3387,13 +3443,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.005145 data arrival time + -3.998378 data arrival time --------------------------------------------------------------------------------------------- - 3.744855 slack (MET) + 3.751622 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3402,10 +3458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 2.705806 2.005142 4.005142 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 2.705960 0.000000 4.005142 ^ gpio_out[19] (out) - 4.005142 data arrival time + 11 0.380712 2.695531 1.998332 3.998332 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.695697 0.000000 3.998332 ^ gpio_holdover[23] (out) + 3.998332 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3415,13 +3471,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.005142 data arrival time + -3.998332 data arrival time --------------------------------------------------------------------------------------------- - 3.744858 slack (MET) + 3.751668 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3430,10 +3486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 2.698354 2.005112 4.005112 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.698614 0.000000 4.005112 ^ gpio_dm0[34] (out) - 4.005112 data arrival time + 11 0.379185 2.684779 1.998296 3.998296 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.685110 0.000000 3.998296 ^ gpio_slow_sel[14] (out) + 3.998296 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3443,13 +3499,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.005112 data arrival time + -3.998296 data arrival time --------------------------------------------------------------------------------------------- - 3.744888 slack (MET) + 3.751704 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3458,10 +3514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 2.705968 2.004977 4.004977 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.706115 0.000000 4.004977 ^ gpio_out[15] (out) - 4.004977 data arrival time + 11 0.380209 2.690279 1.998284 3.998285 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.690388 0.000000 3.998285 ^ gpio_analog_pol[38] (out) + 3.998285 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3471,13 +3527,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.004977 data arrival time + -3.998285 data arrival time --------------------------------------------------------------------------------------------- - 3.745023 slack (MET) + 3.751715 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3486,10 +3542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 2.702855 2.004955 4.004955 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.703049 0.000000 4.004955 ^ gpio_analog_sel[27] (out) - 4.004955 data arrival time + 11 0.379326 2.685818 1.998052 3.998052 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.686129 0.000000 3.998052 ^ gpio_slow_sel[16] (out) + 3.998052 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3499,13 +3555,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.004955 data arrival time + -3.998052 data arrival time --------------------------------------------------------------------------------------------- - 3.745045 slack (MET) + 3.751948 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3514,10 +3570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 2.693363 2.004875 4.004875 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.693735 0.000000 4.004875 ^ gpio_slow_sel[33] (out) - 4.004875 data arrival time + 11 0.382266 2.706311 1.998024 3.998024 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.706358 0.000000 3.998024 ^ gpio_ib_mode_sel[22] (out) + 3.998024 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3527,13 +3583,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.004875 data arrival time + -3.998024 data arrival time --------------------------------------------------------------------------------------------- - 3.745125 slack (MET) + 3.751976 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3542,10 +3598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 2.706090 2.004820 4.004820 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.706232 0.000000 4.004820 ^ gpio_out[37] (out) - 4.004820 data arrival time + 11 0.380941 2.694269 1.997968 3.997968 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.694295 0.000000 3.997968 ^ gpio_analog_sel[42] (out) + 3.997968 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3555,13 +3611,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.004820 data arrival time + -3.997968 data arrival time --------------------------------------------------------------------------------------------- - 3.745180 slack (MET) + 3.752032 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3570,10 +3626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 2.692924 2.004793 4.004793 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.693374 0.000000 4.004793 ^ gpio_analog_en[24] (out) - 4.004793 data arrival time + 11 0.379326 2.685818 1.997963 3.997963 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.686126 0.000000 3.997963 ^ gpio_dm1[16] (out) + 3.997963 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3583,13 +3639,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.004793 data arrival time + -3.997963 data arrival time --------------------------------------------------------------------------------------------- - 3.745207 slack (MET) + 3.752037 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3598,10 +3654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 2.704040 2.004752 4.004752 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.704226 0.000000 4.004752 ^ gpio_dm2[29] (out) - 4.004752 data arrival time + 11 0.379185 2.684779 1.997949 3.997949 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.685101 0.000000 3.997949 ^ gpio_dm1[14] (out) + 3.997949 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3611,13 +3667,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.004752 data arrival time + -3.997949 data arrival time --------------------------------------------------------------------------------------------- - 3.745248 slack (MET) + 3.752051 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3626,10 +3682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 2.698354 2.004640 4.004640 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.698603 0.000000 4.004640 ^ gpio_analog_pol[34] (out) - 4.004640 data arrival time + 11 0.382203 2.705968 1.997840 3.997840 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.706020 0.000000 3.997840 ^ gpio_ib_mode_sel[15] (out) + 3.997840 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3639,13 +3695,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.004640 data arrival time + -3.997840 data arrival time --------------------------------------------------------------------------------------------- - 3.745360 slack (MET) + 3.752160 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3654,10 +3710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 2.698174 2.004534 4.004534 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.698506 0.000000 4.004534 ^ gpio_analog_sel[30] (out) - 4.004534 data arrival time + 11 0.380941 2.694269 1.997826 3.997826 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.694294 0.000000 3.997826 ^ gpio_dm2[42] (out) + 3.997826 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3667,13 +3723,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.004534 data arrival time + -3.997826 data arrival time --------------------------------------------------------------------------------------------- - 3.745466 slack (MET) + 3.752174 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3682,10 +3738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 2.693363 2.004527 4.004527 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.693726 0.000000 4.004527 ^ gpio_dm1[33] (out) - 4.004527 data arrival time + 11 0.379476 2.686826 1.997804 3.997804 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.687109 0.000000 3.997804 ^ gpio_analog_en[17] (out) + 3.997804 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3695,13 +3751,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.004527 data arrival time + -3.997804 data arrival time --------------------------------------------------------------------------------------------- - 3.745473 slack (MET) + 3.752196 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3710,10 +3766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 2.703048 2.004435 4.004435 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.703222 0.000000 4.004435 ^ gpio_dm2[20] (out) - 4.004435 data arrival time + 11 0.380941 2.694269 1.997660 3.997660 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.694293 0.000000 3.997660 ^ gpio_holdover[42] (out) + 3.997660 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3723,13 +3779,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.004435 data arrival time + -3.997660 data arrival time --------------------------------------------------------------------------------------------- - 3.745565 slack (MET) + 3.752340 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3738,10 +3794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 2.692924 2.004421 4.004420 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.693363 0.000000 4.004420 ^ gpio_dm0[24] (out) - 4.004420 data arrival time + 11 0.380718 2.695011 1.997602 3.997602 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.695130 0.000000 3.997602 ^ gpio_holdover[0] (out) + 3.997602 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3751,13 +3807,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.004420 data arrival time + -3.997602 data arrival time --------------------------------------------------------------------------------------------- - 3.745579 slack (MET) + 3.752398 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3766,10 +3822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 2.706314 2.004367 4.004367 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.706460 0.000000 4.004367 ^ gpio_out[26] (out) - 4.004367 data arrival time + 11 0.382177 2.705806 1.997529 3.997529 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 2.705857 0.000000 3.997529 ^ gpio_ib_mode_sel[19] (out) + 3.997529 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3779,13 +3835,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.004367 data arrival time + -3.997529 data arrival time --------------------------------------------------------------------------------------------- - 3.745633 slack (MET) + 3.752471 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3794,10 +3850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 2.702855 2.004205 4.004205 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.703035 0.000000 4.004205 ^ gpio_dm2[27] (out) - 4.004205 data arrival time + 11 0.380712 2.695531 1.997514 3.997514 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.695683 0.000000 3.997514 ^ gpio_out[23] (out) + 3.997514 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3807,13 +3863,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.004205 data arrival time + -3.997514 data arrival time --------------------------------------------------------------------------------------------- - 3.745795 slack (MET) + 3.752486 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3822,10 +3878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 2.695531 2.004115 4.004116 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.695817 0.000000 4.004116 ^ gpio_analog_en[23] (out) - 4.004116 data arrival time + 11 0.379185 2.684779 1.997495 3.997495 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.685090 0.000000 3.997495 ^ gpio_analog_en[14] (out) + 3.997495 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3835,13 +3891,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.004116 data arrival time + -3.997495 data arrival time --------------------------------------------------------------------------------------------- - 3.745885 slack (MET) + 3.752505 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3850,10 +3906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 2.693363 2.004073 4.004073 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.693714 0.000000 4.004073 ^ gpio_analog_en[33] (out) - 4.004073 data arrival time + 11 0.380941 2.694269 1.997496 3.997496 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.694292 0.000000 3.997496 ^ gpio_out[42] (out) + 3.997496 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3863,13 +3919,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.004073 data arrival time + -3.997496 data arrival time --------------------------------------------------------------------------------------------- - 3.745927 slack (MET) + 3.752504 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3878,10 +3934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 2.692924 2.003925 4.003925 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.693348 0.000000 4.003925 ^ gpio_analog_pol[24] (out) - 4.003925 data arrival time + 11 0.379476 2.686826 1.997447 3.997447 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.687100 0.000000 3.997447 ^ gpio_dm0[17] (out) + 3.997447 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3891,13 +3947,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003925 data arrival time + -3.997447 data arrival time --------------------------------------------------------------------------------------------- - 3.746075 slack (MET) + 3.752553 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3906,10 +3962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 2.704040 2.003875 4.003876 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.704210 0.000000 4.003876 ^ gpio_holdover[29] (out) - 4.003876 data arrival time + 11 0.381380 2.700253 1.997292 3.997292 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.700351 0.000000 3.997292 ^ gpio_vtrip_sel[36] (out) + 3.997292 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3919,13 +3975,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003876 data arrival time + -3.997292 data arrival time --------------------------------------------------------------------------------------------- - 3.746125 slack (MET) + 3.752707 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3934,10 +3990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 2.697902 2.003781 4.003781 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.698152 0.000000 4.003781 ^ gpio_analog_pol[31] (out) - 4.003781 data arrival time + 11 0.378530 2.681778 1.997222 3.997222 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.682359 0.000000 3.997222 ^ gpio_analog_en[13] (out) + 3.997222 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3947,13 +4003,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003781 data arrival time + -3.997222 data arrival time --------------------------------------------------------------------------------------------- - 3.746218 slack (MET) + 3.752778 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3962,10 +4018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 2.695531 2.003757 4.003757 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.695809 0.000000 4.003757 ^ gpio_dm0[23] (out) - 4.003757 data arrival time + 11 0.379185 2.684779 1.997123 3.997123 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.685081 0.000000 3.997123 ^ gpio_dm0[14] (out) + 3.997123 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3975,13 +4031,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003757 data arrival time + -3.997123 data arrival time --------------------------------------------------------------------------------------------- - 3.746243 slack (MET) + 3.752877 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3990,10 +4046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 2.693363 2.003700 4.003701 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.693704 0.000000 4.003701 ^ gpio_dm0[33] (out) - 4.003701 data arrival time + 11 0.378530 2.681778 1.997100 3.997100 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.682355 0.000000 3.997100 ^ gpio_dm0[13] (out) + 3.997100 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4003,13 +4059,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003701 data arrival time + -3.997100 data arrival time --------------------------------------------------------------------------------------------- - 3.746299 slack (MET) + 3.752900 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4018,10 +4074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 2.703048 2.003598 4.003599 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.703207 0.000000 4.003599 ^ gpio_holdover[20] (out) - 4.003599 data arrival time + 11 0.379326 2.685818 1.996969 3.996969 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.686103 0.000000 3.996969 ^ gpio_analog_en[16] (out) + 3.996969 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4031,13 +4087,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003599 data arrival time + -3.996969 data arrival time --------------------------------------------------------------------------------------------- - 3.746402 slack (MET) + 3.753031 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4046,10 +4102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 2.702855 2.003331 4.003331 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.703019 0.000000 4.003331 ^ gpio_holdover[27] (out) - 4.003331 data arrival time + 11 0.379476 2.686826 1.996971 3.996971 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.687089 0.000000 3.996971 ^ gpio_analog_pol[17] (out) + 3.996971 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4059,13 +4115,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003331 data arrival time + -3.996971 data arrival time --------------------------------------------------------------------------------------------- - 3.746669 slack (MET) + 3.753029 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4074,10 +4130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 2.706177 2.003325 4.003325 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.706308 0.000000 4.003325 ^ gpio_out[32] (out) - 4.003325 data arrival time + 11 0.381787 2.703048 1.996941 3.996941 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.703112 0.000000 3.996941 ^ gpio_vtrip_sel[20] (out) + 3.996941 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4087,13 +4143,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003325 data arrival time + -3.996941 data arrival time --------------------------------------------------------------------------------------------- - 3.746675 slack (MET) + 3.753059 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4102,10 +4158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 2.695531 2.003282 4.003282 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.695798 0.000000 4.003282 ^ gpio_analog_pol[23] (out) - 4.003282 data arrival time + 11 0.380941 2.694269 1.996921 3.996921 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.694288 0.000000 3.996921 ^ gpio_vtrip_sel[42] (out) + 3.996921 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4115,13 +4171,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003282 data arrival time + -3.996921 data arrival time --------------------------------------------------------------------------------------------- - 3.746718 slack (MET) + 3.753079 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4130,10 +4186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 2.695011 2.003269 4.003269 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.695232 0.000000 4.003269 ^ gpio_slow_sel[0] (out) - 4.003269 data arrival time + 11 0.382222 2.706090 1.996904 3.996904 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.706131 0.000000 3.996904 ^ gpio_ib_mode_sel[37] (out) + 3.996904 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4143,13 +4199,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003269 data arrival time + -3.996904 data arrival time --------------------------------------------------------------------------------------------- - 3.746731 slack (MET) + 3.753096 slack (MET) Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4158,10 +4214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 2.695011 2.003201 4.003201 ^ gpio_loopback_zero[0] (in) + 11 0.380718 2.695011 1.996738 3.996738 ^ gpio_loopback_zero[0] (in) gpio_loopback_zero[0] (net) - 2.695231 0.000000 4.003201 ^ gpio_dm1[0] (out) - 4.003201 data arrival time + 2.695118 0.000000 3.996738 ^ gpio_out[0] (out) + 3.996738 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4171,13 +4227,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003201 data arrival time + -3.996738 data arrival time --------------------------------------------------------------------------------------------- - 3.746799 slack (MET) + 3.753262 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4186,10 +4242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 2.695011 2.003117 4.003117 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.695229 0.000000 4.003117 ^ gpio_analog_en[0] (out) - 4.003117 data arrival time + 11 0.380941 2.694269 1.996684 3.996684 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.694287 0.000000 3.996684 ^ gpio_ib_mode_sel[42] (out) + 3.996684 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4199,13 +4255,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003117 data arrival time + -3.996684 data arrival time --------------------------------------------------------------------------------------------- - 3.746883 slack (MET) + 3.753316 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4214,10 +4270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 2.704040 2.003012 4.003012 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.704195 0.000000 4.003012 ^ gpio_out[29] (out) - 4.003012 data arrival time + 11 0.379326 2.685818 1.996612 3.996612 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.686094 0.000000 3.996612 ^ gpio_dm0[16] (out) + 3.996612 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4227,13 +4283,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003012 data arrival time + -3.996612 data arrival time --------------------------------------------------------------------------------------------- - 3.746988 slack (MET) + 3.753388 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4242,10 +4298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 2.695011 2.002981 4.002981 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.695226 0.000000 4.002981 ^ gpio_analog_pol[0] (out) - 4.002981 data arrival time + 11 0.380128 2.691294 1.996417 3.996417 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.691470 0.000000 3.996417 ^ gpio_analog_sel[18] (out) + 3.996417 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4255,13 +4311,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002981 data arrival time + -3.996417 data arrival time --------------------------------------------------------------------------------------------- - 3.747019 slack (MET) + 3.753583 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4270,11 +4326,11 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 2.695011 2.002899 4.002900 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.695225 0.000000 4.002900 ^ gpio_inp_dis[0] (out) - 4.002900 data arrival time - + 11 0.379326 2.685818 1.996137 3.996137 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.686083 0.000000 3.996137 ^ gpio_analog_pol[16] (out) + 3.996137 data arrival time + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) -0.250000 9.750000 clock uncertainty @@ -4283,13 +4339,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002900 data arrival time + -3.996137 data arrival time --------------------------------------------------------------------------------------------- - 3.747101 slack (MET) + 3.753863 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4298,10 +4354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 2.703048 2.002780 4.002780 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.703193 0.000000 4.002780 ^ gpio_out[20] (out) - 4.002780 data arrival time + 11 0.380209 2.690279 1.996033 3.996033 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.690358 0.000000 3.996033 ^ gpio_analog_sel[38] (out) + 3.996033 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4311,13 +4367,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002780 data arrival time + -3.996033 data arrival time --------------------------------------------------------------------------------------------- - 3.747220 slack (MET) + 3.753967 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4326,10 +4382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 2.702855 2.002470 4.002470 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.703004 0.000000 4.002470 ^ gpio_out[27] (out) - 4.002470 data arrival time + 11 0.378530 2.681778 1.995745 3.995745 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.682310 0.000000 3.995745 ^ gpio_analog_pol[13] (out) + 3.995745 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4339,13 +4395,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002470 data arrival time + -3.995745 data arrival time --------------------------------------------------------------------------------------------- - 3.747530 slack (MET) + 3.754255 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4354,10 +4410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 2.694804 2.002407 4.002408 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.695117 0.000000 4.002408 ^ gpio_analog_sel[28] (out) - 4.002408 data arrival time + 11 0.381787 2.703048 1.995744 3.995744 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.703099 0.000000 3.995744 ^ gpio_ib_mode_sel[20] (out) + 3.995744 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4367,13 +4423,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002408 data arrival time + -3.995744 data arrival time --------------------------------------------------------------------------------------------- - 3.747592 slack (MET) + 3.754256 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4382,10 +4438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 2.699540 2.002370 4.002370 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.699729 0.000000 4.002370 ^ gpio_analog_sel[36] (out) - 4.002370 data arrival time + 11 0.380128 2.691294 1.995698 3.995698 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.691457 0.000000 3.995698 ^ gpio_dm2[18] (out) + 3.995698 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4395,13 +4451,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002370 data arrival time + -3.995698 data arrival time --------------------------------------------------------------------------------------------- - 3.747630 slack (MET) + 3.754302 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4410,10 +4466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 2.698717 2.002118 4.002118 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.698750 0.000000 4.002118 ^ gpio_slow_sel[39] (out) - 4.002118 data arrival time + 11 0.379185 2.684779 1.995205 3.995205 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.685036 0.000000 3.995205 ^ gpio_analog_pol[14] (out) + 3.995205 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4423,13 +4479,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002118 data arrival time + -3.995205 data arrival time --------------------------------------------------------------------------------------------- - 3.747882 slack (MET) + 3.754795 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4438,10 +4494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 2.698717 2.002050 4.002050 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.698749 0.000000 4.002050 ^ gpio_dm1[39] (out) - 4.002050 data arrival time + 11 0.380209 2.690279 1.995116 3.995116 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.690347 0.000000 3.995116 ^ gpio_dm2[38] (out) + 3.995116 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4451,13 +4507,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002050 data arrival time + -3.995116 data arrival time --------------------------------------------------------------------------------------------- - 3.747950 slack (MET) + 3.754884 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4466,10 +4522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 2.698717 2.001974 4.001974 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.698749 0.000000 4.001974 ^ gpio_analog_en[39] (out) - 4.001974 data arrival time + 11 0.379736 2.687708 1.995004 3.995004 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.687843 0.000000 3.995004 ^ gpio_slow_sel[43] (out) + 3.995004 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4479,13 +4535,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001974 data arrival time + -3.995004 data arrival time --------------------------------------------------------------------------------------------- - 3.748026 slack (MET) + 3.754996 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4494,10 +4550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 2.698717 2.001903 4.001903 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.698748 0.000000 4.001903 ^ gpio_dm0[39] (out) - 4.001903 data arrival time + 11 0.379736 2.687708 1.994937 3.994937 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.687842 0.000000 3.994937 ^ gpio_dm1[43] (out) + 3.994937 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4507,13 +4563,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001903 data arrival time + -3.994937 data arrival time --------------------------------------------------------------------------------------------- - 3.748097 slack (MET) + 3.755063 slack (MET) Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4522,10 +4578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 2.691294 2.001854 4.001854 ^ gpio_loopback_zero[18] (in) + 11 0.380128 2.691294 1.994861 3.994861 ^ gpio_loopback_zero[18] (in) gpio_loopback_zero[18] (net) - 2.691584 0.000000 4.001854 ^ gpio_slow_sel[18] (out) - 4.001854 data arrival time + 2.691442 0.000000 3.994861 ^ gpio_holdover[18] (out) + 3.994861 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4535,13 +4591,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001854 data arrival time + -3.994861 data arrival time --------------------------------------------------------------------------------------------- - 3.748146 slack (MET) + 3.755139 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4550,10 +4606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 2.698717 2.001809 4.001809 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.698748 0.000000 4.001809 ^ gpio_analog_pol[39] (out) - 4.001809 data arrival time + 11 0.379736 2.687708 1.994853 3.994853 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.687840 0.000000 3.994853 ^ gpio_analog_en[43] (out) + 3.994853 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4563,13 +4619,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001809 data arrival time + -3.994853 data arrival time --------------------------------------------------------------------------------------------- - 3.748191 slack (MET) + 3.755147 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4578,10 +4634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 2.693363 2.001783 4.001783 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.693656 0.000000 4.001783 ^ gpio_analog_pol[33] (out) - 4.001783 data arrival time + 11 0.379736 2.687708 1.994782 3.994782 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.687839 0.000000 3.994782 ^ gpio_dm0[43] (out) + 3.994782 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4591,13 +4647,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001783 data arrival time + -3.994782 data arrival time --------------------------------------------------------------------------------------------- - 3.748217 slack (MET) + 3.755218 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4606,10 +4662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 2.698174 2.001784 4.001784 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.698440 0.000000 4.001784 ^ gpio_dm2[30] (out) - 4.001784 data arrival time + 11 0.379736 2.687708 1.994688 3.994688 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.687838 0.000000 3.994688 ^ gpio_analog_pol[43] (out) + 3.994688 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4619,13 +4675,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001784 data arrival time + -3.994688 data arrival time --------------------------------------------------------------------------------------------- - 3.748216 slack (MET) + 3.755312 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4634,10 +4690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 2.698354 2.001763 4.001762 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.698544 0.000000 4.001762 ^ gpio_analog_sel[34] (out) - 4.001762 data arrival time + 11 0.380128 2.691294 1.994177 3.994177 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.691431 0.000000 3.994177 ^ gpio_out[18] (out) + 3.994177 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4647,13 +4703,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001762 data arrival time + -3.994177 data arrival time --------------------------------------------------------------------------------------------- - 3.748237 slack (MET) + 3.755823 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4662,10 +4718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 2.691294 2.001749 4.001749 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.691582 0.000000 4.001749 ^ gpio_dm1[18] (out) - 4.001749 data arrival time + 11 0.379736 2.687708 1.994170 3.994169 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.687830 0.000000 3.994169 ^ gpio_analog_sel[43] (out) + 3.994169 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4675,13 +4731,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001749 data arrival time + -3.994169 data arrival time --------------------------------------------------------------------------------------------- - 3.748251 slack (MET) + 3.755831 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4690,10 +4746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 2.706090 2.001688 4.001688 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.706185 0.000000 4.001688 ^ gpio_vtrip_sel[37] (out) - 4.001688 data arrival time + 11 0.379736 2.687708 1.994027 3.994027 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.687828 0.000000 3.994027 ^ gpio_dm2[43] (out) + 3.994027 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4703,13 +4759,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001688 data arrival time + -3.994027 data arrival time --------------------------------------------------------------------------------------------- - 3.748312 slack (MET) + 3.755973 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4718,10 +4774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 2.699540 2.001620 4.001620 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.699715 0.000000 4.001620 ^ gpio_dm2[36] (out) - 4.001620 data arrival time + 11 0.379736 2.687708 1.993862 3.993862 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.687825 0.000000 3.993862 ^ gpio_holdover[43] (out) + 3.993862 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4731,13 +4787,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001620 data arrival time + -3.993862 data arrival time --------------------------------------------------------------------------------------------- - 3.748380 slack (MET) + 3.756138 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4746,10 +4802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 2.698717 2.001287 4.001287 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.698744 0.000000 4.001287 ^ gpio_analog_sel[39] (out) - 4.001287 data arrival time + 11 0.380209 2.690279 1.993739 3.993739 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.690332 0.000000 3.993739 ^ gpio_holdover[38] (out) + 3.993739 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4759,13 +4815,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001287 data arrival time + -3.993739 data arrival time --------------------------------------------------------------------------------------------- - 3.748713 slack (MET) + 3.756261 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4774,10 +4830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 2.706314 2.001232 4.001232 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.706413 0.000000 4.001232 ^ gpio_vtrip_sel[26] (out) - 4.001232 data arrival time + 11 0.379736 2.687708 1.993699 3.993699 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.687823 0.000000 3.993699 ^ gpio_out[43] (out) + 3.993699 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4787,13 +4843,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001232 data arrival time + -3.993699 data arrival time --------------------------------------------------------------------------------------------- - 3.748768 slack (MET) + 3.756301 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4802,10 +4858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 2.698717 2.001143 4.001143 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.698743 0.000000 4.001143 ^ gpio_dm2[39] (out) - 4.001143 data arrival time + 11 0.379476 2.686826 1.993126 3.993126 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.687010 0.000000 3.993126 ^ gpio_analog_sel[17] (out) + 3.993126 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4815,13 +4871,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001143 data arrival time + -3.993126 data arrival time --------------------------------------------------------------------------------------------- - 3.748857 slack (MET) + 3.756874 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4830,10 +4886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 2.698354 2.001011 4.001011 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.698530 0.000000 4.001011 ^ gpio_dm2[34] (out) - 4.001011 data arrival time + 11 0.381380 2.700253 1.992951 3.992950 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.700300 0.000000 3.992950 ^ gpio_ib_mode_sel[36] (out) + 3.992950 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4843,13 +4899,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001011 data arrival time + -3.992950 data arrival time --------------------------------------------------------------------------------------------- - 3.748989 slack (MET) + 3.757050 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4858,10 +4914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 2.698717 2.000978 4.000978 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.698741 0.000000 4.000978 ^ gpio_holdover[39] (out) - 4.000978 data arrival time + 11 0.379476 2.686826 1.992408 3.992408 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.686996 0.000000 3.992408 ^ gpio_dm2[17] (out) + 3.992408 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4871,13 +4927,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000978 data arrival time + -3.992408 data arrival time --------------------------------------------------------------------------------------------- - 3.749022 slack (MET) + 3.757592 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4886,10 +4942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 2.697902 2.000930 4.000930 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.698093 0.000000 4.000930 ^ gpio_analog_sel[31] (out) - 4.000930 data arrival time + 11 0.379326 2.685818 1.992358 3.992358 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.686004 0.000000 3.992358 ^ gpio_analog_sel[16] (out) + 3.992358 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4899,13 +4955,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000930 data arrival time + -3.992358 data arrival time --------------------------------------------------------------------------------------------- - 3.749070 slack (MET) + 3.757642 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4914,10 +4970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 2.698717 2.000813 4.000813 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.698740 0.000000 4.000813 ^ gpio_out[39] (out) - 4.000813 data arrival time + 11 0.380209 2.690279 1.992305 3.992305 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.690318 0.000000 3.992305 ^ gpio_out[38] (out) + 3.992305 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4927,13 +4983,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000813 data arrival time + -3.992305 data arrival time --------------------------------------------------------------------------------------------- - 3.749187 slack (MET) + 3.757695 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4942,10 +4998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 2.691294 2.000753 4.000753 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.691559 0.000000 4.000753 ^ gpio_analog_en[18] (out) - 4.000753 data arrival time + 11 0.379326 2.685818 1.991639 3.991639 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.685991 0.000000 3.991639 ^ gpio_dm2[16] (out) + 3.991639 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4955,13 +5011,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000753 data arrival time + -3.991639 data arrival time --------------------------------------------------------------------------------------------- - 3.749247 slack (MET) + 3.758361 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4970,10 +5026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 2.699540 2.000746 4.000746 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.699699 0.000000 4.000746 ^ gpio_holdover[36] (out) - 4.000746 data arrival time + 11 0.379476 2.686826 1.991573 3.991573 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.686981 0.000000 3.991573 ^ gpio_holdover[17] (out) + 3.991573 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4983,13 +5039,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000746 data arrival time + -3.991573 data arrival time --------------------------------------------------------------------------------------------- - 3.749254 slack (MET) + 3.758427 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4998,10 +5054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 2.695011 2.000687 4.000687 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.695182 0.000000 4.000687 ^ gpio_analog_sel[0] (out) - 4.000687 data arrival time + 11 0.378530 2.681778 1.991195 3.991194 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.682173 0.000000 3.991194 ^ gpio_analog_sel[13] (out) + 3.991194 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5011,13 +5067,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000687 data arrival time + -3.991194 data arrival time --------------------------------------------------------------------------------------------- - 3.749313 slack (MET) + 3.758805 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5026,10 +5082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 2.691294 2.000396 4.000396 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.691551 0.000000 4.000396 ^ gpio_dm0[18] (out) - 4.000396 data arrival time + 11 0.380712 2.695531 1.990857 3.990857 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.695590 0.000000 3.990857 ^ gpio_vtrip_sel[23] (out) + 3.990857 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5039,13 +5095,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000396 data arrival time + -3.990857 data arrival time --------------------------------------------------------------------------------------------- - 3.749604 slack (MET) + 3.759143 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5054,10 +5110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 2.708266 2.000378 4.000378 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.708330 0.000000 4.000378 ^ gpio_vtrip_sel[21] (out) - 4.000378 data arrival time + 11 0.379326 2.685818 1.990802 3.990802 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.685976 0.000000 3.990802 ^ gpio_holdover[16] (out) + 3.990802 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5067,13 +5123,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000378 data arrival time + -3.990802 data arrival time --------------------------------------------------------------------------------------------- - 3.749622 slack (MET) + 3.759198 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5082,10 +5138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 2.706177 2.000370 4.000370 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.706265 0.000000 4.000370 ^ gpio_vtrip_sel[32] (out) - 4.000370 data arrival time + 11 0.379476 2.686826 1.990755 3.990755 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.686968 0.000000 3.990755 ^ gpio_out[17] (out) + 3.990755 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5095,13 +5151,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000370 data arrival time + -3.990755 data arrival time --------------------------------------------------------------------------------------------- - 3.749630 slack (MET) + 3.759245 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5110,10 +5166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 2.706314 2.000307 4.000307 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.706400 0.000000 4.000307 ^ gpio_ib_mode_sel[26] (out) - 4.000307 data arrival time + 11 0.380718 2.695011 1.990734 3.990734 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.695049 0.000000 3.990734 ^ gpio_vtrip_sel[0] (out) + 3.990734 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5123,13 +5179,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000307 data arrival time + -3.990734 data arrival time --------------------------------------------------------------------------------------------- - 3.749693 slack (MET) + 3.759266 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5138,10 +5194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 2.698717 2.000237 4.000237 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.698737 0.000000 4.000237 ^ gpio_vtrip_sel[39] (out) - 4.000237 data arrival time + 11 0.379185 2.684779 1.990384 3.990384 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.684940 0.000000 3.990384 ^ gpio_analog_sel[14] (out) + 3.990384 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5151,13 +5207,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000237 data arrival time + -3.990384 data arrival time --------------------------------------------------------------------------------------------- - 3.749763 slack (MET) + 3.759616 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5166,10 +5222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 2.697902 2.000180 4.000180 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.698079 0.000000 4.000180 ^ gpio_dm2[31] (out) - 4.000180 data arrival time + 11 0.380718 2.695011 1.990293 3.990293 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.695045 0.000000 3.990293 ^ gpio_ib_mode_sel[0] (out) + 3.990293 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5179,13 +5235,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000180 data arrival time + -3.990293 data arrival time --------------------------------------------------------------------------------------------- - 3.749820 slack (MET) + 3.759707 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5194,10 +5250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 2.698354 2.000136 4.000136 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.698514 0.000000 4.000136 ^ gpio_holdover[34] (out) - 4.000136 data arrival time + 11 0.379736 2.687708 1.990261 3.990261 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.687777 0.000000 3.990261 ^ gpio_vtrip_sel[43] (out) + 3.990261 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5207,13 +5263,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000136 data arrival time + -3.990261 data arrival time --------------------------------------------------------------------------------------------- - 3.749864 slack (MET) + 3.759739 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5222,10 +5278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 2.704333 2.000133 4.000133 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.704775 0.000000 4.000133 ^ gpio_vtrip_sel[25] (out) - 4.000133 data arrival time + 11 0.379326 2.685818 1.989984 3.989984 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.685962 0.000000 3.989984 ^ gpio_out[16] (out) + 3.989984 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5235,13 +5291,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000133 data arrival time + -3.989984 data arrival time --------------------------------------------------------------------------------------------- - 3.749867 slack (MET) + 3.760016 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5250,10 +5306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 2.691294 1.999997 3.999997 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.691542 0.000000 3.999997 ^ gpio_analog_pol[18] (out) - 3.999997 data arrival time + 11 0.379256 2.682424 1.989967 3.989967 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.682454 0.000000 3.989967 ^ gpio_slow_sel[41] (out) + 3.989967 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5263,13 +5319,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999997 data arrival time + -3.989967 data arrival time --------------------------------------------------------------------------------------------- - 3.750003 slack (MET) + 3.760033 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5278,10 +5334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 2.698717 2.000000 4.000000 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.698735 0.000000 4.000000 ^ gpio_ib_mode_sel[39] (out) - 4.000000 data arrival time + 11 0.379256 2.682424 1.989900 3.989900 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.682453 0.000000 3.989900 ^ gpio_dm1[41] (out) + 3.989900 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5291,13 +5347,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000000 data arrival time + -3.989900 data arrival time --------------------------------------------------------------------------------------------- - 3.750000 slack (MET) + 3.760100 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5306,10 +5362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 2.699540 1.999885 3.999885 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.699685 0.000000 3.999885 ^ gpio_out[36] (out) - 3.999885 data arrival time + 11 0.379256 2.682424 1.989816 3.989816 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.682452 0.000000 3.989816 ^ gpio_analog_en[41] (out) + 3.989816 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5319,13 +5375,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999885 data arrival time + -3.989816 data arrival time --------------------------------------------------------------------------------------------- - 3.750114 slack (MET) + 3.760184 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5334,11 +5390,11 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 2.704040 1.999877 3.999877 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.704146 0.000000 3.999877 ^ gpio_vtrip_sel[29] (out) - 3.999877 data arrival time - + 11 0.379256 2.682424 1.989745 3.989745 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.682452 0.000000 3.989745 ^ gpio_dm0[41] (out) + 3.989745 data arrival time + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) -0.250000 9.750000 clock uncertainty @@ -5347,13 +5403,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999877 data arrival time + -3.989745 data arrival time --------------------------------------------------------------------------------------------- - 3.750123 slack (MET) + 3.760255 slack (MET) Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5362,10 +5418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 2.695531 1.999848 3.999848 ^ gpio_loopback_zero[23] (in) + 11 0.380712 2.695531 1.989663 3.989662 ^ gpio_loopback_zero[23] (in) gpio_loopback_zero[23] (net) - 2.695725 0.000000 3.999848 ^ gpio_analog_sel[23] (out) - 3.999848 data arrival time + 2.695578 0.000000 3.989662 ^ gpio_ib_mode_sel[23] (out) + 3.989662 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5375,13 +5431,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999848 data arrival time + -3.989662 data arrival time --------------------------------------------------------------------------------------------- - 3.750152 slack (MET) + 3.760338 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5390,10 +5446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 2.692924 1.999382 3.999382 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.693228 0.000000 3.999382 ^ gpio_analog_sel[24] (out) - 3.999382 data arrival time + 11 0.379256 2.682424 1.989650 3.989650 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.682451 0.000000 3.989650 ^ gpio_analog_pol[41] (out) + 3.989650 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5403,13 +5459,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999382 data arrival time + -3.989650 data arrival time --------------------------------------------------------------------------------------------- - 3.750618 slack (MET) + 3.760350 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5418,10 +5474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 2.702855 1.999348 3.999348 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.702956 0.000000 3.999348 ^ gpio_vtrip_sel[27] (out) - 3.999348 data arrival time + 11 0.379185 2.684779 1.989633 3.989633 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.684927 0.000000 3.989633 ^ gpio_dm2[14] (out) + 3.989633 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5431,13 +5487,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999348 data arrival time + -3.989633 data arrival time --------------------------------------------------------------------------------------------- - 3.750652 slack (MET) + 3.760367 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5446,10 +5502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 2.697902 1.999305 3.999305 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.698063 0.000000 3.999305 ^ gpio_holdover[31] (out) - 3.999305 data arrival time + 11 0.379153 2.681702 1.989428 3.989429 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.681732 0.000000 3.989429 ^ gpio_slow_sel[40] (out) + 3.989429 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5459,13 +5515,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999305 data arrival time + -3.989429 data arrival time --------------------------------------------------------------------------------------------- - 3.750695 slack (MET) + 3.760571 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5474,10 +5530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 2.698354 1.999276 3.999276 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.698499 0.000000 3.999276 ^ gpio_out[34] (out) - 3.999276 data arrival time + 11 0.379153 2.681702 1.989361 3.989361 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.681732 0.000000 3.989361 ^ gpio_dm1[40] (out) + 3.989361 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5487,13 +5543,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999276 data arrival time + -3.989361 data arrival time --------------------------------------------------------------------------------------------- - 3.750724 slack (MET) + 3.760639 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5502,10 +5558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 2.708266 1.999180 3.999180 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.708317 0.000000 3.999180 ^ gpio_ib_mode_sel[21] (out) - 3.999180 data arrival time + 11 0.379153 2.681702 1.989277 3.989277 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.681731 0.000000 3.989277 ^ gpio_analog_en[40] (out) + 3.989277 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5515,13 +5571,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999180 data arrival time + -3.989277 data arrival time --------------------------------------------------------------------------------------------- - 3.750820 slack (MET) + 3.760723 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5530,10 +5586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 2.695531 1.999167 3.999167 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.695712 0.000000 3.999167 ^ gpio_dm2[23] (out) - 3.999167 data arrival time + 11 0.379153 2.681702 1.989206 3.989206 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.681731 0.000000 3.989206 ^ gpio_dm0[40] (out) + 3.989206 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5543,13 +5599,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999167 data arrival time + -3.989206 data arrival time --------------------------------------------------------------------------------------------- - 3.750833 slack (MET) + 3.760794 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5558,10 +5614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 2.706311 1.999058 3.999058 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.706368 0.000000 3.999058 ^ gpio_vtrip_sel[22] (out) - 3.999058 data arrival time + 11 0.380209 2.690279 1.989168 3.989168 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.690296 0.000000 3.989168 ^ gpio_vtrip_sel[38] (out) + 3.989168 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5571,13 +5627,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999058 data arrival time + -3.989168 data arrival time --------------------------------------------------------------------------------------------- - 3.750942 slack (MET) + 3.760832 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5586,10 +5642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 2.705968 1.999036 3.999036 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.706033 0.000000 3.999036 ^ gpio_vtrip_sel[15] (out) - 3.999036 data arrival time + 11 0.379256 2.682424 1.989132 3.989132 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.682448 0.000000 3.989132 ^ gpio_analog_sel[41] (out) + 3.989132 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5599,13 +5655,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999036 data arrival time + -3.989132 data arrival time --------------------------------------------------------------------------------------------- - 3.750964 slack (MET) + 3.760868 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5614,10 +5670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 2.686826 1.998997 3.998997 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.687137 0.000000 3.998997 ^ gpio_slow_sel[17] (out) - 3.998997 data arrival time + 11 0.379153 2.681702 1.989112 3.989112 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.681730 0.000000 3.989112 ^ gpio_analog_pol[40] (out) + 3.989112 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5627,13 +5683,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998997 data arrival time + -3.989112 data arrival time --------------------------------------------------------------------------------------------- - 3.751003 slack (MET) + 3.760888 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5642,10 +5698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 2.686826 1.998935 3.998935 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.687136 0.000000 3.998935 ^ gpio_dm1[17] (out) - 3.998935 data arrival time + 11 0.379256 2.682424 1.988990 3.988990 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.682447 0.000000 3.988990 ^ gpio_dm2[41] (out) + 3.988990 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5655,13 +5711,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998935 data arrival time + -3.988990 data arrival time --------------------------------------------------------------------------------------------- - 3.751065 slack (MET) + 3.761010 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5670,10 +5726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 2.681778 1.998874 3.998874 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.682417 0.000000 3.998874 ^ gpio_slow_sel[13] (out) - 3.998874 data arrival time + 11 0.380209 2.690279 1.988932 3.988931 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.690294 0.000000 3.988931 ^ gpio_ib_mode_sel[38] (out) + 3.988931 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5683,13 +5739,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998874 data arrival time + -3.988931 data arrival time --------------------------------------------------------------------------------------------- - 3.751126 slack (MET) + 3.761068 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5698,10 +5754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 2.694269 1.998806 3.998806 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.694301 0.000000 3.998806 ^ gpio_slow_sel[42] (out) - 3.998806 data arrival time + 11 0.379256 2.682424 1.988824 3.988825 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.682446 0.000000 3.988825 ^ gpio_holdover[41] (out) + 3.988825 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5711,13 +5767,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998806 data arrival time + -3.988825 data arrival time --------------------------------------------------------------------------------------------- - 3.751194 slack (MET) + 3.761175 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5726,10 +5782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 2.694269 1.998738 3.998738 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.694301 0.000000 3.998738 ^ gpio_dm1[42] (out) - 3.998738 data arrival time + 11 0.379185 2.684779 1.988758 3.988758 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.684912 0.000000 3.988758 ^ gpio_holdover[14] (out) + 3.988758 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5739,13 +5795,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998738 data arrival time + -3.988758 data arrival time --------------------------------------------------------------------------------------------- - 3.751262 slack (MET) + 3.761242 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5754,10 +5810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 2.705806 1.998725 3.998725 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 2.705869 0.000000 3.998725 ^ gpio_vtrip_sel[19] (out) - 3.998725 data arrival time + 11 0.379256 2.682424 1.988660 3.988660 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.682445 0.000000 3.988660 ^ gpio_out[41] (out) + 3.988660 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5767,13 +5823,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998725 data arrival time + -3.988660 data arrival time --------------------------------------------------------------------------------------------- - 3.751275 slack (MET) + 3.761340 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5782,10 +5838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 2.694269 1.998686 3.998686 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.694300 0.000000 3.998686 ^ gpio_analog_en[42] (out) - 3.998686 data arrival time + 11 0.379153 2.681702 1.988593 3.988593 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.681726 0.000000 3.988593 ^ gpio_analog_sel[40] (out) + 3.988593 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5795,13 +5851,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998686 data arrival time + -3.988593 data arrival time --------------------------------------------------------------------------------------------- - 3.751314 slack (MET) + 3.761407 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5810,10 +5866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 2.704040 1.998624 3.998624 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.704129 0.000000 3.998624 ^ gpio_ib_mode_sel[29] (out) - 3.998624 data arrival time + 11 0.379153 2.681702 1.988451 3.988451 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.681726 0.000000 3.988451 ^ gpio_dm2[40] (out) + 3.988451 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5823,13 +5879,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998624 data arrival time + -3.988451 data arrival time --------------------------------------------------------------------------------------------- - 3.751376 slack (MET) + 3.761549 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5838,150 +5894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 2.690279 1.998601 3.998601 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.690393 0.000000 3.998601 ^ gpio_slow_sel[38] (out) - 3.998601 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.998601 data arrival time ---------------------------------------------------------------------------------------------- - 3.751399 slack (MET) - - -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380941 2.694269 1.998583 3.998583 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.694299 0.000000 3.998583 ^ gpio_dm0[42] (out) - 3.998583 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.998583 data arrival time ---------------------------------------------------------------------------------------------- - 3.751417 slack (MET) - - -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380209 2.690279 1.998533 3.998533 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.690392 0.000000 3.998533 ^ gpio_dm1[38] (out) - 3.998533 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.998533 data arrival time ---------------------------------------------------------------------------------------------- - 3.751467 slack (MET) - - -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.378530 2.681778 1.998526 3.998527 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.682404 0.000000 3.998527 ^ gpio_dm1[13] (out) - 3.998527 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.998527 data arrival time ---------------------------------------------------------------------------------------------- - 3.751473 slack (MET) - - -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380941 2.694269 1.998488 3.998488 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.694299 0.000000 3.998488 ^ gpio_analog_pol[42] (out) - 3.998488 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.998488 data arrival time ---------------------------------------------------------------------------------------------- - 3.751512 slack (MET) - - -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380718 2.695011 1.998480 3.998480 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.695144 0.000000 3.998480 ^ gpio_dm2[0] (out) - 3.998480 data arrival time + 11 0.379736 2.687708 1.988300 3.988300 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.687757 0.000000 3.988300 ^ gpio_ib_mode_sel[43] (out) + 3.988300 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5991,13 +5907,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998480 data arrival time + -3.988300 data arrival time --------------------------------------------------------------------------------------------- - 3.751520 slack (MET) + 3.761700 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6006,10 +5922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 2.690279 1.998449 3.998449 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.690390 0.000000 3.998449 ^ gpio_analog_en[38] (out) - 3.998449 data arrival time + 11 0.379153 2.681702 1.988286 3.988286 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.681725 0.000000 3.988286 ^ gpio_holdover[40] (out) + 3.988286 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6019,13 +5935,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998449 data arrival time + -3.988286 data arrival time --------------------------------------------------------------------------------------------- - 3.751551 slack (MET) + 3.761714 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6034,10 +5950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 2.697902 1.998444 3.998444 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.698048 0.000000 3.998444 ^ gpio_out[31] (out) - 3.998444 data arrival time + 11 0.380128 2.691294 1.988239 3.988239 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.691351 0.000000 3.988239 ^ gpio_vtrip_sel[18] (out) + 3.988239 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6047,13 +5963,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998444 data arrival time + -3.988239 data arrival time --------------------------------------------------------------------------------------------- - 3.751556 slack (MET) + 3.761761 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6062,10 +5978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 2.690279 1.998378 3.998378 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.690389 0.000000 3.998378 ^ gpio_dm0[38] (out) - 3.998378 data arrival time + 11 0.379153 2.681702 1.988122 3.988122 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.681723 0.000000 3.988122 ^ gpio_out[40] (out) + 3.988122 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6075,13 +5991,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998378 data arrival time + -3.988122 data arrival time --------------------------------------------------------------------------------------------- - 3.751622 slack (MET) + 3.761878 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6090,10 +6006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 2.695531 1.998332 3.998332 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.695697 0.000000 3.998332 ^ gpio_holdover[23] (out) - 3.998332 data arrival time + 11 0.379256 2.682424 1.988087 3.988087 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.682441 0.000000 3.988087 ^ gpio_vtrip_sel[41] (out) + 3.988087 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6103,13 +6019,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998332 data arrival time + -3.988087 data arrival time --------------------------------------------------------------------------------------------- - 3.751668 slack (MET) + 3.761913 slack (MET) Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6118,122 +6034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 2.684779 1.998296 3.998296 ^ gpio_loopback_zero[14] (in) + 11 0.379185 2.684779 1.987897 3.987897 ^ gpio_loopback_zero[14] (in) gpio_loopback_zero[14] (net) - 2.685110 0.000000 3.998296 ^ gpio_slow_sel[14] (out) - 3.998296 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.998296 data arrival time ---------------------------------------------------------------------------------------------- - 3.751704 slack (MET) - - -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380209 2.690279 1.998284 3.998285 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.690388 0.000000 3.998285 ^ gpio_analog_pol[38] (out) - 3.998285 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.998285 data arrival time ---------------------------------------------------------------------------------------------- - 3.751715 slack (MET) - - -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381747 2.702855 1.998100 3.998100 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.702940 0.000000 3.998100 ^ gpio_ib_mode_sel[27] (out) - 3.998100 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.998100 data arrival time ---------------------------------------------------------------------------------------------- - 3.751900 slack (MET) - - -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379326 2.685818 1.998052 3.998052 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.686129 0.000000 3.998052 ^ gpio_slow_sel[16] (out) - 3.998052 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.998052 data arrival time ---------------------------------------------------------------------------------------------- - 3.751948 slack (MET) - - -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.382266 2.706311 1.998024 3.998024 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.706358 0.000000 3.998024 ^ gpio_ib_mode_sel[22] (out) - 3.998024 data arrival time + 2.684899 0.000000 3.987897 ^ gpio_out[14] (out) + 3.987897 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6243,25 +6047,25 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998024 data arrival time + -3.987897 data arrival time --------------------------------------------------------------------------------------------- - 3.751976 slack (MET) + 3.762103 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380941 2.694269 1.997968 3.997968 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.694295 0.000000 3.997968 ^ gpio_analog_sel[42] (out) - 3.997968 data arrival time + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 11 0.379256 2.682424 1.987851 3.987851 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.682440 0.000000 3.987851 ^ gpio_ib_mode_sel[41] (out) + 3.987851 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6271,13 +6075,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997968 data arrival time + -3.987851 data arrival time --------------------------------------------------------------------------------------------- - 3.752032 slack (MET) + 3.762149 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6286,10 +6090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 2.685818 1.997963 3.997963 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.686126 0.000000 3.997963 ^ gpio_dm1[16] (out) - 3.997963 data arrival time + 11 0.379153 2.681702 1.987549 3.987549 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.681720 0.000000 3.987549 ^ gpio_vtrip_sel[40] (out) + 3.987549 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6299,13 +6103,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997963 data arrival time + -3.987549 data arrival time --------------------------------------------------------------------------------------------- - 3.752037 slack (MET) + 3.762451 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6314,10 +6118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 2.684779 1.997949 3.997949 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.685101 0.000000 3.997949 ^ gpio_dm1[14] (out) - 3.997949 data arrival time + 11 0.378530 2.681778 1.987488 3.987488 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.682077 0.000000 3.987488 ^ gpio_dm2[13] (out) + 3.987488 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6327,13 +6131,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997949 data arrival time + -3.987488 data arrival time --------------------------------------------------------------------------------------------- - 3.752051 slack (MET) + 3.762512 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6342,10 +6146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 2.705968 1.997840 3.997840 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.706020 0.000000 3.997840 ^ gpio_ib_mode_sel[15] (out) - 3.997840 data arrival time + 11 0.379153 2.681702 1.987313 3.987313 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.681719 0.000000 3.987313 ^ gpio_ib_mode_sel[40] (out) + 3.987313 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6355,13 +6159,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997840 data arrival time + -3.987313 data arrival time --------------------------------------------------------------------------------------------- - 3.752160 slack (MET) + 3.762687 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6370,10 +6174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 2.694269 1.997826 3.997826 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.694294 0.000000 3.997826 ^ gpio_dm2[42] (out) - 3.997826 data arrival time + 11 0.380128 2.691294 1.987042 3.987042 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.691339 0.000000 3.987042 ^ gpio_ib_mode_sel[18] (out) + 3.987042 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6383,13 +6187,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997826 data arrival time + -3.987042 data arrival time --------------------------------------------------------------------------------------------- - 3.752174 slack (MET) + 3.762958 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6398,10 +6202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 2.686826 1.997804 3.997804 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.687109 0.000000 3.997804 ^ gpio_analog_en[17] (out) - 3.997804 data arrival time + 11 0.379185 2.684779 1.984892 3.984892 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.684858 0.000000 3.984892 ^ gpio_vtrip_sel[14] (out) + 3.984892 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6411,13 +6215,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997804 data arrival time + -3.984892 data arrival time --------------------------------------------------------------------------------------------- - 3.752196 slack (MET) + 3.765108 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6426,10 +6230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 2.694269 1.997660 3.997660 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.694293 0.000000 3.997660 ^ gpio_holdover[42] (out) - 3.997660 data arrival time + 11 0.378530 2.681778 1.984885 3.984885 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.682017 0.000000 3.984885 ^ gpio_holdover[13] (out) + 3.984885 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6439,13 +6243,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997660 data arrival time + -3.984885 data arrival time --------------------------------------------------------------------------------------------- - 3.752340 slack (MET) + 3.765115 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6454,10 +6258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 2.695011 1.997602 3.997602 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.695130 0.000000 3.997602 ^ gpio_holdover[0] (out) - 3.997602 data arrival time + 11 0.379476 2.686826 1.984099 3.984099 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.686879 0.000000 3.984099 ^ gpio_vtrip_sel[17] (out) + 3.984099 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6467,13 +6271,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997602 data arrival time + -3.984099 data arrival time --------------------------------------------------------------------------------------------- - 3.752398 slack (MET) + 3.765901 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6482,10 +6286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 2.705806 1.997529 3.997529 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 2.705857 0.000000 3.997529 ^ gpio_ib_mode_sel[19] (out) - 3.997529 data arrival time + 11 0.378530 2.681778 1.984024 3.984024 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.681999 0.000000 3.984024 ^ gpio_out[13] (out) + 3.984024 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6495,13 +6299,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997529 data arrival time + -3.984024 data arrival time --------------------------------------------------------------------------------------------- - 3.752471 slack (MET) + 3.765976 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6510,10 +6314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 2.695531 1.997514 3.997514 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.695683 0.000000 3.997514 ^ gpio_out[23] (out) - 3.997514 data arrival time + 11 0.379326 2.685818 1.983696 3.983696 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.685876 0.000000 3.983696 ^ gpio_vtrip_sel[16] (out) + 3.983696 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6523,13 +6327,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997514 data arrival time + -3.983696 data arrival time --------------------------------------------------------------------------------------------- - 3.752486 slack (MET) + 3.766304 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6538,10 +6342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 2.684779 1.997495 3.997495 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.685090 0.000000 3.997495 ^ gpio_analog_en[14] (out) - 3.997495 data arrival time + 11 0.379476 2.686826 1.982906 3.982906 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.686867 0.000000 3.982906 ^ gpio_ib_mode_sel[17] (out) + 3.982906 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6551,13 +6355,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997495 data arrival time + -3.982906 data arrival time --------------------------------------------------------------------------------------------- - 3.752505 slack (MET) + 3.767094 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6566,10 +6370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 2.694269 1.997496 3.997496 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.694292 0.000000 3.997496 ^ gpio_out[42] (out) - 3.997496 data arrival time + 11 0.379326 2.685818 1.982501 3.982501 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.685864 0.000000 3.982501 ^ gpio_ib_mode_sel[16] (out) + 3.982501 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6579,13 +6383,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997496 data arrival time + -3.982501 data arrival time --------------------------------------------------------------------------------------------- - 3.752504 slack (MET) + 3.767499 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6594,10 +6398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 2.698174 1.997469 3.997469 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.698351 0.000000 3.997469 ^ gpio_holdover[30] (out) - 3.997469 data arrival time + 11 0.379185 2.684779 1.980369 3.980369 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.684812 0.000000 3.980369 ^ gpio_ib_mode_sel[14] (out) + 3.980369 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6607,13 +6411,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997469 data arrival time + -3.980369 data arrival time --------------------------------------------------------------------------------------------- - 3.752531 slack (MET) + 3.769631 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6622,10 +6426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 2.686826 1.997447 3.997447 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.687100 0.000000 3.997447 ^ gpio_dm0[17] (out) - 3.997447 data arrival time + 11 0.378530 2.681778 1.978039 3.978039 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.681893 0.000000 3.978039 ^ gpio_vtrip_sel[13] (out) + 3.978039 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6635,13 +6439,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997447 data arrival time + -3.978039 data arrival time --------------------------------------------------------------------------------------------- - 3.752553 slack (MET) + 3.771961 slack (MET) Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6650,10 +6454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 2.681778 1.997222 3.997222 ^ gpio_loopback_zero[13] (in) + 11 0.378530 2.681778 1.977709 3.977709 ^ gpio_loopback_zero[13] (in) gpio_loopback_zero[13] (net) - 2.682359 0.000000 3.997222 ^ gpio_analog_en[13] (out) - 3.997222 data arrival time + 2.681888 0.000000 3.977709 ^ gpio_ib_mode_sel[13] (out) + 3.977709 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6663,13 +6467,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997222 data arrival time + -3.977709 data arrival time --------------------------------------------------------------------------------------------- - 3.752778 slack (MET) + 3.772291 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6678,10 +6482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 2.684779 1.997123 3.997123 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.685081 0.000000 3.997123 ^ gpio_dm0[14] (out) - 3.997123 data arrival time + 9 0.323106 2.291361 1.700620 3.700620 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.291461 0.000000 3.700620 ^ gpio_slow_sel[31] (out) + 3.700620 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6691,13 +6495,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997123 data arrival time + -3.700620 data arrival time --------------------------------------------------------------------------------------------- - 3.752877 slack (MET) + 4.049380 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6706,10 +6510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 2.681778 1.997100 3.997100 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.682355 0.000000 3.997100 ^ gpio_dm0[13] (out) - 3.997100 data arrival time + 9 0.323106 2.291361 1.700601 3.700601 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.291461 0.000000 3.700601 ^ gpio_analog_en[31] (out) + 3.700601 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6719,13 +6523,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997100 data arrival time + -3.700601 data arrival time --------------------------------------------------------------------------------------------- - 3.752900 slack (MET) + 4.049399 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6734,10 +6538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 2.685818 1.996969 3.996969 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.686103 0.000000 3.996969 ^ gpio_analog_en[16] (out) - 3.996969 data arrival time + 9 0.323106 2.291361 1.698950 3.698950 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.291438 0.000000 3.698950 ^ gpio_dm0[31] (out) + 3.698950 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6747,13 +6551,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996969 data arrival time + -3.698950 data arrival time --------------------------------------------------------------------------------------------- - 3.753031 slack (MET) + 4.051049 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6762,10 +6566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 2.686826 1.996971 3.996971 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.687089 0.000000 3.996971 ^ gpio_analog_pol[17] (out) - 3.996971 data arrival time + 9 0.323106 2.291361 1.698878 3.698878 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.291437 0.000000 3.698878 ^ gpio_analog_pol[31] (out) + 3.698878 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6775,13 +6579,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996971 data arrival time + -3.698878 data arrival time --------------------------------------------------------------------------------------------- - 3.753029 slack (MET) + 4.051122 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6790,10 +6594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 2.693363 1.996955 3.996955 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.693552 0.000000 3.996955 ^ gpio_analog_sel[33] (out) - 3.996955 data arrival time + 9 0.323106 2.291361 1.698446 3.698446 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.291431 0.000000 3.698446 ^ gpio_analog_sel[31] (out) + 3.698446 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6803,13 +6607,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996955 data arrival time + -3.698446 data arrival time --------------------------------------------------------------------------------------------- - 3.753045 slack (MET) + 4.051554 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6818,10 +6622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 2.703048 1.996941 3.996941 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.703112 0.000000 3.996941 ^ gpio_vtrip_sel[20] (out) - 3.996941 data arrival time + 9 0.323106 2.291361 1.698212 3.698212 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.291428 0.000000 3.698212 ^ gpio_holdover[31] (out) + 3.698212 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6831,13 +6635,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996941 data arrival time + -3.698212 data arrival time --------------------------------------------------------------------------------------------- - 3.753059 slack (MET) + 4.051788 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6846,10 +6650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 2.694269 1.996921 3.996921 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.694288 0.000000 3.996921 ^ gpio_vtrip_sel[42] (out) - 3.996921 data arrival time + 9 0.323106 2.291361 1.695560 3.695560 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.291399 0.000000 3.695560 ^ gpio_vtrip_sel[31] (out) + 3.695560 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6859,13 +6663,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996921 data arrival time + -3.695560 data arrival time --------------------------------------------------------------------------------------------- - 3.753079 slack (MET) + 4.054440 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6874,10 +6678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 2.706090 1.996904 3.996904 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.706131 0.000000 3.996904 ^ gpio_ib_mode_sel[37] (out) - 3.996904 data arrival time + 9 0.323106 2.291361 1.695388 3.695388 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.291398 0.000000 3.695388 ^ gpio_ib_mode_sel[31] (out) + 3.695388 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6887,13 +6691,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996904 data arrival time + -3.695388 data arrival time --------------------------------------------------------------------------------------------- - 3.753096 slack (MET) + 4.054612 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6902,10 +6706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 2.706177 1.996878 3.996878 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.706226 0.000000 3.996878 ^ gpio_ib_mode_sel[32] (out) - 3.996878 data arrival time + 9 0.323106 2.291361 1.695192 3.695192 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.291396 0.000000 3.695192 ^ gpio_oeb[31] (out) + 3.695192 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6915,13 +6719,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996878 data arrival time + -3.695192 data arrival time --------------------------------------------------------------------------------------------- - 3.753122 slack (MET) + 4.054808 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6930,10 +6734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 2.699540 1.996764 3.996764 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.699637 0.000000 3.996764 ^ gpio_vtrip_sel[36] (out) - 3.996764 data arrival time + 9 0.321436 2.279741 1.691438 3.691438 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.279836 0.000000 3.691438 ^ gpio_analog_pol[26] (out) + 3.691438 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6943,13 +6747,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996764 data arrival time + -3.691438 data arrival time --------------------------------------------------------------------------------------------- - 3.753236 slack (MET) + 4.058562 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6958,10 +6762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 2.695011 1.996738 3.996738 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.695118 0.000000 3.996738 ^ gpio_out[0] (out) - 3.996738 data arrival time + 9 0.321436 2.279741 1.690750 3.690750 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.279826 0.000000 3.690750 ^ gpio_dm0[26] (out) + 3.690750 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6971,13 +6775,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996738 data arrival time + -3.690750 data arrival time --------------------------------------------------------------------------------------------- - 3.753262 slack (MET) + 4.059250 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6986,10 +6790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 2.694269 1.996684 3.996684 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.694287 0.000000 3.996684 ^ gpio_ib_mode_sel[42] (out) - 3.996684 data arrival time + 9 0.321436 2.279741 1.690627 3.690627 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.279824 0.000000 3.690627 ^ gpio_slow_sel[26] (out) + 3.690627 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6999,13 +6803,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996684 data arrival time + -3.690627 data arrival time --------------------------------------------------------------------------------------------- - 3.753316 slack (MET) + 4.059373 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7014,10 +6818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 2.685818 1.996612 3.996612 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.686094 0.000000 3.996612 ^ gpio_dm0[16] (out) - 3.996612 data arrival time + 9 0.321436 2.279741 1.690502 3.690502 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.279823 0.000000 3.690502 ^ gpio_analog_en[26] (out) + 3.690502 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7027,13 +6831,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996612 data arrival time + -3.690502 data arrival time --------------------------------------------------------------------------------------------- - 3.753388 slack (MET) + 4.059498 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7042,10 +6846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 2.694804 1.996565 3.996565 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.694989 0.000000 3.996565 ^ gpio_dm2[28] (out) - 3.996565 data arrival time + 9 0.320681 2.275609 1.690065 3.690065 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.275825 0.000000 3.690065 ^ gpio_slow_sel[25] (out) + 3.690065 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7055,13 +6859,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996565 data arrival time + -3.690065 data arrival time --------------------------------------------------------------------------------------------- - 3.753435 slack (MET) + 4.059935 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7070,10 +6874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 2.691294 1.996417 3.996417 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.691470 0.000000 3.996417 ^ gpio_analog_sel[18] (out) - 3.996417 data arrival time + 9 0.320681 2.275609 1.689938 3.689938 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.275822 0.000000 3.689938 ^ gpio_analog_en[25] (out) + 3.689938 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7083,13 +6887,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996417 data arrival time + -3.689938 data arrival time --------------------------------------------------------------------------------------------- - 3.753583 slack (MET) + 4.060062 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7098,10 +6902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 2.693363 1.996203 3.996203 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.693538 0.000000 3.996203 ^ gpio_dm2[33] (out) - 3.996203 data arrival time + 9 0.321436 2.279741 1.689939 3.689939 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.279815 0.000000 3.689939 ^ gpio_analog_sel[26] (out) + 3.689939 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7111,13 +6915,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996203 data arrival time + -3.689939 data arrival time --------------------------------------------------------------------------------------------- - 3.753797 slack (MET) + 4.060061 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7126,10 +6930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 2.698354 1.996153 3.996153 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.698452 0.000000 3.996153 ^ gpio_vtrip_sel[34] (out) - 3.996153 data arrival time + 9 0.320681 2.275609 1.689889 3.689889 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.275821 0.000000 3.689889 ^ gpio_dm0[25] (out) + 3.689889 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7139,13 +6943,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996153 data arrival time + -3.689889 data arrival time --------------------------------------------------------------------------------------------- - 3.753847 slack (MET) + 4.060111 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7154,10 +6958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 2.685818 1.996137 3.996137 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.686083 0.000000 3.996137 ^ gpio_analog_pol[16] (out) - 3.996137 data arrival time + 9 0.320681 2.275609 1.689818 3.689818 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.275820 0.000000 3.689818 ^ gpio_analog_pol[25] (out) + 3.689818 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7167,13 +6971,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996137 data arrival time + -3.689818 data arrival time --------------------------------------------------------------------------------------------- - 3.753863 slack (MET) + 4.060182 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7182,10 +6986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 2.690279 1.996033 3.996033 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.690358 0.000000 3.996033 ^ gpio_analog_sel[38] (out) - 3.996033 data arrival time + 9 0.321436 2.279741 1.689707 3.689707 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.279812 0.000000 3.689707 ^ gpio_holdover[26] (out) + 3.689707 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7195,13 +6999,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996033 data arrival time + -3.689707 data arrival time --------------------------------------------------------------------------------------------- - 3.753967 slack (MET) + 4.060293 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7210,10 +7014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 2.681778 1.995745 3.995745 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.682310 0.000000 3.995745 ^ gpio_analog_pol[13] (out) - 3.995745 data arrival time + 9 0.320681 2.275609 1.689392 3.689393 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.275810 0.000000 3.689393 ^ gpio_analog_sel[25] (out) + 3.689393 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7223,13 +7027,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995745 data arrival time + -3.689393 data arrival time --------------------------------------------------------------------------------------------- - 3.754255 slack (MET) + 4.060607 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7238,10 +7042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 2.703048 1.995744 3.995744 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.703099 0.000000 3.995744 ^ gpio_ib_mode_sel[20] (out) - 3.995744 data arrival time + 9 0.321000 2.276650 1.689113 3.689113 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.276742 0.000000 3.689113 ^ gpio_analog_pol[29] (out) + 3.689113 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7251,13 +7055,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995744 data arrival time + -3.689113 data arrival time --------------------------------------------------------------------------------------------- - 3.754256 slack (MET) + 4.060887 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7266,10 +7070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 2.691294 1.995698 3.995698 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.691457 0.000000 3.995698 ^ gpio_dm2[18] (out) - 3.995698 data arrival time + 9 0.321000 2.276650 1.688425 3.688425 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.276732 0.000000 3.688425 ^ gpio_dm0[29] (out) + 3.688425 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7279,13 +7083,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995698 data arrival time + -3.688425 data arrival time --------------------------------------------------------------------------------------------- - 3.754302 slack (MET) + 4.061575 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7294,10 +7098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 2.693363 1.995329 3.995329 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.693523 0.000000 3.995329 ^ gpio_holdover[33] (out) - 3.995329 data arrival time + 9 0.321000 2.276650 1.688308 3.688308 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.276731 0.000000 3.688308 ^ gpio_slow_sel[29] (out) + 3.688308 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7307,13 +7111,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995329 data arrival time + -3.688308 data arrival time --------------------------------------------------------------------------------------------- - 3.754671 slack (MET) + 4.061692 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7322,10 +7126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 2.697902 1.995322 3.995322 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.698001 0.000000 3.995322 ^ gpio_vtrip_sel[31] (out) - 3.995322 data arrival time + 9 0.321000 2.276650 1.688178 3.688178 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.276729 0.000000 3.688178 ^ gpio_analog_en[29] (out) + 3.688178 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7335,13 +7139,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995322 data arrival time + -3.688178 data arrival time --------------------------------------------------------------------------------------------- - 3.754678 slack (MET) + 4.061822 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7350,10 +7154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 2.684779 1.995205 3.995205 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.685036 0.000000 3.995205 ^ gpio_analog_pol[14] (out) - 3.995205 data arrival time + 9 0.321436 2.279741 1.687580 3.687580 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.279788 0.000000 3.687580 ^ gpio_vtrip_sel[26] (out) + 3.687580 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7363,13 +7167,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995205 data arrival time + -3.687580 data arrival time --------------------------------------------------------------------------------------------- - 3.754795 slack (MET) + 4.062420 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7378,10 +7182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 2.690279 1.995116 3.995116 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.690347 0.000000 3.995116 ^ gpio_dm2[38] (out) - 3.995116 data arrival time + 9 0.321000 2.276650 1.687575 3.687575 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.276721 0.000000 3.687575 ^ gpio_analog_sel[29] (out) + 3.687575 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7391,13 +7195,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995116 data arrival time + -3.687575 data arrival time --------------------------------------------------------------------------------------------- - 3.754884 slack (MET) + 4.062425 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7406,10 +7210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 2.687708 1.995004 3.995004 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.687843 0.000000 3.995004 ^ gpio_slow_sel[43] (out) - 3.995004 data arrival time + 9 0.320681 2.275609 1.687346 3.687346 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.275769 0.000000 3.687346 ^ gpio_holdover[25] (out) + 3.687346 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7419,13 +7223,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995004 data arrival time + -3.687346 data arrival time --------------------------------------------------------------------------------------------- - 3.754996 slack (MET) + 4.062654 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7434,10 +7238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 2.687708 1.994937 3.994937 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.687842 0.000000 3.994937 ^ gpio_dm1[43] (out) - 3.994937 data arrival time + 9 0.321000 2.276650 1.687342 3.687342 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.276718 0.000000 3.687342 ^ gpio_holdover[29] (out) + 3.687342 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7447,13 +7251,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994937 data arrival time + -3.687342 data arrival time --------------------------------------------------------------------------------------------- - 3.755063 slack (MET) + 4.062658 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7462,10 +7266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 2.691294 1.994861 3.994861 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.691442 0.000000 3.994861 ^ gpio_holdover[18] (out) - 3.994861 data arrival time + 9 0.321436 2.279741 1.686892 3.686892 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.279781 0.000000 3.686892 ^ gpio_ib_mode_sel[26] (out) + 3.686892 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7475,13 +7279,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994861 data arrival time + -3.686892 data arrival time --------------------------------------------------------------------------------------------- - 3.755139 slack (MET) + 4.063108 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7490,10 +7294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 2.687708 1.994853 3.994853 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.687840 0.000000 3.994853 ^ gpio_analog_en[43] (out) - 3.994853 data arrival time + 9 0.321436 2.279741 1.686687 3.686687 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.279779 0.000000 3.686687 ^ gpio_oeb[26] (out) + 3.686687 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7503,13 +7307,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994853 data arrival time + -3.686687 data arrival time --------------------------------------------------------------------------------------------- - 3.755147 slack (MET) + 4.063313 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7518,10 +7322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 2.687708 1.994782 3.994782 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.687839 0.000000 3.994782 ^ gpio_dm0[43] (out) - 3.994782 data arrival time + 9 0.319499 2.267109 1.685763 3.685763 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.267349 0.000000 3.685763 ^ gpio_slow_sel[28] (out) + 3.685763 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7531,13 +7335,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994782 data arrival time + -3.685763 data arrival time --------------------------------------------------------------------------------------------- - 3.755218 slack (MET) + 4.064237 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7546,10 +7350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 2.687708 1.994688 3.994688 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.687838 0.000000 3.994688 ^ gpio_analog_pol[43] (out) - 3.994688 data arrival time + 9 0.321000 2.276650 1.685259 3.685259 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.276695 0.000000 3.685259 ^ gpio_vtrip_sel[29] (out) + 3.685259 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7559,13 +7363,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994688 data arrival time + -3.685259 data arrival time --------------------------------------------------------------------------------------------- - 3.755312 slack (MET) + 4.064741 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7574,10 +7378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 2.698174 1.994597 3.994597 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.698302 0.000000 3.994597 ^ gpio_out[30] (out) - 3.994597 data arrival time + 9 0.319499 2.267109 1.685149 3.685149 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.267334 0.000000 3.685149 ^ gpio_analog_en[28] (out) + 3.685149 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7587,13 +7391,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994597 data arrival time + -3.685149 data arrival time --------------------------------------------------------------------------------------------- - 3.755403 slack (MET) + 4.064851 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7602,10 +7406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 2.693363 1.994467 3.994467 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.693508 0.000000 3.994467 ^ gpio_out[33] (out) - 3.994467 data arrival time + 9 0.319499 2.267109 1.684895 3.684895 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.267329 0.000000 3.684895 ^ gpio_dm0[28] (out) + 3.684895 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7615,13 +7419,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994467 data arrival time + -3.684895 data arrival time --------------------------------------------------------------------------------------------- - 3.755533 slack (MET) + 4.065105 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7630,10 +7434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 2.691294 1.994177 3.994177 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.691431 0.000000 3.994177 ^ gpio_out[18] (out) - 3.994177 data arrival time + 9 0.321000 2.276650 1.684571 3.684571 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.276688 0.000000 3.684571 ^ gpio_ib_mode_sel[29] (out) + 3.684571 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7643,13 +7447,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994177 data arrival time + -3.684571 data arrival time --------------------------------------------------------------------------------------------- - 3.755823 slack (MET) + 4.065429 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7658,10 +7462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 2.687708 1.994170 3.994169 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.687830 0.000000 3.994169 ^ gpio_analog_sel[43] (out) - 3.994169 data arrival time + 9 0.321000 2.276650 1.684364 3.684365 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.276686 0.000000 3.684365 ^ gpio_oeb[29] (out) + 3.684365 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7671,13 +7475,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994169 data arrival time + -3.684365 data arrival time --------------------------------------------------------------------------------------------- - 3.755831 slack (MET) + 4.065636 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7686,10 +7490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 2.697902 1.994074 3.994075 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.697984 0.000000 3.994075 ^ gpio_ib_mode_sel[31] (out) - 3.994075 data arrival time + 9 0.319499 2.267109 1.683367 3.683367 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.267296 0.000000 3.683367 ^ gpio_analog_pol[28] (out) + 3.683367 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7699,13 +7503,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994075 data arrival time + -3.683367 data arrival time --------------------------------------------------------------------------------------------- - 3.755925 slack (MET) + 4.066633 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7714,10 +7518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 2.687708 1.994027 3.994027 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.687828 0.000000 3.994027 ^ gpio_dm2[43] (out) - 3.994027 data arrival time + 9 0.320681 2.275609 1.683094 3.683094 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.275698 0.000000 3.683094 ^ gpio_vtrip_sel[25] (out) + 3.683094 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7727,13 +7531,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994027 data arrival time + -3.683094 data arrival time --------------------------------------------------------------------------------------------- - 3.755973 slack (MET) + 4.066906 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7742,10 +7546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 2.694804 1.993965 3.993965 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.694943 0.000000 3.993965 ^ gpio_holdover[28] (out) - 3.993965 data arrival time + 9 0.318724 2.262560 1.682868 3.682868 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.262914 0.000000 3.682868 ^ gpio_analog_pol[33] (out) + 3.682868 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7755,13 +7559,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993965 data arrival time + -3.682868 data arrival time --------------------------------------------------------------------------------------------- - 3.756035 slack (MET) + 4.067132 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7770,10 +7574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 2.692924 1.993932 3.993932 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.693110 0.000000 3.993932 ^ gpio_dm2[24] (out) - 3.993932 data arrival time + 9 0.320681 2.275609 1.682197 3.682197 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.275686 0.000000 3.682197 ^ gpio_ib_mode_sel[25] (out) + 3.682197 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7783,13 +7587,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993932 data arrival time + -3.682197 data arrival time --------------------------------------------------------------------------------------------- - 3.756068 slack (MET) + 4.067803 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7798,10 +7602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 2.687708 1.993862 3.993862 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.687825 0.000000 3.993862 ^ gpio_holdover[43] (out) - 3.993862 data arrival time + 9 0.318724 2.262560 1.682181 3.682181 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.262895 0.000000 3.682181 ^ gpio_dm0[33] (out) + 3.682181 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7811,13 +7615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993862 data arrival time + -3.682181 data arrival time --------------------------------------------------------------------------------------------- - 3.756138 slack (MET) + 4.067819 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7826,10 +7630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 2.690279 1.993739 3.993739 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.690332 0.000000 3.993739 ^ gpio_holdover[38] (out) - 3.993739 data arrival time + 9 0.318724 2.262560 1.682100 3.682100 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.262893 0.000000 3.682100 ^ gpio_analog_en[33] (out) + 3.682100 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7839,13 +7643,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993739 data arrival time + -3.682100 data arrival time --------------------------------------------------------------------------------------------- - 3.756261 slack (MET) + 4.067900 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7854,10 +7658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 2.687708 1.993699 3.993699 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.687823 0.000000 3.993699 ^ gpio_out[43] (out) - 3.993699 data arrival time + 9 0.319499 2.267109 1.682008 3.682008 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.267268 0.000000 3.682008 ^ gpio_analog_sel[28] (out) + 3.682008 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7867,13 +7671,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993699 data arrival time + -3.682008 data arrival time --------------------------------------------------------------------------------------------- - 3.756301 slack (MET) + 4.067992 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7882,10 +7686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 2.686826 1.993126 3.993126 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.687010 0.000000 3.993126 ^ gpio_analog_sel[17] (out) - 3.993126 data arrival time + 9 0.318724 2.262560 1.681632 3.681632 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.262880 0.000000 3.681632 ^ gpio_slow_sel[33] (out) + 3.681632 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7895,13 +7699,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993126 data arrival time + -3.681632 data arrival time --------------------------------------------------------------------------------------------- - 3.756874 slack (MET) + 4.068368 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7910,10 +7714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 2.694804 1.993105 3.993105 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.694930 0.000000 3.993105 ^ gpio_out[28] (out) - 3.993105 data arrival time + 9 0.318569 2.260489 1.680613 3.680613 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.260711 0.000000 3.680613 ^ gpio_slow_sel[27] (out) + 3.680613 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7923,13 +7727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993105 data arrival time + -3.680613 data arrival time --------------------------------------------------------------------------------------------- - 3.756895 slack (MET) + 4.069386 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7938,10 +7742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 2.692924 1.993034 3.993034 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.693093 0.000000 3.993034 ^ gpio_holdover[24] (out) - 3.993034 data arrival time + 9 0.319499 2.267109 1.679923 3.679923 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.267231 0.000000 3.679923 ^ gpio_holdover[28] (out) + 3.679923 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7951,13 +7755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993034 data arrival time + -3.679923 data arrival time --------------------------------------------------------------------------------------------- - 3.756966 slack (MET) + 4.070077 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7966,10 +7770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 2.699540 1.992424 3.992424 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.699587 0.000000 3.992424 ^ gpio_ib_mode_sel[36] (out) - 3.992424 data arrival time + 9 0.318724 2.262560 1.679394 3.679394 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.262821 0.000000 3.679394 ^ gpio_analog_sel[33] (out) + 3.679394 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7979,13 +7783,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992424 data arrival time + -3.679394 data arrival time --------------------------------------------------------------------------------------------- - 3.757576 slack (MET) + 4.070606 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7994,10 +7798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 2.686826 1.992408 3.992408 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.686996 0.000000 3.992408 ^ gpio_dm2[17] (out) - 3.992408 data arrival time + 9 0.318569 2.260489 1.679118 3.679118 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.260678 0.000000 3.679118 ^ gpio_analog_en[27] (out) + 3.679118 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8007,13 +7811,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992408 data arrival time + -3.679118 data arrival time --------------------------------------------------------------------------------------------- - 3.757592 slack (MET) + 4.070882 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8022,10 +7826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 2.685818 1.992358 3.992358 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.686004 0.000000 3.992358 ^ gpio_analog_sel[16] (out) - 3.992358 data arrival time + 9 0.318308 2.258603 1.679057 3.679057 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.258816 0.000000 3.679057 ^ gpio_slow_sel[32] (out) + 3.679057 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8035,13 +7839,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992358 data arrival time + -3.679057 data arrival time --------------------------------------------------------------------------------------------- - 3.757642 slack (MET) + 4.070943 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8050,10 +7854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 2.690279 1.992305 3.992305 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.690318 0.000000 3.992305 ^ gpio_out[38] (out) - 3.992305 data arrival time + 9 0.318569 2.260489 1.678904 3.678904 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.260674 0.000000 3.678904 ^ gpio_dm0[27] (out) + 3.678904 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8063,13 +7867,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992305 data arrival time + -3.678904 data arrival time --------------------------------------------------------------------------------------------- - 3.757695 slack (MET) + 4.071095 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8078,10 +7882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 2.692924 1.992175 3.992175 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.693078 0.000000 3.992175 ^ gpio_out[24] (out) - 3.992175 data arrival time + 9 0.320681 2.275609 1.678587 3.678587 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.275645 0.000000 3.678587 ^ gpio_oeb[25] (out) + 3.678587 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8091,13 +7895,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992175 data arrival time + -3.678587 data arrival time --------------------------------------------------------------------------------------------- - 3.757825 slack (MET) + 4.071414 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8106,10 +7910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 2.698354 1.991754 3.991754 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.698401 0.000000 3.991754 ^ gpio_ib_mode_sel[34] (out) - 3.991754 data arrival time + 9 0.318569 2.260489 1.678525 3.678525 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.260666 0.000000 3.678525 ^ gpio_analog_pol[27] (out) + 3.678525 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8119,13 +7923,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991754 data arrival time + -3.678525 data arrival time --------------------------------------------------------------------------------------------- - 3.758246 slack (MET) + 4.071475 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8134,10 +7938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 2.685818 1.991639 3.991639 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.685991 0.000000 3.991639 ^ gpio_dm2[16] (out) - 3.991639 data arrival time + 9 0.318308 2.258603 1.677383 3.677383 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.258781 0.000000 3.677383 ^ gpio_analog_en[32] (out) + 3.677383 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8147,13 +7951,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991639 data arrival time + -3.677383 data arrival time --------------------------------------------------------------------------------------------- - 3.758361 slack (MET) + 4.072617 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8162,10 +7966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 2.686826 1.991573 3.991573 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.686981 0.000000 3.991573 ^ gpio_holdover[17] (out) - 3.991573 data arrival time + 9 0.318308 2.258603 1.677129 3.677129 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.258776 0.000000 3.677129 ^ gpio_dm0[32] (out) + 3.677129 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8175,13 +7979,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991573 data arrival time + -3.677129 data arrival time --------------------------------------------------------------------------------------------- - 3.758427 slack (MET) + 4.072871 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8190,10 +7994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 2.698174 1.991475 3.991475 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.698258 0.000000 3.991475 ^ gpio_vtrip_sel[30] (out) - 3.991475 data arrival time + 9 0.318724 2.262560 1.676945 3.676945 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.262765 0.000000 3.676945 ^ gpio_holdover[33] (out) + 3.676945 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8203,13 +8007,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991475 data arrival time + -3.676945 data arrival time --------------------------------------------------------------------------------------------- - 3.758525 slack (MET) + 4.073055 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8218,10 +8022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 2.704333 1.991449 3.991449 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.704558 0.000000 3.991449 ^ gpio_ib_mode_sel[25] (out) - 3.991449 data arrival time + 9 0.318308 2.258603 1.676752 3.676752 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.258768 0.000000 3.676752 ^ gpio_analog_pol[32] (out) + 3.676752 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8231,13 +8035,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991449 data arrival time + -3.676752 data arrival time --------------------------------------------------------------------------------------------- - 3.758551 slack (MET) + 4.073248 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8246,10 +8050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 2.693363 1.991347 3.991347 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.693461 0.000000 3.991347 ^ gpio_vtrip_sel[33] (out) - 3.991347 data arrival time + 9 0.318569 2.260489 1.676217 3.676217 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.260623 0.000000 3.676217 ^ gpio_analog_sel[27] (out) + 3.676217 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8259,13 +8063,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991347 data arrival time + -3.676217 data arrival time --------------------------------------------------------------------------------------------- - 3.758653 slack (MET) + 4.073783 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8274,10 +8078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 2.698174 1.991271 3.991271 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.698255 0.000000 3.991271 ^ gpio_ib_mode_sel[30] (out) - 3.991271 data arrival time + 9 0.318569 2.260489 1.674978 3.674978 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.260602 0.000000 3.674978 ^ gpio_holdover[27] (out) + 3.674978 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8287,13 +8091,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991271 data arrival time + -3.674978 data arrival time --------------------------------------------------------------------------------------------- - 3.758729 slack (MET) + 4.075022 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8302,10 +8106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 2.681778 1.991195 3.991194 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.682173 0.000000 3.991194 ^ gpio_analog_sel[13] (out) - 3.991194 data arrival time + 9 0.319499 2.267109 1.674111 3.674111 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.267153 0.000000 3.674111 ^ gpio_oeb[28] (out) + 3.674111 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8315,13 +8119,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991194 data arrival time + -3.674111 data arrival time --------------------------------------------------------------------------------------------- - 3.758805 slack (MET) + 4.075889 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8330,10 +8134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 2.695531 1.990857 3.990857 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.695590 0.000000 3.990857 ^ gpio_vtrip_sel[23] (out) - 3.990857 data arrival time + 9 0.319499 2.267109 1.673627 3.673627 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.267148 0.000000 3.673627 ^ gpio_vtrip_sel[28] (out) + 3.673627 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8343,13 +8147,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990857 data arrival time + -3.673627 data arrival time --------------------------------------------------------------------------------------------- - 3.759143 slack (MET) + 4.076373 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8358,10 +8162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 2.685818 1.990802 3.990802 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.685976 0.000000 3.990802 ^ gpio_holdover[16] (out) - 3.990802 data arrival time + 9 0.319499 2.267109 1.673424 3.673424 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.267147 0.000000 3.673424 ^ gpio_ib_mode_sel[28] (out) + 3.673424 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8371,13 +8175,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990802 data arrival time + -3.673424 data arrival time --------------------------------------------------------------------------------------------- - 3.759198 slack (MET) + 4.076576 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8386,10 +8190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 2.686826 1.990755 3.990755 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.686968 0.000000 3.990755 ^ gpio_out[17] (out) - 3.990755 data arrival time + 9 0.318308 2.258603 1.672995 3.672995 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.258703 0.000000 3.672995 ^ gpio_analog_sel[32] (out) + 3.672995 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8399,13 +8203,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990755 data arrival time + -3.672995 data arrival time --------------------------------------------------------------------------------------------- - 3.759245 slack (MET) + 4.077005 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8414,10 +8218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 2.695011 1.990734 3.990734 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.695049 0.000000 3.990734 ^ gpio_vtrip_sel[0] (out) - 3.990734 data arrival time + 9 0.318569 2.260489 1.672242 3.672242 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.260562 0.000000 3.672242 ^ gpio_vtrip_sel[27] (out) + 3.672242 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8427,13 +8231,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990734 data arrival time + -3.672242 data arrival time --------------------------------------------------------------------------------------------- - 3.759266 slack (MET) + 4.077758 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8442,10 +8246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 2.684779 1.990384 3.990384 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.684940 0.000000 3.990384 ^ gpio_analog_sel[14] (out) - 3.990384 data arrival time + 9 0.318724 2.262560 1.672131 3.672131 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.262673 0.000000 3.672131 ^ gpio_vtrip_sel[33] (out) + 3.672131 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8455,13 +8259,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990384 data arrival time + -3.672131 data arrival time --------------------------------------------------------------------------------------------- - 3.759616 slack (MET) + 4.077869 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8470,10 +8274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 2.695011 1.990293 3.990293 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.695045 0.000000 3.990293 ^ gpio_ib_mode_sel[0] (out) - 3.990293 data arrival time + 9 0.318724 2.262560 1.671838 3.671838 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.262669 0.000000 3.671838 ^ gpio_ib_mode_sel[33] (out) + 3.671838 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8483,13 +8287,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990293 data arrival time + -3.671838 data arrival time --------------------------------------------------------------------------------------------- - 3.759707 slack (MET) + 4.078162 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8498,10 +8302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 2.687708 1.990261 3.990261 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.687777 0.000000 3.990261 ^ gpio_vtrip_sel[43] (out) - 3.990261 data arrival time + 9 0.316579 2.247368 1.671768 3.671768 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.247702 0.000000 3.671768 ^ gpio_slow_sel[24] (out) + 3.671768 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8511,13 +8315,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990261 data arrival time + -3.671768 data arrival time --------------------------------------------------------------------------------------------- - 3.759739 slack (MET) + 4.078232 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8526,10 +8330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 2.694804 1.990110 3.990110 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.694887 0.000000 3.990110 ^ gpio_ib_mode_sel[28] (out) - 3.990110 data arrival time + 9 0.318308 2.258603 1.671562 3.671562 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.258682 0.000000 3.671562 ^ gpio_holdover[32] (out) + 3.671562 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8539,13 +8343,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990110 data arrival time + -3.671562 data arrival time --------------------------------------------------------------------------------------------- - 3.759890 slack (MET) + 4.078438 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8554,10 +8358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 2.685818 1.989984 3.989984 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.685962 0.000000 3.989984 ^ gpio_out[16] (out) - 3.989984 data arrival time + 9 0.318569 2.260489 1.671357 3.671357 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.260551 0.000000 3.671357 ^ gpio_ib_mode_sel[27] (out) + 3.671357 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8567,13 +8371,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989984 data arrival time + -3.671357 data arrival time --------------------------------------------------------------------------------------------- - 3.760016 slack (MET) + 4.078643 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8582,10 +8386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 2.682424 1.989967 3.989967 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.682454 0.000000 3.989967 ^ gpio_slow_sel[41] (out) - 3.989967 data arrival time + 9 0.316579 2.247368 1.671144 3.671144 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.247685 0.000000 3.671144 ^ gpio_analog_en[24] (out) + 3.671144 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8595,13 +8399,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989967 data arrival time + -3.671144 data arrival time --------------------------------------------------------------------------------------------- - 3.760033 slack (MET) + 4.078856 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8610,10 +8414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 2.682424 1.989900 3.989900 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.682453 0.000000 3.989900 ^ gpio_dm1[41] (out) - 3.989900 data arrival time + 9 0.318308 2.258603 1.671060 3.671060 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.258676 0.000000 3.671060 ^ gpio_vtrip_sel[32] (out) + 3.671060 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8623,13 +8427,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989900 data arrival time + -3.671060 data arrival time --------------------------------------------------------------------------------------------- - 3.760100 slack (MET) + 4.078940 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8638,10 +8442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 2.682424 1.989816 3.989816 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.682452 0.000000 3.989816 ^ gpio_analog_en[41] (out) - 3.989816 data arrival time + 9 0.316579 2.247368 1.670918 3.670918 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.247679 0.000000 3.670918 ^ gpio_dm0[24] (out) + 3.670918 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8651,13 +8455,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989816 data arrival time + -3.670918 data arrival time --------------------------------------------------------------------------------------------- - 3.760184 slack (MET) + 4.079082 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8666,10 +8470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 2.682424 1.989745 3.989745 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.682452 0.000000 3.989745 ^ gpio_dm0[41] (out) - 3.989745 data arrival time + 9 0.318308 2.258603 1.670891 3.670891 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.258674 0.000000 3.670891 ^ gpio_ib_mode_sel[32] (out) + 3.670891 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8679,13 +8483,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989745 data arrival time + -3.670891 data arrival time --------------------------------------------------------------------------------------------- - 3.760255 slack (MET) + 4.079109 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8694,10 +8498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 2.695531 1.989663 3.989662 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.695578 0.000000 3.989662 ^ gpio_ib_mode_sel[23] (out) - 3.989662 data arrival time + 9 0.316579 2.247368 1.670517 3.670517 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.247668 0.000000 3.670517 ^ gpio_analog_pol[24] (out) + 3.670517 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8707,13 +8511,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989662 data arrival time + -3.670517 data arrival time --------------------------------------------------------------------------------------------- - 3.760338 slack (MET) + 4.079483 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8722,10 +8526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 2.682424 1.989650 3.989650 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.682451 0.000000 3.989650 ^ gpio_analog_pol[41] (out) - 3.989650 data arrival time + 9 0.318308 2.258603 1.668029 3.668029 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.258642 0.000000 3.668029 ^ gpio_oeb[32] (out) + 3.668029 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8735,13 +8539,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989650 data arrival time + -3.668029 data arrival time --------------------------------------------------------------------------------------------- - 3.760350 slack (MET) + 4.081971 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8750,10 +8554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 2.684779 1.989633 3.989633 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.684927 0.000000 3.989633 ^ gpio_dm2[14] (out) - 3.989633 data arrival time + 9 0.315660 2.240992 1.667708 3.667708 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.241353 0.000000 3.667708 ^ gpio_slow_sel[30] (out) + 3.667708 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8763,13 +8567,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989633 data arrival time + -3.667708 data arrival time --------------------------------------------------------------------------------------------- - 3.760367 slack (MET) + 4.082293 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8778,10 +8582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 2.681702 1.989428 3.989429 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.681732 0.000000 3.989429 ^ gpio_slow_sel[40] (out) - 3.989429 data arrival time + 9 0.315660 2.240992 1.667125 3.667125 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.241336 0.000000 3.667125 ^ gpio_analog_en[30] (out) + 3.667125 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8791,13 +8595,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989429 data arrival time + -3.667125 data arrival time --------------------------------------------------------------------------------------------- - 3.760571 slack (MET) + 4.082875 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8806,10 +8610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 2.681702 1.989361 3.989361 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.681732 0.000000 3.989361 ^ gpio_dm1[40] (out) - 3.989361 data arrival time + 9 0.315660 2.240992 1.666873 3.666873 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.241329 0.000000 3.666873 ^ gpio_dm0[30] (out) + 3.666873 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8819,13 +8623,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989361 data arrival time + -3.666873 data arrival time --------------------------------------------------------------------------------------------- - 3.760639 slack (MET) + 4.083127 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8834,10 +8638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 2.681702 1.989277 3.989277 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.681731 0.000000 3.989277 ^ gpio_analog_en[40] (out) - 3.989277 data arrival time + 9 0.316579 2.247368 1.666817 3.666817 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.247578 0.000000 3.666817 ^ gpio_analog_sel[24] (out) + 3.666817 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8847,13 +8651,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989277 data arrival time + -3.666817 data arrival time --------------------------------------------------------------------------------------------- - 3.760723 slack (MET) + 4.083183 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8862,10 +8666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 2.681702 1.989206 3.989206 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.681731 0.000000 3.989206 ^ gpio_dm0[40] (out) - 3.989206 data arrival time + 9 0.315660 2.240992 1.666498 3.666498 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.241318 0.000000 3.666498 ^ gpio_analog_pol[30] (out) + 3.666498 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8875,13 +8679,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989206 data arrival time + -3.666498 data arrival time --------------------------------------------------------------------------------------------- - 3.760794 slack (MET) + 4.083502 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8890,10 +8694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 2.690279 1.989168 3.989168 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.690296 0.000000 3.989168 ^ gpio_vtrip_sel[38] (out) - 3.989168 data arrival time + 9 0.318569 2.260489 1.666218 3.666218 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.260504 0.000000 3.666218 ^ gpio_oeb[27] (out) + 3.666218 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8903,13 +8707,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989168 data arrival time + -3.666218 data arrival time --------------------------------------------------------------------------------------------- - 3.760832 slack (MET) + 4.083782 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8918,10 +8722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 2.682424 1.989132 3.989132 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.682448 0.000000 3.989132 ^ gpio_analog_sel[41] (out) - 3.989132 data arrival time + 9 0.318724 2.262560 1.666136 3.666136 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.262598 0.000000 3.666136 ^ gpio_oeb[33] (out) + 3.666136 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8931,13 +8735,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989132 data arrival time + -3.666136 data arrival time --------------------------------------------------------------------------------------------- - 3.760868 slack (MET) + 4.083864 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8946,10 +8750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 2.681702 1.989112 3.989112 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.681730 0.000000 3.989112 ^ gpio_analog_pol[40] (out) - 3.989112 data arrival time + 9 0.315952 2.243795 1.665763 3.665763 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.244142 0.000000 3.665763 ^ gpio_slow_sel[34] (out) + 3.665763 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8959,13 +8763,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989112 data arrival time + -3.665763 data arrival time --------------------------------------------------------------------------------------------- - 3.760888 slack (MET) + 4.084237 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8974,10 +8778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 2.692924 1.989058 3.989058 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.693029 0.000000 3.989058 ^ gpio_vtrip_sel[24] (out) - 3.989058 data arrival time + 9 0.315952 2.243795 1.664898 3.664898 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.244117 0.000000 3.664898 ^ gpio_analog_en[34] (out) + 3.664898 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8987,25 +8791,25 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989058 data arrival time + -3.664898 data arrival time --------------------------------------------------------------------------------------------- - 3.760942 slack (MET) + 4.085102 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379256 2.682424 1.988990 3.988990 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.682447 0.000000 3.988990 ^ gpio_dm2[41] (out) - 3.988990 data arrival time + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 9 0.315952 2.243795 1.664847 3.664847 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.244116 0.000000 3.664847 ^ gpio_dm0[34] (out) + 3.664847 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9015,13 +8819,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988990 data arrival time + -3.664847 data arrival time --------------------------------------------------------------------------------------------- - 3.761010 slack (MET) + 4.085153 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9030,10 +8834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 2.690279 1.988932 3.988931 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.690294 0.000000 3.988931 ^ gpio_ib_mode_sel[38] (out) - 3.988931 data arrival time + 9 0.315952 2.243795 1.664773 3.664773 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.244114 0.000000 3.664773 ^ gpio_analog_pol[34] (out) + 3.664773 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9043,13 +8847,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988931 data arrival time + -3.664773 data arrival time --------------------------------------------------------------------------------------------- - 3.761068 slack (MET) + 4.085227 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9058,10 +8862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 2.682424 1.988824 3.988825 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.682446 0.000000 3.988825 ^ gpio_holdover[41] (out) - 3.988825 data arrival time + 9 0.315952 2.243795 1.664359 3.664359 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.244103 0.000000 3.664359 ^ gpio_analog_sel[34] (out) + 3.664359 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9071,13 +8875,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988825 data arrival time + -3.664359 data arrival time --------------------------------------------------------------------------------------------- - 3.761175 slack (MET) + 4.085641 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9086,10 +8890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 2.684779 1.988758 3.988758 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.684912 0.000000 3.988758 ^ gpio_holdover[14] (out) - 3.988758 data arrival time + 9 0.315660 2.240992 1.664210 3.664210 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.241258 0.000000 3.664210 ^ gpio_analog_sel[30] (out) + 3.664210 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9099,13 +8903,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988758 data arrival time + -3.664210 data arrival time --------------------------------------------------------------------------------------------- - 3.761242 slack (MET) + 4.085790 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9114,10 +8918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 2.682424 1.988660 3.988660 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.682445 0.000000 3.988660 ^ gpio_out[41] (out) - 3.988660 data arrival time + 9 0.315952 2.243795 1.664120 3.664120 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.244096 0.000000 3.664120 ^ gpio_holdover[34] (out) + 3.664120 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9127,13 +8931,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988660 data arrival time + -3.664120 data arrival time --------------------------------------------------------------------------------------------- - 3.761340 slack (MET) + 4.085880 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9142,10 +8946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 2.681702 1.988593 3.988593 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.681726 0.000000 3.988593 ^ gpio_analog_sel[40] (out) - 3.988593 data arrival time + 9 0.315952 2.243795 1.663633 3.663634 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.244084 0.000000 3.663634 ^ gpio_vtrip_sel[34] (out) + 3.663634 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9155,13 +8959,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988593 data arrival time + -3.663634 data arrival time --------------------------------------------------------------------------------------------- - 3.761407 slack (MET) + 4.086367 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9170,10 +8974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 2.681702 1.988451 3.988451 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.681726 0.000000 3.988451 ^ gpio_dm2[40] (out) - 3.988451 data arrival time + 9 0.316579 2.247368 1.663586 3.663586 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.247513 0.000000 3.663586 ^ gpio_holdover[24] (out) + 3.663586 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9183,13 +8987,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988451 data arrival time + -3.663586 data arrival time --------------------------------------------------------------------------------------------- - 3.761549 slack (MET) + 4.086413 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9198,10 +9002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 2.687708 1.988300 3.988300 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.687757 0.000000 3.988300 ^ gpio_ib_mode_sel[43] (out) - 3.988300 data arrival time + 9 0.315952 2.243795 1.661072 3.661072 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.244021 0.000000 3.661072 ^ gpio_ib_mode_sel[34] (out) + 3.661072 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9211,13 +9015,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988300 data arrival time + -3.661072 data arrival time --------------------------------------------------------------------------------------------- - 3.761700 slack (MET) + 4.088928 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9226,10 +9030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 2.681702 1.988286 3.988286 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.681725 0.000000 3.988286 ^ gpio_holdover[40] (out) - 3.988286 data arrival time + 9 0.315761 2.238873 1.660059 3.660058 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.238901 0.000000 3.660058 ^ gpio_analog_pol[2] (out) + 3.660058 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9239,13 +9043,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988286 data arrival time + -3.660058 data arrival time --------------------------------------------------------------------------------------------- - 3.761714 slack (MET) + 4.089942 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9254,10 +9058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 2.691294 1.988239 3.988239 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.691351 0.000000 3.988239 ^ gpio_vtrip_sel[18] (out) - 3.988239 data arrival time + 9 0.316579 2.247368 1.659399 3.659399 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.247446 0.000000 3.659399 ^ gpio_vtrip_sel[24] (out) + 3.659399 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9267,13 +9071,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988239 data arrival time + -3.659399 data arrival time --------------------------------------------------------------------------------------------- - 3.761761 slack (MET) + 4.090601 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9282,10 +9086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 2.681702 1.988122 3.988122 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.681723 0.000000 3.988122 ^ gpio_out[40] (out) - 3.988122 data arrival time + 9 0.315761 2.238873 1.659370 3.659370 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.238896 0.000000 3.659370 ^ gpio_dm0[2] (out) + 3.659370 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9295,13 +9099,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988122 data arrival time + -3.659370 data arrival time --------------------------------------------------------------------------------------------- - 3.761878 slack (MET) + 4.090630 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9310,10 +9114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 2.682424 1.988087 3.988087 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.682441 0.000000 3.988087 ^ gpio_vtrip_sel[41] (out) - 3.988087 data arrival time + 9 0.316579 2.247368 1.659333 3.659333 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.247445 0.000000 3.659333 ^ gpio_oeb[24] (out) + 3.659333 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9323,13 +9127,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988087 data arrival time + -3.659333 data arrival time --------------------------------------------------------------------------------------------- - 3.761913 slack (MET) + 4.090667 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9338,10 +9142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 2.684779 1.987897 3.987897 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.684899 0.000000 3.987897 ^ gpio_out[14] (out) - 3.987897 data arrival time + 9 0.316579 2.247368 1.659233 3.659234 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.247444 0.000000 3.659234 ^ gpio_ib_mode_sel[24] (out) + 3.659234 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9351,13 +9155,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987897 data arrival time + -3.659234 data arrival time --------------------------------------------------------------------------------------------- - 3.762103 slack (MET) + 4.090766 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9366,10 +9170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 2.682424 1.987851 3.987851 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.682440 0.000000 3.987851 ^ gpio_ib_mode_sel[41] (out) - 3.987851 data arrival time + 9 0.315761 2.238873 1.659234 3.659234 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.238895 0.000000 3.659234 ^ gpio_slow_sel[2] (out) + 3.659234 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9379,13 +9183,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987851 data arrival time + -3.659234 data arrival time --------------------------------------------------------------------------------------------- - 3.762149 slack (MET) + 4.090765 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9394,10 +9198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 2.692924 1.987812 3.987812 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.693012 0.000000 3.987812 ^ gpio_ib_mode_sel[24] (out) - 3.987812 data arrival time + 9 0.315761 2.238873 1.659122 3.659122 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.238894 0.000000 3.659122 ^ gpio_analog_en[2] (out) + 3.659122 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9407,13 +9211,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987812 data arrival time + -3.659122 data arrival time --------------------------------------------------------------------------------------------- - 3.762188 slack (MET) + 4.090878 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9422,10 +9226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 2.681702 1.987549 3.987549 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.681720 0.000000 3.987549 ^ gpio_vtrip_sel[40] (out) - 3.987549 data arrival time + 9 0.315660 2.240992 1.658890 3.658890 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.241142 0.000000 3.658890 ^ gpio_holdover[30] (out) + 3.658890 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9435,13 +9239,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987549 data arrival time + -3.658890 data arrival time --------------------------------------------------------------------------------------------- - 3.762451 slack (MET) + 4.091110 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9450,10 +9254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 2.681778 1.987488 3.987488 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.682077 0.000000 3.987488 ^ gpio_dm2[13] (out) - 3.987488 data arrival time + 9 0.315761 2.238873 1.658531 3.658531 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.238890 0.000000 3.658531 ^ gpio_analog_sel[2] (out) + 3.658531 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9463,13 +9267,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987488 data arrival time + -3.658531 data arrival time --------------------------------------------------------------------------------------------- - 3.762512 slack (MET) + 4.091469 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9478,10 +9282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 2.681702 1.987313 3.987313 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.681719 0.000000 3.987313 ^ gpio_ib_mode_sel[40] (out) - 3.987313 data arrival time + 9 0.315761 2.238873 1.658302 3.658302 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.238889 0.000000 3.658302 ^ gpio_holdover[2] (out) + 3.658302 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9491,13 +9295,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987313 data arrival time + -3.658302 data arrival time --------------------------------------------------------------------------------------------- - 3.762687 slack (MET) + 4.091698 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9506,10 +9310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 2.691294 1.987042 3.987042 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.691339 0.000000 3.987042 ^ gpio_ib_mode_sel[18] (out) - 3.987042 data arrival time + 9 0.315952 2.243795 1.658202 3.658202 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.243960 0.000000 3.658202 ^ gpio_oeb[34] (out) + 3.658202 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9519,13 +9323,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987042 data arrival time + -3.658202 data arrival time --------------------------------------------------------------------------------------------- - 3.762958 slack (MET) + 4.091798 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9534,10 +9338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 2.693363 1.987025 3.987025 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.693410 0.000000 3.987025 ^ gpio_ib_mode_sel[33] (out) - 3.987025 data arrival time + 9 0.315761 2.238873 1.657799 3.657799 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.238886 0.000000 3.657799 ^ gpio_vtrip_sel[2] (out) + 3.657799 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9547,13 +9351,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987025 data arrival time + -3.657799 data arrival time --------------------------------------------------------------------------------------------- - 3.762975 slack (MET) + 4.092200 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9562,10 +9366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 2.694804 1.986836 3.986836 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.694851 0.000000 3.986836 ^ gpio_vtrip_sel[28] (out) - 3.986836 data arrival time + 9 0.314889 2.234367 1.657741 3.657741 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 2.234488 0.000000 3.657741 ^ gpio_slow_sel[3] (out) + 3.657741 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9575,13 +9379,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986836 data arrival time + -3.657741 data arrival time --------------------------------------------------------------------------------------------- - 3.763164 slack (MET) + 4.092258 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9590,10 +9394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 2.684779 1.984892 3.984892 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.684858 0.000000 3.984892 ^ gpio_vtrip_sel[14] (out) - 3.984892 data arrival time + 9 0.315761 2.238873 1.657630 3.657630 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.238885 0.000000 3.657630 ^ gpio_ib_mode_sel[2] (out) + 3.657630 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9603,13 +9407,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984892 data arrival time + -3.657630 data arrival time --------------------------------------------------------------------------------------------- - 3.765108 slack (MET) + 4.092370 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9618,10 +9422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 2.681778 1.984885 3.984885 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.682017 0.000000 3.984885 ^ gpio_holdover[13] (out) - 3.984885 data arrival time + 9 0.314889 2.234367 1.657625 3.657625 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 2.234486 0.000000 3.657625 ^ gpio_analog_en[3] (out) + 3.657625 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9631,13 +9435,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984885 data arrival time + -3.657625 data arrival time --------------------------------------------------------------------------------------------- - 3.765115 slack (MET) + 4.092374 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9646,10 +9450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 2.686826 1.984099 3.984099 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.686879 0.000000 3.984099 ^ gpio_vtrip_sel[17] (out) - 3.984099 data arrival time + 9 0.314889 2.234367 1.657577 3.657577 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 2.234485 0.000000 3.657577 ^ gpio_dm0[3] (out) + 3.657577 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9659,13 +9463,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984099 data arrival time + -3.657577 data arrival time --------------------------------------------------------------------------------------------- - 3.765901 slack (MET) + 4.092423 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9674,10 +9478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 2.681778 1.984024 3.984024 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.681999 0.000000 3.984024 ^ gpio_out[13] (out) - 3.984024 data arrival time + 9 0.314889 2.234367 1.657506 3.657506 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 2.234484 0.000000 3.657506 ^ gpio_analog_pol[3] (out) + 3.657506 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9687,13 +9491,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984024 data arrival time + -3.657506 data arrival time --------------------------------------------------------------------------------------------- - 3.765976 slack (MET) + 4.092494 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9702,10 +9506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 2.685818 1.983696 3.983696 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.685876 0.000000 3.983696 ^ gpio_vtrip_sel[16] (out) - 3.983696 data arrival time + 9 0.315761 2.238873 1.657439 3.657439 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.238884 0.000000 3.657439 ^ gpio_oeb[2] (out) + 3.657439 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9715,13 +9519,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.983696 data arrival time + -3.657439 data arrival time --------------------------------------------------------------------------------------------- - 3.766304 slack (MET) + 4.092561 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9730,10 +9534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 2.686826 1.982906 3.982906 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.686867 0.000000 3.982906 ^ gpio_ib_mode_sel[17] (out) - 3.982906 data arrival time + 9 0.315042 2.233752 1.656107 3.656107 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.233777 0.000000 3.656107 ^ gpio_slow_sel[9] (out) + 3.656107 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9743,13 +9547,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.982906 data arrival time + -3.656107 data arrival time --------------------------------------------------------------------------------------------- - 3.767094 slack (MET) + 4.093894 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9758,10 +9562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 2.685818 1.982501 3.982501 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.685864 0.000000 3.982501 ^ gpio_ib_mode_sel[16] (out) - 3.982501 data arrival time + 9 0.314889 2.234367 1.655543 3.655543 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 2.234454 0.000000 3.655543 ^ gpio_analog_sel[3] (out) + 3.655543 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9771,13 +9575,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.982501 data arrival time + -3.655543 data arrival time --------------------------------------------------------------------------------------------- - 3.767499 slack (MET) + 4.094457 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9786,10 +9590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 2.684779 1.980369 3.980369 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.684812 0.000000 3.980369 ^ gpio_ib_mode_sel[14] (out) - 3.980369 data arrival time + 9 0.315042 2.233752 1.655388 3.655388 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.233772 0.000000 3.655388 ^ gpio_analog_en[9] (out) + 3.655388 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9799,13 +9603,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.980369 data arrival time + -3.655388 data arrival time --------------------------------------------------------------------------------------------- - 3.769631 slack (MET) + 4.094612 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9814,10 +9618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 2.681778 1.978039 3.978039 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.681893 0.000000 3.978039 ^ gpio_vtrip_sel[13] (out) - 3.978039 data arrival time + 9 0.315042 2.233752 1.655332 3.655332 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.233772 0.000000 3.655332 ^ gpio_dm0[9] (out) + 3.655332 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9827,13 +9631,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.978039 data arrival time + -3.655332 data arrival time --------------------------------------------------------------------------------------------- - 3.771961 slack (MET) + 4.094668 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9842,10 +9646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 2.681778 1.977709 3.977709 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.681888 0.000000 3.977709 ^ gpio_ib_mode_sel[13] (out) - 3.977709 data arrival time + 9 0.315042 2.233752 1.655250 3.655250 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.233771 0.000000 3.655250 ^ gpio_analog_pol[9] (out) + 3.655250 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9855,13 +9659,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.977709 data arrival time + -3.655250 data arrival time --------------------------------------------------------------------------------------------- - 3.772291 slack (MET) + 4.094749 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9870,10 +9674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 2.241691 1.663229 3.663229 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.241856 0.000000 3.663229 ^ gpio_analog_en[12] (out) - 3.663229 data arrival time + 9 0.313848 2.227392 1.655139 3.655139 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 2.227587 0.000000 3.655139 ^ gpio_slow_sel[10] (out) + 3.655139 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9883,13 +9687,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.663229 data arrival time + -3.655139 data arrival time --------------------------------------------------------------------------------------------- - 4.086771 slack (MET) + 4.094862 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9898,10 +9702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 2.241691 1.662782 3.662782 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.241848 0.000000 3.662782 ^ gpio_slow_sel[12] (out) - 3.662782 data arrival time + 9 0.313716 2.226947 1.655063 3.655063 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 2.227195 0.000000 3.655063 ^ gpio_slow_sel[8] (out) + 3.655063 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9911,13 +9715,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.662782 data arrival time + -3.655063 data arrival time --------------------------------------------------------------------------------------------- - 4.087218 slack (MET) + 4.094937 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9926,10 +9730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 2.241691 1.662594 3.662594 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.241844 0.000000 3.662594 ^ gpio_dm0[12] (out) - 3.662594 data arrival time + 9 0.313716 2.226947 1.654936 3.654936 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 2.227192 0.000000 3.654936 ^ gpio_analog_en[8] (out) + 3.654936 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9939,13 +9743,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.662594 data arrival time + -3.654936 data arrival time --------------------------------------------------------------------------------------------- - 4.087406 slack (MET) + 4.095065 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9954,10 +9758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 2.241691 1.662532 3.662532 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.241843 0.000000 3.662532 ^ gpio_analog_pol[12] (out) - 3.662532 data arrival time + 9 0.315042 2.233752 1.654793 3.654793 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.233768 0.000000 3.654793 ^ gpio_analog_sel[9] (out) + 3.654793 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9967,13 +9771,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.662532 data arrival time + -3.654793 data arrival time --------------------------------------------------------------------------------------------- - 4.087468 slack (MET) + 4.095207 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9982,10 +9786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 2.241691 1.662091 3.662091 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.241834 0.000000 3.662091 ^ gpio_analog_sel[12] (out) - 3.662091 data arrival time + 9 0.315660 2.240992 1.654697 3.654697 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.241074 0.000000 3.654697 ^ gpio_vtrip_sel[30] (out) + 3.654697 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9995,13 +9799,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.662091 data arrival time + -3.654697 data arrival time --------------------------------------------------------------------------------------------- - 4.087909 slack (MET) + 4.095304 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10010,10 +9814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 2.241691 1.661868 3.661868 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.241830 0.000000 3.661868 ^ gpio_holdover[12] (out) - 3.661868 data arrival time + 9 0.315042 2.233752 1.654527 3.654526 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.233767 0.000000 3.654526 ^ gpio_holdover[9] (out) + 3.654526 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10023,13 +9827,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.661868 data arrival time + -3.654526 data arrival time --------------------------------------------------------------------------------------------- - 4.088132 slack (MET) + 4.095473 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10038,10 +9842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 2.241691 1.661348 3.661348 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.241821 0.000000 3.661348 ^ gpio_vtrip_sel[12] (out) - 3.661348 data arrival time + 9 0.314889 2.234367 1.654089 3.654089 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 2.234434 0.000000 3.654089 ^ gpio_holdover[3] (out) + 3.654089 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10051,13 +9855,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.661348 data arrival time + -3.654089 data arrival time --------------------------------------------------------------------------------------------- - 4.088652 slack (MET) + 4.095912 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10066,10 +9870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 2.241505 1.661303 3.661303 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.241525 0.000000 3.661303 ^ gpio_slow_sel[11] (out) - 3.661303 data arrival time + 9 0.315042 2.233752 1.654023 3.654023 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.233764 0.000000 3.654023 ^ gpio_vtrip_sel[9] (out) + 3.654023 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10079,13 +9883,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.661303 data arrival time + -3.654023 data arrival time --------------------------------------------------------------------------------------------- - 4.088697 slack (MET) + 4.095977 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10094,10 +9898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 2.241505 1.661175 3.661175 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.241524 0.000000 3.661175 ^ gpio_analog_en[11] (out) - 3.661175 data arrival time + 9 0.313848 2.227392 1.653991 3.653991 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 2.227563 0.000000 3.653991 ^ gpio_analog_en[10] (out) + 3.653991 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10107,13 +9911,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.661175 data arrival time + -3.653991 data arrival time --------------------------------------------------------------------------------------------- - 4.088824 slack (MET) + 4.096009 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10122,10 +9926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 2.241505 1.661126 3.661126 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.241524 0.000000 3.661126 ^ gpio_dm0[11] (out) - 3.661126 data arrival time + 9 0.313716 2.226947 1.653990 3.653990 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 2.227170 0.000000 3.653990 ^ gpio_dm0[8] (out) + 3.653990 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10135,13 +9939,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.661126 data arrival time + -3.653990 data arrival time --------------------------------------------------------------------------------------------- - 4.088874 slack (MET) + 4.096010 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10150,10 +9954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 2.241505 1.661055 3.661055 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.241524 0.000000 3.661055 ^ gpio_analog_pol[11] (out) - 3.661055 data arrival time + 9 0.313716 2.226947 1.653911 3.653911 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 2.227168 0.000000 3.653911 ^ gpio_analog_pol[8] (out) + 3.653911 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10163,13 +9967,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.661055 data arrival time + -3.653911 data arrival time --------------------------------------------------------------------------------------------- - 4.088945 slack (MET) + 4.096089 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10178,10 +9982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 2.241505 1.660627 3.660627 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.241521 0.000000 3.660627 ^ gpio_analog_sel[11] (out) - 3.660627 data arrival time + 9 0.315042 2.233752 1.653854 3.653854 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.233763 0.000000 3.653854 ^ gpio_ib_mode_sel[9] (out) + 3.653854 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10191,13 +9995,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.660627 data arrival time + -3.653854 data arrival time --------------------------------------------------------------------------------------------- - 4.089373 slack (MET) + 4.096146 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10206,10 +10010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 2.241505 1.660395 3.660394 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.241519 0.000000 3.660394 ^ gpio_holdover[11] (out) - 3.660394 data arrival time + 9 0.315660 2.240992 1.653813 3.653813 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.241062 0.000000 3.653813 ^ gpio_ib_mode_sel[30] (out) + 3.653813 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10219,13 +10023,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.660394 data arrival time + -3.653813 data arrival time --------------------------------------------------------------------------------------------- - 4.089605 slack (MET) + 4.096187 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10234,10 +10038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 2.241505 1.659886 3.659886 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.241517 0.000000 3.659886 ^ gpio_vtrip_sel[11] (out) - 3.659886 data arrival time + 9 0.312970 2.223235 1.653669 3.653669 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.223728 0.000000 3.653669 ^ gpio_slow_sel[5] (out) + 3.653669 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10247,13 +10051,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.659886 data arrival time + -3.653669 data arrival time --------------------------------------------------------------------------------------------- - 4.090114 slack (MET) + 4.096332 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10262,10 +10066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 2.241505 1.659716 3.659716 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.241516 0.000000 3.659716 ^ gpio_ib_mode_sel[11] (out) - 3.659716 data arrival time + 9 0.315042 2.233752 1.653663 3.653663 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.233762 0.000000 3.653663 ^ gpio_oeb[9] (out) + 3.653663 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10275,13 +10079,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.659716 data arrival time + -3.653663 data arrival time --------------------------------------------------------------------------------------------- - 4.090284 slack (MET) + 4.096337 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10290,10 +10094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 2.241505 1.659523 3.659523 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.241515 0.000000 3.659523 ^ gpio_oeb[11] (out) - 3.659523 data arrival time + 9 0.313848 2.227392 1.653640 3.653640 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 2.227556 0.000000 3.653640 ^ gpio_dm0[10] (out) + 3.653640 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10303,13 +10107,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.659523 data arrival time + -3.653640 data arrival time --------------------------------------------------------------------------------------------- - 4.090477 slack (MET) + 4.096360 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10318,10 +10122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 2.241691 1.658808 3.658808 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.241781 0.000000 3.658808 ^ gpio_ib_mode_sel[12] (out) - 3.658808 data arrival time + 9 0.314889 2.234367 1.653601 3.653601 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 2.234428 0.000000 3.653601 ^ gpio_vtrip_sel[3] (out) + 3.653601 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10331,13 +10135,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.658808 data arrival time + -3.653601 data arrival time --------------------------------------------------------------------------------------------- - 4.091191 slack (MET) + 4.096399 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10346,10 +10150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 2.234367 1.657741 3.657741 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 2.234488 0.000000 3.657741 ^ gpio_slow_sel[3] (out) - 3.657741 data arrival time + 9 0.313848 2.227392 1.653569 3.653569 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 2.227554 0.000000 3.653569 ^ gpio_analog_pol[10] (out) + 3.653569 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10359,13 +10163,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.657741 data arrival time + -3.653569 data arrival time --------------------------------------------------------------------------------------------- - 4.092258 slack (MET) + 4.096431 slack (MET) Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10374,10 +10178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 2.234367 1.657625 3.657625 ^ gpio_loopback_zero[3] (in) + 9 0.314889 2.234367 1.653423 3.653423 ^ gpio_loopback_zero[3] (in) gpio_loopback_zero[3] (net) - 2.234486 0.000000 3.657625 ^ gpio_analog_en[3] (out) - 3.657625 data arrival time + 2.234426 0.000000 3.653423 ^ gpio_ib_mode_sel[3] (out) + 3.653423 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10387,13 +10191,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.657625 data arrival time + -3.653423 data arrival time --------------------------------------------------------------------------------------------- - 4.092374 slack (MET) + 4.096578 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10402,10 +10206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 2.234367 1.657577 3.657577 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 2.234485 0.000000 3.657577 ^ gpio_dm0[3] (out) - 3.657577 data arrival time + 9 0.313502 2.225322 1.653290 3.653290 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 2.225543 0.000000 3.653290 ^ gpio_slow_sel[7] (out) + 3.653290 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10415,13 +10219,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.657577 data arrival time + -3.653290 data arrival time --------------------------------------------------------------------------------------------- - 4.092423 slack (MET) + 4.096710 slack (MET) Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10430,10 +10234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 2.234367 1.657506 3.657506 ^ gpio_loopback_zero[3] (in) + 9 0.314889 2.234367 1.653222 3.653222 ^ gpio_loopback_zero[3] (in) gpio_loopback_zero[3] (net) - 2.234484 0.000000 3.657506 ^ gpio_analog_pol[3] (out) - 3.657506 data arrival time + 2.234424 0.000000 3.653222 ^ gpio_oeb[3] (out) + 3.653222 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10443,13 +10247,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.657506 data arrival time + -3.653222 data arrival time --------------------------------------------------------------------------------------------- - 4.092494 slack (MET) + 4.096778 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10458,10 +10262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 2.225359 1.656170 3.656170 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.225863 0.000000 3.656170 ^ gpio_slow_sel[2] (out) - 3.656170 data arrival time + 9 0.313848 2.227392 1.653128 3.653128 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 2.227546 0.000000 3.653128 ^ gpio_analog_sel[10] (out) + 3.653128 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10471,13 +10275,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.656170 data arrival time + -3.653128 data arrival time --------------------------------------------------------------------------------------------- - 4.093829 slack (MET) + 4.096872 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10486,10 +10290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 2.233753 1.656108 3.656107 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.233778 0.000000 3.656107 ^ gpio_slow_sel[9] (out) - 3.656107 data arrival time + 9 0.312970 2.223235 1.653040 3.653039 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.223707 0.000000 3.653039 ^ gpio_analog_en[5] (out) + 3.653039 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10499,13 +10303,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.656107 data arrival time + -3.653039 data arrival time --------------------------------------------------------------------------------------------- - 4.093893 slack (MET) + 4.096960 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10514,10 +10318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 2.228502 1.655970 3.655970 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 2.228697 0.000000 3.655970 ^ gpio_slow_sel[10] (out) - 3.655970 data arrival time + 9 0.312970 2.223235 1.652939 3.652939 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.223703 0.000000 3.652939 ^ gpio_dm0[5] (out) + 3.652939 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10527,13 +10331,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.655970 data arrival time + -3.652939 data arrival time --------------------------------------------------------------------------------------------- - 4.094030 slack (MET) + 4.097061 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10542,10 +10346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 2.241691 1.655718 3.655718 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.241741 0.000000 3.655718 ^ gpio_oeb[12] (out) - 3.655718 data arrival time + 9 0.313502 2.225322 1.652504 3.652504 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 2.225526 0.000000 3.652504 ^ gpio_analog_en[7] (out) + 3.652504 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10555,13 +10359,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.655718 data arrival time + -3.652504 data arrival time --------------------------------------------------------------------------------------------- - 4.094282 slack (MET) + 4.097496 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10570,10 +10374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 2.225359 1.655596 3.655596 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.225844 0.000000 3.655596 ^ gpio_analog_en[2] (out) - 3.655596 data arrival time + 9 0.313502 2.225322 1.652249 3.652249 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 2.225520 0.000000 3.652249 ^ gpio_dm0[7] (out) + 3.652249 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10583,13 +10387,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.655596 data arrival time + -3.652249 data arrival time --------------------------------------------------------------------------------------------- - 4.094404 slack (MET) + 4.097751 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10598,10 +10402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 2.234367 1.655543 3.655543 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 2.234454 0.000000 3.655543 ^ gpio_analog_sel[3] (out) - 3.655543 data arrival time + 9 0.313625 2.226285 1.651902 3.651902 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.226470 0.000000 3.651902 ^ gpio_slow_sel[4] (out) + 3.651902 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10611,13 +10415,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.655543 data arrival time + -3.651902 data arrival time --------------------------------------------------------------------------------------------- - 4.094457 slack (MET) + 4.098098 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10626,10 +10430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 2.233753 1.655389 3.655389 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.233773 0.000000 3.655389 ^ gpio_analog_en[9] (out) - 3.655389 data arrival time + 9 0.313502 2.225322 1.651870 3.651870 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 2.225512 0.000000 3.651870 ^ gpio_analog_pol[7] (out) + 3.651870 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10639,13 +10443,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.655389 data arrival time + -3.651870 data arrival time --------------------------------------------------------------------------------------------- - 4.094611 slack (MET) + 4.098129 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10654,10 +10458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 2.233753 1.655333 3.655333 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.233773 0.000000 3.655333 ^ gpio_dm0[9] (out) - 3.655333 data arrival time + 9 0.313625 2.226285 1.651789 3.651789 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.226467 0.000000 3.651789 ^ gpio_analog_en[4] (out) + 3.651789 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10667,13 +10471,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.655333 data arrival time + -3.651789 data arrival time --------------------------------------------------------------------------------------------- - 4.094667 slack (MET) + 4.098211 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10682,10 +10486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 2.233753 1.655251 3.655251 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.233772 0.000000 3.655251 ^ gpio_analog_pol[9] (out) - 3.655251 data arrival time + 9 0.313625 2.226285 1.651738 3.651738 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.226466 0.000000 3.651738 ^ gpio_dm0[4] (out) + 3.651738 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10695,13 +10499,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.655251 data arrival time + -3.651738 data arrival time --------------------------------------------------------------------------------------------- - 4.094748 slack (MET) + 4.098262 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10710,10 +10514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 2.226947 1.655063 3.655063 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 2.227195 0.000000 3.655063 ^ gpio_slow_sel[8] (out) - 3.655063 data arrival time + 9 0.313625 2.226285 1.651664 3.651664 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.226465 0.000000 3.651664 ^ gpio_analog_pol[4] (out) + 3.651664 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10723,13 +10527,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.655063 data arrival time + -3.651664 data arrival time --------------------------------------------------------------------------------------------- - 4.094937 slack (MET) + 4.098336 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10738,10 +10542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 2.226947 1.654936 3.654936 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 2.227192 0.000000 3.654936 ^ gpio_analog_en[8] (out) - 3.654936 data arrival time + 9 0.313625 2.226285 1.651248 3.651248 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.226456 0.000000 3.651248 ^ gpio_analog_sel[4] (out) + 3.651248 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10751,13 +10555,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.654936 data arrival time + -3.651248 data arrival time --------------------------------------------------------------------------------------------- - 4.095065 slack (MET) + 4.098752 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10766,10 +10570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 2.228502 1.654821 3.654821 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 2.228673 0.000000 3.654821 ^ gpio_analog_en[10] (out) - 3.654821 data arrival time + 9 0.313535 2.225462 1.651127 3.651128 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.225626 0.000000 3.651128 ^ gpio_analog_en[12] (out) + 3.651128 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10779,13 +10583,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.654821 data arrival time + -3.651128 data arrival time --------------------------------------------------------------------------------------------- - 4.095179 slack (MET) + 4.098873 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10794,10 +10598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 2.233753 1.654794 3.654794 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.233769 0.000000 3.654794 ^ gpio_analog_sel[9] (out) - 3.654794 data arrival time + 9 0.313716 2.226947 1.651086 3.651086 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 2.227108 0.000000 3.651086 ^ gpio_analog_sel[8] (out) + 3.651086 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10807,13 +10611,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.654794 data arrival time + -3.651086 data arrival time --------------------------------------------------------------------------------------------- - 4.095207 slack (MET) + 4.098913 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10822,10 +10626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 2.225359 1.654600 3.654600 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.225810 0.000000 3.654600 ^ gpio_dm0[2] (out) - 3.654600 data arrival time + 9 0.313848 2.227392 1.651075 3.651075 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 2.227509 0.000000 3.651075 ^ gpio_holdover[10] (out) + 3.651075 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10835,13 +10639,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.654600 data arrival time + -3.651075 data arrival time --------------------------------------------------------------------------------------------- - 4.095400 slack (MET) + 4.098925 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10850,10 +10654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 2.233753 1.654527 3.654527 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.233768 0.000000 3.654527 ^ gpio_holdover[9] (out) - 3.654527 data arrival time + 9 0.312970 2.223235 1.651060 3.651060 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.223643 0.000000 3.651060 ^ gpio_analog_pol[5] (out) + 3.651060 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10863,13 +10667,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.654527 data arrival time + -3.651060 data arrival time --------------------------------------------------------------------------------------------- - 4.095472 slack (MET) + 4.098940 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10878,10 +10682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 2.228502 1.654471 3.654471 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 2.228666 0.000000 3.654471 ^ gpio_dm0[10] (out) - 3.654471 data arrival time + 9 0.313625 2.226285 1.651008 3.651008 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.226451 0.000000 3.651008 ^ gpio_holdover[4] (out) + 3.651008 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10891,13 +10695,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.654471 data arrival time + -3.651008 data arrival time --------------------------------------------------------------------------------------------- - 4.095530 slack (MET) + 4.098992 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10906,10 +10710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 2.228502 1.654400 3.654400 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 2.228665 0.000000 3.654400 ^ gpio_analog_pol[10] (out) - 3.654400 data arrival time + 9 0.313535 2.225462 1.650668 3.650668 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.225617 0.000000 3.650668 ^ gpio_slow_sel[12] (out) + 3.650668 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10919,13 +10723,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.654400 data arrival time + -3.650668 data arrival time --------------------------------------------------------------------------------------------- - 4.095601 slack (MET) + 4.099332 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10934,10 +10738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 2.234367 1.654089 3.654089 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 2.234434 0.000000 3.654089 ^ gpio_holdover[3] (out) - 3.654089 data arrival time + 9 0.313535 2.225462 1.650493 3.650493 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.225614 0.000000 3.650493 ^ gpio_dm0[12] (out) + 3.650493 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10947,13 +10751,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.654089 data arrival time + -3.650493 data arrival time --------------------------------------------------------------------------------------------- - 4.095912 slack (MET) + 4.099507 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10962,10 +10766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 2.233753 1.654024 3.654024 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.233765 0.000000 3.654024 ^ gpio_vtrip_sel[9] (out) - 3.654024 data arrival time + 9 0.313535 2.225462 1.650431 3.650431 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.225613 0.000000 3.650431 ^ gpio_analog_pol[12] (out) + 3.650431 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10975,13 +10779,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.654024 data arrival time + -3.650431 data arrival time --------------------------------------------------------------------------------------------- - 4.095976 slack (MET) + 4.099569 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10990,10 +10794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 2.226947 1.653990 3.653990 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 2.227170 0.000000 3.653990 ^ gpio_dm0[8] (out) - 3.653990 data arrival time + 9 0.312293 2.217683 1.650288 3.650288 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.218073 0.000000 3.650288 ^ gpio_slow_sel[1] (out) + 3.650288 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11003,13 +10807,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.653990 data arrival time + -3.650288 data arrival time --------------------------------------------------------------------------------------------- - 4.096010 slack (MET) + 4.099712 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11018,10 +10822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 2.228502 1.653959 3.653959 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 2.228656 0.000000 3.653959 ^ gpio_analog_sel[10] (out) - 3.653959 data arrival time + 9 0.315660 2.240992 1.650211 3.650211 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.241024 0.000000 3.650211 ^ gpio_oeb[30] (out) + 3.650211 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11031,13 +10835,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.653959 data arrival time + -3.650211 data arrival time --------------------------------------------------------------------------------------------- - 4.096041 slack (MET) + 4.099789 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11046,10 +10850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 2.226947 1.653911 3.653911 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 2.227168 0.000000 3.653911 ^ gpio_analog_pol[8] (out) - 3.653911 data arrival time + 9 0.313535 2.225462 1.649997 3.649997 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.225605 0.000000 3.649997 ^ gpio_analog_sel[12] (out) + 3.649997 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11059,13 +10863,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.653911 data arrival time + -3.649997 data arrival time --------------------------------------------------------------------------------------------- - 4.096089 slack (MET) + 4.100003 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11074,10 +10878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 2.233753 1.653855 3.653855 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.233764 0.000000 3.653855 ^ gpio_ib_mode_sel[9] (out) - 3.653855 data arrival time + 9 0.312506 2.218629 1.649887 3.649887 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 2.218918 0.000000 3.649887 ^ gpio_slow_sel[6] (out) + 3.649887 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11087,13 +10891,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.653855 data arrival time + -3.649887 data arrival time --------------------------------------------------------------------------------------------- - 4.096145 slack (MET) + 4.100113 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11102,10 +10906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 2.223235 1.653669 3.653669 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.223728 0.000000 3.653669 ^ gpio_slow_sel[5] (out) - 3.653669 data arrival time + 9 0.313535 2.225462 1.649777 3.649777 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.225600 0.000000 3.649777 ^ gpio_holdover[12] (out) + 3.649777 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11115,13 +10919,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.653669 data arrival time + -3.649777 data arrival time --------------------------------------------------------------------------------------------- - 4.096332 slack (MET) + 4.100224 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11130,10 +10934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 2.233753 1.653664 3.653664 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.233763 0.000000 3.653664 ^ gpio_oeb[9] (out) - 3.653664 data arrival time + 9 0.313502 2.225322 1.649565 3.649565 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 2.225466 0.000000 3.649565 ^ gpio_analog_sel[7] (out) + 3.649565 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11143,13 +10947,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.653664 data arrival time + -3.649565 data arrival time --------------------------------------------------------------------------------------------- - 4.096336 slack (MET) + 4.100435 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11158,10 +10962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 2.234367 1.653601 3.653601 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 2.234428 0.000000 3.653601 ^ gpio_vtrip_sel[3] (out) - 3.653601 data arrival time + 9 0.312506 2.218629 1.649312 3.649312 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 2.218903 0.000000 3.649312 ^ gpio_analog_en[6] (out) + 3.649312 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11171,13 +10975,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.653601 data arrival time + -3.649312 data arrival time --------------------------------------------------------------------------------------------- - 4.096399 slack (MET) + 4.100688 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11186,10 +10990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 2.234367 1.653423 3.653423 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 2.234426 0.000000 3.653423 ^ gpio_ib_mode_sel[3] (out) - 3.653423 data arrival time + 9 0.313535 2.225462 1.649263 3.649263 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.225591 0.000000 3.649263 ^ gpio_vtrip_sel[12] (out) + 3.649263 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11199,13 +11003,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.653423 data arrival time + -3.649263 data arrival time --------------------------------------------------------------------------------------------- - 4.096578 slack (MET) + 4.100737 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11214,10 +11018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 2.225322 1.653290 3.653290 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 2.225543 0.000000 3.653290 ^ gpio_slow_sel[7] (out) - 3.653290 data arrival time + 9 0.312506 2.218629 1.649061 3.649061 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 2.218897 0.000000 3.649061 ^ gpio_dm0[6] (out) + 3.649061 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11227,13 +11031,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.653290 data arrival time + -3.649061 data arrival time --------------------------------------------------------------------------------------------- - 4.096710 slack (MET) + 4.100939 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11242,10 +11046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 2.234367 1.653222 3.653222 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 2.234424 0.000000 3.653222 ^ gpio_oeb[3] (out) - 3.653222 data arrival time + 9 0.312293 2.217683 1.648979 3.648978 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.218034 0.000000 3.648978 ^ gpio_analog_en[1] (out) + 3.648978 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11255,13 +11059,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.653222 data arrival time + -3.648978 data arrival time --------------------------------------------------------------------------------------------- - 4.096778 slack (MET) + 4.101021 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11270,10 +11074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 2.223235 1.653040 3.653039 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.223707 0.000000 3.653039 ^ gpio_analog_en[5] (out) - 3.653039 data arrival time + 9 0.313716 2.226947 1.648697 3.648697 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 2.227065 0.000000 3.648697 ^ gpio_holdover[8] (out) + 3.648697 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11283,13 +11087,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.653039 data arrival time + -3.648697 data arrival time --------------------------------------------------------------------------------------------- - 4.096960 slack (MET) + 4.101303 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11298,10 +11102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 2.223235 1.652939 3.652939 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.223703 0.000000 3.652939 ^ gpio_dm0[5] (out) - 3.652939 data arrival time + 9 0.312506 2.218629 1.648688 3.648688 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 2.218887 0.000000 3.648688 ^ gpio_analog_pol[6] (out) + 3.648688 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11311,13 +11115,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.652939 data arrival time + -3.648688 data arrival time --------------------------------------------------------------------------------------------- - 4.097061 slack (MET) + 4.101312 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11326,10 +11130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 2.225359 1.652746 3.652746 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.225752 0.000000 3.652746 ^ gpio_analog_pol[2] (out) - 3.652746 data arrival time + 9 0.313625 2.226285 1.648450 3.648450 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.226405 0.000000 3.648450 ^ gpio_vtrip_sel[4] (out) + 3.648450 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11339,13 +11143,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.652746 data arrival time + -3.648450 data arrival time --------------------------------------------------------------------------------------------- - 4.097254 slack (MET) + 4.101550 slack (MET) Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11354,10 +11158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 2.225322 1.652504 3.652504 ^ gpio_loopback_zero[7] (in) + 9 0.313502 2.225322 1.648327 3.648327 ^ gpio_loopback_zero[7] (in) gpio_loopback_zero[7] (net) - 2.225526 0.000000 3.652504 ^ gpio_analog_en[7] (out) - 3.652504 data arrival time + 2.225445 0.000000 3.648327 ^ gpio_holdover[7] (out) + 3.648327 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11367,13 +11171,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.652504 data arrival time + -3.648327 data arrival time --------------------------------------------------------------------------------------------- - 4.097496 slack (MET) + 4.101673 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11382,10 +11186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 2.225322 1.652249 3.652249 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 2.225520 0.000000 3.652249 ^ gpio_dm0[7] (out) - 3.652249 data arrival time + 9 0.312293 2.217683 1.648181 3.648181 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.218011 0.000000 3.648181 ^ gpio_analog_pol[1] (out) + 3.648181 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11395,13 +11199,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.652249 data arrival time + -3.648181 data arrival time --------------------------------------------------------------------------------------------- - 4.097751 slack (MET) + 4.101820 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11410,10 +11214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 2.228502 1.651906 3.651906 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 2.228620 0.000000 3.651906 ^ gpio_holdover[10] (out) - 3.651906 data arrival time + 9 0.312970 2.223235 1.647998 3.647998 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.223553 0.000000 3.647998 ^ gpio_analog_sel[5] (out) + 3.647998 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11423,13 +11227,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.651906 data arrival time + -3.647998 data arrival time --------------------------------------------------------------------------------------------- - 4.098094 slack (MET) + 4.102002 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11438,10 +11242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 2.226285 1.651902 3.651902 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.226470 0.000000 3.651902 ^ gpio_slow_sel[4] (out) - 3.651902 data arrival time + 9 0.312293 2.217683 1.647855 3.647855 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.218002 0.000000 3.647855 ^ gpio_inp_dis[1] (out) + 3.647855 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11451,13 +11255,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.651902 data arrival time + -3.647855 data arrival time --------------------------------------------------------------------------------------------- - 4.098098 slack (MET) + 4.102145 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11466,10 +11270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 2.225322 1.651870 3.651870 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 2.225512 0.000000 3.651870 ^ gpio_analog_pol[7] (out) - 3.651870 data arrival time + 9 0.313848 2.227392 1.646850 3.646850 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 2.227450 0.000000 3.646850 ^ gpio_vtrip_sel[10] (out) + 3.646850 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11479,13 +11283,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.651870 data arrival time + -3.646850 data arrival time --------------------------------------------------------------------------------------------- - 4.098129 slack (MET) + 4.103150 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11494,10 +11298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 2.226285 1.651789 3.651789 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.226467 0.000000 3.651789 ^ gpio_analog_en[4] (out) - 3.651789 data arrival time + 9 0.312970 2.223235 1.646757 3.646757 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.223520 0.000000 3.646757 ^ gpio_holdover[5] (out) + 3.646757 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11507,13 +11311,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.651789 data arrival time + -3.646757 data arrival time --------------------------------------------------------------------------------------------- - 4.098211 slack (MET) + 4.103243 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11522,10 +11326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 2.226285 1.651738 3.651738 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.226466 0.000000 3.651738 ^ gpio_dm0[4] (out) - 3.651738 data arrival time + 9 0.313535 2.225462 1.646745 3.646744 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.225551 0.000000 3.646744 ^ gpio_ib_mode_sel[12] (out) + 3.646744 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11535,13 +11339,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.651738 data arrival time + -3.646744 data arrival time --------------------------------------------------------------------------------------------- - 4.098262 slack (MET) + 4.103256 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11550,10 +11354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 2.226285 1.651664 3.651664 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.226465 0.000000 3.651664 ^ gpio_analog_pol[4] (out) - 3.651664 data arrival time + 9 0.312293 2.217683 1.645974 3.645974 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.217952 0.000000 3.645974 ^ gpio_analog_sel[1] (out) + 3.645974 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11563,13 +11367,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.651664 data arrival time + -3.645974 data arrival time --------------------------------------------------------------------------------------------- - 4.098336 slack (MET) + 4.104026 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11578,10 +11382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 2.226285 1.651248 3.651248 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.226456 0.000000 3.651248 ^ gpio_analog_sel[4] (out) - 3.651248 data arrival time + 9 0.313716 2.226947 1.645945 3.645945 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 2.227024 0.000000 3.645945 ^ gpio_vtrip_sel[8] (out) + 3.645945 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11591,13 +11395,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.651248 data arrival time + -3.645945 data arrival time --------------------------------------------------------------------------------------------- - 4.098752 slack (MET) + 4.104055 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11606,10 +11410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 2.226947 1.651086 3.651086 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 2.227108 0.000000 3.651086 ^ gpio_analog_sel[8] (out) - 3.651086 data arrival time + 9 0.313625 2.226285 1.645799 3.645799 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.226364 0.000000 3.645799 ^ gpio_ib_mode_sel[4] (out) + 3.645799 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11619,13 +11423,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.651086 data arrival time + -3.645799 data arrival time --------------------------------------------------------------------------------------------- - 4.098913 slack (MET) + 4.104201 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11634,10 +11438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 2.223235 1.651060 3.651060 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.223643 0.000000 3.651060 ^ gpio_analog_pol[5] (out) - 3.651060 data arrival time + 9 0.313502 2.225322 1.645594 3.645593 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 2.225403 0.000000 3.645593 ^ gpio_vtrip_sel[7] (out) + 3.645593 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11647,13 +11451,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.651060 data arrival time + -3.645593 data arrival time --------------------------------------------------------------------------------------------- - 4.098940 slack (MET) + 4.104407 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11662,10 +11466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 2.226285 1.651008 3.651008 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.226451 0.000000 3.651008 ^ gpio_holdover[4] (out) - 3.651008 data arrival time + 9 0.313716 2.226947 1.645055 3.645055 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 2.227012 0.000000 3.645055 ^ gpio_ib_mode_sel[8] (out) + 3.645055 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11675,13 +11479,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.651008 data arrival time + -3.645055 data arrival time --------------------------------------------------------------------------------------------- - 4.098992 slack (MET) + 4.104945 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11690,10 +11494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 2.217683 1.650288 3.650288 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.218073 0.000000 3.650288 ^ gpio_slow_sel[1] (out) - 3.650288 data arrival time + 9 0.313625 2.226285 1.644787 3.644787 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.226351 0.000000 3.644787 ^ gpio_oeb[4] (out) + 3.644787 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11703,13 +11507,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.650288 data arrival time + -3.644787 data arrival time --------------------------------------------------------------------------------------------- - 4.099712 slack (MET) + 4.105213 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11718,10 +11522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 2.218629 1.649887 3.649887 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 2.218918 0.000000 3.649887 ^ gpio_slow_sel[6] (out) - 3.649887 data arrival time + 9 0.313502 2.225322 1.644709 3.644709 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 2.225391 0.000000 3.644709 ^ gpio_ib_mode_sel[7] (out) + 3.644709 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11731,13 +11535,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.649887 data arrival time + -3.644709 data arrival time --------------------------------------------------------------------------------------------- - 4.100113 slack (MET) + 4.105291 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11746,10 +11550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 2.225359 1.649593 3.649593 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.225661 0.000000 3.649593 ^ gpio_analog_sel[2] (out) - 3.649593 data arrival time + 9 0.313716 2.226947 1.644042 3.644042 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 2.227000 0.000000 3.644042 ^ gpio_oeb[8] (out) + 3.644042 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11759,13 +11563,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.649593 data arrival time + -3.644042 data arrival time --------------------------------------------------------------------------------------------- - 4.100407 slack (MET) + 4.105958 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11774,10 +11578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 2.225322 1.649565 3.649565 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 2.225466 0.000000 3.649565 ^ gpio_analog_sel[7] (out) - 3.649565 data arrival time + 9 0.312970 2.223235 1.644021 3.644021 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.223454 0.000000 3.644021 ^ gpio_vtrip_sel[5] (out) + 3.644021 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11787,13 +11591,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.649565 data arrival time + -3.644021 data arrival time --------------------------------------------------------------------------------------------- - 4.100435 slack (MET) + 4.105979 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11802,10 +11606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 2.218629 1.649312 3.649312 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 2.218903 0.000000 3.649312 ^ gpio_analog_en[6] (out) - 3.649312 data arrival time + 9 0.313502 2.225322 1.643701 3.643701 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 2.225379 0.000000 3.643701 ^ gpio_oeb[7] (out) + 3.643701 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11815,13 +11619,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.649312 data arrival time + -3.643701 data arrival time --------------------------------------------------------------------------------------------- - 4.100688 slack (MET) + 4.106299 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11830,10 +11634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 2.218629 1.649061 3.649061 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 2.218897 0.000000 3.649061 ^ gpio_dm0[6] (out) - 3.649061 data arrival time + 9 0.313535 2.225462 1.643681 3.643682 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.225513 0.000000 3.643682 ^ gpio_oeb[12] (out) + 3.643682 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11843,13 +11647,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.649061 data arrival time + -3.643682 data arrival time --------------------------------------------------------------------------------------------- - 4.100939 slack (MET) + 4.106318 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11858,10 +11662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 2.217683 1.648979 3.648978 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.218034 0.000000 3.648978 ^ gpio_analog_en[1] (out) - 3.648978 data arrival time + 9 0.313848 2.227392 1.643635 3.643635 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 2.227418 0.000000 3.643635 ^ gpio_ib_mode_sel[10] (out) + 3.643635 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11871,13 +11675,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648978 data arrival time + -3.643635 data arrival time --------------------------------------------------------------------------------------------- - 4.101021 slack (MET) + 4.106365 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11886,10 +11690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 2.226947 1.648697 3.648697 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 2.227065 0.000000 3.648697 ^ gpio_holdover[8] (out) - 3.648697 data arrival time + 9 0.312506 2.218629 1.643378 3.643378 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 2.218773 0.000000 3.643378 ^ gpio_analog_sel[6] (out) + 3.643378 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11899,13 +11703,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648697 data arrival time + -3.643378 data arrival time --------------------------------------------------------------------------------------------- - 4.101303 slack (MET) + 4.106622 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11914,10 +11718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 2.218629 1.648688 3.648688 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 2.218887 0.000000 3.648688 ^ gpio_analog_pol[6] (out) - 3.648688 data arrival time + 9 0.313848 2.227392 1.643303 3.643303 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 2.227416 0.000000 3.643303 ^ gpio_oeb[10] (out) + 3.643303 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11927,13 +11731,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648688 data arrival time + -3.643303 data arrival time --------------------------------------------------------------------------------------------- - 4.101312 slack (MET) + 4.106697 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11942,10 +11746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 2.226285 1.648450 3.648450 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.226405 0.000000 3.648450 ^ gpio_vtrip_sel[4] (out) - 3.648450 data arrival time + 9 0.312970 2.223235 1.643136 3.643136 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.223434 0.000000 3.643136 ^ gpio_ib_mode_sel[5] (out) + 3.643136 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11955,13 +11759,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648450 data arrival time + -3.643136 data arrival time --------------------------------------------------------------------------------------------- - 4.101550 slack (MET) + 4.106864 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11970,10 +11774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 2.225359 1.648358 3.648358 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.225629 0.000000 3.648358 ^ gpio_holdover[2] (out) - 3.648358 data arrival time + 9 0.312293 2.217683 1.643015 3.643015 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.217883 0.000000 3.643015 ^ gpio_holdover[1] (out) + 3.643015 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11983,13 +11787,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648358 data arrival time + -3.643015 data arrival time --------------------------------------------------------------------------------------------- - 4.101642 slack (MET) + 4.106985 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11998,10 +11802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 2.225322 1.648327 3.648327 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 2.225445 0.000000 3.648327 ^ gpio_holdover[7] (out) - 3.648327 data arrival time + 9 0.311175 2.209159 1.642659 3.642659 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.209424 0.000000 3.642659 ^ gpio_slow_sel[11] (out) + 3.642659 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12011,13 +11815,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648327 data arrival time + -3.642659 data arrival time --------------------------------------------------------------------------------------------- - 4.101673 slack (MET) + 4.107341 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12026,10 +11830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 2.217683 1.648181 3.648181 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.218011 0.000000 3.648181 ^ gpio_analog_pol[1] (out) - 3.648181 data arrival time + 9 0.312506 2.218629 1.642146 3.642146 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 2.218751 0.000000 3.642146 ^ gpio_holdover[6] (out) + 3.642146 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12039,13 +11843,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648181 data arrival time + -3.642146 data arrival time --------------------------------------------------------------------------------------------- - 4.101820 slack (MET) + 4.107854 slack (MET) Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12054,10 +11858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 2.223235 1.647998 3.647998 ^ gpio_loopback_zero[5] (in) + 9 0.312970 2.223235 1.642127 3.642127 ^ gpio_loopback_zero[5] (in) gpio_loopback_zero[5] (net) - 2.223553 0.000000 3.647998 ^ gpio_analog_sel[5] (out) - 3.647998 data arrival time + 2.223413 0.000000 3.642127 ^ gpio_oeb[5] (out) + 3.642127 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12067,13 +11871,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.647998 data arrival time + -3.642127 data arrival time --------------------------------------------------------------------------------------------- - 4.102002 slack (MET) + 4.107873 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12082,10 +11886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 2.217683 1.647855 3.647855 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.218002 0.000000 3.647855 ^ gpio_inp_dis[1] (out) - 3.647855 data arrival time + 9 0.311175 2.209159 1.642084 3.642084 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.209410 0.000000 3.642084 ^ gpio_analog_en[11] (out) + 3.642084 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12095,13 +11899,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.647855 data arrival time + -3.642084 data arrival time --------------------------------------------------------------------------------------------- - 4.102145 slack (MET) + 4.107916 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12110,10 +11914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 2.228502 1.647681 3.647681 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 2.228560 0.000000 3.647681 ^ gpio_vtrip_sel[10] (out) - 3.647681 data arrival time + 9 0.311175 2.209159 1.641833 3.641833 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.209404 0.000000 3.641833 ^ gpio_dm0[11] (out) + 3.641833 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12123,13 +11927,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.647681 data arrival time + -3.641833 data arrival time --------------------------------------------------------------------------------------------- - 4.102320 slack (MET) + 4.108166 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12138,10 +11942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 2.223235 1.646757 3.646757 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.223520 0.000000 3.646757 ^ gpio_holdover[5] (out) - 3.646757 data arrival time + 9 0.311175 2.209159 1.640319 3.640320 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.209369 0.000000 3.640320 ^ gpio_analog_pol[11] (out) + 3.640320 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12151,13 +11955,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.646757 data arrival time + -3.640320 data arrival time --------------------------------------------------------------------------------------------- - 4.103243 slack (MET) + 4.109681 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12166,10 +11970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 2.217683 1.645974 3.645974 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.217952 0.000000 3.645974 ^ gpio_analog_sel[1] (out) - 3.645974 data arrival time + 9 0.312506 2.218629 1.639495 3.639495 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 2.218710 0.000000 3.639495 ^ gpio_vtrip_sel[6] (out) + 3.639495 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12179,13 +11983,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.645974 data arrival time + -3.639495 data arrival time --------------------------------------------------------------------------------------------- - 4.104026 slack (MET) + 4.110505 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12194,10 +11998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 2.226947 1.645945 3.645945 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 2.227024 0.000000 3.645945 ^ gpio_vtrip_sel[8] (out) - 3.645945 data arrival time + 9 0.312506 2.218629 1.638532 3.638532 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 2.218698 0.000000 3.638532 ^ gpio_ib_mode_sel[6] (out) + 3.638532 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12207,13 +12011,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.645945 data arrival time + -3.638532 data arrival time --------------------------------------------------------------------------------------------- - 4.104055 slack (MET) + 4.111468 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12222,10 +12026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 2.226285 1.645799 3.645799 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.226364 0.000000 3.645799 ^ gpio_ib_mode_sel[4] (out) - 3.645799 data arrival time + 9 0.312506 2.218629 1.637553 3.637552 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 2.218686 0.000000 3.637552 ^ gpio_oeb[6] (out) + 3.637552 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12235,13 +12039,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.645799 data arrival time + -3.637552 data arrival time --------------------------------------------------------------------------------------------- - 4.104201 slack (MET) + 4.112447 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12250,10 +12054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 2.225359 1.645628 3.645628 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.225565 0.000000 3.645628 ^ gpio_vtrip_sel[2] (out) - 3.645628 data arrival time + 9 0.312293 2.217683 1.637360 3.637360 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.217779 0.000000 3.637360 ^ gpio_vtrip_sel[1] (out) + 3.637360 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12263,13 +12067,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.645628 data arrival time + -3.637360 data arrival time --------------------------------------------------------------------------------------------- - 4.104372 slack (MET) + 4.112640 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12278,10 +12082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 2.225322 1.645594 3.645593 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 2.225403 0.000000 3.645593 ^ gpio_vtrip_sel[7] (out) - 3.645593 data arrival time + 9 0.311175 2.209159 1.636513 3.636513 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.209293 0.000000 3.636513 ^ gpio_analog_sel[11] (out) + 3.636513 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12291,13 +12095,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.645593 data arrival time + -3.636513 data arrival time --------------------------------------------------------------------------------------------- - 4.104407 slack (MET) + 4.113487 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12306,10 +12110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 2.226947 1.645055 3.645055 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 2.227012 0.000000 3.645055 ^ gpio_ib_mode_sel[8] (out) - 3.645055 data arrival time + 9 0.312293 2.217683 1.636477 3.636477 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.217766 0.000000 3.636477 ^ gpio_ib_mode_sel[1] (out) + 3.636477 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12319,13 +12123,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.645055 data arrival time + -3.636477 data arrival time --------------------------------------------------------------------------------------------- - 4.104945 slack (MET) + 4.113523 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12334,10 +12138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 2.226285 1.644787 3.644787 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.226351 0.000000 3.644787 ^ gpio_oeb[4] (out) - 3.644787 data arrival time + 9 0.312293 2.217683 1.635470 3.635470 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.217753 0.000000 3.635470 ^ gpio_oeb[1] (out) + 3.635470 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12347,13 +12151,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.644787 data arrival time + -3.635470 data arrival time --------------------------------------------------------------------------------------------- - 4.105213 slack (MET) + 4.114530 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12362,10 +12166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 2.225359 1.644745 3.644745 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.225546 0.000000 3.644745 ^ gpio_ib_mode_sel[2] (out) - 3.644745 data arrival time + 9 0.311175 2.209159 1.635280 3.635280 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.209271 0.000000 3.635280 ^ gpio_holdover[11] (out) + 3.635280 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12375,13 +12179,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.644745 data arrival time + -3.635280 data arrival time --------------------------------------------------------------------------------------------- - 4.105255 slack (MET) + 4.114720 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12390,10 +12194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 2.225322 1.644709 3.644709 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 2.225391 0.000000 3.644709 ^ gpio_ib_mode_sel[7] (out) - 3.644709 data arrival time + 9 0.311175 2.209159 1.632556 3.632556 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.209232 0.000000 3.632556 ^ gpio_vtrip_sel[11] (out) + 3.632556 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12403,13 +12207,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.644709 data arrival time + -3.632556 data arrival time --------------------------------------------------------------------------------------------- - 4.105291 slack (MET) + 4.117444 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12418,10 +12222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 2.228502 1.644466 3.644466 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 2.228529 0.000000 3.644466 ^ gpio_ib_mode_sel[10] (out) - 3.644466 data arrival time + 9 0.311175 2.209159 1.631674 3.631674 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.209220 0.000000 3.631674 ^ gpio_ib_mode_sel[11] (out) + 3.631674 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12431,13 +12235,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.644466 data arrival time + -3.631674 data arrival time --------------------------------------------------------------------------------------------- - 4.105534 slack (MET) + 4.118326 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12446,10 +12250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 2.228502 1.644134 3.644134 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 2.228526 0.000000 3.644134 ^ gpio_oeb[10] (out) - 3.644134 data arrival time + 9 0.311175 2.209159 1.630669 3.630669 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.209209 0.000000 3.630669 ^ gpio_oeb[11] (out) + 3.630669 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12459,13 +12263,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.644134 data arrival time + -3.630669 data arrival time --------------------------------------------------------------------------------------------- - 4.105866 slack (MET) + 4.119331 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12474,10 +12278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 2.226947 1.644042 3.644042 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 2.227000 0.000000 3.644042 ^ gpio_oeb[8] (out) - 3.644042 data arrival time + 4 0.143709 1.030634 0.757577 2.757577 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 1.030644 0.000000 2.757577 ^ gpio_dm1[1] (out) + 2.757577 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12487,13 +12291,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.644042 data arrival time + -2.757577 data arrival time --------------------------------------------------------------------------------------------- - 4.105958 slack (MET) + 4.992423 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12502,10 +12306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 2.223235 1.644021 3.644021 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.223454 0.000000 3.644021 ^ gpio_vtrip_sel[5] (out) - 3.644021 data arrival time + 4 0.143709 1.030634 0.757505 2.757505 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 1.030643 0.000000 2.757505 ^ gpio_dm0[1] (out) + 2.757505 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12515,13 +12319,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.644021 data arrival time + -2.757505 data arrival time --------------------------------------------------------------------------------------------- - 4.105979 slack (MET) + 4.992495 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12530,10 +12334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 2.225322 1.643701 3.643701 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 2.225379 0.000000 3.643701 ^ gpio_oeb[7] (out) - 3.643701 data arrival time + 4 0.143709 1.030634 0.757203 2.757203 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 1.030641 0.000000 2.757203 ^ gpio_dm2[1] (out) + 2.757203 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12543,13 +12347,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.643701 data arrival time + -2.757203 data arrival time --------------------------------------------------------------------------------------------- - 4.106299 slack (MET) + 4.992796 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12558,10 +12362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 2.218629 1.643378 3.643378 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 2.218773 0.000000 3.643378 ^ gpio_analog_sel[6] (out) - 3.643378 data arrival time + 4 0.143709 1.030634 0.757073 2.757073 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 1.030640 0.000000 2.757073 ^ gpio_out[1] (out) + 2.757073 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12571,13 +12375,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.643378 data arrival time + -2.757073 data arrival time --------------------------------------------------------------------------------------------- - 4.106622 slack (MET) + 4.992927 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12586,10 +12390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 2.223235 1.643136 3.643136 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.223434 0.000000 3.643136 ^ gpio_ib_mode_sel[5] (out) - 3.643136 data arrival time + 3 0.118328 0.848982 0.623387 2.623387 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.848994 0.000000 2.623387 ^ gpio_dm1[29] (out) + 2.623387 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12599,13 +12403,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.643136 data arrival time + -2.623387 data arrival time --------------------------------------------------------------------------------------------- - 4.106864 slack (MET) + 5.126613 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12614,10 +12418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 2.217683 1.643015 3.643015 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.217883 0.000000 3.643015 ^ gpio_holdover[1] (out) - 3.643015 data arrival time + 3 0.118328 0.848982 0.623257 2.623257 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.848993 0.000000 2.623257 ^ gpio_inp_dis[29] (out) + 2.623257 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12627,13 +12431,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.643015 data arrival time + -2.623257 data arrival time --------------------------------------------------------------------------------------------- - 4.106985 slack (MET) + 5.126743 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12642,10 +12446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 2.218629 1.642146 3.642146 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 2.218751 0.000000 3.642146 ^ gpio_holdover[6] (out) - 3.642146 data arrival time + 3 0.118328 0.848982 0.623018 2.623018 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.848991 0.000000 2.623018 ^ gpio_dm2[29] (out) + 2.623018 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12655,13 +12459,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.642146 data arrival time + -2.623018 data arrival time --------------------------------------------------------------------------------------------- - 4.107854 slack (MET) + 5.126982 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12670,10 +12474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 2.223235 1.642127 3.642127 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.223413 0.000000 3.642127 ^ gpio_oeb[5] (out) - 3.642127 data arrival time + 3 0.115952 0.831966 0.610801 2.610801 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.831977 0.000000 2.610801 ^ gpio_dm1[27] (out) + 2.610801 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12683,13 +12487,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.642127 data arrival time + -2.610801 data arrival time --------------------------------------------------------------------------------------------- - 4.107873 slack (MET) + 5.139199 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12698,10 +12502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 2.225359 1.641202 3.641202 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.225479 0.000000 3.641202 ^ gpio_oeb[2] (out) - 3.641202 data arrival time + 3 0.115952 0.831966 0.610676 2.610676 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.831976 0.000000 2.610676 ^ gpio_inp_dis[27] (out) + 2.610676 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12711,13 +12515,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.641202 data arrival time + -2.610676 data arrival time --------------------------------------------------------------------------------------------- - 4.108798 slack (MET) + 5.139324 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12726,10 +12530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 2.218629 1.639495 3.639495 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 2.218710 0.000000 3.639495 ^ gpio_vtrip_sel[6] (out) - 3.639495 data arrival time + 3 0.115952 0.831966 0.610452 2.610452 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.831975 0.000000 2.610452 ^ gpio_dm2[27] (out) + 2.610452 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12739,13 +12543,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.639495 data arrival time + -2.610452 data arrival time --------------------------------------------------------------------------------------------- - 4.110505 slack (MET) + 5.139548 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12754,10 +12558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 2.218629 1.638532 3.638532 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 2.218698 0.000000 3.638532 ^ gpio_ib_mode_sel[6] (out) - 3.638532 data arrival time + 3 0.115281 0.827287 0.608216 2.608216 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.827314 0.000000 2.608216 ^ gpio_dm1[28] (out) + 2.608216 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12767,13 +12571,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.638532 data arrival time + -2.608216 data arrival time --------------------------------------------------------------------------------------------- - 4.111468 slack (MET) + 5.141784 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12782,10 +12586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 2.218629 1.637553 3.637552 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 2.218686 0.000000 3.637552 ^ gpio_oeb[6] (out) - 3.637552 data arrival time + 3 0.115281 0.827287 0.607054 2.607054 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.827301 0.000000 2.607054 ^ gpio_inp_dis[28] (out) + 2.607054 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12795,13 +12599,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.637552 data arrival time + -2.607054 data arrival time --------------------------------------------------------------------------------------------- - 4.112447 slack (MET) + 5.142946 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12810,10 +12614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 2.217683 1.637360 3.637360 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.217779 0.000000 3.637360 ^ gpio_vtrip_sel[1] (out) - 3.637360 data arrival time + 3 0.115281 0.827287 0.606487 2.606487 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.827296 0.000000 2.606487 ^ gpio_dm2[28] (out) + 2.606487 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12823,13 +12627,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.637360 data arrival time + -2.606487 data arrival time --------------------------------------------------------------------------------------------- - 4.112640 slack (MET) + 5.143513 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12838,10 +12642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 2.217683 1.636477 3.636477 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.217766 0.000000 3.636477 ^ gpio_ib_mode_sel[1] (out) - 3.636477 data arrival time + 3 0.114549 0.822097 0.604238 2.604238 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.822125 0.000000 2.604238 ^ gpio_dm1[24] (out) + 2.604238 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12851,13 +12655,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.636477 data arrival time + -2.604238 data arrival time --------------------------------------------------------------------------------------------- - 4.113523 slack (MET) + 5.145762 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12866,10 +12670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 2.217683 1.635470 3.635470 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.217753 0.000000 3.635470 ^ gpio_oeb[1] (out) - 3.635470 data arrival time + 3 0.114549 0.822097 0.603074 2.603074 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.822112 0.000000 2.603074 ^ gpio_dm2[24] (out) + 2.603074 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12879,13 +12683,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.635470 data arrival time + -2.603074 data arrival time --------------------------------------------------------------------------------------------- - 4.114530 slack (MET) + 5.146926 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12894,10 +12698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.143709 1.030634 0.757577 2.757577 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 1.030644 0.000000 2.757577 ^ gpio_dm1[1] (out) - 2.757577 data arrival time + 3 0.114549 0.822097 0.603047 2.603047 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.822111 0.000000 2.603047 ^ gpio_inp_dis[24] (out) + 2.603047 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12907,13 +12711,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.757577 data arrival time + -2.603047 data arrival time --------------------------------------------------------------------------------------------- - 4.992423 slack (MET) + 5.146953 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12922,10 +12726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.143709 1.030634 0.757505 2.757505 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 1.030643 0.000000 2.757505 ^ gpio_dm0[1] (out) - 2.757505 data arrival time + 3 0.114037 0.818932 0.602294 2.602294 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.819003 0.000000 2.602294 ^ gpio_dm1[25] (out) + 2.602294 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12935,13 +12739,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.757505 data arrival time + -2.602294 data arrival time --------------------------------------------------------------------------------------------- - 4.992495 slack (MET) + 5.147706 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12950,10 +12754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.143709 1.030634 0.757203 2.757203 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 1.030641 0.000000 2.757203 ^ gpio_dm2[1] (out) - 2.757203 data arrival time + 3 0.114233 0.819653 0.601722 2.601722 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.819665 0.000000 2.601722 ^ gpio_dm1[33] (out) + 2.601722 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12963,13 +12767,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.757203 data arrival time + -2.601722 data arrival time --------------------------------------------------------------------------------------------- - 4.992796 slack (MET) + 5.148277 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12978,10 +12782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.143709 1.030634 0.757073 2.757073 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 1.030640 0.000000 2.757073 ^ gpio_out[1] (out) - 2.757073 data arrival time + 3 0.114233 0.819653 0.601599 2.601599 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.819664 0.000000 2.601599 ^ gpio_inp_dis[33] (out) + 2.601599 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12991,13 +12795,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.757073 data arrival time + -2.601599 data arrival time --------------------------------------------------------------------------------------------- - 4.992927 slack (MET) + 5.148401 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13006,10 +12810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.113011 0.810803 0.595125 2.595125 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.810812 0.000000 2.595125 ^ gpio_dm1[7] (out) - 2.595125 data arrival time + 3 0.114037 0.818932 0.601555 2.601555 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.818988 0.000000 2.601555 ^ gpio_inp_dis[25] (out) + 2.601555 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13019,13 +12823,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.595125 data arrival time + -2.601555 data arrival time --------------------------------------------------------------------------------------------- - 5.154875 slack (MET) + 5.148446 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13034,10 +12838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.113011 0.810803 0.594991 2.594991 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.810811 0.000000 2.594991 ^ gpio_inp_dis[7] (out) - 2.594991 data arrival time + 3 0.114233 0.819653 0.601347 2.601347 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.819662 0.000000 2.601347 ^ gpio_dm2[33] (out) + 2.601347 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13047,13 +12851,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.594991 data arrival time + -2.601347 data arrival time --------------------------------------------------------------------------------------------- - 5.155009 slack (MET) + 5.148653 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13062,10 +12866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.113011 0.810803 0.594763 2.594763 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.810809 0.000000 2.594763 ^ gpio_dm2[7] (out) - 2.594763 data arrival time + 3 0.114044 0.818311 0.600711 2.600711 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.818323 0.000000 2.600711 ^ gpio_dm1[26] (out) + 2.600711 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13075,13 +12879,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.594763 data arrival time + -2.600711 data arrival time --------------------------------------------------------------------------------------------- - 5.155237 slack (MET) + 5.149289 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13090,10 +12894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111214 0.797942 0.585621 2.585621 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.797951 0.000000 2.585621 ^ gpio_dm1[3] (out) - 2.585621 data arrival time + 3 0.114044 0.818311 0.600594 2.600594 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.818322 0.000000 2.600594 ^ gpio_inp_dis[26] (out) + 2.600594 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13103,13 +12907,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.585621 data arrival time + -2.600594 data arrival time --------------------------------------------------------------------------------------------- - 5.164378 slack (MET) + 5.149405 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13118,10 +12922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111209 0.797896 0.585584 2.585584 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.797904 0.000000 2.585584 ^ gpio_dm1[8] (out) - 2.585584 data arrival time + 3 0.114044 0.818311 0.600372 2.600372 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.818320 0.000000 2.600372 ^ gpio_dm2[26] (out) + 2.600372 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13131,13 +12935,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.585584 data arrival time + -2.600372 data arrival time --------------------------------------------------------------------------------------------- - 5.164416 slack (MET) + 5.149628 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13146,10 +12950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111214 0.797942 0.585498 2.585498 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.797950 0.000000 2.585498 ^ gpio_inp_dis[3] (out) - 2.585498 data arrival time + 3 0.114037 0.818932 0.600012 2.600012 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.818963 0.000000 2.600012 ^ gpio_dm2[25] (out) + 2.600012 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13159,13 +12963,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.585498 data arrival time + -2.600012 data arrival time --------------------------------------------------------------------------------------------- - 5.164502 slack (MET) + 5.149988 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13174,10 +12978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111209 0.797896 0.585464 2.585464 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.797903 0.000000 2.585464 ^ gpio_inp_dis[8] (out) - 2.585464 data arrival time + 3 0.113557 0.815326 0.599858 2.599858 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.815387 0.000000 2.599858 ^ gpio_dm1[34] (out) + 2.599858 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13187,13 +12991,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.585464 data arrival time + -2.599858 data arrival time --------------------------------------------------------------------------------------------- - 5.164536 slack (MET) + 5.150142 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13202,10 +13006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111214 0.797942 0.585274 2.585274 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.797948 0.000000 2.585274 ^ gpio_dm2[3] (out) - 2.585274 data arrival time + 3 0.113557 0.815326 0.599126 2.599126 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.815374 0.000000 2.599126 ^ gpio_inp_dis[34] (out) + 2.599126 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13215,13 +13019,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.585274 data arrival time + -2.599126 data arrival time --------------------------------------------------------------------------------------------- - 5.164726 slack (MET) + 5.150874 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13230,10 +13034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111209 0.797896 0.585240 2.585240 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.797902 0.000000 2.585240 ^ gpio_dm2[8] (out) - 2.585240 data arrival time + 3 0.113557 0.815326 0.596698 2.596698 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.815341 0.000000 2.596698 ^ gpio_dm2[34] (out) + 2.596698 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13243,13 +13047,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.585240 data arrival time + -2.596698 data arrival time --------------------------------------------------------------------------------------------- - 5.164760 slack (MET) + 5.153302 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13258,10 +13062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111071 0.796903 0.584848 2.584848 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.796911 0.000000 2.584848 ^ gpio_dm1[11] (out) - 2.584848 data arrival time + 3 0.112744 0.809458 0.595292 2.595292 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.809511 0.000000 2.595292 ^ gpio_dm1[32] (out) + 2.595292 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13271,13 +13075,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.584848 data arrival time + -2.595292 data arrival time --------------------------------------------------------------------------------------------- - 5.165152 slack (MET) + 5.154708 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13286,10 +13090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111071 0.796903 0.584725 2.584725 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.796910 0.000000 2.584725 ^ gpio_inp_dis[11] (out) - 2.584725 data arrival time + 3 0.113011 0.810803 0.595125 2.595125 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.810812 0.000000 2.595125 ^ gpio_dm1[7] (out) + 2.595125 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13299,13 +13103,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.584725 data arrival time + -2.595125 data arrival time --------------------------------------------------------------------------------------------- - 5.165275 slack (MET) + 5.154875 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13314,10 +13118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111071 0.796903 0.584501 2.584501 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.796909 0.000000 2.584501 ^ gpio_dm2[11] (out) - 2.584501 data arrival time + 3 0.113011 0.810803 0.594991 2.594991 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.810811 0.000000 2.594991 ^ gpio_inp_dis[7] (out) + 2.594991 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13327,13 +13131,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.584501 data arrival time + -2.594991 data arrival time --------------------------------------------------------------------------------------------- - 5.165499 slack (MET) + 5.155009 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13342,10 +13146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110767 0.794744 0.583268 2.583268 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.794752 0.000000 2.583268 ^ gpio_dm1[2] (out) - 2.583268 data arrival time + 3 0.113011 0.810803 0.594763 2.594763 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.810809 0.000000 2.594763 ^ gpio_dm2[7] (out) + 2.594763 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13355,13 +13159,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.583268 data arrival time + -2.594763 data arrival time --------------------------------------------------------------------------------------------- - 5.166732 slack (MET) + 5.155237 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13370,10 +13174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110767 0.794744 0.583148 2.583148 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.794751 0.000000 2.583148 ^ gpio_inp_dis[2] (out) - 2.583148 data arrival time + 3 0.112744 0.809458 0.594691 2.594691 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.809501 0.000000 2.594691 ^ gpio_inp_dis[32] (out) + 2.594691 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13383,13 +13187,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.583148 data arrival time + -2.594691 data arrival time --------------------------------------------------------------------------------------------- - 5.166852 slack (MET) + 5.155309 slack (MET) Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13398,10 +13202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110767 0.794744 0.582926 2.582926 ^ gpio_loopback_one[2] (in) + 3 0.112379 0.806737 0.593553 2.593553 ^ gpio_loopback_one[2] (in) gpio_loopback_one[2] (net) - 0.794750 0.000000 2.582926 ^ gpio_dm2[2] (out) - 2.582926 data arrival time + 0.806787 0.000000 2.593553 ^ gpio_dm1[2] (out) + 2.593553 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13411,13 +13215,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.582926 data arrival time + -2.593553 data arrival time --------------------------------------------------------------------------------------------- - 5.167074 slack (MET) + 5.156447 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13426,10 +13230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110640 0.793825 0.582583 2.582583 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.793833 0.000000 2.582583 ^ gpio_dm1[4] (out) - 2.582583 data arrival time + 3 0.112744 0.809458 0.592601 2.592601 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.809473 0.000000 2.592601 ^ gpio_dm2[32] (out) + 2.592601 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13439,13 +13243,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.582583 data arrival time + -2.592601 data arrival time --------------------------------------------------------------------------------------------- - 5.167417 slack (MET) + 5.157399 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13454,10 +13258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110640 0.793825 0.582461 2.582461 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.793833 0.000000 2.582461 ^ gpio_inp_dis[4] (out) - 2.582461 data arrival time + 3 0.112433 0.806761 0.592176 2.592176 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.806773 0.000000 2.592176 ^ gpio_dm1[30] (out) + 2.592176 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13467,13 +13271,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.582461 data arrival time + -2.592176 data arrival time --------------------------------------------------------------------------------------------- - 5.167540 slack (MET) + 5.157825 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13482,10 +13286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110209 0.791675 0.582443 2.582443 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.791771 0.000000 2.582443 ^ gpio_dm1[10] (out) - 2.582443 data arrival time + 3 0.112379 0.806737 0.592118 2.592118 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.806764 0.000000 2.592118 ^ gpio_inp_dis[2] (out) + 2.592118 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13495,13 +13299,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.582443 data arrival time + -2.592118 data arrival time --------------------------------------------------------------------------------------------- - 5.167557 slack (MET) + 5.157882 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13510,10 +13314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110640 0.793825 0.582237 2.582237 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.793831 0.000000 2.582237 ^ gpio_dm2[4] (out) - 2.582237 data arrival time + 3 0.112433 0.806761 0.592070 2.592070 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.806772 0.000000 2.592070 ^ gpio_inp_dis[30] (out) + 2.592070 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13523,13 +13327,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.582237 data arrival time + -2.592070 data arrival time --------------------------------------------------------------------------------------------- - 5.167762 slack (MET) + 5.157930 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13538,10 +13342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110304 0.791777 0.581963 2.581963 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.791811 0.000000 2.581963 ^ gpio_dm1[5] (out) - 2.581963 data arrival time + 3 0.112433 0.806761 0.591805 2.591805 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.806769 0.000000 2.591805 ^ gpio_dm2[30] (out) + 2.591805 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13551,13 +13355,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.581963 data arrival time + -2.591805 data arrival time --------------------------------------------------------------------------------------------- - 5.168037 slack (MET) + 5.158195 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13566,10 +13370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110209 0.791675 0.581722 2.581722 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.791754 0.000000 2.581722 ^ gpio_inp_dis[10] (out) - 2.581722 data arrival time + 3 0.112221 0.805278 0.591575 2.591575 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.805296 0.000000 2.591575 ^ gpio_dm1[31] (out) + 2.591575 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13579,13 +13383,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.581722 data arrival time + -2.591575 data arrival time --------------------------------------------------------------------------------------------- - 5.168278 slack (MET) + 5.158424 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13594,10 +13398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110304 0.791777 0.581107 2.581107 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.791800 0.000000 2.581107 ^ gpio_inp_dis[5] (out) - 2.581107 data arrival time + 3 0.112221 0.805278 0.590721 2.590722 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.805288 0.000000 2.590722 ^ gpio_inp_dis[31] (out) + 2.590722 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13607,13 +13411,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.581107 data arrival time + -2.590722 data arrival time --------------------------------------------------------------------------------------------- - 5.168892 slack (MET) + 5.159278 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13622,10 +13426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110244 0.790974 0.580467 2.580467 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.790982 0.000000 2.580467 ^ gpio_dm1[12] (out) - 2.580467 data arrival time + 3 0.112379 0.806737 0.590650 2.590650 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.806748 0.000000 2.590650 ^ gpio_dm2[2] (out) + 2.590650 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13635,13 +13439,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.580467 data arrival time + -2.590650 data arrival time --------------------------------------------------------------------------------------------- - 5.169533 slack (MET) + 5.159349 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13650,10 +13454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110244 0.790974 0.580344 2.580344 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.790981 0.000000 2.580344 ^ gpio_inp_dis[12] (out) - 2.580344 data arrival time + 3 0.112221 0.805278 0.590501 2.590501 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.805286 0.000000 2.590501 ^ gpio_dm2[31] (out) + 2.590501 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13663,13 +13467,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.580344 data arrival time + -2.590501 data arrival time --------------------------------------------------------------------------------------------- - 5.169656 slack (MET) + 5.159500 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13678,10 +13482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110244 0.790974 0.580120 2.580120 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.790980 0.000000 2.580120 ^ gpio_dm2[12] (out) - 2.580120 data arrival time + 3 0.111214 0.797942 0.585621 2.585621 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.797951 0.000000 2.585621 ^ gpio_dm1[3] (out) + 2.585621 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13691,13 +13495,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.580120 data arrival time + -2.585621 data arrival time --------------------------------------------------------------------------------------------- - 5.169880 slack (MET) + 5.164378 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13706,10 +13510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110304 0.791777 0.579979 2.579978 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.791788 0.000000 2.579978 ^ gpio_dm2[5] (out) - 2.579978 data arrival time + 3 0.111209 0.797896 0.585584 2.585584 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.797904 0.000000 2.585584 ^ gpio_dm1[8] (out) + 2.585584 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13719,13 +13523,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.579978 data arrival time + -2.585584 data arrival time --------------------------------------------------------------------------------------------- - 5.170022 slack (MET) + 5.164416 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13734,10 +13538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110209 0.791675 0.579334 2.579334 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.791709 0.000000 2.579334 ^ gpio_dm2[10] (out) - 2.579334 data arrival time + 3 0.111214 0.797942 0.585498 2.585498 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.797950 0.000000 2.585498 ^ gpio_inp_dis[3] (out) + 2.585498 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13747,13 +13551,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.579334 data arrival time + -2.585498 data arrival time --------------------------------------------------------------------------------------------- - 5.170666 slack (MET) + 5.164502 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13762,10 +13566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109585 0.786734 0.578415 2.578415 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.786778 0.000000 2.578415 ^ gpio_dm1[9] (out) - 2.578415 data arrival time + 3 0.111209 0.797896 0.585464 2.585464 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.797903 0.000000 2.585464 ^ gpio_inp_dis[8] (out) + 2.585464 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13775,13 +13579,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.578415 data arrival time + -2.585464 data arrival time --------------------------------------------------------------------------------------------- - 5.171585 slack (MET) + 5.164536 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13790,10 +13594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109792 0.787750 0.578090 2.578089 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.787759 0.000000 2.578089 ^ gpio_dm1[6] (out) - 2.578089 data arrival time + 3 0.111214 0.797942 0.585274 2.585274 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.797948 0.000000 2.585274 ^ gpio_dm2[3] (out) + 2.585274 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13803,13 +13607,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.578089 data arrival time + -2.585274 data arrival time --------------------------------------------------------------------------------------------- - 5.171910 slack (MET) + 5.164726 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13818,10 +13622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109792 0.787750 0.577976 2.577976 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.787758 0.000000 2.577976 ^ gpio_inp_dis[6] (out) - 2.577976 data arrival time + 3 0.111209 0.797896 0.585240 2.585240 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.797902 0.000000 2.585240 ^ gpio_dm2[8] (out) + 2.585240 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13831,13 +13635,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.577976 data arrival time + -2.585240 data arrival time --------------------------------------------------------------------------------------------- - 5.172024 slack (MET) + 5.164760 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13846,10 +13650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109585 0.786734 0.577838 2.577838 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.786769 0.000000 2.577838 ^ gpio_inp_dis[9] (out) - 2.577838 data arrival time + 3 0.110640 0.793825 0.582583 2.582583 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.793833 0.000000 2.582583 ^ gpio_dm1[4] (out) + 2.582583 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13859,13 +13663,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.577838 data arrival time + -2.582583 data arrival time --------------------------------------------------------------------------------------------- - 5.172162 slack (MET) + 5.167417 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13874,10 +13678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109792 0.787750 0.577755 2.577755 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.787756 0.000000 2.577755 ^ gpio_dm2[6] (out) - 2.577755 data arrival time + 3 0.110640 0.793825 0.582461 2.582461 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.793833 0.000000 2.582461 ^ gpio_inp_dis[4] (out) + 2.582461 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13887,13 +13691,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.577755 data arrival time + -2.582461 data arrival time --------------------------------------------------------------------------------------------- - 5.172245 slack (MET) + 5.167540 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13902,10 +13706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109585 0.786734 0.575774 2.575774 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.786745 0.000000 2.575774 ^ gpio_dm2[9] (out) - 2.575774 data arrival time + 3 0.110640 0.793825 0.582237 2.582237 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.793831 0.000000 2.582237 ^ gpio_dm2[4] (out) + 2.582237 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13915,13 +13719,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.575774 data arrival time + -2.582237 data arrival time --------------------------------------------------------------------------------------------- - 5.174226 slack (MET) + 5.167762 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13930,10 +13734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.078262 0.561969 0.411317 2.411317 ^ gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.561977 0.000000 2.411317 ^ gpio_inp_dis[15] (out) - 2.411317 data arrival time + 3 0.110304 0.791777 0.581963 2.581963 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.791811 0.000000 2.581963 ^ gpio_dm1[5] (out) + 2.581963 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13943,13 +13747,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.411317 data arrival time + -2.581963 data arrival time --------------------------------------------------------------------------------------------- - 5.338684 slack (MET) + 5.168037 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13958,10 +13762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.078230 0.561735 0.411140 2.411140 ^ gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.561742 0.000000 2.411140 ^ gpio_inp_dis[19] (out) - 2.411140 data arrival time + 3 0.110016 0.790291 0.581418 2.581418 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.790387 0.000000 2.581418 ^ gpio_dm1[10] (out) + 2.581418 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13971,13 +13775,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.411140 data arrival time + -2.581418 data arrival time --------------------------------------------------------------------------------------------- - 5.338859 slack (MET) + 5.168582 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13986,10 +13790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.078215 0.561623 0.411064 2.411064 ^ gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.561631 0.000000 2.411064 ^ gpio_inp_dis[21] (out) - 2.411064 data arrival time + 3 0.110304 0.791777 0.581107 2.581107 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.791800 0.000000 2.581107 ^ gpio_inp_dis[5] (out) + 2.581107 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13999,13 +13803,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.411064 data arrival time + -2.581107 data arrival time --------------------------------------------------------------------------------------------- - 5.338936 slack (MET) + 5.168892 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14014,10 +13818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.078262 0.561969 0.411015 2.411015 ^ gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.561974 0.000000 2.411015 ^ gpio_oeb[15] (out) - 2.411015 data arrival time + 3 0.110290 0.791304 0.580711 2.580711 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.791312 0.000000 2.580711 ^ gpio_dm1[12] (out) + 2.580711 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14027,13 +13831,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.411015 data arrival time + -2.580711 data arrival time --------------------------------------------------------------------------------------------- - 5.338985 slack (MET) + 5.169289 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14042,10 +13846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.078230 0.561735 0.410848 2.410848 ^ gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.561740 0.000000 2.410848 ^ gpio_oeb[19] (out) - 2.410848 data arrival time + 3 0.110016 0.790291 0.580697 2.580697 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.790370 0.000000 2.580697 ^ gpio_inp_dis[10] (out) + 2.580697 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14055,13 +13859,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.410848 data arrival time + -2.580697 data arrival time --------------------------------------------------------------------------------------------- - 5.339152 slack (MET) + 5.169303 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14070,10 +13874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.078215 0.561623 0.410732 2.410732 ^ gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.561628 0.000000 2.410732 ^ gpio_oeb[21] (out) - 2.410732 data arrival time + 3 0.110290 0.791304 0.580589 2.580589 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.791311 0.000000 2.580589 ^ gpio_inp_dis[12] (out) + 2.580589 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14083,13 +13887,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.410732 data arrival time + -2.580589 data arrival time --------------------------------------------------------------------------------------------- - 5.339268 slack (MET) + 5.169411 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14098,10 +13902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077885 0.559436 0.409857 2.409857 ^ gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.559456 0.000000 2.409857 ^ gpio_inp_dis[20] (out) - 2.409857 data arrival time + 3 0.110290 0.791304 0.580366 2.580366 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.791309 0.000000 2.580366 ^ gpio_dm2[12] (out) + 2.580366 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14111,13 +13915,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.409857 data arrival time + -2.580366 data arrival time --------------------------------------------------------------------------------------------- - 5.340143 slack (MET) + 5.169634 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14126,10 +13930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077871 0.559167 0.409241 2.409241 ^ gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.559175 0.000000 2.409241 ^ gpio_inp_dis[22] (out) - 2.409241 data arrival time + 3 0.110304 0.791777 0.579979 2.579978 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.791788 0.000000 2.579978 ^ gpio_dm2[5] (out) + 2.579978 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14139,13 +13943,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.409241 data arrival time + -2.579978 data arrival time --------------------------------------------------------------------------------------------- - 5.340759 slack (MET) + 5.170022 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14154,10 +13958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077871 0.559167 0.408938 2.408938 ^ gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.559173 0.000000 2.408938 ^ gpio_oeb[22] (out) - 2.408938 data arrival time + 3 0.109585 0.786734 0.578415 2.578415 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.786778 0.000000 2.578415 ^ gpio_dm1[9] (out) + 2.578415 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14167,13 +13971,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.408938 data arrival time + -2.578415 data arrival time --------------------------------------------------------------------------------------------- - 5.341062 slack (MET) + 5.171585 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14182,10 +13986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077885 0.559436 0.408774 2.408774 ^ gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.559444 0.000000 2.408774 ^ gpio_oeb[20] (out) - 2.408774 data arrival time + 3 0.110016 0.790291 0.578309 2.578309 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.790325 0.000000 2.578309 ^ gpio_dm2[10] (out) + 2.578309 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14195,13 +13999,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.408774 data arrival time + -2.578309 data arrival time --------------------------------------------------------------------------------------------- - 5.341226 slack (MET) + 5.171691 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14210,10 +14014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077106 0.553655 0.405179 2.405180 ^ gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.553662 0.000000 2.405180 ^ gpio_inp_dis[37] (out) - 2.405180 data arrival time + 3 0.109792 0.787750 0.578090 2.578089 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.787759 0.000000 2.578089 ^ gpio_dm1[6] (out) + 2.578089 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14223,13 +14027,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.405180 data arrival time + -2.578089 data arrival time --------------------------------------------------------------------------------------------- - 5.344820 slack (MET) + 5.171910 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14238,10 +14042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077106 0.553655 0.404839 2.404839 ^ gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.553659 0.000000 2.404839 ^ gpio_oeb[37] (out) - 2.404839 data arrival time + 3 0.109792 0.787750 0.577976 2.577976 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.787758 0.000000 2.577976 ^ gpio_inp_dis[6] (out) + 2.577976 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14251,13 +14055,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.404839 data arrival time + -2.577976 data arrival time --------------------------------------------------------------------------------------------- - 5.345161 slack (MET) + 5.172024 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14266,10 +14070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077013 0.552992 0.404681 2.404681 ^ gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.552998 0.000000 2.404681 ^ gpio_inp_dis[27] (out) - 2.404681 data arrival time + 3 0.109585 0.786734 0.577838 2.577838 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.786769 0.000000 2.577838 ^ gpio_inp_dis[9] (out) + 2.577838 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14279,13 +14083,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.404681 data arrival time + -2.577838 data arrival time --------------------------------------------------------------------------------------------- - 5.345319 slack (MET) + 5.172162 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14294,10 +14098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077013 0.552992 0.404370 2.404370 ^ gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.552996 0.000000 2.404370 ^ gpio_oeb[27] (out) - 2.404370 data arrival time + 3 0.109792 0.787750 0.577755 2.577755 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.787756 0.000000 2.577755 ^ gpio_dm2[6] (out) + 2.577755 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14307,13 +14111,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.404370 data arrival time + -2.577755 data arrival time --------------------------------------------------------------------------------------------- - 5.345630 slack (MET) + 5.172245 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14322,10 +14126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076681 0.550817 0.403491 2.403491 ^ gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.550837 0.000000 2.403491 ^ gpio_inp_dis[23] (out) - 2.403491 data arrival time + 3 0.109585 0.786734 0.575774 2.575774 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.786745 0.000000 2.575774 ^ gpio_dm2[9] (out) + 2.575774 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14335,13 +14139,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.403491 data arrival time + -2.575774 data arrival time --------------------------------------------------------------------------------------------- - 5.346509 slack (MET) + 5.174226 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14350,10 +14154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076681 0.550817 0.402411 2.402411 ^ gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.550825 0.000000 2.402411 ^ gpio_oeb[23] (out) - 2.402411 data arrival time + 3 0.109338 0.784482 0.575673 2.575673 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.784489 0.000000 2.575673 ^ gpio_dm1[11] (out) + 2.575673 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14363,13 +14167,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.402411 data arrival time + -2.575673 data arrival time --------------------------------------------------------------------------------------------- - 5.347589 slack (MET) + 5.174327 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14378,10 +14182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076500 0.549468 0.402399 2.402399 ^ gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.549483 0.000000 2.402399 ^ gpio_inp_dis[30] (out) - 2.402399 data arrival time + 3 0.109338 0.784482 0.575559 2.575559 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.784488 0.000000 2.575559 ^ gpio_inp_dis[11] (out) + 2.575559 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14391,13 +14195,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.402399 data arrival time + -2.575559 data arrival time --------------------------------------------------------------------------------------------- - 5.347601 slack (MET) + 5.174441 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14406,10 +14210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076507 0.549371 0.401999 2.401999 ^ gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.549378 0.000000 2.401999 ^ gpio_inp_dis[35] (out) - 2.401999 data arrival time + 3 0.109338 0.784482 0.575337 2.575337 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.784487 0.000000 2.575337 ^ gpio_dm2[11] (out) + 2.575337 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14419,13 +14223,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.401999 data arrival time + -2.575337 data arrival time --------------------------------------------------------------------------------------------- - 5.348001 slack (MET) + 5.174663 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14434,10 +14238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076492 0.549275 0.401928 2.401928 ^ gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.549282 0.000000 2.401928 ^ gpio_inp_dis[32] (out) - 2.401928 data arrival time + 2 0.078262 0.561969 0.411317 2.411317 ^ gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.561977 0.000000 2.411317 ^ gpio_inp_dis[15] (out) + 2.411317 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14447,13 +14251,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.401928 data arrival time + -2.411317 data arrival time --------------------------------------------------------------------------------------------- - 5.348072 slack (MET) + 5.338684 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14462,10 +14266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076507 0.549371 0.401686 2.401686 ^ gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.549376 0.000000 2.401686 ^ gpio_oeb[35] (out) - 2.401686 data arrival time + 2 0.078230 0.561735 0.411140 2.411140 ^ gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.561742 0.000000 2.411140 ^ gpio_inp_dis[19] (out) + 2.411140 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14475,13 +14279,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.401686 data arrival time + -2.411140 data arrival time --------------------------------------------------------------------------------------------- - 5.348313 slack (MET) + 5.338859 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14490,10 +14294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076492 0.549275 0.401636 2.401636 ^ gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.549280 0.000000 2.401636 ^ gpio_oeb[32] (out) - 2.401636 data arrival time + 2 0.078215 0.561623 0.411064 2.411064 ^ gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.561631 0.000000 2.411064 ^ gpio_inp_dis[21] (out) + 2.411064 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14503,13 +14307,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.401636 data arrival time + -2.411064 data arrival time --------------------------------------------------------------------------------------------- - 5.348364 slack (MET) + 5.338936 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14518,10 +14322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076500 0.549468 0.401487 2.401487 ^ gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.549474 0.000000 2.401487 ^ gpio_oeb[30] (out) - 2.401487 data arrival time + 2 0.078262 0.561969 0.411015 2.411015 ^ gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.561974 0.000000 2.411015 ^ gpio_oeb[15] (out) + 2.411015 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14531,13 +14335,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.401487 data arrival time + -2.411015 data arrival time --------------------------------------------------------------------------------------------- - 5.348513 slack (MET) + 5.338985 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14546,10 +14350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076202 0.547672 0.401224 2.401224 ^ gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.547713 0.000000 2.401224 ^ gpio_inp_dis[36] (out) - 2.401224 data arrival time + 2 0.078230 0.561735 0.410848 2.410848 ^ gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.561740 0.000000 2.410848 ^ gpio_oeb[19] (out) + 2.410848 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14559,25 +14363,25 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.401224 data arrival time + -2.410848 data arrival time --------------------------------------------------------------------------------------------- - 5.348776 slack (MET) + 5.339152 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 2 0.076202 0.547672 0.400295 2.400295 ^ gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.547697 0.000000 2.400295 ^ gpio_oeb[36] (out) - 2.400295 data arrival time + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 2 0.078215 0.561623 0.410732 2.410732 ^ gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.561628 0.000000 2.410732 ^ gpio_oeb[21] (out) + 2.410732 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14587,13 +14391,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.400295 data arrival time + -2.410732 data arrival time --------------------------------------------------------------------------------------------- - 5.349705 slack (MET) + 5.339268 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14602,10 +14406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076110 0.546522 0.399899 2.399899 ^ gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.546529 0.000000 2.399899 ^ gpio_inp_dis[25] (out) - 2.399899 data arrival time + 2 0.077885 0.559436 0.409857 2.409857 ^ gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.559456 0.000000 2.409857 ^ gpio_inp_dis[20] (out) + 2.409857 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14615,13 +14419,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.399899 data arrival time + -2.409857 data arrival time --------------------------------------------------------------------------------------------- - 5.350101 slack (MET) + 5.340143 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14630,10 +14434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076110 0.546522 0.399608 2.399608 ^ gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.546527 0.000000 2.399608 ^ gpio_oeb[25] (out) - 2.399608 data arrival time + 2 0.077871 0.559167 0.409241 2.409241 ^ gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.559175 0.000000 2.409241 ^ gpio_inp_dis[22] (out) + 2.409241 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14643,13 +14447,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.399608 data arrival time + -2.409241 data arrival time --------------------------------------------------------------------------------------------- - 5.350392 slack (MET) + 5.340759 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14658,10 +14462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075945 0.545530 0.399548 2.399548 ^ gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.545548 0.000000 2.399548 ^ gpio_inp_dis[18] (out) - 2.399548 data arrival time + 2 0.077871 0.559167 0.408938 2.408938 ^ gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.559173 0.000000 2.408938 ^ gpio_oeb[22] (out) + 2.408938 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14671,13 +14475,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.399548 data arrival time + -2.408938 data arrival time --------------------------------------------------------------------------------------------- - 5.350452 slack (MET) + 5.341062 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14686,10 +14490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075923 0.545276 0.399395 2.399395 ^ gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.545290 0.000000 2.399395 ^ gpio_inp_dis[26] (out) - 2.399395 data arrival time + 2 0.077885 0.559436 0.408774 2.408774 ^ gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.559444 0.000000 2.408774 ^ gpio_oeb[20] (out) + 2.408774 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14699,13 +14503,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.399395 data arrival time + -2.408774 data arrival time --------------------------------------------------------------------------------------------- - 5.350605 slack (MET) + 5.341226 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14714,10 +14518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075762 0.544462 0.399114 2.399114 ^ gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.544503 0.000000 2.399114 ^ gpio_inp_dis[29] (out) - 2.399114 data arrival time + 2 0.077106 0.553655 0.405179 2.405180 ^ gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.553662 0.000000 2.405180 ^ gpio_inp_dis[37] (out) + 2.405180 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14727,13 +14531,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.399114 data arrival time + -2.405180 data arrival time --------------------------------------------------------------------------------------------- - 5.350886 slack (MET) + 5.344820 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14742,10 +14546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075889 0.544924 0.398702 2.398702 ^ gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.544930 0.000000 2.398702 ^ gpio_inp_dis[31] (out) - 2.398702 data arrival time + 2 0.077106 0.553655 0.404839 2.404839 ^ gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.553659 0.000000 2.404839 ^ gpio_oeb[37] (out) + 2.404839 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14755,13 +14559,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.398702 data arrival time + -2.404839 data arrival time --------------------------------------------------------------------------------------------- - 5.351298 slack (MET) + 5.345161 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14770,10 +14574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075945 0.545530 0.398493 2.398493 ^ gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.545537 0.000000 2.398493 ^ gpio_oeb[18] (out) - 2.398493 data arrival time + 2 0.076917 0.552310 0.404171 2.404171 ^ gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.552316 0.000000 2.404171 ^ gpio_inp_dis[35] (out) + 2.404171 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14783,13 +14587,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.398493 data arrival time + -2.404171 data arrival time --------------------------------------------------------------------------------------------- - 5.351507 slack (MET) + 5.345829 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14798,10 +14602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075889 0.544924 0.398414 2.398414 ^ gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.544928 0.000000 2.398414 ^ gpio_oeb[31] (out) - 2.398414 data arrival time + 2 0.076917 0.552310 0.403859 2.403859 ^ gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.552314 0.000000 2.403859 ^ gpio_oeb[35] (out) + 2.403859 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14811,13 +14615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.398414 data arrival time + -2.403859 data arrival time --------------------------------------------------------------------------------------------- - 5.351585 slack (MET) + 5.346141 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14826,10 +14630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075790 0.544319 0.398359 2.398359 ^ gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.544329 0.000000 2.398359 ^ gpio_oeb[33] (out) - 2.398359 data arrival time + 2 0.076681 0.550817 0.403491 2.403491 ^ gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.550837 0.000000 2.403491 ^ gpio_inp_dis[23] (out) + 2.403491 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14839,13 +14643,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.398359 data arrival time + -2.403491 data arrival time --------------------------------------------------------------------------------------------- - 5.351641 slack (MET) + 5.346509 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14854,10 +14658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075923 0.545276 0.398297 2.398297 ^ gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.545280 0.000000 2.398297 ^ gpio_oeb[26] (out) - 2.398297 data arrival time + 2 0.076681 0.550817 0.402411 2.402411 ^ gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.550825 0.000000 2.402411 ^ gpio_oeb[23] (out) + 2.402411 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14867,13 +14671,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.398297 data arrival time + -2.402411 data arrival time --------------------------------------------------------------------------------------------- - 5.351703 slack (MET) + 5.347589 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14882,10 +14686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075790 0.544319 0.397985 2.397985 ^ gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.544325 0.000000 2.397985 ^ gpio_inp_dis[33] (out) - 2.397985 data arrival time + 2 0.076202 0.547672 0.401224 2.401224 ^ gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.547713 0.000000 2.401224 ^ gpio_inp_dis[36] (out) + 2.401224 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14895,13 +14699,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.397985 data arrival time + -2.401224 data arrival time --------------------------------------------------------------------------------------------- - 5.352015 slack (MET) + 5.348776 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14910,10 +14714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075678 0.543431 0.397606 2.397606 ^ gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.543437 0.000000 2.397606 ^ gpio_inp_dis[34] (out) - 2.397606 data arrival time + 2 0.076202 0.547672 0.400295 2.400295 ^ gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.547697 0.000000 2.400295 ^ gpio_oeb[36] (out) + 2.400295 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14923,13 +14727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.397606 data arrival time + -2.400295 data arrival time --------------------------------------------------------------------------------------------- - 5.352394 slack (MET) + 5.349705 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14938,10 +14742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075762 0.544462 0.397553 2.397553 ^ gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.544478 0.000000 2.397553 ^ gpio_oeb[29] (out) - 2.397553 data arrival time + 2 0.075945 0.545530 0.399548 2.399548 ^ gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.545548 0.000000 2.399548 ^ gpio_inp_dis[18] (out) + 2.399548 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14951,13 +14755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.397553 data arrival time + -2.399548 data arrival time --------------------------------------------------------------------------------------------- - 5.352447 slack (MET) + 5.350452 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14966,10 +14770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075678 0.543431 0.397315 2.397315 ^ gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.543435 0.000000 2.397315 ^ gpio_oeb[34] (out) - 2.397315 data arrival time + 2 0.075945 0.545530 0.398493 2.398493 ^ gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.545537 0.000000 2.398493 ^ gpio_oeb[18] (out) + 2.398493 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14979,9 +14783,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.397315 data arrival time + -2.398493 data arrival time --------------------------------------------------------------------------------------------- - 5.352684 slack (MET) + 5.351507 slack (MET) Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) @@ -15152,118 +14956,6 @@ Fanout Cap Slew Delay Time Description 5.354668 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 2 0.075145 0.539611 0.394778 2.394778 ^ gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.539617 0.000000 2.394778 ^ gpio_inp_dis[28] (out) - 2.394778 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.394778 data arrival time ---------------------------------------------------------------------------------------------- - 5.355222 slack (MET) - - -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 2 0.075145 0.539611 0.394488 2.394488 ^ gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.539615 0.000000 2.394488 ^ gpio_oeb[28] (out) - 2.394488 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.394488 data arrival time ---------------------------------------------------------------------------------------------- - 5.355512 slack (MET) - - -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 2 0.075012 0.538667 0.394082 2.394082 ^ gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.538673 0.000000 2.394082 ^ gpio_inp_dis[24] (out) - 2.394082 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.394082 data arrival time ---------------------------------------------------------------------------------------------- - 5.355918 slack (MET) - - -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 2 0.075012 0.538667 0.393799 2.393799 ^ gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.538671 0.000000 2.393799 ^ gpio_oeb[24] (out) - 2.393799 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.393799 data arrival time ---------------------------------------------------------------------------------------------- - 5.356201 slack (MET) - - Startpoint: gpio_loopback_one[38] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_inp_dis[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ss_100C_1v60/min.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ss_100C_1v60/min.rpt index 91937f8..33a462d 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ss_100C_1v60/min.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ss_100C_1v60/min.rpt @@ -452,8 +452,8 @@ Fanout Cap Slew Delay Time Description 3.967545 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -462,10 +462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075012 0.320911 0.218038 2.218038 v gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.320918 0.000000 2.218038 v gpio_oeb[24] (out) - 2.218038 data arrival time + 2 0.075366 0.322871 0.218732 2.218732 v gpio_loopback_one[0] (in) + gpio_loopback_one[0] (net) + 0.322897 0.000000 2.218732 v gpio_oeb[0] (out) + 2.218732 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -475,13 +475,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.218038 data arrival time + -2.218732 data arrival time --------------------------------------------------------------------------------------------- - 3.968038 slack (MET) + 3.968732 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -490,10 +490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075012 0.320911 0.218294 2.218294 v gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.320922 0.000000 2.218294 v gpio_inp_dis[24] (out) - 2.218294 data arrival time + 2 0.075483 0.323034 0.219172 2.219172 v gpio_loopback_one[17] (in) + gpio_loopback_one[17] (net) + 0.323045 0.000000 2.219172 v gpio_oeb[17] (out) + 2.219172 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -503,13 +503,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.218294 data arrival time + -2.219172 data arrival time --------------------------------------------------------------------------------------------- - 3.968293 slack (MET) + 3.969172 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -518,10 +518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075145 0.321450 0.218410 2.218410 v gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.321458 0.000000 2.218410 v gpio_oeb[28] (out) - 2.218410 data arrival time + 2 0.075458 0.322770 0.219297 2.219297 v gpio_loopback_one[16] (in) + gpio_loopback_one[16] (net) + 0.322778 0.000000 2.219297 v gpio_oeb[16] (out) + 2.219297 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -531,13 +531,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.218410 data arrival time + -2.219297 data arrival time --------------------------------------------------------------------------------------------- - 3.968410 slack (MET) + 3.969297 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -546,10 +546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075145 0.321450 0.218671 2.218671 v gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.321461 0.000000 2.218671 v gpio_inp_dis[28] (out) - 2.218671 data arrival time + 2 0.075458 0.322770 0.219611 2.219610 v gpio_loopback_one[16] (in) + gpio_loopback_one[16] (net) + 0.322782 0.000000 2.219610 v gpio_inp_dis[16] (out) + 2.219610 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -559,13 +559,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.218671 data arrival time + -2.219610 data arrival time --------------------------------------------------------------------------------------------- - 3.968671 slack (MET) + 3.969610 slack (MET) -Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -574,10 +574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075366 0.322871 0.218732 2.218732 v gpio_loopback_one[0] (in) - gpio_loopback_one[0] (net) - 0.322897 0.000000 2.218732 v gpio_oeb[0] (out) - 2.218732 data arrival time + 2 0.075483 0.323034 0.220086 2.220086 v gpio_loopback_one[17] (in) + gpio_loopback_one[17] (net) + 0.323063 0.000000 2.220086 v gpio_inp_dis[17] (out) + 2.220086 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -587,13 +587,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.218732 data arrival time + -2.220086 data arrival time --------------------------------------------------------------------------------------------- - 3.968732 slack (MET) + 3.970086 slack (MET) -Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -602,10 +602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075483 0.323034 0.219172 2.219172 v gpio_loopback_one[17] (in) - gpio_loopback_one[17] (net) - 0.323045 0.000000 2.219172 v gpio_oeb[17] (out) - 2.219172 data arrival time + 2 0.075366 0.322871 0.220381 2.220381 v gpio_loopback_one[0] (in) + gpio_loopback_one[0] (net) + 0.322948 0.000000 2.220381 v gpio_dm0[0] (out) + 2.220381 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -615,13 +615,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.219172 data arrival time + -2.220381 data arrival time --------------------------------------------------------------------------------------------- - 3.969172 slack (MET) + 3.970381 slack (MET) -Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -630,10 +630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075458 0.322770 0.219297 2.219297 v gpio_loopback_one[16] (in) - gpio_loopback_one[16] (net) - 0.322778 0.000000 2.219297 v gpio_oeb[16] (out) - 2.219297 data arrival time + 2 0.075945 0.324963 0.220499 2.220499 v gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.324975 0.000000 2.220499 v gpio_oeb[18] (out) + 2.220499 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -643,13 +643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.219297 data arrival time + -2.220499 data arrival time --------------------------------------------------------------------------------------------- - 3.969297 slack (MET) + 3.970499 slack (MET) -Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -658,10 +658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075458 0.322770 0.219611 2.219610 v gpio_loopback_one[16] (in) - gpio_loopback_one[16] (net) - 0.322782 0.000000 2.219610 v gpio_inp_dis[16] (out) - 2.219610 data arrival time + 2 0.075945 0.324963 0.221453 2.221453 v gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.324994 0.000000 2.221453 v gpio_inp_dis[18] (out) + 2.221453 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -671,13 +671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.219610 data arrival time + -2.221453 data arrival time --------------------------------------------------------------------------------------------- - 3.969610 slack (MET) + 3.971453 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -686,10 +686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075678 0.323649 0.219952 2.219952 v gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.323656 0.000000 2.219952 v gpio_oeb[34] (out) - 2.219952 data arrival time + 2 0.076202 0.326359 0.221626 2.221626 v gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.326401 0.000000 2.221626 v gpio_oeb[36] (out) + 2.221626 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -699,13 +699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.219952 data arrival time + -2.221626 data arrival time --------------------------------------------------------------------------------------------- - 3.969952 slack (MET) + 3.971626 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -714,10 +714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075762 0.324483 0.219987 2.219987 v gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.324510 0.000000 2.219987 v gpio_oeb[29] (out) - 2.219987 data arrival time + 2 0.076202 0.326359 0.222465 2.222465 v gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.326428 0.000000 2.222465 v gpio_inp_dis[36] (out) + 2.222465 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -727,13 +727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.219987 data arrival time + -2.222465 data arrival time --------------------------------------------------------------------------------------------- - 3.969987 slack (MET) + 3.972465 slack (MET) -Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -742,10 +742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075483 0.323034 0.220086 2.220086 v gpio_loopback_one[17] (in) - gpio_loopback_one[17] (net) - 0.323063 0.000000 2.220086 v gpio_inp_dis[17] (out) - 2.220086 data arrival time + 2 0.076681 0.328015 0.222642 2.222642 v gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.328028 0.000000 2.222642 v gpio_oeb[23] (out) + 2.222642 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -755,13 +755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220086 data arrival time + -2.222642 data arrival time --------------------------------------------------------------------------------------------- - 3.970086 slack (MET) + 3.972642 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -770,10 +770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075678 0.323649 0.220215 2.220215 v gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.323660 0.000000 2.220215 v gpio_inp_dis[34] (out) - 2.220215 data arrival time + 2 0.076917 0.328759 0.223512 2.223512 v gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.328766 0.000000 2.223512 v gpio_oeb[35] (out) + 2.223512 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -783,13 +783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220215 data arrival time + -2.223512 data arrival time --------------------------------------------------------------------------------------------- - 3.970215 slack (MET) + 3.973512 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -798,10 +798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075790 0.324208 0.220339 2.220339 v gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.324220 0.000000 2.220339 v gpio_inp_dis[33] (out) - 2.220339 data arrival time + 2 0.076681 0.328015 0.223618 2.223618 v gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.328049 0.000000 2.223618 v gpio_inp_dis[23] (out) + 2.223618 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -811,13 +811,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220339 data arrival time + -2.223618 data arrival time --------------------------------------------------------------------------------------------- - 3.970339 slack (MET) + 3.973618 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -826,10 +826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075923 0.324763 0.220369 2.220369 v gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.324771 0.000000 2.220369 v gpio_oeb[26] (out) - 2.220369 data arrival time + 2 0.076917 0.328759 0.223795 2.223794 v gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.328770 0.000000 2.223794 v gpio_inp_dis[35] (out) + 2.223794 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -839,13 +839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220369 data arrival time + -2.223794 data arrival time --------------------------------------------------------------------------------------------- - 3.970369 slack (MET) + 3.973795 slack (MET) -Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -854,10 +854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075366 0.322871 0.220381 2.220381 v gpio_loopback_one[0] (in) - gpio_loopback_one[0] (net) - 0.322948 0.000000 2.220381 v gpio_dm0[0] (out) - 2.220381 data arrival time + 2 0.077106 0.329529 0.224040 2.224040 v gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.329536 0.000000 2.224040 v gpio_oeb[37] (out) + 2.224040 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -867,13 +867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220381 data arrival time + -2.224040 data arrival time --------------------------------------------------------------------------------------------- - 3.970381 slack (MET) + 3.974040 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -882,10 +882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075945 0.324963 0.220499 2.220499 v gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.324975 0.000000 2.220499 v gpio_oeb[18] (out) - 2.220499 data arrival time + 2 0.077106 0.329529 0.224348 2.224348 v gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.329540 0.000000 2.224348 v gpio_inp_dis[37] (out) + 2.224348 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -895,13 +895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220499 data arrival time + -2.224348 data arrival time --------------------------------------------------------------------------------------------- - 3.970499 slack (MET) + 3.974348 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -910,10 +910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075889 0.324498 0.220546 2.220546 v gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.324504 0.000000 2.220546 v gpio_oeb[31] (out) - 2.220546 data arrival time + 2 0.077885 0.332969 0.226104 2.226104 v gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.332982 0.000000 2.226104 v gpio_oeb[20] (out) + 2.226104 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -923,13 +923,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220546 data arrival time + -2.226104 data arrival time --------------------------------------------------------------------------------------------- - 3.970546 slack (MET) + 3.976104 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -938,10 +938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075790 0.324208 0.220678 2.220678 v gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.324226 0.000000 2.220678 v gpio_oeb[33] (out) - 2.220678 data arrival time + 2 0.077871 0.332718 0.226289 2.226289 v gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.332727 0.000000 2.226289 v gpio_oeb[22] (out) + 2.226289 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -951,13 +951,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220678 data arrival time + -2.226289 data arrival time --------------------------------------------------------------------------------------------- - 3.970678 slack (MET) + 3.976289 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -966,10 +966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075889 0.324498 0.220805 2.220805 v gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.324508 0.000000 2.220805 v gpio_inp_dis[31] (out) - 2.220805 data arrival time + 2 0.077871 0.332718 0.226563 2.226563 v gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.332731 0.000000 2.226563 v gpio_inp_dis[22] (out) + 2.226563 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -979,13 +979,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220805 data arrival time + -2.226563 data arrival time --------------------------------------------------------------------------------------------- - 3.970805 slack (MET) + 3.976563 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -994,10 +994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076110 0.325428 0.221204 2.221204 v gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.325435 0.000000 2.221204 v gpio_oeb[25] (out) - 2.221204 data arrival time + 2 0.077885 0.332969 0.227084 2.227084 v gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.333002 0.000000 2.227084 v gpio_inp_dis[20] (out) + 2.227084 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1007,13 +1007,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.221204 data arrival time + -2.227084 data arrival time --------------------------------------------------------------------------------------------- - 3.971204 slack (MET) + 3.977084 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1022,10 +1022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075923 0.324763 0.221362 2.221362 v gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.324787 0.000000 2.221362 v gpio_inp_dis[26] (out) - 2.221362 data arrival time + 2 0.078215 0.334126 0.227257 2.227257 v gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.334134 0.000000 2.227257 v gpio_oeb[21] (out) + 2.227257 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1035,13 +1035,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.221362 data arrival time + -2.227257 data arrival time --------------------------------------------------------------------------------------------- - 3.971362 slack (MET) + 3.977257 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1050,10 +1050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075762 0.324483 0.221398 2.221398 v gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.324553 0.000000 2.221398 v gpio_inp_dis[29] (out) - 2.221398 data arrival time + 2 0.078230 0.334193 0.227334 2.227334 v gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.334202 0.000000 2.227334 v gpio_oeb[19] (out) + 2.227334 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1063,13 +1063,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.221398 data arrival time + -2.227334 data arrival time --------------------------------------------------------------------------------------------- - 3.971398 slack (MET) + 3.977334 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1078,10 +1078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075945 0.324963 0.221453 2.221453 v gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.324994 0.000000 2.221453 v gpio_inp_dis[18] (out) - 2.221453 data arrival time + 2 0.078262 0.334330 0.227424 2.227424 v gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.334339 0.000000 2.227424 v gpio_oeb[15] (out) + 2.227424 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1091,13 +1091,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.221453 data arrival time + -2.227424 data arrival time --------------------------------------------------------------------------------------------- - 3.971453 slack (MET) + 3.977424 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1106,10 +1106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076110 0.325428 0.221467 2.221467 v gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.325439 0.000000 2.221467 v gpio_inp_dis[25] (out) - 2.221467 data arrival time + 2 0.078215 0.334126 0.227557 2.227557 v gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.334138 0.000000 2.227557 v gpio_inp_dis[21] (out) + 2.227557 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1119,13 +1119,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.221467 data arrival time + -2.227557 data arrival time --------------------------------------------------------------------------------------------- - 3.971467 slack (MET) + 3.977557 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1134,10 +1134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076202 0.326359 0.221626 2.221626 v gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.326401 0.000000 2.221626 v gpio_oeb[36] (out) - 2.221626 data arrival time + 2 0.078230 0.334193 0.227598 2.227598 v gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.334206 0.000000 2.227598 v gpio_inp_dis[19] (out) + 2.227598 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1147,13 +1147,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.221626 data arrival time + -2.227598 data arrival time --------------------------------------------------------------------------------------------- - 3.971626 slack (MET) + 3.977598 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1162,10 +1162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076500 0.327208 0.222153 2.222153 v gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.327219 0.000000 2.222153 v gpio_oeb[30] (out) - 2.222153 data arrival time + 2 0.078262 0.334330 0.227696 2.227696 v gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.334343 0.000000 2.227696 v gpio_inp_dis[15] (out) + 2.227696 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1175,13 +1175,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.222153 data arrival time + -2.227696 data arrival time --------------------------------------------------------------------------------------------- - 3.972153 slack (MET) + 3.977696 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1190,10 +1190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076492 0.327016 0.222309 2.222309 v gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.327025 0.000000 2.222309 v gpio_oeb[32] (out) - 2.222309 data arrival time + 3 0.109585 0.463904 0.316786 2.316786 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.463922 0.000000 2.316786 v gpio_dm2[9] (out) + 2.316786 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1203,13 +1203,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.222309 data arrival time + -2.316786 data arrival time --------------------------------------------------------------------------------------------- - 3.972309 slack (MET) + 4.066786 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1218,10 +1218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076507 0.327069 0.222328 2.222328 v gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.327077 0.000000 2.222328 v gpio_oeb[35] (out) - 2.222328 data arrival time + 3 0.109338 0.462313 0.316913 2.316913 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.462323 0.000000 2.316913 v gpio_dm2[11] (out) + 2.316913 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1231,13 +1231,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.222328 data arrival time + -2.316913 data arrival time --------------------------------------------------------------------------------------------- - 3.972328 slack (MET) + 4.066913 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1246,10 +1246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076202 0.326359 0.222465 2.222465 v gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.326428 0.000000 2.222465 v gpio_inp_dis[36] (out) - 2.222465 data arrival time + 3 0.109338 0.462313 0.317113 2.317113 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.462325 0.000000 2.317113 v gpio_inp_dis[11] (out) + 2.317113 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1259,13 +1259,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.222465 data arrival time + -2.317113 data arrival time --------------------------------------------------------------------------------------------- - 3.972465 slack (MET) + 4.067113 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1274,10 +1274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076492 0.327016 0.222574 2.222574 v gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.327028 0.000000 2.222574 v gpio_inp_dis[32] (out) - 2.222574 data arrival time + 3 0.109338 0.462313 0.317216 2.317216 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.462327 0.000000 2.317216 v gpio_dm1[11] (out) + 2.317216 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1287,13 +1287,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.222574 data arrival time + -2.317216 data arrival time --------------------------------------------------------------------------------------------- - 3.972574 slack (MET) + 4.067216 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1302,10 +1302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076507 0.327069 0.222611 2.222611 v gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.327081 0.000000 2.222611 v gpio_inp_dis[35] (out) - 2.222611 data arrival time + 3 0.110016 0.466214 0.318206 2.318206 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.466271 0.000000 2.318206 v gpio_dm2[10] (out) + 2.318206 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1315,13 +1315,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.222611 data arrival time + -2.318206 data arrival time --------------------------------------------------------------------------------------------- - 3.972611 slack (MET) + 4.068205 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1330,10 +1330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076681 0.328015 0.222642 2.222642 v gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.328028 0.000000 2.222642 v gpio_oeb[23] (out) - 2.222642 data arrival time + 3 0.109792 0.464203 0.318234 2.318234 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.464213 0.000000 2.318234 v gpio_dm2[6] (out) + 2.318234 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1343,13 +1343,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.222642 data arrival time + -2.318234 data arrival time --------------------------------------------------------------------------------------------- - 3.972642 slack (MET) + 4.068234 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1358,10 +1358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076500 0.327208 0.222978 2.222978 v gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.327235 0.000000 2.222978 v gpio_inp_dis[30] (out) - 2.222978 data arrival time + 3 0.109792 0.464203 0.318434 2.318434 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.464215 0.000000 2.318434 v gpio_inp_dis[6] (out) + 2.318434 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1371,13 +1371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.222978 data arrival time + -2.318434 data arrival time --------------------------------------------------------------------------------------------- - 3.972978 slack (MET) + 4.068434 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1386,10 +1386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076681 0.328015 0.223618 2.223618 v gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.328049 0.000000 2.223618 v gpio_inp_dis[23] (out) - 2.223618 data arrival time + 3 0.109792 0.464203 0.318537 2.318537 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.464217 0.000000 2.318537 v gpio_dm1[6] (out) + 2.318537 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1399,13 +1399,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.223618 data arrival time + -2.318537 data arrival time --------------------------------------------------------------------------------------------- - 3.973618 slack (MET) + 4.068537 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1414,10 +1414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077013 0.329147 0.223791 2.223791 v gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.329155 0.000000 2.223791 v gpio_oeb[27] (out) - 2.223791 data arrival time + 3 0.109585 0.463904 0.318652 2.318652 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.463963 0.000000 2.318652 v gpio_inp_dis[9] (out) + 2.318652 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1427,13 +1427,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.223791 data arrival time + -2.318652 data arrival time --------------------------------------------------------------------------------------------- - 3.973791 slack (MET) + 4.068652 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1442,10 +1442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077106 0.329529 0.224040 2.224040 v gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.329536 0.000000 2.224040 v gpio_oeb[37] (out) - 2.224040 data arrival time + 3 0.109585 0.463904 0.319173 2.319173 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.463979 0.000000 2.319173 v gpio_dm1[9] (out) + 2.319173 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1455,13 +1455,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.224040 data arrival time + -2.319173 data arrival time --------------------------------------------------------------------------------------------- - 3.974040 slack (MET) + 4.069173 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1470,10 +1470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077013 0.329147 0.224073 2.224073 v gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.329159 0.000000 2.224073 v gpio_inp_dis[27] (out) - 2.224073 data arrival time + 3 0.110304 0.466742 0.319232 2.319232 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.466761 0.000000 2.319232 v gpio_dm2[5] (out) + 2.319232 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1483,13 +1483,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.224073 data arrival time + -2.319232 data arrival time --------------------------------------------------------------------------------------------- - 3.974073 slack (MET) + 4.069232 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1498,10 +1498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077106 0.329529 0.224348 2.224348 v gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.329540 0.000000 2.224348 v gpio_inp_dis[37] (out) - 2.224348 data arrival time + 3 0.110290 0.466239 0.319649 2.319649 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.466248 0.000000 2.319649 v gpio_dm2[12] (out) + 2.319649 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1511,13 +1511,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.224348 data arrival time + -2.319649 data arrival time --------------------------------------------------------------------------------------------- - 3.974348 slack (MET) + 4.069650 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1526,10 +1526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077885 0.332969 0.226104 2.226104 v gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.332982 0.000000 2.226104 v gpio_oeb[20] (out) - 2.226104 data arrival time + 3 0.110290 0.466239 0.319851 2.319851 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.466251 0.000000 2.319851 v gpio_inp_dis[12] (out) + 2.319851 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1539,13 +1539,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.226104 data arrival time + -2.319851 data arrival time --------------------------------------------------------------------------------------------- - 3.976104 slack (MET) + 4.069851 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1554,10 +1554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077871 0.332718 0.226289 2.226289 v gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.332727 0.000000 2.226289 v gpio_oeb[22] (out) - 2.226289 data arrival time + 3 0.110290 0.466239 0.319962 2.319962 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.466252 0.000000 2.319962 v gpio_dm1[12] (out) + 2.319962 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1567,13 +1567,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.226289 data arrival time + -2.319962 data arrival time --------------------------------------------------------------------------------------------- - 3.976289 slack (MET) + 4.069962 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1582,10 +1582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077871 0.332718 0.226563 2.226563 v gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.332731 0.000000 2.226563 v gpio_inp_dis[22] (out) - 2.226563 data arrival time + 3 0.110304 0.466742 0.320252 2.320252 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.466781 0.000000 2.320252 v gpio_inp_dis[5] (out) + 2.320252 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1595,13 +1595,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.226563 data arrival time + -2.320252 data arrival time --------------------------------------------------------------------------------------------- - 3.976563 slack (MET) + 4.070252 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1610,10 +1610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077885 0.332969 0.227084 2.227084 v gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.333002 0.000000 2.227084 v gpio_inp_dis[20] (out) - 2.227084 data arrival time + 3 0.110016 0.466214 0.320364 2.320364 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.466348 0.000000 2.320364 v gpio_inp_dis[10] (out) + 2.320364 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1623,13 +1623,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.227084 data arrival time + -2.320364 data arrival time --------------------------------------------------------------------------------------------- - 3.977084 slack (MET) + 4.070364 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1638,12 +1638,12 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.078215 0.334126 0.227257 2.227257 v gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.334134 0.000000 2.227257 v gpio_oeb[21] (out) - 2.227257 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 3 0.110640 0.467701 0.320675 2.320675 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.467712 0.000000 2.320675 v gpio_dm2[4] (out) + 2.320675 data arrival time + + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 0.250000 0.250000 clock uncertainty 0.000000 0.250000 clock reconvergence pessimism @@ -1651,13 +1651,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.227257 data arrival time + -2.320675 data arrival time --------------------------------------------------------------------------------------------- - 3.977257 slack (MET) + 4.070675 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1666,10 +1666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.078230 0.334193 0.227334 2.227334 v gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.334202 0.000000 2.227334 v gpio_oeb[19] (out) - 2.227334 data arrival time + 3 0.110640 0.467701 0.320877 2.320877 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.467714 0.000000 2.320877 v gpio_inp_dis[4] (out) + 2.320877 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1679,13 +1679,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.227334 data arrival time + -2.320877 data arrival time --------------------------------------------------------------------------------------------- - 3.977334 slack (MET) + 4.070877 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1694,10 +1694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.078262 0.334330 0.227424 2.227424 v gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.334339 0.000000 2.227424 v gpio_oeb[15] (out) - 2.227424 data arrival time + 3 0.110640 0.467701 0.320988 2.320988 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.467716 0.000000 2.320988 v gpio_dm1[4] (out) + 2.320988 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1707,13 +1707,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.227424 data arrival time + -2.320988 data arrival time --------------------------------------------------------------------------------------------- - 3.977424 slack (MET) + 4.070988 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1722,10 +1722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.078215 0.334126 0.227557 2.227557 v gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.334138 0.000000 2.227557 v gpio_inp_dis[21] (out) - 2.227557 data arrival time + 3 0.110016 0.466214 0.321015 2.321015 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.466377 0.000000 2.321015 v gpio_dm1[10] (out) + 2.321015 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1735,13 +1735,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.227557 data arrival time + -2.321015 data arrival time --------------------------------------------------------------------------------------------- - 3.977557 slack (MET) + 4.071015 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1750,10 +1750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.078230 0.334193 0.227598 2.227598 v gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.334206 0.000000 2.227598 v gpio_inp_dis[19] (out) - 2.227598 data arrival time + 3 0.110304 0.466742 0.321025 2.321025 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.466801 0.000000 2.321025 v gpio_dm1[5] (out) + 2.321025 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1763,13 +1763,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.227598 data arrival time + -2.321025 data arrival time --------------------------------------------------------------------------------------------- - 3.977598 slack (MET) + 4.071025 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1778,10 +1778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.078262 0.334330 0.227696 2.227696 v gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.334343 0.000000 2.227696 v gpio_inp_dis[15] (out) - 2.227696 data arrival time + 3 0.111209 0.470040 0.322308 2.322308 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.470050 0.000000 2.322308 v gpio_dm2[8] (out) + 2.322308 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1791,13 +1791,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.227696 data arrival time + -2.322308 data arrival time --------------------------------------------------------------------------------------------- - 3.977696 slack (MET) + 4.072308 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1806,10 +1806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109585 0.463904 0.316786 2.316786 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.463922 0.000000 2.316786 v gpio_dm2[9] (out) - 2.316786 data arrival time + 3 0.111214 0.470073 0.322328 2.322328 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.470083 0.000000 2.322328 v gpio_dm2[3] (out) + 2.322328 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1819,13 +1819,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.316786 data arrival time + -2.322328 data arrival time --------------------------------------------------------------------------------------------- - 4.066786 slack (MET) + 4.072329 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1834,10 +1834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109792 0.464203 0.318234 2.318234 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.464213 0.000000 2.318234 v gpio_dm2[6] (out) - 2.318234 data arrival time + 3 0.111209 0.470040 0.322510 2.322510 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.470053 0.000000 2.322510 v gpio_inp_dis[8] (out) + 2.322510 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1847,13 +1847,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.318234 data arrival time + -2.322510 data arrival time --------------------------------------------------------------------------------------------- - 4.068234 slack (MET) + 4.072510 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1862,10 +1862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109792 0.464203 0.318434 2.318434 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.464215 0.000000 2.318434 v gpio_inp_dis[6] (out) - 2.318434 data arrival time + 3 0.111214 0.470073 0.322530 2.322530 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.470086 0.000000 2.322530 v gpio_inp_dis[3] (out) + 2.322530 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1875,13 +1875,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.318434 data arrival time + -2.322530 data arrival time --------------------------------------------------------------------------------------------- - 4.068434 slack (MET) + 4.072530 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1890,10 +1890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109792 0.464203 0.318537 2.318537 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.464217 0.000000 2.318537 v gpio_dm1[6] (out) - 2.318537 data arrival time + 3 0.111209 0.470040 0.322619 2.322619 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.470054 0.000000 2.322619 v gpio_dm1[8] (out) + 2.322619 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1903,13 +1903,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.318537 data arrival time + -2.322619 data arrival time --------------------------------------------------------------------------------------------- - 4.068537 slack (MET) + 4.072619 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1918,10 +1918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109585 0.463904 0.318652 2.318652 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.463963 0.000000 2.318652 v gpio_inp_dis[9] (out) - 2.318652 data arrival time + 3 0.111214 0.470073 0.322642 2.322642 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.470087 0.000000 2.322642 v gpio_dm1[3] (out) + 2.322642 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1931,13 +1931,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.318652 data arrival time + -2.322642 data arrival time --------------------------------------------------------------------------------------------- - 4.068652 slack (MET) + 4.072642 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1946,10 +1946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110209 0.467009 0.318765 2.318765 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.467067 0.000000 2.318765 v gpio_dm2[10] (out) - 2.318765 data arrival time + 3 0.112379 0.475408 0.324923 2.324923 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.475427 0.000000 2.324923 v gpio_dm2[2] (out) + 2.324923 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1959,13 +1959,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.318765 data arrival time + -2.324923 data arrival time --------------------------------------------------------------------------------------------- - 4.068766 slack (MET) + 4.074923 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1974,10 +1974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109585 0.463904 0.319173 2.319173 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.463979 0.000000 2.319173 v gpio_dm1[9] (out) - 2.319173 data arrival time + 3 0.112221 0.474371 0.325125 2.325125 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.474385 0.000000 2.325125 v gpio_dm2[31] (out) + 2.325125 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1987,13 +1987,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.319173 data arrival time + -2.325125 data arrival time --------------------------------------------------------------------------------------------- - 4.069173 slack (MET) + 4.075125 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2002,10 +2002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110304 0.466742 0.319232 2.319232 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.466761 0.000000 2.319232 v gpio_dm2[5] (out) - 2.319232 data arrival time + 3 0.112221 0.474371 0.325325 2.325325 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.474388 0.000000 2.325325 v gpio_inp_dis[31] (out) + 2.325325 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2015,13 +2015,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.319232 data arrival time + -2.325325 data arrival time --------------------------------------------------------------------------------------------- - 4.069232 slack (MET) + 4.075325 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2030,10 +2030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110244 0.466050 0.319515 2.319515 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.466059 0.000000 2.319515 v gpio_dm2[12] (out) - 2.319515 data arrival time + 3 0.112433 0.475203 0.325906 2.325906 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.475218 0.000000 2.325906 v gpio_dm2[30] (out) + 2.325906 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2043,13 +2043,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.319515 data arrival time + -2.325906 data arrival time --------------------------------------------------------------------------------------------- - 4.069516 slack (MET) + 4.075905 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2058,10 +2058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110244 0.466050 0.319717 2.319717 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.466062 0.000000 2.319717 v gpio_inp_dis[12] (out) - 2.319717 data arrival time + 3 0.112744 0.477038 0.325981 2.325981 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.477064 0.000000 2.325981 v gpio_dm2[32] (out) + 2.325981 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2071,13 +2071,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.319717 data arrival time + -2.325981 data arrival time --------------------------------------------------------------------------------------------- - 4.069717 slack (MET) + 4.075981 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2086,10 +2086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110244 0.466050 0.319828 2.319828 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.466063 0.000000 2.319828 v gpio_dm1[12] (out) - 2.319828 data arrival time + 3 0.112221 0.474371 0.326097 2.326097 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.474402 0.000000 2.326097 v gpio_dm1[31] (out) + 2.326097 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2099,13 +2099,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.319828 data arrival time + -2.326097 data arrival time --------------------------------------------------------------------------------------------- - 4.069828 slack (MET) + 4.076097 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2114,10 +2114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110304 0.466742 0.320252 2.320252 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.466781 0.000000 2.320252 v gpio_inp_dis[5] (out) - 2.320252 data arrival time + 3 0.112433 0.475203 0.326145 2.326145 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.475221 0.000000 2.326145 v gpio_inp_dis[30] (out) + 2.326145 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2127,13 +2127,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.320252 data arrival time + -2.326145 data arrival time --------------------------------------------------------------------------------------------- - 4.070252 slack (MET) + 4.076145 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2142,10 +2142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110640 0.467701 0.320675 2.320675 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.467712 0.000000 2.320675 v gpio_dm2[4] (out) - 2.320675 data arrival time + 3 0.112433 0.475203 0.326241 2.326241 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.475223 0.000000 2.326241 v gpio_dm1[30] (out) + 2.326241 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2155,13 +2155,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.320675 data arrival time + -2.326241 data arrival time --------------------------------------------------------------------------------------------- - 4.070675 slack (MET) + 4.076241 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2170,10 +2170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110640 0.467701 0.320877 2.320877 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.467714 0.000000 2.320877 v gpio_inp_dis[4] (out) - 2.320877 data arrival time + 3 0.112379 0.475408 0.326249 2.326249 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.475454 0.000000 2.326249 v gpio_inp_dis[2] (out) + 2.326249 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2183,13 +2183,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.320877 data arrival time + -2.326249 data arrival time --------------------------------------------------------------------------------------------- - 4.070877 slack (MET) + 4.076249 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2198,10 +2198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110209 0.467009 0.320924 2.320924 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.467143 0.000000 2.320924 v gpio_inp_dis[10] (out) - 2.320924 data arrival time + 3 0.113011 0.477468 0.327491 2.327491 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.477478 0.000000 2.327491 v gpio_dm2[7] (out) + 2.327491 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2211,13 +2211,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.320924 data arrival time + -2.327491 data arrival time --------------------------------------------------------------------------------------------- - 4.070923 slack (MET) + 4.077491 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2226,10 +2226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110640 0.467701 0.320988 2.320988 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.467716 0.000000 2.320988 v gpio_dm1[4] (out) - 2.320988 data arrival time + 3 0.112379 0.475408 0.327547 2.327547 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.475492 0.000000 2.327547 v gpio_dm1[2] (out) + 2.327547 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2239,13 +2239,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.320988 data arrival time + -2.327547 data arrival time --------------------------------------------------------------------------------------------- - 4.070988 slack (MET) + 4.077547 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2254,10 +2254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110304 0.466742 0.321025 2.321025 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.466801 0.000000 2.321025 v gpio_dm1[5] (out) - 2.321025 data arrival time + 3 0.113011 0.477468 0.327698 2.327698 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.477481 0.000000 2.327698 v gpio_inp_dis[7] (out) + 2.327698 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2267,13 +2267,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.321025 data arrival time + -2.327698 data arrival time --------------------------------------------------------------------------------------------- - 4.071025 slack (MET) + 4.077698 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2282,10 +2282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110767 0.468234 0.321055 2.321055 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.468245 0.000000 2.321055 v gpio_dm2[2] (out) - 2.321055 data arrival time + 3 0.113011 0.477468 0.327819 2.327819 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.477483 0.000000 2.327819 v gpio_dm1[7] (out) + 2.327819 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2295,13 +2295,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.321055 data arrival time + -2.327819 data arrival time --------------------------------------------------------------------------------------------- - 4.071055 slack (MET) + 4.077819 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2310,10 +2310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110767 0.468234 0.321255 2.321255 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.468247 0.000000 2.321255 v gpio_inp_dis[2] (out) - 2.321255 data arrival time + 3 0.112744 0.477038 0.327870 2.327870 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.477111 0.000000 2.327870 v gpio_inp_dis[32] (out) + 2.327870 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2323,13 +2323,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.321255 data arrival time + -2.327870 data arrival time --------------------------------------------------------------------------------------------- - 4.071256 slack (MET) + 4.077870 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2338,10 +2338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110767 0.468234 0.321364 2.321364 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.468249 0.000000 2.321364 v gpio_dm1[2] (out) - 2.321364 data arrival time + 3 0.113557 0.480440 0.328133 2.328133 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.480465 0.000000 2.328133 v gpio_dm2[34] (out) + 2.328133 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2351,13 +2351,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.321364 data arrival time + -2.328133 data arrival time --------------------------------------------------------------------------------------------- - 4.071364 slack (MET) + 4.078134 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2366,10 +2366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110209 0.467009 0.321575 2.321574 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.467172 0.000000 2.321574 v gpio_dm1[10] (out) - 2.321574 data arrival time + 3 0.112744 0.477038 0.328413 2.328413 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.477128 0.000000 2.328413 v gpio_dm1[32] (out) + 2.328413 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2379,13 +2379,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.321574 data arrival time + -2.328413 data arrival time --------------------------------------------------------------------------------------------- - 4.071574 slack (MET) + 4.078413 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2394,10 +2394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111071 0.469466 0.321903 2.321903 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.469476 0.000000 2.321903 v gpio_dm2[11] (out) - 2.321903 data arrival time + 3 0.114037 0.482613 0.330197 2.330197 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.482666 0.000000 2.330197 v gpio_dm2[25] (out) + 2.330197 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2407,13 +2407,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.321903 data arrival time + -2.330197 data arrival time --------------------------------------------------------------------------------------------- - 4.071903 slack (MET) + 4.080197 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2422,10 +2422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111071 0.469466 0.322106 2.322106 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.469479 0.000000 2.322106 v gpio_inp_dis[11] (out) - 2.322106 data arrival time + 3 0.113557 0.480440 0.330328 2.330328 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.480520 0.000000 2.330328 v gpio_inp_dis[34] (out) + 2.330328 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2435,13 +2435,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.322106 data arrival time + -2.330328 data arrival time --------------------------------------------------------------------------------------------- - 4.072105 slack (MET) + 4.080328 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2450,10 +2450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111071 0.469466 0.322217 2.322217 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.469480 0.000000 2.322217 v gpio_dm1[11] (out) - 2.322217 data arrival time + 3 0.114044 0.481856 0.330587 2.330587 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.481872 0.000000 2.330587 v gpio_dm2[26] (out) + 2.330587 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2463,13 +2463,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.322217 data arrival time + -2.330587 data arrival time --------------------------------------------------------------------------------------------- - 4.072217 slack (MET) + 4.080586 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2478,10 +2478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111209 0.470040 0.322308 2.322308 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.470050 0.000000 2.322308 v gpio_dm2[8] (out) - 2.322308 data arrival time + 3 0.114044 0.481856 0.330788 2.330788 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.481875 0.000000 2.330788 v gpio_inp_dis[26] (out) + 2.330788 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2491,13 +2491,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.322308 data arrival time + -2.330788 data arrival time --------------------------------------------------------------------------------------------- - 4.072308 slack (MET) + 4.080788 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2506,10 +2506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111214 0.470073 0.322328 2.322328 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.470083 0.000000 2.322328 v gpio_dm2[3] (out) - 2.322328 data arrival time + 3 0.114044 0.481856 0.330894 2.330894 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.481877 0.000000 2.330894 v gpio_dm1[26] (out) + 2.330894 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2519,13 +2519,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.322328 data arrival time + -2.330894 data arrival time --------------------------------------------------------------------------------------------- - 4.072329 slack (MET) + 4.080894 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2534,10 +2534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111209 0.470040 0.322510 2.322510 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.470053 0.000000 2.322510 v gpio_inp_dis[8] (out) - 2.322510 data arrival time + 3 0.113557 0.480440 0.330990 2.330990 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.480543 0.000000 2.330990 v gpio_dm1[34] (out) + 2.330990 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2547,13 +2547,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.322510 data arrival time + -2.330990 data arrival time --------------------------------------------------------------------------------------------- - 4.072510 slack (MET) + 4.080990 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2562,10 +2562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111214 0.470073 0.322530 2.322530 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.470086 0.000000 2.322530 v gpio_inp_dis[3] (out) - 2.322530 data arrival time + 3 0.114233 0.482623 0.331111 2.331111 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.482638 0.000000 2.331111 v gpio_dm2[33] (out) + 2.331111 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2575,13 +2575,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.322530 data arrival time + -2.331111 data arrival time --------------------------------------------------------------------------------------------- - 4.072530 slack (MET) + 4.081110 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2590,10 +2590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111209 0.470040 0.322619 2.322619 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.470054 0.000000 2.322619 v gpio_dm1[8] (out) - 2.322619 data arrival time + 3 0.114233 0.482623 0.331338 2.331338 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.482642 0.000000 2.331338 v gpio_inp_dis[33] (out) + 2.331338 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2603,13 +2603,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.322619 data arrival time + -2.331338 data arrival time --------------------------------------------------------------------------------------------- - 4.072619 slack (MET) + 4.081338 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2618,10 +2618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111214 0.470073 0.322642 2.322642 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.470087 0.000000 2.322642 v gpio_dm1[3] (out) - 2.322642 data arrival time + 3 0.114233 0.482623 0.331450 2.331450 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.482644 0.000000 2.331450 v gpio_dm1[33] (out) + 2.331450 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2631,13 +2631,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.322642 data arrival time + -2.331450 data arrival time --------------------------------------------------------------------------------------------- - 4.072642 slack (MET) + 4.081450 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2646,10 +2646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.113011 0.477468 0.327491 2.327491 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.477478 0.000000 2.327491 v gpio_dm2[7] (out) - 2.327491 data arrival time + 3 0.114037 0.482613 0.331592 2.331592 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.482709 0.000000 2.331592 v gpio_inp_dis[25] (out) + 2.331592 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2659,13 +2659,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.327491 data arrival time + -2.331592 data arrival time --------------------------------------------------------------------------------------------- - 4.077491 slack (MET) + 4.081592 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2674,10 +2674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.113011 0.477468 0.327698 2.327698 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.477481 0.000000 2.327698 v gpio_inp_dis[7] (out) - 2.327698 data arrival time + 3 0.114549 0.484140 0.332025 2.332025 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.484164 0.000000 2.332025 v gpio_inp_dis[24] (out) + 2.332025 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2687,13 +2687,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.327698 data arrival time + -2.332025 data arrival time --------------------------------------------------------------------------------------------- - 4.077698 slack (MET) + 4.082025 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2702,10 +2702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.113011 0.477468 0.327819 2.327819 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.477483 0.000000 2.327819 v gpio_dm1[7] (out) - 2.327819 data arrival time + 3 0.114549 0.484140 0.332049 2.332049 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.484164 0.000000 2.332049 v gpio_dm2[24] (out) + 2.332049 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2715,13 +2715,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.327819 data arrival time + -2.332049 data arrival time --------------------------------------------------------------------------------------------- - 4.077819 slack (MET) + 4.082049 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2730,10 +2730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.143709 0.603949 0.415882 2.415882 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.603960 0.000000 2.415882 v gpio_out[1] (out) - 2.415882 data arrival time + 3 0.114037 0.482613 0.332260 2.332260 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.482735 0.000000 2.332260 v gpio_dm1[25] (out) + 2.332260 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2743,13 +2743,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.415882 data arrival time + -2.332260 data arrival time --------------------------------------------------------------------------------------------- - 4.165882 slack (MET) + 4.082260 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2758,10 +2758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.143709 0.603949 0.415999 2.415999 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.603962 0.000000 2.415999 v gpio_dm2[1] (out) - 2.415999 data arrival time + 3 0.114549 0.484140 0.333102 2.333102 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.484187 0.000000 2.333102 v gpio_dm1[24] (out) + 2.333102 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2771,13 +2771,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.415999 data arrival time + -2.333102 data arrival time --------------------------------------------------------------------------------------------- - 4.165999 slack (MET) + 4.083102 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2786,10 +2786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.143709 0.603949 0.416272 2.416272 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.603965 0.000000 2.416272 v gpio_dm0[1] (out) - 2.416272 data arrival time + 3 0.115281 0.487096 0.333750 2.333750 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.487112 0.000000 2.333750 v gpio_dm2[28] (out) + 2.333750 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2799,13 +2799,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.416272 data arrival time + -2.333750 data arrival time --------------------------------------------------------------------------------------------- - 4.166272 slack (MET) + 4.083750 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2814,10 +2814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.143709 0.603949 0.416338 2.416338 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.603966 0.000000 2.416338 v gpio_dm1[1] (out) - 2.416338 data arrival time + 3 0.115281 0.487096 0.334263 2.334263 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.487120 0.000000 2.334263 v gpio_inp_dis[28] (out) + 2.334263 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2827,13 +2827,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.416338 data arrival time + -2.334263 data arrival time --------------------------------------------------------------------------------------------- - 4.166337 slack (MET) + 4.084263 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2842,10 +2842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 1.298179 0.893048 2.893048 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.298298 0.000000 2.893048 v gpio_oeb[1] (out) - 2.893048 data arrival time + 3 0.115281 0.487096 0.335313 2.335313 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.487142 0.000000 2.335313 v gpio_dm1[28] (out) + 2.335313 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2855,13 +2855,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.893048 data arrival time + -2.335313 data arrival time --------------------------------------------------------------------------------------------- - 4.643048 slack (MET) + 4.085313 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2870,10 +2870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 1.298179 0.893958 2.893958 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.298321 0.000000 2.893958 v gpio_ib_mode_sel[1] (out) - 2.893958 data arrival time + 3 0.115952 0.489704 0.336073 2.336073 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.489720 0.000000 2.336073 v gpio_dm2[27] (out) + 2.336073 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2883,13 +2883,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.893958 data arrival time + -2.336073 data arrival time --------------------------------------------------------------------------------------------- - 4.643958 slack (MET) + 4.086073 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2898,10 +2898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 1.298485 0.894631 2.894631 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.298582 0.000000 2.894631 v gpio_oeb[6] (out) - 2.894631 data arrival time + 3 0.115952 0.489704 0.336276 2.336276 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.489723 0.000000 2.336276 v gpio_inp_dis[27] (out) + 2.336276 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2911,13 +2911,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.894631 data arrival time + -2.336276 data arrival time --------------------------------------------------------------------------------------------- - 4.644630 slack (MET) + 4.086276 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2926,10 +2926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 1.298179 0.894756 2.894757 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.298343 0.000000 2.894757 v gpio_vtrip_sel[1] (out) - 2.894757 data arrival time + 3 0.115952 0.489704 0.336389 2.336389 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.489725 0.000000 2.336389 v gpio_dm1[27] (out) + 2.336389 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2939,13 +2939,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.894757 data arrival time + -2.336389 data arrival time --------------------------------------------------------------------------------------------- - 4.644757 slack (MET) + 4.086389 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2954,10 +2954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 1.298485 0.895516 2.895516 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.298602 0.000000 2.895516 v gpio_ib_mode_sel[6] (out) - 2.895516 data arrival time + 3 0.118328 0.499498 0.342917 2.342917 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.499514 0.000000 2.342917 v gpio_dm2[29] (out) + 2.342917 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2967,13 +2967,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.895516 data arrival time + -2.342917 data arrival time --------------------------------------------------------------------------------------------- - 4.645516 slack (MET) + 4.092917 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2982,10 +2982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 1.302973 0.896243 2.896243 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.303177 0.000000 2.896243 v gpio_oeb[2] (out) - 2.896243 data arrival time + 3 0.118328 0.499498 0.343133 2.343133 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.499517 0.000000 2.343133 v gpio_inp_dis[29] (out) + 2.343133 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2995,13 +2995,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.896243 data arrival time + -2.343133 data arrival time --------------------------------------------------------------------------------------------- - 4.646243 slack (MET) + 4.093133 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3010,10 +3010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 1.298485 0.896387 2.896387 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.298624 0.000000 2.896387 v gpio_vtrip_sel[6] (out) - 2.896387 data arrival time + 3 0.118328 0.499498 0.343251 2.343251 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.499519 0.000000 2.343251 v gpio_dm1[29] (out) + 2.343251 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3023,13 +3023,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.896387 data arrival time + -2.343251 data arrival time --------------------------------------------------------------------------------------------- - 4.646387 slack (MET) + 4.093251 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3038,10 +3038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 1.304019 0.897892 2.897892 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.304060 0.000000 2.897892 v gpio_oeb[10] (out) - 2.897892 data arrival time + 4 0.143709 0.603949 0.415882 2.415882 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.603960 0.000000 2.415882 v gpio_out[1] (out) + 2.415882 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3051,13 +3051,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.897892 data arrival time + -2.415882 data arrival time --------------------------------------------------------------------------------------------- - 4.647892 slack (MET) + 4.165882 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3066,10 +3066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 1.304019 0.898192 2.898192 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.304065 0.000000 2.898192 v gpio_ib_mode_sel[10] (out) - 2.898192 data arrival time + 4 0.143709 0.603949 0.415999 2.415999 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.603962 0.000000 2.415999 v gpio_dm2[1] (out) + 2.415999 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3079,13 +3079,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898192 data arrival time + -2.415999 data arrival time --------------------------------------------------------------------------------------------- - 4.648192 slack (MET) + 4.165999 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3094,10 +3094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 1.303322 0.898269 2.898269 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.303414 0.000000 2.898269 v gpio_oeb[8] (out) - 2.898269 data arrival time + 4 0.143709 0.603949 0.416272 2.416272 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.603965 0.000000 2.416272 v gpio_dm0[1] (out) + 2.416272 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3107,13 +3107,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898269 data arrival time + -2.416272 data arrival time --------------------------------------------------------------------------------------------- - 4.648269 slack (MET) + 4.166272 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3122,10 +3122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 1.302319 0.898381 2.898381 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.302415 0.000000 2.898381 v gpio_oeb[7] (out) - 2.898381 data arrival time + 4 0.143709 0.603949 0.416338 2.416338 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.603966 0.000000 2.416338 v gpio_dm1[1] (out) + 2.416338 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3135,13 +3135,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898381 data arrival time + -2.416338 data arrival time --------------------------------------------------------------------------------------------- - 4.648381 slack (MET) + 4.166337 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3150,10 +3150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 1.298485 0.898783 2.898783 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.298693 0.000000 2.898783 v gpio_holdover[6] (out) - 2.898783 data arrival time + 9 0.311175 1.292841 0.890915 2.890915 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.292927 0.000000 2.890915 v gpio_oeb[11] (out) + 2.890915 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3163,13 +3163,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898783 data arrival time + -2.890915 data arrival time --------------------------------------------------------------------------------------------- - 4.648783 slack (MET) + 4.640914 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3178,10 +3178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 1.294763 0.898801 2.898801 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.295065 0.000000 2.898801 v gpio_oeb[5] (out) - 2.898801 data arrival time + 9 0.311175 1.292841 0.891823 2.891823 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.292946 0.000000 2.891823 v gpio_ib_mode_sel[11] (out) + 2.891823 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3191,13 +3191,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898801 data arrival time + -2.891823 data arrival time --------------------------------------------------------------------------------------------- - 4.648800 slack (MET) + 4.641823 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3206,10 +3206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 1.302934 0.899116 2.899116 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.303047 0.000000 2.899116 v gpio_oeb[4] (out) - 2.899116 data arrival time + 9 0.311175 1.292841 0.892620 2.892620 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.292965 0.000000 2.892620 v gpio_vtrip_sel[11] (out) + 2.892620 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3219,13 +3219,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899116 data arrival time + -2.892620 data arrival time --------------------------------------------------------------------------------------------- - 4.649116 slack (MET) + 4.642620 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3234,10 +3234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 1.303322 0.899185 2.899184 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.303434 0.000000 2.899184 v gpio_ib_mode_sel[8] (out) - 2.899184 data arrival time + 9 0.312293 1.298179 0.893048 2.893048 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.298298 0.000000 2.893048 v gpio_oeb[1] (out) + 2.893048 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3247,13 +3247,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899184 data arrival time + -2.893048 data arrival time --------------------------------------------------------------------------------------------- - 4.649184 slack (MET) + 4.643048 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3262,10 +3262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 1.302319 0.899292 2.899292 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.302436 0.000000 2.899292 v gpio_ib_mode_sel[7] (out) - 2.899292 data arrival time + 9 0.312293 1.298179 0.893958 2.893958 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.298321 0.000000 2.893958 v gpio_ib_mode_sel[1] (out) + 2.893958 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3275,13 +3275,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899292 data arrival time + -2.893958 data arrival time --------------------------------------------------------------------------------------------- - 4.649292 slack (MET) + 4.643958 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3290,10 +3290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 1.302973 0.899443 2.899443 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.303290 0.000000 2.899443 v gpio_ib_mode_sel[2] (out) - 2.899443 data arrival time + 9 0.312506 1.298485 0.894631 2.894631 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.298582 0.000000 2.894631 v gpio_oeb[6] (out) + 2.894631 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3303,13 +3303,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899443 data arrival time + -2.894631 data arrival time --------------------------------------------------------------------------------------------- - 4.649444 slack (MET) + 4.644630 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3318,10 +3318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 1.294763 0.899711 2.899711 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.295101 0.000000 2.899711 v gpio_ib_mode_sel[5] (out) - 2.899711 data arrival time + 9 0.312293 1.298179 0.894756 2.894757 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.298343 0.000000 2.894757 v gpio_vtrip_sel[1] (out) + 2.894757 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3331,13 +3331,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899711 data arrival time + -2.894757 data arrival time --------------------------------------------------------------------------------------------- - 4.649712 slack (MET) + 4.644757 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3346,10 +3346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 1.298179 0.899866 2.899866 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.298519 0.000000 2.899866 v gpio_holdover[1] (out) - 2.899866 data arrival time + 9 0.311175 1.292841 0.895082 2.895082 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.293033 0.000000 2.895082 v gpio_holdover[11] (out) + 2.895082 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3359,13 +3359,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899866 data arrival time + -2.895082 data arrival time --------------------------------------------------------------------------------------------- - 4.649866 slack (MET) + 4.645082 slack (MET) Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3374,10 +3374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 1.298485 0.899896 2.899896 v gpio_loopback_zero[6] (in) + 9 0.312506 1.298485 0.895516 2.895516 v gpio_loopback_zero[6] (in) gpio_loopback_zero[6] (net) - 1.298730 0.000000 2.899896 v gpio_analog_sel[6] (out) - 2.899896 data arrival time + 1.298602 0.000000 2.895516 v gpio_ib_mode_sel[6] (out) + 2.895516 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3387,13 +3387,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899896 data arrival time + -2.895516 data arrival time --------------------------------------------------------------------------------------------- - 4.649896 slack (MET) + 4.645516 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3402,10 +3402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 1.303322 0.899989 2.899989 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.303453 0.000000 2.899989 v gpio_vtrip_sel[8] (out) - 2.899989 data arrival time + 9 0.311175 1.292841 0.896196 2.896196 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.293068 0.000000 2.896196 v gpio_analog_sel[11] (out) + 2.896196 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3415,13 +3415,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899989 data arrival time + -2.896196 data arrival time --------------------------------------------------------------------------------------------- - 4.649989 slack (MET) + 4.646196 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3430,10 +3430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 1.302934 0.900030 2.900031 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.303069 0.000000 2.900031 v gpio_ib_mode_sel[4] (out) - 2.900031 data arrival time + 9 0.312506 1.298485 0.896387 2.896387 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.298624 0.000000 2.896387 v gpio_vtrip_sel[6] (out) + 2.896387 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3443,13 +3443,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.900031 data arrival time + -2.896387 data arrival time --------------------------------------------------------------------------------------------- - 4.650031 slack (MET) + 4.646387 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3458,10 +3458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 1.302319 0.900092 2.900092 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.302456 0.000000 2.900092 v gpio_vtrip_sel[7] (out) - 2.900092 data arrival time + 9 0.313848 1.303365 0.897437 2.897437 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.303407 0.000000 2.897437 v gpio_oeb[10] (out) + 2.897437 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3471,13 +3471,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.900092 data arrival time + -2.897437 data arrival time --------------------------------------------------------------------------------------------- - 4.650092 slack (MET) + 4.647437 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3486,10 +3486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 1.302973 0.900241 2.900241 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.303322 0.000000 2.900241 v gpio_vtrip_sel[2] (out) - 2.900241 data arrival time + 9 0.313848 1.303365 0.897737 2.897737 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.303411 0.000000 2.897737 v gpio_ib_mode_sel[10] (out) + 2.897737 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3499,13 +3499,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.900241 data arrival time + -2.897737 data arrival time --------------------------------------------------------------------------------------------- - 4.650241 slack (MET) + 4.647737 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3514,26 +3514,26 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 1.294763 0.900511 2.900511 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.295134 0.000000 2.900511 v gpio_vtrip_sel[5] (out) - 2.900511 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) + 9 0.313716 1.303322 0.898269 2.898269 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.303414 0.000000 2.898269 v gpio_oeb[8] (out) + 2.898269 data arrival time + + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) 0.250000 0.250000 clock uncertainty 0.000000 0.250000 clock reconvergence pessimism -2.000000 -1.750000 output external delay -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.900511 data arrival time + -2.898269 data arrival time --------------------------------------------------------------------------------------------- - 4.650511 slack (MET) + 4.648269 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3542,10 +3542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 1.304019 0.901099 2.901098 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.304118 0.000000 2.901098 v gpio_vtrip_sel[10] (out) - 2.901098 data arrival time + 9 0.313535 1.302356 0.898317 2.898317 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.302443 0.000000 2.898317 v gpio_oeb[12] (out) + 2.898317 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3555,13 +3555,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901098 data arrival time + -2.898317 data arrival time --------------------------------------------------------------------------------------------- - 4.651098 slack (MET) + 4.648317 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3570,10 +3570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 1.302934 0.902426 2.902426 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.303138 0.000000 2.902426 v gpio_vtrip_sel[4] (out) - 2.902426 data arrival time + 9 0.313502 1.302319 0.898381 2.898381 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.302415 0.000000 2.898381 v gpio_oeb[7] (out) + 2.898381 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3583,13 +3583,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902426 data arrival time + -2.898381 data arrival time --------------------------------------------------------------------------------------------- - 4.652426 slack (MET) + 4.648381 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3598,10 +3598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 1.303322 0.902476 2.902476 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.303523 0.000000 2.902476 v gpio_holdover[8] (out) - 2.902476 data arrival time + 9 0.312506 1.298485 0.898783 2.898783 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.298693 0.000000 2.898783 v gpio_holdover[6] (out) + 2.898783 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3611,13 +3611,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902476 data arrival time + -2.898783 data arrival time --------------------------------------------------------------------------------------------- - 4.652476 slack (MET) + 4.648783 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3626,10 +3626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 1.298179 0.902538 2.902538 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.298637 0.000000 2.902538 v gpio_analog_sel[1] (out) - 2.902538 data arrival time + 9 0.312970 1.294763 0.898801 2.898801 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.295065 0.000000 2.898801 v gpio_oeb[5] (out) + 2.898801 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3639,13 +3639,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902538 data arrival time + -2.898801 data arrival time --------------------------------------------------------------------------------------------- - 4.652538 slack (MET) + 4.648800 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3654,10 +3654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 1.302319 0.902562 2.902562 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.302527 0.000000 2.902562 v gpio_holdover[7] (out) - 2.902562 data arrival time + 9 0.313625 1.302934 0.899116 2.899116 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.303047 0.000000 2.899116 v gpio_oeb[4] (out) + 2.899116 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3667,13 +3667,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902562 data arrival time + -2.899116 data arrival time --------------------------------------------------------------------------------------------- - 4.652563 slack (MET) + 4.649116 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3682,10 +3682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 1.302973 0.902707 2.902707 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.303432 0.000000 2.902707 v gpio_holdover[2] (out) - 2.902707 data arrival time + 9 0.313716 1.303322 0.899185 2.899184 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.303434 0.000000 2.899184 v gpio_ib_mode_sel[8] (out) + 2.899184 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3695,13 +3695,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902707 data arrival time + -2.899184 data arrival time --------------------------------------------------------------------------------------------- - 4.652707 slack (MET) + 4.649184 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3710,10 +3710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 1.294763 0.902982 2.902982 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.295248 0.000000 2.902982 v gpio_holdover[5] (out) - 2.902982 data arrival time + 9 0.313502 1.302319 0.899292 2.899292 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.302436 0.000000 2.899292 v gpio_ib_mode_sel[7] (out) + 2.899292 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3723,13 +3723,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902982 data arrival time + -2.899292 data arrival time --------------------------------------------------------------------------------------------- - 4.652982 slack (MET) + 4.649292 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3738,10 +3738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 1.302319 0.903681 2.903681 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.302564 0.000000 2.903681 v gpio_analog_sel[7] (out) - 2.903681 data arrival time + 9 0.311175 1.292841 0.899635 2.899635 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.293198 0.000000 2.899635 v gpio_analog_pol[11] (out) + 2.899635 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3751,13 +3751,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.903681 data arrival time + -2.899635 data arrival time --------------------------------------------------------------------------------------------- - 4.653681 slack (MET) + 4.649635 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3766,10 +3766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 1.302973 0.903822 2.903822 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.303486 0.000000 2.903822 v gpio_analog_sel[2] (out) - 2.903822 data arrival time + 9 0.312970 1.294763 0.899711 2.899711 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.295101 0.000000 2.899711 v gpio_ib_mode_sel[5] (out) + 2.899711 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3779,13 +3779,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.903822 data arrival time + -2.899711 data arrival time --------------------------------------------------------------------------------------------- - 4.653822 slack (MET) + 4.649712 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3794,10 +3794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 1.294763 0.904103 2.904103 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.295304 0.000000 2.904103 v gpio_analog_sel[5] (out) - 2.904103 data arrival time + 9 0.312293 1.298179 0.899866 2.899866 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.298519 0.000000 2.899866 v gpio_holdover[1] (out) + 2.899866 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3807,13 +3807,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.904103 data arrival time + -2.899866 data arrival time --------------------------------------------------------------------------------------------- - 4.654103 slack (MET) + 4.649866 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3822,10 +3822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 1.298179 0.904236 2.904237 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.298722 0.000000 2.904237 v gpio_inp_dis[1] (out) - 2.904237 data arrival time + 9 0.312506 1.298485 0.899896 2.899896 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.298730 0.000000 2.899896 v gpio_analog_sel[6] (out) + 2.899896 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3835,13 +3835,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.904237 data arrival time + -2.899896 data arrival time --------------------------------------------------------------------------------------------- - 4.654236 slack (MET) + 4.649896 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3850,10 +3850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 1.307327 0.904518 2.904518 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.307425 0.000000 2.904518 v gpio_oeb[3] (out) - 2.904518 data arrival time + 9 0.313716 1.303322 0.899989 2.899989 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.303453 0.000000 2.899989 v gpio_vtrip_sel[8] (out) + 2.899989 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3863,13 +3863,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.904518 data arrival time + -2.899989 data arrival time --------------------------------------------------------------------------------------------- - 4.654518 slack (MET) + 4.649989 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3878,10 +3878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 1.298179 0.904531 2.904531 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.298737 0.000000 2.904531 v gpio_analog_pol[1] (out) - 2.904531 data arrival time + 9 0.313625 1.302934 0.900030 2.900031 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.303069 0.000000 2.900031 v gpio_ib_mode_sel[4] (out) + 2.900031 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3891,13 +3891,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.904531 data arrival time + -2.900031 data arrival time --------------------------------------------------------------------------------------------- - 4.654531 slack (MET) + 4.650031 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3906,10 +3906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 1.303322 0.904635 2.904635 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.303596 0.000000 2.904635 v gpio_analog_sel[8] (out) - 2.904635 data arrival time + 9 0.313502 1.302319 0.900092 2.900092 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.302456 0.000000 2.900092 v gpio_vtrip_sel[7] (out) + 2.900092 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3919,13 +3919,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.904635 data arrival time + -2.900092 data arrival time --------------------------------------------------------------------------------------------- - 4.654635 slack (MET) + 4.650092 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3934,10 +3934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 1.298485 0.904692 2.904692 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.298925 0.000000 2.904692 v gpio_analog_pol[6] (out) - 2.904692 data arrival time + 9 0.315660 1.311813 0.900146 2.900146 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.311868 0.000000 2.900146 v gpio_oeb[30] (out) + 2.900146 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3947,13 +3947,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.904692 data arrival time + -2.900146 data arrival time --------------------------------------------------------------------------------------------- - 4.654692 slack (MET) + 4.650146 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3962,10 +3962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 1.307327 0.904699 2.904699 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.307428 0.000000 2.904699 v gpio_ib_mode_sel[3] (out) - 2.904699 data arrival time + 9 0.312970 1.294763 0.900511 2.900511 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.295134 0.000000 2.900511 v gpio_vtrip_sel[5] (out) + 2.900511 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3975,13 +3975,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.904699 data arrival time + -2.900511 data arrival time --------------------------------------------------------------------------------------------- - 4.654699 slack (MET) + 4.650511 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3990,10 +3990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 1.302934 0.904737 2.904737 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.303217 0.000000 2.904737 v gpio_holdover[4] (out) - 2.904737 data arrival time + 9 0.313848 1.303365 0.900643 2.900643 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.303464 0.000000 2.900643 v gpio_vtrip_sel[10] (out) + 2.900643 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4003,13 +4003,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.904737 data arrival time + -2.900643 data arrival time --------------------------------------------------------------------------------------------- - 4.654737 slack (MET) + 4.650643 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4018,10 +4018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 1.307327 0.904860 2.904860 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.307432 0.000000 2.904860 v gpio_vtrip_sel[3] (out) - 2.904860 data arrival time + 9 0.311175 1.292841 0.901003 2.901003 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.293258 0.000000 2.901003 v gpio_dm0[11] (out) + 2.901003 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4031,13 +4031,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.904860 data arrival time + -2.901003 data arrival time --------------------------------------------------------------------------------------------- - 4.654860 slack (MET) + 4.651002 slack (MET) Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4046,10 +4046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 1.311922 0.904876 2.904876 v gpio_loopback_zero[12] (in) + 9 0.313535 1.302356 0.901086 2.901086 v gpio_loopback_zero[12] (in) gpio_loopback_zero[12] (net) - 1.312009 0.000000 2.904876 v gpio_oeb[12] (out) - 2.904876 data arrival time + 1.302508 0.000000 2.901086 v gpio_ib_mode_sel[12] (out) + 2.901086 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4059,13 +4059,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.904876 data arrival time + -2.901086 data arrival time --------------------------------------------------------------------------------------------- - 4.654876 slack (MET) + 4.651086 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4074,10 +4074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 1.304019 0.904918 2.904918 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.304219 0.000000 2.904918 v gpio_holdover[10] (out) - 2.904918 data arrival time + 9 0.311175 1.292841 0.901229 2.901229 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.293268 0.000000 2.901229 v gpio_analog_en[11] (out) + 2.901229 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4087,13 +4087,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.904918 data arrival time + -2.901229 data arrival time --------------------------------------------------------------------------------------------- - 4.654917 slack (MET) + 4.651229 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4102,10 +4102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 1.306030 0.904917 2.904917 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.306047 0.000000 2.904917 v gpio_oeb[9] (out) - 2.904917 data arrival time + 9 0.311175 1.292841 0.901748 2.901748 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.293293 0.000000 2.901748 v gpio_slow_sel[11] (out) + 2.901748 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4115,13 +4115,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.904917 data arrival time + -2.901748 data arrival time --------------------------------------------------------------------------------------------- - 4.654917 slack (MET) + 4.651749 slack (MET) Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4130,10 +4130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 1.302934 0.904954 2.904954 v gpio_loopback_zero[4] (in) + 9 0.313625 1.302934 0.902426 2.902426 v gpio_loopback_zero[4] (in) gpio_loopback_zero[4] (net) - 1.303225 0.000000 2.904954 v gpio_analog_sel[4] (out) - 2.904954 data arrival time + 1.303138 0.000000 2.902426 v gpio_vtrip_sel[4] (out) + 2.902426 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4143,13 +4143,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.904954 data arrival time + -2.902426 data arrival time --------------------------------------------------------------------------------------------- - 4.654954 slack (MET) + 4.652426 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4158,10 +4158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 1.298485 0.905029 2.905029 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.298941 0.000000 2.905029 v gpio_dm0[6] (out) - 2.905029 data arrival time + 9 0.313716 1.303322 0.902476 2.902476 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.303523 0.000000 2.902476 v gpio_holdover[8] (out) + 2.902476 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4171,13 +4171,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.905029 data arrival time + -2.902476 data arrival time --------------------------------------------------------------------------------------------- - 4.655029 slack (MET) + 4.652476 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4186,10 +4186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 1.306030 0.905090 2.905090 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.306048 0.000000 2.905090 v gpio_ib_mode_sel[9] (out) - 2.905090 data arrival time + 9 0.312293 1.298179 0.902538 2.902538 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.298637 0.000000 2.902538 v gpio_analog_sel[1] (out) + 2.902538 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4199,13 +4199,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.905090 data arrival time + -2.902538 data arrival time --------------------------------------------------------------------------------------------- - 4.655090 slack (MET) + 4.652538 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4214,10 +4214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 1.306030 0.905242 2.905242 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.306050 0.000000 2.905242 v gpio_vtrip_sel[9] (out) - 2.905242 data arrival time + 9 0.313502 1.302319 0.902562 2.902562 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.302527 0.000000 2.902562 v gpio_holdover[7] (out) + 2.902562 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4227,13 +4227,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.905242 data arrival time + -2.902562 data arrival time --------------------------------------------------------------------------------------------- - 4.655242 slack (MET) + 4.652563 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4242,10 +4242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 1.298179 0.905251 2.905251 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.298776 0.000000 2.905251 v gpio_analog_en[1] (out) - 2.905251 data arrival time + 9 0.312970 1.294763 0.902982 2.902982 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.295248 0.000000 2.902982 v gpio_holdover[5] (out) + 2.902982 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4255,13 +4255,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.905251 data arrival time + -2.902982 data arrival time --------------------------------------------------------------------------------------------- - 4.655251 slack (MET) + 4.652982 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4270,10 +4270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 1.298485 0.905255 2.905256 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.298952 0.000000 2.905256 v gpio_analog_en[6] (out) - 2.905256 data arrival time + 9 0.313535 1.302356 0.903362 2.903362 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.302577 0.000000 2.903362 v gpio_vtrip_sel[12] (out) + 2.903362 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4283,13 +4283,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.905256 data arrival time + -2.903362 data arrival time --------------------------------------------------------------------------------------------- - 4.655255 slack (MET) + 4.653361 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4298,10 +4298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 1.307327 0.905301 2.905301 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.307442 0.000000 2.905301 v gpio_holdover[3] (out) - 2.905301 data arrival time + 9 0.315660 1.311813 0.903403 2.903403 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.311933 0.000000 2.903403 v gpio_ib_mode_sel[30] (out) + 2.903403 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4311,13 +4311,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.905301 data arrival time + -2.903403 data arrival time --------------------------------------------------------------------------------------------- - 4.655301 slack (MET) + 4.653403 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4326,10 +4326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 1.302934 0.905330 2.905330 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.303240 0.000000 2.905330 v gpio_analog_pol[4] (out) - 2.905330 data arrival time + 9 0.313502 1.302319 0.903681 2.903681 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.302564 0.000000 2.903681 v gpio_analog_sel[7] (out) + 2.903681 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4339,13 +4339,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.905330 data arrival time + -2.903681 data arrival time --------------------------------------------------------------------------------------------- - 4.655330 slack (MET) + 4.653681 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4354,10 +4354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 1.302934 0.905397 2.905397 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.303242 0.000000 2.905397 v gpio_dm0[4] (out) - 2.905397 data arrival time + 9 0.313535 1.302356 0.903826 2.903826 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.302592 0.000000 2.903826 v gpio_holdover[12] (out) + 2.903826 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4367,13 +4367,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.905397 data arrival time + -2.903826 data arrival time --------------------------------------------------------------------------------------------- - 4.655396 slack (MET) + 4.653826 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4382,10 +4382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 1.302934 0.905443 2.905443 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.303244 0.000000 2.905443 v gpio_analog_en[4] (out) - 2.905443 data arrival time + 9 0.313535 1.302356 0.904025 2.904025 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.302599 0.000000 2.904025 v gpio_analog_sel[12] (out) + 2.904025 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4395,13 +4395,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.905443 data arrival time + -2.904025 data arrival time --------------------------------------------------------------------------------------------- - 4.655443 slack (MET) + 4.654025 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4410,10 +4410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 1.302934 0.905545 2.905545 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.303248 0.000000 2.905545 v gpio_slow_sel[4] (out) - 2.905545 data arrival time + 9 0.312970 1.294763 0.904103 2.904103 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.295304 0.000000 2.904103 v gpio_analog_sel[5] (out) + 2.904103 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4423,13 +4423,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.905545 data arrival time + -2.904103 data arrival time --------------------------------------------------------------------------------------------- - 4.655545 slack (MET) + 4.654103 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4438,10 +4438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 1.306030 0.905698 2.905698 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.306054 0.000000 2.905698 v gpio_holdover[9] (out) - 2.905698 data arrival time + 9 0.315660 1.311813 0.904201 2.904202 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.311953 0.000000 2.904202 v gpio_vtrip_sel[30] (out) + 2.904202 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4451,13 +4451,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.905698 data arrival time + -2.904202 data arrival time --------------------------------------------------------------------------------------------- - 4.655697 slack (MET) + 4.654202 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4466,10 +4466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 1.302319 0.905764 2.905764 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.302642 0.000000 2.905764 v gpio_analog_pol[7] (out) - 2.905764 data arrival time + 9 0.312293 1.298179 0.904236 2.904237 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.298722 0.000000 2.904237 v gpio_inp_dis[1] (out) + 2.904237 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4479,13 +4479,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.905764 data arrival time + -2.904237 data arrival time --------------------------------------------------------------------------------------------- - 4.655764 slack (MET) + 4.654236 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4494,10 +4494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 1.298485 0.905775 2.905775 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.298977 0.000000 2.905775 v gpio_slow_sel[6] (out) - 2.905775 data arrival time + 9 0.313535 1.302356 0.904418 2.904418 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.302613 0.000000 2.904418 v gpio_analog_pol[12] (out) + 2.904418 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4507,13 +4507,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.905775 data arrival time + -2.904418 data arrival time --------------------------------------------------------------------------------------------- - 4.655775 slack (MET) + 4.654418 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4522,10 +4522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 1.306030 0.905938 2.905938 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.306057 0.000000 2.905938 v gpio_analog_sel[9] (out) - 2.905938 data arrival time + 9 0.313848 1.303365 0.904462 2.904462 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.303566 0.000000 2.904462 v gpio_holdover[10] (out) + 2.904462 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4535,13 +4535,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.905938 data arrival time + -2.904462 data arrival time --------------------------------------------------------------------------------------------- - 4.655938 slack (MET) + 4.654462 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4550,10 +4550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 1.302319 0.906105 2.906106 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.302655 0.000000 2.906106 v gpio_dm0[7] (out) - 2.906106 data arrival time + 9 0.313535 1.302356 0.904473 2.904473 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.302614 0.000000 2.904473 v gpio_dm0[12] (out) + 2.904473 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4563,13 +4563,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.906106 data arrival time + -2.904473 data arrival time --------------------------------------------------------------------------------------------- - 4.656106 slack (MET) + 4.654473 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4578,10 +4578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 1.302319 0.906336 2.906336 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.302665 0.000000 2.906336 v gpio_analog_en[7] (out) - 2.906336 data arrival time + 9 0.314889 1.307327 0.904518 2.904518 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.307425 0.000000 2.904518 v gpio_oeb[3] (out) + 2.904518 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4591,13 +4591,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.906336 data arrival time + -2.904518 data arrival time --------------------------------------------------------------------------------------------- - 4.656336 slack (MET) + 4.654518 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4606,10 +4606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 1.306030 0.906352 2.906352 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.306062 0.000000 2.906352 v gpio_analog_pol[9] (out) - 2.906352 data arrival time + 9 0.312293 1.298179 0.904531 2.904531 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.298737 0.000000 2.904531 v gpio_analog_pol[1] (out) + 2.904531 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4619,13 +4619,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.906352 data arrival time + -2.904531 data arrival time --------------------------------------------------------------------------------------------- - 4.656353 slack (MET) + 4.654531 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4634,10 +4634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 1.306030 0.906426 2.906426 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.306063 0.000000 2.906426 v gpio_dm0[9] (out) - 2.906426 data arrival time + 9 0.313716 1.303322 0.904635 2.904635 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.303596 0.000000 2.904635 v gpio_analog_sel[8] (out) + 2.904635 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4647,13 +4647,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.906426 data arrival time + -2.904635 data arrival time --------------------------------------------------------------------------------------------- - 4.656426 slack (MET) + 4.654635 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4662,10 +4662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 1.298179 0.906433 2.906433 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.298842 0.000000 2.906433 v gpio_slow_sel[1] (out) - 2.906433 data arrival time + 9 0.313535 1.302356 0.904631 2.904632 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.302620 0.000000 2.904632 v gpio_slow_sel[12] (out) + 2.904632 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4675,13 +4675,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.906433 data arrival time + -2.904632 data arrival time --------------------------------------------------------------------------------------------- - 4.656433 slack (MET) + 4.654632 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4690,10 +4690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 1.306030 0.906477 2.906477 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.306064 0.000000 2.906477 v gpio_analog_en[9] (out) - 2.906477 data arrival time + 9 0.312506 1.298485 0.904692 2.904692 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.298925 0.000000 2.904692 v gpio_analog_pol[6] (out) + 2.904692 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4703,13 +4703,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.906477 data arrival time + -2.904692 data arrival time --------------------------------------------------------------------------------------------- - 4.656476 slack (MET) + 4.654692 slack (MET) Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4718,10 +4718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 1.307327 0.906615 2.906615 v gpio_loopback_zero[3] (in) + 9 0.314889 1.307327 0.904699 2.904699 v gpio_loopback_zero[3] (in) gpio_loopback_zero[3] (net) - 1.307475 0.000000 2.906615 v gpio_analog_sel[3] (out) - 2.906615 data arrival time + 1.307428 0.000000 2.904699 v gpio_ib_mode_sel[3] (out) + 2.904699 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4731,13 +4731,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.906615 data arrival time + -2.904699 data arrival time --------------------------------------------------------------------------------------------- - 4.656616 slack (MET) + 4.654699 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4746,10 +4746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 1.302973 0.906669 2.906668 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.303640 0.000000 2.906668 v gpio_analog_pol[2] (out) - 2.906668 data arrival time + 9 0.313625 1.302934 0.904737 2.904737 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.303217 0.000000 2.904737 v gpio_holdover[4] (out) + 2.904737 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4759,13 +4759,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.906668 data arrival time + -2.904737 data arrival time --------------------------------------------------------------------------------------------- - 4.656669 slack (MET) + 4.654737 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4774,10 +4774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 1.304019 0.906773 2.906773 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.304281 0.000000 2.906773 v gpio_analog_sel[10] (out) - 2.906773 data arrival time + 9 0.314889 1.307327 0.904860 2.904860 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.307432 0.000000 2.904860 v gpio_vtrip_sel[3] (out) + 2.904860 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4787,13 +4787,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.906773 data arrival time + -2.904860 data arrival time --------------------------------------------------------------------------------------------- - 4.656773 slack (MET) + 4.654860 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4802,10 +4802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 1.294763 0.906866 2.906866 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.295457 0.000000 2.906866 v gpio_analog_pol[5] (out) - 2.906866 data arrival time + 9 0.315042 1.306017 0.904916 2.904916 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.306034 0.000000 2.904916 v gpio_oeb[9] (out) + 2.904916 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4815,13 +4815,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.906866 data arrival time + -2.904916 data arrival time --------------------------------------------------------------------------------------------- - 4.656866 slack (MET) + 4.654916 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4830,10 +4830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 1.302319 0.907046 2.907046 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.302695 0.000000 2.907046 v gpio_slow_sel[7] (out) - 2.907046 data arrival time + 9 0.313625 1.302934 0.904954 2.904954 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.303225 0.000000 2.904954 v gpio_analog_sel[4] (out) + 2.904954 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4843,13 +4843,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.907046 data arrival time + -2.904954 data arrival time --------------------------------------------------------------------------------------------- - 4.657046 slack (MET) + 4.654954 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4858,10 +4858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 1.306030 0.907127 2.907127 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.306072 0.000000 2.907127 v gpio_slow_sel[9] (out) - 2.907127 data arrival time + 9 0.312506 1.298485 0.905029 2.905029 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.298941 0.000000 2.905029 v gpio_dm0[6] (out) + 2.905029 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4871,13 +4871,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.907127 data arrival time + -2.905029 data arrival time --------------------------------------------------------------------------------------------- - 4.657126 slack (MET) + 4.655029 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4886,10 +4886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 1.304019 0.907171 2.907171 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.304295 0.000000 2.907171 v gpio_analog_pol[10] (out) - 2.907171 data arrival time + 9 0.313535 1.302356 0.905047 2.905046 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.302635 0.000000 2.905046 v gpio_analog_en[12] (out) + 2.905046 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4899,13 +4899,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.907171 data arrival time + -2.905046 data arrival time --------------------------------------------------------------------------------------------- - 4.657171 slack (MET) + 4.655046 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4914,10 +4914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 1.303322 0.907187 2.907187 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.303698 0.000000 2.907187 v gpio_analog_pol[8] (out) - 2.907187 data arrival time + 9 0.315042 1.306017 0.905089 2.905089 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.306035 0.000000 2.905089 v gpio_ib_mode_sel[9] (out) + 2.905089 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4927,13 +4927,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.907187 data arrival time + -2.905089 data arrival time --------------------------------------------------------------------------------------------- - 4.657187 slack (MET) + 4.655089 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4942,10 +4942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 1.304019 0.907235 2.907235 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.304298 0.000000 2.907235 v gpio_dm0[10] (out) - 2.907235 data arrival time + 9 0.315042 1.306017 0.905242 2.905242 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.306037 0.000000 2.905242 v gpio_vtrip_sel[9] (out) + 2.905242 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4955,13 +4955,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.907235 data arrival time + -2.905242 data arrival time --------------------------------------------------------------------------------------------- - 4.657235 slack (MET) + 4.655241 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4970,10 +4970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 1.303322 0.907258 2.907258 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.303701 0.000000 2.907258 v gpio_dm0[8] (out) - 2.907258 data arrival time + 9 0.312293 1.298179 0.905251 2.905251 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.298776 0.000000 2.905251 v gpio_analog_en[1] (out) + 2.905251 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4983,13 +4983,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.907258 data arrival time + -2.905251 data arrival time --------------------------------------------------------------------------------------------- - 4.657258 slack (MET) + 4.655251 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4998,10 +4998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 1.304019 0.907552 2.907552 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.304310 0.000000 2.907552 v gpio_analog_en[10] (out) - 2.907552 data arrival time + 9 0.312506 1.298485 0.905255 2.905256 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.298952 0.000000 2.905256 v gpio_analog_en[6] (out) + 2.905256 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5011,13 +5011,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.907552 data arrival time + -2.905256 data arrival time --------------------------------------------------------------------------------------------- - 4.657552 slack (MET) + 4.655255 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5026,10 +5026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 1.311922 0.907670 2.907670 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.312075 0.000000 2.907670 v gpio_ib_mode_sel[12] (out) - 2.907670 data arrival time + 9 0.314889 1.307327 0.905301 2.905301 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.307442 0.000000 2.905301 v gpio_holdover[3] (out) + 2.905301 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5039,13 +5039,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.907670 data arrival time + -2.905301 data arrival time --------------------------------------------------------------------------------------------- - 4.657670 slack (MET) + 4.655301 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5054,10 +5054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 1.303322 0.908112 2.908112 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.303739 0.000000 2.908112 v gpio_analog_en[8] (out) - 2.908112 data arrival time + 9 0.313625 1.302934 0.905330 2.905330 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.303240 0.000000 2.905330 v gpio_analog_pol[4] (out) + 2.905330 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5067,13 +5067,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.908112 data arrival time + -2.905330 data arrival time --------------------------------------------------------------------------------------------- - 4.658112 slack (MET) + 4.655330 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5082,10 +5082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 1.310558 0.908144 2.908144 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.310575 0.000000 2.908144 v gpio_oeb[11] (out) - 2.908144 data arrival time + 9 0.313625 1.302934 0.905397 2.905397 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.303242 0.000000 2.905397 v gpio_dm0[4] (out) + 2.905397 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5095,13 +5095,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.908144 data arrival time + -2.905397 data arrival time --------------------------------------------------------------------------------------------- - 4.658144 slack (MET) + 4.655396 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5110,10 +5110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 1.303322 0.908228 2.908227 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.303744 0.000000 2.908227 v gpio_slow_sel[8] (out) - 2.908227 data arrival time + 9 0.313625 1.302934 0.905443 2.905443 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.303244 0.000000 2.905443 v gpio_analog_en[4] (out) + 2.905443 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5123,13 +5123,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.908227 data arrival time + -2.905443 data arrival time --------------------------------------------------------------------------------------------- - 4.658228 slack (MET) + 4.655443 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5138,10 +5138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 1.310558 0.908319 2.908319 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.310576 0.000000 2.908319 v gpio_ib_mode_sel[11] (out) - 2.908319 data arrival time + 9 0.313625 1.302934 0.905545 2.905545 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.303248 0.000000 2.905545 v gpio_slow_sel[4] (out) + 2.905545 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5151,13 +5151,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.908319 data arrival time + -2.905545 data arrival time --------------------------------------------------------------------------------------------- - 4.658319 slack (MET) + 4.655545 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5166,10 +5166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 1.302973 0.908342 2.908342 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.303740 0.000000 2.908342 v gpio_dm0[2] (out) - 2.908342 data arrival time + 9 0.315042 1.306017 0.905697 2.905697 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.306041 0.000000 2.905697 v gpio_holdover[9] (out) + 2.905697 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5179,13 +5179,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.908342 data arrival time + -2.905697 data arrival time --------------------------------------------------------------------------------------------- - 4.658342 slack (MET) + 4.655697 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5194,10 +5194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 1.307327 0.908390 2.908390 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.307526 0.000000 2.908390 v gpio_analog_pol[3] (out) - 2.908390 data arrival time + 9 0.313502 1.302319 0.905764 2.905764 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.302642 0.000000 2.905764 v gpio_analog_pol[7] (out) + 2.905764 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5207,13 +5207,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.908390 data arrival time + -2.905764 data arrival time --------------------------------------------------------------------------------------------- - 4.658390 slack (MET) + 4.655764 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5222,10 +5222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 1.307327 0.908454 2.908453 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.307528 0.000000 2.908453 v gpio_dm0[3] (out) - 2.908453 data arrival time + 9 0.312506 1.298485 0.905775 2.905775 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.298977 0.000000 2.905775 v gpio_slow_sel[6] (out) + 2.905775 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5235,14 +5235,14 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.908453 data arrival time + -2.905775 data arrival time --------------------------------------------------------------------------------------------- - 4.658453 slack (MET) + 4.655775 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ Path Type: min Fanout Cap Slew Delay Time Description @@ -5250,10 +5250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 1.310558 0.908472 2.908472 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.310578 0.000000 2.908472 v gpio_vtrip_sel[11] (out) - 2.908472 data arrival time + 9 0.315042 1.306017 0.905938 2.905938 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.306044 0.000000 2.905938 v gpio_analog_sel[9] (out) + 2.905938 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5263,13 +5263,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.908472 data arrival time + -2.905938 data arrival time --------------------------------------------------------------------------------------------- - 4.658472 slack (MET) + 4.655938 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5278,10 +5278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 1.307327 0.908498 2.908498 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.307530 0.000000 2.908498 v gpio_analog_en[3] (out) - 2.908498 data arrival time + 9 0.313502 1.302319 0.906105 2.906106 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.302655 0.000000 2.906106 v gpio_dm0[7] (out) + 2.906106 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5291,13 +5291,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.908498 data arrival time + -2.906106 data arrival time --------------------------------------------------------------------------------------------- - 4.658498 slack (MET) + 4.656106 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5306,10 +5306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 1.294763 0.908562 2.908562 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.295561 0.000000 2.908562 v gpio_dm0[5] (out) - 2.908562 data arrival time + 9 0.313848 1.303365 0.906317 2.906317 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.303628 0.000000 2.906317 v gpio_analog_sel[10] (out) + 2.906317 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5319,13 +5319,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.908562 data arrival time + -2.906317 data arrival time --------------------------------------------------------------------------------------------- - 4.658563 slack (MET) + 4.656317 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5334,10 +5334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 1.304019 0.908589 2.908589 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.304350 0.000000 2.908589 v gpio_slow_sel[10] (out) - 2.908589 data arrival time + 9 0.313502 1.302319 0.906336 2.906336 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.302665 0.000000 2.906336 v gpio_analog_en[7] (out) + 2.906336 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5347,13 +5347,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.908589 data arrival time + -2.906336 data arrival time --------------------------------------------------------------------------------------------- - 4.658589 slack (MET) + 4.656336 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5362,10 +5362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 1.307327 0.908602 2.908602 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.307533 0.000000 2.908602 v gpio_slow_sel[3] (out) - 2.908602 data arrival time + 9 0.315042 1.306017 0.906352 2.906352 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.306049 0.000000 2.906352 v gpio_analog_pol[9] (out) + 2.906352 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5375,13 +5375,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.908602 data arrival time + -2.906352 data arrival time --------------------------------------------------------------------------------------------- - 4.658602 slack (MET) + 4.656352 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5390,10 +5390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 1.294763 0.908652 2.908653 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.295566 0.000000 2.908653 v gpio_analog_en[5] (out) - 2.908653 data arrival time + 9 0.315042 1.306017 0.906426 2.906426 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.306050 0.000000 2.906426 v gpio_dm0[9] (out) + 2.906426 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5403,13 +5403,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.908653 data arrival time + -2.906426 data arrival time --------------------------------------------------------------------------------------------- - 4.658652 slack (MET) + 4.656425 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5418,10 +5418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 1.310558 0.908932 2.908932 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.310582 0.000000 2.908932 v gpio_holdover[11] (out) - 2.908932 data arrival time + 9 0.312293 1.298179 0.906433 2.906433 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.298842 0.000000 2.906433 v gpio_slow_sel[1] (out) + 2.906433 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5431,13 +5431,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.908932 data arrival time + -2.906433 data arrival time --------------------------------------------------------------------------------------------- - 4.658932 slack (MET) + 4.656433 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5446,10 +5446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 1.310558 0.909142 2.909142 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.310585 0.000000 2.909142 v gpio_analog_sel[11] (out) - 2.909142 data arrival time + 9 0.315042 1.306017 0.906476 2.906476 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.306051 0.000000 2.906476 v gpio_analog_en[9] (out) + 2.906476 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5459,13 +5459,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.909142 data arrival time + -2.906476 data arrival time --------------------------------------------------------------------------------------------- - 4.659142 slack (MET) + 4.656476 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5474,10 +5474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 1.294763 0.909221 2.909220 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.295603 0.000000 2.909220 v gpio_slow_sel[5] (out) - 2.909220 data arrival time + 9 0.316579 1.315537 0.906600 2.906600 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.315667 0.000000 2.906600 v gpio_ib_mode_sel[24] (out) + 2.906600 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5487,13 +5487,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.909220 data arrival time + -2.906600 data arrival time --------------------------------------------------------------------------------------------- - 4.659221 slack (MET) + 4.656600 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5502,10 +5502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 1.302973 0.909241 2.909241 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.303796 0.000000 2.909241 v gpio_analog_en[2] (out) - 2.909241 data arrival time + 9 0.314889 1.307327 0.906615 2.906615 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.307475 0.000000 2.906615 v gpio_analog_sel[3] (out) + 2.906615 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5515,13 +5515,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.909241 data arrival time + -2.906615 data arrival time --------------------------------------------------------------------------------------------- - 4.659241 slack (MET) + 4.656616 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5530,10 +5530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 1.310558 0.909529 2.909529 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.310589 0.000000 2.909529 v gpio_analog_pol[11] (out) - 2.909529 data arrival time + 9 0.316579 1.315537 0.906690 2.906690 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.315670 0.000000 2.906690 v gpio_oeb[24] (out) + 2.906690 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5543,13 +5543,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.909529 data arrival time + -2.906690 data arrival time --------------------------------------------------------------------------------------------- - 4.659529 slack (MET) + 4.656689 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5558,10 +5558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 1.310558 0.909594 2.909594 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.310590 0.000000 2.909594 v gpio_dm0[11] (out) - 2.909594 data arrival time + 9 0.315952 1.313778 0.906687 2.906687 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.314058 0.000000 2.906687 v gpio_oeb[34] (out) + 2.906687 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5571,13 +5571,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.909594 data arrival time + -2.906687 data arrival time --------------------------------------------------------------------------------------------- - 4.659594 slack (MET) + 4.656688 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5586,10 +5586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 1.310558 0.909638 2.909638 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.310591 0.000000 2.909638 v gpio_analog_en[11] (out) - 2.909638 data arrival time + 9 0.313848 1.303365 0.906715 2.906715 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.303642 0.000000 2.906715 v gpio_analog_pol[10] (out) + 2.906715 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5599,13 +5599,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.909638 data arrival time + -2.906715 data arrival time --------------------------------------------------------------------------------------------- - 4.659638 slack (MET) + 4.656715 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5614,10 +5614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 1.310558 0.909754 2.909754 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.310592 0.000000 2.909754 v gpio_slow_sel[11] (out) - 2.909754 data arrival time + 9 0.316579 1.315537 0.906750 2.906750 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.315671 0.000000 2.906750 v gpio_vtrip_sel[24] (out) + 2.906750 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5627,13 +5627,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.909754 data arrival time + -2.906750 data arrival time --------------------------------------------------------------------------------------------- - 4.659754 slack (MET) + 4.656750 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5642,10 +5642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 1.302973 0.909759 2.909759 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.303830 0.000000 2.909759 v gpio_slow_sel[2] (out) - 2.909759 data arrival time + 9 0.313848 1.303365 0.906780 2.906780 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.303644 0.000000 2.906780 v gpio_dm0[10] (out) + 2.906780 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5655,13 +5655,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.909759 data arrival time + -2.906780 data arrival time --------------------------------------------------------------------------------------------- - 4.659759 slack (MET) + 4.656780 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5670,10 +5670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 1.311922 0.909965 2.909965 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.312144 0.000000 2.909965 v gpio_vtrip_sel[12] (out) - 2.909965 data arrival time + 9 0.312970 1.294763 0.906866 2.906866 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.295457 0.000000 2.906866 v gpio_analog_pol[5] (out) + 2.906866 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5683,13 +5683,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.909965 data arrival time + -2.906866 data arrival time --------------------------------------------------------------------------------------------- - 4.659965 slack (MET) + 4.656866 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5698,10 +5698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 1.311922 0.910435 2.910435 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.312160 0.000000 2.910435 v gpio_holdover[12] (out) - 2.910435 data arrival time + 9 0.315761 1.309103 0.906975 2.906975 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.309123 0.000000 2.906975 v gpio_oeb[2] (out) + 2.906975 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5711,13 +5711,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.910435 data arrival time + -2.906975 data arrival time --------------------------------------------------------------------------------------------- - 4.660435 slack (MET) + 4.656975 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5726,10 +5726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 1.311922 0.910636 2.910636 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.312167 0.000000 2.910636 v gpio_analog_sel[12] (out) - 2.910636 data arrival time + 9 0.313502 1.302319 0.907046 2.907046 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.302695 0.000000 2.907046 v gpio_slow_sel[7] (out) + 2.907046 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5739,13 +5739,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.910636 data arrival time + -2.907046 data arrival time --------------------------------------------------------------------------------------------- - 4.660636 slack (MET) + 4.657046 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5754,10 +5754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 1.311922 0.911035 2.911035 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.312181 0.000000 2.911035 v gpio_analog_pol[12] (out) - 2.911035 data arrival time + 9 0.313848 1.303365 0.907096 2.907096 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.303656 0.000000 2.907096 v gpio_analog_en[10] (out) + 2.907096 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5767,13 +5767,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.911035 data arrival time + -2.907096 data arrival time --------------------------------------------------------------------------------------------- - 4.661035 slack (MET) + 4.657096 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5782,10 +5782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 1.311922 0.911091 2.911091 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.312183 0.000000 2.911091 v gpio_dm0[12] (out) - 2.911091 data arrival time + 9 0.315042 1.306017 0.907126 2.907126 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.306059 0.000000 2.907126 v gpio_slow_sel[9] (out) + 2.907126 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5795,13 +5795,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.911091 data arrival time + -2.907126 data arrival time --------------------------------------------------------------------------------------------- - 4.661091 slack (MET) + 4.657126 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5810,10 +5810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 1.311922 0.911261 2.911261 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.312189 0.000000 2.911261 v gpio_slow_sel[12] (out) - 2.911261 data arrival time + 9 0.315761 1.309103 0.907148 2.907148 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.309125 0.000000 2.907148 v gpio_ib_mode_sel[2] (out) + 2.907148 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5823,13 +5823,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.911261 data arrival time + -2.907148 data arrival time --------------------------------------------------------------------------------------------- - 4.661261 slack (MET) + 4.657148 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5838,10 +5838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 1.311922 0.911665 2.911665 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.312203 0.000000 2.911665 v gpio_analog_en[12] (out) - 2.911665 data arrival time + 9 0.313716 1.303322 0.907187 2.907187 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.303698 0.000000 2.907187 v gpio_analog_pol[8] (out) + 2.907187 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5851,13 +5851,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.911665 data arrival time + -2.907187 data arrival time --------------------------------------------------------------------------------------------- - 4.661665 slack (MET) + 4.657187 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5866,10 +5866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 1.572070 1.078941 3.078941 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.572257 0.000000 3.078941 v gpio_ib_mode_sel[13] (out) - 3.078941 data arrival time + 9 0.313716 1.303322 0.907258 2.907258 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.303701 0.000000 2.907258 v gpio_dm0[8] (out) + 2.907258 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5879,13 +5879,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.078941 data arrival time + -2.907258 data arrival time --------------------------------------------------------------------------------------------- - 4.828941 slack (MET) + 4.657258 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5894,10 +5894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 1.572070 1.079239 3.079239 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.572265 0.000000 3.079239 v gpio_vtrip_sel[13] (out) - 3.079239 data arrival time + 9 0.315761 1.309103 0.907301 2.907301 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.309126 0.000000 2.907301 v gpio_vtrip_sel[2] (out) + 2.907301 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5907,13 +5907,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.079239 data arrival time + -2.907301 data arrival time --------------------------------------------------------------------------------------------- - 4.829239 slack (MET) + 4.657300 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5922,10 +5922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 1.573184 1.080396 3.080396 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.573240 0.000000 3.080396 v gpio_ib_mode_sel[14] (out) - 3.080396 data arrival time + 9 0.315761 1.309103 0.907756 2.907756 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.309131 0.000000 2.907756 v gpio_holdover[2] (out) + 2.907756 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5935,13 +5935,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.080396 data arrival time + -2.907756 data arrival time --------------------------------------------------------------------------------------------- - 4.830396 slack (MET) + 4.657756 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5950,10 +5950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 1.573820 1.082052 3.082052 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.573899 0.000000 3.082052 v gpio_ib_mode_sel[16] (out) - 3.082052 data arrival time + 9 0.315761 1.309103 0.907963 2.907963 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.309134 0.000000 2.907963 v gpio_analog_sel[2] (out) + 2.907963 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5963,13 +5963,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.082052 data arrival time + -2.907963 data arrival time --------------------------------------------------------------------------------------------- - 4.832052 slack (MET) + 4.657963 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5978,10 +5978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 1.574382 1.082146 3.082146 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.574453 0.000000 3.082146 v gpio_ib_mode_sel[17] (out) - 3.082146 data arrival time + 9 0.315660 1.311813 0.907991 2.907991 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.312068 0.000000 2.907991 v gpio_holdover[30] (out) + 2.907991 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5991,13 +5991,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.082146 data arrival time + -2.907991 data arrival time --------------------------------------------------------------------------------------------- - 4.832146 slack (MET) + 4.657991 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6006,10 +6006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 1.573820 1.083133 3.083133 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.573920 0.000000 3.083133 v gpio_vtrip_sel[16] (out) - 3.083133 data arrival time + 9 0.313716 1.303322 0.908112 2.908112 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.303739 0.000000 2.908112 v gpio_analog_en[8] (out) + 2.908112 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6019,13 +6019,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083133 data arrival time + -2.908112 data arrival time --------------------------------------------------------------------------------------------- - 4.833133 slack (MET) + 4.658112 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6034,10 +6034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 1.574382 1.083225 3.083225 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.574473 0.000000 3.083225 v gpio_vtrip_sel[17] (out) - 3.083225 data arrival time + 9 0.313848 1.303365 0.908134 2.908134 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.303697 0.000000 2.908134 v gpio_slow_sel[10] (out) + 2.908134 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6047,13 +6047,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083225 data arrival time + -2.908134 data arrival time --------------------------------------------------------------------------------------------- - 4.833226 slack (MET) + 4.658134 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6062,10 +6062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 1.579332 1.083632 3.083632 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.579412 0.000000 3.083632 v gpio_vtrip_sel[28] (out) - 3.083632 data arrival time + 9 0.313716 1.303322 0.908228 2.908227 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.303744 0.000000 2.908227 v gpio_slow_sel[8] (out) + 2.908227 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6075,13 +6075,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083632 data arrival time + -2.908227 data arrival time --------------------------------------------------------------------------------------------- - 4.833632 slack (MET) + 4.658228 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6090,10 +6090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 1.578382 1.084158 3.084158 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.578462 0.000000 3.084158 v gpio_ib_mode_sel[33] (out) - 3.084158 data arrival time + 9 0.314889 1.307327 0.908390 2.908390 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.307526 0.000000 2.908390 v gpio_analog_pol[3] (out) + 2.908390 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6103,13 +6103,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084158 data arrival time + -2.908390 data arrival time --------------------------------------------------------------------------------------------- - 4.834158 slack (MET) + 4.658390 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6118,10 +6118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 1.573184 1.084485 3.084485 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.573317 0.000000 3.084485 v gpio_vtrip_sel[14] (out) - 3.084485 data arrival time + 9 0.314889 1.307327 0.908454 2.908453 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.307528 0.000000 2.908453 v gpio_dm0[3] (out) + 2.908453 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6131,13 +6131,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084485 data arrival time + -2.908453 data arrival time --------------------------------------------------------------------------------------------- - 4.834485 slack (MET) + 4.658453 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6146,10 +6146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 1.572070 1.084647 3.084647 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.572446 0.000000 3.084647 v gpio_out[13] (out) - 3.084647 data arrival time + 9 0.315761 1.309103 0.908497 2.908497 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.309141 0.000000 2.908497 v gpio_analog_en[2] (out) + 2.908497 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6159,13 +6159,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084647 data arrival time + -2.908497 data arrival time --------------------------------------------------------------------------------------------- - 4.834647 slack (MET) + 4.658497 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6174,10 +6174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 1.576988 1.084686 3.084686 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.577066 0.000000 3.084686 v gpio_ib_mode_sel[18] (out) - 3.084686 data arrival time + 9 0.314889 1.307327 0.908498 2.908498 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.307530 0.000000 2.908498 v gpio_analog_en[3] (out) + 2.908498 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6187,13 +6187,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084686 data arrival time + -2.908498 data arrival time --------------------------------------------------------------------------------------------- - 4.834686 slack (MET) + 4.658498 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6202,10 +6202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 1.578357 1.085040 3.085040 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.578507 0.000000 3.085040 v gpio_ib_mode_sel[24] (out) - 3.085040 data arrival time + 9 0.312970 1.294763 0.908562 2.908562 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.295561 0.000000 2.908562 v gpio_dm0[5] (out) + 2.908562 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6215,13 +6215,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085040 data arrival time + -2.908562 data arrival time --------------------------------------------------------------------------------------------- - 4.835040 slack (MET) + 4.658563 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6230,10 +6230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 1.572070 1.085424 3.085424 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.572477 0.000000 3.085424 v gpio_holdover[13] (out) - 3.085424 data arrival time + 9 0.315761 1.309103 0.908599 2.908599 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.309142 0.000000 2.908599 v gpio_slow_sel[2] (out) + 2.908599 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6243,13 +6243,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085424 data arrival time + -2.908599 data arrival time --------------------------------------------------------------------------------------------- - 4.835424 slack (MET) + 4.658599 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6258,10 +6258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 1.576988 1.085768 3.085768 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.577086 0.000000 3.085768 v gpio_vtrip_sel[18] (out) - 3.085768 data arrival time + 9 0.314889 1.307327 0.908602 2.908602 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.307533 0.000000 2.908602 v gpio_slow_sel[3] (out) + 2.908602 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6271,13 +6271,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085768 data arrival time + -2.908602 data arrival time --------------------------------------------------------------------------------------------- - 4.835767 slack (MET) + 4.658602 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6286,10 +6286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 1.579541 1.085942 3.085942 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.579622 0.000000 3.085942 v gpio_ib_mode_sel[23] (out) - 3.085942 data arrival time + 9 0.312970 1.294763 0.908652 2.908653 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.295566 0.000000 2.908653 v gpio_analog_en[5] (out) + 2.908653 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6299,13 +6299,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085942 data arrival time + -2.908653 data arrival time --------------------------------------------------------------------------------------------- - 4.835942 slack (MET) + 4.658652 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6314,10 +6314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 1.578357 1.086167 3.086167 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.578536 0.000000 3.086167 v gpio_vtrip_sel[24] (out) - 3.086167 data arrival time + 9 0.315761 1.309103 0.908721 2.908721 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.309144 0.000000 2.908721 v gpio_dm0[2] (out) + 2.908721 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6327,13 +6327,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086167 data arrival time + -2.908721 data arrival time --------------------------------------------------------------------------------------------- - 4.836166 slack (MET) + 4.658721 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6342,10 +6342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 1.576248 1.086291 3.086291 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.576630 0.000000 3.086291 v gpio_ib_mode_sel[25] (out) - 3.086291 data arrival time + 9 0.318724 1.324589 0.908812 2.908812 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.324653 0.000000 2.908812 v gpio_oeb[33] (out) + 2.908812 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6355,13 +6355,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086291 data arrival time + -2.908812 data arrival time --------------------------------------------------------------------------------------------- - 4.836291 slack (MET) + 4.658812 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6370,10 +6370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 1.575604 1.086500 3.086500 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.575631 0.000000 3.086500 v gpio_ib_mode_sel[38] (out) - 3.086500 data arrival time + 9 0.312970 1.294763 0.909221 2.909220 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.295603 0.000000 2.909220 v gpio_slow_sel[5] (out) + 2.909220 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6383,13 +6383,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086500 data arrival time + -2.909220 data arrival time --------------------------------------------------------------------------------------------- - 4.836500 slack (MET) + 4.659221 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6398,10 +6398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 1.578987 1.086593 3.086593 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.579046 0.000000 3.086593 v gpio_ib_mode_sel[0] (out) - 3.086593 data arrival time + 9 0.315952 1.313778 0.909280 2.909280 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.314161 0.000000 2.909280 v gpio_ib_mode_sel[34] (out) + 2.909280 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6411,13 +6411,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086593 data arrival time + -2.909280 data arrival time --------------------------------------------------------------------------------------------- - 4.836593 slack (MET) + 4.659279 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6426,10 +6426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 1.579332 1.086591 3.086591 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.579474 0.000000 3.086591 v gpio_ib_mode_sel[28] (out) - 3.086591 data arrival time + 9 0.315761 1.309103 0.909344 2.909344 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.309153 0.000000 2.909344 v gpio_analog_pol[2] (out) + 2.909344 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6439,13 +6439,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086591 data arrival time + -2.909344 data arrival time --------------------------------------------------------------------------------------------- - 4.836591 slack (MET) + 4.659344 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6454,10 +6454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 1.574471 1.086690 3.086690 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.574553 0.000000 3.086690 v gpio_ib_mode_sel[43] (out) - 3.086690 data arrival time + 9 0.318569 1.322913 0.909346 2.909346 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.322941 0.000000 2.909346 v gpio_oeb[27] (out) + 2.909346 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6467,13 +6467,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086690 data arrival time + -2.909346 data arrival time --------------------------------------------------------------------------------------------- - 4.836690 slack (MET) + 4.659346 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6482,10 +6482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 1.575604 1.086714 3.086714 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.575633 0.000000 3.086714 v gpio_vtrip_sel[38] (out) - 3.086714 data arrival time + 9 0.316579 1.315537 0.910534 2.910534 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.315784 0.000000 2.910534 v gpio_holdover[24] (out) + 2.910534 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6495,13 +6495,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086714 data arrival time + -2.910534 data arrival time --------------------------------------------------------------------------------------------- - 4.836714 slack (MET) + 4.660534 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6510,10 +6510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 1.581439 1.086767 3.086767 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.581577 0.000000 3.086767 v gpio_ib_mode_sel[30] (out) - 3.086767 data arrival time + 9 0.318308 1.321776 0.911480 2.911480 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.321843 0.000000 2.911480 v gpio_oeb[32] (out) + 2.911480 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6523,13 +6523,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086767 data arrival time + -2.911480 data arrival time --------------------------------------------------------------------------------------------- - 4.836768 slack (MET) + 4.661480 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6538,10 +6538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 1.581439 1.086951 3.086951 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.581581 0.000000 3.086951 v gpio_vtrip_sel[30] (out) - 3.086951 data arrival time + 9 0.315952 1.313778 0.911593 2.911593 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.314268 0.000000 2.911593 v gpio_vtrip_sel[34] (out) + 2.911593 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6551,13 +6551,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086951 data arrival time + -2.911593 data arrival time --------------------------------------------------------------------------------------------- - 4.836951 slack (MET) + 4.661593 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6566,10 +6566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 1.578987 1.086991 3.086991 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.579052 0.000000 3.086991 v gpio_vtrip_sel[0] (out) - 3.086991 data arrival time + 9 0.315952 1.313778 0.912032 2.912032 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.314290 0.000000 2.912032 v gpio_holdover[34] (out) + 2.912032 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6579,13 +6579,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086991 data arrival time + -2.912032 data arrival time --------------------------------------------------------------------------------------------- - 4.836991 slack (MET) + 4.662032 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6594,10 +6594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 1.579541 1.087022 3.087022 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.579642 0.000000 3.087022 v gpio_vtrip_sel[23] (out) - 3.087022 data arrival time + 9 0.315952 1.313778 0.912248 2.912248 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.314301 0.000000 2.912248 v gpio_analog_sel[34] (out) + 2.912248 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6607,13 +6607,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087022 data arrival time + -2.912248 data arrival time --------------------------------------------------------------------------------------------- - 4.837022 slack (MET) + 4.662248 slack (MET) Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6622,10 +6622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 1.581216 1.087080 3.087080 v gpio_loopback_zero[34] (in) + 9 0.315952 1.313778 0.912622 2.912622 v gpio_loopback_zero[34] (in) gpio_loopback_zero[34] (net) - 1.581296 0.000000 3.087080 v gpio_ib_mode_sel[34] (out) - 3.087080 data arrival time + 1.314320 0.000000 2.912622 v gpio_analog_pol[34] (out) + 2.912622 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6635,14 +6635,14 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087080 data arrival time + -2.912622 data arrival time --------------------------------------------------------------------------------------------- - 4.837080 slack (MET) + 4.662621 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ Path Type: min Fanout Cap Slew Delay Time Description @@ -6650,10 +6650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 1.569888 1.087197 3.087197 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.569916 0.000000 3.087197 v gpio_ib_mode_sel[40] (out) - 3.087197 data arrival time + 9 0.315952 1.313778 0.912688 2.912688 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.314323 0.000000 2.912688 v gpio_dm0[34] (out) + 2.912688 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6663,13 +6663,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087197 data arrival time + -2.912688 data arrival time --------------------------------------------------------------------------------------------- - 4.837196 slack (MET) + 4.662688 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6678,10 +6678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 1.573184 1.087201 3.087201 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.573387 0.000000 3.087201 v gpio_out[14] (out) - 3.087201 data arrival time + 9 0.315952 1.313778 0.912735 2.912735 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.314325 0.000000 2.912735 v gpio_analog_en[34] (out) + 2.912735 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6691,13 +6691,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087201 data arrival time + -2.912735 data arrival time --------------------------------------------------------------------------------------------- - 4.837202 slack (MET) + 4.662735 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6706,10 +6706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 1.581941 1.087376 3.087376 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.582022 0.000000 3.087376 v gpio_ib_mode_sel[36] (out) - 3.087376 data arrival time + 9 0.315660 1.311813 0.912796 2.912796 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.312266 0.000000 2.912796 v gpio_analog_sel[30] (out) + 2.912796 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6719,13 +6719,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087376 data arrival time + -2.912796 data arrival time --------------------------------------------------------------------------------------------- - 4.837376 slack (MET) + 4.662796 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6734,10 +6734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 1.569888 1.087410 3.087410 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.569918 0.000000 3.087410 v gpio_vtrip_sel[40] (out) - 3.087410 data arrival time + 9 0.316579 1.315537 0.913452 2.913452 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.315895 0.000000 2.913452 v gpio_analog_sel[24] (out) + 2.913452 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6747,13 +6747,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087410 data arrival time + -2.913452 data arrival time --------------------------------------------------------------------------------------------- - 4.837410 slack (MET) + 4.663453 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6762,10 +6762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 1.570311 1.087491 3.087491 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.570339 0.000000 3.087491 v gpio_ib_mode_sel[41] (out) - 3.087491 data arrival time + 9 0.315952 1.313778 0.913516 2.913516 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.314367 0.000000 2.913516 v gpio_slow_sel[34] (out) + 2.913516 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6775,13 +6775,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087491 data arrival time + -2.913516 data arrival time --------------------------------------------------------------------------------------------- - 4.837492 slack (MET) + 4.663516 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6790,10 +6790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 1.570311 1.087705 3.087705 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.570341 0.000000 3.087705 v gpio_vtrip_sel[41] (out) - 3.087705 data arrival time + 9 0.318724 1.324589 0.913966 2.913966 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.324774 0.000000 2.913966 v gpio_ib_mode_sel[33] (out) + 2.913966 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6803,13 +6803,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087705 data arrival time + -2.913966 data arrival time --------------------------------------------------------------------------------------------- - 4.837705 slack (MET) + 4.663966 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6818,10 +6818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 1.572070 1.087775 3.087775 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.572578 0.000000 3.087775 v gpio_dm2[13] (out) - 3.087775 data arrival time + 9 0.318569 1.322913 0.913992 2.913992 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.323019 0.000000 2.913992 v gpio_ib_mode_sel[27] (out) + 2.913992 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6831,13 +6831,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087775 data arrival time + -2.913992 data arrival time --------------------------------------------------------------------------------------------- - 4.837776 slack (MET) + 4.663991 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6846,10 +6846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 1.569888 1.087928 3.087928 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.569924 0.000000 3.087928 v gpio_out[40] (out) - 3.087928 data arrival time + 9 0.318308 1.321776 0.914068 2.914068 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.321897 0.000000 2.914068 v gpio_ib_mode_sel[32] (out) + 2.914068 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6859,13 +6859,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087928 data arrival time + -2.914068 data arrival time --------------------------------------------------------------------------------------------- - 4.837928 slack (MET) + 4.664067 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6874,10 +6874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 1.573184 1.087980 3.087980 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.573410 0.000000 3.087980 v gpio_holdover[14] (out) - 3.087980 data arrival time + 9 0.319499 1.326871 0.914109 2.914109 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.326936 0.000000 2.914109 v gpio_ib_mode_sel[28] (out) + 2.914109 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6887,13 +6887,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087980 data arrival time + -2.914109 data arrival time --------------------------------------------------------------------------------------------- - 4.837980 slack (MET) + 4.664109 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6902,10 +6902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 1.578382 1.088066 3.088065 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.578547 0.000000 3.088065 v gpio_vtrip_sel[33] (out) - 3.088065 data arrival time + 9 0.318308 1.321776 0.914220 2.914220 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.321900 0.000000 2.914220 v gpio_vtrip_sel[32] (out) + 2.914220 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6915,13 +6915,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088065 data arrival time + -2.914220 data arrival time --------------------------------------------------------------------------------------------- - 4.838065 slack (MET) + 4.664219 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6930,10 +6930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 1.569888 1.088077 3.088077 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.569926 0.000000 3.088077 v gpio_holdover[40] (out) - 3.088077 data arrival time + 9 0.318724 1.324589 0.914231 2.914231 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.324782 0.000000 2.914231 v gpio_vtrip_sel[33] (out) + 2.914231 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6943,13 +6943,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088077 data arrival time + -2.914231 data arrival time --------------------------------------------------------------------------------------------- - 4.838077 slack (MET) + 4.664231 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6958,10 +6958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 1.569888 1.088226 3.088226 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.569928 0.000000 3.088226 v gpio_dm2[40] (out) - 3.088226 data arrival time + 9 0.319499 1.326871 0.914292 2.914292 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.326939 0.000000 2.914292 v gpio_vtrip_sel[28] (out) + 2.914292 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6971,13 +6971,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088226 data arrival time + -2.914292 data arrival time --------------------------------------------------------------------------------------------- - 4.838226 slack (MET) + 4.664292 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6986,10 +6986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 1.570311 1.088223 3.088223 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.570347 0.000000 3.088223 v gpio_out[41] (out) - 3.088223 data arrival time + 9 0.318308 1.321776 0.914674 2.914674 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.321912 0.000000 2.914674 v gpio_holdover[32] (out) + 2.914674 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6999,13 +6999,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088223 data arrival time + -2.914674 data arrival time --------------------------------------------------------------------------------------------- - 4.838223 slack (MET) + 4.664674 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7014,10 +7014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 1.569888 1.088354 3.088354 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.569929 0.000000 3.088354 v gpio_analog_sel[40] (out) - 3.088354 data arrival time + 9 0.319499 1.326871 0.914730 2.914730 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.326947 0.000000 2.914730 v gpio_oeb[28] (out) + 2.914730 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7027,13 +7027,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088354 data arrival time + -2.914730 data arrival time --------------------------------------------------------------------------------------------- - 4.838354 slack (MET) + 4.664730 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7042,10 +7042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 1.570311 1.088371 3.088372 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.570349 0.000000 3.088372 v gpio_holdover[41] (out) - 3.088372 data arrival time + 9 0.318569 1.322913 0.914792 2.914792 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.323038 0.000000 2.914792 v gpio_vtrip_sel[27] (out) + 2.914792 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7055,13 +7055,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088372 data arrival time + -2.914792 data arrival time --------------------------------------------------------------------------------------------- - 4.838372 slack (MET) + 4.664792 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7070,10 +7070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 1.574471 1.088464 3.088464 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.574589 0.000000 3.088464 v gpio_vtrip_sel[43] (out) - 3.088464 data arrival time + 9 0.315660 1.311813 0.914863 2.914863 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.312369 0.000000 2.914863 v gpio_analog_pol[30] (out) + 2.914863 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7083,13 +7083,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088464 data arrival time + -2.914863 data arrival time --------------------------------------------------------------------------------------------- - 4.838464 slack (MET) + 4.664863 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7098,10 +7098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 1.570311 1.088521 3.088521 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.570350 0.000000 3.088521 v gpio_dm2[41] (out) - 3.088521 data arrival time + 9 0.315660 1.311813 0.915201 2.915201 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.312387 0.000000 2.915201 v gpio_dm0[30] (out) + 2.915201 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7111,13 +7111,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088521 data arrival time + -2.915201 data arrival time --------------------------------------------------------------------------------------------- - 4.838521 slack (MET) + 4.665201 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7126,10 +7126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 1.570311 1.088649 3.088649 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.570352 0.000000 3.088649 v gpio_analog_sel[41] (out) - 3.088649 data arrival time + 9 0.315660 1.311813 0.915428 2.915428 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.312399 0.000000 2.915428 v gpio_analog_en[30] (out) + 2.915428 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7139,13 +7139,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088649 data arrival time + -2.915428 data arrival time --------------------------------------------------------------------------------------------- - 4.838649 slack (MET) + 4.665428 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7154,10 +7154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 1.573184 1.088770 3.088770 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.573434 0.000000 3.088770 v gpio_dm2[14] (out) - 3.088770 data arrival time + 9 0.315660 1.311813 0.915954 2.915954 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.312427 0.000000 2.915954 v gpio_slow_sel[30] (out) + 2.915954 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7167,13 +7167,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088770 data arrival time + -2.915954 data arrival time --------------------------------------------------------------------------------------------- - 4.838770 slack (MET) + 4.665955 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7182,10 +7182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 1.573820 1.088816 3.088815 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.574065 0.000000 3.088815 v gpio_out[16] (out) - 3.088815 data arrival time + 9 0.318308 1.321776 0.915969 2.915969 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.321947 0.000000 2.915969 v gpio_analog_sel[32] (out) + 2.915969 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7195,13 +7195,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088815 data arrival time + -2.915969 data arrival time --------------------------------------------------------------------------------------------- - 4.838816 slack (MET) + 4.665969 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7210,10 +7210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 1.569888 1.088824 3.088824 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.569936 0.000000 3.088824 v gpio_analog_pol[40] (out) - 3.088824 data arrival time + 9 0.320681 1.331995 0.916534 2.916534 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.332058 0.000000 2.916534 v gpio_oeb[25] (out) + 2.916534 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7223,13 +7223,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088824 data arrival time + -2.916534 data arrival time --------------------------------------------------------------------------------------------- - 4.838824 slack (MET) + 4.666534 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7238,10 +7238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 1.569888 1.088909 3.088909 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.569937 0.000000 3.088909 v gpio_dm0[40] (out) - 3.088909 data arrival time + 9 0.316579 1.315537 0.916794 2.916794 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.316048 0.000000 2.916794 v gpio_analog_pol[24] (out) + 2.916794 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7251,13 +7251,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088909 data arrival time + -2.916794 data arrival time --------------------------------------------------------------------------------------------- - 4.838909 slack (MET) + 4.666794 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7266,10 +7266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 1.569888 1.088973 3.088973 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.569938 0.000000 3.088973 v gpio_analog_en[40] (out) - 3.088973 data arrival time + 9 0.316579 1.315537 0.917156 2.917156 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.316066 0.000000 2.917156 v gpio_dm0[24] (out) + 2.917156 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7279,13 +7279,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088973 data arrival time + -2.917156 data arrival time --------------------------------------------------------------------------------------------- - 4.838973 slack (MET) + 4.667156 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7294,10 +7294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 1.578357 1.088983 3.088983 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.578619 0.000000 3.088983 v gpio_out[24] (out) - 3.088983 data arrival time + 9 0.318569 1.322913 0.917265 2.917264 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.323106 0.000000 2.917264 v gpio_holdover[27] (out) + 2.917264 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7307,13 +7307,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088983 data arrival time + -2.917264 data arrival time --------------------------------------------------------------------------------------------- - 4.838983 slack (MET) + 4.667264 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7322,10 +7322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 1.569888 1.089049 3.089049 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.569939 0.000000 3.089049 v gpio_dm1[40] (out) - 3.089049 data arrival time + 9 0.316579 1.315537 0.917360 2.917360 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.316077 0.000000 2.917360 v gpio_analog_en[24] (out) + 2.917360 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7335,13 +7335,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089049 data arrival time + -2.917360 data arrival time --------------------------------------------------------------------------------------------- - 4.839049 slack (MET) + 4.667360 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7350,10 +7350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 1.569888 1.089110 3.089110 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.569940 0.000000 3.089110 v gpio_slow_sel[40] (out) - 3.089110 data arrival time + 9 0.316579 1.315537 0.917924 2.917924 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.316106 0.000000 2.917924 v gpio_slow_sel[24] (out) + 2.917924 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7363,13 +7363,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089110 data arrival time + -2.917924 data arrival time --------------------------------------------------------------------------------------------- - 4.839110 slack (MET) + 4.667924 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7378,10 +7378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 1.570311 1.089119 3.089119 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.570358 0.000000 3.089119 v gpio_analog_pol[41] (out) - 3.089119 data arrival time + 9 0.318569 1.322913 0.918384 2.918384 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.323141 0.000000 2.918384 v gpio_analog_sel[27] (out) + 2.918384 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7391,13 +7391,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089119 data arrival time + -2.918384 data arrival time --------------------------------------------------------------------------------------------- - 4.839118 slack (MET) + 4.668384 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7406,10 +7406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 1.570311 1.089204 3.089204 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.570360 0.000000 3.089204 v gpio_dm0[41] (out) - 3.089204 data arrival time + 9 0.318724 1.324589 0.918580 2.918580 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.324937 0.000000 2.918580 v gpio_holdover[33] (out) + 2.918580 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7419,13 +7419,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089204 data arrival time + -2.918580 data arrival time --------------------------------------------------------------------------------------------- - 4.839204 slack (MET) + 4.668581 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7434,10 +7434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 1.574382 1.089242 3.089242 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.574623 0.000000 3.089242 v gpio_out[17] (out) - 3.089242 data arrival time + 9 0.318308 1.321776 0.919364 2.919364 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.322058 0.000000 2.919364 v gpio_analog_pol[32] (out) + 2.919364 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7447,13 +7447,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089242 data arrival time + -2.919364 data arrival time --------------------------------------------------------------------------------------------- - 4.839242 slack (MET) + 4.669363 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7462,10 +7462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 1.570311 1.089268 3.089267 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.570360 0.000000 3.089267 v gpio_analog_en[41] (out) - 3.089267 data arrival time + 9 0.318308 1.321776 0.919705 2.919705 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.322070 0.000000 2.919705 v gpio_dm0[32] (out) + 2.919705 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7475,13 +7475,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089267 data arrival time + -2.919705 data arrival time --------------------------------------------------------------------------------------------- - 4.839268 slack (MET) + 4.669705 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7490,10 +7490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 1.579332 1.089298 3.089298 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.579545 0.000000 3.089298 v gpio_out[28] (out) - 3.089298 data arrival time + 9 0.320681 1.331995 0.919798 2.919798 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.332126 0.000000 2.919798 v gpio_ib_mode_sel[25] (out) + 2.919798 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7503,13 +7503,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089298 data arrival time + -2.919798 data arrival time --------------------------------------------------------------------------------------------- - 4.839298 slack (MET) + 4.669798 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7518,10 +7518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 1.581008 1.089311 3.089311 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.581147 0.000000 3.089311 v gpio_ib_mode_sel[31] (out) - 3.089311 data arrival time + 9 0.318308 1.321776 0.919934 2.919934 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.322079 0.000000 2.919934 v gpio_analog_en[32] (out) + 2.919934 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7531,13 +7531,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089311 data arrival time + -2.919934 data arrival time --------------------------------------------------------------------------------------------- - 4.839311 slack (MET) + 4.669934 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7546,10 +7546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 1.570311 1.089344 3.089344 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.570361 0.000000 3.089344 v gpio_dm1[41] (out) - 3.089344 data arrival time + 9 0.319499 1.326871 0.919983 2.919983 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.327079 0.000000 2.919983 v gpio_holdover[28] (out) + 2.919983 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7559,13 +7559,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089344 data arrival time + -2.919983 data arrival time --------------------------------------------------------------------------------------------- - 4.839343 slack (MET) + 4.669984 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7574,10 +7574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 1.570311 1.089405 3.089405 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.570362 0.000000 3.089405 v gpio_slow_sel[41] (out) - 3.089405 data arrival time + 9 0.318569 1.322913 0.920470 2.920470 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.323215 0.000000 2.920470 v gpio_analog_pol[27] (out) + 2.920470 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7587,13 +7587,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089405 data arrival time + -2.920470 data arrival time --------------------------------------------------------------------------------------------- - 4.839405 slack (MET) + 4.670470 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7602,10 +7602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 1.583969 1.089439 3.089439 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.584058 0.000000 3.089439 v gpio_ib_mode_sel[20] (out) - 3.089439 data arrival time + 9 0.320681 1.331995 0.920609 2.920609 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.332147 0.000000 2.920609 v gpio_vtrip_sel[25] (out) + 2.920609 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7615,13 +7615,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089439 data arrival time + -2.920609 data arrival time --------------------------------------------------------------------------------------------- - 4.839439 slack (MET) + 4.670609 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7630,10 +7630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 1.573184 1.089449 3.089449 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.573456 0.000000 3.089449 v gpio_analog_sel[14] (out) - 3.089449 data arrival time + 9 0.318724 1.324589 0.920792 2.920792 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.325034 0.000000 2.920792 v gpio_analog_sel[33] (out) + 2.920792 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7643,13 +7643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089449 data arrival time + -2.920792 data arrival time --------------------------------------------------------------------------------------------- - 4.839449 slack (MET) + 4.670792 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7658,10 +7658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 1.573820 1.089555 3.089555 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.574089 0.000000 3.089555 v gpio_holdover[16] (out) - 3.089555 data arrival time + 9 0.318569 1.322913 0.920812 2.920812 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.323229 0.000000 2.920812 v gpio_dm0[27] (out) + 2.920812 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7671,13 +7671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089555 data arrival time + -2.920812 data arrival time --------------------------------------------------------------------------------------------- - 4.839555 slack (MET) + 4.670812 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7686,10 +7686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 1.575604 1.089550 3.089550 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.575672 0.000000 3.089550 v gpio_out[38] (out) - 3.089550 data arrival time + 9 0.318569 1.322913 0.921006 2.921005 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.323236 0.000000 2.921005 v gpio_analog_en[27] (out) + 2.921005 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7699,13 +7699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089550 data arrival time + -2.921005 data arrival time --------------------------------------------------------------------------------------------- - 4.839550 slack (MET) + 4.671006 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7714,10 +7714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 1.585915 1.089648 3.089648 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.585998 0.000000 3.089648 v gpio_ib_mode_sel[32] (out) - 3.089648 data arrival time + 9 0.321000 1.332013 0.921366 2.921366 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.332076 0.000000 2.921366 v gpio_oeb[29] (out) + 2.921366 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7727,13 +7727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089648 data arrival time + -2.921366 data arrival time --------------------------------------------------------------------------------------------- - 4.839648 slack (MET) + 4.671366 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7742,10 +7742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 1.585779 1.089676 3.089676 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.585850 0.000000 3.089676 v gpio_ib_mode_sel[37] (out) - 3.089676 data arrival time + 9 0.318308 1.321776 0.921446 2.921446 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.322140 0.000000 2.921446 v gpio_slow_sel[32] (out) + 2.921446 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7755,13 +7755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089676 data arrival time + -2.921446 data arrival time --------------------------------------------------------------------------------------------- - 4.839676 slack (MET) + 4.671446 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7770,10 +7770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 1.578357 1.089759 3.089759 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.578645 0.000000 3.089759 v gpio_holdover[24] (out) - 3.089759 data arrival time + 9 0.321000 1.332013 0.921552 2.921552 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.332079 0.000000 2.921552 v gpio_ib_mode_sel[29] (out) + 2.921552 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7783,13 +7783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089759 data arrival time + -2.921552 data arrival time --------------------------------------------------------------------------------------------- - 4.839759 slack (MET) + 4.671552 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7798,10 +7798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 1.581439 1.089773 3.089772 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.581656 0.000000 3.089772 v gpio_out[30] (out) - 3.089772 data arrival time + 9 0.319499 1.326871 0.921867 2.921867 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.327143 0.000000 2.921867 v gpio_analog_sel[28] (out) + 2.921867 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7811,13 +7811,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089772 data arrival time + -2.921867 data arrival time --------------------------------------------------------------------------------------------- - 4.839772 slack (MET) + 4.671867 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7826,10 +7826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 1.574382 1.089980 3.089980 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.574647 0.000000 3.089980 v gpio_holdover[17] (out) - 3.089980 data arrival time + 9 0.321000 1.332013 0.922175 2.922175 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.332090 0.000000 2.922175 v gpio_vtrip_sel[29] (out) + 2.922175 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7839,13 +7839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089980 data arrival time + -2.922175 data arrival time --------------------------------------------------------------------------------------------- - 4.839980 slack (MET) + 4.672175 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7854,10 +7854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 1.579332 1.090075 3.090075 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.579569 0.000000 3.090075 v gpio_holdover[28] (out) - 3.090075 data arrival time + 9 0.318569 1.322913 0.922356 2.922356 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.323292 0.000000 2.922356 v gpio_slow_sel[27] (out) + 2.922356 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7867,13 +7867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090075 data arrival time + -2.922356 data arrival time --------------------------------------------------------------------------------------------- - 4.840075 slack (MET) + 4.672356 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7882,10 +7882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 1.573820 1.090311 3.090311 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.574114 0.000000 3.090311 v gpio_dm2[16] (out) - 3.090311 data arrival time + 9 0.321436 1.333860 0.922647 2.922647 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.333925 0.000000 2.922647 v gpio_oeb[26] (out) + 2.922647 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7895,13 +7895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090311 data arrival time + -2.922647 data arrival time --------------------------------------------------------------------------------------------- - 4.840312 slack (MET) + 4.672647 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7910,10 +7910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 1.585626 1.090321 3.090321 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.585713 0.000000 3.090321 v gpio_ib_mode_sel[19] (out) - 3.090321 data arrival time + 9 0.318724 1.324589 0.922813 2.922813 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.325133 0.000000 2.922813 v gpio_slow_sel[33] (out) + 2.922813 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7923,13 +7923,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090321 data arrival time + -2.922813 data arrival time --------------------------------------------------------------------------------------------- - 4.840320 slack (MET) + 4.672813 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7938,10 +7938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 1.581008 1.090439 3.090439 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.581175 0.000000 3.090439 v gpio_vtrip_sel[31] (out) - 3.090439 data arrival time + 9 0.321436 1.333860 0.922832 2.922832 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.333929 0.000000 2.922832 v gpio_ib_mode_sel[26] (out) + 2.922832 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7951,13 +7951,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090439 data arrival time + -2.922832 data arrival time --------------------------------------------------------------------------------------------- - 4.840439 slack (MET) + 4.672832 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7966,10 +7966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 1.583969 1.090520 3.090520 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.584080 0.000000 3.090520 v gpio_vtrip_sel[20] (out) - 3.090520 data arrival time + 9 0.319499 1.326871 0.923095 2.923095 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.327189 0.000000 2.923095 v gpio_analog_pol[28] (out) + 2.923095 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7979,13 +7979,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090520 data arrival time + -2.923095 data arrival time --------------------------------------------------------------------------------------------- - 4.840520 slack (MET) + 4.673095 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7994,10 +7994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 1.585696 1.090557 3.090557 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.585784 0.000000 3.090557 v gpio_ib_mode_sel[15] (out) - 3.090557 data arrival time + 9 0.318724 1.324589 0.923236 2.923236 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.325155 0.000000 2.923236 v gpio_analog_en[33] (out) + 2.923236 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8007,13 +8007,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090557 data arrival time + -2.923236 data arrival time --------------------------------------------------------------------------------------------- - 4.840557 slack (MET) + 4.673236 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8022,10 +8022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 1.578357 1.090571 3.090570 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.578673 0.000000 3.090570 v gpio_dm2[24] (out) - 3.090570 data arrival time + 9 0.318724 1.324589 0.923309 2.923309 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.325158 0.000000 2.923309 v gpio_dm0[33] (out) + 2.923309 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8035,13 +8035,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090570 data arrival time + -2.923309 data arrival time --------------------------------------------------------------------------------------------- - 4.840571 slack (MET) + 4.673309 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8050,10 +8050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 1.585870 1.090622 3.090622 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.585950 0.000000 3.090622 v gpio_ib_mode_sel[22] (out) - 3.090622 data arrival time + 9 0.321436 1.333860 0.923454 2.923455 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.333940 0.000000 2.923455 v gpio_vtrip_sel[26] (out) + 2.923455 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8063,13 +8063,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090622 data arrival time + -2.923455 data arrival time --------------------------------------------------------------------------------------------- - 4.840621 slack (MET) + 4.673455 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8078,10 +8078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 1.574382 1.090735 3.090735 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.574672 0.000000 3.090735 v gpio_dm2[17] (out) - 3.090735 data arrival time + 9 0.318724 1.324589 0.923929 2.923929 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.325191 0.000000 2.923929 v gpio_analog_pol[33] (out) + 2.923929 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8091,13 +8091,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090735 data arrival time + -2.923929 data arrival time --------------------------------------------------------------------------------------------- - 4.840735 slack (MET) + 4.673929 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8106,10 +8106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 1.575604 1.090847 3.090847 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.575695 0.000000 3.090847 v gpio_holdover[38] (out) - 3.090847 data arrival time + 9 0.321000 1.332013 0.924058 2.924057 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.332130 0.000000 2.924057 v gpio_holdover[29] (out) + 2.924057 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8119,13 +8119,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090847 data arrival time + -2.924057 data arrival time --------------------------------------------------------------------------------------------- - 4.840847 slack (MET) + 4.674057 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8134,10 +8134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 1.578382 1.090886 3.090886 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.578627 0.000000 3.090886 v gpio_out[33] (out) - 3.090886 data arrival time + 9 0.321000 1.332013 0.924268 2.924268 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.332135 0.000000 2.924268 v gpio_analog_sel[29] (out) + 2.924268 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8147,13 +8147,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090886 data arrival time + -2.924268 data arrival time --------------------------------------------------------------------------------------------- - 4.840886 slack (MET) + 4.674268 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8162,10 +8162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 1.573820 1.090961 3.090961 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.574137 0.000000 3.090961 v gpio_analog_sel[16] (out) - 3.090961 data arrival time + 9 0.320681 1.331995 0.924451 2.924451 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.332268 0.000000 2.924451 v gpio_holdover[25] (out) + 2.924451 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8175,13 +8175,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090961 data arrival time + -2.924451 data arrival time --------------------------------------------------------------------------------------------- - 4.840961 slack (MET) + 4.674451 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8190,10 +8190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 1.581216 1.091056 3.091056 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.581382 0.000000 3.091056 v gpio_vtrip_sel[34] (out) - 3.091056 data arrival time + 9 0.319499 1.326871 0.924475 2.924475 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.327245 0.000000 2.924475 v gpio_dm0[28] (out) + 2.924475 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8203,13 +8203,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091056 data arrival time + -2.924475 data arrival time --------------------------------------------------------------------------------------------- - 4.841056 slack (MET) + 4.674475 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8218,10 +8218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 1.572070 1.091123 3.091123 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.572741 0.000000 3.091123 v gpio_analog_sel[13] (out) - 3.091123 data arrival time + 9 0.319499 1.326871 0.924705 2.924705 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.327255 0.000000 2.924705 v gpio_analog_en[28] (out) + 2.924705 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8231,13 +8231,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091123 data arrival time + -2.924705 data arrival time --------------------------------------------------------------------------------------------- - 4.841122 slack (MET) + 4.674704 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8246,10 +8246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 1.576988 1.091135 3.091136 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.577221 0.000000 3.091136 v gpio_out[18] (out) - 3.091136 data arrival time + 9 0.321000 1.332013 0.924813 2.924813 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.332149 0.000000 2.924813 v gpio_analog_en[29] (out) + 2.924813 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8259,13 +8259,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091136 data arrival time + -2.924813 data arrival time --------------------------------------------------------------------------------------------- - 4.841136 slack (MET) + 4.674814 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8274,10 +8274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 1.587081 1.091163 3.091163 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.587169 0.000000 3.091163 v gpio_ib_mode_sel[21] (out) - 3.091163 data arrival time + 9 0.321000 1.332013 0.924930 2.924930 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.332152 0.000000 2.924930 v gpio_slow_sel[29] (out) + 2.924930 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8287,13 +8287,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091163 data arrival time + -2.924930 data arrival time --------------------------------------------------------------------------------------------- - 4.841163 slack (MET) + 4.674931 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8302,10 +8302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 1.581941 1.091300 3.091300 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.582108 0.000000 3.091300 v gpio_vtrip_sel[36] (out) - 3.091300 data arrival time + 9 0.321000 1.332013 0.925037 2.925037 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.332154 0.000000 2.925037 v gpio_dm0[29] (out) + 2.925037 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8315,13 +8315,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091300 data arrival time + -2.925037 data arrival time --------------------------------------------------------------------------------------------- - 4.841300 slack (MET) + 4.675036 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8330,10 +8330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 1.574382 1.091384 3.091384 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.574694 0.000000 3.091384 v gpio_analog_sel[17] (out) - 3.091384 data arrival time + 9 0.319499 1.326871 0.925259 2.925259 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.327279 0.000000 2.925259 v gpio_slow_sel[28] (out) + 2.925259 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8343,13 +8343,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091384 data arrival time + -2.925259 data arrival time --------------------------------------------------------------------------------------------- - 4.841383 slack (MET) + 4.675260 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8358,10 +8358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 1.585626 1.091402 3.091402 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.585734 0.000000 3.091402 v gpio_vtrip_sel[19] (out) - 3.091402 data arrival time + 9 0.321436 1.333860 0.925377 2.925377 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.333982 0.000000 2.925377 v gpio_holdover[26] (out) + 2.925377 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8371,13 +8371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091402 data arrival time + -2.925377 data arrival time --------------------------------------------------------------------------------------------- - 4.841402 slack (MET) + 4.675377 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8386,10 +8386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 1.585870 1.091556 3.091556 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.585968 0.000000 3.091556 v gpio_vtrip_sel[22] (out) - 3.091556 data arrival time + 9 0.321436 1.333860 0.925587 2.925586 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.333987 0.000000 2.925586 v gpio_analog_sel[26] (out) + 2.925586 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8399,13 +8399,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091556 data arrival time + -2.925586 data arrival time --------------------------------------------------------------------------------------------- - 4.841556 slack (MET) + 4.675586 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8414,10 +8414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 1.574471 1.091571 3.091571 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.574666 0.000000 3.091571 v gpio_out[43] (out) - 3.091571 data arrival time + 9 0.321000 1.332013 0.925659 2.925659 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.332171 0.000000 2.925659 v gpio_analog_pol[29] (out) + 2.925659 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8427,13 +8427,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091571 data arrival time + -2.925659 data arrival time --------------------------------------------------------------------------------------------- - 4.841571 slack (MET) + 4.675659 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8442,10 +8442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 1.583912 1.091628 3.091628 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.584056 0.000000 3.091628 v gpio_ib_mode_sel[27] (out) - 3.091628 data arrival time + 9 0.321436 1.333860 0.926095 2.926095 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.334000 0.000000 2.926095 v gpio_analog_en[26] (out) + 2.926095 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8455,13 +8455,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091628 data arrival time + -2.926095 data arrival time --------------------------------------------------------------------------------------------- - 4.841628 slack (MET) + 4.676095 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8470,10 +8470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 1.585696 1.091638 3.091638 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.585806 0.000000 3.091638 v gpio_vtrip_sel[15] (out) - 3.091638 data arrival time + 9 0.321436 1.333860 0.926209 2.926209 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.334003 0.000000 2.926209 v gpio_slow_sel[26] (out) + 2.926209 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8483,13 +8483,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091638 data arrival time + -2.926209 data arrival time --------------------------------------------------------------------------------------------- - 4.841638 slack (MET) + 4.676209 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8498,10 +8498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 1.578382 1.091664 3.091664 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.578653 0.000000 3.091664 v gpio_holdover[33] (out) - 3.091664 data arrival time + 9 0.320681 1.331995 0.926300 2.926300 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.332339 0.000000 2.926300 v gpio_analog_sel[25] (out) + 2.926300 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8511,13 +8511,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091664 data arrival time + -2.926300 data arrival time --------------------------------------------------------------------------------------------- - 4.841664 slack (MET) + 4.676301 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8526,10 +8526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 1.574471 1.091719 3.091719 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.574670 0.000000 3.091719 v gpio_holdover[43] (out) - 3.091719 data arrival time + 9 0.321436 1.333860 0.926319 2.926319 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.334006 0.000000 2.926319 v gpio_dm0[26] (out) + 2.926319 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8539,13 +8539,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091719 data arrival time + -2.926319 data arrival time --------------------------------------------------------------------------------------------- - 4.841719 slack (MET) + 4.676319 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8554,10 +8554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 1.576988 1.091753 3.091753 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.577240 0.000000 3.091753 v gpio_holdover[18] (out) - 3.091753 data arrival time + 9 0.320681 1.331995 0.926684 2.926684 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.332355 0.000000 2.926684 v gpio_analog_pol[25] (out) + 2.926684 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8567,13 +8567,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091753 data arrival time + -2.926684 data arrival time --------------------------------------------------------------------------------------------- - 4.841753 slack (MET) + 4.676684 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8582,10 +8582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 1.584678 1.091802 3.091802 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.584830 0.000000 3.091802 v gpio_ib_mode_sel[29] (out) - 3.091802 data arrival time + 9 0.320681 1.331995 0.926749 2.926749 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.332358 0.000000 2.926749 v gpio_dm0[25] (out) + 2.926749 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8595,13 +8595,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091802 data arrival time + -2.926749 data arrival time --------------------------------------------------------------------------------------------- - 4.841802 slack (MET) + 4.676749 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8610,10 +8610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 1.574471 1.091868 3.091868 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.574674 0.000000 3.091868 v gpio_dm2[43] (out) - 3.091868 data arrival time + 9 0.320681 1.331995 0.926793 2.926793 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.332359 0.000000 2.926793 v gpio_analog_en[25] (out) + 2.926793 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8623,13 +8623,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091868 data arrival time + -2.926793 data arrival time --------------------------------------------------------------------------------------------- - 4.841868 slack (MET) + 4.676793 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8638,10 +8638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 1.574471 1.091997 3.091996 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.574678 0.000000 3.091996 v gpio_analog_sel[43] (out) - 3.091996 data arrival time + 9 0.320681 1.331995 0.926908 2.926908 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.332364 0.000000 2.926908 v gpio_slow_sel[25] (out) + 2.926908 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8651,13 +8651,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091996 data arrival time + -2.926908 data arrival time --------------------------------------------------------------------------------------------- - 4.841996 slack (MET) + 4.676908 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8666,10 +8666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 1.575604 1.092092 3.092092 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.575720 0.000000 3.092092 v gpio_dm2[38] (out) - 3.092092 data arrival time + 9 0.321436 1.333860 0.926941 2.926941 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.334023 0.000000 2.926941 v gpio_analog_pol[26] (out) + 2.926941 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8679,13 +8679,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092092 data arrival time + -2.926941 data arrival time --------------------------------------------------------------------------------------------- - 4.842092 slack (MET) + 4.676941 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8694,10 +8694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 1.587081 1.092247 3.092247 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.587190 0.000000 3.092247 v gpio_vtrip_sel[21] (out) - 3.092247 data arrival time + 9 0.323106 1.340678 0.927235 2.927235 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.340739 0.000000 2.927235 v gpio_oeb[31] (out) + 2.927235 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8707,13 +8707,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092247 data arrival time + -2.927235 data arrival time --------------------------------------------------------------------------------------------- - 4.842247 slack (MET) + 4.677235 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8722,10 +8722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 1.577331 1.092328 3.092328 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.577362 0.000000 3.092328 v gpio_ib_mode_sel[42] (out) - 3.092328 data arrival time + 9 0.323106 1.340678 0.927412 2.927412 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.340742 0.000000 2.927412 v gpio_ib_mode_sel[31] (out) + 2.927412 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8735,13 +8735,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092328 data arrival time + -2.927412 data arrival time --------------------------------------------------------------------------------------------- - 4.842329 slack (MET) + 4.677413 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8750,10 +8750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 1.581439 1.092368 3.092368 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.581739 0.000000 3.092368 v gpio_holdover[30] (out) - 3.092368 data arrival time + 9 0.323106 1.340678 0.927567 2.927567 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.340745 0.000000 2.927567 v gpio_vtrip_sel[31] (out) + 2.927567 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8763,13 +8763,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092368 data arrival time + -2.927567 data arrival time --------------------------------------------------------------------------------------------- - 4.842368 slack (MET) + 4.677567 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8778,10 +8778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 1.578987 1.092419 3.092419 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.579169 0.000000 3.092419 v gpio_out[0] (out) - 3.092419 data arrival time + 9 0.323106 1.340678 0.929965 2.929965 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.340794 0.000000 2.929965 v gpio_holdover[31] (out) + 2.929965 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8791,13 +8791,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092419 data arrival time + -2.929965 data arrival time --------------------------------------------------------------------------------------------- - 4.842419 slack (MET) + 4.679965 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8806,10 +8806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 1.579332 1.092424 3.092424 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.579646 0.000000 3.092424 v gpio_dm2[28] (out) - 3.092424 data arrival time + 9 0.323106 1.340678 0.930177 2.930177 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.340799 0.000000 2.930177 v gpio_analog_sel[31] (out) + 2.930177 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8819,13 +8819,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092424 data arrival time + -2.930177 data arrival time --------------------------------------------------------------------------------------------- - 4.842424 slack (MET) + 4.680177 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8834,10 +8834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 1.578382 1.092454 3.092454 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.578679 0.000000 3.092454 v gpio_dm2[33] (out) - 3.092454 data arrival time + 9 0.323106 1.340678 0.930567 2.930568 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.340808 0.000000 2.930568 v gpio_analog_pol[31] (out) + 2.930568 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8847,13 +8847,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092454 data arrival time + -2.930568 data arrival time --------------------------------------------------------------------------------------------- - 4.842454 slack (MET) + 4.680567 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8862,10 +8862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 1.574471 1.092466 3.092465 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.574691 0.000000 3.092465 v gpio_analog_pol[43] (out) - 3.092465 data arrival time + 9 0.323106 1.340678 0.930633 2.930633 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.340810 0.000000 2.930633 v gpio_dm0[31] (out) + 2.930633 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8875,13 +8875,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092465 data arrival time + -2.930633 data arrival time --------------------------------------------------------------------------------------------- - 4.842465 slack (MET) + 4.680633 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8890,10 +8890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 1.576988 1.092509 3.092510 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.577265 0.000000 3.092510 v gpio_dm2[18] (out) - 3.092510 data arrival time + 9 0.323106 1.340678 0.932125 2.932125 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.340850 0.000000 2.932125 v gpio_analog_en[31] (out) + 2.932125 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8903,13 +8903,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092510 data arrival time + -2.932125 data arrival time --------------------------------------------------------------------------------------------- - 4.842510 slack (MET) + 4.682125 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8918,10 +8918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 1.577331 1.092542 3.092542 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.577364 0.000000 3.092542 v gpio_vtrip_sel[42] (out) - 3.092542 data arrival time + 9 0.323106 1.340678 0.932142 2.932142 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.340850 0.000000 2.932142 v gpio_slow_sel[31] (out) + 2.932142 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8931,13 +8931,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092542 data arrival time + -2.932142 data arrival time --------------------------------------------------------------------------------------------- - 4.842543 slack (MET) + 4.682142 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8946,10 +8946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 1.574471 1.092550 3.092550 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.574694 0.000000 3.092550 v gpio_dm0[43] (out) - 3.092550 data arrival time + 11 0.378530 1.572070 1.078941 3.078941 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.572257 0.000000 3.078941 v gpio_ib_mode_sel[13] (out) + 3.078941 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8959,13 +8959,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092550 data arrival time + -3.078941 data arrival time --------------------------------------------------------------------------------------------- - 4.842550 slack (MET) + 4.828941 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8974,10 +8974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 1.574471 1.092614 3.092614 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.574696 0.000000 3.092614 v gpio_analog_en[43] (out) - 3.092614 data arrival time + 11 0.378530 1.572070 1.079239 3.079239 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.572265 0.000000 3.079239 v gpio_vtrip_sel[13] (out) + 3.079239 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8987,13 +8987,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092614 data arrival time + -3.079239 data arrival time --------------------------------------------------------------------------------------------- - 4.842615 slack (MET) + 4.829239 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9002,10 +9002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 1.574471 1.092690 3.092690 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.574698 0.000000 3.092690 v gpio_dm1[43] (out) - 3.092690 data arrival time + 11 0.379185 1.573184 1.080396 3.080396 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.573240 0.000000 3.080396 v gpio_ib_mode_sel[14] (out) + 3.080396 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9015,13 +9015,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092690 data arrival time + -3.080396 data arrival time --------------------------------------------------------------------------------------------- - 4.842690 slack (MET) + 4.830396 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9030,10 +9030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 1.586002 1.092713 3.092714 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.586150 0.000000 3.092714 v gpio_ib_mode_sel[26] (out) - 3.092714 data arrival time + 11 0.379326 1.573820 1.082052 3.082052 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.573899 0.000000 3.082052 v gpio_ib_mode_sel[16] (out) + 3.082052 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9043,13 +9043,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092714 data arrival time + -3.082052 data arrival time --------------------------------------------------------------------------------------------- - 4.842713 slack (MET) + 4.832052 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9058,10 +9058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 1.574471 1.092752 3.092752 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.574700 0.000000 3.092752 v gpio_slow_sel[43] (out) - 3.092752 data arrival time + 11 0.379476 1.574382 1.082146 3.082146 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.574453 0.000000 3.082146 v gpio_ib_mode_sel[17] (out) + 3.082146 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9071,13 +9071,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092752 data arrival time + -3.082146 data arrival time --------------------------------------------------------------------------------------------- - 4.842751 slack (MET) + 4.832146 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9086,10 +9086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 1.583912 1.092756 3.092756 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.584084 0.000000 3.092756 v gpio_vtrip_sel[27] (out) - 3.092756 data arrival time + 11 0.379326 1.573820 1.083133 3.083133 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.573920 0.000000 3.083133 v gpio_vtrip_sel[16] (out) + 3.083133 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9099,13 +9099,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092756 data arrival time + -3.083133 data arrival time --------------------------------------------------------------------------------------------- - 4.842756 slack (MET) + 4.833133 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9114,10 +9114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 1.585915 1.092806 3.092806 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.586065 0.000000 3.092806 v gpio_vtrip_sel[32] (out) - 3.092806 data arrival time + 11 0.379476 1.574382 1.083225 3.083225 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.574473 0.000000 3.083225 v gpio_vtrip_sel[17] (out) + 3.083225 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9127,13 +9127,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092806 data arrival time + -3.083225 data arrival time --------------------------------------------------------------------------------------------- - 4.842805 slack (MET) + 4.833226 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9142,10 +9142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 1.575604 1.092921 3.092921 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.575739 0.000000 3.092921 v gpio_analog_sel[38] (out) - 3.092921 data arrival time + 11 0.379185 1.573184 1.084485 3.084485 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.573317 0.000000 3.084485 v gpio_vtrip_sel[14] (out) + 3.084485 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9155,13 +9155,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092921 data arrival time + -3.084485 data arrival time --------------------------------------------------------------------------------------------- - 4.842921 slack (MET) + 4.834485 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9170,10 +9170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 1.584678 1.092934 3.092934 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.584859 0.000000 3.092934 v gpio_vtrip_sel[29] (out) - 3.092934 data arrival time + 11 0.378530 1.572070 1.084647 3.084647 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.572446 0.000000 3.084647 v gpio_out[13] (out) + 3.084647 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9183,13 +9183,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092934 data arrival time + -3.084647 data arrival time --------------------------------------------------------------------------------------------- - 4.842934 slack (MET) + 4.834647 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9198,10 +9198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 1.579541 1.093039 3.093039 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.579799 0.000000 3.093039 v gpio_out[23] (out) - 3.093039 data arrival time + 11 0.380128 1.576988 1.084686 3.084686 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.577066 0.000000 3.084686 v gpio_ib_mode_sel[18] (out) + 3.084686 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9211,13 +9211,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093039 data arrival time + -3.084686 data arrival time --------------------------------------------------------------------------------------------- - 4.843039 slack (MET) + 4.834686 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9226,10 +9226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 1.577331 1.093063 3.093063 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.577370 0.000000 3.093063 v gpio_out[42] (out) - 3.093063 data arrival time + 11 0.378530 1.572070 1.085424 3.085424 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.572477 0.000000 3.085424 v gpio_holdover[13] (out) + 3.085424 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9239,13 +9239,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093063 data arrival time + -3.085424 data arrival time --------------------------------------------------------------------------------------------- - 4.843062 slack (MET) + 4.835424 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9254,10 +9254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 1.578382 1.093133 3.093133 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.578703 0.000000 3.093133 v gpio_analog_sel[33] (out) - 3.093133 data arrival time + 11 0.380128 1.576988 1.085768 3.085768 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.577086 0.000000 3.085768 v gpio_vtrip_sel[18] (out) + 3.085768 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9267,13 +9267,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093133 data arrival time + -3.085768 data arrival time --------------------------------------------------------------------------------------------- - 4.843133 slack (MET) + 4.835767 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9282,10 +9282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 1.576988 1.093159 3.093159 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.577287 0.000000 3.093159 v gpio_analog_sel[18] (out) - 3.093159 data arrival time + 11 0.380712 1.579541 1.085942 3.085942 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.579622 0.000000 3.085942 v gpio_ib_mode_sel[23] (out) + 3.085942 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9295,13 +9295,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093159 data arrival time + -3.085942 data arrival time --------------------------------------------------------------------------------------------- - 4.843159 slack (MET) + 4.835942 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9310,10 +9310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 1.578987 1.093200 3.093200 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.579190 0.000000 3.093200 v gpio_holdover[0] (out) - 3.093200 data arrival time + 11 0.380209 1.575604 1.086500 3.086500 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.575631 0.000000 3.086500 v gpio_ib_mode_sel[38] (out) + 3.086500 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9323,13 +9323,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093200 data arrival time + -3.086500 data arrival time --------------------------------------------------------------------------------------------- - 4.843200 slack (MET) + 4.836500 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9338,10 +9338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 1.577331 1.093211 3.093211 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.577372 0.000000 3.093211 v gpio_holdover[42] (out) - 3.093211 data arrival time + 11 0.380718 1.578987 1.086593 3.086593 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.579046 0.000000 3.086593 v gpio_ib_mode_sel[0] (out) + 3.086593 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9351,13 +9351,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093211 data arrival time + -3.086593 data arrival time --------------------------------------------------------------------------------------------- - 4.843211 slack (MET) + 4.836593 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9366,10 +9366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 1.581008 1.093260 3.093260 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.581256 0.000000 3.093260 v gpio_out[31] (out) - 3.093260 data arrival time + 11 0.379736 1.574471 1.086690 3.086690 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.574553 0.000000 3.086690 v gpio_ib_mode_sel[43] (out) + 3.086690 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9379,13 +9379,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093260 data arrival time + -3.086690 data arrival time --------------------------------------------------------------------------------------------- - 4.843260 slack (MET) + 4.836690 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9394,10 +9394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 1.577331 1.093361 3.093361 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.577374 0.000000 3.093361 v gpio_dm2[42] (out) - 3.093361 data arrival time + 11 0.380209 1.575604 1.086714 3.086714 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.575633 0.000000 3.086714 v gpio_vtrip_sel[38] (out) + 3.086714 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9407,13 +9407,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093361 data arrival time + -3.086714 data arrival time --------------------------------------------------------------------------------------------- - 4.843360 slack (MET) + 4.836714 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9422,10 +9422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 1.577331 1.093490 3.093490 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.577376 0.000000 3.093490 v gpio_analog_sel[42] (out) - 3.093490 data arrival time + 11 0.380718 1.578987 1.086991 3.086991 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.579052 0.000000 3.086991 v gpio_vtrip_sel[0] (out) + 3.086991 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9435,13 +9435,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093490 data arrival time + -3.086991 data arrival time --------------------------------------------------------------------------------------------- - 4.843489 slack (MET) + 4.836991 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9450,10 +9450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 1.586002 1.093550 3.093550 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.586170 0.000000 3.093550 v gpio_vtrip_sel[26] (out) - 3.093550 data arrival time + 11 0.380712 1.579541 1.087022 3.087022 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.579642 0.000000 3.087022 v gpio_vtrip_sel[23] (out) + 3.087022 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9463,13 +9463,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093550 data arrival time + -3.087022 data arrival time --------------------------------------------------------------------------------------------- - 4.843550 slack (MET) + 4.837022 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9478,10 +9478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 1.579541 1.093778 3.093778 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.579823 0.000000 3.093778 v gpio_holdover[23] (out) - 3.093778 data arrival time + 11 0.379153 1.569888 1.087197 3.087197 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.569916 0.000000 3.087197 v gpio_ib_mode_sel[40] (out) + 3.087197 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9491,13 +9491,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093778 data arrival time + -3.087197 data arrival time --------------------------------------------------------------------------------------------- - 4.843778 slack (MET) + 4.837196 slack (MET) Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9506,10 +9506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 1.573184 1.093804 3.093804 v gpio_loopback_zero[14] (in) + 11 0.379185 1.573184 1.087201 3.087201 v gpio_loopback_zero[14] (in) gpio_loopback_zero[14] (net) - 1.573620 0.000000 3.093804 v gpio_analog_pol[14] (out) - 3.093804 data arrival time + 1.573387 0.000000 3.087201 v gpio_out[14] (out) + 3.087201 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9519,13 +9519,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093804 data arrival time + -3.087201 data arrival time --------------------------------------------------------------------------------------------- - 4.843805 slack (MET) + 4.837202 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9534,10 +9534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 1.581216 1.093879 3.093879 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.581463 0.000000 3.093879 v gpio_out[34] (out) - 3.093879 data arrival time + 11 0.379153 1.569888 1.087410 3.087410 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.569918 0.000000 3.087410 v gpio_vtrip_sel[40] (out) + 3.087410 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9547,13 +9547,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093879 data arrival time + -3.087410 data arrival time --------------------------------------------------------------------------------------------- - 4.843878 slack (MET) + 4.837410 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9562,10 +9562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 1.577331 1.093960 3.093960 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.577382 0.000000 3.093960 v gpio_analog_pol[42] (out) - 3.093960 data arrival time + 11 0.379256 1.570311 1.087491 3.087491 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.570339 0.000000 3.087491 v gpio_ib_mode_sel[41] (out) + 3.087491 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9575,13 +9575,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093960 data arrival time + -3.087491 data arrival time --------------------------------------------------------------------------------------------- - 4.843960 slack (MET) + 4.837492 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9590,10 +9590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 1.578987 1.093994 3.093994 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.579214 0.000000 3.093994 v gpio_dm2[0] (out) - 3.093994 data arrival time + 11 0.381380 1.582362 1.087662 3.087662 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.582443 0.000000 3.087662 v gpio_ib_mode_sel[36] (out) + 3.087662 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9603,13 +9603,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093994 data arrival time + -3.087662 data arrival time --------------------------------------------------------------------------------------------- - 4.843994 slack (MET) + 4.837662 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9618,10 +9618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 1.585779 1.094001 3.094001 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.585942 0.000000 3.094001 v gpio_vtrip_sel[37] (out) - 3.094001 data arrival time + 11 0.379256 1.570311 1.087705 3.087705 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.570341 0.000000 3.087705 v gpio_vtrip_sel[41] (out) + 3.087705 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9631,13 +9631,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094001 data arrival time + -3.087705 data arrival time --------------------------------------------------------------------------------------------- - 4.844001 slack (MET) + 4.837705 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9646,10 +9646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 1.581008 1.094038 3.094038 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.581281 0.000000 3.094038 v gpio_holdover[31] (out) - 3.094038 data arrival time + 11 0.378530 1.572070 1.087775 3.087775 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.572578 0.000000 3.087775 v gpio_dm2[13] (out) + 3.087775 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9659,13 +9659,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094038 data arrival time + -3.087775 data arrival time --------------------------------------------------------------------------------------------- - 4.844038 slack (MET) + 4.837776 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9674,10 +9674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 1.577331 1.094046 3.094046 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.577384 0.000000 3.094046 v gpio_dm0[42] (out) - 3.094046 data arrival time + 11 0.379153 1.569888 1.087928 3.087928 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.569924 0.000000 3.087928 v gpio_out[40] (out) + 3.087928 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9687,13 +9687,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094046 data arrival time + -3.087928 data arrival time --------------------------------------------------------------------------------------------- - 4.844045 slack (MET) + 4.837928 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9702,10 +9702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 1.581941 1.094121 3.094121 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.582188 0.000000 3.094121 v gpio_out[36] (out) - 3.094121 data arrival time + 11 0.379185 1.573184 1.087980 3.087980 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.573410 0.000000 3.087980 v gpio_holdover[14] (out) + 3.087980 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9715,13 +9715,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094121 data arrival time + -3.087980 data arrival time --------------------------------------------------------------------------------------------- - 4.844121 slack (MET) + 4.837980 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9730,10 +9730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 1.576248 1.094132 3.094132 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.576999 0.000000 3.094132 v gpio_vtrip_sel[25] (out) - 3.094132 data arrival time + 11 0.379153 1.569888 1.088077 3.088077 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.569926 0.000000 3.088077 v gpio_holdover[40] (out) + 3.088077 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9743,13 +9743,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094132 data arrival time + -3.088077 data arrival time --------------------------------------------------------------------------------------------- - 4.844132 slack (MET) + 4.838077 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9758,10 +9758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 1.577331 1.094139 3.094139 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.577385 0.000000 3.094139 v gpio_analog_en[42] (out) - 3.094139 data arrival time + 11 0.379153 1.569888 1.088226 3.088226 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.569928 0.000000 3.088226 v gpio_dm2[40] (out) + 3.088226 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9771,13 +9771,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094139 data arrival time + -3.088226 data arrival time --------------------------------------------------------------------------------------------- - 4.844139 slack (MET) + 4.838226 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9786,10 +9786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 1.579949 1.094140 3.094140 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.579980 0.000000 3.094140 v gpio_ib_mode_sel[39] (out) - 3.094140 data arrival time + 11 0.379256 1.570311 1.088223 3.088223 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.570347 0.000000 3.088223 v gpio_out[41] (out) + 3.088223 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9799,13 +9799,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094140 data arrival time + -3.088223 data arrival time --------------------------------------------------------------------------------------------- - 4.844140 slack (MET) + 4.838223 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9814,10 +9814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 1.577331 1.094186 3.094186 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.577386 0.000000 3.094186 v gpio_dm1[42] (out) - 3.094186 data arrival time + 11 0.379153 1.569888 1.088354 3.088354 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.569929 0.000000 3.088354 v gpio_analog_sel[40] (out) + 3.088354 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9827,13 +9827,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094186 data arrival time + -3.088354 data arrival time --------------------------------------------------------------------------------------------- - 4.844186 slack (MET) + 4.838354 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9842,10 +9842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 1.577331 1.094247 3.094247 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.577387 0.000000 3.094247 v gpio_slow_sel[42] (out) - 3.094247 data arrival time + 11 0.379256 1.570311 1.088371 3.088372 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.570349 0.000000 3.088372 v gpio_holdover[41] (out) + 3.088372 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9855,13 +9855,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094247 data arrival time + -3.088372 data arrival time --------------------------------------------------------------------------------------------- - 4.844247 slack (MET) + 4.838372 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9870,10 +9870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 1.579949 1.094354 3.094354 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.579982 0.000000 3.094354 v gpio_vtrip_sel[39] (out) - 3.094354 data arrival time + 11 0.379736 1.574471 1.088464 3.088464 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.574589 0.000000 3.088464 v gpio_vtrip_sel[43] (out) + 3.088464 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9883,13 +9883,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094354 data arrival time + -3.088464 data arrival time --------------------------------------------------------------------------------------------- - 4.844354 slack (MET) + 4.838464 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9898,262 +9898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 1.573820 1.094375 3.094375 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.574271 0.000000 3.094375 v gpio_analog_pol[16] (out) - 3.094375 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.094375 data arrival time ---------------------------------------------------------------------------------------------- - 4.844375 slack (MET) - - -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380712 1.579541 1.094533 3.094533 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.579849 0.000000 3.094533 v gpio_dm2[23] (out) - 3.094533 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.094533 data arrival time ---------------------------------------------------------------------------------------------- - 4.844533 slack (MET) - - -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381117 1.581216 1.094657 3.094657 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.581488 0.000000 3.094657 v gpio_holdover[34] (out) - 3.094657 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.094657 data arrival time ---------------------------------------------------------------------------------------------- - 4.844656 slack (MET) - - -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.379326 1.573820 1.094804 3.094804 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.574290 0.000000 3.094804 v gpio_dm0[16] (out) - 3.094804 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.094804 data arrival time ---------------------------------------------------------------------------------------------- - 4.844804 slack (MET) - - -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381034 1.581008 1.094828 3.094828 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.581308 0.000000 3.094828 v gpio_dm2[31] (out) - 3.094828 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.094828 data arrival time ---------------------------------------------------------------------------------------------- - 4.844829 slack (MET) - - -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.379476 1.574382 1.094857 3.094857 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.574830 0.000000 3.094857 v gpio_analog_pol[17] (out) - 3.094857 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.094857 data arrival time ---------------------------------------------------------------------------------------------- - 4.844857 slack (MET) - - -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381578 1.579949 1.094876 3.094876 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.579989 0.000000 3.094876 v gpio_out[39] (out) - 3.094876 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.094876 data arrival time ---------------------------------------------------------------------------------------------- - 4.844876 slack (MET) - - -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381278 1.581941 1.094898 3.094898 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.582213 0.000000 3.094898 v gpio_holdover[36] (out) - 3.094898 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.094898 data arrival time ---------------------------------------------------------------------------------------------- - 4.844898 slack (MET) - - -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380209 1.575604 1.094956 3.094956 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.575791 0.000000 3.094956 v gpio_analog_pol[38] (out) - 3.094956 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.094956 data arrival time ---------------------------------------------------------------------------------------------- - 4.844956 slack (MET) - - -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381578 1.579949 1.095025 3.095025 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.579991 0.000000 3.095025 v gpio_holdover[39] (out) - 3.095025 data arrival time + 11 0.379256 1.570311 1.088521 3.088521 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.570350 0.000000 3.088521 v gpio_dm2[41] (out) + 3.088521 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10163,13 +9911,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095025 data arrival time + -3.088521 data arrival time --------------------------------------------------------------------------------------------- - 4.845025 slack (MET) + 4.838521 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10178,10 +9926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 1.575604 1.095041 3.095041 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.575793 0.000000 3.095041 v gpio_dm0[38] (out) - 3.095041 data arrival time + 11 0.379256 1.570311 1.088649 3.088649 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.570352 0.000000 3.088649 v gpio_analog_sel[41] (out) + 3.088649 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10191,13 +9939,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095041 data arrival time + -3.088649 data arrival time --------------------------------------------------------------------------------------------- - 4.845040 slack (MET) + 4.838649 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10206,10 +9954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 1.575604 1.095104 3.095104 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.575795 0.000000 3.095104 v gpio_analog_en[38] (out) - 3.095104 data arrival time + 11 0.379185 1.573184 1.088770 3.088770 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.573434 0.000000 3.088770 v gpio_dm2[14] (out) + 3.088770 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10219,13 +9967,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095104 data arrival time + -3.088770 data arrival time --------------------------------------------------------------------------------------------- - 4.845104 slack (MET) + 4.838770 slack (MET) Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10234,10 +9982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 1.573820 1.095127 3.095126 v gpio_loopback_zero[16] (in) + 11 0.379326 1.573820 1.088816 3.088815 v gpio_loopback_zero[16] (in) gpio_loopback_zero[16] (net) - 1.574304 0.000000 3.095126 v gpio_analog_en[16] (out) - 3.095126 data arrival time + 1.574065 0.000000 3.088815 v gpio_out[16] (out) + 3.088815 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10247,13 +9995,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095126 data arrival time + -3.088815 data arrival time --------------------------------------------------------------------------------------------- - 4.845126 slack (MET) + 4.838816 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10262,10 +10010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 1.579541 1.095148 3.095148 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.579871 0.000000 3.095148 v gpio_analog_sel[23] (out) - 3.095148 data arrival time + 11 0.379153 1.569888 1.088824 3.088824 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.569936 0.000000 3.088824 v gpio_analog_pol[40] (out) + 3.088824 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10275,13 +10023,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095148 data arrival time + -3.088824 data arrival time --------------------------------------------------------------------------------------------- - 4.845148 slack (MET) + 4.838824 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10290,10 +10038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 1.579949 1.095175 3.095175 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.579993 0.000000 3.095175 v gpio_dm2[39] (out) - 3.095175 data arrival time + 11 0.379153 1.569888 1.088909 3.088909 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.569937 0.000000 3.088909 v gpio_dm0[40] (out) + 3.088909 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10303,13 +10051,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095175 data arrival time + -3.088909 data arrival time --------------------------------------------------------------------------------------------- - 4.845175 slack (MET) + 4.838909 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10318,10 +10066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 1.575604 1.095180 3.095181 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.575797 0.000000 3.095181 v gpio_dm1[38] (out) - 3.095181 data arrival time + 11 0.379153 1.569888 1.088973 3.088973 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.569938 0.000000 3.088973 v gpio_analog_en[40] (out) + 3.088973 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10331,13 +10079,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095181 data arrival time + -3.088973 data arrival time --------------------------------------------------------------------------------------------- - 4.845181 slack (MET) + 4.838973 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10346,10 +10094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 1.572070 1.095230 3.095230 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.572975 0.000000 3.095230 v gpio_analog_pol[13] (out) - 3.095230 data arrival time + 11 0.379153 1.569888 1.089049 3.089049 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.569939 0.000000 3.089049 v gpio_dm1[40] (out) + 3.089049 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10359,13 +10107,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095230 data arrival time + -3.089049 data arrival time --------------------------------------------------------------------------------------------- - 4.845230 slack (MET) + 4.839049 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10374,10 +10122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 1.575604 1.095241 3.095242 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.575799 0.000000 3.095242 v gpio_slow_sel[38] (out) - 3.095242 data arrival time + 11 0.379153 1.569888 1.089110 3.089110 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.569940 0.000000 3.089110 v gpio_slow_sel[40] (out) + 3.089110 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10387,13 +10135,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095242 data arrival time + -3.089110 data arrival time --------------------------------------------------------------------------------------------- - 4.845242 slack (MET) + 4.839110 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10402,10 +10150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 1.574382 1.095287 3.095287 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.574849 0.000000 3.095287 v gpio_dm0[17] (out) - 3.095287 data arrival time + 11 0.379256 1.570311 1.089119 3.089119 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.570358 0.000000 3.089119 v gpio_analog_pol[41] (out) + 3.089119 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10415,13 +10163,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095287 data arrival time + -3.089119 data arrival time --------------------------------------------------------------------------------------------- - 4.845286 slack (MET) + 4.839118 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10430,10 +10178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 1.579949 1.095304 3.095304 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.579994 0.000000 3.095304 v gpio_analog_sel[39] (out) - 3.095304 data arrival time + 11 0.379256 1.570311 1.089204 3.089204 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.570360 0.000000 3.089204 v gpio_dm0[41] (out) + 3.089204 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10443,13 +10191,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095304 data arrival time + -3.089204 data arrival time --------------------------------------------------------------------------------------------- - 4.845304 slack (MET) + 4.839204 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10458,10 +10206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 1.581216 1.095447 3.095447 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.581514 0.000000 3.095447 v gpio_dm2[34] (out) - 3.095447 data arrival time + 11 0.379476 1.574382 1.089242 3.089242 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.574623 0.000000 3.089242 v gpio_out[17] (out) + 3.089242 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10471,13 +10219,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095447 data arrival time + -3.089242 data arrival time --------------------------------------------------------------------------------------------- - 4.845447 slack (MET) + 4.839242 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10486,10 +10234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 1.585915 1.095476 3.095476 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.586137 0.000000 3.095476 v gpio_out[32] (out) - 3.095476 data arrival time + 11 0.379256 1.570311 1.089268 3.089267 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.570360 0.000000 3.089267 v gpio_analog_en[41] (out) + 3.089267 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10499,13 +10247,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095476 data arrival time + -3.089267 data arrival time --------------------------------------------------------------------------------------------- - 4.845476 slack (MET) + 4.839268 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10514,10 +10262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 1.578357 1.095495 3.095495 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.578873 0.000000 3.095495 v gpio_analog_sel[24] (out) - 3.095495 data arrival time + 11 0.379256 1.570311 1.089344 3.089344 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.570361 0.000000 3.089344 v gpio_dm1[41] (out) + 3.089344 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10527,13 +10275,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095495 data arrival time + -3.089344 data arrival time --------------------------------------------------------------------------------------------- - 4.845495 slack (MET) + 4.839343 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10542,10 +10290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 1.581008 1.095507 3.095507 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.581332 0.000000 3.095507 v gpio_analog_sel[31] (out) - 3.095507 data arrival time + 11 0.379256 1.570311 1.089405 3.089405 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.570362 0.000000 3.089405 v gpio_slow_sel[41] (out) + 3.089405 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10555,13 +10303,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095507 data arrival time + -3.089405 data arrival time --------------------------------------------------------------------------------------------- - 4.845507 slack (MET) + 4.839405 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10570,10 +10318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 1.573184 1.095536 3.095536 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.573696 0.000000 3.095536 v gpio_dm0[14] (out) - 3.095536 data arrival time + 11 0.381787 1.583969 1.089439 3.089439 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.584058 0.000000 3.089439 v gpio_ib_mode_sel[20] (out) + 3.089439 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10583,13 +10331,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095536 data arrival time + -3.089439 data arrival time --------------------------------------------------------------------------------------------- - 4.845536 slack (MET) + 4.839439 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10598,10 +10346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 1.583912 1.095577 3.095577 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.584166 0.000000 3.095577 v gpio_out[27] (out) - 3.095577 data arrival time + 11 0.379185 1.573184 1.089449 3.089449 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.573456 0.000000 3.089449 v gpio_analog_sel[14] (out) + 3.089449 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10611,13 +10359,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095577 data arrival time + -3.089449 data arrival time --------------------------------------------------------------------------------------------- - 4.845577 slack (MET) + 4.839449 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10626,10 +10374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 1.574382 1.095610 3.095610 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.574863 0.000000 3.095610 v gpio_analog_en[17] (out) - 3.095610 data arrival time + 11 0.379326 1.573820 1.089555 3.089555 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.574089 0.000000 3.089555 v gpio_holdover[16] (out) + 3.089555 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10639,13 +10387,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095610 data arrival time + -3.089555 data arrival time --------------------------------------------------------------------------------------------- - 4.845610 slack (MET) + 4.839555 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10654,10 +10402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 1.581941 1.095688 3.095688 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.582240 0.000000 3.095688 v gpio_dm2[36] (out) - 3.095688 data arrival time + 11 0.380209 1.575604 1.089550 3.089550 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.575672 0.000000 3.089550 v gpio_out[38] (out) + 3.089550 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10667,13 +10415,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095688 data arrival time + -3.089550 data arrival time --------------------------------------------------------------------------------------------- - 4.845687 slack (MET) + 4.839550 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10682,10 +10430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 1.584678 1.095767 3.095767 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.584943 0.000000 3.095767 v gpio_out[29] (out) - 3.095767 data arrival time + 11 0.382222 1.585779 1.089676 3.089676 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.585850 0.000000 3.089676 v gpio_ib_mode_sel[37] (out) + 3.089676 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10695,13 +10443,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095767 data arrival time + -3.089676 data arrival time --------------------------------------------------------------------------------------------- - 4.845767 slack (MET) + 4.839676 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10710,10 +10458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 1.579949 1.095776 3.095776 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.580001 0.000000 3.095776 v gpio_analog_pol[39] (out) - 3.095776 data arrival time + 11 0.379476 1.574382 1.089980 3.089980 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.574647 0.000000 3.089980 v gpio_holdover[17] (out) + 3.089980 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10723,13 +10471,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095776 data arrival time + -3.089980 data arrival time --------------------------------------------------------------------------------------------- - 4.845776 slack (MET) + 4.839980 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10738,10 +10486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 1.583969 1.095798 3.095798 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.584218 0.000000 3.095798 v gpio_out[20] (out) - 3.095798 data arrival time + 11 0.379326 1.573820 1.090311 3.090311 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.574114 0.000000 3.090311 v gpio_dm2[16] (out) + 3.090311 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10751,13 +10499,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095798 data arrival time + -3.090311 data arrival time --------------------------------------------------------------------------------------------- - 4.845798 slack (MET) + 4.840312 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10766,10 +10514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 1.579949 1.095861 3.095861 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.580002 0.000000 3.095861 v gpio_dm0[39] (out) - 3.095861 data arrival time + 11 0.382177 1.585626 1.090321 3.090321 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.585713 0.000000 3.090321 v gpio_ib_mode_sel[19] (out) + 3.090321 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10779,13 +10527,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095861 data arrival time + -3.090321 data arrival time --------------------------------------------------------------------------------------------- - 4.845861 slack (MET) + 4.840320 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10794,10 +10542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 1.573184 1.095873 3.095873 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.573712 0.000000 3.095873 v gpio_analog_en[14] (out) - 3.095873 data arrival time + 11 0.381787 1.583969 1.090520 3.090520 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.584080 0.000000 3.090520 v gpio_vtrip_sel[20] (out) + 3.090520 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10807,13 +10555,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095873 data arrival time + -3.090520 data arrival time --------------------------------------------------------------------------------------------- - 4.845872 slack (MET) + 4.840520 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10822,10 +10570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 1.579949 1.095925 3.095925 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.580003 0.000000 3.095925 v gpio_analog_en[39] (out) - 3.095925 data arrival time + 11 0.382203 1.585696 1.090557 3.090557 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.585784 0.000000 3.090557 v gpio_ib_mode_sel[15] (out) + 3.090557 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10835,13 +10583,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095925 data arrival time + -3.090557 data arrival time --------------------------------------------------------------------------------------------- - 4.845925 slack (MET) + 4.840557 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10850,10 +10598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 1.578987 1.095988 3.095988 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.579278 0.000000 3.095988 v gpio_analog_sel[0] (out) - 3.095988 data arrival time + 11 0.382266 1.585870 1.090622 3.090622 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.585950 0.000000 3.090622 v gpio_ib_mode_sel[22] (out) + 3.090622 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10863,13 +10611,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095988 data arrival time + -3.090622 data arrival time --------------------------------------------------------------------------------------------- - 4.845988 slack (MET) + 4.840621 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10878,10 +10626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 1.579949 1.095994 3.095994 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.580004 0.000000 3.095994 v gpio_dm1[39] (out) - 3.095994 data arrival time + 11 0.379476 1.574382 1.090735 3.090735 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.574672 0.000000 3.090735 v gpio_dm2[17] (out) + 3.090735 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10891,13 +10639,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095994 data arrival time + -3.090735 data arrival time --------------------------------------------------------------------------------------------- - 4.845994 slack (MET) + 4.840735 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10906,10 +10654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 1.573820 1.096025 3.096025 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.574345 0.000000 3.096025 v gpio_dm1[16] (out) - 3.096025 data arrival time + 11 0.380209 1.575604 1.090847 3.090847 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.575695 0.000000 3.090847 v gpio_holdover[38] (out) + 3.090847 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10919,13 +10667,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096025 data arrival time + -3.090847 data arrival time --------------------------------------------------------------------------------------------- - 4.846025 slack (MET) + 4.840847 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10934,10 +10682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 1.579949 1.096056 3.096056 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.580005 0.000000 3.096056 v gpio_slow_sel[39] (out) - 3.096056 data arrival time + 11 0.379326 1.573820 1.090961 3.090961 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.574137 0.000000 3.090961 v gpio_analog_sel[16] (out) + 3.090961 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10947,13 +10695,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096056 data arrival time + -3.090961 data arrival time --------------------------------------------------------------------------------------------- - 4.846055 slack (MET) + 4.840961 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10962,10 +10710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 1.573820 1.096104 3.096104 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.574348 0.000000 3.096104 v gpio_slow_sel[16] (out) - 3.096104 data arrival time + 11 0.378530 1.572070 1.091123 3.091123 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.572741 0.000000 3.091123 v gpio_analog_sel[13] (out) + 3.091123 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10975,13 +10723,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096104 data arrival time + -3.091123 data arrival time --------------------------------------------------------------------------------------------- - 4.846104 slack (MET) + 4.841122 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10990,10 +10738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 1.581216 1.096126 3.096126 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.581539 0.000000 3.096126 v gpio_analog_sel[34] (out) - 3.096126 data arrival time + 11 0.380128 1.576988 1.091135 3.091136 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.577221 0.000000 3.091136 v gpio_out[18] (out) + 3.091136 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11003,13 +10751,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096126 data arrival time + -3.091136 data arrival time --------------------------------------------------------------------------------------------- - 4.846126 slack (MET) + 4.841136 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11018,10 +10766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 1.581439 1.096266 3.096266 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.581890 0.000000 3.096266 v gpio_dm2[30] (out) - 3.096266 data arrival time + 11 0.382522 1.587081 1.091163 3.091163 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.587169 0.000000 3.091163 v gpio_ib_mode_sel[21] (out) + 3.091163 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11031,13 +10779,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096266 data arrival time + -3.091163 data arrival time --------------------------------------------------------------------------------------------- - 4.846266 slack (MET) + 4.841163 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11046,10 +10794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 1.573184 1.096282 3.096282 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.573731 0.000000 3.096282 v gpio_dm1[14] (out) - 3.096282 data arrival time + 11 0.379476 1.574382 1.091384 3.091384 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.574694 0.000000 3.091384 v gpio_analog_sel[17] (out) + 3.091384 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11059,13 +10807,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096282 data arrival time + -3.091384 data arrival time --------------------------------------------------------------------------------------------- - 4.846282 slack (MET) + 4.841383 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11074,10 +10822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 1.583912 1.096355 3.096355 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.584191 0.000000 3.096355 v gpio_holdover[27] (out) - 3.096355 data arrival time + 11 0.382177 1.585626 1.091402 3.091402 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.585734 0.000000 3.091402 v gpio_vtrip_sel[19] (out) + 3.091402 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11087,13 +10835,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096355 data arrival time + -3.091402 data arrival time --------------------------------------------------------------------------------------------- - 4.846354 slack (MET) + 4.841402 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11102,10 +10850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 1.581941 1.096365 3.096365 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.582264 0.000000 3.096365 v gpio_analog_sel[36] (out) - 3.096365 data arrival time + 11 0.382266 1.585870 1.091556 3.091556 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.585968 0.000000 3.091556 v gpio_vtrip_sel[22] (out) + 3.091556 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11115,13 +10863,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096365 data arrival time + -3.091556 data arrival time --------------------------------------------------------------------------------------------- - 4.846365 slack (MET) + 4.841556 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11130,10 +10878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 1.586002 1.096382 3.096382 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.586252 0.000000 3.096382 v gpio_out[26] (out) - 3.096382 data arrival time + 11 0.379736 1.574471 1.091571 3.091571 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.574666 0.000000 3.091571 v gpio_out[43] (out) + 3.091571 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11143,13 +10891,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096382 data arrival time + -3.091571 data arrival time --------------------------------------------------------------------------------------------- - 4.846382 slack (MET) + 4.841571 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11158,10 +10906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 1.576988 1.096394 3.096394 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.577410 0.000000 3.096394 v gpio_analog_pol[18] (out) - 3.096394 data arrival time + 11 0.381380 1.582362 1.091587 3.091587 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.582528 0.000000 3.091587 v gpio_vtrip_sel[36] (out) + 3.091587 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11171,13 +10919,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096394 data arrival time + -3.091587 data arrival time --------------------------------------------------------------------------------------------- - 4.846394 slack (MET) + 4.841587 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11186,10 +10934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 1.588422 1.096398 3.096398 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.588501 0.000000 3.096398 v gpio_ib_mode_sel[35] (out) - 3.096398 data arrival time + 11 0.382203 1.585696 1.091638 3.091638 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.585806 0.000000 3.091638 v gpio_vtrip_sel[15] (out) + 3.091638 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11199,13 +10947,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096398 data arrival time + -3.091638 data arrival time --------------------------------------------------------------------------------------------- - 4.846398 slack (MET) + 4.841638 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11214,10 +10962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 1.572070 1.096453 3.096453 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.573051 0.000000 3.096453 v gpio_dm0[13] (out) - 3.096453 data arrival time + 11 0.379736 1.574471 1.091719 3.091719 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.574670 0.000000 3.091719 v gpio_holdover[43] (out) + 3.091719 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11227,13 +10975,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096453 data arrival time + -3.091719 data arrival time --------------------------------------------------------------------------------------------- - 4.846453 slack (MET) + 4.841719 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11242,10 +10990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 1.583969 1.096538 3.096538 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.584242 0.000000 3.096538 v gpio_holdover[20] (out) - 3.096538 data arrival time + 11 0.380128 1.576988 1.091753 3.091753 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.577240 0.000000 3.091753 v gpio_holdover[18] (out) + 3.091753 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11255,13 +11003,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096538 data arrival time + -3.091753 data arrival time --------------------------------------------------------------------------------------------- - 4.846538 slack (MET) + 4.841753 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11270,10 +11018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 1.584678 1.096547 3.096547 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.584968 0.000000 3.096547 v gpio_holdover[29] (out) - 3.096547 data arrival time + 11 0.379736 1.574471 1.091868 3.091868 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.574674 0.000000 3.091868 v gpio_dm2[43] (out) + 3.091868 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11283,13 +11031,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096547 data arrival time + -3.091868 data arrival time --------------------------------------------------------------------------------------------- - 4.846547 slack (MET) + 4.841868 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11298,10 +11046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 1.572070 1.096563 3.096563 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.573058 0.000000 3.096563 v gpio_analog_en[13] (out) - 3.096563 data arrival time + 11 0.379736 1.574471 1.091997 3.091996 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.574678 0.000000 3.091996 v gpio_analog_sel[43] (out) + 3.091996 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11311,13 +11059,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096563 data arrival time + -3.091996 data arrival time --------------------------------------------------------------------------------------------- - 4.846562 slack (MET) + 4.841996 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11326,10 +11074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 1.573184 1.096596 3.096596 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.573746 0.000000 3.096596 v gpio_slow_sel[14] (out) - 3.096596 data arrival time + 11 0.380209 1.575604 1.092092 3.092092 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.575720 0.000000 3.092092 v gpio_dm2[38] (out) + 3.092092 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11339,13 +11087,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096596 data arrival time + -3.092092 data arrival time --------------------------------------------------------------------------------------------- - 4.846596 slack (MET) + 4.842092 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11354,10 +11102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 1.574382 1.096631 3.096631 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.574909 0.000000 3.096631 v gpio_dm1[17] (out) - 3.096631 data arrival time + 11 0.382522 1.587081 1.092247 3.092247 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.587190 0.000000 3.092247 v gpio_vtrip_sel[21] (out) + 3.092247 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11367,13 +11115,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096631 data arrival time + -3.092247 data arrival time --------------------------------------------------------------------------------------------- - 4.846631 slack (MET) + 4.842247 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11382,10 +11130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 1.574382 1.096687 3.096687 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.574912 0.000000 3.096687 v gpio_slow_sel[17] (out) - 3.096687 data arrival time + 11 0.380941 1.577331 1.092328 3.092328 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.577362 0.000000 3.092328 v gpio_ib_mode_sel[42] (out) + 3.092328 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11395,13 +11143,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096687 data arrival time + -3.092328 data arrival time --------------------------------------------------------------------------------------------- - 4.846687 slack (MET) + 4.842329 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11410,10 +11158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 1.576988 1.096754 3.096754 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.577425 0.000000 3.096754 v gpio_dm0[18] (out) - 3.096754 data arrival time + 11 0.380718 1.578987 1.092419 3.092419 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.579169 0.000000 3.092419 v gpio_out[0] (out) + 3.092419 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11423,13 +11171,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096754 data arrival time + -3.092419 data arrival time --------------------------------------------------------------------------------------------- - 4.846754 slack (MET) + 4.842419 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11438,10 +11186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 1.585779 1.096832 3.096832 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.586021 0.000000 3.096832 v gpio_out[37] (out) - 3.096832 data arrival time + 11 0.379736 1.574471 1.092466 3.092465 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.574691 0.000000 3.092465 v gpio_analog_pol[43] (out) + 3.092465 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11451,13 +11199,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096832 data arrival time + -3.092465 data arrival time --------------------------------------------------------------------------------------------- - 4.846831 slack (MET) + 4.842465 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11466,10 +11214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 1.585696 1.097008 3.097008 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.585946 0.000000 3.097008 v gpio_out[15] (out) - 3.097008 data arrival time + 11 0.380128 1.576988 1.092509 3.092510 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.577265 0.000000 3.092510 v gpio_dm2[18] (out) + 3.092510 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11479,13 +11227,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097008 data arrival time + -3.092510 data arrival time --------------------------------------------------------------------------------------------- - 4.847007 slack (MET) + 4.842510 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11494,10 +11242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 1.576988 1.097077 3.097077 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.577439 0.000000 3.097077 v gpio_analog_en[18] (out) - 3.097077 data arrival time + 11 0.380941 1.577331 1.092542 3.092542 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.577364 0.000000 3.092542 v gpio_vtrip_sel[42] (out) + 3.092542 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11507,13 +11255,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097077 data arrival time + -3.092542 data arrival time --------------------------------------------------------------------------------------------- - 4.847077 slack (MET) + 4.842543 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11522,10 +11270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 1.583912 1.097144 3.097144 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.584219 0.000000 3.097144 v gpio_dm2[27] (out) - 3.097144 data arrival time + 11 0.379736 1.574471 1.092550 3.092550 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.574694 0.000000 3.092550 v gpio_dm0[43] (out) + 3.092550 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11535,13 +11283,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097144 data arrival time + -3.092550 data arrival time --------------------------------------------------------------------------------------------- - 4.847144 slack (MET) + 4.842550 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11550,10 +11298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 1.585626 1.097202 3.097202 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.585888 0.000000 3.097202 v gpio_out[19] (out) - 3.097202 data arrival time + 11 0.379736 1.574471 1.092614 3.092614 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.574696 0.000000 3.092614 v gpio_analog_en[43] (out) + 3.092614 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11563,13 +11311,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097202 data arrival time + -3.092614 data arrival time --------------------------------------------------------------------------------------------- - 4.847202 slack (MET) + 4.842615 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11578,10 +11326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 1.585870 1.097252 3.097253 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.586112 0.000000 3.097253 v gpio_out[22] (out) - 3.097253 data arrival time + 11 0.379736 1.574471 1.092690 3.092690 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.574698 0.000000 3.092690 v gpio_dm1[43] (out) + 3.092690 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11591,13 +11339,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097253 data arrival time + -3.092690 data arrival time --------------------------------------------------------------------------------------------- - 4.847252 slack (MET) + 4.842690 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11606,10 +11354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 1.583969 1.097294 3.097294 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.584267 0.000000 3.097294 v gpio_dm2[20] (out) - 3.097294 data arrival time + 11 0.379736 1.574471 1.092752 3.092752 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.574700 0.000000 3.092752 v gpio_slow_sel[43] (out) + 3.092752 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11619,13 +11367,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097294 data arrival time + -3.092752 data arrival time --------------------------------------------------------------------------------------------- - 4.847294 slack (MET) + 4.842751 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11634,10 +11382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 1.584678 1.097339 3.097339 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.584996 0.000000 3.097339 v gpio_dm2[29] (out) - 3.097339 data arrival time + 11 0.380209 1.575604 1.092921 3.092921 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.575739 0.000000 3.092921 v gpio_analog_sel[38] (out) + 3.092921 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11647,13 +11395,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097339 data arrival time + -3.092921 data arrival time --------------------------------------------------------------------------------------------- - 4.847340 slack (MET) + 4.842921 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11662,10 +11410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 1.578382 1.097495 3.097495 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.578880 0.000000 3.097495 v gpio_analog_pol[33] (out) - 3.097495 data arrival time + 11 0.380712 1.579541 1.093039 3.093039 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.579799 0.000000 3.093039 v gpio_out[23] (out) + 3.093039 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11675,13 +11423,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097495 data arrival time + -3.093039 data arrival time --------------------------------------------------------------------------------------------- - 4.847495 slack (MET) + 4.843039 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11690,10 +11438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 1.585779 1.097613 3.097612 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.586046 0.000000 3.097612 v gpio_holdover[37] (out) - 3.097612 data arrival time + 11 0.380941 1.577331 1.093063 3.093063 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.577370 0.000000 3.093063 v gpio_out[42] (out) + 3.093063 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11703,13 +11451,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097612 data arrival time + -3.093063 data arrival time --------------------------------------------------------------------------------------------- - 4.847612 slack (MET) + 4.843062 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11718,10 +11466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 1.579332 1.097702 3.097702 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.579863 0.000000 3.097702 v gpio_analog_sel[28] (out) - 3.097702 data arrival time + 11 0.380128 1.576988 1.093159 3.093159 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.577287 0.000000 3.093159 v gpio_analog_sel[18] (out) + 3.093159 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11731,13 +11479,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097702 data arrival time + -3.093159 data arrival time --------------------------------------------------------------------------------------------- - 4.847702 slack (MET) + 4.843159 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11746,10 +11494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 1.572070 1.097740 3.097740 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.573135 0.000000 3.097740 v gpio_dm1[13] (out) - 3.097740 data arrival time + 11 0.380718 1.578987 1.093200 3.093200 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.579190 0.000000 3.093200 v gpio_holdover[0] (out) + 3.093200 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11759,13 +11507,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097740 data arrival time + -3.093200 data arrival time --------------------------------------------------------------------------------------------- - 4.847740 slack (MET) + 4.843200 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11774,10 +11522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 1.585696 1.097747 3.097747 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.585970 0.000000 3.097747 v gpio_holdover[15] (out) - 3.097747 data arrival time + 11 0.380941 1.577331 1.093211 3.093211 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.577372 0.000000 3.093211 v gpio_holdover[42] (out) + 3.093211 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11787,13 +11535,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097747 data arrival time + -3.093211 data arrival time --------------------------------------------------------------------------------------------- - 4.847747 slack (MET) + 4.843211 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11802,10 +11550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 1.583912 1.097823 3.097822 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.584243 0.000000 3.097822 v gpio_analog_sel[27] (out) - 3.097822 data arrival time + 11 0.380941 1.577331 1.093361 3.093361 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.577374 0.000000 3.093361 v gpio_dm2[42] (out) + 3.093361 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11815,13 +11563,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097822 data arrival time + -3.093361 data arrival time --------------------------------------------------------------------------------------------- - 4.847823 slack (MET) + 4.843360 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11830,10 +11578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 1.583969 1.097944 3.097944 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.584290 0.000000 3.097944 v gpio_analog_sel[20] (out) - 3.097944 data arrival time + 11 0.380941 1.577331 1.093490 3.093490 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.577376 0.000000 3.093490 v gpio_analog_sel[42] (out) + 3.093490 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11843,13 +11591,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097944 data arrival time + -3.093490 data arrival time --------------------------------------------------------------------------------------------- - 4.847943 slack (MET) + 4.843489 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11858,10 +11606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 1.585626 1.097942 3.097942 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.585912 0.000000 3.097942 v gpio_holdover[19] (out) - 3.097942 data arrival time + 11 0.380712 1.579541 1.093778 3.093778 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.579823 0.000000 3.093778 v gpio_holdover[23] (out) + 3.093778 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11871,13 +11619,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097942 data arrival time + -3.093778 data arrival time --------------------------------------------------------------------------------------------- - 4.847943 slack (MET) + 4.843778 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11886,10 +11634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 1.576988 1.097976 3.097976 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.577478 0.000000 3.097976 v gpio_dm1[18] (out) - 3.097976 data arrival time + 11 0.379185 1.573184 1.093804 3.093804 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.573620 0.000000 3.093804 v gpio_analog_pol[14] (out) + 3.093804 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11899,13 +11647,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097976 data arrival time + -3.093804 data arrival time --------------------------------------------------------------------------------------------- - 4.847976 slack (MET) + 4.843805 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11914,10 +11662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 1.578987 1.097987 3.097987 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.579350 0.000000 3.097987 v gpio_inp_dis[0] (out) - 3.097987 data arrival time + 11 0.380941 1.577331 1.093960 3.093960 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.577382 0.000000 3.093960 v gpio_analog_pol[42] (out) + 3.093960 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11927,13 +11675,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097987 data arrival time + -3.093960 data arrival time --------------------------------------------------------------------------------------------- - 4.847987 slack (MET) + 4.843960 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11942,10 +11690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 1.585870 1.097994 3.097994 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.586136 0.000000 3.097994 v gpio_holdover[22] (out) - 3.097994 data arrival time + 11 0.380718 1.578987 1.093994 3.093994 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.579214 0.000000 3.093994 v gpio_dm2[0] (out) + 3.093994 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11955,13 +11703,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097994 data arrival time + -3.093994 data arrival time --------------------------------------------------------------------------------------------- - 4.847994 slack (MET) + 4.843994 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11970,10 +11718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 1.584678 1.098020 3.098020 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.585021 0.000000 3.098020 v gpio_analog_sel[29] (out) - 3.098020 data arrival time + 11 0.382222 1.585779 1.094001 3.094001 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.585942 0.000000 3.094001 v gpio_vtrip_sel[37] (out) + 3.094001 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11983,13 +11731,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.098020 data arrival time + -3.094001 data arrival time --------------------------------------------------------------------------------------------- - 4.848020 slack (MET) + 4.844001 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11998,10 +11746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 1.572070 1.098053 3.098053 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.573156 0.000000 3.098053 v gpio_slow_sel[13] (out) - 3.098053 data arrival time + 11 0.380941 1.577331 1.094046 3.094046 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.577384 0.000000 3.094046 v gpio_dm0[42] (out) + 3.094046 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12011,13 +11759,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.098053 data arrival time + -3.094046 data arrival time --------------------------------------------------------------------------------------------- - 4.848053 slack (MET) + 4.844045 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12026,10 +11774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 1.578987 1.098061 3.098061 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.579353 0.000000 3.098061 v gpio_analog_pol[0] (out) - 3.098061 data arrival time + 11 0.380941 1.577331 1.094139 3.094139 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.577385 0.000000 3.094139 v gpio_analog_en[42] (out) + 3.094139 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12039,13 +11787,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.098061 data arrival time + -3.094139 data arrival time --------------------------------------------------------------------------------------------- - 4.848061 slack (MET) + 4.844139 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12054,10 +11802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 1.576988 1.098071 3.098071 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.577482 0.000000 3.098071 v gpio_slow_sel[18] (out) - 3.098071 data arrival time + 11 0.381578 1.579949 1.094140 3.094140 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.579980 0.000000 3.094140 v gpio_ib_mode_sel[39] (out) + 3.094140 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12067,13 +11815,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.098071 data arrival time + -3.094140 data arrival time --------------------------------------------------------------------------------------------- - 4.848072 slack (MET) + 4.844140 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12082,10 +11830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 1.581008 1.098082 3.098082 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.581431 0.000000 3.098082 v gpio_analog_pol[31] (out) - 3.098082 data arrival time + 11 0.380941 1.577331 1.094186 3.094186 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.577386 0.000000 3.094186 v gpio_dm1[42] (out) + 3.094186 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12095,13 +11843,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.098082 data arrival time + -3.094186 data arrival time --------------------------------------------------------------------------------------------- - 4.848082 slack (MET) + 4.844186 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12110,10 +11858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 1.587081 1.098132 3.098132 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.587347 0.000000 3.098132 v gpio_out[21] (out) - 3.098132 data arrival time + 11 0.380941 1.577331 1.094247 3.094247 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.577387 0.000000 3.094247 v gpio_slow_sel[42] (out) + 3.094247 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12123,13 +11871,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.098132 data arrival time + -3.094247 data arrival time --------------------------------------------------------------------------------------------- - 4.848132 slack (MET) + 4.844247 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12138,10 +11886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 1.578987 1.098184 3.098184 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.579358 0.000000 3.098184 v gpio_analog_en[0] (out) - 3.098184 data arrival time + 11 0.381578 1.579949 1.094354 3.094354 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.579982 0.000000 3.094354 v gpio_vtrip_sel[39] (out) + 3.094354 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12151,13 +11899,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.098184 data arrival time + -3.094354 data arrival time --------------------------------------------------------------------------------------------- - 4.848183 slack (MET) + 4.844354 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12166,10 +11914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 1.579541 1.098250 3.098250 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.579994 0.000000 3.098250 v gpio_analog_pol[23] (out) - 3.098250 data arrival time + 11 0.379326 1.573820 1.094375 3.094375 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.574271 0.000000 3.094375 v gpio_analog_pol[16] (out) + 3.094375 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12179,13 +11927,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.098250 data arrival time + -3.094375 data arrival time --------------------------------------------------------------------------------------------- - 4.848250 slack (MET) + 4.844375 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12194,10 +11942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 1.578987 1.098260 3.098260 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.579361 0.000000 3.098260 v gpio_dm1[0] (out) - 3.098260 data arrival time + 11 0.381380 1.582362 1.094409 3.094409 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.582609 0.000000 3.094409 v gpio_out[36] (out) + 3.094409 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12207,13 +11955,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.098260 data arrival time + -3.094409 data arrival time --------------------------------------------------------------------------------------------- - 4.848260 slack (MET) + 4.844409 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12222,10 +11970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 1.578987 1.098321 3.098321 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.579363 0.000000 3.098321 v gpio_slow_sel[0] (out) - 3.098321 data arrival time + 11 0.380712 1.579541 1.094533 3.094533 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.579849 0.000000 3.094533 v gpio_dm2[23] (out) + 3.094533 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12235,13 +11983,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.098321 data arrival time + -3.094533 data arrival time --------------------------------------------------------------------------------------------- - 4.848321 slack (MET) + 4.844533 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12250,10 +11998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 1.585696 1.098503 3.098503 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.585996 0.000000 3.098503 v gpio_dm2[15] (out) - 3.098503 data arrival time + 11 0.379326 1.573820 1.094804 3.094804 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.574290 0.000000 3.094804 v gpio_dm0[16] (out) + 3.094804 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12263,13 +12011,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.098503 data arrival time + -3.094804 data arrival time --------------------------------------------------------------------------------------------- - 4.848503 slack (MET) + 4.844804 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12278,10 +12026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 1.585915 1.098604 3.098604 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.586240 0.000000 3.098604 v gpio_holdover[32] (out) - 3.098604 data arrival time + 11 0.379476 1.574382 1.094857 3.094857 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.574830 0.000000 3.094857 v gpio_analog_pol[17] (out) + 3.094857 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12291,13 +12039,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.098604 data arrival time + -3.094857 data arrival time --------------------------------------------------------------------------------------------- - 4.848603 slack (MET) + 4.844857 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12306,10 +12054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 1.579541 1.098680 3.098680 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.580012 0.000000 3.098680 v gpio_dm0[23] (out) - 3.098680 data arrival time + 11 0.381578 1.579949 1.094876 3.094876 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.579989 0.000000 3.094876 v gpio_out[39] (out) + 3.094876 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12319,13 +12067,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.098680 data arrival time + -3.094876 data arrival time --------------------------------------------------------------------------------------------- - 4.848680 slack (MET) + 4.844876 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12334,10 +12082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 1.585626 1.098699 3.098699 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.585939 0.000000 3.098699 v gpio_dm2[19] (out) - 3.098699 data arrival time + 11 0.380209 1.575604 1.094956 3.094956 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.575791 0.000000 3.094956 v gpio_analog_pol[38] (out) + 3.094956 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12347,13 +12095,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.098699 data arrival time + -3.094956 data arrival time --------------------------------------------------------------------------------------------- - 4.848700 slack (MET) + 4.844956 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12362,10 +12110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 1.581216 1.098725 3.098725 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.581639 0.000000 3.098725 v gpio_analog_pol[34] (out) - 3.098725 data arrival time + 11 0.381578 1.579949 1.095025 3.095025 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.579991 0.000000 3.095025 v gpio_holdover[39] (out) + 3.095025 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12375,13 +12123,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.098725 data arrival time + -3.095025 data arrival time --------------------------------------------------------------------------------------------- - 4.848725 slack (MET) + 4.845025 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12390,10 +12138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 1.581439 1.098750 3.098750 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.582002 0.000000 3.098750 v gpio_analog_sel[30] (out) - 3.098750 data arrival time + 11 0.380209 1.575604 1.095041 3.095041 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.575793 0.000000 3.095041 v gpio_dm0[38] (out) + 3.095041 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12403,13 +12151,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.098750 data arrival time + -3.095041 data arrival time --------------------------------------------------------------------------------------------- - 4.848750 slack (MET) + 4.845040 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12418,10 +12166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 1.585870 1.098752 3.098752 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.586161 0.000000 3.098752 v gpio_dm2[22] (out) - 3.098752 data arrival time + 11 0.380209 1.575604 1.095104 3.095104 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.575795 0.000000 3.095104 v gpio_analog_en[38] (out) + 3.095104 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12431,13 +12179,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.098752 data arrival time + -3.095104 data arrival time --------------------------------------------------------------------------------------------- - 4.848752 slack (MET) + 4.845104 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12445,11 +12193,11 @@ Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.382522 1.587081 1.098820 3.098820 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.587370 0.000000 3.098820 v gpio_holdover[21] (out) - 3.098820 data arrival time + 2.000000 2.000000 v input external delay + 11 0.379326 1.573820 1.095127 3.095126 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.574304 0.000000 3.095126 v gpio_analog_en[16] (out) + 3.095126 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12459,13 +12207,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.098820 data arrival time + -3.095126 data arrival time --------------------------------------------------------------------------------------------- - 4.848820 slack (MET) + 4.845126 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12474,10 +12222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 1.581941 1.098938 3.098938 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.582363 0.000000 3.098938 v gpio_analog_pol[36] (out) - 3.098938 data arrival time + 11 0.380712 1.579541 1.095148 3.095148 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.579871 0.000000 3.095148 v gpio_analog_sel[23] (out) + 3.095148 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12487,13 +12235,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.098938 data arrival time + -3.095148 data arrival time --------------------------------------------------------------------------------------------- - 4.848938 slack (MET) + 4.845148 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12502,10 +12250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 1.586002 1.098990 3.098990 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.586341 0.000000 3.098990 v gpio_holdover[26] (out) - 3.098990 data arrival time + 11 0.381578 1.579949 1.095175 3.095175 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.579993 0.000000 3.095175 v gpio_dm2[39] (out) + 3.095175 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12515,13 +12263,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.098990 data arrival time + -3.095175 data arrival time --------------------------------------------------------------------------------------------- - 4.848991 slack (MET) + 4.845175 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12530,10 +12278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 1.579541 1.099003 3.099003 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.580027 0.000000 3.099003 v gpio_analog_en[23] (out) - 3.099003 data arrival time + 11 0.380209 1.575604 1.095180 3.095181 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.575797 0.000000 3.095181 v gpio_dm1[38] (out) + 3.095181 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12543,13 +12291,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.099003 data arrival time + -3.095181 data arrival time --------------------------------------------------------------------------------------------- - 4.849003 slack (MET) + 4.845181 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12558,10 +12306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 1.585696 1.099153 3.099153 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.586019 0.000000 3.099153 v gpio_analog_sel[15] (out) - 3.099153 data arrival time + 11 0.381380 1.582362 1.095186 3.095186 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.582634 0.000000 3.095186 v gpio_holdover[36] (out) + 3.095186 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12571,13 +12319,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.099153 data arrival time + -3.095186 data arrival time --------------------------------------------------------------------------------------------- - 4.849153 slack (MET) + 4.845187 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12586,10 +12334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 1.581216 1.099152 3.099152 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.581657 0.000000 3.099152 v gpio_dm0[34] (out) - 3.099152 data arrival time + 11 0.378530 1.572070 1.095230 3.095230 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.572975 0.000000 3.095230 v gpio_analog_pol[13] (out) + 3.095230 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12599,13 +12347,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.099152 data arrival time + -3.095230 data arrival time --------------------------------------------------------------------------------------------- - 4.849152 slack (MET) + 4.845230 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12614,10 +12362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 1.578382 1.099226 3.099226 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.578961 0.000000 3.099226 v gpio_dm0[33] (out) - 3.099226 data arrival time + 11 0.380209 1.575604 1.095241 3.095242 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.575799 0.000000 3.095242 v gpio_slow_sel[38] (out) + 3.095242 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12627,13 +12375,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.099226 data arrival time + -3.095242 data arrival time --------------------------------------------------------------------------------------------- - 4.849226 slack (MET) + 4.845242 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12642,10 +12390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 1.585626 1.099288 3.099288 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.585960 0.000000 3.099288 v gpio_analog_sel[19] (out) - 3.099288 data arrival time + 11 0.379476 1.574382 1.095287 3.095287 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.574849 0.000000 3.095287 v gpio_dm0[17] (out) + 3.095287 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12655,13 +12403,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.099288 data arrival time + -3.095287 data arrival time --------------------------------------------------------------------------------------------- - 4.849288 slack (MET) + 4.845286 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12670,10 +12418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 1.581008 1.099314 3.099314 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.581484 0.000000 3.099314 v gpio_dm0[31] (out) - 3.099314 data arrival time + 11 0.381578 1.579949 1.095304 3.095304 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.579994 0.000000 3.095304 v gpio_analog_sel[39] (out) + 3.095304 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12683,13 +12431,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.099314 data arrival time + -3.095304 data arrival time --------------------------------------------------------------------------------------------- - 4.849314 slack (MET) + 4.845304 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12698,10 +12446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 1.585915 1.099370 3.099370 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.586268 0.000000 3.099370 v gpio_dm2[32] (out) - 3.099370 data arrival time + 11 0.379185 1.573184 1.095536 3.095536 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.573696 0.000000 3.095536 v gpio_dm0[14] (out) + 3.095536 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12711,13 +12459,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.099370 data arrival time + -3.095536 data arrival time --------------------------------------------------------------------------------------------- - 4.849370 slack (MET) + 4.845536 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12726,10 +12474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 1.585870 1.099402 3.099402 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.586184 0.000000 3.099402 v gpio_analog_sel[22] (out) - 3.099402 data arrival time + 11 0.379476 1.574382 1.095610 3.095610 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.574863 0.000000 3.095610 v gpio_analog_en[17] (out) + 3.095610 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12739,13 +12487,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.099402 data arrival time + -3.095610 data arrival time --------------------------------------------------------------------------------------------- - 4.849402 slack (MET) + 4.845610 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12754,10 +12502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 1.576248 1.099527 3.099527 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.577328 0.000000 3.099527 v gpio_out[25] (out) - 3.099527 data arrival time + 11 0.381578 1.579949 1.095776 3.095776 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.580001 0.000000 3.095776 v gpio_analog_pol[39] (out) + 3.095776 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12767,13 +12515,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.099527 data arrival time + -3.095776 data arrival time --------------------------------------------------------------------------------------------- - 4.849527 slack (MET) + 4.845776 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12782,10 +12530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 1.578382 1.099563 3.099563 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.578977 0.000000 3.099563 v gpio_analog_en[33] (out) - 3.099563 data arrival time + 11 0.381787 1.583969 1.095798 3.095798 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.584218 0.000000 3.095798 v gpio_out[20] (out) + 3.095798 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12795,13 +12543,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.099563 data arrival time + -3.095798 data arrival time --------------------------------------------------------------------------------------------- - 4.849563 slack (MET) + 4.845798 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12810,10 +12558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 1.587081 1.099577 3.099577 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.587396 0.000000 3.099577 v gpio_dm2[21] (out) - 3.099577 data arrival time + 11 0.381578 1.579949 1.095861 3.095861 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.580002 0.000000 3.095861 v gpio_dm0[39] (out) + 3.095861 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12823,13 +12571,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.099577 data arrival time + -3.095861 data arrival time --------------------------------------------------------------------------------------------- - 4.849577 slack (MET) + 4.845861 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12838,10 +12586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 1.588422 1.099574 3.099574 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.588568 0.000000 3.099574 v gpio_vtrip_sel[35] (out) - 3.099574 data arrival time + 11 0.379185 1.573184 1.095873 3.095873 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.573712 0.000000 3.095873 v gpio_analog_en[14] (out) + 3.095873 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12851,13 +12599,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.099574 data arrival time + -3.095873 data arrival time --------------------------------------------------------------------------------------------- - 4.849573 slack (MET) + 4.845872 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12866,10 +12614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 1.578357 1.099596 3.099596 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.579078 0.000000 3.099596 v gpio_analog_pol[24] (out) - 3.099596 data arrival time + 11 0.381578 1.579949 1.095925 3.095925 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.580003 0.000000 3.095925 v gpio_analog_en[39] (out) + 3.095925 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12879,13 +12627,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.099596 data arrival time + -3.095925 data arrival time --------------------------------------------------------------------------------------------- - 4.849597 slack (MET) + 4.845925 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12894,10 +12642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 1.578382 1.099972 3.099972 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.578997 0.000000 3.099972 v gpio_dm1[33] (out) - 3.099972 data arrival time + 11 0.381380 1.582362 1.095976 3.095976 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.582661 0.000000 3.095976 v gpio_dm2[36] (out) + 3.095976 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12907,13 +12655,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.099972 data arrival time + -3.095976 data arrival time --------------------------------------------------------------------------------------------- - 4.849972 slack (MET) + 4.845976 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12922,10 +12670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 1.585779 1.099969 3.099969 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.586129 0.000000 3.099969 v gpio_dm2[37] (out) - 3.099969 data arrival time + 11 0.380718 1.578987 1.095988 3.095988 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.579278 0.000000 3.095988 v gpio_analog_sel[0] (out) + 3.095988 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12935,13 +12683,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.099969 data arrival time + -3.095988 data arrival time --------------------------------------------------------------------------------------------- - 4.849969 slack (MET) + 4.845988 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12950,10 +12698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 1.579541 1.099999 3.099999 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.580072 0.000000 3.099999 v gpio_dm1[23] (out) - 3.099999 data arrival time + 11 0.381578 1.579949 1.095994 3.095994 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.580004 0.000000 3.095994 v gpio_dm1[39] (out) + 3.095994 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12963,13 +12711,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.099999 data arrival time + -3.095994 data arrival time --------------------------------------------------------------------------------------------- - 4.849999 slack (MET) + 4.845994 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12978,10 +12726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 1.581216 1.100043 3.100043 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.581695 0.000000 3.100043 v gpio_analog_en[34] (out) - 3.100043 data arrival time + 11 0.379326 1.573820 1.096025 3.096025 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.574345 0.000000 3.096025 v gpio_dm1[16] (out) + 3.096025 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12991,13 +12739,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100043 data arrival time + -3.096025 data arrival time --------------------------------------------------------------------------------------------- - 4.850042 slack (MET) + 4.846025 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13006,10 +12754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 1.585915 1.100048 3.100048 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.586294 0.000000 3.100048 v gpio_analog_sel[32] (out) - 3.100048 data arrival time + 11 0.381578 1.579949 1.096056 3.096056 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.580005 0.000000 3.096056 v gpio_slow_sel[39] (out) + 3.096056 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13019,13 +12767,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100048 data arrival time + -3.096056 data arrival time --------------------------------------------------------------------------------------------- - 4.850048 slack (MET) - + 4.846055 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) + +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13034,10 +12782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 1.578357 1.100044 3.100044 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.579103 0.000000 3.100044 v gpio_dm0[24] (out) - 3.100044 data arrival time + 11 0.379326 1.573820 1.096104 3.096104 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.574348 0.000000 3.096104 v gpio_slow_sel[16] (out) + 3.096104 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13047,13 +12795,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100044 data arrival time + -3.096104 data arrival time --------------------------------------------------------------------------------------------- - 4.850044 slack (MET) + 4.846104 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13062,10 +12810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 1.579541 1.100058 3.100058 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.580075 0.000000 3.100058 v gpio_slow_sel[23] (out) - 3.100058 data arrival time + 11 0.379185 1.573184 1.096282 3.096282 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.573731 0.000000 3.096282 v gpio_dm1[14] (out) + 3.096282 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13075,13 +12823,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100058 data arrival time + -3.096282 data arrival time --------------------------------------------------------------------------------------------- - 4.850058 slack (MET) + 4.846282 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13090,10 +12838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 1.588422 1.100096 3.100096 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.588580 0.000000 3.100096 v gpio_out[35] (out) - 3.100096 data arrival time + 11 0.380128 1.576988 1.096394 3.096394 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.577410 0.000000 3.096394 v gpio_analog_pol[18] (out) + 3.096394 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13103,13 +12851,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100096 data arrival time + -3.096394 data arrival time --------------------------------------------------------------------------------------------- - 4.850096 slack (MET) + 4.846394 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13118,10 +12866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 1.581941 1.100167 3.100167 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.582415 0.000000 3.100167 v gpio_dm0[36] (out) - 3.100167 data arrival time + 11 0.378530 1.572070 1.096453 3.096453 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.573051 0.000000 3.096453 v gpio_dm0[13] (out) + 3.096453 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13131,13 +12879,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100167 data arrival time + -3.096453 data arrival time --------------------------------------------------------------------------------------------- - 4.850167 slack (MET) + 4.846453 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13146,10 +12894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 1.587081 1.100226 3.100226 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.587420 0.000000 3.100226 v gpio_analog_sel[21] (out) - 3.100226 data arrival time + 11 0.381787 1.583969 1.096538 3.096538 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.584242 0.000000 3.096538 v gpio_holdover[20] (out) + 3.096538 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13159,13 +12907,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100226 data arrival time + -3.096538 data arrival time --------------------------------------------------------------------------------------------- - 4.850226 slack (MET) + 4.846538 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13174,10 +12922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 1.588422 1.100245 3.100245 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.588584 0.000000 3.100245 v gpio_holdover[35] (out) - 3.100245 data arrival time + 11 0.378530 1.572070 1.096563 3.096563 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.573058 0.000000 3.096563 v gpio_analog_en[13] (out) + 3.096563 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13187,13 +12935,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100245 data arrival time + -3.096563 data arrival time --------------------------------------------------------------------------------------------- - 4.850245 slack (MET) + 4.846562 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13202,10 +12950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 1.579332 1.100266 3.100266 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.579989 0.000000 3.100266 v gpio_analog_pol[28] (out) - 3.100266 data arrival time + 11 0.379185 1.573184 1.096596 3.096596 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.573746 0.000000 3.096596 v gpio_slow_sel[14] (out) + 3.096596 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13215,13 +12963,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100266 data arrival time + -3.096596 data arrival time --------------------------------------------------------------------------------------------- - 4.850265 slack (MET) + 4.846596 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13230,10 +12978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 1.581941 1.100277 3.100277 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.582420 0.000000 3.100277 v gpio_analog_en[36] (out) - 3.100277 data arrival time + 11 0.379476 1.574382 1.096631 3.096631 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.574909 0.000000 3.096631 v gpio_dm1[17] (out) + 3.096631 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13243,13 +12991,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100277 data arrival time + -3.096631 data arrival time --------------------------------------------------------------------------------------------- - 4.850277 slack (MET) + 4.846631 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13258,10 +13006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 1.578382 1.100286 3.100286 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.579013 0.000000 3.100286 v gpio_slow_sel[33] (out) - 3.100286 data arrival time + 11 0.381380 1.582362 1.096655 3.096655 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.582685 0.000000 3.096655 v gpio_analog_sel[36] (out) + 3.096655 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13271,13 +13019,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100286 data arrival time + -3.096655 data arrival time --------------------------------------------------------------------------------------------- - 4.850286 slack (MET) + 4.846655 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13286,10 +13034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 1.576248 1.100303 3.100303 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.577380 0.000000 3.100303 v gpio_holdover[25] (out) - 3.100303 data arrival time + 11 0.379476 1.574382 1.096687 3.096687 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.574912 0.000000 3.096687 v gpio_slow_sel[17] (out) + 3.096687 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13299,13 +13047,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100303 data arrival time + -3.096687 data arrival time --------------------------------------------------------------------------------------------- - 4.850303 slack (MET) + 4.846687 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13314,10 +13062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 1.578357 1.100380 3.100380 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.579122 0.000000 3.100380 v gpio_analog_en[24] (out) - 3.100380 data arrival time + 11 0.380128 1.576988 1.096754 3.096754 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.577425 0.000000 3.096754 v gpio_dm0[18] (out) + 3.096754 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13327,13 +13075,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100380 data arrival time + -3.096754 data arrival time --------------------------------------------------------------------------------------------- - 4.850380 slack (MET) + 4.846754 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13342,10 +13090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 1.583912 1.100396 3.100396 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.584343 0.000000 3.100396 v gpio_analog_pol[27] (out) - 3.100396 data arrival time + 11 0.382222 1.585779 1.096832 3.096832 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.586021 0.000000 3.096832 v gpio_out[37] (out) + 3.096832 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13355,13 +13103,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100396 data arrival time + -3.096832 data arrival time --------------------------------------------------------------------------------------------- - 4.850396 slack (MET) + 4.846831 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13370,10 +13118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 1.588422 1.100395 3.100395 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.588588 0.000000 3.100395 v gpio_dm2[35] (out) - 3.100395 data arrival time + 11 0.382203 1.585696 1.097008 3.097008 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.585946 0.000000 3.097008 v gpio_out[15] (out) + 3.097008 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13383,13 +13131,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100395 data arrival time + -3.097008 data arrival time --------------------------------------------------------------------------------------------- - 4.850395 slack (MET) + 4.847007 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13398,10 +13146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 1.581008 1.100443 3.100443 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.581535 0.000000 3.100443 v gpio_analog_en[31] (out) - 3.100443 data arrival time + 11 0.380128 1.576988 1.097077 3.097077 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.577439 0.000000 3.097077 v gpio_analog_en[18] (out) + 3.097077 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13411,13 +13159,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100443 data arrival time + -3.097077 data arrival time --------------------------------------------------------------------------------------------- - 4.850443 slack (MET) + 4.847077 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13426,10 +13174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 1.581008 1.100519 3.100519 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.581538 0.000000 3.100519 v gpio_dm1[31] (out) - 3.100519 data arrival time + 11 0.382177 1.585626 1.097202 3.097202 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.585888 0.000000 3.097202 v gpio_out[19] (out) + 3.097202 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13439,13 +13187,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100519 data arrival time + -3.097202 data arrival time --------------------------------------------------------------------------------------------- - 4.850519 slack (MET) + 4.847202 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13454,10 +13202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 1.588422 1.100524 3.100524 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.588591 0.000000 3.100524 v gpio_analog_sel[35] (out) - 3.100524 data arrival time + 11 0.382266 1.585870 1.097252 3.097253 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.586112 0.000000 3.097253 v gpio_out[22] (out) + 3.097253 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13467,13 +13215,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100524 data arrival time + -3.097253 data arrival time --------------------------------------------------------------------------------------------- - 4.850524 slack (MET) + 4.847252 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13482,10 +13230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 1.581008 1.100580 3.100580 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.581541 0.000000 3.100580 v gpio_slow_sel[31] (out) - 3.100580 data arrival time + 11 0.381787 1.583969 1.097294 3.097294 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.584267 0.000000 3.097294 v gpio_dm2[20] (out) + 3.097294 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13495,13 +13243,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100580 data arrival time + -3.097294 data arrival time --------------------------------------------------------------------------------------------- - 4.850581 slack (MET) + 4.847294 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13510,10 +13258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 1.584678 1.100702 3.100702 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.585128 0.000000 3.100702 v gpio_analog_pol[29] (out) - 3.100702 data arrival time + 11 0.382222 1.585779 1.097613 3.097612 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.586046 0.000000 3.097612 v gpio_holdover[37] (out) + 3.097612 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13523,13 +13271,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100702 data arrival time + -3.097612 data arrival time --------------------------------------------------------------------------------------------- - 4.850702 slack (MET) + 4.847612 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13538,10 +13286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 1.579332 1.100713 3.100713 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.580012 0.000000 3.100713 v gpio_dm0[28] (out) - 3.100713 data arrival time + 11 0.378530 1.572070 1.097740 3.097740 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.573135 0.000000 3.097740 v gpio_dm1[13] (out) + 3.097740 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13551,13 +13299,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100713 data arrival time + -3.097740 data arrival time --------------------------------------------------------------------------------------------- - 4.850713 slack (MET) + 4.847740 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13566,10 +13314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 1.578357 1.100789 3.100789 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.579145 0.000000 3.100789 v gpio_dm1[24] (out) - 3.100789 data arrival time + 11 0.382203 1.585696 1.097747 3.097747 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.585970 0.000000 3.097747 v gpio_holdover[15] (out) + 3.097747 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13579,13 +13327,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100789 data arrival time + -3.097747 data arrival time --------------------------------------------------------------------------------------------- - 4.850789 slack (MET) + 4.847747 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13594,10 +13342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 1.583912 1.100845 3.100845 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.584362 0.000000 3.100845 v gpio_dm0[27] (out) - 3.100845 data arrival time + 11 0.381787 1.583969 1.097944 3.097944 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.584290 0.000000 3.097944 v gpio_analog_sel[20] (out) + 3.097944 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13607,13 +13355,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100845 data arrival time + -3.097944 data arrival time --------------------------------------------------------------------------------------------- - 4.850845 slack (MET) + 4.847943 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13622,10 +13370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 1.581216 1.100910 3.100910 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.581734 0.000000 3.100910 v gpio_dm1[34] (out) - 3.100910 data arrival time + 11 0.382177 1.585626 1.097942 3.097942 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.585912 0.000000 3.097942 v gpio_holdover[19] (out) + 3.097942 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13635,13 +13383,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100910 data arrival time + -3.097942 data arrival time --------------------------------------------------------------------------------------------- - 4.850910 slack (MET) + 4.847943 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13650,10 +13398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 1.581216 1.100971 3.100971 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.581737 0.000000 3.100971 v gpio_slow_sel[34] (out) - 3.100971 data arrival time + 11 0.380128 1.576988 1.097976 3.097976 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.577478 0.000000 3.097976 v gpio_dm1[18] (out) + 3.097976 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13663,13 +13411,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100971 data arrival time + -3.097976 data arrival time --------------------------------------------------------------------------------------------- - 4.850971 slack (MET) + 4.847976 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13678,10 +13426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 1.579332 1.101049 3.101049 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.580030 0.000000 3.101049 v gpio_analog_en[28] (out) - 3.101049 data arrival time + 11 0.380718 1.578987 1.097987 3.097987 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.579350 0.000000 3.097987 v gpio_inp_dis[0] (out) + 3.097987 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13691,13 +13439,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.101049 data arrival time + -3.097987 data arrival time --------------------------------------------------------------------------------------------- - 4.851049 slack (MET) + 4.847987 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13706,10 +13454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 1.576248 1.101091 3.101091 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.577435 0.000000 3.101091 v gpio_dm2[25] (out) - 3.101091 data arrival time + 11 0.382266 1.585870 1.097994 3.097994 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.586136 0.000000 3.097994 v gpio_holdover[22] (out) + 3.097994 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13719,13 +13467,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.101091 data arrival time + -3.097994 data arrival time --------------------------------------------------------------------------------------------- - 4.851091 slack (MET) + 4.847994 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13734,10 +13482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 1.578357 1.101103 3.101103 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.579163 0.000000 3.101103 v gpio_slow_sel[24] (out) - 3.101103 data arrival time + 11 0.378530 1.572070 1.098053 3.098053 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.573156 0.000000 3.098053 v gpio_slow_sel[13] (out) + 3.098053 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13747,13 +13495,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.101103 data arrival time + -3.098053 data arrival time --------------------------------------------------------------------------------------------- - 4.851103 slack (MET) + 4.848053 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13762,10 +13510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 1.583912 1.101183 3.101183 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.584377 0.000000 3.101183 v gpio_analog_en[27] (out) - 3.101183 data arrival time + 11 0.380718 1.578987 1.098061 3.098061 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.579353 0.000000 3.098061 v gpio_analog_pol[0] (out) + 3.098061 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13775,13 +13523,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.101183 data arrival time + -3.098061 data arrival time --------------------------------------------------------------------------------------------- - 4.851183 slack (MET) + 4.848061 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13790,10 +13538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 1.586002 1.101286 3.101286 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.586431 0.000000 3.101286 v gpio_dm2[26] (out) - 3.101286 data arrival time + 11 0.380128 1.576988 1.098071 3.098071 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.577482 0.000000 3.098071 v gpio_slow_sel[18] (out) + 3.098071 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13803,13 +13551,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.101286 data arrival time + -3.098071 data arrival time --------------------------------------------------------------------------------------------- - 4.851286 slack (MET) + 4.848072 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13818,10 +13566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 1.581439 1.101313 3.101314 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.582131 0.000000 3.101314 v gpio_analog_pol[30] (out) - 3.101314 data arrival time + 11 0.382522 1.587081 1.098132 3.098132 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.587347 0.000000 3.098132 v gpio_out[21] (out) + 3.098132 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13831,13 +13579,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.101314 data arrival time + -3.098132 data arrival time --------------------------------------------------------------------------------------------- - 4.851313 slack (MET) + 4.848132 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13846,10 +13594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 1.583969 1.101412 3.101412 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.584427 0.000000 3.101412 v gpio_analog_pol[20] (out) - 3.101412 data arrival time + 11 0.380718 1.578987 1.098184 3.098184 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.579358 0.000000 3.098184 v gpio_analog_en[0] (out) + 3.098184 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13859,13 +13607,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.101412 data arrival time + -3.098184 data arrival time --------------------------------------------------------------------------------------------- - 4.851412 slack (MET) + 4.848183 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13874,10 +13622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 1.586002 1.101415 3.101415 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.586436 0.000000 3.101415 v gpio_analog_sel[26] (out) - 3.101415 data arrival time + 11 0.380712 1.579541 1.098250 3.098250 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.579994 0.000000 3.098250 v gpio_analog_pol[23] (out) + 3.098250 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13887,13 +13635,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.101415 data arrival time + -3.098250 data arrival time --------------------------------------------------------------------------------------------- - 4.851415 slack (MET) + 4.848250 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13902,10 +13650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 1.579332 1.101458 3.101458 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.580052 0.000000 3.101458 v gpio_dm1[28] (out) - 3.101458 data arrival time + 11 0.380718 1.578987 1.098260 3.098260 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.579361 0.000000 3.098260 v gpio_dm1[0] (out) + 3.098260 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13915,13 +13663,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.101458 data arrival time + -3.098260 data arrival time --------------------------------------------------------------------------------------------- - 4.851458 slack (MET) + 4.848260 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13930,10 +13678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 1.581439 1.101761 3.101761 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.582155 0.000000 3.101761 v gpio_dm0[30] (out) - 3.101761 data arrival time + 11 0.380718 1.578987 1.098321 3.098321 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.579363 0.000000 3.098321 v gpio_slow_sel[0] (out) + 3.098321 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13943,13 +13691,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.101761 data arrival time + -3.098321 data arrival time --------------------------------------------------------------------------------------------- - 4.851761 slack (MET) + 4.848321 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13958,10 +13706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 1.576248 1.101768 3.101768 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.577483 0.000000 3.101768 v gpio_analog_sel[25] (out) - 3.101768 data arrival time + 11 0.383851 1.591336 1.098395 3.098395 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.591416 0.000000 3.098395 v gpio_ib_mode_sel[35] (out) + 3.098395 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13971,13 +13719,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.101768 data arrival time + -3.098395 data arrival time --------------------------------------------------------------------------------------------- - 4.851768 slack (MET) + 4.848395 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13986,10 +13734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 1.579332 1.101772 3.101772 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.580069 0.000000 3.101772 v gpio_slow_sel[28] (out) - 3.101772 data arrival time + 11 0.382203 1.585696 1.098503 3.098503 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.585996 0.000000 3.098503 v gpio_dm2[15] (out) + 3.098503 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13999,13 +13747,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.101772 data arrival time + -3.098503 data arrival time --------------------------------------------------------------------------------------------- - 4.851772 slack (MET) + 4.848503 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14014,10 +13762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 1.583969 1.101841 3.101841 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.584445 0.000000 3.101841 v gpio_dm0[20] (out) - 3.101841 data arrival time + 11 0.380712 1.579541 1.098680 3.098680 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.580012 0.000000 3.098680 v gpio_dm0[23] (out) + 3.098680 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14027,13 +13775,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.101841 data arrival time + -3.098680 data arrival time --------------------------------------------------------------------------------------------- - 4.851841 slack (MET) + 4.848680 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14042,10 +13790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 1.586002 1.101885 3.101885 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.586456 0.000000 3.101885 v gpio_analog_pol[26] (out) - 3.101885 data arrival time + 11 0.382177 1.585626 1.098699 3.098699 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.585939 0.000000 3.098699 v gpio_dm2[19] (out) + 3.098699 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14055,13 +13803,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.101885 data arrival time + -3.098699 data arrival time --------------------------------------------------------------------------------------------- - 4.851884 slack (MET) + 4.848700 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14070,10 +13818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 1.585779 1.101921 3.101921 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.586206 0.000000 3.101921 v gpio_analog_sel[37] (out) - 3.101921 data arrival time + 11 0.382266 1.585870 1.098752 3.098752 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.586161 0.000000 3.098752 v gpio_dm2[22] (out) + 3.098752 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14083,13 +13831,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.101921 data arrival time + -3.098752 data arrival time --------------------------------------------------------------------------------------------- - 4.851921 slack (MET) + 4.848752 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14098,10 +13846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 1.584678 1.101934 3.101934 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.585182 0.000000 3.101934 v gpio_dm0[29] (out) - 3.101934 data arrival time + 11 0.382522 1.587081 1.098820 3.098820 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.587370 0.000000 3.098820 v gpio_holdover[21] (out) + 3.098820 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14111,13 +13859,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.101934 data arrival time + -3.098820 data arrival time --------------------------------------------------------------------------------------------- - 4.851933 slack (MET) + 4.848820 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14126,10 +13874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 1.586002 1.101969 3.101969 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.586460 0.000000 3.101969 v gpio_dm0[26] (out) - 3.101969 data arrival time + 11 0.380712 1.579541 1.099003 3.099003 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.580027 0.000000 3.099003 v gpio_analog_en[23] (out) + 3.099003 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14139,13 +13887,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.101969 data arrival time + -3.099003 data arrival time --------------------------------------------------------------------------------------------- - 4.851969 slack (MET) + 4.849003 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14154,10 +13902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 1.586002 1.102033 3.102033 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.586462 0.000000 3.102033 v gpio_analog_en[26] (out) - 3.102033 data arrival time + 11 0.382203 1.585696 1.099153 3.099153 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.586019 0.000000 3.099153 v gpio_analog_sel[15] (out) + 3.099153 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14167,13 +13915,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.102033 data arrival time + -3.099153 data arrival time --------------------------------------------------------------------------------------------- - 4.852033 slack (MET) + 4.849153 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14182,10 +13930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 1.588422 1.102085 3.102085 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.588634 0.000000 3.102085 v gpio_analog_pol[35] (out) - 3.102085 data arrival time + 11 0.381380 1.582362 1.099228 3.099228 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.582784 0.000000 3.099228 v gpio_analog_pol[36] (out) + 3.099228 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14195,13 +13943,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.102085 data arrival time + -3.099228 data arrival time --------------------------------------------------------------------------------------------- - 4.852085 slack (MET) + 4.849228 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14210,10 +13958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 1.581439 1.102097 3.102097 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.582174 0.000000 3.102097 v gpio_analog_en[30] (out) - 3.102097 data arrival time + 11 0.382177 1.585626 1.099288 3.099288 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.585960 0.000000 3.099288 v gpio_analog_sel[19] (out) + 3.099288 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14223,13 +13971,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.102097 data arrival time + -3.099288 data arrival time --------------------------------------------------------------------------------------------- - 4.852098 slack (MET) + 4.849288 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14238,10 +13986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 1.586002 1.102109 3.102109 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.586466 0.000000 3.102109 v gpio_dm1[26] (out) - 3.102109 data arrival time + 11 0.382266 1.585870 1.099402 3.099402 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.586184 0.000000 3.099402 v gpio_analog_sel[22] (out) + 3.099402 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14251,13 +13999,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.102109 data arrival time + -3.099402 data arrival time --------------------------------------------------------------------------------------------- - 4.852109 slack (MET) + 4.849402 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14266,10 +14014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 1.583969 1.102164 3.102164 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.584460 0.000000 3.102164 v gpio_analog_en[20] (out) - 3.102164 data arrival time + 11 0.382522 1.587081 1.099577 3.099577 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.587396 0.000000 3.099577 v gpio_dm2[21] (out) + 3.099577 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14279,13 +14027,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.102164 data arrival time + -3.099577 data arrival time --------------------------------------------------------------------------------------------- - 4.852164 slack (MET) + 4.849577 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14294,10 +14042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 1.586002 1.102170 3.102170 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.586468 0.000000 3.102170 v gpio_slow_sel[26] (out) - 3.102170 data arrival time + 11 0.382222 1.585779 1.099969 3.099969 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.586129 0.000000 3.099969 v gpio_dm2[37] (out) + 3.099969 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14307,13 +14055,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.102170 data arrival time + -3.099969 data arrival time --------------------------------------------------------------------------------------------- - 4.852170 slack (MET) + 4.849969 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14322,10 +14070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 1.588422 1.102223 3.102223 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.588638 0.000000 3.102223 v gpio_dm0[35] (out) - 3.102223 data arrival time + 11 0.380712 1.579541 1.099999 3.099999 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.580072 0.000000 3.099999 v gpio_dm1[23] (out) + 3.099999 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14335,13 +14083,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.102223 data arrival time + -3.099999 data arrival time --------------------------------------------------------------------------------------------- - 4.852224 slack (MET) + 4.849999 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14350,10 +14098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 1.581941 1.102249 3.102249 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.582511 0.000000 3.102249 v gpio_dm1[36] (out) - 3.102249 data arrival time + 11 0.380712 1.579541 1.100058 3.100058 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.580075 0.000000 3.100058 v gpio_slow_sel[23] (out) + 3.100058 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14363,13 +14111,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.102249 data arrival time + -3.100058 data arrival time --------------------------------------------------------------------------------------------- - 4.852249 slack (MET) + 4.850058 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14378,10 +14126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 1.585779 1.102390 3.102390 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.586226 0.000000 3.102390 v gpio_analog_pol[37] (out) - 3.102390 data arrival time + 11 0.382522 1.587081 1.100226 3.100226 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.587420 0.000000 3.100226 v gpio_analog_sel[21] (out) + 3.100226 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14391,13 +14139,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.102390 data arrival time + -3.100226 data arrival time --------------------------------------------------------------------------------------------- - 4.852390 slack (MET) + 4.850226 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14406,10 +14154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 1.583912 1.102394 3.102394 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.584431 0.000000 3.102394 v gpio_dm1[27] (out) - 3.102394 data arrival time + 11 0.381380 1.582362 1.100458 3.100458 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.582836 0.000000 3.100458 v gpio_dm0[36] (out) + 3.100458 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14419,13 +14167,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.102394 data arrival time + -3.100458 data arrival time --------------------------------------------------------------------------------------------- - 4.852394 slack (MET) + 4.850459 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14434,10 +14182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 1.585626 1.102429 3.102429 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.586085 0.000000 3.102429 v gpio_analog_pol[19] (out) - 3.102429 data arrival time + 11 0.381380 1.582362 1.100569 3.100569 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.582841 0.000000 3.100569 v gpio_analog_en[36] (out) + 3.100569 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14447,13 +14195,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.102429 data arrival time + -3.100569 data arrival time --------------------------------------------------------------------------------------------- - 4.852429 slack (MET) + 4.850569 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14462,10 +14210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 1.583912 1.102452 3.102452 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.584433 0.000000 3.102452 v gpio_slow_sel[27] (out) - 3.102452 data arrival time + 11 0.381787 1.583969 1.101412 3.101412 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.584427 0.000000 3.101412 v gpio_analog_pol[20] (out) + 3.101412 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14475,13 +14223,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.102452 data arrival time + -3.101412 data arrival time --------------------------------------------------------------------------------------------- - 4.852452 slack (MET) + 4.851412 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14490,10 +14238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 1.585779 1.102475 3.102475 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.586229 0.000000 3.102475 v gpio_dm0[37] (out) - 3.102475 data arrival time + 11 0.383851 1.591336 1.101576 3.101576 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.591482 0.000000 3.101576 v gpio_vtrip_sel[35] (out) + 3.101576 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14503,13 +14251,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.102475 data arrival time + -3.101576 data arrival time --------------------------------------------------------------------------------------------- - 4.852475 slack (MET) + 4.851576 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14518,10 +14266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 1.581439 1.102506 3.102506 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.582196 0.000000 3.102506 v gpio_dm1[30] (out) - 3.102506 data arrival time + 11 0.381787 1.583969 1.101841 3.101841 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.584445 0.000000 3.101841 v gpio_dm0[20] (out) + 3.101841 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14531,13 +14279,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.102506 data arrival time + -3.101841 data arrival time --------------------------------------------------------------------------------------------- - 4.852506 slack (MET) + 4.851841 slack (MET) Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14546,10 +14294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 1.585779 1.102539 3.102539 v gpio_loopback_zero[37] (in) + 11 0.382222 1.585779 1.101921 3.101921 v gpio_loopback_zero[37] (in) gpio_loopback_zero[37] (net) - 1.586232 0.000000 3.102539 v gpio_analog_en[37] (out) - 3.102539 data arrival time + 1.586206 0.000000 3.101921 v gpio_analog_sel[37] (out) + 3.101921 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14559,13 +14307,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.102539 data arrival time + -3.101921 data arrival time --------------------------------------------------------------------------------------------- - 4.852539 slack (MET) + 4.851921 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14574,10 +14322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 1.581941 1.102563 3.102563 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.582526 0.000000 3.102563 v gpio_slow_sel[36] (out) - 3.102563 data arrival time + 11 0.383851 1.591336 1.102100 3.102100 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.591495 0.000000 3.102100 v gpio_out[35] (out) + 3.102100 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14587,13 +14335,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.102563 data arrival time + -3.102100 data arrival time --------------------------------------------------------------------------------------------- - 4.852563 slack (MET) + 4.852100 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14602,10 +14350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 1.585779 1.102615 3.102615 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.586235 0.000000 3.102615 v gpio_dm1[37] (out) - 3.102615 data arrival time + 11 0.381787 1.583969 1.102164 3.102164 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.584460 0.000000 3.102164 v gpio_analog_en[20] (out) + 3.102164 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14615,13 +14363,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.102615 data arrival time + -3.102164 data arrival time --------------------------------------------------------------------------------------------- - 4.852615 slack (MET) + 4.852164 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14630,10 +14378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 1.585696 1.102623 3.102623 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.586156 0.000000 3.102623 v gpio_analog_pol[15] (out) - 3.102623 data arrival time + 11 0.383851 1.591336 1.102249 3.102248 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.591498 0.000000 3.102248 v gpio_holdover[35] (out) + 3.102248 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14643,13 +14391,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.102623 data arrival time + -3.102248 data arrival time --------------------------------------------------------------------------------------------- - 4.852623 slack (MET) + 4.852249 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14658,10 +14406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 1.585915 1.102619 3.102619 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.586402 0.000000 3.102619 v gpio_analog_pol[32] (out) - 3.102619 data arrival time + 11 0.382222 1.585779 1.102390 3.102390 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.586226 0.000000 3.102390 v gpio_analog_pol[37] (out) + 3.102390 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14671,13 +14419,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.102619 data arrival time + -3.102390 data arrival time --------------------------------------------------------------------------------------------- - 4.852619 slack (MET) + 4.852390 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14686,10 +14434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 1.585870 1.102654 3.102654 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.586310 0.000000 3.102654 v gpio_analog_pol[22] (out) - 3.102654 data arrival time + 11 0.383851 1.591336 1.102399 3.102399 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.591502 0.000000 3.102399 v gpio_dm2[35] (out) + 3.102399 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14699,13 +14447,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.102654 data arrival time + -3.102399 data arrival time --------------------------------------------------------------------------------------------- - 4.852654 slack (MET) + 4.852398 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14714,10 +14462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 1.585779 1.102676 3.102676 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.586238 0.000000 3.102676 v gpio_slow_sel[37] (out) - 3.102676 data arrival time + 11 0.382177 1.585626 1.102429 3.102429 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.586085 0.000000 3.102429 v gpio_analog_pol[19] (out) + 3.102429 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14727,13 +14475,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.102676 data arrival time + -3.102429 data arrival time --------------------------------------------------------------------------------------------- - 4.852676 slack (MET) + 4.852429 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14742,10 +14490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 1.581439 1.102820 3.102820 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.582214 0.000000 3.102820 v gpio_slow_sel[30] (out) - 3.102820 data arrival time + 11 0.382222 1.585779 1.102475 3.102475 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.586229 0.000000 3.102475 v gpio_dm0[37] (out) + 3.102475 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14755,13 +14503,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.102820 data arrival time + -3.102475 data arrival time --------------------------------------------------------------------------------------------- - 4.852820 slack (MET) + 4.852475 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14770,10 +14518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 1.585626 1.102859 3.102859 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.586103 0.000000 3.102859 v gpio_dm0[19] (out) - 3.102859 data arrival time + 11 0.383851 1.591336 1.102528 3.102528 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.591506 0.000000 3.102528 v gpio_analog_sel[35] (out) + 3.102528 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14783,13 +14531,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.102859 data arrival time + -3.102528 data arrival time --------------------------------------------------------------------------------------------- - 4.852859 slack (MET) + 4.852528 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14798,10 +14546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 1.585696 1.103052 3.103052 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.586175 0.000000 3.103052 v gpio_dm0[15] (out) - 3.103052 data arrival time + 11 0.382222 1.585779 1.102539 3.102539 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.586232 0.000000 3.102539 v gpio_analog_en[37] (out) + 3.102539 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14811,13 +14559,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.103052 data arrival time + -3.102539 data arrival time --------------------------------------------------------------------------------------------- - 4.853052 slack (MET) + 4.852539 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14826,10 +14574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 1.584678 1.103063 3.103063 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.585234 0.000000 3.103063 v gpio_analog_en[29] (out) - 3.103063 data arrival time + 11 0.381380 1.582362 1.102542 3.102542 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.582932 0.000000 3.102542 v gpio_dm1[36] (out) + 3.102542 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14839,13 +14587,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.103063 data arrival time + -3.102542 data arrival time --------------------------------------------------------------------------------------------- - 4.853063 slack (MET) + 4.852542 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14854,10 +14602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 1.585915 1.103067 3.103067 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.586422 0.000000 3.103067 v gpio_dm0[32] (out) - 3.103067 data arrival time + 11 0.382222 1.585779 1.102615 3.102615 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.586235 0.000000 3.102615 v gpio_dm1[37] (out) + 3.102615 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14867,13 +14615,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.103067 data arrival time + -3.102615 data arrival time --------------------------------------------------------------------------------------------- - 4.853067 slack (MET) + 4.852615 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14882,10 +14630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 1.585870 1.103083 3.103083 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.586328 0.000000 3.103083 v gpio_dm0[22] (out) - 3.103083 data arrival time + 11 0.382203 1.585696 1.102623 3.102623 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.586156 0.000000 3.102623 v gpio_analog_pol[15] (out) + 3.102623 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14895,13 +14643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.103083 data arrival time + -3.102623 data arrival time --------------------------------------------------------------------------------------------- - 4.853083 slack (MET) + 4.852623 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14910,10 +14658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 1.583969 1.103091 3.103091 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.584502 0.000000 3.103091 v gpio_dm1[20] (out) - 3.103091 data arrival time + 11 0.382266 1.585870 1.102654 3.102654 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.586310 0.000000 3.102654 v gpio_analog_pol[22] (out) + 3.102654 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14923,13 +14671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.103091 data arrival time + -3.102654 data arrival time --------------------------------------------------------------------------------------------- - 4.853091 slack (MET) + 4.852654 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14938,10 +14686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 1.584678 1.103139 3.103139 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.585237 0.000000 3.103139 v gpio_dm1[29] (out) - 3.103139 data arrival time + 11 0.382222 1.585779 1.102676 3.102676 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.586238 0.000000 3.102676 v gpio_slow_sel[37] (out) + 3.102676 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14951,13 +14699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.103139 data arrival time + -3.102676 data arrival time --------------------------------------------------------------------------------------------- - 4.853138 slack (MET) + 4.852676 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14966,10 +14714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 1.583969 1.103153 3.103153 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.584505 0.000000 3.103153 v gpio_slow_sel[20] (out) - 3.103153 data arrival time + 11 0.382177 1.585626 1.102859 3.102859 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.586103 0.000000 3.102859 v gpio_dm0[19] (out) + 3.102859 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14979,13 +14727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.103153 data arrival time + -3.102859 data arrival time --------------------------------------------------------------------------------------------- - 4.853154 slack (MET) + 4.852859 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14994,10 +14742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 1.585626 1.103182 3.103182 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.586118 0.000000 3.103182 v gpio_analog_en[19] (out) - 3.103182 data arrival time + 11 0.381380 1.582362 1.102856 3.102856 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.582947 0.000000 3.102856 v gpio_slow_sel[36] (out) + 3.102856 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15007,13 +14755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.103182 data arrival time + -3.102856 data arrival time --------------------------------------------------------------------------------------------- - 4.853182 slack (MET) + 4.852856 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15022,10 +14770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 1.584678 1.103200 3.103200 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.585240 0.000000 3.103200 v gpio_slow_sel[29] (out) - 3.103200 data arrival time + 11 0.382203 1.585696 1.103052 3.103052 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.586175 0.000000 3.103052 v gpio_dm0[15] (out) + 3.103052 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15035,13 +14783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.103200 data arrival time + -3.103052 data arrival time --------------------------------------------------------------------------------------------- - 4.853200 slack (MET) + 4.853052 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15050,10 +14798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 1.588422 1.103352 3.103352 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.588673 0.000000 3.103352 v gpio_analog_en[35] (out) - 3.103352 data arrival time + 11 0.382266 1.585870 1.103083 3.103083 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.586328 0.000000 3.103083 v gpio_dm0[22] (out) + 3.103083 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15063,13 +14811,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.103352 data arrival time + -3.103083 data arrival time --------------------------------------------------------------------------------------------- - 4.853353 slack (MET) + 4.853083 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15078,10 +14826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 1.585696 1.103375 3.103375 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.586189 0.000000 3.103375 v gpio_analog_en[15] (out) - 3.103375 data arrival time + 11 0.381787 1.583969 1.103091 3.103091 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.584502 0.000000 3.103091 v gpio_dm1[20] (out) + 3.103091 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15091,13 +14839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.103375 data arrival time + -3.103091 data arrival time --------------------------------------------------------------------------------------------- - 4.853375 slack (MET) + 4.853091 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15106,10 +14854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 1.585870 1.103405 3.103405 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.586342 0.000000 3.103405 v gpio_analog_en[22] (out) - 3.103405 data arrival time + 11 0.381787 1.583969 1.103153 3.103153 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.584505 0.000000 3.103153 v gpio_slow_sel[20] (out) + 3.103153 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15119,13 +14867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.103405 data arrival time + -3.103153 data arrival time --------------------------------------------------------------------------------------------- - 4.853405 slack (MET) + 4.853154 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15134,10 +14882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 1.585915 1.103405 3.103405 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.586437 0.000000 3.103405 v gpio_analog_en[32] (out) - 3.103405 data arrival time + 11 0.382177 1.585626 1.103182 3.103182 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.586118 0.000000 3.103182 v gpio_analog_en[19] (out) + 3.103182 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15147,13 +14895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.103405 data arrival time + -3.103182 data arrival time --------------------------------------------------------------------------------------------- - 4.853405 slack (MET) + 4.853182 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15162,10 +14910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 1.588422 1.103419 3.103419 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.588675 0.000000 3.103419 v gpio_dm1[35] (out) - 3.103419 data arrival time + 11 0.382203 1.585696 1.103375 3.103375 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.586189 0.000000 3.103375 v gpio_analog_en[15] (out) + 3.103375 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15175,13 +14923,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.103419 data arrival time + -3.103375 data arrival time --------------------------------------------------------------------------------------------- - 4.853419 slack (MET) + 4.853375 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15190,10 +14938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 1.588422 1.103478 3.103478 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.588677 0.000000 3.103478 v gpio_slow_sel[35] (out) - 3.103478 data arrival time + 11 0.382266 1.585870 1.103405 3.103405 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.586342 0.000000 3.103405 v gpio_analog_en[22] (out) + 3.103405 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15203,9 +14951,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.103478 data arrival time + -3.103405 data arrival time --------------------------------------------------------------------------------------------- - 4.853478 slack (MET) + 4.853405 slack (MET) Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) @@ -15236,8 +14984,8 @@ Fanout Cap Slew Delay Time Description 4.853688 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15246,10 +14994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 1.585915 1.104083 3.104083 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.586469 0.000000 3.104083 v gpio_dm1[32] (out) - 3.104083 data arrival time + 11 0.383851 1.591336 1.104092 3.104092 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.591549 0.000000 3.104092 v gpio_analog_pol[35] (out) + 3.104092 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15259,9 +15007,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.104083 data arrival time + -3.104092 data arrival time --------------------------------------------------------------------------------------------- - 4.854083 slack (MET) + 4.854092 slack (MET) Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) @@ -15320,6 +15068,34 @@ Fanout Cap Slew Delay Time Description 4.854210 slack (MET) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ +Path Type: min + +Fanout Cap Slew Delay Time Description +--------------------------------------------------------------------------------------------- + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 v input external delay + 11 0.383851 1.591336 1.104231 3.104230 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.591553 0.000000 3.104230 v gpio_dm0[35] (out) + 3.104230 data arrival time + + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 0.250000 0.250000 clock uncertainty + 0.000000 0.250000 clock reconvergence pessimism + -2.000000 -1.750000 output external delay + -1.750000 data required time +--------------------------------------------------------------------------------------------- + -1.750000 data required time + -3.104230 data arrival time +--------------------------------------------------------------------------------------------- + 4.854230 slack (MET) + + Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_slow_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -15516,36 +15292,8 @@ Fanout Cap Slew Delay Time Description 4.855315 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.382208 1.585915 1.105350 3.105350 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.586531 0.000000 3.105350 v gpio_slow_sel[32] (out) - 3.105350 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.105350 data arrival time ---------------------------------------------------------------------------------------------- - 4.855350 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15554,10 +15302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 1.576248 1.105381 3.105381 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.577755 0.000000 3.105381 v gpio_analog_pol[25] (out) - 3.105381 data arrival time + 11 0.383851 1.591336 1.105360 3.105360 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.591587 0.000000 3.105360 v gpio_analog_en[35] (out) + 3.105360 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15567,9 +15315,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.105381 data arrival time + -3.105360 data arrival time --------------------------------------------------------------------------------------------- - 4.855381 slack (MET) + 4.855360 slack (MET) Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) @@ -15600,64 +15348,8 @@ Fanout Cap Slew Delay Time Description 4.855410 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381498 1.576248 1.106750 3.106750 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.577865 0.000000 3.106750 v gpio_dm0[25] (out) - 3.106750 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.106750 data arrival time ---------------------------------------------------------------------------------------------- - 4.856750 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381498 1.576248 1.106815 3.106815 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.577871 0.000000 3.106815 v gpio_analog_en[25] (out) - 3.106815 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.106815 data arrival time ---------------------------------------------------------------------------------------------- - 4.856815 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15666,10 +15358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 1.576248 1.106913 3.106913 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.577879 0.000000 3.106913 v gpio_dm1[25] (out) - 3.106913 data arrival time + 11 0.383851 1.591336 1.105426 3.105426 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.591589 0.000000 3.105426 v gpio_dm1[35] (out) + 3.105426 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15679,13 +15371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.106913 data arrival time + -3.105426 data arrival time --------------------------------------------------------------------------------------------- - 4.856912 slack (MET) + 4.855425 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15694,10 +15386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 1.576248 1.106973 3.106973 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.577884 0.000000 3.106973 v gpio_slow_sel[25] (out) - 3.106973 data arrival time + 11 0.383851 1.591336 1.105485 3.105485 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.591591 0.000000 3.105485 v gpio_slow_sel[35] (out) + 3.105485 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15707,9 +15399,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.106973 data arrival time + -3.105485 data arrival time --------------------------------------------------------------------------------------------- - 4.856974 slack (MET) + 4.855485 slack (MET) diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ss_100C_1v60/power.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ss_100C_1v60/power.rpt index a4a3a3b..8cf3996 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ss_100C_1v60/power.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ss_100C_1v60/power.rpt @@ -7,12 +7,12 @@ Group Internal Switching Leakage Total Power Power Power Power (Watts) ------------------------------------------------------------------------ -Sequential 1.266263e-05 0.000000e+00 1.588522e-06 1.425115e-05 29.9% -Combinational 1.095257e-05 1.916680e-05 3.248738e-06 3.336811e-05 70.1% -Clock -2.983295e-10 0.000000e+00 7.860183e-09 7.561853e-09 0.0% +Sequential 2.532507e-05 0.000000e+00 3.177037e-06 2.850211e-05 29.9% +Combinational 2.189862e-05 3.833360e-05 6.497426e-06 6.672965e-05 70.1% +Clock -8.135788e-10 0.000000e+00 1.572018e-08 1.490660e-08 0.0% Macro 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 0.0% Pad 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 0.0% ------------------------------------------------------------------------ -Total 2.361491e-05 1.916680e-05 4.845084e-06 4.762680e-05 100.0% +Total 4.722290e-05 3.833360e-05 9.690593e-06 9.524709e-05 100.0% 49.6% 40.2% 10.2% diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ss_100C_1v60/ws.max.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ss_100C_1v60/ws.max.rpt index 18dcf68..c5ef09a 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ss_100C_1v60/ws.max.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_ss_100C_1v60/ws.max.rpt @@ -2,4 +2,4 @@ =========================================================================== Worst Slack (Setup) ============================================================================ -max_ss_100C_1v60: 3.735053705375001 +max_ss_100C_1v60: 3.7324491220855673 diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_tt_025C_1v80/checks.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_tt_025C_1v80/checks.rpt index 156379c..f70b65c 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_tt_025C_1v80/checks.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_tt_025C_1v80/checks.rpt @@ -4,8 +4,8 @@ report_checks -unconstrained =========================================================================== ======================= max_tt_025C_1v80 Corner =================================== -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14,10 +14,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 1.693744 1.245459 3.245459 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.695306 0.000000 3.245459 ^ gpio_slow_sel[25] (out) - 3.245459 data arrival time + 11 0.382522 1.705687 1.243026 3.243026 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.706219 0.000000 3.243026 ^ gpio_slow_sel[21] (out) + 3.243026 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -27,9 +27,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.245459 data arrival time + -3.243026 data arrival time --------------------------------------------------------------------------------------------- - 4.504541 slack (MET) + 4.506974 slack (MET) @@ -51,18 +51,42 @@ max slew Pin Limit Slew Slack ------------------------------------------------------------------------ -gpio_slow_sel[35] 0.500000 1.708007 -1.208007 (VIOLATED) -gpio_dm1[35] 0.500000 1.708005 -1.208006 (VIOLATED) -gpio_analog_en[35] 0.500000 1.708003 -1.208004 (VIOLATED) -gpio_dm0[35] 0.500000 1.707971 -1.207971 (VIOLATED) -gpio_analog_pol[35] 0.500000 1.707967 -1.207967 (VIOLATED) -gpio_analog_sel[35] 0.500000 1.707926 -1.207926 (VIOLATED) -gpio_dm2[35] 0.500000 1.707923 -1.207922 (VIOLATED) -gpio_holdover[35] 0.500000 1.707919 -1.207919 (VIOLATED) -gpio_out[35] 0.500000 1.707915 -1.207915 (VIOLATED) -gpio_vtrip_sel[35] 0.500000 1.707903 -1.207903 (VIOLATED) -gpio_ib_mode_sel[35] 0.500000 1.707840 -1.207840 (VIOLATED) -gpio_loopback_zero[35] 0.500000 1.707764 -1.207763 (VIOLATED) +gpio_out[24] 0.500000 5.650342 -5.150342 (VIOLATED) +gpio_out[25] 0.500000 5.214711 -4.714711 (VIOLATED) +mprj2/output2/X 0.500000 5.202441 -4.702441 (VIOLATED) +mprj2/output4/X 0.500000 4.883786 -4.383786 (VIOLATED) +gpio_out[26] 0.500000 4.232185 -3.732185 (VIOLATED) +mprj2/output5/X 0.500000 4.070644 -3.570644 (VIOLATED) +mprj2/clkbuf_0_wb_clk_i/A 0.500000 3.196341 -2.696341 (VIOLATED) +mprj2/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 3.196310 -2.696310 (VIOLATED) +mprj/clkbuf_0_wb_clk_i/A 0.500000 3.192119 -2.692119 (VIOLATED) +mprj/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 3.192092 -2.692092 (VIOLATED) +gpio_in[0] 0.500000 3.177922 -2.677922 (VIOLATED) +gpio_out[27] 0.500000 3.167455 -2.667455 (VIOLATED) +mprj2/output6/X 0.500000 3.105260 -2.605260 (VIOLATED) +gpio_out[34] 0.500000 2.573213 -2.073213 (VIOLATED) +mprj2/output3/X 0.500000 2.569518 -2.069518 (VIOLATED) +gpio_out[33] 0.500000 2.292745 -1.792745 (VIOLATED) +mprj2/output12/X 0.500000 2.289952 -1.789952 (VIOLATED) +gpio_out[28] 0.500000 2.220076 -1.720076 (VIOLATED) +mprj2/output7/X 0.500000 2.203634 -1.703634 (VIOLATED) +mprj2/ANTENNA_input1_A/DIODE 0.500000 1.744009 -1.244009 (VIOLATED) +mprj2/input1/A 0.500000 1.744010 -1.244010 (VIOLATED) +mprj/ANTENNA_input1_A/DIODE 0.500000 1.743465 -1.243465 (VIOLATED) +mprj/input1/A 0.500000 1.743466 -1.243466 (VIOLATED) +gpio_in[1] 0.500000 1.743137 -1.243137 (VIOLATED) +gpio_slow_sel[35] 0.500000 1.711141 -1.211141 (VIOLATED) +gpio_dm1[35] 0.500000 1.711140 -1.211139 (VIOLATED) +gpio_analog_en[35] 0.500000 1.711138 -1.211137 (VIOLATED) +gpio_dm0[35] 0.500000 1.711105 -1.211105 (VIOLATED) +gpio_analog_pol[35] 0.500000 1.711101 -1.211101 (VIOLATED) +gpio_analog_sel[35] 0.500000 1.711060 -1.211060 (VIOLATED) +gpio_dm2[35] 0.500000 1.711056 -1.211056 (VIOLATED) +gpio_holdover[35] 0.500000 1.711053 -1.211053 (VIOLATED) +gpio_out[35] 0.500000 1.711049 -1.211049 (VIOLATED) +gpio_vtrip_sel[35] 0.500000 1.711037 -1.211037 (VIOLATED) +gpio_ib_mode_sel[35] 0.500000 1.710974 -1.210974 (VIOLATED) +gpio_loopback_zero[35] 0.500000 1.710897 -1.210897 (VIOLATED) gpio_slow_sel[21] 0.500000 1.706219 -1.206219 (VIOLATED) gpio_dm1[21] 0.500000 1.706215 -1.206215 (VIOLATED) gpio_analog_en[21] 0.500000 1.706176 -1.206176 (VIOLATED) @@ -77,22 +101,9 @@ gpio_ib_mode_sel[21] 0.500000 1.705771 -1.205771 (VIOLAT gpio_loopback_zero[21] 0.500000 1.705687 -1.205687 (VIOLATED) gpio_slow_sel[22] 0.500000 1.704964 -1.204964 (VIOLATED) gpio_dm1[22] 0.500000 1.704960 -1.204960 (VIOLATED) -gpio_slow_sel[32] 0.500000 1.704943 -1.204943 (VIOLATED) gpio_analog_en[22] 0.500000 1.704921 -1.204921 (VIOLATED) gpio_dm0[22] 0.500000 1.704908 -1.204908 (VIOLATED) -gpio_slow_sel[26] 0.500000 1.704904 -1.204904 (VIOLATED) -gpio_dm1[26] 0.500000 1.704902 -1.204902 (VIOLATED) -gpio_analog_en[26] 0.500000 1.704899 -1.204899 (VIOLATED) -gpio_dm0[26] 0.500000 1.704896 -1.204896 (VIOLATED) -gpio_analog_pol[26] 0.500000 1.704893 -1.204893 (VIOLATED) gpio_analog_pol[22] 0.500000 1.704891 -1.204891 (VIOLATED) -gpio_dm1[32] 0.500000 1.704884 -1.204884 (VIOLATED) -gpio_analog_sel[26] 0.500000 1.704874 -1.204874 (VIOLATED) -gpio_dm2[26] 0.500000 1.704869 -1.204869 (VIOLATED) -gpio_analog_en[32] 0.500000 1.704854 -1.204854 (VIOLATED) -gpio_dm0[32] 0.500000 1.704839 -1.204839 (VIOLATED) -gpio_analog_pol[32] 0.500000 1.704820 -1.204820 (VIOLATED) -gpio_holdover[26] 0.500000 1.704783 -1.204783 (VIOLATED) gpio_analog_sel[22] 0.500000 1.704770 -1.204770 (VIOLATED) gpio_slow_sel[15] 0.500000 1.704765 -1.204765 (VIOLATED) gpio_slow_sel[37] 0.500000 1.704765 -1.204765 (VIOLATED) @@ -105,41 +116,30 @@ gpio_dm2[22] 0.500000 1.704749 -1.204749 (VIOLAT gpio_analog_sel[37] 0.500000 1.704735 -1.204735 (VIOLATED) gpio_holdover[22] 0.500000 1.704725 -1.204725 (VIOLATED) gpio_analog_en[15] 0.500000 1.704719 -1.204719 (VIOLATED) -gpio_analog_sel[32] 0.500000 1.704718 -1.204718 (VIOLATED) gpio_dm0[15] 0.500000 1.704705 -1.204705 (VIOLATED) gpio_out[22] 0.500000 1.704702 -1.204702 (VIOLATED) -gpio_out[26] 0.500000 1.704698 -1.204698 (VIOLATED) -gpio_dm2[32] 0.500000 1.704693 -1.204693 (VIOLATED) gpio_analog_pol[15] 0.500000 1.704687 -1.204687 (VIOLATED) -gpio_holdover[32] 0.500000 1.704666 -1.204666 (VIOLATED) gpio_dm2[37] 0.500000 1.704661 -1.204661 (VIOLATED) gpio_slow_sel[19] 0.500000 1.704646 -1.204646 (VIOLATED) gpio_dm1[19] 0.500000 1.704644 -1.204644 (VIOLATED) -gpio_vtrip_sel[26] 0.500000 1.704620 -1.204620 (VIOLATED) gpio_analog_en[19] 0.500000 1.704599 -1.204600 (VIOLATED) -gpio_ib_mode_sel[26] 0.500000 1.704600 -1.204600 (VIOLATED) gpio_dm0[19] 0.500000 1.704586 -1.204586 (VIOLATED) gpio_holdover[37] 0.500000 1.704582 -1.204582 (VIOLATED) gpio_analog_pol[19] 0.500000 1.704568 -1.204568 (VIOLATED) -gpio_out[32] 0.500000 1.704568 -1.204568 (VIOLATED) gpio_vtrip_sel[22] 0.500000 1.704564 -1.204564 (VIOLATED) gpio_out[37] 0.500000 1.704558 -1.204558 (VIOLATED) gpio_analog_sel[15] 0.500000 1.704556 -1.204556 (VIOLATED) gpio_ib_mode_sel[22] 0.500000 1.704547 -1.204547 (VIOLATED) gpio_dm2[15] 0.500000 1.704534 -1.204534 (VIOLATED) gpio_holdover[15] 0.500000 1.704510 -1.204510 (VIOLATED) -gpio_vtrip_sel[32] 0.500000 1.704499 -1.204499 (VIOLATED) gpio_out[15] 0.500000 1.704487 -1.204487 (VIOLATED) gpio_vtrip_sel[37] 0.500000 1.704482 -1.204482 (VIOLATED) gpio_loopback_zero[22] 0.500000 1.704470 -1.204470 (VIOLATED) -gpio_loopback_zero[26] 0.500000 1.704459 -1.204459 (VIOLATED) gpio_analog_sel[19] 0.500000 1.704449 -1.204449 (VIOLATED) -gpio_ib_mode_sel[32] 0.500000 1.704435 -1.204435 (VIOLATED) gpio_dm2[19] 0.500000 1.704428 -1.204428 (VIOLATED) gpio_holdover[19] 0.500000 1.704403 -1.204404 (VIOLATED) gpio_ib_mode_sel[37] 0.500000 1.704395 -1.204396 (VIOLATED) gpio_out[19] 0.500000 1.704380 -1.204380 (VIOLATED) -gpio_loopback_zero[32] 0.500000 1.704355 -1.204355 (VIOLATED) gpio_vtrip_sel[15] 0.500000 1.704352 -1.204352 (VIOLATED) gpio_ib_mode_sel[15] 0.500000 1.704332 -1.204332 (VIOLATED) gpio_loopback_zero[37] 0.500000 1.704327 -1.204327 (VIOLATED) @@ -147,102 +147,44 @@ gpio_loopback_zero[15] 0.500000 1.704247 -1.204247 (VIOLAT gpio_vtrip_sel[19] 0.500000 1.704234 -1.204233 (VIOLATED) gpio_ib_mode_sel[19] 0.500000 1.704213 -1.204213 (VIOLATED) gpio_loopback_zero[19] 0.500000 1.704130 -1.204130 (VIOLATED) -gpio_slow_sel[29] 0.500000 1.703549 -1.203549 (VIOLATED) -gpio_dm1[29] 0.500000 1.703546 -1.203546 (VIOLATED) -gpio_analog_en[29] 0.500000 1.703543 -1.203543 (VIOLATED) -gpio_dm0[29] 0.500000 1.703493 -1.203493 (VIOLATED) -gpio_analog_pol[29] 0.500000 1.703441 -1.203441 (VIOLATED) -gpio_analog_sel[29] 0.500000 1.703339 -1.203339 (VIOLATED) -gpio_dm2[29] 0.500000 1.703316 -1.203316 (VIOLATED) -gpio_holdover[29] 0.500000 1.703289 -1.203290 (VIOLATED) -gpio_out[29] 0.500000 1.703265 -1.203265 (VIOLATED) -gpio_vtrip_sel[29] 0.500000 1.703185 -1.203185 (VIOLATED) -gpio_ib_mode_sel[29] 0.500000 1.703157 -1.203157 (VIOLATED) -gpio_loopback_zero[29] 0.500000 1.703012 -1.203012 (VIOLATED) gpio_slow_sel[20] 0.500000 1.702907 -1.202907 (VIOLATED) gpio_dm1[20] 0.500000 1.702904 -1.202904 (VIOLATED) gpio_analog_en[20] 0.500000 1.702864 -1.202864 (VIOLATED) gpio_dm0[20] 0.500000 1.702850 -1.202850 (VIOLATED) gpio_analog_pol[20] 0.500000 1.702832 -1.202832 (VIOLATED) -gpio_slow_sel[27] 0.500000 1.702770 -1.202770 (VIOLATED) -gpio_dm1[27] 0.500000 1.702767 -1.202767 (VIOLATED) -gpio_analog_en[27] 0.500000 1.702716 -1.202716 (VIOLATED) gpio_analog_sel[20] 0.500000 1.702702 -1.202702 (VIOLATED) -gpio_dm0[27] 0.500000 1.702702 -1.202702 (VIOLATED) -gpio_analog_pol[27] 0.500000 1.702684 -1.202684 (VIOLATED) gpio_dm2[20] 0.500000 1.702680 -1.202680 (VIOLATED) gpio_holdover[20] 0.500000 1.702656 -1.202656 (VIOLATED) gpio_out[20] 0.500000 1.702633 -1.202633 (VIOLATED) -gpio_analog_sel[27] 0.500000 1.702588 -1.202588 (VIOLATED) -gpio_dm2[27] 0.500000 1.702565 -1.202565 (VIOLATED) -gpio_holdover[27] 0.500000 1.702539 -1.202539 (VIOLATED) -gpio_out[27] 0.500000 1.702515 -1.202515 (VIOLATED) gpio_vtrip_sel[20] 0.500000 1.702501 -1.202501 (VIOLATED) gpio_ib_mode_sel[20] 0.500000 1.702481 -1.202481 (VIOLATED) -gpio_vtrip_sel[27] 0.500000 1.702437 -1.202437 (VIOLATED) -gpio_ib_mode_sel[27] 0.500000 1.702410 -1.202410 (VIOLATED) gpio_loopback_zero[20] 0.500000 1.702395 -1.202396 (VIOLATED) -gpio_loopback_zero[27] 0.500000 1.702272 -1.202272 (VIOLATED) -gpio_slow_sel[36] 0.500000 1.700712 -1.200712 (VIOLATED) -gpio_dm1[36] 0.500000 1.700698 -1.200698 (VIOLATED) -gpio_analog_en[36] 0.500000 1.700611 -1.200611 (VIOLATED) -gpio_dm0[36] 0.500000 1.700606 -1.200607 (VIOLATED) -gpio_analog_pol[36] 0.500000 1.700557 -1.200557 (VIOLATED) -gpio_analog_sel[36] 0.500000 1.700462 -1.200462 (VIOLATED) -gpio_dm2[36] 0.500000 1.700439 -1.200439 (VIOLATED) -gpio_holdover[36] 0.500000 1.700413 -1.200414 (VIOLATED) -gpio_out[36] 0.500000 1.700390 -1.200390 (VIOLATED) -gpio_vtrip_sel[36] 0.500000 1.700313 -1.200313 (VIOLATED) -gpio_ib_mode_sel[36] 0.500000 1.700231 -1.200231 (VIOLATED) -gpio_loopback_zero[36] 0.500000 1.700154 -1.200154 (VIOLATED) -gpio_slow_sel[30] 0.500000 1.699962 -1.199962 (VIOLATED) -gpio_dm1[30] 0.500000 1.699945 -1.199946 (VIOLATED) -gpio_analog_en[30] 0.500000 1.699924 -1.199924 (VIOLATED) -gpio_dm0[30] 0.500000 1.699906 -1.199906 (VIOLATED) -gpio_slow_sel[34] 0.500000 1.699904 -1.199904 (VIOLATED) -gpio_dm1[34] 0.500000 1.699902 -1.199902 (VIOLATED) -gpio_analog_pol[30] 0.500000 1.699883 -1.199884 (VIOLATED) -gpio_analog_en[34] 0.500000 1.699865 -1.199865 (VIOLATED) -gpio_dm0[34] 0.500000 1.699828 -1.199828 (VIOLATED) -gpio_analog_pol[34] 0.500000 1.699811 -1.199811 (VIOLATED) -gpio_analog_sel[30] 0.500000 1.699760 -1.199760 (VIOLATED) -gpio_analog_sel[34] 0.500000 1.699715 -1.199715 (VIOLATED) -gpio_dm2[34] 0.500000 1.699692 -1.199692 (VIOLATED) -gpio_holdover[34] 0.500000 1.699667 -1.199667 (VIOLATED) -gpio_dm2[30] 0.500000 1.699653 -1.199653 (VIOLATED) -gpio_slow_sel[39] 0.500000 1.699651 -1.199651 (VIOLATED) +gpio_out[32] 0.500000 1.701296 -1.201296 (VIOLATED) +gpio_slow_sel[36] 0.500000 1.701178 -1.201178 (VIOLATED) +gpio_dm1[36] 0.500000 1.701164 -1.201164 (VIOLATED) +gpio_analog_en[36] 0.500000 1.701077 -1.201077 (VIOLATED) +gpio_dm0[36] 0.500000 1.701072 -1.201072 (VIOLATED) +gpio_analog_pol[36] 0.500000 1.701023 -1.201022 (VIOLATED) +gpio_analog_sel[36] 0.500000 1.700928 -1.200928 (VIOLATED) +gpio_dm2[36] 0.500000 1.700905 -1.200905 (VIOLATED) +gpio_holdover[36] 0.500000 1.700879 -1.200879 (VIOLATED) +gpio_out[36] 0.500000 1.700855 -1.200855 (VIOLATED) +gpio_vtrip_sel[36] 0.500000 1.700778 -1.200778 (VIOLATED) +gpio_ib_mode_sel[36] 0.500000 1.700697 -1.200697 (VIOLATED) +gpio_loopback_zero[36] 0.500000 1.700620 -1.200620 (VIOLATED) +mprj2/output11/X 0.500000 1.700104 -1.200104 (VIOLATED) gpio_analog_en[39] 0.500000 1.699649 -1.199649 (VIOLATED) gpio_dm1[39] 0.500000 1.699650 -1.199650 (VIOLATED) +gpio_slow_sel[39] 0.500000 1.699651 -1.199651 (VIOLATED) gpio_analog_pol[39] 0.500000 1.699647 -1.199647 (VIOLATED) gpio_dm0[39] 0.500000 1.699648 -1.199648 (VIOLATED) -gpio_out[34] 0.500000 1.699643 -1.199643 (VIOLATED) gpio_analog_sel[39] 0.500000 1.699641 -1.199641 (VIOLATED) gpio_dm2[39] 0.500000 1.699639 -1.199639 (VIOLATED) gpio_holdover[39] 0.500000 1.699638 -1.199638 (VIOLATED) gpio_out[39] 0.500000 1.699636 -1.199636 (VIOLATED) -gpio_slow_sel[31] 0.500000 1.699637 -1.199637 (VIOLATED) -gpio_dm1[31] 0.500000 1.699634 -1.199634 (VIOLATED) -gpio_analog_en[31] 0.500000 1.699631 -1.199631 (VIOLATED) gpio_vtrip_sel[39] 0.500000 1.699630 -1.199630 (VIOLATED) gpio_ib_mode_sel[39] 0.500000 1.699627 -1.199627 (VIOLATED) gpio_loopback_zero[39] 0.500000 1.699598 -1.199598 (VIOLATED) -gpio_dm0[31] 0.500000 1.699582 -1.199582 (VIOLATED) -gpio_vtrip_sel[34] 0.500000 1.699566 -1.199566 (VIOLATED) -gpio_analog_pol[31] 0.500000 1.699532 -1.199532 (VIOLATED) -gpio_holdover[30] 0.500000 1.699509 -1.199509 (VIOLATED) -gpio_ib_mode_sel[34] 0.500000 1.699483 -1.199483 (VIOLATED) -gpio_analog_sel[31] 0.500000 1.699437 -1.199437 (VIOLATED) -gpio_out[30] 0.500000 1.699430 -1.199430 (VIOLATED) -gpio_dm2[31] 0.500000 1.699414 -1.199414 (VIOLATED) -gpio_loopback_zero[34] 0.500000 1.699407 -1.199407 (VIOLATED) -gpio_holdover[31] 0.500000 1.699388 -1.199388 (VIOLATED) -gpio_out[31] 0.500000 1.699364 -1.199364 (VIOLATED) -gpio_vtrip_sel[30] 0.500000 1.699358 -1.199358 (VIOLATED) -gpio_ib_mode_sel[30] 0.500000 1.699354 -1.199354 (VIOLATED) -gpio_vtrip_sel[31] 0.500000 1.699287 -1.199287 (VIOLATED) -gpio_ib_mode_sel[31] 0.500000 1.699261 -1.199260 (VIOLATED) -gpio_loopback_zero[30] 0.500000 1.699222 -1.199223 (VIOLATED) -gpio_loopback_zero[31] 0.500000 1.699127 -1.199127 (VIOLATED) gpio_slow_sel[23] 0.500000 1.698136 -1.198136 (VIOLATED) gpio_dm1[23] 0.500000 1.698134 -1.198134 (VIOLATED) gpio_analog_en[23] 0.500000 1.698091 -1.198091 (VIOLATED) @@ -252,11 +194,6 @@ gpio_analog_sel[23] 0.500000 1.697942 -1.197942 (VIOLAT gpio_dm2[23] 0.500000 1.697921 -1.197921 (VIOLATED) gpio_holdover[23] 0.500000 1.697896 -1.197896 (VIOLATED) gpio_out[23] 0.500000 1.697873 -1.197873 (VIOLATED) -gpio_slow_sel[28] 0.500000 1.697824 -1.197824 (VIOLATED) -gpio_dm1[28] 0.500000 1.697808 -1.197808 (VIOLATED) -gpio_analog_en[28] 0.500000 1.697787 -1.197787 (VIOLATED) -gpio_dm0[28] 0.500000 1.697770 -1.197770 (VIOLATED) -gpio_analog_pol[28] 0.500000 1.697747 -1.197747 (VIOLATED) gpio_vtrip_sel[23] 0.500000 1.697723 -1.197723 (VIOLATED) gpio_ib_mode_sel[23] 0.500000 1.697704 -1.197704 (VIOLATED) gpio_slow_sel[0] 0.500000 1.697681 -1.197681 (VIOLATED) @@ -264,84 +201,43 @@ gpio_dm1[0] 0.500000 1.697678 -1.197678 (VIOLAT gpio_analog_en[0] 0.500000 1.697675 -1.197676 (VIOLATED) gpio_analog_pol[0] 0.500000 1.697671 -1.197671 (VIOLATED) gpio_inp_dis[0] 0.500000 1.697668 -1.197668 (VIOLATED) -gpio_analog_sel[28] 0.500000 1.697627 -1.197627 (VIOLATED) gpio_loopback_zero[23] 0.500000 1.697627 -1.197626 (VIOLATED) gpio_analog_sel[0] 0.500000 1.697599 -1.197599 (VIOLATED) gpio_dm2[0] 0.500000 1.697538 -1.197538 (VIOLATED) gpio_holdover[0] 0.500000 1.697515 -1.197515 (VIOLATED) gpio_out[0] 0.500000 1.697495 -1.197495 (VIOLATED) -gpio_dm2[28] 0.500000 1.697421 -1.197421 (VIOLATED) gpio_vtrip_sel[0] 0.500000 1.697384 -1.197384 (VIOLATED) gpio_ib_mode_sel[0] 0.500000 1.697378 -1.197378 (VIOLATED) -gpio_holdover[28] 0.500000 1.697346 -1.197346 (VIOLATED) -gpio_out[28] 0.500000 1.697324 -1.197324 (VIOLATED) gpio_loopback_zero[0] 0.500000 1.697321 -1.197321 (VIOLATED) -gpio_ib_mode_sel[28] 0.500000 1.697255 -1.197255 (VIOLATED) -gpio_vtrip_sel[28] 0.500000 1.697197 -1.197197 (VIOLATED) -gpio_loopback_zero[28] 0.500000 1.697120 -1.197120 (VIOLATED) -gpio_slow_sel[33] 0.500000 1.696838 -1.196838 (VIOLATED) -gpio_dm1[33] 0.500000 1.696822 -1.196822 (VIOLATED) -gpio_slow_sel[42] 0.500000 1.696817 -1.196817 (VIOLATED) gpio_analog_en[42] 0.500000 1.696815 -1.196815 (VIOLATED) gpio_dm1[42] 0.500000 1.696816 -1.196816 (VIOLATED) +gpio_slow_sel[42] 0.500000 1.696817 -1.196817 (VIOLATED) gpio_analog_pol[42] 0.500000 1.696813 -1.196813 (VIOLATED) gpio_dm0[42] 0.500000 1.696814 -1.196814 (VIOLATED) gpio_analog_sel[42] 0.500000 1.696806 -1.196806 (VIOLATED) gpio_dm2[42] 0.500000 1.696805 -1.196805 (VIOLATED) -gpio_analog_en[33] 0.500000 1.696803 -1.196803 (VIOLATED) gpio_holdover[42] 0.500000 1.696803 -1.196803 (VIOLATED) gpio_out[42] 0.500000 1.696801 -1.196801 (VIOLATED) gpio_vtrip_sel[42] 0.500000 1.696795 -1.196795 (VIOLATED) gpio_ib_mode_sel[42] 0.500000 1.696793 -1.196793 (VIOLATED) -gpio_dm0[33] 0.500000 1.696787 -1.196787 (VIOLATED) gpio_loopback_zero[42] 0.500000 1.696763 -1.196763 (VIOLATED) -gpio_analog_pol[33] 0.500000 1.696710 -1.196710 (VIOLATED) -gpio_slow_sel[24] 0.500000 1.696671 -1.196671 (VIOLATED) -gpio_dm1[24] 0.500000 1.696654 -1.196654 (VIOLATED) -gpio_analog_en[24] 0.500000 1.696632 -1.196632 (VIOLATED) -gpio_dm0[24] 0.500000 1.696614 -1.196614 (VIOLATED) -gpio_analog_pol[24] 0.500000 1.696591 -1.196591 (VIOLATED) -gpio_analog_sel[33] 0.500000 1.696541 -1.196541 (VIOLATED) -gpio_dm2[33] 0.500000 1.696519 -1.196518 (VIOLATED) -gpio_holdover[33] 0.500000 1.696493 -1.196493 (VIOLATED) -gpio_out[33] 0.500000 1.696469 -1.196469 (VIOLATED) -gpio_analog_sel[24] 0.500000 1.696395 -1.196395 (VIOLATED) -gpio_vtrip_sel[33] 0.500000 1.696392 -1.196392 (VIOLATED) -gpio_ib_mode_sel[33] 0.500000 1.696311 -1.196311 (VIOLATED) -gpio_loopback_zero[33] 0.500000 1.696234 -1.196234 (VIOLATED) -gpio_dm2[24] 0.500000 1.696204 -1.196204 (VIOLATED) -gpio_holdover[24] 0.500000 1.696177 -1.196177 (VIOLATED) -gpio_out[24] 0.500000 1.696152 -1.196152 (VIOLATED) -gpio_vtrip_sel[24] 0.500000 1.696073 -1.196073 (VIOLATED) -gpio_ib_mode_sel[24] 0.500000 1.696046 -1.196046 (VIOLATED) -gpio_loopback_zero[24] 0.500000 1.695902 -1.195902 (VIOLATED) gpio_slow_sel[18] 0.500000 1.695419 -1.195419 (VIOLATED) gpio_dm1[18] 0.500000 1.695415 -1.195415 (VIOLATED) gpio_analog_en[18] 0.500000 1.695378 -1.195378 (VIOLATED) gpio_dm0[18] 0.500000 1.695365 -1.195365 (VIOLATED) gpio_analog_pol[18] 0.500000 1.695350 -1.195350 (VIOLATED) -gpio_slow_sel[25] 0.500000 1.695306 -1.195306 (VIOLATED) -gpio_dm1[25] 0.500000 1.695302 -1.195301 (VIOLATED) -gpio_analog_en[25] 0.500000 1.695294 -1.195294 (VIOLATED) -gpio_dm0[25] 0.500000 1.695289 -1.195289 (VIOLATED) gpio_analog_sel[18] 0.500000 1.695233 -1.195233 (VIOLATED) gpio_dm2[18] 0.500000 1.695212 -1.195212 (VIOLATED) gpio_holdover[18] 0.500000 1.695189 -1.195188 (VIOLATED) -gpio_analog_pol[25] 0.500000 1.695183 -1.195183 (VIOLATED) gpio_out[18] 0.500000 1.695170 -1.195170 (VIOLATED) gpio_vtrip_sel[18] 0.500000 1.695041 -1.195041 (VIOLATED) gpio_ib_mode_sel[18] 0.500000 1.695022 -1.195022 (VIOLATED) gpio_loopback_zero[18] 0.500000 1.694948 -1.194948 (VIOLATED) -gpio_analog_sel[25] 0.500000 1.694921 -1.194921 (VIOLATED) -gpio_dm2[25] 0.500000 1.694875 -1.194875 (VIOLATED) -gpio_holdover[25] 0.500000 1.694823 -1.194823 (VIOLATED) -gpio_out[25] 0.500000 1.694773 -1.194773 (VIOLATED) gpio_slow_sel[38] 0.500000 1.694498 -1.194499 (VIOLATED) gpio_dm1[38] 0.500000 1.694497 -1.194497 (VIOLATED) gpio_analog_en[38] 0.500000 1.694495 -1.194495 (VIOLATED) gpio_dm0[38] 0.500000 1.694493 -1.194493 (VIOLATED) gpio_analog_pol[38] 0.500000 1.694491 -1.194491 (VIOLATED) -gpio_vtrip_sel[25] 0.500000 1.694460 -1.194460 (VIOLATED) gpio_analog_sel[38] 0.500000 1.694442 -1.194442 (VIOLATED) gpio_dm2[38] 0.500000 1.694424 -1.194424 (VIOLATED) gpio_holdover[38] 0.500000 1.694400 -1.194400 (VIOLATED) @@ -349,8 +245,6 @@ gpio_out[38] 0.500000 1.694378 -1.194378 (VIOLAT gpio_vtrip_sel[38] 0.500000 1.694341 -1.194341 (VIOLATED) gpio_ib_mode_sel[38] 0.500000 1.694338 -1.194338 (VIOLATED) gpio_loopback_zero[38] 0.500000 1.694312 -1.194312 (VIOLATED) -gpio_ib_mode_sel[25] 0.500000 1.694108 -1.194108 (VIOLATED) -gpio_loopback_zero[25] 0.500000 1.693744 -1.193744 (VIOLATED) gpio_slow_sel[43] 0.500000 1.692905 -1.192905 (VIOLATED) gpio_dm1[43] 0.500000 1.692904 -1.192904 (VIOLATED) gpio_analog_en[43] 0.500000 1.692901 -1.192901 (VIOLATED) @@ -399,9 +293,9 @@ gpio_out[14] 0.500000 1.691002 -1.191002 (VIOLAT gpio_vtrip_sel[14] 0.500000 1.690935 -1.190935 (VIOLATED) gpio_ib_mode_sel[14] 0.500000 1.690861 -1.190861 (VIOLATED) gpio_loopback_zero[14] 0.500000 1.690808 -1.190808 (VIOLATED) -gpio_slow_sel[41] 0.500000 1.689304 -1.189304 (VIOLATED) gpio_analog_en[41] 0.500000 1.689302 -1.189302 (VIOLATED) gpio_dm1[41] 0.500000 1.689303 -1.189303 (VIOLATED) +gpio_slow_sel[41] 0.500000 1.689304 -1.189304 (VIOLATED) gpio_analog_pol[41] 0.500000 1.689300 -1.189300 (VIOLATED) gpio_dm0[41] 0.500000 1.689301 -1.189301 (VIOLATED) gpio_analog_sel[41] 0.500000 1.689294 -1.189294 (VIOLATED) @@ -411,9 +305,9 @@ gpio_out[41] 0.500000 1.689289 -1.189289 (VIOLAT gpio_vtrip_sel[41] 0.500000 1.689283 -1.189283 (VIOLATED) gpio_ib_mode_sel[41] 0.500000 1.689281 -1.189281 (VIOLATED) gpio_loopback_zero[41] 0.500000 1.689254 -1.189254 (VIOLATED) -gpio_slow_sel[40] 0.500000 1.688847 -1.188847 (VIOLATED) gpio_analog_en[40] 0.500000 1.688845 -1.188845 (VIOLATED) gpio_dm1[40] 0.500000 1.688846 -1.188846 (VIOLATED) +gpio_slow_sel[40] 0.500000 1.688847 -1.188847 (VIOLATED) gpio_analog_pol[40] 0.500000 1.688843 -1.188843 (VIOLATED) gpio_dm0[40] 0.500000 1.688844 -1.188844 (VIOLATED) gpio_analog_sel[40] 0.500000 1.688837 -1.188837 (VIOLATED) @@ -435,60 +329,162 @@ gpio_out[13] 0.500000 1.681583 -1.181583 (VIOLAT gpio_vtrip_sel[13] 0.500000 1.681410 -1.181410 (VIOLATED) gpio_ib_mode_sel[13] 0.500000 1.681403 -1.181403 (VIOLATED) gpio_loopback_zero[13] 0.500000 1.681224 -1.181224 (VIOLATED) -gpio_analog_en[12] 0.500000 1.410004 -0.910004 (VIOLATED) -gpio_slow_sel[12] 0.500000 1.409990 -0.909990 (VIOLATED) -gpio_dm0[12] 0.500000 1.409984 -0.909984 (VIOLATED) -gpio_analog_pol[12] 0.500000 1.409982 -0.909982 (VIOLATED) -gpio_analog_sel[12] 0.500000 1.409969 -0.909969 (VIOLATED) -gpio_holdover[12] 0.500000 1.409962 -0.909962 (VIOLATED) -gpio_vtrip_sel[12] 0.500000 1.409947 -0.909947 (VIOLATED) -gpio_ib_mode_sel[12] 0.500000 1.409882 -0.909882 (VIOLATED) -gpio_oeb[12] 0.500000 1.409818 -0.909818 (VIOLATED) -gpio_loopback_zero[12] 0.500000 1.409735 -0.909735 (VIOLATED) -gpio_slow_sel[11] 0.500000 1.409543 -0.909543 (VIOLATED) -gpio_analog_en[11] 0.500000 1.409542 -0.909542 (VIOLATED) -gpio_analog_pol[11] 0.500000 1.409541 -0.909541 (VIOLATED) -gpio_dm0[11] 0.500000 1.409541 -0.909541 (VIOLATED) -gpio_analog_sel[11] 0.500000 1.409536 -0.909536 (VIOLATED) -gpio_holdover[11] 0.500000 1.409534 -0.909534 (VIOLATED) -gpio_vtrip_sel[11] 0.500000 1.409529 -0.909529 (VIOLATED) -gpio_ib_mode_sel[11] 0.500000 1.409528 -0.909528 (VIOLATED) -gpio_oeb[11] 0.500000 1.409527 -0.909527 (VIOLATED) -gpio_loopback_zero[11] 0.500000 1.409511 -0.909511 (VIOLATED) +gpio_out[29] 0.500000 1.554333 -1.054333 (VIOLATED) +mprj2/output8/X 0.500000 1.553656 -1.053656 (VIOLATED) +gpio_analog_en[31] 0.500000 1.441407 -0.941407 (VIOLATED) +gpio_slow_sel[31] 0.500000 1.441407 -0.941407 (VIOLATED) +gpio_dm0[31] 0.500000 1.441369 -0.941369 (VIOLATED) +gpio_analog_pol[31] 0.500000 1.441367 -0.941367 (VIOLATED) +gpio_analog_sel[31] 0.500000 1.441358 -0.941358 (VIOLATED) +gpio_holdover[31] 0.500000 1.441353 -0.941353 (VIOLATED) +gpio_vtrip_sel[31] 0.500000 1.441307 -0.941307 (VIOLATED) +gpio_ib_mode_sel[31] 0.500000 1.441304 -0.941304 (VIOLATED) +gpio_oeb[31] 0.500000 1.441301 -0.941301 (VIOLATED) +gpio_loopback_zero[31] 0.500000 1.441243 -0.941243 (VIOLATED) +gpio_analog_pol[26] 0.500000 1.434029 -0.934029 (VIOLATED) +gpio_dm0[26] 0.500000 1.434013 -0.934013 (VIOLATED) +gpio_slow_sel[26] 0.500000 1.434010 -0.934010 (VIOLATED) +gpio_analog_en[26] 0.500000 1.434007 -0.934007 (VIOLATED) +gpio_analog_sel[26] 0.500000 1.433995 -0.933995 (VIOLATED) +gpio_holdover[26] 0.500000 1.433990 -0.933990 (VIOLATED) +gpio_vtrip_sel[26] 0.500000 1.433950 -0.933950 (VIOLATED) +gpio_ib_mode_sel[26] 0.500000 1.433939 -0.933939 (VIOLATED) +gpio_oeb[26] 0.500000 1.433936 -0.933936 (VIOLATED) +gpio_loopback_zero[26] 0.500000 1.433873 -0.933873 (VIOLATED) +gpio_analog_pol[29] 0.500000 1.432061 -0.932061 (VIOLATED) +gpio_dm0[29] 0.500000 1.432045 -0.932045 (VIOLATED) +gpio_slow_sel[29] 0.500000 1.432043 -0.932043 (VIOLATED) +gpio_analog_en[29] 0.500000 1.432040 -0.932040 (VIOLATED) +gpio_analog_sel[29] 0.500000 1.432027 -0.932027 (VIOLATED) +gpio_holdover[29] 0.500000 1.432022 -0.932022 (VIOLATED) +gpio_vtrip_sel[29] 0.500000 1.431984 -0.931984 (VIOLATED) +gpio_ib_mode_sel[29] 0.500000 1.431973 -0.931973 (VIOLATED) +gpio_oeb[29] 0.500000 1.431970 -0.931970 (VIOLATED) +gpio_loopback_zero[29] 0.500000 1.431911 -0.931911 (VIOLATED) +gpio_slow_sel[25] 0.500000 1.431583 -0.931583 (VIOLATED) +gpio_analog_en[25] 0.500000 1.431578 -0.931578 (VIOLATED) +gpio_dm0[25] 0.500000 1.431576 -0.931576 (VIOLATED) +gpio_analog_pol[25] 0.500000 1.431574 -0.931574 (VIOLATED) +gpio_analog_sel[25] 0.500000 1.431559 -0.931559 (VIOLATED) +gpio_holdover[25] 0.500000 1.431491 -0.931491 (VIOLATED) +gpio_vtrip_sel[25] 0.500000 1.431376 -0.931375 (VIOLATED) +gpio_ib_mode_sel[25] 0.500000 1.431355 -0.931355 (VIOLATED) +gpio_oeb[25] 0.500000 1.431290 -0.931290 (VIOLATED) +gpio_loopback_zero[25] 0.500000 1.431230 -0.931230 (VIOLATED) +gpio_slow_sel[28] 0.500000 1.426243 -0.926243 (VIOLATED) +gpio_analog_en[28] 0.500000 1.426220 -0.926220 (VIOLATED) +gpio_dm0[28] 0.500000 1.426211 -0.926211 (VIOLATED) +gpio_analog_pol[28] 0.500000 1.426157 -0.926157 (VIOLATED) +gpio_analog_sel[28] 0.500000 1.426113 -0.926113 (VIOLATED) +gpio_holdover[28] 0.500000 1.426052 -0.926052 (VIOLATED) +gpio_oeb[28] 0.500000 1.425926 -0.925926 (VIOLATED) +gpio_vtrip_sel[28] 0.500000 1.425918 -0.925918 (VIOLATED) +gpio_ib_mode_sel[28] 0.500000 1.425915 -0.925915 (VIOLATED) +gpio_loopback_zero[28] 0.500000 1.425853 -0.925853 (VIOLATED) +gpio_analog_pol[33] 0.500000 1.423489 -0.923489 (VIOLATED) +gpio_dm0[33] 0.500000 1.423457 -0.923457 (VIOLATED) +gpio_analog_en[33] 0.500000 1.423454 -0.923454 (VIOLATED) +gpio_slow_sel[33] 0.500000 1.423433 -0.923433 (VIOLATED) +gpio_analog_sel[33] 0.500000 1.423338 -0.923338 (VIOLATED) +gpio_holdover[33] 0.500000 1.423246 -0.923246 (VIOLATED) +gpio_vtrip_sel[33] 0.500000 1.423098 -0.923098 (VIOLATED) +gpio_ib_mode_sel[33] 0.500000 1.423090 -0.923090 (VIOLATED) +gpio_oeb[33] 0.500000 1.422975 -0.922975 (VIOLATED) +gpio_loopback_zero[33] 0.500000 1.422913 -0.922913 (VIOLATED) +gpio_slow_sel[27] 0.500000 1.422009 -0.922009 (VIOLATED) +gpio_analog_en[27] 0.500000 1.421956 -0.921956 (VIOLATED) +gpio_dm0[27] 0.500000 1.421949 -0.921949 (VIOLATED) +gpio_analog_pol[27] 0.500000 1.421936 -0.921936 (VIOLATED) +gpio_analog_sel[27] 0.500000 1.421865 -0.921865 (VIOLATED) +gpio_holdover[27] 0.500000 1.421831 -0.921831 (VIOLATED) +gpio_vtrip_sel[27] 0.500000 1.421767 -0.921767 (VIOLATED) +gpio_ib_mode_sel[27] 0.500000 1.421749 -0.921749 (VIOLATED) +gpio_oeb[27] 0.500000 1.421674 -0.921674 (VIOLATED) +gpio_loopback_zero[27] 0.500000 1.421647 -0.921647 (VIOLATED) +gpio_slow_sel[32] 0.500000 1.420813 -0.920813 (VIOLATED) +gpio_analog_en[32] 0.500000 1.420755 -0.920755 (VIOLATED) +gpio_dm0[32] 0.500000 1.420747 -0.920747 (VIOLATED) +gpio_analog_pol[32] 0.500000 1.420735 -0.920735 (VIOLATED) +gpio_analog_sel[32] 0.500000 1.420629 -0.920629 (VIOLATED) +gpio_holdover[32] 0.500000 1.420595 -0.920595 (VIOLATED) +gpio_vtrip_sel[32] 0.500000 1.420584 -0.920584 (VIOLATED) +gpio_ib_mode_sel[32] 0.500000 1.420581 -0.920581 (VIOLATED) +gpio_oeb[32] 0.500000 1.420529 -0.920529 (VIOLATED) +gpio_loopback_zero[32] 0.500000 1.420466 -0.920466 (VIOLATED) +gpio_slow_sel[24] 0.500000 1.413837 -0.913837 (VIOLATED) +gpio_analog_en[24] 0.500000 1.413809 -0.913809 (VIOLATED) +gpio_dm0[24] 0.500000 1.413799 -0.913799 (VIOLATED) +gpio_analog_pol[24] 0.500000 1.413782 -0.913782 (VIOLATED) +gpio_analog_sel[24] 0.500000 1.413636 -0.913636 (VIOLATED) +gpio_holdover[24] 0.500000 1.413530 -0.913530 (VIOLATED) +gpio_vtrip_sel[24] 0.500000 1.413422 -0.913422 (VIOLATED) +gpio_oeb[24] 0.500000 1.413420 -0.913420 (VIOLATED) +gpio_ib_mode_sel[24] 0.500000 1.413418 -0.913418 (VIOLATED) +gpio_loopback_zero[24] 0.500000 1.413294 -0.913294 (VIOLATED) +gpio_slow_sel[30] 0.500000 1.409825 -0.909825 (VIOLATED) +gpio_analog_en[30] 0.500000 1.409798 -0.909798 (VIOLATED) +gpio_dm0[30] 0.500000 1.409787 -0.909787 (VIOLATED) +gpio_analog_pol[30] 0.500000 1.409769 -0.909769 (VIOLATED) +gpio_analog_sel[30] 0.500000 1.409671 -0.909671 (VIOLATED) +gpio_holdover[30] 0.500000 1.409483 -0.909483 (VIOLATED) +gpio_vtrip_sel[30] 0.500000 1.409372 -0.909372 (VIOLATED) +gpio_ib_mode_sel[30] 0.500000 1.409353 -0.909353 (VIOLATED) +gpio_oeb[30] 0.500000 1.409291 -0.909291 (VIOLATED) +gpio_loopback_zero[30] 0.500000 1.409239 -0.909239 (VIOLATED) +gpio_analog_pol[2] 0.500000 1.407902 -0.907902 (VIOLATED) +gpio_dm0[2] 0.500000 1.407894 -0.907893 (VIOLATED) +gpio_slow_sel[2] 0.500000 1.407892 -0.907892 (VIOLATED) +gpio_analog_en[2] 0.500000 1.407891 -0.907891 (VIOLATED) +gpio_analog_sel[2] 0.500000 1.407884 -0.907884 (VIOLATED) +gpio_holdover[2] 0.500000 1.407882 -0.907882 (VIOLATED) +gpio_vtrip_sel[2] 0.500000 1.407877 -0.907877 (VIOLATED) +gpio_ib_mode_sel[2] 0.500000 1.407875 -0.907875 (VIOLATED) +gpio_oeb[2] 0.500000 1.407874 -0.907874 (VIOLATED) +gpio_loopback_zero[2] 0.500000 1.407855 -0.907855 (VIOLATED) +gpio_slow_sel[34] 0.500000 1.405377 -0.905377 (VIOLATED) +gpio_analog_en[34] 0.500000 1.405337 -0.905337 (VIOLATED) +gpio_dm0[34] 0.500000 1.405335 -0.905335 (VIOLATED) +gpio_analog_pol[34] 0.500000 1.405332 -0.905332 (VIOLATED) +gpio_analog_sel[34] 0.500000 1.405313 -0.905313 (VIOLATED) +gpio_holdover[34] 0.500000 1.405303 -0.905303 (VIOLATED) gpio_slow_sel[3] 0.500000 1.405292 -0.905292 (VIOLATED) gpio_analog_en[3] 0.500000 1.405288 -0.905288 (VIOLATED) gpio_dm0[3] 0.500000 1.405287 -0.905287 (VIOLATED) gpio_analog_pol[3] 0.500000 1.405285 -0.905285 (VIOLATED) +gpio_vtrip_sel[34] 0.500000 1.405282 -0.905282 (VIOLATED) gpio_analog_sel[3] 0.500000 1.405236 -0.905236 (VIOLATED) gpio_holdover[3] 0.500000 1.405205 -0.905205 (VIOLATED) gpio_vtrip_sel[3] 0.500000 1.405195 -0.905195 (VIOLATED) gpio_ib_mode_sel[3] 0.500000 1.405192 -0.905192 (VIOLATED) gpio_oeb[3] 0.500000 1.405188 -0.905188 (VIOLATED) +gpio_ib_mode_sel[34] 0.500000 1.405180 -0.905180 (VIOLATED) gpio_loopback_zero[3] 0.500000 1.405095 -0.905095 (VIOLATED) -gpio_slow_sel[9] 0.500000 1.404638 -0.904638 (VIOLATED) -gpio_analog_en[9] 0.500000 1.404629 -0.904629 (VIOLATED) -gpio_analog_pol[9] 0.500000 1.404628 -0.904628 (VIOLATED) -gpio_dm0[9] 0.500000 1.404629 -0.904629 (VIOLATED) -gpio_analog_sel[9] 0.500000 1.404623 -0.904623 (VIOLATED) -gpio_holdover[9] 0.500000 1.404621 -0.904621 (VIOLATED) -gpio_vtrip_sel[9] 0.500000 1.404616 -0.904616 (VIOLATED) -gpio_ib_mode_sel[9] 0.500000 1.404615 -0.904615 (VIOLATED) -gpio_oeb[9] 0.500000 1.404613 -0.904613 (VIOLATED) -gpio_loopback_zero[9] 0.500000 1.404597 -0.904597 (VIOLATED) -gpio_slow_sel[10] 0.500000 1.401684 -0.901684 (VIOLATED) -gpio_analog_en[10] 0.500000 1.401645 -0.901645 (VIOLATED) -gpio_dm0[10] 0.500000 1.401634 -0.901634 (VIOLATED) -gpio_analog_pol[10] 0.500000 1.401632 -0.901632 (VIOLATED) -gpio_analog_sel[10] 0.500000 1.401618 -0.901618 (VIOLATED) -gpio_holdover[10] 0.500000 1.401559 -0.901558 (VIOLATED) -gpio_vtrip_sel[10] 0.500000 1.401462 -0.901462 (VIOLATED) -gpio_ib_mode_sel[10] 0.500000 1.401411 -0.901411 (VIOLATED) -gpio_oeb[10] 0.500000 1.401407 -0.901407 (VIOLATED) -gpio_loopback_zero[10] 0.500000 1.401367 -0.901367 (VIOLATED) +gpio_oeb[34] 0.500000 1.405081 -0.905081 (VIOLATED) +gpio_loopback_zero[34] 0.500000 1.404813 -0.904813 (VIOLATED) +gpio_slow_sel[9] 0.500000 1.404647 -0.904647 (VIOLATED) +gpio_analog_en[9] 0.500000 1.404639 -0.904639 (VIOLATED) +gpio_analog_pol[9] 0.500000 1.404637 -0.904637 (VIOLATED) +gpio_dm0[9] 0.500000 1.404638 -0.904638 (VIOLATED) +gpio_analog_sel[9] 0.500000 1.404633 -0.904633 (VIOLATED) +gpio_holdover[9] 0.500000 1.404630 -0.904630 (VIOLATED) +gpio_vtrip_sel[9] 0.500000 1.404626 -0.904626 (VIOLATED) +gpio_ib_mode_sel[9] 0.500000 1.404624 -0.904624 (VIOLATED) +gpio_oeb[9] 0.500000 1.404623 -0.904623 (VIOLATED) +gpio_loopback_zero[9] 0.500000 1.404606 -0.904606 (VIOLATED) +gpio_slow_sel[10] 0.500000 1.400979 -0.900979 (VIOLATED) +gpio_analog_en[10] 0.500000 1.400941 -0.900941 (VIOLATED) +gpio_dm0[10] 0.500000 1.400929 -0.900929 (VIOLATED) +gpio_analog_pol[10] 0.500000 1.400927 -0.900927 (VIOLATED) +gpio_analog_sel[10] 0.500000 1.400913 -0.900913 (VIOLATED) +gpio_holdover[10] 0.500000 1.400854 -0.900854 (VIOLATED) gpio_slow_sel[8] 0.500000 1.400759 -0.900759 (VIOLATED) +gpio_vtrip_sel[10] 0.500000 1.400757 -0.900757 (VIOLATED) gpio_analog_en[8] 0.500000 1.400754 -0.900754 (VIOLATED) gpio_dm0[8] 0.500000 1.400718 -0.900718 (VIOLATED) gpio_analog_pol[8] 0.500000 1.400715 -0.900715 (VIOLATED) +gpio_ib_mode_sel[10] 0.500000 1.400707 -0.900706 (VIOLATED) +gpio_oeb[10] 0.500000 1.400702 -0.900702 (VIOLATED) +gpio_loopback_zero[10] 0.500000 1.400663 -0.900663 (VIOLATED) gpio_analog_sel[8] 0.500000 1.400619 -0.900619 (VIOLATED) gpio_holdover[8] 0.500000 1.400549 -0.900549 (VIOLATED) gpio_vtrip_sel[8] 0.500000 1.400482 -0.900482 (VIOLATED) @@ -505,14 +501,24 @@ gpio_vtrip_sel[4] 0.500000 1.400149 -0.900149 (VIOLAT gpio_ib_mode_sel[4] 0.500000 1.400083 -0.900083 (VIOLATED) gpio_oeb[4] 0.500000 1.400062 -0.900062 (VIOLATED) gpio_loopback_zero[4] 0.500000 1.399954 -0.899954 (VIOLATED) +gpio_analog_en[12] 0.500000 1.399706 -0.899706 (VIOLATED) gpio_slow_sel[7] 0.500000 1.399704 -0.899704 (VIOLATED) +gpio_slow_sel[12] 0.500000 1.399692 -0.899692 (VIOLATED) +gpio_dm0[12] 0.500000 1.399686 -0.899686 (VIOLATED) +gpio_analog_pol[12] 0.500000 1.399684 -0.899684 (VIOLATED) gpio_analog_en[7] 0.500000 1.399675 -0.899675 (VIOLATED) +gpio_analog_sel[12] 0.500000 1.399671 -0.899671 (VIOLATED) gpio_dm0[7] 0.500000 1.399666 -0.899666 (VIOLATED) +gpio_holdover[12] 0.500000 1.399665 -0.899665 (VIOLATED) gpio_analog_pol[7] 0.500000 1.399653 -0.899653 (VIOLATED) +gpio_vtrip_sel[12] 0.500000 1.399650 -0.899650 (VIOLATED) +gpio_ib_mode_sel[12] 0.500000 1.399585 -0.899585 (VIOLATED) gpio_analog_sel[7] 0.500000 1.399579 -0.899579 (VIOLATED) gpio_holdover[7] 0.500000 1.399544 -0.899544 (VIOLATED) +gpio_oeb[12] 0.500000 1.399522 -0.899522 (VIOLATED) gpio_vtrip_sel[7] 0.500000 1.399476 -0.899476 (VIOLATED) gpio_ib_mode_sel[7] 0.500000 1.399457 -0.899457 (VIOLATED) +gpio_loopback_zero[12] 0.500000 1.399439 -0.899440 (VIOLATED) gpio_oeb[7] 0.500000 1.399437 -0.899437 (VIOLATED) gpio_loopback_zero[7] 0.500000 1.399344 -0.899344 (VIOLATED) gpio_slow_sel[6] 0.500000 1.395551 -0.895551 (VIOLATED) @@ -535,16 +541,6 @@ gpio_vtrip_sel[1] 0.500000 1.394592 -0.894592 (VIOLAT gpio_ib_mode_sel[1] 0.500000 1.394571 -0.894571 (VIOLATED) gpio_oeb[1] 0.500000 1.394549 -0.894549 (VIOLATED) gpio_loopback_zero[1] 0.500000 1.394435 -0.894435 (VIOLATED) -gpio_slow_sel[2] 0.500000 1.393794 -0.893794 (VIOLATED) -gpio_analog_en[2] 0.500000 1.393762 -0.893762 (VIOLATED) -gpio_dm0[2] 0.500000 1.393708 -0.893708 (VIOLATED) -gpio_analog_pol[2] 0.500000 1.393612 -0.893612 (VIOLATED) -gpio_analog_sel[2] 0.500000 1.393466 -0.893466 (VIOLATED) -gpio_holdover[2] 0.500000 1.393413 -0.893413 (VIOLATED) -gpio_vtrip_sel[2] 0.500000 1.393309 -0.893309 (VIOLATED) -gpio_ib_mode_sel[2] 0.500000 1.393278 -0.893278 (VIOLATED) -gpio_oeb[2] 0.500000 1.393170 -0.893170 (VIOLATED) -gpio_loopback_zero[2] 0.500000 1.392974 -0.892974 (VIOLATED) gpio_slow_sel[5] 0.500000 1.392334 -0.892334 (VIOLATED) gpio_analog_en[5] 0.500000 1.392299 -0.892299 (VIOLATED) gpio_dm0[5] 0.500000 1.392294 -0.892294 (VIOLATED) @@ -555,98 +551,215 @@ gpio_vtrip_sel[5] 0.500000 1.391887 -0.891887 (VIOLAT gpio_ib_mode_sel[5] 0.500000 1.391855 -0.891855 (VIOLATED) gpio_oeb[5] 0.500000 1.391821 -0.891821 (VIOLATED) gpio_loopback_zero[5] 0.500000 1.391533 -0.891533 (VIOLATED) -mprj/clkbuf_0_wb_clk_i/A 0.500000 0.903755 -0.403755 (VIOLATED) -mprj/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 0.903672 -0.403672 (VIOLATED) -gpio_in[0] 0.500000 0.862799 -0.362799 (VIOLATED) -gpio_out[8] 0.500000 0.848940 -0.348940 (VIOLATED) -mprj/output9/X 0.500000 0.848749 -0.348749 (VIOLATED) -gpio_out[7] 0.500000 0.819709 -0.319709 (VIOLATED) -mprj/output8/X 0.500000 0.819517 -0.319517 (VIOLATED) +gpio_slow_sel[11] 0.500000 1.389503 -0.889503 (VIOLATED) +gpio_analog_en[11] 0.500000 1.389480 -0.889480 (VIOLATED) +gpio_dm0[11] 0.500000 1.389470 -0.889470 (VIOLATED) +gpio_analog_pol[11] 0.500000 1.389413 -0.889413 (VIOLATED) +gpio_analog_sel[11] 0.500000 1.389289 -0.889289 (VIOLATED) +gpio_holdover[11] 0.500000 1.389255 -0.889255 (VIOLATED) +gpio_vtrip_sel[11] 0.500000 1.389190 -0.889190 (VIOLATED) +gpio_ib_mode_sel[11] 0.500000 1.389172 -0.889172 (VIOLATED) +gpio_oeb[11] 0.500000 1.389154 -0.889154 (VIOLATED) +gpio_loopback_zero[11] 0.500000 1.389072 -0.889072 (VIOLATED) +gpio_out[31] 0.500000 0.998019 -0.498019 (VIOLATED) +mprj2/output10/X 0.500000 0.997754 -0.497754 (VIOLATED) +gpio_out[8] 0.500000 0.855700 -0.355700 (VIOLATED) +mprj/output9/X 0.500000 0.855509 -0.355509 (VIOLATED) +gpio_out[7] 0.500000 0.828270 -0.328270 (VIOLATED) +mprj/output8/X 0.500000 0.828077 -0.328077 (VIOLATED) +gpio_out[9] 0.500000 0.767585 -0.267585 (VIOLATED) +mprj/output10/X 0.500000 0.767225 -0.267225 (VIOLATED) +gpio_out[6] 0.500000 0.763217 -0.263217 (VIOLATED) +mprj/output7/X 0.500000 0.763049 -0.263049 (VIOLATED) mprj/output2/A 0.500000 0.761933 -0.261933 (VIOLATED) +mprj2/output2/A 0.500000 0.761933 -0.261933 (VIOLATED) mprj/ANTENNA_output2_A/DIODE 0.500000 0.761899 -0.261899 (VIOLATED) -gpio_out[9] 0.500000 0.759061 -0.259061 (VIOLATED) -mprj/output10/X 0.500000 0.758703 -0.258703 (VIOLATED) -gpio_out[6] 0.500000 0.754693 -0.254693 (VIOLATED) -mprj/output7/X 0.500000 0.754528 -0.254528 (VIOLATED) +mprj2/ANTENNA_output2_A/DIODE 0.500000 0.761899 -0.261899 (VIOLATED) mprj/_578_/A2 0.500000 0.750517 -0.250517 (VIOLATED) +mprj2/_578_/A2 0.500000 0.750517 -0.250517 (VIOLATED) mprj/ANTENNA__578__A2/DIODE 0.500000 0.750516 -0.250516 (VIOLATED) +mprj2/ANTENNA__578__A2/DIODE 0.500000 0.750516 -0.250516 (VIOLATED) mprj/ANTENNA__571__A2/DIODE 0.500000 0.750509 -0.250509 (VIOLATED) +mprj2/ANTENNA__571__A2/DIODE 0.500000 0.750509 -0.250509 (VIOLATED) mprj/_571_/A2 0.500000 0.750507 -0.250507 (VIOLATED) +mprj2/_571_/A2 0.500000 0.750507 -0.250507 (VIOLATED) mprj/_575_/B1 0.500000 0.750507 -0.250507 (VIOLATED) +mprj2/_575_/B1 0.500000 0.750507 -0.250507 (VIOLATED) mprj/ANTENNA__575__B1/DIODE 0.500000 0.750504 -0.250504 (VIOLATED) +mprj2/ANTENNA__575__B1/DIODE 0.500000 0.750504 -0.250504 (VIOLATED) mprj/_580_/B1 0.500000 0.750503 -0.250503 (VIOLATED) +mprj2/_580_/B1 0.500000 0.750503 -0.250503 (VIOLATED) mprj/ANTENNA__580__B1/DIODE 0.500000 0.750498 -0.250498 (VIOLATED) +mprj2/ANTENNA__580__B1/DIODE 0.500000 0.750498 -0.250498 (VIOLATED) mprj/ANTENNA__564__X/DIODE 0.500000 0.750418 -0.250418 (VIOLATED) +mprj2/ANTENNA__564__X/DIODE 0.500000 0.750418 -0.250418 (VIOLATED) mprj/_564_/X 0.500000 0.750398 -0.250398 (VIOLATED) -mprj/fanout25/A 0.500000 0.728048 -0.228048 (VIOLATED) -mprj/ANTENNA_fanout25_A/DIODE 0.500000 0.728042 -0.228042 (VIOLATED) -mprj/ANTENNA_fanout19_A/DIODE 0.500000 0.726180 -0.226180 (VIOLATED) -mprj/fanout19/A 0.500000 0.725906 -0.225906 (VIOLATED) -gpio_out[5] 0.500000 0.724638 -0.224638 (VIOLATED) -mprj/output6/X 0.500000 0.724489 -0.224489 (VIOLATED) -mprj/ANTENNA_input1_X/DIODE 0.500000 0.698426 -0.198426 (VIOLATED) -mprj/input1/X 0.500000 0.698405 -0.198405 (VIOLATED) -gpio_out[10] 0.500000 0.693454 -0.193454 (VIOLATED) -mprj/output11/X 0.500000 0.693137 -0.193137 (VIOLATED) +mprj2/_564_/X 0.500000 0.750398 -0.250398 (VIOLATED) +gpio_out[5] 0.500000 0.733212 -0.233212 (VIOLATED) +mprj/output6/X 0.500000 0.733060 -0.233060 (VIOLATED) +mprj2/fanout25/A 0.500000 0.723090 -0.223090 (VIOLATED) +mprj/fanout25/A 0.500000 0.723089 -0.223089 (VIOLATED) +mprj2/ANTENNA_fanout25_A/DIODE 0.500000 0.723084 -0.223084 (VIOLATED) +mprj/ANTENNA_fanout25_A/DIODE 0.500000 0.723082 -0.223082 (VIOLATED) +mprj2/ANTENNA_fanout19_A/DIODE 0.500000 0.721216 -0.221216 (VIOLATED) +mprj/ANTENNA_fanout19_A/DIODE 0.500000 0.721215 -0.221215 (VIOLATED) +mprj2/fanout19/A 0.500000 0.720942 -0.220942 (VIOLATED) +mprj/fanout19/A 0.500000 0.720940 -0.220940 (VIOLATED) +gpio_out[10] 0.500000 0.701965 -0.201965 (VIOLATED) +mprj/output11/X 0.500000 0.701645 -0.201645 (VIOLATED) +mprj2/ANTENNA_input1_X/DIODE 0.500000 0.693109 -0.193109 (VIOLATED) +mprj/ANTENNA_input1_X/DIODE 0.500000 0.693107 -0.193107 (VIOLATED) +mprj2/input1/X 0.500000 0.693088 -0.193088 (VIOLATED) +mprj/input1/X 0.500000 0.693086 -0.193086 (VIOLATED) mprj/output11/A 0.500000 0.673936 -0.173936 (VIOLATED) +mprj2/output11/A 0.500000 0.673936 -0.173936 (VIOLATED) mprj/ANTENNA_output11_A/DIODE 0.500000 0.673899 -0.173899 (VIOLATED) -gpio_out[4] 0.500000 0.662192 -0.162192 (VIOLATED) -mprj/output5/X 0.500000 0.661895 -0.161895 (VIOLATED) +mprj2/ANTENNA_output11_A/DIODE 0.500000 0.673899 -0.173899 (VIOLATED) +gpio_out[4] 0.500000 0.670738 -0.170738 (VIOLATED) +mprj/output5/X 0.500000 0.670438 -0.170438 (VIOLATED) +gpio_out[30] 0.500000 0.664922 -0.164922 (VIOLATED) +mprj2/output9/X 0.500000 0.664645 -0.164645 (VIOLATED) mprj/ANTENNA__590__X/DIODE 0.500000 0.661862 -0.161862 (VIOLATED) +mprj2/ANTENNA__590__X/DIODE 0.500000 0.661862 -0.161862 (VIOLATED) mprj/_590_/X 0.500000 0.661843 -0.161843 (VIOLATED) -gpio_out[11] 0.500000 0.647422 -0.147422 (VIOLATED) -mprj/output12/X 0.500000 0.647106 -0.147106 (VIOLATED) +mprj2/_590_/X 0.500000 0.661843 -0.161843 (VIOLATED) gpio_dm1[1] 0.500000 0.645581 -0.145581 (VIOLATED) gpio_dm0[1] 0.500000 0.645580 -0.145580 (VIOLATED) gpio_dm2[1] 0.500000 0.645577 -0.145577 (VIOLATED) gpio_out[1] 0.500000 0.645575 -0.145575 (VIOLATED) gpio_loopback_one[1] 0.500000 0.645564 -0.145564 (VIOLATED) -gpio_out[3] 0.500000 0.624906 -0.124906 (VIOLATED) -mprj/output4/X 0.500000 0.624631 -0.124631 (VIOLATED) -mprj/_650_/A 0.500000 0.616189 -0.116189 (VIOLATED) -mprj/_339_/A 0.500000 0.616185 -0.116185 (VIOLATED) -mprj/_592_/A 0.500000 0.616175 -0.116175 (VIOLATED) -mprj/_642_/A 0.500000 0.616146 -0.116146 (VIOLATED) -mprj/_660_/A 0.500000 0.615935 -0.115935 (VIOLATED) -mprj/_669_/A 0.500000 0.615932 -0.115932 (VIOLATED) -mprj/_670_/A 0.500000 0.615929 -0.115929 (VIOLATED) -mprj/load_slew22/A 0.500000 0.615928 -0.115928 (VIOLATED) -mprj/_662_/A 0.500000 0.615926 -0.115926 (VIOLATED) -mprj/fanout21/X 0.500000 0.615920 -0.115920 (VIOLATED) -gpio_out[12] 0.500000 0.613975 -0.113975 (VIOLATED) -mprj/output3/X 0.500000 0.613720 -0.113720 (VIOLATED) +gpio_out[11] 0.500000 0.635686 -0.135686 (VIOLATED) +mprj/output12/X 0.500000 0.635412 -0.135412 (VIOLATED) +gpio_out[3] 0.500000 0.626541 -0.126541 (VIOLATED) +mprj/output4/X 0.500000 0.626271 -0.126271 (VIOLATED) +mprj/_650_/A 0.500000 0.616188 -0.116188 (VIOLATED) +mprj2/_650_/A 0.500000 0.616188 -0.116188 (VIOLATED) +mprj/_339_/A 0.500000 0.616184 -0.116184 (VIOLATED) +mprj2/_339_/A 0.500000 0.616184 -0.116184 (VIOLATED) +mprj/_592_/A 0.500000 0.616174 -0.116174 (VIOLATED) +mprj2/_592_/A 0.500000 0.616174 -0.116174 (VIOLATED) +mprj/_642_/A 0.500000 0.616145 -0.116145 (VIOLATED) +mprj2/_642_/A 0.500000 0.616145 -0.116145 (VIOLATED) +mprj/_660_/A 0.500000 0.615934 -0.115934 (VIOLATED) +mprj2/_660_/A 0.500000 0.615934 -0.115934 (VIOLATED) +mprj/_669_/A 0.500000 0.615931 -0.115931 (VIOLATED) +mprj2/_669_/A 0.500000 0.615931 -0.115931 (VIOLATED) +mprj/_670_/A 0.500000 0.615928 -0.115928 (VIOLATED) +mprj2/_670_/A 0.500000 0.615928 -0.115928 (VIOLATED) +mprj/load_slew22/A 0.500000 0.615927 -0.115927 (VIOLATED) +mprj2/load_slew22/A 0.500000 0.615927 -0.115927 (VIOLATED) +mprj/_662_/A 0.500000 0.615925 -0.115925 (VIOLATED) +mprj2/_662_/A 0.500000 0.615925 -0.115925 (VIOLATED) +mprj/fanout21/X 0.500000 0.615919 -0.115919 (VIOLATED) +mprj2/fanout21/X 0.500000 0.615919 -0.115919 (VIOLATED) mprj/output4/A 0.500000 0.612640 -0.112640 (VIOLATED) +mprj2/output4/A 0.500000 0.612640 -0.112640 (VIOLATED) mprj/ANTENNA_output4_A/DIODE 0.500000 0.612608 -0.112608 (VIOLATED) +mprj2/ANTENNA_output4_A/DIODE 0.500000 0.612608 -0.112608 (VIOLATED) +gpio_out[2] 0.500000 0.607380 -0.107380 (VIOLATED) +mprj/output2/X 0.500000 0.607322 -0.107322 (VIOLATED) mprj/_386_/A 0.500000 0.604841 -0.104841 (VIOLATED) +mprj2/_386_/A 0.500000 0.604841 -0.104841 (VIOLATED) mprj/ANTENNA__386__A/DIODE 0.500000 0.604564 -0.104564 (VIOLATED) +mprj2/ANTENNA__386__A/DIODE 0.500000 0.604564 -0.104564 (VIOLATED) mprj/_572_/B 0.500000 0.604477 -0.104477 (VIOLATED) +mprj2/_572_/B 0.500000 0.604477 -0.104477 (VIOLATED) mprj/_568_/B 0.500000 0.604476 -0.104476 (VIOLATED) +mprj2/_568_/B 0.500000 0.604476 -0.104476 (VIOLATED) mprj/ANTENNA__572__B/DIODE 0.500000 0.604472 -0.104472 (VIOLATED) +mprj2/ANTENNA__572__B/DIODE 0.500000 0.604472 -0.104472 (VIOLATED) mprj/ANTENNA__568__B/DIODE 0.500000 0.604470 -0.104470 (VIOLATED) +mprj2/ANTENNA__568__B/DIODE 0.500000 0.604470 -0.104470 (VIOLATED) mprj/ANTENNA__579__A2/DIODE 0.500000 0.604448 -0.104448 (VIOLATED) +mprj2/ANTENNA__579__A2/DIODE 0.500000 0.604448 -0.104448 (VIOLATED) mprj/_579_/A2 0.500000 0.604443 -0.104443 (VIOLATED) +mprj2/_579_/A2 0.500000 0.604443 -0.104443 (VIOLATED) mprj/ANTENNA__384__Y/DIODE 0.500000 0.604409 -0.104409 (VIOLATED) +mprj2/ANTENNA__384__Y/DIODE 0.500000 0.604409 -0.104409 (VIOLATED) mprj/_384_/Y 0.500000 0.604393 -0.104393 (VIOLATED) -gpio_out[2] 0.500000 0.579230 -0.079231 (VIOLATED) -mprj/output2/X 0.500000 0.579175 -0.079175 (VIOLATED) +mprj2/_384_/Y 0.500000 0.604393 -0.104393 (VIOLATED) +gpio_out[12] 0.500000 0.602962 -0.102962 (VIOLATED) +mprj/output3/X 0.500000 0.602709 -0.102709 (VIOLATED) mprj/_665_/A 0.500000 0.556995 -0.056995 (VIOLATED) +mprj2/_665_/A 0.500000 0.556995 -0.056995 (VIOLATED) mprj/_615_/A 0.500000 0.556989 -0.056989 (VIOLATED) +mprj2/_615_/A 0.500000 0.556989 -0.056989 (VIOLATED) mprj/_663_/A 0.500000 0.556986 -0.056986 (VIOLATED) +mprj2/_663_/A 0.500000 0.556986 -0.056986 (VIOLATED) mprj/_614_/A 0.500000 0.556985 -0.056985 (VIOLATED) +mprj2/_614_/A 0.500000 0.556985 -0.056985 (VIOLATED) mprj/_664_/A 0.500000 0.556981 -0.056981 (VIOLATED) +mprj2/_664_/A 0.500000 0.556981 -0.056981 (VIOLATED) mprj/_610_/A 0.500000 0.556971 -0.056971 (VIOLATED) +mprj2/_610_/A 0.500000 0.556971 -0.056971 (VIOLATED) mprj/_611_/A 0.500000 0.556952 -0.056952 (VIOLATED) +mprj2/_611_/A 0.500000 0.556952 -0.056952 (VIOLATED) mprj/max_cap18/A 0.500000 0.556913 -0.056913 (VIOLATED) +mprj2/max_cap18/A 0.500000 0.556913 -0.056913 (VIOLATED) mprj/_612_/A 0.500000 0.556750 -0.056750 (VIOLATED) mprj/fanout17/X 0.500000 0.556750 -0.056750 (VIOLATED) +mprj2/_612_/A 0.500000 0.556750 -0.056750 (VIOLATED) +mprj2/fanout17/X 0.500000 0.556750 -0.056750 (VIOLATED) mprj/output10/A 0.500000 0.546373 -0.046373 (VIOLATED) +mprj2/output10/A 0.500000 0.546373 -0.046373 (VIOLATED) mprj/ANTENNA_output10_A/DIODE 0.500000 0.546327 -0.046326 (VIOLATED) +mprj2/ANTENNA_output10_A/DIODE 0.500000 0.546327 -0.046326 (VIOLATED) +gpio_dm1[29] 0.500000 0.533228 -0.033228 (VIOLATED) +gpio_inp_dis[29] 0.500000 0.533226 -0.033226 (VIOLATED) +gpio_dm2[29] 0.500000 0.533223 -0.033223 (VIOLATED) +gpio_loopback_one[29] 0.500000 0.533208 -0.033208 (VIOLATED) mprj/ANTENNA__589__X/DIODE 0.500000 0.531309 -0.031309 (VIOLATED) +mprj2/ANTENNA__589__X/DIODE 0.500000 0.531309 -0.031309 (VIOLATED) mprj/_589_/X 0.500000 0.531292 -0.031292 (VIOLATED) +mprj2/_589_/X 0.500000 0.531292 -0.031292 (VIOLATED) +gpio_dm1[27] 0.500000 0.522701 -0.022701 (VIOLATED) +gpio_inp_dis[27] 0.500000 0.522699 -0.022699 (VIOLATED) +gpio_dm2[27] 0.500000 0.522696 -0.022696 (VIOLATED) +gpio_loopback_one[27] 0.500000 0.522681 -0.022681 (VIOLATED) +gpio_dm1[28] 0.500000 0.519839 -0.019839 (VIOLATED) +gpio_inp_dis[28] 0.500000 0.519818 -0.019818 (VIOLATED) +gpio_dm2[28] 0.500000 0.519810 -0.019810 (VIOLATED) +gpio_loopback_one[28] 0.500000 0.519795 -0.019795 (VIOLATED) +gpio_dm1[24] 0.500000 0.516633 -0.016633 (VIOLATED) +gpio_dm2[24] 0.500000 0.516611 -0.016611 (VIOLATED) +gpio_inp_dis[24] 0.500000 0.516611 -0.016611 (VIOLATED) +gpio_loopback_one[24] 0.500000 0.516587 -0.016587 (VIOLATED) +gpio_dm1[33] 0.500000 0.515086 -0.015086 (VIOLATED) +gpio_inp_dis[33] 0.500000 0.515085 -0.015085 (VIOLATED) +gpio_dm2[33] 0.500000 0.515081 -0.015081 (VIOLATED) +gpio_loopback_one[33] 0.500000 0.515066 -0.015066 (VIOLATED) +gpio_dm1[25] 0.500000 0.514744 -0.014744 (VIOLATED) +gpio_inp_dis[25] 0.500000 0.514720 -0.014720 (VIOLATED) +gpio_dm2[25] 0.500000 0.514678 -0.014678 (VIOLATED) +gpio_loopback_one[25] 0.500000 0.514627 -0.014627 (VIOLATED) +gpio_dm1[26] 0.500000 0.514257 -0.014257 (VIOLATED) +gpio_inp_dis[26] 0.500000 0.514255 -0.014255 (VIOLATED) +gpio_dm2[26] 0.500000 0.514252 -0.014252 (VIOLATED) +gpio_loopback_one[26] 0.500000 0.514237 -0.014237 (VIOLATED) +gpio_dm1[34] 0.500000 0.512500 -0.012500 (VIOLATED) +gpio_inp_dis[34] 0.500000 0.512478 -0.012478 (VIOLATED) +gpio_dm2[34] 0.500000 0.512424 -0.012424 (VIOLATED) +gpio_loopback_one[34] 0.500000 0.512400 -0.012400 (VIOLATED) gpio_dm1[7] 0.500000 0.509600 -0.009600 (VIOLATED) gpio_inp_dis[7] 0.500000 0.509599 -0.009599 (VIOLATED) gpio_dm2[7] 0.500000 0.509596 -0.009596 (VIOLATED) gpio_loopback_one[7] 0.500000 0.509587 -0.009586 (VIOLATED) +gpio_dm1[32] 0.500000 0.508846 -0.008846 (VIOLATED) +gpio_inp_dis[32] 0.500000 0.508828 -0.008828 (VIOLATED) +gpio_dm2[32] 0.500000 0.508783 -0.008783 (VIOLATED) +gpio_loopback_one[32] 0.500000 0.508758 -0.008758 (VIOLATED) +gpio_dm1[2] 0.500000 0.507150 -0.007150 (VIOLATED) +gpio_inp_dis[2] 0.500000 0.507113 -0.007113 (VIOLATED) +gpio_dm1[30] 0.500000 0.507102 -0.007102 (VIOLATED) +gpio_inp_dis[30] 0.500000 0.507100 -0.007100 (VIOLATED) +gpio_dm2[30] 0.500000 0.507097 -0.007097 (VIOLATED) +gpio_dm2[2] 0.500000 0.507087 -0.007087 (VIOLATED) +gpio_loopback_one[30] 0.500000 0.507082 -0.007082 (VIOLATED) +gpio_loopback_one[2] 0.500000 0.507068 -0.007068 (VIOLATED) +gpio_dm1[31] 0.500000 0.506202 -0.006202 (VIOLATED) +gpio_inp_dis[31] 0.500000 0.506189 -0.006189 (VIOLATED) +gpio_dm2[31] 0.500000 0.506186 -0.006186 (VIOLATED) +gpio_loopback_one[31] 0.500000 0.506173 -0.006173 (VIOLATED) gpio_dm1[3] 0.500000 0.502184 -0.002184 (VIOLATED) gpio_inp_dis[3] 0.500000 0.502183 -0.002183 (VIOLATED) gpio_dm2[3] 0.500000 0.502180 -0.002180 (VIOLATED) @@ -655,24 +768,21 @@ gpio_dm1[8] 0.500000 0.502155 -0.002155 (VIOLAT gpio_inp_dis[8] 0.500000 0.502154 -0.002154 (VIOLATED) gpio_dm2[8] 0.500000 0.502151 -0.002151 (VIOLATED) gpio_loopback_one[8] 0.500000 0.502142 -0.002142 (VIOLATED) -gpio_dm1[11] 0.500000 0.501535 -0.001535 (VIOLATED) -gpio_inp_dis[11] 0.500000 0.501534 -0.001534 (VIOLATED) -gpio_dm2[11] 0.500000 0.501532 -0.001532 (VIOLATED) -gpio_loopback_one[11] 0.500000 0.501522 -0.001522 (VIOLATED) -gpio_dm1[2] 0.500000 0.500192 -0.000192 (VIOLATED) -gpio_inp_dis[2] 0.500000 0.500190 -0.000190 (VIOLATED) -gpio_dm2[2] 0.500000 0.500188 -0.000188 (VIOLATED) -gpio_loopback_one[2] 0.500000 0.500177 -0.000177 (VIOLATED) max fanout Pin Limit Fanout Slack --------------------------------------------------------- mprj/wire20/X 10 19 -9 (VIOLATED) +mprj2/wire20/X 10 19 -9 (VIOLATED) mprj/clkbuf_0_wb_clk_i/X 10 17 -7 (VIOLATED) +mprj2/clkbuf_0_wb_clk_i/X 10 17 -7 (VIOLATED) mprj/load_slew26/X 10 15 -5 (VIOLATED) +mprj2/load_slew26/X 10 15 -5 (VIOLATED) mprj/clkbuf_3_6_0_wb_clk_i/X 10 12 -2 (VIOLATED) mprj/clkbuf_3_7_0_wb_clk_i/X 10 12 -2 (VIOLATED) +mprj2/clkbuf_3_6_0_wb_clk_i/X 10 12 -2 (VIOLATED) +mprj2/clkbuf_3_7_0_wb_clk_i/X 10 12 -2 (VIOLATED) mprj/_384_/Y 10 11 (VIOLATED) mprj/_385_/Y 10 11 (VIOLATED) mprj/_564_/X 10 11 (VIOLATED) @@ -682,34 +792,37 @@ mprj/clkbuf_3_2_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_3_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_4_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_5_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/_384_/Y 10 11 (VIOLATED) +mprj2/_385_/Y 10 11 (VIOLATED) +mprj2/_564_/X 10 11 (VIOLATED) +mprj2/clkbuf_3_0_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_1_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_2_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_3_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_4_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_5_0_wb_clk_i/X 10 11 (VIOLATED) max capacitance Pin Limit Cap Slack ------------------------------------------------------------------------ -gpio_loopback_zero[35] 0.200000 0.383147 -0.183147 (VIOLATED) +gpio_in[0] 0.200000 0.713970 -0.513970 (VIOLATED) +mprj2/output2/X 0.151987 0.529090 -0.377103 (VIOLATED) +mprj2/output4/X 0.151987 0.493530 -0.341543 (VIOLATED) +mprj2/output5/X 0.151987 0.407499 -0.255512 (VIOLATED) +gpio_in[1] 0.200000 0.392517 -0.192517 (VIOLATED) +gpio_loopback_zero[35] 0.200000 0.383851 -0.183851 (VIOLATED) gpio_loopback_zero[21] 0.200000 0.382522 -0.182522 (VIOLATED) gpio_loopback_zero[22] 0.200000 0.382266 -0.182266 (VIOLATED) -gpio_loopback_zero[26] 0.200000 0.382226 -0.182226 (VIOLATED) gpio_loopback_zero[37] 0.200000 0.382222 -0.182222 (VIOLATED) -gpio_loopback_zero[32] 0.200000 0.382208 -0.182208 (VIOLATED) gpio_loopback_zero[15] 0.200000 0.382203 -0.182203 (VIOLATED) gpio_loopback_zero[19] 0.200000 0.382177 -0.182177 (VIOLATED) -gpio_loopback_zero[29] 0.200000 0.381895 -0.181895 (VIOLATED) gpio_loopback_zero[20] 0.200000 0.381787 -0.181787 (VIOLATED) -gpio_loopback_zero[27] 0.200000 0.381747 -0.181747 (VIOLATED) gpio_loopback_zero[39] 0.200000 0.381578 -0.181578 (VIOLATED) -gpio_loopback_zero[25] 0.200000 0.381498 -0.181498 (VIOLATED) -gpio_loopback_zero[36] 0.200000 0.381278 -0.181278 (VIOLATED) -gpio_loopback_zero[34] 0.200000 0.381117 -0.181117 (VIOLATED) -gpio_loopback_zero[31] 0.200000 0.381034 -0.181034 (VIOLATED) -gpio_loopback_zero[30] 0.200000 0.380982 -0.180982 (VIOLATED) +gpio_loopback_zero[36] 0.200000 0.381380 -0.181380 (VIOLATED) gpio_loopback_zero[42] 0.200000 0.380941 -0.180941 (VIOLATED) gpio_loopback_zero[0] 0.200000 0.380718 -0.180718 (VIOLATED) gpio_loopback_zero[23] 0.200000 0.380712 -0.180712 (VIOLATED) -gpio_loopback_zero[28] 0.200000 0.380535 -0.180535 (VIOLATED) -gpio_loopback_zero[33] 0.200000 0.380369 -0.180369 (VIOLATED) -gpio_loopback_zero[24] 0.200000 0.380227 -0.180227 (VIOLATED) gpio_loopback_zero[38] 0.200000 0.380209 -0.180209 (VIOLATED) gpio_loopback_zero[18] 0.200000 0.380128 -0.180128 (VIOLATED) gpio_loopback_zero[43] 0.200000 0.379736 -0.179736 (VIOLATED) @@ -719,26 +832,44 @@ gpio_loopback_zero[41] 0.200000 0.379256 -0.179256 (VIOLAT gpio_loopback_zero[14] 0.200000 0.379185 -0.179185 (VIOLATED) gpio_loopback_zero[40] 0.200000 0.379153 -0.179153 (VIOLATED) gpio_loopback_zero[13] 0.200000 0.378530 -0.178530 (VIOLATED) -gpio_loopback_zero[11] 0.200000 0.316158 -0.116158 (VIOLATED) -gpio_loopback_zero[12] 0.200000 0.315856 -0.115856 (VIOLATED) -gpio_loopback_zero[9] 0.200000 0.315043 -0.115043 (VIOLATED) +mprj2/output6/X 0.151987 0.311493 -0.159506 (VIOLATED) +gpio_loopback_zero[31] 0.200000 0.323106 -0.123106 (VIOLATED) +gpio_loopback_zero[26] 0.200000 0.321436 -0.121436 (VIOLATED) +gpio_loopback_zero[29] 0.200000 0.321000 -0.121000 (VIOLATED) +gpio_loopback_zero[25] 0.200000 0.320681 -0.120681 (VIOLATED) +gpio_loopback_zero[28] 0.200000 0.319499 -0.119499 (VIOLATED) +gpio_loopback_zero[33] 0.200000 0.318724 -0.118724 (VIOLATED) +gpio_loopback_zero[27] 0.200000 0.318569 -0.118569 (VIOLATED) +gpio_loopback_zero[32] 0.200000 0.318308 -0.118308 (VIOLATED) +gpio_loopback_zero[24] 0.200000 0.316579 -0.116579 (VIOLATED) +gpio_loopback_zero[34] 0.200000 0.315952 -0.115952 (VIOLATED) +gpio_loopback_zero[2] 0.200000 0.315761 -0.115761 (VIOLATED) +gpio_loopback_zero[30] 0.200000 0.315660 -0.115660 (VIOLATED) +gpio_loopback_zero[9] 0.200000 0.315042 -0.115042 (VIOLATED) gpio_loopback_zero[3] 0.200000 0.314889 -0.114889 (VIOLATED) -gpio_loopback_zero[10] 0.200000 0.314007 -0.114007 (VIOLATED) +gpio_loopback_zero[10] 0.200000 0.313848 -0.113848 (VIOLATED) gpio_loopback_zero[8] 0.200000 0.313716 -0.113716 (VIOLATED) gpio_loopback_zero[4] 0.200000 0.313625 -0.113625 (VIOLATED) +gpio_loopback_zero[12] 0.200000 0.313535 -0.113535 (VIOLATED) gpio_loopback_zero[7] 0.200000 0.313502 -0.113502 (VIOLATED) -gpio_loopback_zero[2] 0.200000 0.313291 -0.113291 (VIOLATED) gpio_loopback_zero[5] 0.200000 0.312970 -0.112970 (VIOLATED) gpio_loopback_zero[6] 0.200000 0.312506 -0.112506 (VIOLATED) gpio_loopback_zero[1] 0.200000 0.312293 -0.112293 (VIOLATED) +gpio_loopback_zero[11] 0.200000 0.311175 -0.111175 (VIOLATED) +mprj2/output3/X 0.151987 0.261957 -0.109970 (VIOLATED) +mprj2/output12/X 0.151987 0.233123 -0.081136 (VIOLATED) +mprj2/output7/X 0.151987 0.222857 -0.070870 (VIOLATED) +mprj2/output11/X 0.151987 0.173390 -0.021403 (VIOLATED) +mprj2/output8/X 0.151987 0.156936 -0.004949 (VIOLATED) mprj/wire14/X 0.200000 0.201555 -0.001555 (VIOLATED) +mprj2/wire14/X 0.200000 0.201555 -0.001555 (VIOLATED) =========================================================================== report_parasitic_annotation -report_unannotated ============================================================================ -Found 217 unannotated drivers. +Found 223 unannotated drivers. analog_io[0] analog_io[10] analog_io[11] @@ -956,18 +1087,24 @@ Found 217 unannotated drivers. mprj/clkload3/X mprj/clkload4/X mprj/clkload5/X + mprj2/clkload0/X + mprj2/clkload1/X + mprj2/clkload2/X + mprj2/clkload3/X + mprj2/clkload4/X + mprj2/clkload5/X Found 0 partially unannotated drivers. =========================================================================== -max slew violation count 612 -max fanout violation count 14 -max cap violation count 45 +max slew violation count 717 +max fanout violation count 28 +max cap violation count 57 ============================================================================ =========================================================================== check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks =========================================================================== -Warning: There are 84 unclocked register/latch pins. +Warning: There are 168 unclocked register/latch pins. mprj/_675_/CLK mprj/_676_/CLK mprj/_677_/CLK @@ -1052,7 +1189,91 @@ Warning: There are 84 unclocked register/latch pins. mprj/_756_/CLK mprj/_757_/CLK mprj/_758_/CLK -Warning: There are 183 unconstrained endpoints. + mprj2/_675_/CLK + mprj2/_676_/CLK + mprj2/_677_/CLK + mprj2/_678_/CLK + mprj2/_679_/CLK + mprj2/_680_/CLK + mprj2/_681_/CLK + mprj2/_682_/CLK + mprj2/_683_/CLK + mprj2/_684_/CLK + mprj2/_685_/CLK + mprj2/_686_/CLK + mprj2/_687_/CLK + mprj2/_688_/CLK + mprj2/_689_/CLK + mprj2/_690_/CLK + mprj2/_691_/CLK + mprj2/_692_/CLK + mprj2/_693_/CLK + mprj2/_694_/CLK + mprj2/_695_/CLK + mprj2/_696_/CLK + mprj2/_697_/CLK + mprj2/_698_/CLK + mprj2/_699_/CLK + mprj2/_700_/CLK + mprj2/_701_/CLK + mprj2/_702_/CLK + mprj2/_703_/CLK + mprj2/_704_/CLK + mprj2/_705_/CLK + mprj2/_706_/CLK + mprj2/_707_/CLK + mprj2/_708_/CLK + mprj2/_709_/CLK + mprj2/_710_/CLK + mprj2/_711_/CLK + mprj2/_712_/CLK + mprj2/_713_/CLK + mprj2/_714_/CLK + mprj2/_715_/CLK + mprj2/_716_/CLK + mprj2/_717_/CLK + mprj2/_718_/CLK + mprj2/_719_/CLK + mprj2/_720_/CLK + mprj2/_721_/CLK + mprj2/_722_/CLK + mprj2/_723_/CLK + mprj2/_724_/CLK + mprj2/_725_/CLK + mprj2/_726_/CLK + mprj2/_727_/CLK + mprj2/_728_/CLK + mprj2/_729_/CLK + mprj2/_730_/CLK + mprj2/_731_/CLK + mprj2/_732_/CLK + mprj2/_733_/CLK + mprj2/_734_/CLK + mprj2/_735_/CLK + mprj2/_736_/CLK + mprj2/_737_/CLK + mprj2/_738_/CLK + mprj2/_739_/CLK + mprj2/_740_/CLK + mprj2/_741_/CLK + mprj2/_742_/CLK + mprj2/_743_/CLK + mprj2/_744_/CLK + mprj2/_745_/CLK + mprj2/_746_/CLK + mprj2/_747_/CLK + mprj2/_748_/CLK + mprj2/_749_/CLK + mprj2/_750_/CLK + mprj2/_751_/CLK + mprj2/_752_/CLK + mprj2/_753_/CLK + mprj2/_754_/CLK + mprj2/_755_/CLK + mprj2/_756_/CLK + mprj2/_757_/CLK + mprj2/_758_/CLK +Warning: There are 278 unconstrained endpoints. analog_io[0] analog_io[10] analog_io[11] @@ -1144,7 +1365,18 @@ Warning: There are 183 unconstrained endpoints. gpio_out[10] gpio_out[11] gpio_out[12] + gpio_out[24] + gpio_out[25] + gpio_out[26] + gpio_out[27] + gpio_out[28] + gpio_out[29] gpio_out[2] + gpio_out[30] + gpio_out[31] + gpio_out[32] + gpio_out[33] + gpio_out[34] gpio_out[3] gpio_out[4] gpio_out[5] @@ -1236,3 +1468,87 @@ Warning: There are 183 unconstrained endpoints. mprj/_756_/D mprj/_757_/D mprj/_758_/D + mprj2/_675_/D + mprj2/_676_/D + mprj2/_677_/D + mprj2/_678_/D + mprj2/_679_/D + mprj2/_680_/D + mprj2/_681_/D + mprj2/_682_/D + mprj2/_683_/D + mprj2/_684_/D + mprj2/_685_/D + mprj2/_686_/D + mprj2/_687_/D + mprj2/_688_/D + mprj2/_689_/D + mprj2/_690_/D + mprj2/_691_/D + mprj2/_692_/D + mprj2/_693_/D + mprj2/_694_/D + mprj2/_695_/D + mprj2/_696_/D + mprj2/_697_/D + mprj2/_698_/D + mprj2/_699_/D + mprj2/_700_/D + mprj2/_701_/D + mprj2/_702_/D + mprj2/_703_/D + mprj2/_704_/D + mprj2/_705_/D + mprj2/_706_/D + mprj2/_707_/D + mprj2/_708_/D + mprj2/_709_/D + mprj2/_710_/D + mprj2/_711_/D + mprj2/_712_/D + mprj2/_713_/D + mprj2/_714_/D + mprj2/_715_/D + mprj2/_716_/D + mprj2/_717_/D + mprj2/_718_/D + mprj2/_719_/D + mprj2/_720_/D + mprj2/_721_/D + mprj2/_722_/D + mprj2/_723_/D + mprj2/_724_/D + mprj2/_725_/D + mprj2/_726_/D + mprj2/_727_/D + mprj2/_728_/D + mprj2/_729_/D + mprj2/_730_/D + mprj2/_731_/D + mprj2/_732_/D + mprj2/_733_/D + mprj2/_734_/D + mprj2/_735_/D + mprj2/_736_/D + mprj2/_737_/D + mprj2/_738_/D + mprj2/_739_/D + mprj2/_740_/D + mprj2/_741_/D + mprj2/_742_/D + mprj2/_743_/D + mprj2/_744_/D + mprj2/_745_/D + mprj2/_746_/D + mprj2/_747_/D + mprj2/_748_/D + mprj2/_749_/D + mprj2/_750_/D + mprj2/_751_/D + mprj2/_752_/D + mprj2/_753_/D + mprj2/_754_/D + mprj2/_755_/D + mprj2/_756_/D + mprj2/_757_/D + mprj2/_758_/D diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_tt_025C_1v80/clock.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_tt_025C_1v80/clock.rpt index e8c1490..65f84d9 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_tt_025C_1v80/clock.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_tt_025C_1v80/clock.rpt @@ -19,20 +19,20 @@ Clock __VIRTUAL_CLK__ rise -> rise min max 0.000000 0.000000 source latency -3.141577 network latency mprj/_701_/CLK - 3.267187 network latency mprj/_683_/CLK +4.889953 network latency mprj/_701_/CLK + 5.224160 network latency mprj2/_683_/CLK --------------- -3.141577 3.267187 latency - 0.125610 skew +4.889953 5.224160 latency + 0.334207 skew rise -> fall min max 0.000000 0.000000 source latency -2.879592 network latency mprj/_701_/CLK - 2.976832 network latency mprj/_683_/CLK +4.006223 network latency mprj/_701_/CLK + 4.247941 network latency mprj2/_683_/CLK --------------- -2.879592 2.976832 latency - 0.097240 skew +4.006223 4.247941 latency + 0.241719 skew diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_tt_025C_1v80/max.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_tt_025C_1v80/max.rpt index ef29e45..7965a5e 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_tt_025C_1v80/max.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_tt_025C_1v80/max.rpt @@ -4,92 +4,8 @@ report_checks -path_delay max (Setup) ============================================================================ ======================= max_tt_025C_1v80 Corner =================================== -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381498 1.693744 1.245459 3.245459 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.695306 0.000000 3.245459 ^ gpio_slow_sel[25] (out) - 3.245459 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.245459 data arrival time ---------------------------------------------------------------------------------------------- - 4.504541 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381498 1.693744 1.245392 3.245392 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.695302 0.000000 3.245392 ^ gpio_dm1[25] (out) - 3.245392 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.245392 data arrival time ---------------------------------------------------------------------------------------------- - 4.504608 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381498 1.693744 1.245284 3.245284 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.695294 0.000000 3.245284 ^ gpio_analog_en[25] (out) - 3.245284 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.245284 data arrival time ---------------------------------------------------------------------------------------------- - 4.504716 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -98,10 +14,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 1.693744 1.245211 3.245211 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.695289 0.000000 3.245211 ^ gpio_dm0[25] (out) - 3.245211 data arrival time + 11 0.382522 1.705687 1.243026 3.243026 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.706219 0.000000 3.243026 ^ gpio_slow_sel[21] (out) + 3.243026 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -111,13 +27,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.245211 data arrival time + -3.243026 data arrival time --------------------------------------------------------------------------------------------- - 4.504789 slack (MET) + 4.506974 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -126,10 +42,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 1.693744 1.243697 3.243696 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.695183 0.000000 3.243696 ^ gpio_analog_pol[25] (out) - 3.243696 data arrival time + 11 0.382522 1.705687 1.242921 3.242921 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.706215 0.000000 3.242921 ^ gpio_dm1[21] (out) + 3.242921 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -139,13 +55,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.243696 data arrival time + -3.242921 data arrival time --------------------------------------------------------------------------------------------- - 4.506303 slack (MET) + 4.507079 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -154,10 +70,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 1.705687 1.243026 3.243026 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.706219 0.000000 3.243026 ^ gpio_slow_sel[21] (out) - 3.243026 data arrival time + 11 0.383851 1.710897 1.242791 3.242791 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.711141 0.000000 3.242791 ^ gpio_slow_sel[35] (out) + 3.242791 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -167,13 +83,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.243026 data arrival time + -3.242791 data arrival time --------------------------------------------------------------------------------------------- - 4.506974 slack (MET) + 4.507209 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -182,10 +98,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 1.704355 1.242979 3.242979 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.704943 0.000000 3.242979 ^ gpio_slow_sel[32] (out) - 3.242979 data arrival time + 11 0.383851 1.710897 1.242725 3.242725 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.711140 0.000000 3.242725 ^ gpio_dm1[35] (out) + 3.242725 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -195,13 +111,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.242979 data arrival time + -3.242725 data arrival time --------------------------------------------------------------------------------------------- - 4.507020 slack (MET) + 4.507275 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -210,10 +126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 1.705687 1.242921 3.242921 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.706215 0.000000 3.242921 ^ gpio_dm1[21] (out) - 3.242921 data arrival time + 11 0.383851 1.710897 1.242652 3.242652 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.711138 0.000000 3.242652 ^ gpio_analog_en[35] (out) + 3.242652 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -223,9 +139,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.242921 data arrival time + -3.242652 data arrival time --------------------------------------------------------------------------------------------- - 4.507079 slack (MET) + 4.507348 slack (MET) Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) @@ -452,8 +368,8 @@ Fanout Cap Slew Delay Time Description 4.508403 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -462,10 +378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 1.704355 1.241577 3.241577 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.704884 0.000000 3.241577 ^ gpio_dm1[32] (out) - 3.241577 data arrival time + 11 0.383851 1.710897 1.241404 3.241404 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.711105 0.000000 3.241404 ^ gpio_dm0[35] (out) + 3.241404 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -475,13 +391,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.241577 data arrival time + -3.241404 data arrival time --------------------------------------------------------------------------------------------- - 4.508423 slack (MET) + 4.508596 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -490,10 +406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 1.705687 1.241123 3.241122 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.706144 0.000000 3.241122 ^ gpio_analog_pol[21] (out) - 3.241122 data arrival time + 11 0.383851 1.710897 1.241251 3.241251 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.711101 0.000000 3.241251 ^ gpio_analog_pol[35] (out) + 3.241251 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -503,13 +419,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.241122 data arrival time + -3.241251 data arrival time --------------------------------------------------------------------------------------------- - 4.508877 slack (MET) + 4.508749 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -518,10 +434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 1.704355 1.240828 3.240828 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.704854 0.000000 3.240828 ^ gpio_analog_en[32] (out) - 3.240828 data arrival time + 11 0.382522 1.705687 1.241123 3.241122 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.706144 0.000000 3.241122 ^ gpio_analog_pol[21] (out) + 3.241122 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -531,9 +447,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.240828 data arrival time + -3.241122 data arrival time --------------------------------------------------------------------------------------------- - 4.509172 slack (MET) + 4.508877 slack (MET) Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) @@ -592,8 +508,8 @@ Fanout Cap Slew Delay Time Description 4.509265 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -602,10 +518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 1.703012 1.240598 3.240598 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.703549 0.000000 3.240598 ^ gpio_slow_sel[29] (out) - 3.240598 data arrival time + 11 0.382177 1.704130 1.240524 3.240524 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.704599 0.000000 3.240524 ^ gpio_analog_en[19] (out) + 3.240524 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -615,13 +531,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.240598 data arrival time + -3.240524 data arrival time --------------------------------------------------------------------------------------------- - 4.509402 slack (MET) + 4.509476 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -630,10 +546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 1.703012 1.240530 3.240530 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.703546 0.000000 3.240530 ^ gpio_dm1[29] (out) - 3.240530 data arrival time + 11 0.381787 1.702395 1.240455 3.240455 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.702907 0.000000 3.240455 ^ gpio_slow_sel[20] (out) + 3.240455 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -643,13 +559,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.240530 data arrival time + -3.240455 data arrival time --------------------------------------------------------------------------------------------- - 4.509470 slack (MET) + 4.509545 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -658,10 +574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 1.704130 1.240524 3.240524 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.704599 0.000000 3.240524 ^ gpio_analog_en[19] (out) - 3.240524 data arrival time + 11 0.381787 1.702395 1.240387 3.240387 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.702904 0.000000 3.240387 ^ gpio_dm1[20] (out) + 3.240387 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -671,13 +587,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.240524 data arrival time + -3.240387 data arrival time --------------------------------------------------------------------------------------------- - 4.509476 slack (MET) + 4.509613 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -686,10 +602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 1.707764 1.240528 3.240528 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.708007 0.000000 3.240528 ^ gpio_slow_sel[35] (out) - 3.240528 data arrival time + 11 0.382203 1.704247 1.240374 3.240374 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.704705 0.000000 3.240374 ^ gpio_dm0[15] (out) + 3.240374 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -699,13 +615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.240528 data arrival time + -3.240374 data arrival time --------------------------------------------------------------------------------------------- - 4.509471 slack (MET) + 4.509626 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -714,10 +630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 1.707764 1.240463 3.240463 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.708005 0.000000 3.240463 ^ gpio_dm1[35] (out) - 3.240463 data arrival time + 11 0.382266 1.704470 1.240378 3.240378 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.704908 0.000000 3.240378 ^ gpio_dm0[22] (out) + 3.240378 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -727,13 +643,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.240463 data arrival time + -3.240378 data arrival time --------------------------------------------------------------------------------------------- - 4.509537 slack (MET) + 4.509622 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -742,10 +658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 1.704355 1.240455 3.240455 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.704839 0.000000 3.240455 ^ gpio_dm0[32] (out) - 3.240455 data arrival time + 11 0.382177 1.704130 1.240167 3.240167 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.704586 0.000000 3.240167 ^ gpio_dm0[19] (out) + 3.240167 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -755,13 +671,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.240455 data arrival time + -3.240167 data arrival time --------------------------------------------------------------------------------------------- - 4.509545 slack (MET) + 4.509833 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -770,10 +686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 1.702395 1.240455 3.240455 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.702907 0.000000 3.240455 ^ gpio_slow_sel[20] (out) - 3.240455 data arrival time + 11 0.381380 1.700620 1.240121 3.240120 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.701178 0.000000 3.240120 ^ gpio_slow_sel[36] (out) + 3.240120 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -783,13 +699,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.240455 data arrival time + -3.240120 data arrival time --------------------------------------------------------------------------------------------- - 4.509545 slack (MET) + 4.509880 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -798,10 +714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 1.703012 1.240446 3.240446 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.703543 0.000000 3.240446 ^ gpio_analog_en[29] (out) - 3.240446 data arrival time + 11 0.382222 1.704327 1.239955 3.239955 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.704765 0.000000 3.239955 ^ gpio_slow_sel[37] (out) + 3.239955 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -811,13 +727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.240446 data arrival time + -3.239955 data arrival time --------------------------------------------------------------------------------------------- - 4.509554 slack (MET) + 4.510045 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -826,10 +742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 1.707764 1.240389 3.240389 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.708003 0.000000 3.240389 ^ gpio_analog_en[35] (out) - 3.240389 data arrival time + 11 0.382266 1.704470 1.239904 3.239903 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.704891 0.000000 3.239903 ^ gpio_analog_pol[22] (out) + 3.239903 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -839,13 +755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.240389 data arrival time + -3.239903 data arrival time --------------------------------------------------------------------------------------------- - 4.509611 slack (MET) + 4.510097 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -854,10 +770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 1.702395 1.240387 3.240387 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.702904 0.000000 3.240387 ^ gpio_dm1[20] (out) - 3.240387 data arrival time + 11 0.382203 1.704247 1.239899 3.239899 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.704687 0.000000 3.239899 ^ gpio_analog_pol[15] (out) + 3.239899 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -867,13 +783,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.240387 data arrival time + -3.239899 data arrival time --------------------------------------------------------------------------------------------- - 4.509613 slack (MET) + 4.510101 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -882,10 +798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 1.704247 1.240374 3.240374 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.704705 0.000000 3.240374 ^ gpio_dm0[15] (out) - 3.240374 data arrival time + 11 0.382222 1.704327 1.239888 3.239887 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.704763 0.000000 3.239887 ^ gpio_dm1[37] (out) + 3.239887 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -895,13 +811,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.240374 data arrival time + -3.239887 data arrival time --------------------------------------------------------------------------------------------- - 4.509626 slack (MET) + 4.510112 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -910,10 +826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 1.704470 1.240378 3.240378 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.704908 0.000000 3.240378 ^ gpio_dm0[22] (out) - 3.240378 data arrival time + 11 0.382222 1.704327 1.239803 3.239803 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.704760 0.000000 3.239803 ^ gpio_analog_en[37] (out) + 3.239803 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -923,13 +839,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.240378 data arrival time + -3.239803 data arrival time --------------------------------------------------------------------------------------------- - 4.509622 slack (MET) + 4.510197 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -938,10 +854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 1.699222 1.240310 3.240310 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.699962 0.000000 3.240310 ^ gpio_slow_sel[30] (out) - 3.240310 data arrival time + 11 0.381380 1.700620 1.239773 3.239773 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.701164 0.000000 3.239773 ^ gpio_dm1[36] (out) + 3.239773 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -951,13 +867,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.240310 data arrival time + -3.239773 data arrival time --------------------------------------------------------------------------------------------- - 4.509690 slack (MET) + 4.510227 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -966,10 +882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 1.704130 1.240167 3.240167 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.704586 0.000000 3.240167 ^ gpio_dm0[19] (out) - 3.240167 data arrival time + 11 0.382222 1.704327 1.239733 3.239733 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.704757 0.000000 3.239733 ^ gpio_dm0[37] (out) + 3.239733 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -979,13 +895,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.240167 data arrival time + -3.239733 data arrival time --------------------------------------------------------------------------------------------- - 4.509833 slack (MET) + 4.510267 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -994,10 +910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 1.699222 1.239963 3.239963 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.699945 0.000000 3.239963 ^ gpio_dm1[30] (out) - 3.239963 data arrival time + 11 0.382177 1.704130 1.239691 3.239691 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.704568 0.000000 3.239691 ^ gpio_analog_pol[19] (out) + 3.239691 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1007,13 +923,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239963 data arrival time + -3.239691 data arrival time --------------------------------------------------------------------------------------------- - 4.510037 slack (MET) + 4.510309 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1022,10 +938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 1.704355 1.239958 3.239958 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.704820 0.000000 3.239958 ^ gpio_analog_pol[32] (out) - 3.239958 data arrival time + 11 0.382222 1.704327 1.239638 3.239638 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.704754 0.000000 3.239638 ^ gpio_analog_pol[37] (out) + 3.239638 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1035,13 +951,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239958 data arrival time + -3.239638 data arrival time --------------------------------------------------------------------------------------------- - 4.510042 slack (MET) + 4.510362 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1050,10 +966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 1.704327 1.239955 3.239955 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.704765 0.000000 3.239955 ^ gpio_slow_sel[37] (out) - 3.239955 data arrival time + 11 0.383851 1.710897 1.239522 3.239522 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.711060 0.000000 3.239522 ^ gpio_analog_sel[35] (out) + 3.239522 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1063,13 +979,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239955 data arrival time + -3.239522 data arrival time --------------------------------------------------------------------------------------------- - 4.510045 slack (MET) + 4.510478 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1078,10 +994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 1.704470 1.239904 3.239903 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.704891 0.000000 3.239903 ^ gpio_analog_pol[22] (out) - 3.239903 data arrival time + 11 0.383851 1.710897 1.239379 3.239379 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.711056 0.000000 3.239379 ^ gpio_dm2[35] (out) + 3.239379 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1091,13 +1007,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239903 data arrival time + -3.239379 data arrival time --------------------------------------------------------------------------------------------- - 4.510097 slack (MET) + 4.510622 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1106,10 +1022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 1.704247 1.239899 3.239899 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.704687 0.000000 3.239899 ^ gpio_analog_pol[15] (out) - 3.239899 data arrival time + 11 0.381787 1.702395 1.239362 3.239362 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.702864 0.000000 3.239362 ^ gpio_analog_en[20] (out) + 3.239362 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1119,13 +1035,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239899 data arrival time + -3.239362 data arrival time --------------------------------------------------------------------------------------------- - 4.510101 slack (MET) + 4.510638 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1134,10 +1050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 1.704327 1.239888 3.239887 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.704763 0.000000 3.239887 ^ gpio_dm1[37] (out) - 3.239887 data arrival time + 11 0.383851 1.710897 1.239212 3.239212 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.711053 0.000000 3.239212 ^ gpio_holdover[35] (out) + 3.239212 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1147,13 +1063,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239887 data arrival time + -3.239212 data arrival time --------------------------------------------------------------------------------------------- - 4.510112 slack (MET) + 4.510787 slack (MET) Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1162,10 +1078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 1.704327 1.239803 3.239803 ^ gpio_loopback_zero[37] (in) + 11 0.382222 1.704327 1.239120 3.239120 ^ gpio_loopback_zero[37] (in) gpio_loopback_zero[37] (net) - 1.704760 0.000000 3.239803 ^ gpio_analog_en[37] (out) - 3.239803 data arrival time + 1.704735 0.000000 3.239120 ^ gpio_analog_sel[37] (out) + 3.239120 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1175,13 +1091,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239803 data arrival time + -3.239120 data arrival time --------------------------------------------------------------------------------------------- - 4.510197 slack (MET) + 4.510880 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1190,10 +1106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 1.700154 1.239790 3.239790 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.700712 0.000000 3.239790 ^ gpio_slow_sel[36] (out) - 3.239790 data arrival time + 11 0.383851 1.710897 1.239048 3.239048 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.711049 0.000000 3.239048 ^ gpio_out[35] (out) + 3.239048 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1203,13 +1119,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239790 data arrival time + -3.239048 data arrival time --------------------------------------------------------------------------------------------- - 4.510210 slack (MET) + 4.510952 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1218,10 +1134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 1.704327 1.239733 3.239733 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.704757 0.000000 3.239733 ^ gpio_dm0[37] (out) - 3.239733 data arrival time + 11 0.381787 1.702395 1.239004 3.239004 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.702850 0.000000 3.239004 ^ gpio_dm0[20] (out) + 3.239004 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1231,13 +1147,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239733 data arrival time + -3.239004 data arrival time --------------------------------------------------------------------------------------------- - 4.510267 slack (MET) + 4.510996 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1246,10 +1162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 1.702272 1.239707 3.239707 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.702770 0.000000 3.239707 ^ gpio_slow_sel[27] (out) - 3.239707 data arrival time + 11 0.381787 1.702395 1.238529 3.238529 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.702832 0.000000 3.238529 ^ gpio_analog_pol[20] (out) + 3.238529 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1259,13 +1175,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239707 data arrival time + -3.238529 data arrival time --------------------------------------------------------------------------------------------- - 4.510293 slack (MET) + 4.511471 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1274,10 +1190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 1.693744 1.239699 3.239699 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.694921 0.000000 3.239699 ^ gpio_analog_sel[25] (out) - 3.239699 data arrival time + 11 0.383851 1.710897 1.238469 3.238469 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.711037 0.000000 3.238469 ^ gpio_vtrip_sel[35] (out) + 3.238469 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1287,13 +1203,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239699 data arrival time + -3.238469 data arrival time --------------------------------------------------------------------------------------------- - 4.510301 slack (MET) + 4.511531 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1302,10 +1218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 1.704130 1.239691 3.239691 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.704568 0.000000 3.239691 ^ gpio_analog_pol[19] (out) - 3.239691 data arrival time + 11 0.381380 1.700620 1.237591 3.237591 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.701077 0.000000 3.237591 ^ gpio_analog_en[36] (out) + 3.237591 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1315,13 +1231,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239691 data arrival time + -3.237591 data arrival time --------------------------------------------------------------------------------------------- - 4.510309 slack (MET) + 4.512409 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1330,10 +1246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 1.704327 1.239638 3.239638 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.704754 0.000000 3.239638 ^ gpio_analog_pol[37] (out) - 3.239638 data arrival time + 11 0.381380 1.700620 1.237468 3.237468 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.701072 0.000000 3.237468 ^ gpio_dm0[36] (out) + 3.237468 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1343,13 +1259,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239638 data arrival time + -3.237468 data arrival time --------------------------------------------------------------------------------------------- - 4.510362 slack (MET) + 4.512532 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1358,10 +1274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 1.702272 1.239642 3.239642 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.702767 0.000000 3.239642 ^ gpio_dm1[27] (out) - 3.239642 data arrival time + 11 0.382522 1.705687 1.237294 3.237294 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.706010 0.000000 3.237294 ^ gpio_analog_sel[21] (out) + 3.237294 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1371,13 +1287,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239642 data arrival time + -3.237294 data arrival time --------------------------------------------------------------------------------------------- - 4.510357 slack (MET) + 4.512706 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1386,10 +1302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 1.699222 1.239510 3.239510 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.699924 0.000000 3.239510 ^ gpio_analog_en[30] (out) - 3.239510 data arrival time + 11 0.382222 1.704327 1.236962 3.236962 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.704661 0.000000 3.236962 ^ gpio_dm2[37] (out) + 3.236962 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1399,13 +1315,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239510 data arrival time + -3.236962 data arrival time --------------------------------------------------------------------------------------------- - 4.510490 slack (MET) + 4.513038 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1414,10 +1330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 1.704459 1.239466 3.239466 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.704904 0.000000 3.239466 ^ gpio_slow_sel[26] (out) - 3.239466 data arrival time + 11 0.380712 1.697627 1.236966 3.236966 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.698136 0.000000 3.236966 ^ gpio_slow_sel[23] (out) + 3.236966 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1427,13 +1343,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239466 data arrival time + -3.236966 data arrival time --------------------------------------------------------------------------------------------- - 4.510534 slack (MET) + 4.513034 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1442,10 +1358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 1.700154 1.239443 3.239443 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.700698 0.000000 3.239443 ^ gpio_dm1[36] (out) - 3.239443 data arrival time + 11 0.380712 1.697627 1.236901 3.236901 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.698134 0.000000 3.236901 ^ gpio_dm1[23] (out) + 3.236901 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1455,13 +1371,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239443 data arrival time + -3.236901 data arrival time --------------------------------------------------------------------------------------------- - 4.510557 slack (MET) + 4.513099 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1470,10 +1386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 1.704459 1.239398 3.239398 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.704902 0.000000 3.239398 ^ gpio_dm1[26] (out) - 3.239398 data arrival time + 11 0.382522 1.705687 1.236575 3.236576 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.705988 0.000000 3.236576 ^ gpio_dm2[21] (out) + 3.236576 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1483,13 +1399,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239398 data arrival time + -3.236576 data arrival time --------------------------------------------------------------------------------------------- - 4.510602 slack (MET) + 4.513424 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1498,10 +1414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 1.702395 1.239362 3.239362 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.702864 0.000000 3.239362 ^ gpio_analog_en[20] (out) - 3.239362 data arrival time + 11 0.382266 1.704470 1.236307 3.236307 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.704770 0.000000 3.236307 ^ gpio_analog_sel[22] (out) + 3.236307 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1511,13 +1427,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239362 data arrival time + -3.236307 data arrival time --------------------------------------------------------------------------------------------- - 4.510638 slack (MET) + 4.513693 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1526,10 +1442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 1.704459 1.239314 3.239314 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.704899 0.000000 3.239314 ^ gpio_analog_en[26] (out) - 3.239314 data arrival time + 11 0.382177 1.704130 1.236218 3.236217 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.704449 0.000000 3.236217 ^ gpio_analog_sel[19] (out) + 3.236217 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1539,13 +1455,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239314 data arrival time + -3.236217 data arrival time --------------------------------------------------------------------------------------------- - 4.510686 slack (MET) + 4.513783 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1554,10 +1470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 1.704459 1.239243 3.239243 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.704896 0.000000 3.239243 ^ gpio_dm0[26] (out) - 3.239243 data arrival time + 11 0.378530 1.681224 1.236135 3.236135 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.682266 0.000000 3.236135 ^ gpio_slow_sel[13] (out) + 3.236135 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1567,13 +1483,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239243 data arrival time + -3.236135 data arrival time --------------------------------------------------------------------------------------------- - 4.510757 slack (MET) + 4.513865 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1582,10 +1498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 1.703012 1.239197 3.239197 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.703493 0.000000 3.239197 ^ gpio_dm0[29] (out) - 3.239197 data arrival time + 11 0.381380 1.700620 1.236108 3.236108 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.701023 0.000000 3.236108 ^ gpio_analog_pol[36] (out) + 3.236108 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1595,13 +1511,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239197 data arrival time + -3.236108 data arrival time --------------------------------------------------------------------------------------------- - 4.510803 slack (MET) + 4.513892 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1610,10 +1526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 1.704459 1.239149 3.239150 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.704893 0.000000 3.239150 ^ gpio_analog_pol[26] (out) - 3.239150 data arrival time + 11 0.382203 1.704247 1.236061 3.236062 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.704556 0.000000 3.236062 ^ gpio_analog_sel[15] (out) + 3.236062 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1623,13 +1539,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239150 data arrival time + -3.236062 data arrival time --------------------------------------------------------------------------------------------- - 4.510850 slack (MET) + 4.513939 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1638,10 +1554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 1.699222 1.239138 3.239138 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.699906 0.000000 3.239138 ^ gpio_dm0[30] (out) - 3.239138 data arrival time + 11 0.380712 1.697627 1.235799 3.235799 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.698091 0.000000 3.235799 ^ gpio_analog_en[23] (out) + 3.235799 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1651,13 +1567,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239138 data arrival time + -3.235799 data arrival time --------------------------------------------------------------------------------------------- - 4.510861 slack (MET) + 4.514201 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1666,10 +1582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 1.707764 1.239141 3.239141 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.707971 0.000000 3.239141 ^ gpio_dm0[35] (out) - 3.239141 data arrival time + 11 0.378530 1.681224 1.235789 3.235789 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.682246 0.000000 3.235789 ^ gpio_dm1[13] (out) + 3.235789 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1679,13 +1595,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239141 data arrival time + -3.235789 data arrival time --------------------------------------------------------------------------------------------- - 4.510859 slack (MET) + 4.514211 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1694,10 +1610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 1.704327 1.239120 3.239120 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.704735 0.000000 3.239120 ^ gpio_analog_sel[37] (out) - 3.239120 data arrival time + 11 0.382522 1.705687 1.235739 3.235739 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.705963 0.000000 3.235739 ^ gpio_holdover[21] (out) + 3.235739 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1707,13 +1623,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239120 data arrival time + -3.235739 data arrival time --------------------------------------------------------------------------------------------- - 4.510880 slack (MET) + 4.514261 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1722,10 +1638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 1.697120 1.239034 3.239033 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.697824 0.000000 3.239033 ^ gpio_slow_sel[28] (out) - 3.239033 data arrival time + 11 0.382266 1.704470 1.235588 3.235588 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.704749 0.000000 3.235588 ^ gpio_dm2[22] (out) + 3.235588 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1735,13 +1651,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239033 data arrival time + -3.235588 data arrival time --------------------------------------------------------------------------------------------- - 4.510966 slack (MET) + 4.514411 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1750,10 +1666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 1.702395 1.239004 3.239004 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.702850 0.000000 3.239004 ^ gpio_dm0[20] (out) - 3.239004 data arrival time + 11 0.382177 1.704130 1.235567 3.235567 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.704428 0.000000 3.235567 ^ gpio_dm2[19] (out) + 3.235567 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1763,13 +1679,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239004 data arrival time + -3.235567 data arrival time --------------------------------------------------------------------------------------------- - 4.510996 slack (MET) + 4.514433 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1778,10 +1694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 1.707764 1.238987 3.238987 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.707967 0.000000 3.238987 ^ gpio_analog_pol[35] (out) - 3.238987 data arrival time + 11 0.380712 1.697627 1.235442 3.235442 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.698077 0.000000 3.235442 ^ gpio_dm0[23] (out) + 3.235442 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1791,13 +1707,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.238987 data arrival time + -3.235442 data arrival time --------------------------------------------------------------------------------------------- - 4.511013 slack (MET) + 4.514558 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1806,10 +1722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 1.693744 1.238950 3.238950 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.694875 0.000000 3.238950 ^ gpio_dm2[25] (out) - 3.238950 data arrival time + 11 0.382203 1.704247 1.235343 3.235343 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.704534 0.000000 3.235343 ^ gpio_dm2[15] (out) + 3.235343 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1819,13 +1735,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.238950 data arrival time + -3.235343 data arrival time --------------------------------------------------------------------------------------------- - 4.511049 slack (MET) + 4.514657 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1834,10 +1750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 1.697120 1.238686 3.238686 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.697808 0.000000 3.238686 ^ gpio_dm1[28] (out) - 3.238686 data arrival time + 11 0.382522 1.705687 1.234978 3.234978 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.705941 0.000000 3.234978 ^ gpio_out[21] (out) + 3.234978 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1847,13 +1763,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.238686 data arrival time + -3.234978 data arrival time --------------------------------------------------------------------------------------------- - 4.511313 slack (MET) + 4.515022 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1862,10 +1778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 1.699222 1.238643 3.238643 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.699883 0.000000 3.238643 ^ gpio_analog_pol[30] (out) - 3.238643 data arrival time + 11 0.380712 1.697627 1.234967 3.234967 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.698059 0.000000 3.234967 ^ gpio_analog_pol[23] (out) + 3.234967 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1875,13 +1791,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.238643 data arrival time + -3.234967 data arrival time --------------------------------------------------------------------------------------------- - 4.511357 slack (MET) + 4.515033 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1890,10 +1806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 1.704459 1.238630 3.238630 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.704874 0.000000 3.238630 ^ gpio_analog_sel[26] (out) - 3.238630 data arrival time + 11 0.383851 1.710897 1.234952 3.234952 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.710974 0.000000 3.234952 ^ gpio_ib_mode_sel[35] (out) + 3.234952 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1903,13 +1819,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.238630 data arrival time + -3.234952 data arrival time --------------------------------------------------------------------------------------------- - 4.511370 slack (MET) + 4.515048 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1918,10 +1834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 1.702395 1.238529 3.238529 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.702832 0.000000 3.238529 ^ gpio_analog_pol[20] (out) - 3.238529 data arrival time + 11 0.380718 1.697321 1.234850 3.234850 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.697681 0.000000 3.234850 ^ gpio_slow_sel[0] (out) + 3.234850 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1931,13 +1847,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.238529 data arrival time + -3.234850 data arrival time --------------------------------------------------------------------------------------------- - 4.511471 slack (MET) + 4.515150 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1946,10 +1862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 1.704459 1.238488 3.238488 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.704869 0.000000 3.238488 ^ gpio_dm2[26] (out) - 3.238488 data arrival time + 11 0.380718 1.697321 1.234782 3.234782 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.697678 0.000000 3.234782 ^ gpio_dm1[0] (out) + 3.234782 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1959,13 +1875,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.238488 data arrival time + -3.234782 data arrival time --------------------------------------------------------------------------------------------- - 4.511512 slack (MET) + 4.515218 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1974,10 +1890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 1.695902 1.238374 3.238374 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.696671 0.000000 3.238374 ^ gpio_slow_sel[24] (out) - 3.238374 data arrival time + 11 0.382266 1.704470 1.234751 3.234751 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.704725 0.000000 3.234751 ^ gpio_holdover[22] (out) + 3.234751 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1987,13 +1903,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.238374 data arrival time + -3.234751 data arrival time --------------------------------------------------------------------------------------------- - 4.511626 slack (MET) + 4.515249 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2002,10 +1918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 1.702272 1.238303 3.238303 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.702716 0.000000 3.238303 ^ gpio_analog_en[27] (out) - 3.238303 data arrival time + 11 0.382177 1.704130 1.234730 3.234730 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.704403 0.000000 3.234730 ^ gpio_holdover[19] (out) + 3.234730 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2015,13 +1931,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.238303 data arrival time + -3.234730 data arrival time --------------------------------------------------------------------------------------------- - 4.511697 slack (MET) + 4.515270 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2030,10 +1946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 1.697120 1.238234 3.238234 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.697787 0.000000 3.238234 ^ gpio_analog_en[28] (out) - 3.238234 data arrival time + 11 0.380718 1.697321 1.234697 3.234698 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.697675 0.000000 3.234698 ^ gpio_analog_en[0] (out) + 3.234698 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2043,13 +1959,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.238234 data arrival time + -3.234698 data arrival time --------------------------------------------------------------------------------------------- - 4.511766 slack (MET) + 4.515303 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2058,10 +1974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 1.693744 1.238079 3.238079 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.694823 0.000000 3.238079 ^ gpio_holdover[25] (out) - 3.238079 data arrival time + 11 0.381787 1.702395 1.234694 3.234694 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.702702 0.000000 3.234694 ^ gpio_analog_sel[20] (out) + 3.234694 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2071,13 +1987,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.238079 data arrival time + -3.234694 data arrival time --------------------------------------------------------------------------------------------- - 4.511921 slack (MET) + 4.515306 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2086,10 +2002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 1.695902 1.238027 3.238027 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.696654 0.000000 3.238027 ^ gpio_dm1[24] (out) - 3.238027 data arrival time + 11 0.380128 1.694948 1.234678 3.234678 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.695419 0.000000 3.234678 ^ gpio_slow_sel[18] (out) + 3.234678 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2099,13 +2015,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.238027 data arrival time + -3.234678 data arrival time --------------------------------------------------------------------------------------------- - 4.511973 slack (MET) + 4.515322 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2114,10 +2030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 1.699407 1.237998 3.237998 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.699904 0.000000 3.237998 ^ gpio_slow_sel[34] (out) - 3.237998 data arrival time + 11 0.380128 1.694948 1.234573 3.234573 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.695415 0.000000 3.234573 ^ gpio_dm1[18] (out) + 3.234573 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2127,13 +2043,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.237998 data arrival time + -3.234573 data arrival time --------------------------------------------------------------------------------------------- - 4.512002 slack (MET) + 4.515427 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2142,10 +2058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 1.702272 1.237929 3.237929 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.702702 0.000000 3.237929 ^ gpio_dm0[27] (out) - 3.237929 data arrival time + 11 0.380718 1.697321 1.234562 3.234562 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.697671 0.000000 3.234562 ^ gpio_analog_pol[0] (out) + 3.234562 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2155,13 +2071,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.237929 data arrival time + -3.234562 data arrival time --------------------------------------------------------------------------------------------- - 4.512071 slack (MET) + 4.515438 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2170,10 +2086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 1.699407 1.237930 3.237930 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.699902 0.000000 3.237930 ^ gpio_dm1[34] (out) - 3.237930 data arrival time + 11 0.382203 1.704247 1.234507 3.234507 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.704510 0.000000 3.234507 ^ gpio_holdover[15] (out) + 3.234507 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2183,13 +2099,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.237930 data arrival time + -3.234507 data arrival time --------------------------------------------------------------------------------------------- - 4.512070 slack (MET) + 4.515493 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2198,10 +2114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 1.697120 1.237862 3.237862 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.697770 0.000000 3.237862 ^ gpio_dm0[28] (out) - 3.237862 data arrival time + 11 0.378530 1.681224 1.234486 3.234486 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.682172 0.000000 3.234486 ^ gpio_analog_en[13] (out) + 3.234486 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2211,13 +2127,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.237862 data arrival time + -3.234486 data arrival time --------------------------------------------------------------------------------------------- - 4.512138 slack (MET) + 4.515514 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2226,10 +2142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 1.703012 1.237835 3.237835 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.703441 0.000000 3.237835 ^ gpio_analog_pol[29] (out) - 3.237835 data arrival time + 11 0.380718 1.697321 1.234480 3.234480 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.697668 0.000000 3.234480 ^ gpio_inp_dis[0] (out) + 3.234480 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2239,13 +2155,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.237835 data arrival time + -3.234480 data arrival time --------------------------------------------------------------------------------------------- - 4.512165 slack (MET) + 4.515520 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2254,10 +2170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 1.699127 1.237604 3.237604 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.699637 0.000000 3.237604 ^ gpio_slow_sel[31] (out) - 3.237604 data arrival time + 11 0.378530 1.681224 1.234364 3.234365 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.682165 0.000000 3.234365 ^ gpio_dm0[13] (out) + 3.234365 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2267,13 +2183,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.237604 data arrival time + -3.234365 data arrival time --------------------------------------------------------------------------------------------- - 4.512396 slack (MET) + 4.515635 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2282,10 +2198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 1.695902 1.237574 3.237574 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.696632 0.000000 3.237574 ^ gpio_analog_en[24] (out) - 3.237574 data arrival time + 11 0.382222 1.704327 1.234356 3.234355 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.704582 0.000000 3.234355 ^ gpio_holdover[37] (out) + 3.234355 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2295,13 +2211,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.237574 data arrival time + -3.234355 data arrival time --------------------------------------------------------------------------------------------- - 4.512426 slack (MET) + 4.515645 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2310,10 +2226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 1.699127 1.237536 3.237536 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.699634 0.000000 3.237536 ^ gpio_dm1[31] (out) - 3.237536 data arrival time + 11 0.381787 1.702395 1.233976 3.233976 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.702680 0.000000 3.233976 ^ gpio_dm2[20] (out) + 3.233976 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2323,13 +2239,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.237536 data arrival time + -3.233976 data arrival time --------------------------------------------------------------------------------------------- - 4.512464 slack (MET) + 4.516024 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2338,10 +2254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 1.699127 1.237452 3.237452 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.699631 0.000000 3.237452 ^ gpio_analog_en[31] (out) - 3.237452 data arrival time + 11 0.382266 1.704470 1.233931 3.233931 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.704702 0.000000 3.233931 ^ gpio_out[22] (out) + 3.233931 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2351,13 +2267,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.237452 data arrival time + -3.233931 data arrival time --------------------------------------------------------------------------------------------- - 4.512548 slack (MET) + 4.516069 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2366,10 +2282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 1.702272 1.237432 3.237432 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.702684 0.000000 3.237432 ^ gpio_analog_pol[27] (out) - 3.237432 data arrival time + 11 0.382177 1.704130 1.233911 3.233912 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.704380 0.000000 3.233912 ^ gpio_out[19] (out) + 3.233912 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2379,13 +2295,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.237432 data arrival time + -3.233912 data arrival time --------------------------------------------------------------------------------------------- - 4.512568 slack (MET) + 4.516088 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2394,10 +2310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 1.697120 1.237367 3.237367 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.697747 0.000000 3.237367 ^ gpio_analog_pol[28] (out) - 3.237367 data arrival time + 11 0.382203 1.704247 1.233689 3.233689 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.704487 0.000000 3.233689 ^ gpio_out[15] (out) + 3.233689 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2407,13 +2323,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.237367 data arrival time + -3.233689 data arrival time --------------------------------------------------------------------------------------------- - 4.512633 slack (MET) + 4.516311 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2422,10 +2338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 1.705687 1.237294 3.237294 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.706010 0.000000 3.237294 ^ gpio_analog_sel[21] (out) - 3.237294 data arrival time + 11 0.380128 1.694948 1.233578 3.233578 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.695378 0.000000 3.233578 ^ gpio_analog_en[18] (out) + 3.233578 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2435,13 +2351,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.237294 data arrival time + -3.233578 data arrival time --------------------------------------------------------------------------------------------- - 4.512706 slack (MET) + 4.516422 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2450,10 +2366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 1.696234 1.237280 3.237280 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.696838 0.000000 3.237280 ^ gpio_slow_sel[33] (out) - 3.237280 data arrival time + 11 0.382222 1.704327 1.233492 3.233492 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.704558 0.000000 3.233492 ^ gpio_out[37] (out) + 3.233492 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2463,13 +2379,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.237280 data arrival time + -3.233492 data arrival time --------------------------------------------------------------------------------------------- - 4.512720 slack (MET) + 4.516507 slack (MET) Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2478,10 +2394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 1.700154 1.237262 3.237262 ^ gpio_loopback_zero[36] (in) + 11 0.381380 1.700620 1.233262 3.233262 ^ gpio_loopback_zero[36] (in) gpio_loopback_zero[36] (net) - 1.700611 0.000000 3.237262 ^ gpio_analog_en[36] (out) - 3.237262 data arrival time + 1.700928 0.000000 3.233262 ^ gpio_analog_sel[36] (out) + 3.233262 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2491,13 +2407,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.237262 data arrival time + -3.233262 data arrival time --------------------------------------------------------------------------------------------- - 4.512738 slack (MET) + 4.516738 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2506,10 +2422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 1.707764 1.237262 3.237262 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.707926 0.000000 3.237262 ^ gpio_analog_sel[35] (out) - 3.237262 data arrival time + 11 0.380128 1.694948 1.233221 3.233221 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.695365 0.000000 3.233221 ^ gpio_dm0[18] (out) + 3.233221 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2519,13 +2435,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.237262 data arrival time + -3.233221 data arrival time --------------------------------------------------------------------------------------------- - 4.512738 slack (MET) + 4.516779 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2534,10 +2450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 1.693744 1.237220 3.237220 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.694773 0.000000 3.237220 ^ gpio_out[25] (out) - 3.237220 data arrival time + 11 0.381787 1.702395 1.233140 3.233140 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.702656 0.000000 3.233140 ^ gpio_holdover[20] (out) + 3.233140 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2547,13 +2463,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.237220 data arrival time + -3.233140 data arrival time --------------------------------------------------------------------------------------------- - 4.512780 slack (MET) + 4.516860 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2562,10 +2478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 1.695902 1.237202 3.237202 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.696614 0.000000 3.237202 ^ gpio_dm0[24] (out) - 3.237202 data arrival time + 11 0.379476 1.692094 1.233139 3.233139 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.692600 0.000000 3.233139 ^ gpio_slow_sel[17] (out) + 3.233139 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2575,13 +2491,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.237202 data arrival time + -3.233139 data arrival time --------------------------------------------------------------------------------------------- - 4.512798 slack (MET) + 4.516861 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2590,10 +2506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 1.700154 1.237140 3.237139 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.700606 0.000000 3.237139 ^ gpio_dm0[36] (out) - 3.237139 data arrival time + 11 0.379476 1.692094 1.233077 3.233078 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.692597 0.000000 3.233078 ^ gpio_dm1[17] (out) + 3.233078 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2603,13 +2519,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.237139 data arrival time + -3.233078 data arrival time --------------------------------------------------------------------------------------------- - 4.512860 slack (MET) + 4.516922 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2618,10 +2534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 1.704355 1.237115 3.237115 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.704718 0.000000 3.237115 ^ gpio_analog_sel[32] (out) - 3.237115 data arrival time + 11 0.378530 1.681224 1.233012 3.233012 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.682089 0.000000 3.233012 ^ gpio_analog_pol[13] (out) + 3.233012 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2631,13 +2547,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.237115 data arrival time + -3.233012 data arrival time --------------------------------------------------------------------------------------------- - 4.512885 slack (MET) + 4.516988 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2646,10 +2562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 1.707764 1.237119 3.237119 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.707923 0.000000 3.237119 ^ gpio_dm2[35] (out) - 3.237119 data arrival time + 11 0.379185 1.690808 1.233016 3.233016 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.691345 0.000000 3.233016 ^ gpio_slow_sel[14] (out) + 3.233016 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2659,13 +2575,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.237119 data arrival time + -3.233016 data arrival time --------------------------------------------------------------------------------------------- - 4.512881 slack (MET) + 4.516984 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2674,10 +2590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 1.699407 1.236971 3.236971 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.699865 0.000000 3.236971 ^ gpio_analog_en[34] (out) - 3.236971 data arrival time + 11 0.380128 1.694948 1.232823 3.232823 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.695350 0.000000 3.232823 ^ gpio_analog_pol[18] (out) + 3.232823 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2687,13 +2603,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.236971 data arrival time + -3.232823 data arrival time --------------------------------------------------------------------------------------------- - 4.513029 slack (MET) + 4.517177 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2702,10 +2618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 1.704327 1.236962 3.236962 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.704661 0.000000 3.236962 ^ gpio_dm2[37] (out) - 3.236962 data arrival time + 11 0.379185 1.690808 1.232669 3.232669 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.691331 0.000000 3.232669 ^ gpio_dm1[14] (out) + 3.232669 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2715,13 +2631,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.236962 data arrival time + -3.232669 data arrival time --------------------------------------------------------------------------------------------- - 4.513038 slack (MET) + 4.517332 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2730,10 +2646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 1.697627 1.236966 3.236966 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.698136 0.000000 3.236966 ^ gpio_slow_sel[23] (out) - 3.236966 data arrival time + 11 0.381380 1.700620 1.232512 3.232512 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.700905 0.000000 3.232512 ^ gpio_dm2[36] (out) + 3.232512 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2743,13 +2659,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.236966 data arrival time + -3.232512 data arrival time --------------------------------------------------------------------------------------------- - 4.513034 slack (MET) + 4.517488 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2758,10 +2674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 1.707764 1.236953 3.236953 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.707919 0.000000 3.236953 ^ gpio_holdover[35] (out) - 3.236953 data arrival time + 11 0.379326 1.691453 1.232498 3.232498 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.691957 0.000000 3.232498 ^ gpio_slow_sel[16] (out) + 3.232498 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2771,13 +2687,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.236953 data arrival time + -3.232498 data arrival time --------------------------------------------------------------------------------------------- - 4.513047 slack (MET) + 4.517502 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2786,10 +2702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 1.696234 1.236932 3.236932 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.696822 0.000000 3.236932 ^ gpio_dm1[33] (out) - 3.236932 data arrival time + 11 0.379326 1.691453 1.232410 3.232410 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.691954 0.000000 3.232410 ^ gpio_dm1[16] (out) + 3.232410 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2799,13 +2715,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.236932 data arrival time + -3.232410 data arrival time --------------------------------------------------------------------------------------------- - 4.513067 slack (MET) + 4.517590 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2814,10 +2730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 1.697627 1.236901 3.236901 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.698134 0.000000 3.236901 ^ gpio_dm1[23] (out) - 3.236901 data arrival time + 11 0.381787 1.702395 1.232322 3.232322 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.702633 0.000000 3.232322 ^ gpio_out[20] (out) + 3.232322 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2827,13 +2743,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.236901 data arrival time + -3.232322 data arrival time --------------------------------------------------------------------------------------------- - 4.513099 slack (MET) + 4.517678 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2842,10 +2758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 1.707764 1.236789 3.236789 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.707915 0.000000 3.236789 ^ gpio_out[35] (out) - 3.236789 data arrival time + 11 0.380718 1.697321 1.232270 3.232270 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.697599 0.000000 3.232270 ^ gpio_analog_sel[0] (out) + 3.232270 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2855,13 +2771,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.236789 data arrival time + -3.232270 data arrival time --------------------------------------------------------------------------------------------- - 4.513211 slack (MET) + 4.517730 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2870,10 +2786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 1.695902 1.236707 3.236707 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.696591 0.000000 3.236707 ^ gpio_analog_pol[24] (out) - 3.236707 data arrival time + 11 0.379185 1.690808 1.232216 3.232215 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.691312 0.000000 3.232215 ^ gpio_analog_en[14] (out) + 3.232215 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2883,13 +2799,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.236707 data arrival time + -3.232215 data arrival time --------------------------------------------------------------------------------------------- - 4.513292 slack (MET) + 4.517785 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2898,10 +2814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 1.705687 1.236575 3.236576 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.705988 0.000000 3.236576 ^ gpio_dm2[21] (out) - 3.236576 data arrival time + 11 0.379476 1.692094 1.231948 3.231948 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.692553 0.000000 3.231948 ^ gpio_analog_en[17] (out) + 3.231948 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2911,13 +2827,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.236576 data arrival time + -3.231948 data arrival time --------------------------------------------------------------------------------------------- - 4.513424 slack (MET) + 4.518052 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2926,10 +2842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 1.696234 1.236480 3.236480 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.696803 0.000000 3.236480 ^ gpio_analog_en[33] (out) - 3.236480 data arrival time + 11 0.379185 1.690808 1.231843 3.231843 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.691298 0.000000 3.231843 ^ gpio_dm0[14] (out) + 3.231843 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2939,13 +2855,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.236480 data arrival time + -3.231843 data arrival time --------------------------------------------------------------------------------------------- - 4.513520 slack (MET) + 4.518157 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2954,10 +2870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 1.704355 1.236365 3.236366 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.704693 0.000000 3.236366 ^ gpio_dm2[32] (out) - 3.236366 data arrival time + 11 0.381380 1.700620 1.231639 3.231639 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.700879 0.000000 3.231639 ^ gpio_holdover[36] (out) + 3.231639 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2967,13 +2883,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.236366 data arrival time + -3.231639 data arrival time --------------------------------------------------------------------------------------------- - 4.513635 slack (MET) + 4.518362 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2982,10 +2898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 1.704470 1.236307 3.236307 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.704770 0.000000 3.236307 ^ gpio_analog_sel[22] (out) - 3.236307 data arrival time + 11 0.381578 1.699598 1.231637 3.231637 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.699651 0.000000 3.231637 ^ gpio_slow_sel[39] (out) + 3.231637 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2995,13 +2911,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.236307 data arrival time + -3.231637 data arrival time --------------------------------------------------------------------------------------------- - 4.513693 slack (MET) + 4.518363 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3010,10 +2926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 1.704130 1.236218 3.236217 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.704449 0.000000 3.236217 ^ gpio_analog_sel[19] (out) - 3.236217 data arrival time + 11 0.379476 1.692094 1.231591 3.231591 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.692540 0.000000 3.231591 ^ gpio_dm0[17] (out) + 3.231591 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3023,13 +2939,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.236217 data arrival time + -3.231591 data arrival time --------------------------------------------------------------------------------------------- - 4.513783 slack (MET) + 4.518409 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3038,10 +2954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 1.707764 1.236211 3.236211 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.707903 0.000000 3.236211 ^ gpio_vtrip_sel[35] (out) - 3.236211 data arrival time + 11 0.381578 1.699598 1.231569 3.231569 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.699650 0.000000 3.231569 ^ gpio_dm1[39] (out) + 3.231569 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3051,13 +2967,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.236211 data arrival time + -3.231569 data arrival time --------------------------------------------------------------------------------------------- - 4.513789 slack (MET) + 4.518431 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3066,10 +2982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 1.699127 1.236204 3.236204 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.699582 0.000000 3.236204 ^ gpio_dm0[31] (out) - 3.236204 data arrival time + 11 0.380712 1.697627 1.231537 3.231536 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.697942 0.000000 3.231536 ^ gpio_analog_sel[23] (out) + 3.231536 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3079,13 +2995,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.236204 data arrival time + -3.231536 data arrival time --------------------------------------------------------------------------------------------- - 4.513797 slack (MET) + 4.518464 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3094,10 +3010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 1.681224 1.236135 3.236135 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.682266 0.000000 3.236135 ^ gpio_slow_sel[13] (out) - 3.236135 data arrival time + 11 0.381578 1.699598 1.231493 3.231493 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.699649 0.000000 3.231493 ^ gpio_analog_en[39] (out) + 3.231493 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3107,13 +3023,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.236135 data arrival time + -3.231493 data arrival time --------------------------------------------------------------------------------------------- - 4.513865 slack (MET) + 4.518507 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3122,10 +3038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 1.696234 1.236107 3.236108 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.696787 0.000000 3.236108 ^ gpio_dm0[33] (out) - 3.236108 data arrival time + 11 0.381578 1.699598 1.231422 3.231422 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.699648 0.000000 3.231422 ^ gpio_dm0[39] (out) + 3.231422 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3135,13 +3051,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.236108 data arrival time + -3.231422 data arrival time --------------------------------------------------------------------------------------------- - 4.513893 slack (MET) + 4.518578 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3150,10 +3066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 1.704247 1.236061 3.236062 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.704556 0.000000 3.236062 ^ gpio_analog_sel[15] (out) - 3.236062 data arrival time + 11 0.379326 1.691453 1.231417 3.231417 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.691915 0.000000 3.231417 ^ gpio_analog_en[16] (out) + 3.231417 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3163,13 +3079,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.236062 data arrival time + -3.231417 data arrival time --------------------------------------------------------------------------------------------- - 4.513939 slack (MET) + 4.518583 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3178,10 +3094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 1.699407 1.235986 3.235986 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.699828 0.000000 3.235986 ^ gpio_dm0[34] (out) - 3.235986 data arrival time + 11 0.381578 1.699598 1.231328 3.231328 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.699647 0.000000 3.231328 ^ gpio_analog_pol[39] (out) + 3.231328 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3191,13 +3107,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.235986 data arrival time + -3.231328 data arrival time --------------------------------------------------------------------------------------------- - 4.514014 slack (MET) + 4.518672 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3206,10 +3122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 1.704459 1.235949 3.235949 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.704783 0.000000 3.235949 ^ gpio_holdover[26] (out) - 3.235949 data arrival time + 11 0.379476 1.692094 1.231115 3.231116 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.692522 0.000000 3.231116 ^ gpio_analog_pol[17] (out) + 3.231116 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3219,13 +3135,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.235949 data arrival time + -3.231116 data arrival time --------------------------------------------------------------------------------------------- - 4.514050 slack (MET) + 4.518885 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3234,10 +3150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 1.699222 1.235808 3.235808 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.699760 0.000000 3.235808 ^ gpio_analog_sel[30] (out) - 3.235808 data arrival time + 11 0.379326 1.691453 1.231060 3.231061 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.691902 0.000000 3.231061 ^ gpio_dm0[16] (out) + 3.231061 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3247,13 +3163,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.235808 data arrival time + -3.231061 data arrival time --------------------------------------------------------------------------------------------- - 4.514192 slack (MET) + 4.518939 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3262,10 +3178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 1.697627 1.235799 3.235799 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.698091 0.000000 3.235799 ^ gpio_analog_en[23] (out) - 3.235799 data arrival time + 11 0.380209 1.694312 1.231018 3.231019 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.694498 0.000000 3.231019 ^ gpio_slow_sel[38] (out) + 3.231019 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3275,13 +3191,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.235799 data arrival time + -3.231019 data arrival time --------------------------------------------------------------------------------------------- - 4.514201 slack (MET) + 4.518982 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3290,11 +3206,11 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 1.681224 1.235789 3.235789 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.682246 0.000000 3.235789 ^ gpio_dm1[13] (out) - 3.235789 data arrival time - + 11 0.380209 1.694312 1.230951 3.230951 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.694497 0.000000 3.230951 ^ gpio_dm1[38] (out) + 3.230951 data arrival time + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) -0.250000 9.750000 clock uncertainty @@ -3303,13 +3219,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.235789 data arrival time + -3.230951 data arrival time --------------------------------------------------------------------------------------------- - 4.514211 slack (MET) + 4.519049 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3318,10 +3234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 1.700154 1.235780 3.235780 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.700557 0.000000 3.235780 ^ gpio_analog_pol[36] (out) - 3.235780 data arrival time + 11 0.380209 1.694312 1.230867 3.230867 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.694495 0.000000 3.230867 ^ gpio_analog_en[38] (out) + 3.230867 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3331,13 +3247,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.235780 data arrival time + -3.230867 data arrival time --------------------------------------------------------------------------------------------- - 4.514220 slack (MET) + 4.519133 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3346,10 +3262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 1.705687 1.235739 3.235739 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.705963 0.000000 3.235739 ^ gpio_holdover[21] (out) - 3.235739 data arrival time + 11 0.380712 1.697627 1.230857 3.230857 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.697921 0.000000 3.230857 ^ gpio_dm2[23] (out) + 3.230857 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3359,13 +3275,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.235739 data arrival time + -3.230857 data arrival time --------------------------------------------------------------------------------------------- - 4.514261 slack (MET) + 4.519143 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3374,10 +3290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 1.704470 1.235588 3.235588 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.704749 0.000000 3.235588 ^ gpio_dm2[22] (out) - 3.235588 data arrival time + 11 0.381578 1.699598 1.230806 3.230806 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.699641 0.000000 3.230806 ^ gpio_analog_sel[39] (out) + 3.230806 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3387,13 +3303,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.235588 data arrival time + -3.230806 data arrival time --------------------------------------------------------------------------------------------- - 4.514411 slack (MET) + 4.519194 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3402,10 +3318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 1.704130 1.235567 3.235567 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.704428 0.000000 3.235567 ^ gpio_dm2[19] (out) - 3.235567 data arrival time + 11 0.380209 1.694312 1.230796 3.230796 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.694493 0.000000 3.230796 ^ gpio_dm0[38] (out) + 3.230796 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3415,13 +3331,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.235567 data arrival time + -3.230796 data arrival time --------------------------------------------------------------------------------------------- - 4.514433 slack (MET) + 4.519204 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3430,10 +3346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 1.699407 1.235514 3.235514 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.699811 0.000000 3.235514 ^ gpio_analog_pol[34] (out) - 3.235514 data arrival time + 11 0.381380 1.700620 1.230778 3.230778 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.700855 0.000000 3.230778 ^ gpio_out[36] (out) + 3.230778 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3443,13 +3359,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.235514 data arrival time + -3.230778 data arrival time --------------------------------------------------------------------------------------------- - 4.514486 slack (MET) + 4.519222 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3458,10 +3374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 1.704355 1.235518 3.235518 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.704666 0.000000 3.235518 ^ gpio_holdover[32] (out) - 3.235518 data arrival time + 11 0.380209 1.694312 1.230703 3.230702 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.694491 0.000000 3.230702 ^ gpio_analog_pol[38] (out) + 3.230702 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3471,13 +3387,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.235518 data arrival time + -3.230702 data arrival time --------------------------------------------------------------------------------------------- - 4.514482 slack (MET) + 4.519298 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3486,10 +3402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 1.697627 1.235442 3.235442 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.698077 0.000000 3.235442 ^ gpio_dm0[23] (out) - 3.235442 data arrival time + 11 0.381578 1.699598 1.230664 3.230664 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.699639 0.000000 3.230664 ^ gpio_dm2[39] (out) + 3.230664 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3499,13 +3415,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.235442 data arrival time + -3.230664 data arrival time --------------------------------------------------------------------------------------------- - 4.514558 slack (MET) + 4.519336 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3514,10 +3430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 1.704247 1.235343 3.235343 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.704534 0.000000 3.235343 ^ gpio_dm2[15] (out) - 3.235343 data arrival time + 11 0.379326 1.691453 1.230586 3.230586 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.691884 0.000000 3.230586 ^ gpio_analog_pol[16] (out) + 3.230586 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3527,13 +3443,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.235343 data arrival time + -3.230586 data arrival time --------------------------------------------------------------------------------------------- - 4.514657 slack (MET) + 4.519414 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3542,10 +3458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 1.705687 1.234978 3.234978 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.705941 0.000000 3.234978 ^ gpio_out[21] (out) - 3.234978 data arrival time + 11 0.381578 1.699598 1.230497 3.230497 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.699638 0.000000 3.230497 ^ gpio_holdover[39] (out) + 3.230497 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3555,13 +3471,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234978 data arrival time + -3.230497 data arrival time --------------------------------------------------------------------------------------------- - 4.515022 slack (MET) + 4.519503 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3570,10 +3486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 1.697627 1.234967 3.234967 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.698059 0.000000 3.234967 ^ gpio_analog_pol[23] (out) - 3.234967 data arrival time + 11 0.382222 1.704327 1.230362 3.230362 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.704482 0.000000 3.230362 ^ gpio_vtrip_sel[37] (out) + 3.230362 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3583,13 +3499,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234967 data arrival time + -3.230362 data arrival time --------------------------------------------------------------------------------------------- - 4.515033 slack (MET) + 4.519638 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3598,10 +3514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 1.703012 1.234869 3.234869 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.703339 0.000000 3.234869 ^ gpio_analog_sel[29] (out) - 3.234869 data arrival time + 11 0.381578 1.699598 1.230333 3.230333 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.699636 0.000000 3.230333 ^ gpio_out[39] (out) + 3.230333 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3611,13 +3527,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234869 data arrival time + -3.230333 data arrival time --------------------------------------------------------------------------------------------- - 4.515131 slack (MET) + 4.519667 slack (MET) Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3626,10 +3542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 1.697321 1.234850 3.234850 ^ gpio_loopback_zero[0] (in) + 11 0.380718 1.697321 1.230064 3.230064 ^ gpio_loopback_zero[0] (in) gpio_loopback_zero[0] (net) - 1.697681 0.000000 3.234850 ^ gpio_slow_sel[0] (out) - 3.234850 data arrival time + 1.697538 0.000000 3.230064 ^ gpio_dm2[0] (out) + 3.230064 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3639,13 +3555,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234850 data arrival time + -3.230064 data arrival time --------------------------------------------------------------------------------------------- - 4.515150 slack (MET) + 4.519936 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3654,10 +3570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 1.699127 1.234841 3.234841 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.699532 0.000000 3.234841 ^ gpio_analog_pol[31] (out) - 3.234841 data arrival time + 11 0.380712 1.697627 1.230022 3.230022 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.697896 0.000000 3.230022 ^ gpio_holdover[23] (out) + 3.230022 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3667,13 +3583,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234841 data arrival time + -3.230022 data arrival time --------------------------------------------------------------------------------------------- - 4.515159 slack (MET) + 4.519979 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3682,10 +3598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 1.697321 1.234782 3.234782 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.697678 0.000000 3.234782 ^ gpio_dm1[0] (out) - 3.234782 data arrival time + 11 0.379185 1.690808 1.229928 3.229928 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.691225 0.000000 3.229928 ^ gpio_analog_pol[14] (out) + 3.229928 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3695,13 +3611,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234782 data arrival time + -3.229928 data arrival time --------------------------------------------------------------------------------------------- - 4.515218 slack (MET) + 4.520072 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3710,10 +3626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 1.704470 1.234751 3.234751 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.704725 0.000000 3.234751 ^ gpio_holdover[22] (out) - 3.234751 data arrival time + 11 0.381578 1.699598 1.229757 3.229757 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.699630 0.000000 3.229757 ^ gpio_vtrip_sel[39] (out) + 3.229757 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3723,13 +3639,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234751 data arrival time + -3.229757 data arrival time --------------------------------------------------------------------------------------------- - 4.515249 slack (MET) + 4.520244 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3738,10 +3654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 1.704130 1.234730 3.234730 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.704403 0.000000 3.234730 ^ gpio_holdover[19] (out) - 3.234730 data arrival time + 11 0.380941 1.696763 1.229600 3.229600 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.696817 0.000000 3.229600 ^ gpio_slow_sel[42] (out) + 3.229600 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3751,13 +3667,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234730 data arrival time + -3.229600 data arrival time --------------------------------------------------------------------------------------------- - 4.515270 slack (MET) + 4.520400 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3766,10 +3682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 1.697321 1.234697 3.234698 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.697675 0.000000 3.234698 ^ gpio_analog_en[0] (out) - 3.234698 data arrival time + 11 0.380941 1.696763 1.229532 3.229532 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.696816 0.000000 3.229532 ^ gpio_dm1[42] (out) + 3.229532 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3779,13 +3695,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234698 data arrival time + -3.229532 data arrival time --------------------------------------------------------------------------------------------- - 4.515303 slack (MET) + 4.520468 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3794,11 +3710,11 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 1.702395 1.234694 3.234694 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.702702 0.000000 3.234694 ^ gpio_analog_sel[20] (out) - 3.234694 data arrival time - + 11 0.381578 1.699598 1.229519 3.229519 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.699627 0.000000 3.229519 ^ gpio_ib_mode_sel[39] (out) + 3.229519 data arrival time + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) -0.250000 9.750000 clock uncertainty @@ -3807,13 +3723,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234694 data arrival time + -3.229519 data arrival time --------------------------------------------------------------------------------------------- - 4.515306 slack (MET) + 4.520481 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3822,10 +3738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 1.694948 1.234678 3.234678 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.695419 0.000000 3.234678 ^ gpio_slow_sel[18] (out) - 3.234678 data arrival time + 11 0.380941 1.696763 1.229480 3.229480 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.696815 0.000000 3.229480 ^ gpio_analog_en[42] (out) + 3.229480 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3835,13 +3751,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234678 data arrival time + -3.229480 data arrival time --------------------------------------------------------------------------------------------- - 4.515322 slack (MET) + 4.520520 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3850,10 +3766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 1.702272 1.234587 3.234587 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.702588 0.000000 3.234587 ^ gpio_analog_sel[27] (out) - 3.234587 data arrival time + 11 0.380941 1.696763 1.229377 3.229377 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.696814 0.000000 3.229377 ^ gpio_dm0[42] (out) + 3.229377 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3863,13 +3779,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234587 data arrival time + -3.229377 data arrival time --------------------------------------------------------------------------------------------- - 4.515413 slack (MET) + 4.520623 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3878,10 +3794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 1.694948 1.234573 3.234573 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.695415 0.000000 3.234573 ^ gpio_dm1[18] (out) - 3.234573 data arrival time + 11 0.380941 1.696763 1.229282 3.229282 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.696813 0.000000 3.229282 ^ gpio_analog_pol[42] (out) + 3.229282 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3891,13 +3807,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234573 data arrival time + -3.229282 data arrival time --------------------------------------------------------------------------------------------- - 4.515427 slack (MET) + 4.520718 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3906,10 +3822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 1.697321 1.234562 3.234562 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.697671 0.000000 3.234562 ^ gpio_analog_pol[0] (out) - 3.234562 data arrival time + 11 0.380128 1.694948 1.229246 3.229246 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.695233 0.000000 3.229246 ^ gpio_analog_sel[18] (out) + 3.229246 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3919,13 +3835,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234562 data arrival time + -3.229246 data arrival time --------------------------------------------------------------------------------------------- - 4.515438 slack (MET) + 4.520754 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3934,10 +3850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 1.697120 1.234532 3.234532 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.697627 0.000000 3.234532 ^ gpio_analog_sel[28] (out) - 3.234532 data arrival time + 11 0.380712 1.697627 1.229205 3.229205 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.697873 0.000000 3.229205 ^ gpio_out[23] (out) + 3.229205 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3947,13 +3863,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234532 data arrival time + -3.229205 data arrival time --------------------------------------------------------------------------------------------- - 4.515468 slack (MET) + 4.520795 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3962,10 +3878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 1.704247 1.234507 3.234507 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.704510 0.000000 3.234507 ^ gpio_holdover[15] (out) - 3.234507 data arrival time + 11 0.380718 1.697321 1.229187 3.229187 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.697515 0.000000 3.229187 ^ gpio_holdover[0] (out) + 3.229187 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3975,13 +3891,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234507 data arrival time + -3.229187 data arrival time --------------------------------------------------------------------------------------------- - 4.515493 slack (MET) + 4.520813 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3990,10 +3906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 1.681224 1.234486 3.234486 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.682172 0.000000 3.234486 ^ gpio_analog_en[13] (out) - 3.234486 data arrival time + 11 0.380941 1.696763 1.228762 3.228762 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.696806 0.000000 3.228762 ^ gpio_analog_sel[42] (out) + 3.228762 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4003,13 +3919,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234486 data arrival time + -3.228762 data arrival time --------------------------------------------------------------------------------------------- - 4.515514 slack (MET) + 4.521238 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4018,10 +3934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 1.697321 1.234480 3.234480 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.697668 0.000000 3.234480 ^ gpio_inp_dis[0] (out) - 3.234480 data arrival time + 11 0.380941 1.696763 1.228620 3.228620 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.696805 0.000000 3.228620 ^ gpio_dm2[42] (out) + 3.228620 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4031,13 +3947,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234480 data arrival time + -3.228620 data arrival time --------------------------------------------------------------------------------------------- - 4.515520 slack (MET) + 4.521380 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4046,10 +3962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 1.681224 1.234364 3.234365 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.682165 0.000000 3.234365 ^ gpio_dm0[13] (out) - 3.234365 data arrival time + 11 0.380128 1.694948 1.228527 3.228527 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.695212 0.000000 3.228527 ^ gpio_dm2[18] (out) + 3.228527 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4059,13 +3975,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234365 data arrival time + -3.228527 data arrival time --------------------------------------------------------------------------------------------- - 4.515635 slack (MET) + 4.521472 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4074,10 +3990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 1.704327 1.234356 3.234355 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.704582 0.000000 3.234355 ^ gpio_holdover[37] (out) - 3.234355 data arrival time + 11 0.379736 1.692686 1.228479 3.228479 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.692905 0.000000 3.228479 ^ gpio_slow_sel[43] (out) + 3.228479 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4087,13 +4003,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234355 data arrival time + -3.228479 data arrival time --------------------------------------------------------------------------------------------- - 4.515645 slack (MET) + 4.521521 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4102,10 +4018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 1.696234 1.234193 3.234193 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.696710 0.000000 3.234193 ^ gpio_analog_pol[33] (out) - 3.234193 data arrival time + 11 0.378530 1.681224 1.228469 3.228469 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.681866 0.000000 3.228469 ^ gpio_analog_sel[13] (out) + 3.228469 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4115,13 +4031,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234193 data arrival time + -3.228469 data arrival time --------------------------------------------------------------------------------------------- - 4.515808 slack (MET) + 4.521531 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4130,10 +4046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 1.703012 1.234117 3.234117 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.703316 0.000000 3.234117 ^ gpio_dm2[29] (out) - 3.234117 data arrival time + 11 0.382522 1.705687 1.228470 3.228471 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.705791 0.000000 3.228471 ^ gpio_vtrip_sel[21] (out) + 3.228471 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4143,13 +4059,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234117 data arrival time + -3.228471 data arrival time --------------------------------------------------------------------------------------------- - 4.515883 slack (MET) + 4.521530 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4158,10 +4074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 1.702395 1.233976 3.233976 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.702680 0.000000 3.233976 ^ gpio_dm2[20] (out) - 3.233976 data arrival time + 11 0.380209 1.694312 1.228453 3.228453 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.694442 0.000000 3.228453 ^ gpio_analog_sel[38] (out) + 3.228453 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4171,13 +4087,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233976 data arrival time + -3.228453 data arrival time --------------------------------------------------------------------------------------------- - 4.516024 slack (MET) + 4.521547 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4186,10 +4102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 1.704470 1.233931 3.233931 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.704702 0.000000 3.233931 ^ gpio_out[22] (out) - 3.233931 data arrival time + 11 0.380941 1.696763 1.228454 3.228454 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.696803 0.000000 3.228454 ^ gpio_holdover[42] (out) + 3.228454 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4199,13 +4115,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233931 data arrival time + -3.228454 data arrival time --------------------------------------------------------------------------------------------- - 4.516069 slack (MET) + 4.521546 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4214,10 +4130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 1.704130 1.233911 3.233912 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.704380 0.000000 3.233912 ^ gpio_out[19] (out) - 3.233912 data arrival time + 11 0.379736 1.692686 1.228412 3.228412 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.692904 0.000000 3.228412 ^ gpio_dm1[43] (out) + 3.228412 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4227,13 +4143,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233912 data arrival time + -3.228412 data arrival time --------------------------------------------------------------------------------------------- - 4.516088 slack (MET) + 4.521589 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4242,10 +4158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 1.702272 1.233837 3.233837 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.702565 0.000000 3.233837 ^ gpio_dm2[27] (out) - 3.233837 data arrival time + 11 0.379736 1.692686 1.228328 3.228328 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.692901 0.000000 3.228328 ^ gpio_analog_en[43] (out) + 3.228328 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4255,13 +4171,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233837 data arrival time + -3.228328 data arrival time --------------------------------------------------------------------------------------------- - 4.516163 slack (MET) + 4.521673 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4270,10 +4186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 1.704247 1.233689 3.233689 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.704487 0.000000 3.233689 ^ gpio_out[15] (out) - 3.233689 data arrival time + 11 0.380718 1.697321 1.228323 3.228323 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.697495 0.000000 3.228323 ^ gpio_out[0] (out) + 3.228323 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4283,13 +4199,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233689 data arrival time + -3.228323 data arrival time --------------------------------------------------------------------------------------------- - 4.516311 slack (MET) + 4.521677 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4298,10 +4214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 1.694948 1.233578 3.233578 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.695378 0.000000 3.233578 ^ gpio_analog_en[18] (out) - 3.233578 data arrival time + 11 0.380941 1.696763 1.228290 3.228290 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.696801 0.000000 3.228290 ^ gpio_out[42] (out) + 3.228290 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4311,13 +4227,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233578 data arrival time + -3.228290 data arrival time --------------------------------------------------------------------------------------------- - 4.516422 slack (MET) + 4.521710 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4326,10 +4242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 1.704327 1.233492 3.233492 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.704558 0.000000 3.233492 ^ gpio_out[37] (out) - 3.233492 data arrival time + 11 0.379736 1.692686 1.228257 3.228257 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.692900 0.000000 3.228257 ^ gpio_dm0[43] (out) + 3.228257 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4339,13 +4255,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233492 data arrival time + -3.228257 data arrival time --------------------------------------------------------------------------------------------- - 4.516507 slack (MET) + 4.521743 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4354,10 +4270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 1.703012 1.233240 3.233240 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.703289 0.000000 3.233240 ^ gpio_holdover[29] (out) - 3.233240 data arrival time + 11 0.379736 1.692686 1.228163 3.228163 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.692897 0.000000 3.228163 ^ gpio_analog_pol[43] (out) + 3.228163 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4367,13 +4283,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233240 data arrival time + -3.228163 data arrival time --------------------------------------------------------------------------------------------- - 4.516759 slack (MET) + 4.521837 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4382,10 +4298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 1.694948 1.233221 3.233221 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.695365 0.000000 3.233221 ^ gpio_dm0[18] (out) - 3.233221 data arrival time + 11 0.382203 1.704247 1.227752 3.227752 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.704352 0.000000 3.227752 ^ gpio_vtrip_sel[15] (out) + 3.227752 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4395,13 +4311,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233221 data arrival time + -3.227752 data arrival time --------------------------------------------------------------------------------------------- - 4.516779 slack (MET) + 4.522248 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4410,10 +4326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 1.702395 1.233140 3.233140 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.702656 0.000000 3.233140 ^ gpio_holdover[20] (out) - 3.233140 data arrival time + 11 0.380941 1.696763 1.227715 3.227715 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.696795 0.000000 3.227715 ^ gpio_vtrip_sel[42] (out) + 3.227715 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4423,13 +4339,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233140 data arrival time + -3.227715 data arrival time --------------------------------------------------------------------------------------------- - 4.516860 slack (MET) + 4.522285 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4438,10 +4354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 1.692094 1.233139 3.233139 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.692600 0.000000 3.233139 ^ gpio_slow_sel[17] (out) - 3.233139 data arrival time + 11 0.380128 1.694948 1.227691 3.227691 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.695189 0.000000 3.227691 ^ gpio_holdover[18] (out) + 3.227691 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4451,13 +4367,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233139 data arrival time + -3.227691 data arrival time --------------------------------------------------------------------------------------------- - 4.516861 slack (MET) + 4.522309 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4466,10 +4382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 1.692094 1.233077 3.233078 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.692597 0.000000 3.233078 ^ gpio_dm1[17] (out) - 3.233078 data arrival time + 11 0.381380 1.700620 1.227659 3.227659 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.700778 0.000000 3.227659 ^ gpio_vtrip_sel[36] (out) + 3.227659 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4479,13 +4395,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233078 data arrival time + -3.227659 data arrival time --------------------------------------------------------------------------------------------- - 4.516922 slack (MET) + 4.522341 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4494,10 +4410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 1.699222 1.233061 3.233061 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.699653 0.000000 3.233061 ^ gpio_dm2[30] (out) - 3.233061 data arrival time + 11 0.379736 1.692686 1.227645 3.227645 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.692884 0.000000 3.227645 ^ gpio_analog_sel[43] (out) + 3.227645 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4507,13 +4423,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233061 data arrival time + -3.227645 data arrival time --------------------------------------------------------------------------------------------- - 4.516939 slack (MET) + 4.522355 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4522,10 +4438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 1.704459 1.233065 3.233065 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.704698 0.000000 3.233065 ^ gpio_out[26] (out) - 3.233065 data arrival time + 11 0.382266 1.704470 1.227633 3.227633 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.704564 0.000000 3.227633 ^ gpio_vtrip_sel[22] (out) + 3.227633 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4535,13 +4451,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233065 data arrival time + -3.227633 data arrival time --------------------------------------------------------------------------------------------- - 4.516934 slack (MET) + 4.522367 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4550,10 +4466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 1.681224 1.233012 3.233012 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.682089 0.000000 3.233012 ^ gpio_analog_pol[13] (out) - 3.233012 data arrival time + 11 0.380209 1.694312 1.227536 3.227536 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.694424 0.000000 3.227536 ^ gpio_dm2[38] (out) + 3.227536 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4563,13 +4479,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233012 data arrival time + -3.227536 data arrival time --------------------------------------------------------------------------------------------- - 4.516988 slack (MET) + 4.522463 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4578,10 +4494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 1.690808 1.233016 3.233016 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.691345 0.000000 3.233016 ^ gpio_slow_sel[14] (out) - 3.233016 data arrival time + 11 0.379736 1.692686 1.227503 3.227503 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.692881 0.000000 3.227503 ^ gpio_dm2[43] (out) + 3.227503 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4591,13 +4507,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233016 data arrival time + -3.227503 data arrival time --------------------------------------------------------------------------------------------- - 4.516984 slack (MET) + 4.522497 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4606,10 +4522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 1.702272 1.232964 3.232964 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.702539 0.000000 3.232964 ^ gpio_holdover[27] (out) - 3.232964 data arrival time + 11 0.382177 1.704130 1.227498 3.227498 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.704234 0.000000 3.227498 ^ gpio_vtrip_sel[19] (out) + 3.227498 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4619,13 +4535,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232964 data arrival time + -3.227498 data arrival time --------------------------------------------------------------------------------------------- - 4.517036 slack (MET) + 4.522502 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4634,10 +4550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 1.700154 1.232936 3.232936 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.700462 0.000000 3.232936 ^ gpio_analog_sel[36] (out) - 3.232936 data arrival time + 11 0.380941 1.696763 1.227478 3.227478 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.696793 0.000000 3.227478 ^ gpio_ib_mode_sel[42] (out) + 3.227478 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4647,13 +4563,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232936 data arrival time + -3.227478 data arrival time --------------------------------------------------------------------------------------------- - 4.517064 slack (MET) + 4.522521 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4662,10 +4578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 1.694948 1.232823 3.232823 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.695350 0.000000 3.232823 ^ gpio_analog_pol[18] (out) - 3.232823 data arrival time + 11 0.379736 1.692686 1.227338 3.227338 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.692876 0.000000 3.227338 ^ gpio_holdover[43] (out) + 3.227338 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4675,13 +4591,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232823 data arrival time + -3.227338 data arrival time --------------------------------------------------------------------------------------------- - 4.517177 slack (MET) + 4.522662 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4690,10 +4606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.383147 1.707764 1.232701 3.232701 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.707840 0.000000 3.232701 ^ gpio_ib_mode_sel[35] (out) - 3.232701 data arrival time + 11 0.379476 1.692094 1.227275 3.227275 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.692392 0.000000 3.227275 ^ gpio_analog_sel[17] (out) + 3.227275 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4703,13 +4619,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232701 data arrival time + -3.227275 data arrival time --------------------------------------------------------------------------------------------- - 4.517300 slack (MET) + 4.522726 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4718,10 +4634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 1.690808 1.232669 3.232669 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.691331 0.000000 3.232669 ^ gpio_dm1[14] (out) - 3.232669 data arrival time + 11 0.382522 1.705687 1.227272 3.227272 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.705771 0.000000 3.227272 ^ gpio_ib_mode_sel[21] (out) + 3.227272 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4731,13 +4647,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232669 data arrival time + -3.227272 data arrival time --------------------------------------------------------------------------------------------- - 4.517332 slack (MET) + 4.522727 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4746,10 +4662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 1.699407 1.232639 3.232639 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.699715 0.000000 3.232639 ^ gpio_analog_sel[34] (out) - 3.232639 data arrival time + 11 0.379736 1.692686 1.227174 3.227174 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.692872 0.000000 3.227174 ^ gpio_out[43] (out) + 3.227174 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4759,13 +4675,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232639 data arrival time + -3.227174 data arrival time --------------------------------------------------------------------------------------------- - 4.517361 slack (MET) + 4.522826 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4774,10 +4690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 1.691453 1.232498 3.232498 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.691957 0.000000 3.232498 ^ gpio_slow_sel[16] (out) - 3.232498 data arrival time + 11 0.380128 1.694948 1.227008 3.227008 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.695170 0.000000 3.227008 ^ gpio_out[18] (out) + 3.227008 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4787,13 +4703,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232498 data arrival time + -3.227008 data arrival time --------------------------------------------------------------------------------------------- - 4.517502 slack (MET) + 4.522992 slack (MET) Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4802,10 +4718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 1.691453 1.232410 3.232410 ^ gpio_loopback_zero[16] (in) + 11 0.379326 1.691453 1.226810 3.226810 ^ gpio_loopback_zero[16] (in) gpio_loopback_zero[16] (net) - 1.691954 0.000000 3.232410 ^ gpio_dm1[16] (out) - 3.232410 data arrival time + 1.691756 0.000000 3.226810 ^ gpio_analog_sel[16] (out) + 3.226810 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4815,13 +4731,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232410 data arrival time + -3.226810 data arrival time --------------------------------------------------------------------------------------------- - 4.517590 slack (MET) + 4.523190 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4830,10 +4746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 1.703012 1.232378 3.232378 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.703265 0.000000 3.232378 ^ gpio_out[29] (out) - 3.232378 data arrival time + 11 0.382266 1.704470 1.226600 3.226599 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.704547 0.000000 3.226599 ^ gpio_ib_mode_sel[22] (out) + 3.226599 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4843,13 +4759,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232378 data arrival time + -3.226599 data arrival time --------------------------------------------------------------------------------------------- - 4.517622 slack (MET) + 4.523400 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4858,10 +4774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 1.702395 1.232322 3.232322 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.702633 0.000000 3.232322 ^ gpio_out[20] (out) - 3.232322 data arrival time + 11 0.379476 1.692094 1.226558 3.226558 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.692371 0.000000 3.226558 ^ gpio_dm2[17] (out) + 3.226558 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4871,13 +4787,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232322 data arrival time + -3.226558 data arrival time --------------------------------------------------------------------------------------------- - 4.517678 slack (MET) + 4.523442 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4886,10 +4802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 1.697321 1.232270 3.232270 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.697599 0.000000 3.232270 ^ gpio_analog_sel[0] (out) - 3.232270 data arrival time + 11 0.382203 1.704247 1.226557 3.226557 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.704332 0.000000 3.226557 ^ gpio_ib_mode_sel[15] (out) + 3.226557 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4899,13 +4815,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232270 data arrival time + -3.226557 data arrival time --------------------------------------------------------------------------------------------- - 4.517730 slack (MET) + 4.523443 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4914,10 +4830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 1.690808 1.232216 3.232215 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.691312 0.000000 3.232215 ^ gpio_analog_en[14] (out) - 3.232215 data arrival time + 11 0.381787 1.702395 1.226486 3.226486 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.702501 0.000000 3.226486 ^ gpio_vtrip_sel[20] (out) + 3.226486 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4927,13 +4843,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232215 data arrival time + -3.226486 data arrival time --------------------------------------------------------------------------------------------- - 4.517785 slack (MET) + 4.523514 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4942,10 +4858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 1.700154 1.232186 3.232186 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.700439 0.000000 3.232186 ^ gpio_dm2[36] (out) - 3.232186 data arrival time + 11 0.382177 1.704130 1.226302 3.226302 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.704213 0.000000 3.226302 ^ gpio_ib_mode_sel[19] (out) + 3.226302 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4955,13 +4871,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232186 data arrival time + -3.226302 data arrival time --------------------------------------------------------------------------------------------- - 4.517814 slack (MET) + 4.523697 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4970,10 +4886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 1.695902 1.232171 3.232171 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.696395 0.000000 3.232171 ^ gpio_analog_sel[24] (out) - 3.232171 data arrival time + 11 0.380209 1.694312 1.226160 3.226160 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.694400 0.000000 3.226160 ^ gpio_holdover[38] (out) + 3.226160 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4983,13 +4899,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232171 data arrival time + -3.226160 data arrival time --------------------------------------------------------------------------------------------- - 4.517829 slack (MET) + 4.523840 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4998,10 +4914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 1.702272 1.232104 3.232104 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.702515 0.000000 3.232104 ^ gpio_out[27] (out) - 3.232104 data arrival time + 11 0.379326 1.691453 1.226092 3.226092 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.691734 0.000000 3.226092 ^ gpio_dm2[16] (out) + 3.226092 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5011,13 +4927,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232104 data arrival time + -3.226092 data arrival time --------------------------------------------------------------------------------------------- - 4.517896 slack (MET) + 4.523909 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5026,10 +4942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 1.704355 1.232060 3.232060 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.704568 0.000000 3.232060 ^ gpio_out[32] (out) - 3.232060 data arrival time + 11 0.379476 1.692094 1.225723 3.225723 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.692347 0.000000 3.225723 ^ gpio_holdover[17] (out) + 3.225723 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5039,13 +4955,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232060 data arrival time + -3.225723 data arrival time --------------------------------------------------------------------------------------------- - 4.517940 slack (MET) + 4.524277 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5054,10 +4970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 1.699127 1.231993 3.231993 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.699437 0.000000 3.231993 ^ gpio_analog_sel[31] (out) - 3.231993 data arrival time + 11 0.382222 1.704327 1.225581 3.225581 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.704395 0.000000 3.225581 ^ gpio_ib_mode_sel[37] (out) + 3.225581 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5067,13 +4983,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231993 data arrival time + -3.225581 data arrival time --------------------------------------------------------------------------------------------- - 4.518006 slack (MET) + 4.524419 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5082,10 +4998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 1.692094 1.231948 3.231948 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.692553 0.000000 3.231948 ^ gpio_analog_en[17] (out) - 3.231948 data arrival time + 11 0.381787 1.702395 1.225291 3.225291 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.702481 0.000000 3.225291 ^ gpio_ib_mode_sel[20] (out) + 3.225291 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5095,13 +5011,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231948 data arrival time + -3.225291 data arrival time --------------------------------------------------------------------------------------------- - 4.518052 slack (MET) + 4.524709 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5110,10 +5026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 1.699407 1.231888 3.231888 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.699692 0.000000 3.231888 ^ gpio_dm2[34] (out) - 3.231888 data arrival time + 11 0.379326 1.691453 1.225256 3.225256 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.691710 0.000000 3.225256 ^ gpio_holdover[16] (out) + 3.225256 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5123,13 +5039,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231888 data arrival time + -3.225256 data arrival time --------------------------------------------------------------------------------------------- - 4.518111 slack (MET) + 4.524744 slack (MET) Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5138,10 +5054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 1.690808 1.231843 3.231843 ^ gpio_loopback_zero[14] (in) + 11 0.379185 1.690808 1.225112 3.225112 ^ gpio_loopback_zero[14] (in) gpio_loopback_zero[14] (net) - 1.691298 0.000000 3.231843 ^ gpio_dm0[14] (out) - 3.231843 data arrival time + 1.691068 0.000000 3.225112 ^ gpio_analog_sel[14] (out) + 3.225112 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5151,13 +5067,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231843 data arrival time + -3.225112 data arrival time --------------------------------------------------------------------------------------------- - 4.518157 slack (MET) + 4.524888 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5166,10 +5082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 1.699598 1.231637 3.231637 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.699651 0.000000 3.231637 ^ gpio_slow_sel[39] (out) - 3.231637 data arrival time + 11 0.379476 1.692094 1.224906 3.224906 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.692324 0.000000 3.224906 ^ gpio_out[17] (out) + 3.224906 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5179,13 +5095,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231637 data arrival time + -3.224906 data arrival time --------------------------------------------------------------------------------------------- - 4.518363 slack (MET) + 4.525094 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5194,10 +5110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 1.692094 1.231591 3.231591 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.692540 0.000000 3.231591 ^ gpio_dm0[17] (out) - 3.231591 data arrival time + 11 0.378530 1.681224 1.224767 3.224767 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.681710 0.000000 3.224767 ^ gpio_dm2[13] (out) + 3.224767 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5207,13 +5123,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231591 data arrival time + -3.224767 data arrival time --------------------------------------------------------------------------------------------- - 4.518409 slack (MET) + 4.525233 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5222,10 +5138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 1.699598 1.231569 3.231569 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.699650 0.000000 3.231569 ^ gpio_dm1[39] (out) - 3.231569 data arrival time + 11 0.380209 1.694312 1.224726 3.224726 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.694378 0.000000 3.224726 ^ gpio_out[38] (out) + 3.224726 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5235,13 +5151,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231569 data arrival time + -3.224726 data arrival time --------------------------------------------------------------------------------------------- - 4.518431 slack (MET) + 4.525274 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5250,10 +5166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 1.697627 1.231537 3.231536 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.697942 0.000000 3.231536 ^ gpio_analog_sel[23] (out) - 3.231536 data arrival time + 11 0.379326 1.691453 1.224438 3.224438 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.691687 0.000000 3.224438 ^ gpio_out[16] (out) + 3.224438 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5263,13 +5179,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231536 data arrival time + -3.224438 data arrival time --------------------------------------------------------------------------------------------- - 4.518464 slack (MET) + 4.525562 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5278,10 +5194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 1.699598 1.231493 3.231493 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.699649 0.000000 3.231493 ^ gpio_analog_en[39] (out) - 3.231493 data arrival time + 11 0.379185 1.690808 1.224361 3.224361 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.691047 0.000000 3.224361 ^ gpio_dm2[14] (out) + 3.224361 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5291,13 +5207,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231493 data arrival time + -3.224361 data arrival time --------------------------------------------------------------------------------------------- - 4.518507 slack (MET) + 4.525639 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5306,10 +5222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 1.699598 1.231422 3.231422 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.699648 0.000000 3.231422 ^ gpio_dm0[39] (out) - 3.231422 data arrival time + 11 0.379256 1.689254 1.224118 3.224118 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.689304 0.000000 3.224118 ^ gpio_slow_sel[41] (out) + 3.224118 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5319,13 +5235,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231422 data arrival time + -3.224118 data arrival time --------------------------------------------------------------------------------------------- - 4.518578 slack (MET) + 4.525882 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5334,234 +5250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 1.691453 1.231417 3.231417 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.691915 0.000000 3.231417 ^ gpio_analog_en[16] (out) - 3.231417 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.231417 data arrival time ---------------------------------------------------------------------------------------------- - 4.518583 slack (MET) - - -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381578 1.699598 1.231328 3.231328 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.699647 0.000000 3.231328 ^ gpio_analog_pol[39] (out) - 3.231328 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.231328 data arrival time ---------------------------------------------------------------------------------------------- - 4.518672 slack (MET) - - -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381278 1.700154 1.231313 3.231313 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.700413 0.000000 3.231313 ^ gpio_holdover[36] (out) - 3.231313 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.231313 data arrival time ---------------------------------------------------------------------------------------------- - 4.518687 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381498 1.693744 1.231252 3.231251 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.694460 0.000000 3.231251 ^ gpio_vtrip_sel[25] (out) - 3.231251 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.231251 data arrival time ---------------------------------------------------------------------------------------------- - 4.518748 slack (MET) - - -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381034 1.699127 1.231243 3.231243 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.699414 0.000000 3.231243 ^ gpio_dm2[31] (out) - 3.231243 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.231243 data arrival time ---------------------------------------------------------------------------------------------- - 4.518757 slack (MET) - - -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379476 1.692094 1.231115 3.231116 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.692522 0.000000 3.231116 ^ gpio_analog_pol[17] (out) - 3.231116 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.231116 data arrival time ---------------------------------------------------------------------------------------------- - 4.518885 slack (MET) - - -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379326 1.691453 1.231060 3.231061 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.691902 0.000000 3.231061 ^ gpio_dm0[16] (out) - 3.231061 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.231061 data arrival time ---------------------------------------------------------------------------------------------- - 4.518939 slack (MET) - - -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381117 1.699407 1.231015 3.231015 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.699667 0.000000 3.231015 ^ gpio_holdover[34] (out) - 3.231015 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.231015 data arrival time ---------------------------------------------------------------------------------------------- - 4.518985 slack (MET) - - -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380209 1.694312 1.231018 3.231019 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.694498 0.000000 3.231019 ^ gpio_slow_sel[38] (out) - 3.231019 data arrival time + 11 0.379256 1.689254 1.224050 3.224051 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.689303 0.000000 3.224051 ^ gpio_dm1[41] (out) + 3.224051 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5571,13 +5263,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231019 data arrival time + -3.224051 data arrival time --------------------------------------------------------------------------------------------- - 4.518982 slack (MET) + 4.525949 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5586,10 +5278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 1.694312 1.230951 3.230951 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.694497 0.000000 3.230951 ^ gpio_dm1[38] (out) - 3.230951 data arrival time + 11 0.379256 1.689254 1.223966 3.223966 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.689302 0.000000 3.223966 ^ gpio_analog_en[41] (out) + 3.223966 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5599,13 +5291,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230951 data arrival time + -3.223966 data arrival time --------------------------------------------------------------------------------------------- - 4.519049 slack (MET) + 4.526034 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5614,10 +5306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 1.694312 1.230867 3.230867 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.694495 0.000000 3.230867 ^ gpio_analog_en[38] (out) - 3.230867 data arrival time + 11 0.379256 1.689254 1.223895 3.223896 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.689301 0.000000 3.223896 ^ gpio_dm0[41] (out) + 3.223896 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5627,13 +5319,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230867 data arrival time + -3.223896 data arrival time --------------------------------------------------------------------------------------------- - 4.519133 slack (MET) + 4.526104 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5642,10 +5334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 1.697627 1.230857 3.230857 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.697921 0.000000 3.230857 ^ gpio_dm2[23] (out) - 3.230857 data arrival time + 11 0.379256 1.689254 1.223802 3.223802 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.689300 0.000000 3.223802 ^ gpio_analog_pol[41] (out) + 3.223802 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5655,13 +5347,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230857 data arrival time + -3.223802 data arrival time --------------------------------------------------------------------------------------------- - 4.519143 slack (MET) + 4.526198 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5670,10 +5362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 1.699598 1.230806 3.230806 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.699641 0.000000 3.230806 ^ gpio_analog_sel[39] (out) - 3.230806 data arrival time + 11 0.379153 1.688797 1.223787 3.223787 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.688847 0.000000 3.223787 ^ gpio_slow_sel[40] (out) + 3.223787 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5683,13 +5375,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230806 data arrival time + -3.223787 data arrival time --------------------------------------------------------------------------------------------- - 4.519194 slack (MET) + 4.526213 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5698,10 +5390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 1.694312 1.230796 3.230796 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.694493 0.000000 3.230796 ^ gpio_dm0[38] (out) - 3.230796 data arrival time + 11 0.379736 1.692686 1.223739 3.223739 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.692799 0.000000 3.223739 ^ gpio_vtrip_sel[43] (out) + 3.223739 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5711,13 +5403,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230796 data arrival time + -3.223739 data arrival time --------------------------------------------------------------------------------------------- - 4.519204 slack (MET) + 4.526261 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5726,10 +5418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 1.694312 1.230703 3.230702 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.694491 0.000000 3.230702 ^ gpio_analog_pol[38] (out) - 3.230702 data arrival time + 11 0.379153 1.688797 1.223719 3.223719 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.688846 0.000000 3.223719 ^ gpio_dm1[40] (out) + 3.223719 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5739,13 +5431,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230702 data arrival time + -3.223719 data arrival time --------------------------------------------------------------------------------------------- - 4.519298 slack (MET) + 4.526281 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5754,10 +5446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 1.699598 1.230664 3.230664 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.699639 0.000000 3.230664 ^ gpio_dm2[39] (out) - 3.230664 data arrival time + 11 0.379153 1.688797 1.223635 3.223635 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.688845 0.000000 3.223635 ^ gpio_analog_en[40] (out) + 3.223635 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5767,13 +5459,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230664 data arrival time + -3.223635 data arrival time --------------------------------------------------------------------------------------------- - 4.519336 slack (MET) + 4.526365 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5781,11 +5473,11 @@ Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379326 1.691453 1.230586 3.230586 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.691884 0.000000 3.230586 ^ gpio_analog_pol[16] (out) - 3.230586 data arrival time + 2.000000 2.000000 ^ input external delay + 11 0.379153 1.688797 1.223564 3.223564 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.688844 0.000000 3.223564 ^ gpio_dm0[40] (out) + 3.223564 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5795,13 +5487,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230586 data arrival time + -3.223564 data arrival time --------------------------------------------------------------------------------------------- - 4.519414 slack (MET) + 4.526435 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5810,10 +5502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 1.699598 1.230497 3.230497 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.699638 0.000000 3.230497 ^ gpio_holdover[39] (out) - 3.230497 data arrival time + 11 0.379185 1.690808 1.223487 3.223487 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.691024 0.000000 3.223487 ^ gpio_holdover[14] (out) + 3.223487 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5823,13 +5515,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230497 data arrival time + -3.223487 data arrival time --------------------------------------------------------------------------------------------- - 4.519503 slack (MET) + 4.526513 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5838,10 +5530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 1.700154 1.230454 3.230453 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.700390 0.000000 3.230453 ^ gpio_out[36] (out) - 3.230453 data arrival time + 11 0.379153 1.688797 1.223470 3.223470 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.688843 0.000000 3.223470 ^ gpio_analog_pol[40] (out) + 3.223470 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5851,13 +5543,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230453 data arrival time + -3.223470 data arrival time --------------------------------------------------------------------------------------------- - 4.519547 slack (MET) + 4.526529 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5866,10 +5558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 1.699127 1.230369 3.230369 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.699388 0.000000 3.230369 ^ gpio_holdover[31] (out) - 3.230369 data arrival time + 11 0.381380 1.700620 1.223319 3.223319 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.700697 0.000000 3.223319 ^ gpio_ib_mode_sel[36] (out) + 3.223319 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5879,13 +5571,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230369 data arrival time + -3.223319 data arrival time --------------------------------------------------------------------------------------------- - 4.519630 slack (MET) + 4.526680 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5894,10 +5586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 1.704327 1.230362 3.230362 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.704482 0.000000 3.230362 ^ gpio_vtrip_sel[37] (out) - 3.230362 data arrival time + 11 0.379256 1.689254 1.223283 3.223283 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.689294 0.000000 3.223283 ^ gpio_analog_sel[41] (out) + 3.223283 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5907,13 +5599,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230362 data arrival time + -3.223283 data arrival time --------------------------------------------------------------------------------------------- - 4.519638 slack (MET) + 4.526717 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5922,10 +5614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 1.699598 1.230333 3.230333 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.699636 0.000000 3.230333 ^ gpio_out[39] (out) - 3.230333 data arrival time + 11 0.379256 1.689254 1.223140 3.223140 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.689292 0.000000 3.223140 ^ gpio_dm2[41] (out) + 3.223140 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5935,13 +5627,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230333 data arrival time + -3.223140 data arrival time --------------------------------------------------------------------------------------------- - 4.519667 slack (MET) + 4.526859 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5950,10 +5642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 1.699407 1.230154 3.230154 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.699643 0.000000 3.230154 ^ gpio_out[34] (out) - 3.230154 data arrival time + 11 0.379256 1.689254 1.222975 3.222975 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.689291 0.000000 3.222975 ^ gpio_holdover[41] (out) + 3.222975 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5963,13 +5655,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230154 data arrival time + -3.222975 data arrival time --------------------------------------------------------------------------------------------- - 4.519846 slack (MET) + 4.527025 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5978,10 +5670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 1.697321 1.230064 3.230064 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.697538 0.000000 3.230064 ^ gpio_dm2[0] (out) - 3.230064 data arrival time + 11 0.379153 1.688797 1.222951 3.222951 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.688837 0.000000 3.222951 ^ gpio_analog_sel[40] (out) + 3.222951 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5991,13 +5683,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230064 data arrival time + -3.222951 data arrival time --------------------------------------------------------------------------------------------- - 4.519936 slack (MET) + 4.527049 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6006,10 +5698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 1.697627 1.230022 3.230022 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.697896 0.000000 3.230022 ^ gpio_holdover[23] (out) - 3.230022 data arrival time + 11 0.379153 1.688797 1.222809 3.222810 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.688835 0.000000 3.222810 ^ gpio_dm2[40] (out) + 3.222810 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6019,13 +5711,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230022 data arrival time + -3.222810 data arrival time --------------------------------------------------------------------------------------------- - 4.519979 slack (MET) + 4.527190 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6034,10 +5726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 1.704459 1.229933 3.229933 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.704620 0.000000 3.229933 ^ gpio_vtrip_sel[26] (out) - 3.229933 data arrival time + 11 0.379256 1.689254 1.222812 3.222812 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.689289 0.000000 3.222812 ^ gpio_out[41] (out) + 3.222812 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6047,13 +5739,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229933 data arrival time + -3.222812 data arrival time --------------------------------------------------------------------------------------------- - 4.520067 slack (MET) + 4.527188 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6062,10 +5754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 1.690808 1.229928 3.229928 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.691225 0.000000 3.229928 ^ gpio_analog_pol[14] (out) - 3.229928 data arrival time + 11 0.379153 1.688797 1.222644 3.222644 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.688833 0.000000 3.222644 ^ gpio_holdover[40] (out) + 3.222644 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6075,13 +5767,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229928 data arrival time + -3.222644 data arrival time --------------------------------------------------------------------------------------------- - 4.520072 slack (MET) + 4.527356 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6090,10 +5782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 1.699598 1.229757 3.229757 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.699630 0.000000 3.229757 ^ gpio_vtrip_sel[39] (out) - 3.229757 data arrival time + 11 0.379185 1.690808 1.222627 3.222627 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.691002 0.000000 3.222627 ^ gpio_out[14] (out) + 3.222627 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6103,13 +5795,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229757 data arrival time + -3.222627 data arrival time --------------------------------------------------------------------------------------------- - 4.520244 slack (MET) + 4.527373 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6118,10 +5810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 1.696763 1.229600 3.229600 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.696817 0.000000 3.229600 ^ gpio_slow_sel[42] (out) - 3.229600 data arrival time + 11 0.380712 1.697627 1.222552 3.222552 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.697723 0.000000 3.222552 ^ gpio_vtrip_sel[23] (out) + 3.222552 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6131,13 +5823,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229600 data arrival time + -3.222552 data arrival time --------------------------------------------------------------------------------------------- - 4.520400 slack (MET) + 4.527448 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6146,10 +5838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 1.696763 1.229532 3.229532 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.696816 0.000000 3.229532 ^ gpio_dm1[42] (out) - 3.229532 data arrival time + 11 0.379153 1.688797 1.222480 3.222480 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.688832 0.000000 3.222480 ^ gpio_out[40] (out) + 3.222480 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6159,13 +5851,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229532 data arrival time + -3.222480 data arrival time --------------------------------------------------------------------------------------------- - 4.520468 slack (MET) + 4.527520 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6174,10 +5866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381578 1.699598 1.229519 3.229519 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.699627 0.000000 3.229519 ^ gpio_ib_mode_sel[39] (out) - 3.229519 data arrival time + 11 0.380718 1.697321 1.222323 3.222323 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.697384 0.000000 3.222323 ^ gpio_vtrip_sel[0] (out) + 3.222323 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6187,13 +5879,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229519 data arrival time + -3.222323 data arrival time --------------------------------------------------------------------------------------------- - 4.520481 slack (MET) + 4.527677 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6202,10 +5894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 1.699127 1.229509 3.229509 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.699364 0.000000 3.229509 ^ gpio_out[31] (out) - 3.229509 data arrival time + 11 0.379256 1.689254 1.222239 3.222239 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.689283 0.000000 3.222239 ^ gpio_vtrip_sel[41] (out) + 3.222239 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6215,13 +5907,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229509 data arrival time + -3.222239 data arrival time --------------------------------------------------------------------------------------------- - 4.520491 slack (MET) + 4.527761 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6230,10 +5922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 1.696763 1.229480 3.229480 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.696815 0.000000 3.229480 ^ gpio_analog_en[42] (out) - 3.229480 data arrival time + 11 0.378530 1.681224 1.222167 3.222167 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.681613 0.000000 3.222167 ^ gpio_holdover[13] (out) + 3.222167 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6243,13 +5935,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229480 data arrival time + -3.222167 data arrival time --------------------------------------------------------------------------------------------- - 4.520520 slack (MET) + 4.527833 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6258,10 +5950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 1.696763 1.229377 3.229377 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.696814 0.000000 3.229377 ^ gpio_dm0[42] (out) - 3.229377 data arrival time + 11 0.379256 1.689254 1.222003 3.222003 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.689281 0.000000 3.222003 ^ gpio_ib_mode_sel[41] (out) + 3.222003 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6271,13 +5963,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229377 data arrival time + -3.222003 data arrival time --------------------------------------------------------------------------------------------- - 4.520623 slack (MET) + 4.527997 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6286,10 +5978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 1.696234 1.229369 3.229369 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.696541 0.000000 3.229369 ^ gpio_analog_sel[33] (out) - 3.229369 data arrival time + 11 0.379153 1.688797 1.221907 3.221908 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.688826 0.000000 3.221908 ^ gpio_vtrip_sel[40] (out) + 3.221908 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6299,13 +5991,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229369 data arrival time + -3.221908 data arrival time --------------------------------------------------------------------------------------------- - 4.520631 slack (MET) + 4.528093 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6314,10 +6006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 1.696763 1.229282 3.229282 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.696813 0.000000 3.229282 ^ gpio_analog_pol[42] (out) - 3.229282 data arrival time + 11 0.380718 1.697321 1.221882 3.221882 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.697378 0.000000 3.221882 ^ gpio_ib_mode_sel[0] (out) + 3.221882 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6327,13 +6019,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229282 data arrival time + -3.221882 data arrival time --------------------------------------------------------------------------------------------- - 4.520718 slack (MET) + 4.528118 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6342,10 +6034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 1.694948 1.229246 3.229246 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.695233 0.000000 3.229246 ^ gpio_analog_sel[18] (out) - 3.229246 data arrival time + 11 0.379736 1.692686 1.221778 3.221778 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.692765 0.000000 3.221778 ^ gpio_ib_mode_sel[43] (out) + 3.221778 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6355,13 +6047,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229246 data arrival time + -3.221778 data arrival time --------------------------------------------------------------------------------------------- - 4.520754 slack (MET) + 4.528222 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6370,10 +6062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 1.703012 1.229245 3.229245 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.703185 0.000000 3.229245 ^ gpio_vtrip_sel[29] (out) - 3.229245 data arrival time + 11 0.379153 1.688797 1.221672 3.221672 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.688824 0.000000 3.221672 ^ gpio_ib_mode_sel[40] (out) + 3.221672 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6383,13 +6075,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229245 data arrival time + -3.221672 data arrival time --------------------------------------------------------------------------------------------- - 4.520754 slack (MET) + 4.528328 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6398,10 +6090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 1.697627 1.229205 3.229205 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.697873 0.000000 3.229205 ^ gpio_out[23] (out) - 3.229205 data arrival time + 11 0.380209 1.694312 1.221591 3.221591 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.694341 0.000000 3.221591 ^ gpio_vtrip_sel[38] (out) + 3.221591 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6411,13 +6103,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229205 data arrival time + -3.221591 data arrival time --------------------------------------------------------------------------------------------- - 4.520795 slack (MET) + 4.528409 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6426,10 +6118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 1.697321 1.229187 3.229187 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.697515 0.000000 3.229187 ^ gpio_holdover[0] (out) - 3.229187 data arrival time + 11 0.380712 1.697627 1.221358 3.221358 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.697704 0.000000 3.221358 ^ gpio_ib_mode_sel[23] (out) + 3.221358 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6439,13 +6131,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229187 data arrival time + -3.221358 data arrival time --------------------------------------------------------------------------------------------- - 4.520813 slack (MET) + 4.528642 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6454,10 +6146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 1.704355 1.229107 3.229107 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.704499 0.000000 3.229107 ^ gpio_vtrip_sel[32] (out) - 3.229107 data arrival time + 11 0.380209 1.694312 1.221354 3.221354 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.694338 0.000000 3.221354 ^ gpio_ib_mode_sel[38] (out) + 3.221354 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6467,13 +6159,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229107 data arrival time + -3.221354 data arrival time --------------------------------------------------------------------------------------------- - 4.520893 slack (MET) + 4.528646 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6482,10 +6174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382226 1.704459 1.229009 3.229009 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.704600 0.000000 3.229009 ^ gpio_ib_mode_sel[26] (out) - 3.229009 data arrival time + 11 0.378530 1.681224 1.221307 3.221307 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.681583 0.000000 3.221307 ^ gpio_out[13] (out) + 3.221307 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6495,13 +6187,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229009 data arrival time + -3.221307 data arrival time --------------------------------------------------------------------------------------------- - 4.520991 slack (MET) + 4.528693 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6510,10 +6202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 1.702272 1.228985 3.228985 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.702437 0.000000 3.228985 ^ gpio_vtrip_sel[27] (out) - 3.228985 data arrival time + 11 0.380128 1.694948 1.221074 3.221073 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.695041 0.000000 3.221073 ^ gpio_vtrip_sel[18] (out) + 3.221073 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6523,13 +6215,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228985 data arrival time + -3.221073 data arrival time --------------------------------------------------------------------------------------------- - 4.521015 slack (MET) + 4.528927 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6538,10 +6230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 1.696763 1.228762 3.228762 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.696806 0.000000 3.228762 ^ gpio_analog_sel[42] (out) - 3.228762 data arrival time + 11 0.380128 1.694948 1.219878 3.219877 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.695022 0.000000 3.219877 ^ gpio_ib_mode_sel[18] (out) + 3.219877 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6551,13 +6243,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228762 data arrival time + -3.219877 data arrival time --------------------------------------------------------------------------------------------- - 4.521238 slack (MET) + 4.530122 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6566,10 +6258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 1.699222 1.228750 3.228750 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.699509 0.000000 3.228750 ^ gpio_holdover[30] (out) - 3.228750 data arrival time + 11 0.379185 1.690808 1.219623 3.219623 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.690935 0.000000 3.219623 ^ gpio_vtrip_sel[14] (out) + 3.219623 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6579,13 +6271,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228750 data arrival time + -3.219623 data arrival time --------------------------------------------------------------------------------------------- - 4.521250 slack (MET) + 4.530377 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6594,10 +6286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 1.697120 1.228695 3.228695 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.697421 0.000000 3.228695 ^ gpio_dm2[28] (out) - 3.228695 data arrival time + 11 0.379476 1.692094 1.218254 3.218254 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.692180 0.000000 3.218254 ^ gpio_vtrip_sel[17] (out) + 3.218254 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6607,13 +6299,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228695 data arrival time + -3.218254 data arrival time --------------------------------------------------------------------------------------------- - 4.521305 slack (MET) + 4.531746 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6622,10 +6314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 1.696234 1.228618 3.228618 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.696519 0.000000 3.228618 ^ gpio_dm2[33] (out) - 3.228618 data arrival time + 11 0.379326 1.691453 1.218155 3.218155 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.691548 0.000000 3.218155 ^ gpio_vtrip_sel[16] (out) + 3.218155 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6635,13 +6327,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228618 data arrival time + -3.218155 data arrival time --------------------------------------------------------------------------------------------- - 4.521382 slack (MET) + 4.531845 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6650,10 +6342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 1.696763 1.228620 3.228620 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.696805 0.000000 3.228620 ^ gpio_dm2[42] (out) - 3.228620 data arrival time + 11 0.379476 1.692094 1.217061 3.217061 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.692162 0.000000 3.217061 ^ gpio_ib_mode_sel[17] (out) + 3.217061 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6663,13 +6355,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228620 data arrival time + -3.217061 data arrival time --------------------------------------------------------------------------------------------- - 4.521380 slack (MET) + 4.532939 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6678,10 +6370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 1.694948 1.228527 3.228527 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.695212 0.000000 3.228527 ^ gpio_dm2[18] (out) - 3.228527 data arrival time + 11 0.379326 1.691453 1.216960 3.216960 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.691529 0.000000 3.216960 ^ gpio_ib_mode_sel[16] (out) + 3.216960 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6691,13 +6383,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228527 data arrival time + -3.216960 data arrival time --------------------------------------------------------------------------------------------- - 4.521472 slack (MET) + 4.533040 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6706,10 +6398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 1.692686 1.228479 3.228479 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.692905 0.000000 3.228479 ^ gpio_slow_sel[43] (out) - 3.228479 data arrival time + 11 0.378530 1.681224 1.215328 3.215328 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.681410 0.000000 3.215328 ^ gpio_vtrip_sel[13] (out) + 3.215328 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6719,13 +6411,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228479 data arrival time + -3.215328 data arrival time --------------------------------------------------------------------------------------------- - 4.521521 slack (MET) + 4.534672 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6734,10 +6426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 1.681224 1.228469 3.228469 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.681866 0.000000 3.228469 ^ gpio_analog_sel[13] (out) - 3.228469 data arrival time + 11 0.379185 1.690808 1.215103 3.215103 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.690861 0.000000 3.215103 ^ gpio_ib_mode_sel[14] (out) + 3.215103 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6747,13 +6439,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228469 data arrival time + -3.215103 data arrival time --------------------------------------------------------------------------------------------- - 4.521531 slack (MET) + 4.534897 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6762,10 +6454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 1.705687 1.228470 3.228471 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.705791 0.000000 3.228471 ^ gpio_vtrip_sel[21] (out) - 3.228471 data arrival time + 11 0.378530 1.681224 1.214998 3.214998 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.681403 0.000000 3.214998 ^ gpio_ib_mode_sel[13] (out) + 3.214998 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6775,13 +6467,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228471 data arrival time + -3.214998 data arrival time --------------------------------------------------------------------------------------------- - 4.521530 slack (MET) + 4.535002 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6790,10 +6482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 1.694312 1.228453 3.228453 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.694442 0.000000 3.228453 ^ gpio_analog_sel[38] (out) - 3.228453 data arrival time + 9 0.323106 1.441243 1.047189 3.047189 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.441407 0.000000 3.047189 ^ gpio_slow_sel[31] (out) + 3.047189 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6803,13 +6495,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228453 data arrival time + -3.047189 data arrival time --------------------------------------------------------------------------------------------- - 4.521547 slack (MET) + 4.702812 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6818,10 +6510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 1.696763 1.228454 3.228454 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.696803 0.000000 3.228454 ^ gpio_holdover[42] (out) - 3.228454 data arrival time + 9 0.323106 1.441243 1.047170 3.047170 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.441407 0.000000 3.047170 ^ gpio_analog_en[31] (out) + 3.047170 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6831,13 +6523,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228454 data arrival time + -3.047170 data arrival time --------------------------------------------------------------------------------------------- - 4.521546 slack (MET) + 4.702830 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6846,10 +6538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 1.692686 1.228412 3.228412 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.692904 0.000000 3.228412 ^ gpio_dm1[43] (out) - 3.228412 data arrival time + 9 0.323106 1.441243 1.045520 3.045520 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.441369 0.000000 3.045520 ^ gpio_dm0[31] (out) + 3.045520 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6859,13 +6551,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228412 data arrival time + -3.045520 data arrival time --------------------------------------------------------------------------------------------- - 4.521589 slack (MET) + 4.704480 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6874,10 +6566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 1.692686 1.228328 3.228328 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.692901 0.000000 3.228328 ^ gpio_analog_en[43] (out) - 3.228328 data arrival time + 9 0.323106 1.441243 1.045448 3.045448 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.441367 0.000000 3.045448 ^ gpio_analog_pol[31] (out) + 3.045448 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6887,13 +6579,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228328 data arrival time + -3.045448 data arrival time --------------------------------------------------------------------------------------------- - 4.521673 slack (MET) + 4.704553 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6902,10 +6594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 1.697321 1.228323 3.228323 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.697495 0.000000 3.228323 ^ gpio_out[0] (out) - 3.228323 data arrival time + 9 0.323106 1.441243 1.045016 3.045016 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.441358 0.000000 3.045016 ^ gpio_analog_sel[31] (out) + 3.045016 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6915,13 +6607,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228323 data arrival time + -3.045016 data arrival time --------------------------------------------------------------------------------------------- - 4.521677 slack (MET) + 4.704984 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6930,10 +6622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 1.696763 1.228290 3.228290 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.696801 0.000000 3.228290 ^ gpio_out[42] (out) - 3.228290 data arrival time + 9 0.323106 1.441243 1.044782 3.044782 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.441353 0.000000 3.044782 ^ gpio_holdover[31] (out) + 3.044782 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6943,13 +6635,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228290 data arrival time + -3.044782 data arrival time --------------------------------------------------------------------------------------------- - 4.521710 slack (MET) + 4.705218 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6958,10 +6650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 1.692686 1.228257 3.228257 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.692900 0.000000 3.228257 ^ gpio_dm0[43] (out) - 3.228257 data arrival time + 9 0.323106 1.441243 1.042131 3.042131 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.441307 0.000000 3.042131 ^ gpio_vtrip_sel[31] (out) + 3.042131 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6971,13 +6663,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228257 data arrival time + -3.042131 data arrival time --------------------------------------------------------------------------------------------- - 4.521743 slack (MET) + 4.707869 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6986,10 +6678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 1.692686 1.228163 3.228163 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.692897 0.000000 3.228163 ^ gpio_analog_pol[43] (out) - 3.228163 data arrival time + 9 0.323106 1.441243 1.041959 3.041959 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.441304 0.000000 3.041959 ^ gpio_ib_mode_sel[31] (out) + 3.041959 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6999,13 +6691,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228163 data arrival time + -3.041959 data arrival time --------------------------------------------------------------------------------------------- - 4.521837 slack (MET) + 4.708041 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7014,10 +6706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381895 1.703012 1.227993 3.227993 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.703157 0.000000 3.227993 ^ gpio_ib_mode_sel[29] (out) - 3.227993 data arrival time + 9 0.323106 1.441243 1.041764 3.041764 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.441301 0.000000 3.041764 ^ gpio_oeb[31] (out) + 3.041764 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7027,13 +6719,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227993 data arrival time + -3.041764 data arrival time --------------------------------------------------------------------------------------------- - 4.522007 slack (MET) + 4.708236 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7042,10 +6734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 1.704247 1.227752 3.227752 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.704352 0.000000 3.227752 ^ gpio_vtrip_sel[15] (out) - 3.227752 data arrival time + 9 0.320681 1.431230 1.041657 3.041657 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.431583 0.000000 3.041657 ^ gpio_slow_sel[25] (out) + 3.041657 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7055,13 +6747,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227752 data arrival time + -3.041657 data arrival time --------------------------------------------------------------------------------------------- - 4.522248 slack (MET) + 4.708343 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7070,10 +6762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 1.696234 1.227744 3.227744 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.696493 0.000000 3.227744 ^ gpio_holdover[33] (out) - 3.227744 data arrival time + 9 0.320681 1.431230 1.041530 3.041530 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.431578 0.000000 3.041530 ^ gpio_analog_en[25] (out) + 3.041530 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7083,13 +6775,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227744 data arrival time + -3.041530 data arrival time --------------------------------------------------------------------------------------------- - 4.522255 slack (MET) + 4.708470 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7098,10 +6790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381747 1.702272 1.227738 3.227738 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.702410 0.000000 3.227738 ^ gpio_ib_mode_sel[27] (out) - 3.227738 data arrival time + 9 0.320681 1.431230 1.041481 3.041481 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.431576 0.000000 3.041481 ^ gpio_dm0[25] (out) + 3.041481 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7111,13 +6803,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227738 data arrival time + -3.041481 data arrival time --------------------------------------------------------------------------------------------- - 4.522262 slack (MET) + 4.708519 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7126,10 +6818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 1.696763 1.227715 3.227715 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.696795 0.000000 3.227715 ^ gpio_vtrip_sel[42] (out) - 3.227715 data arrival time + 9 0.320681 1.431230 1.041410 3.041410 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.431574 0.000000 3.041410 ^ gpio_analog_pol[25] (out) + 3.041410 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7139,13 +6831,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227715 data arrival time + -3.041410 data arrival time --------------------------------------------------------------------------------------------- - 4.522285 slack (MET) + 4.708590 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7154,10 +6846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 1.694948 1.227691 3.227691 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.695189 0.000000 3.227691 ^ gpio_holdover[18] (out) - 3.227691 data arrival time + 9 0.321436 1.433873 1.041351 3.041351 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.434029 0.000000 3.041351 ^ gpio_analog_pol[26] (out) + 3.041351 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7167,13 +6859,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227691 data arrival time + -3.041351 data arrival time --------------------------------------------------------------------------------------------- - 4.522309 slack (MET) + 4.708649 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7182,10 +6874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 1.692686 1.227645 3.227645 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.692884 0.000000 3.227645 ^ gpio_analog_sel[43] (out) - 3.227645 data arrival time + 9 0.320681 1.431230 1.040985 3.040985 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.431559 0.000000 3.040985 ^ gpio_analog_sel[25] (out) + 3.040985 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7195,13 +6887,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227645 data arrival time + -3.040985 data arrival time --------------------------------------------------------------------------------------------- - 4.522355 slack (MET) + 4.709015 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7210,10 +6902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 1.704470 1.227633 3.227633 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.704564 0.000000 3.227633 ^ gpio_vtrip_sel[22] (out) - 3.227633 data arrival time + 9 0.321436 1.433873 1.040663 3.040663 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.434013 0.000000 3.040663 ^ gpio_dm0[26] (out) + 3.040663 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7223,13 +6915,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227633 data arrival time + -3.040663 data arrival time --------------------------------------------------------------------------------------------- - 4.522367 slack (MET) + 4.709337 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7238,10 +6930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 1.694312 1.227536 3.227536 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.694424 0.000000 3.227536 ^ gpio_dm2[38] (out) - 3.227536 data arrival time + 9 0.321436 1.433873 1.040541 3.040541 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.434010 0.000000 3.040541 ^ gpio_slow_sel[26] (out) + 3.040541 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7251,13 +6943,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227536 data arrival time + -3.040541 data arrival time --------------------------------------------------------------------------------------------- - 4.522463 slack (MET) + 4.709459 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7266,10 +6958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 1.692686 1.227503 3.227503 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.692881 0.000000 3.227503 ^ gpio_dm2[43] (out) - 3.227503 data arrival time + 9 0.321436 1.433873 1.040416 3.040416 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.434007 0.000000 3.040416 ^ gpio_analog_en[26] (out) + 3.040416 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7279,13 +6971,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227503 data arrival time + -3.040416 data arrival time --------------------------------------------------------------------------------------------- - 4.522497 slack (MET) + 4.709584 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7294,10 +6986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 1.704130 1.227498 3.227498 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.704234 0.000000 3.227498 ^ gpio_vtrip_sel[19] (out) - 3.227498 data arrival time + 9 0.321000 1.431911 1.039890 3.039890 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.432061 0.000000 3.039890 ^ gpio_analog_pol[29] (out) + 3.039890 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7307,13 +6999,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227498 data arrival time + -3.039890 data arrival time --------------------------------------------------------------------------------------------- - 4.522502 slack (MET) + 4.710110 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7322,10 +7014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380941 1.696763 1.227478 3.227478 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.696793 0.000000 3.227478 ^ gpio_ib_mode_sel[42] (out) - 3.227478 data arrival time + 9 0.321436 1.433873 1.039853 3.039853 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.433995 0.000000 3.039853 ^ gpio_analog_sel[26] (out) + 3.039853 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7335,13 +7027,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227478 data arrival time + -3.039853 data arrival time --------------------------------------------------------------------------------------------- - 4.522521 slack (MET) + 4.710147 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7350,10 +7042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 1.692686 1.227338 3.227338 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.692876 0.000000 3.227338 ^ gpio_holdover[43] (out) - 3.227338 data arrival time + 9 0.319499 1.425853 1.039678 3.039678 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.426243 0.000000 3.039678 ^ gpio_slow_sel[28] (out) + 3.039678 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7363,13 +7055,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227338 data arrival time + -3.039678 data arrival time --------------------------------------------------------------------------------------------- - 4.522662 slack (MET) + 4.710322 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7378,10 +7070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 1.700154 1.227335 3.227335 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.700313 0.000000 3.227335 ^ gpio_vtrip_sel[36] (out) - 3.227335 data arrival time + 9 0.321436 1.433873 1.039622 3.039622 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.433990 0.000000 3.039622 ^ gpio_holdover[26] (out) + 3.039622 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7391,13 +7083,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227335 data arrival time + -3.039622 data arrival time --------------------------------------------------------------------------------------------- - 4.522665 slack (MET) + 4.710378 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7406,10 +7098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 1.692094 1.227275 3.227275 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.692392 0.000000 3.227275 ^ gpio_analog_sel[17] (out) - 3.227275 data arrival time + 9 0.321000 1.431911 1.039203 3.039203 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.432045 0.000000 3.039203 ^ gpio_dm0[29] (out) + 3.039203 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7419,13 +7111,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227275 data arrival time + -3.039203 data arrival time --------------------------------------------------------------------------------------------- - 4.522726 slack (MET) + 4.710797 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7434,10 +7126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382522 1.705687 1.227272 3.227272 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.705771 0.000000 3.227272 ^ gpio_ib_mode_sel[21] (out) - 3.227272 data arrival time + 9 0.321000 1.431911 1.039085 3.039085 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.432043 0.000000 3.039085 ^ gpio_slow_sel[29] (out) + 3.039085 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7447,13 +7139,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227272 data arrival time + -3.039085 data arrival time --------------------------------------------------------------------------------------------- - 4.522727 slack (MET) + 4.710915 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7462,10 +7154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 1.692686 1.227174 3.227174 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.692872 0.000000 3.227174 ^ gpio_out[43] (out) - 3.227174 data arrival time + 9 0.319499 1.425853 1.039065 3.039065 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.426220 0.000000 3.039065 ^ gpio_analog_en[28] (out) + 3.039065 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7475,13 +7167,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227174 data arrival time + -3.039065 data arrival time --------------------------------------------------------------------------------------------- - 4.522826 slack (MET) + 4.710935 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7490,10 +7182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 1.699407 1.227034 3.227034 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.699566 0.000000 3.227034 ^ gpio_vtrip_sel[34] (out) - 3.227034 data arrival time + 9 0.321000 1.431911 1.038956 3.038956 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.432040 0.000000 3.038956 ^ gpio_analog_en[29] (out) + 3.038956 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7503,13 +7195,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227034 data arrival time + -3.038956 data arrival time --------------------------------------------------------------------------------------------- - 4.522966 slack (MET) + 4.711044 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7518,10 +7210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 1.694948 1.227008 3.227008 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.695170 0.000000 3.227008 ^ gpio_out[18] (out) - 3.227008 data arrival time + 9 0.320681 1.431230 1.038940 3.038940 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.431491 0.000000 3.038940 ^ gpio_holdover[25] (out) + 3.038940 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7531,13 +7223,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227008 data arrival time + -3.038940 data arrival time --------------------------------------------------------------------------------------------- - 4.522992 slack (MET) + 4.711060 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7546,10 +7238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 1.696234 1.226884 3.226884 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.696469 0.000000 3.226884 ^ gpio_out[33] (out) - 3.226884 data arrival time + 9 0.319499 1.425853 1.038811 3.038811 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.426211 0.000000 3.038811 ^ gpio_dm0[28] (out) + 3.038811 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7559,13 +7251,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226884 data arrival time + -3.038811 data arrival time --------------------------------------------------------------------------------------------- - 4.523116 slack (MET) + 4.711189 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7574,10 +7266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 1.691453 1.226810 3.226810 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.691756 0.000000 3.226810 ^ gpio_analog_sel[16] (out) - 3.226810 data arrival time + 9 0.318724 1.422913 1.038468 3.038468 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.423489 0.000000 3.038468 ^ gpio_analog_pol[33] (out) + 3.038468 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7587,13 +7279,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226810 data arrival time + -3.038468 data arrival time --------------------------------------------------------------------------------------------- - 4.523190 slack (MET) + 4.711532 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7602,10 +7294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 1.695902 1.226726 3.226726 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.696204 0.000000 3.226726 ^ gpio_dm2[24] (out) - 3.226726 data arrival time + 9 0.321000 1.431911 1.038353 3.038353 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.432027 0.000000 3.038353 ^ gpio_analog_sel[29] (out) + 3.038353 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7615,13 +7307,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226726 data arrival time + -3.038353 data arrival time --------------------------------------------------------------------------------------------- - 4.523274 slack (MET) + 4.711647 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7630,10 +7322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382266 1.704470 1.226600 3.226599 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.704547 0.000000 3.226599 ^ gpio_ib_mode_sel[22] (out) - 3.226599 data arrival time + 9 0.321000 1.431911 1.038120 3.038120 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.432022 0.000000 3.038120 ^ gpio_holdover[29] (out) + 3.038120 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7643,13 +7335,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226599 data arrival time + -3.038120 data arrival time --------------------------------------------------------------------------------------------- - 4.523400 slack (MET) + 4.711880 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7658,10 +7350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 1.692094 1.226558 3.226558 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.692371 0.000000 3.226558 ^ gpio_dm2[17] (out) - 3.226558 data arrival time + 9 0.318724 1.422913 1.037782 3.037782 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.423457 0.000000 3.037782 ^ gpio_dm0[33] (out) + 3.037782 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7671,13 +7363,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226558 data arrival time + -3.037782 data arrival time --------------------------------------------------------------------------------------------- - 4.523442 slack (MET) + 4.712218 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7686,10 +7378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382203 1.704247 1.226557 3.226557 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.704332 0.000000 3.226557 ^ gpio_ib_mode_sel[15] (out) - 3.226557 data arrival time + 9 0.318724 1.422913 1.037702 3.037702 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.423454 0.000000 3.037702 ^ gpio_analog_en[33] (out) + 3.037702 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7699,13 +7391,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226557 data arrival time + -3.037702 data arrival time --------------------------------------------------------------------------------------------- - 4.523443 slack (MET) + 4.712298 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7714,10 +7406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 1.702395 1.226486 3.226486 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.702501 0.000000 3.226486 ^ gpio_vtrip_sel[20] (out) - 3.226486 data arrival time + 9 0.321436 1.433873 1.037496 3.037496 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.433950 0.000000 3.037496 ^ gpio_vtrip_sel[26] (out) + 3.037496 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7727,13 +7419,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226486 data arrival time + -3.037496 data arrival time --------------------------------------------------------------------------------------------- - 4.523514 slack (MET) + 4.712504 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7742,10 +7434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 1.699127 1.226390 3.226389 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.699287 0.000000 3.226389 ^ gpio_vtrip_sel[31] (out) - 3.226389 data arrival time + 9 0.319499 1.425853 1.037284 3.037284 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.426157 0.000000 3.037284 ^ gpio_analog_pol[28] (out) + 3.037284 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7755,13 +7447,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226389 data arrival time + -3.037284 data arrival time --------------------------------------------------------------------------------------------- - 4.523611 slack (MET) + 4.712716 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7770,10 +7462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382177 1.704130 1.226302 3.226302 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.704213 0.000000 3.226302 ^ gpio_ib_mode_sel[19] (out) - 3.226302 data arrival time + 9 0.318724 1.422913 1.037234 3.037234 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.423433 0.000000 3.037234 ^ gpio_slow_sel[33] (out) + 3.037234 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7783,13 +7475,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226302 data arrival time + -3.037234 data arrival time --------------------------------------------------------------------------------------------- - 4.523697 slack (MET) + 4.712766 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7798,10 +7490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 1.694312 1.226160 3.226160 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.694400 0.000000 3.226160 ^ gpio_holdover[38] (out) - 3.226160 data arrival time + 9 0.321436 1.433873 1.036808 3.036808 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.433939 0.000000 3.036808 ^ gpio_ib_mode_sel[26] (out) + 3.036808 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7811,13 +7503,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226160 data arrival time + -3.036808 data arrival time --------------------------------------------------------------------------------------------- - 4.523840 slack (MET) + 4.713192 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7826,10 +7518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 1.697120 1.226097 3.226097 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.697346 0.000000 3.226097 ^ gpio_holdover[28] (out) - 3.226097 data arrival time + 9 0.321436 1.433873 1.036603 3.036603 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.433936 0.000000 3.036603 ^ gpio_oeb[26] (out) + 3.036603 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7839,13 +7531,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226097 data arrival time + -3.036603 data arrival time --------------------------------------------------------------------------------------------- - 4.523903 slack (MET) + 4.713397 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7854,10 +7546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 1.691453 1.226092 3.226092 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.691734 0.000000 3.226092 ^ gpio_dm2[16] (out) - 3.226092 data arrival time + 9 0.318569 1.421647 1.036368 3.036368 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.422009 0.000000 3.036368 ^ gpio_slow_sel[27] (out) + 3.036368 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7867,13 +7559,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226092 data arrival time + -3.036368 data arrival time --------------------------------------------------------------------------------------------- - 4.523909 slack (MET) + 4.713632 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7882,10 +7574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 1.699222 1.225880 3.225880 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.699430 0.000000 3.225880 ^ gpio_out[30] (out) - 3.225880 data arrival time + 9 0.321000 1.431911 1.036038 3.036038 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.431984 0.000000 3.036038 ^ gpio_vtrip_sel[29] (out) + 3.036038 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7895,13 +7587,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225880 data arrival time + -3.036038 data arrival time --------------------------------------------------------------------------------------------- - 4.524120 slack (MET) + 4.713962 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7910,10 +7602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 1.695902 1.225829 3.225829 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.696177 0.000000 3.225829 ^ gpio_holdover[24] (out) - 3.225829 data arrival time + 9 0.319499 1.425853 1.035927 3.035927 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.426113 0.000000 3.035927 ^ gpio_analog_sel[28] (out) + 3.035927 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7923,13 +7615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225829 data arrival time + -3.035927 data arrival time --------------------------------------------------------------------------------------------- - 4.524171 slack (MET) + 4.714073 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7938,10 +7630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 1.692094 1.225723 3.225723 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.692347 0.000000 3.225723 ^ gpio_holdover[17] (out) - 3.225723 data arrival time + 9 0.321000 1.431911 1.035350 3.035350 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.431973 0.000000 3.035350 ^ gpio_ib_mode_sel[29] (out) + 3.035350 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7951,13 +7643,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225723 data arrival time + -3.035350 data arrival time --------------------------------------------------------------------------------------------- - 4.524277 slack (MET) + 4.714650 slack (MET) Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7966,10 +7658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382208 1.704355 1.225617 3.225617 ^ gpio_loopback_zero[32] (in) + 9 0.318308 1.420466 1.035326 3.035326 ^ gpio_loopback_zero[32] (in) gpio_loopback_zero[32] (net) - 1.704435 0.000000 3.225617 ^ gpio_ib_mode_sel[32] (out) - 3.225617 data arrival time + 1.420813 0.000000 3.035326 ^ gpio_slow_sel[32] (out) + 3.035326 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7979,13 +7671,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225617 data arrival time + -3.035326 data arrival time --------------------------------------------------------------------------------------------- - 4.524383 slack (MET) + 4.714674 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7994,10 +7686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.382222 1.704327 1.225581 3.225581 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.704395 0.000000 3.225581 ^ gpio_ib_mode_sel[37] (out) - 3.225581 data arrival time + 9 0.321000 1.431911 1.035144 3.035144 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.431970 0.000000 3.035144 ^ gpio_oeb[29] (out) + 3.035144 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8007,13 +7699,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225581 data arrival time + -3.035144 data arrival time --------------------------------------------------------------------------------------------- - 4.524419 slack (MET) + 4.714856 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8022,10 +7714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381787 1.702395 1.225291 3.225291 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.702481 0.000000 3.225291 ^ gpio_ib_mode_sel[20] (out) - 3.225291 data arrival time + 9 0.318724 1.422913 1.034999 3.034999 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.423338 0.000000 3.034999 ^ gpio_analog_sel[33] (out) + 3.034999 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8035,13 +7727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225291 data arrival time + -3.034999 data arrival time --------------------------------------------------------------------------------------------- - 4.524709 slack (MET) + 4.715002 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8050,10 +7742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 1.691453 1.225256 3.225256 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.691710 0.000000 3.225256 ^ gpio_holdover[16] (out) - 3.225256 data arrival time + 9 0.318569 1.421647 1.034875 3.034875 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.421956 0.000000 3.034875 ^ gpio_analog_en[27] (out) + 3.034875 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8063,13 +7755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225256 data arrival time + -3.034875 data arrival time --------------------------------------------------------------------------------------------- - 4.524744 slack (MET) + 4.715125 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8078,10 +7770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 1.697120 1.225238 3.225238 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.697324 0.000000 3.225238 ^ gpio_out[28] (out) - 3.225238 data arrival time + 9 0.320681 1.431230 1.034691 3.034691 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.431376 0.000000 3.034691 ^ gpio_vtrip_sel[25] (out) + 3.034691 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8091,13 +7783,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225238 data arrival time + -3.034691 data arrival time --------------------------------------------------------------------------------------------- - 4.524762 slack (MET) + 4.715309 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8106,10 +7798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381034 1.699127 1.225142 3.225142 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.699261 0.000000 3.225142 ^ gpio_ib_mode_sel[31] (out) - 3.225142 data arrival time + 9 0.318569 1.421647 1.034661 3.034661 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.421949 0.000000 3.034661 ^ gpio_dm0[27] (out) + 3.034661 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8119,13 +7811,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225142 data arrival time + -3.034661 data arrival time --------------------------------------------------------------------------------------------- - 4.524858 slack (MET) + 4.715339 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8134,10 +7826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 1.690808 1.225112 3.225112 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.691068 0.000000 3.225112 ^ gpio_analog_sel[14] (out) - 3.225112 data arrival time + 9 0.318569 1.421647 1.034282 3.034282 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.421936 0.000000 3.034282 ^ gpio_analog_pol[27] (out) + 3.034282 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8147,13 +7839,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225112 data arrival time + -3.034282 data arrival time --------------------------------------------------------------------------------------------- - 4.524888 slack (MET) + 4.715718 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8162,10 +7854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 1.695902 1.224970 3.224970 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.696152 0.000000 3.224970 ^ gpio_out[24] (out) - 3.224970 data arrival time + 9 0.319499 1.425853 1.033844 3.033844 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.426052 0.000000 3.033844 ^ gpio_holdover[28] (out) + 3.033844 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8175,13 +7867,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224970 data arrival time + -3.033844 data arrival time --------------------------------------------------------------------------------------------- - 4.525030 slack (MET) + 4.716156 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8190,10 +7882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 1.692094 1.224906 3.224906 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.692324 0.000000 3.224906 ^ gpio_out[17] (out) - 3.224906 data arrival time + 9 0.320681 1.431230 1.033795 3.033795 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.431355 0.000000 3.033795 ^ gpio_ib_mode_sel[25] (out) + 3.033795 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8203,13 +7895,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224906 data arrival time + -3.033795 data arrival time --------------------------------------------------------------------------------------------- - 4.525094 slack (MET) + 4.716205 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8218,10 +7910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 1.681224 1.224767 3.224767 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.681710 0.000000 3.224767 ^ gpio_dm2[13] (out) - 3.224767 data arrival time + 9 0.318308 1.420466 1.033653 3.033653 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.420755 0.000000 3.033653 ^ gpio_analog_en[32] (out) + 3.033653 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8231,13 +7923,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224767 data arrival time + -3.033653 data arrival time --------------------------------------------------------------------------------------------- - 4.525233 slack (MET) + 4.716347 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8246,10 +7938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 1.694312 1.224726 3.224726 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.694378 0.000000 3.224726 ^ gpio_out[38] (out) - 3.224726 data arrival time + 9 0.318308 1.420466 1.033400 3.033400 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.420747 0.000000 3.033400 ^ gpio_dm0[32] (out) + 3.033400 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8259,13 +7951,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224726 data arrival time + -3.033400 data arrival time --------------------------------------------------------------------------------------------- - 4.525274 slack (MET) + 4.716599 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8274,10 +7966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 1.691453 1.224438 3.224438 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.691687 0.000000 3.224438 ^ gpio_out[16] (out) - 3.224438 data arrival time + 9 0.318308 1.420466 1.033023 3.033023 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.420735 0.000000 3.033023 ^ gpio_analog_pol[32] (out) + 3.033023 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8287,13 +7979,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224438 data arrival time + -3.033023 data arrival time --------------------------------------------------------------------------------------------- - 4.525562 slack (MET) + 4.716977 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8302,10 +7994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 1.690808 1.224361 3.224361 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.691047 0.000000 3.224361 ^ gpio_dm2[14] (out) - 3.224361 data arrival time + 9 0.318724 1.422913 1.032552 3.032552 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.423246 0.000000 3.032552 ^ gpio_holdover[33] (out) + 3.032552 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8315,13 +8007,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224361 data arrival time + -3.032552 data arrival time --------------------------------------------------------------------------------------------- - 4.525639 slack (MET) + 4.717448 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8330,10 +8022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 1.689254 1.224118 3.224118 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.689304 0.000000 3.224118 ^ gpio_slow_sel[41] (out) - 3.224118 data arrival time + 9 0.318569 1.421647 1.031976 3.031976 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.421865 0.000000 3.031976 ^ gpio_analog_sel[27] (out) + 3.031976 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8343,13 +8035,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224118 data arrival time + -3.031976 data arrival time --------------------------------------------------------------------------------------------- - 4.525882 slack (MET) + 4.718023 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8358,10 +8050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 1.689254 1.224050 3.224051 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.689303 0.000000 3.224051 ^ gpio_dm1[41] (out) - 3.224051 data arrival time + 9 0.316579 1.413294 1.031622 3.031622 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.413837 0.000000 3.031622 ^ gpio_slow_sel[24] (out) + 3.031622 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8371,13 +8063,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224051 data arrival time + -3.031622 data arrival time --------------------------------------------------------------------------------------------- - 4.525949 slack (MET) + 4.718378 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8386,10 +8078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 1.689254 1.223966 3.223966 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.689302 0.000000 3.223966 ^ gpio_analog_en[41] (out) - 3.223966 data arrival time + 9 0.316579 1.413294 1.030998 3.030998 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.413809 0.000000 3.030998 ^ gpio_analog_en[24] (out) + 3.030998 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8399,13 +8091,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223966 data arrival time + -3.030998 data arrival time --------------------------------------------------------------------------------------------- - 4.526034 slack (MET) + 4.719002 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8414,10 +8106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 1.689254 1.223895 3.223896 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.689301 0.000000 3.223896 ^ gpio_dm0[41] (out) - 3.223896 data arrival time + 9 0.316579 1.413294 1.030772 3.030772 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.413799 0.000000 3.030772 ^ gpio_dm0[24] (out) + 3.030772 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8427,13 +8119,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223896 data arrival time + -3.030772 data arrival time --------------------------------------------------------------------------------------------- - 4.526104 slack (MET) + 4.719228 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8442,10 +8134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 1.689254 1.223802 3.223802 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.689300 0.000000 3.223802 ^ gpio_analog_pol[41] (out) - 3.223802 data arrival time + 9 0.318569 1.421647 1.030738 3.030738 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.421831 0.000000 3.030738 ^ gpio_holdover[27] (out) + 3.030738 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8455,13 +8147,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223802 data arrival time + -3.030738 data arrival time --------------------------------------------------------------------------------------------- - 4.526198 slack (MET) + 4.719262 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8470,10 +8162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 1.688797 1.223787 3.223787 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.688847 0.000000 3.223787 ^ gpio_slow_sel[40] (out) - 3.223787 data arrival time + 9 0.316579 1.413294 1.030372 3.030372 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.413782 0.000000 3.030372 ^ gpio_analog_pol[24] (out) + 3.030372 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8483,13 +8175,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223787 data arrival time + -3.030372 data arrival time --------------------------------------------------------------------------------------------- - 4.526213 slack (MET) + 4.719628 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8498,10 +8190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 1.696234 1.223766 3.223766 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.696392 0.000000 3.223766 ^ gpio_vtrip_sel[33] (out) - 3.223766 data arrival time + 9 0.320681 1.431230 1.030187 3.030187 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.431290 0.000000 3.030187 ^ gpio_oeb[25] (out) + 3.030187 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8511,13 +8203,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223766 data arrival time + -3.030187 data arrival time --------------------------------------------------------------------------------------------- - 4.526235 slack (MET) + 4.719813 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8526,10 +8218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 1.692686 1.223739 3.223739 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.692799 0.000000 3.223739 ^ gpio_vtrip_sel[43] (out) - 3.223739 data arrival time + 9 0.315660 1.409239 1.029406 3.029406 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.409825 0.000000 3.029406 ^ gpio_slow_sel[30] (out) + 3.029406 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8539,13 +8231,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223739 data arrival time + -3.029406 data arrival time --------------------------------------------------------------------------------------------- - 4.526261 slack (MET) + 4.720594 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8554,10 +8246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 1.688797 1.223719 3.223719 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.688846 0.000000 3.223719 ^ gpio_dm1[40] (out) - 3.223719 data arrival time + 9 0.318308 1.420466 1.029269 3.029269 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.420629 0.000000 3.029269 ^ gpio_analog_sel[32] (out) + 3.029269 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8567,13 +8259,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223719 data arrival time + -3.029269 data arrival time --------------------------------------------------------------------------------------------- - 4.526281 slack (MET) + 4.720731 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8582,10 +8274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 1.688797 1.223635 3.223635 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.688845 0.000000 3.223635 ^ gpio_analog_en[40] (out) - 3.223635 data arrival time + 9 0.315660 1.409239 1.028824 3.028824 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.409798 0.000000 3.028824 ^ gpio_analog_en[30] (out) + 3.028824 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8595,13 +8287,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223635 data arrival time + -3.028824 data arrival time --------------------------------------------------------------------------------------------- - 4.526365 slack (MET) + 4.721176 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8610,10 +8302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 1.688797 1.223564 3.223564 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.688844 0.000000 3.223564 ^ gpio_dm0[40] (out) - 3.223564 data arrival time + 9 0.315660 1.409239 1.028573 3.028573 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.409787 0.000000 3.028573 ^ gpio_dm0[30] (out) + 3.028573 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8623,13 +8315,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223564 data arrival time + -3.028573 data arrival time --------------------------------------------------------------------------------------------- - 4.526435 slack (MET) + 4.721427 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8638,10 +8330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 1.690808 1.223487 3.223487 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.691024 0.000000 3.223487 ^ gpio_holdover[14] (out) - 3.223487 data arrival time + 9 0.315660 1.409239 1.028199 3.028199 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.409769 0.000000 3.028199 ^ gpio_analog_pol[30] (out) + 3.028199 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8651,13 +8343,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223487 data arrival time + -3.028199 data arrival time --------------------------------------------------------------------------------------------- - 4.526513 slack (MET) + 4.721801 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8666,10 +8358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 1.688797 1.223470 3.223470 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.688843 0.000000 3.223470 ^ gpio_analog_pol[40] (out) - 3.223470 data arrival time + 9 0.319499 1.425853 1.028035 3.028035 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.425926 0.000000 3.028035 ^ gpio_oeb[28] (out) + 3.028035 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8679,13 +8371,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223470 data arrival time + -3.028035 data arrival time --------------------------------------------------------------------------------------------- - 4.526529 slack (MET) + 4.721965 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8694,10 +8386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 1.689254 1.223283 3.223283 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.689294 0.000000 3.223283 ^ gpio_analog_sel[41] (out) - 3.223283 data arrival time + 9 0.318569 1.421647 1.028004 3.028004 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.421767 0.000000 3.028004 ^ gpio_vtrip_sel[27] (out) + 3.028004 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8707,13 +8399,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223283 data arrival time + -3.028004 data arrival time --------------------------------------------------------------------------------------------- - 4.526717 slack (MET) + 4.721996 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8722,10 +8414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 1.689254 1.223140 3.223140 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.689292 0.000000 3.223140 ^ gpio_dm2[41] (out) - 3.223140 data arrival time + 9 0.318308 1.420466 1.027838 3.027838 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.420595 0.000000 3.027838 ^ gpio_holdover[32] (out) + 3.027838 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8735,13 +8427,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223140 data arrival time + -3.027838 data arrival time --------------------------------------------------------------------------------------------- - 4.526859 slack (MET) + 4.722162 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8750,10 +8442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381278 1.700154 1.222997 3.222997 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.700231 0.000000 3.222997 ^ gpio_ib_mode_sel[36] (out) - 3.222997 data arrival time + 9 0.315952 1.404813 1.027831 3.027831 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.405377 0.000000 3.027831 ^ gpio_slow_sel[34] (out) + 3.027831 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8763,13 +8455,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222997 data arrival time + -3.027831 data arrival time --------------------------------------------------------------------------------------------- - 4.527003 slack (MET) + 4.722168 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8778,10 +8470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 1.689254 1.222975 3.222975 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.689291 0.000000 3.222975 ^ gpio_holdover[41] (out) - 3.222975 data arrival time + 9 0.318724 1.422913 1.027743 3.027743 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.423098 0.000000 3.027743 ^ gpio_vtrip_sel[33] (out) + 3.027743 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8791,13 +8483,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222975 data arrival time + -3.027743 data arrival time --------------------------------------------------------------------------------------------- - 4.527025 slack (MET) + 4.722258 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8806,10 +8498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 1.688797 1.222951 3.222951 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.688837 0.000000 3.222951 ^ gpio_analog_sel[40] (out) - 3.222951 data arrival time + 9 0.319499 1.425853 1.027552 3.027552 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.425918 0.000000 3.027552 ^ gpio_vtrip_sel[28] (out) + 3.027552 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8819,13 +8511,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222951 data arrival time + -3.027552 data arrival time --------------------------------------------------------------------------------------------- - 4.527049 slack (MET) + 4.722448 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8834,10 +8526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 1.688797 1.222809 3.222810 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.688835 0.000000 3.222810 ^ gpio_dm2[40] (out) - 3.222810 data arrival time + 9 0.318724 1.422913 1.027450 3.027450 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.423090 0.000000 3.027450 ^ gpio_ib_mode_sel[33] (out) + 3.027450 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8847,13 +8539,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222810 data arrival time + -3.027450 data arrival time --------------------------------------------------------------------------------------------- - 4.527190 slack (MET) + 4.722549 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8862,10 +8554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 1.689254 1.222812 3.222812 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.689289 0.000000 3.222812 ^ gpio_out[41] (out) - 3.222812 data arrival time + 9 0.319499 1.425853 1.027349 3.027349 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.425915 0.000000 3.027349 ^ gpio_ib_mode_sel[28] (out) + 3.027349 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8875,13 +8567,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222812 data arrival time + -3.027349 data arrival time --------------------------------------------------------------------------------------------- - 4.527188 slack (MET) + 4.722651 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8890,10 +8582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 1.699222 1.222761 3.222761 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.699358 0.000000 3.222761 ^ gpio_vtrip_sel[30] (out) - 3.222761 data arrival time + 9 0.318308 1.420466 1.027335 3.027335 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.420584 0.000000 3.027335 ^ gpio_vtrip_sel[32] (out) + 3.027335 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8903,13 +8595,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222761 data arrival time + -3.027335 data arrival time --------------------------------------------------------------------------------------------- - 4.527239 slack (MET) + 4.722665 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8918,10 +8610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 1.688797 1.222644 3.222644 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.688833 0.000000 3.222644 ^ gpio_holdover[40] (out) - 3.222644 data arrival time + 9 0.318308 1.420466 1.027167 3.027167 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.420581 0.000000 3.027167 ^ gpio_ib_mode_sel[32] (out) + 3.027167 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8931,13 +8623,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222644 data arrival time + -3.027167 data arrival time --------------------------------------------------------------------------------------------- - 4.527356 slack (MET) + 4.722833 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8946,10 +8638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381117 1.699407 1.222637 3.222637 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.699483 0.000000 3.222637 ^ gpio_ib_mode_sel[34] (out) - 3.222637 data arrival time + 9 0.318569 1.421647 1.027119 3.027119 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.421749 0.000000 3.027119 ^ gpio_ib_mode_sel[27] (out) + 3.027119 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8959,13 +8651,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222637 data arrival time + -3.027119 data arrival time --------------------------------------------------------------------------------------------- - 4.527363 slack (MET) + 4.722881 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8974,10 +8666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 1.690808 1.222627 3.222627 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.691002 0.000000 3.222627 ^ gpio_out[14] (out) - 3.222627 data arrival time + 9 0.315952 1.404813 1.026967 3.026968 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.405337 0.000000 3.026968 ^ gpio_analog_en[34] (out) + 3.026968 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8987,13 +8679,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222627 data arrival time + -3.026968 data arrival time --------------------------------------------------------------------------------------------- - 4.527373 slack (MET) + 4.723033 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9002,10 +8694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381498 1.693744 1.222579 3.222579 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.694108 0.000000 3.222579 ^ gpio_ib_mode_sel[25] (out) - 3.222579 data arrival time + 9 0.315952 1.404813 1.026916 3.026916 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.405335 0.000000 3.026916 ^ gpio_dm0[34] (out) + 3.026916 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9015,13 +8707,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222579 data arrival time + -3.026916 data arrival time --------------------------------------------------------------------------------------------- - 4.527421 slack (MET) + 4.723084 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9030,10 +8722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380982 1.699222 1.222558 3.222558 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.699354 0.000000 3.222558 ^ gpio_ib_mode_sel[30] (out) - 3.222558 data arrival time + 9 0.315952 1.404813 1.026842 3.026842 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.405332 0.000000 3.026842 ^ gpio_analog_pol[34] (out) + 3.026842 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9043,13 +8735,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222558 data arrival time + -3.026842 data arrival time --------------------------------------------------------------------------------------------- - 4.527442 slack (MET) + 4.723158 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9058,10 +8750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 1.697627 1.222552 3.222552 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.697723 0.000000 3.222552 ^ gpio_vtrip_sel[23] (out) - 3.222552 data arrival time + 9 0.316579 1.413294 1.026676 3.026676 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.413636 0.000000 3.026676 ^ gpio_analog_sel[24] (out) + 3.026676 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9071,13 +8763,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222552 data arrival time + -3.026676 data arrival time --------------------------------------------------------------------------------------------- - 4.527448 slack (MET) + 4.723324 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9086,10 +8778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 1.688797 1.222480 3.222480 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.688832 0.000000 3.222480 ^ gpio_out[40] (out) - 3.222480 data arrival time + 9 0.315952 1.404813 1.026429 3.026429 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.405313 0.000000 3.026429 ^ gpio_analog_sel[34] (out) + 3.026429 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9099,13 +8791,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222480 data arrival time + -3.026429 data arrival time --------------------------------------------------------------------------------------------- - 4.527520 slack (MET) + 4.723571 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9114,10 +8806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 1.697321 1.222323 3.222323 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.697384 0.000000 3.222323 ^ gpio_vtrip_sel[0] (out) - 3.222323 data arrival time + 9 0.315952 1.404813 1.026190 3.026190 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.405303 0.000000 3.026190 ^ gpio_holdover[34] (out) + 3.026190 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9127,13 +8819,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222323 data arrival time + -3.026190 data arrival time --------------------------------------------------------------------------------------------- - 4.527677 slack (MET) + 4.723810 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9142,10 +8834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 1.697120 1.222245 3.222245 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.697255 0.000000 3.222245 ^ gpio_ib_mode_sel[28] (out) - 3.222245 data arrival time + 9 0.315660 1.409239 1.025913 3.025913 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.409671 0.000000 3.025913 ^ gpio_analog_sel[30] (out) + 3.025913 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9155,13 +8847,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222245 data arrival time + -3.025913 data arrival time --------------------------------------------------------------------------------------------- - 4.527755 slack (MET) + 4.724087 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9170,10 +8862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 1.689254 1.222239 3.222239 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.689283 0.000000 3.222239 ^ gpio_vtrip_sel[41] (out) - 3.222239 data arrival time + 9 0.315952 1.404813 1.025704 3.025704 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.405282 0.000000 3.025704 ^ gpio_vtrip_sel[34] (out) + 3.025704 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9183,13 +8875,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222239 data arrival time + -3.025704 data arrival time --------------------------------------------------------------------------------------------- - 4.527761 slack (MET) + 4.724296 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9198,10 +8890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 1.681224 1.222167 3.222167 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.681613 0.000000 3.222167 ^ gpio_holdover[13] (out) - 3.222167 data arrival time + 9 0.318308 1.420466 1.024306 3.024307 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.420529 0.000000 3.024307 ^ gpio_oeb[32] (out) + 3.024307 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9211,13 +8903,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222167 data arrival time + -3.024307 data arrival time --------------------------------------------------------------------------------------------- - 4.527833 slack (MET) + 4.725694 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9226,10 +8918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379256 1.689254 1.222003 3.222003 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.689281 0.000000 3.222003 ^ gpio_ib_mode_sel[41] (out) - 3.222003 data arrival time + 9 0.316579 1.413294 1.023449 3.023449 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.413530 0.000000 3.023449 ^ gpio_holdover[24] (out) + 3.023449 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9239,13 +8931,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222003 data arrival time + -3.023449 data arrival time --------------------------------------------------------------------------------------------- - 4.527997 slack (MET) + 4.726551 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9254,10 +8946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 1.688797 1.221907 3.221908 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.688826 0.000000 3.221908 ^ gpio_vtrip_sel[40] (out) - 3.221908 data arrival time + 9 0.315952 1.404813 1.023146 3.023146 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.405180 0.000000 3.023146 ^ gpio_ib_mode_sel[34] (out) + 3.023146 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9267,13 +8959,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221908 data arrival time + -3.023146 data arrival time --------------------------------------------------------------------------------------------- - 4.528093 slack (MET) + 4.726854 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9282,10 +8974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380718 1.697321 1.221882 3.221882 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.697378 0.000000 3.221882 ^ gpio_ib_mode_sel[0] (out) - 3.221882 data arrival time + 9 0.318569 1.421647 1.021983 3.021983 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.421674 0.000000 3.021983 ^ gpio_oeb[27] (out) + 3.021983 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9295,13 +8987,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221882 data arrival time + -3.021983 data arrival time --------------------------------------------------------------------------------------------- - 4.528118 slack (MET) + 4.728017 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9310,10 +9002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 1.695902 1.221856 3.221856 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.696073 0.000000 3.221856 ^ gpio_vtrip_sel[24] (out) - 3.221856 data arrival time + 9 0.318724 1.422913 1.021752 3.021752 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.422975 0.000000 3.021752 ^ gpio_oeb[33] (out) + 3.021752 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9323,13 +9015,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221856 data arrival time + -3.021752 data arrival time --------------------------------------------------------------------------------------------- - 4.528144 slack (MET) + 4.728248 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9338,10 +9030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379736 1.692686 1.221778 3.221778 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.692765 0.000000 3.221778 ^ gpio_ib_mode_sel[43] (out) - 3.221778 data arrival time + 9 0.312970 1.391533 1.021673 3.021673 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.392334 0.000000 3.021673 ^ gpio_slow_sel[5] (out) + 3.021673 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9351,13 +9043,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221778 data arrival time + -3.021673 data arrival time --------------------------------------------------------------------------------------------- - 4.528222 slack (MET) + 4.728326 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9366,10 +9058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379153 1.688797 1.221672 3.221672 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.688824 0.000000 3.221672 ^ gpio_ib_mode_sel[40] (out) - 3.221672 data arrival time + 9 0.315761 1.407855 1.021150 3.021150 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.407902 0.000000 3.021150 ^ gpio_analog_pol[2] (out) + 3.021150 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9379,13 +9071,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221672 data arrival time + -3.021150 data arrival time --------------------------------------------------------------------------------------------- - 4.528328 slack (MET) + 4.728850 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9394,10 +9086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 1.694312 1.221591 3.221591 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.694341 0.000000 3.221591 ^ gpio_vtrip_sel[38] (out) - 3.221591 data arrival time + 9 0.312970 1.391533 1.021045 3.021045 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.392299 0.000000 3.021045 ^ gpio_analog_en[5] (out) + 3.021045 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9407,13 +9099,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221591 data arrival time + -3.021045 data arrival time --------------------------------------------------------------------------------------------- - 4.528409 slack (MET) + 4.728954 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9422,10 +9114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380712 1.697627 1.221358 3.221358 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.697704 0.000000 3.221358 ^ gpio_ib_mode_sel[23] (out) - 3.221358 data arrival time + 9 0.312970 1.391533 1.020945 3.020945 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.392294 0.000000 3.020945 ^ gpio_dm0[5] (out) + 3.020945 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9435,13 +9127,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221358 data arrival time + -3.020945 data arrival time --------------------------------------------------------------------------------------------- - 4.528642 slack (MET) + 4.729054 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9450,10 +9142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380209 1.694312 1.221354 3.221354 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.694338 0.000000 3.221354 ^ gpio_ib_mode_sel[38] (out) - 3.221354 data arrival time + 9 0.314889 1.405095 1.020794 3.020794 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.405292 0.000000 3.020794 ^ gpio_slow_sel[3] (out) + 3.020794 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9463,13 +9155,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221354 data arrival time + -3.020794 data arrival time --------------------------------------------------------------------------------------------- - 4.528646 slack (MET) + 4.729206 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9478,10 +9170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 1.681224 1.221307 3.221307 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.681583 0.000000 3.221307 ^ gpio_out[13] (out) - 3.221307 data arrival time + 9 0.314889 1.405095 1.020679 3.020679 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.405288 0.000000 3.020679 ^ gpio_analog_en[3] (out) + 3.020679 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9491,13 +9183,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221307 data arrival time + -3.020679 data arrival time --------------------------------------------------------------------------------------------- - 4.528693 slack (MET) + 4.729321 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9506,10 +9198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 1.694948 1.221074 3.221073 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.695041 0.000000 3.221073 ^ gpio_vtrip_sel[18] (out) - 3.221073 data arrival time + 9 0.314889 1.405095 1.020630 3.020630 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.405287 0.000000 3.020630 ^ gpio_dm0[3] (out) + 3.020630 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9519,13 +9211,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221073 data arrival time + -3.020630 data arrival time --------------------------------------------------------------------------------------------- - 4.528927 slack (MET) + 4.729370 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9534,10 +9226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380227 1.695902 1.220611 3.220611 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.696046 0.000000 3.220611 ^ gpio_ib_mode_sel[24] (out) - 3.220611 data arrival time + 9 0.315660 1.409239 1.020599 3.020599 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.409483 0.000000 3.020599 ^ gpio_holdover[30] (out) + 3.020599 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9547,13 +9239,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220611 data arrival time + -3.020599 data arrival time --------------------------------------------------------------------------------------------- - 4.529389 slack (MET) + 4.729401 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9562,10 +9254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380128 1.694948 1.219878 3.219877 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.695022 0.000000 3.219877 ^ gpio_ib_mode_sel[18] (out) - 3.219877 data arrival time + 9 0.313716 1.400357 1.020576 3.020576 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.400759 0.000000 3.020576 ^ gpio_slow_sel[8] (out) + 3.020576 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9575,13 +9267,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219877 data arrival time + -3.020576 data arrival time --------------------------------------------------------------------------------------------- - 4.530122 slack (MET) + 4.729424 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9590,10 +9282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 1.690808 1.219623 3.219623 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.690935 0.000000 3.219623 ^ gpio_vtrip_sel[14] (out) - 3.219623 data arrival time + 9 0.314889 1.405095 1.020559 3.020559 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.405285 0.000000 3.020559 ^ gpio_analog_pol[3] (out) + 3.020559 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9603,13 +9295,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219623 data arrival time + -3.020559 data arrival time --------------------------------------------------------------------------------------------- - 4.530377 slack (MET) + 4.729441 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9618,10 +9310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380369 1.696234 1.219445 3.219445 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.696311 0.000000 3.219445 ^ gpio_ib_mode_sel[33] (out) - 3.219445 data arrival time + 9 0.315761 1.407855 1.020462 3.020462 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.407894 0.000000 3.020462 ^ gpio_dm0[2] (out) + 3.020462 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9631,13 +9323,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219445 data arrival time + -3.020462 data arrival time --------------------------------------------------------------------------------------------- - 4.530555 slack (MET) + 4.729538 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9646,10 +9338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380535 1.697120 1.218973 3.218973 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.697197 0.000000 3.218973 ^ gpio_vtrip_sel[28] (out) - 3.218973 data arrival time + 9 0.313716 1.400357 1.020449 3.020449 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.400754 0.000000 3.020449 ^ gpio_analog_en[8] (out) + 3.020449 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9659,13 +9351,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218973 data arrival time + -3.020449 data arrival time --------------------------------------------------------------------------------------------- - 4.531027 slack (MET) + 4.729551 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9674,10 +9366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 1.692094 1.218254 3.218254 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.692180 0.000000 3.218254 ^ gpio_vtrip_sel[17] (out) - 3.218254 data arrival time + 9 0.315761 1.407855 1.020326 3.020326 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.407892 0.000000 3.020326 ^ gpio_slow_sel[2] (out) + 3.020326 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9687,13 +9379,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218254 data arrival time + -3.020326 data arrival time --------------------------------------------------------------------------------------------- - 4.531746 slack (MET) + 4.729674 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9702,10 +9394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 1.691453 1.218155 3.218155 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.691548 0.000000 3.218155 ^ gpio_vtrip_sel[16] (out) - 3.218155 data arrival time + 9 0.313848 1.400663 1.020315 3.020315 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.400979 0.000000 3.020315 ^ gpio_slow_sel[10] (out) + 3.020315 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9715,13 +9407,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218155 data arrival time + -3.020315 data arrival time --------------------------------------------------------------------------------------------- - 4.531845 slack (MET) + 4.729685 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9730,10 +9422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379476 1.692094 1.217061 3.217061 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.692162 0.000000 3.217061 ^ gpio_ib_mode_sel[17] (out) - 3.217061 data arrival time + 9 0.315952 1.404813 1.020279 3.020279 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.405081 0.000000 3.020279 ^ gpio_oeb[34] (out) + 3.020279 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9743,13 +9435,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217061 data arrival time + -3.020279 data arrival time --------------------------------------------------------------------------------------------- - 4.532939 slack (MET) + 4.729721 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9758,10 +9450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379326 1.691453 1.216960 3.216960 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.691529 0.000000 3.216960 ^ gpio_ib_mode_sel[16] (out) - 3.216960 data arrival time + 9 0.315761 1.407855 1.020213 3.020214 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.407891 0.000000 3.020214 ^ gpio_analog_en[2] (out) + 3.020214 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9771,13 +9463,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.216960 data arrival time + -3.020214 data arrival time --------------------------------------------------------------------------------------------- - 4.533040 slack (MET) + 4.729786 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9786,10 +9478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 1.681224 1.215328 3.215328 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.681410 0.000000 3.215328 ^ gpio_vtrip_sel[13] (out) - 3.215328 data arrival time + 9 0.315761 1.407855 1.019623 3.019623 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.407884 0.000000 3.019623 ^ gpio_analog_sel[2] (out) + 3.019623 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9799,13 +9491,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.215328 data arrival time + -3.019623 data arrival time --------------------------------------------------------------------------------------------- - 4.534672 slack (MET) + 4.730377 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9814,10 +9506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379185 1.690808 1.215103 3.215103 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.690861 0.000000 3.215103 ^ gpio_ib_mode_sel[14] (out) - 3.215103 data arrival time + 9 0.313716 1.400357 1.019504 3.019504 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.400718 0.000000 3.019504 ^ gpio_dm0[8] (out) + 3.019504 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9827,13 +9519,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.215103 data arrival time + -3.019504 data arrival time --------------------------------------------------------------------------------------------- - 4.534897 slack (MET) + 4.730496 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9842,10 +9534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378530 1.681224 1.214998 3.214998 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.681403 0.000000 3.214998 ^ gpio_ib_mode_sel[13] (out) - 3.214998 data arrival time + 9 0.313716 1.400357 1.019425 3.019425 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.400715 0.000000 3.019425 ^ gpio_analog_pol[8] (out) + 3.019425 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9855,13 +9547,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.214998 data arrival time + -3.019425 data arrival time --------------------------------------------------------------------------------------------- - 4.535002 slack (MET) + 4.730575 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9870,10 +9562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 1.409735 1.024433 3.024433 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.410004 0.000000 3.024433 ^ gpio_analog_en[12] (out) - 3.024433 data arrival time + 9 0.315761 1.407855 1.019394 3.019394 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.407882 0.000000 3.019394 ^ gpio_holdover[2] (out) + 3.019394 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9883,13 +9575,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.024433 data arrival time + -3.019394 data arrival time --------------------------------------------------------------------------------------------- - 4.725567 slack (MET) + 4.730606 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9898,10 +9590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 1.409735 1.023986 3.023986 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.409990 0.000000 3.023986 ^ gpio_slow_sel[12] (out) - 3.023986 data arrival time + 9 0.316579 1.413294 1.019265 3.019265 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.413422 0.000000 3.019265 ^ gpio_vtrip_sel[24] (out) + 3.019265 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9911,13 +9603,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.023986 data arrival time + -3.019265 data arrival time --------------------------------------------------------------------------------------------- - 4.726014 slack (MET) + 4.730735 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9926,10 +9618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 1.409735 1.023798 3.023798 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.409984 0.000000 3.023798 ^ gpio_dm0[12] (out) - 3.023798 data arrival time + 9 0.313502 1.399344 1.019211 3.019211 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.399704 0.000000 3.019211 ^ gpio_slow_sel[7] (out) + 3.019211 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9939,13 +9631,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.023798 data arrival time + -3.019211 data arrival time --------------------------------------------------------------------------------------------- - 4.726202 slack (MET) + 4.730789 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9954,10 +9646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 1.409735 1.023736 3.023736 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.409982 0.000000 3.023736 ^ gpio_analog_pol[12] (out) - 3.023736 data arrival time + 9 0.316579 1.413294 1.019198 3.019198 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.413420 0.000000 3.019198 ^ gpio_oeb[24] (out) + 3.019198 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9967,13 +9659,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.023736 data arrival time + -3.019198 data arrival time --------------------------------------------------------------------------------------------- - 4.726264 slack (MET) + 4.730802 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9982,10 +9674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 1.392974 1.023538 3.023538 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.393794 0.000000 3.023538 ^ gpio_slow_sel[2] (out) - 3.023538 data arrival time + 9 0.313848 1.400663 1.019168 3.019168 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.400941 0.000000 3.019168 ^ gpio_analog_en[10] (out) + 3.019168 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9995,13 +9687,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.023538 data arrival time + -3.019168 data arrival time --------------------------------------------------------------------------------------------- - 4.726462 slack (MET) + 4.730832 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10010,10 +9702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 1.409735 1.023296 3.023296 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.409969 0.000000 3.023296 ^ gpio_analog_sel[12] (out) - 3.023296 data arrival time + 9 0.316579 1.413294 1.019099 3.019099 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.413418 0.000000 3.019099 ^ gpio_ib_mode_sel[24] (out) + 3.019099 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10023,13 +9715,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.023296 data arrival time + -3.019099 data arrival time --------------------------------------------------------------------------------------------- - 4.726705 slack (MET) + 4.730901 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10038,10 +9730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 1.409735 1.023073 3.023073 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.409962 0.000000 3.023073 ^ gpio_holdover[12] (out) - 3.023073 data arrival time + 9 0.312970 1.391533 1.019069 3.019069 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.392195 0.000000 3.019069 ^ gpio_analog_pol[5] (out) + 3.019069 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10051,13 +9743,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.023073 data arrival time + -3.019069 data arrival time --------------------------------------------------------------------------------------------- - 4.726927 slack (MET) + 4.730931 slack (MET) Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10066,10 +9758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 1.392974 1.022965 3.022965 ^ gpio_loopback_zero[2] (in) + 9 0.315761 1.407855 1.018891 3.018891 ^ gpio_loopback_zero[2] (in) gpio_loopback_zero[2] (net) - 1.393762 0.000000 3.022965 ^ gpio_analog_en[2] (out) - 3.022965 data arrival time + 1.407877 0.000000 3.018891 ^ gpio_vtrip_sel[2] (out) + 3.018891 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10079,13 +9771,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.022965 data arrival time + -3.018891 data arrival time --------------------------------------------------------------------------------------------- - 4.727036 slack (MET) + 4.731109 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10094,10 +9786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 1.409735 1.022553 3.022553 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.409947 0.000000 3.022553 ^ gpio_vtrip_sel[12] (out) - 3.022553 data arrival time + 9 0.313848 1.400663 1.018818 3.018817 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.400929 0.000000 3.018817 ^ gpio_dm0[10] (out) + 3.018817 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10107,13 +9799,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.022553 data arrival time + -3.018817 data arrival time --------------------------------------------------------------------------------------------- - 4.727447 slack (MET) + 4.731183 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10122,10 +9814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 1.392974 1.021971 3.021971 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.393708 0.000000 3.021971 ^ gpio_dm0[2] (out) - 3.021971 data arrival time + 9 0.313848 1.400663 1.018746 3.018746 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.400927 0.000000 3.018746 ^ gpio_analog_pol[10] (out) + 3.018746 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10135,13 +9827,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.021971 data arrival time + -3.018746 data arrival time --------------------------------------------------------------------------------------------- - 4.728029 slack (MET) + 4.731254 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10150,10 +9842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 1.391533 1.021673 3.021673 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.392334 0.000000 3.021673 ^ gpio_slow_sel[5] (out) - 3.021673 data arrival time + 9 0.312293 1.394435 1.018748 3.018749 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.395069 0.000000 3.018749 ^ gpio_slow_sel[1] (out) + 3.018749 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10163,13 +9855,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.021673 data arrival time + -3.018749 data arrival time --------------------------------------------------------------------------------------------- - 4.728326 slack (MET) + 4.731252 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10178,10 +9870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 1.409511 1.021583 3.021583 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.409543 0.000000 3.021583 ^ gpio_slow_sel[11] (out) - 3.021583 data arrival time + 9 0.315761 1.407855 1.018722 3.018722 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.407875 0.000000 3.018722 ^ gpio_ib_mode_sel[2] (out) + 3.018722 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10191,13 +9883,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.021583 data arrival time + -3.018722 data arrival time --------------------------------------------------------------------------------------------- - 4.728417 slack (MET) + 4.731278 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10206,10 +9898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 1.409511 1.021455 3.021455 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.409542 0.000000 3.021455 ^ gpio_analog_en[11] (out) - 3.021455 data arrival time + 9 0.315042 1.404606 1.018622 3.018622 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.404647 0.000000 3.018622 ^ gpio_slow_sel[9] (out) + 3.018622 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10219,13 +9911,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.021455 data arrival time + -3.018622 data arrival time --------------------------------------------------------------------------------------------- - 4.728545 slack (MET) + 4.731378 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10234,10 +9926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 1.409511 1.021406 3.021406 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.409541 0.000000 3.021406 ^ gpio_dm0[11] (out) - 3.021406 data arrival time + 9 0.314889 1.405095 1.018598 3.018598 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.405236 0.000000 3.018598 ^ gpio_analog_sel[3] (out) + 3.018598 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10247,13 +9939,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.021406 data arrival time + -3.018598 data arrival time --------------------------------------------------------------------------------------------- - 4.728594 slack (MET) + 4.731402 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10262,10 +9954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 1.409511 1.021334 3.021334 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.409541 0.000000 3.021334 ^ gpio_analog_pol[11] (out) - 3.021334 data arrival time + 9 0.315761 1.407855 1.018531 3.018531 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.407874 0.000000 3.018531 ^ gpio_oeb[2] (out) + 3.018531 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10275,13 +9967,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.021334 data arrival time + -3.018531 data arrival time --------------------------------------------------------------------------------------------- - 4.728666 slack (MET) + 4.731469 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10290,10 +9982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 1.391533 1.021045 3.021045 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.392299 0.000000 3.021045 ^ gpio_analog_en[5] (out) - 3.021045 data arrival time + 9 0.313502 1.399344 1.018426 3.018426 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.399675 0.000000 3.018426 ^ gpio_analog_en[7] (out) + 3.018426 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10303,13 +9995,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.021045 data arrival time + -3.018426 data arrival time --------------------------------------------------------------------------------------------- - 4.728954 slack (MET) + 4.731574 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10318,10 +10010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 1.391533 1.020945 3.020945 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.392294 0.000000 3.020945 ^ gpio_dm0[5] (out) - 3.020945 data arrival time + 9 0.313848 1.400663 1.018306 3.018306 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.400913 0.000000 3.018306 ^ gpio_analog_sel[10] (out) + 3.018306 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10331,13 +10023,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.020945 data arrival time + -3.018306 data arrival time --------------------------------------------------------------------------------------------- - 4.729054 slack (MET) + 4.731694 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10346,10 +10038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 1.409511 1.020907 3.020907 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.409536 0.000000 3.020907 ^ gpio_analog_sel[11] (out) - 3.020907 data arrival time + 9 0.313502 1.399344 1.018171 3.018171 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.399666 0.000000 3.018171 ^ gpio_dm0[7] (out) + 3.018171 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10359,13 +10051,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.020907 data arrival time + -3.018171 data arrival time --------------------------------------------------------------------------------------------- - 4.729093 slack (MET) + 4.731829 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10374,10 +10066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 1.401367 1.020828 3.020828 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.401684 0.000000 3.020828 ^ gpio_slow_sel[10] (out) - 3.020828 data arrival time + 9 0.315042 1.404606 1.017904 3.017904 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.404639 0.000000 3.017904 ^ gpio_analog_en[9] (out) + 3.017904 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10387,13 +10079,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.020828 data arrival time + -3.017904 data arrival time --------------------------------------------------------------------------------------------- - 4.729172 slack (MET) + 4.732096 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10401,11 +10093,11 @@ Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 9 0.314889 1.405095 1.020794 3.020794 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.405292 0.000000 3.020794 ^ gpio_slow_sel[3] (out) - 3.020794 data arrival time + 2.000000 2.000000 ^ input external delay + 9 0.315042 1.404606 1.017848 3.017848 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.404638 0.000000 3.017848 ^ gpio_dm0[9] (out) + 3.017848 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10415,13 +10107,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.020794 data arrival time + -3.017848 data arrival time --------------------------------------------------------------------------------------------- - 4.729206 slack (MET) + 4.732152 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10430,10 +10122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 1.405095 1.020679 3.020679 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.405288 0.000000 3.020679 ^ gpio_analog_en[3] (out) - 3.020679 data arrival time + 9 0.312506 1.395081 1.017838 3.017838 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.395551 0.000000 3.017838 ^ gpio_slow_sel[6] (out) + 3.017838 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10443,13 +10135,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.020679 data arrival time + -3.017838 data arrival time --------------------------------------------------------------------------------------------- - 4.729321 slack (MET) + 4.732162 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10458,10 +10150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 1.409511 1.020674 3.020674 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.409534 0.000000 3.020674 ^ gpio_holdover[11] (out) - 3.020674 data arrival time + 9 0.313502 1.399344 1.017793 3.017793 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.399653 0.000000 3.017793 ^ gpio_analog_pol[7] (out) + 3.017793 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10471,13 +10163,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.020674 data arrival time + -3.017793 data arrival time --------------------------------------------------------------------------------------------- - 4.729325 slack (MET) + 4.732207 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10486,10 +10178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 1.405095 1.020630 3.020630 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.405287 0.000000 3.020630 ^ gpio_dm0[3] (out) - 3.020630 data arrival time + 9 0.315042 1.404606 1.017766 3.017766 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.404637 0.000000 3.017766 ^ gpio_analog_pol[9] (out) + 3.017766 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10499,13 +10191,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.020630 data arrival time + -3.017766 data arrival time --------------------------------------------------------------------------------------------- - 4.729370 slack (MET) + 4.732234 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10514,10 +10206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 1.400357 1.020576 3.020576 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.400759 0.000000 3.020576 ^ gpio_slow_sel[8] (out) - 3.020576 data arrival time + 9 0.313625 1.399954 1.017593 3.017593 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.400254 0.000000 3.017593 ^ gpio_slow_sel[4] (out) + 3.017593 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10527,13 +10219,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.020576 data arrival time + -3.017593 data arrival time --------------------------------------------------------------------------------------------- - 4.729424 slack (MET) + 4.732408 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10542,10 +10234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 1.405095 1.020559 3.020559 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.405285 0.000000 3.020559 ^ gpio_analog_pol[3] (out) - 3.020559 data arrival time + 9 0.313625 1.399954 1.017480 3.017480 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.400250 0.000000 3.017480 ^ gpio_analog_en[4] (out) + 3.017480 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10555,13 +10247,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.020559 data arrival time + -3.017480 data arrival time --------------------------------------------------------------------------------------------- - 4.729441 slack (MET) + 4.732520 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10570,10 +10262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 1.400357 1.020449 3.020449 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.400754 0.000000 3.020449 ^ gpio_analog_en[8] (out) - 3.020449 data arrival time + 9 0.312293 1.394435 1.017441 3.017441 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.395006 0.000000 3.017441 ^ gpio_analog_en[1] (out) + 3.017441 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10583,13 +10275,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.020449 data arrival time + -3.017441 data arrival time --------------------------------------------------------------------------------------------- - 4.729551 slack (MET) + 4.732559 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10598,10 +10290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 1.409511 1.020166 3.020166 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.409529 0.000000 3.020166 ^ gpio_vtrip_sel[11] (out) - 3.020166 data arrival time + 9 0.313625 1.399954 1.017429 3.017429 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.400248 0.000000 3.017429 ^ gpio_dm0[4] (out) + 3.017429 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10611,13 +10303,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.020166 data arrival time + -3.017429 data arrival time --------------------------------------------------------------------------------------------- - 4.729834 slack (MET) + 4.732571 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10626,10 +10318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 1.392974 1.020119 3.020119 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.393612 0.000000 3.020119 ^ gpio_analog_pol[2] (out) - 3.020119 data arrival time + 9 0.313625 1.399954 1.017355 3.017355 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.400246 0.000000 3.017355 ^ gpio_analog_pol[4] (out) + 3.017355 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10639,13 +10331,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.020119 data arrival time + -3.017355 data arrival time --------------------------------------------------------------------------------------------- - 4.729881 slack (MET) + 4.732645 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10654,10 +10346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 1.409735 1.020016 3.020016 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.409882 0.000000 3.020016 ^ gpio_ib_mode_sel[12] (out) - 3.020016 data arrival time + 9 0.315042 1.404606 1.017308 3.017308 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.404633 0.000000 3.017308 ^ gpio_analog_sel[9] (out) + 3.017308 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10667,13 +10359,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.020016 data arrival time + -3.017308 data arrival time --------------------------------------------------------------------------------------------- - 4.729984 slack (MET) + 4.732692 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10682,10 +10374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 1.409511 1.019996 3.019996 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.409528 0.000000 3.019996 ^ gpio_ib_mode_sel[11] (out) - 3.019996 data arrival time + 9 0.312506 1.395081 1.017264 3.017264 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.395527 0.000000 3.017264 ^ gpio_analog_en[6] (out) + 3.017264 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10695,13 +10387,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.019996 data arrival time + -3.017264 data arrival time --------------------------------------------------------------------------------------------- - 4.730004 slack (MET) + 4.732736 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10710,10 +10402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.316158 1.409511 1.019804 3.019804 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.409527 0.000000 3.019804 ^ gpio_oeb[11] (out) - 3.019804 data arrival time + 9 0.314889 1.405095 1.017144 3.017144 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.405205 0.000000 3.017144 ^ gpio_holdover[3] (out) + 3.017144 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10723,13 +10415,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.019804 data arrival time + -3.017144 data arrival time --------------------------------------------------------------------------------------------- - 4.730196 slack (MET) + 4.732856 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10738,10 +10430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 1.401367 1.019681 3.019681 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.401645 0.000000 3.019681 ^ gpio_analog_en[10] (out) - 3.019681 data arrival time + 9 0.315042 1.404606 1.017042 3.017042 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.404630 0.000000 3.017042 ^ gpio_holdover[9] (out) + 3.017042 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10751,13 +10443,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.019681 data arrival time + -3.017042 data arrival time --------------------------------------------------------------------------------------------- - 4.730319 slack (MET) + 4.732958 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10766,10 +10458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 1.400357 1.019504 3.019504 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.400718 0.000000 3.019504 ^ gpio_dm0[8] (out) - 3.019504 data arrival time + 9 0.312506 1.395081 1.017014 3.017014 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.395516 0.000000 3.017014 ^ gpio_dm0[6] (out) + 3.017014 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10779,13 +10471,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.019504 data arrival time + -3.017014 data arrival time --------------------------------------------------------------------------------------------- - 4.730496 slack (MET) + 4.732986 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10794,10 +10486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 1.400357 1.019425 3.019425 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.400715 0.000000 3.019425 ^ gpio_analog_pol[8] (out) - 3.019425 data arrival time + 9 0.313535 1.399439 1.016968 3.016968 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.399706 0.000000 3.016968 ^ gpio_analog_en[12] (out) + 3.016968 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10807,13 +10499,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.019425 data arrival time + -3.016968 data arrival time --------------------------------------------------------------------------------------------- - 4.730575 slack (MET) + 4.733032 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10822,10 +10514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 1.401367 1.019330 3.019331 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.401634 0.000000 3.019331 ^ gpio_dm0[10] (out) - 3.019331 data arrival time + 9 0.313625 1.399954 1.016940 3.016940 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.400232 0.000000 3.016940 ^ gpio_analog_sel[4] (out) + 3.016940 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10835,13 +10527,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.019331 data arrival time + -3.016940 data arrival time --------------------------------------------------------------------------------------------- - 4.730669 slack (MET) + 4.733060 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10850,10 +10542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 1.401367 1.019259 3.019259 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.401632 0.000000 3.019259 ^ gpio_analog_pol[10] (out) - 3.019259 data arrival time + 9 0.313625 1.399954 1.016700 3.016700 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.400224 0.000000 3.016700 ^ gpio_holdover[4] (out) + 3.016700 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10863,13 +10555,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.019259 data arrival time + -3.016700 data arrival time --------------------------------------------------------------------------------------------- - 4.730741 slack (MET) + 4.733300 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10878,10 +10570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 1.399344 1.019211 3.019211 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.399704 0.000000 3.019211 ^ gpio_slow_sel[7] (out) - 3.019211 data arrival time + 9 0.314889 1.405095 1.016657 3.016657 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.405195 0.000000 3.016657 ^ gpio_vtrip_sel[3] (out) + 3.016657 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10891,13 +10583,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.019211 data arrival time + -3.016657 data arrival time --------------------------------------------------------------------------------------------- - 4.730789 slack (MET) + 4.733343 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10906,10 +10598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 1.391533 1.019069 3.019069 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.392195 0.000000 3.019069 ^ gpio_analog_pol[5] (out) - 3.019069 data arrival time + 9 0.312293 1.394435 1.016644 3.016644 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.394969 0.000000 3.016644 ^ gpio_analog_pol[1] (out) + 3.016644 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10919,13 +10611,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.019069 data arrival time + -3.016644 data arrival time --------------------------------------------------------------------------------------------- - 4.730931 slack (MET) + 4.733356 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10934,10 +10626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 1.401367 1.018819 3.018819 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.401618 0.000000 3.018819 ^ gpio_analog_sel[10] (out) - 3.018819 data arrival time + 9 0.312506 1.395081 1.016641 3.016641 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.395501 0.000000 3.016641 ^ gpio_analog_pol[6] (out) + 3.016641 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10947,13 +10639,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.018819 data arrival time + -3.016641 data arrival time --------------------------------------------------------------------------------------------- - 4.731181 slack (MET) + 4.733359 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10962,10 +10654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 1.394435 1.018748 3.018749 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.395069 0.000000 3.018749 ^ gpio_slow_sel[1] (out) - 3.018749 data arrival time + 9 0.313716 1.400357 1.016603 3.016603 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.400619 0.000000 3.016603 ^ gpio_analog_sel[8] (out) + 3.016603 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10975,13 +10667,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.018749 data arrival time + -3.016603 data arrival time --------------------------------------------------------------------------------------------- - 4.731252 slack (MET) + 4.733397 slack (MET) Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10990,10 +10682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 1.404597 1.018623 3.018623 ^ gpio_loopback_zero[9] (in) + 9 0.315042 1.404606 1.016539 3.016539 ^ gpio_loopback_zero[9] (in) gpio_loopback_zero[9] (net) - 1.404638 0.000000 3.018623 ^ gpio_slow_sel[9] (out) - 3.018623 data arrival time + 1.404626 0.000000 3.016539 ^ gpio_vtrip_sel[9] (out) + 3.016539 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11003,13 +10695,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.018623 data arrival time + -3.016539 data arrival time --------------------------------------------------------------------------------------------- - 4.731377 slack (MET) + 4.733461 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11018,10 +10710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 1.405095 1.018598 3.018598 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.405236 0.000000 3.018598 ^ gpio_analog_sel[3] (out) - 3.018598 data arrival time + 9 0.313535 1.399439 1.016509 3.016509 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.399692 0.000000 3.016509 ^ gpio_slow_sel[12] (out) + 3.016509 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11031,13 +10723,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.018598 data arrival time + -3.016509 data arrival time --------------------------------------------------------------------------------------------- - 4.731402 slack (MET) + 4.733491 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11046,10 +10738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 1.399344 1.018426 3.018426 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.399675 0.000000 3.018426 ^ gpio_analog_en[7] (out) - 3.018426 data arrival time + 9 0.314889 1.405095 1.016479 3.016479 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.405192 0.000000 3.016479 ^ gpio_ib_mode_sel[3] (out) + 3.016479 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11059,13 +10751,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.018426 data arrival time + -3.016479 data arrival time --------------------------------------------------------------------------------------------- - 4.731574 slack (MET) + 4.733521 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11074,10 +10766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 1.399344 1.018171 3.018171 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.399666 0.000000 3.018171 ^ gpio_dm0[7] (out) - 3.018171 data arrival time + 9 0.315660 1.409239 1.016409 3.016409 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.409372 0.000000 3.016409 ^ gpio_vtrip_sel[30] (out) + 3.016409 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11087,13 +10779,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.018171 data arrival time + -3.016409 data arrival time --------------------------------------------------------------------------------------------- - 4.731829 slack (MET) + 4.733591 slack (MET) Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11102,10 +10794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 1.404597 1.017904 3.017904 ^ gpio_loopback_zero[9] (in) + 9 0.315042 1.404606 1.016370 3.016370 ^ gpio_loopback_zero[9] (in) gpio_loopback_zero[9] (net) - 1.404629 0.000000 3.017904 ^ gpio_analog_en[9] (out) - 3.017904 data arrival time + 1.404624 0.000000 3.016370 ^ gpio_ib_mode_sel[9] (out) + 3.016370 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11115,13 +10807,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.017904 data arrival time + -3.016370 data arrival time --------------------------------------------------------------------------------------------- - 4.732096 slack (MET) + 4.733630 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11130,10 +10822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 1.404597 1.017848 3.017848 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.404629 0.000000 3.017848 ^ gpio_dm0[9] (out) - 3.017848 data arrival time + 9 0.313535 1.399439 1.016334 3.016334 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.399686 0.000000 3.016334 ^ gpio_dm0[12] (out) + 3.016334 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11143,13 +10835,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.017848 data arrival time + -3.016334 data arrival time --------------------------------------------------------------------------------------------- - 4.732152 slack (MET) + 4.733666 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11158,10 +10850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 1.395081 1.017838 3.017838 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.395551 0.000000 3.017838 ^ gpio_slow_sel[6] (out) - 3.017838 data arrival time + 9 0.312293 1.394435 1.016319 3.016319 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.394954 0.000000 3.016319 ^ gpio_inp_dis[1] (out) + 3.016319 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11171,13 +10863,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.017838 data arrival time + -3.016319 data arrival time --------------------------------------------------------------------------------------------- - 4.732162 slack (MET) + 4.733681 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11186,10 +10878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 1.399344 1.017793 3.017793 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.399653 0.000000 3.017793 ^ gpio_analog_pol[7] (out) - 3.017793 data arrival time + 9 0.314889 1.405095 1.016278 3.016279 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.405188 0.000000 3.016279 ^ gpio_oeb[3] (out) + 3.016279 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11199,13 +10891,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.017793 data arrival time + -3.016279 data arrival time --------------------------------------------------------------------------------------------- - 4.732207 slack (MET) + 4.733722 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11214,10 +10906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 1.404597 1.017767 3.017767 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.404628 0.000000 3.017767 ^ gpio_analog_pol[9] (out) - 3.017767 data arrival time + 9 0.313535 1.399439 1.016272 3.016272 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.399684 0.000000 3.016272 ^ gpio_analog_pol[12] (out) + 3.016272 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11227,13 +10919,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.017767 data arrival time + -3.016272 data arrival time --------------------------------------------------------------------------------------------- - 4.732234 slack (MET) + 4.733728 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11242,10 +10934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 1.399954 1.017593 3.017593 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.400254 0.000000 3.017593 ^ gpio_slow_sel[4] (out) - 3.017593 data arrival time + 9 0.313848 1.400663 1.016255 3.016255 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.400854 0.000000 3.016255 ^ gpio_holdover[10] (out) + 3.016255 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11255,13 +10947,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.017593 data arrival time + -3.016255 data arrival time --------------------------------------------------------------------------------------------- - 4.732408 slack (MET) + 4.733745 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11270,10 +10962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 1.399954 1.017480 3.017480 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.400250 0.000000 3.017480 ^ gpio_analog_en[4] (out) - 3.017480 data arrival time + 9 0.315042 1.404606 1.016179 3.016179 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.404623 0.000000 3.016179 ^ gpio_oeb[9] (out) + 3.016179 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11283,13 +10975,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.017480 data arrival time + -3.016179 data arrival time --------------------------------------------------------------------------------------------- - 4.732520 slack (MET) + 4.733821 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11298,10 +10990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 1.394435 1.017441 3.017441 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.395006 0.000000 3.017441 ^ gpio_analog_en[1] (out) - 3.017441 data arrival time + 9 0.312970 1.391533 1.016012 3.016012 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.392049 0.000000 3.016012 ^ gpio_analog_sel[5] (out) + 3.016012 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11311,13 +11003,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.017441 data arrival time + -3.016012 data arrival time --------------------------------------------------------------------------------------------- - 4.732559 slack (MET) + 4.733987 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11326,10 +11018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 1.399954 1.017429 3.017429 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.400248 0.000000 3.017429 ^ gpio_dm0[4] (out) - 3.017429 data arrival time + 9 0.313535 1.399439 1.015838 3.015838 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.399671 0.000000 3.015838 ^ gpio_analog_sel[12] (out) + 3.015838 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11339,13 +11031,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.017429 data arrival time + -3.015838 data arrival time --------------------------------------------------------------------------------------------- - 4.732571 slack (MET) + 4.734162 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11354,10 +11046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 1.399954 1.017355 3.017355 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.400246 0.000000 3.017355 ^ gpio_analog_pol[4] (out) - 3.017355 data arrival time + 9 0.313535 1.399439 1.015618 3.015618 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.399665 0.000000 3.015618 ^ gpio_holdover[12] (out) + 3.015618 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11367,13 +11059,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.017355 data arrival time + -3.015618 data arrival time --------------------------------------------------------------------------------------------- - 4.732645 slack (MET) + 4.734382 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11382,10 +11074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 1.404597 1.017309 3.017309 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.404623 0.000000 3.017309 ^ gpio_analog_sel[9] (out) - 3.017309 data arrival time + 9 0.315660 1.409239 1.015526 3.015526 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.409353 0.000000 3.015526 ^ gpio_ib_mode_sel[30] (out) + 3.015526 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11395,13 +11087,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.017309 data arrival time + -3.015526 data arrival time --------------------------------------------------------------------------------------------- - 4.732691 slack (MET) + 4.734474 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11410,10 +11102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 1.395081 1.017264 3.017264 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.395527 0.000000 3.017264 ^ gpio_analog_en[6] (out) - 3.017264 data arrival time + 9 0.313502 1.399344 1.015490 3.015490 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.399579 0.000000 3.015490 ^ gpio_analog_sel[7] (out) + 3.015490 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11423,13 +11115,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.017264 data arrival time + -3.015490 data arrival time --------------------------------------------------------------------------------------------- - 4.732736 slack (MET) + 4.734510 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11438,10 +11130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 1.405095 1.017144 3.017144 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.405205 0.000000 3.017144 ^ gpio_holdover[3] (out) - 3.017144 data arrival time + 9 0.313535 1.399439 1.015105 3.015105 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.399650 0.000000 3.015105 ^ gpio_vtrip_sel[12] (out) + 3.015105 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11451,13 +11143,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.017144 data arrival time + -3.015105 data arrival time --------------------------------------------------------------------------------------------- - 4.732856 slack (MET) + 4.734895 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11466,10 +11158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 1.404597 1.017043 3.017043 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.404621 0.000000 3.017043 ^ gpio_holdover[9] (out) - 3.017043 data arrival time + 9 0.312970 1.391533 1.014773 3.014773 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.391995 0.000000 3.014773 ^ gpio_holdover[5] (out) + 3.014773 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11479,13 +11171,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.017043 data arrival time + -3.014773 data arrival time --------------------------------------------------------------------------------------------- - 4.732957 slack (MET) + 4.735227 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11494,10 +11186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 1.395081 1.017014 3.017014 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.395516 0.000000 3.017014 ^ gpio_dm0[6] (out) - 3.017014 data arrival time + 9 0.312293 1.394435 1.014441 3.014441 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.394873 0.000000 3.014441 ^ gpio_analog_sel[1] (out) + 3.014441 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11507,13 +11199,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.017014 data arrival time + -3.014441 data arrival time --------------------------------------------------------------------------------------------- - 4.732986 slack (MET) + 4.735559 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11522,10 +11214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 1.392974 1.016971 3.016971 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.393466 0.000000 3.016971 ^ gpio_analog_sel[2] (out) - 3.016971 data arrival time + 9 0.313502 1.399344 1.014253 3.014253 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.399544 0.000000 3.014253 ^ gpio_holdover[7] (out) + 3.014253 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11535,13 +11227,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.016971 data arrival time + -3.014253 data arrival time --------------------------------------------------------------------------------------------- - 4.733029 slack (MET) + 4.735746 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11550,10 +11242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 1.399954 1.016940 3.016940 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.400232 0.000000 3.016940 ^ gpio_analog_sel[4] (out) - 3.016940 data arrival time + 9 0.313716 1.400357 1.014216 3.014216 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.400549 0.000000 3.014216 ^ gpio_holdover[8] (out) + 3.014216 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11563,13 +11255,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.016940 data arrival time + -3.014216 data arrival time --------------------------------------------------------------------------------------------- - 4.733060 slack (MET) + 4.735784 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11578,10 +11270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315856 1.409735 1.016927 3.016927 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.409818 0.000000 3.016927 ^ gpio_oeb[12] (out) - 3.016927 data arrival time + 9 0.313625 1.399954 1.014144 3.014144 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.400149 0.000000 3.014144 ^ gpio_vtrip_sel[4] (out) + 3.014144 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11591,13 +11283,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.016927 data arrival time + -3.014144 data arrival time --------------------------------------------------------------------------------------------- - 4.733073 slack (MET) + 4.735856 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11606,10 +11298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 1.401367 1.016768 3.016768 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.401559 0.000000 3.016768 ^ gpio_holdover[10] (out) - 3.016768 data arrival time + 9 0.311175 1.389072 1.013245 3.013245 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.389503 0.000000 3.013245 ^ gpio_slow_sel[11] (out) + 3.013245 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11619,13 +11311,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.016768 data arrival time + -3.013245 data arrival time --------------------------------------------------------------------------------------------- - 4.733232 slack (MET) + 4.736755 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11634,10 +11326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 1.399954 1.016700 3.016700 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.400224 0.000000 3.016700 ^ gpio_holdover[4] (out) - 3.016700 data arrival time + 9 0.311175 1.389072 1.012670 3.012670 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.389480 0.000000 3.012670 ^ gpio_analog_en[11] (out) + 3.012670 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11647,13 +11339,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.016700 data arrival time + -3.012670 data arrival time --------------------------------------------------------------------------------------------- - 4.733300 slack (MET) + 4.737330 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11662,10 +11354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 1.405095 1.016657 3.016657 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.405195 0.000000 3.016657 ^ gpio_vtrip_sel[3] (out) - 3.016657 data arrival time + 9 0.313535 1.399439 1.012589 3.012589 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.399585 0.000000 3.012589 ^ gpio_ib_mode_sel[12] (out) + 3.012589 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11675,13 +11367,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.016657 data arrival time + -3.012589 data arrival time --------------------------------------------------------------------------------------------- - 4.733343 slack (MET) + 4.737411 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11690,10 +11382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 1.394435 1.016644 3.016644 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.394969 0.000000 3.016644 ^ gpio_analog_pol[1] (out) - 3.016644 data arrival time + 9 0.311175 1.389072 1.012420 3.012420 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.389470 0.000000 3.012420 ^ gpio_dm0[11] (out) + 3.012420 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11703,13 +11395,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.016644 data arrival time + -3.012420 data arrival time --------------------------------------------------------------------------------------------- - 4.733356 slack (MET) + 4.737580 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11718,10 +11410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 1.395081 1.016641 3.016641 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.395501 0.000000 3.016641 ^ gpio_analog_pol[6] (out) - 3.016641 data arrival time + 9 0.312970 1.391533 1.012040 3.012040 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.391887 0.000000 3.012040 ^ gpio_vtrip_sel[5] (out) + 3.012040 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11731,13 +11423,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.016641 data arrival time + -3.012040 data arrival time --------------------------------------------------------------------------------------------- - 4.733359 slack (MET) + 4.737960 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11746,10 +11438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 1.400357 1.016603 3.016603 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.400619 0.000000 3.016603 ^ gpio_analog_sel[8] (out) - 3.016603 data arrival time + 9 0.313848 1.400663 1.012033 3.012033 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.400757 0.000000 3.012033 ^ gpio_vtrip_sel[10] (out) + 3.012033 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11759,13 +11451,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.016603 data arrival time + -3.012033 data arrival time --------------------------------------------------------------------------------------------- - 4.733397 slack (MET) + 4.737967 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11774,10 +11466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 1.404597 1.016540 3.016540 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.404616 0.000000 3.016540 ^ gpio_vtrip_sel[9] (out) - 3.016540 data arrival time + 9 0.315660 1.409239 1.011925 3.011925 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.409291 0.000000 3.011925 ^ gpio_oeb[30] (out) + 3.011925 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11787,13 +11479,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.016540 data arrival time + -3.011925 data arrival time --------------------------------------------------------------------------------------------- - 4.733460 slack (MET) + 4.738074 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11802,10 +11494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 1.405095 1.016479 3.016479 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.405192 0.000000 3.016479 ^ gpio_ib_mode_sel[3] (out) - 3.016479 data arrival time + 9 0.313502 1.399344 1.011521 3.011521 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.399476 0.000000 3.011521 ^ gpio_vtrip_sel[7] (out) + 3.011521 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11815,13 +11507,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.016479 data arrival time + -3.011521 data arrival time --------------------------------------------------------------------------------------------- - 4.733521 slack (MET) + 4.738479 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11830,10 +11522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 1.404597 1.016371 3.016371 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.404615 0.000000 3.016371 ^ gpio_ib_mode_sel[9] (out) - 3.016371 data arrival time + 9 0.313625 1.399954 1.011495 3.011495 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.400083 0.000000 3.011495 ^ gpio_ib_mode_sel[4] (out) + 3.011495 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11843,13 +11535,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.016371 data arrival time + -3.011495 data arrival time --------------------------------------------------------------------------------------------- - 4.733629 slack (MET) + 4.738505 slack (MET) Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11858,10 +11550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 1.394435 1.016319 3.016319 ^ gpio_loopback_zero[1] (in) + 9 0.312293 1.394435 1.011485 3.011485 ^ gpio_loopback_zero[1] (in) gpio_loopback_zero[1] (net) - 1.394954 0.000000 3.016319 ^ gpio_inp_dis[1] (out) - 3.016319 data arrival time + 1.394760 0.000000 3.011485 ^ gpio_holdover[1] (out) + 3.011485 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11871,13 +11563,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.016319 data arrival time + -3.011485 data arrival time --------------------------------------------------------------------------------------------- - 4.733681 slack (MET) + 4.738514 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11886,10 +11578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314889 1.405095 1.016278 3.016279 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.405188 0.000000 3.016279 ^ gpio_oeb[3] (out) - 3.016279 data arrival time + 9 0.313716 1.400357 1.011466 3.011466 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.400482 0.000000 3.011466 ^ gpio_vtrip_sel[8] (out) + 3.011466 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11899,13 +11591,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.016279 data arrival time + -3.011466 data arrival time --------------------------------------------------------------------------------------------- - 4.733722 slack (MET) + 4.738534 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11914,10 +11606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315043 1.404597 1.016180 3.016180 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.404613 0.000000 3.016180 ^ gpio_oeb[9] (out) - 3.016180 data arrival time + 9 0.312506 1.395081 1.011337 3.011337 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.395315 0.000000 3.011337 ^ gpio_analog_sel[6] (out) + 3.011337 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11927,13 +11619,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.016180 data arrival time + -3.011337 data arrival time --------------------------------------------------------------------------------------------- - 4.733820 slack (MET) + 4.738663 slack (MET) Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11942,10 +11634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 1.391533 1.016012 3.016012 ^ gpio_loopback_zero[5] (in) + 9 0.312970 1.391533 1.011156 3.011156 ^ gpio_loopback_zero[5] (in) gpio_loopback_zero[5] (net) - 1.392049 0.000000 3.016012 ^ gpio_analog_sel[5] (out) - 3.016012 data arrival time + 1.391855 0.000000 3.011156 ^ gpio_ib_mode_sel[5] (out) + 3.011156 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11955,13 +11647,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.016012 data arrival time + -3.011156 data arrival time --------------------------------------------------------------------------------------------- - 4.733987 slack (MET) + 4.738844 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11970,10 +11662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 1.392974 1.015738 3.015738 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.393413 0.000000 3.015738 ^ gpio_holdover[2] (out) - 3.015738 data arrival time + 9 0.311175 1.389072 1.010908 3.010908 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.389413 0.000000 3.010908 ^ gpio_analog_pol[11] (out) + 3.010908 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11983,13 +11675,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.015738 data arrival time + -3.010908 data arrival time --------------------------------------------------------------------------------------------- - 4.734262 slack (MET) + 4.739092 slack (MET) Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11998,10 +11690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 1.399344 1.015490 3.015490 ^ gpio_loopback_zero[7] (in) + 9 0.313502 1.399344 1.010637 3.010637 ^ gpio_loopback_zero[7] (in) gpio_loopback_zero[7] (net) - 1.399579 0.000000 3.015490 ^ gpio_analog_sel[7] (out) - 3.015490 data arrival time + 1.399457 0.000000 3.010637 ^ gpio_ib_mode_sel[7] (out) + 3.010637 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12011,13 +11703,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.015490 data arrival time + -3.010637 data arrival time --------------------------------------------------------------------------------------------- - 4.734510 slack (MET) + 4.739363 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12026,10 +11718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 1.391533 1.014773 3.014773 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.391995 0.000000 3.014773 ^ gpio_holdover[5] (out) - 3.014773 data arrival time + 9 0.313716 1.400357 1.010577 3.010577 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.400463 0.000000 3.010577 ^ gpio_ib_mode_sel[8] (out) + 3.010577 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12039,13 +11731,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.014773 data arrival time + -3.010577 data arrival time --------------------------------------------------------------------------------------------- - 4.735227 slack (MET) + 4.739423 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12054,10 +11746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 1.394435 1.014441 3.014441 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.394873 0.000000 3.014441 ^ gpio_analog_sel[1] (out) - 3.014441 data arrival time + 9 0.313625 1.399954 1.010484 3.010484 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.400062 0.000000 3.010484 ^ gpio_oeb[4] (out) + 3.010484 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12067,13 +11759,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.014441 data arrival time + -3.010484 data arrival time --------------------------------------------------------------------------------------------- - 4.735559 slack (MET) + 4.739516 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12082,10 +11774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 1.399344 1.014253 3.014253 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.399544 0.000000 3.014253 ^ gpio_holdover[7] (out) - 3.014253 data arrival time + 9 0.312970 1.391533 1.010149 3.010149 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.391821 0.000000 3.010149 ^ gpio_oeb[5] (out) + 3.010149 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12095,13 +11787,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.014253 data arrival time + -3.010149 data arrival time --------------------------------------------------------------------------------------------- - 4.735746 slack (MET) + 4.739851 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12110,10 +11802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 1.400357 1.014216 3.014216 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.400549 0.000000 3.014216 ^ gpio_holdover[8] (out) - 3.014216 data arrival time + 9 0.312506 1.395081 1.010106 3.010106 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.395280 0.000000 3.010106 ^ gpio_holdover[6] (out) + 3.010106 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12123,13 +11815,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.014216 data arrival time + -3.010106 data arrival time --------------------------------------------------------------------------------------------- - 4.735784 slack (MET) + 4.739894 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12138,10 +11830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 1.399954 1.014144 3.014144 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.400149 0.000000 3.014144 ^ gpio_vtrip_sel[4] (out) - 3.014144 data arrival time + 9 0.313502 1.399344 1.009630 3.009630 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.399437 0.000000 3.009630 ^ gpio_oeb[7] (out) + 3.009630 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12151,13 +11843,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.014144 data arrival time + -3.009630 data arrival time --------------------------------------------------------------------------------------------- - 4.735856 slack (MET) + 4.740370 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12166,10 +11858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 1.392974 1.013011 3.013011 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.393309 0.000000 3.013011 ^ gpio_vtrip_sel[2] (out) - 3.013011 data arrival time + 9 0.313716 1.400357 1.009564 3.009564 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.400444 0.000000 3.009564 ^ gpio_oeb[8] (out) + 3.009564 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12179,13 +11871,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.013011 data arrival time + -3.009564 data arrival time --------------------------------------------------------------------------------------------- - 4.736989 slack (MET) + 4.740436 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12194,10 +11886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 1.401367 1.012545 3.012545 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.401462 0.000000 3.012545 ^ gpio_vtrip_sel[10] (out) - 3.012545 data arrival time + 9 0.313535 1.399439 1.009527 3.009527 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.399522 0.000000 3.009527 ^ gpio_oeb[12] (out) + 3.009527 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12207,13 +11899,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012545 data arrival time + -3.009527 data arrival time --------------------------------------------------------------------------------------------- - 4.737454 slack (MET) + 4.740473 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12222,10 +11914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 1.392974 1.012129 3.012129 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.393278 0.000000 3.012129 ^ gpio_ib_mode_sel[2] (out) - 3.012129 data arrival time + 9 0.313848 1.400663 1.008819 3.008819 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.400707 0.000000 3.008819 ^ gpio_ib_mode_sel[10] (out) + 3.008819 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12235,13 +11927,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012129 data arrival time + -3.008819 data arrival time --------------------------------------------------------------------------------------------- - 4.737871 slack (MET) + 4.741181 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12250,10 +11942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 1.391533 1.012040 3.012040 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.391887 0.000000 3.012040 ^ gpio_vtrip_sel[5] (out) - 3.012040 data arrival time + 9 0.313848 1.400663 1.008488 3.008487 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.400702 0.000000 3.008487 ^ gpio_oeb[10] (out) + 3.008487 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12263,13 +11955,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012040 data arrival time + -3.008487 data arrival time --------------------------------------------------------------------------------------------- - 4.737960 slack (MET) + 4.741512 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12278,10 +11970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 1.399344 1.011521 3.011521 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.399476 0.000000 3.011521 ^ gpio_vtrip_sel[7] (out) - 3.011521 data arrival time + 9 0.312506 1.395081 1.007457 3.007457 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.395213 0.000000 3.007457 ^ gpio_vtrip_sel[6] (out) + 3.007457 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12291,13 +11983,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.011521 data arrival time + -3.007457 data arrival time --------------------------------------------------------------------------------------------- - 4.738479 slack (MET) + 4.742543 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12306,10 +11998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 1.399954 1.011495 3.011495 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.400083 0.000000 3.011495 ^ gpio_ib_mode_sel[4] (out) - 3.011495 data arrival time + 9 0.311175 1.389072 1.007105 3.007105 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.389289 0.000000 3.007105 ^ gpio_analog_sel[11] (out) + 3.007105 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12319,13 +12011,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.011495 data arrival time + -3.007105 data arrival time --------------------------------------------------------------------------------------------- - 4.738505 slack (MET) + 4.742895 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12334,10 +12026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 1.394435 1.011485 3.011485 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.394760 0.000000 3.011485 ^ gpio_holdover[1] (out) - 3.011485 data arrival time + 9 0.312506 1.395081 1.006495 3.006495 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.395193 0.000000 3.006495 ^ gpio_ib_mode_sel[6] (out) + 3.006495 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12347,13 +12039,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.011485 data arrival time + -3.006495 data arrival time --------------------------------------------------------------------------------------------- - 4.738514 slack (MET) + 4.743505 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12362,10 +12054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 1.400357 1.011466 3.011466 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.400482 0.000000 3.011466 ^ gpio_vtrip_sel[8] (out) - 3.011466 data arrival time + 9 0.311175 1.389072 1.005873 3.005873 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.389255 0.000000 3.005873 ^ gpio_holdover[11] (out) + 3.005873 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12375,13 +12067,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.011466 data arrival time + -3.005873 data arrival time --------------------------------------------------------------------------------------------- - 4.738534 slack (MET) + 4.744127 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12390,10 +12082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 1.395081 1.011337 3.011337 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.395315 0.000000 3.011337 ^ gpio_analog_sel[6] (out) - 3.011337 data arrival time + 9 0.312293 1.394435 1.005835 3.005835 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.394592 0.000000 3.005835 ^ gpio_vtrip_sel[1] (out) + 3.005835 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12403,13 +12095,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.011337 data arrival time + -3.005835 data arrival time --------------------------------------------------------------------------------------------- - 4.738663 slack (MET) + 4.744165 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12418,10 +12110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 1.391533 1.011156 3.011156 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.391855 0.000000 3.011156 ^ gpio_ib_mode_sel[5] (out) - 3.011156 data arrival time + 9 0.312506 1.395081 1.005516 3.005516 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.395174 0.000000 3.005516 ^ gpio_oeb[6] (out) + 3.005516 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12431,13 +12123,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.011156 data arrival time + -3.005516 data arrival time --------------------------------------------------------------------------------------------- - 4.738844 slack (MET) + 4.744484 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12446,10 +12138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 1.399344 1.010637 3.010637 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.399457 0.000000 3.010637 ^ gpio_ib_mode_sel[7] (out) - 3.010637 data arrival time + 9 0.312293 1.394435 1.004952 3.004952 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.394571 0.000000 3.004952 ^ gpio_ib_mode_sel[1] (out) + 3.004952 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12459,13 +12151,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010637 data arrival time + -3.004952 data arrival time --------------------------------------------------------------------------------------------- - 4.739363 slack (MET) + 4.745048 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12474,10 +12166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 1.400357 1.010577 3.010577 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.400463 0.000000 3.010577 ^ gpio_ib_mode_sel[8] (out) - 3.010577 data arrival time + 9 0.312293 1.394435 1.003946 3.003946 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.394549 0.000000 3.003946 ^ gpio_oeb[1] (out) + 3.003946 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12487,13 +12179,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010577 data arrival time + -3.003946 data arrival time --------------------------------------------------------------------------------------------- - 4.739423 slack (MET) + 4.746054 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12502,10 +12194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313625 1.399954 1.010484 3.010484 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.400062 0.000000 3.010484 ^ gpio_oeb[4] (out) - 3.010484 data arrival time + 9 0.311175 1.389072 1.003151 3.003151 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.389190 0.000000 3.003151 ^ gpio_vtrip_sel[11] (out) + 3.003151 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12515,13 +12207,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010484 data arrival time + -3.003151 data arrival time --------------------------------------------------------------------------------------------- - 4.739516 slack (MET) + 4.746849 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12530,10 +12222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312970 1.391533 1.010149 3.010149 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.391821 0.000000 3.010149 ^ gpio_oeb[5] (out) - 3.010149 data arrival time + 9 0.311175 1.389072 1.002270 3.002270 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.389172 0.000000 3.002270 ^ gpio_ib_mode_sel[11] (out) + 3.002270 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12543,13 +12235,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010149 data arrival time + -3.002270 data arrival time --------------------------------------------------------------------------------------------- - 4.739851 slack (MET) + 4.747730 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12558,10 +12250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 1.395081 1.010106 3.010106 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.395280 0.000000 3.010106 ^ gpio_holdover[6] (out) - 3.010106 data arrival time + 9 0.311175 1.389072 1.001265 3.001265 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.389154 0.000000 3.001265 ^ gpio_oeb[11] (out) + 3.001265 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12571,13 +12263,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010106 data arrival time + -3.001265 data arrival time --------------------------------------------------------------------------------------------- - 4.739894 slack (MET) + 4.748735 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12586,10 +12278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313502 1.399344 1.009630 3.009630 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.399437 0.000000 3.009630 ^ gpio_oeb[7] (out) - 3.009630 data arrival time + 4 0.143709 0.645564 0.468481 2.468481 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.645581 0.000000 2.468481 ^ gpio_dm1[1] (out) + 2.468481 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12599,13 +12291,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009630 data arrival time + -2.468481 data arrival time --------------------------------------------------------------------------------------------- - 4.740370 slack (MET) + 5.281519 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12614,10 +12306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313716 1.400357 1.009564 3.009564 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.400444 0.000000 3.009564 ^ gpio_oeb[8] (out) - 3.009564 data arrival time + 4 0.143709 0.645564 0.468409 2.468409 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.645580 0.000000 2.468409 ^ gpio_dm0[1] (out) + 2.468409 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12627,13 +12319,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009564 data arrival time + -2.468409 data arrival time --------------------------------------------------------------------------------------------- - 4.740436 slack (MET) + 5.281591 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12642,10 +12334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 1.401367 1.009332 3.009332 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.401411 0.000000 3.009332 ^ gpio_ib_mode_sel[10] (out) - 3.009332 data arrival time + 4 0.143709 0.645564 0.468107 2.468107 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.645577 0.000000 2.468107 ^ gpio_dm2[1] (out) + 2.468107 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12655,13 +12347,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009332 data arrival time + -2.468107 data arrival time --------------------------------------------------------------------------------------------- - 4.740668 slack (MET) + 5.281893 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12670,10 +12362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314007 1.401367 1.009000 3.009000 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.401407 0.000000 3.009000 ^ gpio_oeb[10] (out) - 3.009000 data arrival time + 4 0.143709 0.645564 0.467977 2.467977 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.645575 0.000000 2.467977 ^ gpio_out[1] (out) + 2.467977 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12683,13 +12375,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009000 data arrival time + -2.467977 data arrival time --------------------------------------------------------------------------------------------- - 4.741000 slack (MET) + 5.282023 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12698,10 +12390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313291 1.392974 1.008590 3.008590 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.393170 0.000000 3.008590 ^ gpio_oeb[2] (out) - 3.008590 data arrival time + 3 0.118328 0.533208 0.387244 2.387244 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.533228 0.000000 2.387244 ^ gpio_dm1[29] (out) + 2.387244 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12711,13 +12403,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.008590 data arrival time + -2.387244 data arrival time --------------------------------------------------------------------------------------------- - 4.741411 slack (MET) + 5.362756 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12726,10 +12418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 1.395081 1.007457 3.007457 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.395213 0.000000 3.007457 ^ gpio_vtrip_sel[6] (out) - 3.007457 data arrival time + 3 0.118328 0.533208 0.387114 2.387114 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.533226 0.000000 2.387114 ^ gpio_inp_dis[29] (out) + 2.387114 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12739,13 +12431,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.007457 data arrival time + -2.387114 data arrival time --------------------------------------------------------------------------------------------- - 4.742543 slack (MET) + 5.362886 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12754,10 +12446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 1.395081 1.006495 3.006495 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.395193 0.000000 3.006495 ^ gpio_ib_mode_sel[6] (out) - 3.006495 data arrival time + 3 0.118328 0.533208 0.386875 2.386875 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.533223 0.000000 2.386875 ^ gpio_dm2[29] (out) + 2.386875 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12767,13 +12459,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.006495 data arrival time + -2.386875 data arrival time --------------------------------------------------------------------------------------------- - 4.743505 slack (MET) + 5.363125 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12782,10 +12474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 1.394435 1.005835 3.005835 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.394592 0.000000 3.005835 ^ gpio_vtrip_sel[1] (out) - 3.005835 data arrival time + 3 0.115952 0.522681 0.379612 2.379612 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.522701 0.000000 2.379612 ^ gpio_dm1[27] (out) + 2.379612 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12795,13 +12487,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.005835 data arrival time + -2.379612 data arrival time --------------------------------------------------------------------------------------------- - 4.744165 slack (MET) + 5.370389 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12810,10 +12502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312506 1.395081 1.005516 3.005516 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.395174 0.000000 3.005516 ^ gpio_oeb[6] (out) - 3.005516 data arrival time + 3 0.115952 0.522681 0.379487 2.379487 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.522699 0.000000 2.379487 ^ gpio_inp_dis[27] (out) + 2.379487 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12823,13 +12515,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.005516 data arrival time + -2.379487 data arrival time --------------------------------------------------------------------------------------------- - 4.744484 slack (MET) + 5.370513 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12838,10 +12530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 1.394435 1.004952 3.004952 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.394571 0.000000 3.004952 ^ gpio_ib_mode_sel[1] (out) - 3.004952 data arrival time + 3 0.115952 0.522681 0.379263 2.379263 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.522696 0.000000 2.379263 ^ gpio_dm2[27] (out) + 2.379263 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12851,13 +12543,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.004952 data arrival time + -2.379263 data arrival time --------------------------------------------------------------------------------------------- - 4.745048 slack (MET) + 5.370737 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12866,10 +12558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312293 1.394435 1.003946 3.003946 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.394549 0.000000 3.003946 ^ gpio_oeb[1] (out) - 3.003946 data arrival time + 3 0.115281 0.519795 0.378457 2.378458 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.519839 0.000000 2.378458 ^ gpio_dm1[28] (out) + 2.378458 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12879,13 +12571,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.003946 data arrival time + -2.378458 data arrival time --------------------------------------------------------------------------------------------- - 4.746054 slack (MET) + 5.371542 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12894,10 +12586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.143709 0.645564 0.468481 2.468481 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.645581 0.000000 2.468481 ^ gpio_dm1[1] (out) - 2.468481 data arrival time + 3 0.115281 0.519795 0.377297 2.377297 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.519818 0.000000 2.377297 ^ gpio_inp_dis[28] (out) + 2.377297 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12907,13 +12599,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.468481 data arrival time + -2.377297 data arrival time --------------------------------------------------------------------------------------------- - 5.281519 slack (MET) + 5.372704 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12922,10 +12614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.143709 0.645564 0.468409 2.468409 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.645580 0.000000 2.468409 ^ gpio_dm0[1] (out) - 2.468409 data arrival time + 3 0.115281 0.519795 0.376730 2.376729 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.519810 0.000000 2.376729 ^ gpio_dm2[28] (out) + 2.376729 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12935,13 +12627,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.468409 data arrival time + -2.376729 data arrival time --------------------------------------------------------------------------------------------- - 5.281591 slack (MET) + 5.373271 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12950,10 +12642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.143709 0.645564 0.468107 2.468107 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.645577 0.000000 2.468107 ^ gpio_dm2[1] (out) - 2.468107 data arrival time + 3 0.114549 0.516587 0.376016 2.376016 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.516633 0.000000 2.376016 ^ gpio_dm1[24] (out) + 2.376016 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12963,13 +12655,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.468107 data arrival time + -2.376016 data arrival time --------------------------------------------------------------------------------------------- - 5.281893 slack (MET) + 5.373984 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12978,10 +12670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.143709 0.645564 0.467977 2.467977 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.645575 0.000000 2.467977 ^ gpio_out[1] (out) - 2.467977 data arrival time + 3 0.114037 0.514627 0.375263 2.375263 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.514744 0.000000 2.375263 ^ gpio_dm1[25] (out) + 2.375263 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12991,13 +12683,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.467977 data arrival time + -2.375263 data arrival time --------------------------------------------------------------------------------------------- - 5.282023 slack (MET) + 5.374737 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13006,10 +12698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.113011 0.509587 0.370049 2.370049 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.509600 0.000000 2.370049 ^ gpio_dm1[7] (out) - 2.370049 data arrival time + 3 0.114549 0.516587 0.374852 2.374852 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.516611 0.000000 2.374852 ^ gpio_dm2[24] (out) + 2.374852 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13019,13 +12711,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.370049 data arrival time + -2.374852 data arrival time --------------------------------------------------------------------------------------------- - 5.379951 slack (MET) + 5.375148 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13034,10 +12726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.113011 0.509587 0.369915 2.369915 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.509599 0.000000 2.369915 ^ gpio_inp_dis[7] (out) - 2.369915 data arrival time + 3 0.114549 0.516587 0.374826 2.374825 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.516611 0.000000 2.374825 ^ gpio_inp_dis[24] (out) + 2.374825 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13047,13 +12739,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.369915 data arrival time + -2.374825 data arrival time --------------------------------------------------------------------------------------------- - 5.380085 slack (MET) + 5.375174 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13062,10 +12754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.113011 0.509587 0.369686 2.369686 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.509596 0.000000 2.369686 ^ gpio_dm2[7] (out) - 2.369686 data arrival time + 3 0.114037 0.514627 0.374524 2.374524 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.514720 0.000000 2.374524 ^ gpio_inp_dis[25] (out) + 2.374524 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13075,13 +12767,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.369686 data arrival time + -2.374524 data arrival time --------------------------------------------------------------------------------------------- - 5.380314 slack (MET) + 5.375476 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13090,10 +12782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111214 0.502170 0.364260 2.364259 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.502184 0.000000 2.364259 ^ gpio_dm1[3] (out) - 2.364259 data arrival time + 3 0.114233 0.515066 0.374121 2.374121 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.515086 0.000000 2.374121 ^ gpio_dm1[33] (out) + 2.374121 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13103,13 +12795,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.364259 data arrival time + -2.374121 data arrival time --------------------------------------------------------------------------------------------- - 5.385740 slack (MET) + 5.375878 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13118,10 +12810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111209 0.502142 0.364231 2.364231 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.502155 0.000000 2.364231 ^ gpio_dm1[8] (out) - 2.364231 data arrival time + 3 0.114233 0.515066 0.373998 2.373997 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.515085 0.000000 2.373997 ^ gpio_inp_dis[33] (out) + 2.373997 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13131,13 +12823,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.364231 data arrival time + -2.373997 data arrival time --------------------------------------------------------------------------------------------- - 5.385769 slack (MET) + 5.376002 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13146,10 +12838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111214 0.502170 0.364136 2.364136 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.502183 0.000000 2.364136 ^ gpio_inp_dis[3] (out) - 2.364136 data arrival time + 3 0.113557 0.512400 0.373784 2.373784 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.512500 0.000000 2.373784 ^ gpio_dm1[34] (out) + 2.373784 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13159,13 +12851,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.364136 data arrival time + -2.373784 data arrival time --------------------------------------------------------------------------------------------- - 5.385864 slack (MET) + 5.376216 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13174,10 +12866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111209 0.502142 0.364111 2.364111 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.502154 0.000000 2.364111 ^ gpio_inp_dis[8] (out) - 2.364111 data arrival time + 3 0.114233 0.515066 0.373746 2.373746 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.515081 0.000000 2.373746 ^ gpio_dm2[33] (out) + 2.373746 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13187,13 +12879,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.364111 data arrival time + -2.373746 data arrival time --------------------------------------------------------------------------------------------- - 5.385889 slack (MET) + 5.376254 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13202,10 +12894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111214 0.502170 0.363912 2.363913 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.502180 0.000000 2.363913 ^ gpio_dm2[3] (out) - 2.363913 data arrival time + 3 0.114044 0.514237 0.373505 2.373505 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.514257 0.000000 2.373505 ^ gpio_dm1[26] (out) + 2.373505 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13215,13 +12907,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.363913 data arrival time + -2.373505 data arrival time --------------------------------------------------------------------------------------------- - 5.386087 slack (MET) + 5.376494 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13230,10 +12922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111209 0.502142 0.363886 2.363887 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.502151 0.000000 2.363887 ^ gpio_dm2[8] (out) - 2.363887 data arrival time + 3 0.114044 0.514237 0.373389 2.373389 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.514255 0.000000 2.373389 ^ gpio_inp_dis[26] (out) + 2.373389 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13243,13 +12935,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.363887 data arrival time + -2.373389 data arrival time --------------------------------------------------------------------------------------------- - 5.386114 slack (MET) + 5.376611 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13258,10 +12950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111071 0.501522 0.363780 2.363780 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.501535 0.000000 2.363780 ^ gpio_dm1[11] (out) - 2.363780 data arrival time + 3 0.114044 0.514237 0.373167 2.373167 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.514252 0.000000 2.373167 ^ gpio_dm2[26] (out) + 2.373167 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13271,13 +12963,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.363780 data arrival time + -2.373167 data arrival time --------------------------------------------------------------------------------------------- - 5.386220 slack (MET) + 5.376833 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13286,10 +12978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111071 0.501522 0.363657 2.363657 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.501534 0.000000 2.363657 ^ gpio_inp_dis[11] (out) - 2.363657 data arrival time + 3 0.113557 0.512400 0.373053 2.373053 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.512478 0.000000 2.373053 ^ gpio_inp_dis[34] (out) + 2.373053 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13299,13 +12991,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.363657 data arrival time + -2.373053 data arrival time --------------------------------------------------------------------------------------------- - 5.386343 slack (MET) + 5.376947 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13314,10 +13006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111071 0.501522 0.363432 2.363432 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.501532 0.000000 2.363432 ^ gpio_dm2[11] (out) - 2.363432 data arrival time + 3 0.114037 0.514627 0.372982 2.372982 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.514678 0.000000 2.372982 ^ gpio_dm2[25] (out) + 2.372982 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13327,13 +13019,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.363432 data arrival time + -2.372982 data arrival time --------------------------------------------------------------------------------------------- - 5.386568 slack (MET) + 5.377018 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13342,10 +13034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110209 0.498272 0.363356 2.363356 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.498429 0.000000 2.363356 ^ gpio_dm1[10] (out) - 2.363356 data arrival time + 3 0.112744 0.508758 0.370893 2.370893 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.508846 0.000000 2.370893 ^ gpio_dm1[32] (out) + 2.370893 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13355,13 +13047,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.363356 data arrival time + -2.370893 data arrival time --------------------------------------------------------------------------------------------- - 5.386643 slack (MET) + 5.379107 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13370,10 +13062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110767 0.500177 0.362830 2.362830 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.500192 0.000000 2.362830 ^ gpio_dm1[2] (out) - 2.362830 data arrival time + 3 0.113557 0.512400 0.370626 2.370626 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.512424 0.000000 2.370626 ^ gpio_dm2[34] (out) + 2.370626 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13383,13 +13075,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.362830 data arrival time + -2.370626 data arrival time --------------------------------------------------------------------------------------------- - 5.387169 slack (MET) + 5.379374 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13398,10 +13090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110767 0.500177 0.362710 2.362710 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.500190 0.000000 2.362710 ^ gpio_inp_dis[2] (out) - 2.362710 data arrival time + 3 0.112744 0.508758 0.370292 2.370292 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.508828 0.000000 2.370292 ^ gpio_inp_dis[32] (out) + 2.370292 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13411,13 +13103,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.362710 data arrival time + -2.370292 data arrival time --------------------------------------------------------------------------------------------- - 5.387290 slack (MET) + 5.379707 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13426,10 +13118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110209 0.498272 0.362636 2.362636 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.498401 0.000000 2.362636 ^ gpio_inp_dis[10] (out) - 2.362636 data arrival time + 3 0.113011 0.509587 0.370049 2.370049 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.509600 0.000000 2.370049 ^ gpio_dm1[7] (out) + 2.370049 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13439,13 +13131,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.362636 data arrival time + -2.370049 data arrival time --------------------------------------------------------------------------------------------- - 5.387363 slack (MET) + 5.379951 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13454,10 +13146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110304 0.498349 0.362552 2.362552 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.498405 0.000000 2.362552 ^ gpio_dm1[5] (out) - 2.362552 data arrival time + 3 0.113011 0.509587 0.369915 2.369915 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.509599 0.000000 2.369915 ^ gpio_inp_dis[7] (out) + 2.369915 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13467,13 +13159,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.362552 data arrival time + -2.369915 data arrival time --------------------------------------------------------------------------------------------- - 5.387448 slack (MET) + 5.380085 slack (MET) Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13482,10 +13174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110767 0.500177 0.362488 2.362488 ^ gpio_loopback_one[2] (in) + 3 0.112379 0.507068 0.369883 2.369883 ^ gpio_loopback_one[2] (in) gpio_loopback_one[2] (net) - 0.500188 0.000000 2.362488 ^ gpio_dm2[2] (out) - 2.362488 data arrival time + 0.507150 0.000000 2.369883 ^ gpio_dm1[2] (out) + 2.369883 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13495,13 +13187,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.362488 data arrival time + -2.369883 data arrival time --------------------------------------------------------------------------------------------- - 5.387512 slack (MET) + 5.380117 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13510,10 +13202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110640 0.499605 0.362408 2.362408 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.499618 0.000000 2.362408 ^ gpio_dm1[4] (out) - 2.362408 data arrival time + 3 0.113011 0.509587 0.369686 2.369686 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.509596 0.000000 2.369686 ^ gpio_dm2[7] (out) + 2.369686 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13523,13 +13215,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.362408 data arrival time + -2.369686 data arrival time --------------------------------------------------------------------------------------------- - 5.387592 slack (MET) + 5.380314 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13538,10 +13230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110640 0.499605 0.362286 2.362286 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.499617 0.000000 2.362286 ^ gpio_inp_dis[4] (out) - 2.362286 data arrival time + 3 0.112379 0.507068 0.368448 2.368448 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.507113 0.000000 2.368448 ^ gpio_inp_dis[2] (out) + 2.368448 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13551,13 +13243,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.362286 data arrival time + -2.368448 data arrival time --------------------------------------------------------------------------------------------- - 5.387714 slack (MET) + 5.381552 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13566,10 +13258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110640 0.499605 0.362062 2.362062 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.499615 0.000000 2.362062 ^ gpio_dm2[4] (out) - 2.362062 data arrival time + 3 0.112433 0.507082 0.368319 2.368319 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.507102 0.000000 2.368319 ^ gpio_dm1[30] (out) + 2.368319 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13579,13 +13271,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.362062 data arrival time + -2.368319 data arrival time --------------------------------------------------------------------------------------------- - 5.387938 slack (MET) + 5.381681 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13594,10 +13286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110304 0.498349 0.361697 2.361697 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.498386 0.000000 2.361697 ^ gpio_inp_dis[5] (out) - 2.361697 data arrival time + 3 0.112433 0.507082 0.368214 2.368214 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.507100 0.000000 2.368214 ^ gpio_inp_dis[30] (out) + 2.368214 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13607,13 +13299,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.361697 data arrival time + -2.368214 data arrival time --------------------------------------------------------------------------------------------- - 5.388303 slack (MET) + 5.381786 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13622,10 +13314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110244 0.497828 0.361105 2.361105 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.497841 0.000000 2.361105 ^ gpio_dm1[12] (out) - 2.361105 data arrival time + 3 0.112744 0.508758 0.368204 2.368204 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.508783 0.000000 2.368204 ^ gpio_dm2[32] (out) + 2.368204 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13635,13 +13327,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.361105 data arrival time + -2.368204 data arrival time --------------------------------------------------------------------------------------------- - 5.388895 slack (MET) + 5.381795 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13650,10 +13342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110244 0.497828 0.360983 2.360983 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.497839 0.000000 2.360983 ^ gpio_inp_dis[12] (out) - 2.360983 data arrival time + 3 0.112221 0.506173 0.368164 2.368164 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.506202 0.000000 2.368164 ^ gpio_dm1[31] (out) + 2.368164 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13663,13 +13355,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.360983 data arrival time + -2.368164 data arrival time --------------------------------------------------------------------------------------------- - 5.389018 slack (MET) + 5.381836 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13678,10 +13370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110244 0.497828 0.360759 2.360759 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.497837 0.000000 2.360759 ^ gpio_dm2[12] (out) - 2.360759 data arrival time + 3 0.112433 0.507082 0.367949 2.367949 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.507097 0.000000 2.367949 ^ gpio_dm2[30] (out) + 2.367949 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13691,13 +13383,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.360759 data arrival time + -2.367949 data arrival time --------------------------------------------------------------------------------------------- - 5.389241 slack (MET) + 5.382051 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13706,10 +13398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110304 0.498349 0.360569 2.360569 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.498367 0.000000 2.360569 ^ gpio_dm2[5] (out) - 2.360569 data arrival time + 3 0.112221 0.506173 0.367310 2.367310 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.506189 0.000000 2.367310 ^ gpio_inp_dis[31] (out) + 2.367310 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13719,13 +13411,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.360569 data arrival time + -2.367310 data arrival time --------------------------------------------------------------------------------------------- - 5.389431 slack (MET) + 5.382690 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13734,10 +13426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109585 0.495209 0.360513 2.360513 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.495282 0.000000 2.360513 ^ gpio_dm1[9] (out) - 2.360513 data arrival time + 3 0.112221 0.506173 0.367089 2.367090 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.506186 0.000000 2.367090 ^ gpio_dm2[31] (out) + 2.367090 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13747,13 +13439,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.360513 data arrival time + -2.367090 data arrival time --------------------------------------------------------------------------------------------- - 5.389487 slack (MET) + 5.382910 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13762,10 +13454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110209 0.498272 0.360250 2.360250 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.498327 0.000000 2.360250 ^ gpio_dm2[10] (out) - 2.360250 data arrival time + 3 0.112379 0.507068 0.366982 2.366982 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.507087 0.000000 2.366982 ^ gpio_dm2[2] (out) + 2.366982 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13775,13 +13467,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.360250 data arrival time + -2.366982 data arrival time --------------------------------------------------------------------------------------------- - 5.389750 slack (MET) + 5.383018 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13790,10 +13482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109585 0.495209 0.359937 2.359937 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.495267 0.000000 2.359937 ^ gpio_inp_dis[9] (out) - 2.359937 data arrival time + 3 0.111214 0.502170 0.364260 2.364259 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.502184 0.000000 2.364259 ^ gpio_dm1[3] (out) + 2.364259 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13803,13 +13495,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.359937 data arrival time + -2.364259 data arrival time --------------------------------------------------------------------------------------------- - 5.390063 slack (MET) + 5.385740 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13818,10 +13510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109792 0.495820 0.359663 2.359663 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.495833 0.000000 2.359663 ^ gpio_dm1[6] (out) - 2.359663 data arrival time + 3 0.111209 0.502142 0.364231 2.364231 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.502155 0.000000 2.364231 ^ gpio_dm1[8] (out) + 2.364231 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13831,13 +13523,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.359663 data arrival time + -2.364231 data arrival time --------------------------------------------------------------------------------------------- - 5.390337 slack (MET) + 5.385769 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13846,10 +13538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109792 0.495820 0.359550 2.359550 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.495832 0.000000 2.359550 ^ gpio_inp_dis[6] (out) - 2.359550 data arrival time + 3 0.111214 0.502170 0.364136 2.364136 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.502183 0.000000 2.364136 ^ gpio_inp_dis[3] (out) + 2.364136 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13859,13 +13551,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.359550 data arrival time + -2.364136 data arrival time --------------------------------------------------------------------------------------------- - 5.390450 slack (MET) + 5.385864 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13874,10 +13566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109792 0.495820 0.359329 2.359329 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.495830 0.000000 2.359329 ^ gpio_dm2[6] (out) - 2.359329 data arrival time + 3 0.111209 0.502142 0.364111 2.364111 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.502154 0.000000 2.364111 ^ gpio_inp_dis[8] (out) + 2.364111 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13887,13 +13579,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.359329 data arrival time + -2.364111 data arrival time --------------------------------------------------------------------------------------------- - 5.390671 slack (MET) + 5.385889 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13902,10 +13594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109585 0.495209 0.357874 2.357874 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.495227 0.000000 2.357874 ^ gpio_dm2[9] (out) - 2.357874 data arrival time + 3 0.111214 0.502170 0.363912 2.363913 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.502180 0.000000 2.363913 ^ gpio_dm2[3] (out) + 2.363913 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13915,13 +13607,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.357874 data arrival time + -2.363913 data arrival time --------------------------------------------------------------------------------------------- - 5.392126 slack (MET) + 5.386087 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13930,10 +13622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.078262 0.355148 0.258035 2.258035 ^ gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.355161 0.000000 2.258035 ^ gpio_inp_dis[15] (out) - 2.258035 data arrival time + 3 0.111209 0.502142 0.363886 2.363887 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.502151 0.000000 2.363887 ^ gpio_dm2[8] (out) + 2.363887 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13943,13 +13635,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.258035 data arrival time + -2.363887 data arrival time --------------------------------------------------------------------------------------------- - 5.491964 slack (MET) + 5.386114 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13958,10 +13650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.078230 0.355002 0.257924 2.257924 ^ gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.355015 0.000000 2.257924 ^ gpio_inp_dis[19] (out) - 2.257924 data arrival time + 3 0.110016 0.497412 0.362730 2.362730 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.497569 0.000000 2.362730 ^ gpio_dm1[10] (out) + 2.362730 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13971,13 +13663,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.257924 data arrival time + -2.362730 data arrival time --------------------------------------------------------------------------------------------- - 5.492075 slack (MET) + 5.387270 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13986,10 +13678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.078215 0.354934 0.257877 2.257877 ^ gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.354946 0.000000 2.257877 ^ gpio_inp_dis[21] (out) - 2.257877 data arrival time + 3 0.110304 0.498349 0.362552 2.362552 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.498405 0.000000 2.362552 ^ gpio_dm1[5] (out) + 2.362552 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13999,13 +13691,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.257877 data arrival time + -2.362552 data arrival time --------------------------------------------------------------------------------------------- - 5.492123 slack (MET) + 5.387448 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14014,10 +13706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.078262 0.355148 0.257734 2.257734 ^ gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.355157 0.000000 2.257734 ^ gpio_oeb[15] (out) - 2.257734 data arrival time + 3 0.110640 0.499605 0.362408 2.362408 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.499618 0.000000 2.362408 ^ gpio_dm1[4] (out) + 2.362408 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14027,13 +13719,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.257734 data arrival time + -2.362408 data arrival time --------------------------------------------------------------------------------------------- - 5.492266 slack (MET) + 5.387592 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14042,10 +13734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.078230 0.355002 0.257632 2.257632 ^ gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.355011 0.000000 2.257632 ^ gpio_oeb[19] (out) - 2.257632 data arrival time + 3 0.110640 0.499605 0.362286 2.362286 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.499617 0.000000 2.362286 ^ gpio_inp_dis[4] (out) + 2.362286 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14055,25 +13747,25 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.257632 data arrival time + -2.362286 data arrival time --------------------------------------------------------------------------------------------- - 5.492368 slack (MET) + 5.387714 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 2 0.078215 0.354934 0.257545 2.257545 ^ gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.354942 0.000000 2.257545 ^ gpio_oeb[21] (out) - 2.257545 data arrival time + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 3 0.110640 0.499605 0.362062 2.362062 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.499615 0.000000 2.362062 ^ gpio_dm2[4] (out) + 2.362062 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14083,13 +13775,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.257545 data arrival time + -2.362062 data arrival time --------------------------------------------------------------------------------------------- - 5.492455 slack (MET) + 5.387938 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14098,10 +13790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077885 0.353577 0.257391 2.257391 ^ gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.353609 0.000000 2.257391 ^ gpio_inp_dis[20] (out) - 2.257391 data arrival time + 3 0.110016 0.497412 0.362010 2.362010 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.497541 0.000000 2.362010 ^ gpio_inp_dis[10] (out) + 2.362010 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14111,13 +13803,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.257391 data arrival time + -2.362010 data arrival time --------------------------------------------------------------------------------------------- - 5.492609 slack (MET) + 5.387990 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14126,10 +13818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077871 0.353403 0.256766 2.256766 ^ gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.353416 0.000000 2.256766 ^ gpio_inp_dis[22] (out) - 2.256766 data arrival time + 3 0.110304 0.498349 0.361697 2.361697 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.498386 0.000000 2.361697 ^ gpio_inp_dis[5] (out) + 2.361697 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14139,13 +13831,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.256766 data arrival time + -2.361697 data arrival time --------------------------------------------------------------------------------------------- - 5.493234 slack (MET) + 5.388303 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14154,10 +13846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077871 0.353403 0.256463 2.256463 ^ gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.353412 0.000000 2.256463 ^ gpio_oeb[22] (out) - 2.256463 data arrival time + 3 0.110290 0.498032 0.361254 2.361254 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.498045 0.000000 2.361254 ^ gpio_dm1[12] (out) + 2.361254 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14167,13 +13859,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.256463 data arrival time + -2.361254 data arrival time --------------------------------------------------------------------------------------------- - 5.493536 slack (MET) + 5.388746 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14182,10 +13874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077885 0.353577 0.256308 2.256308 ^ gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.353590 0.000000 2.256308 ^ gpio_oeb[20] (out) - 2.256308 data arrival time + 3 0.110290 0.498032 0.361132 2.361132 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.498044 0.000000 2.361132 ^ gpio_inp_dis[12] (out) + 2.361132 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14195,13 +13887,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.256308 data arrival time + -2.361132 data arrival time --------------------------------------------------------------------------------------------- - 5.493692 slack (MET) + 5.388868 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14210,10 +13902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077106 0.349966 0.254279 2.254279 ^ gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.349977 0.000000 2.254279 ^ gpio_inp_dis[37] (out) - 2.254279 data arrival time + 3 0.110290 0.498032 0.360909 2.360909 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.498041 0.000000 2.360909 ^ gpio_dm2[12] (out) + 2.360909 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14223,13 +13915,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.254279 data arrival time + -2.360909 data arrival time --------------------------------------------------------------------------------------------- - 5.495720 slack (MET) + 5.389091 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14238,10 +13930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077013 0.349554 0.253972 2.253972 ^ gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.349565 0.000000 2.253972 ^ gpio_inp_dis[27] (out) - 2.253972 data arrival time + 3 0.110304 0.498349 0.360569 2.360569 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.498367 0.000000 2.360569 ^ gpio_dm2[5] (out) + 2.360569 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14251,13 +13943,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.253972 data arrival time + -2.360569 data arrival time --------------------------------------------------------------------------------------------- - 5.496028 slack (MET) + 5.389431 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14266,10 +13958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077106 0.349966 0.253939 2.253939 ^ gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.349973 0.000000 2.253939 ^ gpio_oeb[37] (out) - 2.253939 data arrival time + 3 0.109585 0.495209 0.360513 2.360513 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.495282 0.000000 2.360513 ^ gpio_dm1[9] (out) + 2.360513 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14279,13 +13971,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.253939 data arrival time + -2.360513 data arrival time --------------------------------------------------------------------------------------------- - 5.496061 slack (MET) + 5.389487 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14294,10 +13986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077013 0.349554 0.253661 2.253661 ^ gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.349561 0.000000 2.253661 ^ gpio_oeb[27] (out) - 2.253661 data arrival time + 3 0.109585 0.495209 0.359937 2.359937 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.495267 0.000000 2.359937 ^ gpio_inp_dis[9] (out) + 2.359937 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14307,13 +13999,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.253661 data arrival time + -2.359937 data arrival time --------------------------------------------------------------------------------------------- - 5.496339 slack (MET) + 5.390063 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14322,10 +14014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076681 0.348208 0.253515 2.253515 ^ gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.348240 0.000000 2.253515 ^ gpio_inp_dis[23] (out) - 2.253515 data arrival time + 3 0.109792 0.495820 0.359663 2.359663 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.495833 0.000000 2.359663 ^ gpio_dm1[6] (out) + 2.359663 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14335,13 +14027,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.253515 data arrival time + -2.359663 data arrival time --------------------------------------------------------------------------------------------- - 5.496485 slack (MET) + 5.390337 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14350,10 +14042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076500 0.347365 0.252785 2.252785 ^ gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.347391 0.000000 2.252785 ^ gpio_inp_dis[30] (out) - 2.252785 data arrival time + 3 0.110016 0.497412 0.359624 2.359624 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.497467 0.000000 2.359624 ^ gpio_dm2[10] (out) + 2.359624 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14363,13 +14055,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.252785 data arrival time + -2.359624 data arrival time --------------------------------------------------------------------------------------------- - 5.497215 slack (MET) + 5.390376 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14378,10 +14070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076681 0.348208 0.252436 2.252436 ^ gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.348221 0.000000 2.252436 ^ gpio_oeb[23] (out) - 2.252436 data arrival time + 3 0.109792 0.495820 0.359550 2.359550 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.495832 0.000000 2.359550 ^ gpio_inp_dis[6] (out) + 2.359550 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14391,13 +14083,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.252436 data arrival time + -2.359550 data arrival time --------------------------------------------------------------------------------------------- - 5.497564 slack (MET) + 5.390450 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14406,10 +14098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076507 0.347298 0.252338 2.252338 ^ gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.347309 0.000000 2.252338 ^ gpio_inp_dis[35] (out) - 2.252338 data arrival time + 3 0.109792 0.495820 0.359329 2.359329 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.495830 0.000000 2.359329 ^ gpio_dm2[6] (out) + 2.359329 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14419,13 +14111,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.252338 data arrival time + -2.359329 data arrival time --------------------------------------------------------------------------------------------- - 5.497662 slack (MET) + 5.390671 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14434,10 +14126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076202 0.346244 0.252306 2.252306 ^ gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.346311 0.000000 2.252306 ^ gpio_inp_dis[36] (out) - 2.252306 data arrival time + 3 0.109338 0.493783 0.358182 2.358181 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.493796 0.000000 2.358181 ^ gpio_dm1[11] (out) + 2.358181 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14447,13 +14139,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.252306 data arrival time + -2.358181 data arrival time --------------------------------------------------------------------------------------------- - 5.497694 slack (MET) + 5.391819 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14462,10 +14154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076492 0.347239 0.252298 2.252298 ^ gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.347251 0.000000 2.252298 ^ gpio_inp_dis[32] (out) - 2.252298 data arrival time + 3 0.109338 0.493783 0.358068 2.358068 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.493794 0.000000 2.358068 ^ gpio_inp_dis[11] (out) + 2.358068 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14475,13 +14167,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.252298 data arrival time + -2.358068 data arrival time --------------------------------------------------------------------------------------------- - 5.497702 slack (MET) + 5.391932 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14490,10 +14182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076507 0.347298 0.252026 2.252026 ^ gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.347306 0.000000 2.252026 ^ gpio_oeb[35] (out) - 2.252026 data arrival time + 3 0.109585 0.495209 0.357874 2.357874 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.495227 0.000000 2.357874 ^ gpio_dm2[9] (out) + 2.357874 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14503,13 +14195,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.252026 data arrival time + -2.357874 data arrival time --------------------------------------------------------------------------------------------- - 5.497974 slack (MET) + 5.392126 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14518,10 +14210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076492 0.347239 0.252006 2.252006 ^ gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.347247 0.000000 2.252006 ^ gpio_oeb[32] (out) - 2.252006 data arrival time + 3 0.109338 0.493783 0.357846 2.357846 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.493792 0.000000 2.357846 ^ gpio_dm2[11] (out) + 2.357846 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14531,13 +14223,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.252006 data arrival time + -2.357846 data arrival time --------------------------------------------------------------------------------------------- - 5.497994 slack (MET) + 5.392154 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14546,10 +14238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076500 0.347365 0.251873 2.251873 ^ gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.347376 0.000000 2.251873 ^ gpio_oeb[30] (out) - 2.251873 data arrival time + 2 0.078262 0.355148 0.258035 2.258035 ^ gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.355161 0.000000 2.258035 ^ gpio_inp_dis[15] (out) + 2.258035 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14559,13 +14251,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.251873 data arrival time + -2.258035 data arrival time --------------------------------------------------------------------------------------------- - 5.498127 slack (MET) + 5.491964 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14574,10 +14266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076202 0.346244 0.251378 2.251378 ^ gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.346285 0.000000 2.251378 ^ gpio_oeb[36] (out) - 2.251378 data arrival time + 2 0.078230 0.355002 0.257924 2.257924 ^ gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.355015 0.000000 2.257924 ^ gpio_inp_dis[19] (out) + 2.257924 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14587,13 +14279,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.251378 data arrival time + -2.257924 data arrival time --------------------------------------------------------------------------------------------- - 5.498622 slack (MET) + 5.492075 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14602,10 +14294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075945 0.344914 0.251087 2.251087 ^ gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.344944 0.000000 2.251087 ^ gpio_inp_dis[18] (out) - 2.251087 data arrival time + 2 0.078215 0.354934 0.257877 2.257877 ^ gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.354946 0.000000 2.257877 ^ gpio_inp_dis[21] (out) + 2.257877 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14615,13 +14307,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.251087 data arrival time + -2.257877 data arrival time --------------------------------------------------------------------------------------------- - 5.498913 slack (MET) + 5.492123 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14630,10 +14322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075762 0.344246 0.251092 2.251092 ^ gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.344314 0.000000 2.251092 ^ gpio_inp_dis[29] (out) - 2.251092 data arrival time + 2 0.078262 0.355148 0.257734 2.257734 ^ gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.355157 0.000000 2.257734 ^ gpio_oeb[15] (out) + 2.257734 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14643,13 +14335,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.251092 data arrival time + -2.257734 data arrival time --------------------------------------------------------------------------------------------- - 5.498908 slack (MET) + 5.492266 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14658,10 +14350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076110 0.345524 0.251056 2.251056 ^ gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.345535 0.000000 2.251056 ^ gpio_inp_dis[25] (out) - 2.251056 data arrival time + 2 0.078230 0.355002 0.257632 2.257632 ^ gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.355011 0.000000 2.257632 ^ gpio_oeb[19] (out) + 2.257632 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14671,13 +14363,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.251056 data arrival time + -2.257632 data arrival time --------------------------------------------------------------------------------------------- - 5.498944 slack (MET) + 5.492368 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14686,10 +14378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075923 0.344751 0.250959 2.250959 ^ gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.344774 0.000000 2.250959 ^ gpio_inp_dis[26] (out) - 2.250959 data arrival time + 2 0.078215 0.354934 0.257545 2.257545 ^ gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.354942 0.000000 2.257545 ^ gpio_oeb[21] (out) + 2.257545 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14699,13 +14391,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.250959 data arrival time + -2.257545 data arrival time --------------------------------------------------------------------------------------------- - 5.499041 slack (MET) + 5.492455 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14714,10 +14406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076110 0.345524 0.250766 2.250766 ^ gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.345531 0.000000 2.250766 ^ gpio_oeb[25] (out) - 2.250766 data arrival time + 2 0.077885 0.353577 0.257391 2.257391 ^ gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.353609 0.000000 2.257391 ^ gpio_inp_dis[20] (out) + 2.257391 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14727,13 +14419,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.250766 data arrival time + -2.257391 data arrival time --------------------------------------------------------------------------------------------- - 5.499234 slack (MET) + 5.492609 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14742,10 +14434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075889 0.344526 0.250312 2.250312 ^ gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.344536 0.000000 2.250312 ^ gpio_inp_dis[31] (out) - 2.250312 data arrival time + 2 0.077871 0.353403 0.256766 2.256766 ^ gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.353416 0.000000 2.256766 ^ gpio_inp_dis[22] (out) + 2.256766 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14755,13 +14447,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.250312 data arrival time + -2.256766 data arrival time --------------------------------------------------------------------------------------------- - 5.499688 slack (MET) + 5.493234 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14770,10 +14462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075790 0.344155 0.250195 2.250196 ^ gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.344172 0.000000 2.250196 ^ gpio_oeb[33] (out) - 2.250196 data arrival time + 2 0.077871 0.353403 0.256463 2.256463 ^ gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.353412 0.000000 2.256463 ^ gpio_oeb[22] (out) + 2.256463 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14783,13 +14475,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.250196 data arrival time + -2.256463 data arrival time --------------------------------------------------------------------------------------------- - 5.499804 slack (MET) + 5.493536 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14798,10 +14490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075945 0.344914 0.250032 2.250032 ^ gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.344925 0.000000 2.250032 ^ gpio_oeb[18] (out) - 2.250032 data arrival time + 2 0.077885 0.353577 0.256308 2.256308 ^ gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.353590 0.000000 2.256308 ^ gpio_oeb[20] (out) + 2.256308 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14811,13 +14503,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.250032 data arrival time + -2.256308 data arrival time --------------------------------------------------------------------------------------------- - 5.499968 slack (MET) + 5.493692 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14826,10 +14518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075889 0.344526 0.250025 2.250025 ^ gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.344532 0.000000 2.250025 ^ gpio_oeb[31] (out) - 2.250025 data arrival time + 2 0.077106 0.349966 0.254279 2.254279 ^ gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.349977 0.000000 2.254279 ^ gpio_inp_dis[37] (out) + 2.254279 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14839,13 +14531,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.250025 data arrival time + -2.254279 data arrival time --------------------------------------------------------------------------------------------- - 5.499975 slack (MET) + 5.495720 slack (MET) -Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14854,10 +14546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075366 0.342489 0.249958 2.249958 ^ gpio_loopback_one[0] (in) - gpio_loopback_one[0] (net) - 0.342564 0.000000 2.249958 ^ gpio_dm0[0] (out) - 2.249958 data arrival time + 2 0.077106 0.349966 0.253939 2.253939 ^ gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.349973 0.000000 2.253939 ^ gpio_oeb[37] (out) + 2.253939 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14867,13 +14559,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.249958 data arrival time + -2.253939 data arrival time --------------------------------------------------------------------------------------------- - 5.500042 slack (MET) + 5.496061 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14882,10 +14574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075923 0.344751 0.249862 2.249862 ^ gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.344758 0.000000 2.249862 ^ gpio_oeb[26] (out) - 2.249862 data arrival time + 2 0.076917 0.349129 0.253663 2.253663 ^ gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.349140 0.000000 2.253663 ^ gpio_inp_dis[35] (out) + 2.253663 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14895,13 +14587,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.249862 data arrival time + -2.253663 data arrival time --------------------------------------------------------------------------------------------- - 5.500138 slack (MET) + 5.496337 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14910,10 +14602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075790 0.344155 0.249821 2.249821 ^ gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.344167 0.000000 2.249821 ^ gpio_inp_dis[33] (out) - 2.249821 data arrival time + 2 0.076681 0.348208 0.253515 2.253515 ^ gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.348240 0.000000 2.253515 ^ gpio_inp_dis[23] (out) + 2.253515 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14923,13 +14615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.249821 data arrival time + -2.253515 data arrival time --------------------------------------------------------------------------------------------- - 5.500179 slack (MET) + 5.496485 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14938,10 +14630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075678 0.343597 0.249656 2.249656 ^ gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.343608 0.000000 2.249656 ^ gpio_inp_dis[34] (out) - 2.249656 data arrival time + 2 0.076917 0.349129 0.253351 2.253351 ^ gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.349136 0.000000 2.253351 ^ gpio_oeb[35] (out) + 2.253351 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14951,13 +14643,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.249656 data arrival time + -2.253351 data arrival time --------------------------------------------------------------------------------------------- - 5.500344 slack (MET) + 5.496650 slack (MET) -Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14966,10 +14658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075483 0.342837 0.249551 2.249551 ^ gpio_loopback_one[17] (in) - gpio_loopback_one[17] (net) - 0.342865 0.000000 2.249551 ^ gpio_inp_dis[17] (out) - 2.249551 data arrival time + 2 0.076681 0.348208 0.252436 2.252436 ^ gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.348221 0.000000 2.252436 ^ gpio_oeb[23] (out) + 2.252436 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14979,13 +14671,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.249551 data arrival time + -2.252436 data arrival time --------------------------------------------------------------------------------------------- - 5.500449 slack (MET) + 5.497564 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14994,10 +14686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075762 0.344246 0.249532 2.249532 ^ gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.344273 0.000000 2.249532 ^ gpio_oeb[29] (out) - 2.249532 data arrival time + 2 0.076202 0.346244 0.252306 2.252306 ^ gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.346311 0.000000 2.252306 ^ gpio_inp_dis[36] (out) + 2.252306 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15007,13 +14699,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.249532 data arrival time + -2.252306 data arrival time --------------------------------------------------------------------------------------------- - 5.500468 slack (MET) + 5.497694 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15022,10 +14714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075678 0.343597 0.249365 2.249365 ^ gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.343604 0.000000 2.249365 ^ gpio_oeb[34] (out) - 2.249365 data arrival time + 2 0.076202 0.346244 0.251378 2.251378 ^ gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.346285 0.000000 2.251378 ^ gpio_oeb[36] (out) + 2.251378 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15035,13 +14727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.249365 data arrival time + -2.251378 data arrival time --------------------------------------------------------------------------------------------- - 5.500635 slack (MET) + 5.498622 slack (MET) -Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15050,10 +14742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075458 0.342631 0.248986 2.248986 ^ gpio_loopback_one[16] (in) - gpio_loopback_one[16] (net) - 0.342644 0.000000 2.248986 ^ gpio_inp_dis[16] (out) - 2.248986 data arrival time + 2 0.075945 0.344914 0.251087 2.251087 ^ gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.344944 0.000000 2.251087 ^ gpio_inp_dis[18] (out) + 2.251087 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15063,13 +14755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.248986 data arrival time + -2.251087 data arrival time --------------------------------------------------------------------------------------------- - 5.501014 slack (MET) + 5.498913 slack (MET) -Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15078,10 +14770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075458 0.342631 0.248639 2.248639 ^ gpio_loopback_one[16] (in) - gpio_loopback_one[16] (net) - 0.342639 0.000000 2.248639 ^ gpio_oeb[16] (out) - 2.248639 data arrival time + 2 0.075945 0.344914 0.250032 2.250032 ^ gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.344925 0.000000 2.250032 ^ gpio_oeb[18] (out) + 2.250032 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15091,13 +14783,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.248639 data arrival time + -2.250032 data arrival time --------------------------------------------------------------------------------------------- - 5.501361 slack (MET) + 5.499968 slack (MET) -Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15106,10 +14798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075483 0.342837 0.248541 2.248541 ^ gpio_loopback_one[17] (in) - gpio_loopback_one[17] (net) - 0.342848 0.000000 2.248541 ^ gpio_oeb[17] (out) - 2.248541 data arrival time + 2 0.075366 0.342489 0.249958 2.249958 ^ gpio_loopback_one[0] (in) + gpio_loopback_one[0] (net) + 0.342564 0.000000 2.249958 ^ gpio_dm0[0] (out) + 2.249958 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15119,13 +14811,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.248541 data arrival time + -2.249958 data arrival time --------------------------------------------------------------------------------------------- - 5.501459 slack (MET) + 5.500042 slack (MET) -Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15134,10 +14826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075366 0.342489 0.248134 2.248134 ^ gpio_loopback_one[0] (in) - gpio_loopback_one[0] (net) - 0.342515 0.000000 2.248134 ^ gpio_oeb[0] (out) - 2.248134 data arrival time + 2 0.075483 0.342837 0.249551 2.249551 ^ gpio_loopback_one[17] (in) + gpio_loopback_one[17] (net) + 0.342865 0.000000 2.249551 ^ gpio_inp_dis[17] (out) + 2.249551 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15147,13 +14839,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.248134 data arrival time + -2.249551 data arrival time --------------------------------------------------------------------------------------------- - 5.501866 slack (MET) + 5.500449 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15162,10 +14854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075145 0.341216 0.247928 2.247928 ^ gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.341227 0.000000 2.247928 ^ gpio_inp_dis[28] (out) - 2.247928 data arrival time + 2 0.075458 0.342631 0.248986 2.248986 ^ gpio_loopback_one[16] (in) + gpio_loopback_one[16] (net) + 0.342644 0.000000 2.248986 ^ gpio_inp_dis[16] (out) + 2.248986 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15175,13 +14867,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.247928 data arrival time + -2.248986 data arrival time --------------------------------------------------------------------------------------------- - 5.502072 slack (MET) + 5.501014 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15190,10 +14882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075145 0.341216 0.247639 2.247639 ^ gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.341224 0.000000 2.247639 ^ gpio_oeb[28] (out) - 2.247639 data arrival time + 2 0.075458 0.342631 0.248639 2.248639 ^ gpio_loopback_one[16] (in) + gpio_loopback_one[16] (net) + 0.342639 0.000000 2.248639 ^ gpio_oeb[16] (out) + 2.248639 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15203,13 +14895,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.247639 data arrival time + -2.248639 data arrival time --------------------------------------------------------------------------------------------- - 5.502361 slack (MET) + 5.501361 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15218,10 +14910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075012 0.340629 0.247507 2.247507 ^ gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.340639 0.000000 2.247507 ^ gpio_inp_dis[24] (out) - 2.247507 data arrival time + 2 0.075483 0.342837 0.248541 2.248541 ^ gpio_loopback_one[17] (in) + gpio_loopback_one[17] (net) + 0.342848 0.000000 2.248541 ^ gpio_oeb[17] (out) + 2.248541 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15231,13 +14923,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.247507 data arrival time + -2.248541 data arrival time --------------------------------------------------------------------------------------------- - 5.502493 slack (MET) + 5.501459 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15246,10 +14938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075012 0.340629 0.247224 2.247225 ^ gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.340636 0.000000 2.247225 ^ gpio_oeb[24] (out) - 2.247225 data arrival time + 2 0.075366 0.342489 0.248134 2.248134 ^ gpio_loopback_one[0] (in) + gpio_loopback_one[0] (net) + 0.342515 0.000000 2.248134 ^ gpio_oeb[0] (out) + 2.248134 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15259,9 +14951,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.247225 data arrival time + -2.248134 data arrival time --------------------------------------------------------------------------------------------- - 5.502775 slack (MET) + 5.501866 slack (MET) Startpoint: gpio_loopback_one[38] (input port clocked by __VIRTUAL_CLK__) diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_tt_025C_1v80/min.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_tt_025C_1v80/min.rpt index 83a5f9c..e12c6d7 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_tt_025C_1v80/min.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_tt_025C_1v80/min.rpt @@ -452,8 +452,8 @@ Fanout Cap Slew Delay Time Description 3.864530 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -462,10 +462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075012 0.165394 0.114690 2.114690 v gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.165409 0.000000 2.114690 v gpio_oeb[24] (out) - 2.114690 data arrival time + 2 0.075366 0.166504 0.114800 2.114800 v gpio_loopback_one[0] (in) + gpio_loopback_one[0] (net) + 0.166555 0.000000 2.114800 v gpio_oeb[0] (out) + 2.114800 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -475,13 +475,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114690 data arrival time + -2.114800 data arrival time --------------------------------------------------------------------------------------------- - 3.864690 slack (MET) + 3.864800 slack (MET) -Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -490,10 +490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075366 0.166504 0.114800 2.114800 v gpio_loopback_one[0] (in) - gpio_loopback_one[0] (net) - 0.166555 0.000000 2.114800 v gpio_oeb[0] (out) - 2.114800 data arrival time + 2 0.075483 0.166602 0.115164 2.115164 v gpio_loopback_one[17] (in) + gpio_loopback_one[17] (net) + 0.166624 0.000000 2.115164 v gpio_oeb[17] (out) + 2.115164 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -503,13 +503,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114800 data arrival time + -2.115164 data arrival time --------------------------------------------------------------------------------------------- - 3.864800 slack (MET) + 3.865163 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -518,10 +518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075145 0.165674 0.114885 2.114885 v gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.165688 0.000000 2.114885 v gpio_oeb[28] (out) - 2.114885 data arrival time + 2 0.075458 0.166382 0.115348 2.115348 v gpio_loopback_one[16] (in) + gpio_loopback_one[16] (net) + 0.166398 0.000000 2.115348 v gpio_oeb[16] (out) + 2.115348 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -531,13 +531,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114885 data arrival time + -2.115348 data arrival time --------------------------------------------------------------------------------------------- - 3.864885 slack (MET) + 3.865348 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -546,10 +546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075012 0.165394 0.114946 2.114946 v gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.165416 0.000000 2.114946 v gpio_inp_dis[24] (out) - 2.114946 data arrival time + 2 0.075458 0.166382 0.115661 2.115661 v gpio_loopback_one[16] (in) + gpio_loopback_one[16] (net) + 0.166407 0.000000 2.115661 v gpio_inp_dis[16] (out) + 2.115661 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -559,13 +559,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114946 data arrival time + -2.115661 data arrival time --------------------------------------------------------------------------------------------- - 3.864946 slack (MET) + 3.865661 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -574,10 +574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075145 0.165674 0.115147 2.115147 v gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.165694 0.000000 2.115147 v gpio_inp_dis[28] (out) - 2.115147 data arrival time + 2 0.075945 0.167626 0.115867 2.115867 v gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.167649 0.000000 2.115867 v gpio_oeb[18] (out) + 2.115867 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -587,13 +587,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115147 data arrival time + -2.115867 data arrival time --------------------------------------------------------------------------------------------- - 3.865147 slack (MET) + 3.865867 slack (MET) Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -602,10 +602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075483 0.166602 0.115164 2.115164 v gpio_loopback_one[17] (in) + 2 0.075483 0.166602 0.116075 2.116075 v gpio_loopback_one[17] (in) gpio_loopback_one[17] (net) - 0.166624 0.000000 2.115164 v gpio_oeb[17] (out) - 2.115164 data arrival time + 0.166658 0.000000 2.116075 v gpio_inp_dis[17] (out) + 2.116075 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -615,13 +615,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115164 data arrival time + -2.116075 data arrival time --------------------------------------------------------------------------------------------- - 3.865163 slack (MET) + 3.866076 slack (MET) -Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -630,10 +630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075458 0.166382 0.115348 2.115348 v gpio_loopback_one[16] (in) - gpio_loopback_one[16] (net) - 0.166398 0.000000 2.115348 v gpio_oeb[16] (out) - 2.115348 data arrival time + 2 0.075366 0.166504 0.116444 2.116444 v gpio_loopback_one[0] (in) + gpio_loopback_one[0] (net) + 0.166653 0.000000 2.116444 v gpio_dm0[0] (out) + 2.116444 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -643,13 +643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115348 data arrival time + -2.116444 data arrival time --------------------------------------------------------------------------------------------- - 3.865348 slack (MET) + 3.866444 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -658,10 +658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075762 0.167334 0.115531 2.115531 v gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.167387 0.000000 2.115531 v gpio_oeb[29] (out) - 2.115531 data arrival time + 2 0.076202 0.168358 0.116559 2.116559 v gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.168439 0.000000 2.116559 v gpio_oeb[36] (out) + 2.116559 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -671,13 +671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115531 data arrival time + -2.116559 data arrival time --------------------------------------------------------------------------------------------- - 3.865531 slack (MET) + 3.866559 slack (MET) -Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -686,10 +686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075458 0.166382 0.115661 2.115661 v gpio_loopback_one[16] (in) - gpio_loopback_one[16] (net) - 0.166407 0.000000 2.115661 v gpio_inp_dis[16] (out) - 2.115661 data arrival time + 2 0.075945 0.167626 0.116819 2.116819 v gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.167686 0.000000 2.116819 v gpio_inp_dis[18] (out) + 2.116819 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -699,13 +699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115661 data arrival time + -2.116819 data arrival time --------------------------------------------------------------------------------------------- - 3.865661 slack (MET) + 3.866819 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -714,10 +714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075678 0.166829 0.115712 2.115712 v gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.166843 0.000000 2.115712 v gpio_oeb[34] (out) - 2.115712 data arrival time + 2 0.076681 0.169237 0.117020 2.117020 v gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.169263 0.000000 2.117020 v gpio_oeb[23] (out) + 2.117020 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -727,13 +727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115712 data arrival time + -2.117020 data arrival time --------------------------------------------------------------------------------------------- - 3.865712 slack (MET) + 3.867020 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -742,10 +742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075923 0.167469 0.115784 2.115784 v gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.167483 0.000000 2.115784 v gpio_oeb[26] (out) - 2.115784 data arrival time + 2 0.076202 0.168358 0.117395 2.117395 v gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.168492 0.000000 2.117395 v gpio_inp_dis[36] (out) + 2.117395 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -755,13 +755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115784 data arrival time + -2.117395 data arrival time --------------------------------------------------------------------------------------------- - 3.865784 slack (MET) + 3.867395 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -770,10 +770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075945 0.167626 0.115867 2.115867 v gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.167649 0.000000 2.115867 v gpio_oeb[18] (out) - 2.115867 data arrival time + 2 0.076917 0.169510 0.117611 2.117611 v gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.169525 0.000000 2.117611 v gpio_oeb[35] (out) + 2.117611 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -783,13 +783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115867 data arrival time + -2.117611 data arrival time --------------------------------------------------------------------------------------------- - 3.865867 slack (MET) + 3.867610 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -798,10 +798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075790 0.167174 0.115933 2.115933 v gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.167196 0.000000 2.115933 v gpio_inp_dis[33] (out) - 2.115933 data arrival time + 2 0.077106 0.169909 0.117886 2.117886 v gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.169923 0.000000 2.117886 v gpio_oeb[37] (out) + 2.117886 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -811,13 +811,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115933 data arrival time + -2.117886 data arrival time --------------------------------------------------------------------------------------------- - 3.865933 slack (MET) + 3.867887 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -826,10 +826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075678 0.166829 0.115975 2.115975 v gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.166850 0.000000 2.115975 v gpio_inp_dis[34] (out) - 2.115975 data arrival time + 2 0.076917 0.169510 0.117893 2.117893 v gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.169532 0.000000 2.117893 v gpio_inp_dis[35] (out) + 2.117893 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -839,13 +839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115975 data arrival time + -2.117893 data arrival time --------------------------------------------------------------------------------------------- - 3.865975 slack (MET) + 3.867893 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -854,10 +854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075889 0.167262 0.116027 2.116027 v gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.167275 0.000000 2.116027 v gpio_oeb[31] (out) - 2.116027 data arrival time + 2 0.076681 0.169237 0.117995 2.117995 v gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.169302 0.000000 2.117995 v gpio_inp_dis[23] (out) + 2.117995 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -867,13 +867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116027 data arrival time + -2.117995 data arrival time --------------------------------------------------------------------------------------------- - 3.866027 slack (MET) + 3.867995 slack (MET) -Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -882,10 +882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075483 0.166602 0.116075 2.116075 v gpio_loopback_one[17] (in) - gpio_loopback_one[17] (net) - 0.166658 0.000000 2.116075 v gpio_inp_dis[17] (out) - 2.116075 data arrival time + 2 0.077106 0.169909 0.118194 2.118194 v gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.169931 0.000000 2.118194 v gpio_inp_dis[37] (out) + 2.118194 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -895,13 +895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116075 data arrival time + -2.118194 data arrival time --------------------------------------------------------------------------------------------- - 3.866076 slack (MET) + 3.868194 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -910,10 +910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075790 0.167174 0.116271 2.116271 v gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.167207 0.000000 2.116271 v gpio_oeb[33] (out) - 2.116271 data arrival time + 2 0.077885 0.171828 0.118869 2.118869 v gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.171854 0.000000 2.118869 v gpio_oeb[20] (out) + 2.118869 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -923,13 +923,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116271 data arrival time + -2.118869 data arrival time --------------------------------------------------------------------------------------------- - 3.866271 slack (MET) + 3.868869 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -938,10 +938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075889 0.167262 0.116286 2.116286 v gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.167282 0.000000 2.116286 v gpio_inp_dis[31] (out) - 2.116286 data arrival time + 2 0.077871 0.171599 0.119103 2.119103 v gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.171617 0.000000 2.119103 v gpio_oeb[22] (out) + 2.119103 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -951,13 +951,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116286 data arrival time + -2.119103 data arrival time --------------------------------------------------------------------------------------------- - 3.866286 slack (MET) + 3.869103 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -966,10 +966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076110 0.167760 0.116385 2.116385 v gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.167775 0.000000 2.116385 v gpio_oeb[25] (out) - 2.116385 data arrival time + 2 0.077871 0.171599 0.119377 2.119377 v gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.171624 0.000000 2.119377 v gpio_inp_dis[22] (out) + 2.119377 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -979,13 +979,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116385 data arrival time + -2.119377 data arrival time --------------------------------------------------------------------------------------------- - 3.866385 slack (MET) + 3.869377 slack (MET) -Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -994,10 +994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075366 0.166504 0.116444 2.116444 v gpio_loopback_one[0] (in) - gpio_loopback_one[0] (net) - 0.166653 0.000000 2.116444 v gpio_dm0[0] (out) - 2.116444 data arrival time + 2 0.078215 0.172333 0.119612 2.119612 v gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.172350 0.000000 2.119612 v gpio_oeb[21] (out) + 2.119612 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1007,13 +1007,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116444 data arrival time + -2.119612 data arrival time --------------------------------------------------------------------------------------------- - 3.866444 slack (MET) + 3.869612 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1022,10 +1022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076202 0.168358 0.116559 2.116559 v gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.168439 0.000000 2.116559 v gpio_oeb[36] (out) - 2.116559 data arrival time + 2 0.078230 0.172372 0.119668 2.119668 v gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.172390 0.000000 2.119668 v gpio_oeb[19] (out) + 2.119668 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1035,13 +1035,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116559 data arrival time + -2.119668 data arrival time --------------------------------------------------------------------------------------------- - 3.866559 slack (MET) + 3.869667 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1050,10 +1050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076110 0.167760 0.116648 2.116648 v gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.167782 0.000000 2.116648 v gpio_inp_dis[25] (out) - 2.116648 data arrival time + 2 0.078262 0.172447 0.119714 2.119714 v gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.172465 0.000000 2.119714 v gpio_oeb[15] (out) + 2.119714 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1063,13 +1063,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116648 data arrival time + -2.119714 data arrival time --------------------------------------------------------------------------------------------- - 3.866647 slack (MET) + 3.869714 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1078,10 +1078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075923 0.167469 0.116776 2.116776 v gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.167515 0.000000 2.116776 v gpio_inp_dis[26] (out) - 2.116776 data arrival time + 2 0.077885 0.171828 0.119847 2.119847 v gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.171892 0.000000 2.119847 v gpio_inp_dis[20] (out) + 2.119847 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1091,13 +1091,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116776 data arrival time + -2.119847 data arrival time --------------------------------------------------------------------------------------------- - 3.866776 slack (MET) + 3.869847 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1106,10 +1106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076500 0.168785 0.116784 2.116784 v gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.168807 0.000000 2.116784 v gpio_oeb[30] (out) - 2.116784 data arrival time + 2 0.078215 0.172333 0.119911 2.119911 v gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.172358 0.000000 2.119911 v gpio_inp_dis[21] (out) + 2.119911 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1119,13 +1119,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116784 data arrival time + -2.119911 data arrival time --------------------------------------------------------------------------------------------- - 3.866784 slack (MET) + 3.869911 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1134,10 +1134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075945 0.167626 0.116819 2.116819 v gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.167686 0.000000 2.116819 v gpio_inp_dis[18] (out) - 2.116819 data arrival time + 2 0.078230 0.172372 0.119932 2.119932 v gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.172397 0.000000 2.119932 v gpio_inp_dis[19] (out) + 2.119932 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1147,13 +1147,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116819 data arrival time + -2.119932 data arrival time --------------------------------------------------------------------------------------------- - 3.866819 slack (MET) + 3.869932 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1162,10 +1162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075762 0.167334 0.116938 2.116938 v gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.167470 0.000000 2.116938 v gpio_inp_dis[29] (out) - 2.116938 data arrival time + 2 0.078262 0.172447 0.119986 2.119986 v gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.172473 0.000000 2.119986 v gpio_inp_dis[15] (out) + 2.119986 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1175,13 +1175,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116938 data arrival time + -2.119986 data arrival time --------------------------------------------------------------------------------------------- - 3.866938 slack (MET) + 3.869986 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1190,10 +1190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076492 0.168601 0.116976 2.116976 v gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.168616 0.000000 2.116976 v gpio_oeb[32] (out) - 2.116976 data arrival time + 3 0.109585 0.240312 0.167003 2.167003 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.240348 0.000000 2.167003 v gpio_dm2[9] (out) + 2.167003 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1203,13 +1203,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116976 data arrival time + -2.167003 data arrival time --------------------------------------------------------------------------------------------- - 3.866975 slack (MET) + 3.917003 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1218,10 +1218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076507 0.168625 0.116977 2.116977 v gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.168640 0.000000 2.116977 v gpio_oeb[35] (out) - 2.116977 data arrival time + 3 0.109338 0.239488 0.167545 2.167545 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.239506 0.000000 2.167545 v gpio_dm2[11] (out) + 2.167545 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1231,13 +1231,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116977 data arrival time + -2.167545 data arrival time --------------------------------------------------------------------------------------------- - 3.866977 slack (MET) + 3.917546 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1246,10 +1246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076681 0.169237 0.117020 2.117020 v gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.169263 0.000000 2.117020 v gpio_oeb[23] (out) - 2.117020 data arrival time + 3 0.110016 0.241868 0.167689 2.167689 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.241978 0.000000 2.167689 v gpio_dm2[10] (out) + 2.167689 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1259,13 +1259,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117020 data arrival time + -2.167689 data arrival time --------------------------------------------------------------------------------------------- - 3.867020 slack (MET) + 3.917689 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1274,10 +1274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076492 0.168601 0.117240 2.117239 v gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.168623 0.000000 2.117239 v gpio_inp_dis[32] (out) - 2.117239 data arrival time + 3 0.109338 0.239488 0.167746 2.167746 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.239511 0.000000 2.167746 v gpio_inp_dis[11] (out) + 2.167746 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1287,13 +1287,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117239 data arrival time + -2.167746 data arrival time --------------------------------------------------------------------------------------------- - 3.867239 slack (MET) + 3.917746 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1302,10 +1302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076507 0.168625 0.117259 2.117259 v gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.168647 0.000000 2.117259 v gpio_inp_dis[35] (out) - 2.117259 data arrival time + 3 0.109338 0.239488 0.167849 2.167849 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.239513 0.000000 2.167849 v gpio_dm1[11] (out) + 2.167849 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1315,13 +1315,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117259 data arrival time + -2.167849 data arrival time --------------------------------------------------------------------------------------------- - 3.867259 slack (MET) + 3.917848 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1330,10 +1330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076202 0.168358 0.117395 2.117395 v gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.168492 0.000000 2.117395 v gpio_inp_dis[36] (out) - 2.117395 data arrival time + 3 0.109792 0.240488 0.168255 2.168255 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.240507 0.000000 2.168255 v gpio_dm2[6] (out) + 2.168255 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1343,13 +1343,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117395 data arrival time + -2.168255 data arrival time --------------------------------------------------------------------------------------------- - 3.867395 slack (MET) + 3.918255 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1358,10 +1358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076500 0.168785 0.117607 2.117608 v gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.168837 0.000000 2.117608 v gpio_inp_dis[30] (out) - 2.117608 data arrival time + 3 0.109792 0.240488 0.168455 2.168455 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.240512 0.000000 2.168455 v gpio_inp_dis[6] (out) + 2.168455 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1371,13 +1371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117608 data arrival time + -2.168455 data arrival time --------------------------------------------------------------------------------------------- - 3.867608 slack (MET) + 3.918455 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1386,10 +1386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077013 0.169709 0.117762 2.117762 v gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.169723 0.000000 2.117762 v gpio_oeb[27] (out) - 2.117762 data arrival time + 3 0.110304 0.241733 0.168513 2.168514 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.241770 0.000000 2.168514 v gpio_dm2[5] (out) + 2.168514 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1399,13 +1399,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117762 data arrival time + -2.168514 data arrival time --------------------------------------------------------------------------------------------- - 3.867762 slack (MET) + 3.918514 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1414,10 +1414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077106 0.169909 0.117886 2.117886 v gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.169923 0.000000 2.117886 v gpio_oeb[37] (out) - 2.117886 data arrival time + 3 0.109792 0.240488 0.168558 2.168558 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.240515 0.000000 2.168558 v gpio_dm1[6] (out) + 2.168558 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1427,13 +1427,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117886 data arrival time + -2.168558 data arrival time --------------------------------------------------------------------------------------------- - 3.867887 slack (MET) + 3.918558 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1442,10 +1442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076681 0.169237 0.117995 2.117995 v gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.169302 0.000000 2.117995 v gpio_inp_dis[23] (out) - 2.117995 data arrival time + 3 0.109585 0.240312 0.168865 2.168865 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.240427 0.000000 2.168865 v gpio_inp_dis[9] (out) + 2.168865 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1455,13 +1455,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117995 data arrival time + -2.168865 data arrival time --------------------------------------------------------------------------------------------- - 3.867995 slack (MET) + 3.918865 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1470,10 +1470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077013 0.169709 0.118043 2.118043 v gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.169730 0.000000 2.118043 v gpio_inp_dis[27] (out) - 2.118043 data arrival time + 3 0.110290 0.241548 0.169005 2.169005 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.241567 0.000000 2.169005 v gpio_dm2[12] (out) + 2.169005 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1483,13 +1483,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.118043 data arrival time + -2.169005 data arrival time --------------------------------------------------------------------------------------------- - 3.868043 slack (MET) + 3.919005 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1498,10 +1498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077106 0.169909 0.118194 2.118194 v gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.169931 0.000000 2.118194 v gpio_inp_dis[37] (out) - 2.118194 data arrival time + 3 0.110290 0.241548 0.169207 2.169207 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.241571 0.000000 2.169207 v gpio_inp_dis[12] (out) + 2.169207 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1511,13 +1511,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.118194 data arrival time + -2.169207 data arrival time --------------------------------------------------------------------------------------------- - 3.868194 slack (MET) + 3.919207 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1526,10 +1526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077885 0.171828 0.118869 2.118869 v gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.171854 0.000000 2.118869 v gpio_oeb[20] (out) - 2.118869 data arrival time + 3 0.110290 0.241548 0.169317 2.169317 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.241574 0.000000 2.169317 v gpio_dm1[12] (out) + 2.169317 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1539,13 +1539,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.118869 data arrival time + -2.169317 data arrival time --------------------------------------------------------------------------------------------- - 3.868869 slack (MET) + 3.919317 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1554,10 +1554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077871 0.171599 0.119103 2.119103 v gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.171617 0.000000 2.119103 v gpio_oeb[22] (out) - 2.119103 data arrival time + 3 0.109585 0.240312 0.169385 2.169385 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.240458 0.000000 2.169385 v gpio_dm1[9] (out) + 2.169385 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1567,13 +1567,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.119103 data arrival time + -2.169385 data arrival time --------------------------------------------------------------------------------------------- - 3.869103 slack (MET) + 3.919385 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1582,10 +1582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077871 0.171599 0.119377 2.119377 v gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.171624 0.000000 2.119377 v gpio_inp_dis[22] (out) - 2.119377 data arrival time + 3 0.110304 0.241733 0.169532 2.169532 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.241808 0.000000 2.169532 v gpio_inp_dis[5] (out) + 2.169532 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1595,13 +1595,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.119377 data arrival time + -2.169532 data arrival time --------------------------------------------------------------------------------------------- - 3.869377 slack (MET) + 3.919532 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1610,10 +1610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.078215 0.172333 0.119612 2.119612 v gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.172350 0.000000 2.119612 v gpio_oeb[21] (out) - 2.119612 data arrival time + 3 0.110640 0.242325 0.169559 2.169559 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.242346 0.000000 2.169559 v gpio_dm2[4] (out) + 2.169559 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1623,13 +1623,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.119612 data arrival time + -2.169559 data arrival time --------------------------------------------------------------------------------------------- - 3.869612 slack (MET) + 3.919559 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1638,11 +1638,11 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.078230 0.172372 0.119668 2.119668 v gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.172390 0.000000 2.119668 v gpio_oeb[19] (out) - 2.119668 data arrival time - + 3 0.110640 0.242325 0.169761 2.169761 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.242351 0.000000 2.169761 v gpio_inp_dis[4] (out) + 2.169761 data arrival time + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 0.250000 0.250000 clock uncertainty @@ -1651,13 +1651,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.119668 data arrival time + -2.169761 data arrival time --------------------------------------------------------------------------------------------- - 3.869667 slack (MET) + 3.919761 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1666,10 +1666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.078262 0.172447 0.119714 2.119714 v gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.172465 0.000000 2.119714 v gpio_oeb[15] (out) - 2.119714 data arrival time + 3 0.110016 0.241868 0.169840 2.169840 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.242126 0.000000 2.169840 v gpio_inp_dis[10] (out) + 2.169840 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1679,13 +1679,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.119714 data arrival time + -2.169840 data arrival time --------------------------------------------------------------------------------------------- - 3.869714 slack (MET) + 3.919840 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1694,10 +1694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077885 0.171828 0.119847 2.119847 v gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.171892 0.000000 2.119847 v gpio_inp_dis[20] (out) - 2.119847 data arrival time + 3 0.110640 0.242325 0.169872 2.169872 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.242353 0.000000 2.169872 v gpio_dm1[4] (out) + 2.169872 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1707,13 +1707,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.119847 data arrival time + -2.169872 data arrival time --------------------------------------------------------------------------------------------- - 3.869847 slack (MET) + 3.919872 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1722,10 +1722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.078215 0.172333 0.119911 2.119911 v gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.172358 0.000000 2.119911 v gpio_inp_dis[21] (out) - 2.119911 data arrival time + 3 0.110304 0.241733 0.170304 2.170304 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.241846 0.000000 2.170304 v gpio_dm1[5] (out) + 2.170304 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1735,13 +1735,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.119911 data arrival time + -2.170304 data arrival time --------------------------------------------------------------------------------------------- - 3.869911 slack (MET) + 3.920303 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1750,10 +1750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.078230 0.172372 0.119932 2.119932 v gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.172397 0.000000 2.119932 v gpio_inp_dis[19] (out) - 2.119932 data arrival time + 3 0.111209 0.243547 0.170429 2.170429 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.243567 0.000000 2.170429 v gpio_dm2[8] (out) + 2.170429 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1763,13 +1763,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.119932 data arrival time + -2.170429 data arrival time --------------------------------------------------------------------------------------------- - 3.869932 slack (MET) + 3.920429 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1778,10 +1778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.078262 0.172447 0.119986 2.119986 v gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.172473 0.000000 2.119986 v gpio_inp_dis[15] (out) - 2.119986 data arrival time + 3 0.111214 0.243569 0.170442 2.170442 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.243590 0.000000 2.170442 v gpio_dm2[3] (out) + 2.170442 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1791,13 +1791,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.119986 data arrival time + -2.170442 data arrival time --------------------------------------------------------------------------------------------- - 3.869986 slack (MET) + 3.920442 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1806,10 +1806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109585 0.240312 0.167003 2.167003 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.240348 0.000000 2.167003 v gpio_dm2[9] (out) - 2.167003 data arrival time + 3 0.110016 0.241868 0.170488 2.170488 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.242183 0.000000 2.170488 v gpio_dm1[10] (out) + 2.170488 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1819,13 +1819,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167003 data arrival time + -2.170488 data arrival time --------------------------------------------------------------------------------------------- - 3.917003 slack (MET) + 3.920488 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1834,10 +1834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110209 0.242284 0.167991 2.167991 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.242395 0.000000 2.167991 v gpio_dm2[10] (out) - 2.167991 data arrival time + 3 0.111209 0.243547 0.170632 2.170631 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.243572 0.000000 2.170631 v gpio_inp_dis[8] (out) + 2.170631 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1847,13 +1847,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167991 data arrival time + -2.170631 data arrival time --------------------------------------------------------------------------------------------- - 3.917991 slack (MET) + 3.920631 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1862,10 +1862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109792 0.240488 0.168255 2.168255 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.240507 0.000000 2.168255 v gpio_dm2[6] (out) - 2.168255 data arrival time + 3 0.111214 0.243569 0.170644 2.170644 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.243595 0.000000 2.170644 v gpio_inp_dis[3] (out) + 2.170644 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1875,13 +1875,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.168255 data arrival time + -2.170644 data arrival time --------------------------------------------------------------------------------------------- - 3.918255 slack (MET) + 3.920644 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1890,10 +1890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109792 0.240488 0.168455 2.168455 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.240512 0.000000 2.168455 v gpio_inp_dis[6] (out) - 2.168455 data arrival time + 3 0.111209 0.243547 0.170740 2.170740 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.243574 0.000000 2.170740 v gpio_dm1[8] (out) + 2.170740 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1903,13 +1903,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.168455 data arrival time + -2.170740 data arrival time --------------------------------------------------------------------------------------------- - 3.918455 slack (MET) + 3.920740 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1918,10 +1918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110304 0.241733 0.168513 2.168514 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.241770 0.000000 2.168514 v gpio_dm2[5] (out) - 2.168514 data arrival time + 3 0.111214 0.243569 0.170755 2.170755 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.243598 0.000000 2.170755 v gpio_dm1[3] (out) + 2.170755 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1931,13 +1931,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.168514 data arrival time + -2.170755 data arrival time --------------------------------------------------------------------------------------------- - 3.918514 slack (MET) + 3.920755 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1946,10 +1946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109792 0.240488 0.168558 2.168558 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.240515 0.000000 2.168558 v gpio_dm1[6] (out) - 2.168558 data arrival time + 3 0.112379 0.246508 0.171395 2.171395 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.246545 0.000000 2.171395 v gpio_dm2[2] (out) + 2.171395 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1959,13 +1959,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.168558 data arrival time + -2.171395 data arrival time --------------------------------------------------------------------------------------------- - 3.918558 slack (MET) + 3.921395 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1974,10 +1974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109585 0.240312 0.168865 2.168865 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.240427 0.000000 2.168865 v gpio_inp_dis[9] (out) - 2.168865 data arrival time + 3 0.112221 0.246079 0.171866 2.171866 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.246107 0.000000 2.171866 v gpio_dm2[31] (out) + 2.171866 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1987,13 +1987,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.168865 data arrival time + -2.171866 data arrival time --------------------------------------------------------------------------------------------- - 3.918865 slack (MET) + 3.921866 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2002,10 +2002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110244 0.241449 0.168933 2.168933 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.241468 0.000000 2.168933 v gpio_dm2[12] (out) - 2.168933 data arrival time + 3 0.112744 0.247434 0.171932 2.171932 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.247484 0.000000 2.171932 v gpio_dm2[32] (out) + 2.171932 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2015,13 +2015,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.168933 data arrival time + -2.171932 data arrival time --------------------------------------------------------------------------------------------- - 3.918933 slack (MET) + 3.921932 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2030,10 +2030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110244 0.241449 0.169135 2.169135 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.241472 0.000000 2.169135 v gpio_inp_dis[12] (out) - 2.169135 data arrival time + 3 0.112221 0.246079 0.172065 2.172065 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.246112 0.000000 2.172065 v gpio_inp_dis[31] (out) + 2.172065 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2043,13 +2043,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.169135 data arrival time + -2.172065 data arrival time --------------------------------------------------------------------------------------------- - 3.919134 slack (MET) + 3.922065 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2058,10 +2058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110244 0.241449 0.169245 2.169245 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.241475 0.000000 2.169245 v gpio_dm1[12] (out) - 2.169245 data arrival time + 3 0.112433 0.246497 0.172368 2.172368 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.246526 0.000000 2.172368 v gpio_dm2[30] (out) + 2.172368 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2071,13 +2071,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.169245 data arrival time + -2.172368 data arrival time --------------------------------------------------------------------------------------------- - 3.919245 slack (MET) + 3.922367 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2086,10 +2086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109585 0.240312 0.169385 2.169385 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.240458 0.000000 2.169385 v gpio_dm1[9] (out) - 2.169385 data arrival time + 3 0.112433 0.246497 0.172607 2.172607 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.246533 0.000000 2.172607 v gpio_inp_dis[30] (out) + 2.172607 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2099,13 +2099,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.169385 data arrival time + -2.172607 data arrival time --------------------------------------------------------------------------------------------- - 3.919385 slack (MET) + 3.922607 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2114,10 +2114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110304 0.241733 0.169532 2.169532 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.241808 0.000000 2.169532 v gpio_inp_dis[5] (out) - 2.169532 data arrival time + 3 0.112433 0.246497 0.172702 2.172702 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.246536 0.000000 2.172702 v gpio_dm1[30] (out) + 2.172702 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2127,13 +2127,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.169532 data arrival time + -2.172702 data arrival time --------------------------------------------------------------------------------------------- - 3.919532 slack (MET) + 3.922702 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2142,10 +2142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110640 0.242325 0.169559 2.169559 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.242346 0.000000 2.169559 v gpio_dm2[4] (out) - 2.169559 data arrival time + 3 0.112379 0.246508 0.172719 2.172719 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.246597 0.000000 2.172719 v gpio_inp_dis[2] (out) + 2.172719 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2155,13 +2155,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.169559 data arrival time + -2.172719 data arrival time --------------------------------------------------------------------------------------------- - 3.919559 slack (MET) + 3.922719 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2170,10 +2170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110640 0.242325 0.169761 2.169761 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.242351 0.000000 2.169761 v gpio_inp_dis[4] (out) - 2.169761 data arrival time + 3 0.112221 0.246079 0.172836 2.172836 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.246138 0.000000 2.172836 v gpio_dm1[31] (out) + 2.172836 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2183,13 +2183,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.169761 data arrival time + -2.172836 data arrival time --------------------------------------------------------------------------------------------- - 3.919761 slack (MET) + 3.922836 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2198,10 +2198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110767 0.242607 0.169767 2.169767 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.242628 0.000000 2.169767 v gpio_dm2[2] (out) - 2.169767 data arrival time + 3 0.113557 0.249244 0.172982 2.172982 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.249292 0.000000 2.172982 v gpio_dm2[34] (out) + 2.172982 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2211,13 +2211,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.169767 data arrival time + -2.172982 data arrival time --------------------------------------------------------------------------------------------- - 3.919767 slack (MET) + 3.922982 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2226,10 +2226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110640 0.242325 0.169872 2.169872 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.242353 0.000000 2.169872 v gpio_dm1[4] (out) - 2.169872 data arrival time + 3 0.113011 0.247624 0.173194 2.173194 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.247644 0.000000 2.173194 v gpio_dm2[7] (out) + 2.173194 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2239,13 +2239,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.169872 data arrival time + -2.173194 data arrival time --------------------------------------------------------------------------------------------- - 3.919872 slack (MET) + 3.923194 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2254,10 +2254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110767 0.242607 0.169967 2.169967 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.242633 0.000000 2.169967 v gpio_inp_dis[2] (out) - 2.169967 data arrival time + 3 0.113011 0.247624 0.173400 2.173400 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.247648 0.000000 2.173400 v gpio_inp_dis[7] (out) + 2.173400 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2267,13 +2267,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.169967 data arrival time + -2.173400 data arrival time --------------------------------------------------------------------------------------------- - 3.919968 slack (MET) + 3.923400 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2282,10 +2282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110767 0.242607 0.170076 2.170076 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.242636 0.000000 2.170076 v gpio_dm1[2] (out) - 2.170076 data arrival time + 3 0.113011 0.247624 0.173521 2.173522 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.247652 0.000000 2.173522 v gpio_dm1[7] (out) + 2.173522 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2295,13 +2295,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.170076 data arrival time + -2.173522 data arrival time --------------------------------------------------------------------------------------------- - 3.920076 slack (MET) + 3.923521 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2310,10 +2310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110209 0.242284 0.170141 2.170141 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.242542 0.000000 2.170141 v gpio_inp_dis[10] (out) - 2.170141 data arrival time + 3 0.112744 0.247434 0.173817 2.173816 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.247573 0.000000 2.173816 v gpio_inp_dis[32] (out) + 2.173816 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2323,13 +2323,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.170141 data arrival time + -2.173816 data arrival time --------------------------------------------------------------------------------------------- - 3.920141 slack (MET) + 3.923816 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2338,10 +2338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111071 0.243244 0.170211 2.170211 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.243263 0.000000 2.170211 v gpio_dm2[11] (out) - 2.170211 data arrival time + 3 0.112379 0.246508 0.174013 2.174013 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.246670 0.000000 2.174013 v gpio_dm1[2] (out) + 2.174013 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2351,13 +2351,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.170211 data arrival time + -2.174013 data arrival time --------------------------------------------------------------------------------------------- - 3.920211 slack (MET) + 3.924012 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2366,10 +2366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110304 0.241733 0.170304 2.170304 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.241846 0.000000 2.170304 v gpio_dm1[5] (out) - 2.170304 data arrival time + 3 0.114037 0.250510 0.174346 2.174346 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.250612 0.000000 2.174346 v gpio_dm2[25] (out) + 2.174346 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2379,13 +2379,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.170304 data arrival time + -2.174346 data arrival time --------------------------------------------------------------------------------------------- - 3.920303 slack (MET) + 3.924345 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2394,10 +2394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111071 0.243244 0.170413 2.170413 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.243268 0.000000 2.170413 v gpio_inp_dis[11] (out) - 2.170413 data arrival time + 3 0.112744 0.247434 0.174358 2.174358 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.247608 0.000000 2.174358 v gpio_dm1[32] (out) + 2.174358 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2407,13 +2407,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.170413 data arrival time + -2.174358 data arrival time --------------------------------------------------------------------------------------------- - 3.920413 slack (MET) + 3.924358 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2422,10 +2422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111209 0.243547 0.170429 2.170429 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.243567 0.000000 2.170429 v gpio_dm2[8] (out) - 2.170429 data arrival time + 3 0.114044 0.249996 0.174889 2.174889 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.250028 0.000000 2.174889 v gpio_dm2[26] (out) + 2.174889 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2435,13 +2435,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.170429 data arrival time + -2.174889 data arrival time --------------------------------------------------------------------------------------------- - 3.920429 slack (MET) + 3.924889 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2450,10 +2450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111214 0.243569 0.170442 2.170442 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.243590 0.000000 2.170442 v gpio_dm2[3] (out) - 2.170442 data arrival time + 3 0.114044 0.249996 0.175090 2.175090 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.250034 0.000000 2.175090 v gpio_inp_dis[26] (out) + 2.175090 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2463,13 +2463,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.170442 data arrival time + -2.175090 data arrival time --------------------------------------------------------------------------------------------- - 3.920442 slack (MET) + 3.925090 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2478,10 +2478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111071 0.243244 0.170524 2.170524 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.243270 0.000000 2.170524 v gpio_dm1[11] (out) - 2.170524 data arrival time + 3 0.114233 0.250393 0.175162 2.175162 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.250423 0.000000 2.175162 v gpio_dm2[33] (out) + 2.175162 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2491,13 +2491,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.170524 data arrival time + -2.175162 data arrival time --------------------------------------------------------------------------------------------- - 3.920524 slack (MET) + 3.925163 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2506,10 +2506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111209 0.243547 0.170632 2.170631 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.243572 0.000000 2.170631 v gpio_inp_dis[8] (out) - 2.170631 data arrival time + 3 0.113557 0.249244 0.175171 2.175171 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.249399 0.000000 2.175171 v gpio_inp_dis[34] (out) + 2.175171 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2519,13 +2519,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.170631 data arrival time + -2.175171 data arrival time --------------------------------------------------------------------------------------------- - 3.920631 slack (MET) + 3.925171 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2534,10 +2534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111214 0.243569 0.170644 2.170644 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.243595 0.000000 2.170644 v gpio_inp_dis[3] (out) - 2.170644 data arrival time + 3 0.114044 0.249996 0.175195 2.175195 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.250037 0.000000 2.175195 v gpio_dm1[26] (out) + 2.175195 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2547,13 +2547,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.170644 data arrival time + -2.175195 data arrival time --------------------------------------------------------------------------------------------- - 3.920644 slack (MET) + 3.925195 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2562,10 +2562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111209 0.243547 0.170740 2.170740 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.243574 0.000000 2.170740 v gpio_dm1[8] (out) - 2.170740 data arrival time + 3 0.114233 0.250393 0.175389 2.175389 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.250429 0.000000 2.175389 v gpio_inp_dis[33] (out) + 2.175389 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2575,13 +2575,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.170740 data arrival time + -2.175389 data arrival time --------------------------------------------------------------------------------------------- - 3.920740 slack (MET) + 3.925389 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2590,10 +2590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111214 0.243569 0.170755 2.170755 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.243598 0.000000 2.170755 v gpio_dm1[3] (out) - 2.170755 data arrival time + 3 0.114233 0.250393 0.175501 2.175501 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.250433 0.000000 2.175501 v gpio_dm1[33] (out) + 2.175501 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2603,13 +2603,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.170755 data arrival time + -2.175501 data arrival time --------------------------------------------------------------------------------------------- - 3.920755 slack (MET) + 3.925501 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2618,10 +2618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110209 0.242284 0.170789 2.170789 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.242599 0.000000 2.170789 v gpio_dm1[10] (out) - 2.170789 data arrival time + 3 0.114549 0.251292 0.175624 2.175623 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.251339 0.000000 2.175623 v gpio_inp_dis[24] (out) + 2.175623 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2631,13 +2631,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.170789 data arrival time + -2.175623 data arrival time --------------------------------------------------------------------------------------------- - 3.920789 slack (MET) + 3.925623 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2646,10 +2646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.113011 0.247624 0.173194 2.173194 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.247644 0.000000 2.173194 v gpio_dm2[7] (out) - 2.173194 data arrival time + 3 0.114549 0.251292 0.175647 2.175647 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.251339 0.000000 2.175647 v gpio_dm2[24] (out) + 2.175647 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2659,13 +2659,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.173194 data arrival time + -2.175647 data arrival time --------------------------------------------------------------------------------------------- - 3.923194 slack (MET) + 3.925647 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2674,10 +2674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.113011 0.247624 0.173400 2.173400 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.247648 0.000000 2.173400 v gpio_inp_dis[7] (out) - 2.173400 data arrival time + 3 0.114037 0.250510 0.175736 2.175736 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.250695 0.000000 2.175736 v gpio_inp_dis[25] (out) + 2.175736 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2687,13 +2687,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.173400 data arrival time + -2.175736 data arrival time --------------------------------------------------------------------------------------------- - 3.923400 slack (MET) + 3.925736 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2702,10 +2702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.113011 0.247624 0.173521 2.173522 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.247652 0.000000 2.173522 v gpio_dm1[7] (out) - 2.173522 data arrival time + 3 0.113557 0.249244 0.175831 2.175831 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.249443 0.000000 2.175831 v gpio_dm1[34] (out) + 2.175831 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2715,13 +2715,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.173522 data arrival time + -2.175831 data arrival time --------------------------------------------------------------------------------------------- - 3.923521 slack (MET) + 3.925830 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2730,10 +2730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.143709 0.314013 0.220547 2.220547 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.314035 0.000000 2.220547 v gpio_out[1] (out) - 2.220547 data arrival time + 3 0.115281 0.252817 0.176380 2.176380 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.252847 0.000000 2.176380 v gpio_dm2[28] (out) + 2.176380 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2743,13 +2743,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220547 data arrival time + -2.176380 data arrival time --------------------------------------------------------------------------------------------- - 3.970548 slack (MET) + 3.926379 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2758,10 +2758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.143709 0.314013 0.220664 2.220664 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.314037 0.000000 2.220664 v gpio_dm2[1] (out) - 2.220664 data arrival time + 3 0.114037 0.250510 0.176402 2.176402 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.250744 0.000000 2.176402 v gpio_dm1[25] (out) + 2.176402 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2771,13 +2771,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220664 data arrival time + -2.176402 data arrival time --------------------------------------------------------------------------------------------- - 3.970664 slack (MET) + 3.926402 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2786,10 +2786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.143709 0.314013 0.220937 2.220937 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.314044 0.000000 2.220937 v gpio_dm0[1] (out) - 2.220937 data arrival time + 3 0.114549 0.251292 0.176698 2.176698 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.251383 0.000000 2.176698 v gpio_dm1[24] (out) + 2.176698 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2799,13 +2799,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220937 data arrival time + -2.176698 data arrival time --------------------------------------------------------------------------------------------- - 3.970937 slack (MET) + 3.926698 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2814,10 +2814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.143709 0.314013 0.221002 2.221002 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.314045 0.000000 2.221002 v gpio_dm1[1] (out) - 2.221002 data arrival time + 3 0.115281 0.252817 0.176892 2.176892 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.252863 0.000000 2.176892 v gpio_inp_dis[28] (out) + 2.176892 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2827,13 +2827,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.221002 data arrival time + -2.176892 data arrival time --------------------------------------------------------------------------------------------- - 3.971002 slack (MET) + 3.926892 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2842,10 +2842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 0.681898 0.475261 2.475261 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.682124 0.000000 2.475261 v gpio_oeb[1] (out) - 2.475261 data arrival time + 3 0.115952 0.254108 0.177826 2.177826 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.254138 0.000000 2.177826 v gpio_dm2[27] (out) + 2.177826 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2855,13 +2855,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.475261 data arrival time + -2.177826 data arrival time --------------------------------------------------------------------------------------------- - 4.225261 slack (MET) + 3.927826 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2870,10 +2870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 0.681898 0.476169 2.476169 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.682168 0.000000 2.476169 v gpio_ib_mode_sel[1] (out) - 2.476169 data arrival time + 3 0.115281 0.252817 0.177940 2.177940 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.252905 0.000000 2.177940 v gpio_dm1[28] (out) + 2.177940 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2883,13 +2883,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.476169 data arrival time + -2.177940 data arrival time --------------------------------------------------------------------------------------------- - 4.226169 slack (MET) + 3.927940 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2898,10 +2898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 0.681579 0.476784 2.476784 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.681763 0.000000 2.476784 v gpio_oeb[6] (out) - 2.476784 data arrival time + 3 0.115952 0.254108 0.178028 2.178028 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.254144 0.000000 2.178028 v gpio_inp_dis[27] (out) + 2.178028 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2911,13 +2911,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.476784 data arrival time + -2.178028 data arrival time --------------------------------------------------------------------------------------------- - 4.226784 slack (MET) + 3.928028 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2926,10 +2926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 0.685149 0.476849 2.476850 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.685535 0.000000 2.476850 v gpio_oeb[2] (out) - 2.476850 data arrival time + 3 0.115952 0.254108 0.178141 2.178141 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.254148 0.000000 2.178141 v gpio_dm1[27] (out) + 2.178141 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2939,13 +2939,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.476850 data arrival time + -2.178141 data arrival time --------------------------------------------------------------------------------------------- - 4.226849 slack (MET) + 3.928142 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2954,10 +2954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 0.681898 0.476965 2.476965 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.682209 0.000000 2.476965 v gpio_vtrip_sel[1] (out) - 2.476965 data arrival time + 3 0.118328 0.259251 0.181494 2.181494 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.259281 0.000000 2.181494 v gpio_dm2[29] (out) + 2.181494 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2967,13 +2967,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.476965 data arrival time + -2.181494 data arrival time --------------------------------------------------------------------------------------------- - 4.226965 slack (MET) + 3.931494 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2982,10 +2982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 0.681579 0.477668 2.477668 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.681801 0.000000 2.477668 v gpio_ib_mode_sel[6] (out) - 2.477668 data arrival time + 3 0.118328 0.259251 0.181710 2.181710 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.259287 0.000000 2.181710 v gpio_inp_dis[29] (out) + 2.181710 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2995,13 +2995,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.477668 data arrival time + -2.181710 data arrival time --------------------------------------------------------------------------------------------- - 4.227668 slack (MET) + 3.931709 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3010,10 +3010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 0.683992 0.478326 2.478326 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.684071 0.000000 2.478326 v gpio_oeb[10] (out) - 2.478326 data arrival time + 3 0.118328 0.259251 0.181827 2.181828 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.259291 0.000000 2.181828 v gpio_dm1[29] (out) + 2.181828 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3023,13 +3023,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.478326 data arrival time + -2.181828 data arrival time --------------------------------------------------------------------------------------------- - 4.228325 slack (MET) + 3.931827 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3038,10 +3038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 0.681579 0.478536 2.478536 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.681842 0.000000 2.478536 v gpio_vtrip_sel[6] (out) - 2.478536 data arrival time + 4 0.143709 0.314013 0.220547 2.220547 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.314035 0.000000 2.220547 v gpio_out[1] (out) + 2.220547 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3051,13 +3051,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.478536 data arrival time + -2.220547 data arrival time --------------------------------------------------------------------------------------------- - 4.228536 slack (MET) + 3.970548 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3066,10 +3066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 0.684657 0.478612 2.478612 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.685227 0.000000 2.478612 v gpio_oeb[5] (out) - 2.478612 data arrival time + 4 0.143709 0.314013 0.220664 2.220664 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.314037 0.000000 2.220664 v gpio_dm2[1] (out) + 2.220664 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3079,13 +3079,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.478612 data arrival time + -2.220664 data arrival time --------------------------------------------------------------------------------------------- - 4.228612 slack (MET) + 3.970664 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3094,10 +3094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 0.683992 0.478625 2.478625 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.684080 0.000000 2.478625 v gpio_ib_mode_sel[10] (out) - 2.478625 data arrival time + 4 0.143709 0.314013 0.220937 2.220937 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.314044 0.000000 2.220937 v gpio_dm0[1] (out) + 2.220937 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3107,13 +3107,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.478625 data arrival time + -2.220937 data arrival time --------------------------------------------------------------------------------------------- - 4.228625 slack (MET) + 3.970937 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3122,10 +3122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 0.684008 0.478903 2.478903 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.684181 0.000000 2.478903 v gpio_oeb[8] (out) - 2.478903 data arrival time + 4 0.143709 0.314013 0.221002 2.221002 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.314045 0.000000 2.221002 v gpio_dm1[1] (out) + 2.221002 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3135,13 +3135,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.478903 data arrival time + -2.221002 data arrival time --------------------------------------------------------------------------------------------- - 4.228903 slack (MET) + 3.971002 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3150,10 +3150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 0.683370 0.479340 2.479340 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.683554 0.000000 2.479340 v gpio_oeb[7] (out) - 2.479340 data arrival time + 9 0.311175 0.678468 0.474862 2.474862 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.678630 0.000000 2.474862 v gpio_oeb[11] (out) + 2.474862 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3163,13 +3163,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.479340 data arrival time + -2.474862 data arrival time --------------------------------------------------------------------------------------------- - 4.229340 slack (MET) + 4.224863 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3178,10 +3178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 0.684657 0.479519 2.479519 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.685295 0.000000 2.479519 v gpio_ib_mode_sel[5] (out) - 2.479519 data arrival time + 9 0.312293 0.681898 0.475261 2.475261 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.682124 0.000000 2.475261 v gpio_oeb[1] (out) + 2.475261 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3191,13 +3191,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.479519 data arrival time + -2.475261 data arrival time --------------------------------------------------------------------------------------------- - 4.229519 slack (MET) + 4.225261 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3206,10 +3206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 0.684008 0.479816 2.479816 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.684219 0.000000 2.479816 v gpio_ib_mode_sel[8] (out) - 2.479816 data arrival time + 9 0.311175 0.678468 0.475769 2.475769 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.678667 0.000000 2.475769 v gpio_ib_mode_sel[11] (out) + 2.475769 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3219,13 +3219,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.479816 data arrival time + -2.475769 data arrival time --------------------------------------------------------------------------------------------- - 4.229816 slack (MET) + 4.225768 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3234,10 +3234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 0.683778 0.479875 2.479875 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.683993 0.000000 2.479875 v gpio_oeb[4] (out) - 2.479875 data arrival time + 9 0.312293 0.681898 0.476169 2.476169 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.682168 0.000000 2.476169 v gpio_ib_mode_sel[1] (out) + 2.476169 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3247,13 +3247,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.479875 data arrival time + -2.476169 data arrival time --------------------------------------------------------------------------------------------- - 4.229875 slack (MET) + 4.226169 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3262,10 +3262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 0.685149 0.480039 2.480039 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.685749 0.000000 2.480039 v gpio_ib_mode_sel[2] (out) - 2.480039 data arrival time + 9 0.311175 0.678468 0.476564 2.476564 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.678703 0.000000 2.476564 v gpio_vtrip_sel[11] (out) + 2.476564 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3275,13 +3275,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.480039 data arrival time + -2.476564 data arrival time --------------------------------------------------------------------------------------------- - 4.230039 slack (MET) + 4.226564 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3290,10 +3290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 0.683370 0.480249 2.480249 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.683593 0.000000 2.480249 v gpio_ib_mode_sel[7] (out) - 2.480249 data arrival time + 9 0.312506 0.681579 0.476784 2.476784 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.681763 0.000000 2.476784 v gpio_oeb[6] (out) + 2.476784 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3303,13 +3303,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.480249 data arrival time + -2.476784 data arrival time --------------------------------------------------------------------------------------------- - 4.230249 slack (MET) + 4.226784 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3318,10 +3318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 0.684657 0.480315 2.480315 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.685358 0.000000 2.480315 v gpio_vtrip_sel[5] (out) - 2.480315 data arrival time + 9 0.312293 0.681898 0.476965 2.476965 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.682209 0.000000 2.476965 v gpio_vtrip_sel[1] (out) + 2.476965 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3331,13 +3331,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.480315 data arrival time + -2.476965 data arrival time --------------------------------------------------------------------------------------------- - 4.230315 slack (MET) + 4.226965 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3346,10 +3346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 0.684008 0.480619 2.480619 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.684256 0.000000 2.480619 v gpio_vtrip_sel[8] (out) - 2.480619 data arrival time + 9 0.312506 0.681579 0.477668 2.477668 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.681801 0.000000 2.477668 v gpio_ib_mode_sel[6] (out) + 2.477668 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3359,13 +3359,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.480619 data arrival time + -2.477668 data arrival time --------------------------------------------------------------------------------------------- - 4.230618 slack (MET) + 4.227668 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3374,10 +3374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 0.683778 0.480788 2.480788 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.684035 0.000000 2.480788 v gpio_ib_mode_sel[4] (out) - 2.480788 data arrival time + 9 0.313848 0.683642 0.478077 2.478077 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.683721 0.000000 2.478077 v gpio_oeb[10] (out) + 2.478077 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3387,13 +3387,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.480788 data arrival time + -2.478077 data arrival time --------------------------------------------------------------------------------------------- - 4.230787 slack (MET) + 4.228076 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3402,10 +3402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 0.685149 0.480834 2.480834 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.685811 0.000000 2.480834 v gpio_vtrip_sel[2] (out) - 2.480834 data arrival time + 9 0.315660 0.688857 0.478082 2.478082 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.688961 0.000000 2.478082 v gpio_oeb[30] (out) + 2.478082 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3415,13 +3415,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.480834 data arrival time + -2.478082 data arrival time --------------------------------------------------------------------------------------------- - 4.230834 slack (MET) + 4.228083 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3430,10 +3430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 0.681579 0.480925 2.480925 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.681974 0.000000 2.480925 v gpio_holdover[6] (out) - 2.480925 data arrival time + 9 0.313848 0.683642 0.478376 2.478376 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.683730 0.000000 2.478376 v gpio_ib_mode_sel[10] (out) + 2.478376 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3443,13 +3443,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.480925 data arrival time + -2.478376 data arrival time --------------------------------------------------------------------------------------------- - 4.230925 slack (MET) + 4.228376 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3458,10 +3458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 0.683370 0.481047 2.481046 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.683631 0.000000 2.481046 v gpio_vtrip_sel[7] (out) - 2.481046 data arrival time + 9 0.312506 0.681579 0.478536 2.478536 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.681842 0.000000 2.478536 v gpio_vtrip_sel[6] (out) + 2.478536 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3471,13 +3471,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481046 data arrival time + -2.478536 data arrival time --------------------------------------------------------------------------------------------- - 4.231047 slack (MET) + 4.228536 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3486,10 +3486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 0.683992 0.481527 2.481527 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.684180 0.000000 2.481527 v gpio_vtrip_sel[10] (out) - 2.481527 data arrival time + 9 0.312970 0.684657 0.478612 2.478612 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.685227 0.000000 2.478612 v gpio_oeb[5] (out) + 2.478612 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3499,13 +3499,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481527 data arrival time + -2.478612 data arrival time --------------------------------------------------------------------------------------------- - 4.231526 slack (MET) + 4.228612 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3514,10 +3514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 0.681579 0.482035 2.482035 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.682044 0.000000 2.482035 v gpio_analog_sel[6] (out) - 2.482035 data arrival time + 9 0.313716 0.684008 0.478903 2.478903 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.684181 0.000000 2.478903 v gpio_oeb[8] (out) + 2.478903 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3527,13 +3527,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482035 data arrival time + -2.478903 data arrival time --------------------------------------------------------------------------------------------- - 4.232034 slack (MET) + 4.228903 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3542,10 +3542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 0.681898 0.482057 2.482057 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.682544 0.000000 2.482057 v gpio_holdover[1] (out) - 2.482057 data arrival time + 9 0.311175 0.678468 0.479019 2.479019 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.678832 0.000000 2.479019 v gpio_holdover[11] (out) + 2.479019 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3555,13 +3555,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482057 data arrival time + -2.479019 data arrival time --------------------------------------------------------------------------------------------- - 4.232058 slack (MET) + 4.229019 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3570,10 +3570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 0.684657 0.482775 2.482775 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.685573 0.000000 2.482775 v gpio_holdover[5] (out) - 2.482775 data arrival time + 9 0.313535 0.683316 0.479268 2.479268 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.683480 0.000000 2.479268 v gpio_oeb[12] (out) + 2.479268 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3583,13 +3583,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482775 data arrival time + -2.479268 data arrival time --------------------------------------------------------------------------------------------- - 4.232775 slack (MET) + 4.229268 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3598,10 +3598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 0.688356 0.482807 2.482807 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.688522 0.000000 2.482807 v gpio_oeb[12] (out) - 2.482807 data arrival time + 9 0.313502 0.683370 0.479340 2.479340 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.683554 0.000000 2.479340 v gpio_oeb[7] (out) + 2.479340 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3611,13 +3611,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482807 data arrival time + -2.479340 data arrival time --------------------------------------------------------------------------------------------- - 4.232807 slack (MET) + 4.229340 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3626,10 +3626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 0.684008 0.483099 2.483099 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.684389 0.000000 2.483099 v gpio_holdover[8] (out) - 2.483099 data arrival time + 9 0.312970 0.684657 0.479519 2.479519 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.685295 0.000000 2.479519 v gpio_ib_mode_sel[5] (out) + 2.479519 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3639,13 +3639,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483099 data arrival time + -2.479519 data arrival time --------------------------------------------------------------------------------------------- - 4.233099 slack (MET) + 4.229519 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3654,10 +3654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 0.683778 0.483177 2.483177 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.684165 0.000000 2.483177 v gpio_vtrip_sel[4] (out) - 2.483177 data arrival time + 9 0.313716 0.684008 0.479816 2.479816 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.684219 0.000000 2.479816 v gpio_ib_mode_sel[8] (out) + 2.479816 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3667,13 +3667,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483177 data arrival time + -2.479816 data arrival time --------------------------------------------------------------------------------------------- - 4.233177 slack (MET) + 4.229816 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3682,10 +3682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 0.685149 0.483287 2.483287 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.686019 0.000000 2.483287 v gpio_holdover[2] (out) - 2.483287 data arrival time + 9 0.313625 0.683778 0.479875 2.479875 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.683993 0.000000 2.479875 v gpio_oeb[4] (out) + 2.479875 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3695,13 +3695,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483287 data arrival time + -2.479875 data arrival time --------------------------------------------------------------------------------------------- - 4.233288 slack (MET) + 4.229875 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3710,10 +3710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 0.683370 0.483510 2.483510 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.683766 0.000000 2.483510 v gpio_holdover[7] (out) - 2.483510 data arrival time + 9 0.311175 0.678468 0.480130 2.480130 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.678900 0.000000 2.480130 v gpio_analog_sel[11] (out) + 2.480130 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3723,13 +3723,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483510 data arrival time + -2.480130 data arrival time --------------------------------------------------------------------------------------------- - 4.233510 slack (MET) + 4.230130 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3738,10 +3738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 0.684657 0.483890 2.483890 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.685681 0.000000 2.483890 v gpio_analog_sel[5] (out) - 2.483890 data arrival time + 9 0.313502 0.683370 0.480249 2.480249 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.683593 0.000000 2.480249 v gpio_ib_mode_sel[7] (out) + 2.480249 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3751,13 +3751,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483890 data arrival time + -2.480249 data arrival time --------------------------------------------------------------------------------------------- - 4.233890 slack (MET) + 4.230249 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3766,10 +3766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 0.685519 0.483898 2.483898 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.685704 0.000000 2.483898 v gpio_oeb[3] (out) - 2.483898 data arrival time + 9 0.312970 0.684657 0.480315 2.480315 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.685358 0.000000 2.480315 v gpio_vtrip_sel[5] (out) + 2.480315 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3779,13 +3779,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483898 data arrival time + -2.480315 data arrival time --------------------------------------------------------------------------------------------- - 4.233899 slack (MET) + 4.230315 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3794,10 +3794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 0.685519 0.484079 2.484079 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.685712 0.000000 2.484079 v gpio_ib_mode_sel[3] (out) - 2.484079 data arrival time + 9 0.313716 0.684008 0.480619 2.480619 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.684256 0.000000 2.480619 v gpio_vtrip_sel[8] (out) + 2.480619 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3807,13 +3807,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484079 data arrival time + -2.480619 data arrival time --------------------------------------------------------------------------------------------- - 4.234079 slack (MET) + 4.230618 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3822,10 +3822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 0.685519 0.484240 2.484241 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.685719 0.000000 2.484241 v gpio_vtrip_sel[3] (out) - 2.484241 data arrival time + 9 0.313625 0.683778 0.480788 2.480788 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.684035 0.000000 2.480788 v gpio_ib_mode_sel[4] (out) + 2.480788 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3835,13 +3835,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484241 data arrival time + -2.480788 data arrival time --------------------------------------------------------------------------------------------- - 4.234241 slack (MET) + 4.230787 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3850,10 +3850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 0.685149 0.484397 2.484397 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.686123 0.000000 2.484397 v gpio_analog_sel[2] (out) - 2.484397 data arrival time + 9 0.312506 0.681579 0.480925 2.480925 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.681974 0.000000 2.480925 v gpio_holdover[6] (out) + 2.480925 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3863,13 +3863,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484397 data arrival time + -2.480925 data arrival time --------------------------------------------------------------------------------------------- - 4.234397 slack (MET) + 4.230925 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3878,10 +3878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 0.684660 0.484458 2.484457 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.684693 0.000000 2.484457 v gpio_oeb[9] (out) - 2.484457 data arrival time + 9 0.313502 0.683370 0.481047 2.481046 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.683631 0.000000 2.481046 v gpio_vtrip_sel[7] (out) + 2.481046 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3891,13 +3891,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484457 data arrival time + -2.481046 data arrival time --------------------------------------------------------------------------------------------- - 4.234457 slack (MET) + 4.231047 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3906,10 +3906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 0.683370 0.484625 2.484625 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.683837 0.000000 2.484625 v gpio_analog_sel[7] (out) - 2.484625 data arrival time + 9 0.313848 0.683642 0.481278 2.481278 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.683830 0.000000 2.481278 v gpio_vtrip_sel[10] (out) + 2.481278 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3919,13 +3919,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484625 data arrival time + -2.481278 data arrival time --------------------------------------------------------------------------------------------- - 4.234625 slack (MET) + 4.231277 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3934,10 +3934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 0.684660 0.484630 2.484630 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.684696 0.000000 2.484630 v gpio_ib_mode_sel[9] (out) - 2.484630 data arrival time + 9 0.315660 0.688857 0.481333 2.481333 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.689084 0.000000 2.481333 v gpio_ib_mode_sel[30] (out) + 2.481333 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3947,13 +3947,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484630 data arrival time + -2.481333 data arrival time --------------------------------------------------------------------------------------------- - 4.234631 slack (MET) + 4.231333 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3962,10 +3962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 0.685519 0.484681 2.484680 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.685738 0.000000 2.484680 v gpio_holdover[3] (out) - 2.484680 data arrival time + 9 0.313535 0.683316 0.482030 2.482030 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.683605 0.000000 2.482030 v gpio_ib_mode_sel[12] (out) + 2.482030 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3975,13 +3975,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484680 data arrival time + -2.482030 data arrival time --------------------------------------------------------------------------------------------- - 4.234680 slack (MET) + 4.232030 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3990,10 +3990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 0.681898 0.484717 2.484717 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.682770 0.000000 2.484717 v gpio_analog_sel[1] (out) - 2.484717 data arrival time + 9 0.312506 0.681579 0.482035 2.482035 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.682044 0.000000 2.482035 v gpio_analog_sel[6] (out) + 2.482035 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4003,13 +4003,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484717 data arrival time + -2.482035 data arrival time --------------------------------------------------------------------------------------------- - 4.234717 slack (MET) + 4.232034 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4018,10 +4018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 0.684660 0.484783 2.484783 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.684699 0.000000 2.484783 v gpio_vtrip_sel[9] (out) - 2.484783 data arrival time + 9 0.312293 0.681898 0.482057 2.482057 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.682544 0.000000 2.482057 v gpio_holdover[1] (out) + 2.482057 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4031,13 +4031,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484783 data arrival time + -2.482057 data arrival time --------------------------------------------------------------------------------------------- - 4.234782 slack (MET) + 4.232058 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4046,10 +4046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 0.684660 0.485238 2.485238 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.684708 0.000000 2.485238 v gpio_holdover[9] (out) - 2.485238 data arrival time + 9 0.315660 0.688857 0.482129 2.482130 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.689122 0.000000 2.482130 v gpio_vtrip_sel[30] (out) + 2.482130 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4059,13 +4059,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.485238 data arrival time + -2.482130 data arrival time --------------------------------------------------------------------------------------------- - 4.235238 slack (MET) + 4.232130 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4074,10 +4074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 0.684008 0.485251 2.485251 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.684528 0.000000 2.485251 v gpio_analog_sel[8] (out) - 2.485251 data arrival time + 9 0.318724 0.695724 0.482704 2.482704 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.695846 0.000000 2.482704 v gpio_oeb[33] (out) + 2.482704 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4087,13 +4087,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.485251 data arrival time + -2.482704 data arrival time --------------------------------------------------------------------------------------------- - 4.235251 slack (MET) + 4.232704 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4102,10 +4102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 0.683992 0.485336 2.485336 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.684373 0.000000 2.485336 v gpio_holdover[10] (out) - 2.485336 data arrival time + 9 0.312970 0.684657 0.482775 2.482775 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.685573 0.000000 2.482775 v gpio_holdover[5] (out) + 2.482775 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4115,13 +4115,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.485336 data arrival time + -2.482775 data arrival time --------------------------------------------------------------------------------------------- - 4.235336 slack (MET) + 4.232775 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4130,10 +4130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 0.684660 0.485478 2.485478 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.684713 0.000000 2.485478 v gpio_analog_sel[9] (out) - 2.485478 data arrival time + 9 0.313716 0.684008 0.483099 2.483099 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.684389 0.000000 2.483099 v gpio_holdover[8] (out) + 2.483099 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4143,13 +4143,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.485478 data arrival time + -2.483099 data arrival time --------------------------------------------------------------------------------------------- - 4.235478 slack (MET) + 4.233099 slack (MET) Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4158,10 +4158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 0.683778 0.485480 2.485480 v gpio_loopback_zero[4] (in) + 9 0.313625 0.683778 0.483177 2.483177 v gpio_loopback_zero[4] (in) gpio_loopback_zero[4] (net) - 0.684316 0.000000 2.485480 v gpio_holdover[4] (out) - 2.485480 data arrival time + 0.684165 0.000000 2.483177 v gpio_vtrip_sel[4] (out) + 2.483177 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4171,13 +4171,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.485480 data arrival time + -2.483177 data arrival time --------------------------------------------------------------------------------------------- - 4.235480 slack (MET) + 4.233177 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4186,10 +4186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 0.688356 0.485595 2.485595 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.688648 0.000000 2.485595 v gpio_ib_mode_sel[12] (out) - 2.485595 data arrival time + 9 0.316579 0.690785 0.483353 2.483353 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.691031 0.000000 2.483353 v gpio_ib_mode_sel[24] (out) + 2.483353 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4199,13 +4199,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.485595 data arrival time + -2.483353 data arrival time --------------------------------------------------------------------------------------------- - 4.235595 slack (MET) + 4.233353 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4214,10 +4214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 0.683778 0.485696 2.485696 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.684331 0.000000 2.485696 v gpio_analog_sel[4] (out) - 2.485696 data arrival time + 9 0.316579 0.690785 0.483442 2.483442 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.691035 0.000000 2.483442 v gpio_oeb[24] (out) + 2.483442 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4227,13 +4227,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.485696 data arrival time + -2.483442 data arrival time --------------------------------------------------------------------------------------------- - 4.235696 slack (MET) + 4.233442 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4242,10 +4242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 0.684660 0.485892 2.485892 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.684722 0.000000 2.485892 v gpio_analog_pol[9] (out) - 2.485892 data arrival time + 9 0.316579 0.690785 0.483502 2.483502 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.691038 0.000000 2.483502 v gpio_vtrip_sel[24] (out) + 2.483502 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4255,13 +4255,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.485892 data arrival time + -2.483502 data arrival time --------------------------------------------------------------------------------------------- - 4.235892 slack (MET) + 4.233502 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4270,10 +4270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 0.684660 0.485966 2.485966 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.684724 0.000000 2.485966 v gpio_dm0[9] (out) - 2.485966 data arrival time + 9 0.313502 0.683370 0.483510 2.483510 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.683766 0.000000 2.483510 v gpio_holdover[7] (out) + 2.483510 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4283,13 +4283,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.485966 data arrival time + -2.483510 data arrival time --------------------------------------------------------------------------------------------- - 4.235965 slack (MET) + 4.233510 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4298,10 +4298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 0.685519 0.485992 2.485992 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.685801 0.000000 2.485992 v gpio_analog_sel[3] (out) - 2.485992 data arrival time + 9 0.311175 0.678468 0.483556 2.483556 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.679147 0.000000 2.483556 v gpio_analog_pol[11] (out) + 2.483556 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4311,13 +4311,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.485992 data arrival time + -2.483556 data arrival time --------------------------------------------------------------------------------------------- - 4.235991 slack (MET) + 4.233556 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4326,10 +4326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 0.684660 0.486016 2.486016 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.684725 0.000000 2.486016 v gpio_analog_en[9] (out) - 2.486016 data arrival time + 9 0.318569 0.694003 0.483817 2.483817 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.694056 0.000000 2.483817 v gpio_oeb[27] (out) + 2.483817 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4339,13 +4339,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.486016 data arrival time + -2.483817 data arrival time --------------------------------------------------------------------------------------------- - 4.236016 slack (MET) + 4.233817 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4354,10 +4354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 0.683778 0.486070 2.486070 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.684359 0.000000 2.486070 v gpio_analog_pol[4] (out) - 2.486070 data arrival time + 9 0.312970 0.684657 0.483890 2.483890 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.685681 0.000000 2.483890 v gpio_analog_sel[5] (out) + 2.483890 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4367,13 +4367,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.486070 data arrival time + -2.483890 data arrival time --------------------------------------------------------------------------------------------- - 4.236070 slack (MET) + 4.233890 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4382,10 +4382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 0.683778 0.486137 2.486137 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.684364 0.000000 2.486137 v gpio_dm0[4] (out) - 2.486137 data arrival time + 9 0.315952 0.690674 0.483899 2.483899 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.691204 0.000000 2.483899 v gpio_oeb[34] (out) + 2.483899 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4395,13 +4395,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.486137 data arrival time + -2.483899 data arrival time --------------------------------------------------------------------------------------------- - 4.236137 slack (MET) + 4.233900 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4410,10 +4410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 0.683778 0.486183 2.486183 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.684367 0.000000 2.486183 v gpio_analog_en[4] (out) - 2.486183 data arrival time + 9 0.314889 0.685519 0.483898 2.483898 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.685704 0.000000 2.483898 v gpio_oeb[3] (out) + 2.483898 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4423,13 +4423,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.486183 data arrival time + -2.483898 data arrival time --------------------------------------------------------------------------------------------- - 4.236183 slack (MET) + 4.233899 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4438,10 +4438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 0.687021 0.486244 2.486244 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.687053 0.000000 2.486244 v gpio_oeb[11] (out) - 2.486244 data arrival time + 9 0.314889 0.685519 0.484079 2.484079 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.685712 0.000000 2.484079 v gpio_ib_mode_sel[3] (out) + 2.484079 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4451,13 +4451,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.486244 data arrival time + -2.484079 data arrival time --------------------------------------------------------------------------------------------- - 4.236243 slack (MET) + 4.234079 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4466,10 +4466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313625 0.683778 0.486285 2.486284 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.684375 0.000000 2.486284 v gpio_slow_sel[4] (out) - 2.486284 data arrival time + 9 0.314889 0.685519 0.484240 2.484241 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.685719 0.000000 2.484241 v gpio_vtrip_sel[3] (out) + 2.484241 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4479,13 +4479,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.486284 data arrival time + -2.484241 data arrival time --------------------------------------------------------------------------------------------- - 4.236284 slack (MET) + 4.234241 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4494,10 +4494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 0.681898 0.486407 2.486407 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.682932 0.000000 2.486407 v gpio_inp_dis[1] (out) - 2.486407 data arrival time + 9 0.313535 0.683316 0.484299 2.484299 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.683734 0.000000 2.484299 v gpio_vtrip_sel[12] (out) + 2.484299 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4507,13 +4507,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.486407 data arrival time + -2.484299 data arrival time --------------------------------------------------------------------------------------------- - 4.236407 slack (MET) + 4.234299 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4522,10 +4522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 0.687021 0.486418 2.486418 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.687056 0.000000 2.486418 v gpio_ib_mode_sel[11] (out) - 2.486418 data arrival time + 9 0.315042 0.684667 0.484457 2.484457 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.684700 0.000000 2.484457 v gpio_oeb[9] (out) + 2.484457 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4535,13 +4535,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.486418 data arrival time + -2.484457 data arrival time --------------------------------------------------------------------------------------------- - 4.236418 slack (MET) + 4.234457 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4550,10 +4550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 0.687021 0.486571 2.486572 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.687059 0.000000 2.486572 v gpio_vtrip_sel[11] (out) - 2.486572 data arrival time + 9 0.313502 0.683370 0.484625 2.484625 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.683837 0.000000 2.484625 v gpio_analog_sel[7] (out) + 2.484625 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4563,13 +4563,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.486572 data arrival time + -2.484625 data arrival time --------------------------------------------------------------------------------------------- - 4.236571 slack (MET) + 4.234625 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4578,10 +4578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 0.684657 0.486637 2.486637 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.685973 0.000000 2.486637 v gpio_analog_pol[5] (out) - 2.486637 data arrival time + 9 0.315042 0.684667 0.484630 2.484630 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.684703 0.000000 2.484630 v gpio_ib_mode_sel[9] (out) + 2.484630 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4591,13 +4591,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.486637 data arrival time + -2.484630 data arrival time --------------------------------------------------------------------------------------------- - 4.236637 slack (MET) + 4.234630 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4606,10 +4606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315043 0.684660 0.486665 2.486665 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.684742 0.000000 2.486665 v gpio_slow_sel[9] (out) - 2.486665 data arrival time + 9 0.314889 0.685519 0.484681 2.484680 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.685738 0.000000 2.484680 v gpio_holdover[3] (out) + 2.484680 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4619,13 +4619,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.486665 data arrival time + -2.484680 data arrival time --------------------------------------------------------------------------------------------- - 4.236665 slack (MET) + 4.234680 slack (MET) Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4634,10 +4634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 0.681898 0.486700 2.486700 v gpio_loopback_zero[1] (in) + 9 0.312293 0.681898 0.484717 2.484717 v gpio_loopback_zero[1] (in) gpio_loopback_zero[1] (net) - 0.682962 0.000000 2.486700 v gpio_analog_pol[1] (out) - 2.486700 data arrival time + 0.682770 0.000000 2.484717 v gpio_analog_sel[1] (out) + 2.484717 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4647,13 +4647,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.486700 data arrival time + -2.484717 data arrival time --------------------------------------------------------------------------------------------- - 4.236700 slack (MET) + 4.234717 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4662,10 +4662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 0.683370 0.486700 2.486700 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.683985 0.000000 2.486700 v gpio_analog_pol[7] (out) - 2.486700 data arrival time + 9 0.313535 0.683316 0.484762 2.484762 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.683764 0.000000 2.484762 v gpio_holdover[12] (out) + 2.484762 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4675,13 +4675,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.486700 data arrival time + -2.484762 data arrival time --------------------------------------------------------------------------------------------- - 4.236700 slack (MET) + 4.234762 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4690,10 +4690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 0.681579 0.486811 2.486811 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.682416 0.000000 2.486811 v gpio_analog_pol[6] (out) - 2.486811 data arrival time + 9 0.315042 0.684667 0.484782 2.484782 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.684705 0.000000 2.484782 v gpio_vtrip_sel[9] (out) + 2.484782 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4703,13 +4703,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.486811 data arrival time + -2.484782 data arrival time --------------------------------------------------------------------------------------------- - 4.236811 slack (MET) + 4.234782 slack (MET) Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4718,10 +4718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 0.687021 0.487031 2.487031 v gpio_loopback_zero[11] (in) + 9 0.311175 0.678468 0.484917 2.484917 v gpio_loopback_zero[11] (in) gpio_loopback_zero[11] (net) - 0.687068 0.000000 2.487031 v gpio_holdover[11] (out) - 2.487031 data arrival time + 0.679262 0.000000 2.484917 v gpio_dm0[11] (out) + 2.484917 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4731,13 +4731,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487031 data arrival time + -2.484917 data arrival time --------------------------------------------------------------------------------------------- - 4.237031 slack (MET) + 4.234918 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4746,10 +4746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 0.683370 0.487041 2.487041 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.684011 0.000000 2.487041 v gpio_dm0[7] (out) - 2.487041 data arrival time + 9 0.313535 0.683316 0.484960 2.484960 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.683777 0.000000 2.484960 v gpio_analog_sel[12] (out) + 2.484960 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4759,13 +4759,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487041 data arrival time + -2.484960 data arrival time --------------------------------------------------------------------------------------------- - 4.237041 slack (MET) + 4.234960 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4774,10 +4774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 0.681579 0.487147 2.487147 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.682447 0.000000 2.487147 v gpio_dm0[6] (out) - 2.487147 data arrival time + 9 0.313848 0.683642 0.485087 2.485087 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.684023 0.000000 2.485087 v gpio_holdover[10] (out) + 2.485087 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4787,13 +4787,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487147 data arrival time + -2.485087 data arrival time --------------------------------------------------------------------------------------------- - 4.237147 slack (MET) + 4.235087 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4802,10 +4802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 0.683992 0.487185 2.487185 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.684491 0.000000 2.487185 v gpio_analog_sel[10] (out) - 2.487185 data arrival time + 9 0.311175 0.678468 0.485143 2.485143 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.679282 0.000000 2.485143 v gpio_analog_en[11] (out) + 2.485143 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4815,13 +4815,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487185 data arrival time + -2.485143 data arrival time --------------------------------------------------------------------------------------------- - 4.237185 slack (MET) + 4.235143 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4830,10 +4830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 0.685149 0.487228 2.487228 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.686417 0.000000 2.487228 v gpio_analog_pol[2] (out) - 2.487228 data arrival time + 9 0.315042 0.684667 0.485237 2.485237 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.684714 0.000000 2.485237 v gpio_holdover[9] (out) + 2.485237 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4843,13 +4843,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487228 data arrival time + -2.485237 data arrival time --------------------------------------------------------------------------------------------- - 4.237227 slack (MET) + 4.235237 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4858,10 +4858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 0.687021 0.487241 2.487241 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.687072 0.000000 2.487241 v gpio_analog_sel[11] (out) - 2.487241 data arrival time + 9 0.313716 0.684008 0.485251 2.485251 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.684528 0.000000 2.485251 v gpio_analog_sel[8] (out) + 2.485251 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4871,13 +4871,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487241 data arrival time + -2.485251 data arrival time --------------------------------------------------------------------------------------------- - 4.237241 slack (MET) + 4.235251 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4886,10 +4886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 0.683370 0.487270 2.487270 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.684029 0.000000 2.487270 v gpio_analog_en[7] (out) - 2.487270 data arrival time + 9 0.313535 0.683316 0.485351 2.485351 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.683803 0.000000 2.485351 v gpio_analog_pol[12] (out) + 2.485351 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4899,13 +4899,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487270 data arrival time + -2.485351 data arrival time --------------------------------------------------------------------------------------------- - 4.237270 slack (MET) + 4.235351 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4914,10 +4914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 0.681579 0.487372 2.487372 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.682467 0.000000 2.487372 v gpio_analog_en[6] (out) - 2.487372 data arrival time + 9 0.313535 0.683316 0.485407 2.485407 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.683807 0.000000 2.485407 v gpio_dm0[12] (out) + 2.485407 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4927,13 +4927,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487372 data arrival time + -2.485407 data arrival time --------------------------------------------------------------------------------------------- - 4.237372 slack (MET) + 4.235407 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4942,10 +4942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 0.681898 0.487416 2.487416 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.683036 0.000000 2.487416 v gpio_analog_en[1] (out) - 2.487416 data arrival time + 9 0.315042 0.684667 0.485478 2.485478 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.684719 0.000000 2.485478 v gpio_analog_sel[9] (out) + 2.485478 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4955,13 +4955,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487416 data arrival time + -2.485478 data arrival time --------------------------------------------------------------------------------------------- - 4.237416 slack (MET) + 4.235478 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4970,10 +4970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 0.683992 0.487582 2.487582 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.684519 0.000000 2.487582 v gpio_analog_pol[10] (out) - 2.487582 data arrival time + 9 0.313625 0.683778 0.485480 2.485480 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.684316 0.000000 2.485480 v gpio_holdover[4] (out) + 2.485480 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4983,13 +4983,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487582 data arrival time + -2.485480 data arrival time --------------------------------------------------------------------------------------------- - 4.237582 slack (MET) + 4.235480 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4998,10 +4998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 0.687021 0.487627 2.487627 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.687081 0.000000 2.487627 v gpio_analog_pol[11] (out) - 2.487627 data arrival time + 9 0.315761 0.686355 0.485563 2.485563 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.686393 0.000000 2.485563 v gpio_oeb[2] (out) + 2.485563 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5011,13 +5011,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487627 data arrival time + -2.485563 data arrival time --------------------------------------------------------------------------------------------- - 4.237627 slack (MET) + 4.235563 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5026,10 +5026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 0.683992 0.487646 2.487646 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.684523 0.000000 2.487646 v gpio_dm0[10] (out) - 2.487646 data arrival time + 9 0.313535 0.683316 0.485565 2.485564 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.683817 0.000000 2.485564 v gpio_slow_sel[12] (out) + 2.485564 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5039,13 +5039,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487646 data arrival time + -2.485564 data arrival time --------------------------------------------------------------------------------------------- - 4.237646 slack (MET) + 4.235564 slack (MET) Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5054,10 +5054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 0.687021 0.487692 2.487692 v gpio_loopback_zero[11] (in) + 9 0.311175 0.678468 0.485660 2.485660 v gpio_loopback_zero[11] (in) gpio_loopback_zero[11] (net) - 0.687083 0.000000 2.487692 v gpio_dm0[11] (out) - 2.487692 data arrival time + 0.679329 0.000000 2.485660 v gpio_slow_sel[11] (out) + 2.485660 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5067,13 +5067,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487692 data arrival time + -2.485660 data arrival time --------------------------------------------------------------------------------------------- - 4.237692 slack (MET) + 4.235660 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5082,10 +5082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 0.687021 0.487736 2.487736 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.687084 0.000000 2.487736 v gpio_analog_en[11] (out) - 2.487736 data arrival time + 9 0.313625 0.683778 0.485696 2.485696 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.684331 0.000000 2.485696 v gpio_analog_sel[4] (out) + 2.485696 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5095,13 +5095,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487736 data arrival time + -2.485696 data arrival time --------------------------------------------------------------------------------------------- - 4.237736 slack (MET) + 4.235696 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5110,10 +5110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 0.685519 0.487761 2.487761 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.685898 0.000000 2.487761 v gpio_analog_pol[3] (out) - 2.487761 data arrival time + 9 0.315761 0.686355 0.485736 2.485736 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.686397 0.000000 2.485736 v gpio_ib_mode_sel[2] (out) + 2.485736 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5123,13 +5123,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487761 data arrival time + -2.485736 data arrival time --------------------------------------------------------------------------------------------- - 4.237761 slack (MET) + 4.235736 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5138,10 +5138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 0.684008 0.487792 2.487792 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.684722 0.000000 2.487792 v gpio_analog_pol[8] (out) - 2.487792 data arrival time + 9 0.315042 0.684667 0.485891 2.485891 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.684729 0.000000 2.485891 v gpio_analog_pol[9] (out) + 2.485891 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5151,13 +5151,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487792 data arrival time + -2.485891 data arrival time --------------------------------------------------------------------------------------------- - 4.237792 slack (MET) + 4.235891 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5166,10 +5166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 0.685519 0.487825 2.487825 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.685902 0.000000 2.487825 v gpio_dm0[3] (out) - 2.487825 data arrival time + 9 0.315761 0.686355 0.485888 2.485888 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.686400 0.000000 2.485888 v gpio_vtrip_sel[2] (out) + 2.485888 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5179,13 +5179,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487825 data arrival time + -2.485888 data arrival time --------------------------------------------------------------------------------------------- - 4.237824 slack (MET) + 4.235888 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5194,10 +5194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.316158 0.687021 0.487852 2.487852 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.687086 0.000000 2.487852 v gpio_slow_sel[11] (out) - 2.487852 data arrival time + 9 0.315660 0.688857 0.485908 2.485908 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.689341 0.000000 2.485908 v gpio_holdover[30] (out) + 2.485908 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5207,13 +5207,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487852 data arrival time + -2.485908 data arrival time --------------------------------------------------------------------------------------------- - 4.237852 slack (MET) + 4.235908 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5222,10 +5222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 0.684008 0.487864 2.487864 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.684728 0.000000 2.487864 v gpio_dm0[8] (out) - 2.487864 data arrival time + 9 0.315042 0.684667 0.485965 2.485965 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.684731 0.000000 2.485965 v gpio_dm0[9] (out) + 2.485965 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5235,13 +5235,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487864 data arrival time + -2.485965 data arrival time --------------------------------------------------------------------------------------------- - 4.237864 slack (MET) + 4.235965 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5250,10 +5250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 0.685519 0.487868 2.487868 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.685905 0.000000 2.487868 v gpio_analog_en[3] (out) - 2.487868 data arrival time + 9 0.313535 0.683316 0.485978 2.485978 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.683846 0.000000 2.485978 v gpio_analog_en[12] (out) + 2.485978 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5263,13 +5263,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487868 data arrival time + -2.485978 data arrival time --------------------------------------------------------------------------------------------- - 4.237868 slack (MET) + 4.235978 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5278,10 +5278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 0.688356 0.487883 2.487883 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.688778 0.000000 2.487883 v gpio_vtrip_sel[12] (out) - 2.487883 data arrival time + 9 0.314889 0.685519 0.485992 2.485992 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.685801 0.000000 2.485992 v gpio_analog_sel[3] (out) + 2.485992 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5291,13 +5291,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487883 data arrival time + -2.485992 data arrival time --------------------------------------------------------------------------------------------- - 4.237883 slack (MET) + 4.235991 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5306,10 +5306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312506 0.681579 0.487889 2.487889 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.682516 0.000000 2.487889 v gpio_slow_sel[6] (out) - 2.487889 data arrival time + 9 0.315042 0.684667 0.486016 2.486016 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.684732 0.000000 2.486016 v gpio_analog_en[9] (out) + 2.486016 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5319,13 +5319,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487889 data arrival time + -2.486016 data arrival time --------------------------------------------------------------------------------------------- - 4.237889 slack (MET) + 4.236016 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5334,10 +5334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 0.683992 0.487961 2.487962 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.684546 0.000000 2.487962 v gpio_analog_en[10] (out) - 2.487962 data arrival time + 9 0.313625 0.683778 0.486070 2.486070 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.684359 0.000000 2.486070 v gpio_analog_pol[4] (out) + 2.486070 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5347,13 +5347,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487962 data arrival time + -2.486070 data arrival time --------------------------------------------------------------------------------------------- - 4.237961 slack (MET) + 4.236070 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5362,10 +5362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314889 0.685519 0.487973 2.487973 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.685911 0.000000 2.487973 v gpio_slow_sel[3] (out) - 2.487973 data arrival time + 9 0.313625 0.683778 0.486137 2.486137 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.684364 0.000000 2.486137 v gpio_dm0[4] (out) + 2.486137 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5375,13 +5375,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487973 data arrival time + -2.486137 data arrival time --------------------------------------------------------------------------------------------- - 4.237973 slack (MET) + 4.236137 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5390,10 +5390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313502 0.683370 0.487977 2.487978 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.684086 0.000000 2.487978 v gpio_slow_sel[7] (out) - 2.487978 data arrival time + 9 0.313625 0.683778 0.486183 2.486183 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.684367 0.000000 2.486183 v gpio_analog_en[4] (out) + 2.486183 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5403,13 +5403,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.487978 data arrival time + -2.486183 data arrival time --------------------------------------------------------------------------------------------- - 4.237977 slack (MET) + 4.236183 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5418,10 +5418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 0.684657 0.488322 2.488322 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.686171 0.000000 2.488322 v gpio_dm0[5] (out) - 2.488322 data arrival time + 9 0.313625 0.683778 0.486285 2.486284 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.684375 0.000000 2.486284 v gpio_slow_sel[4] (out) + 2.486284 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5431,13 +5431,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.488322 data arrival time + -2.486284 data arrival time --------------------------------------------------------------------------------------------- - 4.238323 slack (MET) + 4.236284 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5446,10 +5446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 0.688356 0.488351 2.488351 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.688808 0.000000 2.488351 v gpio_holdover[12] (out) - 2.488351 data arrival time + 9 0.318308 0.693373 0.486307 2.486307 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.693500 0.000000 2.486307 v gpio_oeb[32] (out) + 2.486307 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5459,13 +5459,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.488351 data arrival time + -2.486307 data arrival time --------------------------------------------------------------------------------------------- - 4.238351 slack (MET) + 4.236307 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5474,10 +5474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 0.684657 0.488412 2.488412 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.686182 0.000000 2.488412 v gpio_analog_en[5] (out) - 2.488412 data arrival time + 9 0.315761 0.686355 0.486343 2.486343 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.686409 0.000000 2.486343 v gpio_holdover[2] (out) + 2.486343 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5487,13 +5487,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.488412 data arrival time + -2.486343 data arrival time --------------------------------------------------------------------------------------------- - 4.238412 slack (MET) + 4.236343 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5502,10 +5502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 0.688356 0.488552 2.488552 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.688821 0.000000 2.488552 v gpio_analog_sel[12] (out) - 2.488552 data arrival time + 9 0.312293 0.681898 0.486407 2.486407 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.682932 0.000000 2.486407 v gpio_inp_dis[1] (out) + 2.486407 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5515,13 +5515,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.488552 data arrival time + -2.486407 data arrival time --------------------------------------------------------------------------------------------- - 4.238552 slack (MET) + 4.236407 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5530,10 +5530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312293 0.681898 0.488591 2.488591 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.683166 0.000000 2.488591 v gpio_slow_sel[1] (out) - 2.488591 data arrival time + 9 0.315952 0.690674 0.486481 2.486481 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.691401 0.000000 2.486481 v gpio_ib_mode_sel[34] (out) + 2.486481 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5543,13 +5543,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.488591 data arrival time + -2.486481 data arrival time --------------------------------------------------------------------------------------------- - 4.238591 slack (MET) + 4.236481 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5558,10 +5558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 0.684008 0.488714 2.488714 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.684800 0.000000 2.488714 v gpio_analog_en[8] (out) - 2.488714 data arrival time + 9 0.315761 0.686355 0.486550 2.486550 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.686414 0.000000 2.486550 v gpio_analog_sel[2] (out) + 2.486550 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5571,13 +5571,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.488714 data arrival time + -2.486550 data arrival time --------------------------------------------------------------------------------------------- - 4.238714 slack (MET) + 4.236550 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5586,10 +5586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313716 0.684008 0.488829 2.488829 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.684810 0.000000 2.488829 v gpio_slow_sel[8] (out) - 2.488829 data arrival time + 9 0.312970 0.684657 0.486637 2.486637 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.685973 0.000000 2.486637 v gpio_analog_pol[5] (out) + 2.486637 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5599,13 +5599,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.488829 data arrival time + -2.486637 data arrival time --------------------------------------------------------------------------------------------- - 4.238829 slack (MET) + 4.236637 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5614,10 +5614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 0.685149 0.488891 2.488891 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.686609 0.000000 2.488891 v gpio_dm0[2] (out) - 2.488891 data arrival time + 9 0.315042 0.684667 0.486665 2.486665 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.684749 0.000000 2.486665 v gpio_slow_sel[9] (out) + 2.486665 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5627,13 +5627,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.488891 data arrival time + -2.486665 data arrival time --------------------------------------------------------------------------------------------- - 4.238891 slack (MET) + 4.236664 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5642,10 +5642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 0.688356 0.488949 2.488949 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.688848 0.000000 2.488949 v gpio_analog_pol[12] (out) - 2.488949 data arrival time + 9 0.312293 0.681898 0.486700 2.486700 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.682962 0.000000 2.486700 v gpio_analog_pol[1] (out) + 2.486700 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5655,13 +5655,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.488949 data arrival time + -2.486700 data arrival time --------------------------------------------------------------------------------------------- - 4.238949 slack (MET) + 4.236700 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5670,10 +5670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312970 0.684657 0.488976 2.488976 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.686255 0.000000 2.488976 v gpio_slow_sel[5] (out) - 2.488976 data arrival time + 9 0.313502 0.683370 0.486700 2.486700 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.683985 0.000000 2.486700 v gpio_analog_pol[7] (out) + 2.486700 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5683,13 +5683,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.488976 data arrival time + -2.486700 data arrival time --------------------------------------------------------------------------------------------- - 4.238976 slack (MET) + 4.236700 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5698,10 +5698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314007 0.683992 0.488995 2.488995 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.684623 0.000000 2.488995 v gpio_slow_sel[10] (out) - 2.488995 data arrival time + 9 0.312506 0.681579 0.486811 2.486811 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.682416 0.000000 2.486811 v gpio_analog_pol[6] (out) + 2.486811 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5711,13 +5711,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.488995 data arrival time + -2.486811 data arrival time --------------------------------------------------------------------------------------------- - 4.238995 slack (MET) + 4.236811 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5726,10 +5726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 0.688356 0.489005 2.489005 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.688852 0.000000 2.489005 v gpio_dm0[12] (out) - 2.489005 data arrival time + 9 0.313848 0.683642 0.486936 2.486936 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.684141 0.000000 2.486936 v gpio_analog_sel[10] (out) + 2.486936 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5739,13 +5739,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.489005 data arrival time + -2.486936 data arrival time --------------------------------------------------------------------------------------------- - 4.239005 slack (MET) + 4.236936 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5754,10 +5754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 0.688356 0.489174 2.489174 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.688863 0.000000 2.489174 v gpio_slow_sel[12] (out) - 2.489174 data arrival time + 9 0.313502 0.683370 0.487041 2.487041 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.684011 0.000000 2.487041 v gpio_dm0[7] (out) + 2.487041 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5767,13 +5767,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.489174 data arrival time + -2.487041 data arrival time --------------------------------------------------------------------------------------------- - 4.239174 slack (MET) + 4.237041 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5782,10 +5782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315856 0.688356 0.489577 2.489577 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.688891 0.000000 2.489577 v gpio_analog_en[12] (out) - 2.489577 data arrival time + 9 0.315761 0.686355 0.487083 2.487083 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.686427 0.000000 2.487083 v gpio_analog_en[2] (out) + 2.487083 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5795,13 +5795,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.489577 data arrival time + -2.487083 data arrival time --------------------------------------------------------------------------------------------- - 4.239577 slack (MET) + 4.237083 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5810,10 +5810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 0.685149 0.489783 2.489783 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.686721 0.000000 2.489783 v gpio_analog_en[2] (out) - 2.489783 data arrival time + 9 0.312506 0.681579 0.487147 2.487147 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.682447 0.000000 2.487147 v gpio_dm0[6] (out) + 2.487147 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5823,9 +5823,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.489783 data arrival time + -2.487147 data arrival time --------------------------------------------------------------------------------------------- - 4.239783 slack (MET) + 4.237147 slack (MET) Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) @@ -5838,10 +5838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313291 0.685149 0.490298 2.490298 v gpio_loopback_zero[2] (in) + 9 0.315761 0.686355 0.487185 2.487185 v gpio_loopback_zero[2] (in) gpio_loopback_zero[2] (net) - 0.686786 0.000000 2.490298 v gpio_slow_sel[2] (out) - 2.490298 data arrival time + 0.686430 0.000000 2.487185 v gpio_slow_sel[2] (out) + 2.487185 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5851,13 +5851,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.490298 data arrival time + -2.487185 data arrival time --------------------------------------------------------------------------------------------- - 4.240298 slack (MET) + 4.237185 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5866,10 +5866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 0.827092 0.574613 2.574613 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.827445 0.000000 2.574613 v gpio_ib_mode_sel[13] (out) - 2.574613 data arrival time + 9 0.313502 0.683370 0.487270 2.487270 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.684029 0.000000 2.487270 v gpio_analog_en[7] (out) + 2.487270 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5879,13 +5879,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.574613 data arrival time + -2.487270 data arrival time --------------------------------------------------------------------------------------------- - 4.324613 slack (MET) + 4.237270 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5894,10 +5894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 0.827092 0.574911 2.574911 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.827461 0.000000 2.574911 v gpio_vtrip_sel[13] (out) - 2.574911 data arrival time + 9 0.316579 0.690785 0.487275 2.487275 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.691252 0.000000 2.487275 v gpio_holdover[24] (out) + 2.487275 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5907,13 +5907,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.574911 data arrival time + -2.487275 data arrival time --------------------------------------------------------------------------------------------- - 4.324911 slack (MET) + 4.237275 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5922,10 +5922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 0.826191 0.575864 2.575864 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.826298 0.000000 2.575864 v gpio_ib_mode_sel[14] (out) - 2.575864 data arrival time + 9 0.315761 0.686355 0.487308 2.487308 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.686433 0.000000 2.487308 v gpio_dm0[2] (out) + 2.487308 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5935,13 +5935,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.575864 data arrival time + -2.487308 data arrival time --------------------------------------------------------------------------------------------- - 4.325864 slack (MET) + 4.237308 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5950,10 +5950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 0.836577 0.576448 2.576448 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.837293 0.000000 2.576448 v gpio_ib_mode_sel[25] (out) - 2.576448 data arrival time + 9 0.319499 0.696185 0.487325 2.487325 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.696307 0.000000 2.487325 v gpio_ib_mode_sel[28] (out) + 2.487325 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5963,13 +5963,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.576448 data arrival time + -2.487325 data arrival time --------------------------------------------------------------------------------------------- - 4.326448 slack (MET) + 4.237325 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5978,10 +5978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 0.829950 0.577119 2.577119 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.830103 0.000000 2.577119 v gpio_vtrip_sel[28] (out) - 2.577119 data arrival time + 9 0.313848 0.683642 0.487333 2.487333 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.684169 0.000000 2.487333 v gpio_analog_pol[10] (out) + 2.487333 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5991,13 +5991,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.577119 data arrival time + -2.487333 data arrival time --------------------------------------------------------------------------------------------- - 4.327119 slack (MET) + 4.237332 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6006,10 +6006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 0.826854 0.577228 2.577228 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.826990 0.000000 2.577228 v gpio_ib_mode_sel[17] (out) - 2.577228 data arrival time + 9 0.312506 0.681579 0.487372 2.487372 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.682467 0.000000 2.487372 v gpio_analog_en[6] (out) + 2.487372 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6019,13 +6019,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.577228 data arrival time + -2.487372 data arrival time --------------------------------------------------------------------------------------------- - 4.327228 slack (MET) + 4.237372 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6034,10 +6034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 0.826580 0.577315 2.577315 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.826731 0.000000 2.577315 v gpio_ib_mode_sel[16] (out) - 2.577315 data arrival time + 9 0.313848 0.683642 0.487397 2.487397 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.684174 0.000000 2.487397 v gpio_dm0[10] (out) + 2.487397 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6047,13 +6047,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.577315 data arrival time + -2.487397 data arrival time --------------------------------------------------------------------------------------------- - 4.327315 slack (MET) + 4.237397 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6062,10 +6062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 0.829202 0.577968 2.577968 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.829355 0.000000 2.577968 v gpio_ib_mode_sel[33] (out) - 2.577968 data arrival time + 9 0.312293 0.681898 0.487416 2.487416 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.683036 0.000000 2.487416 v gpio_analog_en[1] (out) + 2.487416 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6075,13 +6075,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.577968 data arrival time + -2.487416 data arrival time --------------------------------------------------------------------------------------------- - 4.327968 slack (MET) + 4.237416 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6090,10 +6090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 0.826854 0.578306 2.578306 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.827026 0.000000 2.578306 v gpio_vtrip_sel[17] (out) - 2.578306 data arrival time + 9 0.319499 0.696185 0.487509 2.487509 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.696313 0.000000 2.487509 v gpio_vtrip_sel[28] (out) + 2.487509 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6103,13 +6103,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.578306 data arrival time + -2.487509 data arrival time --------------------------------------------------------------------------------------------- - 4.328306 slack (MET) + 4.237509 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6118,10 +6118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 0.826580 0.578394 2.578393 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.826769 0.000000 2.578393 v gpio_vtrip_sel[16] (out) - 2.578393 data arrival time + 9 0.313848 0.683642 0.487712 2.487712 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.684196 0.000000 2.487712 v gpio_analog_en[10] (out) + 2.487712 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6131,13 +6131,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.578393 data arrival time + -2.487712 data arrival time --------------------------------------------------------------------------------------------- - 4.328394 slack (MET) + 4.237712 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6146,10 +6146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 0.829681 0.578811 2.578811 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.829965 0.000000 2.578811 v gpio_ib_mode_sel[24] (out) - 2.578811 data arrival time + 9 0.314889 0.685519 0.487761 2.487761 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.685898 0.000000 2.487761 v gpio_analog_pol[3] (out) + 2.487761 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6159,13 +6159,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.578811 data arrival time + -2.487761 data arrival time --------------------------------------------------------------------------------------------- - 4.328811 slack (MET) + 4.237761 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6174,10 +6174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 0.828143 0.578954 2.578954 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.828291 0.000000 2.578954 v gpio_ib_mode_sel[18] (out) - 2.578954 data arrival time + 9 0.313716 0.684008 0.487792 2.487792 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.684722 0.000000 2.487792 v gpio_analog_pol[8] (out) + 2.487792 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6187,13 +6187,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.578954 data arrival time + -2.487792 data arrival time --------------------------------------------------------------------------------------------- - 4.328954 slack (MET) + 4.237792 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6202,10 +6202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 0.829625 0.579393 2.579393 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.829778 0.000000 2.579393 v gpio_ib_mode_sel[23] (out) - 2.579393 data arrival time + 9 0.314889 0.685519 0.487825 2.487825 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.685902 0.000000 2.487825 v gpio_dm0[3] (out) + 2.487825 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6215,13 +6215,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.579393 data arrival time + -2.487825 data arrival time --------------------------------------------------------------------------------------------- - 4.329393 slack (MET) + 4.237824 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6230,10 +6230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 0.831275 0.579570 2.579570 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.831536 0.000000 2.579570 v gpio_ib_mode_sel[30] (out) - 2.579570 data arrival time + 9 0.318724 0.695724 0.487846 2.487846 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.696075 0.000000 2.487846 v gpio_ib_mode_sel[33] (out) + 2.487846 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6243,13 +6243,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.579570 data arrival time + -2.487846 data arrival time --------------------------------------------------------------------------------------------- - 4.329570 slack (MET) + 4.237846 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6258,10 +6258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 0.831275 0.579753 2.579753 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.831544 0.000000 2.579753 v gpio_vtrip_sel[30] (out) - 2.579753 data arrival time + 9 0.313716 0.684008 0.487864 2.487864 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.684728 0.000000 2.487864 v gpio_dm0[8] (out) + 2.487864 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6271,13 +6271,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.579753 data arrival time + -2.487864 data arrival time --------------------------------------------------------------------------------------------- - 4.329752 slack (MET) + 4.237864 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6286,10 +6286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 0.829681 0.579934 2.579934 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.830019 0.000000 2.579934 v gpio_vtrip_sel[24] (out) - 2.579934 data arrival time + 9 0.314889 0.685519 0.487868 2.487868 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.685905 0.000000 2.487868 v gpio_analog_en[3] (out) + 2.487868 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6299,13 +6299,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.579934 data arrival time + -2.487868 data arrival time --------------------------------------------------------------------------------------------- - 4.329934 slack (MET) + 4.237868 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6314,10 +6314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 0.826191 0.579945 2.579945 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.826444 0.000000 2.579945 v gpio_vtrip_sel[14] (out) - 2.579945 data arrival time + 9 0.312506 0.681579 0.487889 2.487889 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.682516 0.000000 2.487889 v gpio_slow_sel[6] (out) + 2.487889 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6327,13 +6327,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.579945 data arrival time + -2.487889 data arrival time --------------------------------------------------------------------------------------------- - 4.329946 slack (MET) + 4.237889 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6342,10 +6342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 0.830482 0.580007 2.580007 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.830633 0.000000 2.580007 v gpio_ib_mode_sel[34] (out) - 2.580007 data arrival time + 9 0.315761 0.686355 0.487929 2.487929 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.686450 0.000000 2.487929 v gpio_analog_pol[2] (out) + 2.487929 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6355,13 +6355,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580007 data arrival time + -2.487929 data arrival time --------------------------------------------------------------------------------------------- - 4.330007 slack (MET) + 4.237929 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6370,10 +6370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 0.828143 0.580034 2.580034 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.828329 0.000000 2.580034 v gpio_vtrip_sel[18] (out) - 2.580034 data arrival time + 9 0.319499 0.696185 0.487945 2.487945 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.696328 0.000000 2.487945 v gpio_oeb[28] (out) + 2.487945 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6383,13 +6383,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580034 data arrival time + -2.487945 data arrival time --------------------------------------------------------------------------------------------- - 4.330033 slack (MET) + 4.237945 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6398,10 +6398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 0.829950 0.580072 2.580072 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.830219 0.000000 2.580072 v gpio_ib_mode_sel[28] (out) - 2.580072 data arrival time + 9 0.314889 0.685519 0.487973 2.487973 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.685911 0.000000 2.487973 v gpio_slow_sel[3] (out) + 2.487973 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6411,13 +6411,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580072 data arrival time + -2.487973 data arrival time --------------------------------------------------------------------------------------------- - 4.330072 slack (MET) + 4.237973 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6426,10 +6426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 0.830923 0.580072 2.580072 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.831076 0.000000 2.580072 v gpio_ib_mode_sel[36] (out) - 2.580072 data arrival time + 9 0.313502 0.683370 0.487977 2.487978 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.684086 0.000000 2.487978 v gpio_slow_sel[7] (out) + 2.487978 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6439,13 +6439,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580072 data arrival time + -2.487978 data arrival time --------------------------------------------------------------------------------------------- - 4.330072 slack (MET) + 4.237977 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6454,10 +6454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 0.828864 0.580241 2.580240 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.828977 0.000000 2.580240 v gpio_ib_mode_sel[0] (out) - 2.580240 data arrival time + 9 0.318724 0.695724 0.488110 2.488110 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.696090 0.000000 2.488110 v gpio_vtrip_sel[33] (out) + 2.488110 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6467,13 +6467,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580240 data arrival time + -2.488110 data arrival time --------------------------------------------------------------------------------------------- - 4.330240 slack (MET) + 4.238110 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6482,10 +6482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 0.827092 0.580300 2.580300 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.827803 0.000000 2.580300 v gpio_out[13] (out) - 2.580300 data arrival time + 9 0.320681 0.699070 0.488127 2.488127 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.699189 0.000000 2.488127 v gpio_oeb[25] (out) + 2.488127 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6495,13 +6495,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580300 data arrival time + -2.488127 data arrival time --------------------------------------------------------------------------------------------- - 4.330300 slack (MET) + 4.238127 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6510,10 +6510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 0.829625 0.580471 2.580471 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.829816 0.000000 2.580471 v gpio_vtrip_sel[23] (out) - 2.580471 data arrival time + 9 0.312970 0.684657 0.488322 2.488322 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.686171 0.000000 2.488322 v gpio_dm0[5] (out) + 2.488322 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6523,13 +6523,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580471 data arrival time + -2.488322 data arrival time --------------------------------------------------------------------------------------------- - 4.330471 slack (MET) + 4.238323 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6538,10 +6538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 0.828864 0.580639 2.580639 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.828988 0.000000 2.580639 v gpio_vtrip_sel[0] (out) - 2.580639 data arrival time + 9 0.312970 0.684657 0.488412 2.488412 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.686182 0.000000 2.488412 v gpio_analog_en[5] (out) + 2.488412 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6551,13 +6551,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580639 data arrival time + -2.488412 data arrival time --------------------------------------------------------------------------------------------- - 4.330638 slack (MET) + 4.238412 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6566,10 +6566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 0.827092 0.581074 2.581074 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.827862 0.000000 2.581074 v gpio_holdover[13] (out) - 2.581074 data arrival time + 9 0.318569 0.694003 0.488455 2.488455 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.694205 0.000000 2.488455 v gpio_ib_mode_sel[27] (out) + 2.488455 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6579,13 +6579,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581074 data arrival time + -2.488455 data arrival time --------------------------------------------------------------------------------------------- - 4.331074 slack (MET) + 4.238455 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6594,10 +6594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 0.833133 0.581083 2.581083 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.833291 0.000000 2.581083 v gpio_ib_mode_sel[32] (out) - 2.581083 data arrival time + 9 0.312293 0.681898 0.488591 2.488591 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.683166 0.000000 2.488591 v gpio_slow_sel[1] (out) + 2.488591 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6607,13 +6607,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581083 data arrival time + -2.488591 data arrival time --------------------------------------------------------------------------------------------- - 4.331083 slack (MET) + 4.238591 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6622,10 +6622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 0.832902 0.581164 2.581164 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.833038 0.000000 2.581164 v gpio_ib_mode_sel[37] (out) - 2.581164 data arrival time + 9 0.313716 0.684008 0.488714 2.488714 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.684800 0.000000 2.488714 v gpio_analog_en[8] (out) + 2.488714 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6635,13 +6635,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581164 data arrival time + -2.488714 data arrival time --------------------------------------------------------------------------------------------- - 4.331164 slack (MET) + 4.238714 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6650,10 +6650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 0.826291 0.581183 2.581183 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.826344 0.000000 2.581183 v gpio_ib_mode_sel[38] (out) - 2.581183 data arrival time + 9 0.313848 0.683642 0.488746 2.488746 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.684274 0.000000 2.488746 v gpio_slow_sel[10] (out) + 2.488746 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6663,13 +6663,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581183 data arrival time + -2.488746 data arrival time --------------------------------------------------------------------------------------------- - 4.331182 slack (MET) + 4.238746 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6678,10 +6678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 0.826291 0.581397 2.581397 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.826348 0.000000 2.581397 v gpio_vtrip_sel[38] (out) - 2.581397 data arrival time + 9 0.315952 0.690674 0.488783 2.488783 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.691604 0.000000 2.488783 v gpio_vtrip_sel[34] (out) + 2.488783 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6691,13 +6691,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581397 data arrival time + -2.488783 data arrival time --------------------------------------------------------------------------------------------- - 4.331397 slack (MET) + 4.238784 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6706,10 +6706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 0.831955 0.581491 2.581491 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.832124 0.000000 2.581491 v gpio_ib_mode_sel[20] (out) - 2.581491 data arrival time + 9 0.313716 0.684008 0.488829 2.488829 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.684810 0.000000 2.488829 v gpio_slow_sel[8] (out) + 2.488829 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6719,13 +6719,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581491 data arrival time + -2.488829 data arrival time --------------------------------------------------------------------------------------------- - 4.331491 slack (MET) + 4.238829 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6734,10 +6734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 0.826182 0.581758 2.581758 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.826339 0.000000 2.581758 v gpio_ib_mode_sel[43] (out) - 2.581758 data arrival time + 9 0.318308 0.693373 0.488889 2.488889 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.693602 0.000000 2.488889 v gpio_ib_mode_sel[32] (out) + 2.488889 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6747,13 +6747,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581758 data arrival time + -2.488889 data arrival time --------------------------------------------------------------------------------------------- - 4.331758 slack (MET) + 4.238888 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6762,10 +6762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 0.832848 0.581854 2.581854 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.833013 0.000000 2.581854 v gpio_ib_mode_sel[19] (out) - 2.581854 data arrival time + 9 0.312970 0.684657 0.488976 2.488976 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.686255 0.000000 2.488976 v gpio_slow_sel[5] (out) + 2.488976 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6775,13 +6775,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581854 data arrival time + -2.488976 data arrival time --------------------------------------------------------------------------------------------- - 4.331854 slack (MET) + 4.238976 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6790,10 +6790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 0.829202 0.581867 2.581867 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.829515 0.000000 2.581867 v gpio_vtrip_sel[33] (out) - 2.581867 data arrival time + 9 0.318308 0.693373 0.489041 2.489041 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.693609 0.000000 2.489041 v gpio_vtrip_sel[32] (out) + 2.489041 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6803,13 +6803,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581867 data arrival time + -2.489041 data arrival time --------------------------------------------------------------------------------------------- - 4.331867 slack (MET) + 4.239040 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6818,10 +6818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 0.832864 0.582064 2.582064 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.833033 0.000000 2.582064 v gpio_ib_mode_sel[15] (out) - 2.582064 data arrival time + 9 0.315952 0.690674 0.489220 2.489220 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.691646 0.000000 2.489220 v gpio_holdover[34] (out) + 2.489220 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6831,13 +6831,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582064 data arrival time + -2.489220 data arrival time --------------------------------------------------------------------------------------------- - 4.332064 slack (MET) + 4.239220 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6846,10 +6846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 0.832867 0.582084 2.582084 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.833020 0.000000 2.582084 v gpio_ib_mode_sel[22] (out) - 2.582084 data arrival time + 9 0.318569 0.694003 0.489254 2.489254 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.694240 0.000000 2.489254 v gpio_vtrip_sel[27] (out) + 2.489254 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6859,13 +6859,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582084 data arrival time + -2.489254 data arrival time --------------------------------------------------------------------------------------------- - 4.332084 slack (MET) + 4.239254 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6874,10 +6874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 0.833663 0.582229 2.582229 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.833829 0.000000 2.582229 v gpio_ib_mode_sel[21] (out) - 2.582229 data arrival time + 9 0.315952 0.690674 0.489435 2.489435 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.691666 0.000000 2.489435 v gpio_analog_sel[34] (out) + 2.489435 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6887,13 +6887,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582229 data arrival time + -2.489435 data arrival time --------------------------------------------------------------------------------------------- - 4.332229 slack (MET) + 4.239435 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6902,10 +6902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 0.830481 0.582293 2.582293 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.830746 0.000000 2.582293 v gpio_ib_mode_sel[31] (out) - 2.582293 data arrival time + 9 0.318308 0.693373 0.489494 2.489494 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.693630 0.000000 2.489494 v gpio_holdover[32] (out) + 2.489494 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6915,13 +6915,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582293 data arrival time + -2.489494 data arrival time --------------------------------------------------------------------------------------------- - 4.332293 slack (MET) + 4.239494 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6930,10 +6930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 0.831275 0.582567 2.582567 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.831686 0.000000 2.582567 v gpio_out[30] (out) - 2.582567 data arrival time + 9 0.315952 0.690674 0.489807 2.489807 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.691703 0.000000 2.489807 v gpio_analog_pol[34] (out) + 2.489807 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6943,13 +6943,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582567 data arrival time + -2.489807 data arrival time --------------------------------------------------------------------------------------------- - 4.332566 slack (MET) + 4.239807 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6958,10 +6958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 0.831955 0.582570 2.582570 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.832164 0.000000 2.582570 v gpio_vtrip_sel[20] (out) - 2.582570 data arrival time + 9 0.315952 0.690674 0.489873 2.489873 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.691709 0.000000 2.489873 v gpio_dm0[34] (out) + 2.489873 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6971,13 +6971,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582570 data arrival time + -2.489873 data arrival time --------------------------------------------------------------------------------------------- - 4.332570 slack (MET) + 4.239873 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6986,10 +6986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 0.826191 0.582655 2.582655 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.826577 0.000000 2.582655 v gpio_out[14] (out) - 2.582655 data arrival time + 9 0.315952 0.690674 0.489919 2.489919 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.691714 0.000000 2.489919 v gpio_analog_en[34] (out) + 2.489919 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6999,13 +6999,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582655 data arrival time + -2.489919 data arrival time --------------------------------------------------------------------------------------------- - 4.332655 slack (MET) + 4.239920 slack (MET) Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[24] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7014,10 +7014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 0.829681 0.582743 2.582742 v gpio_loopback_zero[24] (in) + 9 0.316579 0.690785 0.490183 2.490183 v gpio_loopback_zero[24] (in) gpio_loopback_zero[24] (net) - 0.830177 0.000000 2.582742 v gpio_out[24] (out) - 2.582742 data arrival time + 0.691464 0.000000 2.490183 v gpio_analog_sel[24] (out) + 2.490183 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7027,13 +7027,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582742 data arrival time + -2.490183 data arrival time --------------------------------------------------------------------------------------------- - 4.332742 slack (MET) + 4.240182 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7042,10 +7042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 0.829950 0.582772 2.582772 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.830355 0.000000 2.582772 v gpio_out[28] (out) - 2.582772 data arrival time + 9 0.315660 0.688857 0.490693 2.490693 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.689719 0.000000 2.490693 v gpio_analog_sel[30] (out) + 2.490693 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7055,13 +7055,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582772 data arrival time + -2.490693 data arrival time --------------------------------------------------------------------------------------------- - 4.332772 slack (MET) + 4.240693 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7070,10 +7070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 0.832848 0.582933 2.582933 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.833053 0.000000 2.582933 v gpio_vtrip_sel[19] (out) - 2.582933 data arrival time + 9 0.315952 0.690674 0.490696 2.490696 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.691793 0.000000 2.490696 v gpio_slow_sel[34] (out) + 2.490696 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7083,13 +7083,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582933 data arrival time + -2.490696 data arrival time --------------------------------------------------------------------------------------------- - 4.332933 slack (MET) + 4.240696 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7098,10 +7098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 0.832867 0.583017 2.583017 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.833053 0.000000 2.583017 v gpio_vtrip_sel[22] (out) - 2.583017 data arrival time + 9 0.318308 0.693373 0.490785 2.490785 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.693697 0.000000 2.490785 v gpio_analog_sel[32] (out) + 2.490785 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7111,13 +7111,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583017 data arrival time + -2.490785 data arrival time --------------------------------------------------------------------------------------------- - 4.333017 slack (MET) + 4.240786 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7126,10 +7126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 0.832864 0.583143 2.583143 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.833073 0.000000 2.583143 v gpio_vtrip_sel[15] (out) - 2.583143 data arrival time + 9 0.320681 0.699070 0.491384 2.491384 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.699319 0.000000 2.491384 v gpio_ib_mode_sel[25] (out) + 2.491384 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7139,13 +7139,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583143 data arrival time + -2.491384 data arrival time --------------------------------------------------------------------------------------------- - 4.333143 slack (MET) + 4.241384 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7154,10 +7154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 0.833663 0.583311 2.583311 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.833870 0.000000 2.583311 v gpio_vtrip_sel[21] (out) - 2.583311 data arrival time + 9 0.318569 0.694003 0.491720 2.491720 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.694369 0.000000 2.491720 v gpio_holdover[27] (out) + 2.491720 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7167,13 +7167,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583311 data arrival time + -2.491720 data arrival time --------------------------------------------------------------------------------------------- - 4.333311 slack (MET) + 4.241720 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7182,10 +7182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 0.827092 0.583415 2.583415 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.828055 0.000000 2.583415 v gpio_dm2[13] (out) - 2.583415 data arrival time + 9 0.320681 0.699070 0.492193 2.492193 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.699359 0.000000 2.492193 v gpio_vtrip_sel[25] (out) + 2.492193 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7195,13 +7195,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583415 data arrival time + -2.492193 data arrival time --------------------------------------------------------------------------------------------- - 4.333415 slack (MET) + 4.242192 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7210,10 +7210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 0.830481 0.583418 2.583418 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.830798 0.000000 2.583418 v gpio_vtrip_sel[31] (out) - 2.583418 data arrival time + 9 0.318724 0.695724 0.492444 2.492444 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.696385 0.000000 2.492444 v gpio_holdover[33] (out) + 2.492444 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7223,13 +7223,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583418 data arrival time + -2.492444 data arrival time --------------------------------------------------------------------------------------------- - 4.333418 slack (MET) + 4.242444 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7238,10 +7238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 0.826191 0.583431 2.583431 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.826621 0.000000 2.583431 v gpio_holdover[14] (out) - 2.583431 data arrival time + 9 0.315660 0.688857 0.492749 2.492749 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.689915 0.000000 2.492749 v gpio_analog_pol[30] (out) + 2.492749 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7251,13 +7251,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583431 data arrival time + -2.492749 data arrival time --------------------------------------------------------------------------------------------- - 4.333432 slack (MET) + 4.242749 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7266,10 +7266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 0.823643 0.583432 2.583432 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.823696 0.000000 2.583432 v gpio_ib_mode_sel[40] (out) - 2.583432 data arrival time + 9 0.318569 0.694003 0.492836 2.492836 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.694437 0.000000 2.492836 v gpio_analog_sel[27] (out) + 2.492836 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7279,13 +7279,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583432 data arrival time + -2.492836 data arrival time --------------------------------------------------------------------------------------------- - 4.333432 slack (MET) + 4.242836 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7294,10 +7294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 0.829681 0.583516 2.583516 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.830226 0.000000 2.583516 v gpio_holdover[24] (out) - 2.583516 data arrival time + 9 0.321000 0.698227 0.492942 2.492942 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.698345 0.000000 2.492942 v gpio_oeb[29] (out) + 2.492942 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7307,13 +7307,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583516 data arrival time + -2.492942 data arrival time --------------------------------------------------------------------------------------------- - 4.333516 slack (MET) + 4.242942 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7322,10 +7322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 0.826182 0.583528 2.583528 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.826406 0.000000 2.583528 v gpio_vtrip_sel[43] (out) - 2.583528 data arrival time + 9 0.315660 0.688857 0.493086 2.493086 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.689950 0.000000 2.493086 v gpio_dm0[30] (out) + 2.493086 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7335,13 +7335,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583528 data arrival time + -2.493086 data arrival time --------------------------------------------------------------------------------------------- - 4.333529 slack (MET) + 4.243085 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7350,10 +7350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 0.829950 0.583547 2.583547 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.830399 0.000000 2.583547 v gpio_holdover[28] (out) - 2.583547 data arrival time + 9 0.321000 0.698227 0.493128 2.493128 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.698351 0.000000 2.493128 v gpio_ib_mode_sel[29] (out) + 2.493128 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7363,13 +7363,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583547 data arrival time + -2.493128 data arrival time --------------------------------------------------------------------------------------------- - 4.333547 slack (MET) + 4.243128 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7378,10 +7378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 0.823863 0.583593 2.583592 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.823917 0.000000 2.583592 v gpio_ib_mode_sel[41] (out) - 2.583592 data arrival time + 9 0.319499 0.696185 0.493186 2.493186 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.696580 0.000000 2.493186 v gpio_holdover[28] (out) + 2.493186 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7391,13 +7391,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583592 data arrival time + -2.493186 data arrival time --------------------------------------------------------------------------------------------- - 4.333592 slack (MET) + 4.243186 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7406,10 +7406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 0.832519 0.583617 2.583617 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.832806 0.000000 2.583617 v gpio_ib_mode_sel[29] (out) - 2.583617 data arrival time + 9 0.315660 0.688857 0.493312 2.493312 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.689973 0.000000 2.493312 v gpio_analog_en[30] (out) + 2.493312 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7419,13 +7419,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583617 data arrival time + -2.493312 data arrival time --------------------------------------------------------------------------------------------- - 4.333617 slack (MET) + 4.243311 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7434,10 +7434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 0.823643 0.583645 2.583645 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.823701 0.000000 2.583645 v gpio_vtrip_sel[40] (out) - 2.583645 data arrival time + 9 0.316579 0.690785 0.493509 2.493509 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.691757 0.000000 2.493509 v gpio_analog_pol[24] (out) + 2.493509 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7447,13 +7447,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583645 data arrival time + -2.493509 data arrival time --------------------------------------------------------------------------------------------- - 4.333645 slack (MET) + 4.243509 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7462,10 +7462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 0.831984 0.583694 2.583694 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.832257 0.000000 2.583694 v gpio_ib_mode_sel[27] (out) - 2.583694 data arrival time + 9 0.321436 0.699235 0.493642 2.493642 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.699360 0.000000 2.493642 v gpio_oeb[26] (out) + 2.493642 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7475,13 +7475,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583694 data arrival time + -2.493642 data arrival time --------------------------------------------------------------------------------------------- - 4.333694 slack (MET) + 4.243642 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7490,10 +7490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 0.823863 0.583806 2.583806 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.823921 0.000000 2.583806 v gpio_vtrip_sel[41] (out) - 2.583806 data arrival time + 9 0.321000 0.698227 0.493749 2.493749 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.698373 0.000000 2.493749 v gpio_vtrip_sel[29] (out) + 2.493749 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7503,13 +7503,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583806 data arrival time + -2.493749 data arrival time --------------------------------------------------------------------------------------------- - 4.333806 slack (MET) + 4.243749 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7518,10 +7518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 0.830482 0.583976 2.583976 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.830797 0.000000 2.583976 v gpio_vtrip_sel[34] (out) - 2.583976 data arrival time + 9 0.321436 0.699235 0.493827 2.493827 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.699367 0.000000 2.493827 v gpio_ib_mode_sel[26] (out) + 2.493827 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7531,13 +7531,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583976 data arrival time + -2.493827 data arrival time --------------------------------------------------------------------------------------------- - 4.333976 slack (MET) + 4.243828 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7546,10 +7546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 0.830923 0.583988 2.583987 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.831238 0.000000 2.583987 v gpio_vtrip_sel[36] (out) - 2.583987 data arrival time + 9 0.315660 0.688857 0.493835 2.493835 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.690031 0.000000 2.493835 v gpio_slow_sel[30] (out) + 2.493835 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7559,13 +7559,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583987 data arrival time + -2.493835 data arrival time --------------------------------------------------------------------------------------------- - 4.333988 slack (MET) + 4.243835 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7574,10 +7574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 0.826580 0.584062 2.584062 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.827045 0.000000 2.584062 v gpio_out[16] (out) - 2.584062 data arrival time + 9 0.316579 0.690785 0.493869 2.493869 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.691792 0.000000 2.493869 v gpio_dm0[24] (out) + 2.493869 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7587,13 +7587,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584062 data arrival time + -2.493869 data arrival time --------------------------------------------------------------------------------------------- - 4.334062 slack (MET) + 4.243868 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7602,10 +7602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 0.833194 0.584113 2.584113 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.833473 0.000000 2.584113 v gpio_ib_mode_sel[26] (out) - 2.584113 data arrival time + 9 0.316579 0.690785 0.494072 2.494072 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.691812 0.000000 2.494072 v gpio_analog_en[24] (out) + 2.494072 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7615,13 +7615,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584113 data arrival time + -2.494072 data arrival time --------------------------------------------------------------------------------------------- - 4.334114 slack (MET) + 4.244072 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7630,10 +7630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 0.823643 0.584163 2.584163 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.823712 0.000000 2.584163 v gpio_out[40] (out) - 2.584163 data arrival time + 9 0.318308 0.693373 0.494170 2.494170 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.693908 0.000000 2.494170 v gpio_analog_pol[32] (out) + 2.494170 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7643,13 +7643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584163 data arrival time + -2.494170 data arrival time --------------------------------------------------------------------------------------------- - 4.334163 slack (MET) + 4.244170 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7658,10 +7658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 0.826191 0.584219 2.584219 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.826667 0.000000 2.584219 v gpio_dm2[14] (out) - 2.584219 data arrival time + 9 0.321436 0.699235 0.494448 2.494448 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.699389 0.000000 2.494448 v gpio_vtrip_sel[26] (out) + 2.494448 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7671,13 +7671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584219 data arrival time + -2.494448 data arrival time --------------------------------------------------------------------------------------------- - 4.334219 slack (MET) + 4.244449 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7686,10 +7686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 0.826291 0.584229 2.584229 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.826422 0.000000 2.584229 v gpio_out[38] (out) - 2.584229 data arrival time + 9 0.318308 0.693373 0.494509 2.494509 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.693933 0.000000 2.494509 v gpio_dm0[32] (out) + 2.494509 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7699,13 +7699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584229 data arrival time + -2.494509 data arrival time --------------------------------------------------------------------------------------------- - 4.334229 slack (MET) + 4.244509 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7714,10 +7714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 0.833133 0.584234 2.584234 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.833418 0.000000 2.584234 v gpio_vtrip_sel[32] (out) - 2.584234 data arrival time + 9 0.316579 0.690785 0.494633 2.494633 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.691869 0.000000 2.494633 v gpio_slow_sel[24] (out) + 2.494633 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7727,13 +7727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584234 data arrival time + -2.494633 data arrival time --------------------------------------------------------------------------------------------- - 4.334234 slack (MET) + 4.244633 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7742,10 +7742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 0.836577 0.584251 2.584251 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.837991 0.000000 2.584251 v gpio_vtrip_sel[25] (out) - 2.584251 data arrival time + 9 0.318724 0.695724 0.494646 2.494646 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.696569 0.000000 2.494646 v gpio_analog_sel[33] (out) + 2.494646 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7755,13 +7755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584251 data arrival time + -2.494646 data arrival time --------------------------------------------------------------------------------------------- - 4.334250 slack (MET) + 4.244646 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7770,10 +7770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 0.823643 0.584311 2.584311 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.823716 0.000000 2.584311 v gpio_holdover[40] (out) - 2.584311 data arrival time + 9 0.318308 0.693373 0.494737 2.494737 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.693949 0.000000 2.494737 v gpio_analog_en[32] (out) + 2.494737 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7783,13 +7783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584311 data arrival time + -2.494737 data arrival time --------------------------------------------------------------------------------------------- - 4.334311 slack (MET) + 4.244737 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7798,10 +7798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 0.826854 0.584307 2.584307 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.827312 0.000000 2.584307 v gpio_out[17] (out) - 2.584307 data arrival time + 9 0.318569 0.694003 0.494915 2.494915 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.694578 0.000000 2.494915 v gpio_analog_pol[27] (out) + 2.494915 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7811,13 +7811,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584307 data arrival time + -2.494915 data arrival time --------------------------------------------------------------------------------------------- - 4.334307 slack (MET) + 4.244915 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7826,10 +7826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 0.829681 0.584324 2.584324 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.830279 0.000000 2.584324 v gpio_dm2[24] (out) - 2.584324 data arrival time + 9 0.319499 0.696185 0.495064 2.495064 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.696701 0.000000 2.495064 v gpio_analog_sel[28] (out) + 2.495064 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7839,13 +7839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584324 data arrival time + -2.495064 data arrival time --------------------------------------------------------------------------------------------- - 4.334324 slack (MET) + 4.245064 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7854,10 +7854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 0.823863 0.584323 2.584323 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.823933 0.000000 2.584323 v gpio_out[41] (out) - 2.584323 data arrival time + 9 0.318569 0.694003 0.495256 2.495256 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.694604 0.000000 2.495256 v gpio_dm0[27] (out) + 2.495256 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7867,13 +7867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584323 data arrival time + -2.495256 data arrival time --------------------------------------------------------------------------------------------- - 4.334323 slack (MET) + 4.245256 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7882,10 +7882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 0.823643 0.584460 2.584460 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.823719 0.000000 2.584460 v gpio_dm2[40] (out) - 2.584460 data arrival time + 9 0.318569 0.694003 0.495448 2.495448 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.694618 0.000000 2.495448 v gpio_analog_en[27] (out) + 2.495448 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7895,13 +7895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584460 data arrival time + -2.495448 data arrival time --------------------------------------------------------------------------------------------- - 4.334460 slack (MET) + 4.245448 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7910,10 +7910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 0.823863 0.584471 2.584471 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.823936 0.000000 2.584471 v gpio_holdover[41] (out) - 2.584471 data arrival time + 9 0.321000 0.698227 0.495628 2.495628 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.698449 0.000000 2.495628 v gpio_holdover[29] (out) + 2.495628 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7923,13 +7923,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584471 data arrival time + -2.495628 data arrival time --------------------------------------------------------------------------------------------- - 4.334472 slack (MET) + 4.245628 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7938,10 +7938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 0.823643 0.584588 2.584588 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.823722 0.000000 2.584588 v gpio_analog_sel[40] (out) - 2.584588 data arrival time + 9 0.321000 0.698227 0.495838 2.495838 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.698459 0.000000 2.495838 v gpio_analog_sel[29] (out) + 2.495838 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7951,13 +7951,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584588 data arrival time + -2.495838 data arrival time --------------------------------------------------------------------------------------------- - 4.334589 slack (MET) + 4.245839 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7966,10 +7966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 0.823863 0.584621 2.584620 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.823940 0.000000 2.584620 v gpio_dm2[41] (out) - 2.584620 data arrival time + 9 0.320681 0.699070 0.496024 2.496024 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.699589 0.000000 2.496024 v gpio_holdover[25] (out) + 2.496024 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7979,13 +7979,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584620 data arrival time + -2.496024 data arrival time --------------------------------------------------------------------------------------------- - 4.334621 slack (MET) + 4.246024 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7994,10 +7994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 0.829202 0.584680 2.584680 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.829668 0.000000 2.584680 v gpio_out[33] (out) - 2.584680 data arrival time + 9 0.323106 0.702791 0.496076 2.496076 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.702907 0.000000 2.496076 v gpio_oeb[31] (out) + 2.496076 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8007,13 +8007,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584680 data arrival time + -2.496076 data arrival time --------------------------------------------------------------------------------------------- - 4.334680 slack (MET) + 4.246076 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8022,10 +8022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 0.823863 0.584749 2.584749 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.823943 0.000000 2.584749 v gpio_analog_sel[41] (out) - 2.584749 data arrival time + 9 0.318308 0.693373 0.496244 2.496244 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.694065 0.000000 2.496244 v gpio_slow_sel[32] (out) + 2.496244 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8035,13 +8035,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584749 data arrival time + -2.496244 data arrival time --------------------------------------------------------------------------------------------- - 4.334749 slack (MET) + 4.246244 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8050,10 +8050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 0.832519 0.584747 2.584747 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.832861 0.000000 2.584747 v gpio_vtrip_sel[29] (out) - 2.584747 data arrival time + 9 0.323106 0.702791 0.496253 2.496253 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.702912 0.000000 2.496253 v gpio_ib_mode_sel[31] (out) + 2.496253 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8063,13 +8063,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584747 data arrival time + -2.496253 data arrival time --------------------------------------------------------------------------------------------- - 4.334747 slack (MET) + 4.246253 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8078,10 +8078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 0.826580 0.584799 2.584799 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.827090 0.000000 2.584799 v gpio_holdover[16] (out) - 2.584799 data arrival time + 9 0.319499 0.696185 0.496287 2.496287 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.696789 0.000000 2.496287 v gpio_analog_pol[28] (out) + 2.496287 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8091,13 +8091,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584799 data arrival time + -2.496287 data arrival time --------------------------------------------------------------------------------------------- - 4.334799 slack (MET) + 4.246287 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8106,10 +8106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 0.831984 0.584819 2.584819 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.832310 0.000000 2.584819 v gpio_vtrip_sel[27] (out) - 2.584819 data arrival time + 9 0.321436 0.699235 0.496367 2.496367 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.699468 0.000000 2.496367 v gpio_holdover[26] (out) + 2.496367 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8119,13 +8119,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584819 data arrival time + -2.496367 data arrival time --------------------------------------------------------------------------------------------- - 4.334819 slack (MET) + 4.246367 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8134,10 +8134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 0.826191 0.584896 2.584896 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.826709 0.000000 2.584896 v gpio_analog_sel[14] (out) - 2.584896 data arrival time + 9 0.321000 0.698227 0.496382 2.496382 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.698484 0.000000 2.496382 v gpio_analog_en[29] (out) + 2.496382 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8147,13 +8147,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584896 data arrival time + -2.496382 data arrival time --------------------------------------------------------------------------------------------- - 4.334896 slack (MET) + 4.246382 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8162,10 +8162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 0.833194 0.584948 2.584948 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.833512 0.000000 2.584948 v gpio_vtrip_sel[26] (out) - 2.584948 data arrival time + 9 0.323106 0.702791 0.496408 2.496408 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.702918 0.000000 2.496408 v gpio_vtrip_sel[31] (out) + 2.496408 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8175,13 +8175,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584948 data arrival time + -2.496408 data arrival time --------------------------------------------------------------------------------------------- - 4.334948 slack (MET) + 4.246408 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8190,10 +8190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 0.826854 0.585044 2.585044 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.827357 0.000000 2.585044 v gpio_holdover[17] (out) - 2.585044 data arrival time + 9 0.321000 0.698227 0.496499 2.496499 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.698490 0.000000 2.496499 v gpio_slow_sel[29] (out) + 2.496499 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8203,13 +8203,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585044 data arrival time + -2.496499 data arrival time --------------------------------------------------------------------------------------------- - 4.335043 slack (MET) + 4.246499 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8218,10 +8218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 0.823643 0.585057 2.585057 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.823734 0.000000 2.585057 v gpio_analog_pol[40] (out) - 2.585057 data arrival time + 9 0.321436 0.699235 0.496576 2.496576 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.699478 0.000000 2.496576 v gpio_analog_sel[26] (out) + 2.496576 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8231,13 +8231,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585057 data arrival time + -2.496576 data arrival time --------------------------------------------------------------------------------------------- - 4.335057 slack (MET) + 4.246576 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8246,10 +8246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 0.823643 0.585142 2.585142 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.823736 0.000000 2.585142 v gpio_dm0[40] (out) - 2.585142 data arrival time + 9 0.321000 0.698227 0.496605 2.496605 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.698495 0.000000 2.496605 v gpio_dm0[29] (out) + 2.496605 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8259,13 +8259,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585142 data arrival time + -2.496605 data arrival time --------------------------------------------------------------------------------------------- - 4.335142 slack (MET) + 4.246605 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8274,10 +8274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 0.831275 0.585154 2.585154 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.831843 0.000000 2.585154 v gpio_holdover[30] (out) - 2.585154 data arrival time + 9 0.318724 0.695724 0.496657 2.496657 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.696759 0.000000 2.496657 v gpio_slow_sel[33] (out) + 2.496657 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8287,13 +8287,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585154 data arrival time + -2.496657 data arrival time --------------------------------------------------------------------------------------------- - 4.335154 slack (MET) + 4.246657 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8302,10 +8302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 0.823643 0.585206 2.585206 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.823738 0.000000 2.585206 v gpio_analog_en[40] (out) - 2.585206 data arrival time + 9 0.318569 0.694003 0.496793 2.496793 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.694725 0.000000 2.496793 v gpio_slow_sel[27] (out) + 2.496793 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8315,13 +8315,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585206 data arrival time + -2.496793 data arrival time --------------------------------------------------------------------------------------------- - 4.335206 slack (MET) + 4.246793 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8330,10 +8330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 0.823863 0.585218 2.585218 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.823955 0.000000 2.585218 v gpio_analog_pol[41] (out) - 2.585218 data arrival time + 9 0.318724 0.695724 0.497078 2.497078 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.696801 0.000000 2.497078 v gpio_analog_en[33] (out) + 2.497078 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8343,13 +8343,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585218 data arrival time + -2.497078 data arrival time --------------------------------------------------------------------------------------------- - 4.335217 slack (MET) + 4.247077 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8358,10 +8358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 0.823643 0.585282 2.585282 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.823740 0.000000 2.585282 v gpio_dm1[40] (out) - 2.585282 data arrival time + 9 0.321436 0.699235 0.497084 2.497084 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.699502 0.000000 2.497084 v gpio_analog_en[26] (out) + 2.497084 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8371,13 +8371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585282 data arrival time + -2.497084 data arrival time --------------------------------------------------------------------------------------------- - 4.335282 slack (MET) + 4.247084 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8386,10 +8386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 0.823863 0.585303 2.585303 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.823957 0.000000 2.585303 v gpio_dm0[41] (out) - 2.585303 data arrival time + 9 0.318724 0.695724 0.497150 2.497150 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.696808 0.000000 2.497150 v gpio_dm0[33] (out) + 2.497150 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8399,13 +8399,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585303 data arrival time + -2.497150 data arrival time --------------------------------------------------------------------------------------------- - 4.335303 slack (MET) + 4.247150 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8414,10 +8414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379153 0.823643 0.585343 2.585343 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.823742 0.000000 2.585343 v gpio_slow_sel[40] (out) - 2.585343 data arrival time + 9 0.321436 0.699235 0.497197 2.497196 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.699508 0.000000 2.497196 v gpio_slow_sel[26] (out) + 2.497196 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8427,13 +8427,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585343 data arrival time + -2.497196 data arrival time --------------------------------------------------------------------------------------------- - 4.335343 slack (MET) + 4.247197 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8442,10 +8442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 0.823863 0.585367 2.585367 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.823959 0.000000 2.585367 v gpio_analog_en[41] (out) - 2.585367 data arrival time + 9 0.321000 0.698227 0.497225 2.497225 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.698527 0.000000 2.497225 v gpio_analog_pol[29] (out) + 2.497225 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8455,13 +8455,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585367 data arrival time + -2.497225 data arrival time --------------------------------------------------------------------------------------------- - 4.335367 slack (MET) + 4.247225 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8470,10 +8470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 0.828143 0.585388 2.585388 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.828584 0.000000 2.585388 v gpio_out[18] (out) - 2.585388 data arrival time + 9 0.321436 0.699235 0.497307 2.497307 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.699513 0.000000 2.497307 v gpio_dm0[26] (out) + 2.497307 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8483,13 +8483,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585388 data arrival time + -2.497307 data arrival time --------------------------------------------------------------------------------------------- - 4.335388 slack (MET) + 4.247307 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8498,10 +8498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 0.823863 0.585443 2.585443 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.823961 0.000000 2.585443 v gpio_dm1[41] (out) - 2.585443 data arrival time + 9 0.319499 0.696185 0.497661 2.497661 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.696897 0.000000 2.497661 v gpio_dm0[28] (out) + 2.497661 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8511,13 +8511,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585443 data arrival time + -2.497661 data arrival time --------------------------------------------------------------------------------------------- - 4.335443 slack (MET) + 4.247661 slack (MET) Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8526,10 +8526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 0.829202 0.585455 2.585455 v gpio_loopback_zero[33] (in) + 9 0.318724 0.695724 0.497767 2.497767 v gpio_loopback_zero[33] (in) gpio_loopback_zero[33] (net) - 0.829716 0.000000 2.585455 v gpio_holdover[33] (out) - 2.585455 data arrival time + 0.696872 0.000000 2.497767 v gpio_analog_pol[33] (out) + 2.497767 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8539,13 +8539,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585455 data arrival time + -2.497767 data arrival time --------------------------------------------------------------------------------------------- - 4.335455 slack (MET) + 4.247767 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8554,10 +8554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 0.832902 0.585480 2.585480 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.833210 0.000000 2.585480 v gpio_vtrip_sel[37] (out) - 2.585480 data arrival time + 9 0.320681 0.699070 0.497866 2.497865 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.699725 0.000000 2.497865 v gpio_analog_sel[25] (out) + 2.497865 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8567,13 +8567,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585480 data arrival time + -2.497865 data arrival time --------------------------------------------------------------------------------------------- - 4.335480 slack (MET) + 4.247865 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8582,10 +8582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379256 0.823863 0.585504 2.585504 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.823962 0.000000 2.585504 v gpio_slow_sel[41] (out) - 2.585504 data arrival time + 9 0.319499 0.696185 0.497890 2.497890 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.696916 0.000000 2.497890 v gpio_analog_en[28] (out) + 2.497890 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8595,13 +8595,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585504 data arrival time + -2.497890 data arrival time --------------------------------------------------------------------------------------------- - 4.335504 slack (MET) + 4.247890 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8610,10 +8610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 0.826291 0.585524 2.585524 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.826465 0.000000 2.585524 v gpio_holdover[38] (out) - 2.585524 data arrival time + 9 0.321436 0.699235 0.497927 2.497927 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.699546 0.000000 2.497927 v gpio_analog_pol[26] (out) + 2.497927 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8623,13 +8623,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585524 data arrival time + -2.497927 data arrival time --------------------------------------------------------------------------------------------- - 4.335524 slack (MET) + 4.247928 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8638,10 +8638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 0.826580 0.585553 2.585553 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.827139 0.000000 2.585553 v gpio_dm2[16] (out) - 2.585553 data arrival time + 9 0.320681 0.699070 0.498248 2.498248 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.699755 0.000000 2.498248 v gpio_analog_pol[25] (out) + 2.498248 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8651,13 +8651,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585553 data arrival time + -2.498248 data arrival time --------------------------------------------------------------------------------------------- - 4.335553 slack (MET) + 4.248248 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8666,10 +8666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 0.826854 0.585796 2.585796 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.827405 0.000000 2.585796 v gpio_dm2[17] (out) - 2.585796 data arrival time + 9 0.320681 0.699070 0.498312 2.498312 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.699760 0.000000 2.498312 v gpio_dm0[25] (out) + 2.498312 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8679,13 +8679,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585796 data arrival time + -2.498312 data arrival time --------------------------------------------------------------------------------------------- - 4.335796 slack (MET) + 4.248312 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8694,10 +8694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 0.829950 0.585888 2.585888 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.830547 0.000000 2.585888 v gpio_dm2[28] (out) - 2.585888 data arrival time + 9 0.320681 0.699070 0.498356 2.498356 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.699763 0.000000 2.498356 v gpio_analog_en[25] (out) + 2.498356 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8707,13 +8707,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585888 data arrival time + -2.498356 data arrival time --------------------------------------------------------------------------------------------- - 4.335888 slack (MET) + 4.248356 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8722,10 +8722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 0.828143 0.586004 2.586004 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.828621 0.000000 2.586004 v gpio_holdover[18] (out) - 2.586004 data arrival time + 9 0.319499 0.696185 0.498442 2.498442 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.696962 0.000000 2.498442 v gpio_slow_sel[28] (out) + 2.498442 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8735,13 +8735,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586004 data arrival time + -2.498442 data arrival time --------------------------------------------------------------------------------------------- - 4.336004 slack (MET) + 4.248442 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8750,10 +8750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 0.828864 0.586055 2.586055 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.829210 0.000000 2.586055 v gpio_out[0] (out) - 2.586055 data arrival time + 9 0.320681 0.699070 0.498471 2.498471 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.699773 0.000000 2.498471 v gpio_slow_sel[25] (out) + 2.498471 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8763,13 +8763,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586055 data arrival time + -2.498471 data arrival time --------------------------------------------------------------------------------------------- - 4.336055 slack (MET) + 4.248471 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8778,10 +8778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 0.826580 0.586200 2.586200 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.827182 0.000000 2.586200 v gpio_analog_sel[16] (out) - 2.586200 data arrival time + 9 0.323106 0.702791 0.498801 2.498801 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.703011 0.000000 2.498801 v gpio_holdover[31] (out) + 2.498801 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8791,13 +8791,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586200 data arrival time + -2.498801 data arrival time --------------------------------------------------------------------------------------------- - 4.336200 slack (MET) + 4.248801 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8806,10 +8806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 0.827619 0.586226 2.586226 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.827679 0.000000 2.586226 v gpio_ib_mode_sel[42] (out) - 2.586226 data arrival time + 9 0.323106 0.702791 0.499012 2.499012 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.703020 0.000000 2.499012 v gpio_analog_sel[31] (out) + 2.499012 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8819,13 +8819,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586226 data arrival time + -2.499012 data arrival time --------------------------------------------------------------------------------------------- - 4.336226 slack (MET) + 4.249012 slack (MET) Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[31] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8834,10 +8834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 0.830481 0.586231 2.586231 v gpio_loopback_zero[31] (in) + 9 0.323106 0.702791 0.499402 2.499402 v gpio_loopback_zero[31] (in) gpio_loopback_zero[31] (net) - 0.830952 0.000000 2.586231 v gpio_out[31] (out) - 2.586231 data arrival time + 0.703038 0.000000 2.499402 v gpio_analog_pol[31] (out) + 2.499402 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8847,13 +8847,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586231 data arrival time + -2.499402 data arrival time --------------------------------------------------------------------------------------------- - 4.336231 slack (MET) + 4.249402 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8862,10 +8862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 0.829202 0.586243 2.586243 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.829766 0.000000 2.586243 v gpio_dm2[33] (out) - 2.586243 data arrival time + 9 0.323106 0.702791 0.499467 2.499467 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.703041 0.000000 2.499467 v gpio_dm0[31] (out) + 2.499467 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8875,13 +8875,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586243 data arrival time + -2.499467 data arrival time --------------------------------------------------------------------------------------------- - 4.336243 slack (MET) + 4.249467 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8890,10 +8890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 0.826854 0.586442 2.586442 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.827448 0.000000 2.586442 v gpio_analog_sel[17] (out) - 2.586442 data arrival time + 9 0.323106 0.702791 0.500955 2.500955 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.703117 0.000000 2.500955 v gpio_analog_en[31] (out) + 2.500955 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8903,13 +8903,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586442 data arrival time + -2.500955 data arrival time --------------------------------------------------------------------------------------------- - 4.336442 slack (MET) + 4.250955 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8918,10 +8918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 0.827619 0.586440 2.586441 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.827684 0.000000 2.586441 v gpio_vtrip_sel[42] (out) - 2.586441 data arrival time + 9 0.323106 0.702791 0.500972 2.500972 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.703118 0.000000 2.500972 v gpio_slow_sel[31] (out) + 2.500972 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8931,13 +8931,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586441 data arrival time + -2.500972 data arrival time --------------------------------------------------------------------------------------------- - 4.336441 slack (MET) + 4.250972 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8946,10 +8946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 0.829625 0.586472 2.586473 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.830114 0.000000 2.586473 v gpio_out[23] (out) - 2.586473 data arrival time + 11 0.378530 0.827092 0.574613 2.574613 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.827445 0.000000 2.574613 v gpio_ib_mode_sel[13] (out) + 2.574613 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8959,13 +8959,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586473 data arrival time + -2.574613 data arrival time --------------------------------------------------------------------------------------------- - 4.336473 slack (MET) + 4.324613 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8974,11 +8974,11 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 0.826182 0.586628 2.586628 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.826552 0.000000 2.586628 v gpio_out[43] (out) - 2.586628 data arrival time - + 11 0.378530 0.827092 0.574911 2.574911 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.827461 0.000000 2.574911 v gpio_vtrip_sel[13] (out) + 2.574911 data arrival time + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 0.250000 0.250000 clock uncertainty @@ -8987,13 +8987,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586628 data arrival time + -2.574911 data arrival time --------------------------------------------------------------------------------------------- - 4.336628 slack (MET) + 4.324911 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9002,10 +9002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 0.827092 0.586745 2.586745 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.828367 0.000000 2.586745 v gpio_analog_sel[13] (out) - 2.586745 data arrival time + 11 0.379185 0.826191 0.575864 2.575864 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.826298 0.000000 2.575864 v gpio_ib_mode_sel[14] (out) + 2.575864 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9015,13 +9015,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586745 data arrival time + -2.575864 data arrival time --------------------------------------------------------------------------------------------- - 4.336745 slack (MET) + 4.325864 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9030,10 +9030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 0.828143 0.586758 2.586758 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.828668 0.000000 2.586758 v gpio_dm2[18] (out) - 2.586758 data arrival time + 11 0.379476 0.826854 0.577228 2.577228 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.826990 0.000000 2.577228 v gpio_ib_mode_sel[17] (out) + 2.577228 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9043,13 +9043,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586758 data arrival time + -2.577228 data arrival time --------------------------------------------------------------------------------------------- - 4.336758 slack (MET) + 4.327228 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9058,10 +9058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 0.826291 0.586767 2.586767 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.826514 0.000000 2.586767 v gpio_dm2[38] (out) - 2.586767 data arrival time + 11 0.379326 0.826580 0.577315 2.577315 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.826731 0.000000 2.577315 v gpio_ib_mode_sel[16] (out) + 2.577315 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9071,13 +9071,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586767 data arrival time + -2.577315 data arrival time --------------------------------------------------------------------------------------------- - 4.336767 slack (MET) + 4.327315 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9086,10 +9086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 0.826182 0.586776 2.586776 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.826560 0.000000 2.586776 v gpio_holdover[43] (out) - 2.586776 data arrival time + 11 0.379476 0.826854 0.578306 2.578306 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.827026 0.000000 2.578306 v gpio_vtrip_sel[17] (out) + 2.578306 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9099,13 +9099,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586776 data arrival time + -2.578306 data arrival time --------------------------------------------------------------------------------------------- - 4.336775 slack (MET) + 4.328306 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9114,10 +9114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 0.830482 0.586790 2.586790 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.830950 0.000000 2.586790 v gpio_out[34] (out) - 2.586790 data arrival time + 11 0.379326 0.826580 0.578394 2.578393 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.826769 0.000000 2.578393 v gpio_vtrip_sel[16] (out) + 2.578393 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9127,13 +9127,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586790 data arrival time + -2.578393 data arrival time --------------------------------------------------------------------------------------------- - 4.336790 slack (MET) + 4.328394 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9142,10 +9142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 0.830923 0.586800 2.586800 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.831390 0.000000 2.586800 v gpio_out[36] (out) - 2.586800 data arrival time + 11 0.380128 0.828143 0.578954 2.578954 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.828291 0.000000 2.578954 v gpio_ib_mode_sel[18] (out) + 2.578954 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9155,13 +9155,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586800 data arrival time + -2.578954 data arrival time --------------------------------------------------------------------------------------------- - 4.336801 slack (MET) + 4.328954 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9170,10 +9170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 0.828864 0.586834 2.586834 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.829251 0.000000 2.586834 v gpio_holdover[0] (out) - 2.586834 data arrival time + 11 0.380712 0.829625 0.579393 2.579393 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.829778 0.000000 2.579393 v gpio_ib_mode_sel[23] (out) + 2.579393 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9183,13 +9183,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586834 data arrival time + -2.579393 data arrival time --------------------------------------------------------------------------------------------- - 4.336834 slack (MET) + 4.329393 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9198,10 +9198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 0.833133 0.586898 2.586898 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.833555 0.000000 2.586898 v gpio_out[32] (out) - 2.586898 data arrival time + 11 0.379185 0.826191 0.579945 2.579945 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.826444 0.000000 2.579945 v gpio_vtrip_sel[14] (out) + 2.579945 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9211,13 +9211,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586898 data arrival time + -2.579945 data arrival time --------------------------------------------------------------------------------------------- - 4.336898 slack (MET) + 4.329946 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9226,10 +9226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 0.829202 0.586919 2.586919 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.829812 0.000000 2.586919 v gpio_analog_sel[33] (out) - 2.586919 data arrival time + 11 0.380128 0.828143 0.580034 2.580034 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.828329 0.000000 2.580034 v gpio_vtrip_sel[18] (out) + 2.580034 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9239,13 +9239,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586919 data arrival time + -2.580034 data arrival time --------------------------------------------------------------------------------------------- - 4.336919 slack (MET) + 4.330033 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9254,10 +9254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 0.826182 0.586925 2.586925 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.826568 0.000000 2.586925 v gpio_dm2[43] (out) - 2.586925 data arrival time + 11 0.381380 0.831136 0.580225 2.580225 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.831289 0.000000 2.580225 v gpio_ib_mode_sel[36] (out) + 2.580225 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9267,13 +9267,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586925 data arrival time + -2.580225 data arrival time --------------------------------------------------------------------------------------------- - 4.336925 slack (MET) + 4.330225 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9282,10 +9282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 0.827619 0.586960 2.586960 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.827696 0.000000 2.586960 v gpio_out[42] (out) - 2.586960 data arrival time + 11 0.380718 0.828864 0.580241 2.580240 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.828977 0.000000 2.580240 v gpio_ib_mode_sel[0] (out) + 2.580240 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9295,13 +9295,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586960 data arrival time + -2.580240 data arrival time --------------------------------------------------------------------------------------------- - 4.336960 slack (MET) + 4.330240 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9310,10 +9310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 0.830481 0.587007 2.587007 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.831000 0.000000 2.587007 v gpio_holdover[31] (out) - 2.587007 data arrival time + 11 0.378530 0.827092 0.580300 2.580300 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.827803 0.000000 2.580300 v gpio_out[13] (out) + 2.580300 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9323,13 +9323,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587007 data arrival time + -2.580300 data arrival time --------------------------------------------------------------------------------------------- - 4.337007 slack (MET) + 4.330300 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9338,10 +9338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 0.826182 0.587052 2.587052 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.826575 0.000000 2.587052 v gpio_analog_sel[43] (out) - 2.587052 data arrival time + 11 0.380712 0.829625 0.580471 2.580471 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.829816 0.000000 2.580471 v gpio_vtrip_sel[23] (out) + 2.580471 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9351,13 +9351,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587052 data arrival time + -2.580471 data arrival time --------------------------------------------------------------------------------------------- - 4.337053 slack (MET) + 4.330471 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9366,10 +9366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 0.833474 0.587057 2.587057 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.833625 0.000000 2.587057 v gpio_ib_mode_sel[35] (out) - 2.587057 data arrival time + 11 0.380718 0.828864 0.580639 2.580639 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.828988 0.000000 2.580639 v gpio_vtrip_sel[0] (out) + 2.580639 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9379,13 +9379,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587057 data arrival time + -2.580639 data arrival time --------------------------------------------------------------------------------------------- - 4.337057 slack (MET) + 4.330638 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9394,10 +9394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 0.827619 0.587108 2.587108 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.827699 0.000000 2.587108 v gpio_holdover[42] (out) - 2.587108 data arrival time + 11 0.378530 0.827092 0.581074 2.581074 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.827862 0.000000 2.581074 v gpio_holdover[13] (out) + 2.581074 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9407,13 +9407,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587108 data arrival time + -2.581074 data arrival time --------------------------------------------------------------------------------------------- - 4.337109 slack (MET) + 4.331074 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9422,10 +9422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 0.829625 0.587209 2.587209 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.830160 0.000000 2.587209 v gpio_holdover[23] (out) - 2.587209 data arrival time + 11 0.382222 0.832902 0.581164 2.581164 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.833038 0.000000 2.581164 v gpio_ib_mode_sel[37] (out) + 2.581164 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9435,13 +9435,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587209 data arrival time + -2.581164 data arrival time --------------------------------------------------------------------------------------------- - 4.337209 slack (MET) + 4.331164 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9450,10 +9450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 0.828996 0.587211 2.587210 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.829056 0.000000 2.587210 v gpio_ib_mode_sel[39] (out) - 2.587210 data arrival time + 11 0.380209 0.826291 0.581183 2.581183 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.826344 0.000000 2.581183 v gpio_ib_mode_sel[38] (out) + 2.581183 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9463,13 +9463,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587210 data arrival time + -2.581183 data arrival time --------------------------------------------------------------------------------------------- - 4.337211 slack (MET) + 4.331182 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9478,10 +9478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 0.827619 0.587258 2.587258 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.827703 0.000000 2.587258 v gpio_dm2[42] (out) - 2.587258 data arrival time + 11 0.380209 0.826291 0.581397 2.581397 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.826348 0.000000 2.581397 v gpio_vtrip_sel[38] (out) + 2.581397 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9491,13 +9491,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587258 data arrival time + -2.581397 data arrival time --------------------------------------------------------------------------------------------- - 4.337258 slack (MET) + 4.331397 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9506,10 +9506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 0.827619 0.587386 2.587386 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.827706 0.000000 2.587386 v gpio_analog_sel[42] (out) - 2.587386 data arrival time + 11 0.381787 0.831955 0.581491 2.581491 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.832124 0.000000 2.581491 v gpio_ib_mode_sel[20] (out) + 2.581491 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9519,13 +9519,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587386 data arrival time + -2.581491 data arrival time --------------------------------------------------------------------------------------------- - 4.337387 slack (MET) + 4.331491 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9534,10 +9534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 0.828143 0.587406 2.587405 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.828710 0.000000 2.587405 v gpio_analog_sel[18] (out) - 2.587405 data arrival time + 11 0.379736 0.826182 0.581758 2.581758 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.826339 0.000000 2.581758 v gpio_ib_mode_sel[43] (out) + 2.581758 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9547,13 +9547,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587405 data arrival time + -2.581758 data arrival time --------------------------------------------------------------------------------------------- - 4.337405 slack (MET) + 4.331758 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9562,10 +9562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 0.828996 0.587425 2.587425 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.829061 0.000000 2.587425 v gpio_vtrip_sel[39] (out) - 2.587425 data arrival time + 11 0.382177 0.832848 0.581854 2.581854 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.833013 0.000000 2.581854 v gpio_ib_mode_sel[19] (out) + 2.581854 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9575,13 +9575,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587425 data arrival time + -2.581854 data arrival time --------------------------------------------------------------------------------------------- - 4.337425 slack (MET) + 4.331854 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9590,10 +9590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 0.826182 0.587520 2.587520 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.826602 0.000000 2.587520 v gpio_analog_pol[43] (out) - 2.587520 data arrival time + 11 0.382203 0.832864 0.582064 2.582064 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.833033 0.000000 2.582064 v gpio_ib_mode_sel[15] (out) + 2.582064 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9603,13 +9603,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587520 data arrival time + -2.582064 data arrival time --------------------------------------------------------------------------------------------- - 4.337520 slack (MET) + 4.332064 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9618,10 +9618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 0.830482 0.587566 2.587566 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.830997 0.000000 2.587566 v gpio_holdover[34] (out) - 2.587566 data arrival time + 11 0.382266 0.832867 0.582084 2.582084 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.833020 0.000000 2.582084 v gpio_ib_mode_sel[22] (out) + 2.582084 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9631,13 +9631,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587566 data arrival time + -2.582084 data arrival time --------------------------------------------------------------------------------------------- - 4.337565 slack (MET) + 4.332084 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9646,10 +9646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 0.830923 0.587575 2.587575 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.831438 0.000000 2.587575 v gpio_holdover[36] (out) - 2.587575 data arrival time + 11 0.382522 0.833663 0.582229 2.582229 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.833829 0.000000 2.582229 v gpio_ib_mode_sel[21] (out) + 2.582229 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9659,13 +9659,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587575 data arrival time + -2.582229 data arrival time --------------------------------------------------------------------------------------------- - 4.337575 slack (MET) + 4.332229 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9674,10 +9674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 0.832519 0.587571 2.587571 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.833020 0.000000 2.587571 v gpio_out[29] (out) - 2.587571 data arrival time + 11 0.381787 0.831955 0.582570 2.582570 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.832164 0.000000 2.582570 v gpio_vtrip_sel[20] (out) + 2.582570 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9687,13 +9687,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587571 data arrival time + -2.582570 data arrival time --------------------------------------------------------------------------------------------- - 4.337571 slack (MET) + 4.332570 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9702,10 +9702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 0.826291 0.587594 2.587594 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.826549 0.000000 2.587594 v gpio_analog_sel[38] (out) - 2.587594 data arrival time + 11 0.379185 0.826191 0.582655 2.582655 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.826577 0.000000 2.582655 v gpio_out[14] (out) + 2.582655 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9715,13 +9715,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587594 data arrival time + -2.582655 data arrival time --------------------------------------------------------------------------------------------- - 4.337594 slack (MET) + 4.332655 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9730,10 +9730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 0.826182 0.587605 2.587605 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.826606 0.000000 2.587605 v gpio_dm0[43] (out) - 2.587605 data arrival time + 11 0.382177 0.832848 0.582933 2.582933 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.833053 0.000000 2.582933 v gpio_vtrip_sel[19] (out) + 2.582933 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9743,13 +9743,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587605 data arrival time + -2.582933 data arrival time --------------------------------------------------------------------------------------------- - 4.337605 slack (MET) + 4.332933 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9758,10 +9758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 0.828864 0.587625 2.587625 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.829295 0.000000 2.587625 v gpio_dm2[0] (out) - 2.587625 data arrival time + 11 0.382266 0.832867 0.583017 2.583017 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.833053 0.000000 2.583017 v gpio_vtrip_sel[22] (out) + 2.583017 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9771,13 +9771,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587625 data arrival time + -2.583017 data arrival time --------------------------------------------------------------------------------------------- - 4.337626 slack (MET) + 4.333017 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9786,10 +9786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 0.831984 0.587633 2.587633 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.832466 0.000000 2.587633 v gpio_out[27] (out) - 2.587633 data arrival time + 11 0.382203 0.832864 0.583143 2.583143 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.833073 0.000000 2.583143 v gpio_vtrip_sel[15] (out) + 2.583143 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9799,13 +9799,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587633 data arrival time + -2.583143 data arrival time --------------------------------------------------------------------------------------------- - 4.337633 slack (MET) + 4.333143 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9814,10 +9814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 0.826182 0.587668 2.587668 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.826610 0.000000 2.587668 v gpio_analog_en[43] (out) - 2.587668 data arrival time + 11 0.382522 0.833663 0.583311 2.583311 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.833870 0.000000 2.583311 v gpio_vtrip_sel[21] (out) + 2.583311 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9827,13 +9827,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587668 data arrival time + -2.583311 data arrival time --------------------------------------------------------------------------------------------- - 4.337668 slack (MET) + 4.333311 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9842,10 +9842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 0.826182 0.587744 2.587744 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.826614 0.000000 2.587744 v gpio_dm1[43] (out) - 2.587744 data arrival time + 11 0.378530 0.827092 0.583415 2.583415 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.828055 0.000000 2.583415 v gpio_dm2[13] (out) + 2.583415 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9855,13 +9855,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587744 data arrival time + -2.583415 data arrival time --------------------------------------------------------------------------------------------- - 4.337744 slack (MET) + 4.333415 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9870,10 +9870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 0.833194 0.587772 2.587773 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.833667 0.000000 2.587773 v gpio_out[26] (out) - 2.587773 data arrival time + 11 0.379185 0.826191 0.583431 2.583431 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.826621 0.000000 2.583431 v gpio_holdover[14] (out) + 2.583431 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9883,13 +9883,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587773 data arrival time + -2.583431 data arrival time --------------------------------------------------------------------------------------------- - 4.337772 slack (MET) + 4.333432 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9898,10 +9898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 0.830481 0.587794 2.587794 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.831050 0.000000 2.587794 v gpio_dm2[31] (out) - 2.587794 data arrival time + 11 0.379153 0.823643 0.583432 2.583432 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.823696 0.000000 2.583432 v gpio_ib_mode_sel[40] (out) + 2.583432 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9911,13 +9911,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587794 data arrival time + -2.583432 data arrival time --------------------------------------------------------------------------------------------- - 4.337794 slack (MET) + 4.333432 slack (MET) Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9926,10 +9926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379736 0.826182 0.587805 2.587805 v gpio_loopback_zero[43] (in) + 11 0.379736 0.826182 0.583528 2.583528 v gpio_loopback_zero[43] (in) gpio_loopback_zero[43] (net) - 0.826618 0.000000 2.587805 v gpio_slow_sel[43] (out) - 2.587805 data arrival time + 0.826406 0.000000 2.583528 v gpio_vtrip_sel[43] (out) + 2.583528 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9939,13 +9939,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587805 data arrival time + -2.583528 data arrival time --------------------------------------------------------------------------------------------- - 4.337805 slack (MET) + 4.333529 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9954,10 +9954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 0.831955 0.587835 2.587835 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.832426 0.000000 2.587835 v gpio_out[20] (out) - 2.587835 data arrival time + 11 0.379256 0.823863 0.583593 2.583592 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.823917 0.000000 2.583592 v gpio_ib_mode_sel[41] (out) + 2.583592 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9967,13 +9967,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587835 data arrival time + -2.583592 data arrival time --------------------------------------------------------------------------------------------- - 4.337835 slack (MET) + 4.333592 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9982,10 +9982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 0.827619 0.587856 2.587856 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.827719 0.000000 2.587856 v gpio_analog_pol[42] (out) - 2.587856 data arrival time + 11 0.379153 0.823643 0.583645 2.583645 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.823701 0.000000 2.583645 v gpio_vtrip_sel[40] (out) + 2.583645 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9995,181 +9995,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587856 data arrival time + -2.583645 data arrival time --------------------------------------------------------------------------------------------- - 4.337856 slack (MET) + 4.333645 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380941 0.827619 0.587942 2.587942 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.827721 0.000000 2.587942 v gpio_dm0[42] (out) - 2.587942 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.587942 data arrival time ---------------------------------------------------------------------------------------------- - 4.337942 slack (MET) - - -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381578 0.828996 0.587946 2.587946 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.829072 0.000000 2.587946 v gpio_out[39] (out) - 2.587946 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.587946 data arrival time ---------------------------------------------------------------------------------------------- - 4.337945 slack (MET) - - -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380712 0.829625 0.587961 2.587961 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.830209 0.000000 2.587961 v gpio_dm2[23] (out) - 2.587961 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.587961 data arrival time ---------------------------------------------------------------------------------------------- - 4.337961 slack (MET) - - -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380941 0.827619 0.588035 2.588035 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.827724 0.000000 2.588035 v gpio_analog_en[42] (out) - 2.588035 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.588035 data arrival time ---------------------------------------------------------------------------------------------- - 4.338035 slack (MET) - - -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380941 0.827619 0.588082 2.588082 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.827725 0.000000 2.588082 v gpio_dm1[42] (out) - 2.588082 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.588082 data arrival time ---------------------------------------------------------------------------------------------- - 4.338082 slack (MET) - - -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381578 0.828996 0.588094 2.588094 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.829076 0.000000 2.588094 v gpio_holdover[39] (out) - 2.588094 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.588094 data arrival time ---------------------------------------------------------------------------------------------- - 4.338094 slack (MET) - - -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10178,10 +10010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380941 0.827619 0.588143 2.588143 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.827727 0.000000 2.588143 v gpio_slow_sel[42] (out) - 2.588143 data arrival time + 11 0.379256 0.823863 0.583806 2.583806 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.823921 0.000000 2.583806 v gpio_vtrip_sel[41] (out) + 2.583806 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10191,13 +10023,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588143 data arrival time + -2.583806 data arrival time --------------------------------------------------------------------------------------------- - 4.338143 slack (MET) + 4.333806 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10206,10 +10038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 0.828996 0.588244 2.588244 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.829080 0.000000 2.588244 v gpio_dm2[39] (out) - 2.588244 data arrival time + 11 0.379326 0.826580 0.584062 2.584062 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.827045 0.000000 2.584062 v gpio_out[16] (out) + 2.584062 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10219,13 +10051,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588244 data arrival time + -2.584062 data arrival time --------------------------------------------------------------------------------------------- - 4.338244 slack (MET) + 4.334062 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10234,10 +10066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 0.832902 0.588303 2.588303 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.833362 0.000000 2.588303 v gpio_out[37] (out) - 2.588303 data arrival time + 11 0.381380 0.831136 0.584142 2.584142 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.831451 0.000000 2.584142 v gpio_vtrip_sel[36] (out) + 2.584142 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10247,13 +10079,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588303 data arrival time + -2.584142 data arrival time --------------------------------------------------------------------------------------------- - 4.338303 slack (MET) + 4.334142 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10262,10 +10094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 0.830482 0.588353 2.588353 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.831048 0.000000 2.588353 v gpio_dm2[34] (out) - 2.588353 data arrival time + 11 0.379153 0.823643 0.584163 2.584163 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.823712 0.000000 2.584163 v gpio_out[40] (out) + 2.584163 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10275,13 +10107,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588353 data arrival time + -2.584163 data arrival time --------------------------------------------------------------------------------------------- - 4.338353 slack (MET) + 4.334163 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10290,10 +10122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 0.832519 0.588349 2.588349 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.833069 0.000000 2.588349 v gpio_holdover[29] (out) - 2.588349 data arrival time + 11 0.379185 0.826191 0.584219 2.584219 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.826667 0.000000 2.584219 v gpio_dm2[14] (out) + 2.584219 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10303,13 +10135,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588349 data arrival time + -2.584219 data arrival time --------------------------------------------------------------------------------------------- - 4.338349 slack (MET) + 4.334219 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10318,10 +10150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 0.830923 0.588362 2.588362 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.831489 0.000000 2.588362 v gpio_dm2[36] (out) - 2.588362 data arrival time + 11 0.380209 0.826291 0.584229 2.584229 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.826422 0.000000 2.584229 v gpio_out[38] (out) + 2.584229 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10331,13 +10163,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588362 data arrival time + -2.584229 data arrival time --------------------------------------------------------------------------------------------- - 4.338362 slack (MET) + 4.334229 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10346,10 +10178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 0.828996 0.588374 2.588374 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.829083 0.000000 2.588374 v gpio_analog_sel[39] (out) - 2.588374 data arrival time + 11 0.379153 0.823643 0.584311 2.584311 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.823716 0.000000 2.584311 v gpio_holdover[40] (out) + 2.584311 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10359,13 +10191,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588374 data arrival time + -2.584311 data arrival time --------------------------------------------------------------------------------------------- - 4.338373 slack (MET) + 4.334311 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10374,10 +10206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 0.831984 0.588408 2.588408 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.832514 0.000000 2.588408 v gpio_holdover[27] (out) - 2.588408 data arrival time + 11 0.379476 0.826854 0.584307 2.584307 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.827312 0.000000 2.584307 v gpio_out[17] (out) + 2.584307 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10387,13 +10219,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588408 data arrival time + -2.584307 data arrival time --------------------------------------------------------------------------------------------- - 4.338408 slack (MET) + 4.334307 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10402,10 +10234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 0.830481 0.588470 2.588470 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.831096 0.000000 2.588470 v gpio_analog_sel[31] (out) - 2.588470 data arrival time + 11 0.379256 0.823863 0.584323 2.584323 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.823933 0.000000 2.584323 v gpio_out[41] (out) + 2.584323 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10415,13 +10247,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588470 data arrival time + -2.584323 data arrival time --------------------------------------------------------------------------------------------- - 4.338470 slack (MET) + 4.334323 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10430,10 +10262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 0.832864 0.588499 2.588499 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.833340 0.000000 2.588499 v gpio_out[15] (out) - 2.588499 data arrival time + 11 0.379153 0.823643 0.584460 2.584460 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.823719 0.000000 2.584460 v gpio_dm2[40] (out) + 2.584460 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10443,13 +10275,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588499 data arrival time + -2.584460 data arrival time --------------------------------------------------------------------------------------------- - 4.338499 slack (MET) + 4.334460 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10458,10 +10290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 0.829625 0.588574 2.588574 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.830251 0.000000 2.588574 v gpio_analog_sel[23] (out) - 2.588574 data arrival time + 11 0.379256 0.823863 0.584471 2.584471 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.823936 0.000000 2.584471 v gpio_holdover[41] (out) + 2.584471 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10471,13 +10303,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588574 data arrival time + -2.584471 data arrival time --------------------------------------------------------------------------------------------- - 4.338574 slack (MET) + 4.334472 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10486,10 +10318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 0.831955 0.588572 2.588572 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.832472 0.000000 2.588572 v gpio_holdover[20] (out) - 2.588572 data arrival time + 11 0.379153 0.823643 0.584588 2.584588 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.823722 0.000000 2.584588 v gpio_analog_sel[40] (out) + 2.584588 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10499,13 +10331,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588572 data arrival time + -2.584588 data arrival time --------------------------------------------------------------------------------------------- - 4.338573 slack (MET) + 4.334589 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10514,10 +10346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 0.832867 0.588699 2.588699 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.833327 0.000000 2.588699 v gpio_out[22] (out) - 2.588699 data arrival time + 11 0.379256 0.823863 0.584621 2.584620 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.823940 0.000000 2.584620 v gpio_dm2[41] (out) + 2.584620 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10527,13 +10359,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588699 data arrival time + -2.584620 data arrival time --------------------------------------------------------------------------------------------- - 4.338699 slack (MET) + 4.334621 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10542,10 +10374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 0.832848 0.588718 2.588718 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.833345 0.000000 2.588718 v gpio_out[19] (out) - 2.588718 data arrival time + 11 0.379256 0.823863 0.584749 2.584749 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.823943 0.000000 2.584749 v gpio_analog_sel[41] (out) + 2.584749 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10555,13 +10387,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588718 data arrival time + -2.584749 data arrival time --------------------------------------------------------------------------------------------- - 4.338718 slack (MET) + 4.334749 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10570,10 +10402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 0.828996 0.588845 2.588845 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.829095 0.000000 2.588845 v gpio_analog_pol[39] (out) - 2.588845 data arrival time + 11 0.379326 0.826580 0.584799 2.584799 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.827090 0.000000 2.584799 v gpio_holdover[16] (out) + 2.584799 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10583,13 +10415,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588845 data arrival time + -2.584799 data arrival time --------------------------------------------------------------------------------------------- - 4.338845 slack (MET) + 4.334799 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10598,10 +10430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 0.828996 0.588930 2.588930 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.829098 0.000000 2.588930 v gpio_dm0[39] (out) - 2.588930 data arrival time + 11 0.379185 0.826191 0.584896 2.584896 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.826709 0.000000 2.584896 v gpio_analog_sel[14] (out) + 2.584896 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10611,13 +10443,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588930 data arrival time + -2.584896 data arrival time --------------------------------------------------------------------------------------------- - 4.338929 slack (MET) + 4.334896 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10626,10 +10458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 0.828996 0.588994 2.588994 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.829100 0.000000 2.588994 v gpio_analog_en[39] (out) - 2.588994 data arrival time + 11 0.379476 0.826854 0.585044 2.585044 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.827357 0.000000 2.585044 v gpio_holdover[17] (out) + 2.585044 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10639,13 +10471,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588994 data arrival time + -2.585044 data arrival time --------------------------------------------------------------------------------------------- - 4.338994 slack (MET) + 4.335043 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10654,10 +10486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 0.830482 0.589029 2.589030 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.831094 0.000000 2.589030 v gpio_analog_sel[34] (out) - 2.589030 data arrival time + 11 0.379153 0.823643 0.585057 2.585057 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.823734 0.000000 2.585057 v gpio_analog_pol[40] (out) + 2.585057 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10667,13 +10499,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589030 data arrival time + -2.585057 data arrival time --------------------------------------------------------------------------------------------- - 4.339030 slack (MET) + 4.335057 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10682,10 +10514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 0.830923 0.589038 2.589038 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.831534 0.000000 2.589038 v gpio_analog_sel[36] (out) - 2.589038 data arrival time + 11 0.379153 0.823643 0.585142 2.585142 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.823736 0.000000 2.585142 v gpio_dm0[40] (out) + 2.585142 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10695,13 +10527,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589038 data arrival time + -2.585142 data arrival time --------------------------------------------------------------------------------------------- - 4.339038 slack (MET) + 4.335142 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10710,10 +10542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 0.831275 0.589037 2.589037 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.832130 0.000000 2.589037 v gpio_dm2[30] (out) - 2.589037 data arrival time + 11 0.379153 0.823643 0.585206 2.585206 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.823738 0.000000 2.585206 v gpio_analog_en[40] (out) + 2.585206 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10723,13 +10555,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589037 data arrival time + -2.585206 data arrival time --------------------------------------------------------------------------------------------- - 4.339037 slack (MET) + 4.335206 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10738,10 +10570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 0.828996 0.589063 2.589063 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.829102 0.000000 2.589063 v gpio_dm1[39] (out) - 2.589063 data arrival time + 11 0.379256 0.823863 0.585218 2.585218 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.823955 0.000000 2.585218 v gpio_analog_pol[41] (out) + 2.585218 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10751,13 +10583,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589063 data arrival time + -2.585218 data arrival time --------------------------------------------------------------------------------------------- - 4.339063 slack (MET) + 4.335217 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10766,10 +10598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 0.832902 0.589081 2.589082 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.833409 0.000000 2.589082 v gpio_holdover[37] (out) - 2.589082 data arrival time + 11 0.379153 0.823643 0.585282 2.585282 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.823740 0.000000 2.585282 v gpio_dm1[40] (out) + 2.585282 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10779,13 +10611,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589082 data arrival time + -2.585282 data arrival time --------------------------------------------------------------------------------------------- - 4.339081 slack (MET) + 4.335282 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10794,10 +10626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381578 0.828996 0.589124 2.589124 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.829103 0.000000 2.589124 v gpio_slow_sel[39] (out) - 2.589124 data arrival time + 11 0.379256 0.823863 0.585303 2.585303 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.823957 0.000000 2.585303 v gpio_dm0[41] (out) + 2.585303 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10807,13 +10639,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589124 data arrival time + -2.585303 data arrival time --------------------------------------------------------------------------------------------- - 4.339124 slack (MET) + 4.335303 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10822,10 +10654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 0.832519 0.589139 2.589139 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.833122 0.000000 2.589139 v gpio_dm2[29] (out) - 2.589139 data arrival time + 11 0.379153 0.823643 0.585343 2.585343 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.823742 0.000000 2.585343 v gpio_slow_sel[40] (out) + 2.585343 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10835,13 +10667,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589139 data arrival time + -2.585343 data arrival time --------------------------------------------------------------------------------------------- - 4.339139 slack (MET) + 4.335343 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10850,10 +10682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 0.833663 0.589181 2.589181 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.834167 0.000000 2.589181 v gpio_out[21] (out) - 2.589181 data arrival time + 11 0.379256 0.823863 0.585367 2.585367 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.823959 0.000000 2.585367 v gpio_analog_en[41] (out) + 2.585367 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10863,13 +10695,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589181 data arrival time + -2.585367 data arrival time --------------------------------------------------------------------------------------------- - 4.339181 slack (MET) + 4.335367 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10878,10 +10710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 0.831984 0.589195 2.589195 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.832565 0.000000 2.589195 v gpio_dm2[27] (out) - 2.589195 data arrival time + 11 0.380128 0.828143 0.585388 2.585388 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.828584 0.000000 2.585388 v gpio_out[18] (out) + 2.585388 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10891,13 +10723,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589195 data arrival time + -2.585388 data arrival time --------------------------------------------------------------------------------------------- - 4.339195 slack (MET) + 4.335388 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10906,10 +10738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 0.829681 0.589228 2.589228 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.830661 0.000000 2.589228 v gpio_analog_sel[24] (out) - 2.589228 data arrival time + 11 0.379256 0.823863 0.585443 2.585443 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.823961 0.000000 2.585443 v gpio_dm1[41] (out) + 2.585443 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10919,13 +10751,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589228 data arrival time + -2.585443 data arrival time --------------------------------------------------------------------------------------------- - 4.339228 slack (MET) + 4.335443 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10934,10 +10766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 0.826191 0.589235 2.589235 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.827022 0.000000 2.589235 v gpio_analog_pol[14] (out) - 2.589235 data arrival time + 11 0.382222 0.832902 0.585480 2.585480 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.833210 0.000000 2.585480 v gpio_vtrip_sel[37] (out) + 2.585480 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10947,13 +10779,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589235 data arrival time + -2.585480 data arrival time --------------------------------------------------------------------------------------------- - 4.339235 slack (MET) + 4.335480 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10962,10 +10794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 0.832864 0.589236 2.589236 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.833386 0.000000 2.589236 v gpio_holdover[15] (out) - 2.589236 data arrival time + 11 0.379256 0.823863 0.585504 2.585504 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.823962 0.000000 2.585504 v gpio_slow_sel[41] (out) + 2.585504 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10975,13 +10807,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589236 data arrival time + -2.585504 data arrival time --------------------------------------------------------------------------------------------- - 4.339236 slack (MET) + 4.335504 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10990,10 +10822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 0.831955 0.589326 2.589326 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.832520 0.000000 2.589326 v gpio_dm2[20] (out) - 2.589326 data arrival time + 11 0.380209 0.826291 0.585524 2.585524 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.826465 0.000000 2.585524 v gpio_holdover[38] (out) + 2.585524 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11003,13 +10835,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589326 data arrival time + -2.585524 data arrival time --------------------------------------------------------------------------------------------- - 4.339325 slack (MET) + 4.335524 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11018,10 +10850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 0.832867 0.589438 2.589438 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.833372 0.000000 2.589438 v gpio_holdover[22] (out) - 2.589438 data arrival time + 11 0.379326 0.826580 0.585553 2.585553 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.827139 0.000000 2.585553 v gpio_dm2[16] (out) + 2.585553 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11031,13 +10863,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589438 data arrival time + -2.585553 data arrival time --------------------------------------------------------------------------------------------- - 4.339438 slack (MET) + 4.335553 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11046,10 +10878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 0.832848 0.589456 2.589456 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.833391 0.000000 2.589456 v gpio_holdover[19] (out) - 2.589456 data arrival time + 11 0.379476 0.826854 0.585796 2.585796 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.827405 0.000000 2.585796 v gpio_dm2[17] (out) + 2.585796 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11059,13 +10891,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589456 data arrival time + -2.585796 data arrival time --------------------------------------------------------------------------------------------- - 4.339456 slack (MET) + 4.335796 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11074,10 +10906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 0.826580 0.589601 2.589601 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.827438 0.000000 2.589601 v gpio_analog_pol[16] (out) - 2.589601 data arrival time + 11 0.380128 0.828143 0.586004 2.586004 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.828621 0.000000 2.586004 v gpio_holdover[18] (out) + 2.586004 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11087,13 +10919,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589601 data arrival time + -2.586004 data arrival time --------------------------------------------------------------------------------------------- - 4.339601 slack (MET) + 4.336004 slack (MET) Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11102,10 +10934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 0.828864 0.589613 2.589613 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.829417 0.000000 2.589613 v gpio_analog_sel[0] (out) - 2.589613 data arrival time + 11 0.380718 0.828864 0.586055 2.586055 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.829210 0.000000 2.586055 v gpio_out[0] (out) + 2.586055 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11115,13 +10947,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589613 data arrival time + -2.586055 data arrival time --------------------------------------------------------------------------------------------- - 4.339613 slack (MET) + 4.336055 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11130,10 +10962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 0.836577 0.589611 2.589611 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.838617 0.000000 2.589611 v gpio_out[25] (out) - 2.589611 data arrival time + 11 0.379326 0.826580 0.586200 2.586200 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.827182 0.000000 2.586200 v gpio_analog_sel[16] (out) + 2.586200 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11143,13 +10975,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589611 data arrival time + -2.586200 data arrival time --------------------------------------------------------------------------------------------- - 4.339611 slack (MET) + 4.336200 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11158,10 +10990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 0.826291 0.589624 2.589624 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.826647 0.000000 2.589624 v gpio_analog_pol[38] (out) - 2.589624 data arrival time + 11 0.380941 0.827619 0.586226 2.586226 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.827679 0.000000 2.586226 v gpio_ib_mode_sel[42] (out) + 2.586226 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11171,13 +11003,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589624 data arrival time + -2.586226 data arrival time --------------------------------------------------------------------------------------------- - 4.339624 slack (MET) + 4.336226 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11186,10 +11018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 0.826291 0.589708 2.589708 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.826651 0.000000 2.589708 v gpio_dm0[38] (out) - 2.589708 data arrival time + 11 0.379476 0.826854 0.586442 2.586442 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.827448 0.000000 2.586442 v gpio_analog_sel[17] (out) + 2.586442 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11199,13 +11031,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589708 data arrival time + -2.586442 data arrival time --------------------------------------------------------------------------------------------- - 4.339708 slack (MET) + 4.336442 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11214,10 +11046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 0.826291 0.589772 2.589772 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.826655 0.000000 2.589772 v gpio_analog_en[38] (out) - 2.589772 data arrival time + 11 0.380941 0.827619 0.586440 2.586441 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.827684 0.000000 2.586441 v gpio_vtrip_sel[42] (out) + 2.586441 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11227,13 +11059,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589772 data arrival time + -2.586441 data arrival time --------------------------------------------------------------------------------------------- - 4.339772 slack (MET) + 4.336441 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11242,10 +11074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 0.832519 0.589816 2.589816 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.833169 0.000000 2.589816 v gpio_analog_sel[29] (out) - 2.589816 data arrival time + 11 0.380712 0.829625 0.586472 2.586473 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.830114 0.000000 2.586473 v gpio_out[23] (out) + 2.586473 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11255,13 +11087,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589816 data arrival time + -2.586473 data arrival time --------------------------------------------------------------------------------------------- - 4.339817 slack (MET) + 4.336473 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11270,10 +11102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 0.826291 0.589848 2.589848 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.826659 0.000000 2.589848 v gpio_dm1[38] (out) - 2.589848 data arrival time + 11 0.379736 0.826182 0.586628 2.586628 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.826552 0.000000 2.586628 v gpio_out[43] (out) + 2.586628 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11283,13 +11115,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589848 data arrival time + -2.586628 data arrival time --------------------------------------------------------------------------------------------- - 4.339848 slack (MET) + 4.336628 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11298,10 +11130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 0.831984 0.589870 2.589870 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.832611 0.000000 2.589870 v gpio_analog_sel[27] (out) - 2.589870 data arrival time + 11 0.378530 0.827092 0.586745 2.586745 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.828367 0.000000 2.586745 v gpio_analog_sel[13] (out) + 2.586745 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11311,13 +11143,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589870 data arrival time + -2.586745 data arrival time --------------------------------------------------------------------------------------------- - 4.339870 slack (MET) + 4.336745 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11326,10 +11158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 0.833663 0.589867 2.589867 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.834210 0.000000 2.589867 v gpio_holdover[21] (out) - 2.589867 data arrival time + 11 0.380128 0.828143 0.586758 2.586758 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.828668 0.000000 2.586758 v gpio_dm2[18] (out) + 2.586758 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11339,13 +11171,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589867 data arrival time + -2.586758 data arrival time --------------------------------------------------------------------------------------------- - 4.339867 slack (MET) + 4.336758 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11354,10 +11186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 0.826854 0.589902 2.589902 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.827707 0.000000 2.589902 v gpio_analog_pol[17] (out) - 2.589902 data arrival time + 11 0.380209 0.826291 0.586767 2.586767 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.826514 0.000000 2.586767 v gpio_dm2[38] (out) + 2.586767 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11367,13 +11199,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589902 data arrival time + -2.586767 data arrival time --------------------------------------------------------------------------------------------- - 4.339902 slack (MET) + 4.336767 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11382,10 +11214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380209 0.826291 0.589909 2.589909 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.826662 0.000000 2.589909 v gpio_slow_sel[38] (out) - 2.589909 data arrival time + 11 0.379736 0.826182 0.586776 2.586776 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.826560 0.000000 2.586776 v gpio_holdover[43] (out) + 2.586776 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11395,13 +11227,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589909 data arrival time + -2.586776 data arrival time --------------------------------------------------------------------------------------------- - 4.339909 slack (MET) + 4.336775 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11410,10 +11242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 0.831955 0.589973 2.589973 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.832564 0.000000 2.589973 v gpio_analog_sel[20] (out) - 2.589973 data arrival time + 11 0.380718 0.828864 0.586834 2.586834 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.829251 0.000000 2.586834 v gpio_holdover[0] (out) + 2.586834 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11423,13 +11255,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589973 data arrival time + -2.586834 data arrival time --------------------------------------------------------------------------------------------- - 4.339973 slack (MET) + 4.336834 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11438,10 +11270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 0.832864 0.589990 2.589990 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.833435 0.000000 2.589990 v gpio_dm2[15] (out) - 2.589990 data arrival time + 11 0.379736 0.826182 0.586925 2.586925 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.826568 0.000000 2.586925 v gpio_dm2[43] (out) + 2.586925 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11451,13 +11283,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589990 data arrival time + -2.586925 data arrival time --------------------------------------------------------------------------------------------- - 4.339990 slack (MET) + 4.336925 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11466,10 +11298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 0.833133 0.590015 2.590015 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.833751 0.000000 2.590015 v gpio_holdover[32] (out) - 2.590015 data arrival time + 11 0.381380 0.831136 0.586956 2.586956 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.831604 0.000000 2.586956 v gpio_out[36] (out) + 2.586956 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11479,13 +11311,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590015 data arrival time + -2.586956 data arrival time --------------------------------------------------------------------------------------------- - 4.340014 slack (MET) + 4.336956 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11494,10 +11326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 0.826580 0.590028 2.590028 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.827474 0.000000 2.590028 v gpio_dm0[16] (out) - 2.590028 data arrival time + 11 0.380941 0.827619 0.586960 2.586960 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.827696 0.000000 2.586960 v gpio_out[42] (out) + 2.586960 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11507,13 +11339,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590028 data arrival time + -2.586960 data arrival time --------------------------------------------------------------------------------------------- - 4.340028 slack (MET) + 4.336960 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11522,10 +11354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 0.832867 0.590193 2.590193 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.833421 0.000000 2.590193 v gpio_dm2[22] (out) - 2.590193 data arrival time + 11 0.379736 0.826182 0.587052 2.587052 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.826575 0.000000 2.587052 v gpio_analog_sel[43] (out) + 2.587052 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11535,13 +11367,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590193 data arrival time + -2.587052 data arrival time --------------------------------------------------------------------------------------------- - 4.340193 slack (MET) + 4.337053 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11550,10 +11382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 0.832848 0.590210 2.590210 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.833441 0.000000 2.590210 v gpio_dm2[19] (out) - 2.590210 data arrival time + 11 0.380941 0.827619 0.587108 2.587108 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.827699 0.000000 2.587108 v gpio_holdover[42] (out) + 2.587108 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11563,13 +11395,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590210 data arrival time + -2.587108 data arrival time --------------------------------------------------------------------------------------------- - 4.340210 slack (MET) + 4.337109 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11578,10 +11410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 0.833474 0.590225 2.590225 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.833751 0.000000 2.590225 v gpio_vtrip_sel[35] (out) - 2.590225 data arrival time + 11 0.380712 0.829625 0.587209 2.587209 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.830160 0.000000 2.587209 v gpio_holdover[23] (out) + 2.587209 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11591,13 +11423,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590225 data arrival time + -2.587209 data arrival time --------------------------------------------------------------------------------------------- - 4.340225 slack (MET) + 4.337209 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11606,10 +11438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 0.826854 0.590330 2.590330 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.827742 0.000000 2.590330 v gpio_dm0[17] (out) - 2.590330 data arrival time + 11 0.381578 0.828996 0.587211 2.587210 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.829056 0.000000 2.587210 v gpio_ib_mode_sel[39] (out) + 2.587210 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11619,13 +11451,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590330 data arrival time + -2.587210 data arrival time --------------------------------------------------------------------------------------------- - 4.340330 slack (MET) + 4.337211 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11634,10 +11466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 0.826580 0.590349 2.590349 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.827501 0.000000 2.590349 v gpio_analog_en[16] (out) - 2.590349 data arrival time + 11 0.380941 0.827619 0.587258 2.587258 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.827703 0.000000 2.587258 v gpio_dm2[42] (out) + 2.587258 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11647,13 +11479,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590349 data arrival time + -2.587258 data arrival time --------------------------------------------------------------------------------------------- - 4.340350 slack (MET) + 4.337258 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11662,10 +11494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 0.833194 0.590372 2.590372 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.833836 0.000000 2.590372 v gpio_holdover[26] (out) - 2.590372 data arrival time + 11 0.380941 0.827619 0.587386 2.587386 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.827706 0.000000 2.587386 v gpio_analog_sel[42] (out) + 2.587386 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11675,13 +11507,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590372 data arrival time + -2.587386 data arrival time --------------------------------------------------------------------------------------------- - 4.340372 slack (MET) + 4.337387 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11690,10 +11522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 0.836577 0.590381 2.590381 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.838717 0.000000 2.590381 v gpio_holdover[25] (out) - 2.590381 data arrival time + 11 0.380128 0.828143 0.587406 2.587405 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.828710 0.000000 2.587405 v gpio_analog_sel[18] (out) + 2.587405 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11703,13 +11535,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590381 data arrival time + -2.587405 data arrival time --------------------------------------------------------------------------------------------- - 4.340381 slack (MET) + 4.337405 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11718,10 +11550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 0.833663 0.590621 2.590621 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.834260 0.000000 2.590621 v gpio_dm2[21] (out) - 2.590621 data arrival time + 11 0.381578 0.828996 0.587425 2.587425 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.829061 0.000000 2.587425 v gpio_vtrip_sel[39] (out) + 2.587425 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11731,13 +11563,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590621 data arrival time + -2.587425 data arrival time --------------------------------------------------------------------------------------------- - 4.340621 slack (MET) + 4.337425 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11746,10 +11578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 0.828143 0.590628 2.590628 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.828945 0.000000 2.590628 v gpio_analog_pol[18] (out) - 2.590628 data arrival time + 11 0.379736 0.826182 0.587520 2.587520 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.826602 0.000000 2.587520 v gpio_analog_pol[43] (out) + 2.587520 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11759,13 +11591,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590628 data arrival time + -2.587520 data arrival time --------------------------------------------------------------------------------------------- - 4.340628 slack (MET) + 4.337520 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11774,10 +11606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 0.832864 0.590637 2.590637 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.833478 0.000000 2.590637 v gpio_analog_sel[15] (out) - 2.590637 data arrival time + 11 0.380209 0.826291 0.587594 2.587594 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.826549 0.000000 2.587594 v gpio_analog_sel[38] (out) + 2.587594 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11787,13 +11619,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590637 data arrival time + -2.587594 data arrival time --------------------------------------------------------------------------------------------- - 4.340637 slack (MET) + 4.337594 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11802,10 +11634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 0.826854 0.590652 2.590652 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.827769 0.000000 2.590652 v gpio_analog_en[17] (out) - 2.590652 data arrival time + 11 0.379736 0.826182 0.587605 2.587605 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.826606 0.000000 2.587605 v gpio_dm0[43] (out) + 2.587605 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11815,13 +11647,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590652 data arrival time + -2.587605 data arrival time --------------------------------------------------------------------------------------------- - 4.340652 slack (MET) + 4.337605 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11830,10 +11662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 0.833474 0.590747 2.590747 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.833776 0.000000 2.590747 v gpio_out[35] (out) - 2.590747 data arrival time + 11 0.380718 0.828864 0.587625 2.587625 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.829295 0.000000 2.587625 v gpio_dm2[0] (out) + 2.587625 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11843,13 +11675,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590747 data arrival time + -2.587625 data arrival time --------------------------------------------------------------------------------------------- - 4.340747 slack (MET) + 4.337626 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11858,10 +11690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 0.833133 0.590778 2.590778 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.833804 0.000000 2.590778 v gpio_dm2[32] (out) - 2.590778 data arrival time + 11 0.379736 0.826182 0.587668 2.587668 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.826610 0.000000 2.587668 v gpio_analog_en[43] (out) + 2.587668 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11871,13 +11703,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590778 data arrival time + -2.587668 data arrival time --------------------------------------------------------------------------------------------- - 4.340778 slack (MET) + 4.337668 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11886,10 +11718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 0.832848 0.590797 2.590797 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.833481 0.000000 2.590797 v gpio_analog_sel[19] (out) - 2.590797 data arrival time + 11 0.381380 0.831136 0.587731 2.587731 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.831651 0.000000 2.587731 v gpio_holdover[36] (out) + 2.587731 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11899,13 +11731,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590797 data arrival time + -2.587731 data arrival time --------------------------------------------------------------------------------------------- - 4.340797 slack (MET) + 4.337731 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11914,10 +11746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 0.827092 0.590829 2.590828 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.828815 0.000000 2.590828 v gpio_analog_pol[13] (out) - 2.590828 data arrival time + 11 0.379736 0.826182 0.587744 2.587744 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.826614 0.000000 2.587744 v gpio_dm1[43] (out) + 2.587744 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11927,13 +11759,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590828 data arrival time + -2.587744 data arrival time --------------------------------------------------------------------------------------------- - 4.340828 slack (MET) + 4.337744 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11942,10 +11774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 0.832867 0.590841 2.590841 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.833464 0.000000 2.590841 v gpio_analog_sel[22] (out) - 2.590841 data arrival time + 11 0.379736 0.826182 0.587805 2.587805 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.826618 0.000000 2.587805 v gpio_slow_sel[43] (out) + 2.587805 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11955,13 +11787,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590841 data arrival time + -2.587805 data arrival time --------------------------------------------------------------------------------------------- - 4.340841 slack (MET) + 4.337805 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11970,10 +11802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 0.833474 0.590895 2.590895 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.833783 0.000000 2.590895 v gpio_holdover[35] (out) - 2.590895 data arrival time + 11 0.381787 0.831955 0.587835 2.587835 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.832426 0.000000 2.587835 v gpio_out[20] (out) + 2.587835 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11983,13 +11815,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590895 data arrival time + -2.587835 data arrival time --------------------------------------------------------------------------------------------- - 4.340895 slack (MET) + 4.337835 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11998,10 +11830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 0.826191 0.590959 2.590959 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.827167 0.000000 2.590959 v gpio_dm0[14] (out) - 2.590959 data arrival time + 11 0.380941 0.827619 0.587856 2.587856 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.827719 0.000000 2.587856 v gpio_analog_pol[42] (out) + 2.587856 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12011,13 +11843,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590959 data arrival time + -2.587856 data arrival time --------------------------------------------------------------------------------------------- - 4.340959 slack (MET) + 4.337856 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12026,10 +11858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 0.828143 0.590987 2.590987 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.828973 0.000000 2.590987 v gpio_dm0[18] (out) - 2.590987 data arrival time + 11 0.380941 0.827619 0.587942 2.587942 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.827721 0.000000 2.587942 v gpio_dm0[42] (out) + 2.587942 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12039,13 +11871,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590987 data arrival time + -2.587942 data arrival time --------------------------------------------------------------------------------------------- - 4.340986 slack (MET) + 4.337942 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12054,10 +11886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 0.830481 0.591036 2.591036 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.831286 0.000000 2.591036 v gpio_analog_pol[31] (out) - 2.591036 data arrival time + 11 0.381578 0.828996 0.587946 2.587946 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.829072 0.000000 2.587946 v gpio_out[39] (out) + 2.587946 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12067,13 +11899,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591036 data arrival time + -2.587946 data arrival time --------------------------------------------------------------------------------------------- - 4.341036 slack (MET) + 4.337945 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12082,10 +11914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 0.833474 0.591045 2.591045 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.833790 0.000000 2.591045 v gpio_dm2[35] (out) - 2.591045 data arrival time + 11 0.380712 0.829625 0.587961 2.587961 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.830209 0.000000 2.587961 v gpio_dm2[23] (out) + 2.587961 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12095,13 +11927,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591045 data arrival time + -2.587961 data arrival time --------------------------------------------------------------------------------------------- - 4.341045 slack (MET) + 4.337961 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12110,10 +11942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 0.829950 0.591144 2.591144 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.830960 0.000000 2.591144 v gpio_analog_sel[28] (out) - 2.591144 data arrival time + 11 0.380941 0.827619 0.588035 2.588035 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.827724 0.000000 2.588035 v gpio_analog_en[42] (out) + 2.588035 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12123,13 +11955,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591144 data arrival time + -2.588035 data arrival time --------------------------------------------------------------------------------------------- - 4.341145 slack (MET) + 4.338035 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12138,10 +11970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 0.836577 0.591163 2.591163 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.838821 0.000000 2.591163 v gpio_dm2[25] (out) - 2.591163 data arrival time + 11 0.380941 0.827619 0.588082 2.588082 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.827725 0.000000 2.588082 v gpio_dm1[42] (out) + 2.588082 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12151,13 +11983,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591163 data arrival time + -2.588082 data arrival time --------------------------------------------------------------------------------------------- - 4.341163 slack (MET) + 4.338082 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12166,10 +11998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 0.833474 0.591174 2.591174 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.833796 0.000000 2.591174 v gpio_analog_sel[35] (out) - 2.591174 data arrival time + 11 0.381578 0.828996 0.588094 2.588094 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.829076 0.000000 2.588094 v gpio_holdover[39] (out) + 2.588094 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12179,13 +12011,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591174 data arrival time + -2.588094 data arrival time --------------------------------------------------------------------------------------------- - 4.341174 slack (MET) + 4.338094 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12194,10 +12026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 0.826580 0.591243 2.591243 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.827579 0.000000 2.591243 v gpio_dm1[16] (out) - 2.591243 data arrival time + 11 0.383851 0.834999 0.588139 2.588139 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.835151 0.000000 2.588139 v gpio_ib_mode_sel[35] (out) + 2.588139 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12207,13 +12039,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591243 data arrival time + -2.588139 data arrival time --------------------------------------------------------------------------------------------- - 4.341243 slack (MET) + 4.338139 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12222,10 +12054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 0.829202 0.591264 2.591264 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.830149 0.000000 2.591264 v gpio_analog_pol[33] (out) - 2.591264 data arrival time + 11 0.380941 0.827619 0.588143 2.588143 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.827727 0.000000 2.588143 v gpio_slow_sel[42] (out) + 2.588143 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12235,13 +12067,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591264 data arrival time + -2.588143 data arrival time --------------------------------------------------------------------------------------------- - 4.341263 slack (MET) + 4.338143 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12250,10 +12082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 0.833663 0.591268 2.591268 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.834305 0.000000 2.591268 v gpio_analog_sel[21] (out) - 2.591268 data arrival time + 11 0.381578 0.828996 0.588244 2.588244 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.829080 0.000000 2.588244 v gpio_dm2[39] (out) + 2.588244 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12263,13 +12095,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591268 data arrival time + -2.588244 data arrival time --------------------------------------------------------------------------------------------- - 4.341268 slack (MET) + 4.338244 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12278,10 +12110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 0.826191 0.591294 2.591294 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.827197 0.000000 2.591294 v gpio_analog_en[14] (out) - 2.591294 data arrival time + 11 0.382222 0.832902 0.588303 2.588303 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.833362 0.000000 2.588303 v gpio_out[37] (out) + 2.588303 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12291,13 +12123,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591294 data arrival time + -2.588303 data arrival time --------------------------------------------------------------------------------------------- - 4.341295 slack (MET) + 4.338303 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12306,10 +12138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 0.828143 0.591308 2.591308 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.828999 0.000000 2.591308 v gpio_analog_en[18] (out) - 2.591308 data arrival time + 11 0.381578 0.828996 0.588374 2.588374 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.829083 0.000000 2.588374 v gpio_analog_sel[39] (out) + 2.588374 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12319,13 +12151,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591308 data arrival time + -2.588374 data arrival time --------------------------------------------------------------------------------------------- - 4.341308 slack (MET) + 4.338373 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12334,10 +12166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379326 0.826580 0.591323 2.591323 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.827586 0.000000 2.591323 v gpio_slow_sel[16] (out) - 2.591323 data arrival time + 11 0.382203 0.832864 0.588499 2.588499 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.833340 0.000000 2.588499 v gpio_out[15] (out) + 2.588499 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12347,13 +12179,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591323 data arrival time + -2.588499 data arrival time --------------------------------------------------------------------------------------------- - 4.341323 slack (MET) + 4.338499 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12362,10 +12194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 0.832902 0.591430 2.591430 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.833566 0.000000 2.591430 v gpio_dm2[37] (out) - 2.591430 data arrival time + 11 0.381380 0.831136 0.588518 2.588518 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.831702 0.000000 2.588518 v gpio_dm2[36] (out) + 2.588518 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12375,13 +12207,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591430 data arrival time + -2.588518 data arrival time --------------------------------------------------------------------------------------------- - 4.341430 slack (MET) + 4.338518 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12390,10 +12222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 0.833133 0.591453 2.591453 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.833854 0.000000 2.591453 v gpio_analog_sel[32] (out) - 2.591453 data arrival time + 11 0.380712 0.829625 0.588574 2.588574 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.830251 0.000000 2.588574 v gpio_analog_sel[23] (out) + 2.588574 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12403,13 +12235,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591453 data arrival time + -2.588574 data arrival time --------------------------------------------------------------------------------------------- - 4.341454 slack (MET) + 4.338574 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12418,10 +12250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 0.831275 0.591509 2.591509 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.832345 0.000000 2.591509 v gpio_analog_sel[30] (out) - 2.591509 data arrival time + 11 0.381787 0.831955 0.588572 2.588572 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.832472 0.000000 2.588572 v gpio_holdover[20] (out) + 2.588572 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12431,13 +12263,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591509 data arrival time + -2.588572 data arrival time --------------------------------------------------------------------------------------------- - 4.341508 slack (MET) + 4.338573 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12446,10 +12278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 0.830923 0.591600 2.591600 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.831724 0.000000 2.591600 v gpio_analog_pol[36] (out) - 2.591600 data arrival time + 11 0.382266 0.832867 0.588699 2.588699 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.833327 0.000000 2.588699 v gpio_out[22] (out) + 2.588699 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12459,13 +12291,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591600 data arrival time + -2.588699 data arrival time --------------------------------------------------------------------------------------------- - 4.341600 slack (MET) + 4.338699 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12474,10 +12306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 0.828864 0.591605 2.591605 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.829556 0.000000 2.591605 v gpio_inp_dis[0] (out) - 2.591605 data arrival time + 11 0.382177 0.832848 0.588718 2.588718 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.833345 0.000000 2.588718 v gpio_out[19] (out) + 2.588718 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12487,13 +12319,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591605 data arrival time + -2.588718 data arrival time --------------------------------------------------------------------------------------------- - 4.341605 slack (MET) + 4.338718 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12502,10 +12334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 0.830482 0.591619 2.591619 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.831286 0.000000 2.591619 v gpio_analog_pol[34] (out) - 2.591619 data arrival time + 11 0.381578 0.828996 0.588845 2.588845 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.829095 0.000000 2.588845 v gpio_analog_pol[39] (out) + 2.588845 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12515,13 +12347,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591619 data arrival time + -2.588845 data arrival time --------------------------------------------------------------------------------------------- - 4.341619 slack (MET) + 4.338845 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12530,10 +12362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 0.829625 0.591664 2.591664 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.830486 0.000000 2.591664 v gpio_analog_pol[23] (out) - 2.591664 data arrival time + 11 0.381578 0.828996 0.588930 2.588930 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.829098 0.000000 2.588930 v gpio_dm0[39] (out) + 2.588930 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12543,13 +12375,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591664 data arrival time + -2.588930 data arrival time --------------------------------------------------------------------------------------------- - 4.341664 slack (MET) + 4.338929 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12558,10 +12390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 0.826854 0.591668 2.591669 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.827858 0.000000 2.591669 v gpio_dm1[17] (out) - 2.591669 data arrival time + 11 0.381578 0.828996 0.588994 2.588994 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.829100 0.000000 2.588994 v gpio_analog_en[39] (out) + 2.588994 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12571,13 +12403,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591669 data arrival time + -2.588994 data arrival time --------------------------------------------------------------------------------------------- - 4.341669 slack (MET) + 4.338994 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12586,10 +12418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 0.828864 0.591679 2.591679 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.829561 0.000000 2.591679 v gpio_analog_pol[0] (out) - 2.591679 data arrival time + 11 0.381578 0.828996 0.589063 2.589063 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.829102 0.000000 2.589063 v gpio_dm1[39] (out) + 2.589063 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12599,13 +12431,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591679 data arrival time + -2.589063 data arrival time --------------------------------------------------------------------------------------------- - 4.341679 slack (MET) + 4.339063 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12614,10 +12446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 0.826191 0.591702 2.591702 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.827234 0.000000 2.591702 v gpio_dm1[14] (out) - 2.591702 data arrival time + 11 0.382222 0.832902 0.589081 2.589082 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.833409 0.000000 2.589082 v gpio_holdover[37] (out) + 2.589082 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12627,13 +12459,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591702 data arrival time + -2.589082 data arrival time --------------------------------------------------------------------------------------------- - 4.341702 slack (MET) + 4.339081 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12642,10 +12474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379476 0.826854 0.591724 2.591724 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.827863 0.000000 2.591724 v gpio_slow_sel[17] (out) - 2.591724 data arrival time + 11 0.381578 0.828996 0.589124 2.589124 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.829103 0.000000 2.589124 v gpio_slow_sel[39] (out) + 2.589124 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12655,13 +12487,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591724 data arrival time + -2.589124 data arrival time --------------------------------------------------------------------------------------------- - 4.341724 slack (MET) + 4.339124 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12670,10 +12502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 0.828864 0.591801 2.591801 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.829570 0.000000 2.591801 v gpio_analog_en[0] (out) - 2.591801 data arrival time + 11 0.382522 0.833663 0.589181 2.589181 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.834167 0.000000 2.589181 v gpio_out[21] (out) + 2.589181 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12683,13 +12515,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591801 data arrival time + -2.589181 data arrival time --------------------------------------------------------------------------------------------- - 4.341801 slack (MET) + 4.339181 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12698,10 +12530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 0.836577 0.591834 2.591834 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.838913 0.000000 2.591834 v gpio_analog_sel[25] (out) - 2.591834 data arrival time + 11 0.381380 0.831136 0.589194 2.589194 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.831748 0.000000 2.589194 v gpio_analog_sel[36] (out) + 2.589194 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12711,13 +12543,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591834 data arrival time + -2.589194 data arrival time --------------------------------------------------------------------------------------------- - 4.341835 slack (MET) + 4.339194 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12726,10 +12558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 0.828864 0.591877 2.591877 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.829576 0.000000 2.591877 v gpio_dm1[0] (out) - 2.591877 data arrival time + 11 0.379185 0.826191 0.589235 2.589235 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.827022 0.000000 2.589235 v gpio_analog_pol[14] (out) + 2.589235 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12739,13 +12571,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591877 data arrival time + -2.589235 data arrival time --------------------------------------------------------------------------------------------- - 4.341877 slack (MET) + 4.339235 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12754,10 +12586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380718 0.828864 0.591938 2.591938 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.829580 0.000000 2.591938 v gpio_slow_sel[0] (out) - 2.591938 data arrival time + 11 0.382203 0.832864 0.589236 2.589236 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.833386 0.000000 2.589236 v gpio_holdover[15] (out) + 2.589236 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12767,13 +12599,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591938 data arrival time + -2.589236 data arrival time --------------------------------------------------------------------------------------------- - 4.341938 slack (MET) + 4.339236 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12782,10 +12614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379185 0.826191 0.592014 2.592015 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.827262 0.000000 2.592015 v gpio_slow_sel[14] (out) - 2.592015 data arrival time + 11 0.381787 0.831955 0.589326 2.589326 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.832520 0.000000 2.589326 v gpio_dm2[20] (out) + 2.589326 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12795,13 +12627,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.592015 data arrival time + -2.589326 data arrival time --------------------------------------------------------------------------------------------- - 4.342014 slack (MET) + 4.339325 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12810,10 +12642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 0.827092 0.592043 2.592043 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.828965 0.000000 2.592043 v gpio_dm0[13] (out) - 2.592043 data arrival time + 11 0.382266 0.832867 0.589438 2.589438 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.833372 0.000000 2.589438 v gpio_holdover[22] (out) + 2.589438 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12823,13 +12655,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.592043 data arrival time + -2.589438 data arrival time --------------------------------------------------------------------------------------------- - 4.342043 slack (MET) + 4.339438 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12838,10 +12670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 0.830482 0.592044 2.592044 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.831320 0.000000 2.592044 v gpio_dm0[34] (out) - 2.592044 data arrival time + 11 0.382177 0.832848 0.589456 2.589456 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.833391 0.000000 2.589456 v gpio_holdover[19] (out) + 2.589456 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12851,13 +12683,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.592044 data arrival time + -2.589456 data arrival time --------------------------------------------------------------------------------------------- - 4.342044 slack (MET) + 4.339456 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12866,10 +12698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 0.829625 0.592092 2.592092 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.830522 0.000000 2.592092 v gpio_dm0[23] (out) - 2.592092 data arrival time + 11 0.379326 0.826580 0.589601 2.589601 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.827438 0.000000 2.589601 v gpio_analog_pol[16] (out) + 2.589601 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12879,13 +12711,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.592092 data arrival time + -2.589601 data arrival time --------------------------------------------------------------------------------------------- - 4.342092 slack (MET) + 4.339601 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12894,10 +12726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 0.827092 0.592152 2.592152 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.828978 0.000000 2.592152 v gpio_analog_en[13] (out) - 2.592152 data arrival time + 11 0.380718 0.828864 0.589613 2.589613 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.829417 0.000000 2.589613 v gpio_analog_sel[0] (out) + 2.589613 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12907,13 +12739,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.592152 data arrival time + -2.589613 data arrival time --------------------------------------------------------------------------------------------- - 4.342152 slack (MET) + 4.339613 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12922,10 +12754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 0.828143 0.592203 2.592203 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.829075 0.000000 2.592203 v gpio_dm1[18] (out) - 2.592203 data arrival time + 11 0.380209 0.826291 0.589624 2.589624 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.826647 0.000000 2.589624 v gpio_analog_pol[38] (out) + 2.589624 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12935,13 +12767,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.592203 data arrival time + -2.589624 data arrival time --------------------------------------------------------------------------------------------- - 4.342203 slack (MET) + 4.339624 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12950,10 +12782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 0.830481 0.592263 2.592263 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.831387 0.000000 2.592263 v gpio_dm0[31] (out) - 2.592263 data arrival time + 11 0.380209 0.826291 0.589708 2.589708 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.826651 0.000000 2.589708 v gpio_dm0[38] (out) + 2.589708 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12963,13 +12795,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.592263 data arrival time + -2.589708 data arrival time --------------------------------------------------------------------------------------------- - 4.342263 slack (MET) + 4.339708 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12978,10 +12810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380128 0.828143 0.592298 2.592298 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.829083 0.000000 2.592298 v gpio_slow_sel[18] (out) - 2.592298 data arrival time + 11 0.380209 0.826291 0.589772 2.589772 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.826655 0.000000 2.589772 v gpio_analog_en[38] (out) + 2.589772 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12991,13 +12823,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.592298 data arrival time + -2.589772 data arrival time --------------------------------------------------------------------------------------------- - 4.342298 slack (MET) + 4.339772 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13006,10 +12838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 0.829625 0.592413 2.592413 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.830549 0.000000 2.592413 v gpio_analog_en[23] (out) - 2.592413 data arrival time + 11 0.380209 0.826291 0.589848 2.589848 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.826659 0.000000 2.589848 v gpio_dm1[38] (out) + 2.589848 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13019,13 +12851,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.592413 data arrival time + -2.589848 data arrival time --------------------------------------------------------------------------------------------- - 4.342413 slack (MET) + 4.339848 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13034,10 +12866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 0.831984 0.592433 2.592433 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.832803 0.000000 2.592433 v gpio_analog_pol[27] (out) - 2.592433 data arrival time + 11 0.382522 0.833663 0.589867 2.589867 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.834210 0.000000 2.589867 v gpio_holdover[21] (out) + 2.589867 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13047,13 +12879,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.592433 data arrival time + -2.589867 data arrival time --------------------------------------------------------------------------------------------- - 4.342433 slack (MET) + 4.339867 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13062,10 +12894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 0.832519 0.592488 2.592488 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.833373 0.000000 2.592488 v gpio_analog_pol[29] (out) - 2.592488 data arrival time + 11 0.379476 0.826854 0.589902 2.589902 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.827707 0.000000 2.589902 v gpio_analog_pol[17] (out) + 2.589902 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13075,13 +12907,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.592488 data arrival time + -2.589902 data arrival time --------------------------------------------------------------------------------------------- - 4.342487 slack (MET) + 4.339902 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13090,10 +12922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 0.833194 0.592658 2.592658 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.834008 0.000000 2.592658 v gpio_dm2[26] (out) - 2.592658 data arrival time + 11 0.380209 0.826291 0.589909 2.589909 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.826662 0.000000 2.589909 v gpio_slow_sel[38] (out) + 2.589909 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13103,13 +12935,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.592658 data arrival time + -2.589909 data arrival time --------------------------------------------------------------------------------------------- - 4.342658 slack (MET) + 4.339909 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13118,10 +12950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 0.833474 0.592730 2.592730 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.833878 0.000000 2.592730 v gpio_analog_pol[35] (out) - 2.592730 data arrival time + 11 0.381787 0.831955 0.589973 2.589973 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.832564 0.000000 2.589973 v gpio_analog_sel[20] (out) + 2.589973 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13131,13 +12963,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.592730 data arrival time + -2.589973 data arrival time --------------------------------------------------------------------------------------------- - 4.342731 slack (MET) + 4.339973 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13146,10 +12978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 0.833194 0.592786 2.592787 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.834018 0.000000 2.592787 v gpio_analog_sel[26] (out) - 2.592787 data arrival time + 11 0.382203 0.832864 0.589990 2.589990 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.833435 0.000000 2.589990 v gpio_dm2[15] (out) + 2.589990 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13159,13 +12991,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.592787 data arrival time + -2.589990 data arrival time --------------------------------------------------------------------------------------------- - 4.342787 slack (MET) + 4.339990 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13174,10 +13006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 0.830923 0.592824 2.592824 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.831824 0.000000 2.592824 v gpio_dm0[36] (out) - 2.592824 data arrival time + 11 0.379326 0.826580 0.590028 2.590028 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.827474 0.000000 2.590028 v gpio_dm0[16] (out) + 2.590028 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13187,13 +13019,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.592824 data arrival time + -2.590028 data arrival time --------------------------------------------------------------------------------------------- - 4.342824 slack (MET) + 4.340028 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13202,10 +13034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 0.833474 0.592869 2.592869 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.833886 0.000000 2.592869 v gpio_dm0[35] (out) - 2.592869 data arrival time + 11 0.382266 0.832867 0.590193 2.590193 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.833421 0.000000 2.590193 v gpio_dm2[22] (out) + 2.590193 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13215,13 +13047,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.592869 data arrival time + -2.590193 data arrival time --------------------------------------------------------------------------------------------- - 4.342868 slack (MET) + 4.340193 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13230,10 +13062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 0.831984 0.592881 2.592881 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.832839 0.000000 2.592881 v gpio_dm0[27] (out) - 2.592881 data arrival time + 11 0.382177 0.832848 0.590210 2.590210 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.833441 0.000000 2.590210 v gpio_dm2[19] (out) + 2.590210 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13243,13 +13075,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.592881 data arrival time + -2.590210 data arrival time --------------------------------------------------------------------------------------------- - 4.342881 slack (MET) + 4.340210 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13258,10 +13090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 0.830482 0.592931 2.592931 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.831393 0.000000 2.592931 v gpio_analog_en[34] (out) - 2.592931 data arrival time + 11 0.379476 0.826854 0.590330 2.590330 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.827742 0.000000 2.590330 v gpio_dm0[17] (out) + 2.590330 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13271,13 +13103,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.592931 data arrival time + -2.590330 data arrival time --------------------------------------------------------------------------------------------- - 4.342931 slack (MET) + 4.340330 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13286,10 +13118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 0.830923 0.592934 2.592934 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.831833 0.000000 2.592934 v gpio_analog_en[36] (out) - 2.592934 data arrival time + 11 0.379326 0.826580 0.590349 2.590349 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.827501 0.000000 2.590349 v gpio_analog_en[16] (out) + 2.590349 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13299,13 +13131,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.592934 data arrival time + -2.590349 data arrival time --------------------------------------------------------------------------------------------- - 4.342934 slack (MET) + 4.340350 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13314,10 +13146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 0.829202 0.592987 2.592987 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.830304 0.000000 2.592987 v gpio_dm0[33] (out) - 2.592987 data arrival time + 11 0.382522 0.833663 0.590621 2.590621 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.834260 0.000000 2.590621 v gpio_dm2[21] (out) + 2.590621 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13327,13 +13159,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.592987 data arrival time + -2.590621 data arrival time --------------------------------------------------------------------------------------------- - 4.342987 slack (MET) + 4.340621 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13342,10 +13174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 0.831984 0.593218 2.593218 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.832867 0.000000 2.593218 v gpio_analog_en[27] (out) - 2.593218 data arrival time + 11 0.380128 0.828143 0.590628 2.590628 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.828945 0.000000 2.590628 v gpio_analog_pol[18] (out) + 2.590628 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13355,13 +13187,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593218 data arrival time + -2.590628 data arrival time --------------------------------------------------------------------------------------------- - 4.343217 slack (MET) + 4.340628 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13370,10 +13202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 0.833194 0.593254 2.593254 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.834056 0.000000 2.593254 v gpio_analog_pol[26] (out) - 2.593254 data arrival time + 11 0.382203 0.832864 0.590637 2.590637 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.833478 0.000000 2.590637 v gpio_analog_sel[15] (out) + 2.590637 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13383,13 +13215,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593254 data arrival time + -2.590637 data arrival time --------------------------------------------------------------------------------------------- - 4.343254 slack (MET) + 4.340637 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13398,10 +13230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 0.829681 0.593309 2.593309 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.831054 0.000000 2.593309 v gpio_analog_pol[24] (out) - 2.593309 data arrival time + 11 0.379476 0.826854 0.590652 2.590652 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.827769 0.000000 2.590652 v gpio_analog_en[17] (out) + 2.590652 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13411,13 +13243,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593309 data arrival time + -2.590652 data arrival time --------------------------------------------------------------------------------------------- - 4.343309 slack (MET) + 4.340652 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13426,10 +13258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 0.829202 0.593322 2.593322 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.830335 0.000000 2.593322 v gpio_analog_en[33] (out) - 2.593322 data arrival time + 11 0.382177 0.832848 0.590797 2.590797 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.833481 0.000000 2.590797 v gpio_analog_sel[19] (out) + 2.590797 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13439,13 +13271,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593322 data arrival time + -2.590797 data arrival time --------------------------------------------------------------------------------------------- - 4.343321 slack (MET) + 4.340797 slack (MET) Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13454,10 +13286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 0.827092 0.593321 2.593321 v gpio_loopback_zero[13] (in) + 11 0.378530 0.827092 0.590829 2.590828 v gpio_loopback_zero[13] (in) gpio_loopback_zero[13] (net) - 0.829127 0.000000 2.593321 v gpio_dm1[13] (out) - 2.593321 data arrival time + 0.828815 0.000000 2.590828 v gpio_analog_pol[13] (out) + 2.590828 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13467,13 +13299,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593321 data arrival time + -2.590828 data arrival time --------------------------------------------------------------------------------------------- - 4.343321 slack (MET) + 4.340828 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13482,10 +13314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 0.833194 0.593338 2.593338 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.834063 0.000000 2.593338 v gpio_dm0[26] (out) - 2.593338 data arrival time + 11 0.382266 0.832867 0.590841 2.590841 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.833464 0.000000 2.590841 v gpio_analog_sel[22] (out) + 2.590841 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13495,13 +13327,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593338 data arrival time + -2.590841 data arrival time --------------------------------------------------------------------------------------------- - 4.343338 slack (MET) + 4.340841 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13510,10 +13342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 0.832902 0.593374 2.593374 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.833713 0.000000 2.593374 v gpio_analog_sel[37] (out) - 2.593374 data arrival time + 11 0.379185 0.826191 0.590959 2.590959 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.827167 0.000000 2.590959 v gpio_dm0[14] (out) + 2.590959 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13523,13 +13355,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593374 data arrival time + -2.590959 data arrival time --------------------------------------------------------------------------------------------- - 4.343374 slack (MET) + 4.340959 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13538,10 +13370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 0.830481 0.593386 2.593386 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.831484 0.000000 2.593386 v gpio_analog_en[31] (out) - 2.593386 data arrival time + 11 0.380128 0.828143 0.590987 2.590987 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.828973 0.000000 2.590987 v gpio_dm0[18] (out) + 2.590987 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13551,13 +13383,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593386 data arrival time + -2.590987 data arrival time --------------------------------------------------------------------------------------------- - 4.343386 slack (MET) + 4.340986 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13566,10 +13398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 0.833194 0.593402 2.593402 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.834068 0.000000 2.593402 v gpio_analog_en[26] (out) - 2.593402 data arrival time + 11 0.379326 0.826580 0.591243 2.591243 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.827579 0.000000 2.591243 v gpio_dm1[16] (out) + 2.591243 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13579,13 +13411,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593402 data arrival time + -2.591243 data arrival time --------------------------------------------------------------------------------------------- - 4.343402 slack (MET) + 4.341243 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13594,10 +13426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 0.829625 0.593405 2.593405 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.830635 0.000000 2.593405 v gpio_dm1[23] (out) - 2.593405 data arrival time + 11 0.382522 0.833663 0.591268 2.591268 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.834305 0.000000 2.591268 v gpio_analog_sel[21] (out) + 2.591268 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13607,13 +13439,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593405 data arrival time + -2.591268 data arrival time --------------------------------------------------------------------------------------------- - 4.343405 slack (MET) + 4.341268 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13622,10 +13454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 0.831955 0.593427 2.593427 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.832825 0.000000 2.593427 v gpio_analog_pol[20] (out) - 2.593427 data arrival time + 11 0.379185 0.826191 0.591294 2.591294 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.827197 0.000000 2.591294 v gpio_analog_en[14] (out) + 2.591294 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13635,13 +13467,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593427 data arrival time + -2.591294 data arrival time --------------------------------------------------------------------------------------------- - 4.343427 slack (MET) + 4.341295 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13650,10 +13482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 0.830481 0.593462 2.593462 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.831491 0.000000 2.593462 v gpio_dm1[31] (out) - 2.593462 data arrival time + 11 0.380128 0.828143 0.591308 2.591308 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.828999 0.000000 2.591308 v gpio_analog_en[18] (out) + 2.591308 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13663,13 +13495,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593462 data arrival time + -2.591308 data arrival time --------------------------------------------------------------------------------------------- - 4.343462 slack (MET) + 4.341308 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13678,10 +13510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380712 0.829625 0.593464 2.593464 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.830641 0.000000 2.593464 v gpio_slow_sel[23] (out) - 2.593464 data arrival time + 11 0.383851 0.834999 0.591313 2.591313 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.835277 0.000000 2.591313 v gpio_vtrip_sel[35] (out) + 2.591313 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13691,13 +13523,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593464 data arrival time + -2.591313 data arrival time --------------------------------------------------------------------------------------------- - 4.343463 slack (MET) + 4.341313 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13706,10 +13538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 0.833194 0.593478 2.593478 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.834074 0.000000 2.593478 v gpio_dm1[26] (out) - 2.593478 data arrival time + 11 0.379326 0.826580 0.591323 2.591323 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.827586 0.000000 2.591323 v gpio_slow_sel[16] (out) + 2.591323 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13719,13 +13551,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593478 data arrival time + -2.591323 data arrival time --------------------------------------------------------------------------------------------- - 4.343478 slack (MET) + 4.341323 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13734,10 +13566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381034 0.830481 0.593523 2.593523 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.831496 0.000000 2.593523 v gpio_slow_sel[31] (out) - 2.593523 data arrival time + 11 0.382222 0.832902 0.591430 2.591430 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.833566 0.000000 2.591430 v gpio_dm2[37] (out) + 2.591430 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13747,13 +13579,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593523 data arrival time + -2.591430 data arrival time --------------------------------------------------------------------------------------------- - 4.343523 slack (MET) + 4.341430 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13762,10 +13594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382226 0.833194 0.593539 2.593539 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.834079 0.000000 2.593539 v gpio_slow_sel[26] (out) - 2.593539 data arrival time + 11 0.380718 0.828864 0.591605 2.591605 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.829556 0.000000 2.591605 v gpio_inp_dis[0] (out) + 2.591605 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13775,13 +13607,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593539 data arrival time + -2.591605 data arrival time --------------------------------------------------------------------------------------------- - 4.343539 slack (MET) + 4.341605 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13790,10 +13622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378530 0.827092 0.593633 2.593633 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.829167 0.000000 2.593633 v gpio_slow_sel[13] (out) - 2.593633 data arrival time + 11 0.380712 0.829625 0.591664 2.591664 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.830486 0.000000 2.591664 v gpio_analog_pol[23] (out) + 2.591664 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13803,13 +13635,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593633 data arrival time + -2.591664 data arrival time --------------------------------------------------------------------------------------------- - 4.343633 slack (MET) + 4.341664 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13818,10 +13650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 0.829950 0.593695 2.593695 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.831201 0.000000 2.593695 v gpio_analog_pol[28] (out) - 2.593695 data arrival time + 11 0.379476 0.826854 0.591668 2.591669 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.827858 0.000000 2.591669 v gpio_dm1[17] (out) + 2.591669 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13831,13 +13663,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593695 data arrival time + -2.591669 data arrival time --------------------------------------------------------------------------------------------- - 4.343695 slack (MET) + 4.341669 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13846,10 +13678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 0.832519 0.593714 2.593714 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.833476 0.000000 2.593714 v gpio_dm0[29] (out) - 2.593714 data arrival time + 11 0.380718 0.828864 0.591679 2.591679 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.829561 0.000000 2.591679 v gpio_analog_pol[0] (out) + 2.591679 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13859,13 +13691,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593714 data arrival time + -2.591679 data arrival time --------------------------------------------------------------------------------------------- - 4.343714 slack (MET) + 4.341679 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13874,10 +13706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 0.829202 0.593729 2.593729 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.830374 0.000000 2.593729 v gpio_dm1[33] (out) - 2.593729 data arrival time + 11 0.379185 0.826191 0.591702 2.591702 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.827234 0.000000 2.591702 v gpio_dm1[14] (out) + 2.591702 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13887,13 +13719,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593729 data arrival time + -2.591702 data arrival time --------------------------------------------------------------------------------------------- - 4.343729 slack (MET) + 4.341702 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13902,10 +13734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 0.829681 0.593754 2.593754 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.831101 0.000000 2.593754 v gpio_dm0[24] (out) - 2.593754 data arrival time + 11 0.379476 0.826854 0.591724 2.591724 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.827863 0.000000 2.591724 v gpio_slow_sel[17] (out) + 2.591724 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13915,13 +13747,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593754 data arrival time + -2.591724 data arrival time --------------------------------------------------------------------------------------------- - 4.343754 slack (MET) + 4.341724 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13930,10 +13762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 0.830482 0.593794 2.593794 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.831468 0.000000 2.593794 v gpio_dm1[34] (out) - 2.593794 data arrival time + 11 0.381380 0.831136 0.591758 2.591758 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.831937 0.000000 2.591758 v gpio_analog_pol[36] (out) + 2.591758 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13943,13 +13775,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593794 data arrival time + -2.591758 data arrival time --------------------------------------------------------------------------------------------- - 4.343794 slack (MET) + 4.341758 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13958,10 +13790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 0.832902 0.593841 2.593841 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.833751 0.000000 2.593841 v gpio_analog_pol[37] (out) - 2.593841 data arrival time + 11 0.380718 0.828864 0.591801 2.591801 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.829570 0.000000 2.591801 v gpio_analog_en[0] (out) + 2.591801 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13971,13 +13803,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593841 data arrival time + -2.591801 data arrival time --------------------------------------------------------------------------------------------- - 4.343841 slack (MET) + 4.341801 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13986,10 +13818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 0.831955 0.593855 2.593855 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.832860 0.000000 2.593855 v gpio_dm0[20] (out) - 2.593855 data arrival time + 11 0.383851 0.834999 0.591836 2.591836 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.835301 0.000000 2.591836 v gpio_out[35] (out) + 2.591836 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13999,13 +13831,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593855 data arrival time + -2.591836 data arrival time --------------------------------------------------------------------------------------------- - 4.343855 slack (MET) + 4.341836 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14014,10 +13846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381117 0.830482 0.593855 2.593855 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.831473 0.000000 2.593855 v gpio_slow_sel[34] (out) - 2.593855 data arrival time + 11 0.380718 0.828864 0.591877 2.591877 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.829576 0.000000 2.591877 v gpio_dm1[0] (out) + 2.591877 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14027,13 +13859,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593855 data arrival time + -2.591877 data arrival time --------------------------------------------------------------------------------------------- - 4.343855 slack (MET) + 4.341877 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14042,10 +13874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 0.832848 0.593926 2.593925 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.833720 0.000000 2.593925 v gpio_analog_pol[19] (out) - 2.593925 data arrival time + 11 0.380718 0.828864 0.591938 2.591938 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.829580 0.000000 2.591938 v gpio_slow_sel[0] (out) + 2.591938 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14055,13 +13887,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593925 data arrival time + -2.591938 data arrival time --------------------------------------------------------------------------------------------- - 4.343925 slack (MET) + 4.341938 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14070,10 +13902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 0.832902 0.593926 2.593926 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.833758 0.000000 2.593926 v gpio_dm0[37] (out) - 2.593926 data arrival time + 11 0.383851 0.834999 0.591984 2.591984 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.835308 0.000000 2.591984 v gpio_holdover[35] (out) + 2.591984 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14083,13 +13915,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593926 data arrival time + -2.591984 data arrival time --------------------------------------------------------------------------------------------- - 4.343926 slack (MET) + 4.341984 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14098,10 +13930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 0.832902 0.593989 2.593989 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.833763 0.000000 2.593989 v gpio_analog_en[37] (out) - 2.593989 data arrival time + 11 0.379185 0.826191 0.592014 2.592015 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.827262 0.000000 2.592015 v gpio_slow_sel[14] (out) + 2.592015 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14111,13 +13943,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593989 data arrival time + -2.592015 data arrival time --------------------------------------------------------------------------------------------- - 4.343989 slack (MET) + 4.342014 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14126,10 +13958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 0.833474 0.593994 2.593994 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.833951 0.000000 2.593994 v gpio_analog_en[35] (out) - 2.593994 data arrival time + 11 0.378530 0.827092 0.592043 2.592043 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.828965 0.000000 2.592043 v gpio_dm0[13] (out) + 2.592043 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14139,13 +13971,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.593994 data arrival time + -2.592043 data arrival time --------------------------------------------------------------------------------------------- - 4.343995 slack (MET) + 4.342043 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14154,10 +13986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 0.833133 0.594014 2.594013 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.834059 0.000000 2.594013 v gpio_analog_pol[32] (out) - 2.594013 data arrival time + 11 0.380712 0.829625 0.592092 2.592092 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.830522 0.000000 2.592092 v gpio_dm0[23] (out) + 2.592092 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14167,13 +13999,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594013 data arrival time + -2.592092 data arrival time --------------------------------------------------------------------------------------------- - 4.344013 slack (MET) + 4.342092 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14182,10 +14014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380369 0.829202 0.594042 2.594042 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.830405 0.000000 2.594042 v gpio_slow_sel[33] (out) - 2.594042 data arrival time + 11 0.383851 0.834999 0.592134 2.592134 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.835316 0.000000 2.592134 v gpio_dm2[35] (out) + 2.592134 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14195,13 +14027,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594042 data arrival time + -2.592134 data arrival time --------------------------------------------------------------------------------------------- - 4.344042 slack (MET) + 4.342134 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14210,10 +14042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 0.831275 0.594060 2.594060 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.832593 0.000000 2.594060 v gpio_analog_pol[30] (out) - 2.594060 data arrival time + 11 0.378530 0.827092 0.592152 2.592152 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.828978 0.000000 2.592152 v gpio_analog_en[13] (out) + 2.592152 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14223,13 +14055,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594060 data arrival time + -2.592152 data arrival time --------------------------------------------------------------------------------------------- - 4.344059 slack (MET) + 4.342152 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14238,10 +14070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 0.833474 0.594060 2.594060 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.833955 0.000000 2.594060 v gpio_dm1[35] (out) - 2.594060 data arrival time + 11 0.380128 0.828143 0.592203 2.592203 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.829075 0.000000 2.592203 v gpio_dm1[18] (out) + 2.592203 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14251,13 +14083,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594060 data arrival time + -2.592203 data arrival time --------------------------------------------------------------------------------------------- - 4.344060 slack (MET) + 4.342203 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14266,10 +14098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382222 0.832902 0.594065 2.594065 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.833769 0.000000 2.594065 v gpio_dm1[37] (out) - 2.594065 data arrival time + 11 0.383851 0.834999 0.592263 2.592263 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.835322 0.000000 2.592263 v gpio_analog_sel[35] (out) + 2.592263 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14279,13 +14111,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594065 data arrival time + -2.592263 data arrival time --------------------------------------------------------------------------------------------- - 4.344065 slack (MET) + 4.342264 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14294,10 +14126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 0.832867 0.594081 2.594081 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.833704 0.000000 2.594081 v gpio_analog_pol[22] (out) - 2.594081 data arrival time + 11 0.380128 0.828143 0.592298 2.592298 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.829083 0.000000 2.592298 v gpio_slow_sel[18] (out) + 2.592298 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14307,13 +14139,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594081 data arrival time + -2.592298 data arrival time --------------------------------------------------------------------------------------------- - 4.344081 slack (MET) + 4.342298 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14322,10 +14154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 0.829681 0.594088 2.594088 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.831137 0.000000 2.594088 v gpio_analog_en[24] (out) - 2.594088 data arrival time + 11 0.380712 0.829625 0.592413 2.592413 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.830549 0.000000 2.592413 v gpio_analog_en[23] (out) + 2.592413 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14335,13 +14167,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594088 data arrival time + -2.592413 data arrival time --------------------------------------------------------------------------------------------- - 4.344089 slack (MET) + 4.342413 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14350,10 +14182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 0.832864 0.594093 2.594093 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.833740 0.000000 2.594093 v gpio_analog_pol[15] (out) - 2.594093 data arrival time + 11 0.381380 0.831136 0.592983 2.592983 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.832037 0.000000 2.592983 v gpio_dm0[36] (out) + 2.592983 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14363,13 +14195,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594093 data arrival time + -2.592983 data arrival time --------------------------------------------------------------------------------------------- - 4.344093 slack (MET) + 4.342983 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14378,10 +14210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.383147 0.833474 0.594120 2.594120 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.833959 0.000000 2.594120 v gpio_slow_sel[35] (out) - 2.594120 data arrival time + 11 0.381380 0.831136 0.593093 2.593093 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.832047 0.000000 2.593093 v gpio_analog_en[36] (out) + 2.593093 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14391,13 +14223,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594120 data arrival time + -2.593093 data arrival time --------------------------------------------------------------------------------------------- - 4.344120 slack (MET) + 4.343093 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14405,11 +14237,11 @@ Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.382222 0.832902 0.594126 2.594126 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.833774 0.000000 2.594126 v gpio_slow_sel[37] (out) - 2.594126 data arrival time + 2.000000 2.000000 v input external delay + 11 0.378530 0.827092 0.593321 2.593321 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.829127 0.000000 2.593321 v gpio_dm1[13] (out) + 2.593321 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14419,13 +14251,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594126 data arrival time + -2.593321 data arrival time --------------------------------------------------------------------------------------------- - 4.344126 slack (MET) + 4.343321 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14434,10 +14266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 0.829950 0.594140 2.594140 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.831246 0.000000 2.594140 v gpio_dm0[28] (out) - 2.594140 data arrival time + 11 0.382222 0.832902 0.593374 2.593374 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.833713 0.000000 2.593374 v gpio_analog_sel[37] (out) + 2.593374 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14447,13 +14279,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594140 data arrival time + -2.593374 data arrival time --------------------------------------------------------------------------------------------- - 4.344140 slack (MET) + 4.343374 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14462,10 +14294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 0.831955 0.594177 2.594177 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.832888 0.000000 2.594177 v gpio_analog_en[20] (out) - 2.594177 data arrival time + 11 0.380712 0.829625 0.593405 2.593405 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.830635 0.000000 2.593405 v gpio_dm1[23] (out) + 2.593405 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14475,13 +14307,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594177 data arrival time + -2.593405 data arrival time --------------------------------------------------------------------------------------------- - 4.344177 slack (MET) + 4.343405 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14490,10 +14322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 0.832848 0.594354 2.594354 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.833756 0.000000 2.594354 v gpio_dm0[19] (out) - 2.594354 data arrival time + 11 0.381787 0.831955 0.593427 2.593427 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.832825 0.000000 2.593427 v gpio_analog_pol[20] (out) + 2.593427 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14503,13 +14335,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594354 data arrival time + -2.593427 data arrival time --------------------------------------------------------------------------------------------- - 4.344354 slack (MET) + 4.343427 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14518,10 +14350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 0.831984 0.594423 2.594423 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.832970 0.000000 2.594423 v gpio_dm1[27] (out) - 2.594423 data arrival time + 11 0.380712 0.829625 0.593464 2.593464 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.830641 0.000000 2.593464 v gpio_slow_sel[23] (out) + 2.593464 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14531,13 +14363,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594423 data arrival time + -2.593464 data arrival time --------------------------------------------------------------------------------------------- - 4.344423 slack (MET) + 4.343463 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14546,10 +14378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 0.833133 0.594460 2.594460 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.834097 0.000000 2.594460 v gpio_dm0[32] (out) - 2.594460 data arrival time + 11 0.378530 0.827092 0.593633 2.593633 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.829167 0.000000 2.593633 v gpio_slow_sel[13] (out) + 2.593633 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14559,13 +14391,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594460 data arrival time + -2.593633 data arrival time --------------------------------------------------------------------------------------------- - 4.344460 slack (MET) + 4.343633 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14574,10 +14406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 0.829950 0.594474 2.594475 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.831280 0.000000 2.594475 v gpio_analog_en[28] (out) - 2.594475 data arrival time + 11 0.383851 0.834999 0.593823 2.593823 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.835404 0.000000 2.593823 v gpio_analog_pol[35] (out) + 2.593823 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14587,13 +14419,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594475 data arrival time + -2.593823 data arrival time --------------------------------------------------------------------------------------------- - 4.344474 slack (MET) + 4.343823 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14602,10 +14434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381747 0.831984 0.594481 2.594481 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.832976 0.000000 2.594481 v gpio_slow_sel[27] (out) - 2.594481 data arrival time + 11 0.382222 0.832902 0.593841 2.593841 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.833751 0.000000 2.593841 v gpio_analog_pol[37] (out) + 2.593841 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14615,13 +14447,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594481 data arrival time + -2.593841 data arrival time --------------------------------------------------------------------------------------------- - 4.344481 slack (MET) + 4.343841 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14630,10 +14462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 0.829681 0.594495 2.594495 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.831185 0.000000 2.594495 v gpio_dm1[24] (out) - 2.594495 data arrival time + 11 0.381787 0.831955 0.593855 2.593855 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.832860 0.000000 2.593855 v gpio_dm0[20] (out) + 2.593855 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14643,13 +14475,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594495 data arrival time + -2.593855 data arrival time --------------------------------------------------------------------------------------------- - 4.344495 slack (MET) + 4.343855 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14658,10 +14490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 0.832867 0.594508 2.594508 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.833739 0.000000 2.594508 v gpio_dm0[22] (out) - 2.594508 data arrival time + 11 0.382177 0.832848 0.593926 2.593925 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.833720 0.000000 2.593925 v gpio_analog_pol[19] (out) + 2.593925 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14671,13 +14503,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594508 data arrival time + -2.593925 data arrival time --------------------------------------------------------------------------------------------- - 4.344508 slack (MET) + 4.343925 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14686,10 +14518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 0.831275 0.594505 2.594505 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.832639 0.000000 2.594505 v gpio_dm0[30] (out) - 2.594505 data arrival time + 11 0.382222 0.832902 0.593926 2.593926 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.833758 0.000000 2.593926 v gpio_dm0[37] (out) + 2.593926 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14699,13 +14531,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594505 data arrival time + -2.593926 data arrival time --------------------------------------------------------------------------------------------- - 4.344504 slack (MET) + 4.343926 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14714,10 +14546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 0.832864 0.594521 2.594521 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.833776 0.000000 2.594521 v gpio_dm0[15] (out) - 2.594521 data arrival time + 11 0.383851 0.834999 0.593961 2.593961 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.835412 0.000000 2.593961 v gpio_dm0[35] (out) + 2.593961 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14727,13 +14559,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594521 data arrival time + -2.593961 data arrival time --------------------------------------------------------------------------------------------- - 4.344522 slack (MET) + 4.343961 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14742,10 +14574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382177 0.832848 0.594676 2.594676 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.833783 0.000000 2.594676 v gpio_analog_en[19] (out) - 2.594676 data arrival time + 11 0.382222 0.832902 0.593989 2.593989 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.833763 0.000000 2.593989 v gpio_analog_en[37] (out) + 2.593989 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14755,13 +14587,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594676 data arrival time + -2.593989 data arrival time --------------------------------------------------------------------------------------------- - 4.344676 slack (MET) + 4.343989 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14770,10 +14602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 0.833663 0.594716 2.594717 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.834572 0.000000 2.594717 v gpio_analog_pol[21] (out) - 2.594717 data arrival time + 11 0.382222 0.832902 0.594065 2.594065 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.833769 0.000000 2.594065 v gpio_dm1[37] (out) + 2.594065 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14783,13 +14615,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594717 data arrival time + -2.594065 data arrival time --------------------------------------------------------------------------------------------- - 4.344717 slack (MET) + 4.344065 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14798,10 +14630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 0.833133 0.594796 2.594796 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.834127 0.000000 2.594796 v gpio_analog_en[32] (out) - 2.594796 data arrival time + 11 0.382266 0.832867 0.594081 2.594081 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.833704 0.000000 2.594081 v gpio_analog_pol[22] (out) + 2.594081 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14811,13 +14643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594796 data arrival time + -2.594081 data arrival time --------------------------------------------------------------------------------------------- - 4.344797 slack (MET) + 4.344081 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14826,10 +14658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380227 0.829681 0.594807 2.594807 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.831219 0.000000 2.594807 v gpio_slow_sel[24] (out) - 2.594807 data arrival time + 11 0.382203 0.832864 0.594093 2.594093 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.833740 0.000000 2.594093 v gpio_analog_pol[15] (out) + 2.594093 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14839,13 +14671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594807 data arrival time + -2.594093 data arrival time --------------------------------------------------------------------------------------------- - 4.344807 slack (MET) + 4.344093 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14854,10 +14686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382266 0.832867 0.594829 2.594829 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.833766 0.000000 2.594829 v gpio_analog_en[22] (out) - 2.594829 data arrival time + 11 0.382222 0.832902 0.594126 2.594126 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.833774 0.000000 2.594126 v gpio_slow_sel[37] (out) + 2.594126 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14867,13 +14699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594829 data arrival time + -2.594126 data arrival time --------------------------------------------------------------------------------------------- - 4.344829 slack (MET) + 4.344126 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14882,10 +14714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 0.832519 0.594838 2.594838 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.833576 0.000000 2.594838 v gpio_analog_en[29] (out) - 2.594838 data arrival time + 11 0.381787 0.831955 0.594177 2.594177 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.832888 0.000000 2.594177 v gpio_analog_en[20] (out) + 2.594177 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14895,13 +14727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594838 data arrival time + -2.594177 data arrival time --------------------------------------------------------------------------------------------- - 4.344839 slack (MET) + 4.344177 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14910,10 +14742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382203 0.832864 0.594843 2.594843 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.833803 0.000000 2.594843 v gpio_analog_en[15] (out) - 2.594843 data arrival time + 11 0.382177 0.832848 0.594354 2.594354 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.833756 0.000000 2.594354 v gpio_dm0[19] (out) + 2.594354 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14923,13 +14755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594843 data arrival time + -2.594354 data arrival time --------------------------------------------------------------------------------------------- - 4.344843 slack (MET) + 4.344354 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14938,10 +14770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 0.831275 0.594839 2.594839 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.832674 0.000000 2.594839 v gpio_analog_en[30] (out) - 2.594839 data arrival time + 11 0.382266 0.832867 0.594508 2.594508 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.833739 0.000000 2.594508 v gpio_dm0[22] (out) + 2.594508 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14951,13 +14783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594839 data arrival time + -2.594508 data arrival time --------------------------------------------------------------------------------------------- - 4.344839 slack (MET) + 4.344508 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14966,10 +14798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 0.829950 0.594881 2.594881 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.831323 0.000000 2.594881 v gpio_dm1[28] (out) - 2.594881 data arrival time + 11 0.382203 0.832864 0.594521 2.594521 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.833776 0.000000 2.594521 v gpio_dm0[15] (out) + 2.594521 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14979,13 +14811,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594881 data arrival time + -2.594521 data arrival time --------------------------------------------------------------------------------------------- - 4.344881 slack (MET) + 4.344522 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14994,10 +14826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 0.830923 0.594897 2.594897 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.832007 0.000000 2.594897 v gpio_dm1[36] (out) - 2.594897 data arrival time + 11 0.382177 0.832848 0.594676 2.594676 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.833783 0.000000 2.594676 v gpio_analog_en[19] (out) + 2.594676 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15007,13 +14839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594897 data arrival time + -2.594676 data arrival time --------------------------------------------------------------------------------------------- - 4.344897 slack (MET) + 4.344676 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15022,10 +14854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 0.832519 0.594914 2.594914 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.833583 0.000000 2.594914 v gpio_dm1[29] (out) - 2.594914 data arrival time + 11 0.382522 0.833663 0.594716 2.594717 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.834572 0.000000 2.594717 v gpio_analog_pol[21] (out) + 2.594717 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15035,13 +14867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594914 data arrival time + -2.594717 data arrival time --------------------------------------------------------------------------------------------- - 4.344914 slack (MET) + 4.344717 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15050,10 +14882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381895 0.832519 0.594975 2.594975 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.833589 0.000000 2.594975 v gpio_slow_sel[29] (out) - 2.594975 data arrival time + 11 0.382266 0.832867 0.594829 2.594829 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.833766 0.000000 2.594829 v gpio_analog_en[22] (out) + 2.594829 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15063,13 +14895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.594975 data arrival time + -2.594829 data arrival time --------------------------------------------------------------------------------------------- - 4.344975 slack (MET) + 4.344829 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15078,10 +14910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 0.831955 0.595099 2.595099 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.832969 0.000000 2.595099 v gpio_dm1[20] (out) - 2.595099 data arrival time + 11 0.382203 0.832864 0.594843 2.594843 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.833803 0.000000 2.594843 v gpio_analog_en[15] (out) + 2.594843 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15091,13 +14923,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.595099 data arrival time + -2.594843 data arrival time --------------------------------------------------------------------------------------------- - 4.345099 slack (MET) + 4.344843 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15106,10 +14938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 0.833663 0.595143 2.595144 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.834608 0.000000 2.595144 v gpio_dm0[21] (out) - 2.595144 data arrival time + 11 0.381380 0.831136 0.595057 2.595057 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.832221 0.000000 2.595057 v gpio_dm1[36] (out) + 2.595057 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15119,13 +14951,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.595144 data arrival time + -2.595057 data arrival time --------------------------------------------------------------------------------------------- - 4.345143 slack (MET) + 4.345057 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15134,10 +14966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381787 0.831955 0.595161 2.595161 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.832974 0.000000 2.595161 v gpio_slow_sel[20] (out) - 2.595161 data arrival time + 11 0.383851 0.834999 0.595087 2.595087 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.835477 0.000000 2.595087 v gpio_analog_en[35] (out) + 2.595087 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15147,13 +14979,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.595161 data arrival time + -2.595087 data arrival time --------------------------------------------------------------------------------------------- - 4.345161 slack (MET) + 4.345087 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15162,10 +14994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380535 0.829950 0.595194 2.595194 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.831359 0.000000 2.595194 v gpio_slow_sel[28] (out) - 2.595194 data arrival time + 11 0.381787 0.831955 0.595099 2.595099 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.832969 0.000000 2.595099 v gpio_dm1[20] (out) + 2.595099 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15175,13 +15007,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.595194 data arrival time + -2.595099 data arrival time --------------------------------------------------------------------------------------------- - 4.345194 slack (MET) + 4.345099 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15190,10 +15022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381278 0.830923 0.595209 2.595209 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.832036 0.000000 2.595209 v gpio_slow_sel[36] (out) - 2.595209 data arrival time + 11 0.382522 0.833663 0.595143 2.595144 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.834608 0.000000 2.595144 v gpio_dm0[21] (out) + 2.595144 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15203,13 +15035,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.595209 data arrival time + -2.595144 data arrival time --------------------------------------------------------------------------------------------- - 4.345210 slack (MET) + 4.345143 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15218,10 +15050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 0.831275 0.595246 2.595246 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.832717 0.000000 2.595246 v gpio_dm1[30] (out) - 2.595246 data arrival time + 11 0.383851 0.834999 0.595153 2.595153 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.835481 0.000000 2.595153 v gpio_dm1[35] (out) + 2.595153 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15231,13 +15063,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.595246 data arrival time + -2.595153 data arrival time --------------------------------------------------------------------------------------------- - 4.345246 slack (MET) + 4.345153 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15246,10 +15078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381498 0.836577 0.595417 2.595417 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.839438 0.000000 2.595417 v gpio_analog_pol[25] (out) - 2.595417 data arrival time + 11 0.381787 0.831955 0.595161 2.595161 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.832974 0.000000 2.595161 v gpio_slow_sel[20] (out) + 2.595161 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15259,13 +15091,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.595417 data arrival time + -2.595161 data arrival time --------------------------------------------------------------------------------------------- - 4.345417 slack (MET) + 4.345161 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15274,10 +15106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382522 0.833663 0.595464 2.595464 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.834636 0.000000 2.595464 v gpio_analog_en[21] (out) - 2.595464 data arrival time + 11 0.383851 0.834999 0.595212 2.595212 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.835485 0.000000 2.595212 v gpio_slow_sel[35] (out) + 2.595212 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15287,13 +15119,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.595464 data arrival time + -2.595212 data arrival time --------------------------------------------------------------------------------------------- - 4.345465 slack (MET) + 4.345212 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15302,10 +15134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.382208 0.833133 0.595471 2.595471 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.834187 0.000000 2.595471 v gpio_dm1[32] (out) - 2.595471 data arrival time + 11 0.381380 0.831136 0.595370 2.595370 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.832250 0.000000 2.595370 v gpio_slow_sel[36] (out) + 2.595370 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15315,13 +15147,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.595471 data arrival time + -2.595370 data arrival time --------------------------------------------------------------------------------------------- - 4.345471 slack (MET) + 4.345369 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15330,10 +15162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380982 0.831275 0.595558 2.595558 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.832754 0.000000 2.595558 v gpio_slow_sel[30] (out) - 2.595558 data arrival time + 11 0.382522 0.833663 0.595464 2.595464 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.834636 0.000000 2.595464 v gpio_analog_en[21] (out) + 2.595464 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15343,9 +15175,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.595558 data arrival time + -2.595464 data arrival time --------------------------------------------------------------------------------------------- - 4.345558 slack (MET) + 4.345465 slack (MET) Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) @@ -15572,144 +15404,4 @@ Fanout Cap Slew Delay Time Description 4.346430 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.382208 0.833133 0.596732 2.596732 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.834306 0.000000 2.596732 v gpio_slow_sel[32] (out) - 2.596732 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.596732 data arrival time ---------------------------------------------------------------------------------------------- - 4.346732 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381498 0.836577 0.596774 2.596774 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.839651 0.000000 2.596774 v gpio_dm0[25] (out) - 2.596774 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.596774 data arrival time ---------------------------------------------------------------------------------------------- - 4.346774 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381498 0.836577 0.596839 2.596839 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.839661 0.000000 2.596839 v gpio_analog_en[25] (out) - 2.596839 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.596839 data arrival time ---------------------------------------------------------------------------------------------- - 4.346839 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381498 0.836577 0.596936 2.596936 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.839677 0.000000 2.596936 v gpio_dm1[25] (out) - 2.596936 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.596936 data arrival time ---------------------------------------------------------------------------------------------- - 4.346935 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381498 0.836577 0.596996 2.596996 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.839687 0.000000 2.596996 v gpio_slow_sel[25] (out) - 2.596996 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.596996 data arrival time ---------------------------------------------------------------------------------------------- - 4.346996 slack (MET) - - diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_tt_025C_1v80/power.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_tt_025C_1v80/power.rpt index 1e21cec..80666fe 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_tt_025C_1v80/power.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_tt_025C_1v80/power.rpt @@ -7,12 +7,12 @@ Group Internal Switching Leakage Total Power Power Power Power (Watts) ------------------------------------------------------------------------ -Sequential 1.662529e-05 0.000000e+00 1.011502e-09 1.662630e-05 30.2% -Combinational 1.377238e-05 2.468547e-05 2.779206e-09 3.846063e-05 69.8% -Clock -9.140968e-11 0.000000e+00 8.262692e-09 8.171282e-09 0.0% +Sequential 3.325069e-05 0.000000e+00 2.023004e-09 3.325272e-05 30.1% +Combinational 2.770421e-05 4.937094e-05 5.558418e-09 7.708072e-05 69.9% +Clock -9.951948e-10 0.000000e+00 1.652541e-08 1.553021e-08 0.0% Macro 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 0.0% Pad 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 0.0% ------------------------------------------------------------------------ -Total 3.039759e-05 2.468547e-05 1.205345e-08 5.509511e-05 100.0% - 55.2% 44.8% 0.0% +Total 6.095391e-05 4.937094e-05 2.410692e-08 1.103490e-04 100.0% + 55.2% 44.7% 0.0% diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_tt_025C_1v80/ws.max.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_tt_025C_1v80/ws.max.rpt index ed05414..b7a29c5 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_tt_025C_1v80/ws.max.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/max_tt_025C_1v80/ws.max.rpt @@ -2,4 +2,4 @@ =========================================================================== Worst Slack (Setup) ============================================================================ -max_tt_025C_1v80: 4.5045408678102925 +max_tt_025C_1v80: 4.506974032659875 diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ff_n40C_1v95/checks.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ff_n40C_1v95/checks.rpt index 4d985de..db96c61 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ff_n40C_1v95/checks.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ff_n40C_1v95/checks.rpt @@ -4,8 +4,8 @@ report_checks -unconstrained =========================================================================== ======================= min_ff_n40C_1v95 Corner =================================== -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14,10 +14,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 1.276662 0.940080 2.940080 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.277107 0.000000 2.940080 ^ gpio_slow_sel[25] (out) - 2.940080 data arrival time + 11 0.381737 1.278869 0.938461 2.938461 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.278891 0.000000 2.938461 ^ gpio_slow_sel[35] (out) + 2.938461 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -27,9 +27,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940080 data arrival time + -2.938461 data arrival time --------------------------------------------------------------------------------------------- - 4.809921 slack (MET) + 4.811539 slack (MET) @@ -51,42 +51,37 @@ max slew Pin Limit Slew Slack ------------------------------------------------------------------------ -gpio_slow_sel[25] 0.500000 1.277107 -0.777107 (VIOLATED) -gpio_dm1[25] 0.500000 1.277105 -0.777105 (VIOLATED) -gpio_analog_en[25] 0.500000 1.277102 -0.777102 (VIOLATED) -gpio_dm0[25] 0.500000 1.277100 -0.777100 (VIOLATED) -gpio_analog_pol[25] 0.500000 1.277094 -0.777094 (VIOLATED) -gpio_analog_sel[25] 0.500000 1.277008 -0.777008 (VIOLATED) -gpio_dm2[25] 0.500000 1.276988 -0.776988 (VIOLATED) -gpio_holdover[25] 0.500000 1.276965 -0.776965 (VIOLATED) -gpio_out[25] 0.500000 1.276944 -0.776944 (VIOLATED) -gpio_vtrip_sel[25] 0.500000 1.276867 -0.776867 (VIOLATED) -gpio_ib_mode_sel[25] 0.500000 1.276846 -0.776846 (VIOLATED) -gpio_loopback_zero[25] 0.500000 1.276662 -0.776662 (VIOLATED) -gpio_analog_en[35] 0.500000 1.276208 -0.776208 (VIOLATED) -gpio_dm1[35] 0.500000 1.276209 -0.776209 (VIOLATED) -gpio_slow_sel[35] 0.500000 1.276209 -0.776209 (VIOLATED) -gpio_dm0[35] 0.500000 1.276207 -0.776207 (VIOLATED) -gpio_analog_pol[35] 0.500000 1.276206 -0.776206 (VIOLATED) -gpio_analog_sel[35] 0.500000 1.276202 -0.776202 (VIOLATED) -gpio_dm2[35] 0.500000 1.276201 -0.776201 (VIOLATED) -gpio_holdover[35] 0.500000 1.276201 -0.776201 (VIOLATED) -gpio_out[35] 0.500000 1.276200 -0.776200 (VIOLATED) -gpio_vtrip_sel[35] 0.500000 1.276197 -0.776197 (VIOLATED) -gpio_ib_mode_sel[35] 0.500000 1.276194 -0.776194 (VIOLATED) -gpio_loopback_zero[35] 0.500000 1.276186 -0.776186 (VIOLATED) -gpio_slow_sel[32] 0.500000 1.275167 -0.775167 (VIOLATED) -gpio_dm1[32] 0.500000 1.275163 -0.775163 (VIOLATED) -gpio_analog_en[32] 0.500000 1.275156 -0.775156 (VIOLATED) -gpio_dm0[32] 0.500000 1.275152 -0.775152 (VIOLATED) -gpio_analog_pol[32] 0.500000 1.275146 -0.775146 (VIOLATED) -gpio_analog_sel[32] 0.500000 1.275117 -0.775117 (VIOLATED) -gpio_dm2[32] 0.500000 1.275110 -0.775110 (VIOLATED) -gpio_holdover[32] 0.500000 1.275104 -0.775104 (VIOLATED) -gpio_out[32] 0.500000 1.275097 -0.775097 (VIOLATED) -gpio_vtrip_sel[32] 0.500000 1.275092 -0.775092 (VIOLATED) -gpio_ib_mode_sel[32] 0.500000 1.275090 -0.775090 (VIOLATED) -gpio_loopback_zero[32] 0.500000 1.275081 -0.775081 (VIOLATED) +gpio_out[24] 0.500000 3.725639 -3.225639 (VIOLATED) +mprj2/output2/X 0.500000 3.463996 -2.963996 (VIOLATED) +gpio_out[25] 0.500000 3.359631 -2.859631 (VIOLATED) +mprj2/output4/X 0.500000 3.170744 -2.670744 (VIOLATED) +gpio_out[26] 0.500000 2.753748 -2.253748 (VIOLATED) +mprj2/output5/X 0.500000 2.661273 -2.161273 (VIOLATED) +gpio_out[27] 0.500000 2.060839 -1.560839 (VIOLATED) +mprj2/output6/X 0.500000 2.026040 -1.526040 (VIOLATED) +mprj2/clkbuf_0_wb_clk_i/A 0.500000 2.000884 -1.500884 (VIOLATED) +mprj2/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 2.000882 -1.500882 (VIOLATED) +mprj/clkbuf_0_wb_clk_i/A 0.500000 1.999024 -1.499024 (VIOLATED) +mprj/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 1.999022 -1.499022 (VIOLATED) +gpio_in[0] 0.500000 1.991472 -1.491472 (VIOLATED) +gpio_out[34] 0.500000 1.749276 -1.249276 (VIOLATED) +mprj2/output3/X 0.500000 1.747756 -1.247756 (VIOLATED) +gpio_out[33] 0.500000 1.552048 -1.052048 (VIOLATED) +mprj2/output12/X 0.500000 1.550956 -1.050956 (VIOLATED) +gpio_out[28] 0.500000 1.498249 -0.998249 (VIOLATED) +mprj2/output7/X 0.500000 1.489388 -0.989388 (VIOLATED) +gpio_slow_sel[35] 0.500000 1.278891 -0.778891 (VIOLATED) +gpio_analog_en[35] 0.500000 1.278890 -0.778890 (VIOLATED) +gpio_dm1[35] 0.500000 1.278891 -0.778891 (VIOLATED) +gpio_dm0[35] 0.500000 1.278889 -0.778889 (VIOLATED) +gpio_analog_pol[35] 0.500000 1.278888 -0.778888 (VIOLATED) +gpio_analog_sel[35] 0.500000 1.278884 -0.778884 (VIOLATED) +gpio_dm2[35] 0.500000 1.278884 -0.778884 (VIOLATED) +gpio_holdover[35] 0.500000 1.278883 -0.778883 (VIOLATED) +gpio_out[35] 0.500000 1.278882 -0.778882 (VIOLATED) +gpio_vtrip_sel[35] 0.500000 1.278879 -0.778879 (VIOLATED) +gpio_ib_mode_sel[35] 0.500000 1.278877 -0.778877 (VIOLATED) +gpio_loopback_zero[35] 0.500000 1.278869 -0.778869 (VIOLATED) gpio_dm1[19] 0.500000 1.275067 -0.775067 (VIOLATED) gpio_slow_sel[19] 0.500000 1.275068 -0.775068 (VIOLATED) gpio_analog_en[19] 0.500000 1.275063 -0.775063 (VIOLATED) @@ -123,54 +118,18 @@ gpio_out[37] 0.500000 1.274881 -0.774881 (VIOLAT gpio_vtrip_sel[37] 0.500000 1.274858 -0.774858 (VIOLATED) gpio_ib_mode_sel[37] 0.500000 1.274850 -0.774850 (VIOLATED) gpio_loopback_zero[37] 0.500000 1.274843 -0.774844 (VIOLATED) -gpio_slow_sel[26] 0.500000 1.274827 -0.774827 (VIOLATED) -gpio_dm1[26] 0.500000 1.274826 -0.774826 (VIOLATED) -gpio_analog_en[26] 0.500000 1.274825 -0.774825 (VIOLATED) -gpio_dm0[26] 0.500000 1.274825 -0.774825 (VIOLATED) -gpio_analog_pol[26] 0.500000 1.274824 -0.774824 (VIOLATED) -gpio_analog_sel[26] 0.500000 1.274818 -0.774818 (VIOLATED) -gpio_dm2[26] 0.500000 1.274817 -0.774817 (VIOLATED) -gpio_holdover[26] 0.500000 1.274813 -0.774813 (VIOLATED) -gpio_out[26] 0.500000 1.274803 -0.774803 (VIOLATED) -gpio_vtrip_sel[26] 0.500000 1.274780 -0.774780 (VIOLATED) -gpio_ib_mode_sel[26] 0.500000 1.274776 -0.774776 (VIOLATED) -gpio_loopback_zero[26] 0.500000 1.274766 -0.774766 (VIOLATED) -gpio_slow_sel[27] 0.500000 1.274304 -0.774304 (VIOLATED) -gpio_slow_sel[36] 0.500000 1.274305 -0.774305 (VIOLATED) -gpio_dm1[27] 0.500000 1.274303 -0.774303 (VIOLATED) -gpio_analog_en[27] 0.500000 1.274299 -0.774299 (VIOLATED) -gpio_dm1[36] 0.500000 1.274299 -0.774299 (VIOLATED) -gpio_analog_en[36] 0.500000 1.274294 -0.774294 (VIOLATED) -gpio_dm0[27] 0.500000 1.274293 -0.774293 (VIOLATED) -gpio_dm0[36] 0.500000 1.274292 -0.774292 (VIOLATED) -gpio_analog_pol[27] 0.500000 1.274286 -0.774286 (VIOLATED) -gpio_analog_pol[36] 0.500000 1.274284 -0.774283 (VIOLATED) -gpio_analog_sel[27] 0.500000 1.274248 -0.774248 (VIOLATED) -gpio_analog_sel[36] 0.500000 1.274246 -0.774246 (VIOLATED) -gpio_dm2[27] 0.500000 1.274239 -0.774239 (VIOLATED) -gpio_dm2[36] 0.500000 1.274237 -0.774237 (VIOLATED) -gpio_holdover[27] 0.500000 1.274230 -0.774230 (VIOLATED) -gpio_holdover[36] 0.500000 1.274228 -0.774228 (VIOLATED) -gpio_out[27] 0.500000 1.274222 -0.774222 (VIOLATED) -gpio_out[36] 0.500000 1.274220 -0.774220 (VIOLATED) -gpio_vtrip_sel[27] 0.500000 1.274199 -0.774199 (VIOLATED) -gpio_vtrip_sel[36] 0.500000 1.274197 -0.774197 (VIOLATED) -gpio_ib_mode_sel[27] 0.500000 1.274193 -0.774193 (VIOLATED) -gpio_ib_mode_sel[36] 0.500000 1.274189 -0.774189 (VIOLATED) -gpio_loopback_zero[27] 0.500000 1.274183 -0.774183 (VIOLATED) -gpio_loopback_zero[36] 0.500000 1.274181 -0.774181 (VIOLATED) -gpio_slow_sel[29] 0.500000 1.273987 -0.773987 (VIOLATED) -gpio_dm1[29] 0.500000 1.273986 -0.773986 (VIOLATED) -gpio_analog_en[29] 0.500000 1.273985 -0.773984 (VIOLATED) -gpio_dm0[29] 0.500000 1.273981 -0.773981 (VIOLATED) -gpio_analog_pol[29] 0.500000 1.273972 -0.773972 (VIOLATED) -gpio_analog_sel[29] 0.500000 1.273932 -0.773932 (VIOLATED) -gpio_dm2[29] 0.500000 1.273923 -0.773923 (VIOLATED) -gpio_holdover[29] 0.500000 1.273914 -0.773913 (VIOLATED) -gpio_out[29] 0.500000 1.273905 -0.773905 (VIOLATED) -gpio_vtrip_sel[29] 0.500000 1.273881 -0.773881 (VIOLATED) -gpio_ib_mode_sel[29] 0.500000 1.273874 -0.773874 (VIOLATED) -gpio_loopback_zero[29] 0.500000 1.273863 -0.773863 (VIOLATED) +gpio_slow_sel[36] 0.500000 1.274694 -0.774694 (VIOLATED) +gpio_dm1[36] 0.500000 1.274689 -0.774689 (VIOLATED) +gpio_analog_en[36] 0.500000 1.274683 -0.774683 (VIOLATED) +gpio_dm0[36] 0.500000 1.274681 -0.774682 (VIOLATED) +gpio_analog_pol[36] 0.500000 1.274673 -0.774673 (VIOLATED) +gpio_analog_sel[36] 0.500000 1.274635 -0.774635 (VIOLATED) +gpio_dm2[36] 0.500000 1.274626 -0.774626 (VIOLATED) +gpio_holdover[36] 0.500000 1.274617 -0.774617 (VIOLATED) +gpio_out[36] 0.500000 1.274609 -0.774609 (VIOLATED) +gpio_vtrip_sel[36] 0.500000 1.274586 -0.774586 (VIOLATED) +gpio_ib_mode_sel[36] 0.500000 1.274579 -0.774579 (VIOLATED) +gpio_loopback_zero[36] 0.500000 1.274570 -0.774570 (VIOLATED) gpio_slow_sel[20] 0.500000 1.273803 -0.773803 (VIOLATED) gpio_dm1[20] 0.500000 1.273803 -0.773803 (VIOLATED) gpio_analog_en[20] 0.500000 1.273800 -0.773800 (VIOLATED) @@ -192,81 +151,33 @@ gpio_analog_sel[21] 0.500000 1.272951 -0.772951 (VIOLAT gpio_dm2[21] 0.500000 1.272944 -0.772944 (VIOLATED) gpio_holdover[21] 0.500000 1.272936 -0.772936 (VIOLATED) gpio_out[21] 0.500000 1.272930 -0.772930 (VIOLATED) -gpio_slow_sel[34] 0.500000 1.272924 -0.772924 (VIOLATED) -gpio_dm1[34] 0.500000 1.272923 -0.772923 (VIOLATED) -gpio_analog_en[34] 0.500000 1.272920 -0.772920 (VIOLATED) gpio_vtrip_sel[21] 0.500000 1.272918 -0.772918 (VIOLATED) -gpio_dm0[34] 0.500000 1.272913 -0.772913 (VIOLATED) gpio_ib_mode_sel[21] 0.500000 1.272911 -0.772911 (VIOLATED) -gpio_analog_pol[34] 0.500000 1.272906 -0.772906 (VIOLATED) gpio_loopback_zero[21] 0.500000 1.272901 -0.772901 (VIOLATED) gpio_slow_sel[22] 0.500000 1.272875 -0.772875 (VIOLATED) gpio_dm1[22] 0.500000 1.272874 -0.772874 (VIOLATED) gpio_analog_en[22] 0.500000 1.272871 -0.772871 (VIOLATED) -gpio_analog_sel[34] 0.500000 1.272868 -0.772868 (VIOLATED) gpio_dm0[22] 0.500000 1.272867 -0.772867 (VIOLATED) gpio_analog_pol[22] 0.500000 1.272862 -0.772862 (VIOLATED) -gpio_dm2[34] 0.500000 1.272859 -0.772859 (VIOLATED) gpio_analog_sel[22] 0.500000 1.272853 -0.772853 (VIOLATED) -gpio_holdover[34] 0.500000 1.272850 -0.772850 (VIOLATED) gpio_dm2[22] 0.500000 1.272846 -0.772846 (VIOLATED) -gpio_out[34] 0.500000 1.272842 -0.772842 (VIOLATED) gpio_holdover[22] 0.500000 1.272839 -0.772839 (VIOLATED) gpio_out[22] 0.500000 1.272833 -0.772833 (VIOLATED) gpio_vtrip_sel[22] 0.500000 1.272824 -0.772824 (VIOLATED) gpio_ib_mode_sel[22] 0.500000 1.272819 -0.772819 (VIOLATED) -gpio_vtrip_sel[34] 0.500000 1.272819 -0.772819 (VIOLATED) -gpio_ib_mode_sel[34] 0.500000 1.272811 -0.772811 (VIOLATED) gpio_loopback_zero[22] 0.500000 1.272810 -0.772810 (VIOLATED) -gpio_loopback_zero[34] 0.500000 1.272803 -0.772803 (VIOLATED) -gpio_slow_sel[31] 0.500000 1.272324 -0.772324 (VIOLATED) -gpio_dm1[31] 0.500000 1.272323 -0.772323 (VIOLATED) -gpio_analog_en[31] 0.500000 1.272322 -0.772322 (VIOLATED) -gpio_dm0[31] 0.500000 1.272319 -0.772319 (VIOLATED) -gpio_analog_pol[31] 0.500000 1.272310 -0.772310 (VIOLATED) -gpio_analog_sel[31] 0.500000 1.272273 -0.772273 (VIOLATED) -gpio_dm2[31] 0.500000 1.272265 -0.772265 (VIOLATED) -gpio_holdover[31] 0.500000 1.272256 -0.772256 (VIOLATED) -gpio_out[31] 0.500000 1.272247 -0.772247 (VIOLATED) -gpio_vtrip_sel[31] 0.500000 1.272225 -0.772225 (VIOLATED) -gpio_ib_mode_sel[31] 0.500000 1.272219 -0.772219 (VIOLATED) -gpio_loopback_zero[31] 0.500000 1.272210 -0.772210 (VIOLATED) -gpio_slow_sel[30] 0.500000 1.271922 -0.771922 (VIOLATED) -gpio_dm1[30] 0.500000 1.271917 -0.771917 (VIOLATED) -gpio_analog_en[30] 0.500000 1.271910 -0.771910 (VIOLATED) -gpio_dm0[30] 0.500000 1.271905 -0.771905 (VIOLATED) gpio_analog_en[39] 0.500000 1.271902 -0.771902 (VIOLATED) +gpio_slow_sel[39] 0.500000 1.271903 -0.771903 (VIOLATED) gpio_analog_pol[39] 0.500000 1.271901 -0.771901 (VIOLATED) gpio_dm0[39] 0.500000 1.271901 -0.771901 (VIOLATED) gpio_dm1[39] 0.500000 1.271902 -0.771902 (VIOLATED) -gpio_slow_sel[39] 0.500000 1.271903 -0.771903 (VIOLATED) gpio_analog_sel[39] 0.500000 1.271899 -0.771899 (VIOLATED) -gpio_analog_pol[30] 0.500000 1.271898 -0.771898 (VIOLATED) gpio_dm2[39] 0.500000 1.271898 -0.771898 (VIOLATED) gpio_holdover[39] 0.500000 1.271898 -0.771898 (VIOLATED) gpio_out[39] 0.500000 1.271897 -0.771897 (VIOLATED) gpio_ib_mode_sel[39] 0.500000 1.271894 -0.771894 (VIOLATED) gpio_vtrip_sel[39] 0.500000 1.271895 -0.771895 (VIOLATED) gpio_loopback_zero[39] 0.500000 1.271890 -0.771890 (VIOLATED) -gpio_analog_sel[30] 0.500000 1.271864 -0.771864 (VIOLATED) -gpio_dm2[30] 0.500000 1.271855 -0.771855 (VIOLATED) -gpio_holdover[30] 0.500000 1.271849 -0.771849 (VIOLATED) -gpio_out[30] 0.500000 1.271840 -0.771840 (VIOLATED) -gpio_vtrip_sel[30] 0.500000 1.271822 -0.771822 (VIOLATED) -gpio_ib_mode_sel[30] 0.500000 1.271821 -0.771821 (VIOLATED) -gpio_loopback_zero[30] 0.500000 1.271813 -0.771813 (VIOLATED) -gpio_slow_sel[28] 0.500000 1.271389 -0.771389 (VIOLATED) -gpio_dm1[28] 0.500000 1.271384 -0.771384 (VIOLATED) -gpio_analog_en[28] 0.500000 1.271377 -0.771377 (VIOLATED) -gpio_dm0[28] 0.500000 1.271372 -0.771372 (VIOLATED) -gpio_analog_pol[28] 0.500000 1.271365 -0.771365 (VIOLATED) -gpio_analog_sel[28] 0.500000 1.271330 -0.771330 (VIOLATED) -gpio_dm2[28] 0.500000 1.271321 -0.771321 (VIOLATED) -gpio_holdover[28] 0.500000 1.271312 -0.771312 (VIOLATED) -gpio_out[28] 0.500000 1.271304 -0.771304 (VIOLATED) -gpio_ib_mode_sel[28] 0.500000 1.271286 -0.771286 (VIOLATED) -gpio_vtrip_sel[28] 0.500000 1.271284 -0.771284 (VIOLATED) -gpio_loopback_zero[28] 0.500000 1.271276 -0.771276 (VIOLATED) gpio_slow_sel[23] 0.500000 1.271057 -0.771058 (VIOLATED) gpio_dm1[23] 0.500000 1.271057 -0.771057 (VIOLATED) gpio_analog_en[23] 0.500000 1.271053 -0.771053 (VIOLATED) @@ -292,10 +203,10 @@ gpio_vtrip_sel[0] 0.500000 1.270403 -0.770403 (VIOLAT gpio_ib_mode_sel[0] 0.500000 1.270402 -0.770402 (VIOLATED) gpio_loopback_zero[0] 0.500000 1.270398 -0.770398 (VIOLATED) gpio_analog_en[42] 0.500000 1.270301 -0.770301 (VIOLATED) +gpio_slow_sel[42] 0.500000 1.270302 -0.770302 (VIOLATED) gpio_analog_pol[42] 0.500000 1.270300 -0.770300 (VIOLATED) gpio_dm0[42] 0.500000 1.270301 -0.770301 (VIOLATED) gpio_dm1[42] 0.500000 1.270301 -0.770301 (VIOLATED) -gpio_slow_sel[42] 0.500000 1.270302 -0.770302 (VIOLATED) gpio_analog_sel[42] 0.500000 1.270298 -0.770298 (VIOLATED) gpio_dm2[42] 0.500000 1.270297 -0.770297 (VIOLATED) gpio_holdover[42] 0.500000 1.270297 -0.770297 (VIOLATED) @@ -303,30 +214,6 @@ gpio_out[42] 0.500000 1.270296 -0.770296 (VIOLAT gpio_ib_mode_sel[42] 0.500000 1.270294 -0.770294 (VIOLATED) gpio_vtrip_sel[42] 0.500000 1.270294 -0.770294 (VIOLATED) gpio_loopback_zero[42] 0.500000 1.270289 -0.770289 (VIOLATED) -gpio_slow_sel[24] 0.500000 1.270278 -0.770278 (VIOLATED) -gpio_dm1[24] 0.500000 1.270272 -0.770272 (VIOLATED) -gpio_analog_en[24] 0.500000 1.270264 -0.770264 (VIOLATED) -gpio_dm0[24] 0.500000 1.270258 -0.770258 (VIOLATED) -gpio_analog_pol[24] 0.500000 1.270250 -0.770250 (VIOLATED) -gpio_analog_sel[24] 0.500000 1.270209 -0.770209 (VIOLATED) -gpio_dm2[24] 0.500000 1.270197 -0.770197 (VIOLATED) -gpio_slow_sel[33] 0.500000 1.270195 -0.770195 (VIOLATED) -gpio_dm1[33] 0.500000 1.270190 -0.770190 (VIOLATED) -gpio_holdover[24] 0.500000 1.270187 -0.770187 (VIOLATED) -gpio_analog_en[33] 0.500000 1.270183 -0.770183 (VIOLATED) -gpio_dm0[33] 0.500000 1.270178 -0.770178 (VIOLATED) -gpio_out[24] 0.500000 1.270179 -0.770179 (VIOLATED) -gpio_analog_pol[33] 0.500000 1.270170 -0.770170 (VIOLATED) -gpio_analog_sel[33] 0.500000 1.270156 -0.770156 (VIOLATED) -gpio_vtrip_sel[24] 0.500000 1.270155 -0.770155 (VIOLATED) -gpio_dm2[33] 0.500000 1.270148 -0.770148 (VIOLATED) -gpio_ib_mode_sel[24] 0.500000 1.270148 -0.770148 (VIOLATED) -gpio_holdover[33] 0.500000 1.270139 -0.770139 (VIOLATED) -gpio_loopback_zero[24] 0.500000 1.270138 -0.770138 (VIOLATED) -gpio_out[33] 0.500000 1.270131 -0.770130 (VIOLATED) -gpio_vtrip_sel[33] 0.500000 1.270107 -0.770107 (VIOLATED) -gpio_ib_mode_sel[33] 0.500000 1.270100 -0.770100 (VIOLATED) -gpio_loopback_zero[33] 0.500000 1.270092 -0.770092 (VIOLATED) gpio_slow_sel[18] 0.500000 1.268856 -0.768856 (VIOLATED) gpio_dm1[18] 0.500000 1.268855 -0.768855 (VIOLATED) gpio_analog_en[18] 0.500000 1.268852 -0.768852 (VIOLATED) @@ -351,9 +238,9 @@ gpio_out[38] 0.500000 1.268616 -0.768616 (VIOLAT gpio_ib_mode_sel[38] 0.500000 1.268612 -0.768612 (VIOLATED) gpio_vtrip_sel[38] 0.500000 1.268613 -0.768613 (VIOLATED) gpio_loopback_zero[38] 0.500000 1.268609 -0.768609 (VIOLATED) +gpio_slow_sel[43] 0.500000 1.267860 -0.767860 (VIOLATED) gpio_analog_en[43] 0.500000 1.267859 -0.767859 (VIOLATED) gpio_dm1[43] 0.500000 1.267859 -0.767859 (VIOLATED) -gpio_slow_sel[43] 0.500000 1.267860 -0.767860 (VIOLATED) gpio_dm0[43] 0.500000 1.267858 -0.767858 (VIOLATED) gpio_analog_pol[43] 0.500000 1.267857 -0.767857 (VIOLATED) gpio_analog_sel[43] 0.500000 1.267853 -0.767853 (VIOLATED) @@ -400,10 +287,10 @@ gpio_vtrip_sel[14] 0.500000 1.266057 -0.766057 (VIOLAT gpio_ib_mode_sel[14] 0.500000 1.266051 -0.766051 (VIOLATED) gpio_loopback_zero[14] 0.500000 1.266048 -0.766048 (VIOLATED) gpio_analog_en[41] 0.500000 1.265782 -0.765782 (VIOLATED) +gpio_slow_sel[41] 0.500000 1.265782 -0.765782 (VIOLATED) gpio_analog_pol[41] 0.500000 1.265781 -0.765781 (VIOLATED) gpio_dm0[41] 0.500000 1.265781 -0.765781 (VIOLATED) gpio_dm1[41] 0.500000 1.265782 -0.765782 (VIOLATED) -gpio_slow_sel[41] 0.500000 1.265782 -0.765782 (VIOLATED) gpio_analog_sel[41] 0.500000 1.265779 -0.765779 (VIOLATED) gpio_dm2[41] 0.500000 1.265778 -0.765778 (VIOLATED) gpio_holdover[41] 0.500000 1.265778 -0.765778 (VIOLATED) @@ -412,10 +299,10 @@ gpio_ib_mode_sel[41] 0.500000 1.265775 -0.765775 (VIOLAT gpio_vtrip_sel[41] 0.500000 1.265775 -0.765775 (VIOLATED) gpio_loopback_zero[41] 0.500000 1.265771 -0.765771 (VIOLATED) gpio_analog_en[40] 0.500000 1.265545 -0.765545 (VIOLATED) +gpio_slow_sel[40] 0.500000 1.265546 -0.765546 (VIOLATED) gpio_analog_pol[40] 0.500000 1.265545 -0.765545 (VIOLATED) gpio_dm0[40] 0.500000 1.265545 -0.765545 (VIOLATED) gpio_dm1[40] 0.500000 1.265546 -0.765546 (VIOLATED) -gpio_slow_sel[40] 0.500000 1.265546 -0.765546 (VIOLATED) gpio_analog_sel[40] 0.500000 1.265543 -0.765543 (VIOLATED) gpio_dm2[40] 0.500000 1.265542 -0.765542 (VIOLATED) gpio_holdover[40] 0.500000 1.265541 -0.765541 (VIOLATED) @@ -435,36 +322,145 @@ gpio_out[13] 0.500000 1.265293 -0.765293 (VIOLAT gpio_vtrip_sel[13] 0.500000 1.265252 -0.765252 (VIOLATED) gpio_ib_mode_sel[13] 0.500000 1.265249 -0.765249 (VIOLATED) gpio_loopback_zero[13] 0.500000 1.265202 -0.765202 (VIOLATED) -gpio_analog_en[12] 0.500000 1.052992 -0.552992 (VIOLATED) -gpio_slow_sel[12] 0.500000 1.052993 -0.552993 (VIOLATED) -gpio_dm0[12] 0.500000 1.052991 -0.552991 (VIOLATED) -gpio_analog_pol[12] 0.500000 1.052990 -0.552990 (VIOLATED) -gpio_analog_sel[12] 0.500000 1.052985 -0.552985 (VIOLATED) -gpio_holdover[12] 0.500000 1.052983 -0.552983 (VIOLATED) -gpio_vtrip_sel[12] 0.500000 1.052978 -0.552978 (VIOLATED) -gpio_ib_mode_sel[12] 0.500000 1.052974 -0.552974 (VIOLATED) -gpio_oeb[12] 0.500000 1.052962 -0.552962 (VIOLATED) -gpio_loopback_zero[12] 0.500000 1.052933 -0.552933 (VIOLATED) -gpio_analog_en[11] 0.500000 1.052395 -0.552395 (VIOLATED) -gpio_slow_sel[11] 0.500000 1.052395 -0.552395 (VIOLATED) -gpio_analog_pol[11] 0.500000 1.052394 -0.552394 (VIOLATED) -gpio_dm0[11] 0.500000 1.052394 -0.552394 (VIOLATED) -gpio_analog_sel[11] 0.500000 1.052393 -0.552393 (VIOLATED) -gpio_holdover[11] 0.500000 1.052392 -0.552392 (VIOLATED) -gpio_ib_mode_sel[11] 0.500000 1.052391 -0.552391 (VIOLATED) -gpio_vtrip_sel[11] 0.500000 1.052391 -0.552391 (VIOLATED) -gpio_loopback_zero[11] 0.500000 1.052389 -0.552389 (VIOLATED) -gpio_oeb[11] 0.500000 1.052389 -0.552389 (VIOLATED) -gpio_slow_sel[9] 0.500000 1.049339 -0.549339 (VIOLATED) -gpio_analog_en[9] 0.500000 1.049339 -0.549339 (VIOLATED) -gpio_analog_pol[9] 0.500000 1.049338 -0.549338 (VIOLATED) -gpio_dm0[9] 0.500000 1.049339 -0.549339 (VIOLATED) -gpio_analog_sel[9] 0.500000 1.049337 -0.549337 (VIOLATED) -gpio_holdover[9] 0.500000 1.049336 -0.549336 (VIOLATED) -gpio_ib_mode_sel[9] 0.500000 1.049334 -0.549334 (VIOLATED) -gpio_vtrip_sel[9] 0.500000 1.049335 -0.549335 (VIOLATED) -gpio_oeb[9] 0.500000 1.049334 -0.549334 (VIOLATED) -gpio_loopback_zero[9] 0.500000 1.049333 -0.549333 (VIOLATED) +gpio_out[32] 0.500000 1.161772 -0.661772 (VIOLATED) +mprj2/output11/X 0.500000 1.161356 -0.661356 (VIOLATED) +gpio_out[29] 0.500000 1.110799 -0.610799 (VIOLATED) +mprj2/output8/X 0.500000 1.110578 -0.610578 (VIOLATED) +mprj2/ANTENNA_input1_A/DIODE 0.500000 1.090186 -0.590186 (VIOLATED) +mprj2/input1/A 0.500000 1.090186 -0.590186 (VIOLATED) +mprj/ANTENNA_input1_A/DIODE 0.500000 1.089989 -0.589989 (VIOLATED) +mprj/input1/A 0.500000 1.089989 -0.589989 (VIOLATED) +gpio_in[1] 0.500000 1.089870 -0.589870 (VIOLATED) +gpio_analog_en[31] 0.500000 1.077362 -0.577362 (VIOLATED) +gpio_slow_sel[31] 0.500000 1.077362 -0.577362 (VIOLATED) +gpio_analog_pol[31] 0.500000 1.077358 -0.577358 (VIOLATED) +gpio_dm0[31] 0.500000 1.077358 -0.577358 (VIOLATED) +gpio_analog_sel[31] 0.500000 1.077356 -0.577356 (VIOLATED) +gpio_holdover[31] 0.500000 1.077354 -0.577354 (VIOLATED) +gpio_ib_mode_sel[31] 0.500000 1.077351 -0.577351 (VIOLATED) +gpio_vtrip_sel[31] 0.500000 1.077351 -0.577351 (VIOLATED) +gpio_oeb[31] 0.500000 1.077350 -0.577350 (VIOLATED) +gpio_loopback_zero[31] 0.500000 1.077345 -0.577345 (VIOLATED) +gpio_analog_pol[26] 0.500000 1.067241 -0.567241 (VIOLATED) +gpio_slow_sel[26] 0.500000 1.067240 -0.567240 (VIOLATED) +gpio_analog_en[26] 0.500000 1.067240 -0.567240 (VIOLATED) +gpio_dm0[26] 0.500000 1.067239 -0.567239 (VIOLATED) +gpio_analog_sel[26] 0.500000 1.067236 -0.567236 (VIOLATED) +gpio_holdover[26] 0.500000 1.067235 -0.567235 (VIOLATED) +gpio_vtrip_sel[26] 0.500000 1.067232 -0.567232 (VIOLATED) +gpio_ib_mode_sel[26] 0.500000 1.067231 -0.567231 (VIOLATED) +gpio_oeb[26] 0.500000 1.067230 -0.567230 (VIOLATED) +gpio_loopback_zero[26] 0.500000 1.067224 -0.567224 (VIOLATED) +gpio_analog_pol[29] 0.500000 1.066381 -0.566381 (VIOLATED) +gpio_slow_sel[29] 0.500000 1.066380 -0.566380 (VIOLATED) +gpio_analog_en[29] 0.500000 1.066380 -0.566380 (VIOLATED) +gpio_dm0[29] 0.500000 1.066379 -0.566379 (VIOLATED) +gpio_analog_sel[29] 0.500000 1.066376 -0.566376 (VIOLATED) +gpio_holdover[29] 0.500000 1.066375 -0.566375 (VIOLATED) +gpio_vtrip_sel[29] 0.500000 1.066372 -0.566372 (VIOLATED) +gpio_ib_mode_sel[29] 0.500000 1.066371 -0.566371 (VIOLATED) +gpio_oeb[29] 0.500000 1.066371 -0.566371 (VIOLATED) +gpio_loopback_zero[29] 0.500000 1.066365 -0.566365 (VIOLATED) +gpio_slow_sel[25] 0.500000 1.065854 -0.565854 (VIOLATED) +gpio_analog_en[25] 0.500000 1.065853 -0.565853 (VIOLATED) +gpio_dm0[25] 0.500000 1.065853 -0.565853 (VIOLATED) +gpio_analog_pol[25] 0.500000 1.065852 -0.565852 (VIOLATED) +gpio_analog_sel[25] 0.500000 1.065848 -0.565848 (VIOLATED) +gpio_holdover[25] 0.500000 1.065843 -0.565843 (VIOLATED) +gpio_vtrip_sel[25] 0.500000 1.065819 -0.565819 (VIOLATED) +gpio_ib_mode_sel[25] 0.500000 1.065814 -0.565814 (VIOLATED) +gpio_oeb[25] 0.500000 1.065808 -0.565808 (VIOLATED) +gpio_loopback_zero[25] 0.500000 1.065803 -0.565803 (VIOLATED) +gpio_slow_sel[28] 0.500000 1.062745 -0.562745 (VIOLATED) +gpio_analog_en[28] 0.500000 1.062739 -0.562739 (VIOLATED) +gpio_dm0[28] 0.500000 1.062736 -0.562736 (VIOLATED) +gpio_analog_pol[28] 0.500000 1.062732 -0.562732 (VIOLATED) +gpio_analog_sel[28] 0.500000 1.062727 -0.562727 (VIOLATED) +gpio_holdover[28] 0.500000 1.062723 -0.562723 (VIOLATED) +gpio_oeb[28] 0.500000 1.062704 -0.562704 (VIOLATED) +gpio_vtrip_sel[28] 0.500000 1.062704 -0.562704 (VIOLATED) +gpio_ib_mode_sel[28] 0.500000 1.062703 -0.562703 (VIOLATED) +gpio_loopback_zero[28] 0.500000 1.062697 -0.562697 (VIOLATED) +gpio_analog_pol[33] 0.500000 1.062319 -0.562319 (VIOLATED) +gpio_dm0[33] 0.500000 1.062317 -0.562317 (VIOLATED) +gpio_analog_en[33] 0.500000 1.062316 -0.562316 (VIOLATED) +gpio_slow_sel[33] 0.500000 1.062316 -0.562316 (VIOLATED) +gpio_analog_sel[33] 0.500000 1.062306 -0.562306 (VIOLATED) +gpio_holdover[33] 0.500000 1.062291 -0.562291 (VIOLATED) +gpio_vtrip_sel[33] 0.500000 1.062268 -0.562268 (VIOLATED) +gpio_ib_mode_sel[33] 0.500000 1.062266 -0.562266 (VIOLATED) +gpio_oeb[33] 0.500000 1.062259 -0.562259 (VIOLATED) +gpio_loopback_zero[33] 0.500000 1.062253 -0.562253 (VIOLATED) +gpio_slow_sel[27] 0.500000 1.060897 -0.560897 (VIOLATED) +gpio_analog_en[27] 0.500000 1.060892 -0.560892 (VIOLATED) +gpio_dm0[27] 0.500000 1.060889 -0.560889 (VIOLATED) +gpio_analog_pol[27] 0.500000 1.060884 -0.560884 (VIOLATED) +gpio_analog_sel[27] 0.500000 1.060856 -0.560856 (VIOLATED) +gpio_holdover[27] 0.500000 1.060844 -0.560844 (VIOLATED) +gpio_vtrip_sel[27] 0.500000 1.060824 -0.560824 (VIOLATED) +gpio_ib_mode_sel[27] 0.500000 1.060820 -0.560820 (VIOLATED) +gpio_oeb[27] 0.500000 1.060817 -0.560817 (VIOLATED) +gpio_loopback_zero[27] 0.500000 1.060813 -0.560813 (VIOLATED) +gpio_slow_sel[32] 0.500000 1.060369 -0.560369 (VIOLATED) +gpio_analog_en[32] 0.500000 1.060363 -0.560363 (VIOLATED) +gpio_dm0[32] 0.500000 1.060361 -0.560360 (VIOLATED) +gpio_analog_pol[32] 0.500000 1.060357 -0.560357 (VIOLATED) +gpio_analog_sel[32] 0.500000 1.060339 -0.560339 (VIOLATED) +gpio_holdover[32] 0.500000 1.060337 -0.560337 (VIOLATED) +gpio_vtrip_sel[32] 0.500000 1.060334 -0.560334 (VIOLATED) +gpio_ib_mode_sel[32] 0.500000 1.060333 -0.560333 (VIOLATED) +gpio_oeb[32] 0.500000 1.060331 -0.560332 (VIOLATED) +gpio_loopback_zero[32] 0.500000 1.060325 -0.560325 (VIOLATED) +gpio_slow_sel[24] 0.500000 1.055387 -0.555387 (VIOLATED) +gpio_analog_en[24] 0.500000 1.055378 -0.555378 (VIOLATED) +gpio_dm0[24] 0.500000 1.055375 -0.555375 (VIOLATED) +gpio_analog_pol[24] 0.500000 1.055370 -0.555370 (VIOLATED) +gpio_analog_sel[24] 0.500000 1.055344 -0.555344 (VIOLATED) +gpio_holdover[24] 0.500000 1.055339 -0.555339 (VIOLATED) +gpio_vtrip_sel[24] 0.500000 1.055318 -0.555319 (VIOLATED) +gpio_ib_mode_sel[24] 0.500000 1.055318 -0.555318 (VIOLATED) +gpio_oeb[24] 0.500000 1.055318 -0.555318 (VIOLATED) +gpio_loopback_zero[24] 0.500000 1.055308 -0.555308 (VIOLATED) +gpio_slow_sel[34] 0.500000 1.055233 -0.555233 (VIOLATED) +gpio_analog_en[34] 0.500000 1.055226 -0.555226 (VIOLATED) +gpio_dm0[34] 0.500000 1.055225 -0.555225 (VIOLATED) +gpio_analog_pol[34] 0.500000 1.055223 -0.555223 (VIOLATED) +gpio_analog_sel[34] 0.500000 1.055215 -0.555215 (VIOLATED) +gpio_holdover[34] 0.500000 1.055210 -0.555210 (VIOLATED) +gpio_vtrip_sel[34] 0.500000 1.055201 -0.555201 (VIOLATED) +gpio_ib_mode_sel[34] 0.500000 1.055192 -0.555192 (VIOLATED) +gpio_oeb[34] 0.500000 1.055174 -0.555174 (VIOLATED) +gpio_loopback_zero[34] 0.500000 1.055043 -0.555043 (VIOLATED) +gpio_slow_sel[30] 0.500000 1.053099 -0.553099 (VIOLATED) +gpio_analog_en[30] 0.500000 1.053090 -0.553090 (VIOLATED) +gpio_dm0[30] 0.500000 1.053086 -0.553086 (VIOLATED) +gpio_analog_pol[30] 0.500000 1.053081 -0.553081 (VIOLATED) +gpio_analog_sel[30] 0.500000 1.053052 -0.553052 (VIOLATED) +gpio_holdover[30] 0.500000 1.053041 -0.553041 (VIOLATED) +gpio_vtrip_sel[30] 0.500000 1.053019 -0.553019 (VIOLATED) +gpio_ib_mode_sel[30] 0.500000 1.053014 -0.553014 (VIOLATED) +gpio_oeb[30] 0.500000 1.053009 -0.553009 (VIOLATED) +gpio_loopback_zero[30] 0.500000 1.053005 -0.553005 (VIOLATED) +gpio_analog_pol[2] 0.500000 1.051234 -0.551234 (VIOLATED) +gpio_analog_en[2] 0.500000 1.051234 -0.551234 (VIOLATED) +gpio_slow_sel[2] 0.500000 1.051234 -0.551234 (VIOLATED) +gpio_dm0[2] 0.500000 1.051234 -0.551234 (VIOLATED) +gpio_analog_sel[2] 0.500000 1.051232 -0.551232 (VIOLATED) +gpio_holdover[2] 0.500000 1.051231 -0.551231 (VIOLATED) +gpio_ib_mode_sel[2] 0.500000 1.051229 -0.551229 (VIOLATED) +gpio_vtrip_sel[2] 0.500000 1.051229 -0.551229 (VIOLATED) +gpio_oeb[2] 0.500000 1.051229 -0.551229 (VIOLATED) +gpio_loopback_zero[2] 0.500000 1.051227 -0.551227 (VIOLATED) +gpio_slow_sel[9] 0.500000 1.049344 -0.549344 (VIOLATED) +gpio_analog_en[9] 0.500000 1.049344 -0.549344 (VIOLATED) +gpio_analog_pol[9] 0.500000 1.049343 -0.549343 (VIOLATED) +gpio_dm0[9] 0.500000 1.049343 -0.549343 (VIOLATED) +gpio_analog_sel[9] 0.500000 1.049342 -0.549342 (VIOLATED) +gpio_holdover[9] 0.500000 1.049341 -0.549341 (VIOLATED) +gpio_ib_mode_sel[9] 0.500000 1.049339 -0.549339 (VIOLATED) +gpio_vtrip_sel[9] 0.500000 1.049340 -0.549340 (VIOLATED) +gpio_oeb[9] 0.500000 1.049339 -0.549339 (VIOLATED) +gpio_loopback_zero[9] 0.500000 1.049338 -0.549338 (VIOLATED) gpio_slow_sel[3] 0.500000 1.049050 -0.549050 (VIOLATED) gpio_analog_en[3] 0.500000 1.049050 -0.549050 (VIOLATED) gpio_analog_pol[3] 0.500000 1.049049 -0.549049 (VIOLATED) @@ -485,16 +481,6 @@ gpio_vtrip_sel[8] 0.500000 1.047942 -0.547942 (VIOLAT gpio_ib_mode_sel[8] 0.500000 1.047932 -0.547932 (VIOLATED) gpio_oeb[8] 0.500000 1.047923 -0.547923 (VIOLATED) gpio_loopback_zero[8] 0.500000 1.047891 -0.547891 (VIOLATED) -gpio_slow_sel[10] 0.500000 1.047645 -0.547645 (VIOLATED) -gpio_analog_en[10] 0.500000 1.047639 -0.547639 (VIOLATED) -gpio_dm0[10] 0.500000 1.047638 -0.547638 (VIOLATED) -gpio_analog_pol[10] 0.500000 1.047638 -0.547638 (VIOLATED) -gpio_analog_sel[10] 0.500000 1.047634 -0.547634 (VIOLATED) -gpio_holdover[10] 0.500000 1.047631 -0.547631 (VIOLATED) -gpio_vtrip_sel[10] 0.500000 1.047614 -0.547614 (VIOLATED) -gpio_ib_mode_sel[10] 0.500000 1.047611 -0.547611 (VIOLATED) -gpio_oeb[10] 0.500000 1.047610 -0.547610 (VIOLATED) -gpio_loopback_zero[10] 0.500000 1.047608 -0.547608 (VIOLATED) gpio_slow_sel[4] 0.500000 1.047242 -0.547242 (VIOLATED) gpio_analog_en[4] 0.500000 1.047240 -0.547240 (VIOLATED) gpio_dm0[4] 0.500000 1.047240 -0.547240 (VIOLATED) @@ -505,16 +491,26 @@ gpio_vtrip_sel[4] 0.500000 1.047221 -0.547221 (VIOLAT gpio_ib_mode_sel[4] 0.500000 1.047208 -0.547208 (VIOLATED) gpio_oeb[4] 0.500000 1.047197 -0.547197 (VIOLATED) gpio_loopback_zero[4] 0.500000 1.047155 -0.547155 (VIOLATED) -gpio_slow_sel[2] 0.500000 1.046220 -0.546220 (VIOLATED) -gpio_analog_en[2] 0.500000 1.046209 -0.546209 (VIOLATED) -gpio_dm0[2] 0.500000 1.046206 -0.546206 (VIOLATED) -gpio_analog_pol[2] 0.500000 1.046201 -0.546201 (VIOLATED) -gpio_analog_sel[2] 0.500000 1.046165 -0.546165 (VIOLATED) -gpio_holdover[2] 0.500000 1.046148 -0.546148 (VIOLATED) -gpio_vtrip_sel[2] 0.500000 1.046119 -0.546119 (VIOLATED) -gpio_ib_mode_sel[2] 0.500000 1.046112 -0.546112 (VIOLATED) -gpio_oeb[2] 0.500000 1.046104 -0.546104 (VIOLATED) -gpio_loopback_zero[2] 0.500000 1.046089 -0.546089 (VIOLATED) +gpio_slow_sel[10] 0.500000 1.047065 -0.547065 (VIOLATED) +gpio_analog_en[10] 0.500000 1.047059 -0.547059 (VIOLATED) +gpio_dm0[10] 0.500000 1.047058 -0.547058 (VIOLATED) +gpio_analog_pol[10] 0.500000 1.047058 -0.547058 (VIOLATED) +gpio_analog_sel[10] 0.500000 1.047055 -0.547054 (VIOLATED) +gpio_holdover[10] 0.500000 1.047051 -0.547051 (VIOLATED) +gpio_vtrip_sel[10] 0.500000 1.047034 -0.547034 (VIOLATED) +gpio_ib_mode_sel[10] 0.500000 1.047031 -0.547031 (VIOLATED) +gpio_oeb[10] 0.500000 1.047030 -0.547030 (VIOLATED) +gpio_loopback_zero[10] 0.500000 1.047029 -0.547028 (VIOLATED) +gpio_analog_en[12] 0.500000 1.046570 -0.546570 (VIOLATED) +gpio_slow_sel[12] 0.500000 1.046571 -0.546571 (VIOLATED) +gpio_dm0[12] 0.500000 1.046569 -0.546569 (VIOLATED) +gpio_analog_pol[12] 0.500000 1.046568 -0.546568 (VIOLATED) +gpio_analog_sel[12] 0.500000 1.046563 -0.546563 (VIOLATED) +gpio_holdover[12] 0.500000 1.046561 -0.546561 (VIOLATED) +gpio_vtrip_sel[12] 0.500000 1.046556 -0.546556 (VIOLATED) +gpio_ib_mode_sel[12] 0.500000 1.046552 -0.546552 (VIOLATED) +gpio_oeb[12] 0.500000 1.046540 -0.546541 (VIOLATED) +gpio_loopback_zero[12] 0.500000 1.046511 -0.546511 (VIOLATED) gpio_slow_sel[7] 0.500000 1.045858 -0.545858 (VIOLATED) gpio_analog_en[7] 0.500000 1.045855 -0.545855 (VIOLATED) gpio_dm0[7] 0.500000 1.045851 -0.545851 (VIOLATED) @@ -555,31 +551,47 @@ gpio_vtrip_sel[6] 0.500000 1.043492 -0.543492 (VIOLAT gpio_ib_mode_sel[6] 0.500000 1.043487 -0.543487 (VIOLATED) gpio_oeb[6] 0.500000 1.043483 -0.543483 (VIOLATED) gpio_loopback_zero[6] 0.500000 1.043479 -0.543479 (VIOLATED) -gpio_out[8] 0.500000 0.590419 -0.090419 (VIOLATED) -mprj/output9/X 0.500000 0.590377 -0.090377 (VIOLATED) -mprj/clkbuf_0_wb_clk_i/A 0.500000 0.578722 -0.078722 (VIOLATED) -mprj/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 0.578717 -0.078717 (VIOLATED) -gpio_out[7] 0.500000 0.573124 -0.073124 (VIOLATED) -mprj/output8/X 0.500000 0.573079 -0.073079 (VIOLATED) -gpio_in[0] 0.500000 0.556112 -0.056112 (VIOLATED) -gpio_out[9] 0.500000 0.535744 -0.035744 (VIOLATED) -mprj/output10/X 0.500000 0.535711 -0.035711 (VIOLATED) -gpio_out[6] 0.500000 0.530425 -0.030425 (VIOLATED) -mprj/output7/X 0.500000 0.530391 -0.030391 (VIOLATED) -gpio_out[5] 0.500000 0.506950 -0.006950 (VIOLATED) -mprj/output6/X 0.500000 0.506920 -0.006920 (VIOLATED) +gpio_slow_sel[11] 0.500000 1.040747 -0.540747 (VIOLATED) +gpio_analog_en[11] 0.500000 1.040736 -0.540736 (VIOLATED) +gpio_dm0[11] 0.500000 1.040731 -0.540731 (VIOLATED) +gpio_analog_pol[11] 0.500000 1.040723 -0.540723 (VIOLATED) +gpio_analog_sel[11] 0.500000 1.040708 -0.540708 (VIOLATED) +gpio_holdover[11] 0.500000 1.040689 -0.540689 (VIOLATED) +gpio_vtrip_sel[11] 0.500000 1.040654 -0.540654 (VIOLATED) +gpio_ib_mode_sel[11] 0.500000 1.040645 -0.540645 (VIOLATED) +gpio_oeb[11] 0.500000 1.040635 -0.540635 (VIOLATED) +gpio_loopback_zero[11] 0.500000 1.040606 -0.540606 (VIOLATED) +gpio_out[31] 0.500000 0.683609 -0.183609 (VIOLATED) +mprj2/output10/X 0.500000 0.683548 -0.183548 (VIOLATED) +gpio_out[8] 0.500000 0.592591 -0.092591 (VIOLATED) +mprj/output9/X 0.500000 0.592549 -0.092549 (VIOLATED) +gpio_out[7] 0.500000 0.576637 -0.076637 (VIOLATED) +mprj/output8/X 0.500000 0.576593 -0.076593 (VIOLATED) +gpio_out[9] 0.500000 0.539270 -0.039270 (VIOLATED) +mprj/output10/X 0.500000 0.539236 -0.039236 (VIOLATED) +gpio_out[6] 0.500000 0.533956 -0.033956 (VIOLATED) +mprj/output7/X 0.500000 0.533922 -0.033922 (VIOLATED) +gpio_out[5] 0.500000 0.510467 -0.010467 (VIOLATED) +mprj/output6/X 0.500000 0.510438 -0.010438 (VIOLATED) mprj/output2/A 0.500000 0.502309 -0.002309 (VIOLATED) +mprj2/output2/A 0.500000 0.502309 -0.002309 (VIOLATED) mprj/ANTENNA_output2_A/DIODE 0.500000 0.502307 -0.002307 (VIOLATED) +mprj2/ANTENNA_output2_A/DIODE 0.500000 0.502307 -0.002307 (VIOLATED) max fanout Pin Limit Fanout Slack --------------------------------------------------------- mprj/wire20/X 10 19 -9 (VIOLATED) +mprj2/wire20/X 10 19 -9 (VIOLATED) mprj/clkbuf_0_wb_clk_i/X 10 17 -7 (VIOLATED) +mprj2/clkbuf_0_wb_clk_i/X 10 17 -7 (VIOLATED) mprj/load_slew26/X 10 15 -5 (VIOLATED) +mprj2/load_slew26/X 10 15 -5 (VIOLATED) mprj/clkbuf_3_6_0_wb_clk_i/X 10 12 -2 (VIOLATED) mprj/clkbuf_3_7_0_wb_clk_i/X 10 12 -2 (VIOLATED) +mprj2/clkbuf_3_6_0_wb_clk_i/X 10 12 -2 (VIOLATED) +mprj2/clkbuf_3_7_0_wb_clk_i/X 10 12 -2 (VIOLATED) mprj/_384_/Y 10 11 (VIOLATED) mprj/_385_/Y 10 11 (VIOLATED) mprj/_564_/X 10 11 (VIOLATED) @@ -589,34 +601,35 @@ mprj/clkbuf_3_2_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_3_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_4_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_5_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/_384_/Y 10 11 (VIOLATED) +mprj2/_385_/Y 10 11 (VIOLATED) +mprj2/_564_/X 10 11 (VIOLATED) +mprj2/clkbuf_3_0_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_1_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_2_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_3_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_4_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_5_0_wb_clk_i/X 10 11 (VIOLATED) max capacitance Pin Limit Cap Slack ------------------------------------------------------------------------ -gpio_loopback_zero[35] 0.200000 0.380934 -0.180934 (VIOLATED) -gpio_loopback_zero[32] 0.200000 0.380445 -0.180445 (VIOLATED) +gpio_in[0] 0.200000 0.596947 -0.396947 (VIOLATED) +mprj2/output2/X 0.200000 0.467476 -0.267476 (VIOLATED) +mprj2/output4/X 0.200000 0.425970 -0.225970 (VIOLATED) +gpio_loopback_zero[35] 0.200000 0.381737 -0.181737 (VIOLATED) gpio_loopback_zero[19] 0.200000 0.380407 -0.180407 (VIOLATED) gpio_loopback_zero[15] 0.200000 0.380394 -0.180394 (VIOLATED) gpio_loopback_zero[37] 0.200000 0.380343 -0.180343 (VIOLATED) -gpio_loopback_zero[26] 0.200000 0.380334 -0.180334 (VIOLATED) -gpio_loopback_zero[25] 0.200000 0.380276 -0.180276 (VIOLATED) -gpio_loopback_zero[36] 0.200000 0.380070 -0.180070 (VIOLATED) -gpio_loopback_zero[27] 0.200000 0.380069 -0.180069 (VIOLATED) +gpio_loopback_zero[36] 0.200000 0.380186 -0.180186 (VIOLATED) gpio_loopback_zero[20] 0.200000 0.380034 -0.180034 (VIOLATED) -gpio_loopback_zero[29] 0.200000 0.379958 -0.179958 (VIOLATED) gpio_loopback_zero[22] 0.200000 0.379779 -0.179779 (VIOLATED) gpio_loopback_zero[21] 0.200000 0.379767 -0.179767 (VIOLATED) gpio_loopback_zero[39] 0.200000 0.379719 -0.179719 (VIOLATED) -gpio_loopback_zero[34] 0.200000 0.379654 -0.179654 (VIOLATED) -gpio_loopback_zero[31] 0.200000 0.379488 -0.179488 (VIOLATED) -gpio_loopback_zero[30] 0.200000 0.379409 -0.179409 (VIOLATED) gpio_loopback_zero[42] 0.200000 0.379241 -0.179241 (VIOLATED) -gpio_loopback_zero[28] 0.200000 0.379237 -0.179237 (VIOLATED) gpio_loopback_zero[23] 0.200000 0.379213 -0.179213 (VIOLATED) gpio_loopback_zero[0] 0.200000 0.379088 -0.179088 (VIOLATED) -gpio_loopback_zero[33] 0.200000 0.378875 -0.178875 (VIOLATED) -gpio_loopback_zero[24] 0.200000 0.378833 -0.178833 (VIOLATED) gpio_loopback_zero[38] 0.200000 0.378622 -0.178622 (VIOLATED) gpio_loopback_zero[18] 0.200000 0.378593 -0.178593 (VIOLATED) gpio_loopback_zero[43] 0.200000 0.378344 -0.178344 (VIOLATED) @@ -626,25 +639,42 @@ gpio_loopback_zero[41] 0.200000 0.377904 -0.177904 (VIOLAT gpio_loopback_zero[40] 0.200000 0.377832 -0.177832 (VIOLATED) gpio_loopback_zero[14] 0.200000 0.377729 -0.177729 (VIOLATED) gpio_loopback_zero[13] 0.200000 0.377175 -0.177175 (VIOLATED) -gpio_loopback_zero[11] 0.200000 0.314006 -0.114006 (VIOLATED) -gpio_loopback_zero[12] 0.200000 0.313844 -0.113844 (VIOLATED) +mprj2/output5/X 0.200000 0.355557 -0.155557 (VIOLATED) +gpio_in[1] 0.200000 0.324576 -0.124576 (VIOLATED) +gpio_loopback_zero[31] 0.200000 0.321392 -0.121392 (VIOLATED) +gpio_loopback_zero[26] 0.200000 0.318348 -0.118348 (VIOLATED) +gpio_loopback_zero[29] 0.200000 0.318100 -0.118100 (VIOLATED) +gpio_loopback_zero[25] 0.200000 0.317784 -0.117784 (VIOLATED) +gpio_loopback_zero[28] 0.200000 0.316903 -0.116903 (VIOLATED) +gpio_loopback_zero[33] 0.200000 0.316693 -0.116693 (VIOLATED) +gpio_loopback_zero[27] 0.200000 0.316263 -0.116263 (VIOLATED) +gpio_loopback_zero[32] 0.200000 0.316216 -0.116216 (VIOLATED) +gpio_loopback_zero[24] 0.200000 0.314619 -0.114619 (VIOLATED) +gpio_loopback_zero[34] 0.200000 0.314183 -0.114183 (VIOLATED) +gpio_loopback_zero[30] 0.200000 0.313905 -0.113905 (VIOLATED) +gpio_loopback_zero[2] 0.200000 0.313637 -0.113637 (VIOLATED) gpio_loopback_zero[9] 0.200000 0.313087 -0.113087 (VIOLATED) gpio_loopback_zero[3] 0.200000 0.312938 -0.112938 (VIOLATED) -gpio_loopback_zero[10] 0.200000 0.312422 -0.112422 (VIOLATED) +gpio_loopback_zero[10] 0.200000 0.312249 -0.112249 (VIOLATED) gpio_loopback_zero[8] 0.200000 0.312219 -0.112219 (VIOLATED) gpio_loopback_zero[4] 0.200000 0.312034 -0.112034 (VIOLATED) +gpio_loopback_zero[12] 0.200000 0.311923 -0.111923 (VIOLATED) gpio_loopback_zero[7] 0.200000 0.311750 -0.111750 (VIOLATED) -gpio_loopback_zero[2] 0.200000 0.311731 -0.111731 (VIOLATED) gpio_loopback_zero[5] 0.200000 0.311267 -0.111267 (VIOLATED) gpio_loopback_zero[6] 0.200000 0.311086 -0.111086 (VIOLATED) gpio_loopback_zero[1] 0.200000 0.311072 -0.111072 (VIOLATED) +gpio_loopback_zero[11] 0.200000 0.310038 -0.110038 (VIOLATED) +mprj2/output6/X 0.200000 0.271978 -0.071978 (VIOLATED) +mprj2/output3/X 0.200000 0.237348 -0.037348 (VIOLATED) +mprj2/output12/X 0.200000 0.210694 -0.010694 (VIOLATED) +mprj2/output7/X 0.200000 0.200669 -0.000669 (VIOLATED) =========================================================================== report_parasitic_annotation -report_unannotated ============================================================================ -Found 217 unannotated drivers. +Found 223 unannotated drivers. analog_io[0] analog_io[10] analog_io[11] @@ -862,18 +892,24 @@ Found 217 unannotated drivers. mprj/clkload3/X mprj/clkload4/X mprj/clkload5/X + mprj2/clkload0/X + mprj2/clkload1/X + mprj2/clkload2/X + mprj2/clkload3/X + mprj2/clkload4/X + mprj2/clkload5/X Found 0 partially unannotated drivers. =========================================================================== -max slew violation count 519 -max fanout violation count 14 -max cap violation count 44 +max slew violation count 526 +max fanout violation count 28 +max cap violation count 53 ============================================================================ =========================================================================== check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks =========================================================================== -Warning: There are 84 unclocked register/latch pins. +Warning: There are 168 unclocked register/latch pins. mprj/_675_/CLK mprj/_676_/CLK mprj/_677_/CLK @@ -958,7 +994,91 @@ Warning: There are 84 unclocked register/latch pins. mprj/_756_/CLK mprj/_757_/CLK mprj/_758_/CLK -Warning: There are 183 unconstrained endpoints. + mprj2/_675_/CLK + mprj2/_676_/CLK + mprj2/_677_/CLK + mprj2/_678_/CLK + mprj2/_679_/CLK + mprj2/_680_/CLK + mprj2/_681_/CLK + mprj2/_682_/CLK + mprj2/_683_/CLK + mprj2/_684_/CLK + mprj2/_685_/CLK + mprj2/_686_/CLK + mprj2/_687_/CLK + mprj2/_688_/CLK + mprj2/_689_/CLK + mprj2/_690_/CLK + mprj2/_691_/CLK + mprj2/_692_/CLK + mprj2/_693_/CLK + mprj2/_694_/CLK + mprj2/_695_/CLK + mprj2/_696_/CLK + mprj2/_697_/CLK + mprj2/_698_/CLK + mprj2/_699_/CLK + mprj2/_700_/CLK + mprj2/_701_/CLK + mprj2/_702_/CLK + mprj2/_703_/CLK + mprj2/_704_/CLK + mprj2/_705_/CLK + mprj2/_706_/CLK + mprj2/_707_/CLK + mprj2/_708_/CLK + mprj2/_709_/CLK + mprj2/_710_/CLK + mprj2/_711_/CLK + mprj2/_712_/CLK + mprj2/_713_/CLK + mprj2/_714_/CLK + mprj2/_715_/CLK + mprj2/_716_/CLK + mprj2/_717_/CLK + mprj2/_718_/CLK + mprj2/_719_/CLK + mprj2/_720_/CLK + mprj2/_721_/CLK + mprj2/_722_/CLK + mprj2/_723_/CLK + mprj2/_724_/CLK + mprj2/_725_/CLK + mprj2/_726_/CLK + mprj2/_727_/CLK + mprj2/_728_/CLK + mprj2/_729_/CLK + mprj2/_730_/CLK + mprj2/_731_/CLK + mprj2/_732_/CLK + mprj2/_733_/CLK + mprj2/_734_/CLK + mprj2/_735_/CLK + mprj2/_736_/CLK + mprj2/_737_/CLK + mprj2/_738_/CLK + mprj2/_739_/CLK + mprj2/_740_/CLK + mprj2/_741_/CLK + mprj2/_742_/CLK + mprj2/_743_/CLK + mprj2/_744_/CLK + mprj2/_745_/CLK + mprj2/_746_/CLK + mprj2/_747_/CLK + mprj2/_748_/CLK + mprj2/_749_/CLK + mprj2/_750_/CLK + mprj2/_751_/CLK + mprj2/_752_/CLK + mprj2/_753_/CLK + mprj2/_754_/CLK + mprj2/_755_/CLK + mprj2/_756_/CLK + mprj2/_757_/CLK + mprj2/_758_/CLK +Warning: There are 278 unconstrained endpoints. analog_io[0] analog_io[10] analog_io[11] @@ -1050,7 +1170,18 @@ Warning: There are 183 unconstrained endpoints. gpio_out[10] gpio_out[11] gpio_out[12] + gpio_out[24] + gpio_out[25] + gpio_out[26] + gpio_out[27] + gpio_out[28] + gpio_out[29] gpio_out[2] + gpio_out[30] + gpio_out[31] + gpio_out[32] + gpio_out[33] + gpio_out[34] gpio_out[3] gpio_out[4] gpio_out[5] @@ -1142,3 +1273,87 @@ Warning: There are 183 unconstrained endpoints. mprj/_756_/D mprj/_757_/D mprj/_758_/D + mprj2/_675_/D + mprj2/_676_/D + mprj2/_677_/D + mprj2/_678_/D + mprj2/_679_/D + mprj2/_680_/D + mprj2/_681_/D + mprj2/_682_/D + mprj2/_683_/D + mprj2/_684_/D + mprj2/_685_/D + mprj2/_686_/D + mprj2/_687_/D + mprj2/_688_/D + mprj2/_689_/D + mprj2/_690_/D + mprj2/_691_/D + mprj2/_692_/D + mprj2/_693_/D + mprj2/_694_/D + mprj2/_695_/D + mprj2/_696_/D + mprj2/_697_/D + mprj2/_698_/D + mprj2/_699_/D + mprj2/_700_/D + mprj2/_701_/D + mprj2/_702_/D + mprj2/_703_/D + mprj2/_704_/D + mprj2/_705_/D + mprj2/_706_/D + mprj2/_707_/D + mprj2/_708_/D + mprj2/_709_/D + mprj2/_710_/D + mprj2/_711_/D + mprj2/_712_/D + mprj2/_713_/D + mprj2/_714_/D + mprj2/_715_/D + mprj2/_716_/D + mprj2/_717_/D + mprj2/_718_/D + mprj2/_719_/D + mprj2/_720_/D + mprj2/_721_/D + mprj2/_722_/D + mprj2/_723_/D + mprj2/_724_/D + mprj2/_725_/D + mprj2/_726_/D + mprj2/_727_/D + mprj2/_728_/D + mprj2/_729_/D + mprj2/_730_/D + mprj2/_731_/D + mprj2/_732_/D + mprj2/_733_/D + mprj2/_734_/D + mprj2/_735_/D + mprj2/_736_/D + mprj2/_737_/D + mprj2/_738_/D + mprj2/_739_/D + mprj2/_740_/D + mprj2/_741_/D + mprj2/_742_/D + mprj2/_743_/D + mprj2/_744_/D + mprj2/_745_/D + mprj2/_746_/D + mprj2/_747_/D + mprj2/_748_/D + mprj2/_749_/D + mprj2/_750_/D + mprj2/_751_/D + mprj2/_752_/D + mprj2/_753_/D + mprj2/_754_/D + mprj2/_755_/D + mprj2/_756_/D + mprj2/_757_/D + mprj2/_758_/D diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ff_n40C_1v95/clock.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ff_n40C_1v95/clock.rpt index f553fd2..dc6a22c 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ff_n40C_1v95/clock.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ff_n40C_1v95/clock.rpt @@ -19,20 +19,20 @@ Clock __VIRTUAL_CLK__ rise -> rise min max 0.000000 0.000000 source latency -2.687630 network latency mprj/_713_/CLK - 2.762273 network latency mprj/_683_/CLK +3.640097 network latency mprj/_713_/CLK + 3.826726 network latency mprj2/_683_/CLK --------------- -2.687630 2.762273 latency - 0.074643 skew +3.640097 3.826726 latency + 0.186629 skew rise -> fall min max 0.000000 0.000000 source latency -2.538456 network latency mprj/_701_/CLK - 2.596917 network latency mprj/_683_/CLK +3.160946 network latency mprj/_701_/CLK + 3.297232 network latency mprj2/_683_/CLK --------------- -2.538456 2.596917 latency - 0.058461 skew +3.160946 3.297232 latency + 0.136286 skew diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ff_n40C_1v95/max.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ff_n40C_1v95/max.rpt index e81ad90..c6c177b 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ff_n40C_1v95/max.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ff_n40C_1v95/max.rpt @@ -4,8 +4,8 @@ report_checks -path_delay max (Setup) ============================================================================ ======================= min_ff_n40C_1v95 Corner =================================== -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14,10 +14,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 1.276662 0.940080 2.940080 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.277107 0.000000 2.940080 ^ gpio_slow_sel[25] (out) - 2.940080 data arrival time + 11 0.381737 1.278869 0.938461 2.938461 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.278891 0.000000 2.938461 ^ gpio_slow_sel[35] (out) + 2.938461 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -27,13 +27,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940080 data arrival time + -2.938461 data arrival time --------------------------------------------------------------------------------------------- - 4.809921 slack (MET) + 4.811539 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -42,10 +42,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 1.276662 0.940036 2.940036 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.277105 0.000000 2.940036 ^ gpio_dm1[25] (out) - 2.940036 data arrival time + 11 0.381737 1.278869 0.938419 2.938419 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.278891 0.000000 2.938419 ^ gpio_dm1[35] (out) + 2.938419 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -55,13 +55,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940036 data arrival time + -2.938419 data arrival time --------------------------------------------------------------------------------------------- - 4.809964 slack (MET) + 4.811582 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -70,10 +70,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 1.276662 0.939964 2.939964 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.277102 0.000000 2.939964 ^ gpio_analog_en[25] (out) - 2.939964 data arrival time + 11 0.381737 1.278869 0.938369 2.938369 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.278890 0.000000 2.938369 ^ gpio_analog_en[35] (out) + 2.938369 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -83,13 +83,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939964 data arrival time + -2.938369 data arrival time --------------------------------------------------------------------------------------------- - 4.810036 slack (MET) + 4.811631 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -98,10 +98,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 1.276662 0.939915 2.939915 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.277100 0.000000 2.939915 ^ gpio_dm0[25] (out) - 2.939915 data arrival time + 11 0.381737 1.278869 0.938226 2.938226 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.278889 0.000000 2.938226 ^ gpio_dm0[35] (out) + 2.938226 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -111,13 +111,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939915 data arrival time + -2.938226 data arrival time --------------------------------------------------------------------------------------------- - 4.810085 slack (MET) + 4.811773 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -126,10 +126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 1.276662 0.939763 2.939763 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.277094 0.000000 2.939763 ^ gpio_analog_pol[25] (out) - 2.939763 data arrival time + 11 0.381737 1.278869 0.938123 2.938123 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.278888 0.000000 2.938123 ^ gpio_analog_pol[35] (out) + 2.938123 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -139,13 +139,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939763 data arrival time + -2.938123 data arrival time --------------------------------------------------------------------------------------------- - 4.810237 slack (MET) + 4.811877 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -154,10 +154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 1.275081 0.938003 2.938003 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.275167 0.000000 2.938003 ^ gpio_slow_sel[32] (out) - 2.938003 data arrival time + 11 0.380186 1.274570 0.937897 2.937897 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.274694 0.000000 2.937897 ^ gpio_slow_sel[36] (out) + 2.937897 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -167,13 +167,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938003 data arrival time + -2.937897 data arrival time --------------------------------------------------------------------------------------------- - 4.811997 slack (MET) + 4.812103 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -182,10 +182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 1.275081 0.937747 2.937747 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.275163 0.000000 2.937747 ^ gpio_dm1[32] (out) - 2.937747 data arrival time + 11 0.381737 1.278869 0.937669 2.937669 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.278884 0.000000 2.937669 ^ gpio_analog_sel[35] (out) + 2.937669 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -195,13 +195,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937747 data arrival time + -2.937669 data arrival time --------------------------------------------------------------------------------------------- - 4.812253 slack (MET) + 4.812331 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -210,10 +210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 1.276662 0.937633 2.937633 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.277008 0.000000 2.937633 ^ gpio_analog_sel[25] (out) - 2.937633 data arrival time + 11 0.380186 1.274570 0.937648 2.937648 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.274689 0.000000 2.937648 ^ gpio_dm1[36] (out) + 2.937648 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -223,13 +223,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937633 data arrival time + -2.937648 data arrival time --------------------------------------------------------------------------------------------- - 4.812366 slack (MET) + 4.812353 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -238,10 +238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 1.274181 0.937608 2.937608 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.274305 0.000000 2.937608 ^ gpio_slow_sel[36] (out) - 2.937608 data arrival time + 11 0.381737 1.278869 0.937572 2.937572 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.278884 0.000000 2.937572 ^ gpio_dm2[35] (out) + 2.937572 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -251,13 +251,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937608 data arrival time + -2.937572 data arrival time --------------------------------------------------------------------------------------------- - 4.812391 slack (MET) + 4.812428 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -266,10 +266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 1.274183 0.937466 2.937466 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.274304 0.000000 2.937466 ^ gpio_slow_sel[27] (out) - 2.937466 data arrival time + 11 0.381737 1.278869 0.937460 2.937460 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.278883 0.000000 2.937460 ^ gpio_holdover[35] (out) + 2.937460 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -279,13 +279,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937466 data arrival time + -2.937460 data arrival time --------------------------------------------------------------------------------------------- - 4.812534 slack (MET) + 4.812540 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -294,10 +294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 1.274183 0.937424 2.937424 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.274303 0.000000 2.937424 ^ gpio_dm1[27] (out) - 2.937424 data arrival time + 11 0.380186 1.274570 0.937397 2.937397 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.274683 0.000000 2.937397 ^ gpio_analog_en[36] (out) + 2.937397 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -307,13 +307,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937424 data arrival time + -2.937397 data arrival time --------------------------------------------------------------------------------------------- - 4.812575 slack (MET) + 4.812603 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -322,10 +322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 1.275081 0.937400 2.937400 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.275156 0.000000 2.937400 ^ gpio_analog_en[32] (out) - 2.937400 data arrival time + 11 0.381737 1.278869 0.937348 2.937348 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.278882 0.000000 2.937348 ^ gpio_out[35] (out) + 2.937348 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -335,13 +335,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937400 data arrival time + -2.937348 data arrival time --------------------------------------------------------------------------------------------- - 4.812600 slack (MET) + 4.812652 slack (MET) Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -350,10 +350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 1.274181 0.937359 2.937359 ^ gpio_loopback_zero[36] (in) + 11 0.380186 1.274570 0.937314 2.937314 ^ gpio_loopback_zero[36] (in) gpio_loopback_zero[36] (net) - 1.274299 0.000000 2.937359 ^ gpio_dm1[36] (out) - 2.937359 data arrival time + 1.274681 0.000000 2.937314 ^ gpio_dm0[36] (out) + 2.937314 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -363,13 +363,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937359 data arrival time + -2.937314 data arrival time --------------------------------------------------------------------------------------------- - 4.812641 slack (MET) + 4.812686 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -378,10 +378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 1.274183 0.937220 2.937220 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.274299 0.000000 2.937220 ^ gpio_analog_en[27] (out) - 2.937220 data arrival time + 11 0.380394 1.274939 0.936958 2.936958 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.275010 0.000000 2.936958 ^ gpio_slow_sel[15] (out) + 2.936958 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -391,13 +391,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937220 data arrival time + -2.936958 data arrival time --------------------------------------------------------------------------------------------- - 4.812779 slack (MET) + 4.813042 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -406,10 +406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 1.275081 0.937129 2.937129 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.275152 0.000000 2.937129 ^ gpio_dm0[32] (out) - 2.937129 data arrival time + 11 0.381737 1.278869 0.936956 2.936956 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.278879 0.000000 2.936956 ^ gpio_vtrip_sel[35] (out) + 2.936956 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -419,13 +419,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937129 data arrival time + -2.936956 data arrival time --------------------------------------------------------------------------------------------- - 4.812871 slack (MET) + 4.813044 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -434,10 +434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 1.274181 0.937108 2.937109 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.274294 0.000000 2.937109 ^ gpio_analog_en[36] (out) - 2.937109 data arrival time + 11 0.380394 1.274939 0.936922 2.936922 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.275010 0.000000 2.936922 ^ gpio_dm1[15] (out) + 2.936922 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -447,13 +447,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937109 data arrival time + -2.936922 data arrival time --------------------------------------------------------------------------------------------- - 4.812891 slack (MET) + 4.813077 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -462,10 +462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 1.273863 0.937109 2.937109 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.273987 0.000000 2.937109 ^ gpio_slow_sel[29] (out) - 2.937109 data arrival time + 11 0.380407 1.274996 0.936914 2.936914 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.275068 0.000000 2.936914 ^ gpio_slow_sel[19] (out) + 2.936914 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -475,13 +475,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937109 data arrival time + -2.936914 data arrival time --------------------------------------------------------------------------------------------- - 4.812891 slack (MET) + 4.813086 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -490,10 +490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 1.276662 0.937092 2.937092 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.276988 0.000000 2.937092 ^ gpio_dm2[25] (out) - 2.937092 data arrival time + 11 0.380186 1.274570 0.936900 2.936900 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.274673 0.000000 2.936900 ^ gpio_analog_pol[36] (out) + 2.936900 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -503,13 +503,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937092 data arrival time + -2.936900 data arrival time --------------------------------------------------------------------------------------------- - 4.812909 slack (MET) + 4.813100 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -518,10 +518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 1.273863 0.937066 2.937066 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.273986 0.000000 2.937066 ^ gpio_dm1[29] (out) - 2.937066 data arrival time + 11 0.380407 1.274996 0.936880 2.936880 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.275067 0.000000 2.936880 ^ gpio_dm1[19] (out) + 2.936880 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -531,13 +531,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937066 data arrival time + -2.936880 data arrival time --------------------------------------------------------------------------------------------- - 4.812934 slack (MET) + 4.813120 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -546,10 +546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 1.274181 0.937025 2.937025 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.274292 0.000000 2.937025 ^ gpio_dm0[36] (out) - 2.937025 data arrival time + 11 0.380394 1.274939 0.936686 2.936686 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.275006 0.000000 2.936686 ^ gpio_analog_en[15] (out) + 2.936686 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -559,13 +559,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937025 data arrival time + -2.936686 data arrival time --------------------------------------------------------------------------------------------- - 4.812974 slack (MET) + 4.813314 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -574,10 +574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 1.273863 0.937009 2.937009 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.273985 0.000000 2.937009 ^ gpio_analog_en[29] (out) - 2.937009 data arrival time + 11 0.380407 1.274996 0.936625 2.936625 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.275063 0.000000 2.936625 ^ gpio_analog_en[19] (out) + 2.936625 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -587,13 +587,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937009 data arrival time + -2.936625 data arrival time --------------------------------------------------------------------------------------------- - 4.812991 slack (MET) + 4.813375 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -602,10 +602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 1.274939 0.936958 2.936958 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.275010 0.000000 2.936958 ^ gpio_slow_sel[15] (out) - 2.936958 data arrival time + 11 0.381737 1.278869 0.936528 2.936528 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.278877 0.000000 2.936528 ^ gpio_ib_mode_sel[35] (out) + 2.936528 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -615,13 +615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936958 data arrival time + -2.936528 data arrival time --------------------------------------------------------------------------------------------- - 4.813042 slack (MET) + 4.813472 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -630,10 +630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 1.274183 0.936950 2.936950 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.274293 0.000000 2.936950 ^ gpio_dm0[27] (out) - 2.936950 data arrival time + 11 0.380394 1.274939 0.936427 2.936427 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.275001 0.000000 2.936427 ^ gpio_dm0[15] (out) + 2.936427 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -643,13 +643,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936950 data arrival time + -2.936427 data arrival time --------------------------------------------------------------------------------------------- - 4.813050 slack (MET) + 4.813573 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -658,10 +658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 1.274939 0.936922 2.936922 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.275010 0.000000 2.936922 ^ gpio_dm1[15] (out) - 2.936922 data arrival time + 11 0.380343 1.274843 0.936387 2.936387 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.274912 0.000000 2.936387 ^ gpio_slow_sel[37] (out) + 2.936387 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -671,13 +671,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936922 data arrival time + -2.936387 data arrival time --------------------------------------------------------------------------------------------- - 4.813077 slack (MET) + 4.813613 slack (MET) Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[19] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -686,10 +686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 1.274996 0.936914 2.936914 ^ gpio_loopback_zero[19] (in) + 11 0.380407 1.274996 0.936366 2.936366 ^ gpio_loopback_zero[19] (in) gpio_loopback_zero[19] (net) - 1.275068 0.000000 2.936914 ^ gpio_slow_sel[19] (out) - 2.936914 data arrival time + 1.275059 0.000000 2.936366 ^ gpio_dm0[19] (out) + 2.936366 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -699,13 +699,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936914 data arrival time + -2.936366 data arrival time --------------------------------------------------------------------------------------------- - 4.813086 slack (MET) + 4.813633 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -714,10 +714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 1.274996 0.936880 2.936880 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.275067 0.000000 2.936880 ^ gpio_dm1[19] (out) - 2.936880 data arrival time + 11 0.380343 1.274843 0.936343 2.936343 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.274912 0.000000 2.936343 ^ gpio_dm1[37] (out) + 2.936343 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -727,13 +727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936880 data arrival time + -2.936343 data arrival time --------------------------------------------------------------------------------------------- - 4.813120 slack (MET) + 4.813656 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -742,10 +742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 1.273863 0.936865 2.936865 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.273981 0.000000 2.936865 ^ gpio_dm0[29] (out) - 2.936865 data arrival time + 11 0.380343 1.274843 0.936286 2.936286 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.274911 0.000000 2.936286 ^ gpio_analog_en[37] (out) + 2.936286 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -755,13 +755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936865 data arrival time + -2.936286 data arrival time --------------------------------------------------------------------------------------------- - 4.813135 slack (MET) + 4.813714 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -770,10 +770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 1.275081 0.936770 2.936770 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.275146 0.000000 2.936770 ^ gpio_analog_pol[32] (out) - 2.936770 data arrival time + 11 0.380343 1.274843 0.936239 2.936239 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.274910 0.000000 2.936239 ^ gpio_dm0[37] (out) + 2.936239 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -783,13 +783,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936770 data arrival time + -2.936239 data arrival time --------------------------------------------------------------------------------------------- - 4.813230 slack (MET) + 4.813761 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -798,10 +798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 1.274939 0.936686 2.936686 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.275006 0.000000 2.936686 ^ gpio_analog_en[15] (out) - 2.936686 data arrival time + 11 0.380343 1.274843 0.936174 2.936174 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.274909 0.000000 2.936174 ^ gpio_analog_pol[37] (out) + 2.936174 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -811,13 +811,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936686 data arrival time + -2.936174 data arrival time --------------------------------------------------------------------------------------------- - 4.813314 slack (MET) + 4.813826 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -826,10 +826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 1.274996 0.936625 2.936625 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.275063 0.000000 2.936625 ^ gpio_analog_en[19] (out) - 2.936625 data arrival time + 11 0.380394 1.274939 0.936083 2.936083 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.274996 0.000000 2.936083 ^ gpio_analog_pol[15] (out) + 2.936083 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -839,13 +839,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936625 data arrival time + -2.936083 data arrival time --------------------------------------------------------------------------------------------- - 4.813375 slack (MET) + 4.813918 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -854,10 +854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 1.274181 0.936612 2.936612 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.274284 0.000000 2.936612 ^ gpio_analog_pol[36] (out) - 2.936612 data arrival time + 11 0.380407 1.274996 0.936022 2.936022 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.275053 0.000000 2.936022 ^ gpio_analog_pol[19] (out) + 2.936022 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -867,13 +867,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936612 data arrival time + -2.936022 data arrival time --------------------------------------------------------------------------------------------- - 4.813387 slack (MET) + 4.813978 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -882,10 +882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 1.274183 0.936590 2.936590 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.274286 0.000000 2.936590 ^ gpio_analog_pol[27] (out) - 2.936590 data arrival time + 11 0.380034 1.273733 0.936000 2.936000 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.273803 0.000000 2.936000 ^ gpio_slow_sel[20] (out) + 2.936000 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -895,13 +895,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936590 data arrival time + -2.936000 data arrival time --------------------------------------------------------------------------------------------- - 4.813410 slack (MET) + 4.814000 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -910,10 +910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 1.276186 0.936480 2.936480 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.276209 0.000000 2.936480 ^ gpio_slow_sel[35] (out) - 2.936480 data arrival time + 11 0.380034 1.273733 0.935956 2.935956 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.273803 0.000000 2.935956 ^ gpio_dm1[20] (out) + 2.935956 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -923,13 +923,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936480 data arrival time + -2.935956 data arrival time --------------------------------------------------------------------------------------------- - 4.813520 slack (MET) + 4.814044 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -938,10 +938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 1.276662 0.936461 2.936461 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.276965 0.000000 2.936461 ^ gpio_holdover[25] (out) - 2.936461 data arrival time + 11 0.380343 1.274843 0.935824 2.935824 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.274903 0.000000 2.935824 ^ gpio_analog_sel[37] (out) + 2.935824 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -951,13 +951,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936461 data arrival time + -2.935824 data arrival time --------------------------------------------------------------------------------------------- - 4.813539 slack (MET) + 4.814176 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -966,10 +966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 1.273863 0.936451 2.936451 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.273972 0.000000 2.936451 ^ gpio_analog_pol[29] (out) - 2.936451 data arrival time + 11 0.380034 1.273733 0.935781 2.935781 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.273800 0.000000 2.935781 ^ gpio_analog_en[20] (out) + 2.935781 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -979,13 +979,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936451 data arrival time + -2.935781 data arrival time --------------------------------------------------------------------------------------------- - 4.813549 slack (MET) + 4.814219 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -994,10 +994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 1.276186 0.936438 2.936438 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.276209 0.000000 2.936438 ^ gpio_dm1[35] (out) - 2.936438 data arrival time + 11 0.380343 1.274843 0.935599 2.935599 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.274900 0.000000 2.935599 ^ gpio_dm2[37] (out) + 2.935599 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1007,13 +1007,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936438 data arrival time + -2.935599 data arrival time --------------------------------------------------------------------------------------------- - 4.813562 slack (MET) + 4.814401 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1022,10 +1022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 1.274939 0.936427 2.936427 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.275001 0.000000 2.936427 ^ gpio_dm0[15] (out) - 2.936427 data arrival time + 11 0.380034 1.273733 0.935523 2.935523 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.273795 0.000000 2.935523 ^ gpio_dm0[20] (out) + 2.935523 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1035,13 +1035,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936427 data arrival time + -2.935523 data arrival time --------------------------------------------------------------------------------------------- - 4.813573 slack (MET) + 4.814477 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1050,10 +1050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 1.272803 0.936431 2.936431 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.272924 0.000000 2.936431 ^ gpio_slow_sel[34] (out) - 2.936431 data arrival time + 11 0.379767 1.272901 0.935481 2.935481 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.272977 0.000000 2.935481 ^ gpio_slow_sel[21] (out) + 2.935481 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1063,13 +1063,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936431 data arrival time + -2.935481 data arrival time --------------------------------------------------------------------------------------------- - 4.813568 slack (MET) + 4.814519 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1078,10 +1078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 1.276186 0.936388 2.936388 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.276208 0.000000 2.936388 ^ gpio_analog_en[35] (out) - 2.936388 data arrival time + 11 0.380407 1.274996 0.935433 2.935433 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.275045 0.000000 2.935433 ^ gpio_analog_sel[19] (out) + 2.935433 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1091,13 +1091,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936388 data arrival time + -2.935433 data arrival time --------------------------------------------------------------------------------------------- - 4.813612 slack (MET) + 4.814567 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1106,10 +1106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 1.272803 0.936388 2.936388 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.272923 0.000000 2.936388 ^ gpio_dm1[34] (out) - 2.936388 data arrival time + 11 0.379767 1.272901 0.935409 2.935409 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.272976 0.000000 2.935409 ^ gpio_dm1[21] (out) + 2.935409 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1119,13 +1119,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936388 data arrival time + -2.935409 data arrival time --------------------------------------------------------------------------------------------- - 4.813612 slack (MET) + 4.814590 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1134,10 +1134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 1.274843 0.936387 2.936387 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.274912 0.000000 2.936387 ^ gpio_slow_sel[37] (out) - 2.936387 data arrival time + 11 0.379767 1.272901 0.935275 2.935276 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.272974 0.000000 2.935276 ^ gpio_analog_en[21] (out) + 2.935276 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1147,13 +1147,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936387 data arrival time + -2.935276 data arrival time --------------------------------------------------------------------------------------------- - 4.813613 slack (MET) + 4.814725 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1162,10 +1162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 1.274996 0.936366 2.936366 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.275059 0.000000 2.936366 ^ gpio_dm0[19] (out) - 2.936366 data arrival time + 11 0.379779 1.272810 0.935261 2.935261 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.272875 0.000000 2.935261 ^ gpio_slow_sel[22] (out) + 2.935261 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1175,13 +1175,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936366 data arrival time + -2.935261 data arrival time --------------------------------------------------------------------------------------------- - 4.813633 slack (MET) + 4.814739 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1190,10 +1190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 1.274843 0.936343 2.936343 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.274912 0.000000 2.936343 ^ gpio_dm1[37] (out) - 2.936343 data arrival time + 11 0.380394 1.274939 0.935225 2.935225 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.274984 0.000000 2.935225 ^ gpio_analog_sel[15] (out) + 2.935225 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1203,13 +1203,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936343 data arrival time + -2.935225 data arrival time --------------------------------------------------------------------------------------------- - 4.813656 slack (MET) + 4.814775 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1218,10 +1218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 1.274843 0.936286 2.936286 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.274911 0.000000 2.936286 ^ gpio_analog_en[37] (out) - 2.936286 data arrival time + 11 0.379779 1.272810 0.935192 2.935192 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.272874 0.000000 2.935192 ^ gpio_dm1[22] (out) + 2.935192 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1231,13 +1231,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936286 data arrival time + -2.935192 data arrival time --------------------------------------------------------------------------------------------- - 4.813714 slack (MET) + 4.814808 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1246,10 +1246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 1.272803 0.936265 2.936265 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.272920 0.000000 2.936265 ^ gpio_analog_en[34] (out) - 2.936265 data arrival time + 11 0.380034 1.273733 0.935179 2.935179 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.273790 0.000000 2.935179 ^ gpio_analog_pol[20] (out) + 2.935179 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1259,13 +1259,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936265 data arrival time + -2.935179 data arrival time --------------------------------------------------------------------------------------------- - 4.813735 slack (MET) + 4.814821 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1274,10 +1274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 1.276186 0.936246 2.936245 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.276207 0.000000 2.936245 ^ gpio_dm0[35] (out) - 2.936245 data arrival time + 11 0.379779 1.272810 0.935040 2.935040 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.272871 0.000000 2.935040 ^ gpio_analog_en[22] (out) + 2.935040 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1287,13 +1287,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936245 data arrival time + -2.935040 data arrival time --------------------------------------------------------------------------------------------- - 4.813755 slack (MET) + 4.814960 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1302,10 +1302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 1.274843 0.936239 2.936239 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.274910 0.000000 2.936239 ^ gpio_dm0[37] (out) - 2.936239 data arrival time + 11 0.379767 1.272901 0.935017 2.935017 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.272969 0.000000 2.935017 ^ gpio_dm0[21] (out) + 2.935017 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1315,13 +1315,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936239 data arrival time + -2.935017 data arrival time --------------------------------------------------------------------------------------------- - 4.813761 slack (MET) + 4.814983 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1330,10 +1330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 1.274843 0.936174 2.936174 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.274909 0.000000 2.936174 ^ gpio_analog_pol[37] (out) - 2.936174 data arrival time + 11 0.380407 1.274996 0.934963 2.934963 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.275038 0.000000 2.934963 ^ gpio_dm2[19] (out) + 2.934963 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1343,13 +1343,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936174 data arrival time + -2.934963 data arrival time --------------------------------------------------------------------------------------------- - 4.813826 slack (MET) + 4.815037 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1358,12 +1358,12 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 1.276186 0.936142 2.936142 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.276206 0.000000 2.936142 ^ gpio_analog_pol[35] (out) - 2.936142 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) + 11 0.380343 1.274843 0.934863 2.934863 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.274889 0.000000 2.934863 ^ gpio_holdover[37] (out) + 2.934863 data arrival time + + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) -0.250000 9.750000 clock uncertainty 0.000000 9.750000 clock reconvergence pessimism @@ -1371,13 +1371,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936142 data arrival time + -2.934863 data arrival time --------------------------------------------------------------------------------------------- - 4.813859 slack (MET) + 4.815137 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1386,10 +1386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 1.274939 0.936083 2.936083 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.274996 0.000000 2.936083 ^ gpio_analog_pol[15] (out) - 2.936083 data arrival time + 11 0.380186 1.274570 0.934842 2.934842 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.274635 0.000000 2.934842 ^ gpio_analog_sel[36] (out) + 2.934842 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1399,13 +1399,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936083 data arrival time + -2.934842 data arrival time --------------------------------------------------------------------------------------------- - 4.813918 slack (MET) + 4.815158 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1414,10 +1414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 1.274766 0.936065 2.936065 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.274827 0.000000 2.936065 ^ gpio_slow_sel[26] (out) - 2.936065 data arrival time + 11 0.379779 1.272810 0.934781 2.934781 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.272867 0.000000 2.934781 ^ gpio_dm0[22] (out) + 2.934781 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1427,13 +1427,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936065 data arrival time + -2.934781 data arrival time --------------------------------------------------------------------------------------------- - 4.813934 slack (MET) + 4.815218 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1442,10 +1442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 1.274996 0.936022 2.936022 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.275053 0.000000 2.936022 ^ gpio_analog_pol[19] (out) - 2.936022 data arrival time + 11 0.380394 1.274939 0.934706 2.934706 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.274977 0.000000 2.934706 ^ gpio_dm2[15] (out) + 2.934706 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1455,13 +1455,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936022 data arrival time + -2.934706 data arrival time --------------------------------------------------------------------------------------------- - 4.813978 slack (MET) + 4.815294 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1470,10 +1470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 1.274766 0.936022 2.936022 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.274826 0.000000 2.936022 ^ gpio_dm1[26] (out) - 2.936022 data arrival time + 11 0.379767 1.272901 0.934674 2.934674 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.272964 0.000000 2.934674 ^ gpio_analog_pol[21] (out) + 2.934674 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1483,13 +1483,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936022 data arrival time + -2.934674 data arrival time --------------------------------------------------------------------------------------------- - 4.813978 slack (MET) + 4.815326 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1498,10 +1498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 1.273733 0.936000 2.936000 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.273803 0.000000 2.936000 ^ gpio_slow_sel[20] (out) - 2.936000 data arrival time + 11 0.379779 1.272810 0.934438 2.934438 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.272862 0.000000 2.934438 ^ gpio_analog_pol[22] (out) + 2.934438 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1511,13 +1511,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936000 data arrival time + -2.934438 data arrival time --------------------------------------------------------------------------------------------- - 4.814000 slack (MET) + 4.815562 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1526,10 +1526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 1.274766 0.935965 2.935965 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.274825 0.000000 2.935965 ^ gpio_analog_en[26] (out) - 2.935965 data arrival time + 11 0.380407 1.274996 0.934357 2.934357 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.275031 0.000000 2.934357 ^ gpio_holdover[19] (out) + 2.934357 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1539,13 +1539,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935965 data arrival time + -2.934357 data arrival time --------------------------------------------------------------------------------------------- - 4.814034 slack (MET) + 4.815643 slack (MET) Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1554,10 +1554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 1.273733 0.935956 2.935956 ^ gpio_loopback_zero[20] (in) + 11 0.380034 1.273733 0.934321 2.934321 ^ gpio_loopback_zero[20] (in) gpio_loopback_zero[20] (net) - 1.273803 0.000000 2.935956 ^ gpio_dm1[20] (out) - 2.935956 data arrival time + 1.273778 0.000000 2.934321 ^ gpio_analog_sel[20] (out) + 2.934321 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1567,13 +1567,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935956 data arrival time + -2.934321 data arrival time --------------------------------------------------------------------------------------------- - 4.814044 slack (MET) + 4.815679 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1582,10 +1582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 1.272803 0.935937 2.935937 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.272913 0.000000 2.935937 ^ gpio_dm0[34] (out) - 2.935937 data arrival time + 11 0.380186 1.274570 0.934299 2.934299 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.274626 0.000000 2.934299 ^ gpio_dm2[36] (out) + 2.934299 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1595,13 +1595,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935937 data arrival time + -2.934299 data arrival time --------------------------------------------------------------------------------------------- - 4.814063 slack (MET) + 4.815701 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1610,10 +1610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 1.274766 0.935917 2.935917 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.274825 0.000000 2.935917 ^ gpio_dm0[26] (out) - 2.935917 data arrival time + 11 0.380343 1.274843 0.934240 2.934240 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.274881 0.000000 2.934240 ^ gpio_out[37] (out) + 2.934240 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1623,13 +1623,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935917 data arrival time + -2.934240 data arrival time --------------------------------------------------------------------------------------------- - 4.814083 slack (MET) + 4.815760 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1638,10 +1638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 1.271813 0.935893 2.935893 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.271922 0.000000 2.935893 ^ gpio_slow_sel[30] (out) - 2.935893 data arrival time + 11 0.380394 1.274939 0.934101 2.934101 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.274970 0.000000 2.934101 ^ gpio_holdover[15] (out) + 2.934101 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1651,13 +1651,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935893 data arrival time + -2.934101 data arrival time --------------------------------------------------------------------------------------------- - 4.814107 slack (MET) + 4.815899 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1666,10 +1666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 1.274766 0.935854 2.935854 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.274824 0.000000 2.935854 ^ gpio_analog_pol[26] (out) - 2.935854 data arrival time + 11 0.379213 1.270988 0.933960 2.933960 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.271057 0.000000 2.933960 ^ gpio_slow_sel[23] (out) + 2.933960 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1679,13 +1679,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935854 data arrival time + -2.933960 data arrival time --------------------------------------------------------------------------------------------- - 4.814146 slack (MET) + 4.816040 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1694,10 +1694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 1.276662 0.935840 2.935840 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.276944 0.000000 2.935840 ^ gpio_out[25] (out) - 2.935840 data arrival time + 11 0.379213 1.270988 0.933919 2.933918 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.271057 0.000000 2.933918 ^ gpio_dm1[23] (out) + 2.933918 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1707,13 +1707,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935840 data arrival time + -2.933918 data arrival time --------------------------------------------------------------------------------------------- - 4.814160 slack (MET) + 4.816082 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1722,10 +1722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 1.274843 0.935824 2.935824 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.274903 0.000000 2.935824 ^ gpio_analog_sel[37] (out) - 2.935824 data arrival time + 11 0.379767 1.272901 0.933818 2.933817 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.272951 0.000000 2.933817 ^ gpio_analog_sel[21] (out) + 2.933817 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1735,13 +1735,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935824 data arrival time + -2.933817 data arrival time --------------------------------------------------------------------------------------------- - 4.814176 slack (MET) + 4.816182 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1750,10 +1750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 1.272210 0.935812 2.935812 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.272324 0.000000 2.935812 ^ gpio_slow_sel[31] (out) - 2.935812 data arrival time + 11 0.380034 1.273733 0.933802 2.933802 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.273771 0.000000 2.933802 ^ gpio_dm2[20] (out) + 2.933802 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1763,13 +1763,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935812 data arrival time + -2.933802 data arrival time --------------------------------------------------------------------------------------------- - 4.814188 slack (MET) + 4.816198 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1778,10 +1778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 1.273733 0.935781 2.935781 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.273800 0.000000 2.935781 ^ gpio_analog_en[20] (out) - 2.935781 data arrival time + 11 0.380407 1.274996 0.933765 2.933765 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.275024 0.000000 2.933765 ^ gpio_out[19] (out) + 2.933765 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1791,13 +1791,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935781 data arrival time + -2.933765 data arrival time --------------------------------------------------------------------------------------------- - 4.814219 slack (MET) + 4.816235 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1806,10 +1806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 1.272210 0.935769 2.935769 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.272323 0.000000 2.935769 ^ gpio_dm1[31] (out) - 2.935769 data arrival time + 11 0.379779 1.272810 0.933757 2.933757 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.272853 0.000000 2.933757 ^ gpio_analog_sel[22] (out) + 2.933757 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1819,13 +1819,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935769 data arrival time + -2.933757 data arrival time --------------------------------------------------------------------------------------------- - 4.814231 slack (MET) + 4.816243 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1834,10 +1834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 1.272210 0.935711 2.935711 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.272322 0.000000 2.935711 ^ gpio_analog_en[31] (out) - 2.935711 data arrival time + 11 0.379213 1.270988 0.933688 2.933688 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.271053 0.000000 2.933688 ^ gpio_analog_en[23] (out) + 2.933688 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1847,13 +1847,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935711 data arrival time + -2.933688 data arrival time --------------------------------------------------------------------------------------------- - 4.814289 slack (MET) + 4.816312 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1862,10 +1862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 1.276186 0.935689 2.935689 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.276202 0.000000 2.935689 ^ gpio_analog_sel[35] (out) - 2.935689 data arrival time + 11 0.380186 1.274570 0.933668 2.933668 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.274617 0.000000 2.933668 ^ gpio_holdover[36] (out) + 2.933668 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1875,13 +1875,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935689 data arrival time + -2.933668 data arrival time --------------------------------------------------------------------------------------------- - 4.814312 slack (MET) + 4.816332 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1890,10 +1890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 1.271813 0.935643 2.935643 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.271917 0.000000 2.935643 ^ gpio_dm1[30] (out) - 2.935643 data arrival time + 11 0.380394 1.274939 0.933509 2.933509 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.274963 0.000000 2.933509 ^ gpio_out[15] (out) + 2.933509 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1903,13 +1903,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935643 data arrival time + -2.933509 data arrival time --------------------------------------------------------------------------------------------- - 4.814357 slack (MET) + 4.816491 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1918,10 +1918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 1.272803 0.935595 2.935595 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.272906 0.000000 2.935595 ^ gpio_analog_pol[34] (out) - 2.935595 data arrival time + 11 0.379213 1.270988 0.933429 2.933429 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.271049 0.000000 2.933429 ^ gpio_dm0[23] (out) + 2.933429 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1931,13 +1931,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935595 data arrival time + -2.933429 data arrival time --------------------------------------------------------------------------------------------- - 4.814405 slack (MET) + 4.816570 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1946,10 +1946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 1.274843 0.935599 2.935599 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.274900 0.000000 2.935599 ^ gpio_dm2[37] (out) - 2.935599 data arrival time + 11 0.379767 1.272901 0.933299 2.933299 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.272944 0.000000 2.933299 ^ gpio_dm2[21] (out) + 2.933299 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1959,13 +1959,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935599 data arrival time + -2.933299 data arrival time --------------------------------------------------------------------------------------------- - 4.814401 slack (MET) + 4.816701 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1974,10 +1974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 1.276186 0.935592 2.935592 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.276201 0.000000 2.935592 ^ gpio_dm2[35] (out) - 2.935592 data arrival time + 11 0.379779 1.272810 0.933238 2.933238 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.272846 0.000000 2.933238 ^ gpio_dm2[22] (out) + 2.933238 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1987,13 +1987,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935592 data arrival time + -2.933238 data arrival time --------------------------------------------------------------------------------------------- - 4.814408 slack (MET) + 4.816762 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2002,10 +2002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 1.272210 0.935567 2.935567 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.272319 0.000000 2.935567 ^ gpio_dm0[31] (out) - 2.935567 data arrival time + 11 0.380034 1.273733 0.933198 2.933197 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.273764 0.000000 2.933197 ^ gpio_holdover[20] (out) + 2.933197 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2015,13 +2015,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935567 data arrival time + -2.933197 data arrival time --------------------------------------------------------------------------------------------- - 4.814433 slack (MET) + 4.816802 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2030,10 +2030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 1.271276 0.935552 2.935552 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.271389 0.000000 2.935552 ^ gpio_slow_sel[28] (out) - 2.935552 data arrival time + 11 0.379088 1.270398 0.933169 2.933169 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.270451 0.000000 2.933169 ^ gpio_slow_sel[0] (out) + 2.933169 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2043,13 +2043,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935552 data arrival time + -2.933169 data arrival time --------------------------------------------------------------------------------------------- - 4.814448 slack (MET) + 4.816832 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2058,10 +2058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 1.273733 0.935523 2.935523 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.273795 0.000000 2.935523 ^ gpio_dm0[20] (out) - 2.935523 data arrival time + 11 0.379088 1.270398 0.933125 2.933125 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.270450 0.000000 2.933125 ^ gpio_dm1[0] (out) + 2.933125 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2071,13 +2071,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935523 data arrival time + -2.933125 data arrival time --------------------------------------------------------------------------------------------- - 4.814477 slack (MET) + 4.816875 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2086,10 +2086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 1.274766 0.935502 2.935502 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.274818 0.000000 2.935502 ^ gpio_analog_sel[26] (out) - 2.935502 data arrival time + 11 0.379213 1.270988 0.933085 2.933085 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.271043 0.000000 2.933085 ^ gpio_analog_pol[23] (out) + 2.933085 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2099,13 +2099,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935502 data arrival time + -2.933085 data arrival time --------------------------------------------------------------------------------------------- - 4.814498 slack (MET) + 4.816915 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2114,10 +2114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 1.276186 0.935480 2.935480 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.276201 0.000000 2.935480 ^ gpio_holdover[35] (out) - 2.935480 data arrival time + 11 0.379719 1.271890 0.933077 2.933077 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.271903 0.000000 2.933077 ^ gpio_slow_sel[39] (out) + 2.933077 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2127,13 +2127,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935480 data arrival time + -2.933077 data arrival time --------------------------------------------------------------------------------------------- - 4.814520 slack (MET) + 4.816923 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2142,10 +2142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 1.272901 0.935481 2.935481 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.272977 0.000000 2.935481 ^ gpio_slow_sel[21] (out) - 2.935481 data arrival time + 11 0.379088 1.270398 0.933069 2.933069 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.270449 0.000000 2.933069 ^ gpio_analog_en[0] (out) + 2.933069 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2155,13 +2155,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935481 data arrival time + -2.933069 data arrival time --------------------------------------------------------------------------------------------- - 4.814519 slack (MET) + 4.816931 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2170,10 +2170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 1.274996 0.935433 2.935433 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.275045 0.000000 2.935433 ^ gpio_analog_sel[19] (out) - 2.935433 data arrival time + 11 0.380186 1.274570 0.933045 2.933045 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.274609 0.000000 2.933045 ^ gpio_out[36] (out) + 2.933045 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2183,13 +2183,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935433 data arrival time + -2.933045 data arrival time --------------------------------------------------------------------------------------------- - 4.814567 slack (MET) + 4.816955 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2198,10 +2198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 1.272901 0.935409 2.935409 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.272976 0.000000 2.935409 ^ gpio_dm1[21] (out) - 2.935409 data arrival time + 11 0.379719 1.271890 0.933034 2.933034 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.271902 0.000000 2.933034 ^ gpio_dm1[39] (out) + 2.933034 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2211,13 +2211,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935409 data arrival time + -2.933034 data arrival time --------------------------------------------------------------------------------------------- - 4.814590 slack (MET) + 4.816966 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2226,10 +2226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 1.274766 0.935406 2.935406 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.274817 0.000000 2.935406 ^ gpio_dm2[26] (out) - 2.935406 data arrival time + 11 0.379719 1.271890 0.932984 2.932984 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.271902 0.000000 2.932984 ^ gpio_analog_en[39] (out) + 2.932984 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2239,13 +2239,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935406 data arrival time + -2.932984 data arrival time --------------------------------------------------------------------------------------------- - 4.814594 slack (MET) + 4.817016 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2254,10 +2254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 1.276186 0.935368 2.935369 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.276200 0.000000 2.935369 ^ gpio_out[35] (out) - 2.935369 data arrival time + 11 0.379088 1.270398 0.932977 2.932977 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.270448 0.000000 2.932977 ^ gpio_analog_pol[0] (out) + 2.932977 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2267,13 +2267,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935369 data arrival time + -2.932977 data arrival time --------------------------------------------------------------------------------------------- - 4.814631 slack (MET) + 4.817023 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2282,10 +2282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 1.271813 0.935316 2.935316 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.271910 0.000000 2.935316 ^ gpio_analog_en[30] (out) - 2.935316 data arrival time + 11 0.379719 1.271890 0.932936 2.932936 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.271901 0.000000 2.932936 ^ gpio_dm0[39] (out) + 2.932936 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2295,13 +2295,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935316 data arrival time + -2.932936 data arrival time --------------------------------------------------------------------------------------------- - 4.814684 slack (MET) + 4.817064 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2310,10 +2310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 1.271276 0.935303 2.935303 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.271384 0.000000 2.935303 ^ gpio_dm1[28] (out) - 2.935303 data arrival time + 11 0.379088 1.270398 0.932921 2.932921 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.270447 0.000000 2.932921 ^ gpio_inp_dis[0] (out) + 2.932921 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2323,13 +2323,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935303 data arrival time + -2.932921 data arrival time --------------------------------------------------------------------------------------------- - 4.814697 slack (MET) + 4.817079 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2338,10 +2338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 1.272901 0.935275 2.935276 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.272974 0.000000 2.935276 ^ gpio_analog_en[21] (out) - 2.935276 data arrival time + 11 0.379719 1.271890 0.932872 2.932872 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.271901 0.000000 2.932872 ^ gpio_analog_pol[39] (out) + 2.932872 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2351,13 +2351,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935276 data arrival time + -2.932872 data arrival time --------------------------------------------------------------------------------------------- - 4.814725 slack (MET) + 4.817128 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2366,10 +2366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 1.272810 0.935261 2.935261 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.272875 0.000000 2.935261 ^ gpio_slow_sel[22] (out) - 2.935261 data arrival time + 11 0.379767 1.272901 0.932695 2.932695 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.272936 0.000000 2.932695 ^ gpio_holdover[21] (out) + 2.932695 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2379,13 +2379,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935261 data arrival time + -2.932695 data arrival time --------------------------------------------------------------------------------------------- - 4.814739 slack (MET) + 4.817305 slack (MET) Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2394,10 +2394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 1.274939 0.935225 2.935225 ^ gpio_loopback_zero[15] (in) + 11 0.380394 1.274939 0.932654 2.932654 ^ gpio_loopback_zero[15] (in) gpio_loopback_zero[15] (net) - 1.274984 0.000000 2.935225 ^ gpio_analog_sel[15] (out) - 2.935225 data arrival time + 1.274956 0.000000 2.932654 ^ gpio_vtrip_sel[15] (out) + 2.932654 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2407,13 +2407,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935225 data arrival time + -2.932654 data arrival time --------------------------------------------------------------------------------------------- - 4.814775 slack (MET) + 4.817346 slack (MET) Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[22] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2422,10 +2422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 1.272810 0.935192 2.935192 ^ gpio_loopback_zero[22] (in) + 11 0.379779 1.272810 0.932633 2.932633 ^ gpio_loopback_zero[22] (in) gpio_loopback_zero[22] (net) - 1.272874 0.000000 2.935192 ^ gpio_dm1[22] (out) - 2.935192 data arrival time + 1.272839 0.000000 2.932633 ^ gpio_holdover[22] (out) + 2.932633 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2435,13 +2435,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935192 data arrival time + -2.932633 data arrival time --------------------------------------------------------------------------------------------- - 4.814808 slack (MET) + 4.817367 slack (MET) Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2450,10 +2450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 1.273733 0.935179 2.935179 ^ gpio_loopback_zero[20] (in) + 11 0.380034 1.273733 0.932606 2.932606 ^ gpio_loopback_zero[20] (in) gpio_loopback_zero[20] (net) - 1.273790 0.000000 2.935179 ^ gpio_analog_pol[20] (out) - 2.935179 data arrival time + 1.273758 0.000000 2.932606 ^ gpio_out[20] (out) + 2.932606 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2463,13 +2463,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935179 data arrival time + -2.932606 data arrival time --------------------------------------------------------------------------------------------- - 4.814821 slack (MET) + 4.817394 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2478,10 +2478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 1.272210 0.935154 2.935154 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.272310 0.000000 2.935154 ^ gpio_analog_pol[31] (out) - 2.935154 data arrival time + 11 0.380407 1.274996 0.932560 2.932560 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.275013 0.000000 2.932560 ^ gpio_vtrip_sel[19] (out) + 2.932560 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2491,13 +2491,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935154 data arrival time + -2.932560 data arrival time --------------------------------------------------------------------------------------------- - 4.814847 slack (MET) + 4.817441 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2506,10 +2506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 1.274766 0.935099 2.935099 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.274813 0.000000 2.935099 ^ gpio_holdover[26] (out) - 2.935099 data arrival time + 11 0.379213 1.270988 0.932520 2.932520 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.271035 0.000000 2.932520 ^ gpio_analog_sel[23] (out) + 2.932520 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2519,13 +2519,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935099 data arrival time + -2.932520 data arrival time --------------------------------------------------------------------------------------------- - 4.814900 slack (MET) + 4.817480 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2534,12 +2534,12 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 1.271813 0.935046 2.935046 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.271905 0.000000 2.935046 ^ gpio_dm0[30] (out) - 2.935046 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) + 11 0.379719 1.271890 0.932519 2.932519 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.271899 0.000000 2.932519 ^ gpio_analog_sel[39] (out) + 2.932519 data arrival time + + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) -0.250000 9.750000 clock uncertainty 0.000000 9.750000 clock reconvergence pessimism @@ -2547,13 +2547,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935046 data arrival time + -2.932519 data arrival time --------------------------------------------------------------------------------------------- - 4.814953 slack (MET) + 4.817481 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2562,10 +2562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 1.272810 0.935040 2.935040 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.272871 0.000000 2.935040 ^ gpio_analog_en[22] (out) - 2.935040 data arrival time + 11 0.379088 1.270398 0.932485 2.932485 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.270441 0.000000 2.932485 ^ gpio_analog_sel[0] (out) + 2.932485 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2575,13 +2575,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935040 data arrival time + -2.932485 data arrival time --------------------------------------------------------------------------------------------- - 4.814960 slack (MET) + 4.817514 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2590,10 +2590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 1.272901 0.935017 2.935017 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.272969 0.000000 2.935017 ^ gpio_dm0[21] (out) - 2.935017 data arrival time + 11 0.379719 1.271890 0.932423 2.932423 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.271898 0.000000 2.932423 ^ gpio_dm2[39] (out) + 2.932423 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2603,13 +2603,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935017 data arrival time + -2.932423 data arrival time --------------------------------------------------------------------------------------------- - 4.814983 slack (MET) + 4.817577 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2618,10 +2618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 1.271276 0.934975 2.934975 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.271377 0.000000 2.934975 ^ gpio_analog_en[28] (out) - 2.934975 data arrival time + 11 0.379719 1.271890 0.932310 2.932311 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.271898 0.000000 2.932311 ^ gpio_holdover[39] (out) + 2.932311 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2631,13 +2631,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934975 data arrival time + -2.932311 data arrival time --------------------------------------------------------------------------------------------- - 4.815024 slack (MET) + 4.817689 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2646,10 +2646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 1.276186 0.934977 2.934978 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.276197 0.000000 2.934978 ^ gpio_vtrip_sel[35] (out) - 2.934978 data arrival time + 11 0.379719 1.271890 0.932199 2.932199 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.271897 0.000000 2.932199 ^ gpio_out[39] (out) + 2.932199 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2659,13 +2659,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934978 data arrival time + -2.932199 data arrival time --------------------------------------------------------------------------------------------- - 4.815022 slack (MET) + 4.817801 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2674,10 +2674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 1.274996 0.934963 2.934963 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.275038 0.000000 2.934963 ^ gpio_dm2[19] (out) - 2.934963 data arrival time + 11 0.378593 1.268797 0.932165 2.932165 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.268856 0.000000 2.932165 ^ gpio_slow_sel[18] (out) + 2.932165 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2687,13 +2687,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934963 data arrival time + -2.932165 data arrival time --------------------------------------------------------------------------------------------- - 4.815037 slack (MET) + 4.817835 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2702,10 +2702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 1.270138 0.934935 2.934935 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.270278 0.000000 2.934935 ^ gpio_slow_sel[24] (out) - 2.934935 data arrival time + 11 0.379767 1.272901 0.932146 2.932146 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.272930 0.000000 2.932146 ^ gpio_out[21] (out) + 2.932146 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2715,13 +2715,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934935 data arrival time + -2.932146 data arrival time --------------------------------------------------------------------------------------------- - 4.815065 slack (MET) + 4.817854 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2730,10 +2730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 1.274843 0.934863 2.934863 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.274889 0.000000 2.934863 ^ gpio_holdover[37] (out) - 2.934863 data arrival time + 11 0.378593 1.268797 0.932094 2.932094 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.268855 0.000000 2.932094 ^ gpio_dm1[18] (out) + 2.932094 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2743,13 +2743,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934863 data arrival time + -2.932094 data arrival time --------------------------------------------------------------------------------------------- - 4.815137 slack (MET) + 4.817906 slack (MET) Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2758,10 +2758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 1.272810 0.934781 2.934781 ^ gpio_loopback_zero[22] (in) + 11 0.379779 1.272810 0.932042 2.932042 ^ gpio_loopback_zero[22] (in) gpio_loopback_zero[22] (net) - 1.272867 0.000000 2.934781 ^ gpio_dm0[22] (out) - 2.934781 data arrival time + 1.272833 0.000000 2.932042 ^ gpio_out[22] (out) + 2.932042 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2771,13 +2771,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934781 data arrival time + -2.932042 data arrival time --------------------------------------------------------------------------------------------- - 4.815218 slack (MET) + 4.817958 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2786,10 +2786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 1.275081 0.934713 2.934713 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.275117 0.000000 2.934713 ^ gpio_analog_sel[32] (out) - 2.934713 data arrival time + 11 0.379213 1.270988 0.932028 2.932029 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.271029 0.000000 2.932029 ^ gpio_dm2[23] (out) + 2.932029 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2799,13 +2799,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934713 data arrival time + -2.932029 data arrival time --------------------------------------------------------------------------------------------- - 4.815288 slack (MET) + 4.817972 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2814,10 +2814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 1.271276 0.934706 2.934706 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.271372 0.000000 2.934706 ^ gpio_dm0[28] (out) - 2.934706 data arrival time + 11 0.380343 1.274843 0.931979 2.931978 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.274858 0.000000 2.931978 ^ gpio_vtrip_sel[37] (out) + 2.931978 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2827,13 +2827,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934706 data arrival time + -2.931978 data arrival time --------------------------------------------------------------------------------------------- - 4.815294 slack (MET) + 4.818022 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2842,10 +2842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 1.274939 0.934706 2.934706 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.274977 0.000000 2.934706 ^ gpio_dm2[15] (out) - 2.934706 data arrival time + 11 0.378593 1.268797 0.931941 2.931941 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.268852 0.000000 2.931941 ^ gpio_analog_en[18] (out) + 2.931941 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2855,13 +2855,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934706 data arrival time + -2.931941 data arrival time --------------------------------------------------------------------------------------------- - 4.815294 slack (MET) + 4.818059 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2870,10 +2870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 1.271813 0.934688 2.934688 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.271898 0.000000 2.934688 ^ gpio_analog_pol[30] (out) - 2.934688 data arrival time + 11 0.379241 1.270289 0.931904 2.931904 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.270302 0.000000 2.931904 ^ gpio_slow_sel[42] (out) + 2.931904 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2883,13 +2883,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934688 data arrival time + -2.931904 data arrival time --------------------------------------------------------------------------------------------- - 4.815312 slack (MET) + 4.818096 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2898,10 +2898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 1.270138 0.934685 2.934685 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.270272 0.000000 2.934685 ^ gpio_dm1[24] (out) - 2.934685 data arrival time + 11 0.379241 1.270289 0.931861 2.931861 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.270301 0.000000 2.931861 ^ gpio_dm1[42] (out) + 2.931861 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2911,13 +2911,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934685 data arrival time + -2.931861 data arrival time --------------------------------------------------------------------------------------------- - 4.815314 slack (MET) + 4.818140 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2926,10 +2926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 1.272901 0.934674 2.934674 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.272964 0.000000 2.934674 ^ gpio_analog_pol[21] (out) - 2.934674 data arrival time + 11 0.379088 1.270398 0.931851 2.931851 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.270433 0.000000 2.931851 ^ gpio_dm2[0] (out) + 2.931851 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2939,13 +2939,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934674 data arrival time + -2.931851 data arrival time --------------------------------------------------------------------------------------------- - 4.815326 slack (MET) + 4.818149 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2954,10 +2954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 1.274181 0.934555 2.934555 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.274246 0.000000 2.934555 ^ gpio_analog_sel[36] (out) - 2.934555 data arrival time + 11 0.379241 1.270289 0.931826 2.931826 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.270301 0.000000 2.931826 ^ gpio_analog_en[42] (out) + 2.931826 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2967,13 +2967,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934555 data arrival time + -2.931826 data arrival time --------------------------------------------------------------------------------------------- - 4.815444 slack (MET) + 4.818174 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2982,10 +2982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 1.276186 0.934550 2.934551 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.276194 0.000000 2.934551 ^ gpio_ib_mode_sel[35] (out) - 2.934551 data arrival time + 11 0.380034 1.273733 0.931824 2.931824 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.273751 0.000000 2.931824 ^ gpio_vtrip_sel[20] (out) + 2.931824 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2995,13 +2995,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934551 data arrival time + -2.931824 data arrival time --------------------------------------------------------------------------------------------- - 4.815450 slack (MET) + 4.818176 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3010,10 +3010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 1.274183 0.934533 2.934533 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.274248 0.000000 2.934533 ^ gpio_analog_sel[27] (out) - 2.934533 data arrival time + 11 0.379719 1.271890 0.931809 2.931809 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.271895 0.000000 2.931809 ^ gpio_vtrip_sel[39] (out) + 2.931809 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3023,13 +3023,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934533 data arrival time + -2.931809 data arrival time --------------------------------------------------------------------------------------------- - 4.815467 slack (MET) + 4.818191 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3038,10 +3038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 1.272810 0.934438 2.934438 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.272862 0.000000 2.934438 ^ gpio_analog_pol[22] (out) - 2.934438 data arrival time + 11 0.380394 1.274939 0.931790 2.931790 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.274949 0.000000 2.931790 ^ gpio_ib_mode_sel[15] (out) + 2.931790 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3051,13 +3051,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934438 data arrival time + -2.931790 data arrival time --------------------------------------------------------------------------------------------- - 4.815562 slack (MET) + 4.818210 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3066,10 +3066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 1.270138 0.934358 2.934358 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.270264 0.000000 2.934358 ^ gpio_analog_en[24] (out) - 2.934358 data arrival time + 11 0.379241 1.270289 0.931756 2.931756 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.270301 0.000000 2.931756 ^ gpio_dm0[42] (out) + 2.931756 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3079,13 +3079,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934358 data arrival time + -2.931756 data arrival time --------------------------------------------------------------------------------------------- - 4.815642 slack (MET) + 4.818244 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3094,10 +3094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 1.274996 0.934357 2.934357 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.275031 0.000000 2.934357 ^ gpio_holdover[19] (out) - 2.934357 data arrival time + 11 0.378622 1.268609 0.931698 2.931698 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.268647 0.000000 2.931698 ^ gpio_slow_sel[38] (out) + 2.931698 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3107,13 +3107,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934357 data arrival time + -2.931698 data arrival time --------------------------------------------------------------------------------------------- - 4.815643 slack (MET) + 4.818302 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3122,10 +3122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 1.271276 0.934348 2.934348 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.271365 0.000000 2.934348 ^ gpio_analog_pol[28] (out) - 2.934348 data arrival time + 11 0.379241 1.270289 0.931692 2.931692 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.270300 0.000000 2.931692 ^ gpio_analog_pol[42] (out) + 2.931692 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3135,13 +3135,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934348 data arrival time + -2.931692 data arrival time --------------------------------------------------------------------------------------------- - 4.815652 slack (MET) + 4.818308 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3150,10 +3150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 1.274766 0.934349 2.934349 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.274803 0.000000 2.934349 ^ gpio_out[26] (out) - 2.934349 data arrival time + 11 0.380407 1.274996 0.931695 2.931695 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.275007 0.000000 2.931695 ^ gpio_ib_mode_sel[19] (out) + 2.931695 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3163,13 +3163,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934349 data arrival time + -2.931695 data arrival time --------------------------------------------------------------------------------------------- - 4.815650 slack (MET) + 4.818305 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3178,10 +3178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 1.273733 0.934321 2.934321 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.273778 0.000000 2.934321 ^ gpio_analog_sel[20] (out) - 2.934321 data arrival time + 11 0.378593 1.268797 0.931683 2.931683 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.268849 0.000000 2.931683 ^ gpio_dm0[18] (out) + 2.931683 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3191,13 +3191,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934321 data arrival time + -2.931683 data arrival time --------------------------------------------------------------------------------------------- - 4.815679 slack (MET) + 4.818317 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3206,10 +3206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 1.273863 0.934310 2.934310 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.273932 0.000000 2.934310 ^ gpio_analog_sel[29] (out) - 2.934310 data arrival time + 11 0.378622 1.268609 0.931655 2.931655 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.268646 0.000000 2.931655 ^ gpio_dm1[38] (out) + 2.931655 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3219,13 +3219,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934310 data arrival time + -2.931655 data arrival time --------------------------------------------------------------------------------------------- - 4.815690 slack (MET) + 4.818345 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3234,10 +3234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 1.274843 0.934240 2.934240 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.274881 0.000000 2.934240 ^ gpio_out[37] (out) - 2.934240 data arrival time + 11 0.379719 1.271890 0.931649 2.931649 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.271894 0.000000 2.931649 ^ gpio_ib_mode_sel[39] (out) + 2.931649 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3247,13 +3247,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934240 data arrival time + -2.931649 data arrival time --------------------------------------------------------------------------------------------- - 4.815760 slack (MET) + 4.818351 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3262,10 +3262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 1.275081 0.934170 2.934170 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.275110 0.000000 2.934170 ^ gpio_dm2[32] (out) - 2.934170 data arrival time + 11 0.378622 1.268609 0.931598 2.931598 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.268645 0.000000 2.931598 ^ gpio_analog_en[38] (out) + 2.931598 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3275,13 +3275,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934170 data arrival time + -2.931598 data arrival time --------------------------------------------------------------------------------------------- - 4.815830 slack (MET) + 4.818402 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3290,10 +3290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 1.274939 0.934101 2.934101 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.274970 0.000000 2.934101 ^ gpio_holdover[15] (out) - 2.934101 data arrival time + 11 0.378622 1.268609 0.931550 2.931550 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.268645 0.000000 2.931550 ^ gpio_dm0[38] (out) + 2.931550 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3303,13 +3303,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934101 data arrival time + -2.931550 data arrival time --------------------------------------------------------------------------------------------- - 4.815899 slack (MET) + 4.818450 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3318,10 +3318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 1.270138 0.934089 2.934089 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.270258 0.000000 2.934089 ^ gpio_dm0[24] (out) - 2.934089 data arrival time + 11 0.378622 1.268609 0.931487 2.931487 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.268644 0.000000 2.931487 ^ gpio_analog_pol[38] (out) + 2.931487 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3331,13 +3331,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934089 data arrival time + -2.931487 data arrival time --------------------------------------------------------------------------------------------- - 4.815911 slack (MET) + 4.818513 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3346,10 +3346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 1.270092 0.934067 2.934067 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.270195 0.000000 2.934067 ^ gpio_slow_sel[33] (out) - 2.934067 data arrival time + 11 0.379213 1.270988 0.931424 2.931424 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.271021 0.000000 2.931424 ^ gpio_holdover[23] (out) + 2.931424 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3359,13 +3359,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934067 data arrival time + -2.931424 data arrival time --------------------------------------------------------------------------------------------- - 4.815933 slack (MET) + 4.818576 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3374,10 +3374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 1.274181 0.934013 2.934013 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.274237 0.000000 2.934013 ^ gpio_dm2[36] (out) - 2.934013 data arrival time + 11 0.378593 1.268797 0.931395 2.931395 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.268844 0.000000 2.931395 ^ gpio_analog_pol[18] (out) + 2.931395 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3387,13 +3387,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934013 data arrival time + -2.931395 data arrival time --------------------------------------------------------------------------------------------- - 4.815987 slack (MET) + 4.818605 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3402,10 +3402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 1.274183 0.933990 2.933990 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.274239 0.000000 2.933990 ^ gpio_dm2[27] (out) - 2.933990 data arrival time + 11 0.378108 1.267252 0.931368 2.931368 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.267321 0.000000 2.931368 ^ gpio_slow_sel[17] (out) + 2.931368 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3415,13 +3415,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933990 data arrival time + -2.931368 data arrival time --------------------------------------------------------------------------------------------- - 4.816010 slack (MET) + 4.818632 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3430,10 +3430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 1.270988 0.933960 2.933960 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.271057 0.000000 2.933960 ^ gpio_slow_sel[23] (out) - 2.933960 data arrival time + 11 0.379241 1.270289 0.931340 2.931340 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.270298 0.000000 2.931340 ^ gpio_analog_sel[42] (out) + 2.931340 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3443,13 +3443,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933960 data arrival time + -2.931340 data arrival time --------------------------------------------------------------------------------------------- - 4.816040 slack (MET) + 4.818659 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3458,10 +3458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 1.270988 0.933919 2.933918 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.271057 0.000000 2.933918 ^ gpio_dm1[23] (out) - 2.933918 data arrival time + 11 0.378108 1.267252 0.931327 2.931327 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.267320 0.000000 2.931327 ^ gpio_dm1[17] (out) + 2.931327 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3471,13 +3471,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933918 data arrival time + -2.931327 data arrival time --------------------------------------------------------------------------------------------- - 4.816082 slack (MET) + 4.818673 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3486,10 +3486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 1.272901 0.933818 2.933817 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.272951 0.000000 2.933817 ^ gpio_analog_sel[21] (out) - 2.933817 data arrival time + 11 0.377175 1.265202 0.931314 2.931314 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.265417 0.000000 2.931314 ^ gpio_slow_sel[13] (out) + 2.931314 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3499,13 +3499,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933817 data arrival time + -2.931314 data arrival time --------------------------------------------------------------------------------------------- - 4.816182 slack (MET) + 4.818686 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3514,10 +3514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 1.270092 0.933818 2.933818 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.270190 0.000000 2.933818 ^ gpio_dm1[33] (out) - 2.933818 data arrival time + 11 0.379241 1.270289 0.931244 2.931244 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.270297 0.000000 2.931244 ^ gpio_dm2[42] (out) + 2.931244 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3527,13 +3527,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933818 data arrival time + -2.931244 data arrival time --------------------------------------------------------------------------------------------- - 4.816182 slack (MET) + 4.818756 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3542,10 +3542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 1.273733 0.933802 2.933802 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.273771 0.000000 2.933802 ^ gpio_dm2[20] (out) - 2.933802 data arrival time + 11 0.379088 1.270398 0.931217 2.931217 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.270426 0.000000 2.931217 ^ gpio_holdover[0] (out) + 2.931217 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3555,13 +3555,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933802 data arrival time + -2.931217 data arrival time --------------------------------------------------------------------------------------------- - 4.816198 slack (MET) + 4.818783 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3570,10 +3570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 1.273863 0.933767 2.933767 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.273923 0.000000 2.933767 ^ gpio_dm2[29] (out) - 2.933767 data arrival time + 11 0.379241 1.270289 0.931132 2.931132 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.270297 0.000000 2.931132 ^ gpio_holdover[42] (out) + 2.931132 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3583,13 +3583,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933767 data arrival time + -2.931132 data arrival time --------------------------------------------------------------------------------------------- - 4.816233 slack (MET) + 4.818868 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3598,10 +3598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 1.274996 0.933765 2.933765 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.275024 0.000000 2.933765 ^ gpio_out[19] (out) - 2.933765 data arrival time + 11 0.378108 1.267252 0.931077 2.931077 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.267316 0.000000 2.931077 ^ gpio_analog_en[17] (out) + 2.931077 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3611,13 +3611,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933765 data arrival time + -2.931077 data arrival time --------------------------------------------------------------------------------------------- - 4.816235 slack (MET) + 4.818923 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3626,10 +3626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 1.272810 0.933757 2.933757 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.272853 0.000000 2.933757 ^ gpio_analog_sel[22] (out) - 2.933757 data arrival time + 11 0.377175 1.265202 0.931065 2.931066 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.265409 0.000000 2.931066 ^ gpio_dm1[13] (out) + 2.931066 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3639,13 +3639,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933757 data arrival time + -2.931066 data arrival time --------------------------------------------------------------------------------------------- - 4.816243 slack (MET) + 4.818935 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3654,10 +3654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 1.270138 0.933730 2.933730 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.270250 0.000000 2.933730 ^ gpio_analog_pol[24] (out) - 2.933730 data arrival time + 11 0.378622 1.268609 0.931025 2.931025 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.268639 0.000000 2.931025 ^ gpio_analog_sel[38] (out) + 2.931025 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3667,13 +3667,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933730 data arrival time + -2.931025 data arrival time --------------------------------------------------------------------------------------------- - 4.816270 slack (MET) + 4.818975 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3682,10 +3682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 1.270988 0.933688 2.933688 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.271053 0.000000 2.933688 ^ gpio_analog_en[23] (out) - 2.933688 data arrival time + 11 0.379241 1.270289 0.931021 2.931021 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.270296 0.000000 2.931021 ^ gpio_out[42] (out) + 2.931021 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3695,13 +3695,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933688 data arrival time + -2.931021 data arrival time --------------------------------------------------------------------------------------------- - 4.816312 slack (MET) + 4.818979 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3710,10 +3710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 1.275081 0.933557 2.933557 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.275104 0.000000 2.933557 ^ gpio_holdover[32] (out) - 2.933557 data arrival time + 11 0.378010 1.266954 0.931004 2.931004 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.267022 0.000000 2.931004 ^ gpio_slow_sel[16] (out) + 2.931004 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3723,13 +3723,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933557 data arrival time + -2.931004 data arrival time --------------------------------------------------------------------------------------------- - 4.816443 slack (MET) + 4.818996 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3738,10 +3738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 1.272803 0.933517 2.933517 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.272868 0.000000 2.933517 ^ gpio_analog_sel[34] (out) - 2.933517 data arrival time + 11 0.377729 1.266048 0.930979 2.930979 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.266131 0.000000 2.930979 ^ gpio_slow_sel[14] (out) + 2.930979 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3751,13 +3751,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933517 data arrival time + -2.930979 data arrival time --------------------------------------------------------------------------------------------- - 4.816483 slack (MET) + 4.819021 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3766,10 +3766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 1.274939 0.933509 2.933509 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.274963 0.000000 2.933509 ^ gpio_out[15] (out) - 2.933509 data arrival time + 11 0.380034 1.273733 0.930960 2.930960 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.273744 0.000000 2.930960 ^ gpio_ib_mode_sel[20] (out) + 2.930960 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3779,13 +3779,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933509 data arrival time + -2.930960 data arrival time --------------------------------------------------------------------------------------------- - 4.816491 slack (MET) + 4.819040 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3794,10 +3794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 1.270092 0.933490 2.933491 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.270183 0.000000 2.933491 ^ gpio_analog_en[33] (out) - 2.933491 data arrival time + 11 0.378010 1.266954 0.930945 2.930945 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.267021 0.000000 2.930945 ^ gpio_dm1[16] (out) + 2.930945 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3807,13 +3807,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933491 data arrival time + -2.930945 data arrival time --------------------------------------------------------------------------------------------- - 4.816510 slack (MET) + 4.819056 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3822,10 +3822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 1.270988 0.933429 2.933429 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.271049 0.000000 2.933429 ^ gpio_dm0[23] (out) - 2.933429 data arrival time + 11 0.379779 1.272810 0.930929 2.930929 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.272824 0.000000 2.930929 ^ gpio_vtrip_sel[22] (out) + 2.930929 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3835,13 +3835,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933429 data arrival time + -2.930929 data arrival time --------------------------------------------------------------------------------------------- - 4.816570 slack (MET) + 4.819071 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3850,10 +3850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 1.276662 0.933408 2.933408 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.276867 0.000000 2.933408 ^ gpio_vtrip_sel[25] (out) - 2.933408 data arrival time + 11 0.379767 1.272901 0.930882 2.930882 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.272918 0.000000 2.930882 ^ gpio_vtrip_sel[21] (out) + 2.930882 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3863,13 +3863,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933408 data arrival time + -2.930882 data arrival time --------------------------------------------------------------------------------------------- - 4.816592 slack (MET) + 4.819118 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3878,10 +3878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 1.274181 0.933382 2.933382 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.274228 0.000000 2.933382 ^ gpio_holdover[36] (out) - 2.933382 data arrival time + 11 0.379213 1.270988 0.930833 2.930833 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.271015 0.000000 2.930833 ^ gpio_out[23] (out) + 2.930833 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3891,13 +3891,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933382 data arrival time + -2.930833 data arrival time --------------------------------------------------------------------------------------------- - 4.816618 slack (MET) + 4.819167 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3906,10 +3906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 1.274183 0.933359 2.933359 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.274230 0.000000 2.933359 ^ gpio_holdover[27] (out) - 2.933359 data arrival time + 11 0.378108 1.267252 0.930819 2.930819 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.267312 0.000000 2.930819 ^ gpio_dm0[17] (out) + 2.930819 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3919,13 +3919,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933359 data arrival time + -2.930819 data arrival time --------------------------------------------------------------------------------------------- - 4.816640 slack (MET) + 4.819181 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3934,10 +3934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 1.272901 0.933299 2.933299 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.272944 0.000000 2.933299 ^ gpio_dm2[21] (out) - 2.933299 data arrival time + 11 0.378010 1.266954 0.930793 2.930793 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.267019 0.000000 2.930793 ^ gpio_analog_en[16] (out) + 2.930793 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3947,13 +3947,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933299 data arrival time + -2.930793 data arrival time --------------------------------------------------------------------------------------------- - 4.816701 slack (MET) + 4.819207 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3962,10 +3962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 1.272810 0.933238 2.933238 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.272846 0.000000 2.933238 ^ gpio_dm2[22] (out) - 2.933238 data arrival time + 11 0.380186 1.274570 0.930789 2.930789 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.274586 0.000000 2.930789 ^ gpio_vtrip_sel[36] (out) + 2.930789 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3975,13 +3975,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933238 data arrival time + -2.930789 data arrival time --------------------------------------------------------------------------------------------- - 4.816762 slack (MET) + 4.819211 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3990,10 +3990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 1.270092 0.933221 2.933221 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.270178 0.000000 2.933221 ^ gpio_dm0[33] (out) - 2.933221 data arrival time + 11 0.378593 1.268797 0.930728 2.930727 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.268836 0.000000 2.930727 ^ gpio_analog_sel[18] (out) + 2.930727 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4003,13 +4003,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933221 data arrival time + -2.930727 data arrival time --------------------------------------------------------------------------------------------- - 4.816779 slack (MET) + 4.819272 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4018,10 +4018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 1.273733 0.933198 2.933197 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.273764 0.000000 2.933197 ^ gpio_holdover[20] (out) - 2.933197 data arrival time + 11 0.377729 1.266048 0.930730 2.930730 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.266126 0.000000 2.930730 ^ gpio_dm1[14] (out) + 2.930730 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4031,13 +4031,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933197 data arrival time + -2.930730 data arrival time --------------------------------------------------------------------------------------------- - 4.816802 slack (MET) + 4.819270 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4046,10 +4046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 1.270398 0.933169 2.933169 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.270451 0.000000 2.933169 ^ gpio_slow_sel[0] (out) - 2.933169 data arrival time + 11 0.377175 1.265202 0.930685 2.930685 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.265399 0.000000 2.930685 ^ gpio_analog_en[13] (out) + 2.930685 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4059,13 +4059,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933169 data arrival time + -2.930685 data arrival time --------------------------------------------------------------------------------------------- - 4.816832 slack (MET) + 4.819315 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4074,10 +4074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 1.273863 0.933134 2.933134 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.273914 0.000000 2.933134 ^ gpio_holdover[29] (out) - 2.933134 data arrival time + 11 0.379241 1.270289 0.930632 2.930632 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.270294 0.000000 2.930632 ^ gpio_vtrip_sel[42] (out) + 2.930632 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4087,13 +4087,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933134 data arrival time + -2.930632 data arrival time --------------------------------------------------------------------------------------------- - 4.816866 slack (MET) + 4.819368 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4102,10 +4102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 1.270398 0.933125 2.933125 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.270450 0.000000 2.933125 ^ gpio_dm1[0] (out) - 2.933125 data arrival time + 11 0.380343 1.274843 0.930613 2.930613 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.274850 0.000000 2.930613 ^ gpio_ib_mode_sel[37] (out) + 2.930613 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4115,13 +4115,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933125 data arrival time + -2.930613 data arrival time --------------------------------------------------------------------------------------------- - 4.816875 slack (MET) + 4.819387 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4130,10 +4130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 1.272210 0.933095 2.933095 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.272273 0.000000 2.933095 ^ gpio_analog_sel[31] (out) - 2.933095 data arrival time + 11 0.377175 1.265202 0.930602 2.930602 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.265396 0.000000 2.930602 ^ gpio_dm0[13] (out) + 2.930602 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4143,13 +4143,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933095 data arrival time + -2.930602 data arrival time --------------------------------------------------------------------------------------------- - 4.816905 slack (MET) + 4.819397 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4158,11 +4158,11 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 1.270988 0.933085 2.933085 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.271043 0.000000 2.933085 ^ gpio_analog_pol[23] (out) - 2.933085 data arrival time - + 11 0.379088 1.270398 0.930594 2.930594 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.270420 0.000000 2.930594 ^ gpio_out[0] (out) + 2.930594 data arrival time + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) -0.250000 9.750000 clock uncertainty @@ -4171,13 +4171,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933085 data arrival time + -2.930594 data arrival time --------------------------------------------------------------------------------------------- - 4.816915 slack (MET) + 4.819407 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4186,10 +4186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 1.271890 0.933077 2.933077 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.271903 0.000000 2.933077 ^ gpio_slow_sel[39] (out) - 2.933077 data arrival time + 11 0.378010 1.266954 0.930534 2.930534 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.267014 0.000000 2.930534 ^ gpio_dm0[16] (out) + 2.930534 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4199,13 +4199,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933077 data arrival time + -2.930534 data arrival time --------------------------------------------------------------------------------------------- - 4.816923 slack (MET) + 4.819466 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4214,10 +4214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 1.270398 0.933069 2.933069 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.270449 0.000000 2.933069 ^ gpio_analog_en[0] (out) - 2.933069 data arrival time + 11 0.378108 1.267252 0.930475 2.930475 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.267307 0.000000 2.930475 ^ gpio_analog_pol[17] (out) + 2.930475 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4227,13 +4227,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933069 data arrival time + -2.930475 data arrival time --------------------------------------------------------------------------------------------- - 4.816931 slack (MET) + 4.819525 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4242,10 +4242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 1.271890 0.933034 2.933034 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.271902 0.000000 2.933034 ^ gpio_dm1[39] (out) - 2.933034 data arrival time + 11 0.379241 1.270289 0.930472 2.930472 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.270294 0.000000 2.930472 ^ gpio_ib_mode_sel[42] (out) + 2.930472 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4255,13 +4255,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933034 data arrival time + -2.930472 data arrival time --------------------------------------------------------------------------------------------- - 4.816966 slack (MET) + 4.819528 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4270,10 +4270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 1.271890 0.932984 2.932984 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.271902 0.000000 2.932984 ^ gpio_analog_en[39] (out) - 2.932984 data arrival time + 11 0.377729 1.266048 0.930402 2.930403 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.266120 0.000000 2.930403 ^ gpio_analog_en[14] (out) + 2.930403 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4283,13 +4283,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932984 data arrival time + -2.930403 data arrival time --------------------------------------------------------------------------------------------- - 4.817016 slack (MET) + 4.819597 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4298,10 +4298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 1.270398 0.932977 2.932977 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.270448 0.000000 2.932977 ^ gpio_analog_pol[0] (out) - 2.932977 data arrival time + 11 0.378622 1.268609 0.930363 2.930363 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.268632 0.000000 2.930363 ^ gpio_dm2[38] (out) + 2.930363 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4311,13 +4311,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932977 data arrival time + -2.930363 data arrival time --------------------------------------------------------------------------------------------- - 4.817023 slack (MET) + 4.819637 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4326,10 +4326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 1.272803 0.932974 2.932974 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.272859 0.000000 2.932974 ^ gpio_dm2[34] (out) - 2.932974 data arrival time + 11 0.378344 1.267825 0.930346 2.930346 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.267860 0.000000 2.930346 ^ gpio_slow_sel[43] (out) + 2.930346 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4339,13 +4339,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932974 data arrival time + -2.930346 data arrival time --------------------------------------------------------------------------------------------- - 4.817026 slack (MET) + 4.819653 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4354,10 +4354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 1.271890 0.932936 2.932936 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.271901 0.000000 2.932936 ^ gpio_dm0[39] (out) - 2.932936 data arrival time + 11 0.378344 1.267825 0.930303 2.930303 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.267859 0.000000 2.930303 ^ gpio_dm1[43] (out) + 2.930303 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4367,13 +4367,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932936 data arrival time + -2.930303 data arrival time --------------------------------------------------------------------------------------------- - 4.817064 slack (MET) + 4.819697 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4382,10 +4382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 1.270398 0.932921 2.932921 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.270447 0.000000 2.932921 ^ gpio_inp_dis[0] (out) - 2.932921 data arrival time + 11 0.378344 1.267825 0.930246 2.930246 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.267859 0.000000 2.930246 ^ gpio_analog_en[43] (out) + 2.930246 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4395,13 +4395,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932921 data arrival time + -2.930246 data arrival time --------------------------------------------------------------------------------------------- - 4.817079 slack (MET) + 4.819754 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4410,10 +4410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 1.271890 0.932872 2.932872 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.271901 0.000000 2.932872 ^ gpio_analog_pol[39] (out) - 2.932872 data arrival time + 11 0.378593 1.268797 0.930208 2.930208 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.268829 0.000000 2.930208 ^ gpio_dm2[18] (out) + 2.930208 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4423,13 +4423,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932872 data arrival time + -2.930208 data arrival time --------------------------------------------------------------------------------------------- - 4.817128 slack (MET) + 4.819792 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4438,10 +4438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 1.270092 0.932774 2.932774 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.270170 0.000000 2.932774 ^ gpio_analog_pol[33] (out) - 2.932774 data arrival time + 11 0.378344 1.267825 0.930198 2.930198 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.267858 0.000000 2.930198 ^ gpio_dm0[43] (out) + 2.930198 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4451,13 +4451,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932774 data arrival time + -2.930198 data arrival time --------------------------------------------------------------------------------------------- - 4.817226 slack (MET) + 4.819802 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4466,10 +4466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 1.275081 0.932756 2.932756 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.275097 0.000000 2.932756 ^ gpio_out[32] (out) - 2.932756 data arrival time + 11 0.377175 1.265202 0.930190 2.930190 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.265385 0.000000 2.930190 ^ gpio_analog_pol[13] (out) + 2.930190 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4479,13 +4479,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932756 data arrival time + -2.930190 data arrival time --------------------------------------------------------------------------------------------- - 4.817244 slack (MET) + 4.819809 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4494,10 +4494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 1.274181 0.932760 2.932760 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.274220 0.000000 2.932760 ^ gpio_out[36] (out) - 2.932760 data arrival time + 11 0.378010 1.266954 0.930191 2.930191 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.267009 0.000000 2.930191 ^ gpio_analog_pol[16] (out) + 2.930191 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4507,13 +4507,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932760 data arrival time + -2.930191 data arrival time --------------------------------------------------------------------------------------------- - 4.817240 slack (MET) + 4.819809 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4522,10 +4522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 1.274183 0.932737 2.932737 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.274222 0.000000 2.932737 ^ gpio_out[27] (out) - 2.932737 data arrival time + 11 0.379779 1.272810 0.930184 2.930184 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.272819 0.000000 2.930184 ^ gpio_ib_mode_sel[22] (out) + 2.930184 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4535,13 +4535,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932737 data arrival time + -2.930184 data arrival time --------------------------------------------------------------------------------------------- - 4.817263 slack (MET) + 4.819816 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4550,10 +4550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 1.272901 0.932695 2.932695 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.272936 0.000000 2.932695 ^ gpio_holdover[21] (out) - 2.932695 data arrival time + 11 0.378344 1.267825 0.930135 2.930135 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.267857 0.000000 2.930135 ^ gpio_analog_pol[43] (out) + 2.930135 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4563,13 +4563,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932695 data arrival time + -2.930135 data arrival time --------------------------------------------------------------------------------------------- - 4.817305 slack (MET) + 4.819865 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4578,10 +4578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 1.276662 0.932652 2.932652 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.276846 0.000000 2.932652 ^ gpio_ib_mode_sel[25] (out) - 2.932652 data arrival time + 11 0.377729 1.266048 0.930133 2.930133 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.266116 0.000000 2.930133 ^ gpio_dm0[14] (out) + 2.930133 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4591,13 +4591,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932652 data arrival time + -2.930133 data arrival time --------------------------------------------------------------------------------------------- - 4.817348 slack (MET) + 4.819867 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4606,10 +4606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 1.274939 0.932654 2.932654 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.274956 0.000000 2.932654 ^ gpio_vtrip_sel[15] (out) - 2.932654 data arrival time + 11 0.379767 1.272901 0.930019 2.930018 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.272911 0.000000 2.930018 ^ gpio_ib_mode_sel[21] (out) + 2.930018 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4619,13 +4619,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932654 data arrival time + -2.930018 data arrival time --------------------------------------------------------------------------------------------- - 4.817346 slack (MET) + 4.819982 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4634,10 +4634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 1.271813 0.932634 2.932634 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.271864 0.000000 2.932634 ^ gpio_analog_sel[30] (out) - 2.932634 data arrival time + 11 0.378344 1.267825 0.929784 2.929784 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.267853 0.000000 2.929784 ^ gpio_analog_sel[43] (out) + 2.929784 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4647,13 +4647,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932634 data arrival time + -2.929784 data arrival time --------------------------------------------------------------------------------------------- - 4.817366 slack (MET) + 4.820216 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4662,10 +4662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 1.272810 0.932633 2.932633 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.272839 0.000000 2.932633 ^ gpio_holdover[22] (out) - 2.932633 data arrival time + 11 0.380186 1.274570 0.929731 2.929731 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.274579 0.000000 2.929731 ^ gpio_ib_mode_sel[36] (out) + 2.929731 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4675,13 +4675,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932633 data arrival time + -2.929731 data arrival time --------------------------------------------------------------------------------------------- - 4.817367 slack (MET) + 4.820269 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4690,10 +4690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 1.273733 0.932606 2.932606 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.273758 0.000000 2.932606 ^ gpio_out[20] (out) - 2.932606 data arrival time + 11 0.377729 1.266048 0.929685 2.929685 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.266109 0.000000 2.929685 ^ gpio_analog_pol[14] (out) + 2.929685 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4703,13 +4703,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932606 data arrival time + -2.929685 data arrival time --------------------------------------------------------------------------------------------- - 4.817394 slack (MET) + 4.820314 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4718,10 +4718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 1.274996 0.932560 2.932560 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.275013 0.000000 2.932560 ^ gpio_vtrip_sel[19] (out) - 2.932560 data arrival time + 11 0.378344 1.267825 0.929688 2.929688 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.267852 0.000000 2.929688 ^ gpio_dm2[43] (out) + 2.929688 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4731,13 +4731,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932560 data arrival time + -2.929688 data arrival time --------------------------------------------------------------------------------------------- - 4.817441 slack (MET) + 4.820312 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4746,10 +4746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 1.272210 0.932553 2.932553 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.272265 0.000000 2.932553 ^ gpio_dm2[31] (out) - 2.932553 data arrival time + 11 0.378108 1.267252 0.929611 2.929611 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.267295 0.000000 2.929611 ^ gpio_analog_sel[17] (out) + 2.929611 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4759,13 +4759,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932553 data arrival time + -2.929611 data arrival time --------------------------------------------------------------------------------------------- - 4.817448 slack (MET) + 4.820389 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4774,10 +4774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 1.270988 0.932520 2.932520 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.271035 0.000000 2.932520 ^ gpio_analog_sel[23] (out) - 2.932520 data arrival time + 11 0.378593 1.268797 0.929603 2.929603 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.268823 0.000000 2.929603 ^ gpio_holdover[18] (out) + 2.929603 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4787,13 +4787,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932520 data arrival time + -2.929603 data arrival time --------------------------------------------------------------------------------------------- - 4.817480 slack (MET) + 4.820397 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4802,10 +4802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 1.271890 0.932519 2.932519 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.271899 0.000000 2.932519 ^ gpio_analog_sel[39] (out) - 2.932519 data arrival time + 11 0.378344 1.267825 0.929576 2.929576 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.267851 0.000000 2.929576 ^ gpio_holdover[43] (out) + 2.929576 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4815,13 +4815,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932519 data arrival time + -2.929576 data arrival time --------------------------------------------------------------------------------------------- - 4.817481 slack (MET) + 4.820424 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4830,10 +4830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 1.273863 0.932511 2.932511 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.273905 0.000000 2.932511 ^ gpio_out[29] (out) - 2.932511 data arrival time + 11 0.378344 1.267825 0.929465 2.929465 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.267850 0.000000 2.929465 ^ gpio_out[43] (out) + 2.929465 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4843,13 +4843,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932511 data arrival time + -2.929465 data arrival time --------------------------------------------------------------------------------------------- - 4.817489 slack (MET) + 4.820535 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4858,10 +4858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 1.270398 0.932485 2.932485 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.270441 0.000000 2.932485 ^ gpio_analog_sel[0] (out) - 2.932485 data arrival time + 11 0.379213 1.270988 0.929445 2.929445 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.271002 0.000000 2.929445 ^ gpio_vtrip_sel[23] (out) + 2.929445 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4871,13 +4871,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932485 data arrival time + -2.929445 data arrival time --------------------------------------------------------------------------------------------- - 4.817514 slack (MET) + 4.820556 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4886,10 +4886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 1.271890 0.932423 2.932423 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.271898 0.000000 2.932423 ^ gpio_dm2[39] (out) - 2.932423 data arrival time + 11 0.378010 1.266954 0.929377 2.929377 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.266997 0.000000 2.929377 ^ gpio_analog_sel[16] (out) + 2.929377 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4899,13 +4899,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932423 data arrival time + -2.929377 data arrival time --------------------------------------------------------------------------------------------- - 4.817577 slack (MET) + 4.820623 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4914,10 +4914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 1.272803 0.932342 2.932343 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.272850 0.000000 2.932343 ^ gpio_holdover[34] (out) - 2.932343 data arrival time + 11 0.378622 1.268609 0.929369 2.929369 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.268623 0.000000 2.929369 ^ gpio_holdover[38] (out) + 2.929369 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4927,13 +4927,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932343 data arrival time + -2.929369 data arrival time --------------------------------------------------------------------------------------------- - 4.817657 slack (MET) + 4.820631 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4942,10 +4942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 1.271890 0.932310 2.932311 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.271898 0.000000 2.932311 ^ gpio_holdover[39] (out) - 2.932311 data arrival time + 11 0.378593 1.268797 0.929109 2.929109 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.268818 0.000000 2.929109 ^ gpio_out[18] (out) + 2.929109 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4955,13 +4955,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932311 data arrival time + -2.929109 data arrival time --------------------------------------------------------------------------------------------- - 4.817689 slack (MET) + 4.820890 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4970,10 +4970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 1.271276 0.932294 2.932294 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.271330 0.000000 2.932294 ^ gpio_analog_sel[28] (out) - 2.932294 data arrival time + 11 0.378108 1.267252 0.929092 2.929092 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.267288 0.000000 2.929092 ^ gpio_dm2[17] (out) + 2.929092 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4983,13 +4983,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932294 data arrival time + -2.929092 data arrival time --------------------------------------------------------------------------------------------- - 4.817706 slack (MET) + 4.820908 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4998,10 +4998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 1.271890 0.932199 2.932199 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.271897 0.000000 2.932199 ^ gpio_out[39] (out) - 2.932199 data arrival time + 11 0.378344 1.267825 0.928899 2.928899 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.267845 0.000000 2.928899 ^ gpio_vtrip_sel[43] (out) + 2.928899 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5011,13 +5011,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932199 data arrival time + -2.928899 data arrival time --------------------------------------------------------------------------------------------- - 4.817801 slack (MET) + 4.821102 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5026,10 +5026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 1.275081 0.932171 2.932171 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.275092 0.000000 2.932171 ^ gpio_vtrip_sel[32] (out) - 2.932171 data arrival time + 11 0.377729 1.266048 0.928891 2.928891 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.266097 0.000000 2.928891 ^ gpio_analog_sel[14] (out) + 2.928891 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5039,13 +5039,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932171 data arrival time + -2.928891 data arrival time --------------------------------------------------------------------------------------------- - 4.817830 slack (MET) + 4.821108 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5054,10 +5054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 1.268797 0.932165 2.932165 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.268856 0.000000 2.932165 ^ gpio_slow_sel[18] (out) - 2.932165 data arrival time + 11 0.378010 1.266954 0.928858 2.928858 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.266991 0.000000 2.928858 ^ gpio_dm2[16] (out) + 2.928858 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5067,13 +5067,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932165 data arrival time + -2.928858 data arrival time --------------------------------------------------------------------------------------------- - 4.817835 slack (MET) + 4.821142 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5082,10 +5082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 1.272901 0.932146 2.932146 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.272930 0.000000 2.932146 ^ gpio_out[21] (out) - 2.932146 data arrival time + 11 0.379213 1.270988 0.928581 2.928581 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.270996 0.000000 2.928581 ^ gpio_ib_mode_sel[23] (out) + 2.928581 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5095,13 +5095,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932146 data arrival time + -2.928581 data arrival time --------------------------------------------------------------------------------------------- - 4.817854 slack (MET) + 4.821418 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5110,10 +5110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 1.268797 0.932094 2.932094 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.268855 0.000000 2.932094 ^ gpio_dm1[18] (out) - 2.932094 data arrival time + 11 0.377904 1.265771 0.928560 2.928560 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.265782 0.000000 2.928560 ^ gpio_slow_sel[41] (out) + 2.928560 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5123,13 +5123,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932094 data arrival time + -2.928560 data arrival time --------------------------------------------------------------------------------------------- - 4.817906 slack (MET) + 4.821440 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5138,10 +5138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 1.274766 0.932087 2.932087 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.274780 0.000000 2.932087 ^ gpio_vtrip_sel[26] (out) - 2.932087 data arrival time + 11 0.377904 1.265771 0.928517 2.928517 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.265782 0.000000 2.928517 ^ gpio_dm1[41] (out) + 2.928517 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5151,13 +5151,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932087 data arrival time + -2.928517 data arrival time --------------------------------------------------------------------------------------------- - 4.817913 slack (MET) + 4.821483 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5166,10 +5166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 1.272810 0.932042 2.932042 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.272833 0.000000 2.932042 ^ gpio_out[22] (out) - 2.932042 data arrival time + 11 0.378108 1.267252 0.928488 2.928488 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.267281 0.000000 2.928488 ^ gpio_holdover[17] (out) + 2.928488 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5179,181 +5179,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932042 data arrival time + -2.928488 data arrival time --------------------------------------------------------------------------------------------- - 4.817958 slack (MET) + 4.821512 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379213 1.270988 0.932028 2.932029 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.271029 0.000000 2.932029 ^ gpio_dm2[23] (out) - 2.932029 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.932029 data arrival time ---------------------------------------------------------------------------------------------- - 4.817972 slack (MET) - - -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.378875 1.270092 0.931974 2.931974 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.270156 0.000000 2.931974 ^ gpio_analog_sel[33] (out) - 2.931974 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.931974 data arrival time ---------------------------------------------------------------------------------------------- - 4.818026 slack (MET) - - -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380343 1.274843 0.931979 2.931978 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.274858 0.000000 2.931978 ^ gpio_vtrip_sel[37] (out) - 2.931978 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.931978 data arrival time ---------------------------------------------------------------------------------------------- - 4.818022 slack (MET) - - -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379409 1.271813 0.931968 2.931968 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.271855 0.000000 2.931968 ^ gpio_dm2[30] (out) - 2.931968 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.931968 data arrival time ---------------------------------------------------------------------------------------------- - 4.818032 slack (MET) - - -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.378593 1.268797 0.931941 2.931941 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.268852 0.000000 2.931941 ^ gpio_analog_en[18] (out) - 2.931941 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.931941 data arrival time ---------------------------------------------------------------------------------------------- - 4.818059 slack (MET) - - -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379488 1.272210 0.931921 2.931921 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.272256 0.000000 2.931921 ^ gpio_holdover[31] (out) - 2.931921 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.931921 data arrival time ---------------------------------------------------------------------------------------------- - 4.818079 slack (MET) - - -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5362,10 +5194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 1.270289 0.931904 2.931904 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.270302 0.000000 2.931904 ^ gpio_slow_sel[42] (out) - 2.931904 data arrival time + 11 0.377904 1.265771 0.928460 2.928460 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.265782 0.000000 2.928460 ^ gpio_analog_en[41] (out) + 2.928460 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5375,13 +5207,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931904 data arrival time + -2.928460 data arrival time --------------------------------------------------------------------------------------------- - 4.818096 slack (MET) + 4.821540 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5390,10 +5222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 1.270289 0.931861 2.931861 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.270301 0.000000 2.931861 ^ gpio_dm1[42] (out) - 2.931861 data arrival time + 11 0.377904 1.265771 0.928412 2.928412 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.265781 0.000000 2.928412 ^ gpio_dm0[41] (out) + 2.928412 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5403,13 +5235,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931861 data arrival time + -2.928412 data arrival time --------------------------------------------------------------------------------------------- - 4.818140 slack (MET) + 4.821588 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5418,10 +5250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 1.270398 0.931851 2.931851 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.270433 0.000000 2.931851 ^ gpio_dm2[0] (out) - 2.931851 data arrival time + 11 0.377832 1.265535 0.928386 2.928386 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.265546 0.000000 2.928386 ^ gpio_slow_sel[40] (out) + 2.928386 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5431,13 +5263,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931851 data arrival time + -2.928386 data arrival time --------------------------------------------------------------------------------------------- - 4.818149 slack (MET) + 4.821614 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5446,10 +5278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 1.270289 0.931826 2.931826 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.270301 0.000000 2.931826 ^ gpio_analog_en[42] (out) - 2.931826 data arrival time + 11 0.377904 1.265771 0.928349 2.928349 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.265781 0.000000 2.928349 ^ gpio_analog_pol[41] (out) + 2.928349 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5459,13 +5291,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931826 data arrival time + -2.928349 data arrival time --------------------------------------------------------------------------------------------- - 4.818174 slack (MET) + 4.821651 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5474,10 +5306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 1.273733 0.931824 2.931824 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.273751 0.000000 2.931824 ^ gpio_vtrip_sel[20] (out) - 2.931824 data arrival time + 11 0.377729 1.266048 0.928349 2.928349 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.266089 0.000000 2.928349 ^ gpio_dm2[14] (out) + 2.928349 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5487,13 +5319,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931824 data arrival time + -2.928349 data arrival time --------------------------------------------------------------------------------------------- - 4.818176 slack (MET) + 4.821651 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5502,10 +5334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 1.271890 0.931809 2.931809 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.271895 0.000000 2.931809 ^ gpio_vtrip_sel[39] (out) - 2.931809 data arrival time + 11 0.377832 1.265535 0.928342 2.928342 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.265546 0.000000 2.928342 ^ gpio_dm1[40] (out) + 2.928342 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5515,13 +5347,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931809 data arrival time + -2.928342 data arrival time --------------------------------------------------------------------------------------------- - 4.818191 slack (MET) + 4.821658 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5530,10 +5362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 1.274939 0.931790 2.931790 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.274949 0.000000 2.931790 ^ gpio_ib_mode_sel[15] (out) - 2.931790 data arrival time + 11 0.378622 1.268609 0.928333 2.928333 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.268616 0.000000 2.928333 ^ gpio_out[38] (out) + 2.928333 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5543,13 +5375,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931790 data arrival time + -2.928333 data arrival time --------------------------------------------------------------------------------------------- - 4.818210 slack (MET) + 4.821667 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5558,10 +5390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 1.270289 0.931756 2.931756 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.270301 0.000000 2.931756 ^ gpio_dm0[42] (out) - 2.931756 data arrival time + 11 0.377832 1.265535 0.928285 2.928285 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.265545 0.000000 2.928285 ^ gpio_analog_en[40] (out) + 2.928285 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5571,13 +5403,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931756 data arrival time + -2.928285 data arrival time --------------------------------------------------------------------------------------------- - 4.818244 slack (MET) + 4.821715 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5586,10 +5418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 1.275081 0.931746 2.931746 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.275090 0.000000 2.931746 ^ gpio_ib_mode_sel[32] (out) - 2.931746 data arrival time + 11 0.378010 1.266954 0.928253 2.928253 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.266984 0.000000 2.928253 ^ gpio_holdover[16] (out) + 2.928253 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5599,13 +5431,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931746 data arrival time + -2.928253 data arrival time --------------------------------------------------------------------------------------------- - 4.818254 slack (MET) + 4.821747 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5614,10 +5446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 1.272803 0.931720 2.931720 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.272842 0.000000 2.931720 ^ gpio_out[34] (out) - 2.931720 data arrival time + 11 0.378593 1.268797 0.928257 2.928257 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.268811 0.000000 2.928257 ^ gpio_vtrip_sel[18] (out) + 2.928257 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5627,13 +5459,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931720 data arrival time + -2.928257 data arrival time --------------------------------------------------------------------------------------------- - 4.818280 slack (MET) + 4.821743 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5642,10 +5474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 1.270289 0.931692 2.931692 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.270300 0.000000 2.931692 ^ gpio_analog_pol[42] (out) - 2.931692 data arrival time + 11 0.377832 1.265535 0.928237 2.928237 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.265545 0.000000 2.928237 ^ gpio_dm0[40] (out) + 2.928237 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5655,13 +5487,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931692 data arrival time + -2.928237 data arrival time --------------------------------------------------------------------------------------------- - 4.818308 slack (MET) + 4.821763 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5670,10 +5502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 1.274996 0.931695 2.931695 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.275007 0.000000 2.931695 ^ gpio_ib_mode_sel[19] (out) - 2.931695 data arrival time + 11 0.377832 1.265535 0.928174 2.928174 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.265545 0.000000 2.928174 ^ gpio_analog_pol[40] (out) + 2.928174 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5683,13 +5515,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931695 data arrival time + -2.928174 data arrival time --------------------------------------------------------------------------------------------- - 4.818305 slack (MET) + 4.821826 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5698,10 +5530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 1.268609 0.931698 2.931698 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.268647 0.000000 2.931698 ^ gpio_slow_sel[38] (out) - 2.931698 data arrival time + 11 0.379088 1.270398 0.928154 2.928154 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.270403 0.000000 2.928154 ^ gpio_vtrip_sel[0] (out) + 2.928154 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5711,13 +5543,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931698 data arrival time + -2.928154 data arrival time --------------------------------------------------------------------------------------------- - 4.818302 slack (MET) + 4.821846 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5726,10 +5558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 1.268797 0.931683 2.931683 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.268849 0.000000 2.931683 ^ gpio_dm0[18] (out) - 2.931683 data arrival time + 11 0.377175 1.265202 0.928032 2.928032 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.265330 0.000000 2.928032 ^ gpio_analog_sel[13] (out) + 2.928032 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5739,13 +5571,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931683 data arrival time + -2.928032 data arrival time --------------------------------------------------------------------------------------------- - 4.818317 slack (MET) + 4.821968 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5754,10 +5586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 1.271276 0.931676 2.931676 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.271321 0.000000 2.931676 ^ gpio_dm2[28] (out) - 2.931676 data arrival time + 11 0.377904 1.265771 0.927997 2.927997 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.265779 0.000000 2.927997 ^ gpio_analog_sel[41] (out) + 2.927997 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5767,13 +5599,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931676 data arrival time + -2.927997 data arrival time --------------------------------------------------------------------------------------------- - 4.818324 slack (MET) + 4.822003 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5782,10 +5614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 1.268609 0.931655 2.931655 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.268646 0.000000 2.931655 ^ gpio_dm1[38] (out) - 2.931655 data arrival time + 11 0.377904 1.265771 0.927901 2.927901 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.265778 0.000000 2.927901 ^ gpio_dm2[41] (out) + 2.927901 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5795,13 +5627,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931655 data arrival time + -2.927901 data arrival time --------------------------------------------------------------------------------------------- - 4.818345 slack (MET) + 4.822099 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5810,10 +5642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 1.271890 0.931649 2.931649 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.271894 0.000000 2.931649 ^ gpio_ib_mode_sel[39] (out) - 2.931649 data arrival time + 11 0.378108 1.267252 0.927897 2.927897 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.267275 0.000000 2.927897 ^ gpio_out[17] (out) + 2.927897 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5823,13 +5655,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931649 data arrival time + -2.927897 data arrival time --------------------------------------------------------------------------------------------- - 4.818351 slack (MET) + 4.822103 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5838,10 +5670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 1.268609 0.931598 2.931598 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.268645 0.000000 2.931598 ^ gpio_analog_en[38] (out) - 2.931598 data arrival time + 11 0.379088 1.270398 0.927856 2.927855 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.270402 0.000000 2.927855 ^ gpio_ib_mode_sel[0] (out) + 2.927855 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5851,13 +5683,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931598 data arrival time + -2.927855 data arrival time --------------------------------------------------------------------------------------------- - 4.818402 slack (MET) + 4.822145 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5866,10 +5698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 1.270138 0.931575 2.931575 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.270209 0.000000 2.931575 ^ gpio_analog_sel[24] (out) - 2.931575 data arrival time + 11 0.377832 1.265535 0.927823 2.927823 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.265543 0.000000 2.927823 ^ gpio_analog_sel[40] (out) + 2.927823 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5879,13 +5711,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931575 data arrival time + -2.927823 data arrival time --------------------------------------------------------------------------------------------- - 4.818425 slack (MET) + 4.822177 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5894,10 +5726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 1.268609 0.931550 2.931550 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.268645 0.000000 2.931550 ^ gpio_dm0[38] (out) - 2.931550 data arrival time + 11 0.377904 1.265771 0.927789 2.927789 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.265778 0.000000 2.927789 ^ gpio_holdover[41] (out) + 2.927789 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5907,13 +5739,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931550 data arrival time + -2.927789 data arrival time --------------------------------------------------------------------------------------------- - 4.818450 slack (MET) + 4.822211 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5922,10 +5754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 1.271813 0.931514 2.931514 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.271849 0.000000 2.931514 ^ gpio_holdover[30] (out) - 2.931514 data arrival time + 11 0.377832 1.265535 0.927727 2.927727 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.265542 0.000000 2.927727 ^ gpio_dm2[40] (out) + 2.927727 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5935,13 +5767,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931514 data arrival time + -2.927727 data arrival time --------------------------------------------------------------------------------------------- - 4.818486 slack (MET) + 4.822273 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5950,10 +5782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 1.268609 0.931487 2.931487 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.268644 0.000000 2.931487 ^ gpio_analog_pol[38] (out) - 2.931487 data arrival time + 11 0.377729 1.266048 0.927718 2.927717 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.266081 0.000000 2.927717 ^ gpio_holdover[14] (out) + 2.927717 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5963,13 +5795,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931487 data arrival time + -2.927717 data arrival time --------------------------------------------------------------------------------------------- - 4.818513 slack (MET) + 4.822282 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5978,10 +5810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 1.270092 0.931432 2.931432 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.270148 0.000000 2.931432 ^ gpio_dm2[33] (out) - 2.931432 data arrival time + 11 0.377904 1.265771 0.927678 2.927678 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.265777 0.000000 2.927678 ^ gpio_out[41] (out) + 2.927678 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5991,13 +5823,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931432 data arrival time + -2.927678 data arrival time --------------------------------------------------------------------------------------------- - 4.818568 slack (MET) + 4.822321 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6006,10 +5838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 1.270988 0.931424 2.931424 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.271021 0.000000 2.931424 ^ gpio_holdover[23] (out) - 2.931424 data arrival time + 11 0.378010 1.266954 0.927662 2.927662 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.266977 0.000000 2.927662 ^ gpio_out[16] (out) + 2.927662 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6019,13 +5851,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931424 data arrival time + -2.927662 data arrival time --------------------------------------------------------------------------------------------- - 4.818576 slack (MET) + 4.822338 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6034,10 +5866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 1.274766 0.931419 2.931419 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.274776 0.000000 2.931419 ^ gpio_ib_mode_sel[26] (out) - 2.931419 data arrival time + 11 0.377175 1.265202 0.927642 2.927642 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.265321 0.000000 2.927642 ^ gpio_dm2[13] (out) + 2.927642 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6047,13 +5879,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931419 data arrival time + -2.927642 data arrival time --------------------------------------------------------------------------------------------- - 4.818581 slack (MET) + 4.822358 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6062,10 +5894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 1.268797 0.931395 2.931395 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.268844 0.000000 2.931395 ^ gpio_analog_pol[18] (out) - 2.931395 data arrival time + 11 0.377832 1.265535 0.927615 2.927615 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.265541 0.000000 2.927615 ^ gpio_holdover[40] (out) + 2.927615 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6075,13 +5907,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931395 data arrival time + -2.927615 data arrival time --------------------------------------------------------------------------------------------- - 4.818605 slack (MET) + 4.822385 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6090,10 +5922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 1.267252 0.931368 2.931368 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.267321 0.000000 2.931368 ^ gpio_slow_sel[17] (out) - 2.931368 data arrival time + 11 0.378622 1.268609 0.927619 2.927619 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.268613 0.000000 2.927619 ^ gpio_vtrip_sel[38] (out) + 2.927619 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6103,13 +5935,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931368 data arrival time + -2.927619 data arrival time --------------------------------------------------------------------------------------------- - 4.818632 slack (MET) + 4.822381 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6118,10 +5950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 1.270289 0.931340 2.931340 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.270298 0.000000 2.931340 ^ gpio_analog_sel[42] (out) - 2.931340 data arrival time + 11 0.377832 1.265535 0.927504 2.927504 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.265541 0.000000 2.927504 ^ gpio_out[40] (out) + 2.927504 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6131,13 +5963,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931340 data arrival time + -2.927504 data arrival time --------------------------------------------------------------------------------------------- - 4.818659 slack (MET) + 4.822496 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6146,10 +5978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 1.267252 0.931327 2.931327 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.267320 0.000000 2.931327 ^ gpio_dm1[17] (out) - 2.931327 data arrival time + 11 0.378344 1.267825 0.927481 2.927481 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.267834 0.000000 2.927481 ^ gpio_ib_mode_sel[43] (out) + 2.927481 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6159,13 +5991,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931327 data arrival time + -2.927481 data arrival time --------------------------------------------------------------------------------------------- - 4.818673 slack (MET) + 4.822518 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6174,10 +6006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 1.265202 0.931314 2.931314 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.265417 0.000000 2.931314 ^ gpio_slow_sel[13] (out) - 2.931314 data arrival time + 11 0.378622 1.268609 0.927459 2.927459 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.268612 0.000000 2.927459 ^ gpio_ib_mode_sel[38] (out) + 2.927459 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6187,13 +6019,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931314 data arrival time + -2.927459 data arrival time --------------------------------------------------------------------------------------------- - 4.818686 slack (MET) + 4.822541 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6202,10 +6034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 1.272210 0.931299 2.931299 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.272247 0.000000 2.931299 ^ gpio_out[31] (out) - 2.931299 data arrival time + 11 0.378593 1.268797 0.927393 2.927393 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.268805 0.000000 2.927393 ^ gpio_ib_mode_sel[18] (out) + 2.927393 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6215,13 +6047,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931299 data arrival time + -2.927393 data arrival time --------------------------------------------------------------------------------------------- - 4.818701 slack (MET) + 4.822608 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6230,10 +6062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 1.270289 0.931244 2.931244 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.270297 0.000000 2.931244 ^ gpio_dm2[42] (out) - 2.931244 data arrival time + 11 0.377904 1.265771 0.927290 2.927290 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.265775 0.000000 2.927290 ^ gpio_vtrip_sel[41] (out) + 2.927290 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6243,13 +6075,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931244 data arrival time + -2.927290 data arrival time --------------------------------------------------------------------------------------------- - 4.818756 slack (MET) + 4.822710 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6258,10 +6090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 1.270398 0.931217 2.931217 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.270426 0.000000 2.931217 ^ gpio_holdover[0] (out) - 2.931217 data arrival time + 11 0.377904 1.265771 0.927131 2.927131 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.265775 0.000000 2.927131 ^ gpio_ib_mode_sel[41] (out) + 2.927131 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6271,13 +6103,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931217 data arrival time + -2.927131 data arrival time --------------------------------------------------------------------------------------------- - 4.818783 slack (MET) + 4.822869 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6286,10 +6118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 1.270289 0.931132 2.931132 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.270297 0.000000 2.931132 ^ gpio_holdover[42] (out) - 2.931132 data arrival time + 11 0.377832 1.265535 0.927116 2.927116 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.265539 0.000000 2.927116 ^ gpio_vtrip_sel[40] (out) + 2.927116 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6299,13 +6131,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931132 data arrival time + -2.927116 data arrival time --------------------------------------------------------------------------------------------- - 4.818868 slack (MET) + 4.822885 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6314,10 +6146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 1.267252 0.931077 2.931077 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.267316 0.000000 2.931077 ^ gpio_analog_en[17] (out) - 2.931077 data arrival time + 11 0.377729 1.266048 0.927095 2.927095 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.266075 0.000000 2.927095 ^ gpio_out[14] (out) + 2.927095 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6327,13 +6159,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931077 data arrival time + -2.927095 data arrival time --------------------------------------------------------------------------------------------- - 4.818923 slack (MET) + 4.822905 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6342,10 +6174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 1.265202 0.931065 2.931066 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.265409 0.000000 2.931066 ^ gpio_dm1[13] (out) - 2.931066 data arrival time + 11 0.377832 1.265535 0.926956 2.926956 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.265538 0.000000 2.926956 ^ gpio_ib_mode_sel[40] (out) + 2.926956 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6355,13 +6187,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931066 data arrival time + -2.926956 data arrival time --------------------------------------------------------------------------------------------- - 4.818935 slack (MET) + 4.823044 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6370,10 +6202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 1.268609 0.931025 2.931025 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.268639 0.000000 2.931025 ^ gpio_analog_sel[38] (out) - 2.931025 data arrival time + 11 0.377175 1.265202 0.926903 2.926903 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.265305 0.000000 2.926903 ^ gpio_holdover[13] (out) + 2.926903 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6383,13 +6215,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931025 data arrival time + -2.926903 data arrival time --------------------------------------------------------------------------------------------- - 4.818975 slack (MET) + 4.823097 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6398,10 +6230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 1.270289 0.931021 2.931021 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.270296 0.000000 2.931021 ^ gpio_out[42] (out) - 2.931021 data arrival time + 11 0.378010 1.266954 0.926549 2.926549 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.266968 0.000000 2.926549 ^ gpio_vtrip_sel[16] (out) + 2.926549 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6411,13 +6243,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931021 data arrival time + -2.926549 data arrival time --------------------------------------------------------------------------------------------- - 4.818979 slack (MET) + 4.823451 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6426,10 +6258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 1.266954 0.931004 2.931004 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.267022 0.000000 2.931004 ^ gpio_slow_sel[16] (out) - 2.931004 data arrival time + 11 0.378108 1.267252 0.926508 2.926508 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.267263 0.000000 2.926508 ^ gpio_vtrip_sel[17] (out) + 2.926508 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6439,13 +6271,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931004 data arrival time + -2.926508 data arrival time --------------------------------------------------------------------------------------------- - 4.818996 slack (MET) + 4.823492 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6454,10 +6286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 1.266048 0.930979 2.930979 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.266131 0.000000 2.930979 ^ gpio_slow_sel[14] (out) - 2.930979 data arrival time + 11 0.377175 1.265202 0.926282 2.926281 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.265293 0.000000 2.926281 ^ gpio_out[13] (out) + 2.926281 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6467,13 +6299,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930979 data arrival time + -2.926281 data arrival time --------------------------------------------------------------------------------------------- - 4.819021 slack (MET) + 4.823719 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6482,10 +6314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 1.273733 0.930960 2.930960 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.273744 0.000000 2.930960 ^ gpio_ib_mode_sel[20] (out) - 2.930960 data arrival time + 11 0.378010 1.266954 0.925686 2.925686 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.266962 0.000000 2.925686 ^ gpio_ib_mode_sel[16] (out) + 2.925686 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6495,13 +6327,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930960 data arrival time + -2.925686 data arrival time --------------------------------------------------------------------------------------------- - 4.819040 slack (MET) + 4.824315 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6510,10 +6342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 1.266954 0.930945 2.930945 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.267021 0.000000 2.930945 ^ gpio_dm1[16] (out) - 2.930945 data arrival time + 11 0.378108 1.267252 0.925646 2.925646 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.267258 0.000000 2.925646 ^ gpio_ib_mode_sel[17] (out) + 2.925646 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6523,13 +6355,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930945 data arrival time + -2.925646 data arrival time --------------------------------------------------------------------------------------------- - 4.819056 slack (MET) + 4.824354 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6538,10 +6370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 1.271276 0.930937 2.930937 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.271312 0.000000 2.930937 ^ gpio_holdover[28] (out) - 2.930937 data arrival time + 11 0.377729 1.266048 0.924923 2.924923 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.266057 0.000000 2.924923 ^ gpio_vtrip_sel[14] (out) + 2.924923 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6551,13 +6383,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930937 data arrival time + -2.924923 data arrival time --------------------------------------------------------------------------------------------- - 4.819063 slack (MET) + 4.825077 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6566,10 +6398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 1.272810 0.930929 2.930929 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.272824 0.000000 2.930929 ^ gpio_vtrip_sel[22] (out) - 2.930929 data arrival time + 11 0.377175 1.265202 0.923849 2.923849 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.265252 0.000000 2.923849 ^ gpio_vtrip_sel[13] (out) + 2.923849 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6579,13 +6411,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930929 data arrival time + -2.923849 data arrival time --------------------------------------------------------------------------------------------- - 4.819071 slack (MET) + 4.826151 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6594,10 +6426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 1.272901 0.930882 2.930882 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.272918 0.000000 2.930882 ^ gpio_vtrip_sel[21] (out) - 2.930882 data arrival time + 11 0.377729 1.266048 0.923736 2.923736 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.266051 0.000000 2.923736 ^ gpio_ib_mode_sel[14] (out) + 2.923736 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6607,13 +6439,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930882 data arrival time + -2.923736 data arrival time --------------------------------------------------------------------------------------------- - 4.819118 slack (MET) + 4.826264 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6622,10 +6454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 1.270138 0.930861 2.930861 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.270197 0.000000 2.930861 ^ gpio_dm2[24] (out) - 2.930861 data arrival time + 11 0.377175 1.265202 0.923626 2.923626 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.265249 0.000000 2.923626 ^ gpio_ib_mode_sel[13] (out) + 2.923626 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6635,13 +6467,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930861 data arrival time + -2.923626 data arrival time --------------------------------------------------------------------------------------------- - 4.819139 slack (MET) + 4.826374 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6650,10 +6482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 1.270988 0.930833 2.930833 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.271015 0.000000 2.930833 ^ gpio_out[23] (out) - 2.930833 data arrival time + 9 0.321392 1.077345 0.789770 2.789771 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.077362 0.000000 2.789771 ^ gpio_slow_sel[31] (out) + 2.789771 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6663,13 +6495,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930833 data arrival time + -2.789771 data arrival time --------------------------------------------------------------------------------------------- - 4.819167 slack (MET) + 4.960230 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6678,10 +6510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 1.267252 0.930819 2.930819 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.267312 0.000000 2.930819 ^ gpio_dm0[17] (out) - 2.930819 data arrival time + 9 0.321392 1.077345 0.789754 2.789754 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.077362 0.000000 2.789754 ^ gpio_analog_en[31] (out) + 2.789754 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6691,13 +6523,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930819 data arrival time + -2.789754 data arrival time --------------------------------------------------------------------------------------------- - 4.819181 slack (MET) + 4.960246 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6706,10 +6538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 1.270092 0.930800 2.930800 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.270139 0.000000 2.930800 ^ gpio_holdover[33] (out) - 2.930800 data arrival time + 9 0.321392 1.077345 0.789354 2.789354 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.077358 0.000000 2.789354 ^ gpio_dm0[31] (out) + 2.789354 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6719,13 +6551,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930800 data arrival time + -2.789354 data arrival time --------------------------------------------------------------------------------------------- - 4.819200 slack (MET) + 4.960645 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6734,10 +6566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 1.266954 0.930793 2.930793 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.267019 0.000000 2.930793 ^ gpio_analog_en[16] (out) - 2.930793 data arrival time + 9 0.321392 1.077345 0.789305 2.789305 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.077358 0.000000 2.789305 ^ gpio_analog_pol[31] (out) + 2.789305 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6747,13 +6579,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930793 data arrival time + -2.789305 data arrival time --------------------------------------------------------------------------------------------- - 4.819207 slack (MET) + 4.960695 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6762,10 +6594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 1.271813 0.930766 2.930766 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.271840 0.000000 2.930766 ^ gpio_out[30] (out) - 2.930766 data arrival time + 9 0.321392 1.077345 0.789012 2.789012 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.077356 0.000000 2.789012 ^ gpio_analog_sel[31] (out) + 2.789012 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6775,13 +6607,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930766 data arrival time + -2.789012 data arrival time --------------------------------------------------------------------------------------------- - 4.819234 slack (MET) + 4.960987 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6790,10 +6622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 1.268797 0.930728 2.930727 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.268836 0.000000 2.930727 ^ gpio_analog_sel[18] (out) - 2.930727 data arrival time + 9 0.321392 1.077345 0.788853 2.788853 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.077354 0.000000 2.788853 ^ gpio_holdover[31] (out) + 2.788853 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6803,13 +6635,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930727 data arrival time + -2.788853 data arrival time --------------------------------------------------------------------------------------------- - 4.819272 slack (MET) + 4.961146 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6818,10 +6650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 1.266048 0.930730 2.930730 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.266126 0.000000 2.930730 ^ gpio_dm1[14] (out) - 2.930730 data arrival time + 9 0.321392 1.077345 0.788337 2.788337 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.077351 0.000000 2.788337 ^ gpio_vtrip_sel[31] (out) + 2.788337 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6831,13 +6663,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930730 data arrival time + -2.788337 data arrival time --------------------------------------------------------------------------------------------- - 4.819270 slack (MET) + 4.961663 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6846,10 +6678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 1.265202 0.930685 2.930685 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.265399 0.000000 2.930685 ^ gpio_analog_en[13] (out) - 2.930685 data arrival time + 9 0.321392 1.077345 0.788220 2.788220 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.077351 0.000000 2.788220 ^ gpio_ib_mode_sel[31] (out) + 2.788220 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6859,13 +6691,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930685 data arrival time + -2.788220 data arrival time --------------------------------------------------------------------------------------------- - 4.819315 slack (MET) + 4.961780 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6874,10 +6706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 1.270289 0.930632 2.930632 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.270294 0.000000 2.930632 ^ gpio_vtrip_sel[42] (out) - 2.930632 data arrival time + 9 0.321392 1.077345 0.788088 2.788088 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.077350 0.000000 2.788088 ^ gpio_oeb[31] (out) + 2.788088 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6887,25 +6719,25 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930632 data arrival time + -2.788088 data arrival time --------------------------------------------------------------------------------------------- - 4.819368 slack (MET) + 4.961912 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380343 1.274843 0.930613 2.930613 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.274850 0.000000 2.930613 ^ gpio_ib_mode_sel[37] (out) - 2.930613 data arrival time + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 9 0.318348 1.067224 0.782102 2.782102 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.067241 0.000000 2.782102 ^ gpio_analog_pol[26] (out) + 2.782102 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6915,13 +6747,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930613 data arrival time + -2.782102 data arrival time --------------------------------------------------------------------------------------------- - 4.819387 slack (MET) + 4.967898 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6930,10 +6762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 1.265202 0.930602 2.930602 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.265396 0.000000 2.930602 ^ gpio_dm0[13] (out) - 2.930602 data arrival time + 9 0.318348 1.067224 0.782059 2.782059 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.067240 0.000000 2.782059 ^ gpio_slow_sel[26] (out) + 2.782059 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6943,13 +6775,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930602 data arrival time + -2.782059 data arrival time --------------------------------------------------------------------------------------------- - 4.819397 slack (MET) + 4.967941 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6958,10 +6790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 1.270398 0.930594 2.930594 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.270420 0.000000 2.930594 ^ gpio_out[0] (out) - 2.930594 data arrival time + 9 0.318348 1.067224 0.781985 2.781985 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.067240 0.000000 2.781985 ^ gpio_analog_en[26] (out) + 2.781985 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6971,13 +6803,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930594 data arrival time + -2.781985 data arrival time --------------------------------------------------------------------------------------------- - 4.819407 slack (MET) + 4.968016 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6986,10 +6818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 1.266954 0.930534 2.930534 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.267014 0.000000 2.930534 ^ gpio_dm0[16] (out) - 2.930534 data arrival time + 9 0.318348 1.067224 0.781978 2.781978 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.067239 0.000000 2.781978 ^ gpio_dm0[26] (out) + 2.781978 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6999,13 +6831,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930534 data arrival time + -2.781978 data arrival time --------------------------------------------------------------------------------------------- - 4.819466 slack (MET) + 4.968022 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7014,10 +6846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 1.274181 0.930504 2.930504 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.274197 0.000000 2.930504 ^ gpio_vtrip_sel[36] (out) - 2.930504 data arrival time + 9 0.317784 1.065803 0.781960 2.781960 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.065854 0.000000 2.781960 ^ gpio_slow_sel[25] (out) + 2.781960 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7027,13 +6859,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930504 data arrival time + -2.781960 data arrival time --------------------------------------------------------------------------------------------- - 4.819496 slack (MET) + 4.968040 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7042,10 +6874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 1.274183 0.930481 2.930481 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.274199 0.000000 2.930481 ^ gpio_vtrip_sel[27] (out) - 2.930481 data arrival time + 9 0.317784 1.065803 0.781886 2.781886 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.065853 0.000000 2.781886 ^ gpio_analog_en[25] (out) + 2.781886 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7055,13 +6887,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930481 data arrival time + -2.781886 data arrival time --------------------------------------------------------------------------------------------- - 4.819519 slack (MET) + 4.968114 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7070,10 +6902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 1.267252 0.930475 2.930475 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.267307 0.000000 2.930475 ^ gpio_analog_pol[17] (out) - 2.930475 data arrival time + 9 0.317784 1.065803 0.781853 2.781853 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.065853 0.000000 2.781853 ^ gpio_dm0[25] (out) + 2.781853 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7083,13 +6915,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930475 data arrival time + -2.781853 data arrival time --------------------------------------------------------------------------------------------- - 4.819525 slack (MET) + 4.968147 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7098,10 +6930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 1.270289 0.930472 2.930472 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.270294 0.000000 2.930472 ^ gpio_ib_mode_sel[42] (out) - 2.930472 data arrival time + 9 0.317784 1.065803 0.781804 2.781804 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.065852 0.000000 2.781804 ^ gpio_analog_pol[25] (out) + 2.781804 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7111,13 +6943,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930472 data arrival time + -2.781804 data arrival time --------------------------------------------------------------------------------------------- - 4.819528 slack (MET) + 4.968196 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7126,10 +6958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 1.266048 0.930402 2.930403 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.266120 0.000000 2.930403 ^ gpio_analog_en[14] (out) - 2.930403 data arrival time + 9 0.318348 1.067224 0.781605 2.781605 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.067236 0.000000 2.781605 ^ gpio_analog_sel[26] (out) + 2.781605 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7139,13 +6971,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930403 data arrival time + -2.781605 data arrival time --------------------------------------------------------------------------------------------- - 4.819597 slack (MET) + 4.968395 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7154,10 +6986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 1.268609 0.930363 2.930363 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.268632 0.000000 2.930363 ^ gpio_dm2[38] (out) - 2.930363 data arrival time + 9 0.317784 1.065803 0.781518 2.781518 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.065848 0.000000 2.781518 ^ gpio_analog_sel[25] (out) + 2.781518 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7167,13 +6999,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930363 data arrival time + -2.781518 data arrival time --------------------------------------------------------------------------------------------- - 4.819637 slack (MET) + 4.968482 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7182,10 +7014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 1.267825 0.930346 2.930346 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.267860 0.000000 2.930346 ^ gpio_slow_sel[43] (out) - 2.930346 data arrival time + 9 0.318100 1.066365 0.781455 2.781455 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.066381 0.000000 2.781455 ^ gpio_analog_pol[29] (out) + 2.781455 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7195,13 +7027,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930346 data arrival time + -2.781455 data arrival time --------------------------------------------------------------------------------------------- - 4.819653 slack (MET) + 4.968545 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7210,10 +7042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 1.271276 0.930316 2.930316 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.271304 0.000000 2.930316 ^ gpio_out[28] (out) - 2.930316 data arrival time + 9 0.318348 1.067224 0.781449 2.781449 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.067235 0.000000 2.781449 ^ gpio_holdover[26] (out) + 2.781449 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7223,13 +7055,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930316 data arrival time + -2.781449 data arrival time --------------------------------------------------------------------------------------------- - 4.819685 slack (MET) + 4.968551 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7238,10 +7070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 1.267825 0.930303 2.930303 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.267859 0.000000 2.930303 ^ gpio_dm1[43] (out) - 2.930303 data arrival time + 9 0.318100 1.066365 0.781413 2.781413 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.066380 0.000000 2.781413 ^ gpio_slow_sel[29] (out) + 2.781413 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7251,13 +7083,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930303 data arrival time + -2.781413 data arrival time --------------------------------------------------------------------------------------------- - 4.819697 slack (MET) + 4.968587 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7266,10 +7098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 1.267825 0.930246 2.930246 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.267859 0.000000 2.930246 ^ gpio_analog_en[43] (out) - 2.930246 data arrival time + 9 0.318100 1.066365 0.781338 2.781338 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.066380 0.000000 2.781338 ^ gpio_analog_en[29] (out) + 2.781338 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7279,13 +7111,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930246 data arrival time + -2.781338 data arrival time --------------------------------------------------------------------------------------------- - 4.819754 slack (MET) + 4.968662 slack (MET) Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7294,10 +7126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 1.273863 0.930249 2.930249 ^ gpio_loopback_zero[29] (in) + 9 0.318100 1.066365 0.781331 2.781331 ^ gpio_loopback_zero[29] (in) gpio_loopback_zero[29] (net) - 1.273881 0.000000 2.930249 ^ gpio_vtrip_sel[29] (out) - 2.930249 data arrival time + 1.066379 0.000000 2.781331 ^ gpio_dm0[29] (out) + 2.781331 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7307,13 +7139,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930249 data arrival time + -2.781331 data arrival time --------------------------------------------------------------------------------------------- - 4.819751 slack (MET) + 4.968669 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7322,10 +7154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 1.270138 0.930214 2.930213 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.270187 0.000000 2.930213 ^ gpio_holdover[24] (out) - 2.930213 data arrival time + 9 0.317784 1.065803 0.781214 2.781214 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.065843 0.000000 2.781214 ^ gpio_holdover[25] (out) + 2.781214 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7335,13 +7167,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930213 data arrival time + -2.781214 data arrival time --------------------------------------------------------------------------------------------- - 4.819787 slack (MET) + 4.968786 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7350,10 +7182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 1.268797 0.930208 2.930208 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.268829 0.000000 2.930208 ^ gpio_dm2[18] (out) - 2.930208 data arrival time + 9 0.318348 1.067224 0.780942 2.780942 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.067232 0.000000 2.780942 ^ gpio_vtrip_sel[26] (out) + 2.780942 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7363,13 +7195,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930208 data arrival time + -2.780942 data arrival time --------------------------------------------------------------------------------------------- - 4.819792 slack (MET) + 4.969058 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7378,10 +7210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 1.267825 0.930198 2.930198 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.267858 0.000000 2.930198 ^ gpio_dm0[43] (out) - 2.930198 data arrival time + 9 0.318100 1.066365 0.780931 2.780931 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.066376 0.000000 2.780931 ^ gpio_analog_sel[29] (out) + 2.780931 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7391,13 +7223,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930198 data arrival time + -2.780931 data arrival time --------------------------------------------------------------------------------------------- - 4.819802 slack (MET) + 4.969069 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7406,10 +7238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 1.265202 0.930190 2.930190 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.265385 0.000000 2.930190 ^ gpio_analog_pol[13] (out) - 2.930190 data arrival time + 9 0.318348 1.067224 0.780818 2.780818 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.067231 0.000000 2.780818 ^ gpio_ib_mode_sel[26] (out) + 2.780818 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7419,13 +7251,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930190 data arrival time + -2.780818 data arrival time --------------------------------------------------------------------------------------------- - 4.819809 slack (MET) + 4.969182 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7434,10 +7266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 1.266954 0.930191 2.930191 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.267009 0.000000 2.930191 ^ gpio_analog_pol[16] (out) - 2.930191 data arrival time + 9 0.318100 1.066365 0.780774 2.780774 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.066375 0.000000 2.780774 ^ gpio_holdover[29] (out) + 2.780774 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7447,13 +7279,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930191 data arrival time + -2.780774 data arrival time --------------------------------------------------------------------------------------------- - 4.819809 slack (MET) + 4.969226 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7462,10 +7294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 1.272810 0.930184 2.930184 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.272819 0.000000 2.930184 ^ gpio_ib_mode_sel[22] (out) - 2.930184 data arrival time + 9 0.318348 1.067224 0.780679 2.780679 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.067230 0.000000 2.780679 ^ gpio_oeb[26] (out) + 2.780679 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7475,13 +7307,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930184 data arrival time + -2.780679 data arrival time --------------------------------------------------------------------------------------------- - 4.819816 slack (MET) + 4.969321 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7490,10 +7322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 1.270092 0.930178 2.930178 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.270131 0.000000 2.930178 ^ gpio_out[33] (out) - 2.930178 data arrival time + 9 0.318100 1.066365 0.780303 2.780303 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.066372 0.000000 2.780303 ^ gpio_vtrip_sel[29] (out) + 2.780303 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7503,13 +7335,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930178 data arrival time + -2.780303 data arrival time --------------------------------------------------------------------------------------------- - 4.819822 slack (MET) + 4.969697 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7518,10 +7350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 1.267825 0.930135 2.930135 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.267857 0.000000 2.930135 ^ gpio_analog_pol[43] (out) - 2.930135 data arrival time + 9 0.318100 1.066365 0.780178 2.780178 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.066371 0.000000 2.780178 ^ gpio_ib_mode_sel[29] (out) + 2.780178 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7531,13 +7363,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930135 data arrival time + -2.780178 data arrival time --------------------------------------------------------------------------------------------- - 4.819865 slack (MET) + 4.969821 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7546,10 +7378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 1.266048 0.930133 2.930133 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.266116 0.000000 2.930133 ^ gpio_dm0[14] (out) - 2.930133 data arrival time + 9 0.316903 1.062697 0.780118 2.780118 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.062745 0.000000 2.780118 ^ gpio_slow_sel[28] (out) + 2.780118 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7559,13 +7391,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930133 data arrival time + -2.780118 data arrival time --------------------------------------------------------------------------------------------- - 4.819867 slack (MET) + 4.969882 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7574,10 +7406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 1.272901 0.930019 2.930018 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.272911 0.000000 2.930018 ^ gpio_ib_mode_sel[21] (out) - 2.930018 data arrival time + 9 0.318100 1.066365 0.780040 2.780040 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.066371 0.000000 2.780040 ^ gpio_oeb[29] (out) + 2.780040 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7587,13 +7419,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930018 data arrival time + -2.780040 data arrival time --------------------------------------------------------------------------------------------- - 4.819982 slack (MET) + 4.969961 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7602,10 +7434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 1.267825 0.929784 2.929784 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.267853 0.000000 2.929784 ^ gpio_analog_sel[43] (out) - 2.929784 data arrival time + 9 0.316693 1.062253 0.779780 2.779780 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.062319 0.000000 2.779780 ^ gpio_analog_pol[33] (out) + 2.779780 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7615,13 +7447,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929784 data arrival time + -2.779780 data arrival time --------------------------------------------------------------------------------------------- - 4.820216 slack (MET) + 4.970220 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7630,10 +7462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 1.266048 0.929685 2.929685 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.266109 0.000000 2.929685 ^ gpio_analog_pol[14] (out) - 2.929685 data arrival time + 9 0.316263 1.060813 0.779705 2.779706 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.060897 0.000000 2.779706 ^ gpio_slow_sel[27] (out) + 2.779706 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7643,13 +7475,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929685 data arrival time + -2.779706 data arrival time --------------------------------------------------------------------------------------------- - 4.820314 slack (MET) + 4.970294 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7658,10 +7490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 1.267825 0.929688 2.929688 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.267852 0.000000 2.929688 ^ gpio_dm2[43] (out) - 2.929688 data arrival time + 9 0.316903 1.062697 0.779683 2.779683 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.062739 0.000000 2.779683 ^ gpio_analog_en[28] (out) + 2.779683 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7671,13 +7503,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929688 data arrival time + -2.779683 data arrival time --------------------------------------------------------------------------------------------- - 4.820312 slack (MET) + 4.970317 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7686,10 +7518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 1.267252 0.929611 2.929611 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.267295 0.000000 2.929611 ^ gpio_analog_sel[17] (out) - 2.929611 data arrival time + 9 0.316693 1.062253 0.779656 2.779656 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.062317 0.000000 2.779656 ^ gpio_dm0[33] (out) + 2.779656 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7699,13 +7531,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929611 data arrival time + -2.779656 data arrival time --------------------------------------------------------------------------------------------- - 4.820389 slack (MET) + 4.970344 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7714,10 +7546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 1.268797 0.929603 2.929603 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.268823 0.000000 2.929603 ^ gpio_holdover[18] (out) - 2.929603 data arrival time + 9 0.316693 1.062253 0.779625 2.779625 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.062316 0.000000 2.779625 ^ gpio_slow_sel[33] (out) + 2.779625 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7727,13 +7559,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929603 data arrival time + -2.779625 data arrival time --------------------------------------------------------------------------------------------- - 4.820397 slack (MET) + 4.970376 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7742,10 +7574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 1.270138 0.929592 2.929592 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.270179 0.000000 2.929592 ^ gpio_out[24] (out) - 2.929592 data arrival time + 9 0.316693 1.062253 0.779601 2.779601 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.062316 0.000000 2.779601 ^ gpio_analog_en[33] (out) + 2.779601 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7755,13 +7587,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929592 data arrival time + -2.779601 data arrival time --------------------------------------------------------------------------------------------- - 4.820407 slack (MET) + 4.970399 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7770,10 +7602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 1.267825 0.929576 2.929576 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.267851 0.000000 2.929576 ^ gpio_holdover[43] (out) - 2.929576 data arrival time + 9 0.316903 1.062697 0.779499 2.779499 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.062736 0.000000 2.779499 ^ gpio_dm0[28] (out) + 2.779499 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7783,13 +7615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929576 data arrival time + -2.779499 data arrival time --------------------------------------------------------------------------------------------- - 4.820424 slack (MET) + 4.970500 slack (MET) Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7798,10 +7630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 1.274183 0.929579 2.929579 ^ gpio_loopback_zero[27] (in) + 9 0.316263 1.060813 0.779435 2.779435 ^ gpio_loopback_zero[27] (in) gpio_loopback_zero[27] (net) - 1.274193 0.000000 2.929579 ^ gpio_ib_mode_sel[27] (out) - 2.929579 data arrival time + 1.060892 0.000000 2.779435 ^ gpio_analog_en[27] (out) + 2.779435 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7811,13 +7643,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929579 data arrival time + -2.779435 data arrival time --------------------------------------------------------------------------------------------- - 4.820421 slack (MET) + 4.970565 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7826,10 +7658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 1.267825 0.929465 2.929465 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.267850 0.000000 2.929465 ^ gpio_out[43] (out) - 2.929465 data arrival time + 9 0.316263 1.060813 0.779281 2.779281 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.060889 0.000000 2.779281 ^ gpio_dm0[27] (out) + 2.779281 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7839,13 +7671,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929465 data arrival time + -2.779281 data arrival time --------------------------------------------------------------------------------------------- - 4.820535 slack (MET) + 4.970719 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7854,10 +7686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 1.272803 0.929463 2.929463 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.272819 0.000000 2.929463 ^ gpio_vtrip_sel[34] (out) - 2.929463 data arrival time + 9 0.316903 1.062697 0.779155 2.779155 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.062732 0.000000 2.779155 ^ gpio_analog_pol[28] (out) + 2.779155 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7867,13 +7699,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929463 data arrival time + -2.779155 data arrival time --------------------------------------------------------------------------------------------- - 4.820537 slack (MET) + 4.970845 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7882,10 +7714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 1.274181 0.929447 2.929447 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.274189 0.000000 2.929447 ^ gpio_ib_mode_sel[36] (out) - 2.929447 data arrival time + 9 0.317784 1.065803 0.779131 2.779131 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.065819 0.000000 2.779131 ^ gpio_vtrip_sel[25] (out) + 2.779131 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7895,13 +7727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929447 data arrival time + -2.779131 data arrival time --------------------------------------------------------------------------------------------- - 4.820553 slack (MET) + 4.970868 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7910,10 +7742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 1.270988 0.929445 2.929445 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.271002 0.000000 2.929445 ^ gpio_vtrip_sel[23] (out) - 2.929445 data arrival time + 9 0.316693 1.062253 0.779019 2.779019 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.062306 0.000000 2.779019 ^ gpio_analog_sel[33] (out) + 2.779019 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7923,13 +7755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929445 data arrival time + -2.779019 data arrival time --------------------------------------------------------------------------------------------- - 4.820556 slack (MET) + 4.970981 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7938,10 +7770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 1.266954 0.929377 2.929377 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.266997 0.000000 2.929377 ^ gpio_analog_sel[16] (out) - 2.929377 data arrival time + 9 0.316263 1.060813 0.779008 2.779008 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.060884 0.000000 2.779008 ^ gpio_analog_pol[27] (out) + 2.779008 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7951,13 +7783,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929377 data arrival time + -2.779008 data arrival time --------------------------------------------------------------------------------------------- - 4.820623 slack (MET) + 4.970992 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7966,10 +7798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 1.268609 0.929369 2.929369 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.268623 0.000000 2.929369 ^ gpio_holdover[38] (out) - 2.929369 data arrival time + 9 0.316903 1.062697 0.778784 2.778784 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.062727 0.000000 2.778784 ^ gpio_analog_sel[28] (out) + 2.778784 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7979,13 +7811,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929369 data arrival time + -2.778784 data arrival time --------------------------------------------------------------------------------------------- - 4.820631 slack (MET) + 4.971216 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7994,10 +7826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 1.273863 0.929345 2.929345 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.273874 0.000000 2.929345 ^ gpio_ib_mode_sel[29] (out) - 2.929345 data arrival time + 9 0.317784 1.065803 0.778487 2.778487 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.065814 0.000000 2.778487 ^ gpio_ib_mode_sel[25] (out) + 2.778487 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8007,13 +7839,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929345 data arrival time + -2.778487 data arrival time --------------------------------------------------------------------------------------------- - 4.820655 slack (MET) + 4.971513 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8022,10 +7854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 1.268797 0.929109 2.929109 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.268818 0.000000 2.929109 ^ gpio_out[18] (out) - 2.929109 data arrival time + 9 0.316216 1.060325 0.778461 2.778461 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.060369 0.000000 2.778461 ^ gpio_slow_sel[32] (out) + 2.778461 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8035,13 +7867,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929109 data arrival time + -2.778461 data arrival time --------------------------------------------------------------------------------------------- - 4.820890 slack (MET) + 4.971539 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8050,10 +7882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 1.267252 0.929092 2.929092 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.267288 0.000000 2.929092 ^ gpio_dm2[17] (out) - 2.929092 data arrival time + 9 0.316903 1.062697 0.778454 2.778455 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.062723 0.000000 2.778455 ^ gpio_holdover[28] (out) + 2.778455 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8063,13 +7895,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929092 data arrival time + -2.778455 data arrival time --------------------------------------------------------------------------------------------- - 4.820908 slack (MET) + 4.971546 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8078,10 +7910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 1.272210 0.929042 2.929042 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.272225 0.000000 2.929042 ^ gpio_vtrip_sel[31] (out) - 2.929042 data arrival time + 9 0.316693 1.062253 0.778039 2.778039 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.062291 0.000000 2.778039 ^ gpio_holdover[33] (out) + 2.778039 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8091,13 +7923,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929042 data arrival time + -2.778039 data arrival time --------------------------------------------------------------------------------------------- - 4.820958 slack (MET) + 4.971961 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8106,10 +7938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 1.267825 0.928899 2.928899 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.267845 0.000000 2.928899 ^ gpio_vtrip_sel[43] (out) - 2.928899 data arrival time + 9 0.316216 1.060325 0.778024 2.778024 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.060363 0.000000 2.778024 ^ gpio_analog_en[32] (out) + 2.778024 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8119,13 +7951,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928899 data arrival time + -2.778024 data arrival time --------------------------------------------------------------------------------------------- - 4.821102 slack (MET) + 4.971976 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8134,10 +7966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 1.266048 0.928891 2.928891 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.266097 0.000000 2.928891 ^ gpio_analog_sel[14] (out) - 2.928891 data arrival time + 9 0.316216 1.060325 0.777842 2.777842 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.060361 0.000000 2.777842 ^ gpio_dm0[32] (out) + 2.777842 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8147,13 +7979,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928891 data arrival time + -2.777842 data arrival time --------------------------------------------------------------------------------------------- - 4.821108 slack (MET) + 4.972158 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8162,10 +7994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 1.266954 0.928858 2.928858 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.266991 0.000000 2.928858 ^ gpio_dm2[16] (out) - 2.928858 data arrival time + 9 0.317784 1.065803 0.777612 2.777612 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.065808 0.000000 2.777612 ^ gpio_oeb[25] (out) + 2.777612 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8175,13 +8007,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928858 data arrival time + -2.777612 data arrival time --------------------------------------------------------------------------------------------- - 4.821142 slack (MET) + 4.972388 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8190,10 +8022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 1.270988 0.928581 2.928581 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.270996 0.000000 2.928581 ^ gpio_ib_mode_sel[23] (out) - 2.928581 data arrival time + 9 0.316216 1.060325 0.777569 2.777569 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.060357 0.000000 2.777569 ^ gpio_analog_pol[32] (out) + 2.777569 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8203,13 +8035,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928581 data arrival time + -2.777569 data arrival time --------------------------------------------------------------------------------------------- - 4.821418 slack (MET) + 4.972431 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8218,10 +8050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 1.265771 0.928560 2.928560 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.265782 0.000000 2.928560 ^ gpio_slow_sel[41] (out) - 2.928560 data arrival time + 9 0.316263 1.060813 0.777344 2.777344 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.060856 0.000000 2.777344 ^ gpio_analog_sel[27] (out) + 2.777344 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8231,13 +8063,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928560 data arrival time + -2.777344 data arrival time --------------------------------------------------------------------------------------------- - 4.821440 slack (MET) + 4.972656 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8246,10 +8078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 1.265771 0.928517 2.928517 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.265782 0.000000 2.928517 ^ gpio_dm1[41] (out) - 2.928517 data arrival time + 9 0.316263 1.060813 0.776450 2.776450 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.060844 0.000000 2.776450 ^ gpio_holdover[27] (out) + 2.776450 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8259,13 +8091,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928517 data arrival time + -2.776450 data arrival time --------------------------------------------------------------------------------------------- - 4.821483 slack (MET) + 4.973550 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8274,10 +8106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 1.271813 0.928510 2.928510 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.271822 0.000000 2.928510 ^ gpio_vtrip_sel[30] (out) - 2.928510 data arrival time + 9 0.316903 1.062697 0.776244 2.776244 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.062704 0.000000 2.776244 ^ gpio_vtrip_sel[28] (out) + 2.776244 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8287,13 +8119,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928510 data arrival time + -2.776244 data arrival time --------------------------------------------------------------------------------------------- - 4.821490 slack (MET) + 4.973756 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8302,10 +8134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 1.267252 0.928488 2.928488 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.267281 0.000000 2.928488 ^ gpio_holdover[17] (out) - 2.928488 data arrival time + 9 0.316903 1.062697 0.776230 2.776230 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.062704 0.000000 2.776230 ^ gpio_oeb[28] (out) + 2.776230 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8315,13 +8147,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928488 data arrival time + -2.776230 data arrival time --------------------------------------------------------------------------------------------- - 4.821512 slack (MET) + 4.973770 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8330,10 +8162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 1.265771 0.928460 2.928460 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.265782 0.000000 2.928460 ^ gpio_analog_en[41] (out) - 2.928460 data arrival time + 9 0.316903 1.062697 0.776107 2.776107 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.062703 0.000000 2.776107 ^ gpio_ib_mode_sel[28] (out) + 2.776107 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8343,13 +8175,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928460 data arrival time + -2.776107 data arrival time --------------------------------------------------------------------------------------------- - 4.821540 slack (MET) + 4.973893 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8358,10 +8190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 1.265771 0.928412 2.928412 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.265781 0.000000 2.928412 ^ gpio_dm0[41] (out) - 2.928412 data arrival time + 9 0.316693 1.062253 0.775915 2.775915 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.062268 0.000000 2.775915 ^ gpio_vtrip_sel[33] (out) + 2.775915 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8371,13 +8203,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928412 data arrival time + -2.775915 data arrival time --------------------------------------------------------------------------------------------- - 4.821588 slack (MET) + 4.974085 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8386,10 +8218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 1.265535 0.928386 2.928386 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.265546 0.000000 2.928386 ^ gpio_slow_sel[40] (out) - 2.928386 data arrival time + 9 0.316216 1.060325 0.775814 2.775814 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.060339 0.000000 2.775814 ^ gpio_analog_sel[32] (out) + 2.775814 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8399,13 +8231,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928386 data arrival time + -2.775814 data arrival time --------------------------------------------------------------------------------------------- - 4.821614 slack (MET) + 4.974185 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8414,10 +8246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 1.271813 0.928362 2.928362 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.271821 0.000000 2.928362 ^ gpio_ib_mode_sel[30] (out) - 2.928362 data arrival time + 9 0.316693 1.062253 0.775717 2.775717 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.062266 0.000000 2.775717 ^ gpio_ib_mode_sel[33] (out) + 2.775717 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8427,13 +8259,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928362 data arrival time + -2.775717 data arrival time --------------------------------------------------------------------------------------------- - 4.821638 slack (MET) + 4.974282 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8442,10 +8274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 1.272803 0.928364 2.928364 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.272811 0.000000 2.928364 ^ gpio_ib_mode_sel[34] (out) - 2.928364 data arrival time + 9 0.316216 1.060325 0.775567 2.775567 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.060337 0.000000 2.775567 ^ gpio_holdover[32] (out) + 2.775567 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8455,13 +8287,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928364 data arrival time + -2.775567 data arrival time --------------------------------------------------------------------------------------------- - 4.821636 slack (MET) + 4.974433 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8470,10 +8302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 1.265771 0.928349 2.928349 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.265781 0.000000 2.928349 ^ gpio_analog_pol[41] (out) - 2.928349 data arrival time + 9 0.314619 1.055308 0.775448 2.775448 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.055387 0.000000 2.775448 ^ gpio_slow_sel[24] (out) + 2.775448 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8483,13 +8315,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928349 data arrival time + -2.775448 data arrival time --------------------------------------------------------------------------------------------- - 4.821651 slack (MET) + 4.974552 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8498,10 +8330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 1.266048 0.928349 2.928349 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.266089 0.000000 2.928349 ^ gpio_dm2[14] (out) - 2.928349 data arrival time + 9 0.316216 1.060325 0.775228 2.775228 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.060334 0.000000 2.775228 ^ gpio_vtrip_sel[32] (out) + 2.775228 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8511,13 +8343,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928349 data arrival time + -2.775228 data arrival time --------------------------------------------------------------------------------------------- - 4.821651 slack (MET) + 4.974772 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8526,10 +8358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 1.265535 0.928342 2.928342 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.265546 0.000000 2.928342 ^ gpio_dm1[40] (out) - 2.928342 data arrival time + 9 0.316216 1.060325 0.775114 2.775114 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.060333 0.000000 2.775114 ^ gpio_ib_mode_sel[32] (out) + 2.775114 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8539,13 +8371,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928342 data arrival time + -2.775114 data arrival time --------------------------------------------------------------------------------------------- - 4.821658 slack (MET) + 4.974886 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8554,10 +8386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 1.268609 0.928333 2.928333 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.268616 0.000000 2.928333 ^ gpio_out[38] (out) - 2.928333 data arrival time + 9 0.314619 1.055308 0.775002 2.775002 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.055378 0.000000 2.775002 ^ gpio_analog_en[24] (out) + 2.775002 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8567,13 +8399,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928333 data arrival time + -2.775002 data arrival time --------------------------------------------------------------------------------------------- - 4.821667 slack (MET) + 4.974998 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8582,10 +8414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 1.265535 0.928285 2.928285 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.265545 0.000000 2.928285 ^ gpio_analog_en[40] (out) - 2.928285 data arrival time + 9 0.314619 1.055308 0.774838 2.774838 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.055375 0.000000 2.774838 ^ gpio_dm0[24] (out) + 2.774838 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8595,13 +8427,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928285 data arrival time + -2.774838 data arrival time --------------------------------------------------------------------------------------------- - 4.821715 slack (MET) + 4.975162 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8610,10 +8442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 1.266954 0.928253 2.928253 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.266984 0.000000 2.928253 ^ gpio_holdover[16] (out) - 2.928253 data arrival time + 9 0.316216 1.060325 0.774784 2.774784 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.060331 0.000000 2.774784 ^ gpio_oeb[32] (out) + 2.774784 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8623,13 +8455,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928253 data arrival time + -2.774784 data arrival time --------------------------------------------------------------------------------------------- - 4.821747 slack (MET) + 4.975216 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8638,10 +8470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 1.268797 0.928257 2.928257 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.268811 0.000000 2.928257 ^ gpio_vtrip_sel[18] (out) - 2.928257 data arrival time + 9 0.316693 1.062253 0.774691 2.774691 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.062259 0.000000 2.774691 ^ gpio_oeb[33] (out) + 2.774691 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8651,13 +8483,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928257 data arrival time + -2.774691 data arrival time --------------------------------------------------------------------------------------------- - 4.821743 slack (MET) + 4.975309 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8666,10 +8498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 1.265535 0.928237 2.928237 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.265545 0.000000 2.928237 ^ gpio_dm0[40] (out) - 2.928237 data arrival time + 9 0.314619 1.055308 0.774549 2.774549 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.055370 0.000000 2.774549 ^ gpio_analog_pol[24] (out) + 2.774549 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8679,13 +8511,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928237 data arrival time + -2.774549 data arrival time --------------------------------------------------------------------------------------------- - 4.821763 slack (MET) + 4.975451 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8694,10 +8526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 1.265535 0.928174 2.928174 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.265545 0.000000 2.928174 ^ gpio_analog_pol[40] (out) - 2.928174 data arrival time + 9 0.316263 1.060813 0.774477 2.774477 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.060824 0.000000 2.774477 ^ gpio_vtrip_sel[27] (out) + 2.774477 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8707,13 +8539,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928174 data arrival time + -2.774477 data arrival time --------------------------------------------------------------------------------------------- - 4.821826 slack (MET) + 4.975523 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8722,10 +8554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 1.271276 0.928150 2.928150 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.271286 0.000000 2.928150 ^ gpio_ib_mode_sel[28] (out) - 2.928150 data arrival time + 9 0.313905 1.053005 0.774093 2.774093 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.053099 0.000000 2.774093 ^ gpio_slow_sel[30] (out) + 2.774093 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8735,13 +8567,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928150 data arrival time + -2.774093 data arrival time --------------------------------------------------------------------------------------------- - 4.821851 slack (MET) + 4.975906 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8750,10 +8582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 1.270398 0.928154 2.928154 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.270403 0.000000 2.928154 ^ gpio_vtrip_sel[0] (out) - 2.928154 data arrival time + 9 0.314183 1.055043 0.774016 2.774016 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.055233 0.000000 2.774016 ^ gpio_slow_sel[34] (out) + 2.774016 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8763,13 +8595,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928154 data arrival time + -2.774016 data arrival time --------------------------------------------------------------------------------------------- - 4.821846 slack (MET) + 4.975984 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8778,10 +8610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 1.272210 0.928140 2.928140 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.272219 0.000000 2.928140 ^ gpio_ib_mode_sel[31] (out) - 2.928140 data arrival time + 9 0.316263 1.060813 0.773838 2.773838 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.060820 0.000000 2.773838 ^ gpio_ib_mode_sel[27] (out) + 2.773838 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8791,13 +8623,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928140 data arrival time + -2.773838 data arrival time --------------------------------------------------------------------------------------------- - 4.821859 slack (MET) + 4.976162 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8806,10 +8638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 1.265202 0.928032 2.928032 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.265330 0.000000 2.928032 ^ gpio_analog_sel[13] (out) - 2.928032 data arrival time + 9 0.314183 1.055043 0.773785 2.773785 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.055226 0.000000 2.773785 ^ gpio_analog_en[34] (out) + 2.773785 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8819,13 +8651,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928032 data arrival time + -2.773785 data arrival time --------------------------------------------------------------------------------------------- - 4.821968 slack (MET) + 4.976215 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8834,10 +8666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 1.265771 0.927997 2.927997 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.265779 0.000000 2.927997 ^ gpio_analog_sel[41] (out) - 2.927997 data arrival time + 9 0.314183 1.055043 0.773751 2.773751 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.055225 0.000000 2.773751 ^ gpio_dm0[34] (out) + 2.773751 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8847,13 +8679,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927997 data arrival time + -2.773751 data arrival time --------------------------------------------------------------------------------------------- - 4.822003 slack (MET) + 4.976249 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8862,10 +8694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 1.270092 0.927924 2.927924 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.270107 0.000000 2.927924 ^ gpio_vtrip_sel[33] (out) - 2.927924 data arrival time + 9 0.314183 1.055043 0.773700 2.773700 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.055223 0.000000 2.773700 ^ gpio_analog_pol[34] (out) + 2.773700 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8875,13 +8707,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927924 data arrival time + -2.773700 data arrival time --------------------------------------------------------------------------------------------- - 4.822076 slack (MET) + 4.976299 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8890,10 +8722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 1.265771 0.927901 2.927901 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.265778 0.000000 2.927901 ^ gpio_dm2[41] (out) - 2.927901 data arrival time + 9 0.313905 1.053005 0.773679 2.773679 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.053090 0.000000 2.773679 ^ gpio_analog_en[30] (out) + 2.773679 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8903,13 +8735,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927901 data arrival time + -2.773679 data arrival time --------------------------------------------------------------------------------------------- - 4.822099 slack (MET) + 4.976321 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8918,10 +8750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 1.267252 0.927897 2.927897 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.267275 0.000000 2.927897 ^ gpio_out[17] (out) - 2.927897 data arrival time + 9 0.313905 1.053005 0.773497 2.773497 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.053086 0.000000 2.773497 ^ gpio_dm0[30] (out) + 2.773497 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8931,13 +8763,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927897 data arrival time + -2.773497 data arrival time --------------------------------------------------------------------------------------------- - 4.822103 slack (MET) + 4.976503 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8946,10 +8778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 1.271276 0.927864 2.927864 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.271284 0.000000 2.927864 ^ gpio_vtrip_sel[28] (out) - 2.927864 data arrival time + 9 0.314183 1.055043 0.773421 2.773421 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.055215 0.000000 2.773421 ^ gpio_analog_sel[34] (out) + 2.773421 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8959,13 +8791,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927864 data arrival time + -2.773421 data arrival time --------------------------------------------------------------------------------------------- - 4.822136 slack (MET) + 4.976579 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8974,10 +8806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 1.270398 0.927856 2.927855 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.270402 0.000000 2.927855 ^ gpio_ib_mode_sel[0] (out) - 2.927855 data arrival time + 9 0.314183 1.055043 0.773259 2.773259 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.055210 0.000000 2.773259 ^ gpio_holdover[34] (out) + 2.773259 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8987,13 +8819,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927855 data arrival time + -2.773259 data arrival time --------------------------------------------------------------------------------------------- - 4.822145 slack (MET) + 4.976740 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9002,10 +8834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 1.265535 0.927823 2.927823 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.265543 0.000000 2.927823 ^ gpio_analog_sel[40] (out) - 2.927823 data arrival time + 9 0.313905 1.053005 0.773226 2.773226 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.053081 0.000000 2.773226 ^ gpio_analog_pol[30] (out) + 2.773226 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9015,13 +8847,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927823 data arrival time + -2.773226 data arrival time --------------------------------------------------------------------------------------------- - 4.822177 slack (MET) + 4.976774 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9030,10 +8862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 1.265771 0.927789 2.927789 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.265778 0.000000 2.927789 ^ gpio_holdover[41] (out) - 2.927789 data arrival time + 9 0.316263 1.060813 0.773203 2.773203 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.060817 0.000000 2.773203 ^ gpio_oeb[27] (out) + 2.773203 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9043,13 +8875,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927789 data arrival time + -2.773203 data arrival time --------------------------------------------------------------------------------------------- - 4.822211 slack (MET) + 4.976797 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9058,10 +8890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 1.265535 0.927727 2.927727 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.265542 0.000000 2.927727 ^ gpio_dm2[40] (out) - 2.927727 data arrival time + 9 0.314183 1.055043 0.772932 2.772932 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.055201 0.000000 2.772932 ^ gpio_vtrip_sel[34] (out) + 2.772932 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9071,13 +8903,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927727 data arrival time + -2.772932 data arrival time --------------------------------------------------------------------------------------------- - 4.822273 slack (MET) + 4.977068 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9086,10 +8918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 1.266048 0.927718 2.927717 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.266081 0.000000 2.927717 ^ gpio_holdover[14] (out) - 2.927717 data arrival time + 9 0.314619 1.055308 0.772823 2.772823 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.055344 0.000000 2.772823 ^ gpio_analog_sel[24] (out) + 2.772823 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9099,25 +8931,25 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927717 data arrival time + -2.772823 data arrival time --------------------------------------------------------------------------------------------- - 4.822282 slack (MET) + 4.977177 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.377904 1.265771 0.927678 2.927678 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.265777 0.000000 2.927678 ^ gpio_out[41] (out) - 2.927678 data arrival time + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 9 0.314183 1.055043 0.772626 2.772626 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.055192 0.000000 2.772626 ^ gpio_ib_mode_sel[34] (out) + 2.772626 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9127,13 +8959,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927678 data arrival time + -2.772626 data arrival time --------------------------------------------------------------------------------------------- - 4.822321 slack (MET) + 4.977374 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9142,10 +8974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 1.266954 0.927662 2.927662 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.266977 0.000000 2.927662 ^ gpio_out[16] (out) - 2.927662 data arrival time + 9 0.314619 1.055308 0.772417 2.772417 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.055339 0.000000 2.772417 ^ gpio_holdover[24] (out) + 2.772417 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9155,13 +8987,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927662 data arrival time + -2.772417 data arrival time --------------------------------------------------------------------------------------------- - 4.822338 slack (MET) + 4.977583 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9170,10 +9002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 1.265202 0.927642 2.927642 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.265321 0.000000 2.927642 ^ gpio_dm2[13] (out) - 2.927642 data arrival time + 9 0.314183 1.055043 0.771907 2.771907 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.055174 0.000000 2.771907 ^ gpio_oeb[34] (out) + 2.771907 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9183,13 +9015,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927642 data arrival time + -2.771907 data arrival time --------------------------------------------------------------------------------------------- - 4.822358 slack (MET) + 4.978093 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9198,10 +9030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 1.265535 0.927615 2.927615 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.265541 0.000000 2.927615 ^ gpio_holdover[40] (out) - 2.927615 data arrival time + 9 0.313905 1.053005 0.771573 2.771573 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.053052 0.000000 2.771573 ^ gpio_analog_sel[30] (out) + 2.771573 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9211,13 +9043,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927615 data arrival time + -2.771573 data arrival time --------------------------------------------------------------------------------------------- - 4.822385 slack (MET) + 4.978427 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9226,10 +9058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 1.268609 0.927619 2.927619 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.268613 0.000000 2.927619 ^ gpio_vtrip_sel[38] (out) - 2.927619 data arrival time + 9 0.313905 1.053005 0.770807 2.770807 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.053041 0.000000 2.770807 ^ gpio_holdover[30] (out) + 2.770807 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9239,13 +9071,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927619 data arrival time + -2.770807 data arrival time --------------------------------------------------------------------------------------------- - 4.822381 slack (MET) + 4.979193 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9254,10 +9086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 1.265535 0.927504 2.927504 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.265541 0.000000 2.927504 ^ gpio_out[40] (out) - 2.927504 data arrival time + 9 0.314619 1.055308 0.770357 2.770357 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.055318 0.000000 2.770357 ^ gpio_vtrip_sel[24] (out) + 2.770357 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9267,13 +9099,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927504 data arrival time + -2.770357 data arrival time --------------------------------------------------------------------------------------------- - 4.822496 slack (MET) + 4.979642 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9282,10 +9114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 1.267825 0.927481 2.927481 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.267834 0.000000 2.927481 ^ gpio_ib_mode_sel[43] (out) - 2.927481 data arrival time + 9 0.314619 1.055308 0.770308 2.770308 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.055318 0.000000 2.770308 ^ gpio_oeb[24] (out) + 2.770308 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9295,13 +9127,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927481 data arrival time + -2.770308 data arrival time --------------------------------------------------------------------------------------------- - 4.822518 slack (MET) + 4.979692 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9310,10 +9142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 1.268609 0.927459 2.927459 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.268612 0.000000 2.927459 ^ gpio_ib_mode_sel[38] (out) - 2.927459 data arrival time + 9 0.314619 1.055308 0.770237 2.770237 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.055318 0.000000 2.770237 ^ gpio_ib_mode_sel[24] (out) + 2.770237 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9323,13 +9155,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927459 data arrival time + -2.770237 data arrival time --------------------------------------------------------------------------------------------- - 4.822541 slack (MET) + 4.979763 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9338,10 +9170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 1.268797 0.927393 2.927393 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.268805 0.000000 2.927393 ^ gpio_ib_mode_sel[18] (out) - 2.927393 data arrival time + 9 0.313637 1.051227 0.770189 2.770190 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.051234 0.000000 2.770190 ^ gpio_analog_pol[2] (out) + 2.770190 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9351,13 +9183,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927393 data arrival time + -2.770190 data arrival time --------------------------------------------------------------------------------------------- - 4.822608 slack (MET) + 4.979811 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9366,10 +9198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 1.270138 0.927340 2.927340 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.270155 0.000000 2.927340 ^ gpio_vtrip_sel[24] (out) - 2.927340 data arrival time + 9 0.313637 1.051227 0.770143 2.770143 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.051234 0.000000 2.770143 ^ gpio_slow_sel[2] (out) + 2.770143 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9379,13 +9211,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927340 data arrival time + -2.770143 data arrival time --------------------------------------------------------------------------------------------- - 4.822660 slack (MET) + 4.979856 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9394,10 +9226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 1.265771 0.927290 2.927290 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.265775 0.000000 2.927290 ^ gpio_vtrip_sel[41] (out) - 2.927290 data arrival time + 9 0.313637 1.051227 0.770072 2.770072 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.051234 0.000000 2.770072 ^ gpio_analog_en[2] (out) + 2.770072 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9407,13 +9239,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927290 data arrival time + -2.770072 data arrival time --------------------------------------------------------------------------------------------- - 4.822710 slack (MET) + 4.979928 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9422,10 +9254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 1.265771 0.927131 2.927131 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.265775 0.000000 2.927131 ^ gpio_ib_mode_sel[41] (out) - 2.927131 data arrival time + 9 0.313637 1.051227 0.770065 2.770065 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.051234 0.000000 2.770065 ^ gpio_dm0[2] (out) + 2.770065 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9435,13 +9267,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927131 data arrival time + -2.770065 data arrival time --------------------------------------------------------------------------------------------- - 4.822869 slack (MET) + 4.979935 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9450,10 +9282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 1.265535 0.927116 2.927116 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.265539 0.000000 2.927116 ^ gpio_vtrip_sel[40] (out) - 2.927116 data arrival time + 9 0.313637 1.051227 0.769673 2.769673 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.051232 0.000000 2.769673 ^ gpio_analog_sel[2] (out) + 2.769673 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9463,13 +9295,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927116 data arrival time + -2.769673 data arrival time --------------------------------------------------------------------------------------------- - 4.822885 slack (MET) + 4.980328 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9478,10 +9310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 1.266048 0.927095 2.927095 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.266075 0.000000 2.927095 ^ gpio_out[14] (out) - 2.927095 data arrival time + 9 0.313637 1.051227 0.769518 2.769518 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.051231 0.000000 2.769518 ^ gpio_holdover[2] (out) + 2.769518 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9491,13 +9323,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927095 data arrival time + -2.769518 data arrival time --------------------------------------------------------------------------------------------- - 4.822905 slack (MET) + 4.980482 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9506,10 +9338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 1.265535 0.926956 2.926956 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.265538 0.000000 2.926956 ^ gpio_ib_mode_sel[40] (out) - 2.926956 data arrival time + 9 0.312219 1.047891 0.769343 2.769343 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.048016 0.000000 2.769343 ^ gpio_slow_sel[8] (out) + 2.769343 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9519,13 +9351,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.926956 data arrival time + -2.769343 data arrival time --------------------------------------------------------------------------------------------- - 4.823044 slack (MET) + 4.980657 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9534,10 +9366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 1.265202 0.926903 2.926903 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.265305 0.000000 2.926903 ^ gpio_holdover[13] (out) - 2.926903 data arrival time + 9 0.312219 1.047891 0.769269 2.769269 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.048014 0.000000 2.769269 ^ gpio_analog_en[8] (out) + 2.769269 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9547,13 +9379,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.926903 data arrival time + -2.769269 data arrival time --------------------------------------------------------------------------------------------- - 4.823097 slack (MET) + 4.980731 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9562,10 +9394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 1.270092 0.926879 2.926879 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.270100 0.000000 2.926879 ^ gpio_ib_mode_sel[33] (out) - 2.926879 data arrival time + 9 0.313637 1.051227 0.769179 2.769179 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.051229 0.000000 2.769179 ^ gpio_vtrip_sel[2] (out) + 2.769179 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9575,13 +9407,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.926879 data arrival time + -2.769179 data arrival time --------------------------------------------------------------------------------------------- - 4.823121 slack (MET) + 4.980821 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9590,10 +9422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 1.266954 0.926549 2.926549 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.266968 0.000000 2.926549 ^ gpio_vtrip_sel[16] (out) - 2.926549 data arrival time + 9 0.312219 1.047891 0.769167 2.769166 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.048012 0.000000 2.769166 ^ gpio_dm0[8] (out) + 2.769166 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9603,13 +9435,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.926549 data arrival time + -2.769166 data arrival time --------------------------------------------------------------------------------------------- - 4.823451 slack (MET) + 4.980834 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9618,10 +9450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 1.267252 0.926508 2.926508 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.267263 0.000000 2.926508 ^ gpio_vtrip_sel[17] (out) - 2.926508 data arrival time + 9 0.312219 1.047891 0.769113 2.769113 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.048010 0.000000 2.769113 ^ gpio_analog_pol[8] (out) + 2.769113 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9631,13 +9463,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.926508 data arrival time + -2.769113 data arrival time --------------------------------------------------------------------------------------------- - 4.823492 slack (MET) + 4.980887 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9646,10 +9478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 1.270138 0.926439 2.926439 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.270148 0.000000 2.926439 ^ gpio_ib_mode_sel[24] (out) - 2.926439 data arrival time + 9 0.313637 1.051227 0.769065 2.769065 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.051229 0.000000 2.769065 ^ gpio_ib_mode_sel[2] (out) + 2.769065 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9659,13 +9491,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.926439 data arrival time + -2.769065 data arrival time --------------------------------------------------------------------------------------------- - 4.823561 slack (MET) + 4.980935 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9674,10 +9506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 1.265202 0.926282 2.926281 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.265293 0.000000 2.926281 ^ gpio_out[13] (out) - 2.926281 data arrival time + 9 0.313637 1.051227 0.768936 2.768936 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.051229 0.000000 2.768936 ^ gpio_oeb[2] (out) + 2.768936 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9687,13 +9519,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.926281 data arrival time + -2.768936 data arrival time --------------------------------------------------------------------------------------------- - 4.823719 slack (MET) + 4.981065 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9702,10 +9534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 1.266954 0.925686 2.925686 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.266962 0.000000 2.925686 ^ gpio_ib_mode_sel[16] (out) - 2.925686 data arrival time + 9 0.313087 1.049338 0.768821 2.768821 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.049344 0.000000 2.768821 ^ gpio_slow_sel[9] (out) + 2.768821 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9715,13 +9547,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.925686 data arrival time + -2.768821 data arrival time --------------------------------------------------------------------------------------------- - 4.824315 slack (MET) + 4.981179 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9730,10 +9562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 1.267252 0.925646 2.925646 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.267258 0.000000 2.925646 ^ gpio_ib_mode_sel[17] (out) - 2.925646 data arrival time + 9 0.313905 1.053005 0.768745 2.768745 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.053019 0.000000 2.768745 ^ gpio_vtrip_sel[30] (out) + 2.768745 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9743,13 +9575,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.925646 data arrival time + -2.768745 data arrival time --------------------------------------------------------------------------------------------- - 4.824354 slack (MET) + 4.981255 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9758,10 +9590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 1.266048 0.924923 2.924923 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.266057 0.000000 2.924923 ^ gpio_vtrip_sel[14] (out) - 2.924923 data arrival time + 9 0.313087 1.049338 0.768696 2.768697 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.049344 0.000000 2.768697 ^ gpio_analog_en[9] (out) + 2.768697 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9771,13 +9603,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.924923 data arrival time + -2.768697 data arrival time --------------------------------------------------------------------------------------------- - 4.825077 slack (MET) + 4.981304 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9786,10 +9618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 1.265202 0.923849 2.923849 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.265252 0.000000 2.923849 ^ gpio_vtrip_sel[13] (out) - 2.923849 data arrival time + 9 0.312938 1.049038 0.768682 2.768682 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.049050 0.000000 2.768682 ^ gpio_slow_sel[3] (out) + 2.768682 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9799,13 +9631,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.923849 data arrival time + -2.768682 data arrival time --------------------------------------------------------------------------------------------- - 4.826151 slack (MET) + 4.981318 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9814,10 +9646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 1.266048 0.923736 2.923736 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.266051 0.000000 2.923736 ^ gpio_ib_mode_sel[14] (out) - 2.923736 data arrival time + 9 0.313087 1.049338 0.768659 2.768659 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.049343 0.000000 2.768659 ^ gpio_dm0[9] (out) + 2.768659 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9827,13 +9659,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.923736 data arrival time + -2.768659 data arrival time --------------------------------------------------------------------------------------------- - 4.826264 slack (MET) + 4.981341 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9842,10 +9674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 1.265202 0.923626 2.923626 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.265249 0.000000 2.923626 ^ gpio_ib_mode_sel[13] (out) - 2.923626 data arrival time + 9 0.312219 1.047891 0.768648 2.768648 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.047999 0.000000 2.768648 ^ gpio_analog_sel[8] (out) + 2.768648 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9855,13 +9687,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.923626 data arrival time + -2.768648 data arrival time --------------------------------------------------------------------------------------------- - 4.826374 slack (MET) + 4.981352 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9870,10 +9702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 1.052933 0.771778 2.771778 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.052993 0.000000 2.771778 ^ gpio_slow_sel[12] (out) - 2.771778 data arrival time + 9 0.312938 1.049038 0.768610 2.768610 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.049050 0.000000 2.768610 ^ gpio_analog_en[3] (out) + 2.768610 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9883,13 +9715,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771778 data arrival time + -2.768610 data arrival time --------------------------------------------------------------------------------------------- - 4.978222 slack (MET) + 4.981390 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9898,10 +9730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 1.052933 0.771749 2.771749 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.052992 0.000000 2.771749 ^ gpio_analog_en[12] (out) - 2.771749 data arrival time + 9 0.313087 1.049338 0.768604 2.768604 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.049343 0.000000 2.768604 ^ gpio_analog_pol[9] (out) + 2.768604 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9911,13 +9743,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771749 data arrival time + -2.768604 data arrival time --------------------------------------------------------------------------------------------- - 4.978251 slack (MET) + 4.981396 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9926,10 +9758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 1.052933 0.771664 2.771664 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.052991 0.000000 2.771664 ^ gpio_dm0[12] (out) - 2.771664 data arrival time + 9 0.312938 1.049038 0.768577 2.768577 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.049049 0.000000 2.768577 ^ gpio_dm0[3] (out) + 2.768577 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9939,13 +9771,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771664 data arrival time + -2.768577 data arrival time --------------------------------------------------------------------------------------------- - 4.978336 slack (MET) + 4.981422 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9954,10 +9786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 1.052933 0.771622 2.771622 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.052990 0.000000 2.771622 ^ gpio_analog_pol[12] (out) - 2.771622 data arrival time + 9 0.312938 1.049038 0.768529 2.768529 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.049049 0.000000 2.768529 ^ gpio_analog_pol[3] (out) + 2.768529 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9967,13 +9799,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771622 data arrival time + -2.768529 data arrival time --------------------------------------------------------------------------------------------- - 4.978378 slack (MET) + 4.981472 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9982,10 +9814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 1.052933 0.771325 2.771325 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.052985 0.000000 2.771325 ^ gpio_analog_sel[12] (out) - 2.771325 data arrival time + 9 0.311750 1.045774 0.768494 2.768494 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.045858 0.000000 2.768494 ^ gpio_slow_sel[7] (out) + 2.768494 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9995,13 +9827,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771325 data arrival time + -2.768494 data arrival time --------------------------------------------------------------------------------------------- - 4.978675 slack (MET) + 4.981506 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10010,10 +9842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 1.052933 0.771175 2.771175 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.052983 0.000000 2.771175 ^ gpio_holdover[12] (out) - 2.771175 data arrival time + 9 0.311750 1.045774 0.768336 2.768336 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.045855 0.000000 2.768336 ^ gpio_analog_en[7] (out) + 2.768336 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10023,13 +9855,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771175 data arrival time + -2.768336 data arrival time --------------------------------------------------------------------------------------------- - 4.978826 slack (MET) + 4.981664 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10038,10 +9870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 1.052389 0.770992 2.770993 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.052395 0.000000 2.770993 ^ gpio_slow_sel[11] (out) - 2.770993 data arrival time + 9 0.313087 1.049338 0.768294 2.768294 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.049342 0.000000 2.768294 ^ gpio_analog_sel[9] (out) + 2.768294 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10051,13 +9883,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.770993 data arrival time + -2.768294 data arrival time --------------------------------------------------------------------------------------------- - 4.979008 slack (MET) + 4.981706 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10066,10 +9898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 1.052389 0.770918 2.770918 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.052395 0.000000 2.770918 ^ gpio_analog_en[11] (out) - 2.770918 data arrival time + 9 0.312249 1.047029 0.768298 2.768298 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.047065 0.000000 2.768298 ^ gpio_slow_sel[10] (out) + 2.768298 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10079,13 +9911,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.770918 data arrival time + -2.768298 data arrival time --------------------------------------------------------------------------------------------- - 4.979082 slack (MET) + 4.981702 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10094,10 +9926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 1.052389 0.770885 2.770885 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.052394 0.000000 2.770885 ^ gpio_dm0[11] (out) - 2.770885 data arrival time + 9 0.311750 1.045774 0.768152 2.768152 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.045851 0.000000 2.768152 ^ gpio_dm0[7] (out) + 2.768152 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10107,13 +9939,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.770885 data arrival time + -2.768152 data arrival time --------------------------------------------------------------------------------------------- - 4.979115 slack (MET) + 4.981848 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10122,10 +9954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 1.052389 0.770837 2.770837 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.052394 0.000000 2.770837 ^ gpio_analog_pol[11] (out) - 2.770837 data arrival time + 9 0.313087 1.049338 0.768114 2.768114 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.049341 0.000000 2.768114 ^ gpio_holdover[9] (out) + 2.768114 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10135,13 +9967,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.770837 data arrival time + -2.768114 data arrival time --------------------------------------------------------------------------------------------- - 4.979164 slack (MET) + 4.981886 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10150,10 +9982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 1.052933 0.770825 2.770825 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.052978 0.000000 2.770825 ^ gpio_vtrip_sel[12] (out) - 2.770825 data arrival time + 9 0.313905 1.053005 0.768107 2.768107 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.053014 0.000000 2.768107 ^ gpio_ib_mode_sel[30] (out) + 2.768107 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10163,13 +9995,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.770825 data arrival time + -2.768107 data arrival time --------------------------------------------------------------------------------------------- - 4.979175 slack (MET) + 4.981893 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10178,10 +10010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 1.052389 0.770548 2.770548 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.052393 0.000000 2.770548 ^ gpio_analog_sel[11] (out) - 2.770548 data arrival time + 9 0.312938 1.049038 0.768094 2.768095 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.049046 0.000000 2.768095 ^ gpio_analog_sel[3] (out) + 2.768095 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10191,13 +10023,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.770548 data arrival time + -2.768095 data arrival time --------------------------------------------------------------------------------------------- - 4.979452 slack (MET) + 4.981905 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10206,10 +10038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 1.052933 0.770550 2.770550 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.052974 0.000000 2.770550 ^ gpio_ib_mode_sel[12] (out) - 2.770550 data arrival time + 9 0.311750 1.045774 0.767879 2.767879 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.045846 0.000000 2.767879 ^ gpio_analog_pol[7] (out) + 2.767879 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10219,13 +10051,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.770550 data arrival time + -2.767879 data arrival time --------------------------------------------------------------------------------------------- - 4.979450 slack (MET) + 4.982121 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10234,10 +10066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 1.052389 0.770392 2.770392 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.052392 0.000000 2.770392 ^ gpio_holdover[11] (out) - 2.770392 data arrival time + 9 0.312249 1.047029 0.767849 2.767849 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.047059 0.000000 2.767849 ^ gpio_analog_en[10] (out) + 2.767849 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10247,13 +10079,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.770392 data arrival time + -2.767849 data arrival time --------------------------------------------------------------------------------------------- - 4.979608 slack (MET) + 4.982151 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10262,10 +10094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 1.052389 0.770050 2.770050 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.052391 0.000000 2.770050 ^ gpio_vtrip_sel[11] (out) - 2.770050 data arrival time + 9 0.312938 1.049038 0.767839 2.767839 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.049045 0.000000 2.767839 ^ gpio_holdover[3] (out) + 2.767839 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10275,13 +10107,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.770050 data arrival time + -2.767839 data arrival time --------------------------------------------------------------------------------------------- - 4.979950 slack (MET) + 4.982161 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10290,10 +10122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 1.052389 0.769935 2.769935 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.052391 0.000000 2.769935 ^ gpio_ib_mode_sel[11] (out) - 2.769935 data arrival time + 9 0.312249 1.047029 0.767797 2.767797 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.047058 0.000000 2.767797 ^ gpio_dm0[10] (out) + 2.767797 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10303,13 +10135,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.769935 data arrival time + -2.767797 data arrival time --------------------------------------------------------------------------------------------- - 4.980064 slack (MET) + 4.982203 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10318,10 +10150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 1.052389 0.769805 2.769805 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.052389 0.000000 2.769805 ^ gpio_oeb[11] (out) - 2.769805 data arrival time + 9 0.313087 1.049338 0.767774 2.767774 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.049340 0.000000 2.767774 ^ gpio_vtrip_sel[9] (out) + 2.767774 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10331,13 +10163,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.769805 data arrival time + -2.767774 data arrival time --------------------------------------------------------------------------------------------- - 4.980195 slack (MET) + 4.982226 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10346,10 +10178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 1.052933 0.769686 2.769686 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.052962 0.000000 2.769686 ^ gpio_oeb[12] (out) - 2.769686 data arrival time + 9 0.312034 1.047155 0.767759 2.767759 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.047242 0.000000 2.767759 ^ gpio_slow_sel[4] (out) + 2.767759 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10359,13 +10191,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.769686 data arrival time + -2.767759 data arrival time --------------------------------------------------------------------------------------------- - 4.980314 slack (MET) + 4.982242 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10374,10 +10206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 1.047891 0.769343 2.769343 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.048016 0.000000 2.769343 ^ gpio_slow_sel[8] (out) - 2.769343 data arrival time + 9 0.312249 1.047029 0.767749 2.767749 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.047058 0.000000 2.767749 ^ gpio_analog_pol[10] (out) + 2.767749 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10387,13 +10219,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.769343 data arrival time + -2.767749 data arrival time --------------------------------------------------------------------------------------------- - 4.980657 slack (MET) + 4.982251 slack (MET) Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10402,10 +10234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 1.047891 0.769269 2.769269 ^ gpio_loopback_zero[8] (in) + 9 0.312219 1.047891 0.767708 2.767708 ^ gpio_loopback_zero[8] (in) gpio_loopback_zero[8] (net) - 1.048014 0.000000 2.769269 ^ gpio_analog_en[8] (out) - 2.769269 data arrival time + 1.047978 0.000000 2.767708 ^ gpio_holdover[8] (out) + 2.767708 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10415,13 +10247,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.769269 data arrival time + -2.767708 data arrival time --------------------------------------------------------------------------------------------- - 4.980731 slack (MET) + 4.982292 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10429,11 +10261,11 @@ Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 9 0.312219 1.047891 0.769167 2.769166 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.048012 0.000000 2.769166 ^ gpio_dm0[8] (out) - 2.769166 data arrival time + 2.000000 2.000000 ^ input external delay + 9 0.312034 1.047155 0.767689 2.767689 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.047240 0.000000 2.767689 ^ gpio_analog_en[4] (out) + 2.767689 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10443,13 +10275,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.769166 data arrival time + -2.767689 data arrival time --------------------------------------------------------------------------------------------- - 4.980834 slack (MET) + 4.982311 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10458,10 +10290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 1.047891 0.769113 2.769113 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.048010 0.000000 2.769113 ^ gpio_analog_pol[8] (out) - 2.769113 data arrival time + 9 0.313087 1.049338 0.767661 2.767661 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.049339 0.000000 2.767661 ^ gpio_ib_mode_sel[9] (out) + 2.767661 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10471,13 +10303,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.769113 data arrival time + -2.767661 data arrival time --------------------------------------------------------------------------------------------- - 4.980887 slack (MET) + 4.982339 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10486,10 +10318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 1.046089 0.769058 2.769058 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.046220 0.000000 2.769058 ^ gpio_slow_sel[2] (out) - 2.769058 data arrival time + 9 0.312034 1.047155 0.767654 2.767654 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.047240 0.000000 2.767654 ^ gpio_dm0[4] (out) + 2.767654 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10499,13 +10331,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.769058 data arrival time + -2.767654 data arrival time --------------------------------------------------------------------------------------------- - 4.980942 slack (MET) + 4.982346 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10514,10 +10346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 1.049333 0.768821 2.768821 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.049339 0.000000 2.768821 ^ gpio_slow_sel[9] (out) - 2.768821 data arrival time + 9 0.312034 1.047155 0.767604 2.767604 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.047239 0.000000 2.767604 ^ gpio_analog_pol[4] (out) + 2.767604 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10527,13 +10359,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768821 data arrival time + -2.767604 data arrival time --------------------------------------------------------------------------------------------- - 4.981178 slack (MET) + 4.982396 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10542,10 +10374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 1.047608 0.768728 2.768728 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.047645 0.000000 2.768728 ^ gpio_slow_sel[10] (out) - 2.768728 data arrival time + 9 0.313087 1.049338 0.767531 2.767531 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.049339 0.000000 2.767531 ^ gpio_oeb[9] (out) + 2.767531 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10555,13 +10387,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768728 data arrival time + -2.767531 data arrival time --------------------------------------------------------------------------------------------- - 4.981272 slack (MET) + 4.982469 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10570,10 +10402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 1.049333 0.768697 2.768697 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.049339 0.000000 2.768697 ^ gpio_analog_en[9] (out) - 2.768697 data arrival time + 9 0.312938 1.049038 0.767510 2.767510 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.049043 0.000000 2.767510 ^ gpio_vtrip_sel[3] (out) + 2.767510 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10583,13 +10415,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768697 data arrival time + -2.767510 data arrival time --------------------------------------------------------------------------------------------- - 4.981303 slack (MET) + 4.982490 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10598,10 +10430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 1.049038 0.768682 2.768682 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.049050 0.000000 2.768682 ^ gpio_slow_sel[3] (out) - 2.768682 data arrival time + 9 0.312249 1.047029 0.767451 2.767451 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.047055 0.000000 2.767451 ^ gpio_analog_sel[10] (out) + 2.767451 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10611,13 +10443,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768682 data arrival time + -2.767451 data arrival time --------------------------------------------------------------------------------------------- - 4.981318 slack (MET) + 4.982549 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10626,10 +10458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 1.049333 0.768659 2.768659 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.049339 0.000000 2.768659 ^ gpio_dm0[9] (out) - 2.768659 data arrival time + 9 0.312938 1.049038 0.767390 2.767390 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.049042 0.000000 2.767390 ^ gpio_ib_mode_sel[3] (out) + 2.767390 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10639,13 +10471,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768659 data arrival time + -2.767390 data arrival time --------------------------------------------------------------------------------------------- - 4.981341 slack (MET) + 4.982610 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10654,10 +10486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 1.046089 0.768646 2.768646 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.046209 0.000000 2.768646 ^ gpio_analog_en[2] (out) - 2.768646 data arrival time + 9 0.312034 1.047155 0.767323 2.767323 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.047233 0.000000 2.767323 ^ gpio_analog_sel[4] (out) + 2.767323 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10667,13 +10499,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768646 data arrival time + -2.767323 data arrival time --------------------------------------------------------------------------------------------- - 4.981354 slack (MET) + 4.982677 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10682,10 +10514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 1.047891 0.768648 2.768648 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.047999 0.000000 2.768648 ^ gpio_analog_sel[8] (out) - 2.768648 data arrival time + 9 0.311072 1.044211 0.767260 2.767260 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.044372 0.000000 2.767260 ^ gpio_slow_sel[1] (out) + 2.767260 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10695,13 +10527,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768648 data arrival time + -2.767260 data arrival time --------------------------------------------------------------------------------------------- - 4.981352 slack (MET) + 4.982740 slack (MET) Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10710,10 +10542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 1.049038 0.768610 2.768610 ^ gpio_loopback_zero[3] (in) + 9 0.312938 1.049038 0.767255 2.767255 ^ gpio_loopback_zero[3] (in) gpio_loopback_zero[3] (net) - 1.049050 0.000000 2.768610 ^ gpio_analog_en[3] (out) - 2.768610 data arrival time + 1.049042 0.000000 2.767255 ^ gpio_oeb[3] (out) + 2.767255 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10723,13 +10555,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768610 data arrival time + -2.767255 data arrival time --------------------------------------------------------------------------------------------- - 4.981390 slack (MET) + 4.982746 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10738,10 +10570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 1.049333 0.768604 2.768604 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.049338 0.000000 2.768604 ^ gpio_analog_pol[9] (out) - 2.768604 data arrival time + 9 0.311267 1.044502 0.767238 2.767238 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.044612 0.000000 2.767238 ^ gpio_slow_sel[5] (out) + 2.767238 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10751,13 +10583,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768604 data arrival time + -2.767238 data arrival time --------------------------------------------------------------------------------------------- - 4.981396 slack (MET) + 4.982762 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10766,10 +10598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 1.049038 0.768577 2.768577 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.049049 0.000000 2.768577 ^ gpio_dm0[3] (out) - 2.768577 data arrival time + 9 0.313905 1.053005 0.767219 2.767219 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.053009 0.000000 2.767219 ^ gpio_oeb[30] (out) + 2.767219 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10779,13 +10611,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768577 data arrival time + -2.767219 data arrival time --------------------------------------------------------------------------------------------- - 4.981422 slack (MET) + 4.982781 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10794,10 +10626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 1.049038 0.768529 2.768529 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.049049 0.000000 2.768529 ^ gpio_analog_pol[3] (out) - 2.768529 data arrival time + 9 0.312034 1.047155 0.767161 2.767161 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.047230 0.000000 2.767161 ^ gpio_holdover[4] (out) + 2.767161 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10807,13 +10639,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768529 data arrival time + -2.767161 data arrival time --------------------------------------------------------------------------------------------- - 4.981472 slack (MET) + 4.982839 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10822,10 +10654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 1.046089 0.768491 2.768491 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.046206 0.000000 2.768491 ^ gpio_dm0[2] (out) - 2.768491 data arrival time + 9 0.312249 1.047029 0.767134 2.767134 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.047051 0.000000 2.767134 ^ gpio_holdover[10] (out) + 2.767134 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10835,13 +10667,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768491 data arrival time + -2.767134 data arrival time --------------------------------------------------------------------------------------------- - 4.981509 slack (MET) + 4.982866 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10850,10 +10682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 1.045774 0.768494 2.768494 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.045858 0.000000 2.768494 ^ gpio_slow_sel[7] (out) - 2.768494 data arrival time + 9 0.311072 1.044211 0.767089 2.767089 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.044367 0.000000 2.767089 ^ gpio_analog_en[1] (out) + 2.767089 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10863,13 +10695,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768494 data arrival time + -2.767089 data arrival time --------------------------------------------------------------------------------------------- - 4.981506 slack (MET) + 4.982911 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10878,10 +10710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 1.045774 0.768336 2.768336 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.045855 0.000000 2.768336 ^ gpio_analog_en[7] (out) - 2.768336 data arrival time + 9 0.311923 1.046511 0.767036 2.767036 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.046571 0.000000 2.767036 ^ gpio_slow_sel[12] (out) + 2.767036 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10891,13 +10723,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768336 data arrival time + -2.767036 data arrival time --------------------------------------------------------------------------------------------- - 4.981664 slack (MET) + 4.982964 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10906,10 +10738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 1.046089 0.768300 2.768300 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.046201 0.000000 2.768300 ^ gpio_analog_pol[2] (out) - 2.768300 data arrival time + 9 0.311923 1.046511 0.767010 2.767010 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.046570 0.000000 2.767010 ^ gpio_analog_en[12] (out) + 2.767010 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10919,13 +10751,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768300 data arrival time + -2.767010 data arrival time --------------------------------------------------------------------------------------------- - 4.981699 slack (MET) + 4.982990 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10934,10 +10766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 1.049333 0.768294 2.768294 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.049337 0.000000 2.768294 ^ gpio_analog_sel[9] (out) - 2.768294 data arrival time + 9 0.311923 1.046511 0.766925 2.766925 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.046569 0.000000 2.766925 ^ gpio_dm0[12] (out) + 2.766925 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10947,13 +10779,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768294 data arrival time + -2.766925 data arrival time --------------------------------------------------------------------------------------------- - 4.981706 slack (MET) + 4.983075 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10962,10 +10794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 1.047608 0.768278 2.768278 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.047639 0.000000 2.768278 ^ gpio_analog_en[10] (out) - 2.768278 data arrival time + 9 0.311923 1.046511 0.766883 2.766883 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.046568 0.000000 2.766883 ^ gpio_analog_pol[12] (out) + 2.766883 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10975,13 +10807,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768278 data arrival time + -2.766883 data arrival time --------------------------------------------------------------------------------------------- - 4.981722 slack (MET) + 4.983116 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10990,10 +10822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 1.047608 0.768226 2.768226 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.047638 0.000000 2.768226 ^ gpio_dm0[10] (out) - 2.768226 data arrival time + 9 0.311267 1.044502 0.766790 2.766790 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.044602 0.000000 2.766790 ^ gpio_analog_en[5] (out) + 2.766790 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11003,13 +10835,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768226 data arrival time + -2.766790 data arrival time --------------------------------------------------------------------------------------------- - 4.981773 slack (MET) + 4.983211 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11018,10 +10850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 1.047608 0.768178 2.768178 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.047638 0.000000 2.768178 ^ gpio_analog_pol[10] (out) - 2.768178 data arrival time + 9 0.311072 1.044211 0.766713 2.766713 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.044357 0.000000 2.766713 ^ gpio_analog_pol[1] (out) + 2.766713 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11031,13 +10863,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768178 data arrival time + -2.766713 data arrival time --------------------------------------------------------------------------------------------- - 4.981822 slack (MET) + 4.983287 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11046,10 +10878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 1.045774 0.768152 2.768152 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.045851 0.000000 2.768152 ^ gpio_dm0[7] (out) - 2.768152 data arrival time + 9 0.311267 1.044502 0.766718 2.766718 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.044600 0.000000 2.766718 ^ gpio_dm0[5] (out) + 2.766718 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11059,13 +10891,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768152 data arrival time + -2.766718 data arrival time --------------------------------------------------------------------------------------------- - 4.981848 slack (MET) + 4.983283 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11074,10 +10906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 1.049333 0.768114 2.768114 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.049336 0.000000 2.768114 ^ gpio_holdover[9] (out) - 2.768114 data arrival time + 9 0.312034 1.047155 0.766684 2.766684 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.047221 0.000000 2.766684 ^ gpio_vtrip_sel[4] (out) + 2.766684 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11087,13 +10919,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768114 data arrival time + -2.766684 data arrival time --------------------------------------------------------------------------------------------- - 4.981886 slack (MET) + 4.983316 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11102,10 +10934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 1.049038 0.768094 2.768095 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.049046 0.000000 2.768095 ^ gpio_analog_sel[3] (out) - 2.768095 data arrival time + 9 0.311923 1.046511 0.766590 2.766590 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.046563 0.000000 2.766590 ^ gpio_analog_sel[12] (out) + 2.766590 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11115,13 +10947,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768095 data arrival time + -2.766590 data arrival time --------------------------------------------------------------------------------------------- - 4.981905 slack (MET) + 4.983410 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11130,10 +10962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 1.045774 0.767879 2.767879 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.045846 0.000000 2.767879 ^ gpio_analog_pol[7] (out) - 2.767879 data arrival time + 9 0.311267 1.044502 0.766508 2.766508 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.044596 0.000000 2.766508 ^ gpio_analog_pol[5] (out) + 2.766508 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11143,13 +10975,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767879 data arrival time + -2.766508 data arrival time --------------------------------------------------------------------------------------------- - 4.982121 slack (MET) + 4.983491 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11158,10 +10990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 1.047608 0.767880 2.767880 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.047634 0.000000 2.767880 ^ gpio_analog_sel[10] (out) - 2.767880 data arrival time + 9 0.311086 1.043479 0.766491 2.766491 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.043551 0.000000 2.766491 ^ gpio_slow_sel[6] (out) + 2.766491 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11171,13 +11003,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767880 data arrival time + -2.766491 data arrival time --------------------------------------------------------------------------------------------- - 4.982120 slack (MET) + 4.983509 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11186,10 +11018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 1.049038 0.767839 2.767839 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.049045 0.000000 2.767839 ^ gpio_holdover[3] (out) - 2.767839 data arrival time + 9 0.311072 1.044211 0.766478 2.766478 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.044350 0.000000 2.766478 ^ gpio_inp_dis[1] (out) + 2.766478 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11199,13 +11031,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767839 data arrival time + -2.766478 data arrival time --------------------------------------------------------------------------------------------- - 4.982161 slack (MET) + 4.983522 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11214,10 +11046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 1.049333 0.767775 2.767775 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.049335 0.000000 2.767775 ^ gpio_vtrip_sel[9] (out) - 2.767775 data arrival time + 9 0.311923 1.046511 0.766442 2.766442 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.046561 0.000000 2.766442 ^ gpio_holdover[12] (out) + 2.766442 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11227,13 +11059,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767775 data arrival time + -2.766442 data arrival time --------------------------------------------------------------------------------------------- - 4.982225 slack (MET) + 4.983559 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11242,10 +11074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 1.047155 0.767759 2.767759 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.047242 0.000000 2.767759 ^ gpio_slow_sel[4] (out) - 2.767759 data arrival time + 9 0.311750 1.045774 0.766218 2.766218 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.045818 0.000000 2.766218 ^ gpio_analog_sel[7] (out) + 2.766218 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11255,13 +11087,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767759 data arrival time + -2.766218 data arrival time --------------------------------------------------------------------------------------------- - 4.982242 slack (MET) + 4.983781 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11270,10 +11102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 1.047891 0.767708 2.767708 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.047978 0.000000 2.767708 ^ gpio_holdover[8] (out) - 2.767708 data arrival time + 9 0.311923 1.046511 0.766095 2.766095 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.046556 0.000000 2.766095 ^ gpio_vtrip_sel[12] (out) + 2.766095 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11283,13 +11115,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767708 data arrival time + -2.766095 data arrival time --------------------------------------------------------------------------------------------- - 4.982292 slack (MET) + 4.983905 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11298,10 +11130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 1.047155 0.767689 2.767689 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.047240 0.000000 2.767689 ^ gpio_analog_en[4] (out) - 2.767689 data arrival time + 9 0.311086 1.043479 0.766079 2.766079 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.043543 0.000000 2.766079 ^ gpio_analog_en[6] (out) + 2.766079 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11311,13 +11143,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767689 data arrival time + -2.766079 data arrival time --------------------------------------------------------------------------------------------- - 4.982311 slack (MET) + 4.983921 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11326,10 +11158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 1.049333 0.767661 2.767661 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.049334 0.000000 2.767661 ^ gpio_ib_mode_sel[9] (out) - 2.767661 data arrival time + 9 0.312034 1.047155 0.765934 2.765934 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.047208 0.000000 2.765934 ^ gpio_ib_mode_sel[4] (out) + 2.765934 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11339,13 +11171,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767661 data arrival time + -2.765934 data arrival time --------------------------------------------------------------------------------------------- - 4.982339 slack (MET) + 4.984066 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11354,10 +11186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 1.047155 0.767654 2.767654 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.047240 0.000000 2.767654 ^ gpio_dm0[4] (out) - 2.767654 data arrival time + 9 0.311086 1.043479 0.765898 2.765898 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.043540 0.000000 2.765898 ^ gpio_dm0[6] (out) + 2.765898 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11367,13 +11199,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767654 data arrival time + -2.765898 data arrival time --------------------------------------------------------------------------------------------- - 4.982346 slack (MET) + 4.984102 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11382,10 +11214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 1.047155 0.767604 2.767604 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.047239 0.000000 2.767604 ^ gpio_analog_pol[4] (out) - 2.767604 data arrival time + 9 0.311267 1.044502 0.765859 2.765859 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.044582 0.000000 2.765859 ^ gpio_analog_sel[5] (out) + 2.765859 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11395,13 +11227,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767604 data arrival time + -2.765859 data arrival time --------------------------------------------------------------------------------------------- - 4.982396 slack (MET) + 4.984141 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11410,10 +11242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 1.047608 0.767563 2.767563 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.047631 0.000000 2.767563 ^ gpio_holdover[10] (out) - 2.767563 data arrival time + 9 0.311923 1.046511 0.765822 2.765822 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.046552 0.000000 2.765822 ^ gpio_ib_mode_sel[12] (out) + 2.765822 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11423,13 +11255,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767563 data arrival time + -2.765822 data arrival time --------------------------------------------------------------------------------------------- - 4.982437 slack (MET) + 4.984178 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11438,10 +11270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 1.049333 0.767532 2.767532 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.049334 0.000000 2.767532 ^ gpio_oeb[9] (out) - 2.767532 data arrival time + 9 0.312219 1.047891 0.765727 2.765727 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.047942 0.000000 2.765727 ^ gpio_vtrip_sel[8] (out) + 2.765727 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11451,13 +11283,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767532 data arrival time + -2.765727 data arrival time --------------------------------------------------------------------------------------------- - 4.982468 slack (MET) + 4.984272 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11466,10 +11298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 1.049038 0.767510 2.767510 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.049043 0.000000 2.767510 ^ gpio_vtrip_sel[3] (out) - 2.767510 data arrival time + 9 0.311086 1.043479 0.765628 2.765628 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.043535 0.000000 2.765628 ^ gpio_analog_pol[6] (out) + 2.765628 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11479,13 +11311,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767510 data arrival time + -2.765628 data arrival time --------------------------------------------------------------------------------------------- - 4.982490 slack (MET) + 4.984372 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11494,10 +11326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 1.049038 0.767390 2.767390 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.049042 0.000000 2.767390 ^ gpio_ib_mode_sel[3] (out) - 2.767390 data arrival time + 9 0.311750 1.045774 0.765326 2.765326 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.045805 0.000000 2.765326 ^ gpio_holdover[7] (out) + 2.765326 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11507,13 +11339,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767390 data arrival time + -2.765326 data arrival time --------------------------------------------------------------------------------------------- - 4.982610 slack (MET) + 4.984674 slack (MET) Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11522,10 +11354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 1.047155 0.767323 2.767323 ^ gpio_loopback_zero[4] (in) + 9 0.312034 1.047155 0.765205 2.765205 ^ gpio_loopback_zero[4] (in) gpio_loopback_zero[4] (net) - 1.047233 0.000000 2.767323 ^ gpio_analog_sel[4] (out) - 2.767323 data arrival time + 1.047197 0.000000 2.765205 ^ gpio_oeb[4] (out) + 2.765205 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11535,13 +11367,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767323 data arrival time + -2.765205 data arrival time --------------------------------------------------------------------------------------------- - 4.982677 slack (MET) + 4.984795 slack (MET) Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11550,10 +11382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 1.044211 0.767260 2.767260 ^ gpio_loopback_zero[1] (in) + 9 0.311072 1.044211 0.765120 2.765120 ^ gpio_loopback_zero[1] (in) gpio_loopback_zero[1] (net) - 1.044372 0.000000 2.767260 ^ gpio_slow_sel[1] (out) - 2.767260 data arrival time + 1.044317 0.000000 2.765120 ^ gpio_analog_sel[1] (out) + 2.765120 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11563,13 +11395,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767260 data arrival time + -2.765120 data arrival time --------------------------------------------------------------------------------------------- - 4.982740 slack (MET) + 4.984880 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11578,10 +11410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 1.049038 0.767255 2.767255 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.049042 0.000000 2.767255 ^ gpio_oeb[3] (out) - 2.767255 data arrival time + 9 0.312219 1.047891 0.765087 2.765087 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.047932 0.000000 2.765087 ^ gpio_ib_mode_sel[8] (out) + 2.765087 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11591,13 +11423,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767255 data arrival time + -2.765087 data arrival time --------------------------------------------------------------------------------------------- - 4.982746 slack (MET) + 4.984913 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11606,10 +11438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 1.044502 0.767238 2.767238 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.044612 0.000000 2.767238 ^ gpio_slow_sel[5] (out) - 2.767238 data arrival time + 9 0.312249 1.047029 0.765059 2.765059 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.047034 0.000000 2.765059 ^ gpio_vtrip_sel[10] (out) + 2.765059 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11619,13 +11451,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767238 data arrival time + -2.765059 data arrival time --------------------------------------------------------------------------------------------- - 4.982762 slack (MET) + 4.984941 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11634,10 +11466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 1.047155 0.767161 2.767161 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.047230 0.000000 2.767161 ^ gpio_holdover[4] (out) - 2.767161 data arrival time + 9 0.311267 1.044502 0.764965 2.764965 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.044565 0.000000 2.764965 ^ gpio_holdover[5] (out) + 2.764965 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11647,13 +11479,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767161 data arrival time + -2.764965 data arrival time --------------------------------------------------------------------------------------------- - 4.982839 slack (MET) + 4.985035 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11662,10 +11494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 1.044211 0.767089 2.767089 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.044367 0.000000 2.767089 ^ gpio_analog_en[1] (out) - 2.767089 data arrival time + 9 0.311923 1.046511 0.764964 2.764964 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.046540 0.000000 2.764964 ^ gpio_oeb[12] (out) + 2.764964 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11675,13 +11507,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767089 data arrival time + -2.764964 data arrival time --------------------------------------------------------------------------------------------- - 4.982911 slack (MET) + 4.985035 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11690,10 +11522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 1.044502 0.766790 2.766790 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.044602 0.000000 2.766790 ^ gpio_analog_en[5] (out) - 2.766790 data arrival time + 9 0.311086 1.043479 0.764866 2.764866 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.043523 0.000000 2.764866 ^ gpio_analog_sel[6] (out) + 2.764866 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11703,13 +11535,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.766790 data arrival time + -2.764866 data arrival time --------------------------------------------------------------------------------------------- - 4.983211 slack (MET) + 4.985134 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11718,10 +11550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 1.044211 0.766713 2.766713 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.044357 0.000000 2.766713 ^ gpio_analog_pol[1] (out) - 2.766713 data arrival time + 9 0.310038 1.040606 0.764581 2.764581 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.040747 0.000000 2.764581 ^ gpio_slow_sel[11] (out) + 2.764581 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11731,13 +11563,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.766713 data arrival time + -2.764581 data arrival time --------------------------------------------------------------------------------------------- - 4.983287 slack (MET) + 4.985419 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11746,10 +11578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 1.044502 0.766718 2.766718 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.044600 0.000000 2.766718 ^ gpio_dm0[5] (out) - 2.766718 data arrival time + 9 0.312219 1.047891 0.764357 2.764357 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.047923 0.000000 2.764357 ^ gpio_oeb[8] (out) + 2.764357 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11759,13 +11591,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.766718 data arrival time + -2.764357 data arrival time --------------------------------------------------------------------------------------------- - 4.983283 slack (MET) + 4.985643 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11774,10 +11606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 1.047155 0.766684 2.766684 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.047221 0.000000 2.766684 ^ gpio_vtrip_sel[4] (out) - 2.766684 data arrival time + 9 0.312249 1.047029 0.764273 2.764273 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.047031 0.000000 2.764273 ^ gpio_ib_mode_sel[10] (out) + 2.764273 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11787,13 +11619,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.766684 data arrival time + -2.764273 data arrival time --------------------------------------------------------------------------------------------- - 4.983316 slack (MET) + 4.985727 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11802,10 +11634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 1.046089 0.766605 2.766605 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.046165 0.000000 2.766605 ^ gpio_analog_sel[2] (out) - 2.766605 data arrival time + 9 0.310038 1.040606 0.764170 2.764170 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.040736 0.000000 2.764170 ^ gpio_analog_en[11] (out) + 2.764170 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11815,13 +11647,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.766605 data arrival time + -2.764170 data arrival time --------------------------------------------------------------------------------------------- - 4.983394 slack (MET) + 4.985831 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11830,10 +11662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 1.044502 0.766508 2.766508 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.044596 0.000000 2.766508 ^ gpio_analog_pol[5] (out) - 2.766508 data arrival time + 9 0.311072 1.044211 0.764123 2.764123 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.044295 0.000000 2.764123 ^ gpio_holdover[1] (out) + 2.764123 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11843,13 +11675,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.766508 data arrival time + -2.764123 data arrival time --------------------------------------------------------------------------------------------- - 4.983491 slack (MET) + 4.985877 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11858,10 +11690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 1.043479 0.766491 2.766491 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.043551 0.000000 2.766491 ^ gpio_slow_sel[6] (out) - 2.766491 data arrival time + 9 0.312249 1.047029 0.764049 2.764049 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.047030 0.000000 2.764049 ^ gpio_oeb[10] (out) + 2.764049 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11871,13 +11703,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.766491 data arrival time + -2.764049 data arrival time --------------------------------------------------------------------------------------------- - 4.983509 slack (MET) + 4.985951 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11886,10 +11718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 1.044211 0.766478 2.766478 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.044350 0.000000 2.766478 ^ gpio_inp_dis[1] (out) - 2.766478 data arrival time + 9 0.310038 1.040606 0.763989 2.763989 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.040731 0.000000 2.763989 ^ gpio_dm0[11] (out) + 2.763989 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11899,13 +11731,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.766478 data arrival time + -2.763989 data arrival time --------------------------------------------------------------------------------------------- - 4.983522 slack (MET) + 4.986011 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11914,10 +11746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 1.045774 0.766218 2.766218 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.045818 0.000000 2.766218 ^ gpio_analog_sel[7] (out) - 2.766218 data arrival time + 9 0.311086 1.043479 0.763977 2.763977 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.043511 0.000000 2.763977 ^ gpio_holdover[6] (out) + 2.763977 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11927,13 +11759,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.766218 data arrival time + -2.763977 data arrival time --------------------------------------------------------------------------------------------- - 4.983781 slack (MET) + 4.986023 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11942,10 +11774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 1.043479 0.766079 2.766079 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.043543 0.000000 2.766079 ^ gpio_analog_en[6] (out) - 2.766079 data arrival time + 9 0.310038 1.040606 0.763648 2.763648 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.040723 0.000000 2.763648 ^ gpio_analog_pol[11] (out) + 2.763648 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11955,13 +11787,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.766079 data arrival time + -2.763648 data arrival time --------------------------------------------------------------------------------------------- - 4.983921 slack (MET) + 4.986352 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11970,10 +11802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 1.047155 0.765934 2.765934 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.047208 0.000000 2.765934 ^ gpio_ib_mode_sel[4] (out) - 2.765934 data arrival time + 9 0.311750 1.045774 0.763355 2.763355 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.045786 0.000000 2.763355 ^ gpio_vtrip_sel[7] (out) + 2.763355 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11983,13 +11815,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.765934 data arrival time + -2.763355 data arrival time --------------------------------------------------------------------------------------------- - 4.984066 slack (MET) + 4.986645 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11998,10 +11830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 1.043479 0.765898 2.765898 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.043540 0.000000 2.765898 ^ gpio_dm0[6] (out) - 2.765898 data arrival time + 9 0.311072 1.044211 0.763330 2.763330 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.044280 0.000000 2.763330 ^ gpio_vtrip_sel[1] (out) + 2.763330 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12011,13 +11843,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.765898 data arrival time + -2.763330 data arrival time --------------------------------------------------------------------------------------------- - 4.984102 slack (MET) + 4.986670 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12026,10 +11858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 1.044502 0.765859 2.765859 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.044582 0.000000 2.765859 ^ gpio_analog_sel[5] (out) - 2.765859 data arrival time + 9 0.310038 1.040606 0.763025 2.763025 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.040708 0.000000 2.763025 ^ gpio_analog_sel[11] (out) + 2.763025 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12039,13 +11871,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.765859 data arrival time + -2.763025 data arrival time --------------------------------------------------------------------------------------------- - 4.984141 slack (MET) + 4.986975 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12054,10 +11886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 1.047891 0.765727 2.765727 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.047942 0.000000 2.765727 ^ gpio_vtrip_sel[8] (out) - 2.765727 data arrival time + 9 0.311267 1.044502 0.762993 2.762993 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.044535 0.000000 2.762993 ^ gpio_vtrip_sel[5] (out) + 2.762993 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12067,13 +11899,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.765727 data arrival time + -2.762993 data arrival time --------------------------------------------------------------------------------------------- - 4.984272 slack (MET) + 4.987008 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12082,10 +11914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 1.046089 0.765714 2.765714 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.046148 0.000000 2.765714 ^ gpio_holdover[2] (out) - 2.765714 data arrival time + 9 0.311750 1.045774 0.762717 2.762717 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.045781 0.000000 2.762717 ^ gpio_ib_mode_sel[7] (out) + 2.762717 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12095,13 +11927,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.765714 data arrival time + -2.762717 data arrival time --------------------------------------------------------------------------------------------- - 4.984286 slack (MET) + 4.987283 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12110,10 +11942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 1.043479 0.765628 2.765628 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.043535 0.000000 2.765628 ^ gpio_analog_pol[6] (out) - 2.765628 data arrival time + 9 0.311072 1.044211 0.762693 2.762693 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.044268 0.000000 2.762693 ^ gpio_ib_mode_sel[1] (out) + 2.762693 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12123,13 +11955,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.765628 data arrival time + -2.762693 data arrival time --------------------------------------------------------------------------------------------- - 4.984372 slack (MET) - + 4.987307 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) + +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12138,10 +11970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 1.047608 0.765489 2.765489 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.047614 0.000000 2.765489 ^ gpio_vtrip_sel[10] (out) - 2.765489 data arrival time + 9 0.311267 1.044502 0.762354 2.762354 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.044527 0.000000 2.762354 ^ gpio_ib_mode_sel[5] (out) + 2.762354 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12151,13 +11983,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.765489 data arrival time + -2.762354 data arrival time --------------------------------------------------------------------------------------------- - 4.984511 slack (MET) + 4.987646 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12166,10 +11998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 1.045774 0.765326 2.765326 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.045805 0.000000 2.765326 ^ gpio_holdover[7] (out) - 2.765326 data arrival time + 9 0.310038 1.040606 0.762136 2.762136 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.040689 0.000000 2.762136 ^ gpio_holdover[11] (out) + 2.762136 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12179,13 +12011,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.765326 data arrival time + -2.762136 data arrival time --------------------------------------------------------------------------------------------- - 4.984674 slack (MET) + 4.987864 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12194,10 +12026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 1.047155 0.765205 2.765205 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.047197 0.000000 2.765205 ^ gpio_oeb[4] (out) - 2.765205 data arrival time + 9 0.311086 1.043479 0.762062 2.762063 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.043492 0.000000 2.762063 ^ gpio_vtrip_sel[6] (out) + 2.762063 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12207,13 +12039,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.765205 data arrival time + -2.762063 data arrival time --------------------------------------------------------------------------------------------- - 4.984795 slack (MET) + 4.987937 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12222,10 +12054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 1.044211 0.765120 2.765120 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.044317 0.000000 2.765120 ^ gpio_analog_sel[1] (out) - 2.765120 data arrival time + 9 0.311750 1.045774 0.761990 2.761990 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.045777 0.000000 2.761990 ^ gpio_oeb[7] (out) + 2.761990 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12235,13 +12067,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.765120 data arrival time + -2.761990 data arrival time --------------------------------------------------------------------------------------------- - 4.984880 slack (MET) + 4.988010 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12250,10 +12082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 1.047891 0.765087 2.765087 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.047932 0.000000 2.765087 ^ gpio_ib_mode_sel[8] (out) - 2.765087 data arrival time + 9 0.311072 1.044211 0.761967 2.761966 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.044257 0.000000 2.761966 ^ gpio_oeb[1] (out) + 2.761966 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12263,13 +12095,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.765087 data arrival time + -2.761966 data arrival time --------------------------------------------------------------------------------------------- - 4.984913 slack (MET) + 4.988033 slack (MET) Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12278,10 +12110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 1.044502 0.764965 2.764965 ^ gpio_loopback_zero[5] (in) + 9 0.311267 1.044502 0.761627 2.761627 ^ gpio_loopback_zero[5] (in) gpio_loopback_zero[5] (net) - 1.044565 0.000000 2.764965 ^ gpio_holdover[5] (out) - 2.764965 data arrival time + 1.044520 0.000000 2.761627 ^ gpio_oeb[5] (out) + 2.761627 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12291,13 +12123,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.764965 data arrival time + -2.761627 data arrival time --------------------------------------------------------------------------------------------- - 4.985035 slack (MET) + 4.988373 slack (MET) Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12306,10 +12138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 1.043479 0.764866 2.764866 ^ gpio_loopback_zero[6] (in) + 9 0.311086 1.043479 0.761368 2.761368 ^ gpio_loopback_zero[6] (in) gpio_loopback_zero[6] (net) - 1.043523 0.000000 2.764866 ^ gpio_analog_sel[6] (out) - 2.764866 data arrival time + 1.043487 0.000000 2.761368 ^ gpio_ib_mode_sel[6] (out) + 2.761368 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12319,13 +12151,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.764866 data arrival time + -2.761368 data arrival time --------------------------------------------------------------------------------------------- - 4.985134 slack (MET) + 4.988632 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12334,10 +12166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 1.047608 0.764702 2.764702 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.047611 0.000000 2.764702 ^ gpio_ib_mode_sel[10] (out) - 2.764702 data arrival time + 9 0.311086 1.043479 0.760660 2.760660 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.043483 0.000000 2.760660 ^ gpio_oeb[6] (out) + 2.760660 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12347,13 +12179,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.764702 data arrival time + -2.760660 data arrival time --------------------------------------------------------------------------------------------- - 4.985298 slack (MET) + 4.989340 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12362,10 +12194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 1.047608 0.764478 2.764478 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.047610 0.000000 2.764478 ^ gpio_oeb[10] (out) - 2.764478 data arrival time + 9 0.310038 1.040606 0.760172 2.760172 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.040654 0.000000 2.760172 ^ gpio_vtrip_sel[11] (out) + 2.760172 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12375,13 +12207,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.764478 data arrival time + -2.760172 data arrival time --------------------------------------------------------------------------------------------- - 4.985521 slack (MET) + 4.989828 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12390,10 +12222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 1.047891 0.764357 2.764357 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.047923 0.000000 2.764357 ^ gpio_oeb[8] (out) - 2.764357 data arrival time + 9 0.310038 1.040606 0.759536 2.759536 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.040645 0.000000 2.759536 ^ gpio_ib_mode_sel[11] (out) + 2.759536 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12403,13 +12235,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.764357 data arrival time + -2.759536 data arrival time --------------------------------------------------------------------------------------------- - 4.985643 slack (MET) + 4.990464 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12418,10 +12250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 1.044211 0.764123 2.764123 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.044295 0.000000 2.764123 ^ gpio_holdover[1] (out) - 2.764123 data arrival time + 9 0.310038 1.040606 0.758811 2.758811 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.040635 0.000000 2.758811 ^ gpio_oeb[11] (out) + 2.758811 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12431,13 +12263,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.764123 data arrival time + -2.758811 data arrival time --------------------------------------------------------------------------------------------- - 4.985877 slack (MET) + 4.991189 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12446,10 +12278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 1.043479 0.763977 2.763977 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.043511 0.000000 2.763977 ^ gpio_holdover[6] (out) - 2.763977 data arrival time + 4 0.142806 0.481169 0.349072 2.349072 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.481171 0.000000 2.349072 ^ gpio_dm1[1] (out) + 2.349072 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12459,13 +12291,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.763977 data arrival time + -2.349072 data arrival time --------------------------------------------------------------------------------------------- - 4.986023 slack (MET) + 5.400928 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12474,10 +12306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 1.046089 0.763744 2.763744 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.046119 0.000000 2.763744 ^ gpio_vtrip_sel[2] (out) - 2.763744 data arrival time + 4 0.142806 0.481169 0.349028 2.349028 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.481171 0.000000 2.349028 ^ gpio_dm0[1] (out) + 2.349028 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12487,13 +12319,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.763744 data arrival time + -2.349028 data arrival time --------------------------------------------------------------------------------------------- - 4.986256 slack (MET) + 5.400972 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12502,10 +12334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 1.045774 0.763355 2.763355 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.045786 0.000000 2.763355 ^ gpio_vtrip_sel[7] (out) - 2.763355 data arrival time + 4 0.142806 0.481169 0.348824 2.348824 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.481170 0.000000 2.348824 ^ gpio_dm2[1] (out) + 2.348824 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12515,13 +12347,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.763355 data arrival time + -2.348824 data arrival time --------------------------------------------------------------------------------------------- - 4.986645 slack (MET) + 5.401175 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12530,10 +12362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 1.044211 0.763330 2.763330 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.044280 0.000000 2.763330 ^ gpio_vtrip_sel[1] (out) - 2.763330 data arrival time + 4 0.142806 0.481169 0.348736 2.348736 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.481170 0.000000 2.348736 ^ gpio_out[1] (out) + 2.348736 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12543,13 +12375,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.763330 data arrival time + -2.348736 data arrival time --------------------------------------------------------------------------------------------- - 4.986670 slack (MET) + 5.401264 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12558,10 +12390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 1.046089 0.763106 2.763106 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.046112 0.000000 2.763106 ^ gpio_ib_mode_sel[2] (out) - 2.763106 data arrival time + 3 0.117183 0.394304 0.287052 2.287052 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.394309 0.000000 2.287052 ^ gpio_dm1[29] (out) + 2.287052 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12571,13 +12403,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.763106 data arrival time + -2.287052 data arrival time --------------------------------------------------------------------------------------------- - 4.986894 slack (MET) + 5.462947 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12586,10 +12418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 1.044502 0.762993 2.762993 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.044535 0.000000 2.762993 ^ gpio_vtrip_sel[5] (out) - 2.762993 data arrival time + 3 0.117183 0.394304 0.286976 2.286976 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.394308 0.000000 2.286976 ^ gpio_inp_dis[29] (out) + 2.286976 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12599,13 +12431,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.762993 data arrival time + -2.286976 data arrival time --------------------------------------------------------------------------------------------- - 4.987008 slack (MET) + 5.463024 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12614,10 +12446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 1.045774 0.762717 2.762717 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.045781 0.000000 2.762717 ^ gpio_ib_mode_sel[7] (out) - 2.762717 data arrival time + 3 0.117183 0.394304 0.286815 2.286815 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.394307 0.000000 2.286815 ^ gpio_dm2[29] (out) + 2.286815 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12627,13 +12459,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.762717 data arrival time + -2.286815 data arrival time --------------------------------------------------------------------------------------------- - 4.987283 slack (MET) + 5.463185 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12642,10 +12474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 1.044211 0.762693 2.762693 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.044268 0.000000 2.762693 ^ gpio_ib_mode_sel[1] (out) - 2.762693 data arrival time + 3 0.114286 0.384703 0.280348 2.280348 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.384711 0.000000 2.280348 ^ gpio_dm1[28] (out) + 2.280348 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12655,13 +12487,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.762693 data arrival time + -2.280348 data arrival time --------------------------------------------------------------------------------------------- - 4.987307 slack (MET) + 5.469652 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12670,10 +12502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 1.044502 0.762354 2.762354 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.044527 0.000000 2.762354 ^ gpio_ib_mode_sel[5] (out) - 2.762354 data arrival time + 3 0.114286 0.384703 0.279900 2.279900 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.384707 0.000000 2.279900 ^ gpio_inp_dis[28] (out) + 2.279900 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12683,13 +12515,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.762354 data arrival time + -2.279900 data arrival time --------------------------------------------------------------------------------------------- - 4.987646 slack (MET) + 5.470100 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12698,10 +12530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 1.046089 0.762261 2.762261 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.046104 0.000000 2.762261 ^ gpio_oeb[2] (out) - 2.762261 data arrival time + 3 0.114205 0.384403 0.279838 2.279838 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.384407 0.000000 2.279838 ^ gpio_dm1[27] (out) + 2.279838 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12711,13 +12543,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.762261 data arrival time + -2.279838 data arrival time --------------------------------------------------------------------------------------------- - 4.987739 slack (MET) + 5.470162 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12725,11 +12557,11 @@ Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 9 0.311086 1.043479 0.762062 2.762063 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.043492 0.000000 2.762063 ^ gpio_vtrip_sel[6] (out) - 2.762063 data arrival time + 2.000000 2.000000 ^ input external delay + 3 0.114205 0.384403 0.279763 2.279763 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.384406 0.000000 2.279763 ^ gpio_inp_dis[27] (out) + 2.279763 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12739,13 +12571,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.762063 data arrival time + -2.279763 data arrival time --------------------------------------------------------------------------------------------- - 4.987937 slack (MET) + 5.470237 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12754,10 +12586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 1.045774 0.761990 2.761990 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.045777 0.000000 2.761990 ^ gpio_oeb[7] (out) - 2.761990 data arrival time + 3 0.114286 0.384703 0.279713 2.279713 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.384705 0.000000 2.279713 ^ gpio_dm2[28] (out) + 2.279713 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12767,13 +12599,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.761990 data arrival time + -2.279713 data arrival time --------------------------------------------------------------------------------------------- - 4.988010 slack (MET) + 5.470286 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12782,10 +12614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 1.044211 0.761967 2.761966 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.044257 0.000000 2.761966 ^ gpio_oeb[1] (out) - 2.761966 data arrival time + 3 0.114205 0.384403 0.279612 2.279612 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.384405 0.000000 2.279612 ^ gpio_dm2[27] (out) + 2.279612 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12795,13 +12627,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.761966 data arrival time + -2.279612 data arrival time --------------------------------------------------------------------------------------------- - 4.988033 slack (MET) + 5.470388 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12810,10 +12642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 1.044502 0.761627 2.761627 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.044520 0.000000 2.761627 ^ gpio_oeb[5] (out) - 2.761627 data arrival time + 3 0.112791 0.379745 0.276746 2.276746 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.379753 0.000000 2.276746 ^ gpio_dm1[24] (out) + 2.276746 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12823,13 +12655,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.761627 data arrival time + -2.276746 data arrival time --------------------------------------------------------------------------------------------- - 4.988373 slack (MET) + 5.473254 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12838,10 +12670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 1.043479 0.761368 2.761368 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.043487 0.000000 2.761368 ^ gpio_ib_mode_sel[6] (out) - 2.761368 data arrival time + 3 0.112791 0.379745 0.276270 2.276270 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.379749 0.000000 2.276270 ^ gpio_inp_dis[24] (out) + 2.276270 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12851,13 +12683,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.761368 data arrival time + -2.276270 data arrival time --------------------------------------------------------------------------------------------- - 4.988632 slack (MET) + 5.473730 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12866,10 +12698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 1.043479 0.760660 2.760660 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.043483 0.000000 2.760660 ^ gpio_oeb[6] (out) - 2.760660 data arrival time + 3 0.112791 0.379745 0.276131 2.276131 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.379748 0.000000 2.276131 ^ gpio_dm2[24] (out) + 2.276131 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12879,13 +12711,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.760660 data arrival time + -2.276131 data arrival time --------------------------------------------------------------------------------------------- - 4.989340 slack (MET) + 5.473869 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12894,10 +12726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.142806 0.481169 0.349072 2.349072 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.481171 0.000000 2.349072 ^ gpio_dm1[1] (out) - 2.349072 data arrival time + 3 0.112622 0.379149 0.276018 2.276018 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.379153 0.000000 2.276018 ^ gpio_dm1[26] (out) + 2.276018 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12907,13 +12739,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.349072 data arrival time + -2.276018 data arrival time --------------------------------------------------------------------------------------------- - 5.400928 slack (MET) + 5.473982 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12922,10 +12754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.142806 0.481169 0.349028 2.349028 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.481171 0.000000 2.349028 ^ gpio_dm0[1] (out) - 2.349028 data arrival time + 3 0.112622 0.379149 0.275946 2.275946 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.379153 0.000000 2.275946 ^ gpio_inp_dis[26] (out) + 2.275946 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12935,13 +12767,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.349028 data arrival time + -2.275946 data arrival time --------------------------------------------------------------------------------------------- - 5.400972 slack (MET) + 5.474054 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12950,10 +12782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.142806 0.481169 0.348824 2.348824 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.481170 0.000000 2.348824 ^ gpio_dm2[1] (out) - 2.348824 data arrival time + 3 0.112622 0.379149 0.275796 2.275796 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.379152 0.000000 2.275796 ^ gpio_dm2[26] (out) + 2.275796 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12963,13 +12795,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.348824 data arrival time + -2.275796 data arrival time --------------------------------------------------------------------------------------------- - 5.401175 slack (MET) + 5.474204 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12978,10 +12810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.142806 0.481169 0.348736 2.348736 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.481170 0.000000 2.348736 ^ gpio_out[1] (out) - 2.348736 data arrival time + 3 0.112479 0.378668 0.275675 2.275675 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.378673 0.000000 2.275675 ^ gpio_dm1[33] (out) + 2.275675 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12991,13 +12823,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.348736 data arrival time + -2.275675 data arrival time --------------------------------------------------------------------------------------------- - 5.401264 slack (MET) + 5.474325 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13006,10 +12838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111250 0.374522 0.272606 2.272605 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.374524 0.000000 2.272605 ^ gpio_dm1[7] (out) - 2.272605 data arrival time + 3 0.112479 0.378668 0.275602 2.275602 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.378672 0.000000 2.275602 ^ gpio_inp_dis[33] (out) + 2.275602 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13019,13 +12851,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.272605 data arrival time + -2.275602 data arrival time --------------------------------------------------------------------------------------------- - 5.477395 slack (MET) + 5.474398 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13034,10 +12866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111250 0.374522 0.272530 2.272530 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.374524 0.000000 2.272530 ^ gpio_inp_dis[7] (out) - 2.272530 data arrival time + 3 0.112479 0.378668 0.275434 2.275434 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.378671 0.000000 2.275434 ^ gpio_dm2[33] (out) + 2.275434 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13047,13 +12879,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.272530 data arrival time + -2.275434 data arrival time --------------------------------------------------------------------------------------------- - 5.477470 slack (MET) + 5.474566 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13062,10 +12894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111250 0.374522 0.272376 2.272376 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.374523 0.000000 2.272376 ^ gpio_dm2[7] (out) - 2.272376 data arrival time + 3 0.112147 0.377676 0.275339 2.275339 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.377689 0.000000 2.275339 ^ gpio_dm1[34] (out) + 2.275339 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13075,13 +12907,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.272376 data arrival time + -2.275339 data arrival time --------------------------------------------------------------------------------------------- - 5.477624 slack (MET) + 5.474661 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13090,10 +12922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109733 0.369486 0.268942 2.268942 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.369488 0.000000 2.268942 ^ gpio_dm1[3] (out) - 2.268942 data arrival time + 3 0.112093 0.377527 0.275236 2.275236 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.377543 0.000000 2.275236 ^ gpio_dm1[25] (out) + 2.275236 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13103,13 +12935,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268942 data arrival time + -2.275236 data arrival time --------------------------------------------------------------------------------------------- - 5.481058 slack (MET) + 5.474764 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13118,10 +12950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109733 0.369486 0.268869 2.268869 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.369488 0.000000 2.268869 ^ gpio_inp_dis[3] (out) - 2.268869 data arrival time + 3 0.112147 0.377676 0.275215 2.275215 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.377688 0.000000 2.275215 ^ gpio_inp_dis[34] (out) + 2.275215 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13131,13 +12963,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268869 data arrival time + -2.275215 data arrival time --------------------------------------------------------------------------------------------- - 5.481131 slack (MET) + 5.474784 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13146,10 +12978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109733 0.369486 0.268719 2.268719 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.369487 0.000000 2.268719 ^ gpio_dm2[3] (out) - 2.268719 data arrival time + 3 0.112093 0.377527 0.275105 2.275105 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.377541 0.000000 2.275105 ^ gpio_inp_dis[25] (out) + 2.275105 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13159,13 +12991,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268719 data arrival time + -2.275105 data arrival time --------------------------------------------------------------------------------------------- - 5.481281 slack (MET) + 5.474895 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13174,10 +13006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109634 0.369150 0.268695 2.268695 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.369153 0.000000 2.268695 ^ gpio_dm1[8] (out) - 2.268695 data arrival time + 3 0.112147 0.377676 0.274259 2.274259 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.377678 0.000000 2.274259 ^ gpio_dm2[34] (out) + 2.274259 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13187,13 +13019,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268695 data arrival time + -2.274259 data arrival time --------------------------------------------------------------------------------------------- - 5.481305 slack (MET) + 5.475741 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13202,10 +13034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109634 0.369150 0.268622 2.268622 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.369152 0.000000 2.268622 ^ gpio_inp_dis[8] (out) - 2.268622 data arrival time + 3 0.112093 0.377527 0.274207 2.274207 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.377531 0.000000 2.274207 ^ gpio_dm2[25] (out) + 2.274207 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13215,13 +13047,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268622 data arrival time + -2.274207 data arrival time --------------------------------------------------------------------------------------------- - 5.481378 slack (MET) + 5.475792 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13230,10 +13062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109564 0.368916 0.268523 2.268523 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.368918 0.000000 2.268523 ^ gpio_dm1[11] (out) - 2.268523 data arrival time + 3 0.111041 0.374021 0.272883 2.272883 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.374039 0.000000 2.272883 ^ gpio_dm1[32] (out) + 2.272883 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13243,13 +13075,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268523 data arrival time + -2.272883 data arrival time --------------------------------------------------------------------------------------------- - 5.481477 slack (MET) + 5.477117 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13258,10 +13090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109538 0.368841 0.268479 2.268479 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.368843 0.000000 2.268479 ^ gpio_dm1[2] (out) - 2.268479 data arrival time + 3 0.111250 0.374522 0.272606 2.272605 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.374524 0.000000 2.272605 ^ gpio_dm1[7] (out) + 2.272605 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13271,13 +13103,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268479 data arrival time + -2.272605 data arrival time --------------------------------------------------------------------------------------------- - 5.481521 slack (MET) + 5.477395 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13286,10 +13118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109634 0.369150 0.268471 2.268471 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.369152 0.000000 2.268471 ^ gpio_dm2[8] (out) - 2.268471 data arrival time + 3 0.111250 0.374522 0.272530 2.272530 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.374524 0.000000 2.272530 ^ gpio_inp_dis[7] (out) + 2.272530 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13299,13 +13131,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268471 data arrival time + -2.272530 data arrival time --------------------------------------------------------------------------------------------- - 5.481528 slack (MET) + 5.477470 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13314,10 +13146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109564 0.368916 0.268449 2.268450 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.368918 0.000000 2.268450 ^ gpio_inp_dis[11] (out) - 2.268450 data arrival time + 3 0.111041 0.374021 0.272461 2.272461 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.374033 0.000000 2.272461 ^ gpio_inp_dis[32] (out) + 2.272461 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13327,13 +13159,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268450 data arrival time + -2.272461 data arrival time --------------------------------------------------------------------------------------------- - 5.481551 slack (MET) + 5.477539 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13342,10 +13174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109538 0.368841 0.268405 2.268405 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.368843 0.000000 2.268405 ^ gpio_inp_dis[2] (out) - 2.268405 data arrival time + 3 0.111250 0.374522 0.272376 2.272376 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.374523 0.000000 2.272376 ^ gpio_dm2[7] (out) + 2.272376 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13355,13 +13187,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268405 data arrival time + -2.272376 data arrival time --------------------------------------------------------------------------------------------- - 5.481596 slack (MET) + 5.477624 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13370,10 +13202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109564 0.368916 0.268299 2.268299 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.368917 0.000000 2.268299 ^ gpio_dm2[11] (out) - 2.268299 data arrival time + 3 0.111033 0.373858 0.272163 2.272163 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.373863 0.000000 2.272163 ^ gpio_dm1[30] (out) + 2.272163 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13383,13 +13215,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268299 data arrival time + -2.272163 data arrival time --------------------------------------------------------------------------------------------- - 5.481701 slack (MET) + 5.477837 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13398,10 +13230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109538 0.368841 0.268255 2.268255 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.368842 0.000000 2.268255 ^ gpio_dm2[2] (out) - 2.268255 data arrival time + 3 0.111033 0.373858 0.272101 2.272101 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.373862 0.000000 2.272101 ^ gpio_inp_dis[30] (out) + 2.272101 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13411,13 +13243,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268255 data arrival time + -2.272101 data arrival time --------------------------------------------------------------------------------------------- - 5.481745 slack (MET) + 5.477899 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13426,10 +13258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109438 0.368502 0.268228 2.268228 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.368505 0.000000 2.268228 ^ gpio_dm1[4] (out) - 2.268228 data arrival time + 3 0.111033 0.373858 0.271923 2.271923 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.373861 0.000000 2.271923 ^ gpio_dm2[30] (out) + 2.271923 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13439,13 +13271,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268228 data arrival time + -2.271923 data arrival time --------------------------------------------------------------------------------------------- - 5.481772 slack (MET) + 5.478077 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13454,10 +13286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109438 0.368502 0.268155 2.268155 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.368504 0.000000 2.268155 ^ gpio_inp_dis[4] (out) - 2.268155 data arrival time + 3 0.111041 0.374021 0.271535 2.271535 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.374024 0.000000 2.271535 ^ gpio_dm2[32] (out) + 2.271535 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13467,13 +13299,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268155 data arrival time + -2.271535 data arrival time --------------------------------------------------------------------------------------------- - 5.481845 slack (MET) + 5.478465 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13482,10 +13314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109438 0.368502 0.268004 2.268004 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.368504 0.000000 2.268004 ^ gpio_dm2[4] (out) - 2.268004 data arrival time + 3 0.110660 0.372607 0.271398 2.271398 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.372612 0.000000 2.271398 ^ gpio_dm1[2] (out) + 2.271398 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13495,13 +13327,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268004 data arrival time + -2.271398 data arrival time --------------------------------------------------------------------------------------------- - 5.481996 slack (MET) + 5.478602 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13510,10 +13342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108948 0.367037 0.267566 2.267566 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.367051 0.000000 2.267566 ^ gpio_dm1[10] (out) - 2.267566 data arrival time + 3 0.110660 0.372607 0.271144 2.271144 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.372610 0.000000 2.271144 ^ gpio_inp_dis[2] (out) + 2.271144 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13523,13 +13355,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.267566 data arrival time + -2.271144 data arrival time --------------------------------------------------------------------------------------------- - 5.482434 slack (MET) + 5.478856 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13538,10 +13370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108948 0.367037 0.267443 2.267443 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.367049 0.000000 2.267443 ^ gpio_inp_dis[10] (out) - 2.267443 data arrival time + 3 0.110540 0.372217 0.271057 2.271057 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.372222 0.000000 2.271057 ^ gpio_dm1[31] (out) + 2.271057 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13551,13 +13383,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.267443 data arrival time + -2.271057 data arrival time --------------------------------------------------------------------------------------------- - 5.482557 slack (MET) + 5.478943 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13566,10 +13398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109022 0.367157 0.267388 2.267388 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.367161 0.000000 2.267388 ^ gpio_dm1[5] (out) - 2.267388 data arrival time + 3 0.110660 0.372607 0.270882 2.270882 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.372609 0.000000 2.270882 ^ gpio_dm2[2] (out) + 2.270882 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13579,13 +13411,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.267388 data arrival time + -2.270882 data arrival time --------------------------------------------------------------------------------------------- - 5.482612 slack (MET) + 5.479118 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13594,10 +13426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109022 0.367157 0.267175 2.267175 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.367159 0.000000 2.267175 ^ gpio_inp_dis[5] (out) - 2.267175 data arrival time + 3 0.110540 0.372217 0.270842 2.270842 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.372220 0.000000 2.270842 ^ gpio_inp_dis[31] (out) + 2.270842 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13607,13 +13439,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.267175 data arrival time + -2.270842 data arrival time --------------------------------------------------------------------------------------------- - 5.482825 slack (MET) + 5.479158 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13622,10 +13454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108967 0.366929 0.267074 2.267074 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.366931 0.000000 2.267074 ^ gpio_dm1[12] (out) - 2.267074 data arrival time + 3 0.110540 0.372217 0.270693 2.270693 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.372219 0.000000 2.270693 ^ gpio_dm2[31] (out) + 2.270693 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13635,13 +13467,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.267074 data arrival time + -2.270693 data arrival time --------------------------------------------------------------------------------------------- - 5.482925 slack (MET) + 5.479307 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13650,10 +13482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108967 0.366929 0.267001 2.267001 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.366930 0.000000 2.267001 ^ gpio_inp_dis[12] (out) - 2.267001 data arrival time + 3 0.109733 0.369486 0.268942 2.268942 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.369488 0.000000 2.268942 ^ gpio_dm1[3] (out) + 2.268942 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13663,13 +13495,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.267001 data arrival time + -2.268942 data arrival time --------------------------------------------------------------------------------------------- - 5.482999 slack (MET) + 5.481058 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13678,10 +13510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109022 0.367157 0.266953 2.266953 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.367158 0.000000 2.266953 ^ gpio_dm2[5] (out) - 2.266953 data arrival time + 3 0.109733 0.369486 0.268869 2.268869 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.369488 0.000000 2.268869 ^ gpio_inp_dis[3] (out) + 2.268869 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13691,13 +13523,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.266953 data arrival time + -2.268869 data arrival time --------------------------------------------------------------------------------------------- - 5.483047 slack (MET) + 5.481131 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13706,10 +13538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108885 0.366664 0.266887 2.266887 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.366666 0.000000 2.266887 ^ gpio_dm1[6] (out) - 2.266887 data arrival time + 3 0.109733 0.369486 0.268719 2.268719 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.369487 0.000000 2.268719 ^ gpio_dm2[3] (out) + 2.268719 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13719,13 +13551,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.266887 data arrival time + -2.268719 data arrival time --------------------------------------------------------------------------------------------- - 5.483113 slack (MET) + 5.481281 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13734,10 +13566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108967 0.366929 0.266851 2.266851 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.366930 0.000000 2.266851 ^ gpio_dm2[12] (out) - 2.266851 data arrival time + 3 0.109634 0.369150 0.268695 2.268695 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.369153 0.000000 2.268695 ^ gpio_dm1[8] (out) + 2.268695 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13747,13 +13579,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.266851 data arrival time + -2.268695 data arrival time --------------------------------------------------------------------------------------------- - 5.483149 slack (MET) + 5.481305 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13762,10 +13594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108885 0.366664 0.266816 2.266816 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.366665 0.000000 2.266816 ^ gpio_inp_dis[6] (out) - 2.266816 data arrival time + 3 0.109634 0.369150 0.268622 2.268622 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.369152 0.000000 2.268622 ^ gpio_inp_dis[8] (out) + 2.268622 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13775,13 +13607,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.266816 data arrival time + -2.268622 data arrival time --------------------------------------------------------------------------------------------- - 5.483184 slack (MET) + 5.481378 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13790,10 +13622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108885 0.366664 0.266666 2.266666 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.366665 0.000000 2.266666 ^ gpio_dm2[6] (out) - 2.266666 data arrival time + 3 0.109634 0.369150 0.268471 2.268471 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.369152 0.000000 2.268471 ^ gpio_dm2[8] (out) + 2.268471 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13803,13 +13635,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.266666 data arrival time + -2.268471 data arrival time --------------------------------------------------------------------------------------------- - 5.483334 slack (MET) + 5.481528 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13818,10 +13650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108948 0.367037 0.266507 2.266507 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.367040 0.000000 2.266507 ^ gpio_dm2[10] (out) - 2.266507 data arrival time + 3 0.109438 0.368502 0.268228 2.268228 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.368505 0.000000 2.268228 ^ gpio_dm1[4] (out) + 2.268228 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13831,13 +13663,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.266507 data arrival time + -2.268228 data arrival time --------------------------------------------------------------------------------------------- - 5.483493 slack (MET) + 5.481772 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13846,10 +13678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108308 0.364881 0.266171 2.266171 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.364895 0.000000 2.266171 ^ gpio_dm1[9] (out) - 2.266171 data arrival time + 3 0.109438 0.368502 0.268155 2.268155 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.368504 0.000000 2.268155 ^ gpio_inp_dis[4] (out) + 2.268155 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13859,13 +13691,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.266171 data arrival time + -2.268155 data arrival time --------------------------------------------------------------------------------------------- - 5.483829 slack (MET) + 5.481845 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13874,10 +13706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108308 0.364881 0.265759 2.265759 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.364890 0.000000 2.265759 ^ gpio_inp_dis[9] (out) - 2.265759 data arrival time + 3 0.109438 0.368502 0.268004 2.268004 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.368504 0.000000 2.268004 ^ gpio_dm2[4] (out) + 2.268004 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13887,13 +13719,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.265759 data arrival time + -2.268004 data arrival time --------------------------------------------------------------------------------------------- - 5.484241 slack (MET) + 5.481996 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13902,10 +13734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108308 0.364881 0.264842 2.264842 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.364883 0.000000 2.264842 ^ gpio_dm2[9] (out) - 2.264842 data arrival time + 3 0.109022 0.367157 0.267388 2.267388 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.367161 0.000000 2.267388 ^ gpio_dm1[5] (out) + 2.267388 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13915,13 +13747,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.264842 data arrival time + -2.267388 data arrival time --------------------------------------------------------------------------------------------- - 5.485158 slack (MET) + 5.482612 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13930,10 +13762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076833 0.260147 0.189362 2.189362 ^ gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.260149 0.000000 2.189362 ^ gpio_inp_dis[15] (out) - 2.189362 data arrival time + 3 0.109055 0.367221 0.267287 2.267287 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.367223 0.000000 2.267287 ^ gpio_dm1[12] (out) + 2.267287 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13943,13 +13775,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.189362 data arrival time + -2.267287 data arrival time --------------------------------------------------------------------------------------------- - 5.560637 slack (MET) + 5.482713 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13958,10 +13790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076833 0.260147 0.189184 2.189184 ^ gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.260148 0.000000 2.189184 ^ gpio_oeb[15] (out) - 2.189184 data arrival time + 3 0.109055 0.367221 0.267214 2.267214 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.367222 0.000000 2.267214 ^ gpio_inp_dis[12] (out) + 2.267214 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13971,13 +13803,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.189184 data arrival time + -2.267214 data arrival time --------------------------------------------------------------------------------------------- - 5.560816 slack (MET) + 5.482786 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13986,10 +13818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076750 0.259868 0.189156 2.189157 ^ gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.259870 0.000000 2.189157 ^ gpio_inp_dis[19] (out) - 2.189157 data arrival time + 3 0.109022 0.367157 0.267175 2.267175 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.367159 0.000000 2.267175 ^ gpio_inp_dis[5] (out) + 2.267175 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13999,13 +13831,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.189157 data arrival time + -2.267175 data arrival time --------------------------------------------------------------------------------------------- - 5.560843 slack (MET) + 5.482825 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14014,10 +13846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076750 0.259868 0.188981 2.188981 ^ gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.259869 0.000000 2.188981 ^ gpio_oeb[19] (out) - 2.188981 data arrival time + 3 0.108753 0.366391 0.267094 2.267094 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.366404 0.000000 2.267094 ^ gpio_dm1[10] (out) + 2.267094 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14027,13 +13859,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.188981 data arrival time + -2.267094 data arrival time --------------------------------------------------------------------------------------------- - 5.561019 slack (MET) + 5.482906 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14042,10 +13874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076473 0.258961 0.188589 2.188589 ^ gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.258964 0.000000 2.188589 ^ gpio_inp_dis[20] (out) - 2.188589 data arrival time + 3 0.109055 0.367221 0.267063 2.267063 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.367222 0.000000 2.267063 ^ gpio_dm2[12] (out) + 2.267063 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14055,13 +13887,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.188589 data arrival time + -2.267063 data arrival time --------------------------------------------------------------------------------------------- - 5.561411 slack (MET) + 5.482936 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14070,10 +13902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076491 0.259001 0.188527 2.188527 ^ gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.259003 0.000000 2.188527 ^ gpio_inp_dis[21] (out) - 2.188527 data arrival time + 3 0.108753 0.366391 0.266972 2.266972 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.366403 0.000000 2.266972 ^ gpio_inp_dis[10] (out) + 2.266972 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14083,13 +13915,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.188527 data arrival time + -2.266972 data arrival time --------------------------------------------------------------------------------------------- - 5.561473 slack (MET) + 5.483028 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14098,10 +13930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076491 0.259001 0.188336 2.188336 ^ gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.259002 0.000000 2.188336 ^ gpio_oeb[21] (out) - 2.188336 data arrival time + 3 0.109022 0.367157 0.266953 2.266953 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.367158 0.000000 2.266953 ^ gpio_dm2[5] (out) + 2.266953 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14111,13 +13943,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.188336 data arrival time + -2.266953 data arrival time --------------------------------------------------------------------------------------------- - 5.561664 slack (MET) + 5.483047 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14126,10 +13958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076473 0.258961 0.188238 2.188238 ^ gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.258962 0.000000 2.188238 ^ gpio_oeb[20] (out) - 2.188238 data arrival time + 3 0.108885 0.366664 0.266887 2.266887 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.366666 0.000000 2.266887 ^ gpio_dm1[6] (out) + 2.266887 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14139,13 +13971,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.188238 data arrival time + -2.266887 data arrival time --------------------------------------------------------------------------------------------- - 5.561762 slack (MET) + 5.483113 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14154,10 +13986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076270 0.258270 0.187992 2.187992 ^ gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.258272 0.000000 2.187992 ^ gpio_inp_dis[22] (out) - 2.187992 data arrival time + 3 0.108885 0.366664 0.266816 2.266816 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.366665 0.000000 2.266816 ^ gpio_inp_dis[6] (out) + 2.266816 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14167,13 +13999,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.187992 data arrival time + -2.266816 data arrival time --------------------------------------------------------------------------------------------- - 5.562008 slack (MET) + 5.483184 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14182,10 +14014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076270 0.258270 0.187815 2.187815 ^ gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.258271 0.000000 2.187815 ^ gpio_oeb[22] (out) - 2.187815 data arrival time + 3 0.108885 0.366664 0.266666 2.266666 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.366665 0.000000 2.266666 ^ gpio_dm2[6] (out) + 2.266666 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14195,13 +14027,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.187815 data arrival time + -2.266666 data arrival time --------------------------------------------------------------------------------------------- - 5.562185 slack (MET) + 5.483334 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14210,10 +14042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075895 0.257009 0.187072 2.187072 ^ gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.257011 0.000000 2.187072 ^ gpio_inp_dis[27] (out) - 2.187072 data arrival time + 3 0.108308 0.364881 0.266171 2.266171 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.364895 0.000000 2.266171 ^ gpio_dm1[9] (out) + 2.266171 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14223,13 +14055,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.187072 data arrival time + -2.266171 data arrival time --------------------------------------------------------------------------------------------- - 5.562928 slack (MET) + 5.483829 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14238,10 +14070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075844 0.256839 0.186952 2.186952 ^ gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.256840 0.000000 2.186952 ^ gpio_inp_dis[37] (out) - 2.186952 data arrival time + 3 0.108753 0.366391 0.266035 2.266035 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.366394 0.000000 2.266035 ^ gpio_dm2[10] (out) + 2.266035 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14251,13 +14083,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.186952 data arrival time + -2.266035 data arrival time --------------------------------------------------------------------------------------------- - 5.563047 slack (MET) + 5.483964 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14266,10 +14098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075895 0.257009 0.186877 2.186877 ^ gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.257010 0.000000 2.186877 ^ gpio_oeb[27] (out) - 2.186877 data arrival time + 3 0.108526 0.365461 0.266007 2.266007 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.365463 0.000000 2.266007 ^ gpio_dm1[11] (out) + 2.266007 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14279,13 +14111,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.186877 data arrival time + -2.266007 data arrival time --------------------------------------------------------------------------------------------- - 5.563123 slack (MET) + 5.483993 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14294,10 +14126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075844 0.256839 0.186744 2.186744 ^ gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.256839 0.000000 2.186744 ^ gpio_oeb[37] (out) - 2.186744 data arrival time + 3 0.108526 0.365461 0.265935 2.265935 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.365463 0.000000 2.265935 ^ gpio_inp_dis[11] (out) + 2.265935 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14307,13 +14139,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.186744 data arrival time + -2.265935 data arrival time --------------------------------------------------------------------------------------------- - 5.563256 slack (MET) + 5.484065 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14322,10 +14154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075553 0.256122 0.186652 2.186652 ^ gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.256142 0.000000 2.186652 ^ gpio_inp_dis[36] (out) - 2.186652 data arrival time + 3 0.108526 0.365461 0.265786 2.265786 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.365462 0.000000 2.265786 ^ gpio_dm2[11] (out) + 2.265786 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14335,13 +14167,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.186652 data arrival time + -2.265786 data arrival time --------------------------------------------------------------------------------------------- - 5.563348 slack (MET) + 5.484214 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14350,10 +14182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075553 0.256122 0.186422 2.186422 ^ gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.256138 0.000000 2.186422 ^ gpio_oeb[36] (out) - 2.186422 data arrival time + 3 0.108308 0.364881 0.265759 2.265759 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.364890 0.000000 2.265759 ^ gpio_inp_dis[9] (out) + 2.265759 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14363,13 +14195,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.186422 data arrival time + -2.265759 data arrival time --------------------------------------------------------------------------------------------- - 5.563578 slack (MET) + 5.484241 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14378,10 +14210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075619 0.256094 0.186404 2.186404 ^ gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.256096 0.000000 2.186404 ^ gpio_inp_dis[25] (out) - 2.186404 data arrival time + 3 0.108308 0.364881 0.264842 2.264842 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.364883 0.000000 2.264842 ^ gpio_dm2[9] (out) + 2.264842 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14391,13 +14223,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.186404 data arrival time + -2.264842 data arrival time --------------------------------------------------------------------------------------------- - 5.563596 slack (MET) + 5.485158 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14406,10 +14238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075515 0.255786 0.186286 2.186286 ^ gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.255790 0.000000 2.186286 ^ gpio_inp_dis[23] (out) - 2.186286 data arrival time + 2 0.076833 0.260147 0.189362 2.189362 ^ gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.260149 0.000000 2.189362 ^ gpio_inp_dis[15] (out) + 2.189362 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14419,13 +14251,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.186286 data arrival time + -2.189362 data arrival time --------------------------------------------------------------------------------------------- - 5.563714 slack (MET) + 5.560637 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14434,10 +14266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075619 0.256094 0.186221 2.186221 ^ gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.256095 0.000000 2.186221 ^ gpio_oeb[25] (out) - 2.186221 data arrival time + 2 0.076833 0.260147 0.189184 2.189184 ^ gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.260148 0.000000 2.189184 ^ gpio_oeb[15] (out) + 2.189184 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14447,13 +14279,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.186221 data arrival time + -2.189184 data arrival time --------------------------------------------------------------------------------------------- - 5.563779 slack (MET) + 5.560816 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14462,10 +14294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075515 0.255786 0.185929 2.185929 ^ gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.255787 0.000000 2.185929 ^ gpio_oeb[23] (out) - 2.185929 data arrival time + 2 0.076750 0.259868 0.189156 2.189157 ^ gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.259870 0.000000 2.189157 ^ gpio_inp_dis[19] (out) + 2.189157 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14475,13 +14307,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185929 data arrival time + -2.189157 data arrival time --------------------------------------------------------------------------------------------- - 5.564071 slack (MET) + 5.560843 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14490,10 +14322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075404 0.255385 0.185887 2.185887 ^ gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.255386 0.000000 2.185887 ^ gpio_inp_dis[32] (out) - 2.185887 data arrival time + 2 0.076750 0.259868 0.188981 2.188981 ^ gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.259869 0.000000 2.188981 ^ gpio_oeb[19] (out) + 2.188981 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14503,13 +14335,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185887 data arrival time + -2.188981 data arrival time --------------------------------------------------------------------------------------------- - 5.564113 slack (MET) + 5.561019 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14518,10 +14350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075361 0.255241 0.185807 2.185807 ^ gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.255243 0.000000 2.185807 ^ gpio_inp_dis[30] (out) - 2.185807 data arrival time + 2 0.076473 0.258961 0.188589 2.188589 ^ gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.258964 0.000000 2.188589 ^ gpio_inp_dis[20] (out) + 2.188589 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14531,13 +14363,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185807 data arrival time + -2.188589 data arrival time --------------------------------------------------------------------------------------------- - 5.564193 slack (MET) + 5.561411 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14546,10 +14378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075404 0.255385 0.185706 2.185706 ^ gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.255385 0.000000 2.185706 ^ gpio_oeb[32] (out) - 2.185706 data arrival time + 2 0.076491 0.259001 0.188527 2.188527 ^ gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.259003 0.000000 2.188527 ^ gpio_inp_dis[21] (out) + 2.188527 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14559,13 +14391,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185706 data arrival time + -2.188527 data arrival time --------------------------------------------------------------------------------------------- - 5.564294 slack (MET) + 5.561473 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14574,10 +14406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075361 0.255241 0.185572 2.185572 ^ gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.255242 0.000000 2.185572 ^ gpio_oeb[30] (out) - 2.185572 data arrival time + 2 0.076491 0.259001 0.188336 2.188336 ^ gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.259002 0.000000 2.188336 ^ gpio_oeb[21] (out) + 2.188336 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14587,13 +14419,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185572 data arrival time + -2.188336 data arrival time --------------------------------------------------------------------------------------------- - 5.564428 slack (MET) + 5.561664 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14602,10 +14434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075203 0.254712 0.185395 2.185395 ^ gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.254714 0.000000 2.185395 ^ gpio_inp_dis[35] (out) - 2.185395 data arrival time + 2 0.076473 0.258961 0.188238 2.188238 ^ gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.258962 0.000000 2.188238 ^ gpio_oeb[20] (out) + 2.188238 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14615,13 +14447,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185395 data arrival time + -2.188238 data arrival time --------------------------------------------------------------------------------------------- - 5.564605 slack (MET) + 5.561762 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14630,10 +14462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075203 0.254712 0.185209 2.185209 ^ gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.254713 0.000000 2.185209 ^ gpio_oeb[35] (out) - 2.185209 data arrival time + 2 0.076270 0.258270 0.187992 2.187992 ^ gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.258272 0.000000 2.187992 ^ gpio_inp_dis[22] (out) + 2.187992 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14643,13 +14475,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185209 data arrival time + -2.187992 data arrival time --------------------------------------------------------------------------------------------- - 5.564792 slack (MET) + 5.562008 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14658,10 +14490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075051 0.254194 0.185010 2.185010 ^ gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.254195 0.000000 2.185010 ^ gpio_inp_dis[31] (out) - 2.185010 data arrival time + 2 0.076270 0.258270 0.187815 2.187815 ^ gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.258271 0.000000 2.187815 ^ gpio_oeb[22] (out) + 2.187815 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14671,13 +14503,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185010 data arrival time + -2.187815 data arrival time --------------------------------------------------------------------------------------------- - 5.564991 slack (MET) + 5.562185 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14686,10 +14518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075051 0.254194 0.184828 2.184828 ^ gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.254194 0.000000 2.184828 ^ gpio_oeb[31] (out) - 2.184828 data arrival time + 2 0.075844 0.256839 0.186952 2.186952 ^ gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.256840 0.000000 2.186952 ^ gpio_inp_dis[37] (out) + 2.186952 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14699,13 +14531,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.184828 data arrival time + -2.186952 data arrival time --------------------------------------------------------------------------------------------- - 5.565172 slack (MET) + 5.563047 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14714,10 +14546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074921 0.253773 0.184711 2.184711 ^ gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.253774 0.000000 2.184711 ^ gpio_inp_dis[34] (out) - 2.184711 data arrival time + 2 0.075844 0.256839 0.186744 2.186744 ^ gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.256839 0.000000 2.186744 ^ gpio_oeb[37] (out) + 2.186744 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14727,13 +14559,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.184711 data arrival time + -2.186744 data arrival time --------------------------------------------------------------------------------------------- - 5.565289 slack (MET) + 5.563256 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14742,10 +14574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074869 0.253615 0.184559 2.184560 ^ gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.253617 0.000000 2.184560 ^ gpio_inp_dis[33] (out) - 2.184560 data arrival time + 2 0.075553 0.256122 0.186652 2.186652 ^ gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.256142 0.000000 2.186652 ^ gpio_inp_dis[36] (out) + 2.186652 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14755,13 +14587,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.184560 data arrival time + -2.186652 data arrival time --------------------------------------------------------------------------------------------- - 5.565441 slack (MET) + 5.563348 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14770,10 +14602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074921 0.253773 0.184527 2.184527 ^ gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.253774 0.000000 2.184527 ^ gpio_oeb[34] (out) - 2.184527 data arrival time + 2 0.075672 0.256269 0.186529 2.186529 ^ gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.256271 0.000000 2.186529 ^ gpio_inp_dis[35] (out) + 2.186529 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14783,13 +14615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.184527 data arrival time + -2.186529 data arrival time --------------------------------------------------------------------------------------------- - 5.565473 slack (MET) + 5.563471 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14798,10 +14630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074801 0.253398 0.184520 2.184520 ^ gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.253400 0.000000 2.184520 ^ gpio_inp_dis[18] (out) - 2.184520 data arrival time + 2 0.075553 0.256122 0.186422 2.186422 ^ gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.256138 0.000000 2.186422 ^ gpio_oeb[36] (out) + 2.186422 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14811,13 +14643,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.184520 data arrival time + -2.186422 data arrival time --------------------------------------------------------------------------------------------- - 5.565480 slack (MET) + 5.563578 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14826,10 +14658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074869 0.253615 0.184482 2.184482 ^ gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.253616 0.000000 2.184482 ^ gpio_oeb[33] (out) - 2.184482 data arrival time + 2 0.075672 0.256269 0.186342 2.186342 ^ gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.256270 0.000000 2.186342 ^ gpio_oeb[35] (out) + 2.186342 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14839,13 +14671,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.184482 data arrival time + -2.186342 data arrival time --------------------------------------------------------------------------------------------- - 5.565517 slack (MET) + 5.563658 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14854,10 +14686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074779 0.253315 0.184471 2.184471 ^ gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.253317 0.000000 2.184471 ^ gpio_inp_dis[26] (out) - 2.184471 data arrival time + 2 0.075515 0.255786 0.186286 2.186286 ^ gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.255790 0.000000 2.186286 ^ gpio_inp_dis[23] (out) + 2.186286 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14867,13 +14699,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.184471 data arrival time + -2.186286 data arrival time --------------------------------------------------------------------------------------------- - 5.565529 slack (MET) + 5.563714 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14882,10 +14714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074559 0.252673 0.184431 2.184431 ^ gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.252685 0.000000 2.184431 ^ gpio_inp_dis[29] (out) - 2.184431 data arrival time + 2 0.075515 0.255786 0.185929 2.185929 ^ gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.255787 0.000000 2.185929 ^ gpio_oeb[23] (out) + 2.185929 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14895,13 +14727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.184431 data arrival time + -2.185929 data arrival time --------------------------------------------------------------------------------------------- - 5.565569 slack (MET) + 5.564071 slack (MET) Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14910,10 +14742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074801 0.253398 0.184189 2.184189 ^ gpio_loopback_one[18] (in) + 2 0.074801 0.253398 0.184520 2.184520 ^ gpio_loopback_one[18] (in) gpio_loopback_one[18] (net) - 0.253398 0.000000 2.184189 ^ gpio_oeb[18] (out) - 2.184189 data arrival time + 0.253400 0.000000 2.184520 ^ gpio_inp_dis[18] (out) + 2.184520 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14923,13 +14755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.184189 data arrival time + -2.184520 data arrival time --------------------------------------------------------------------------------------------- - 5.565811 slack (MET) + 5.565480 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14938,10 +14770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074779 0.253315 0.184119 2.184119 ^ gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.253315 0.000000 2.184119 ^ gpio_oeb[26] (out) - 2.184119 data arrival time + 2 0.074801 0.253398 0.184189 2.184189 ^ gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.253398 0.000000 2.184189 ^ gpio_oeb[18] (out) + 2.184189 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14951,9 +14783,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.184119 data arrival time + -2.184189 data arrival time --------------------------------------------------------------------------------------------- - 5.565881 slack (MET) + 5.565811 slack (MET) Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) @@ -15040,34 +14872,6 @@ Fanout Cap Slew Delay Time Description 5.566337 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 2 0.074436 0.252158 0.183532 2.183532 ^ gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.252159 0.000000 2.183532 ^ gpio_inp_dis[28] (out) - 2.183532 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.183532 data arrival time ---------------------------------------------------------------------------------------------- - 5.566468 slack (MET) - - Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -15152,118 +14956,6 @@ Fanout Cap Slew Delay Time Description 5.566642 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 2 0.074436 0.252158 0.183350 2.183350 ^ gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.252158 0.000000 2.183350 ^ gpio_oeb[28] (out) - 2.183350 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.183350 data arrival time ---------------------------------------------------------------------------------------------- - 5.566650 slack (MET) - - -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 2 0.074559 0.252673 0.183342 2.183342 ^ gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.252674 0.000000 2.183342 ^ gpio_oeb[29] (out) - 2.183342 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.183342 data arrival time ---------------------------------------------------------------------------------------------- - 5.566658 slack (MET) - - -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 2 0.074233 0.251487 0.183046 2.183046 ^ gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.251488 0.000000 2.183046 ^ gpio_inp_dis[24] (out) - 2.183046 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.183046 data arrival time ---------------------------------------------------------------------------------------------- - 5.566954 slack (MET) - - -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 2 0.074233 0.251487 0.182866 2.182866 ^ gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.251488 0.000000 2.182866 ^ gpio_oeb[24] (out) - 2.182866 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.182866 data arrival time ---------------------------------------------------------------------------------------------- - 5.567133 slack (MET) - - Startpoint: gpio_loopback_one[14] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_inp_dis[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ff_n40C_1v95/min.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ff_n40C_1v95/min.rpt index 1f9f78d..9019336 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ff_n40C_1v95/min.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ff_n40C_1v95/min.rpt @@ -452,90 +452,6 @@ Fanout Cap Slew Delay Time Description 3.827099 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 2 0.074233 0.113633 0.077624 2.077624 v gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.113634 0.000000 2.077624 v gpio_oeb[24] (out) - 2.077624 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.077624 data arrival time ---------------------------------------------------------------------------------------------- - 3.827624 slack (MET) - - -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 2 0.074559 0.114302 0.077633 2.077633 v gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.114305 0.000000 2.077633 v gpio_oeb[29] (out) - 2.077633 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.077633 data arrival time ---------------------------------------------------------------------------------------------- - 3.827632 slack (MET) - - -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 2 0.074233 0.113633 0.077786 2.077786 v gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.113636 0.000000 2.077786 v gpio_inp_dis[24] (out) - 2.077786 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.077786 data arrival time ---------------------------------------------------------------------------------------------- - 3.827786 slack (MET) - - Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_oeb[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -592,34 +508,6 @@ Fanout Cap Slew Delay Time Description 3.827811 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 2 0.074436 0.113928 0.077838 2.077837 v gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.113930 0.000000 2.077837 v gpio_oeb[28] (out) - 2.077837 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.077837 data arrival time ---------------------------------------------------------------------------------------------- - 3.827838 slack (MET) - - Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -648,34 +536,6 @@ Fanout Cap Slew Delay Time Description 3.827874 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 2 0.074436 0.113928 0.078002 2.078002 v gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.113932 0.000000 2.078002 v gpio_inp_dis[28] (out) - 2.078002 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.078002 data arrival time ---------------------------------------------------------------------------------------------- - 3.828002 slack (MET) - - Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_inp_dis[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -732,34 +592,6 @@ Fanout Cap Slew Delay Time Description 3.828087 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 2 0.074779 0.114470 0.078141 2.078141 v gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.114471 0.000000 2.078141 v gpio_oeb[26] (out) - 2.078141 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.078141 data arrival time ---------------------------------------------------------------------------------------------- - 3.828141 slack (MET) - - Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -816,8 +648,8 @@ Fanout Cap Slew Delay Time Description 3.828219 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -826,10 +658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074921 0.114654 0.078361 2.078361 v gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.114656 0.000000 2.078361 v gpio_oeb[34] (out) - 2.078361 data arrival time + 2 0.074801 0.114520 0.078475 2.078475 v gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.114526 0.000000 2.078475 v gpio_inp_dis[18] (out) + 2.078475 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -839,13 +671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078361 data arrival time + -2.078475 data arrival time --------------------------------------------------------------------------------------------- - 3.828361 slack (MET) + 3.828475 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -854,10 +686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074869 0.114607 0.078369 2.078369 v gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.114610 0.000000 2.078369 v gpio_oeb[33] (out) - 2.078369 data arrival time + 2 0.075515 0.115608 0.078946 2.078946 v gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.115610 0.000000 2.078946 v gpio_oeb[23] (out) + 2.078946 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -867,13 +699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078369 data arrival time + -2.078946 data arrival time --------------------------------------------------------------------------------------------- - 3.828369 slack (MET) + 3.828946 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -882,10 +714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074869 0.114607 0.078439 2.078439 v gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.114611 0.000000 2.078439 v gpio_inp_dis[33] (out) - 2.078439 data arrival time + 2 0.075672 0.115774 0.079166 2.079166 v gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.115775 0.000000 2.079166 v gpio_oeb[35] (out) + 2.079166 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -895,13 +727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078439 data arrival time + -2.079166 data arrival time --------------------------------------------------------------------------------------------- - 3.828439 slack (MET) + 3.829166 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -910,10 +742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074779 0.114470 0.078460 2.078460 v gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.114475 0.000000 2.078460 v gpio_inp_dis[26] (out) - 2.078460 data arrival time + 2 0.075553 0.115893 0.079224 2.079224 v gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.115926 0.000000 2.079224 v gpio_oeb[36] (out) + 2.079224 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -923,13 +755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078460 data arrival time + -2.079224 data arrival time --------------------------------------------------------------------------------------------- - 3.828460 slack (MET) + 3.829223 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -938,10 +770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074801 0.114520 0.078475 2.078475 v gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.114526 0.000000 2.078475 v gpio_inp_dis[18] (out) - 2.078475 data arrival time + 2 0.075515 0.115608 0.079269 2.079269 v gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.115615 0.000000 2.079269 v gpio_inp_dis[23] (out) + 2.079269 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -951,13 +783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078475 data arrival time + -2.079269 data arrival time --------------------------------------------------------------------------------------------- - 3.828475 slack (MET) + 3.829268 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -966,10 +798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075051 0.114829 0.078495 2.078495 v gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.114830 0.000000 2.078495 v gpio_oeb[31] (out) - 2.078495 data arrival time + 2 0.075672 0.115774 0.079335 2.079335 v gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.115777 0.000000 2.079335 v gpio_inp_dis[35] (out) + 2.079335 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -979,13 +811,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078495 data arrival time + -2.079335 data arrival time --------------------------------------------------------------------------------------------- - 3.828495 slack (MET) + 3.829335 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -994,10 +826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074921 0.114654 0.078527 2.078527 v gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.114658 0.000000 2.078527 v gpio_inp_dis[34] (out) - 2.078527 data arrival time + 2 0.075844 0.116023 0.079340 2.079340 v gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.116025 0.000000 2.079340 v gpio_oeb[37] (out) + 2.079340 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1007,13 +839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078527 data arrival time + -2.079340 data arrival time --------------------------------------------------------------------------------------------- - 3.828527 slack (MET) + 3.829340 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1022,10 +854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074559 0.114302 0.078616 2.078616 v gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.114329 0.000000 2.078616 v gpio_inp_dis[29] (out) - 2.078616 data arrival time + 2 0.075553 0.115893 0.079432 2.079432 v gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.115936 0.000000 2.079432 v gpio_inp_dis[36] (out) + 2.079432 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1035,13 +867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078616 data arrival time + -2.079432 data arrival time --------------------------------------------------------------------------------------------- - 3.828616 slack (MET) + 3.829432 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1050,10 +882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075051 0.114829 0.078659 2.078659 v gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.114832 0.000000 2.078659 v gpio_inp_dis[31] (out) - 2.078659 data arrival time + 2 0.075844 0.116023 0.079529 2.079529 v gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.116027 0.000000 2.079529 v gpio_inp_dis[37] (out) + 2.079529 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1063,13 +895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078659 data arrival time + -2.079529 data arrival time --------------------------------------------------------------------------------------------- - 3.828659 slack (MET) + 3.829529 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1078,10 +910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075203 0.115077 0.078662 2.078662 v gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.115079 0.000000 2.078662 v gpio_oeb[35] (out) - 2.078662 data arrival time + 2 0.076270 0.116689 0.079825 2.079825 v gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.116691 0.000000 2.079825 v gpio_oeb[22] (out) + 2.079825 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1091,13 +923,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078662 data arrival time + -2.079825 data arrival time --------------------------------------------------------------------------------------------- - 3.828662 slack (MET) + 3.829825 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1106,10 +938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075361 0.115318 0.078813 2.078813 v gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.115320 0.000000 2.078813 v gpio_oeb[30] (out) - 2.078813 data arrival time + 2 0.076473 0.117018 0.079973 2.079973 v gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.117020 0.000000 2.079973 v gpio_oeb[20] (out) + 2.079973 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1119,13 +951,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078813 data arrival time + -2.079973 data arrival time --------------------------------------------------------------------------------------------- - 3.828813 slack (MET) + 3.829973 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1134,10 +966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075203 0.115077 0.078831 2.078831 v gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.115081 0.000000 2.078831 v gpio_inp_dis[35] (out) - 2.078831 data arrival time + 2 0.076270 0.116689 0.079985 2.079985 v gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.116693 0.000000 2.079985 v gpio_inp_dis[22] (out) + 2.079985 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1147,13 +979,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078831 data arrival time + -2.079985 data arrival time --------------------------------------------------------------------------------------------- - 3.828831 slack (MET) + 3.829985 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1162,10 +994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075404 0.115383 0.078886 2.078886 v gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.115385 0.000000 2.078886 v gpio_oeb[32] (out) - 2.078886 data arrival time + 2 0.076491 0.117009 0.080053 2.080053 v gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.117011 0.000000 2.080053 v gpio_oeb[21] (out) + 2.080053 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1175,13 +1007,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078886 data arrival time + -2.080053 data arrival time --------------------------------------------------------------------------------------------- - 3.828886 slack (MET) + 3.830053 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1190,10 +1022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075515 0.115608 0.078946 2.078946 v gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.115610 0.000000 2.078946 v gpio_oeb[23] (out) - 2.078946 data arrival time + 2 0.076491 0.117009 0.080226 2.080226 v gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.117013 0.000000 2.080226 v gpio_inp_dis[21] (out) + 2.080226 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1203,13 +1035,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078946 data arrival time + -2.080226 data arrival time --------------------------------------------------------------------------------------------- - 3.828946 slack (MET) + 3.830225 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1218,10 +1050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075361 0.115318 0.079026 2.079026 v gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.115322 0.000000 2.079026 v gpio_inp_dis[30] (out) - 2.079026 data arrival time + 2 0.076473 0.117018 0.080290 2.080291 v gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.117025 0.000000 2.080291 v gpio_inp_dis[20] (out) + 2.080291 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1231,13 +1063,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079026 data arrival time + -2.080291 data arrival time --------------------------------------------------------------------------------------------- - 3.829026 slack (MET) + 3.830290 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1246,10 +1078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075404 0.115383 0.079050 2.079050 v gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.115387 0.000000 2.079050 v gpio_inp_dis[32] (out) - 2.079050 data arrival time + 2 0.076750 0.117404 0.080344 2.080344 v gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.117407 0.000000 2.080344 v gpio_oeb[19] (out) + 2.080344 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1259,13 +1091,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079050 data arrival time + -2.080344 data arrival time --------------------------------------------------------------------------------------------- - 3.829050 slack (MET) + 3.830344 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1274,10 +1106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075619 0.115694 0.079116 2.079116 v gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.115695 0.000000 2.079116 v gpio_oeb[25] (out) - 2.079116 data arrival time + 2 0.076833 0.117532 0.080434 2.080434 v gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.117535 0.000000 2.080434 v gpio_oeb[15] (out) + 2.080434 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1287,13 +1119,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079116 data arrival time + -2.080434 data arrival time --------------------------------------------------------------------------------------------- - 3.829116 slack (MET) + 3.830434 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1302,10 +1134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075553 0.115893 0.079224 2.079224 v gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.115926 0.000000 2.079224 v gpio_oeb[36] (out) - 2.079224 data arrival time + 2 0.076750 0.117404 0.080503 2.080503 v gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.117409 0.000000 2.080503 v gpio_inp_dis[19] (out) + 2.080503 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1315,13 +1147,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079224 data arrival time + -2.080503 data arrival time --------------------------------------------------------------------------------------------- - 3.829223 slack (MET) + 3.830503 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1330,10 +1162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075515 0.115608 0.079269 2.079269 v gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.115615 0.000000 2.079269 v gpio_inp_dis[23] (out) - 2.079269 data arrival time + 2 0.076833 0.117532 0.080596 2.080596 v gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.117537 0.000000 2.080596 v gpio_inp_dis[15] (out) + 2.080596 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1343,13 +1175,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079269 data arrival time + -2.080596 data arrival time --------------------------------------------------------------------------------------------- - 3.829268 slack (MET) + 3.830595 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1358,10 +1190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075619 0.115694 0.079281 2.079281 v gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.115697 0.000000 2.079281 v gpio_inp_dis[25] (out) - 2.079281 data arrival time + 3 0.108308 0.164556 0.113771 2.113770 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.164559 0.000000 2.113770 v gpio_dm2[9] (out) + 2.113770 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1371,13 +1203,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079281 data arrival time + -2.113770 data arrival time --------------------------------------------------------------------------------------------- - 3.829281 slack (MET) + 3.863771 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1386,10 +1218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075844 0.116023 0.079340 2.079340 v gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.116025 0.000000 2.079340 v gpio_oeb[37] (out) - 2.079340 data arrival time + 3 0.108753 0.165274 0.114336 2.114336 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.165280 0.000000 2.114336 v gpio_dm2[10] (out) + 2.114336 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1399,13 +1231,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079340 data arrival time + -2.114336 data arrival time --------------------------------------------------------------------------------------------- - 3.829340 slack (MET) + 3.864336 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1414,10 +1246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075895 0.116100 0.079403 2.079403 v gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.116102 0.000000 2.079403 v gpio_oeb[27] (out) - 2.079403 data arrival time + 3 0.108526 0.164595 0.114467 2.114467 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.164624 0.000000 2.114467 v gpio_dm2[11] (out) + 2.114467 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1427,13 +1259,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079403 data arrival time + -2.114467 data arrival time --------------------------------------------------------------------------------------------- - 3.829404 slack (MET) + 3.864467 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1442,10 +1274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075553 0.115893 0.079432 2.079432 v gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.115936 0.000000 2.079432 v gpio_inp_dis[36] (out) - 2.079432 data arrival time + 3 0.108526 0.164595 0.114602 2.114602 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.164625 0.000000 2.114602 v gpio_inp_dis[11] (out) + 2.114602 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1455,13 +1287,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079432 data arrival time + -2.114602 data arrival time --------------------------------------------------------------------------------------------- - 3.829432 slack (MET) + 3.864602 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1470,10 +1302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075844 0.116023 0.079529 2.079529 v gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.116027 0.000000 2.079529 v gpio_inp_dis[37] (out) - 2.079529 data arrival time + 3 0.108308 0.164556 0.114599 2.114599 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.164575 0.000000 2.114599 v gpio_inp_dis[9] (out) + 2.114599 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1483,13 +1315,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079529 data arrival time + -2.114599 data arrival time --------------------------------------------------------------------------------------------- - 3.829529 slack (MET) + 3.864599 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1498,10 +1330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075895 0.116100 0.079579 2.079579 v gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.116104 0.000000 2.079579 v gpio_inp_dis[27] (out) - 2.079579 data arrival time + 3 0.108526 0.164595 0.114667 2.114667 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.164626 0.000000 2.114667 v gpio_dm1[11] (out) + 2.114667 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1511,13 +1343,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079579 data arrival time + -2.114667 data arrival time --------------------------------------------------------------------------------------------- - 3.829579 slack (MET) + 3.864667 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1526,10 +1358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076270 0.116689 0.079825 2.079825 v gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.116691 0.000000 2.079825 v gpio_oeb[22] (out) - 2.079825 data arrival time + 3 0.108885 0.165146 0.114859 2.114859 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.165174 0.000000 2.114859 v gpio_dm2[6] (out) + 2.114859 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1539,13 +1371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079825 data arrival time + -2.114859 data arrival time --------------------------------------------------------------------------------------------- - 3.829825 slack (MET) + 3.864859 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1554,10 +1386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076473 0.117018 0.079973 2.079973 v gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.117020 0.000000 2.079973 v gpio_oeb[20] (out) - 2.079973 data arrival time + 3 0.109022 0.165444 0.114943 2.114944 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.165448 0.000000 2.114944 v gpio_dm2[5] (out) + 2.114944 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1567,13 +1399,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079973 data arrival time + -2.114944 data arrival time --------------------------------------------------------------------------------------------- - 3.829973 slack (MET) + 3.864943 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1582,10 +1414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076270 0.116689 0.079985 2.079985 v gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.116693 0.000000 2.079985 v gpio_inp_dis[22] (out) - 2.079985 data arrival time + 3 0.108308 0.164556 0.114971 2.114971 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.164586 0.000000 2.114971 v gpio_dm1[9] (out) + 2.114971 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1595,13 +1427,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079985 data arrival time + -2.114971 data arrival time --------------------------------------------------------------------------------------------- - 3.829985 slack (MET) + 3.864972 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1610,10 +1442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076491 0.117009 0.080053 2.080053 v gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.117011 0.000000 2.080053 v gpio_oeb[21] (out) - 2.080053 data arrival time + 3 0.108885 0.165146 0.114994 2.114994 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.165176 0.000000 2.114994 v gpio_inp_dis[6] (out) + 2.114994 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1623,13 +1455,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080053 data arrival time + -2.114994 data arrival time --------------------------------------------------------------------------------------------- - 3.830053 slack (MET) + 3.864994 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1638,10 +1470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076491 0.117009 0.080226 2.080226 v gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.117013 0.000000 2.080226 v gpio_inp_dis[21] (out) - 2.080226 data arrival time + 3 0.109055 0.165384 0.115033 2.115033 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.165412 0.000000 2.115033 v gpio_dm2[12] (out) + 2.115033 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1651,13 +1483,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080226 data arrival time + -2.115033 data arrival time --------------------------------------------------------------------------------------------- - 3.830225 slack (MET) + 3.865033 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1666,10 +1498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076473 0.117018 0.080290 2.080291 v gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.117025 0.000000 2.080291 v gpio_inp_dis[20] (out) - 2.080291 data arrival time + 3 0.108885 0.165146 0.115058 2.115058 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.165177 0.000000 2.115058 v gpio_dm1[6] (out) + 2.115058 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1679,13 +1511,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080291 data arrival time + -2.115058 data arrival time --------------------------------------------------------------------------------------------- - 3.830290 slack (MET) + 3.865059 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1694,10 +1526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076750 0.117404 0.080344 2.080344 v gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.117407 0.000000 2.080344 v gpio_oeb[19] (out) - 2.080344 data arrival time + 3 0.109022 0.165444 0.115144 2.115144 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.165450 0.000000 2.115144 v gpio_inp_dis[5] (out) + 2.115144 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1707,13 +1539,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080344 data arrival time + -2.115144 data arrival time --------------------------------------------------------------------------------------------- - 3.830344 slack (MET) + 3.865144 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1722,10 +1554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076833 0.117532 0.080434 2.080434 v gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.117535 0.000000 2.080434 v gpio_oeb[15] (out) - 2.080434 data arrival time + 3 0.109055 0.165384 0.115169 2.115169 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.165414 0.000000 2.115169 v gpio_inp_dis[12] (out) + 2.115169 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1735,13 +1567,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080434 data arrival time + -2.115169 data arrival time --------------------------------------------------------------------------------------------- - 3.830434 slack (MET) + 3.865169 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1750,10 +1582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076750 0.117404 0.080503 2.080503 v gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.117409 0.000000 2.080503 v gpio_inp_dis[19] (out) - 2.080503 data arrival time + 3 0.108753 0.165274 0.115182 2.115182 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.165299 0.000000 2.115182 v gpio_inp_dis[10] (out) + 2.115182 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1763,13 +1595,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080503 data arrival time + -2.115182 data arrival time --------------------------------------------------------------------------------------------- - 3.830503 slack (MET) + 3.865182 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1778,10 +1610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076833 0.117532 0.080596 2.080596 v gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.117537 0.000000 2.080596 v gpio_inp_dis[15] (out) - 2.080596 data arrival time + 3 0.109055 0.165384 0.115236 2.115236 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.165415 0.000000 2.115236 v gpio_dm1[12] (out) + 2.115236 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1791,13 +1623,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080596 data arrival time + -2.115236 data arrival time --------------------------------------------------------------------------------------------- - 3.830595 slack (MET) + 3.865235 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1806,10 +1638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108308 0.164556 0.113771 2.113770 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.164559 0.000000 2.113770 v gpio_dm2[9] (out) - 2.113770 data arrival time + 3 0.108753 0.165274 0.115293 2.115293 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.165303 0.000000 2.115293 v gpio_dm1[10] (out) + 2.115293 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1819,13 +1651,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.113770 data arrival time + -2.115293 data arrival time --------------------------------------------------------------------------------------------- - 3.863771 slack (MET) + 3.865293 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1834,10 +1666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108948 0.165563 0.114546 2.114546 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.165569 0.000000 2.114546 v gpio_dm2[10] (out) - 2.114546 data arrival time + 3 0.109022 0.165444 0.115336 2.115336 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.165454 0.000000 2.115336 v gpio_dm1[5] (out) + 2.115336 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1847,13 +1679,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114546 data arrival time + -2.115336 data arrival time --------------------------------------------------------------------------------------------- - 3.864546 slack (MET) + 3.865336 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1862,10 +1694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108308 0.164556 0.114599 2.114599 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.164575 0.000000 2.114599 v gpio_inp_dis[9] (out) - 2.114599 data arrival time + 3 0.109438 0.165973 0.115452 2.115452 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.166002 0.000000 2.115452 v gpio_dm2[4] (out) + 2.115452 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1875,13 +1707,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114599 data arrival time + -2.115452 data arrival time --------------------------------------------------------------------------------------------- - 3.864599 slack (MET) + 3.865452 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1890,10 +1722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108885 0.165146 0.114859 2.114859 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.165174 0.000000 2.114859 v gpio_dm2[6] (out) - 2.114859 data arrival time + 3 0.109438 0.165973 0.115588 2.115588 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.166003 0.000000 2.115588 v gpio_inp_dis[4] (out) + 2.115588 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1903,13 +1735,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114859 data arrival time + -2.115588 data arrival time --------------------------------------------------------------------------------------------- - 3.864859 slack (MET) + 3.865588 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1918,10 +1750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108967 0.165254 0.114939 2.114938 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.165282 0.000000 2.114938 v gpio_dm2[12] (out) - 2.114938 data arrival time + 3 0.109438 0.165973 0.115655 2.115655 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.166004 0.000000 2.115655 v gpio_dm1[4] (out) + 2.115655 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1931,13 +1763,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114938 data arrival time + -2.115655 data arrival time --------------------------------------------------------------------------------------------- - 3.864939 slack (MET) + 3.865654 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1946,10 +1778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109022 0.165444 0.114943 2.114944 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.165448 0.000000 2.114944 v gpio_dm2[5] (out) - 2.114944 data arrival time + 3 0.109634 0.166257 0.115659 2.115659 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.166286 0.000000 2.115659 v gpio_dm2[8] (out) + 2.115659 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1959,13 +1791,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114944 data arrival time + -2.115659 data arrival time --------------------------------------------------------------------------------------------- - 3.864943 slack (MET) + 3.865659 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1974,10 +1806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108308 0.164556 0.114971 2.114971 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.164586 0.000000 2.114971 v gpio_dm1[9] (out) - 2.114971 data arrival time + 3 0.109733 0.166414 0.115769 2.115769 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.166443 0.000000 2.115769 v gpio_dm2[3] (out) + 2.115769 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1987,13 +1819,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114971 data arrival time + -2.115769 data arrival time --------------------------------------------------------------------------------------------- - 3.864972 slack (MET) + 3.865769 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2002,10 +1834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108885 0.165146 0.114994 2.114994 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.165176 0.000000 2.114994 v gpio_inp_dis[6] (out) - 2.114994 data arrival time + 3 0.109634 0.166257 0.115795 2.115795 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.166287 0.000000 2.115795 v gpio_inp_dis[8] (out) + 2.115795 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2015,13 +1847,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114994 data arrival time + -2.115795 data arrival time --------------------------------------------------------------------------------------------- - 3.864994 slack (MET) + 3.865795 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2030,10 +1862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108885 0.165146 0.115058 2.115058 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.165177 0.000000 2.115058 v gpio_dm1[6] (out) - 2.115058 data arrival time + 3 0.109634 0.166257 0.115861 2.115861 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.166288 0.000000 2.115861 v gpio_dm1[8] (out) + 2.115861 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2043,13 +1875,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115058 data arrival time + -2.115861 data arrival time --------------------------------------------------------------------------------------------- - 3.865059 slack (MET) + 3.865861 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2058,10 +1890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108967 0.165254 0.115074 2.115074 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.165284 0.000000 2.115074 v gpio_inp_dis[12] (out) - 2.115074 data arrival time + 3 0.109733 0.166414 0.115905 2.115905 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.166445 0.000000 2.115905 v gpio_inp_dis[3] (out) + 2.115905 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2071,13 +1903,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115074 data arrival time + -2.115905 data arrival time --------------------------------------------------------------------------------------------- - 3.865075 slack (MET) + 3.865905 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2086,10 +1918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108967 0.165254 0.115141 2.115141 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.165284 0.000000 2.115141 v gpio_dm1[12] (out) - 2.115141 data arrival time + 3 0.109733 0.166414 0.115971 2.115971 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.166446 0.000000 2.115971 v gpio_dm1[3] (out) + 2.115971 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2099,13 +1931,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115141 data arrival time + -2.115971 data arrival time --------------------------------------------------------------------------------------------- - 3.865141 slack (MET) + 3.865971 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2114,10 +1946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109022 0.165444 0.115144 2.115144 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.165450 0.000000 2.115144 v gpio_inp_dis[5] (out) - 2.115144 data arrival time + 3 0.110540 0.167732 0.116627 2.116627 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.167737 0.000000 2.116627 v gpio_dm2[31] (out) + 2.116627 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2127,13 +1959,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115144 data arrival time + -2.116627 data arrival time --------------------------------------------------------------------------------------------- - 3.865144 slack (MET) + 3.866627 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2142,10 +1974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109022 0.165444 0.115336 2.115336 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.165454 0.000000 2.115336 v gpio_dm1[5] (out) - 2.115336 data arrival time + 3 0.110660 0.167893 0.116670 2.116670 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.167897 0.000000 2.116670 v gpio_dm2[2] (out) + 2.116670 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2155,13 +1987,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115336 data arrival time + -2.116670 data arrival time --------------------------------------------------------------------------------------------- - 3.865336 slack (MET) + 3.866670 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2170,10 +2002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108948 0.165563 0.115392 2.115392 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.165588 0.000000 2.115392 v gpio_inp_dis[10] (out) - 2.115392 data arrival time + 3 0.111041 0.168720 0.116750 2.116750 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.168727 0.000000 2.116750 v gpio_dm2[32] (out) + 2.116750 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2183,13 +2015,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115392 data arrival time + -2.116750 data arrival time --------------------------------------------------------------------------------------------- - 3.865392 slack (MET) + 3.866750 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2198,10 +2030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109438 0.165973 0.115452 2.115452 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.166002 0.000000 2.115452 v gpio_dm2[4] (out) - 2.115452 data arrival time + 3 0.110540 0.167732 0.116762 2.116762 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.167739 0.000000 2.116762 v gpio_inp_dis[31] (out) + 2.116762 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2211,13 +2043,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115452 data arrival time + -2.116762 data arrival time --------------------------------------------------------------------------------------------- - 3.865452 slack (MET) + 3.866762 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2226,10 +2058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108948 0.165563 0.115503 2.115503 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.165592 0.000000 2.115503 v gpio_dm1[10] (out) - 2.115503 data arrival time + 3 0.110660 0.167893 0.116908 2.116908 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.167900 0.000000 2.116908 v gpio_inp_dis[2] (out) + 2.116908 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2239,13 +2071,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115503 data arrival time + -2.116908 data arrival time --------------------------------------------------------------------------------------------- - 3.865503 slack (MET) + 3.866908 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2254,10 +2086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109538 0.166130 0.115565 2.115565 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.166159 0.000000 2.115565 v gpio_dm2[2] (out) - 2.115565 data arrival time + 3 0.110540 0.167732 0.116957 2.116957 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.167742 0.000000 2.116957 v gpio_dm1[31] (out) + 2.116957 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2267,13 +2099,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115565 data arrival time + -2.116957 data arrival time --------------------------------------------------------------------------------------------- - 3.865565 slack (MET) + 3.866957 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2282,10 +2114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109564 0.166148 0.115582 2.115582 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.166177 0.000000 2.115582 v gpio_dm2[11] (out) - 2.115582 data arrival time + 3 0.110660 0.167893 0.117137 2.117137 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.167904 0.000000 2.117137 v gpio_dm1[2] (out) + 2.117137 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2295,13 +2127,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115582 data arrival time + -2.117137 data arrival time --------------------------------------------------------------------------------------------- - 3.865582 slack (MET) + 3.867137 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2310,10 +2142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109438 0.165973 0.115588 2.115588 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.166003 0.000000 2.115588 v gpio_inp_dis[4] (out) - 2.115588 data arrival time + 3 0.111033 0.168470 0.117190 2.117190 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.168476 0.000000 2.117190 v gpio_dm2[30] (out) + 2.117190 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2323,13 +2155,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115588 data arrival time + -2.117190 data arrival time --------------------------------------------------------------------------------------------- - 3.865588 slack (MET) + 3.867189 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2338,10 +2170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109438 0.165973 0.115655 2.115655 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.166004 0.000000 2.115655 v gpio_dm1[4] (out) - 2.115655 data arrival time + 3 0.111033 0.168470 0.117351 2.117351 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.168478 0.000000 2.117351 v gpio_inp_dis[30] (out) + 2.117351 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2351,13 +2183,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115655 data arrival time + -2.117351 data arrival time --------------------------------------------------------------------------------------------- - 3.865654 slack (MET) + 3.867351 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2366,10 +2198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109634 0.166257 0.115659 2.115659 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.166286 0.000000 2.115659 v gpio_dm2[8] (out) - 2.115659 data arrival time + 3 0.111250 0.168661 0.117392 2.117392 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.168690 0.000000 2.117392 v gpio_dm2[7] (out) + 2.117392 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2379,13 +2211,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115659 data arrival time + -2.117392 data arrival time --------------------------------------------------------------------------------------------- - 3.865659 slack (MET) + 3.867392 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2394,10 +2226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109538 0.166130 0.115700 2.115700 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.166161 0.000000 2.115700 v gpio_inp_dis[2] (out) - 2.115700 data arrival time + 3 0.111033 0.168470 0.117407 2.117407 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.168479 0.000000 2.117407 v gpio_dm1[30] (out) + 2.117407 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2407,13 +2239,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115700 data arrival time + -2.117407 data arrival time --------------------------------------------------------------------------------------------- - 3.865700 slack (MET) + 3.867407 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2422,10 +2254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109564 0.166148 0.115718 2.115718 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.166178 0.000000 2.115718 v gpio_inp_dis[11] (out) - 2.115718 data arrival time + 3 0.111250 0.168661 0.117531 2.117531 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.168691 0.000000 2.117531 v gpio_inp_dis[7] (out) + 2.117531 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2435,13 +2267,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115718 data arrival time + -2.117531 data arrival time --------------------------------------------------------------------------------------------- - 3.865718 slack (MET) + 3.867531 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2450,10 +2282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109538 0.166130 0.115767 2.115767 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.166162 0.000000 2.115767 v gpio_dm1[2] (out) - 2.115767 data arrival time + 3 0.111041 0.168720 0.117586 2.117586 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.168747 0.000000 2.117586 v gpio_inp_dis[32] (out) + 2.117586 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2463,13 +2295,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115767 data arrival time + -2.117586 data arrival time --------------------------------------------------------------------------------------------- - 3.865767 slack (MET) + 3.867586 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2478,10 +2310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109733 0.166414 0.115769 2.115769 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.166443 0.000000 2.115769 v gpio_dm2[3] (out) - 2.115769 data arrival time + 3 0.111250 0.168661 0.117599 2.117599 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.168692 0.000000 2.117599 v gpio_dm1[7] (out) + 2.117599 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2491,13 +2323,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115769 data arrival time + -2.117599 data arrival time --------------------------------------------------------------------------------------------- - 3.865769 slack (MET) + 3.867600 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2506,10 +2338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109564 0.166148 0.115785 2.115785 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.166179 0.000000 2.115785 v gpio_dm1[11] (out) - 2.115785 data arrival time + 3 0.111041 0.168720 0.117967 2.117967 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.168760 0.000000 2.117967 v gpio_dm1[32] (out) + 2.117967 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2519,13 +2351,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115785 data arrival time + -2.117967 data arrival time --------------------------------------------------------------------------------------------- - 3.865785 slack (MET) + 3.867967 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2534,10 +2366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109634 0.166257 0.115795 2.115795 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.166287 0.000000 2.115795 v gpio_inp_dis[8] (out) - 2.115795 data arrival time + 3 0.112093 0.170301 0.117990 2.117990 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.170311 0.000000 2.117990 v gpio_dm2[25] (out) + 2.117990 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2547,13 +2379,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115795 data arrival time + -2.117990 data arrival time --------------------------------------------------------------------------------------------- - 3.865795 slack (MET) + 3.867990 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2562,10 +2394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109634 0.166257 0.115861 2.115861 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.166288 0.000000 2.115861 v gpio_dm1[8] (out) - 2.115861 data arrival time + 3 0.112147 0.170329 0.117995 2.117995 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.170336 0.000000 2.117995 v gpio_dm2[34] (out) + 2.117995 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2575,13 +2407,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115861 data arrival time + -2.117995 data arrival time --------------------------------------------------------------------------------------------- - 3.865861 slack (MET) + 3.867995 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2590,10 +2422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109733 0.166414 0.115905 2.115905 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.166445 0.000000 2.115905 v gpio_inp_dis[3] (out) - 2.115905 data arrival time + 3 0.112479 0.170627 0.118754 2.118754 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.170633 0.000000 2.118754 v gpio_dm2[33] (out) + 2.118754 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2603,13 +2435,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115905 data arrival time + -2.118754 data arrival time --------------------------------------------------------------------------------------------- - 3.865905 slack (MET) + 3.868753 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2618,10 +2450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109733 0.166414 0.115971 2.115971 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.166446 0.000000 2.115971 v gpio_dm1[3] (out) - 2.115971 data arrival time + 3 0.112093 0.170301 0.118802 2.118802 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.170332 0.000000 2.118802 v gpio_inp_dis[25] (out) + 2.118802 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2631,13 +2463,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115971 data arrival time + -2.118802 data arrival time --------------------------------------------------------------------------------------------- - 3.865971 slack (MET) + 3.868801 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2646,10 +2478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111250 0.168661 0.117392 2.117392 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.168690 0.000000 2.117392 v gpio_dm2[7] (out) - 2.117392 data arrival time + 3 0.112147 0.170329 0.118859 2.118859 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.170356 0.000000 2.118859 v gpio_inp_dis[34] (out) + 2.118859 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2659,13 +2491,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117392 data arrival time + -2.118859 data arrival time --------------------------------------------------------------------------------------------- - 3.867392 slack (MET) + 3.868859 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2674,10 +2506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111250 0.168661 0.117531 2.117531 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.168691 0.000000 2.117531 v gpio_inp_dis[7] (out) - 2.117531 data arrival time + 3 0.112479 0.170627 0.118906 2.118906 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.170636 0.000000 2.118906 v gpio_inp_dis[33] (out) + 2.118906 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2687,13 +2519,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117531 data arrival time + -2.118906 data arrival time --------------------------------------------------------------------------------------------- - 3.867531 slack (MET) + 3.868906 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2702,10 +2534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111250 0.168661 0.117599 2.117599 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.168692 0.000000 2.117599 v gpio_dm1[7] (out) - 2.117599 data arrival time + 3 0.112093 0.170301 0.118920 2.118920 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.170336 0.000000 2.118920 v gpio_dm1[25] (out) + 2.118920 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2715,13 +2547,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117599 data arrival time + -2.118920 data arrival time --------------------------------------------------------------------------------------------- - 3.867600 slack (MET) + 3.868920 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2730,10 +2562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.142806 0.214047 0.151241 2.151241 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.214050 0.000000 2.151241 v gpio_out[1] (out) - 2.151241 data arrival time + 3 0.112622 0.170848 0.118920 2.118920 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.170855 0.000000 2.118920 v gpio_dm2[26] (out) + 2.118920 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2743,13 +2575,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.151241 data arrival time + -2.118920 data arrival time --------------------------------------------------------------------------------------------- - 3.901241 slack (MET) + 3.868920 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2758,10 +2590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.142806 0.214047 0.151321 2.151321 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.214050 0.000000 2.151321 v gpio_dm2[1] (out) - 2.151321 data arrival time + 3 0.112479 0.170627 0.118972 2.118972 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.170637 0.000000 2.118972 v gpio_dm1[33] (out) + 2.118972 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2771,13 +2603,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.151321 data arrival time + -2.118972 data arrival time --------------------------------------------------------------------------------------------- - 3.901321 slack (MET) + 3.868972 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2786,10 +2618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.142806 0.214047 0.151505 2.151505 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.214053 0.000000 2.151505 v gpio_dm0[1] (out) - 2.151505 data arrival time + 3 0.112147 0.170329 0.118971 2.118971 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.170359 0.000000 2.118971 v gpio_dm1[34] (out) + 2.118971 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2799,13 +2631,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.151505 data arrival time + -2.118971 data arrival time --------------------------------------------------------------------------------------------- - 3.901505 slack (MET) + 3.868971 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2814,10 +2646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.142806 0.214047 0.151545 2.151545 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.214053 0.000000 2.151545 v gpio_dm1[1] (out) - 2.151545 data arrival time + 3 0.112791 0.171158 0.119015 2.119015 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.171165 0.000000 2.119015 v gpio_dm2[24] (out) + 2.119015 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2827,13 +2659,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.151545 data arrival time + -2.119015 data arrival time --------------------------------------------------------------------------------------------- - 3.901545 slack (MET) + 3.869015 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2842,10 +2674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 0.465901 0.325144 2.325144 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.465909 0.000000 2.325144 v gpio_oeb[6] (out) - 2.325144 data arrival time + 3 0.112622 0.170848 0.119055 2.119055 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.170857 0.000000 2.119055 v gpio_inp_dis[26] (out) + 2.119055 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2855,13 +2687,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.325144 data arrival time + -2.119055 data arrival time --------------------------------------------------------------------------------------------- - 4.075144 slack (MET) + 3.869055 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2870,10 +2702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 0.466985 0.325541 2.325541 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.466993 0.000000 2.325541 v gpio_oeb[7] (out) - 2.325541 data arrival time + 3 0.112622 0.170848 0.119120 2.119120 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.170858 0.000000 2.119120 v gpio_dm1[26] (out) + 2.119120 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2883,13 +2715,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.325541 data arrival time + -2.119120 data arrival time --------------------------------------------------------------------------------------------- - 4.075541 slack (MET) + 3.869120 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2898,10 +2730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 0.466122 0.325673 2.325673 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.466163 0.000000 2.325673 v gpio_oeb[5] (out) - 2.325673 data arrival time + 3 0.112791 0.171158 0.119140 2.119140 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.171167 0.000000 2.119140 v gpio_inp_dis[24] (out) + 2.119140 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2911,13 +2743,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.325673 data arrival time + -2.119140 data arrival time --------------------------------------------------------------------------------------------- - 4.075673 slack (MET) + 3.869141 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2926,10 +2758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 0.466868 0.325680 2.325680 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.466901 0.000000 2.325680 v gpio_oeb[2] (out) - 2.325680 data arrival time + 3 0.112791 0.171158 0.119571 2.119571 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.171176 0.000000 2.119571 v gpio_dm1[24] (out) + 2.119571 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2939,13 +2771,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.325680 data arrival time + -2.119571 data arrival time --------------------------------------------------------------------------------------------- - 4.075680 slack (MET) + 3.869570 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2954,10 +2786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 0.465901 0.325784 2.325784 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.465918 0.000000 2.325784 v gpio_ib_mode_sel[6] (out) - 2.325784 data arrival time + 3 0.114286 0.173364 0.120598 2.120598 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.173370 0.000000 2.120598 v gpio_dm2[28] (out) + 2.120598 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2967,13 +2799,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.325784 data arrival time + -2.120598 data arrival time --------------------------------------------------------------------------------------------- - 4.075783 slack (MET) + 3.870597 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2982,10 +2814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 0.466319 0.326038 2.326038 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.466420 0.000000 2.326038 v gpio_oeb[1] (out) - 2.326038 data arrival time + 3 0.114205 0.173189 0.120614 2.120614 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.173194 0.000000 2.120614 v gpio_dm2[27] (out) + 2.120614 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2995,13 +2827,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.326038 data arrival time + -2.120614 data arrival time --------------------------------------------------------------------------------------------- - 4.076037 slack (MET) + 3.870614 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3010,10 +2842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 0.466985 0.326198 2.326198 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.467002 0.000000 2.326198 v gpio_ib_mode_sel[7] (out) - 2.326198 data arrival time + 3 0.114205 0.173189 0.120751 2.120751 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.173197 0.000000 2.120751 v gpio_inp_dis[27] (out) + 2.120751 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3023,13 +2855,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.326198 data arrival time + -2.120751 data arrival time --------------------------------------------------------------------------------------------- - 4.076198 slack (MET) + 3.870751 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3038,10 +2870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 0.466122 0.326330 2.326330 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.466179 0.000000 2.326330 v gpio_ib_mode_sel[5] (out) - 2.326330 data arrival time + 3 0.114286 0.173364 0.120766 2.120766 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.173373 0.000000 2.120766 v gpio_inp_dis[28] (out) + 2.120766 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3051,13 +2883,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.326330 data arrival time + -2.120766 data arrival time --------------------------------------------------------------------------------------------- - 4.076330 slack (MET) + 3.870766 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3066,10 +2898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 0.465901 0.326411 2.326411 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.465929 0.000000 2.326411 v gpio_vtrip_sel[6] (out) - 2.326411 data arrival time + 3 0.114205 0.173189 0.120818 2.120818 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.173198 0.000000 2.120818 v gpio_dm1[27] (out) + 2.120818 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3079,13 +2911,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.326411 data arrival time + -2.120818 data arrival time --------------------------------------------------------------------------------------------- - 4.076411 slack (MET) + 3.870818 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3094,10 +2926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 0.466868 0.326444 2.326444 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.466919 0.000000 2.326444 v gpio_ib_mode_sel[2] (out) - 2.326444 data arrival time + 3 0.114286 0.173364 0.121171 2.121171 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.173382 0.000000 2.121171 v gpio_dm1[28] (out) + 2.121171 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3107,13 +2939,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.326444 data arrival time + -2.121171 data arrival time --------------------------------------------------------------------------------------------- - 4.076444 slack (MET) + 3.871171 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3122,10 +2954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 0.466319 0.326693 2.326693 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.466446 0.000000 2.326693 v gpio_ib_mode_sel[1] (out) - 2.326693 data arrival time + 3 0.117183 0.177622 0.123814 2.123814 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.177628 0.000000 2.123814 v gpio_dm2[29] (out) + 2.123814 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3135,13 +2967,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.326693 data arrival time + -2.123814 data arrival time --------------------------------------------------------------------------------------------- - 4.076694 slack (MET) + 3.873814 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3150,10 +2982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 0.466985 0.326775 2.326775 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.467011 0.000000 2.326775 v gpio_vtrip_sel[7] (out) - 2.326775 data arrival time + 3 0.117183 0.177622 0.123960 2.123960 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.177630 0.000000 2.123960 v gpio_inp_dis[29] (out) + 2.123960 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3163,13 +2995,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.326775 data arrival time + -2.123960 data arrival time --------------------------------------------------------------------------------------------- - 4.076775 slack (MET) + 3.873960 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3178,10 +3010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 0.466122 0.326906 2.326906 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.466196 0.000000 2.326906 v gpio_vtrip_sel[5] (out) - 2.326906 data arrival time + 3 0.117183 0.177622 0.124028 2.124028 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.177631 0.000000 2.124028 v gpio_dm1[29] (out) + 2.124028 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3191,13 +3023,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.326906 data arrival time + -2.124028 data arrival time --------------------------------------------------------------------------------------------- - 4.076906 slack (MET) + 3.874028 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3206,10 +3038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 0.467824 0.326920 2.326920 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.467893 0.000000 2.326920 v gpio_oeb[8] (out) - 2.326920 data arrival time + 4 0.142806 0.214047 0.151241 2.151241 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.214050 0.000000 2.151241 v gpio_out[1] (out) + 2.151241 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3219,13 +3051,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.326920 data arrival time + -2.151241 data arrival time --------------------------------------------------------------------------------------------- - 4.076920 slack (MET) + 3.901241 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3234,10 +3066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 0.466868 0.327020 2.327020 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.466936 0.000000 2.327020 v gpio_vtrip_sel[2] (out) - 2.327020 data arrival time + 4 0.142806 0.214047 0.151321 2.151321 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.214050 0.000000 2.151321 v gpio_dm2[1] (out) + 2.151321 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3247,13 +3079,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.327020 data arrival time + -2.151321 data arrival time --------------------------------------------------------------------------------------------- - 4.077020 slack (MET) + 3.901321 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3262,10 +3094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 0.467485 0.327117 2.327117 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.467489 0.000000 2.327117 v gpio_oeb[10] (out) - 2.327117 data arrival time + 4 0.142806 0.214047 0.151505 2.151505 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.214053 0.000000 2.151505 v gpio_dm0[1] (out) + 2.151505 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3275,13 +3107,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.327117 data arrival time + -2.151505 data arrival time --------------------------------------------------------------------------------------------- - 4.077117 slack (MET) + 3.901505 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3290,10 +3122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 0.466319 0.327268 2.327268 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.466471 0.000000 2.327268 v gpio_vtrip_sel[1] (out) - 2.327268 data arrival time + 4 0.142806 0.214047 0.151545 2.151545 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.214053 0.000000 2.151545 v gpio_dm1[1] (out) + 2.151545 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3303,13 +3135,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.327268 data arrival time + -2.151545 data arrival time --------------------------------------------------------------------------------------------- - 4.077269 slack (MET) + 3.901545 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3318,10 +3150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 0.467485 0.327320 2.327320 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.467491 0.000000 2.327320 v gpio_ib_mode_sel[10] (out) - 2.327320 data arrival time + 9 0.310038 0.464570 0.324478 2.324478 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.464634 0.000000 2.324478 v gpio_oeb[11] (out) + 2.324478 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3331,13 +3163,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.327320 data arrival time + -2.324478 data arrival time --------------------------------------------------------------------------------------------- - 4.077320 slack (MET) + 4.074478 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3346,10 +3178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 0.467824 0.327580 2.327579 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.467915 0.000000 2.327579 v gpio_ib_mode_sel[8] (out) - 2.327579 data arrival time + 9 0.310038 0.464570 0.325133 2.325133 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.464655 0.000000 2.325133 v gpio_ib_mode_sel[11] (out) + 2.325133 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3359,13 +3191,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.327579 data arrival time + -2.325133 data arrival time --------------------------------------------------------------------------------------------- - 4.077579 slack (MET) + 4.075132 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3374,10 +3206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 0.467387 0.327962 2.327962 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.467481 0.000000 2.327962 v gpio_oeb[4] (out) - 2.327962 data arrival time + 9 0.311086 0.465901 0.325144 2.325144 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.465909 0.000000 2.325144 v gpio_oeb[6] (out) + 2.325144 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3387,13 +3219,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.327962 data arrival time + -2.325144 data arrival time --------------------------------------------------------------------------------------------- - 4.077962 slack (MET) + 4.075144 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3402,10 +3234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 0.466319 0.327984 2.327984 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.466505 0.000000 2.327984 v gpio_holdover[1] (out) - 2.327984 data arrival time + 9 0.311750 0.466985 0.325541 2.325541 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.466993 0.000000 2.325541 v gpio_oeb[7] (out) + 2.325541 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3415,13 +3247,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.327984 data arrival time + -2.325541 data arrival time --------------------------------------------------------------------------------------------- - 4.077984 slack (MET) + 4.075541 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3430,10 +3262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 0.467485 0.328030 2.328031 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.467499 0.000000 2.328031 v gpio_vtrip_sel[10] (out) - 2.328031 data arrival time + 9 0.311267 0.466122 0.325673 2.325673 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.466163 0.000000 2.325673 v gpio_oeb[5] (out) + 2.325673 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3443,13 +3275,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.328031 data arrival time + -2.325673 data arrival time --------------------------------------------------------------------------------------------- - 4.078031 slack (MET) + 4.075673 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3458,10 +3290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 0.465901 0.328141 2.328141 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.465972 0.000000 2.328141 v gpio_holdover[6] (out) - 2.328141 data arrival time + 9 0.310038 0.464570 0.325707 2.325707 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.464675 0.000000 2.325707 v gpio_vtrip_sel[11] (out) + 2.325707 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3471,13 +3303,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.328141 data arrival time + -2.325707 data arrival time --------------------------------------------------------------------------------------------- - 4.078141 slack (MET) + 4.075707 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3486,10 +3318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 0.467824 0.328158 2.328158 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.467936 0.000000 2.328158 v gpio_vtrip_sel[8] (out) - 2.328158 data arrival time + 9 0.311086 0.465901 0.325784 2.325784 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.465918 0.000000 2.325784 v gpio_ib_mode_sel[6] (out) + 2.325784 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3499,13 +3331,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.328158 data arrival time + -2.325784 data arrival time --------------------------------------------------------------------------------------------- - 4.078157 slack (MET) + 4.075783 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3514,10 +3346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 0.466985 0.328555 2.328555 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.467055 0.000000 2.328555 v gpio_holdover[7] (out) - 2.328555 data arrival time + 9 0.311072 0.466319 0.326038 2.326038 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.466420 0.000000 2.326038 v gpio_oeb[1] (out) + 2.326038 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3527,13 +3359,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.328555 data arrival time + -2.326038 data arrival time --------------------------------------------------------------------------------------------- - 4.078556 slack (MET) + 4.076037 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3542,10 +3374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 0.467387 0.328620 2.328620 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.467505 0.000000 2.328620 v gpio_ib_mode_sel[4] (out) - 2.328620 data arrival time + 9 0.311750 0.466985 0.326198 2.326198 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.467002 0.000000 2.326198 v gpio_ib_mode_sel[7] (out) + 2.326198 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3555,13 +3387,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.328620 data arrival time + -2.326198 data arrival time --------------------------------------------------------------------------------------------- - 4.078620 slack (MET) + 4.076198 slack (MET) Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3570,10 +3402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 0.466122 0.328687 2.328687 v gpio_loopback_zero[5] (in) + 9 0.311267 0.466122 0.326330 2.326330 v gpio_loopback_zero[5] (in) gpio_loopback_zero[5] (net) - 0.466263 0.000000 2.328687 v gpio_holdover[5] (out) - 2.328687 data arrival time + 0.466179 0.000000 2.326330 v gpio_ib_mode_sel[5] (out) + 2.326330 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3583,13 +3415,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.328687 data arrival time + -2.326330 data arrival time --------------------------------------------------------------------------------------------- - 4.078687 slack (MET) + 4.076330 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3598,10 +3430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 0.466868 0.328799 2.328799 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.467000 0.000000 2.328799 v gpio_holdover[2] (out) - 2.328799 data arrival time + 9 0.311086 0.465901 0.326411 2.326411 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.465929 0.000000 2.326411 v gpio_vtrip_sel[6] (out) + 2.326411 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3611,13 +3443,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.328799 data arrival time + -2.326411 data arrival time --------------------------------------------------------------------------------------------- - 4.078799 slack (MET) + 4.076411 slack (MET) Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3626,10 +3458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 0.466319 0.328884 2.328884 v gpio_loopback_zero[1] (in) + 9 0.311072 0.466319 0.326693 2.326693 v gpio_loopback_zero[1] (in) gpio_loopback_zero[1] (net) - 0.466553 0.000000 2.328884 v gpio_analog_sel[1] (out) - 2.328884 data arrival time + 0.466446 0.000000 2.326693 v gpio_ib_mode_sel[1] (out) + 2.326693 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3639,13 +3471,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.328884 data arrival time + -2.326693 data arrival time --------------------------------------------------------------------------------------------- - 4.078884 slack (MET) + 4.076694 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3654,10 +3486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 0.465901 0.328944 2.328944 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.465999 0.000000 2.328944 v gpio_analog_sel[6] (out) - 2.328944 data arrival time + 9 0.311750 0.466985 0.326775 2.326775 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.467011 0.000000 2.326775 v gpio_vtrip_sel[7] (out) + 2.326775 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3667,13 +3499,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.328944 data arrival time + -2.326775 data arrival time --------------------------------------------------------------------------------------------- - 4.078944 slack (MET) + 4.076775 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3682,10 +3514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 0.467874 0.329106 2.329106 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.467882 0.000000 2.329106 v gpio_oeb[3] (out) - 2.329106 data arrival time + 9 0.311267 0.466122 0.326906 2.326906 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.466196 0.000000 2.326906 v gpio_vtrip_sel[5] (out) + 2.326906 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3695,13 +3527,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329106 data arrival time + -2.326906 data arrival time --------------------------------------------------------------------------------------------- - 4.079106 slack (MET) + 4.076906 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3710,10 +3542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 0.467874 0.329229 2.329229 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.467884 0.000000 2.329229 v gpio_ib_mode_sel[3] (out) - 2.329229 data arrival time + 9 0.312219 0.467824 0.326920 2.326920 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.467893 0.000000 2.326920 v gpio_oeb[8] (out) + 2.326920 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3723,13 +3555,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329229 data arrival time + -2.326920 data arrival time --------------------------------------------------------------------------------------------- - 4.079228 slack (MET) + 4.076920 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3738,10 +3570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 0.467820 0.329242 2.329242 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.467823 0.000000 2.329242 v gpio_oeb[9] (out) - 2.329242 data arrival time + 9 0.312249 0.467227 0.326934 2.326934 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.467231 0.000000 2.326934 v gpio_oeb[10] (out) + 2.326934 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3751,13 +3583,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329242 data arrival time + -2.326934 data arrival time --------------------------------------------------------------------------------------------- - 4.079242 slack (MET) + 4.076933 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3766,10 +3598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 0.467387 0.329297 2.329297 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.467534 0.000000 2.329297 v gpio_vtrip_sel[4] (out) - 2.329297 data arrival time + 9 0.312249 0.467227 0.327136 2.327136 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.467232 0.000000 2.327136 v gpio_ib_mode_sel[10] (out) + 2.327136 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3779,13 +3611,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329297 data arrival time + -2.327136 data arrival time --------------------------------------------------------------------------------------------- - 4.079297 slack (MET) + 4.077136 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3794,10 +3626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 0.467874 0.329337 2.329337 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.467885 0.000000 2.329337 v gpio_vtrip_sel[3] (out) - 2.329337 data arrival time + 9 0.311072 0.466319 0.327268 2.327268 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.466471 0.000000 2.327268 v gpio_vtrip_sel[1] (out) + 2.327268 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3807,13 +3639,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329337 data arrival time + -2.327268 data arrival time --------------------------------------------------------------------------------------------- - 4.079338 slack (MET) + 4.077269 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3822,10 +3654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 0.466985 0.329361 2.329361 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.467083 0.000000 2.329361 v gpio_analog_sel[7] (out) - 2.329361 data arrival time + 9 0.310038 0.464570 0.327480 2.327480 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.464753 0.000000 2.327480 v gpio_holdover[11] (out) + 2.327480 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3835,13 +3667,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329361 data arrival time + -2.327480 data arrival time --------------------------------------------------------------------------------------------- - 4.079361 slack (MET) + 4.077480 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3850,10 +3682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 0.467820 0.329359 2.329360 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.467824 0.000000 2.329360 v gpio_ib_mode_sel[9] (out) - 2.329360 data arrival time + 9 0.312219 0.467824 0.327580 2.327579 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.467915 0.000000 2.327579 v gpio_ib_mode_sel[8] (out) + 2.327579 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3863,13 +3695,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329360 data arrival time + -2.327579 data arrival time --------------------------------------------------------------------------------------------- - 4.079359 slack (MET) + 4.077579 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3878,10 +3710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 0.467820 0.329462 2.329462 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.467825 0.000000 2.329462 v gpio_vtrip_sel[9] (out) - 2.329462 data arrival time + 9 0.313905 0.470253 0.327715 2.327715 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.470263 0.000000 2.327715 v gpio_oeb[30] (out) + 2.327715 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3891,13 +3723,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329462 data arrival time + -2.327715 data arrival time --------------------------------------------------------------------------------------------- - 4.079462 slack (MET) + 4.077715 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3906,10 +3738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 0.466122 0.329494 2.329494 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.466301 0.000000 2.329494 v gpio_analog_sel[5] (out) - 2.329494 data arrival time + 9 0.312249 0.467227 0.327847 2.327847 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.467240 0.000000 2.327847 v gpio_vtrip_sel[10] (out) + 2.327847 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3919,13 +3751,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329494 data arrival time + -2.327847 data arrival time --------------------------------------------------------------------------------------------- - 4.079494 slack (MET) + 4.077847 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3934,10 +3766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 0.466868 0.329603 2.329603 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.467036 0.000000 2.329603 v gpio_analog_sel[2] (out) - 2.329603 data arrival time + 9 0.312034 0.467387 0.327962 2.327962 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.467481 0.000000 2.327962 v gpio_oeb[4] (out) + 2.327962 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3947,13 +3779,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329603 data arrival time + -2.327962 data arrival time --------------------------------------------------------------------------------------------- - 4.079604 slack (MET) + 4.077962 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3962,10 +3794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 0.465901 0.329632 2.329632 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.466026 0.000000 2.329632 v gpio_analog_pol[6] (out) - 2.329632 data arrival time + 9 0.311923 0.467440 0.327975 2.327975 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.467505 0.000000 2.327975 v gpio_oeb[12] (out) + 2.327975 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3975,13 +3807,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329632 data arrival time + -2.327975 data arrival time --------------------------------------------------------------------------------------------- - 4.079632 slack (MET) + 4.077974 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3990,10 +3822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 0.467874 0.329635 2.329635 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.467889 0.000000 2.329635 v gpio_holdover[3] (out) - 2.329635 data arrival time + 9 0.311072 0.466319 0.327984 2.327984 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.466505 0.000000 2.327984 v gpio_holdover[1] (out) + 2.327984 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4003,13 +3835,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329635 data arrival time + -2.327984 data arrival time --------------------------------------------------------------------------------------------- - 4.079635 slack (MET) + 4.077984 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4018,10 +3850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 0.467387 0.329727 2.329727 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.467554 0.000000 2.329727 v gpio_holdover[4] (out) - 2.329727 data arrival time + 9 0.311086 0.465901 0.328141 2.328141 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.465972 0.000000 2.328141 v gpio_holdover[6] (out) + 2.328141 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4031,13 +3863,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329727 data arrival time + -2.328141 data arrival time --------------------------------------------------------------------------------------------- - 4.079727 slack (MET) + 4.078141 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4046,10 +3878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 0.467820 0.329769 2.329769 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.467827 0.000000 2.329769 v gpio_holdover[9] (out) - 2.329769 data arrival time + 9 0.312219 0.467824 0.328158 2.328158 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.467936 0.000000 2.328158 v gpio_vtrip_sel[8] (out) + 2.328158 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4059,13 +3891,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329769 data arrival time + -2.328158 data arrival time --------------------------------------------------------------------------------------------- - 4.079770 slack (MET) + 4.078157 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4074,10 +3906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 0.467874 0.329866 2.329866 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.467893 0.000000 2.329866 v gpio_analog_sel[3] (out) - 2.329866 data arrival time + 9 0.310038 0.464570 0.328281 2.328281 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.464796 0.000000 2.328281 v gpio_analog_sel[11] (out) + 2.328281 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4087,13 +3919,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329866 data arrival time + -2.328281 data arrival time --------------------------------------------------------------------------------------------- - 4.079866 slack (MET) + 4.078281 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4102,10 +3934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 0.467387 0.329874 2.329874 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.467561 0.000000 2.329874 v gpio_analog_sel[4] (out) - 2.329874 data arrival time + 9 0.313905 0.470253 0.328518 2.328518 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.470274 0.000000 2.328518 v gpio_ib_mode_sel[30] (out) + 2.328518 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4115,13 +3947,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329874 data arrival time + -2.328518 data arrival time --------------------------------------------------------------------------------------------- - 4.079874 slack (MET) + 4.078518 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4130,10 +3962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 0.465901 0.329876 2.329876 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.466036 0.000000 2.329876 v gpio_dm0[6] (out) - 2.329876 data arrival time + 9 0.311750 0.466985 0.328555 2.328555 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.467055 0.000000 2.328555 v gpio_holdover[7] (out) + 2.328555 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4143,13 +3975,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329876 data arrival time + -2.328555 data arrival time --------------------------------------------------------------------------------------------- - 4.079876 slack (MET) + 4.078556 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4158,10 +3990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 0.467485 0.329906 2.329906 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.467536 0.000000 2.329906 v gpio_holdover[10] (out) - 2.329906 data arrival time + 9 0.312034 0.467387 0.328620 2.328620 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.467505 0.000000 2.328620 v gpio_ib_mode_sel[4] (out) + 2.328620 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4171,13 +4003,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329906 data arrival time + -2.328620 data arrival time --------------------------------------------------------------------------------------------- - 4.079906 slack (MET) + 4.078620 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4186,10 +4018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 0.467820 0.329932 2.329932 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.467829 0.000000 2.329932 v gpio_analog_sel[9] (out) - 2.329932 data arrival time + 9 0.311267 0.466122 0.328687 2.328687 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.466263 0.000000 2.328687 v gpio_holdover[5] (out) + 2.328687 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4199,13 +4031,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329932 data arrival time + -2.328687 data arrival time --------------------------------------------------------------------------------------------- - 4.079932 slack (MET) + 4.078687 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4214,10 +4046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 0.467824 0.329945 2.329945 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.468017 0.000000 2.329945 v gpio_holdover[8] (out) - 2.329945 data arrival time + 9 0.311923 0.467440 0.328749 2.328749 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.467530 0.000000 2.328749 v gpio_ib_mode_sel[12] (out) + 2.328749 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4227,13 +4059,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329945 data arrival time + -2.328749 data arrival time --------------------------------------------------------------------------------------------- - 4.079946 slack (MET) + 4.078749 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4242,10 +4074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 0.470312 0.329979 2.329979 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.470378 0.000000 2.329979 v gpio_oeb[12] (out) - 2.329979 data arrival time + 9 0.310038 0.464570 0.328843 2.328843 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.464828 0.000000 2.328843 v gpio_analog_pol[11] (out) + 2.328843 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4255,13 +4087,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329979 data arrival time + -2.328843 data arrival time --------------------------------------------------------------------------------------------- - 4.079978 slack (MET) + 4.078843 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4270,10 +4102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 0.465901 0.330039 2.330039 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.466043 0.000000 2.330039 v gpio_analog_en[6] (out) - 2.330039 data arrival time + 9 0.311072 0.466319 0.328884 2.328884 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.466553 0.000000 2.328884 v gpio_analog_sel[1] (out) + 2.328884 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4283,13 +4115,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330039 data arrival time + -2.328884 data arrival time --------------------------------------------------------------------------------------------- - 4.080040 slack (MET) + 4.078884 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4298,10 +4130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 0.466122 0.330080 2.330080 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.466331 0.000000 2.330080 v gpio_analog_pol[5] (out) - 2.330080 data arrival time + 9 0.311086 0.465901 0.328944 2.328944 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.465999 0.000000 2.328944 v gpio_analog_sel[6] (out) + 2.328944 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4311,13 +4143,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330080 data arrival time + -2.328944 data arrival time --------------------------------------------------------------------------------------------- - 4.080080 slack (MET) + 4.078944 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4326,10 +4158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 0.466319 0.330108 2.330108 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.466628 0.000000 2.330108 v gpio_inp_dis[1] (out) - 2.330108 data arrival time + 9 0.311923 0.467440 0.328996 2.328996 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.467539 0.000000 2.328996 v gpio_vtrip_sel[12] (out) + 2.328996 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4339,13 +4171,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330108 data arrival time + -2.328996 data arrival time --------------------------------------------------------------------------------------------- - 4.080108 slack (MET) + 4.078996 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4354,10 +4186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 0.467387 0.330127 2.330127 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.467573 0.000000 2.330127 v gpio_analog_pol[4] (out) - 2.330127 data arrival time + 9 0.313905 0.470253 0.329094 2.329094 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.470285 0.000000 2.329094 v gpio_vtrip_sel[30] (out) + 2.329094 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4367,13 +4199,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330127 data arrival time + -2.329094 data arrival time --------------------------------------------------------------------------------------------- - 4.080127 slack (MET) + 4.079094 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4382,10 +4214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 0.467387 0.330172 2.330172 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.467576 0.000000 2.330172 v gpio_dm0[4] (out) - 2.330172 data arrival time + 9 0.312938 0.467874 0.329106 2.329106 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.467882 0.000000 2.329106 v gpio_oeb[3] (out) + 2.329106 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4395,13 +4227,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330172 data arrival time + -2.329106 data arrival time --------------------------------------------------------------------------------------------- - 4.080172 slack (MET) + 4.079106 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4410,10 +4242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 0.467485 0.330192 2.330192 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.467543 0.000000 2.330192 v gpio_analog_sel[10] (out) - 2.330192 data arrival time + 9 0.310038 0.464570 0.329151 2.329151 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.464847 0.000000 2.329151 v gpio_dm0[11] (out) + 2.329151 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4423,13 +4255,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330192 data arrival time + -2.329151 data arrival time --------------------------------------------------------------------------------------------- - 4.080192 slack (MET) + 4.079151 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4438,10 +4270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 0.467387 0.330204 2.330204 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.467577 0.000000 2.330204 v gpio_analog_en[4] (out) - 2.330204 data arrival time + 9 0.312938 0.467874 0.329229 2.329229 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.467884 0.000000 2.329229 v gpio_ib_mode_sel[3] (out) + 2.329229 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4451,13 +4283,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330204 data arrival time + -2.329229 data arrival time --------------------------------------------------------------------------------------------- - 4.080204 slack (MET) + 4.079228 slack (MET) Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4466,10 +4298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 0.467820 0.330212 2.330212 v gpio_loopback_zero[9] (in) + 9 0.313087 0.467816 0.329242 2.329242 v gpio_loopback_zero[9] (in) gpio_loopback_zero[9] (net) - 0.467832 0.000000 2.330212 v gpio_analog_pol[9] (out) - 2.330212 data arrival time + 0.467820 0.000000 2.329242 v gpio_oeb[9] (out) + 2.329242 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4479,13 +4311,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330212 data arrival time + -2.329242 data arrival time --------------------------------------------------------------------------------------------- - 4.080212 slack (MET) + 4.079242 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4494,10 +4326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 0.469163 0.330220 2.330220 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.469166 0.000000 2.330220 v gpio_oeb[11] (out) - 2.330220 data arrival time + 9 0.312034 0.467387 0.329297 2.329297 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.467534 0.000000 2.329297 v gpio_vtrip_sel[4] (out) + 2.329297 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4507,13 +4339,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330220 data arrival time + -2.329297 data arrival time --------------------------------------------------------------------------------------------- - 4.080220 slack (MET) + 4.079297 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4522,10 +4354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 0.467874 0.330258 2.330259 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.467899 0.000000 2.330259 v gpio_analog_pol[3] (out) - 2.330259 data arrival time + 9 0.311923 0.467440 0.329309 2.329309 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.467551 0.000000 2.329309 v gpio_holdover[12] (out) + 2.329309 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4535,13 +4367,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330259 data arrival time + -2.329309 data arrival time --------------------------------------------------------------------------------------------- - 4.080258 slack (MET) + 4.079309 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4550,10 +4382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 0.467820 0.330262 2.330262 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.467833 0.000000 2.330262 v gpio_dm0[9] (out) - 2.330262 data arrival time + 9 0.310038 0.464570 0.329314 2.329314 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.464857 0.000000 2.329314 v gpio_analog_en[11] (out) + 2.329314 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4563,13 +4395,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330262 data arrival time + -2.329314 data arrival time --------------------------------------------------------------------------------------------- - 4.080263 slack (MET) + 4.079314 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4578,10 +4410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 0.466122 0.330269 2.330268 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.466341 0.000000 2.330268 v gpio_dm0[5] (out) - 2.330268 data arrival time + 9 0.312938 0.467874 0.329337 2.329337 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.467885 0.000000 2.329337 v gpio_vtrip_sel[3] (out) + 2.329337 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4591,13 +4423,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330268 data arrival time + -2.329337 data arrival time --------------------------------------------------------------------------------------------- - 4.080269 slack (MET) + 4.079338 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4606,10 +4438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 0.467387 0.330266 2.330266 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.467581 0.000000 2.330266 v gpio_slow_sel[4] (out) - 2.330266 data arrival time + 9 0.311750 0.466985 0.329361 2.329361 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.467083 0.000000 2.329361 v gpio_analog_sel[7] (out) + 2.329361 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4619,13 +4451,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330266 data arrival time + -2.329361 data arrival time --------------------------------------------------------------------------------------------- - 4.080266 slack (MET) + 4.079361 slack (MET) Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4634,10 +4466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 0.467820 0.330296 2.330296 v gpio_loopback_zero[9] (in) + 9 0.313087 0.467816 0.329359 2.329359 v gpio_loopback_zero[9] (in) gpio_loopback_zero[9] (net) - 0.467833 0.000000 2.330296 v gpio_analog_en[9] (out) - 2.330296 data arrival time + 0.467820 0.000000 2.329359 v gpio_ib_mode_sel[9] (out) + 2.329359 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4647,13 +4479,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330296 data arrival time + -2.329359 data arrival time --------------------------------------------------------------------------------------------- - 4.080296 slack (MET) + 4.079359 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4662,10 +4494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 0.467874 0.330302 2.330302 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.467900 0.000000 2.330302 v gpio_dm0[3] (out) - 2.330302 data arrival time + 9 0.311923 0.467440 0.329443 2.329443 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.467556 0.000000 2.329443 v gpio_analog_sel[12] (out) + 2.329443 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4675,13 +4507,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330302 data arrival time + -2.329443 data arrival time --------------------------------------------------------------------------------------------- - 4.080302 slack (MET) + 4.079443 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4690,10 +4522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 0.466319 0.330319 2.330319 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.466642 0.000000 2.330319 v gpio_analog_pol[1] (out) - 2.330319 data arrival time + 9 0.313087 0.467816 0.329462 2.329462 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.467821 0.000000 2.329462 v gpio_vtrip_sel[9] (out) + 2.329462 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4703,13 +4535,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330319 data arrival time + -2.329462 data arrival time --------------------------------------------------------------------------------------------- - 4.080319 slack (MET) + 4.079462 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4718,26 +4550,26 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 0.467874 0.330332 2.330332 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.467901 0.000000 2.330332 v gpio_analog_en[3] (out) - 2.330332 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) + 9 0.311267 0.466122 0.329494 2.329494 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.466301 0.000000 2.329494 v gpio_analog_sel[5] (out) + 2.329494 data arrival time + + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) 0.250000 0.250000 clock uncertainty 0.000000 0.250000 clock reconvergence pessimism -2.000000 -1.750000 output external delay -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330332 data arrival time + -2.329494 data arrival time --------------------------------------------------------------------------------------------- - 4.080332 slack (MET) + 4.079494 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4746,10 +4578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 0.466122 0.330334 2.330334 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.466344 0.000000 2.330334 v gpio_analog_en[5] (out) - 2.330334 data arrival time + 9 0.314619 0.471216 0.329628 2.329628 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.471238 0.000000 2.329628 v gpio_ib_mode_sel[24] (out) + 2.329628 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4759,13 +4591,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330334 data arrival time + -2.329628 data arrival time --------------------------------------------------------------------------------------------- - 4.080334 slack (MET) + 4.079628 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4774,10 +4606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 0.469163 0.330338 2.330338 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.469167 0.000000 2.330338 v gpio_ib_mode_sel[11] (out) - 2.330338 data arrival time + 9 0.311086 0.465901 0.329632 2.329632 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.466026 0.000000 2.329632 v gpio_analog_pol[6] (out) + 2.329632 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4787,13 +4619,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330338 data arrival time + -2.329632 data arrival time --------------------------------------------------------------------------------------------- - 4.080338 slack (MET) + 4.079632 slack (MET) Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4802,10 +4634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 0.467874 0.330397 2.330397 v gpio_loopback_zero[3] (in) + 9 0.312938 0.467874 0.329635 2.329635 v gpio_loopback_zero[3] (in) gpio_loopback_zero[3] (net) - 0.467902 0.000000 2.330397 v gpio_slow_sel[3] (out) - 2.330397 data arrival time + 0.467889 0.000000 2.329635 v gpio_holdover[3] (out) + 2.329635 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4815,13 +4647,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330397 data arrival time + -2.329635 data arrival time --------------------------------------------------------------------------------------------- - 4.080397 slack (MET) + 4.079635 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4830,10 +4662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 0.465901 0.330411 2.330411 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.466060 0.000000 2.330411 v gpio_slow_sel[6] (out) - 2.330411 data arrival time + 9 0.310038 0.464570 0.329685 2.329685 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.464881 0.000000 2.329685 v gpio_slow_sel[11] (out) + 2.329685 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4843,13 +4675,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330411 data arrival time + -2.329685 data arrival time --------------------------------------------------------------------------------------------- - 4.080411 slack (MET) + 4.079685 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4858,10 +4690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 0.467820 0.330409 2.330409 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.467835 0.000000 2.330409 v gpio_slow_sel[9] (out) - 2.330409 data arrival time + 9 0.314619 0.471216 0.329692 2.329692 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.471239 0.000000 2.329692 v gpio_oeb[24] (out) + 2.329692 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4871,13 +4703,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330409 data arrival time + -2.329692 data arrival time --------------------------------------------------------------------------------------------- - 4.080409 slack (MET) + 4.079692 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4886,10 +4718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 0.469163 0.330441 2.330441 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.469168 0.000000 2.330441 v gpio_vtrip_sel[11] (out) - 2.330441 data arrival time + 9 0.311923 0.467440 0.329708 2.329708 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.467567 0.000000 2.329708 v gpio_analog_pol[12] (out) + 2.329708 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4899,13 +4731,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330441 data arrival time + -2.329708 data arrival time --------------------------------------------------------------------------------------------- - 4.080441 slack (MET) + 4.079708 slack (MET) Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4914,10 +4746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 0.467485 0.330461 2.330461 v gpio_loopback_zero[10] (in) + 9 0.312249 0.467227 0.329722 2.329722 v gpio_loopback_zero[10] (in) gpio_loopback_zero[10] (net) - 0.467551 0.000000 2.330461 v gpio_analog_pol[10] (out) - 2.330461 data arrival time + 0.467277 0.000000 2.329722 v gpio_holdover[10] (out) + 2.329722 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4927,13 +4759,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330461 data arrival time + -2.329722 data arrival time --------------------------------------------------------------------------------------------- - 4.080462 slack (MET) + 4.079722 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4942,10 +4774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 0.467485 0.330505 2.330505 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.467552 0.000000 2.330505 v gpio_dm0[10] (out) - 2.330505 data arrival time + 9 0.312034 0.467387 0.329727 2.329727 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.467554 0.000000 2.329727 v gpio_holdover[4] (out) + 2.329727 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4955,13 +4787,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330505 data arrival time + -2.329727 data arrival time --------------------------------------------------------------------------------------------- - 4.080505 slack (MET) + 4.079727 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4970,10 +4802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 0.467485 0.330552 2.330552 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.467554 0.000000 2.330552 v gpio_analog_en[10] (out) - 2.330552 data arrival time + 9 0.314619 0.471216 0.329736 2.329736 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.471240 0.000000 2.329736 v gpio_vtrip_sel[24] (out) + 2.329736 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4983,13 +4815,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330552 data arrival time + -2.329736 data arrival time --------------------------------------------------------------------------------------------- - 4.080552 slack (MET) + 4.079736 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4998,10 +4830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 0.466319 0.330658 2.330658 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.466665 0.000000 2.330658 v gpio_analog_en[1] (out) - 2.330658 data arrival time + 9 0.311923 0.467440 0.329746 2.329746 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.467568 0.000000 2.329746 v gpio_dm0[12] (out) + 2.329746 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5011,13 +4843,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330658 data arrival time + -2.329746 data arrival time --------------------------------------------------------------------------------------------- - 4.080658 slack (MET) + 4.079746 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5026,10 +4858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 0.466122 0.330738 2.330738 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.466367 0.000000 2.330738 v gpio_slow_sel[5] (out) - 2.330738 data arrival time + 9 0.313087 0.467816 0.329769 2.329769 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.467824 0.000000 2.329769 v gpio_holdover[9] (out) + 2.329769 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5039,13 +4871,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330738 data arrival time + -2.329769 data arrival time --------------------------------------------------------------------------------------------- - 4.080738 slack (MET) + 4.079769 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5054,10 +4886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 0.469163 0.330750 2.330750 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.469170 0.000000 2.330750 v gpio_holdover[11] (out) - 2.330750 data arrival time + 9 0.311923 0.467440 0.329822 2.329822 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.467571 0.000000 2.329822 v gpio_analog_en[12] (out) + 2.329822 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5067,13 +4899,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330750 data arrival time + -2.329822 data arrival time --------------------------------------------------------------------------------------------- - 4.080750 slack (MET) + 4.079822 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5082,10 +4914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 0.470312 0.330759 2.330759 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.470403 0.000000 2.330759 v gpio_ib_mode_sel[12] (out) - 2.330759 data arrival time + 9 0.313637 0.468717 0.329846 2.329846 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.468722 0.000000 2.329846 v gpio_oeb[2] (out) + 2.329846 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5095,13 +4927,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330759 data arrival time + -2.329846 data arrival time --------------------------------------------------------------------------------------------- - 4.080759 slack (MET) + 4.079846 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5110,10 +4942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 0.467824 0.330793 2.330793 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.468063 0.000000 2.330793 v gpio_analog_sel[8] (out) - 2.330793 data arrival time + 9 0.311923 0.467440 0.329846 2.329846 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.467572 0.000000 2.329846 v gpio_slow_sel[12] (out) + 2.329846 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5123,13 +4955,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330793 data arrival time + -2.329846 data arrival time --------------------------------------------------------------------------------------------- - 4.080793 slack (MET) + 4.079846 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5138,10 +4970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 0.466319 0.330812 2.330812 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.466676 0.000000 2.330812 v gpio_slow_sel[1] (out) - 2.330812 data arrival time + 9 0.312938 0.467874 0.329866 2.329866 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.467893 0.000000 2.329866 v gpio_analog_sel[3] (out) + 2.329866 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5151,13 +4983,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330812 data arrival time + -2.329866 data arrival time --------------------------------------------------------------------------------------------- - 4.080812 slack (MET) + 4.079866 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5166,10 +4998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 0.466985 0.330861 2.330861 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.467145 0.000000 2.330861 v gpio_analog_pol[7] (out) - 2.330861 data arrival time + 9 0.312034 0.467387 0.329874 2.329874 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.467561 0.000000 2.329874 v gpio_analog_sel[4] (out) + 2.329874 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5179,13 +5011,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330861 data arrival time + -2.329874 data arrival time --------------------------------------------------------------------------------------------- - 4.080861 slack (MET) + 4.079874 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5194,10 +5026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 0.469163 0.330892 2.330892 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.469172 0.000000 2.330892 v gpio_analog_sel[11] (out) - 2.330892 data arrival time + 9 0.311086 0.465901 0.329876 2.329876 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.466036 0.000000 2.329876 v gpio_dm0[6] (out) + 2.329876 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5207,13 +5039,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330892 data arrival time + -2.329876 data arrival time --------------------------------------------------------------------------------------------- - 4.080892 slack (MET) + 4.079876 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5222,10 +5054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 0.467485 0.330957 2.330957 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.467567 0.000000 2.330957 v gpio_slow_sel[10] (out) - 2.330957 data arrival time + 9 0.313087 0.467816 0.329932 2.329932 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.467826 0.000000 2.329932 v gpio_analog_sel[9] (out) + 2.329932 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5235,13 +5067,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330957 data arrival time + -2.329932 data arrival time --------------------------------------------------------------------------------------------- - 4.080957 slack (MET) + 4.079932 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5250,10 +5082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 0.470312 0.331007 2.331007 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.470412 0.000000 2.331007 v gpio_vtrip_sel[12] (out) - 2.331007 data arrival time + 9 0.312219 0.467824 0.329945 2.329945 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.468017 0.000000 2.329945 v gpio_holdover[8] (out) + 2.329945 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5263,13 +5095,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331007 data arrival time + -2.329945 data arrival time --------------------------------------------------------------------------------------------- - 4.081007 slack (MET) + 4.079946 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5278,10 +5110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 0.466985 0.331107 2.331107 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.467157 0.000000 2.331107 v gpio_dm0[7] (out) - 2.331107 data arrival time + 9 0.313637 0.468717 0.329963 2.329963 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.468723 0.000000 2.329963 v gpio_ib_mode_sel[2] (out) + 2.329963 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5291,13 +5123,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331107 data arrival time + -2.329963 data arrival time --------------------------------------------------------------------------------------------- - 4.081107 slack (MET) + 4.079963 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5306,10 +5138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 0.466868 0.331132 2.331132 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.467118 0.000000 2.331132 v gpio_analog_pol[2] (out) - 2.331132 data arrival time + 9 0.312249 0.467227 0.330008 2.330009 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.467285 0.000000 2.330009 v gpio_analog_sel[10] (out) + 2.330009 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5319,13 +5151,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331132 data arrival time + -2.330009 data arrival time --------------------------------------------------------------------------------------------- - 4.081132 slack (MET) + 4.080009 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5334,10 +5166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 0.469163 0.331152 2.331152 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.469175 0.000000 2.331152 v gpio_analog_pol[11] (out) - 2.331152 data arrival time + 9 0.311086 0.465901 0.330039 2.330039 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.466043 0.000000 2.330039 v gpio_analog_en[6] (out) + 2.330039 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5347,13 +5179,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331152 data arrival time + -2.330039 data arrival time --------------------------------------------------------------------------------------------- - 4.081152 slack (MET) + 4.080040 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5362,10 +5194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 0.469163 0.331196 2.331196 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.469175 0.000000 2.331196 v gpio_dm0[11] (out) - 2.331196 data arrival time + 9 0.313637 0.468717 0.330066 2.330066 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.468724 0.000000 2.330066 v gpio_vtrip_sel[2] (out) + 2.330066 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5375,13 +5207,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331196 data arrival time + -2.330066 data arrival time --------------------------------------------------------------------------------------------- - 4.081196 slack (MET) + 4.080066 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5390,10 +5222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 0.467824 0.331213 2.331213 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.468088 0.000000 2.331213 v gpio_analog_pol[8] (out) - 2.331213 data arrival time + 9 0.311267 0.466122 0.330080 2.330080 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.466331 0.000000 2.330080 v gpio_analog_pol[5] (out) + 2.330080 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5403,14 +5235,14 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331213 data arrival time + -2.330080 data arrival time --------------------------------------------------------------------------------------------- - 4.081213 slack (MET) + 4.080080 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ Path Type: min Fanout Cap Slew Delay Time Description @@ -5418,10 +5250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 0.469163 0.331226 2.331226 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.469176 0.000000 2.331226 v gpio_analog_en[11] (out) - 2.331226 data arrival time + 9 0.311072 0.466319 0.330108 2.330108 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.466628 0.000000 2.330108 v gpio_inp_dis[1] (out) + 2.330108 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5431,13 +5263,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331226 data arrival time + -2.330108 data arrival time --------------------------------------------------------------------------------------------- - 4.081226 slack (MET) + 4.080108 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5446,10 +5278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 0.467824 0.331261 2.331261 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.468091 0.000000 2.331261 v gpio_dm0[8] (out) - 2.331261 data arrival time + 9 0.312034 0.467387 0.330127 2.330127 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.467573 0.000000 2.330127 v gpio_analog_pol[4] (out) + 2.330127 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5459,13 +5291,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331261 data arrival time + -2.330127 data arrival time --------------------------------------------------------------------------------------------- - 4.081261 slack (MET) + 4.080127 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5474,10 +5306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 0.466985 0.331272 2.331272 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.467165 0.000000 2.331272 v gpio_analog_en[7] (out) - 2.331272 data arrival time + 9 0.312034 0.467387 0.330172 2.330172 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.467576 0.000000 2.330172 v gpio_dm0[4] (out) + 2.330172 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5487,13 +5319,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331272 data arrival time + -2.330172 data arrival time --------------------------------------------------------------------------------------------- - 4.081272 slack (MET) + 4.080172 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5502,10 +5334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 0.469163 0.331293 2.331293 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.469177 0.000000 2.331293 v gpio_slow_sel[11] (out) - 2.331293 data arrival time + 9 0.312034 0.467387 0.330204 2.330204 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.467577 0.000000 2.330204 v gpio_analog_en[4] (out) + 2.330204 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5515,13 +5347,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331293 data arrival time + -2.330204 data arrival time --------------------------------------------------------------------------------------------- - 4.081294 slack (MET) + 4.080204 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5530,10 +5362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 0.466868 0.331304 2.331304 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.467128 0.000000 2.331304 v gpio_dm0[2] (out) - 2.331304 data arrival time + 9 0.313087 0.467816 0.330212 2.330212 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.467829 0.000000 2.330212 v gpio_analog_pol[9] (out) + 2.330212 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5543,13 +5375,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331304 data arrival time + -2.330212 data arrival time --------------------------------------------------------------------------------------------- - 4.081304 slack (MET) + 4.080212 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5558,10 +5390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 0.470312 0.331323 2.331323 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.470424 0.000000 2.331323 v gpio_holdover[12] (out) - 2.331323 data arrival time + 9 0.312938 0.467874 0.330258 2.330259 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.467899 0.000000 2.330259 v gpio_analog_pol[3] (out) + 2.330259 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5571,13 +5403,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331323 data arrival time + -2.330259 data arrival time --------------------------------------------------------------------------------------------- - 4.081323 slack (MET) + 4.080258 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5586,10 +5418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 0.467824 0.331353 2.331353 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.468096 0.000000 2.331353 v gpio_analog_en[8] (out) - 2.331353 data arrival time + 9 0.313087 0.467816 0.330262 2.330262 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.467829 0.000000 2.330262 v gpio_dm0[9] (out) + 2.330262 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5599,13 +5431,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331353 data arrival time + -2.330262 data arrival time --------------------------------------------------------------------------------------------- - 4.081353 slack (MET) + 4.080262 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5614,10 +5446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 0.466985 0.331415 2.331415 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.467172 0.000000 2.331415 v gpio_slow_sel[7] (out) - 2.331415 data arrival time + 9 0.311267 0.466122 0.330269 2.330268 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.466341 0.000000 2.330268 v gpio_dm0[5] (out) + 2.330268 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5627,13 +5459,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331415 data arrival time + -2.330268 data arrival time --------------------------------------------------------------------------------------------- - 4.081415 slack (MET) + 4.080269 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5642,10 +5474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 0.467824 0.331420 2.331420 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.468100 0.000000 2.331420 v gpio_slow_sel[8] (out) - 2.331420 data arrival time + 9 0.312034 0.467387 0.330266 2.330266 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.467581 0.000000 2.330266 v gpio_slow_sel[4] (out) + 2.330266 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5655,13 +5487,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331420 data arrival time + -2.330266 data arrival time --------------------------------------------------------------------------------------------- - 4.081420 slack (MET) + 4.080266 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5670,10 +5502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 0.466868 0.331444 2.331444 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.467136 0.000000 2.331444 v gpio_analog_en[2] (out) - 2.331444 data arrival time + 9 0.312249 0.467227 0.330278 2.330278 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.467292 0.000000 2.330278 v gpio_analog_pol[10] (out) + 2.330278 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5683,13 +5515,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331444 data arrival time + -2.330278 data arrival time --------------------------------------------------------------------------------------------- - 4.081444 slack (MET) + 4.080277 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5698,10 +5530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 0.470312 0.331459 2.331459 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.470429 0.000000 2.331459 v gpio_analog_sel[12] (out) - 2.331459 data arrival time + 9 0.313087 0.467816 0.330296 2.330296 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.467830 0.000000 2.330296 v gpio_analog_en[9] (out) + 2.330296 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5711,13 +5543,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331459 data arrival time + -2.330296 data arrival time --------------------------------------------------------------------------------------------- - 4.081459 slack (MET) + 4.080296 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5726,10 +5558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 0.470312 0.331727 2.331727 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.470440 0.000000 2.331727 v gpio_analog_pol[12] (out) - 2.331727 data arrival time + 9 0.312938 0.467874 0.330302 2.330302 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.467900 0.000000 2.330302 v gpio_dm0[3] (out) + 2.330302 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5739,13 +5571,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331727 data arrival time + -2.330302 data arrival time --------------------------------------------------------------------------------------------- - 4.081727 slack (MET) + 4.080302 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5754,10 +5586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 0.470312 0.331765 2.331765 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.470441 0.000000 2.331765 v gpio_dm0[12] (out) - 2.331765 data arrival time + 9 0.311072 0.466319 0.330319 2.330319 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.466642 0.000000 2.330319 v gpio_analog_pol[1] (out) + 2.330319 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5767,13 +5599,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331765 data arrival time + -2.330319 data arrival time --------------------------------------------------------------------------------------------- - 4.081765 slack (MET) + 4.080319 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5782,10 +5614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 0.466868 0.331815 2.331815 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.467159 0.000000 2.331815 v gpio_slow_sel[2] (out) - 2.331815 data arrival time + 9 0.312249 0.467227 0.330321 2.330321 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.467294 0.000000 2.330321 v gpio_dm0[10] (out) + 2.330321 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5795,13 +5627,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331815 data arrival time + -2.330321 data arrival time --------------------------------------------------------------------------------------------- - 4.081815 slack (MET) + 4.080321 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5810,10 +5642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 0.470312 0.331842 2.331842 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.470445 0.000000 2.331842 v gpio_analog_en[12] (out) - 2.331842 data arrival time + 9 0.312938 0.467874 0.330332 2.330332 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.467901 0.000000 2.330332 v gpio_analog_en[3] (out) + 2.330332 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5823,13 +5655,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331842 data arrival time + -2.330332 data arrival time --------------------------------------------------------------------------------------------- - 4.081841 slack (MET) + 4.080332 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5838,10 +5670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 0.470312 0.331868 2.331868 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.470446 0.000000 2.331868 v gpio_slow_sel[12] (out) - 2.331868 data arrival time + 9 0.311267 0.466122 0.330334 2.330334 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.466344 0.000000 2.330334 v gpio_analog_en[5] (out) + 2.330334 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5851,13 +5683,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331868 data arrival time + -2.330334 data arrival time --------------------------------------------------------------------------------------------- - 4.081867 slack (MET) + 4.080334 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5866,10 +5698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 0.565478 0.394001 2.394001 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.565485 0.000000 2.394001 v gpio_ib_mode_sel[14] (out) - 2.394001 data arrival time + 9 0.312249 0.467227 0.330368 2.330368 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.467295 0.000000 2.330368 v gpio_analog_en[10] (out) + 2.330368 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5879,13 +5711,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.394001 data arrival time + -2.330368 data arrival time --------------------------------------------------------------------------------------------- - 4.144001 slack (MET) + 4.080368 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5894,10 +5726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 0.565255 0.394161 2.394161 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.565359 0.000000 2.394161 v gpio_ib_mode_sel[13] (out) - 2.394161 data arrival time + 9 0.316263 0.473694 0.330365 2.330365 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.473704 0.000000 2.330365 v gpio_oeb[27] (out) + 2.330365 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5907,13 +5739,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.394161 data arrival time + -2.330365 data arrival time --------------------------------------------------------------------------------------------- - 4.144161 slack (MET) + 4.080365 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5922,10 +5754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 0.565255 0.394363 2.394363 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.565366 0.000000 2.394363 v gpio_vtrip_sel[13] (out) - 2.394363 data arrival time + 9 0.313637 0.468717 0.330372 2.330372 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.468727 0.000000 2.330372 v gpio_holdover[2] (out) + 2.330372 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5935,13 +5767,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.394363 data arrival time + -2.330372 data arrival time --------------------------------------------------------------------------------------------- - 4.144363 slack (MET) + 4.080373 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5950,10 +5782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 0.566944 0.395026 2.395026 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.566968 0.000000 2.395026 v gpio_ib_mode_sel[24] (out) - 2.395026 data arrival time + 9 0.312938 0.467874 0.330397 2.330397 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.467902 0.000000 2.330397 v gpio_slow_sel[3] (out) + 2.330397 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5963,13 +5795,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395026 data arrival time + -2.330397 data arrival time --------------------------------------------------------------------------------------------- - 4.145026 slack (MET) + 4.080397 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5978,10 +5810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 0.565478 0.395075 2.395075 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.565498 0.000000 2.395075 v gpio_vtrip_sel[14] (out) - 2.395075 data arrival time + 9 0.311086 0.465901 0.330411 2.330411 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.466060 0.000000 2.330411 v gpio_slow_sel[6] (out) + 2.330411 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5991,13 +5823,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395075 data arrival time + -2.330411 data arrival time --------------------------------------------------------------------------------------------- - 4.145075 slack (MET) + 4.080411 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6006,10 +5838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 0.565977 0.395297 2.395297 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.565992 0.000000 2.395297 v gpio_ib_mode_sel[17] (out) - 2.395297 data arrival time + 9 0.313087 0.467816 0.330409 2.330409 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.467831 0.000000 2.330409 v gpio_slow_sel[9] (out) + 2.330409 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6019,13 +5851,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395297 data arrival time + -2.330409 data arrival time --------------------------------------------------------------------------------------------- - 4.145297 slack (MET) + 4.080409 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6034,10 +5866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 0.567455 0.395427 2.395427 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.567474 0.000000 2.395427 v gpio_ib_mode_sel[33] (out) - 2.395427 data arrival time + 9 0.313637 0.468717 0.330513 2.330513 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.468729 0.000000 2.330513 v gpio_analog_sel[2] (out) + 2.330513 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6047,13 +5879,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395427 data arrival time + -2.330513 data arrival time --------------------------------------------------------------------------------------------- - 4.145426 slack (MET) + 4.080513 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6062,10 +5894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 0.565854 0.395443 2.395442 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.565873 0.000000 2.395442 v gpio_ib_mode_sel[16] (out) - 2.395442 data arrival time + 9 0.311072 0.466319 0.330658 2.330658 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.466665 0.000000 2.330658 v gpio_analog_en[1] (out) + 2.330658 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6075,13 +5907,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395442 data arrival time + -2.330658 data arrival time --------------------------------------------------------------------------------------------- - 4.145442 slack (MET) + 4.080658 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6090,10 +5922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 0.568453 0.395823 2.395823 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.568472 0.000000 2.395823 v gpio_ib_mode_sel[31] (out) - 2.395823 data arrival time + 9 0.311267 0.466122 0.330738 2.330738 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.466367 0.000000 2.330738 v gpio_slow_sel[5] (out) + 2.330738 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6103,13 +5935,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395823 data arrival time + -2.330738 data arrival time --------------------------------------------------------------------------------------------- - 4.145823 slack (MET) + 4.080738 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6118,10 +5950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 0.568738 0.395820 2.395821 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.568756 0.000000 2.395821 v gpio_ib_mode_sel[34] (out) - 2.395821 data arrival time + 9 0.312249 0.467227 0.330774 2.330774 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.467308 0.000000 2.330774 v gpio_slow_sel[10] (out) + 2.330774 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6131,13 +5963,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395821 data arrival time + -2.330774 data arrival time --------------------------------------------------------------------------------------------- - 4.145821 slack (MET) + 4.080774 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6146,10 +5978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 0.566944 0.395840 2.395840 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.566983 0.000000 2.395840 v gpio_vtrip_sel[24] (out) - 2.395840 data arrival time + 9 0.312219 0.467824 0.330793 2.330793 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.468063 0.000000 2.330793 v gpio_analog_sel[8] (out) + 2.330793 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6159,13 +5991,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395840 data arrival time + -2.330793 data arrival time --------------------------------------------------------------------------------------------- - 4.145839 slack (MET) + 4.080793 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6174,10 +6006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 0.567968 0.395897 2.395897 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.567987 0.000000 2.395897 v gpio_vtrip_sel[28] (out) - 2.395897 data arrival time + 9 0.311072 0.466319 0.330812 2.330812 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.466676 0.000000 2.330812 v gpio_slow_sel[1] (out) + 2.330812 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6187,13 +6019,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395897 data arrival time + -2.330812 data arrival time --------------------------------------------------------------------------------------------- - 4.145897 slack (MET) + 4.080812 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6202,10 +6034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 0.565977 0.396077 2.396077 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.566003 0.000000 2.396077 v gpio_vtrip_sel[17] (out) - 2.396077 data arrival time + 9 0.311750 0.466985 0.330861 2.330861 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.467145 0.000000 2.330861 v gpio_analog_pol[7] (out) + 2.330861 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6215,13 +6047,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396077 data arrival time + -2.330861 data arrival time --------------------------------------------------------------------------------------------- - 4.146077 slack (MET) + 4.080861 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6230,10 +6062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 0.567968 0.396156 2.396156 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.567991 0.000000 2.396156 v gpio_ib_mode_sel[28] (out) - 2.396156 data arrival time + 9 0.313637 0.468717 0.330868 2.330868 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.468733 0.000000 2.330868 v gpio_dm0[2] (out) + 2.330868 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6243,13 +6075,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396156 data arrival time + -2.330868 data arrival time --------------------------------------------------------------------------------------------- - 4.146155 slack (MET) + 4.080867 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6258,10 +6090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 0.568182 0.396156 2.396156 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.568200 0.000000 2.396156 v gpio_ib_mode_sel[30] (out) - 2.396156 data arrival time + 9 0.313637 0.468717 0.330874 2.330873 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.468733 0.000000 2.330873 v gpio_analog_en[2] (out) + 2.330873 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6271,13 +6103,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396156 data arrival time + -2.330873 data arrival time --------------------------------------------------------------------------------------------- - 4.146156 slack (MET) + 4.080873 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6286,10 +6118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 0.567280 0.396177 2.396177 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.567289 0.000000 2.396177 v gpio_ib_mode_sel[0] (out) - 2.396177 data arrival time + 9 0.316263 0.473694 0.330939 2.330939 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.473711 0.000000 2.330939 v gpio_ib_mode_sel[27] (out) + 2.330939 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6299,13 +6131,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396177 data arrival time + -2.330939 data arrival time --------------------------------------------------------------------------------------------- - 4.146177 slack (MET) + 4.080939 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6314,10 +6146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 0.565854 0.396223 2.396223 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.565886 0.000000 2.396223 v gpio_vtrip_sel[16] (out) - 2.396223 data arrival time + 9 0.313637 0.468717 0.330938 2.330938 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.468734 0.000000 2.330938 v gpio_slow_sel[2] (out) + 2.330938 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6327,13 +6159,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396223 data arrival time + -2.330938 data arrival time --------------------------------------------------------------------------------------------- - 4.146223 slack (MET) + 4.080938 slack (MET) Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6342,10 +6174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 0.568182 0.396289 2.396289 v gpio_loopback_zero[30] (in) + 9 0.313905 0.470253 0.330958 2.330957 v gpio_loopback_zero[30] (in) gpio_loopback_zero[30] (net) - 0.568202 0.000000 2.396289 v gpio_vtrip_sel[30] (out) - 2.396289 data arrival time + 0.470334 0.000000 2.330957 v gpio_holdover[30] (out) + 2.330957 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6355,13 +6187,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396289 data arrival time + -2.330957 data arrival time --------------------------------------------------------------------------------------------- - 4.146290 slack (MET) + 4.080957 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6370,10 +6202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 0.569359 0.396310 2.396310 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.569378 0.000000 2.396310 v gpio_ib_mode_sel[36] (out) - 2.396310 data arrival time + 9 0.313637 0.468717 0.330980 2.330980 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.468735 0.000000 2.330980 v gpio_analog_pol[2] (out) + 2.330980 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6383,13 +6215,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396310 data arrival time + -2.330980 data arrival time --------------------------------------------------------------------------------------------- - 4.146310 slack (MET) + 4.080980 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6398,10 +6230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 0.566610 0.396327 2.396327 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.566629 0.000000 2.396327 v gpio_ib_mode_sel[18] (out) - 2.396327 data arrival time + 9 0.311750 0.466985 0.331107 2.331107 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.467157 0.000000 2.331107 v gpio_dm0[7] (out) + 2.331107 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6411,13 +6243,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396327 data arrival time + -2.331107 data arrival time --------------------------------------------------------------------------------------------- - 4.146327 slack (MET) + 4.081107 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6426,10 +6258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 0.569253 0.396333 2.396333 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.569277 0.000000 2.396333 v gpio_ib_mode_sel[29] (out) - 2.396333 data arrival time + 9 0.316693 0.474345 0.331202 2.331202 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.474359 0.000000 2.331202 v gpio_oeb[33] (out) + 2.331202 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6439,13 +6271,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396333 data arrival time + -2.331202 data arrival time --------------------------------------------------------------------------------------------- - 4.146333 slack (MET) + 4.081202 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6454,10 +6286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 0.567455 0.396371 2.396371 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.567490 0.000000 2.396371 v gpio_vtrip_sel[33] (out) - 2.396371 data arrival time + 9 0.312219 0.467824 0.331213 2.331213 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.468088 0.000000 2.331213 v gpio_analog_pol[8] (out) + 2.331213 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6467,13 +6299,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396371 data arrival time + -2.331213 data arrival time --------------------------------------------------------------------------------------------- - 4.146370 slack (MET) + 4.081213 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6482,10 +6314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 0.569363 0.396429 2.396429 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.569384 0.000000 2.396429 v gpio_ib_mode_sel[27] (out) - 2.396429 data arrival time + 9 0.312219 0.467824 0.331261 2.331261 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.468091 0.000000 2.331261 v gpio_dm0[8] (out) + 2.331261 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6495,13 +6327,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396429 data arrival time + -2.331261 data arrival time --------------------------------------------------------------------------------------------- - 4.146429 slack (MET) + 4.081261 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6510,10 +6342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 0.566294 0.396436 2.396436 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.566302 0.000000 2.396436 v gpio_ib_mode_sel[38] (out) - 2.396436 data arrival time + 9 0.311750 0.466985 0.331272 2.331272 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.467165 0.000000 2.331272 v gpio_analog_en[7] (out) + 2.331272 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6523,13 +6355,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396436 data arrival time + -2.331272 data arrival time --------------------------------------------------------------------------------------------- - 4.146436 slack (MET) + 4.081272 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6538,10 +6370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 0.567280 0.396446 2.396446 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.567291 0.000000 2.396446 v gpio_vtrip_sel[0] (out) - 2.396446 data arrival time + 9 0.312219 0.467824 0.331353 2.331353 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.468096 0.000000 2.331353 v gpio_analog_en[8] (out) + 2.331353 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6551,13 +6383,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396446 data arrival time + -2.331353 data arrival time --------------------------------------------------------------------------------------------- - 4.146446 slack (MET) + 4.081353 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6566,10 +6398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 0.565255 0.396558 2.396558 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.565457 0.000000 2.396558 v gpio_out[13] (out) - 2.396558 data arrival time + 9 0.311750 0.466985 0.331415 2.331415 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.467172 0.000000 2.331415 v gpio_slow_sel[7] (out) + 2.331415 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6579,13 +6411,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396558 data arrival time + -2.331415 data arrival time --------------------------------------------------------------------------------------------- - 4.146558 slack (MET) + 4.081415 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6594,10 +6426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 0.566294 0.396581 2.396581 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.566303 0.000000 2.396581 v gpio_vtrip_sel[38] (out) - 2.396581 data arrival time + 9 0.312219 0.467824 0.331420 2.331420 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.468100 0.000000 2.331420 v gpio_slow_sel[8] (out) + 2.331420 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6607,13 +6439,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396581 data arrival time + -2.331420 data arrival time --------------------------------------------------------------------------------------------- - 4.146581 slack (MET) + 4.081420 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6622,10 +6454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 0.567682 0.396635 2.396635 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.567701 0.000000 2.396635 v gpio_ib_mode_sel[23] (out) - 2.396635 data arrival time + 9 0.316263 0.473694 0.331516 2.331516 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.473721 0.000000 2.331516 v gpio_vtrip_sel[27] (out) + 2.331516 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6635,13 +6467,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396635 data arrival time + -2.331516 data arrival time --------------------------------------------------------------------------------------------- - 4.146635 slack (MET) + 4.081517 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6650,10 +6482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 0.568453 0.396638 2.396638 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.568485 0.000000 2.396638 v gpio_vtrip_sel[31] (out) - 2.396638 data arrival time + 9 0.314183 0.468802 0.331591 2.331591 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.469091 0.000000 2.331591 v gpio_oeb[34] (out) + 2.331591 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6663,13 +6495,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396638 data arrival time + -2.331591 data arrival time --------------------------------------------------------------------------------------------- - 4.146638 slack (MET) + 4.081590 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6678,10 +6510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 0.566054 0.396744 2.396744 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.566075 0.000000 2.396744 v gpio_ib_mode_sel[43] (out) - 2.396744 data arrival time + 9 0.314619 0.471216 0.331597 2.331597 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.471284 0.000000 2.331597 v gpio_holdover[24] (out) + 2.331597 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6691,13 +6523,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396744 data arrival time + -2.331597 data arrival time --------------------------------------------------------------------------------------------- - 4.146743 slack (MET) + 4.081597 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6706,10 +6538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 0.568738 0.396814 2.396814 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.568773 0.000000 2.396814 v gpio_vtrip_sel[34] (out) - 2.396814 data arrival time + 9 0.313905 0.470253 0.331650 2.331650 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.470358 0.000000 2.331650 v gpio_analog_sel[30] (out) + 2.331650 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6719,13 +6551,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396814 data arrival time + -2.331650 data arrival time --------------------------------------------------------------------------------------------- - 4.146814 slack (MET) + 4.081650 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6734,10 +6566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 0.564539 0.397042 2.397042 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.564547 0.000000 2.397042 v gpio_ib_mode_sel[40] (out) - 2.397042 data arrival time + 9 0.316216 0.473215 0.331948 2.331948 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.473230 0.000000 2.331948 v gpio_oeb[32] (out) + 2.331948 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6747,13 +6579,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397042 data arrival time + -2.331948 data arrival time --------------------------------------------------------------------------------------------- - 4.147042 slack (MET) + 4.081947 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6762,10 +6594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 0.565478 0.397038 2.397038 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.565537 0.000000 2.397038 v gpio_out[14] (out) - 2.397038 data arrival time + 9 0.314619 0.471216 0.331964 2.331964 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.471295 0.000000 2.331964 v gpio_analog_sel[24] (out) + 2.331964 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6775,13 +6607,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397038 data arrival time + -2.331964 data arrival time --------------------------------------------------------------------------------------------- - 4.147038 slack (MET) + 4.081964 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6790,10 +6622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 0.566610 0.397108 2.397108 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.566641 0.000000 2.397108 v gpio_vtrip_sel[18] (out) - 2.397108 data arrival time + 9 0.316693 0.474345 0.332129 2.332129 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.474374 0.000000 2.332129 v gpio_ib_mode_sel[33] (out) + 2.332129 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6803,13 +6635,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397108 data arrival time + -2.332129 data arrival time --------------------------------------------------------------------------------------------- - 4.147108 slack (MET) + 4.082129 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6818,10 +6650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 0.565255 0.397119 2.397119 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.565485 0.000000 2.397119 v gpio_holdover[13] (out) - 2.397119 data arrival time + 9 0.314183 0.468802 0.332238 2.332238 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.469134 0.000000 2.332238 v gpio_ib_mode_sel[34] (out) + 2.332238 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6831,13 +6663,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397119 data arrival time + -2.332238 data arrival time --------------------------------------------------------------------------------------------- - 4.147119 slack (MET) + 4.082238 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6846,10 +6678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 0.569472 0.397116 2.397116 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.569486 0.000000 2.397116 v gpio_ib_mode_sel[37] (out) - 2.397116 data arrival time + 9 0.316216 0.473215 0.332246 2.332246 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.473235 0.000000 2.332246 v gpio_ib_mode_sel[32] (out) + 2.332246 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6859,13 +6691,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397116 data arrival time + -2.332246 data arrival time --------------------------------------------------------------------------------------------- - 4.147116 slack (MET) + 4.082246 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6874,10 +6706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 0.564643 0.397117 2.397117 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.564651 0.000000 2.397117 v gpio_ib_mode_sel[41] (out) - 2.397117 data arrival time + 9 0.316903 0.474336 0.332311 2.332311 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.474350 0.000000 2.332311 v gpio_ib_mode_sel[28] (out) + 2.332311 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6887,13 +6719,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397117 data arrival time + -2.332311 data arrival time --------------------------------------------------------------------------------------------- - 4.147117 slack (MET) + 4.082311 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6902,10 +6734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 0.569253 0.397150 2.397150 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.569292 0.000000 2.397150 v gpio_vtrip_sel[29] (out) - 2.397150 data arrival time + 9 0.316693 0.474345 0.332308 2.332309 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.474378 0.000000 2.332309 v gpio_vtrip_sel[33] (out) + 2.332309 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6915,13 +6747,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397150 data arrival time + -2.332309 data arrival time --------------------------------------------------------------------------------------------- - 4.147151 slack (MET) + 4.082308 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6930,10 +6762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 0.564539 0.397187 2.397187 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.564549 0.000000 2.397187 v gpio_vtrip_sel[40] (out) - 2.397187 data arrival time + 9 0.316216 0.473215 0.332349 2.332349 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.473237 0.000000 2.332349 v gpio_vtrip_sel[32] (out) + 2.332349 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6943,13 +6775,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397187 data arrival time + -2.332349 data arrival time --------------------------------------------------------------------------------------------- - 4.147187 slack (MET) + 4.082349 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6958,10 +6790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 0.565854 0.397229 2.397229 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.565908 0.000000 2.397229 v gpio_out[16] (out) - 2.397229 data arrival time + 9 0.316903 0.474336 0.332422 2.332422 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.474352 0.000000 2.332422 v gpio_oeb[28] (out) + 2.332422 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6971,13 +6803,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397229 data arrival time + -2.332422 data arrival time --------------------------------------------------------------------------------------------- - 4.147228 slack (MET) + 4.082422 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6986,10 +6818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 0.566294 0.397226 2.397226 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.566311 0.000000 2.397226 v gpio_out[38] (out) - 2.397226 data arrival time + 9 0.316903 0.474336 0.332434 2.332434 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.474352 0.000000 2.332434 v gpio_vtrip_sel[28] (out) + 2.332434 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6999,13 +6831,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397226 data arrival time + -2.332434 data arrival time --------------------------------------------------------------------------------------------- - 4.147226 slack (MET) + 4.082434 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7014,10 +6846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 0.569363 0.397244 2.397244 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.569398 0.000000 2.397244 v gpio_vtrip_sel[27] (out) - 2.397244 data arrival time + 9 0.314183 0.468802 0.332514 2.332514 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.469152 0.000000 2.332514 v gpio_vtrip_sel[34] (out) + 2.332514 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7027,13 +6859,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397244 data arrival time + -2.332514 data arrival time --------------------------------------------------------------------------------------------- - 4.147244 slack (MET) + 4.082513 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7042,10 +6874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 0.568585 0.397263 2.397263 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.568608 0.000000 2.397263 v gpio_ib_mode_sel[21] (out) - 2.397263 data arrival time + 9 0.317784 0.475857 0.332584 2.332584 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.475870 0.000000 2.332584 v gpio_oeb[25] (out) + 2.332584 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7055,13 +6887,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397263 data arrival time + -2.332584 data arrival time --------------------------------------------------------------------------------------------- - 4.147263 slack (MET) + 4.082584 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7070,10 +6902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 0.564643 0.397261 2.397261 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.564653 0.000000 2.397261 v gpio_vtrip_sel[41] (out) - 2.397261 data arrival time + 9 0.316216 0.473215 0.332655 2.332655 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.473242 0.000000 2.332655 v gpio_holdover[32] (out) + 2.332655 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7083,13 +6915,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397261 data arrival time + -2.332655 data arrival time --------------------------------------------------------------------------------------------- - 4.147261 slack (MET) + 4.082655 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7098,10 +6930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 0.569359 0.397266 2.397266 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.569394 0.000000 2.397266 v gpio_vtrip_sel[36] (out) - 2.397266 data arrival time + 9 0.314183 0.468802 0.332809 2.332809 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.469173 0.000000 2.332809 v gpio_holdover[34] (out) + 2.332809 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7111,13 +6943,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397266 data arrival time + -2.332809 data arrival time --------------------------------------------------------------------------------------------- - 4.147266 slack (MET) + 4.082809 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7126,10 +6958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 0.565977 0.397332 2.397332 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.566029 0.000000 2.397332 v gpio_out[17] (out) - 2.397332 data arrival time + 9 0.316216 0.473215 0.332879 2.332879 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.473247 0.000000 2.332879 v gpio_analog_sel[32] (out) + 2.332879 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7139,13 +6971,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397332 data arrival time + -2.332879 data arrival time --------------------------------------------------------------------------------------------- - 4.147332 slack (MET) + 4.082879 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7154,10 +6986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 0.567682 0.397416 2.397416 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.567714 0.000000 2.397416 v gpio_vtrip_sel[23] (out) - 2.397416 data arrival time + 9 0.314183 0.468802 0.332954 2.332954 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.469184 0.000000 2.332954 v gpio_analog_sel[34] (out) + 2.332954 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7167,13 +6999,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397416 data arrival time + -2.332954 data arrival time --------------------------------------------------------------------------------------------- - 4.147416 slack (MET) + 4.082954 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7182,10 +7014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 0.568448 0.397437 2.397437 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.568467 0.000000 2.397437 v gpio_ib_mode_sel[22] (out) - 2.397437 data arrival time + 9 0.313905 0.470253 0.333141 2.333141 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.470422 0.000000 2.333141 v gpio_analog_pol[30] (out) + 2.333141 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7195,13 +7027,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397437 data arrival time + -2.333141 data arrival time --------------------------------------------------------------------------------------------- - 4.147437 slack (MET) + 4.083141 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7210,10 +7042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 0.564539 0.397537 2.397537 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.564553 0.000000 2.397537 v gpio_out[40] (out) - 2.397537 data arrival time + 9 0.314183 0.468802 0.333206 2.333206 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.469202 0.000000 2.333206 v gpio_analog_pol[34] (out) + 2.333206 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7223,13 +7055,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397537 data arrival time + -2.333206 data arrival time --------------------------------------------------------------------------------------------- - 4.147538 slack (MET) + 4.083206 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7238,10 +7070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 0.565478 0.397600 2.397600 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.565553 0.000000 2.397600 v gpio_holdover[14] (out) - 2.397600 data arrival time + 9 0.314183 0.468802 0.333251 2.333251 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.469206 0.000000 2.333251 v gpio_dm0[34] (out) + 2.333251 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7251,13 +7083,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397600 data arrival time + -2.333251 data arrival time --------------------------------------------------------------------------------------------- - 4.147600 slack (MET) + 4.083251 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7266,10 +7098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 0.564643 0.397612 2.397612 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.564657 0.000000 2.397612 v gpio_out[41] (out) - 2.397612 data arrival time + 9 0.314183 0.468802 0.333283 2.333282 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.469208 0.000000 2.333282 v gpio_analog_en[34] (out) + 2.333282 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7279,13 +7111,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397612 data arrival time + -2.333282 data arrival time --------------------------------------------------------------------------------------------- - 4.147612 slack (MET) + 4.083282 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7294,10 +7126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 0.564539 0.397638 2.397638 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.564554 0.000000 2.397638 v gpio_holdover[40] (out) - 2.397638 data arrival time + 9 0.316263 0.473694 0.333300 2.333300 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.473764 0.000000 2.333300 v gpio_holdover[27] (out) + 2.333300 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7307,13 +7139,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397638 data arrival time + -2.333300 data arrival time --------------------------------------------------------------------------------------------- - 4.147638 slack (MET) + 4.083300 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7322,10 +7154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 0.564643 0.397712 2.397712 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.564658 0.000000 2.397712 v gpio_holdover[41] (out) - 2.397712 data arrival time + 9 0.317784 0.475857 0.333375 2.333375 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.475883 0.000000 2.333375 v gpio_ib_mode_sel[25] (out) + 2.333375 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7335,13 +7167,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397712 data arrival time + -2.333375 data arrival time --------------------------------------------------------------------------------------------- - 4.147712 slack (MET) + 4.083375 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7350,10 +7182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 0.564539 0.397739 2.397739 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.564555 0.000000 2.397739 v gpio_dm2[40] (out) - 2.397739 data arrival time + 9 0.313905 0.470253 0.333386 2.333386 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.470434 0.000000 2.333386 v gpio_dm0[30] (out) + 2.333386 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7363,13 +7195,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397739 data arrival time + -2.333386 data arrival time --------------------------------------------------------------------------------------------- - 4.147739 slack (MET) + 4.083386 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7378,10 +7210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 0.565854 0.397763 2.397763 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.565921 0.000000 2.397763 v gpio_holdover[16] (out) - 2.397763 data arrival time + 9 0.314183 0.468802 0.333490 2.333490 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.469224 0.000000 2.333490 v gpio_slow_sel[34] (out) + 2.333490 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7391,13 +7223,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397763 data arrival time + -2.333490 data arrival time --------------------------------------------------------------------------------------------- - 4.147763 slack (MET) + 4.083490 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7406,10 +7238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 0.565255 0.397786 2.397786 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.565520 0.000000 2.397786 v gpio_dm2[13] (out) - 2.397786 data arrival time + 9 0.314619 0.471216 0.333523 2.333523 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.471354 0.000000 2.333523 v gpio_analog_pol[24] (out) + 2.333523 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7419,13 +7251,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397786 data arrival time + -2.333523 data arrival time --------------------------------------------------------------------------------------------- - 4.147786 slack (MET) + 4.083523 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7434,10 +7266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 0.564643 0.397813 2.397813 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.564659 0.000000 2.397813 v gpio_dm2[41] (out) - 2.397813 data arrival time + 9 0.313905 0.470253 0.333550 2.333550 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.470442 0.000000 2.333550 v gpio_analog_en[30] (out) + 2.333550 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7447,13 +7279,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397813 data arrival time + -2.333550 data arrival time --------------------------------------------------------------------------------------------- - 4.147813 slack (MET) + 4.083549 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7462,10 +7294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 0.568904 0.397818 2.397819 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.568928 0.000000 2.397819 v gpio_ib_mode_sel[20] (out) - 2.397819 data arrival time + 9 0.314619 0.471216 0.333784 2.333784 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.471366 0.000000 2.333784 v gpio_dm0[24] (out) + 2.333784 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7475,13 +7307,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397819 data arrival time + -2.333784 data arrival time --------------------------------------------------------------------------------------------- - 4.147818 slack (MET) + 4.083784 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7490,10 +7322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 0.564539 0.397826 2.397825 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.564556 0.000000 2.397825 v gpio_analog_sel[40] (out) - 2.397825 data arrival time + 9 0.313905 0.470253 0.333924 2.333924 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.470461 0.000000 2.333924 v gpio_slow_sel[30] (out) + 2.333924 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7503,13 +7335,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397825 data arrival time + -2.333924 data arrival time --------------------------------------------------------------------------------------------- - 4.147825 slack (MET) + 4.083924 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7518,10 +7350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 0.565977 0.397866 2.397866 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.566042 0.000000 2.397866 v gpio_holdover[17] (out) - 2.397866 data arrival time + 9 0.314619 0.471216 0.333932 2.333931 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.471373 0.000000 2.333931 v gpio_analog_en[24] (out) + 2.333931 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7531,13 +7363,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397866 data arrival time + -2.333931 data arrival time --------------------------------------------------------------------------------------------- - 4.147866 slack (MET) + 4.083931 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7546,10 +7378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 0.569401 0.397869 2.397869 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.569424 0.000000 2.397869 v gpio_ib_mode_sel[26] (out) - 2.397869 data arrival time + 9 0.317784 0.475857 0.333958 2.333957 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.475894 0.000000 2.333957 v gpio_vtrip_sel[25] (out) + 2.333957 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7559,13 +7391,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397869 data arrival time + -2.333957 data arrival time --------------------------------------------------------------------------------------------- - 4.147869 slack (MET) + 4.083957 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7574,10 +7406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 0.566610 0.397878 2.397878 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.566657 0.000000 2.397878 v gpio_out[18] (out) - 2.397878 data arrival time + 9 0.316263 0.473694 0.334107 2.334106 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.473791 0.000000 2.334106 v gpio_analog_sel[27] (out) + 2.334106 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7587,13 +7419,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397878 data arrival time + -2.334106 data arrival time --------------------------------------------------------------------------------------------- - 4.147878 slack (MET) + 4.084106 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7602,10 +7434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 0.566944 0.397875 2.397875 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.567037 0.000000 2.397875 v gpio_out[24] (out) - 2.397875 data arrival time + 9 0.316693 0.474345 0.334227 2.334227 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.474430 0.000000 2.334227 v gpio_holdover[33] (out) + 2.334227 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7615,13 +7447,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397875 data arrival time + -2.334227 data arrival time --------------------------------------------------------------------------------------------- - 4.147875 slack (MET) + 4.084227 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7630,10 +7462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 0.564643 0.397900 2.397900 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.564661 0.000000 2.397900 v gpio_analog_sel[41] (out) - 2.397900 data arrival time + 9 0.314619 0.471216 0.334334 2.334334 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.471392 0.000000 2.334334 v gpio_slow_sel[24] (out) + 2.334334 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7643,13 +7475,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397900 data arrival time + -2.334334 data arrival time --------------------------------------------------------------------------------------------- - 4.147900 slack (MET) + 4.084334 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7658,10 +7490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 0.571682 0.398004 2.398004 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.572086 0.000000 2.398004 v gpio_ib_mode_sel[25] (out) - 2.398004 data arrival time + 9 0.316903 0.474336 0.334432 2.334432 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.474394 0.000000 2.334432 v gpio_holdover[28] (out) + 2.334432 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7671,13 +7503,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398004 data arrival time + -2.334432 data arrival time --------------------------------------------------------------------------------------------- - 4.148004 slack (MET) + 4.084432 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7686,10 +7518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 0.566054 0.398024 2.398025 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.566099 0.000000 2.398025 v gpio_vtrip_sel[43] (out) - 2.398025 data arrival time + 9 0.316216 0.473215 0.334464 2.334464 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.473287 0.000000 2.334464 v gpio_analog_pol[32] (out) + 2.334464 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7699,13 +7531,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398025 data arrival time + -2.334464 data arrival time --------------------------------------------------------------------------------------------- - 4.148024 slack (MET) + 4.084465 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7714,10 +7546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 0.569491 0.398037 2.398037 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.569514 0.000000 2.398037 v gpio_ib_mode_sel[19] (out) - 2.398037 data arrival time + 9 0.318100 0.475696 0.334554 2.334554 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.475709 0.000000 2.334554 v gpio_oeb[29] (out) + 2.334554 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7727,13 +7559,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398037 data arrival time + -2.334554 data arrival time --------------------------------------------------------------------------------------------- - 4.148036 slack (MET) + 4.084554 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7742,10 +7574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 0.568585 0.398043 2.398043 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.568622 0.000000 2.398043 v gpio_vtrip_sel[21] (out) - 2.398043 data arrival time + 9 0.318100 0.475696 0.334680 2.334680 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.475710 0.000000 2.334680 v gpio_ib_mode_sel[29] (out) + 2.334680 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7755,13 +7587,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398043 data arrival time + -2.334680 data arrival time --------------------------------------------------------------------------------------------- - 4.148043 slack (MET) + 4.084680 slack (MET) Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7770,10 +7602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 0.569493 0.398049 2.398049 v gpio_loopback_zero[32] (in) + 9 0.316216 0.473215 0.334710 2.334710 v gpio_loopback_zero[32] (in) gpio_loopback_zero[32] (net) - 0.569513 0.000000 2.398049 v gpio_ib_mode_sel[32] (out) - 2.398049 data arrival time + 0.473295 0.000000 2.334710 v gpio_dm0[32] (out) + 2.334710 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7783,13 +7615,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398049 data arrival time + -2.334710 data arrival time --------------------------------------------------------------------------------------------- - 4.148049 slack (MET) + 4.084711 slack (MET) Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[28] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7798,10 +7630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 0.567968 0.398113 2.398113 v gpio_loopback_zero[28] (in) + 9 0.316903 0.474336 0.334730 2.334730 v gpio_loopback_zero[28] (in) gpio_loopback_zero[28] (net) - 0.568032 0.000000 2.398113 v gpio_out[28] (out) - 2.398113 data arrival time + 0.474402 0.000000 2.334730 v gpio_analog_sel[28] (out) + 2.334730 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7811,13 +7643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398113 data arrival time + -2.334730 data arrival time --------------------------------------------------------------------------------------------- - 4.148113 slack (MET) + 4.084730 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7826,10 +7658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 0.568448 0.398110 2.398110 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.568478 0.000000 2.398110 v gpio_vtrip_sel[22] (out) - 2.398110 data arrival time + 9 0.318100 0.475696 0.334792 2.334792 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.475712 0.000000 2.334792 v gpio_vtrip_sel[29] (out) + 2.334792 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7839,13 +7671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398110 data arrival time + -2.334792 data arrival time --------------------------------------------------------------------------------------------- - 4.148110 slack (MET) + 4.084792 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7854,10 +7686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 0.565255 0.398137 2.398137 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.565539 0.000000 2.398137 v gpio_analog_sel[13] (out) - 2.398137 data arrival time + 9 0.318348 0.476114 0.334829 2.334829 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.476128 0.000000 2.334829 v gpio_oeb[26] (out) + 2.334829 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7867,13 +7699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398137 data arrival time + -2.334829 data arrival time --------------------------------------------------------------------------------------------- - 4.148137 slack (MET) + 4.084829 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7882,10 +7714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 0.564539 0.398143 2.398143 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.564561 0.000000 2.398143 v gpio_analog_pol[40] (out) - 2.398143 data arrival time + 9 0.316216 0.473215 0.334875 2.334875 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.473300 0.000000 2.334875 v gpio_analog_en[32] (out) + 2.334875 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7895,13 +7727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398143 data arrival time + -2.334875 data arrival time --------------------------------------------------------------------------------------------- - 4.148143 slack (MET) + 4.084875 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7910,10 +7742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 0.569457 0.398142 2.398142 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.569481 0.000000 2.398142 v gpio_ib_mode_sel[15] (out) - 2.398142 data arrival time + 9 0.318348 0.476114 0.334954 2.334954 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.476130 0.000000 2.334954 v gpio_ib_mode_sel[26] (out) + 2.334954 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7923,13 +7755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398142 data arrival time + -2.334954 data arrival time --------------------------------------------------------------------------------------------- - 4.148141 slack (MET) + 4.084954 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7938,10 +7770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 0.566294 0.398163 2.398163 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.566326 0.000000 2.398163 v gpio_holdover[38] (out) - 2.398163 data arrival time + 9 0.316903 0.474336 0.335064 2.335064 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.474412 0.000000 2.335064 v gpio_analog_pol[28] (out) + 2.335064 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7951,13 +7783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398163 data arrival time + -2.335064 data arrival time --------------------------------------------------------------------------------------------- - 4.148163 slack (MET) + 4.085064 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7966,10 +7798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 0.565478 0.398171 2.398171 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.565570 0.000000 2.398171 v gpio_dm2[14] (out) - 2.398171 data arrival time + 9 0.318348 0.476114 0.335067 2.335067 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.476132 0.000000 2.335067 v gpio_vtrip_sel[26] (out) + 2.335067 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7979,13 +7811,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398171 data arrival time + -2.335067 data arrival time --------------------------------------------------------------------------------------------- - 4.148171 slack (MET) + 4.085067 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7994,10 +7826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 0.564539 0.398201 2.398201 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.564562 0.000000 2.398201 v gpio_dm0[40] (out) - 2.398201 data arrival time + 9 0.316693 0.474345 0.335112 2.335112 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.474462 0.000000 2.335112 v gpio_analog_sel[33] (out) + 2.335112 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8007,13 +7839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398201 data arrival time + -2.335112 data arrival time --------------------------------------------------------------------------------------------- - 4.148201 slack (MET) + 4.085112 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8022,10 +7854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 0.564643 0.398218 2.398218 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.564665 0.000000 2.398218 v gpio_analog_pol[41] (out) - 2.398218 data arrival time + 9 0.318100 0.475696 0.335218 2.335218 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.475719 0.000000 2.335218 v gpio_holdover[29] (out) + 2.335218 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8035,13 +7867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398218 data arrival time + -2.335218 data arrival time --------------------------------------------------------------------------------------------- - 4.148218 slack (MET) + 4.085218 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8050,10 +7882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 0.564539 0.398244 2.398244 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.564563 0.000000 2.398244 v gpio_analog_en[40] (out) - 2.398244 data arrival time + 9 0.316216 0.473215 0.335269 2.335269 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.473314 0.000000 2.335269 v gpio_slow_sel[32] (out) + 2.335269 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8063,13 +7895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398244 data arrival time + -2.335269 data arrival time --------------------------------------------------------------------------------------------- - 4.148244 slack (MET) + 4.085269 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8078,10 +7910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 0.564643 0.398275 2.398275 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.564666 0.000000 2.398275 v gpio_dm0[41] (out) - 2.398275 data arrival time + 9 0.318100 0.475696 0.335360 2.335360 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.475721 0.000000 2.335360 v gpio_analog_sel[29] (out) + 2.335360 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8091,13 +7923,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398275 data arrival time + -2.335360 data arrival time --------------------------------------------------------------------------------------------- - 4.148275 slack (MET) + 4.085360 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8106,10 +7938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 0.564539 0.398295 2.398295 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.564564 0.000000 2.398295 v gpio_dm1[40] (out) - 2.398295 data arrival time + 9 0.316903 0.474336 0.335376 2.335376 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.474423 0.000000 2.335376 v gpio_dm0[28] (out) + 2.335376 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8119,14 +7951,14 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398295 data arrival time + -2.335376 data arrival time --------------------------------------------------------------------------------------------- - 4.148295 slack (MET) + 4.085376 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ Path Type: min Fanout Cap Slew Delay Time Description @@ -8134,10 +7966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 0.565854 0.398309 2.398309 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.565937 0.000000 2.398309 v gpio_dm2[16] (out) - 2.398309 data arrival time + 9 0.318348 0.476114 0.335525 2.335525 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.476140 0.000000 2.335525 v gpio_holdover[26] (out) + 2.335525 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8147,13 +7979,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398309 data arrival time + -2.335525 data arrival time --------------------------------------------------------------------------------------------- - 4.148309 slack (MET) + 4.085525 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8162,10 +7994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 0.564643 0.398318 2.398319 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.564667 0.000000 2.398319 v gpio_analog_en[41] (out) - 2.398319 data arrival time + 9 0.316903 0.474336 0.335541 2.335541 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.474428 0.000000 2.335541 v gpio_analog_en[28] (out) + 2.335541 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8175,13 +8007,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398319 data arrival time + -2.335541 data arrival time --------------------------------------------------------------------------------------------- - 4.148318 slack (MET) + 4.085541 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8190,10 +8022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 0.566610 0.398324 2.398324 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.566668 0.000000 2.398324 v gpio_holdover[18] (out) - 2.398324 data arrival time + 9 0.316263 0.473694 0.335609 2.335609 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.473852 0.000000 2.335609 v gpio_analog_pol[27] (out) + 2.335609 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8203,13 +8035,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398324 data arrival time + -2.335609 data arrival time --------------------------------------------------------------------------------------------- - 4.148324 slack (MET) + 4.085609 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8218,10 +8050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 0.568182 0.398328 2.398329 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.568244 0.000000 2.398329 v gpio_out[30] (out) - 2.398329 data arrival time + 9 0.316693 0.474345 0.335637 2.335637 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.474484 0.000000 2.335637 v gpio_analog_en[33] (out) + 2.335637 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8231,13 +8063,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398329 data arrival time + -2.335637 data arrival time --------------------------------------------------------------------------------------------- - 4.148328 slack (MET) + 4.085637 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8246,10 +8078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 0.564539 0.398335 2.398335 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.564564 0.000000 2.398335 v gpio_slow_sel[40] (out) - 2.398335 data arrival time + 9 0.316693 0.474345 0.335659 2.335659 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.474485 0.000000 2.335659 v gpio_slow_sel[33] (out) + 2.335659 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8259,13 +8091,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398335 data arrival time + -2.335659 data arrival time --------------------------------------------------------------------------------------------- - 4.148335 slack (MET) + 4.085659 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8274,10 +8106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 0.569472 0.398350 2.398350 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.569506 0.000000 2.398350 v gpio_vtrip_sel[37] (out) - 2.398350 data arrival time + 9 0.318348 0.476114 0.335666 2.335666 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.476142 0.000000 2.335666 v gpio_analog_sel[26] (out) + 2.335666 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8287,13 +8119,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398350 data arrival time + -2.335666 data arrival time --------------------------------------------------------------------------------------------- - 4.148350 slack (MET) + 4.085666 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8302,10 +8134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 0.564643 0.398370 2.398370 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.564668 0.000000 2.398370 v gpio_dm1[41] (out) - 2.398370 data arrival time + 9 0.316693 0.474345 0.335687 2.335687 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.474486 0.000000 2.335687 v gpio_dm0[33] (out) + 2.335687 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8315,13 +8147,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398370 data arrival time + -2.335687 data arrival time --------------------------------------------------------------------------------------------- - 4.148370 slack (MET) + 4.085687 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8330,10 +8162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 0.565977 0.398412 2.398412 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.566058 0.000000 2.398412 v gpio_dm2[17] (out) - 2.398412 data arrival time + 9 0.318100 0.475696 0.335721 2.335721 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.475728 0.000000 2.335721 v gpio_dm0[29] (out) + 2.335721 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8343,13 +8175,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398412 data arrival time + -2.335721 data arrival time --------------------------------------------------------------------------------------------- - 4.148411 slack (MET) + 4.085721 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8358,10 +8190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 0.567455 0.398408 2.398407 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.567541 0.000000 2.398407 v gpio_out[33] (out) - 2.398407 data arrival time + 9 0.318100 0.475696 0.335728 2.335728 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.475728 0.000000 2.335728 v gpio_analog_en[29] (out) + 2.335728 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8371,13 +8203,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398407 data arrival time + -2.335728 data arrival time --------------------------------------------------------------------------------------------- - 4.148407 slack (MET) + 4.085728 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8386,10 +8218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 0.564643 0.398409 2.398409 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.564668 0.000000 2.398409 v gpio_slow_sel[41] (out) - 2.398409 data arrival time + 9 0.316693 0.474345 0.335799 2.335799 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.474491 0.000000 2.335799 v gpio_analog_pol[33] (out) + 2.335799 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8399,13 +8231,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398409 data arrival time + -2.335799 data arrival time --------------------------------------------------------------------------------------------- - 4.148409 slack (MET) + 4.085798 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8414,10 +8246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 0.566944 0.398436 2.398436 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.567055 0.000000 2.398436 v gpio_holdover[24] (out) - 2.398436 data arrival time + 9 0.318100 0.475696 0.335796 2.335796 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.475730 0.000000 2.335796 v gpio_slow_sel[29] (out) + 2.335796 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8427,13 +8259,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398436 data arrival time + -2.335796 data arrival time --------------------------------------------------------------------------------------------- - 4.148436 slack (MET) + 4.085796 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8442,10 +8274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 0.569493 0.398434 2.398434 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.569519 0.000000 2.398434 v gpio_vtrip_sel[32] (out) - 2.398434 data arrival time + 9 0.318100 0.475696 0.335833 2.335833 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.475731 0.000000 2.335833 v gpio_analog_pol[29] (out) + 2.335833 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8455,13 +8287,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398434 data arrival time + -2.335833 data arrival time --------------------------------------------------------------------------------------------- - 4.148434 slack (MET) + 4.085833 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8470,10 +8302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 0.569401 0.398473 2.398473 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.569434 0.000000 2.398473 v gpio_vtrip_sel[26] (out) - 2.398473 data arrival time + 9 0.317784 0.475857 0.335838 2.335839 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.475947 0.000000 2.335839 v gpio_holdover[25] (out) + 2.335839 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8483,13 +8315,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398473 data arrival time + -2.335839 data arrival time --------------------------------------------------------------------------------------------- - 4.148473 slack (MET) + 4.085838 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8498,10 +8330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 0.566054 0.398536 2.398536 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.566111 0.000000 2.398536 v gpio_out[43] (out) - 2.398536 data arrival time + 9 0.316263 0.473694 0.335856 2.335855 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.473863 0.000000 2.335855 v gpio_dm0[27] (out) + 2.335855 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8511,13 +8343,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398536 data arrival time + -2.335855 data arrival time --------------------------------------------------------------------------------------------- - 4.148536 slack (MET) + 4.085855 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8526,10 +8358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 0.566708 0.398545 2.398545 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.566718 0.000000 2.398545 v gpio_ib_mode_sel[42] (out) - 2.398545 data arrival time + 9 0.316903 0.474336 0.335935 2.335935 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.474443 0.000000 2.335935 v gpio_slow_sel[28] (out) + 2.335935 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8539,13 +8371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398545 data arrival time + -2.335935 data arrival time --------------------------------------------------------------------------------------------- - 4.148545 slack (MET) + 4.085934 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8554,10 +8386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 0.568904 0.398599 2.398599 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.568942 0.000000 2.398599 v gpio_vtrip_sel[20] (out) - 2.398599 data arrival time + 9 0.316263 0.473694 0.335994 2.335994 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.473870 0.000000 2.335994 v gpio_analog_en[27] (out) + 2.335994 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8567,13 +8399,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398599 data arrival time + -2.335994 data arrival time --------------------------------------------------------------------------------------------- - 4.148599 slack (MET) + 4.085994 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8582,10 +8414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 0.566054 0.398637 2.398637 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.566113 0.000000 2.398637 v gpio_holdover[43] (out) - 2.398637 data arrival time + 9 0.318348 0.476114 0.336003 2.336003 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.476149 0.000000 2.336003 v gpio_dm0[26] (out) + 2.336003 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8595,13 +8427,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398637 data arrival time + -2.336003 data arrival time --------------------------------------------------------------------------------------------- - 4.148637 slack (MET) + 4.086003 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8610,10 +8442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 0.567280 0.398652 2.398652 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.567329 0.000000 2.398652 v gpio_out[0] (out) - 2.398652 data arrival time + 9 0.318348 0.476114 0.336009 2.336009 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.476149 0.000000 2.336009 v gpio_analog_en[26] (out) + 2.336009 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8623,13 +8455,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398652 data arrival time + -2.336009 data arrival time --------------------------------------------------------------------------------------------- - 4.148652 slack (MET) + 4.086009 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8638,10 +8470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 0.565478 0.398660 2.398660 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.565586 0.000000 2.398660 v gpio_analog_sel[14] (out) - 2.398660 data arrival time + 9 0.318348 0.476114 0.336076 2.336076 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.476151 0.000000 2.336076 v gpio_slow_sel[26] (out) + 2.336076 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8651,13 +8483,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398660 data arrival time + -2.336076 data arrival time --------------------------------------------------------------------------------------------- - 4.148660 slack (MET) + 4.086076 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8666,10 +8498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 0.567682 0.398670 2.398670 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.567742 0.000000 2.398670 v gpio_out[23] (out) - 2.398670 data arrival time + 9 0.318348 0.476114 0.336115 2.336115 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.476152 0.000000 2.336115 v gpio_analog_pol[26] (out) + 2.336115 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8679,13 +8511,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398670 data arrival time + -2.336115 data arrival time --------------------------------------------------------------------------------------------- - 4.148670 slack (MET) + 4.086115 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8694,10 +8526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 0.567968 0.398675 2.398675 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.568048 0.000000 2.398675 v gpio_holdover[28] (out) - 2.398675 data arrival time + 9 0.317784 0.475857 0.336113 2.336113 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.475957 0.000000 2.336113 v gpio_analog_sel[25] (out) + 2.336113 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8707,13 +8539,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398675 data arrival time + -2.336113 data arrival time --------------------------------------------------------------------------------------------- - 4.148675 slack (MET) + 4.086113 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8722,10 +8554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 0.568453 0.398677 2.398677 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.568535 0.000000 2.398677 v gpio_out[31] (out) - 2.398677 data arrival time + 9 0.316263 0.473694 0.336238 2.336238 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.473882 0.000000 2.336238 v gpio_slow_sel[27] (out) + 2.336238 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8735,13 +8567,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398677 data arrival time + -2.336238 data arrival time --------------------------------------------------------------------------------------------- - 4.148677 slack (MET) + 4.086238 slack (MET) Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8750,10 +8582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 0.571682 0.398685 2.398685 v gpio_loopback_zero[25] (in) + 9 0.317784 0.475857 0.336372 2.336372 v gpio_loopback_zero[25] (in) gpio_loopback_zero[25] (net) - 0.572133 0.000000 2.398685 v gpio_vtrip_sel[25] (out) - 2.398685 data arrival time + 0.475967 0.000000 2.336372 v gpio_analog_pol[25] (out) + 2.336372 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8763,13 +8595,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398685 data arrival time + -2.336372 data arrival time --------------------------------------------------------------------------------------------- - 4.148685 slack (MET) + 4.086372 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8778,10 +8610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 0.566708 0.398690 2.398690 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.566720 0.000000 2.398690 v gpio_vtrip_sel[42] (out) - 2.398690 data arrival time + 9 0.317784 0.475857 0.336416 2.336416 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.475968 0.000000 2.336416 v gpio_dm0[25] (out) + 2.336416 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8791,13 +8623,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398690 data arrival time + -2.336416 data arrival time --------------------------------------------------------------------------------------------- - 4.148690 slack (MET) + 4.086416 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8806,10 +8638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 0.566054 0.398738 2.398738 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.566116 0.000000 2.398738 v gpio_dm2[43] (out) - 2.398738 data arrival time + 9 0.317784 0.475857 0.336445 2.336445 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.475970 0.000000 2.336445 v gpio_analog_en[25] (out) + 2.336445 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8819,13 +8651,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398738 data arrival time + -2.336445 data arrival time --------------------------------------------------------------------------------------------- - 4.148737 slack (MET) + 4.086445 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8834,10 +8666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 0.565854 0.398778 2.398778 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.565952 0.000000 2.398778 v gpio_analog_sel[16] (out) - 2.398778 data arrival time + 9 0.317784 0.475857 0.336512 2.336512 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.475972 0.000000 2.336512 v gpio_slow_sel[25] (out) + 2.336512 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8847,13 +8679,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398778 data arrival time + -2.336512 data arrival time --------------------------------------------------------------------------------------------- - 4.148778 slack (MET) + 4.086513 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8862,10 +8694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 0.569491 0.398818 2.398818 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.569528 0.000000 2.398818 v gpio_vtrip_sel[19] (out) - 2.398818 data arrival time + 9 0.321392 0.480591 0.337953 2.337954 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.480603 0.000000 2.337954 v gpio_oeb[31] (out) + 2.337954 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8875,13 +8707,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398818 data arrival time + -2.337954 data arrival time --------------------------------------------------------------------------------------------- - 4.148818 slack (MET) + 4.087953 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8890,10 +8722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 0.566054 0.398824 2.398824 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.566118 0.000000 2.398824 v gpio_analog_sel[43] (out) - 2.398824 data arrival time + 9 0.321392 0.480591 0.338073 2.338073 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.480604 0.000000 2.338073 v gpio_ib_mode_sel[31] (out) + 2.338073 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8903,13 +8735,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398824 data arrival time + -2.338073 data arrival time --------------------------------------------------------------------------------------------- - 4.148825 slack (MET) + 4.088073 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8918,10 +8750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 0.568738 0.398853 2.398853 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.568824 0.000000 2.398853 v gpio_out[34] (out) - 2.398853 data arrival time + 9 0.321392 0.480591 0.338178 2.338178 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.480606 0.000000 2.338178 v gpio_vtrip_sel[31] (out) + 2.338178 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8931,13 +8763,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398853 data arrival time + -2.338178 data arrival time --------------------------------------------------------------------------------------------- - 4.148853 slack (MET) + 4.088178 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8946,10 +8778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 0.566610 0.398871 2.398871 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.566682 0.000000 2.398871 v gpio_dm2[18] (out) - 2.398871 data arrival time + 9 0.321392 0.480591 0.338645 2.338645 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.480613 0.000000 2.338645 v gpio_holdover[31] (out) + 2.338645 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8959,13 +8791,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398871 data arrival time + -2.338645 data arrival time --------------------------------------------------------------------------------------------- - 4.148870 slack (MET) + 4.088645 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8974,10 +8806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 0.565977 0.398880 2.398880 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.566072 0.000000 2.398880 v gpio_analog_sel[17] (out) - 2.398880 data arrival time + 9 0.321392 0.480591 0.338789 2.338789 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.480615 0.000000 2.338789 v gpio_analog_sel[31] (out) + 2.338789 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8987,13 +8819,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398880 data arrival time + -2.338789 data arrival time --------------------------------------------------------------------------------------------- - 4.148880 slack (MET) + 4.088789 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9002,10 +8834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 0.569457 0.398923 2.398923 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.569495 0.000000 2.398923 v gpio_vtrip_sel[15] (out) - 2.398923 data arrival time + 9 0.321392 0.480591 0.339053 2.339053 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.480620 0.000000 2.339053 v gpio_analog_pol[31] (out) + 2.339053 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9015,13 +8847,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398923 data arrival time + -2.339053 data arrival time --------------------------------------------------------------------------------------------- - 4.148923 slack (MET) + 4.089054 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9030,10 +8862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 0.569493 0.398963 2.398963 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.569529 0.000000 2.398963 v gpio_out[32] (out) - 2.398963 data arrival time + 9 0.321392 0.480591 0.339098 2.339098 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.480621 0.000000 2.339098 v gpio_dm0[31] (out) + 2.339098 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9043,13 +8875,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398963 data arrival time + -2.339098 data arrival time --------------------------------------------------------------------------------------------- - 4.148963 slack (MET) + 4.089098 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9058,10 +8890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 0.567455 0.398970 2.398970 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.567560 0.000000 2.398970 v gpio_holdover[33] (out) - 2.398970 data arrival time + 9 0.321392 0.480591 0.339459 2.339459 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.480629 0.000000 2.339459 v gpio_analog_en[31] (out) + 2.339459 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9071,13 +8903,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398970 data arrival time + -2.339459 data arrival time --------------------------------------------------------------------------------------------- - 4.148969 slack (MET) + 4.089459 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9086,10 +8918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 0.568182 0.399004 2.399004 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.568263 0.000000 2.399004 v gpio_holdover[30] (out) - 2.399004 data arrival time + 9 0.321392 0.480591 0.339474 2.339474 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.480629 0.000000 2.339474 v gpio_slow_sel[31] (out) + 2.339474 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9099,13 +8931,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399004 data arrival time + -2.339474 data arrival time --------------------------------------------------------------------------------------------- - 4.149004 slack (MET) + 4.089474 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9114,10 +8946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 0.566944 0.399021 2.399021 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.567077 0.000000 2.399021 v gpio_dm2[24] (out) - 2.399021 data arrival time + 11 0.377729 0.565478 0.394001 2.394001 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.565485 0.000000 2.394001 v gpio_ib_mode_sel[14] (out) + 2.394001 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9127,13 +8959,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399021 data arrival time + -2.394001 data arrival time --------------------------------------------------------------------------------------------- - 4.149021 slack (MET) + 4.144001 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9142,10 +8974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 0.566708 0.399041 2.399041 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.566724 0.000000 2.399041 v gpio_out[42] (out) - 2.399041 data arrival time + 11 0.377175 0.565255 0.394161 2.394161 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.565359 0.000000 2.394161 v gpio_ib_mode_sel[13] (out) + 2.394161 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9155,13 +8987,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399041 data arrival time + -2.394161 data arrival time --------------------------------------------------------------------------------------------- - 4.149041 slack (MET) + 4.144161 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9170,10 +9002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 0.567423 0.399046 2.399046 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.567433 0.000000 2.399046 v gpio_ib_mode_sel[39] (out) - 2.399046 data arrival time + 11 0.377175 0.565255 0.394363 2.394363 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.565366 0.000000 2.394363 v gpio_vtrip_sel[13] (out) + 2.394363 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9183,13 +9015,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399046 data arrival time + -2.394363 data arrival time --------------------------------------------------------------------------------------------- - 4.149046 slack (MET) + 4.144363 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9198,10 +9030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 0.566294 0.399061 2.399061 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.566345 0.000000 2.399061 v gpio_dm2[38] (out) - 2.399061 data arrival time + 11 0.377729 0.565478 0.395075 2.395075 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.565498 0.000000 2.395075 v gpio_vtrip_sel[14] (out) + 2.395075 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9211,13 +9043,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399061 data arrival time + -2.395075 data arrival time --------------------------------------------------------------------------------------------- - 4.149061 slack (MET) + 4.145075 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9226,10 +9058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 0.568448 0.399116 2.399116 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.568499 0.000000 2.399116 v gpio_out[22] (out) - 2.399116 data arrival time + 11 0.378108 0.565977 0.395297 2.395297 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.565992 0.000000 2.395297 v gpio_ib_mode_sel[17] (out) + 2.395297 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9239,13 +9071,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399116 data arrival time + -2.395297 data arrival time --------------------------------------------------------------------------------------------- - 4.149116 slack (MET) + 4.145297 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9254,10 +9086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 0.566054 0.399142 2.399142 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.566127 0.000000 2.399142 v gpio_analog_pol[43] (out) - 2.399142 data arrival time + 11 0.378010 0.565854 0.395443 2.395442 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.565873 0.000000 2.395442 v gpio_ib_mode_sel[16] (out) + 2.395442 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9267,13 +9099,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399142 data arrival time + -2.395442 data arrival time --------------------------------------------------------------------------------------------- - 4.149142 slack (MET) + 4.145442 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9282,10 +9114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 0.566708 0.399142 2.399142 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.566725 0.000000 2.399142 v gpio_holdover[42] (out) - 2.399142 data arrival time + 11 0.378108 0.565977 0.396077 2.396077 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.566003 0.000000 2.396077 v gpio_vtrip_sel[17] (out) + 2.396077 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9295,13 +9127,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399142 data arrival time + -2.396077 data arrival time --------------------------------------------------------------------------------------------- - 4.149142 slack (MET) + 4.146077 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9310,10 +9142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 0.568585 0.399186 2.399186 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.568649 0.000000 2.399186 v gpio_out[21] (out) - 2.399186 data arrival time + 11 0.379088 0.567280 0.396177 2.396177 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.567289 0.000000 2.396177 v gpio_ib_mode_sel[0] (out) + 2.396177 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9323,13 +9155,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399186 data arrival time + -2.396177 data arrival time --------------------------------------------------------------------------------------------- - 4.149186 slack (MET) + 4.146177 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9338,10 +9170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 0.569253 0.399194 2.399194 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.569346 0.000000 2.399194 v gpio_out[29] (out) - 2.399194 data arrival time + 11 0.378010 0.565854 0.396223 2.396223 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.565886 0.000000 2.396223 v gpio_vtrip_sel[16] (out) + 2.396223 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9351,13 +9183,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399194 data arrival time + -2.396223 data arrival time --------------------------------------------------------------------------------------------- - 4.149194 slack (MET) + 4.146223 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9366,10 +9198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 0.567423 0.399191 2.399191 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.567435 0.000000 2.399191 v gpio_vtrip_sel[39] (out) - 2.399191 data arrival time + 11 0.378593 0.566610 0.396327 2.396327 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.566629 0.000000 2.396327 v gpio_ib_mode_sel[18] (out) + 2.396327 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9379,13 +9211,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399191 data arrival time + -2.396327 data arrival time --------------------------------------------------------------------------------------------- - 4.149191 slack (MET) + 4.146327 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9394,10 +9226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 0.566054 0.399199 2.399199 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.566128 0.000000 2.399199 v gpio_dm0[43] (out) - 2.399199 data arrival time + 11 0.380186 0.569533 0.396430 2.396430 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.569552 0.000000 2.396430 v gpio_ib_mode_sel[36] (out) + 2.396430 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9407,13 +9239,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399199 data arrival time + -2.396430 data arrival time --------------------------------------------------------------------------------------------- - 4.149199 slack (MET) + 4.146430 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9422,10 +9254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 0.567682 0.399204 2.399204 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.567757 0.000000 2.399204 v gpio_holdover[23] (out) - 2.399204 data arrival time + 11 0.378622 0.566294 0.396436 2.396436 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.566302 0.000000 2.396436 v gpio_ib_mode_sel[38] (out) + 2.396436 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9435,13 +9267,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399204 data arrival time + -2.396436 data arrival time --------------------------------------------------------------------------------------------- - 4.149205 slack (MET) + 4.146436 slack (MET) Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9450,10 +9282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 0.567280 0.399216 2.399215 v gpio_loopback_zero[0] (in) + 11 0.379088 0.567280 0.396446 2.396446 v gpio_loopback_zero[0] (in) gpio_loopback_zero[0] (net) - 0.567343 0.000000 2.399215 v gpio_holdover[0] (out) - 2.399215 data arrival time + 0.567291 0.000000 2.396446 v gpio_vtrip_sel[0] (out) + 2.396446 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9463,13 +9295,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399215 data arrival time + -2.396446 data arrival time --------------------------------------------------------------------------------------------- - 4.149215 slack (MET) + 4.146446 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9478,11 +9310,11 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 0.566054 0.399242 2.399242 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.566130 0.000000 2.399242 v gpio_analog_en[43] (out) - 2.399242 data arrival time - + 11 0.377175 0.565255 0.396558 2.396558 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.565457 0.000000 2.396558 v gpio_out[13] (out) + 2.396558 data arrival time + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 0.250000 0.250000 clock uncertainty @@ -9491,13 +9323,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399242 data arrival time + -2.396558 data arrival time --------------------------------------------------------------------------------------------- - 4.149242 slack (MET) + 4.146558 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9506,10 +9338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 0.568453 0.399239 2.399239 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.568553 0.000000 2.399239 v gpio_holdover[31] (out) - 2.399239 data arrival time + 11 0.378622 0.566294 0.396581 2.396581 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.566303 0.000000 2.396581 v gpio_vtrip_sel[38] (out) + 2.396581 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9519,13 +9351,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399239 data arrival time + -2.396581 data arrival time --------------------------------------------------------------------------------------------- - 4.149239 slack (MET) + 4.146581 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9534,10 +9366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 0.566708 0.399243 2.399243 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.566727 0.000000 2.399243 v gpio_dm2[42] (out) - 2.399243 data arrival time + 11 0.379213 0.567682 0.396635 2.396635 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.567701 0.000000 2.396635 v gpio_ib_mode_sel[23] (out) + 2.396635 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9547,13 +9379,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399243 data arrival time + -2.396635 data arrival time --------------------------------------------------------------------------------------------- - 4.149243 slack (MET) + 4.146635 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9562,10 +9394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 0.569363 0.399283 2.399283 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.569449 0.000000 2.399283 v gpio_out[27] (out) - 2.399283 data arrival time + 11 0.378344 0.566054 0.396744 2.396744 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.566075 0.000000 2.396744 v gpio_ib_mode_sel[43] (out) + 2.396744 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9575,13 +9407,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399283 data arrival time + -2.396744 data arrival time --------------------------------------------------------------------------------------------- - 4.149283 slack (MET) + 4.146743 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9590,10 +9422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 0.566054 0.399294 2.399294 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.566131 0.000000 2.399294 v gpio_dm1[43] (out) - 2.399294 data arrival time + 11 0.377832 0.564539 0.397042 2.397042 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.564547 0.000000 2.397042 v gpio_ib_mode_sel[40] (out) + 2.397042 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9603,13 +9435,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399294 data arrival time + -2.397042 data arrival time --------------------------------------------------------------------------------------------- - 4.149293 slack (MET) + 4.147042 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9618,10 +9450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 0.568904 0.399306 2.399306 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.568958 0.000000 2.399306 v gpio_out[20] (out) - 2.399306 data arrival time + 11 0.377729 0.565478 0.397038 2.397038 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.565537 0.000000 2.397038 v gpio_out[14] (out) + 2.397038 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9631,13 +9463,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399306 data arrival time + -2.397038 data arrival time --------------------------------------------------------------------------------------------- - 4.149306 slack (MET) + 4.147038 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9646,10 +9478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 0.569359 0.399304 2.399304 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.569445 0.000000 2.399304 v gpio_out[36] (out) - 2.399304 data arrival time + 11 0.378593 0.566610 0.397108 2.397108 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.566641 0.000000 2.397108 v gpio_vtrip_sel[18] (out) + 2.397108 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9659,13 +9491,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399304 data arrival time + -2.397108 data arrival time --------------------------------------------------------------------------------------------- - 4.149304 slack (MET) + 4.147108 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9674,10 +9506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 0.566708 0.399330 2.399330 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.566728 0.000000 2.399330 v gpio_analog_sel[42] (out) - 2.399330 data arrival time + 11 0.377175 0.565255 0.397119 2.397119 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.565485 0.000000 2.397119 v gpio_holdover[13] (out) + 2.397119 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9687,13 +9519,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399330 data arrival time + -2.397119 data arrival time --------------------------------------------------------------------------------------------- - 4.149330 slack (MET) + 4.147119 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9702,10 +9534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 0.566054 0.399333 2.399333 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.566132 0.000000 2.399333 v gpio_slow_sel[43] (out) - 2.399333 data arrival time + 11 0.380343 0.569472 0.397116 2.397116 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.569486 0.000000 2.397116 v gpio_ib_mode_sel[37] (out) + 2.397116 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9715,13 +9547,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399333 data arrival time + -2.397116 data arrival time --------------------------------------------------------------------------------------------- - 4.149333 slack (MET) + 4.147116 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9730,10 +9562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 0.566610 0.399340 2.399340 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.566696 0.000000 2.399340 v gpio_analog_sel[18] (out) - 2.399340 data arrival time + 11 0.377904 0.564643 0.397117 2.397117 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.564651 0.000000 2.397117 v gpio_ib_mode_sel[41] (out) + 2.397117 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9743,13 +9575,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399340 data arrival time + -2.397117 data arrival time --------------------------------------------------------------------------------------------- - 4.149340 slack (MET) + 4.147117 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9758,10 +9590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 0.567968 0.399342 2.399342 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.568069 0.000000 2.399342 v gpio_dm2[28] (out) - 2.399342 data arrival time + 11 0.377832 0.564539 0.397187 2.397187 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.564549 0.000000 2.397187 v gpio_vtrip_sel[40] (out) + 2.397187 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9771,13 +9603,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399342 data arrival time + -2.397187 data arrival time --------------------------------------------------------------------------------------------- - 4.149343 slack (MET) + 4.147187 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9786,10 +9618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 0.565478 0.399377 2.399377 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.565612 0.000000 2.399377 v gpio_analog_pol[14] (out) - 2.399377 data arrival time + 11 0.378010 0.565854 0.397229 2.397229 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.565908 0.000000 2.397229 v gpio_out[16] (out) + 2.397229 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9799,13 +9631,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399377 data arrival time + -2.397229 data arrival time --------------------------------------------------------------------------------------------- - 4.149377 slack (MET) + 4.147228 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9814,10 +9646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 0.568182 0.399414 2.399414 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.568276 0.000000 2.399414 v gpio_dm2[30] (out) - 2.399414 data arrival time + 11 0.378622 0.566294 0.397226 2.397226 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.566311 0.000000 2.397226 v gpio_out[38] (out) + 2.397226 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9827,13 +9659,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399414 data arrival time + -2.397226 data arrival time --------------------------------------------------------------------------------------------- - 4.149414 slack (MET) + 4.147226 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9842,10 +9674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 0.568738 0.399415 2.399415 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.568842 0.000000 2.399415 v gpio_holdover[34] (out) - 2.399415 data arrival time + 11 0.379767 0.568585 0.397263 2.397263 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.568608 0.000000 2.397263 v gpio_ib_mode_sel[21] (out) + 2.397263 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9855,13 +9687,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399415 data arrival time + -2.397263 data arrival time --------------------------------------------------------------------------------------------- - 4.149415 slack (MET) + 4.147263 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9870,10 +9702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 0.565854 0.399513 2.399513 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.565978 0.000000 2.399513 v gpio_analog_pol[16] (out) - 2.399513 data arrival time + 11 0.377904 0.564643 0.397261 2.397261 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.564653 0.000000 2.397261 v gpio_vtrip_sel[41] (out) + 2.397261 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9883,13 +9715,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399513 data arrival time + -2.397261 data arrival time --------------------------------------------------------------------------------------------- - 4.149513 slack (MET) + 4.147261 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9898,10 +9730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 0.567455 0.399540 2.399540 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.567580 0.000000 2.399540 v gpio_dm2[33] (out) - 2.399540 data arrival time + 11 0.378108 0.565977 0.397332 2.397332 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.566029 0.000000 2.397332 v gpio_out[17] (out) + 2.397332 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9911,13 +9743,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399540 data arrival time + -2.397332 data arrival time --------------------------------------------------------------------------------------------- - 4.149539 slack (MET) + 4.147332 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9926,10 +9758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 0.567423 0.399544 2.399544 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.567439 0.000000 2.399544 v gpio_out[39] (out) - 2.399544 data arrival time + 11 0.380186 0.569533 0.397386 2.397386 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.569568 0.000000 2.397386 v gpio_vtrip_sel[36] (out) + 2.397386 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9939,13 +9771,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399544 data arrival time + -2.397386 data arrival time --------------------------------------------------------------------------------------------- - 4.149543 slack (MET) + 4.147386 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9954,10 +9786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 0.566708 0.399648 2.399648 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.566733 0.000000 2.399648 v gpio_analog_pol[42] (out) - 2.399648 data arrival time + 11 0.379213 0.567682 0.397416 2.397416 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.567714 0.000000 2.397416 v gpio_vtrip_sel[23] (out) + 2.397416 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9967,13 +9799,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399648 data arrival time + -2.397416 data arrival time --------------------------------------------------------------------------------------------- - 4.149648 slack (MET) + 4.147416 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9982,10 +9814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 0.567423 0.399644 2.399644 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.567440 0.000000 2.399644 v gpio_holdover[39] (out) - 2.399644 data arrival time + 11 0.379779 0.568448 0.397437 2.397437 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.568467 0.000000 2.397437 v gpio_ib_mode_sel[22] (out) + 2.397437 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9995,13 +9827,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399644 data arrival time + -2.397437 data arrival time --------------------------------------------------------------------------------------------- - 4.149644 slack (MET) + 4.147437 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10010,10 +9842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 0.568448 0.399650 2.399650 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.568513 0.000000 2.399650 v gpio_holdover[22] (out) - 2.399650 data arrival time + 11 0.377832 0.564539 0.397537 2.397537 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.564553 0.000000 2.397537 v gpio_out[40] (out) + 2.397537 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10023,13 +9855,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399650 data arrival time + -2.397537 data arrival time --------------------------------------------------------------------------------------------- - 4.149650 slack (MET) + 4.147538 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10038,10 +9870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 0.565977 0.399661 2.399661 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.566100 0.000000 2.399661 v gpio_analog_pol[17] (out) - 2.399661 data arrival time + 11 0.377729 0.565478 0.397600 2.397600 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.565553 0.000000 2.397600 v gpio_holdover[14] (out) + 2.397600 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10051,13 +9883,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399661 data arrival time + -2.397600 data arrival time --------------------------------------------------------------------------------------------- - 4.149660 slack (MET) + 4.147600 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10066,10 +9898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 0.566294 0.399659 2.399659 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.566360 0.000000 2.399659 v gpio_analog_sel[38] (out) - 2.399659 data arrival time + 11 0.377904 0.564643 0.397612 2.397612 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.564657 0.000000 2.397612 v gpio_out[41] (out) + 2.397612 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10079,13 +9911,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399659 data arrival time + -2.397612 data arrival time --------------------------------------------------------------------------------------------- - 4.149660 slack (MET) + 4.147612 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10094,10 +9926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 0.566944 0.399665 2.399665 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.567103 0.000000 2.399665 v gpio_analog_sel[24] (out) - 2.399665 data arrival time + 11 0.377832 0.564539 0.397638 2.397638 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.564554 0.000000 2.397638 v gpio_holdover[40] (out) + 2.397638 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10107,13 +9939,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399665 data arrival time + -2.397638 data arrival time --------------------------------------------------------------------------------------------- - 4.149665 slack (MET) + 4.147638 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10122,10 +9954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 0.568585 0.399681 2.399681 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.568663 0.000000 2.399681 v gpio_holdover[21] (out) - 2.399681 data arrival time + 11 0.377904 0.564643 0.397712 2.397712 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.564658 0.000000 2.397712 v gpio_holdover[41] (out) + 2.397712 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10135,13 +9967,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399681 data arrival time + -2.397712 data arrival time --------------------------------------------------------------------------------------------- - 4.149681 slack (MET) + 4.147712 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10150,10 +9982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 0.569493 0.399687 2.399687 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.569545 0.000000 2.399687 v gpio_holdover[32] (out) - 2.399687 data arrival time + 11 0.377832 0.564539 0.397739 2.397739 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.564555 0.000000 2.397739 v gpio_dm2[40] (out) + 2.397739 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10163,13 +9995,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399687 data arrival time + -2.397739 data arrival time --------------------------------------------------------------------------------------------- - 4.149687 slack (MET) + 4.147739 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10178,10 +10010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 0.569457 0.399695 2.399695 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.569513 0.000000 2.399695 v gpio_out[15] (out) - 2.399695 data arrival time + 11 0.378010 0.565854 0.397763 2.397763 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.565921 0.000000 2.397763 v gpio_holdover[16] (out) + 2.397763 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10191,13 +10023,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399695 data arrival time + -2.397763 data arrival time --------------------------------------------------------------------------------------------- - 4.149695 slack (MET) + 4.147763 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10206,10 +10038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 0.566708 0.399706 2.399706 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.566734 0.000000 2.399706 v gpio_dm0[42] (out) - 2.399706 data arrival time + 11 0.377175 0.565255 0.397786 2.397786 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.565520 0.000000 2.397786 v gpio_dm2[13] (out) + 2.397786 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10219,13 +10051,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399706 data arrival time + -2.397786 data arrival time --------------------------------------------------------------------------------------------- - 4.149705 slack (MET) + 4.147786 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10234,10 +10066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 0.567423 0.399746 2.399746 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.567442 0.000000 2.399746 v gpio_dm2[39] (out) - 2.399746 data arrival time + 11 0.377904 0.564643 0.397813 2.397813 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.564659 0.000000 2.397813 v gpio_dm2[41] (out) + 2.397813 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10247,13 +10079,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399746 data arrival time + -2.397813 data arrival time --------------------------------------------------------------------------------------------- - 4.149745 slack (MET) + 4.147813 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10262,10 +10094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 0.567682 0.399750 2.399750 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.567773 0.000000 2.399750 v gpio_dm2[23] (out) - 2.399750 data arrival time + 11 0.380034 0.568904 0.397818 2.397819 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.568928 0.000000 2.397819 v gpio_ib_mode_sel[20] (out) + 2.397819 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10275,13 +10107,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399750 data arrival time + -2.397819 data arrival time --------------------------------------------------------------------------------------------- - 4.149750 slack (MET) + 4.147818 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10290,10 +10122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 0.569253 0.399757 2.399757 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.569365 0.000000 2.399757 v gpio_holdover[29] (out) - 2.399757 data arrival time + 11 0.377832 0.564539 0.397826 2.397825 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.564556 0.000000 2.397825 v gpio_analog_sel[40] (out) + 2.397825 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10303,13 +10135,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399757 data arrival time + -2.397825 data arrival time --------------------------------------------------------------------------------------------- - 4.149756 slack (MET) + 4.147825 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10318,10 +10150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 0.566708 0.399769 2.399769 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.566735 0.000000 2.399769 v gpio_analog_en[42] (out) - 2.399769 data arrival time + 11 0.378108 0.565977 0.397866 2.397866 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.566042 0.000000 2.397866 v gpio_holdover[17] (out) + 2.397866 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10331,13 +10163,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399769 data arrival time + -2.397866 data arrival time --------------------------------------------------------------------------------------------- - 4.149769 slack (MET) + 4.147866 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10346,10 +10178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 0.565478 0.399781 2.399781 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.565629 0.000000 2.399781 v gpio_dm0[14] (out) - 2.399781 data arrival time + 11 0.378593 0.566610 0.397878 2.397878 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.566657 0.000000 2.397878 v gpio_out[18] (out) + 2.397878 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10359,13 +10191,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399781 data arrival time + -2.397878 data arrival time --------------------------------------------------------------------------------------------- - 4.149781 slack (MET) + 4.147878 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10374,10 +10206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 0.567280 0.399788 2.399788 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.567359 0.000000 2.399788 v gpio_dm2[0] (out) - 2.399788 data arrival time + 11 0.377904 0.564643 0.397900 2.397900 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.564661 0.000000 2.397900 v gpio_analog_sel[41] (out) + 2.397900 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10387,13 +10219,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399788 data arrival time + -2.397900 data arrival time --------------------------------------------------------------------------------------------- - 4.149788 slack (MET) + 4.147900 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10402,10 +10234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 0.566708 0.399800 2.399801 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.566736 0.000000 2.399801 v gpio_dm1[42] (out) - 2.399801 data arrival time + 11 0.378344 0.566054 0.398024 2.398025 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.566099 0.000000 2.398025 v gpio_vtrip_sel[43] (out) + 2.398025 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10415,13 +10247,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399801 data arrival time + -2.398025 data arrival time --------------------------------------------------------------------------------------------- - 4.149801 slack (MET) + 4.148024 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10430,10 +10262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 0.568453 0.399809 2.399809 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.568573 0.000000 2.399809 v gpio_dm2[31] (out) - 2.399809 data arrival time + 11 0.380407 0.569491 0.398037 2.398037 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.569514 0.000000 2.398037 v gpio_ib_mode_sel[19] (out) + 2.398037 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10443,13 +10275,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399809 data arrival time + -2.398037 data arrival time --------------------------------------------------------------------------------------------- - 4.149809 slack (MET) + 4.148036 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10458,10 +10290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 0.565854 0.399823 2.399823 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.565989 0.000000 2.399823 v gpio_dm0[16] (out) - 2.399823 data arrival time + 11 0.379767 0.568585 0.398043 2.398043 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.568622 0.000000 2.398043 v gpio_vtrip_sel[21] (out) + 2.398043 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10471,13 +10303,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399823 data arrival time + -2.398043 data arrival time --------------------------------------------------------------------------------------------- - 4.149823 slack (MET) + 4.148043 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10486,10 +10318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 0.567423 0.399833 2.399833 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.567443 0.000000 2.399833 v gpio_analog_sel[39] (out) - 2.399833 data arrival time + 11 0.379779 0.568448 0.398110 2.398110 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.568478 0.000000 2.398110 v gpio_vtrip_sel[22] (out) + 2.398110 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10499,13 +10331,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399833 data arrival time + -2.398110 data arrival time --------------------------------------------------------------------------------------------- - 4.149833 slack (MET) + 4.148110 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10514,10 +10346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 0.568904 0.399841 2.399841 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.568972 0.000000 2.399841 v gpio_holdover[20] (out) - 2.399841 data arrival time + 11 0.377175 0.565255 0.398137 2.398137 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.565539 0.000000 2.398137 v gpio_analog_sel[13] (out) + 2.398137 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10527,13 +10359,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399841 data arrival time + -2.398137 data arrival time --------------------------------------------------------------------------------------------- - 4.149840 slack (MET) + 4.148137 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10542,10 +10374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 0.566708 0.399840 2.399840 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.566736 0.000000 2.399840 v gpio_slow_sel[42] (out) - 2.399840 data arrival time + 11 0.377832 0.564539 0.398143 2.398143 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.564561 0.000000 2.398143 v gpio_analog_pol[40] (out) + 2.398143 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10555,13 +10387,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399840 data arrival time + -2.398143 data arrival time --------------------------------------------------------------------------------------------- - 4.149840 slack (MET) + 4.148143 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10570,10 +10402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 0.569363 0.399844 2.399844 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.569467 0.000000 2.399844 v gpio_holdover[27] (out) - 2.399844 data arrival time + 11 0.380394 0.569457 0.398142 2.398142 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.569481 0.000000 2.398142 v gpio_ib_mode_sel[15] (out) + 2.398142 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10583,13 +10415,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399844 data arrival time + -2.398142 data arrival time --------------------------------------------------------------------------------------------- - 4.149844 slack (MET) + 4.148141 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10598,10 +10430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 0.569359 0.399865 2.399865 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.569463 0.000000 2.399865 v gpio_holdover[36] (out) - 2.399865 data arrival time + 11 0.378622 0.566294 0.398163 2.398163 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.566326 0.000000 2.398163 v gpio_holdover[38] (out) + 2.398163 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10611,13 +10443,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399865 data arrival time + -2.398163 data arrival time --------------------------------------------------------------------------------------------- - 4.149866 slack (MET) + 4.148163 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10626,10 +10458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 0.567968 0.399900 2.399900 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.568089 0.000000 2.399900 v gpio_analog_sel[28] (out) - 2.399900 data arrival time + 11 0.377729 0.565478 0.398171 2.398171 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.565570 0.000000 2.398171 v gpio_dm2[14] (out) + 2.398171 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10639,13 +10471,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399900 data arrival time + -2.398171 data arrival time --------------------------------------------------------------------------------------------- - 4.149900 slack (MET) + 4.148171 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10654,10 +10486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 0.569491 0.399907 2.399907 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.569554 0.000000 2.399907 v gpio_out[19] (out) - 2.399907 data arrival time + 11 0.377832 0.564539 0.398201 2.398201 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.564562 0.000000 2.398201 v gpio_dm0[40] (out) + 2.398201 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10667,13 +10499,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399907 data arrival time + -2.398201 data arrival time --------------------------------------------------------------------------------------------- - 4.149907 slack (MET) + 4.148201 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10682,10 +10514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 0.566610 0.399943 2.399943 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.566716 0.000000 2.399943 v gpio_analog_pol[18] (out) - 2.399943 data arrival time + 11 0.377904 0.564643 0.398218 2.398218 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.564665 0.000000 2.398218 v gpio_analog_pol[41] (out) + 2.398218 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10695,13 +10527,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399943 data arrival time + -2.398218 data arrival time --------------------------------------------------------------------------------------------- - 4.149943 slack (MET) + 4.148218 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10710,10 +10542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 0.565977 0.399971 2.399971 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.566111 0.000000 2.399971 v gpio_dm0[17] (out) - 2.399971 data arrival time + 11 0.377832 0.564539 0.398244 2.398244 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.564563 0.000000 2.398244 v gpio_analog_en[40] (out) + 2.398244 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10723,13 +10555,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399971 data arrival time + -2.398244 data arrival time --------------------------------------------------------------------------------------------- - 4.149971 slack (MET) + 4.148244 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10738,10 +10570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 0.568738 0.399986 2.399986 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.568862 0.000000 2.399986 v gpio_dm2[34] (out) - 2.399986 data arrival time + 11 0.377904 0.564643 0.398275 2.398275 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.564666 0.000000 2.398275 v gpio_dm0[41] (out) + 2.398275 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10751,13 +10583,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399986 data arrival time + -2.398275 data arrival time --------------------------------------------------------------------------------------------- - 4.149985 slack (MET) + 4.148275 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10766,10 +10598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 0.568182 0.400016 2.400016 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.568296 0.000000 2.400016 v gpio_analog_sel[30] (out) - 2.400016 data arrival time + 11 0.377832 0.564539 0.398295 2.398295 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.564564 0.000000 2.398295 v gpio_dm1[40] (out) + 2.398295 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10779,13 +10611,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400016 data arrival time + -2.398295 data arrival time --------------------------------------------------------------------------------------------- - 4.150015 slack (MET) + 4.148295 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10794,10 +10626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 0.565478 0.400025 2.400025 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.565639 0.000000 2.400025 v gpio_analog_en[14] (out) - 2.400025 data arrival time + 11 0.378010 0.565854 0.398309 2.398309 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.565937 0.000000 2.398309 v gpio_dm2[16] (out) + 2.398309 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10807,13 +10639,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400025 data arrival time + -2.398309 data arrival time --------------------------------------------------------------------------------------------- - 4.150024 slack (MET) + 4.148309 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10822,10 +10654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 0.567455 0.400029 2.400029 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.567599 0.000000 2.400029 v gpio_analog_sel[33] (out) - 2.400029 data arrival time + 11 0.377904 0.564643 0.398318 2.398319 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.564667 0.000000 2.398319 v gpio_analog_en[41] (out) + 2.398319 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10835,13 +10667,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400029 data arrival time + -2.398319 data arrival time --------------------------------------------------------------------------------------------- - 4.150029 slack (MET) + 4.148318 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10850,10 +10682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 0.565854 0.400056 2.400056 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.565999 0.000000 2.400056 v gpio_analog_en[16] (out) - 2.400056 data arrival time + 11 0.378593 0.566610 0.398324 2.398324 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.566668 0.000000 2.398324 v gpio_holdover[18] (out) + 2.398324 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10863,13 +10695,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400056 data arrival time + -2.398324 data arrival time --------------------------------------------------------------------------------------------- - 4.150056 slack (MET) + 4.148324 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10878,10 +10710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 0.566294 0.400076 2.400076 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.566372 0.000000 2.400076 v gpio_analog_pol[38] (out) - 2.400076 data arrival time + 11 0.377832 0.564539 0.398335 2.398335 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.564564 0.000000 2.398335 v gpio_slow_sel[40] (out) + 2.398335 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10891,13 +10723,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400076 data arrival time + -2.398335 data arrival time --------------------------------------------------------------------------------------------- - 4.150076 slack (MET) + 4.148335 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10906,10 +10738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 0.565255 0.400083 2.400083 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.565661 0.000000 2.400083 v gpio_analog_pol[13] (out) - 2.400083 data arrival time + 11 0.380343 0.569472 0.398350 2.398350 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.569506 0.000000 2.398350 v gpio_vtrip_sel[37] (out) + 2.398350 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10919,13 +10751,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400083 data arrival time + -2.398350 data arrival time --------------------------------------------------------------------------------------------- - 4.150083 slack (MET) + 4.148350 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10934,10 +10766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 0.566294 0.400134 2.400134 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.566374 0.000000 2.400134 v gpio_dm0[38] (out) - 2.400134 data arrival time + 11 0.377904 0.564643 0.398370 2.398370 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.564668 0.000000 2.398370 v gpio_dm1[41] (out) + 2.398370 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10947,13 +10779,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400134 data arrival time + -2.398370 data arrival time --------------------------------------------------------------------------------------------- - 4.150134 slack (MET) + 4.148370 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10962,10 +10794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 0.567423 0.400152 2.400152 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.567448 0.000000 2.400152 v gpio_analog_pol[39] (out) - 2.400152 data arrival time + 11 0.378108 0.565977 0.398412 2.398412 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.566058 0.000000 2.398412 v gpio_dm2[17] (out) + 2.398412 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10975,69 +10807,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400152 data arrival time + -2.398412 data arrival time --------------------------------------------------------------------------------------------- - 4.150152 slack (MET) + 4.148411 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380934 0.569560 0.400164 2.400164 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.569578 0.000000 2.400164 v gpio_ib_mode_sel[35] (out) - 2.400164 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.400164 data arrival time ---------------------------------------------------------------------------------------------- - 4.150164 slack (MET) - - -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.378622 0.566294 0.400177 2.400177 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.566375 0.000000 2.400177 v gpio_analog_en[38] (out) - 2.400177 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.400177 data arrival time ---------------------------------------------------------------------------------------------- - 4.150177 slack (MET) - - -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11046,10 +10822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 0.567682 0.400194 2.400194 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.567788 0.000000 2.400194 v gpio_analog_sel[23] (out) - 2.400194 data arrival time + 11 0.377904 0.564643 0.398409 2.398409 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.564668 0.000000 2.398409 v gpio_slow_sel[41] (out) + 2.398409 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11059,13 +10835,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400194 data arrival time + -2.398409 data arrival time --------------------------------------------------------------------------------------------- - 4.150194 slack (MET) + 4.148409 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11074,10 +10850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 0.565854 0.400194 2.400194 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.566004 0.000000 2.400194 v gpio_dm1[16] (out) - 2.400194 data arrival time + 11 0.378344 0.566054 0.398536 2.398536 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.566111 0.000000 2.398536 v gpio_out[43] (out) + 2.398536 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11087,13 +10863,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400194 data arrival time + -2.398536 data arrival time --------------------------------------------------------------------------------------------- - 4.150194 slack (MET) + 4.148536 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11102,10 +10878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 0.568448 0.400196 2.400196 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.568528 0.000000 2.400196 v gpio_dm2[22] (out) - 2.400196 data arrival time + 11 0.379241 0.566708 0.398545 2.398545 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.566718 0.000000 2.398545 v gpio_ib_mode_sel[42] (out) + 2.398545 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11115,13 +10891,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400196 data arrival time + -2.398545 data arrival time --------------------------------------------------------------------------------------------- - 4.150196 slack (MET) + 4.148545 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11130,10 +10906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 0.565977 0.400205 2.400205 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.566121 0.000000 2.400205 v gpio_analog_en[17] (out) - 2.400205 data arrival time + 11 0.380034 0.568904 0.398599 2.398599 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.568942 0.000000 2.398599 v gpio_vtrip_sel[20] (out) + 2.398599 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11143,13 +10919,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400205 data arrival time + -2.398599 data arrival time --------------------------------------------------------------------------------------------- - 4.150205 slack (MET) + 4.148599 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11158,10 +10934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 0.566610 0.400203 2.400203 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.566725 0.000000 2.400203 v gpio_dm0[18] (out) - 2.400203 data arrival time + 11 0.378344 0.566054 0.398637 2.398637 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.566113 0.000000 2.398637 v gpio_holdover[43] (out) + 2.398637 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11171,13 +10947,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400203 data arrival time + -2.398637 data arrival time --------------------------------------------------------------------------------------------- - 4.150203 slack (MET) + 4.148637 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11186,10 +10962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 0.567423 0.400209 2.400209 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.567449 0.000000 2.400209 v gpio_dm0[39] (out) - 2.400209 data arrival time + 11 0.379088 0.567280 0.398652 2.398652 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.567329 0.000000 2.398652 v gpio_out[0] (out) + 2.398652 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11199,13 +10975,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400209 data arrival time + -2.398652 data arrival time --------------------------------------------------------------------------------------------- - 4.150209 slack (MET) + 4.148652 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11214,10 +10990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 0.566294 0.400229 2.400229 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.566377 0.000000 2.400229 v gpio_dm1[38] (out) - 2.400229 data arrival time + 11 0.377729 0.565478 0.398660 2.398660 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.565586 0.000000 2.398660 v gpio_analog_sel[14] (out) + 2.398660 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11227,13 +11003,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400229 data arrival time + -2.398660 data arrival time --------------------------------------------------------------------------------------------- - 4.150229 slack (MET) + 4.148660 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11242,10 +11018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 0.568585 0.400227 2.400227 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.568680 0.000000 2.400227 v gpio_dm2[21] (out) - 2.400227 data arrival time + 11 0.379213 0.567682 0.398670 2.398670 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.567742 0.000000 2.398670 v gpio_out[23] (out) + 2.398670 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11255,13 +11031,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400227 data arrival time + -2.398670 data arrival time --------------------------------------------------------------------------------------------- - 4.150227 slack (MET) + 4.148670 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11270,10 +11046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 0.569457 0.400230 2.400230 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.569527 0.000000 2.400230 v gpio_holdover[15] (out) - 2.400230 data arrival time + 11 0.379241 0.566708 0.398690 2.398690 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.566720 0.000000 2.398690 v gpio_vtrip_sel[42] (out) + 2.398690 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11283,13 +11059,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400230 data arrival time + -2.398690 data arrival time --------------------------------------------------------------------------------------------- - 4.150229 slack (MET) + 4.148690 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11298,10 +11074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 0.569493 0.400241 2.400241 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.569559 0.000000 2.400241 v gpio_dm2[32] (out) - 2.400241 data arrival time + 11 0.378344 0.566054 0.398738 2.398738 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.566116 0.000000 2.398738 v gpio_dm2[43] (out) + 2.398738 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11311,13 +11087,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400241 data arrival time + -2.398738 data arrival time --------------------------------------------------------------------------------------------- - 4.150241 slack (MET) + 4.148737 slack (MET) Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11326,10 +11102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 0.565854 0.400247 2.400247 v gpio_loopback_zero[16] (in) + 11 0.378010 0.565854 0.398778 2.398778 v gpio_loopback_zero[16] (in) gpio_loopback_zero[16] (net) - 0.566006 0.000000 2.400247 v gpio_slow_sel[16] (out) - 2.400247 data arrival time + 0.565952 0.000000 2.398778 v gpio_analog_sel[16] (out) + 2.398778 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11339,13 +11115,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400247 data arrival time + -2.398778 data arrival time --------------------------------------------------------------------------------------------- - 4.150248 slack (MET) + 4.148778 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11354,10 +11130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 0.567423 0.400253 2.400253 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.567450 0.000000 2.400253 v gpio_analog_en[39] (out) - 2.400253 data arrival time + 11 0.380407 0.569491 0.398818 2.398818 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.569528 0.000000 2.398818 v gpio_vtrip_sel[19] (out) + 2.398818 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11367,13 +11143,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400253 data arrival time + -2.398818 data arrival time --------------------------------------------------------------------------------------------- - 4.150253 slack (MET) + 4.148818 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11382,10 +11158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 0.566294 0.400268 2.400268 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.566378 0.000000 2.400268 v gpio_slow_sel[38] (out) - 2.400268 data arrival time + 11 0.378344 0.566054 0.398824 2.398824 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.566118 0.000000 2.398824 v gpio_analog_sel[43] (out) + 2.398824 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11395,13 +11171,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400268 data arrival time + -2.398824 data arrival time --------------------------------------------------------------------------------------------- - 4.150268 slack (MET) + 4.148825 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11410,10 +11186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 0.568453 0.400299 2.400299 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.568592 0.000000 2.400299 v gpio_analog_sel[31] (out) - 2.400299 data arrival time + 11 0.378593 0.566610 0.398871 2.398871 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.566682 0.000000 2.398871 v gpio_dm2[18] (out) + 2.398871 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11423,13 +11199,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400299 data arrival time + -2.398871 data arrival time --------------------------------------------------------------------------------------------- - 4.150299 slack (MET) + 4.148870 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11438,10 +11214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 0.567423 0.400299 2.400299 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.567451 0.000000 2.400299 v gpio_dm1[39] (out) - 2.400299 data arrival time + 11 0.378108 0.565977 0.398880 2.398880 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.566072 0.000000 2.398880 v gpio_analog_sel[17] (out) + 2.398880 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11451,13 +11227,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400299 data arrival time + -2.398880 data arrival time --------------------------------------------------------------------------------------------- - 4.150299 slack (MET) + 4.148880 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11466,10 +11242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 0.565478 0.400320 2.400321 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.565651 0.000000 2.400321 v gpio_dm1[14] (out) - 2.400321 data arrival time + 11 0.380394 0.569457 0.398923 2.398923 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.569495 0.000000 2.398923 v gpio_vtrip_sel[15] (out) + 2.398923 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11479,13 +11255,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400321 data arrival time + -2.398923 data arrival time --------------------------------------------------------------------------------------------- - 4.150320 slack (MET) + 4.148923 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11494,10 +11270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 0.569253 0.400328 2.400328 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.569386 0.000000 2.400328 v gpio_dm2[29] (out) - 2.400328 data arrival time + 11 0.379241 0.566708 0.399041 2.399041 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.566724 0.000000 2.399041 v gpio_out[42] (out) + 2.399041 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11507,13 +11283,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400328 data arrival time + -2.399041 data arrival time --------------------------------------------------------------------------------------------- - 4.150328 slack (MET) + 4.149041 slack (MET) Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11522,94 +11298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 0.567423 0.400338 2.400338 v gpio_loopback_zero[39] (in) + 11 0.379719 0.567423 0.399046 2.399046 v gpio_loopback_zero[39] (in) gpio_loopback_zero[39] (net) - 0.567451 0.000000 2.400338 v gpio_slow_sel[39] (out) - 2.400338 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.400338 data arrival time ---------------------------------------------------------------------------------------------- - 4.150338 slack (MET) - - -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.379088 0.567280 0.400361 2.400361 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.567377 0.000000 2.400361 v gpio_analog_sel[0] (out) - 2.400361 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.400361 data arrival time ---------------------------------------------------------------------------------------------- - 4.150361 slack (MET) - - -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380034 0.568904 0.400387 2.400387 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.568988 0.000000 2.400387 v gpio_dm2[20] (out) - 2.400387 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.400387 data arrival time ---------------------------------------------------------------------------------------------- - 4.150387 slack (MET) - - -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380343 0.569472 0.400393 2.400393 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.569556 0.000000 2.400393 v gpio_out[37] (out) - 2.400393 data arrival time + 0.567433 0.000000 2.399046 v gpio_ib_mode_sel[39] (out) + 2.399046 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11619,13 +11311,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400393 data arrival time + -2.399046 data arrival time --------------------------------------------------------------------------------------------- - 4.150393 slack (MET) + 4.149046 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11634,10 +11326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 0.569363 0.400415 2.400415 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.569487 0.000000 2.400415 v gpio_dm2[27] (out) - 2.400415 data arrival time + 11 0.378622 0.566294 0.399061 2.399061 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.566345 0.000000 2.399061 v gpio_dm2[38] (out) + 2.399061 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11647,13 +11339,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400415 data arrival time + -2.399061 data arrival time --------------------------------------------------------------------------------------------- - 4.150414 slack (MET) + 4.149061 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11662,10 +11354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 0.565977 0.400430 2.400430 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.566130 0.000000 2.400430 v gpio_dm1[17] (out) - 2.400430 data arrival time + 11 0.379779 0.568448 0.399116 2.399116 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.568499 0.000000 2.399116 v gpio_out[22] (out) + 2.399116 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11675,13 +11367,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400430 data arrival time + -2.399116 data arrival time --------------------------------------------------------------------------------------------- - 4.150430 slack (MET) + 4.149116 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11690,10 +11382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 0.566610 0.400436 2.400436 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.566733 0.000000 2.400436 v gpio_analog_en[18] (out) - 2.400436 data arrival time + 11 0.378344 0.566054 0.399142 2.399142 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.566127 0.000000 2.399142 v gpio_analog_pol[43] (out) + 2.399142 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11703,13 +11395,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400436 data arrival time + -2.399142 data arrival time --------------------------------------------------------------------------------------------- - 4.150436 slack (MET) + 4.149142 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11718,10 +11410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 0.569359 0.400436 2.400436 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.569484 0.000000 2.400436 v gpio_dm2[36] (out) - 2.400436 data arrival time + 11 0.379241 0.566708 0.399142 2.399142 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.566725 0.000000 2.399142 v gpio_holdover[42] (out) + 2.399142 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11731,13 +11423,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400436 data arrival time + -2.399142 data arrival time --------------------------------------------------------------------------------------------- - 4.150435 slack (MET) + 4.149142 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11746,10 +11438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 0.569491 0.400442 2.400442 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.569568 0.000000 2.400442 v gpio_holdover[19] (out) - 2.400442 data arrival time + 11 0.379767 0.568585 0.399186 2.399186 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.568649 0.000000 2.399186 v gpio_out[21] (out) + 2.399186 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11759,13 +11451,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400442 data arrival time + -2.399186 data arrival time --------------------------------------------------------------------------------------------- - 4.150442 slack (MET) + 4.149186 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11774,10 +11466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 0.565255 0.400455 2.400455 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.565687 0.000000 2.400455 v gpio_dm0[13] (out) - 2.400455 data arrival time + 11 0.379719 0.567423 0.399191 2.399191 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.567435 0.000000 2.399191 v gpio_vtrip_sel[39] (out) + 2.399191 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11787,13 +11479,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400455 data arrival time + -2.399191 data arrival time --------------------------------------------------------------------------------------------- - 4.150455 slack (MET) + 4.149191 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11802,10 +11494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 0.565977 0.400467 2.400467 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.566131 0.000000 2.400467 v gpio_slow_sel[17] (out) - 2.400467 data arrival time + 11 0.378344 0.566054 0.399199 2.399199 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.566128 0.000000 2.399199 v gpio_dm0[43] (out) + 2.399199 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11815,13 +11507,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400467 data arrival time + -2.399199 data arrival time --------------------------------------------------------------------------------------------- - 4.150467 slack (MET) + 4.149199 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11830,10 +11522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 0.568738 0.400475 2.400476 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.568881 0.000000 2.400476 v gpio_analog_sel[34] (out) - 2.400476 data arrival time + 11 0.379213 0.567682 0.399204 2.399204 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.567757 0.000000 2.399204 v gpio_holdover[23] (out) + 2.399204 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11843,13 +11535,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400476 data arrival time + -2.399204 data arrival time --------------------------------------------------------------------------------------------- - 4.150476 slack (MET) + 4.149205 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11858,10 +11550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 0.569401 0.400517 2.400517 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.569484 0.000000 2.400517 v gpio_out[26] (out) - 2.400517 data arrival time + 11 0.379088 0.567280 0.399216 2.399215 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.567343 0.000000 2.399215 v gpio_holdover[0] (out) + 2.399215 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11871,13 +11563,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400517 data arrival time + -2.399215 data arrival time --------------------------------------------------------------------------------------------- - 4.150517 slack (MET) + 4.149215 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11886,10 +11578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 0.565255 0.400529 2.400529 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.565692 0.000000 2.400529 v gpio_analog_en[13] (out) - 2.400529 data arrival time + 11 0.378344 0.566054 0.399242 2.399242 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.566130 0.000000 2.399242 v gpio_analog_en[43] (out) + 2.399242 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11899,13 +11591,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400529 data arrival time + -2.399242 data arrival time --------------------------------------------------------------------------------------------- - 4.150529 slack (MET) + 4.149242 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11914,10 +11606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 0.565478 0.400545 2.400545 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.565661 0.000000 2.400545 v gpio_slow_sel[14] (out) - 2.400545 data arrival time + 11 0.379241 0.566708 0.399243 2.399243 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.566727 0.000000 2.399243 v gpio_dm2[42] (out) + 2.399243 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11927,13 +11619,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400545 data arrival time + -2.399243 data arrival time --------------------------------------------------------------------------------------------- - 4.150545 slack (MET) + 4.149243 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11942,10 +11634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 0.569560 0.400550 2.400550 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.569584 0.000000 2.400550 v gpio_vtrip_sel[35] (out) - 2.400550 data arrival time + 11 0.378344 0.566054 0.399294 2.399294 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.566131 0.000000 2.399294 v gpio_dm1[43] (out) + 2.399294 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11955,13 +11647,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400550 data arrival time + -2.399294 data arrival time --------------------------------------------------------------------------------------------- - 4.150550 slack (MET) + 4.149293 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11970,10 +11662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 0.566610 0.400574 2.400574 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.566738 0.000000 2.400574 v gpio_dm1[18] (out) - 2.400574 data arrival time + 11 0.380034 0.568904 0.399306 2.399306 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.568958 0.000000 2.399306 v gpio_out[20] (out) + 2.399306 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11983,13 +11675,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400574 data arrival time + -2.399306 data arrival time --------------------------------------------------------------------------------------------- - 4.150574 slack (MET) + 4.149306 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11998,10 +11690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 0.566610 0.400638 2.400638 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.566741 0.000000 2.400638 v gpio_slow_sel[18] (out) - 2.400638 data arrival time + 11 0.379241 0.566708 0.399330 2.399330 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.566728 0.000000 2.399330 v gpio_analog_sel[42] (out) + 2.399330 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12011,13 +11703,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400638 data arrival time + -2.399330 data arrival time --------------------------------------------------------------------------------------------- - 4.150638 slack (MET) + 4.149330 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12026,10 +11718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 0.568448 0.400665 2.400665 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.568542 0.000000 2.400665 v gpio_analog_sel[22] (out) - 2.400665 data arrival time + 11 0.378344 0.566054 0.399333 2.399333 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.566132 0.000000 2.399333 v gpio_slow_sel[43] (out) + 2.399333 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12039,13 +11731,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400665 data arrival time + -2.399333 data arrival time --------------------------------------------------------------------------------------------- - 4.150665 slack (MET) + 4.149333 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12054,10 +11746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 0.568585 0.400695 2.400695 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.568695 0.000000 2.400695 v gpio_analog_sel[21] (out) - 2.400695 data arrival time + 11 0.378593 0.566610 0.399340 2.399340 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.566696 0.000000 2.399340 v gpio_analog_sel[18] (out) + 2.399340 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12067,13 +11759,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400695 data arrival time + -2.399340 data arrival time --------------------------------------------------------------------------------------------- - 4.150695 slack (MET) + 4.149340 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12082,10 +11774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 0.567682 0.400705 2.400705 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.567806 0.000000 2.400705 v gpio_analog_pol[23] (out) - 2.400705 data arrival time + 11 0.377729 0.565478 0.399377 2.399377 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.565612 0.000000 2.399377 v gpio_analog_pol[14] (out) + 2.399377 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12095,13 +11787,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400705 data arrival time + -2.399377 data arrival time --------------------------------------------------------------------------------------------- - 4.150705 slack (MET) + 4.149377 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12110,10 +11802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 0.569493 0.400731 2.400731 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.569573 0.000000 2.400731 v gpio_analog_sel[32] (out) - 2.400731 data arrival time + 11 0.380186 0.569533 0.399424 2.399425 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.569620 0.000000 2.399425 v gpio_out[36] (out) + 2.399425 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12123,13 +11815,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400731 data arrival time + -2.399425 data arrival time --------------------------------------------------------------------------------------------- - 4.150731 slack (MET) + 4.149425 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12138,10 +11830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 0.567455 0.400751 2.400751 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.567629 0.000000 2.400751 v gpio_analog_pol[33] (out) - 2.400751 data arrival time + 11 0.378010 0.565854 0.399513 2.399513 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.565978 0.000000 2.399513 v gpio_analog_pol[16] (out) + 2.399513 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12151,13 +11843,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400751 data arrival time + -2.399513 data arrival time --------------------------------------------------------------------------------------------- - 4.150751 slack (MET) + 4.149513 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12166,10 +11858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 0.567280 0.400754 2.400754 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.567390 0.000000 2.400754 v gpio_inp_dis[0] (out) - 2.400754 data arrival time + 11 0.379719 0.567423 0.399544 2.399544 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.567439 0.000000 2.399544 v gpio_out[39] (out) + 2.399544 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12179,13 +11871,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400754 data arrival time + -2.399544 data arrival time --------------------------------------------------------------------------------------------- - 4.150754 slack (MET) + 4.149543 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12194,10 +11886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 0.569457 0.400776 2.400776 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.569543 0.000000 2.400776 v gpio_dm2[15] (out) - 2.400776 data arrival time + 11 0.379241 0.566708 0.399648 2.399648 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.566733 0.000000 2.399648 v gpio_analog_pol[42] (out) + 2.399648 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12207,13 +11899,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400776 data arrival time + -2.399648 data arrival time --------------------------------------------------------------------------------------------- - 4.150776 slack (MET) + 4.149648 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12222,10 +11914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 0.567280 0.400805 2.400805 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.567392 0.000000 2.400805 v gpio_analog_pol[0] (out) - 2.400805 data arrival time + 11 0.379719 0.567423 0.399644 2.399644 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.567440 0.000000 2.399644 v gpio_holdover[39] (out) + 2.399644 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12235,13 +11927,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400805 data arrival time + -2.399644 data arrival time --------------------------------------------------------------------------------------------- - 4.150804 slack (MET) + 4.149644 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12250,10 +11942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 0.569253 0.400818 2.400818 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.569405 0.000000 2.400818 v gpio_analog_sel[29] (out) - 2.400818 data arrival time + 11 0.379779 0.568448 0.399650 2.399650 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.568513 0.000000 2.399650 v gpio_holdover[22] (out) + 2.399650 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12263,13 +11955,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400818 data arrival time + -2.399650 data arrival time --------------------------------------------------------------------------------------------- - 4.150818 slack (MET) + 4.149650 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12278,10 +11970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 0.568904 0.400856 2.400856 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.569003 0.000000 2.400856 v gpio_analog_sel[20] (out) - 2.400856 data arrival time + 11 0.378108 0.565977 0.399661 2.399661 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.566100 0.000000 2.399661 v gpio_analog_pol[17] (out) + 2.399661 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12291,13 +11983,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400856 data arrival time + -2.399661 data arrival time --------------------------------------------------------------------------------------------- - 4.150856 slack (MET) + 4.149660 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12306,10 +11998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 0.565255 0.400872 2.400872 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.565717 0.000000 2.400872 v gpio_dm1[13] (out) - 2.400872 data arrival time + 11 0.378622 0.566294 0.399659 2.399659 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.566360 0.000000 2.399659 v gpio_analog_sel[38] (out) + 2.399659 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12319,13 +12011,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400872 data arrival time + -2.399659 data arrival time --------------------------------------------------------------------------------------------- - 4.150872 slack (MET) + 4.149660 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12334,10 +12026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 0.571682 0.400875 2.400875 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.572304 0.000000 2.400875 v gpio_out[25] (out) - 2.400875 data arrival time + 11 0.379767 0.568585 0.399681 2.399681 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.568663 0.000000 2.399681 v gpio_holdover[21] (out) + 2.399681 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12347,13 +12039,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400875 data arrival time + -2.399681 data arrival time --------------------------------------------------------------------------------------------- - 4.150875 slack (MET) + 4.149681 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12362,10 +12054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 0.567280 0.400888 2.400887 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.567395 0.000000 2.400887 v gpio_analog_en[0] (out) - 2.400887 data arrival time + 11 0.380394 0.569457 0.399695 2.399695 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.569513 0.000000 2.399695 v gpio_out[15] (out) + 2.399695 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12375,13 +12067,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400887 data arrival time + -2.399695 data arrival time --------------------------------------------------------------------------------------------- - 4.150888 slack (MET) + 4.149695 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12390,10 +12082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 0.569363 0.400904 2.400904 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.569506 0.000000 2.400904 v gpio_analog_sel[27] (out) - 2.400904 data arrival time + 11 0.379241 0.566708 0.399706 2.399706 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.566734 0.000000 2.399706 v gpio_dm0[42] (out) + 2.399706 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12403,13 +12095,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400904 data arrival time + -2.399706 data arrival time --------------------------------------------------------------------------------------------- - 4.150904 slack (MET) + 4.149705 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12418,10 +12110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 0.569560 0.400904 2.400903 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.569590 0.000000 2.400903 v gpio_out[35] (out) - 2.400903 data arrival time + 11 0.379719 0.567423 0.399746 2.399746 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.567442 0.000000 2.399746 v gpio_dm2[39] (out) + 2.399746 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12431,13 +12123,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400903 data arrival time + -2.399746 data arrival time --------------------------------------------------------------------------------------------- - 4.150904 slack (MET) + 4.149745 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12446,10 +12138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 0.569359 0.400925 2.400925 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.569503 0.000000 2.400925 v gpio_analog_sel[36] (out) - 2.400925 data arrival time + 11 0.379213 0.567682 0.399750 2.399750 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.567773 0.000000 2.399750 v gpio_dm2[23] (out) + 2.399750 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12459,13 +12151,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400925 data arrival time + -2.399750 data arrival time --------------------------------------------------------------------------------------------- - 4.150925 slack (MET) + 4.149750 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12474,10 +12166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 0.567280 0.400939 2.400939 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.567396 0.000000 2.400939 v gpio_dm1[0] (out) - 2.400939 data arrival time + 11 0.379241 0.566708 0.399769 2.399769 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.566735 0.000000 2.399769 v gpio_analog_en[42] (out) + 2.399769 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12487,13 +12179,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400939 data arrival time + -2.399769 data arrival time --------------------------------------------------------------------------------------------- - 4.150939 slack (MET) + 4.149769 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12502,10 +12194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 0.569472 0.400956 2.400956 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.569574 0.000000 2.400956 v gpio_holdover[37] (out) - 2.400956 data arrival time + 11 0.377729 0.565478 0.399781 2.399781 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.565629 0.000000 2.399781 v gpio_dm0[14] (out) + 2.399781 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12515,13 +12207,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400956 data arrival time + -2.399781 data arrival time --------------------------------------------------------------------------------------------- - 4.150956 slack (MET) + 4.149781 slack (MET) Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12530,10 +12222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 0.567280 0.400978 2.400978 v gpio_loopback_zero[0] (in) + 11 0.379088 0.567280 0.399788 2.399788 v gpio_loopback_zero[0] (in) gpio_loopback_zero[0] (net) - 0.567398 0.000000 2.400978 v gpio_slow_sel[0] (out) - 2.400978 data arrival time + 0.567359 0.000000 2.399788 v gpio_dm2[0] (out) + 2.399788 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12543,13 +12235,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400978 data arrival time + -2.399788 data arrival time --------------------------------------------------------------------------------------------- - 4.150979 slack (MET) + 4.149788 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12558,10 +12250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 0.569491 0.400989 2.400989 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.569585 0.000000 2.400989 v gpio_dm2[19] (out) - 2.400989 data arrival time + 11 0.379241 0.566708 0.399800 2.399801 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.566736 0.000000 2.399801 v gpio_dm1[42] (out) + 2.399801 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12571,13 +12263,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400989 data arrival time + -2.399801 data arrival time --------------------------------------------------------------------------------------------- - 4.150989 slack (MET) + 4.149801 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12586,10 +12278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 0.569560 0.401004 2.401004 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.569592 0.000000 2.401004 v gpio_holdover[35] (out) - 2.401004 data arrival time + 11 0.378010 0.565854 0.399823 2.399823 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.565989 0.000000 2.399823 v gpio_dm0[16] (out) + 2.399823 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12599,13 +12291,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401004 data arrival time + -2.399823 data arrival time --------------------------------------------------------------------------------------------- - 4.151004 slack (MET) + 4.149823 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12614,10 +12306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 0.567682 0.401015 2.401016 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.567818 0.000000 2.401016 v gpio_dm0[23] (out) - 2.401016 data arrival time + 11 0.379719 0.567423 0.399833 2.399833 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.567443 0.000000 2.399833 v gpio_analog_sel[39] (out) + 2.399833 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12627,13 +12319,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401016 data arrival time + -2.399833 data arrival time --------------------------------------------------------------------------------------------- - 4.151016 slack (MET) + 4.149833 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12642,10 +12334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 0.565255 0.401096 2.401096 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.565733 0.000000 2.401096 v gpio_slow_sel[13] (out) - 2.401096 data arrival time + 11 0.380034 0.568904 0.399841 2.399841 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.568972 0.000000 2.399841 v gpio_holdover[20] (out) + 2.399841 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12655,13 +12347,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401096 data arrival time + -2.399841 data arrival time --------------------------------------------------------------------------------------------- - 4.151096 slack (MET) + 4.149840 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12670,10 +12362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 0.569560 0.401106 2.401106 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.569594 0.000000 2.401106 v gpio_dm2[35] (out) - 2.401106 data arrival time + 11 0.379241 0.566708 0.399840 2.399840 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.566736 0.000000 2.399840 v gpio_slow_sel[42] (out) + 2.399840 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12683,13 +12375,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401106 data arrival time + -2.399840 data arrival time --------------------------------------------------------------------------------------------- - 4.151105 slack (MET) + 4.149840 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12698,10 +12390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 0.567455 0.401155 2.401155 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.567647 0.000000 2.401155 v gpio_dm0[33] (out) - 2.401155 data arrival time + 11 0.380407 0.569491 0.399907 2.399907 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.569554 0.000000 2.399907 v gpio_out[19] (out) + 2.399907 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12711,13 +12403,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401155 data arrival time + -2.399907 data arrival time --------------------------------------------------------------------------------------------- - 4.151155 slack (MET) + 4.149907 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12726,10 +12418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 0.569560 0.401193 2.401193 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.569596 0.000000 2.401193 v gpio_analog_sel[35] (out) - 2.401193 data arrival time + 11 0.378593 0.566610 0.399943 2.399943 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.566716 0.000000 2.399943 v gpio_analog_pol[18] (out) + 2.399943 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12739,13 +12431,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401193 data arrival time + -2.399943 data arrival time --------------------------------------------------------------------------------------------- - 4.151193 slack (MET) + 4.149943 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12754,10 +12446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 0.569401 0.401194 2.401194 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.569506 0.000000 2.401194 v gpio_holdover[26] (out) - 2.401194 data arrival time + 11 0.378108 0.565977 0.399971 2.399971 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.566111 0.000000 2.399971 v gpio_dm0[17] (out) + 2.399971 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12767,13 +12459,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401194 data arrival time + -2.399971 data arrival time --------------------------------------------------------------------------------------------- - 4.151194 slack (MET) + 4.149971 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12782,10 +12474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 0.567682 0.401249 2.401249 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.567827 0.000000 2.401249 v gpio_analog_en[23] (out) - 2.401249 data arrival time + 11 0.380186 0.569533 0.399987 2.399987 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.569638 0.000000 2.399987 v gpio_holdover[36] (out) + 2.399987 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12795,13 +12487,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401249 data arrival time + -2.399987 data arrival time --------------------------------------------------------------------------------------------- - 4.151249 slack (MET) + 4.149986 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12810,10 +12502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 0.569457 0.401245 2.401245 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.569558 0.000000 2.401245 v gpio_analog_sel[15] (out) - 2.401245 data arrival time + 11 0.377729 0.565478 0.400025 2.400025 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.565639 0.000000 2.400025 v gpio_analog_en[14] (out) + 2.400025 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12823,13 +12515,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401245 data arrival time + -2.400025 data arrival time --------------------------------------------------------------------------------------------- - 4.151245 slack (MET) + 4.150024 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12838,10 +12530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 0.568448 0.401280 2.401280 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.568563 0.000000 2.401280 v gpio_analog_pol[22] (out) - 2.401280 data arrival time + 11 0.378010 0.565854 0.400056 2.400056 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.565999 0.000000 2.400056 v gpio_analog_en[16] (out) + 2.400056 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12851,13 +12543,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401280 data arrival time + -2.400056 data arrival time --------------------------------------------------------------------------------------------- - 4.151280 slack (MET) + 4.150056 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12866,10 +12558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 0.567455 0.401398 2.401398 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.567659 0.000000 2.401398 v gpio_analog_en[33] (out) - 2.401398 data arrival time + 11 0.378622 0.566294 0.400076 2.400076 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.566372 0.000000 2.400076 v gpio_analog_pol[38] (out) + 2.400076 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12879,13 +12571,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401398 data arrival time + -2.400076 data arrival time --------------------------------------------------------------------------------------------- - 4.151398 slack (MET) + 4.150076 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12894,10 +12586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 0.569491 0.401414 2.401414 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.569599 0.000000 2.401414 v gpio_analog_sel[19] (out) - 2.401414 data arrival time + 11 0.377175 0.565255 0.400083 2.400083 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.565661 0.000000 2.400083 v gpio_analog_pol[13] (out) + 2.400083 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12907,13 +12599,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401414 data arrival time + -2.400083 data arrival time --------------------------------------------------------------------------------------------- - 4.151414 slack (MET) + 4.150083 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12922,10 +12614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 0.571682 0.401434 2.401434 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.572352 0.000000 2.401434 v gpio_holdover[25] (out) - 2.401434 data arrival time + 11 0.378622 0.566294 0.400134 2.400134 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.566374 0.000000 2.400134 v gpio_dm0[38] (out) + 2.400134 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12935,13 +12627,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401434 data arrival time + -2.400134 data arrival time --------------------------------------------------------------------------------------------- - 4.151434 slack (MET) + 4.150134 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12950,10 +12642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 0.567682 0.401457 2.401457 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.567836 0.000000 2.401457 v gpio_dm1[23] (out) - 2.401457 data arrival time + 11 0.379719 0.567423 0.400152 2.400152 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.567448 0.000000 2.400152 v gpio_analog_pol[39] (out) + 2.400152 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12963,13 +12655,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401457 data arrival time + -2.400152 data arrival time --------------------------------------------------------------------------------------------- - 4.151457 slack (MET) + 4.150152 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12978,10 +12670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 0.568585 0.401468 2.401469 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.568724 0.000000 2.401469 v gpio_analog_pol[21] (out) - 2.401469 data arrival time + 11 0.378622 0.566294 0.400177 2.400177 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.566375 0.000000 2.400177 v gpio_analog_en[38] (out) + 2.400177 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12991,13 +12683,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401469 data arrival time + -2.400177 data arrival time --------------------------------------------------------------------------------------------- - 4.151469 slack (MET) + 4.150177 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13006,10 +12698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 0.569401 0.401471 2.401471 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.569515 0.000000 2.401471 v gpio_dm2[26] (out) - 2.401471 data arrival time + 11 0.379213 0.567682 0.400194 2.400194 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.567788 0.000000 2.400194 v gpio_analog_sel[23] (out) + 2.400194 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13019,13 +12711,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401471 data arrival time + -2.400194 data arrival time --------------------------------------------------------------------------------------------- - 4.151471 slack (MET) + 4.150194 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13034,10 +12726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 0.567682 0.401495 2.401495 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.567837 0.000000 2.401495 v gpio_slow_sel[23] (out) - 2.401495 data arrival time + 11 0.378010 0.565854 0.400194 2.400194 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.566004 0.000000 2.400194 v gpio_dm1[16] (out) + 2.400194 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13047,13 +12739,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401495 data arrival time + -2.400194 data arrival time --------------------------------------------------------------------------------------------- - 4.151495 slack (MET) + 4.150194 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13062,10 +12754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 0.569401 0.401558 2.401558 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.569518 0.000000 2.401558 v gpio_analog_sel[26] (out) - 2.401558 data arrival time + 11 0.379779 0.568448 0.400196 2.400196 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.568528 0.000000 2.400196 v gpio_dm2[22] (out) + 2.400196 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13075,13 +12767,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401558 data arrival time + -2.400196 data arrival time --------------------------------------------------------------------------------------------- - 4.151557 slack (MET) + 4.150196 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13090,10 +12782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 0.568448 0.401590 2.401590 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.568575 0.000000 2.401590 v gpio_dm0[22] (out) - 2.401590 data arrival time + 11 0.378108 0.565977 0.400205 2.400205 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.566121 0.000000 2.400205 v gpio_analog_en[17] (out) + 2.400205 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13103,13 +12795,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401590 data arrival time + -2.400205 data arrival time --------------------------------------------------------------------------------------------- - 4.151590 slack (MET) + 4.150205 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13118,10 +12810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 0.569560 0.401602 2.401602 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.569604 0.000000 2.401602 v gpio_analog_pol[35] (out) - 2.401602 data arrival time + 11 0.378593 0.566610 0.400203 2.400203 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.566725 0.000000 2.400203 v gpio_dm0[18] (out) + 2.400203 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13131,13 +12823,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401602 data arrival time + -2.400203 data arrival time --------------------------------------------------------------------------------------------- - 4.151602 slack (MET) + 4.150203 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13146,10 +12838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 0.566944 0.401610 2.401610 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.567195 0.000000 2.401610 v gpio_analog_pol[24] (out) - 2.401610 data arrival time + 11 0.379719 0.567423 0.400209 2.400209 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.567449 0.000000 2.400209 v gpio_dm0[39] (out) + 2.400209 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13159,13 +12851,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401610 data arrival time + -2.400209 data arrival time --------------------------------------------------------------------------------------------- - 4.151610 slack (MET) + 4.150209 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13174,10 +12866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 0.569472 0.401621 2.401621 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.569597 0.000000 2.401621 v gpio_dm2[37] (out) - 2.401621 data arrival time + 11 0.378622 0.566294 0.400229 2.400229 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.566377 0.000000 2.400229 v gpio_dm1[38] (out) + 2.400229 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13187,13 +12879,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401621 data arrival time + -2.400229 data arrival time --------------------------------------------------------------------------------------------- - 4.151620 slack (MET) + 4.150229 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13202,10 +12894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 0.568904 0.401630 2.401630 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.569030 0.000000 2.401630 v gpio_analog_pol[20] (out) - 2.401630 data arrival time + 11 0.379767 0.568585 0.400227 2.400227 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.568680 0.000000 2.400227 v gpio_dm2[21] (out) + 2.400227 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13215,13 +12907,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401630 data arrival time + -2.400227 data arrival time --------------------------------------------------------------------------------------------- - 4.151630 slack (MET) + 4.150227 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13230,10 +12922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 0.569560 0.401696 2.401696 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.569606 0.000000 2.401696 v gpio_dm0[35] (out) - 2.401696 data arrival time + 11 0.380394 0.569457 0.400230 2.400230 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.569527 0.000000 2.400230 v gpio_holdover[15] (out) + 2.400230 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13243,13 +12935,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401696 data arrival time + -2.400230 data arrival time --------------------------------------------------------------------------------------------- - 4.151696 slack (MET) + 4.150229 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13258,10 +12950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 0.567455 0.401694 2.401694 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.567673 0.000000 2.401694 v gpio_dm1[33] (out) - 2.401694 data arrival time + 11 0.378010 0.565854 0.400247 2.400247 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.566006 0.000000 2.400247 v gpio_slow_sel[16] (out) + 2.400247 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13271,13 +12963,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401694 data arrival time + -2.400247 data arrival time --------------------------------------------------------------------------------------------- - 4.151693 slack (MET) + 4.150248 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13286,10 +12978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 0.567968 0.401754 2.401753 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.568166 0.000000 2.401753 v gpio_analog_pol[28] (out) - 2.401753 data arrival time + 11 0.379719 0.567423 0.400253 2.400253 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.567450 0.000000 2.400253 v gpio_analog_en[39] (out) + 2.400253 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13299,13 +12991,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401753 data arrival time + -2.400253 data arrival time --------------------------------------------------------------------------------------------- - 4.151754 slack (MET) + 4.150253 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13314,10 +13006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 0.568585 0.401779 2.401779 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.568737 0.000000 2.401779 v gpio_dm0[21] (out) - 2.401779 data arrival time + 11 0.378622 0.566294 0.400268 2.400268 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.566378 0.000000 2.400268 v gpio_slow_sel[38] (out) + 2.400268 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13327,13 +13019,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401779 data arrival time + -2.400268 data arrival time --------------------------------------------------------------------------------------------- - 4.151779 slack (MET) + 4.150268 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13342,10 +13034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 0.568448 0.401823 2.401824 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.568584 0.000000 2.401824 v gpio_analog_en[22] (out) - 2.401824 data arrival time + 11 0.379719 0.567423 0.400299 2.400299 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.567451 0.000000 2.400299 v gpio_dm1[39] (out) + 2.400299 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13355,13 +13047,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401824 data arrival time + -2.400299 data arrival time --------------------------------------------------------------------------------------------- - 4.151824 slack (MET) + 4.150299 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13370,10 +13062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 0.569560 0.401825 2.401825 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.569609 0.000000 2.401825 v gpio_analog_en[35] (out) - 2.401825 data arrival time + 11 0.377729 0.565478 0.400320 2.400321 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.565651 0.000000 2.400321 v gpio_dm1[14] (out) + 2.400321 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13383,13 +13075,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401825 data arrival time + -2.400321 data arrival time --------------------------------------------------------------------------------------------- - 4.151825 slack (MET) + 4.150320 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13398,10 +13090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 0.569472 0.401824 2.401824 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.569605 0.000000 2.401824 v gpio_analog_sel[37] (out) - 2.401824 data arrival time + 11 0.379719 0.567423 0.400338 2.400338 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.567451 0.000000 2.400338 v gpio_slow_sel[39] (out) + 2.400338 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13411,13 +13103,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401824 data arrival time + -2.400338 data arrival time --------------------------------------------------------------------------------------------- - 4.151824 slack (MET) + 4.150338 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13426,10 +13118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 0.568182 0.401870 2.401870 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.568371 0.000000 2.401870 v gpio_analog_pol[30] (out) - 2.401870 data arrival time + 11 0.379088 0.567280 0.400361 2.400361 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.567377 0.000000 2.400361 v gpio_analog_sel[0] (out) + 2.400361 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13439,13 +13131,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401870 data arrival time + -2.400361 data arrival time --------------------------------------------------------------------------------------------- - 4.151870 slack (MET) + 4.150361 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13454,10 +13146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 0.569560 0.401870 2.401870 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.569610 0.000000 2.401870 v gpio_dm1[35] (out) - 2.401870 data arrival time + 11 0.380034 0.568904 0.400387 2.400387 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.568988 0.000000 2.400387 v gpio_dm2[20] (out) + 2.400387 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13467,13 +13159,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401870 data arrival time + -2.400387 data arrival time --------------------------------------------------------------------------------------------- - 4.151870 slack (MET) + 4.150387 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13482,10 +13174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 0.569401 0.401875 2.401875 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.569530 0.000000 2.401875 v gpio_analog_pol[26] (out) - 2.401875 data arrival time + 11 0.380343 0.569472 0.400393 2.400393 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.569556 0.000000 2.400393 v gpio_out[37] (out) + 2.400393 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13495,13 +13187,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401875 data arrival time + -2.400393 data arrival time --------------------------------------------------------------------------------------------- - 4.151875 slack (MET) + 4.150393 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13510,10 +13202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 0.569560 0.401908 2.401908 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.569611 0.000000 2.401908 v gpio_slow_sel[35] (out) - 2.401908 data arrival time + 11 0.378108 0.565977 0.400430 2.400430 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.566130 0.000000 2.400430 v gpio_dm1[17] (out) + 2.400430 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13523,13 +13215,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401908 data arrival time + -2.400430 data arrival time --------------------------------------------------------------------------------------------- - 4.151908 slack (MET) + 4.150430 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13538,10 +13230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 0.567455 0.401919 2.401918 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.567684 0.000000 2.401918 v gpio_slow_sel[33] (out) - 2.401918 data arrival time + 11 0.378593 0.566610 0.400436 2.400436 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.566733 0.000000 2.400436 v gpio_analog_en[18] (out) + 2.400436 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13551,13 +13243,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401918 data arrival time + -2.400436 data arrival time --------------------------------------------------------------------------------------------- - 4.151918 slack (MET) + 4.150436 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13566,10 +13258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 0.566944 0.401933 2.401933 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.567213 0.000000 2.401933 v gpio_dm0[24] (out) - 2.401933 data arrival time + 11 0.380407 0.569491 0.400442 2.400442 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.569568 0.000000 2.400442 v gpio_holdover[19] (out) + 2.400442 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13579,13 +13271,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401933 data arrival time + -2.400442 data arrival time --------------------------------------------------------------------------------------------- - 4.151933 slack (MET) + 4.150442 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13594,10 +13286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 0.569401 0.401933 2.401933 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.569532 0.000000 2.401933 v gpio_dm0[26] (out) - 2.401933 data arrival time + 11 0.377175 0.565255 0.400455 2.400455 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.565687 0.000000 2.400455 v gpio_dm0[13] (out) + 2.400455 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13607,13 +13299,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401933 data arrival time + -2.400455 data arrival time --------------------------------------------------------------------------------------------- - 4.151933 slack (MET) + 4.150455 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13622,10 +13314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 0.568904 0.401941 2.401941 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.569042 0.000000 2.401941 v gpio_dm0[20] (out) - 2.401941 data arrival time + 11 0.378108 0.565977 0.400467 2.400467 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.566131 0.000000 2.400467 v gpio_slow_sel[17] (out) + 2.400467 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13635,13 +13327,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401941 data arrival time + -2.400467 data arrival time --------------------------------------------------------------------------------------------- - 4.151941 slack (MET) + 4.150467 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13650,10 +13342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 0.569491 0.401946 2.401946 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.569618 0.000000 2.401946 v gpio_analog_pol[19] (out) - 2.401946 data arrival time + 11 0.377175 0.565255 0.400529 2.400529 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.565692 0.000000 2.400529 v gpio_analog_en[13] (out) + 2.400529 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13663,13 +13355,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401946 data arrival time + -2.400529 data arrival time --------------------------------------------------------------------------------------------- - 4.151946 slack (MET) + 4.150529 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13678,10 +13370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 0.568448 0.401961 2.401961 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.568589 0.000000 2.401961 v gpio_dm1[22] (out) - 2.401961 data arrival time + 11 0.377729 0.565478 0.400545 2.400545 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.565661 0.000000 2.400545 v gpio_slow_sel[14] (out) + 2.400545 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13691,13 +13383,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401961 data arrival time + -2.400545 data arrival time --------------------------------------------------------------------------------------------- - 4.151961 slack (MET) + 4.150545 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13706,10 +13398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 0.569401 0.401976 2.401976 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.569534 0.000000 2.401976 v gpio_analog_en[26] (out) - 2.401976 data arrival time + 11 0.380186 0.569533 0.400557 2.400557 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.569658 0.000000 2.400557 v gpio_dm2[36] (out) + 2.400557 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13719,13 +13411,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401976 data arrival time + -2.400557 data arrival time --------------------------------------------------------------------------------------------- - 4.151976 slack (MET) + 4.150557 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13734,10 +13426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 0.571682 0.402002 2.402002 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.572402 0.000000 2.402002 v gpio_dm2[25] (out) - 2.402002 data arrival time + 11 0.378593 0.566610 0.400574 2.400574 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.566738 0.000000 2.400574 v gpio_dm1[18] (out) + 2.400574 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13747,13 +13439,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402002 data arrival time + -2.400574 data arrival time --------------------------------------------------------------------------------------------- - 4.152001 slack (MET) + 4.150574 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13762,10 +13454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 0.568585 0.402012 2.402012 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.568747 0.000000 2.402012 v gpio_analog_en[21] (out) - 2.402012 data arrival time + 11 0.378593 0.566610 0.400638 2.400638 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.566741 0.000000 2.400638 v gpio_slow_sel[18] (out) + 2.400638 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13775,25 +13467,25 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402012 data arrival time + -2.400638 data arrival time --------------------------------------------------------------------------------------------- - 4.152011 slack (MET) + 4.150638 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380394 0.569457 0.402020 2.402020 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.569585 0.000000 2.402020 v gpio_analog_pol[15] (out) - 2.402020 data arrival time + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 v input external delay + 11 0.379779 0.568448 0.400665 2.400665 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.568542 0.000000 2.400665 v gpio_analog_sel[22] (out) + 2.400665 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13803,13 +13495,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402020 data arrival time + -2.400665 data arrival time --------------------------------------------------------------------------------------------- - 4.152020 slack (MET) + 4.150665 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13818,10 +13510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 0.569401 0.402028 2.402028 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.569536 0.000000 2.402028 v gpio_dm1[26] (out) - 2.402028 data arrival time + 11 0.379767 0.568585 0.400695 2.400695 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.568695 0.000000 2.400695 v gpio_analog_sel[21] (out) + 2.400695 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13831,13 +13523,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402028 data arrival time + -2.400695 data arrival time --------------------------------------------------------------------------------------------- - 4.152027 slack (MET) + 4.150695 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13846,10 +13538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 0.568448 0.402024 2.402024 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.568591 0.000000 2.402024 v gpio_slow_sel[22] (out) - 2.402024 data arrival time + 11 0.379213 0.567682 0.400705 2.400705 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.567806 0.000000 2.400705 v gpio_analog_pol[23] (out) + 2.400705 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13859,13 +13551,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402024 data arrival time + -2.400705 data arrival time --------------------------------------------------------------------------------------------- - 4.152024 slack (MET) + 4.150705 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13874,10 +13566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 0.569401 0.402067 2.402067 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.569537 0.000000 2.402067 v gpio_slow_sel[26] (out) - 2.402067 data arrival time + 11 0.379088 0.567280 0.400754 2.400754 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.567390 0.000000 2.400754 v gpio_inp_dis[0] (out) + 2.400754 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13887,13 +13579,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402067 data arrival time + -2.400754 data arrival time --------------------------------------------------------------------------------------------- - 4.152066 slack (MET) + 4.150754 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13902,10 +13594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 0.567968 0.402077 2.402077 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.568182 0.000000 2.402077 v gpio_dm0[28] (out) - 2.402077 data arrival time + 11 0.380394 0.569457 0.400776 2.400776 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.569543 0.000000 2.400776 v gpio_dm2[15] (out) + 2.400776 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13915,13 +13607,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402077 data arrival time + -2.400776 data arrival time --------------------------------------------------------------------------------------------- - 4.152077 slack (MET) + 4.150776 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13930,10 +13622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 0.568585 0.402132 2.402132 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.568752 0.000000 2.402132 v gpio_dm1[21] (out) - 2.402132 data arrival time + 11 0.379088 0.567280 0.400805 2.400805 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.567392 0.000000 2.400805 v gpio_analog_pol[0] (out) + 2.400805 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13943,13 +13635,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402132 data arrival time + -2.400805 data arrival time --------------------------------------------------------------------------------------------- - 4.152132 slack (MET) + 4.150804 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13958,10 +13650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 0.569472 0.402140 2.402140 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.569617 0.000000 2.402140 v gpio_analog_pol[37] (out) - 2.402140 data arrival time + 11 0.380034 0.568904 0.400856 2.400856 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.569003 0.000000 2.400856 v gpio_analog_sel[20] (out) + 2.400856 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13971,13 +13663,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402140 data arrival time + -2.400856 data arrival time --------------------------------------------------------------------------------------------- - 4.152140 slack (MET) + 4.150856 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13986,10 +13678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 0.568453 0.402157 2.402157 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.568675 0.000000 2.402157 v gpio_analog_pol[31] (out) - 2.402157 data arrival time + 11 0.377175 0.565255 0.400872 2.400872 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.565717 0.000000 2.400872 v gpio_dm1[13] (out) + 2.400872 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13999,13 +13691,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402157 data arrival time + -2.400872 data arrival time --------------------------------------------------------------------------------------------- - 4.152157 slack (MET) + 4.150872 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14014,10 +13706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 0.568904 0.402174 2.402174 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.569051 0.000000 2.402174 v gpio_analog_en[20] (out) - 2.402174 data arrival time + 11 0.379088 0.567280 0.400888 2.400887 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.567395 0.000000 2.400887 v gpio_analog_en[0] (out) + 2.400887 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14027,13 +13719,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402174 data arrival time + -2.400887 data arrival time --------------------------------------------------------------------------------------------- - 4.152174 slack (MET) + 4.150888 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14042,10 +13734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 0.566944 0.402176 2.402176 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.567226 0.000000 2.402176 v gpio_analog_en[24] (out) - 2.402176 data arrival time + 11 0.379088 0.567280 0.400939 2.400939 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.567396 0.000000 2.400939 v gpio_dm1[0] (out) + 2.400939 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14055,13 +13747,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402176 data arrival time + -2.400939 data arrival time --------------------------------------------------------------------------------------------- - 4.152175 slack (MET) + 4.150939 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14070,10 +13762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 0.568182 0.402194 2.402194 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.568387 0.000000 2.402194 v gpio_dm0[30] (out) - 2.402194 data arrival time + 11 0.380343 0.569472 0.400956 2.400956 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.569574 0.000000 2.400956 v gpio_holdover[37] (out) + 2.400956 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14083,13 +13775,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402194 data arrival time + -2.400956 data arrival time --------------------------------------------------------------------------------------------- - 4.152194 slack (MET) + 4.150956 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14098,10 +13790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 0.569472 0.402198 2.402198 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.569620 0.000000 2.402198 v gpio_dm0[37] (out) - 2.402198 data arrival time + 11 0.379088 0.567280 0.400978 2.400978 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.567398 0.000000 2.400978 v gpio_slow_sel[0] (out) + 2.400978 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14111,13 +13803,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402198 data arrival time + -2.400978 data arrival time --------------------------------------------------------------------------------------------- - 4.152198 slack (MET) + 4.150979 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14126,10 +13818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 0.568585 0.402197 2.402197 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.568754 0.000000 2.402197 v gpio_slow_sel[21] (out) - 2.402197 data arrival time + 11 0.380407 0.569491 0.400989 2.400989 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.569585 0.000000 2.400989 v gpio_dm2[19] (out) + 2.400989 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14139,13 +13831,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402197 data arrival time + -2.400989 data arrival time --------------------------------------------------------------------------------------------- - 4.152197 slack (MET) + 4.150989 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14154,10 +13846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 0.569472 0.402241 2.402241 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.569622 0.000000 2.402241 v gpio_analog_en[37] (out) - 2.402241 data arrival time + 11 0.381737 0.570763 0.401005 2.401005 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.570781 0.000000 2.401005 v gpio_ib_mode_sel[35] (out) + 2.401005 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14167,13 +13859,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402241 data arrival time + -2.401005 data arrival time --------------------------------------------------------------------------------------------- - 4.152241 slack (MET) + 4.151005 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14182,10 +13874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 0.569491 0.402256 2.402256 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.569630 0.000000 2.402256 v gpio_dm0[19] (out) - 2.402256 data arrival time + 11 0.379213 0.567682 0.401015 2.401016 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.567818 0.000000 2.401016 v gpio_dm0[23] (out) + 2.401016 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14195,13 +13887,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402256 data arrival time + -2.401016 data arrival time --------------------------------------------------------------------------------------------- - 4.152256 slack (MET) + 4.151016 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14210,10 +13902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 0.569472 0.402293 2.402293 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.569624 0.000000 2.402293 v gpio_dm1[37] (out) - 2.402293 data arrival time + 11 0.380186 0.569533 0.401047 2.401047 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.569677 0.000000 2.401047 v gpio_analog_sel[36] (out) + 2.401047 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14223,13 +13915,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402293 data arrival time + -2.401047 data arrival time --------------------------------------------------------------------------------------------- - 4.152293 slack (MET) + 4.151047 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14238,10 +13930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 0.567968 0.402320 2.402320 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.568194 0.000000 2.402320 v gpio_analog_en[28] (out) - 2.402320 data arrival time + 11 0.377175 0.565255 0.401096 2.401096 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.565733 0.000000 2.401096 v gpio_slow_sel[13] (out) + 2.401096 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14251,13 +13943,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402320 data arrival time + -2.401096 data arrival time --------------------------------------------------------------------------------------------- - 4.152320 slack (MET) + 4.151096 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14266,10 +13958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 0.569457 0.402331 2.402331 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.569597 0.000000 2.402331 v gpio_dm0[15] (out) - 2.402331 data arrival time + 11 0.379213 0.567682 0.401249 2.401249 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.567827 0.000000 2.401249 v gpio_analog_en[23] (out) + 2.401249 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14279,13 +13971,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402331 data arrival time + -2.401249 data arrival time --------------------------------------------------------------------------------------------- - 4.152330 slack (MET) + 4.151249 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14294,10 +13986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 0.568904 0.402332 2.402332 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.569058 0.000000 2.402332 v gpio_dm1[20] (out) - 2.402332 data arrival time + 11 0.380394 0.569457 0.401245 2.401245 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.569558 0.000000 2.401245 v gpio_analog_sel[15] (out) + 2.401245 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14307,13 +13999,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402332 data arrival time + -2.401245 data arrival time --------------------------------------------------------------------------------------------- - 4.152332 slack (MET) - + 4.151245 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) + +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14322,10 +14014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 0.569472 0.402332 2.402332 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.569625 0.000000 2.402332 v gpio_slow_sel[37] (out) - 2.402332 data arrival time + 11 0.379779 0.568448 0.401280 2.401280 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.568563 0.000000 2.401280 v gpio_analog_pol[22] (out) + 2.401280 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14335,13 +14027,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402332 data arrival time + -2.401280 data arrival time --------------------------------------------------------------------------------------------- - 4.152332 slack (MET) + 4.151280 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14350,10 +14042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 0.568738 0.402351 2.402351 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.568966 0.000000 2.402351 v gpio_analog_pol[34] (out) - 2.402351 data arrival time + 11 0.381737 0.570763 0.401392 2.401392 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.570787 0.000000 2.401392 v gpio_vtrip_sel[35] (out) + 2.401392 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14363,13 +14055,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402351 data arrival time + -2.401392 data arrival time --------------------------------------------------------------------------------------------- - 4.152350 slack (MET) + 4.151392 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14378,10 +14070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 0.568904 0.402371 2.402371 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.569059 0.000000 2.402371 v gpio_slow_sel[20] (out) - 2.402371 data arrival time + 11 0.380407 0.569491 0.401414 2.401414 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.569599 0.000000 2.401414 v gpio_analog_sel[19] (out) + 2.401414 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14391,13 +14083,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402371 data arrival time + -2.401414 data arrival time --------------------------------------------------------------------------------------------- - 4.152371 slack (MET) + 4.151414 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14406,10 +14098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 0.568182 0.402437 2.402436 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.568398 0.000000 2.402436 v gpio_analog_en[30] (out) - 2.402436 data arrival time + 11 0.379213 0.567682 0.401457 2.401457 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.567836 0.000000 2.401457 v gpio_dm1[23] (out) + 2.401457 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14419,13 +14111,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402436 data arrival time + -2.401457 data arrival time --------------------------------------------------------------------------------------------- - 4.152437 slack (MET) + 4.151457 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14434,10 +14126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 0.566944 0.402471 2.402471 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.567243 0.000000 2.402471 v gpio_dm1[24] (out) - 2.402471 data arrival time + 11 0.379767 0.568585 0.401468 2.401469 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.568724 0.000000 2.401469 v gpio_analog_pol[21] (out) + 2.401469 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14447,13 +14139,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402471 data arrival time + -2.401469 data arrival time --------------------------------------------------------------------------------------------- - 4.152472 slack (MET) + 4.151469 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14462,10 +14154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 0.569491 0.402490 2.402490 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.569640 0.000000 2.402490 v gpio_analog_en[19] (out) - 2.402490 data arrival time + 11 0.379213 0.567682 0.401495 2.401495 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.567837 0.000000 2.401495 v gpio_slow_sel[23] (out) + 2.401495 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14475,13 +14167,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402490 data arrival time + -2.401495 data arrival time --------------------------------------------------------------------------------------------- - 4.152490 slack (MET) + 4.151495 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14490,10 +14182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 0.571682 0.402489 2.402489 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.572447 0.000000 2.402489 v gpio_analog_sel[25] (out) - 2.402489 data arrival time + 11 0.379779 0.568448 0.401590 2.401590 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.568575 0.000000 2.401590 v gpio_dm0[22] (out) + 2.401590 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14503,13 +14195,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402489 data arrival time + -2.401590 data arrival time --------------------------------------------------------------------------------------------- - 4.152489 slack (MET) + 4.151590 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14518,10 +14210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 0.568453 0.402530 2.402530 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.568694 0.000000 2.402530 v gpio_dm0[31] (out) - 2.402530 data arrival time + 11 0.380343 0.569472 0.401621 2.401621 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.569597 0.000000 2.401621 v gpio_dm2[37] (out) + 2.401621 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14531,13 +14223,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402530 data arrival time + -2.401621 data arrival time --------------------------------------------------------------------------------------------- - 4.152531 slack (MET) + 4.151620 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14546,10 +14238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 0.569457 0.402564 2.402564 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.569606 0.000000 2.402564 v gpio_analog_en[15] (out) - 2.402564 data arrival time + 11 0.380034 0.568904 0.401630 2.401630 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.569030 0.000000 2.401630 v gpio_analog_pol[20] (out) + 2.401630 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14559,13 +14251,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402564 data arrival time + -2.401630 data arrival time --------------------------------------------------------------------------------------------- - 4.152564 slack (MET) + 4.151630 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14574,10 +14266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 0.569493 0.402589 2.402589 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.569637 0.000000 2.402589 v gpio_analog_pol[32] (out) - 2.402589 data arrival time + 11 0.381737 0.570763 0.401746 2.401746 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.570793 0.000000 2.401746 v gpio_out[35] (out) + 2.401746 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14587,13 +14279,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402589 data arrival time + -2.401746 data arrival time --------------------------------------------------------------------------------------------- - 4.152589 slack (MET) + 4.151746 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14602,10 +14294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 0.567968 0.402616 2.402616 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.568209 0.000000 2.402616 v gpio_dm1[28] (out) - 2.402616 data arrival time + 11 0.379767 0.568585 0.401779 2.401779 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.568737 0.000000 2.401779 v gpio_dm0[21] (out) + 2.401779 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14615,13 +14307,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402616 data arrival time + -2.401779 data arrival time --------------------------------------------------------------------------------------------- - 4.152616 slack (MET) + 4.151779 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14630,10 +14322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 0.568453 0.402660 2.402660 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.568700 0.000000 2.402660 v gpio_analog_en[31] (out) - 2.402660 data arrival time + 11 0.379779 0.568448 0.401823 2.401824 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.568584 0.000000 2.401824 v gpio_analog_en[22] (out) + 2.401824 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14643,13 +14335,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402660 data arrival time + -2.401824 data arrival time --------------------------------------------------------------------------------------------- - 4.152660 slack (MET) + 4.151824 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14658,10 +14350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 0.568738 0.402659 2.402659 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.568982 0.000000 2.402659 v gpio_dm0[34] (out) - 2.402659 data arrival time + 11 0.380343 0.569472 0.401824 2.401824 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.569605 0.000000 2.401824 v gpio_analog_sel[37] (out) + 2.401824 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14671,13 +14363,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402659 data arrival time + -2.401824 data arrival time --------------------------------------------------------------------------------------------- - 4.152659 slack (MET) + 4.151824 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14686,10 +14378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 0.566944 0.402696 2.402696 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.567256 0.000000 2.402696 v gpio_slow_sel[24] (out) - 2.402696 data arrival time + 11 0.381737 0.570763 0.401847 2.401847 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.570795 0.000000 2.401847 v gpio_holdover[35] (out) + 2.401847 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14699,13 +14391,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402696 data arrival time + -2.401847 data arrival time --------------------------------------------------------------------------------------------- - 4.152696 slack (MET) + 4.151847 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14714,10 +14406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 0.568453 0.402712 2.402712 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.568703 0.000000 2.402712 v gpio_dm1[31] (out) - 2.402712 data arrival time + 11 0.380034 0.568904 0.401941 2.401941 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.569042 0.000000 2.401941 v gpio_dm0[20] (out) + 2.401941 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14727,13 +14419,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402712 data arrival time + -2.401941 data arrival time --------------------------------------------------------------------------------------------- - 4.152712 slack (MET) + 4.151941 slack (MET) Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[19] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14742,10 +14434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 0.569491 0.402720 2.402720 v gpio_loopback_zero[19] (in) + 11 0.380407 0.569491 0.401946 2.401946 v gpio_loopback_zero[19] (in) gpio_loopback_zero[19] (net) - 0.569649 0.000000 2.402720 v gpio_dm1[19] (out) - 2.402720 data arrival time + 0.569618 0.000000 2.401946 v gpio_analog_pol[19] (out) + 2.401946 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14755,13 +14447,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402720 data arrival time + -2.401946 data arrival time --------------------------------------------------------------------------------------------- - 4.152720 slack (MET) + 4.151946 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14770,10 +14462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 0.568182 0.402732 2.402732 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.568413 0.000000 2.402732 v gpio_dm1[30] (out) - 2.402732 data arrival time + 11 0.381737 0.570763 0.401948 2.401948 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.570797 0.000000 2.401948 v gpio_dm2[35] (out) + 2.401948 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14783,13 +14475,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402732 data arrival time + -2.401948 data arrival time --------------------------------------------------------------------------------------------- - 4.152732 slack (MET) + 4.151948 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14798,10 +14490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 0.569253 0.402751 2.402751 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.569495 0.000000 2.402751 v gpio_analog_pol[29] (out) - 2.402751 data arrival time + 11 0.379779 0.568448 0.401961 2.401961 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.568589 0.000000 2.401961 v gpio_dm1[22] (out) + 2.401961 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14811,13 +14503,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402751 data arrival time + -2.401961 data arrival time --------------------------------------------------------------------------------------------- - 4.152750 slack (MET) + 4.151961 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14826,10 +14518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 0.569491 0.402751 2.402750 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.569650 0.000000 2.402750 v gpio_slow_sel[19] (out) - 2.402750 data arrival time + 11 0.379767 0.568585 0.402012 2.402012 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.568747 0.000000 2.402012 v gpio_analog_en[21] (out) + 2.402012 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14839,13 +14531,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402750 data arrival time + -2.402012 data arrival time --------------------------------------------------------------------------------------------- - 4.152750 slack (MET) + 4.152011 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14854,10 +14546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 0.568453 0.402751 2.402751 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.568705 0.000000 2.402751 v gpio_slow_sel[31] (out) - 2.402751 data arrival time + 11 0.380394 0.569457 0.402020 2.402020 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.569585 0.000000 2.402020 v gpio_analog_pol[15] (out) + 2.402020 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14867,13 +14559,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402751 data arrival time + -2.402020 data arrival time --------------------------------------------------------------------------------------------- - 4.152750 slack (MET) + 4.152020 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14882,10 +14574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 0.569363 0.402761 2.402761 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.569590 0.000000 2.402761 v gpio_analog_pol[27] (out) - 2.402761 data arrival time + 11 0.379779 0.568448 0.402024 2.402024 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.568591 0.000000 2.402024 v gpio_slow_sel[22] (out) + 2.402024 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14895,13 +14587,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402761 data arrival time + -2.402024 data arrival time --------------------------------------------------------------------------------------------- - 4.152761 slack (MET) + 4.152024 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14910,10 +14602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 0.569359 0.402781 2.402781 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.569587 0.000000 2.402781 v gpio_analog_pol[36] (out) - 2.402781 data arrival time + 11 0.381737 0.570763 0.402036 2.402036 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.570799 0.000000 2.402036 v gpio_analog_sel[35] (out) + 2.402036 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14923,13 +14615,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402781 data arrival time + -2.402036 data arrival time --------------------------------------------------------------------------------------------- - 4.152781 slack (MET) + 4.152036 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14938,10 +14630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 0.569457 0.402778 2.402778 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.569615 0.000000 2.402778 v gpio_dm1[15] (out) - 2.402778 data arrival time + 11 0.379767 0.568585 0.402132 2.402132 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.568752 0.000000 2.402132 v gpio_dm1[21] (out) + 2.402132 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14951,13 +14643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402778 data arrival time + -2.402132 data arrival time --------------------------------------------------------------------------------------------- - 4.152778 slack (MET) + 4.152132 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14966,10 +14658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 0.569457 0.402810 2.402810 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.569617 0.000000 2.402810 v gpio_slow_sel[15] (out) - 2.402810 data arrival time + 11 0.380343 0.569472 0.402140 2.402140 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.569617 0.000000 2.402140 v gpio_analog_pol[37] (out) + 2.402140 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14979,13 +14671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402810 data arrival time + -2.402140 data arrival time --------------------------------------------------------------------------------------------- - 4.152810 slack (MET) + 4.152140 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14994,10 +14686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 0.567968 0.402840 2.402840 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.568221 0.000000 2.402840 v gpio_slow_sel[28] (out) - 2.402840 data arrival time + 11 0.380034 0.568904 0.402174 2.402174 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.569051 0.000000 2.402174 v gpio_analog_en[20] (out) + 2.402174 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15007,13 +14699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402840 data arrival time + -2.402174 data arrival time --------------------------------------------------------------------------------------------- - 4.152841 slack (MET) + 4.152174 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15022,10 +14714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 0.569493 0.402913 2.402913 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.569651 0.000000 2.402913 v gpio_dm0[32] (out) - 2.402913 data arrival time + 11 0.380343 0.569472 0.402198 2.402198 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.569620 0.000000 2.402198 v gpio_dm0[37] (out) + 2.402198 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15035,13 +14727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402913 data arrival time + -2.402198 data arrival time --------------------------------------------------------------------------------------------- - 4.152913 slack (MET) + 4.152198 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15050,10 +14742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 0.568738 0.402955 2.402956 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.568998 0.000000 2.402956 v gpio_analog_en[34] (out) - 2.402956 data arrival time + 11 0.379767 0.568585 0.402197 2.402197 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.568754 0.000000 2.402197 v gpio_slow_sel[21] (out) + 2.402197 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15063,13 +14755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402956 data arrival time + -2.402197 data arrival time --------------------------------------------------------------------------------------------- - 4.152956 slack (MET) + 4.152197 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15078,10 +14770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 0.568182 0.402957 2.402957 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.568425 0.000000 2.402957 v gpio_slow_sel[30] (out) - 2.402957 data arrival time + 11 0.380343 0.569472 0.402241 2.402241 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.569622 0.000000 2.402241 v gpio_analog_en[37] (out) + 2.402241 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15091,13 +14783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402957 data arrival time + -2.402241 data arrival time --------------------------------------------------------------------------------------------- - 4.152957 slack (MET) + 4.152241 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15106,10 +14798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 0.568738 0.403067 2.403067 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.569004 0.000000 2.403067 v gpio_dm1[34] (out) - 2.403067 data arrival time + 11 0.380407 0.569491 0.402256 2.402256 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.569630 0.000000 2.402256 v gpio_dm0[19] (out) + 2.402256 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15119,13 +14811,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403067 data arrival time + -2.402256 data arrival time --------------------------------------------------------------------------------------------- - 4.153067 slack (MET) + 4.152256 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15134,10 +14826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 0.569363 0.403085 2.403085 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.569607 0.000000 2.403085 v gpio_dm0[27] (out) - 2.403085 data arrival time + 11 0.380343 0.569472 0.402293 2.402293 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.569624 0.000000 2.402293 v gpio_dm1[37] (out) + 2.402293 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15147,13 +14839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403085 data arrival time + -2.402293 data arrival time --------------------------------------------------------------------------------------------- - 4.153085 slack (MET) + 4.152293 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15162,10 +14854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 0.568738 0.403106 2.403105 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.569006 0.000000 2.403105 v gpio_slow_sel[34] (out) - 2.403105 data arrival time + 11 0.380394 0.569457 0.402331 2.402331 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.569597 0.000000 2.402331 v gpio_dm0[15] (out) + 2.402331 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15175,13 +14867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403105 data arrival time + -2.402331 data arrival time --------------------------------------------------------------------------------------------- - 4.153106 slack (MET) + 4.152330 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15190,10 +14882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 0.569253 0.403124 2.403124 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.569515 0.000000 2.403124 v gpio_dm0[29] (out) - 2.403124 data arrival time + 11 0.380034 0.568904 0.402332 2.402332 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.569058 0.000000 2.402332 v gpio_dm1[20] (out) + 2.402332 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15203,13 +14895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403124 data arrival time + -2.402332 data arrival time --------------------------------------------------------------------------------------------- - 4.153124 slack (MET) + 4.152332 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15218,10 +14910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 0.569493 0.403157 2.403157 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.569661 0.000000 2.403157 v gpio_analog_en[32] (out) - 2.403157 data arrival time + 11 0.380343 0.569472 0.402332 2.402332 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.569625 0.000000 2.402332 v gpio_slow_sel[37] (out) + 2.402332 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15231,13 +14923,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403157 data arrival time + -2.402332 data arrival time --------------------------------------------------------------------------------------------- - 4.153157 slack (MET) + 4.152332 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15246,10 +14938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 0.569359 0.403154 2.403154 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.569606 0.000000 2.403154 v gpio_dm0[36] (out) - 2.403154 data arrival time + 11 0.380034 0.568904 0.402371 2.402371 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.569059 0.000000 2.402371 v gpio_slow_sel[20] (out) + 2.402371 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15259,13 +14951,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403154 data arrival time + -2.402371 data arrival time --------------------------------------------------------------------------------------------- - 4.153154 slack (MET) + 4.152371 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15274,10 +14966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 0.569359 0.403229 2.403229 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.569610 0.000000 2.403229 v gpio_analog_en[36] (out) - 2.403229 data arrival time + 11 0.381737 0.570763 0.402446 2.402446 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.570807 0.000000 2.402446 v gpio_analog_pol[35] (out) + 2.402446 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15287,13 +14979,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403229 data arrival time + -2.402446 data arrival time --------------------------------------------------------------------------------------------- - 4.153229 slack (MET) + 4.152446 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15302,10 +14994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 0.569253 0.403254 2.403254 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.569522 0.000000 2.403254 v gpio_analog_en[29] (out) - 2.403254 data arrival time + 11 0.380407 0.569491 0.402490 2.402490 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.569640 0.000000 2.402490 v gpio_analog_en[19] (out) + 2.402490 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15315,13 +15007,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403254 data arrival time + -2.402490 data arrival time --------------------------------------------------------------------------------------------- - 4.153254 slack (MET) + 4.152490 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15330,10 +15022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 0.569253 0.403305 2.403305 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.569525 0.000000 2.403305 v gpio_dm1[29] (out) - 2.403305 data arrival time + 11 0.381737 0.570763 0.402540 2.402540 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.570809 0.000000 2.402540 v gpio_dm0[35] (out) + 2.402540 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15343,13 +15035,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403305 data arrival time + -2.402540 data arrival time --------------------------------------------------------------------------------------------- - 4.153306 slack (MET) + 4.152540 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15358,10 +15050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 0.569363 0.403329 2.403329 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.569620 0.000000 2.403329 v gpio_analog_en[27] (out) - 2.403329 data arrival time + 11 0.380394 0.569457 0.402564 2.402564 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.569606 0.000000 2.402564 v gpio_analog_en[15] (out) + 2.402564 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15371,13 +15063,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403329 data arrival time + -2.402564 data arrival time --------------------------------------------------------------------------------------------- - 4.153329 slack (MET) + 4.152564 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15386,10 +15078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 0.569253 0.403344 2.403344 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.569527 0.000000 2.403344 v gpio_slow_sel[29] (out) - 2.403344 data arrival time + 11 0.381737 0.570763 0.402669 2.402669 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.570812 0.000000 2.402669 v gpio_analog_en[35] (out) + 2.402669 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15399,13 +15091,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403344 data arrival time + -2.402669 data arrival time --------------------------------------------------------------------------------------------- - 4.153344 slack (MET) + 4.152668 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15414,10 +15106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 0.569359 0.403455 2.403455 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.569622 0.000000 2.403455 v gpio_dm1[36] (out) - 2.403455 data arrival time + 11 0.381737 0.570763 0.402714 2.402714 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.570813 0.000000 2.402714 v gpio_dm1[35] (out) + 2.402714 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15427,13 +15119,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403455 data arrival time + -2.402714 data arrival time --------------------------------------------------------------------------------------------- - 4.153455 slack (MET) + 4.152714 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15442,10 +15134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 0.569493 0.403470 2.403470 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.569675 0.000000 2.403470 v gpio_dm1[32] (out) - 2.403470 data arrival time + 11 0.380407 0.569491 0.402720 2.402720 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.569649 0.000000 2.402720 v gpio_dm1[19] (out) + 2.402720 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15455,13 +15147,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403470 data arrival time + -2.402720 data arrival time --------------------------------------------------------------------------------------------- - 4.153471 slack (MET) + 4.152720 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15470,10 +15162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 0.569363 0.403513 2.403513 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.569630 0.000000 2.403513 v gpio_dm1[27] (out) - 2.403513 data arrival time + 11 0.380407 0.569491 0.402751 2.402750 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.569650 0.000000 2.402750 v gpio_slow_sel[19] (out) + 2.402750 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15483,13 +15175,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403513 data arrival time + -2.402750 data arrival time --------------------------------------------------------------------------------------------- - 4.153513 slack (MET) + 4.152750 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15498,10 +15190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 0.569363 0.403551 2.403551 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.569632 0.000000 2.403551 v gpio_slow_sel[27] (out) - 2.403551 data arrival time + 11 0.381737 0.570763 0.402752 2.402752 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.570814 0.000000 2.402752 v gpio_slow_sel[35] (out) + 2.402752 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15511,13 +15203,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403551 data arrival time + -2.402752 data arrival time --------------------------------------------------------------------------------------------- - 4.153551 slack (MET) + 4.152751 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15526,10 +15218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 0.569359 0.403680 2.403680 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.569634 0.000000 2.403680 v gpio_slow_sel[36] (out) - 2.403680 data arrival time + 11 0.380394 0.569457 0.402778 2.402778 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.569615 0.000000 2.402778 v gpio_dm1[15] (out) + 2.402778 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15539,13 +15231,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403680 data arrival time + -2.402778 data arrival time --------------------------------------------------------------------------------------------- - 4.153680 slack (MET) + 4.152778 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15554,10 +15246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 0.569493 0.403702 2.403702 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.569686 0.000000 2.403702 v gpio_slow_sel[32] (out) - 2.403702 data arrival time + 11 0.380394 0.569457 0.402810 2.402810 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.569617 0.000000 2.402810 v gpio_slow_sel[15] (out) + 2.402810 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15567,13 +15259,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403702 data arrival time + -2.402810 data arrival time --------------------------------------------------------------------------------------------- - 4.153702 slack (MET) + 4.152810 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15582,10 +15274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 0.571682 0.404404 2.404404 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.572639 0.000000 2.404404 v gpio_analog_pol[25] (out) - 2.404404 data arrival time + 11 0.380186 0.569533 0.402904 2.402904 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.569761 0.000000 2.402904 v gpio_analog_pol[36] (out) + 2.402904 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15595,13 +15287,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404404 data arrival time + -2.402904 data arrival time --------------------------------------------------------------------------------------------- - 4.154404 slack (MET) + 4.152904 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15610,10 +15302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 0.571682 0.404541 2.404541 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.572653 0.000000 2.404541 v gpio_dm0[25] (out) - 2.404541 data arrival time + 11 0.380186 0.569533 0.403277 2.403277 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.569780 0.000000 2.403277 v gpio_dm0[36] (out) + 2.403277 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15623,13 +15315,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404541 data arrival time + -2.403277 data arrival time --------------------------------------------------------------------------------------------- - 4.154541 slack (MET) + 4.153277 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15638,10 +15330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 0.571682 0.404585 2.404585 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.572658 0.000000 2.404585 v gpio_analog_en[25] (out) - 2.404585 data arrival time + 11 0.380186 0.569533 0.403352 2.403352 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.569784 0.000000 2.403352 v gpio_analog_en[36] (out) + 2.403352 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15651,13 +15343,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404585 data arrival time + -2.403352 data arrival time --------------------------------------------------------------------------------------------- - 4.154585 slack (MET) + 4.153352 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15666,10 +15358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 0.571682 0.404650 2.404650 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.572665 0.000000 2.404650 v gpio_dm1[25] (out) - 2.404650 data arrival time + 11 0.380186 0.569533 0.403579 2.403579 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.569796 0.000000 2.403579 v gpio_dm1[36] (out) + 2.403579 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15679,13 +15371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404650 data arrival time + -2.403579 data arrival time --------------------------------------------------------------------------------------------- - 4.154650 slack (MET) + 4.153579 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15694,10 +15386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 0.571682 0.404689 2.404689 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.572669 0.000000 2.404689 v gpio_slow_sel[25] (out) - 2.404689 data arrival time + 11 0.380186 0.569533 0.403803 2.403803 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.569809 0.000000 2.403803 v gpio_slow_sel[36] (out) + 2.403803 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15707,9 +15399,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404689 data arrival time + -2.403803 data arrival time --------------------------------------------------------------------------------------------- - 4.154689 slack (MET) + 4.153804 slack (MET) diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ff_n40C_1v95/power.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ff_n40C_1v95/power.rpt index 8398e9e..dcbcc18 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ff_n40C_1v95/power.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ff_n40C_1v95/power.rpt @@ -7,12 +7,12 @@ Group Internal Switching Leakage Total Power Power Power Power (Watts) ------------------------------------------------------------------------ -Sequential 1.935285e-05 0.000000e+00 1.869912e-09 1.935472e-05 30.3% -Combinational 1.717158e-05 2.725502e-05 8.410926e-09 4.443502e-05 69.6% -Clock -4.973597e-10 0.000000e+00 9.696502e-09 9.199143e-09 0.0% +Sequential 3.870606e-05 0.000000e+00 3.739831e-09 3.870980e-05 30.2% +Combinational 3.481164e-05 5.451004e-05 1.682189e-08 8.933850e-05 69.8% +Clock -1.826229e-09 0.000000e+00 1.939384e-08 1.756761e-08 0.0% Macro 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 0.0% Pad 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 0.0% ------------------------------------------------------------------------ -Total 3.652393e-05 2.725502e-05 1.997740e-08 6.379894e-05 100.0% - 57.2% 42.7% 0.0% +Total 7.351591e-05 5.451004e-05 3.995672e-08 1.280659e-04 100.0% + 57.4% 42.6% 0.0% diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ff_n40C_1v95/ws.max.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ff_n40C_1v95/ws.max.rpt index 4cf5805..6f5ee64 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ff_n40C_1v95/ws.max.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ff_n40C_1v95/ws.max.rpt @@ -2,4 +2,4 @@ =========================================================================== Worst Slack (Setup) ============================================================================ -min_ff_n40C_1v95: 4.809920597957256 +min_ff_n40C_1v95: 4.81153930317294 diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ss_100C_1v60/checks.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ss_100C_1v60/checks.rpt index f894619..7643b13 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ss_100C_1v60/checks.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ss_100C_1v60/checks.rpt @@ -4,8 +4,8 @@ report_checks -unconstrained =========================================================================== ======================= min_ss_100C_1v60 Corner =================================== -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14,10 +14,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 2.692131 1.999573 3.999573 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.692338 0.000000 3.999573 ^ gpio_slow_sel[25] (out) - 3.999573 data arrival time + 11 0.381737 2.698912 2.002057 4.002057 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.698922 0.000000 4.002057 ^ gpio_slow_sel[35] (out) + 4.002057 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -27,9 +27,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999573 data arrival time + -4.002057 data arrival time --------------------------------------------------------------------------------------------- - 3.750427 slack (MET) + 3.747943 slack (MET) @@ -51,42 +51,37 @@ max slew Pin Limit Slew Slack ------------------------------------------------------------------------ -gpio_analog_en[35] 0.500000 2.693311 -2.193311 (VIOLATED) -gpio_analog_pol[35] 0.500000 2.693310 -2.193310 (VIOLATED) -gpio_dm0[35] 0.500000 2.693310 -2.193310 (VIOLATED) -gpio_dm1[35] 0.500000 2.693311 -2.193311 (VIOLATED) -gpio_slow_sel[35] 0.500000 2.693311 -2.193311 (VIOLATED) -gpio_analog_sel[35] 0.500000 2.693308 -2.193308 (VIOLATED) -gpio_dm2[35] 0.500000 2.693308 -2.193308 (VIOLATED) -gpio_holdover[35] 0.500000 2.693307 -2.193307 (VIOLATED) -gpio_out[35] 0.500000 2.693307 -2.193307 (VIOLATED) -gpio_ib_mode_sel[35] 0.500000 2.693305 -2.193305 (VIOLATED) -gpio_vtrip_sel[35] 0.500000 2.693306 -2.193306 (VIOLATED) -gpio_loopback_zero[35] 0.500000 2.693301 -2.193301 (VIOLATED) -gpio_slow_sel[25] 0.500000 2.692338 -2.192338 (VIOLATED) -gpio_analog_en[25] 0.500000 2.692336 -2.192335 (VIOLATED) -gpio_dm1[25] 0.500000 2.692337 -2.192337 (VIOLATED) -gpio_dm0[25] 0.500000 2.692335 -2.192335 (VIOLATED) -gpio_analog_pol[25] 0.500000 2.692332 -2.192332 (VIOLATED) -gpio_analog_sel[25] 0.500000 2.692292 -2.192292 (VIOLATED) -gpio_dm2[25] 0.500000 2.692282 -2.192282 (VIOLATED) -gpio_holdover[25] 0.500000 2.692272 -2.192271 (VIOLATED) -gpio_out[25] 0.500000 2.692262 -2.192261 (VIOLATED) -gpio_vtrip_sel[25] 0.500000 2.692226 -2.192225 (VIOLATED) -gpio_ib_mode_sel[25] 0.500000 2.692216 -2.192216 (VIOLATED) -gpio_loopback_zero[25] 0.500000 2.692131 -2.192131 (VIOLATED) -gpio_slow_sel[32] 0.500000 2.690531 -2.190531 (VIOLATED) -gpio_dm1[32] 0.500000 2.690529 -2.190529 (VIOLATED) -gpio_analog_en[32] 0.500000 2.690526 -2.190526 (VIOLATED) -gpio_dm0[32] 0.500000 2.690524 -2.190524 (VIOLATED) -gpio_analog_pol[32] 0.500000 2.690521 -2.190521 (VIOLATED) -gpio_analog_sel[32] 0.500000 2.690507 -2.190507 (VIOLATED) -gpio_dm2[32] 0.500000 2.690505 -2.190505 (VIOLATED) -gpio_holdover[32] 0.500000 2.690502 -2.190502 (VIOLATED) -gpio_out[32] 0.500000 2.690498 -2.190498 (VIOLATED) -gpio_ib_mode_sel[32] 0.500000 2.690495 -2.190495 (VIOLATED) -gpio_vtrip_sel[32] 0.500000 2.690496 -2.190496 (VIOLATED) -gpio_loopback_zero[32] 0.500000 2.690491 -2.190491 (VIOLATED) +gpio_out[24] 0.500000 7.468328 -6.968328 (VIOLATED) +mprj2/output2/X 0.500000 7.348890 -6.848890 (VIOLATED) +gpio_out[25] 0.500000 6.791373 -6.291372 (VIOLATED) +mprj2/output4/X 0.500000 6.705113 -6.205113 (VIOLATED) +gpio_out[26] 0.500000 5.624056 -5.124056 (VIOLATED) +mprj2/output5/X 0.500000 5.581482 -5.081482 (VIOLATED) +gpio_out[27] 0.500000 4.279004 -3.779004 (VIOLATED) +mprj2/output6/X 0.500000 4.262979 -3.762979 (VIOLATED) +mprj2/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 4.216579 -3.716579 (VIOLATED) +mprj2/clkbuf_0_wb_clk_i/A 0.500000 4.216580 -3.716580 (VIOLATED) +mprj/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 4.215731 -3.715730 (VIOLATED) +mprj/clkbuf_0_wb_clk_i/A 0.500000 4.215731 -3.715731 (VIOLATED) +gpio_in[0] 0.500000 4.212234 -3.712234 (VIOLATED) +gpio_out[34] 0.500000 3.702400 -3.202400 (VIOLATED) +mprj2/output3/X 0.500000 3.701700 -3.201700 (VIOLATED) +gpio_out[33] 0.500000 3.290102 -2.790102 (VIOLATED) +mprj2/output12/X 0.500000 3.289599 -2.789599 (VIOLATED) +gpio_out[28] 0.500000 3.133233 -2.633233 (VIOLATED) +mprj2/output7/X 0.500000 3.129149 -2.629149 (VIOLATED) +gpio_analog_en[35] 0.500000 2.698922 -2.198922 (VIOLATED) +gpio_analog_pol[35] 0.500000 2.698921 -2.198921 (VIOLATED) +gpio_dm0[35] 0.500000 2.698921 -2.198921 (VIOLATED) +gpio_dm1[35] 0.500000 2.698922 -2.198922 (VIOLATED) +gpio_slow_sel[35] 0.500000 2.698922 -2.198922 (VIOLATED) +gpio_analog_sel[35] 0.500000 2.698919 -2.198919 (VIOLATED) +gpio_dm2[35] 0.500000 2.698919 -2.198919 (VIOLATED) +gpio_holdover[35] 0.500000 2.698918 -2.198918 (VIOLATED) +gpio_out[35] 0.500000 2.698918 -2.198918 (VIOLATED) +gpio_ib_mode_sel[35] 0.500000 2.698916 -2.198915 (VIOLATED) +gpio_vtrip_sel[35] 0.500000 2.698917 -2.198917 (VIOLATED) +gpio_loopback_zero[35] 0.500000 2.698912 -2.198912 (VIOLATED) gpio_slow_sel[19] 0.500000 2.690304 -2.190304 (VIOLATED) gpio_analog_en[19] 0.500000 2.690302 -2.190302 (VIOLATED) gpio_dm1[19] 0.500000 2.690304 -2.190304 (VIOLATED) @@ -123,42 +118,18 @@ gpio_out[37] 0.500000 2.689914 -2.189914 (VIOLAT gpio_vtrip_sel[37] 0.500000 2.689904 -2.189904 (VIOLATED) gpio_ib_mode_sel[37] 0.500000 2.689898 -2.189898 (VIOLATED) gpio_loopback_zero[37] 0.500000 2.689898 -2.189898 (VIOLATED) -gpio_analog_en[26] 0.500000 2.689806 -2.189806 (VIOLATED) -gpio_analog_pol[26] 0.500000 2.689805 -2.189805 (VIOLATED) -gpio_dm0[26] 0.500000 2.689806 -2.189806 (VIOLATED) -gpio_dm1[26] 0.500000 2.689806 -2.189806 (VIOLATED) -gpio_slow_sel[26] 0.500000 2.689807 -2.189807 (VIOLATED) -gpio_analog_sel[26] 0.500000 2.689803 -2.189803 (VIOLATED) -gpio_dm2[26] 0.500000 2.689802 -2.189802 (VIOLATED) -gpio_holdover[26] 0.500000 2.689800 -2.189800 (VIOLATED) -gpio_out[26] 0.500000 2.689795 -2.189795 (VIOLATED) -gpio_vtrip_sel[26] 0.500000 2.689785 -2.189785 (VIOLATED) -gpio_ib_mode_sel[26] 0.500000 2.689783 -2.189783 (VIOLATED) -gpio_loopback_zero[26] 0.500000 2.689779 -2.189779 (VIOLATED) -gpio_slow_sel[27] 0.500000 2.688345 -2.188345 (VIOLATED) -gpio_slow_sel[36] 0.500000 2.688345 -2.188345 (VIOLATED) -gpio_analog_en[27] 0.500000 2.688343 -2.188343 (VIOLATED) -gpio_dm1[27] 0.500000 2.688344 -2.188344 (VIOLATED) -gpio_dm1[36] 0.500000 2.688343 -2.188343 (VIOLATED) -gpio_analog_en[36] 0.500000 2.688340 -2.188340 (VIOLATED) -gpio_dm0[27] 0.500000 2.688340 -2.188340 (VIOLATED) -gpio_dm0[36] 0.500000 2.688339 -2.188339 (VIOLATED) -gpio_analog_pol[27] 0.500000 2.688336 -2.188336 (VIOLATED) -gpio_analog_pol[36] 0.500000 2.688335 -2.188335 (VIOLATED) -gpio_analog_sel[27] 0.500000 2.688319 -2.188319 (VIOLATED) -gpio_analog_sel[36] 0.500000 2.688318 -2.188317 (VIOLATED) -gpio_dm2[27] 0.500000 2.688315 -2.188315 (VIOLATED) -gpio_dm2[36] 0.500000 2.688314 -2.188313 (VIOLATED) -gpio_holdover[27] 0.500000 2.688311 -2.188310 (VIOLATED) -gpio_holdover[36] 0.500000 2.688309 -2.188309 (VIOLATED) -gpio_out[27] 0.500000 2.688307 -2.188307 (VIOLATED) -gpio_out[36] 0.500000 2.688305 -2.188305 (VIOLATED) -gpio_vtrip_sel[27] 0.500000 2.688296 -2.188296 (VIOLATED) -gpio_ib_mode_sel[27] 0.500000 2.688293 -2.188293 (VIOLATED) -gpio_vtrip_sel[36] 0.500000 2.688295 -2.188295 (VIOLATED) -gpio_ib_mode_sel[36] 0.500000 2.688292 -2.188291 (VIOLATED) -gpio_loopback_zero[27] 0.500000 2.688289 -2.188289 (VIOLATED) -gpio_loopback_zero[36] 0.500000 2.688288 -2.188288 (VIOLATED) +gpio_slow_sel[36] 0.500000 2.689159 -2.189159 (VIOLATED) +gpio_dm1[36] 0.500000 2.689156 -2.189156 (VIOLATED) +gpio_analog_en[36] 0.500000 2.689154 -2.189154 (VIOLATED) +gpio_dm0[36] 0.500000 2.689153 -2.189153 (VIOLATED) +gpio_analog_pol[36] 0.500000 2.689149 -2.189149 (VIOLATED) +gpio_analog_sel[36] 0.500000 2.689131 -2.189131 (VIOLATED) +gpio_dm2[36] 0.500000 2.689127 -2.189127 (VIOLATED) +gpio_holdover[36] 0.500000 2.689123 -2.189123 (VIOLATED) +gpio_out[36] 0.500000 2.689119 -2.189119 (VIOLATED) +gpio_vtrip_sel[36] 0.500000 2.689109 -2.189109 (VIOLATED) +gpio_ib_mode_sel[36] 0.500000 2.689105 -2.189105 (VIOLATED) +gpio_loopback_zero[36] 0.500000 2.689102 -2.189102 (VIOLATED) gpio_analog_en[20] 0.500000 2.687670 -2.187670 (VIOLATED) gpio_dm1[20] 0.500000 2.687671 -2.187671 (VIOLATED) gpio_slow_sel[20] 0.500000 2.687672 -2.187672 (VIOLATED) @@ -171,18 +142,6 @@ gpio_out[20] 0.500000 2.687651 -2.187651 (VIOLAT gpio_vtrip_sel[20] 0.500000 2.687647 -2.187647 (VIOLATED) gpio_ib_mode_sel[20] 0.500000 2.687644 -2.187644 (VIOLATED) gpio_loopback_zero[20] 0.500000 2.687640 -2.187640 (VIOLATED) -gpio_analog_en[29] 0.500000 2.687629 -2.187629 (VIOLATED) -gpio_dm1[29] 0.500000 2.687630 -2.187630 (VIOLATED) -gpio_slow_sel[29] 0.500000 2.687630 -2.187630 (VIOLATED) -gpio_dm0[29] 0.500000 2.687628 -2.187628 (VIOLATED) -gpio_analog_pol[29] 0.500000 2.687624 -2.187624 (VIOLATED) -gpio_analog_sel[29] 0.500000 2.687605 -2.187605 (VIOLATED) -gpio_dm2[29] 0.500000 2.687601 -2.187601 (VIOLATED) -gpio_holdover[29] 0.500000 2.687596 -2.187596 (VIOLATED) -gpio_out[29] 0.500000 2.687592 -2.187592 (VIOLATED) -gpio_vtrip_sel[29] 0.500000 2.687581 -2.187581 (VIOLATED) -gpio_ib_mode_sel[29] 0.500000 2.687578 -2.187578 (VIOLATED) -gpio_loopback_zero[29] 0.500000 2.687573 -2.187573 (VIOLATED) gpio_analog_en[21] 0.500000 2.685886 -2.185886 (VIOLATED) gpio_dm1[21] 0.500000 2.685887 -2.185887 (VIOLATED) gpio_slow_sel[21] 0.500000 2.685887 -2.185887 (VIOLATED) @@ -207,18 +166,6 @@ gpio_out[22] 0.500000 2.685793 -2.185793 (VIOLAT gpio_vtrip_sel[22] 0.500000 2.685789 -2.185789 (VIOLATED) gpio_ib_mode_sel[22] 0.500000 2.685787 -2.185787 (VIOLATED) gpio_loopback_zero[22] 0.500000 2.685783 -2.185783 (VIOLATED) -gpio_analog_en[34] 0.500000 2.685442 -2.185442 (VIOLATED) -gpio_dm1[34] 0.500000 2.685444 -2.185444 (VIOLATED) -gpio_slow_sel[34] 0.500000 2.685444 -2.185444 (VIOLATED) -gpio_dm0[34] 0.500000 2.685439 -2.185439 (VIOLATED) -gpio_analog_pol[34] 0.500000 2.685436 -2.185436 (VIOLATED) -gpio_analog_sel[34] 0.500000 2.685418 -2.185418 (VIOLATED) -gpio_dm2[34] 0.500000 2.685414 -2.185414 (VIOLATED) -gpio_holdover[34] 0.500000 2.685410 -2.185410 (VIOLATED) -gpio_out[34] 0.500000 2.685406 -2.185406 (VIOLATED) -gpio_vtrip_sel[34] 0.500000 2.685395 -2.185395 (VIOLATED) -gpio_ib_mode_sel[34] 0.500000 2.685392 -2.185392 (VIOLATED) -gpio_loopback_zero[34] 0.500000 2.685388 -2.185388 (VIOLATED) gpio_analog_en[39] 0.500000 2.684551 -2.184550 (VIOLATED) gpio_analog_pol[39] 0.500000 2.684550 -2.184550 (VIOLATED) gpio_analog_sel[39] 0.500000 2.684549 -2.184549 (VIOLATED) @@ -231,42 +178,6 @@ gpio_ib_mode_sel[39] 0.500000 2.684545 -2.184545 (VIOLAT gpio_loopback_zero[39] 0.500000 2.684545 -2.184545 (VIOLATED) gpio_out[39] 0.500000 2.684545 -2.184545 (VIOLATED) gpio_vtrip_sel[39] 0.500000 2.684545 -2.184545 (VIOLATED) -gpio_analog_en[31] 0.500000 2.684243 -2.184243 (VIOLATED) -gpio_slow_sel[31] 0.500000 2.684244 -2.184244 (VIOLATED) -gpio_dm0[31] 0.500000 2.684242 -2.184242 (VIOLATED) -gpio_dm1[31] 0.500000 2.684244 -2.184244 (VIOLATED) -gpio_analog_pol[31] 0.500000 2.684238 -2.184238 (VIOLATED) -gpio_analog_sel[31] 0.500000 2.684221 -2.184220 (VIOLATED) -gpio_dm2[31] 0.500000 2.684216 -2.184216 (VIOLATED) -gpio_holdover[31] 0.500000 2.684212 -2.184212 (VIOLATED) -gpio_out[31] 0.500000 2.684209 -2.184209 (VIOLATED) -gpio_vtrip_sel[31] 0.500000 2.684198 -2.184198 (VIOLATED) -gpio_ib_mode_sel[31] 0.500000 2.684195 -2.184195 (VIOLATED) -gpio_loopback_zero[31] 0.500000 2.684192 -2.184192 (VIOLATED) -gpio_slow_sel[30] 0.500000 2.683529 -2.183529 (VIOLATED) -gpio_dm1[30] 0.500000 2.683527 -2.183527 (VIOLATED) -gpio_analog_en[30] 0.500000 2.683524 -2.183524 (VIOLATED) -gpio_dm0[30] 0.500000 2.683521 -2.183521 (VIOLATED) -gpio_analog_pol[30] 0.500000 2.683518 -2.183518 (VIOLATED) -gpio_analog_sel[30] 0.500000 2.683502 -2.183502 (VIOLATED) -gpio_dm2[30] 0.500000 2.683498 -2.183498 (VIOLATED) -gpio_holdover[30] 0.500000 2.683495 -2.183495 (VIOLATED) -gpio_out[30] 0.500000 2.683491 -2.183491 (VIOLATED) -gpio_ib_mode_sel[30] 0.500000 2.683482 -2.183482 (VIOLATED) -gpio_vtrip_sel[30] 0.500000 2.683483 -2.183483 (VIOLATED) -gpio_loopback_zero[30] 0.500000 2.683479 -2.183479 (VIOLATED) -gpio_slow_sel[28] 0.500000 2.682376 -2.182376 (VIOLATED) -gpio_dm1[28] 0.500000 2.682374 -2.182374 (VIOLATED) -gpio_analog_en[28] 0.500000 2.682371 -2.182371 (VIOLATED) -gpio_dm0[28] 0.500000 2.682368 -2.182368 (VIOLATED) -gpio_analog_pol[28] 0.500000 2.682365 -2.182365 (VIOLATED) -gpio_analog_sel[28] 0.500000 2.682348 -2.182348 (VIOLATED) -gpio_dm2[28] 0.500000 2.682344 -2.182344 (VIOLATED) -gpio_holdover[28] 0.500000 2.682340 -2.182340 (VIOLATED) -gpio_out[28] 0.500000 2.682337 -2.182337 (VIOLATED) -gpio_ib_mode_sel[28] 0.500000 2.682328 -2.182328 (VIOLATED) -gpio_vtrip_sel[28] 0.500000 2.682327 -2.182327 (VIOLATED) -gpio_loopback_zero[28] 0.500000 2.682324 -2.182324 (VIOLATED) gpio_analog_en[23] 0.500000 2.681937 -2.181937 (VIOLATED) gpio_dm1[23] 0.500000 2.681939 -2.181939 (VIOLATED) gpio_slow_sel[23] 0.500000 2.681939 -2.181939 (VIOLATED) @@ -303,30 +214,6 @@ gpio_out[0] 0.500000 2.680848 -2.180848 (VIOLAT gpio_ib_mode_sel[0] 0.500000 2.680838 -2.180838 (VIOLATED) gpio_loopback_zero[0] 0.500000 2.680838 -2.180838 (VIOLATED) gpio_vtrip_sel[0] 0.500000 2.680838 -2.180838 (VIOLATED) -gpio_slow_sel[33] 0.500000 2.679870 -2.179870 (VIOLATED) -gpio_dm1[33] 0.500000 2.679868 -2.179868 (VIOLATED) -gpio_analog_en[33] 0.500000 2.679865 -2.179865 (VIOLATED) -gpio_dm0[33] 0.500000 2.679862 -2.179862 (VIOLATED) -gpio_analog_pol[33] 0.500000 2.679859 -2.179859 (VIOLATED) -gpio_analog_sel[33] 0.500000 2.679852 -2.179852 (VIOLATED) -gpio_dm2[33] 0.500000 2.679848 -2.179848 (VIOLATED) -gpio_holdover[33] 0.500000 2.679844 -2.179844 (VIOLATED) -gpio_out[33] 0.500000 2.679840 -2.179840 (VIOLATED) -gpio_vtrip_sel[33] 0.500000 2.679830 -2.179830 (VIOLATED) -gpio_ib_mode_sel[33] 0.500000 2.679826 -2.179826 (VIOLATED) -gpio_loopback_zero[33] 0.500000 2.679823 -2.179823 (VIOLATED) -gpio_slow_sel[24] 0.500000 2.679820 -2.179820 (VIOLATED) -gpio_dm1[24] 0.500000 2.679817 -2.179817 (VIOLATED) -gpio_analog_en[24] 0.500000 2.679813 -2.179813 (VIOLATED) -gpio_dm0[24] 0.500000 2.679811 -2.179811 (VIOLATED) -gpio_analog_pol[24] 0.500000 2.679807 -2.179807 (VIOLATED) -gpio_analog_sel[24] 0.500000 2.679788 -2.179788 (VIOLATED) -gpio_dm2[24] 0.500000 2.679782 -2.179782 (VIOLATED) -gpio_holdover[24] 0.500000 2.679778 -2.179778 (VIOLATED) -gpio_out[24] 0.500000 2.679774 -2.179774 (VIOLATED) -gpio_vtrip_sel[24] 0.500000 2.679763 -2.179763 (VIOLATED) -gpio_ib_mode_sel[24] 0.500000 2.679760 -2.179760 (VIOLATED) -gpio_loopback_zero[24] 0.500000 2.679755 -2.179755 (VIOLATED) gpio_analog_en[18] 0.500000 2.677466 -2.177466 (VIOLATED) gpio_dm1[18] 0.500000 2.677467 -2.177467 (VIOLATED) gpio_slow_sel[18] 0.500000 2.677467 -2.177467 (VIOLATED) @@ -435,36 +322,145 @@ gpio_out[13] 0.500000 2.668963 -2.168963 (VIOLAT gpio_ib_mode_sel[13] 0.500000 2.668942 -2.168942 (VIOLATED) gpio_vtrip_sel[13] 0.500000 2.668944 -2.168944 (VIOLATED) gpio_loopback_zero[13] 0.500000 2.668921 -2.168921 (VIOLATED) -gpio_analog_en[12] 0.500000 2.225680 -1.725680 (VIOLATED) -gpio_analog_pol[12] 0.500000 2.225679 -1.725679 (VIOLATED) -gpio_dm0[12] 0.500000 2.225680 -1.725680 (VIOLATED) -gpio_slow_sel[12] 0.500000 2.225681 -1.725681 (VIOLATED) -gpio_analog_sel[12] 0.500000 2.225677 -1.725677 (VIOLATED) -gpio_holdover[12] 0.500000 2.225676 -1.725676 (VIOLATED) -gpio_vtrip_sel[12] 0.500000 2.225673 -1.725673 (VIOLATED) -gpio_ib_mode_sel[12] 0.500000 2.225672 -1.725672 (VIOLATED) -gpio_oeb[12] 0.500000 2.225666 -1.725666 (VIOLATED) -gpio_loopback_zero[12] 0.500000 2.225653 -1.725653 (VIOLATED) -gpio_analog_en[11] 0.500000 2.225569 -1.725568 (VIOLATED) -gpio_analog_pol[11] 0.500000 2.225569 -1.725568 (VIOLATED) -gpio_analog_sel[11] 0.500000 2.225569 -1.725568 (VIOLATED) -gpio_dm0[11] 0.500000 2.225569 -1.725568 (VIOLATED) -gpio_holdover[11] 0.500000 2.225569 -1.725568 (VIOLATED) -gpio_ib_mode_sel[11] 0.500000 2.225569 -1.725568 (VIOLATED) -gpio_loopback_zero[11] 0.500000 2.225569 -1.725568 (VIOLATED) -gpio_oeb[11] 0.500000 2.225569 -1.725568 (VIOLATED) -gpio_slow_sel[11] 0.500000 2.225569 -1.725568 (VIOLATED) -gpio_vtrip_sel[11] 0.500000 2.225569 -1.725568 (VIOLATED) -gpio_slow_sel[9] 0.500000 2.219171 -1.719171 (VIOLATED) -gpio_analog_en[9] 0.500000 2.219168 -1.719168 (VIOLATED) -gpio_analog_pol[9] 0.500000 2.219168 -1.719168 (VIOLATED) -gpio_analog_sel[9] 0.500000 2.219168 -1.719168 (VIOLATED) -gpio_dm0[9] 0.500000 2.219168 -1.719168 (VIOLATED) -gpio_holdover[9] 0.500000 2.219168 -1.719168 (VIOLATED) -gpio_ib_mode_sel[9] 0.500000 2.219168 -1.719168 (VIOLATED) -gpio_loopback_zero[9] 0.500000 2.219168 -1.719168 (VIOLATED) -gpio_oeb[9] 0.500000 2.219168 -1.719168 (VIOLATED) -gpio_vtrip_sel[9] 0.500000 2.219168 -1.719168 (VIOLATED) +gpio_out[32] 0.500000 2.453560 -1.953560 (VIOLATED) +mprj2/output11/X 0.500000 2.453367 -1.953367 (VIOLATED) +gpio_out[29] 0.500000 2.353179 -1.853179 (VIOLATED) +mprj2/output8/X 0.500000 2.353078 -1.853078 (VIOLATED) +mprj2/ANTENNA_input1_A/DIODE 0.500000 2.303250 -1.803250 (VIOLATED) +mprj2/input1/A 0.500000 2.303250 -1.803250 (VIOLATED) +mprj/ANTENNA_input1_A/DIODE 0.500000 2.303158 -1.803158 (VIOLATED) +mprj/input1/A 0.500000 2.303158 -1.803158 (VIOLATED) +gpio_in[1] 0.500000 2.303103 -1.803103 (VIOLATED) +gpio_analog_en[31] 0.500000 2.277471 -1.777471 (VIOLATED) +gpio_analog_pol[31] 0.500000 2.277470 -1.777470 (VIOLATED) +gpio_slow_sel[31] 0.500000 2.277471 -1.777471 (VIOLATED) +gpio_analog_sel[31] 0.500000 2.277468 -1.777468 (VIOLATED) +gpio_dm0[31] 0.500000 2.277470 -1.777470 (VIOLATED) +gpio_holdover[31] 0.500000 2.277468 -1.777468 (VIOLATED) +gpio_vtrip_sel[31] 0.500000 2.277467 -1.777466 (VIOLATED) +gpio_ib_mode_sel[31] 0.500000 2.277464 -1.777464 (VIOLATED) +gpio_loopback_zero[31] 0.500000 2.277464 -1.777464 (VIOLATED) +gpio_oeb[31] 0.500000 2.277464 -1.777464 (VIOLATED) +gpio_analog_en[26] 0.500000 2.256266 -1.756266 (VIOLATED) +gpio_analog_pol[26] 0.500000 2.256266 -1.756266 (VIOLATED) +gpio_slow_sel[26] 0.500000 2.256266 -1.756266 (VIOLATED) +gpio_analog_sel[26] 0.500000 2.256265 -1.756265 (VIOLATED) +gpio_dm0[26] 0.500000 2.256266 -1.756266 (VIOLATED) +gpio_holdover[26] 0.500000 2.256264 -1.756264 (VIOLATED) +gpio_ib_mode_sel[26] 0.500000 2.256262 -1.756262 (VIOLATED) +gpio_oeb[26] 0.500000 2.256262 -1.756262 (VIOLATED) +gpio_vtrip_sel[26] 0.500000 2.256262 -1.756262 (VIOLATED) +gpio_loopback_zero[26] 0.500000 2.256259 -1.756259 (VIOLATED) +gpio_analog_en[29] 0.500000 2.254493 -1.754493 (VIOLATED) +gpio_analog_pol[29] 0.500000 2.254494 -1.754494 (VIOLATED) +gpio_slow_sel[29] 0.500000 2.254494 -1.754494 (VIOLATED) +gpio_analog_sel[29] 0.500000 2.254492 -1.754492 (VIOLATED) +gpio_dm0[29] 0.500000 2.254493 -1.754493 (VIOLATED) +gpio_holdover[29] 0.500000 2.254492 -1.754491 (VIOLATED) +gpio_ib_mode_sel[29] 0.500000 2.254490 -1.754490 (VIOLATED) +gpio_vtrip_sel[29] 0.500000 2.254490 -1.754490 (VIOLATED) +gpio_loopback_zero[29] 0.500000 2.254487 -1.754487 (VIOLATED) +gpio_oeb[29] 0.500000 2.254487 -1.754487 (VIOLATED) +gpio_analog_en[25] 0.500000 2.252864 -1.752864 (VIOLATED) +gpio_analog_pol[25] 0.500000 2.252863 -1.752863 (VIOLATED) +gpio_dm0[25] 0.500000 2.252863 -1.752863 (VIOLATED) +gpio_slow_sel[25] 0.500000 2.252864 -1.752864 (VIOLATED) +gpio_analog_sel[25] 0.500000 2.252861 -1.752861 (VIOLATED) +gpio_holdover[25] 0.500000 2.252859 -1.752859 (VIOLATED) +gpio_vtrip_sel[25] 0.500000 2.252848 -1.752848 (VIOLATED) +gpio_ib_mode_sel[25] 0.500000 2.252846 -1.752846 (VIOLATED) +gpio_loopback_zero[25] 0.500000 2.252841 -1.752841 (VIOLATED) +gpio_oeb[25] 0.500000 2.252841 -1.752841 (VIOLATED) +gpio_slow_sel[28] 0.500000 2.246525 -1.746525 (VIOLATED) +gpio_analog_en[28] 0.500000 2.246522 -1.746522 (VIOLATED) +gpio_dm0[28] 0.500000 2.246521 -1.746521 (VIOLATED) +gpio_analog_pol[28] 0.500000 2.246519 -1.746518 (VIOLATED) +gpio_analog_sel[28] 0.500000 2.246516 -1.746516 (VIOLATED) +gpio_holdover[28] 0.500000 2.246515 -1.746515 (VIOLATED) +gpio_ib_mode_sel[28] 0.500000 2.246506 -1.746506 (VIOLATED) +gpio_oeb[28] 0.500000 2.246506 -1.746506 (VIOLATED) +gpio_vtrip_sel[28] 0.500000 2.246506 -1.746506 (VIOLATED) +gpio_loopback_zero[28] 0.500000 2.246503 -1.746503 (VIOLATED) +gpio_analog_en[33] 0.500000 2.245359 -1.745359 (VIOLATED) +gpio_analog_pol[33] 0.500000 2.245361 -1.745361 (VIOLATED) +gpio_dm0[33] 0.500000 2.245360 -1.745360 (VIOLATED) +gpio_slow_sel[33] 0.500000 2.245360 -1.745360 (VIOLATED) +gpio_analog_sel[33] 0.500000 2.245355 -1.745355 (VIOLATED) +gpio_holdover[33] 0.500000 2.245348 -1.745348 (VIOLATED) +gpio_ib_mode_sel[33] 0.500000 2.245337 -1.745337 (VIOLATED) +gpio_vtrip_sel[33] 0.500000 2.245337 -1.745337 (VIOLATED) +gpio_oeb[33] 0.500000 2.245333 -1.745333 (VIOLATED) +gpio_loopback_zero[33] 0.500000 2.245331 -1.745331 (VIOLATED) +gpio_slow_sel[27] 0.500000 2.242364 -1.742364 (VIOLATED) +gpio_analog_en[27] 0.500000 2.242361 -1.742361 (VIOLATED) +gpio_dm0[27] 0.500000 2.242360 -1.742360 (VIOLATED) +gpio_analog_pol[27] 0.500000 2.242357 -1.742357 (VIOLATED) +gpio_analog_sel[27] 0.500000 2.242345 -1.742344 (VIOLATED) +gpio_holdover[27] 0.500000 2.242339 -1.742339 (VIOLATED) +gpio_vtrip_sel[27] 0.500000 2.242330 -1.742330 (VIOLATED) +gpio_ib_mode_sel[27] 0.500000 2.242328 -1.742328 (VIOLATED) +gpio_loopback_zero[27] 0.500000 2.242325 -1.742325 (VIOLATED) +gpio_oeb[27] 0.500000 2.242325 -1.742325 (VIOLATED) +gpio_slow_sel[32] 0.500000 2.241635 -1.741635 (VIOLATED) +gpio_analog_en[32] 0.500000 2.241632 -1.741632 (VIOLATED) +gpio_dm0[32] 0.500000 2.241631 -1.741631 (VIOLATED) +gpio_analog_pol[32] 0.500000 2.241630 -1.741630 (VIOLATED) +gpio_analog_sel[32] 0.500000 2.241621 -1.741621 (VIOLATED) +gpio_holdover[32] 0.500000 2.241621 -1.741620 (VIOLATED) +gpio_ib_mode_sel[32] 0.500000 2.241619 -1.741619 (VIOLATED) +gpio_oeb[32] 0.500000 2.241618 -1.741618 (VIOLATED) +gpio_vtrip_sel[32] 0.500000 2.241619 -1.741619 (VIOLATED) +gpio_loopback_zero[32] 0.500000 2.241615 -1.741615 (VIOLATED) +gpio_slow_sel[24] 0.500000 2.230854 -1.730854 (VIOLATED) +gpio_analog_en[24] 0.500000 2.230850 -1.730850 (VIOLATED) +gpio_dm0[24] 0.500000 2.230849 -1.730848 (VIOLATED) +gpio_analog_pol[24] 0.500000 2.230846 -1.730846 (VIOLATED) +gpio_analog_sel[24] 0.500000 2.230834 -1.730834 (VIOLATED) +gpio_holdover[24] 0.500000 2.230831 -1.730831 (VIOLATED) +gpio_ib_mode_sel[24] 0.500000 2.230822 -1.730822 (VIOLATED) +gpio_oeb[24] 0.500000 2.230822 -1.730822 (VIOLATED) +gpio_vtrip_sel[24] 0.500000 2.230822 -1.730822 (VIOLATED) +gpio_loopback_zero[24] 0.500000 2.230818 -1.730818 (VIOLATED) +gpio_slow_sel[34] 0.500000 2.229358 -1.729358 (VIOLATED) +gpio_analog_en[34] 0.500000 2.229355 -1.729355 (VIOLATED) +gpio_analog_pol[34] 0.500000 2.229354 -1.729354 (VIOLATED) +gpio_dm0[34] 0.500000 2.229355 -1.729355 (VIOLATED) +gpio_analog_sel[34] 0.500000 2.229350 -1.729350 (VIOLATED) +gpio_holdover[34] 0.500000 2.229348 -1.729348 (VIOLATED) +gpio_vtrip_sel[34] 0.500000 2.229343 -1.729343 (VIOLATED) +gpio_ib_mode_sel[34] 0.500000 2.229339 -1.729339 (VIOLATED) +gpio_oeb[34] 0.500000 2.229331 -1.729331 (VIOLATED) +gpio_loopback_zero[34] 0.500000 2.229270 -1.729270 (VIOLATED) +gpio_slow_sel[30] 0.500000 2.225977 -1.725977 (VIOLATED) +gpio_analog_en[30] 0.500000 2.225973 -1.725973 (VIOLATED) +gpio_dm0[30] 0.500000 2.225971 -1.725971 (VIOLATED) +gpio_analog_pol[30] 0.500000 2.225969 -1.725968 (VIOLATED) +gpio_analog_sel[30] 0.500000 2.225955 -1.725955 (VIOLATED) +gpio_holdover[30] 0.500000 2.225950 -1.725950 (VIOLATED) +gpio_vtrip_sel[30] 0.500000 2.225940 -1.725940 (VIOLATED) +gpio_ib_mode_sel[30] 0.500000 2.225938 -1.725938 (VIOLATED) +gpio_loopback_zero[30] 0.500000 2.225934 -1.725934 (VIOLATED) +gpio_oeb[30] 0.500000 2.225934 -1.725934 (VIOLATED) +gpio_analog_en[2] 0.500000 2.223073 -1.723073 (VIOLATED) +gpio_analog_pol[2] 0.500000 2.223073 -1.723073 (VIOLATED) +gpio_dm0[2] 0.500000 2.223073 -1.723073 (VIOLATED) +gpio_slow_sel[2] 0.500000 2.223073 -1.723073 (VIOLATED) +gpio_analog_sel[2] 0.500000 2.223070 -1.723070 (VIOLATED) +gpio_holdover[2] 0.500000 2.223070 -1.723070 (VIOLATED) +gpio_ib_mode_sel[2] 0.500000 2.223070 -1.723070 (VIOLATED) +gpio_loopback_zero[2] 0.500000 2.223070 -1.723070 (VIOLATED) +gpio_oeb[2] 0.500000 2.223070 -1.723070 (VIOLATED) +gpio_vtrip_sel[2] 0.500000 2.223070 -1.723070 (VIOLATED) +gpio_slow_sel[9] 0.500000 2.219170 -1.719170 (VIOLATED) +gpio_analog_en[9] 0.500000 2.219167 -1.719167 (VIOLATED) +gpio_analog_pol[9] 0.500000 2.219167 -1.719167 (VIOLATED) +gpio_analog_sel[9] 0.500000 2.219167 -1.719167 (VIOLATED) +gpio_dm0[9] 0.500000 2.219167 -1.719167 (VIOLATED) +gpio_holdover[9] 0.500000 2.219167 -1.719167 (VIOLATED) +gpio_ib_mode_sel[9] 0.500000 2.219167 -1.719167 (VIOLATED) +gpio_loopback_zero[9] 0.500000 2.219167 -1.719167 (VIOLATED) +gpio_oeb[9] 0.500000 2.219167 -1.719167 (VIOLATED) +gpio_vtrip_sel[9] 0.500000 2.219167 -1.719167 (VIOLATED) gpio_analog_en[3] 0.500000 2.218350 -1.718350 (VIOLATED) gpio_analog_pol[3] 0.500000 2.218350 -1.718350 (VIOLATED) gpio_slow_sel[3] 0.500000 2.218351 -1.718351 (VIOLATED) @@ -475,16 +471,6 @@ gpio_ib_mode_sel[3] 0.500000 2.218345 -1.718345 (VIOLAT gpio_loopback_zero[3] 0.500000 2.218345 -1.718345 (VIOLATED) gpio_oeb[3] 0.500000 2.218345 -1.718345 (VIOLATED) gpio_vtrip_sel[3] 0.500000 2.218345 -1.718345 (VIOLATED) -gpio_slow_sel[10] 0.500000 2.215086 -1.715086 (VIOLATED) -gpio_analog_en[10] 0.500000 2.215083 -1.715083 (VIOLATED) -gpio_analog_pol[10] 0.500000 2.215083 -1.715083 (VIOLATED) -gpio_dm0[10] 0.500000 2.215083 -1.715083 (VIOLATED) -gpio_analog_sel[10] 0.500000 2.215081 -1.715081 (VIOLATED) -gpio_holdover[10] 0.500000 2.215079 -1.715079 (VIOLATED) -gpio_ib_mode_sel[10] 0.500000 2.215069 -1.715069 (VIOLATED) -gpio_loopback_zero[10] 0.500000 2.215069 -1.715069 (VIOLATED) -gpio_oeb[10] 0.500000 2.215069 -1.715069 (VIOLATED) -gpio_vtrip_sel[10] 0.500000 2.215069 -1.715069 (VIOLATED) gpio_analog_en[8] 0.500000 2.214838 -1.714838 (VIOLATED) gpio_slow_sel[8] 0.500000 2.214839 -1.714839 (VIOLATED) gpio_analog_pol[8] 0.500000 2.214836 -1.714836 (VIOLATED) @@ -495,6 +481,16 @@ gpio_vtrip_sel[8] 0.500000 2.214804 -1.714804 (VIOLAT gpio_ib_mode_sel[8] 0.500000 2.214800 -1.714800 (VIOLATED) gpio_oeb[8] 0.500000 2.214795 -1.714795 (VIOLATED) gpio_loopback_zero[8] 0.500000 2.214781 -1.714781 (VIOLATED) +gpio_slow_sel[10] 0.500000 2.213872 -1.713872 (VIOLATED) +gpio_analog_en[10] 0.500000 2.213869 -1.713869 (VIOLATED) +gpio_analog_pol[10] 0.500000 2.213869 -1.713869 (VIOLATED) +gpio_dm0[10] 0.500000 2.213869 -1.713869 (VIOLATED) +gpio_analog_sel[10] 0.500000 2.213867 -1.713867 (VIOLATED) +gpio_holdover[10] 0.500000 2.213866 -1.713866 (VIOLATED) +gpio_ib_mode_sel[10] 0.500000 2.213856 -1.713856 (VIOLATED) +gpio_loopback_zero[10] 0.500000 2.213856 -1.713856 (VIOLATED) +gpio_oeb[10] 0.500000 2.213856 -1.713856 (VIOLATED) +gpio_vtrip_sel[10] 0.500000 2.213856 -1.713856 (VIOLATED) gpio_analog_en[4] 0.500000 2.213375 -1.713375 (VIOLATED) gpio_analog_pol[4] 0.500000 2.213374 -1.713374 (VIOLATED) gpio_dm0[4] 0.500000 2.213374 -1.713374 (VIOLATED) @@ -505,16 +501,16 @@ gpio_vtrip_sel[4] 0.500000 2.213366 -1.713366 (VIOLAT gpio_ib_mode_sel[4] 0.500000 2.213360 -1.713359 (VIOLATED) gpio_oeb[4] 0.500000 2.213354 -1.713354 (VIOLATED) gpio_loopback_zero[4] 0.500000 2.213335 -1.713335 (VIOLATED) -gpio_slow_sel[2] 0.500000 2.211223 -1.711223 (VIOLATED) -gpio_analog_en[2] 0.500000 2.211218 -1.711218 (VIOLATED) -gpio_dm0[2] 0.500000 2.211216 -1.711216 (VIOLATED) -gpio_analog_pol[2] 0.500000 2.211214 -1.711214 (VIOLATED) -gpio_analog_sel[2] 0.500000 2.211197 -1.711197 (VIOLATED) -gpio_holdover[2] 0.500000 2.211189 -1.711189 (VIOLATED) -gpio_vtrip_sel[2] 0.500000 2.211176 -1.711176 (VIOLATED) -gpio_ib_mode_sel[2] 0.500000 2.211172 -1.711172 (VIOLATED) -gpio_oeb[2] 0.500000 2.211169 -1.711169 (VIOLATED) -gpio_loopback_zero[2] 0.500000 2.211162 -1.711162 (VIOLATED) +gpio_analog_en[12] 0.500000 2.212265 -1.712265 (VIOLATED) +gpio_analog_pol[12] 0.500000 2.212264 -1.712264 (VIOLATED) +gpio_dm0[12] 0.500000 2.212264 -1.712264 (VIOLATED) +gpio_slow_sel[12] 0.500000 2.212265 -1.712265 (VIOLATED) +gpio_analog_sel[12] 0.500000 2.212261 -1.712261 (VIOLATED) +gpio_holdover[12] 0.500000 2.212260 -1.712260 (VIOLATED) +gpio_vtrip_sel[12] 0.500000 2.212258 -1.712258 (VIOLATED) +gpio_ib_mode_sel[12] 0.500000 2.212256 -1.712256 (VIOLATED) +gpio_oeb[12] 0.500000 2.212251 -1.712251 (VIOLATED) +gpio_loopback_zero[12] 0.500000 2.212238 -1.712237 (VIOLATED) gpio_analog_en[7] 0.500000 2.210874 -1.710874 (VIOLATED) gpio_slow_sel[7] 0.500000 2.210876 -1.710876 (VIOLATED) gpio_dm0[7] 0.500000 2.210873 -1.710873 (VIOLATED) @@ -555,28 +551,39 @@ gpio_vtrip_sel[6] 0.500000 2.206114 -1.706114 (VIOLAT gpio_ib_mode_sel[6] 0.500000 2.206112 -1.706112 (VIOLATED) gpio_loopback_zero[6] 0.500000 2.206109 -1.706109 (VIOLATED) gpio_oeb[6] 0.500000 2.206109 -1.706109 (VIOLATED) -gpio_out[8] 0.500000 1.255852 -0.755852 (VIOLATED) -mprj/output9/X 0.500000 1.255851 -0.755851 (VIOLATED) -gpio_out[7] 0.500000 1.221358 -0.721358 (VIOLATED) -mprj/output8/X 0.500000 1.221356 -0.721356 (VIOLATED) -mprj/clkbuf_0_wb_clk_i/A 0.500000 1.196196 -0.696196 (VIOLATED) -mprj/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 1.196193 -0.696193 (VIOLATED) -gpio_in[0] 0.500000 1.185948 -0.685948 (VIOLATED) -gpio_out[9] 0.500000 1.140079 -0.640079 (VIOLATED) -mprj/output10/X 0.500000 1.140079 -0.640079 (VIOLATED) -gpio_out[6] 0.500000 1.125432 -0.625432 (VIOLATED) -mprj/output7/X 0.500000 1.125432 -0.625432 (VIOLATED) -gpio_out[5] 0.500000 1.080927 -0.580927 (VIOLATED) -mprj/output6/X 0.500000 1.080927 -0.580927 (VIOLATED) -gpio_out[10] 0.500000 1.043663 -0.543663 (VIOLATED) -mprj/output11/X 0.500000 1.043663 -0.543663 (VIOLATED) +gpio_slow_sel[11] 0.500000 2.199614 -1.699614 (VIOLATED) +gpio_analog_en[11] 0.500000 2.199609 -1.699609 (VIOLATED) +gpio_dm0[11] 0.500000 2.199607 -1.699607 (VIOLATED) +gpio_analog_pol[11] 0.500000 2.199603 -1.699603 (VIOLATED) +gpio_analog_sel[11] 0.500000 2.199596 -1.699596 (VIOLATED) +gpio_holdover[11] 0.500000 2.199587 -1.699587 (VIOLATED) +gpio_vtrip_sel[11] 0.500000 2.199571 -1.699571 (VIOLATED) +gpio_ib_mode_sel[11] 0.500000 2.199566 -1.699566 (VIOLATED) +gpio_oeb[11] 0.500000 2.199562 -1.699562 (VIOLATED) +gpio_loopback_zero[11] 0.500000 2.199549 -1.699549 (VIOLATED) +gpio_out[31] 0.500000 1.452179 -0.952179 (VIOLATED) +mprj2/output10/X 0.500000 1.452174 -0.952173 (VIOLATED) +gpio_out[8] 0.500000 1.260469 -0.760469 (VIOLATED) +mprj/output9/X 0.500000 1.260468 -0.760468 (VIOLATED) +gpio_out[7] 0.500000 1.228843 -0.728843 (VIOLATED) +mprj/output8/X 0.500000 1.228840 -0.728841 (VIOLATED) +gpio_out[9] 0.500000 1.147566 -0.647566 (VIOLATED) +mprj/output10/X 0.500000 1.147566 -0.647566 (VIOLATED) +gpio_out[6] 0.500000 1.132899 -0.632899 (VIOLATED) +mprj/output7/X 0.500000 1.132899 -0.632899 (VIOLATED) +gpio_out[5] 0.500000 1.088414 -0.588414 (VIOLATED) +mprj/output6/X 0.500000 1.088414 -0.588414 (VIOLATED) +gpio_out[10] 0.500000 1.051149 -0.551149 (VIOLATED) +mprj/output11/X 0.500000 1.051149 -0.551149 (VIOLATED) gpio_dm0[1] 0.500000 1.023721 -0.523721 (VIOLATED) gpio_dm1[1] 0.500000 1.023721 -0.523721 (VIOLATED) gpio_dm2[1] 0.500000 1.023721 -0.523721 (VIOLATED) gpio_loopback_one[1] 0.500000 1.023721 -0.523721 (VIOLATED) gpio_out[1] 0.500000 1.023721 -0.523721 (VIOLATED) mprj/output2/A 0.500000 1.023602 -0.523602 (VIOLATED) +mprj2/output2/A 0.500000 1.023602 -0.523602 (VIOLATED) mprj/ANTENNA_output2_A/DIODE 0.500000 1.023601 -0.523601 (VIOLATED) +mprj2/ANTENNA_output2_A/DIODE 0.500000 1.023601 -0.523601 (VIOLATED) mprj/ANTENNA__564__X/DIODE 0.500000 1.020851 -0.520851 (VIOLATED) mprj/ANTENNA__571__A2/DIODE 0.500000 1.020851 -0.520851 (VIOLATED) mprj/ANTENNA__575__B1/DIODE 0.500000 1.020851 -0.520851 (VIOLATED) @@ -587,20 +594,36 @@ mprj/_571_/A2 0.500000 1.020851 -0.520851 (VIOLAT mprj/_575_/B1 0.500000 1.020851 -0.520851 (VIOLATED) mprj/_578_/A2 0.500000 1.020851 -0.520851 (VIOLATED) mprj/_580_/B1 0.500000 1.020851 -0.520851 (VIOLATED) -gpio_out[4] 0.500000 0.999277 -0.499277 (VIOLATED) -mprj/output5/X 0.500000 0.999277 -0.499277 (VIOLATED) -gpio_out[11] 0.500000 0.974218 -0.474218 (VIOLATED) -mprj/output12/X 0.500000 0.974218 -0.474218 (VIOLATED) -mprj/ANTENNA_fanout25_A/DIODE 0.500000 0.952339 -0.452339 (VIOLATED) -mprj/fanout25/A 0.500000 0.952338 -0.452338 (VIOLATED) -mprj/ANTENNA_fanout19_A/DIODE 0.500000 0.951961 -0.451961 (VIOLATED) -mprj/fanout19/A 0.500000 0.951954 -0.451954 (VIOLATED) -mprj/ANTENNA_input1_X/DIODE 0.500000 0.944804 -0.444804 (VIOLATED) -mprj/input1/X 0.500000 0.944804 -0.444804 (VIOLATED) -gpio_out[3] 0.500000 0.943872 -0.443872 (VIOLATED) -mprj/output4/X 0.500000 0.943872 -0.443872 (VIOLATED) -gpio_out[12] 0.500000 0.925219 -0.425219 (VIOLATED) -mprj/output3/X 0.500000 0.925219 -0.425219 (VIOLATED) +mprj2/ANTENNA__564__X/DIODE 0.500000 1.020851 -0.520851 (VIOLATED) +mprj2/ANTENNA__571__A2/DIODE 0.500000 1.020851 -0.520851 (VIOLATED) +mprj2/ANTENNA__575__B1/DIODE 0.500000 1.020851 -0.520851 (VIOLATED) +mprj2/ANTENNA__578__A2/DIODE 0.500000 1.020851 -0.520851 (VIOLATED) +mprj2/ANTENNA__580__B1/DIODE 0.500000 1.020851 -0.520851 (VIOLATED) +mprj2/_564_/X 0.500000 1.020851 -0.520851 (VIOLATED) +mprj2/_571_/A2 0.500000 1.020851 -0.520851 (VIOLATED) +mprj2/_575_/B1 0.500000 1.020851 -0.520851 (VIOLATED) +mprj2/_578_/A2 0.500000 1.020851 -0.520851 (VIOLATED) +mprj2/_580_/B1 0.500000 1.020851 -0.520851 (VIOLATED) +gpio_out[4] 0.500000 1.006764 -0.506764 (VIOLATED) +mprj/output5/X 0.500000 1.006764 -0.506764 (VIOLATED) +gpio_out[30] 0.500000 0.982819 -0.482819 (VIOLATED) +mprj2/output9/X 0.500000 0.982819 -0.482819 (VIOLATED) +gpio_out[11] 0.500000 0.957053 -0.457053 (VIOLATED) +mprj/output12/X 0.500000 0.957053 -0.457053 (VIOLATED) +mprj2/ANTENNA_fanout25_A/DIODE 0.500000 0.953851 -0.453851 (VIOLATED) +mprj2/fanout25/A 0.500000 0.953850 -0.453850 (VIOLATED) +mprj/ANTENNA_fanout25_A/DIODE 0.500000 0.953846 -0.453846 (VIOLATED) +mprj/fanout25/A 0.500000 0.953845 -0.453845 (VIOLATED) +mprj2/ANTENNA_fanout19_A/DIODE 0.500000 0.953473 -0.453473 (VIOLATED) +mprj/ANTENNA_fanout19_A/DIODE 0.500000 0.953468 -0.453468 (VIOLATED) +mprj2/fanout19/A 0.500000 0.953467 -0.453467 (VIOLATED) +mprj/fanout19/A 0.500000 0.953461 -0.453461 (VIOLATED) +mprj2/ANTENNA_input1_X/DIODE 0.500000 0.946305 -0.446305 (VIOLATED) +mprj2/input1/X 0.500000 0.946305 -0.446305 (VIOLATED) +mprj/ANTENNA_input1_X/DIODE 0.500000 0.946299 -0.446299 (VIOLATED) +mprj/input1/X 0.500000 0.946299 -0.446299 (VIOLATED) +gpio_out[3] 0.500000 0.943625 -0.443625 (VIOLATED) +mprj/output4/X 0.500000 0.943625 -0.443625 (VIOLATED) mprj/_339_/A 0.500000 0.917869 -0.417869 (VIOLATED) mprj/_592_/A 0.500000 0.917869 -0.417869 (VIOLATED) mprj/_642_/A 0.500000 0.917869 -0.417869 (VIOLATED) @@ -611,12 +634,28 @@ mprj/_669_/A 0.500000 0.917869 -0.417869 (VIOLAT mprj/_670_/A 0.500000 0.917869 -0.417869 (VIOLATED) mprj/fanout21/X 0.500000 0.917869 -0.417869 (VIOLATED) mprj/load_slew22/A 0.500000 0.917869 -0.417869 (VIOLATED) -gpio_out[2] 0.500000 0.879875 -0.379875 (VIOLATED) -mprj/output2/X 0.500000 0.879875 -0.379875 (VIOLATED) +mprj2/_339_/A 0.500000 0.917869 -0.417869 (VIOLATED) +mprj2/_592_/A 0.500000 0.917869 -0.417869 (VIOLATED) +mprj2/_642_/A 0.500000 0.917869 -0.417869 (VIOLATED) +mprj2/_650_/A 0.500000 0.917869 -0.417869 (VIOLATED) +mprj2/_660_/A 0.500000 0.917869 -0.417869 (VIOLATED) +mprj2/_662_/A 0.500000 0.917869 -0.417869 (VIOLATED) +mprj2/_669_/A 0.500000 0.917869 -0.417869 (VIOLATED) +mprj2/_670_/A 0.500000 0.917869 -0.417869 (VIOLATED) +mprj2/fanout21/X 0.500000 0.917869 -0.417869 (VIOLATED) +mprj2/load_slew22/A 0.500000 0.917869 -0.417869 (VIOLATED) +gpio_out[2] 0.500000 0.912772 -0.412772 (VIOLATED) +mprj/output2/X 0.500000 0.912772 -0.412772 (VIOLATED) +gpio_out[12] 0.500000 0.906287 -0.406287 (VIOLATED) +mprj/output3/X 0.500000 0.906287 -0.406287 (VIOLATED) mprj/output11/A 0.500000 0.872686 -0.372686 (VIOLATED) +mprj2/output11/A 0.500000 0.872686 -0.372686 (VIOLATED) mprj/ANTENNA_output11_A/DIODE 0.500000 0.872685 -0.372685 (VIOLATED) +mprj2/ANTENNA_output11_A/DIODE 0.500000 0.872685 -0.372685 (VIOLATED) mprj/ANTENNA__590__X/DIODE 0.500000 0.869650 -0.369650 (VIOLATED) mprj/_590_/X 0.500000 0.869650 -0.369650 (VIOLATED) +mprj2/ANTENNA__590__X/DIODE 0.500000 0.869650 -0.369650 (VIOLATED) +mprj2/_590_/X 0.500000 0.869650 -0.369650 (VIOLATED) mprj/_610_/A 0.500000 0.846062 -0.346062 (VIOLATED) mprj/_611_/A 0.500000 0.846062 -0.346062 (VIOLATED) mprj/_612_/A 0.500000 0.846062 -0.346062 (VIOLATED) @@ -627,10 +666,68 @@ mprj/_664_/A 0.500000 0.846062 -0.346062 (VIOLAT mprj/_665_/A 0.500000 0.846062 -0.346062 (VIOLATED) mprj/fanout17/X 0.500000 0.846062 -0.346062 (VIOLATED) mprj/max_cap18/A 0.500000 0.846062 -0.346062 (VIOLATED) +mprj2/_610_/A 0.500000 0.846062 -0.346062 (VIOLATED) +mprj2/_611_/A 0.500000 0.846062 -0.346062 (VIOLATED) +mprj2/_612_/A 0.500000 0.846062 -0.346062 (VIOLATED) +mprj2/_614_/A 0.500000 0.846062 -0.346062 (VIOLATED) +mprj2/_615_/A 0.500000 0.846062 -0.346062 (VIOLATED) +mprj2/_663_/A 0.500000 0.846062 -0.346062 (VIOLATED) +mprj2/_664_/A 0.500000 0.846062 -0.346062 (VIOLATED) +mprj2/_665_/A 0.500000 0.846062 -0.346062 (VIOLATED) +mprj2/fanout17/X 0.500000 0.846062 -0.346062 (VIOLATED) +mprj2/max_cap18/A 0.500000 0.846062 -0.346062 (VIOLATED) +gpio_dm1[29] 0.500000 0.840382 -0.340382 (VIOLATED) +gpio_inp_dis[29] 0.500000 0.840382 -0.340382 (VIOLATED) +gpio_dm2[29] 0.500000 0.840381 -0.340381 (VIOLATED) +gpio_loopback_one[29] 0.500000 0.840380 -0.340380 (VIOLATED) +gpio_dm1[28] 0.500000 0.819679 -0.319679 (VIOLATED) +gpio_inp_dis[28] 0.500000 0.819677 -0.319677 (VIOLATED) +gpio_dm2[28] 0.500000 0.819676 -0.319676 (VIOLATED) +gpio_loopback_one[28] 0.500000 0.819675 -0.319675 (VIOLATED) +gpio_dm1[27] 0.500000 0.819057 -0.319057 (VIOLATED) +gpio_inp_dis[27] 0.500000 0.819057 -0.319057 (VIOLATED) +gpio_dm2[27] 0.500000 0.819057 -0.319057 (VIOLATED) +gpio_loopback_one[27] 0.500000 0.819055 -0.319056 (VIOLATED) +gpio_dm1[24] 0.500000 0.808994 -0.308994 (VIOLATED) +gpio_inp_dis[24] 0.500000 0.808992 -0.308992 (VIOLATED) +gpio_dm2[24] 0.500000 0.808991 -0.308991 (VIOLATED) +gpio_loopback_one[24] 0.500000 0.808990 -0.308990 (VIOLATED) +gpio_dm1[26] 0.500000 0.807735 -0.307735 (VIOLATED) +gpio_inp_dis[26] 0.500000 0.807735 -0.307735 (VIOLATED) +gpio_dm2[26] 0.500000 0.807734 -0.307735 (VIOLATED) +gpio_loopback_one[26] 0.500000 0.807733 -0.307733 (VIOLATED) +gpio_dm1[33] 0.500000 0.806704 -0.306704 (VIOLATED) +gpio_inp_dis[33] 0.500000 0.806704 -0.306704 (VIOLATED) +gpio_dm2[33] 0.500000 0.806703 -0.306703 (VIOLATED) +gpio_loopback_one[33] 0.500000 0.806702 -0.306702 (VIOLATED) +gpio_dm1[34] 0.500000 0.804478 -0.304478 (VIOLATED) +gpio_inp_dis[34] 0.500000 0.804477 -0.304477 (VIOLATED) +gpio_dm2[34] 0.500000 0.804473 -0.304473 (VIOLATED) +gpio_loopback_one[34] 0.500000 0.804472 -0.304472 (VIOLATED) +gpio_dm1[25] 0.500000 0.804134 -0.304134 (VIOLATED) +gpio_inp_dis[25] 0.500000 0.804133 -0.304133 (VIOLATED) +gpio_dm2[25] 0.500000 0.804129 -0.304128 (VIOLATED) +gpio_loopback_one[25] 0.500000 0.804127 -0.304127 (VIOLATED) gpio_dm1[7] 0.500000 0.797827 -0.297827 (VIOLATED) gpio_dm2[7] 0.500000 0.797827 -0.297827 (VIOLATED) gpio_inp_dis[7] 0.500000 0.797827 -0.297827 (VIOLATED) gpio_loopback_one[7] 0.500000 0.797827 -0.297827 (VIOLATED) +gpio_dm1[32] 0.500000 0.796594 -0.296594 (VIOLATED) +gpio_inp_dis[32] 0.500000 0.796591 -0.296591 (VIOLATED) +gpio_dm2[32] 0.500000 0.796587 -0.296587 (VIOLATED) +gpio_loopback_one[32] 0.500000 0.796586 -0.296586 (VIOLATED) +gpio_dm1[30] 0.500000 0.796347 -0.296347 (VIOLATED) +gpio_inp_dis[30] 0.500000 0.796347 -0.296347 (VIOLATED) +gpio_dm2[30] 0.500000 0.796347 -0.296347 (VIOLATED) +gpio_loopback_one[30] 0.500000 0.796346 -0.296346 (VIOLATED) +gpio_dm1[2] 0.500000 0.793664 -0.293664 (VIOLATED) +gpio_inp_dis[2] 0.500000 0.793663 -0.293663 (VIOLATED) +gpio_dm2[2] 0.500000 0.793661 -0.293661 (VIOLATED) +gpio_loopback_one[2] 0.500000 0.793661 -0.293661 (VIOLATED) +gpio_dm1[31] 0.500000 0.792815 -0.292815 (VIOLATED) +gpio_inp_dis[31] 0.500000 0.792814 -0.292814 (VIOLATED) +gpio_dm2[31] 0.500000 0.792813 -0.292813 (VIOLATED) +gpio_loopback_one[31] 0.500000 0.792813 -0.292813 (VIOLATED) gpio_dm1[3] 0.500000 0.786976 -0.286976 (VIOLATED) gpio_dm2[3] 0.500000 0.786975 -0.286975 (VIOLATED) gpio_inp_dis[3] 0.500000 0.786975 -0.286975 (VIOLATED) @@ -639,59 +736,76 @@ gpio_dm1[8] 0.500000 0.786257 -0.286257 (VIOLAT gpio_dm2[8] 0.500000 0.786257 -0.286257 (VIOLATED) gpio_inp_dis[8] 0.500000 0.786257 -0.286257 (VIOLATED) gpio_loopback_one[8] 0.500000 0.786257 -0.286257 (VIOLATED) -gpio_dm1[11] 0.500000 0.785754 -0.285754 (VIOLATED) -gpio_dm2[11] 0.500000 0.785754 -0.285754 (VIOLATED) -gpio_inp_dis[11] 0.500000 0.785754 -0.285754 (VIOLATED) -gpio_loopback_one[11] 0.500000 0.785754 -0.285754 (VIOLATED) -gpio_dm1[2] 0.500000 0.785584 -0.285584 (VIOLATED) -gpio_dm2[2] 0.500000 0.785583 -0.285583 (VIOLATED) -gpio_inp_dis[2] 0.500000 0.785583 -0.285583 (VIOLATED) -gpio_loopback_one[2] 0.500000 0.785583 -0.285583 (VIOLATED) gpio_dm1[4] 0.500000 0.784859 -0.284859 (VIOLATED) gpio_dm2[4] 0.500000 0.784858 -0.284858 (VIOLATED) gpio_inp_dis[4] 0.500000 0.784858 -0.284858 (VIOLATED) gpio_loopback_one[4] 0.500000 0.784858 -0.284858 (VIOLATED) +gpio_dm1[12] 0.500000 0.782105 -0.282105 (VIOLATED) +gpio_dm2[12] 0.500000 0.782105 -0.282105 (VIOLATED) +gpio_inp_dis[12] 0.500000 0.782105 -0.282105 (VIOLATED) +gpio_loopback_one[12] 0.500000 0.782105 -0.282105 (VIOLATED) gpio_dm1[5] 0.500000 0.781931 -0.281931 (VIOLATED) gpio_inp_dis[5] 0.500000 0.781930 -0.281930 (VIOLATED) gpio_dm2[5] 0.500000 0.781929 -0.281929 (VIOLATED) gpio_loopback_one[5] 0.500000 0.781929 -0.281929 (VIOLATED) -gpio_dm1[10] 0.500000 0.781569 -0.281569 (VIOLATED) -gpio_inp_dis[10] 0.500000 0.781568 -0.281568 (VIOLATED) -gpio_dm2[10] 0.500000 0.781564 -0.281564 (VIOLATED) -gpio_loopback_one[10] 0.500000 0.781563 -0.281563 (VIOLATED) -gpio_dm1[12] 0.500000 0.781476 -0.281476 (VIOLATED) -gpio_dm2[12] 0.500000 0.781476 -0.281476 (VIOLATED) -gpio_inp_dis[12] 0.500000 0.781476 -0.281476 (VIOLATED) -gpio_loopback_one[12] 0.500000 0.781476 -0.281476 (VIOLATED) gpio_dm1[6] 0.500000 0.780901 -0.280901 (VIOLATED) gpio_dm2[6] 0.500000 0.780901 -0.280901 (VIOLATED) gpio_inp_dis[6] 0.500000 0.780901 -0.280901 (VIOLATED) gpio_loopback_one[6] 0.500000 0.780901 -0.280901 (VIOLATED) -mprj/output4/A 0.500000 0.777682 -0.277682 (VIOLATED) -mprj/ANTENNA_output4_A/DIODE 0.500000 0.777681 -0.277681 (VIOLATED) +gpio_dm1[10] 0.500000 0.780177 -0.280177 (VIOLATED) +gpio_inp_dis[10] 0.500000 0.780176 -0.280176 (VIOLATED) +gpio_dm2[10] 0.500000 0.780172 -0.280172 (VIOLATED) +gpio_loopback_one[10] 0.500000 0.780171 -0.280171 (VIOLATED) +gpio_dm1[11] 0.500000 0.778318 -0.278318 (VIOLATED) +gpio_dm2[11] 0.500000 0.778318 -0.278318 (VIOLATED) +gpio_inp_dis[11] 0.500000 0.778318 -0.278318 (VIOLATED) +gpio_loopback_one[11] 0.500000 0.778318 -0.278318 (VIOLATED) +mprj/output4/A 0.500000 0.777680 -0.277680 (VIOLATED) +mprj2/output4/A 0.500000 0.777680 -0.277680 (VIOLATED) +mprj/ANTENNA_output4_A/DIODE 0.500000 0.777679 -0.277679 (VIOLATED) +mprj2/ANTENNA_output4_A/DIODE 0.500000 0.777679 -0.277679 (VIOLATED) gpio_dm1[9] 0.500000 0.776952 -0.276952 (VIOLATED) gpio_inp_dis[9] 0.500000 0.776950 -0.276950 (VIOLATED) gpio_dm2[9] 0.500000 0.776946 -0.276946 (VIOLATED) gpio_loopback_one[9] 0.500000 0.776946 -0.276946 (VIOLATED) -mprj/_386_/A 0.500000 0.776214 -0.276214 (VIOLATED) -mprj/ANTENNA__386__A/DIODE 0.500000 0.776211 -0.276211 (VIOLATED) -mprj/ANTENNA__568__B/DIODE 0.500000 0.776210 -0.276210 (VIOLATED) -mprj/ANTENNA__572__B/DIODE 0.500000 0.776210 -0.276210 (VIOLATED) -mprj/_568_/B 0.500000 0.776210 -0.276210 (VIOLATED) -mprj/_572_/B 0.500000 0.776210 -0.276210 (VIOLATED) -mprj/ANTENNA__384__Y/DIODE 0.500000 0.776209 -0.276209 (VIOLATED) -mprj/ANTENNA__579__A2/DIODE 0.500000 0.776209 -0.276209 (VIOLATED) -mprj/_384_/Y 0.500000 0.776209 -0.276209 (VIOLATED) -mprj/_579_/A2 0.500000 0.776209 -0.276209 (VIOLATED) -mprj/_634_/A 0.500000 0.742613 -0.242613 (VIOLATED) -mprj/_635_/A 0.500000 0.742613 -0.242613 (VIOLATED) -mprj/_636_/A 0.500000 0.742613 -0.242613 (VIOLATED) -mprj/_638_/A 0.500000 0.742613 -0.242613 (VIOLATED) -mprj/_639_/A 0.500000 0.742613 -0.242613 (VIOLATED) -mprj/_640_/A 0.500000 0.742613 -0.242613 (VIOLATED) -mprj/_641_/A 0.500000 0.742613 -0.242613 (VIOLATED) -mprj/fanout15/X 0.500000 0.742613 -0.242613 (VIOLATED) -mprj/load_slew16/A 0.500000 0.742613 -0.242613 (VIOLATED) +mprj/_386_/A 0.500000 0.776213 -0.276213 (VIOLATED) +mprj2/_386_/A 0.500000 0.776213 -0.276213 (VIOLATED) +mprj/ANTENNA__386__A/DIODE 0.500000 0.776210 -0.276210 (VIOLATED) +mprj2/ANTENNA__386__A/DIODE 0.500000 0.776210 -0.276210 (VIOLATED) +mprj/ANTENNA__568__B/DIODE 0.500000 0.776208 -0.276208 (VIOLATED) +mprj/ANTENNA__572__B/DIODE 0.500000 0.776208 -0.276208 (VIOLATED) +mprj/_568_/B 0.500000 0.776208 -0.276208 (VIOLATED) +mprj/_572_/B 0.500000 0.776208 -0.276208 (VIOLATED) +mprj2/ANTENNA__568__B/DIODE 0.500000 0.776208 -0.276208 (VIOLATED) +mprj2/ANTENNA__572__B/DIODE 0.500000 0.776208 -0.276208 (VIOLATED) +mprj2/_568_/B 0.500000 0.776208 -0.276208 (VIOLATED) +mprj2/_572_/B 0.500000 0.776208 -0.276208 (VIOLATED) +mprj/ANTENNA__384__Y/DIODE 0.500000 0.776207 -0.276207 (VIOLATED) +mprj/ANTENNA__579__A2/DIODE 0.500000 0.776207 -0.276207 (VIOLATED) +mprj/_384_/Y 0.500000 0.776207 -0.276207 (VIOLATED) +mprj/_579_/A2 0.500000 0.776207 -0.276207 (VIOLATED) +mprj2/ANTENNA__384__Y/DIODE 0.500000 0.776207 -0.276207 (VIOLATED) +mprj2/ANTENNA__579__A2/DIODE 0.500000 0.776207 -0.276207 (VIOLATED) +mprj2/_384_/Y 0.500000 0.776207 -0.276207 (VIOLATED) +mprj2/_579_/A2 0.500000 0.776207 -0.276207 (VIOLATED) +mprj/_634_/A 0.500000 0.742615 -0.242615 (VIOLATED) +mprj/_635_/A 0.500000 0.742615 -0.242615 (VIOLATED) +mprj/_636_/A 0.500000 0.742615 -0.242615 (VIOLATED) +mprj/_638_/A 0.500000 0.742615 -0.242615 (VIOLATED) +mprj/_639_/A 0.500000 0.742615 -0.242615 (VIOLATED) +mprj/_640_/A 0.500000 0.742615 -0.242615 (VIOLATED) +mprj/_641_/A 0.500000 0.742615 -0.242615 (VIOLATED) +mprj/fanout15/X 0.500000 0.742615 -0.242615 (VIOLATED) +mprj/load_slew16/A 0.500000 0.742615 -0.242615 (VIOLATED) +mprj2/_634_/A 0.500000 0.742615 -0.242615 (VIOLATED) +mprj2/_635_/A 0.500000 0.742615 -0.242615 (VIOLATED) +mprj2/_636_/A 0.500000 0.742615 -0.242615 (VIOLATED) +mprj2/_638_/A 0.500000 0.742615 -0.242615 (VIOLATED) +mprj2/_639_/A 0.500000 0.742615 -0.242615 (VIOLATED) +mprj2/_640_/A 0.500000 0.742615 -0.242615 (VIOLATED) +mprj2/_641_/A 0.500000 0.742615 -0.242615 (VIOLATED) +mprj2/fanout15/X 0.500000 0.742615 -0.242615 (VIOLATED) +mprj2/load_slew16/A 0.500000 0.742615 -0.242615 (VIOLATED) mprj/_593_/A 0.500000 0.721918 -0.221918 (VIOLATED) mprj/_594_/A 0.500000 0.721918 -0.221918 (VIOLATED) mprj/_595_/A 0.500000 0.721918 -0.221918 (VIOLATED) @@ -700,35 +814,72 @@ mprj/_597_/A 0.500000 0.721918 -0.221918 (VIOLAT mprj/_598_/A 0.500000 0.721918 -0.221918 (VIOLATED) mprj/fanout23/X 0.500000 0.721918 -0.221918 (VIOLATED) mprj/wire24/A 0.500000 0.721918 -0.221918 (VIOLATED) +mprj2/_593_/A 0.500000 0.721918 -0.221918 (VIOLATED) +mprj2/_594_/A 0.500000 0.721918 -0.221918 (VIOLATED) +mprj2/_595_/A 0.500000 0.721918 -0.221918 (VIOLATED) +mprj2/_596_/A 0.500000 0.721918 -0.221918 (VIOLATED) +mprj2/_597_/A 0.500000 0.721918 -0.221918 (VIOLATED) +mprj2/_598_/A 0.500000 0.721918 -0.221918 (VIOLATED) +mprj2/fanout23/X 0.500000 0.721918 -0.221918 (VIOLATED) +mprj2/wire24/A 0.500000 0.721918 -0.221918 (VIOLATED) mprj/output10/A 0.500000 0.709726 -0.209726 (VIOLATED) +mprj2/output10/A 0.500000 0.709726 -0.209726 (VIOLATED) mprj/ANTENNA_output10_A/DIODE 0.500000 0.709725 -0.209725 (VIOLATED) +mprj2/ANTENNA_output10_A/DIODE 0.500000 0.709725 -0.209725 (VIOLATED) mprj/ANTENNA__589__X/DIODE 0.500000 0.706041 -0.206041 (VIOLATED) mprj/_589_/X 0.500000 0.706041 -0.206041 (VIOLATED) -mprj/_652_/A 0.500000 0.680642 -0.180642 (VIOLATED) -mprj/_653_/A 0.500000 0.680642 -0.180642 (VIOLATED) -mprj/_655_/A 0.500000 0.680642 -0.180642 (VIOLATED) -mprj/_656_/A 0.500000 0.680642 -0.180642 (VIOLATED) -mprj/_658_/A 0.500000 0.680642 -0.180642 (VIOLATED) -mprj/_659_/A 0.500000 0.680642 -0.180642 (VIOLATED) -mprj/fanout21/A 0.500000 0.680642 -0.180642 (VIOLATED) -mprj/fanout25/X 0.500000 0.680642 -0.180642 (VIOLATED) -mprj/load_slew26/A 0.500000 0.680642 -0.180642 (VIOLATED) +mprj2/ANTENNA__589__X/DIODE 0.500000 0.706041 -0.206041 (VIOLATED) +mprj2/_589_/X 0.500000 0.706041 -0.206041 (VIOLATED) +mprj/_652_/A 0.500000 0.680640 -0.180640 (VIOLATED) +mprj/_653_/A 0.500000 0.680640 -0.180640 (VIOLATED) +mprj/_655_/A 0.500000 0.680640 -0.180640 (VIOLATED) +mprj/_656_/A 0.500000 0.680640 -0.180640 (VIOLATED) +mprj/_658_/A 0.500000 0.680640 -0.180640 (VIOLATED) +mprj/_659_/A 0.500000 0.680640 -0.180640 (VIOLATED) +mprj/fanout21/A 0.500000 0.680640 -0.180640 (VIOLATED) +mprj/fanout25/X 0.500000 0.680640 -0.180640 (VIOLATED) +mprj/load_slew26/A 0.500000 0.680640 -0.180640 (VIOLATED) +mprj2/_652_/A 0.500000 0.680640 -0.180640 (VIOLATED) +mprj2/_653_/A 0.500000 0.680640 -0.180640 (VIOLATED) +mprj2/_655_/A 0.500000 0.680640 -0.180640 (VIOLATED) +mprj2/_656_/A 0.500000 0.680640 -0.180640 (VIOLATED) +mprj2/_658_/A 0.500000 0.680640 -0.180640 (VIOLATED) +mprj2/_659_/A 0.500000 0.680640 -0.180640 (VIOLATED) +mprj2/fanout21/A 0.500000 0.680640 -0.180640 (VIOLATED) +mprj2/fanout25/X 0.500000 0.680640 -0.180640 (VIOLATED) +mprj2/load_slew26/A 0.500000 0.680640 -0.180640 (VIOLATED) mprj/wire13/A 0.500000 0.617196 -0.117196 (VIOLATED) +mprj2/wire13/A 0.500000 0.617196 -0.117196 (VIOLATED) mprj/ANTENNA_wire13_A/DIODE 0.500000 0.617195 -0.117195 (VIOLATED) +mprj2/ANTENNA_wire13_A/DIODE 0.500000 0.617195 -0.117195 (VIOLATED) mprj/ANTENNA__591__Y/DIODE 0.500000 0.616813 -0.116813 (VIOLATED) mprj/_591_/Y 0.500000 0.616813 -0.116813 (VIOLATED) +mprj2/ANTENNA__591__Y/DIODE 0.500000 0.616813 -0.116813 (VIOLATED) +mprj2/_591_/Y 0.500000 0.616813 -0.116813 (VIOLATED) mprj/output5/A 0.500000 0.607178 -0.107178 (VIOLATED) +mprj2/output5/A 0.500000 0.607178 -0.107178 (VIOLATED) mprj/ANTENNA_output5_A/DIODE 0.500000 0.607178 -0.107178 (VIOLATED) +mprj2/ANTENNA_output5_A/DIODE 0.500000 0.607178 -0.107178 (VIOLATED) mprj/_386_/B 0.500000 0.606709 -0.106709 (VIOLATED) +mprj2/_386_/B 0.500000 0.606709 -0.106709 (VIOLATED) mprj/ANTENNA__386__B/DIODE 0.500000 0.606707 -0.106707 (VIOLATED) +mprj2/ANTENNA__386__B/DIODE 0.500000 0.606707 -0.106707 (VIOLATED) mprj/_580_/A2 0.500000 0.606707 -0.106707 (VIOLATED) +mprj2/_580_/A2 0.500000 0.606707 -0.106707 (VIOLATED) mprj/_572_/C 0.500000 0.606707 -0.106707 (VIOLATED) +mprj2/_572_/C 0.500000 0.606707 -0.106707 (VIOLATED) mprj/ANTENNA__568__C/DIODE 0.500000 0.606707 -0.106707 (VIOLATED) mprj/ANTENNA__572__C/DIODE 0.500000 0.606707 -0.106707 (VIOLATED) mprj/ANTENNA__580__A2/DIODE 0.500000 0.606707 -0.106707 (VIOLATED) mprj/_568_/C 0.500000 0.606707 -0.106707 (VIOLATED) +mprj2/ANTENNA__568__C/DIODE 0.500000 0.606707 -0.106707 (VIOLATED) +mprj2/ANTENNA__572__C/DIODE 0.500000 0.606707 -0.106707 (VIOLATED) +mprj2/ANTENNA__580__A2/DIODE 0.500000 0.606707 -0.106707 (VIOLATED) +mprj2/_568_/C 0.500000 0.606707 -0.106707 (VIOLATED) mprj/ANTENNA__385__Y/DIODE 0.500000 0.606706 -0.106706 (VIOLATED) mprj/_385_/Y 0.500000 0.606706 -0.106706 (VIOLATED) +mprj2/ANTENNA__385__Y/DIODE 0.500000 0.606706 -0.106706 (VIOLATED) +mprj2/_385_/Y 0.500000 0.606706 -0.106706 (VIOLATED) gpio_inp_dis[15] 0.500000 0.551465 -0.051465 (VIOLATED) gpio_loopback_one[15] 0.500000 0.551464 -0.051464 (VIOLATED) gpio_oeb[15] 0.500000 0.551464 -0.051464 (VIOLATED) @@ -744,48 +895,21 @@ gpio_oeb[20] 0.500000 0.548900 -0.048900 (VIOLAT gpio_inp_dis[22] 0.500000 0.547425 -0.047425 (VIOLATED) gpio_loopback_one[22] 0.500000 0.547424 -0.047424 (VIOLATED) gpio_oeb[22] 0.500000 0.547424 -0.047424 (VIOLATED) -gpio_inp_dis[27] 0.500000 0.544723 -0.044723 (VIOLATED) -gpio_loopback_one[27] 0.500000 0.544722 -0.044722 (VIOLATED) -gpio_oeb[27] 0.500000 0.544722 -0.044722 (VIOLATED) gpio_inp_dis[37] 0.500000 0.544356 -0.044356 (VIOLATED) gpio_loopback_one[37] 0.500000 0.544356 -0.044356 (VIOLATED) gpio_oeb[37] 0.500000 0.544356 -0.044356 (VIOLATED) -gpio_inp_dis[25] 0.500000 0.542751 -0.042751 (VIOLATED) -gpio_loopback_one[25] 0.500000 0.542750 -0.042750 (VIOLATED) -gpio_oeb[25] 0.500000 0.542750 -0.042750 (VIOLATED) +gpio_inp_dis[35] 0.500000 0.543127 -0.043127 (VIOLATED) +gpio_loopback_one[35] 0.500000 0.543126 -0.043126 (VIOLATED) +gpio_oeb[35] 0.500000 0.543126 -0.043126 (VIOLATED) gpio_inp_dis[36] 0.500000 0.542630 -0.042630 (VIOLATED) gpio_oeb[36] 0.500000 0.542628 -0.042628 (VIOLATED) gpio_loopback_one[36] 0.500000 0.542621 -0.042621 (VIOLATED) gpio_inp_dis[23] 0.500000 0.542056 -0.042056 (VIOLATED) gpio_loopback_one[23] 0.500000 0.542054 -0.042054 (VIOLATED) gpio_oeb[23] 0.500000 0.542054 -0.042054 (VIOLATED) -gpio_inp_dis[32] 0.500000 0.541218 -0.041218 (VIOLATED) -gpio_loopback_one[32] 0.500000 0.541217 -0.041217 (VIOLATED) -gpio_oeb[32] 0.500000 0.541217 -0.041217 (VIOLATED) -gpio_inp_dis[30] 0.500000 0.540909 -0.040909 (VIOLATED) -gpio_loopback_one[30] 0.500000 0.540909 -0.040909 (VIOLATED) -gpio_oeb[30] 0.500000 0.540909 -0.040909 (VIOLATED) -gpio_inp_dis[35] 0.500000 0.539773 -0.039773 (VIOLATED) -gpio_loopback_one[35] 0.500000 0.539773 -0.039773 (VIOLATED) -gpio_oeb[35] 0.500000 0.539773 -0.039773 (VIOLATED) -gpio_inp_dis[31] 0.500000 0.538665 -0.038665 (VIOLATED) -gpio_loopback_one[31] 0.500000 0.538665 -0.038665 (VIOLATED) -gpio_oeb[31] 0.500000 0.538665 -0.038665 (VIOLATED) -gpio_inp_dis[34] 0.500000 0.537751 -0.037751 (VIOLATED) -gpio_loopback_one[34] 0.500000 0.537750 -0.037750 (VIOLATED) -gpio_oeb[34] 0.500000 0.537750 -0.037750 (VIOLATED) -gpio_inp_dis[33] 0.500000 0.537397 -0.037397 (VIOLATED) -gpio_loopback_one[33] 0.500000 0.537397 -0.037397 (VIOLATED) -gpio_oeb[33] 0.500000 0.537397 -0.037397 (VIOLATED) gpio_inp_dis[18] 0.500000 0.536922 -0.036922 (VIOLATED) gpio_loopback_one[18] 0.500000 0.536921 -0.036921 (VIOLATED) gpio_oeb[18] 0.500000 0.536921 -0.036921 (VIOLATED) -gpio_inp_dis[26] 0.500000 0.536752 -0.036752 (VIOLATED) -gpio_loopback_one[26] 0.500000 0.536750 -0.036750 (VIOLATED) -gpio_oeb[26] 0.500000 0.536750 -0.036750 (VIOLATED) -gpio_inp_dis[29] 0.500000 0.535301 -0.035301 (VIOLATED) -gpio_loopback_one[29] 0.500000 0.535296 -0.035296 (VIOLATED) -gpio_oeb[29] 0.500000 0.535296 -0.035296 (VIOLATED) gpio_inp_dis[16] 0.500000 0.534583 -0.034583 (VIOLATED) gpio_loopback_one[16] 0.500000 0.534582 -0.034582 (VIOLATED) gpio_oeb[16] 0.500000 0.534582 -0.034582 (VIOLATED) @@ -795,12 +919,6 @@ gpio_oeb[17] 0.500000 0.534453 -0.034453 (VIOLAT gpio_dm0[0] 0.500000 0.534309 -0.034309 (VIOLATED) gpio_oeb[0] 0.500000 0.534306 -0.034306 (VIOLATED) gpio_loopback_one[0] 0.500000 0.534304 -0.034304 (VIOLATED) -gpio_inp_dis[28] 0.500000 0.534274 -0.034274 (VIOLATED) -gpio_loopback_one[28] 0.500000 0.534273 -0.034273 (VIOLATED) -gpio_oeb[28] 0.500000 0.534273 -0.034273 (VIOLATED) -gpio_inp_dis[24] 0.500000 0.532826 -0.032826 (VIOLATED) -gpio_loopback_one[24] 0.500000 0.532826 -0.032826 (VIOLATED) -gpio_oeb[24] 0.500000 0.532826 -0.032826 (VIOLATED) gpio_inp_dis[14] 0.500000 0.528365 -0.028365 (VIOLATED) gpio_loopback_one[14] 0.500000 0.528365 -0.028365 (VIOLATED) gpio_oeb[14] 0.500000 0.528365 -0.028365 (VIOLATED) @@ -831,10 +949,15 @@ max fanout Pin Limit Fanout Slack --------------------------------------------------------- mprj/wire20/X 10 19 -9 (VIOLATED) +mprj2/wire20/X 10 19 -9 (VIOLATED) mprj/clkbuf_0_wb_clk_i/X 10 17 -7 (VIOLATED) +mprj2/clkbuf_0_wb_clk_i/X 10 17 -7 (VIOLATED) mprj/load_slew26/X 10 15 -5 (VIOLATED) +mprj2/load_slew26/X 10 15 -5 (VIOLATED) mprj/clkbuf_3_6_0_wb_clk_i/X 10 12 -2 (VIOLATED) mprj/clkbuf_3_7_0_wb_clk_i/X 10 12 -2 (VIOLATED) +mprj2/clkbuf_3_6_0_wb_clk_i/X 10 12 -2 (VIOLATED) +mprj2/clkbuf_3_7_0_wb_clk_i/X 10 12 -2 (VIOLATED) mprj/_384_/Y 10 11 (VIOLATED) mprj/_385_/Y 10 11 (VIOLATED) mprj/_564_/X 10 11 (VIOLATED) @@ -844,34 +967,36 @@ mprj/clkbuf_3_2_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_3_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_4_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_5_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/_384_/Y 10 11 (VIOLATED) +mprj2/_385_/Y 10 11 (VIOLATED) +mprj2/_564_/X 10 11 (VIOLATED) +mprj2/clkbuf_3_0_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_1_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_2_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_3_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_4_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_5_0_wb_clk_i/X 10 11 (VIOLATED) max capacitance Pin Limit Cap Slack ------------------------------------------------------------------------ -gpio_loopback_zero[35] 0.200000 0.380934 -0.180934 (VIOLATED) -gpio_loopback_zero[32] 0.200000 0.380445 -0.180445 (VIOLATED) +gpio_in[0] 0.200000 0.597213 -0.397213 (VIOLATED) +mprj2/output2/X 0.094309 0.467476 -0.373167 (VIOLATED) +mprj2/output4/X 0.094309 0.425970 -0.331661 (VIOLATED) +mprj2/output5/X 0.094309 0.355557 -0.261248 (VIOLATED) +gpio_loopback_zero[35] 0.200000 0.381737 -0.181737 (VIOLATED) gpio_loopback_zero[19] 0.200000 0.380407 -0.180407 (VIOLATED) gpio_loopback_zero[15] 0.200000 0.380394 -0.180394 (VIOLATED) gpio_loopback_zero[37] 0.200000 0.380343 -0.180343 (VIOLATED) -gpio_loopback_zero[26] 0.200000 0.380334 -0.180334 (VIOLATED) -gpio_loopback_zero[25] 0.200000 0.380276 -0.180276 (VIOLATED) -gpio_loopback_zero[36] 0.200000 0.380070 -0.180070 (VIOLATED) -gpio_loopback_zero[27] 0.200000 0.380069 -0.180069 (VIOLATED) +gpio_loopback_zero[36] 0.200000 0.380186 -0.180186 (VIOLATED) gpio_loopback_zero[20] 0.200000 0.380034 -0.180034 (VIOLATED) -gpio_loopback_zero[29] 0.200000 0.379958 -0.179958 (VIOLATED) gpio_loopback_zero[22] 0.200000 0.379779 -0.179779 (VIOLATED) gpio_loopback_zero[21] 0.200000 0.379767 -0.179767 (VIOLATED) gpio_loopback_zero[39] 0.200000 0.379719 -0.179719 (VIOLATED) -gpio_loopback_zero[34] 0.200000 0.379654 -0.179654 (VIOLATED) -gpio_loopback_zero[31] 0.200000 0.379488 -0.179488 (VIOLATED) -gpio_loopback_zero[30] 0.200000 0.379409 -0.179409 (VIOLATED) gpio_loopback_zero[42] 0.200000 0.379241 -0.179241 (VIOLATED) -gpio_loopback_zero[28] 0.200000 0.379237 -0.179237 (VIOLATED) gpio_loopback_zero[23] 0.200000 0.379213 -0.179213 (VIOLATED) gpio_loopback_zero[0] 0.200000 0.379088 -0.179088 (VIOLATED) -gpio_loopback_zero[33] 0.200000 0.378875 -0.178875 (VIOLATED) -gpio_loopback_zero[24] 0.200000 0.378833 -0.178833 (VIOLATED) gpio_loopback_zero[38] 0.200000 0.378622 -0.178622 (VIOLATED) gpio_loopback_zero[18] 0.200000 0.378593 -0.178593 (VIOLATED) gpio_loopback_zero[43] 0.200000 0.378344 -0.178344 (VIOLATED) @@ -880,26 +1005,44 @@ gpio_loopback_zero[16] 0.200000 0.378010 -0.178010 (VIOLAT gpio_loopback_zero[41] 0.200000 0.377904 -0.177904 (VIOLATED) gpio_loopback_zero[40] 0.200000 0.377832 -0.177832 (VIOLATED) gpio_loopback_zero[14] 0.200000 0.377729 -0.177729 (VIOLATED) +mprj2/output6/X 0.094309 0.271978 -0.177669 (VIOLATED) gpio_loopback_zero[13] 0.200000 0.377175 -0.177175 (VIOLATED) -gpio_loopback_zero[11] 0.200000 0.314006 -0.114006 (VIOLATED) -gpio_loopback_zero[12] 0.200000 0.313844 -0.113844 (VIOLATED) +mprj2/output3/X 0.094309 0.237348 -0.143039 (VIOLATED) +gpio_in[1] 0.200000 0.324730 -0.124730 (VIOLATED) +gpio_loopback_zero[31] 0.200000 0.321392 -0.121392 (VIOLATED) +gpio_loopback_zero[26] 0.200000 0.318348 -0.118348 (VIOLATED) +gpio_loopback_zero[29] 0.200000 0.318100 -0.118100 (VIOLATED) +gpio_loopback_zero[25] 0.200000 0.317784 -0.117784 (VIOLATED) +gpio_loopback_zero[28] 0.200000 0.316903 -0.116903 (VIOLATED) +gpio_loopback_zero[33] 0.200000 0.316693 -0.116693 (VIOLATED) +mprj2/output12/X 0.094309 0.210694 -0.116385 (VIOLATED) +gpio_loopback_zero[27] 0.200000 0.316263 -0.116263 (VIOLATED) +gpio_loopback_zero[32] 0.200000 0.316216 -0.116216 (VIOLATED) +gpio_loopback_zero[24] 0.200000 0.314619 -0.114619 (VIOLATED) +gpio_loopback_zero[34] 0.200000 0.314183 -0.114183 (VIOLATED) +gpio_loopback_zero[30] 0.200000 0.313905 -0.113905 (VIOLATED) +gpio_loopback_zero[2] 0.200000 0.313637 -0.113637 (VIOLATED) gpio_loopback_zero[9] 0.200000 0.313087 -0.113087 (VIOLATED) gpio_loopback_zero[3] 0.200000 0.312938 -0.112938 (VIOLATED) -gpio_loopback_zero[10] 0.200000 0.312422 -0.112422 (VIOLATED) +gpio_loopback_zero[10] 0.200000 0.312249 -0.112249 (VIOLATED) gpio_loopback_zero[8] 0.200000 0.312219 -0.112219 (VIOLATED) gpio_loopback_zero[4] 0.200000 0.312034 -0.112034 (VIOLATED) +gpio_loopback_zero[12] 0.200000 0.311923 -0.111923 (VIOLATED) gpio_loopback_zero[7] 0.200000 0.311750 -0.111750 (VIOLATED) -gpio_loopback_zero[2] 0.200000 0.311731 -0.111731 (VIOLATED) gpio_loopback_zero[5] 0.200000 0.311267 -0.111267 (VIOLATED) gpio_loopback_zero[6] 0.200000 0.311086 -0.111086 (VIOLATED) gpio_loopback_zero[1] 0.200000 0.311072 -0.111072 (VIOLATED) +gpio_loopback_zero[11] 0.200000 0.310038 -0.110038 (VIOLATED) +mprj2/output7/X 0.094309 0.200669 -0.106360 (VIOLATED) +mprj2/output11/X 0.094309 0.156653 -0.062344 (VIOLATED) +mprj2/output8/X 0.094309 0.150226 -0.055917 (VIOLATED) =========================================================================== report_parasitic_annotation -report_unannotated ============================================================================ -Found 217 unannotated drivers. +Found 223 unannotated drivers. analog_io[0] analog_io[10] analog_io[11] @@ -1117,18 +1260,24 @@ Found 217 unannotated drivers. mprj/clkload3/X mprj/clkload4/X mprj/clkload5/X + mprj2/clkload0/X + mprj2/clkload1/X + mprj2/clkload2/X + mprj2/clkload3/X + mprj2/clkload4/X + mprj2/clkload5/X Found 0 partially unannotated drivers. =========================================================================== -max slew violation count 774 -max fanout violation count 14 -max cap violation count 44 +max slew violation count 892 +max fanout violation count 28 +max cap violation count 55 ============================================================================ =========================================================================== check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks =========================================================================== -Warning: There are 84 unclocked register/latch pins. +Warning: There are 168 unclocked register/latch pins. mprj/_675_/CLK mprj/_676_/CLK mprj/_677_/CLK @@ -1213,7 +1362,91 @@ Warning: There are 84 unclocked register/latch pins. mprj/_756_/CLK mprj/_757_/CLK mprj/_758_/CLK -Warning: There are 183 unconstrained endpoints. + mprj2/_675_/CLK + mprj2/_676_/CLK + mprj2/_677_/CLK + mprj2/_678_/CLK + mprj2/_679_/CLK + mprj2/_680_/CLK + mprj2/_681_/CLK + mprj2/_682_/CLK + mprj2/_683_/CLK + mprj2/_684_/CLK + mprj2/_685_/CLK + mprj2/_686_/CLK + mprj2/_687_/CLK + mprj2/_688_/CLK + mprj2/_689_/CLK + mprj2/_690_/CLK + mprj2/_691_/CLK + mprj2/_692_/CLK + mprj2/_693_/CLK + mprj2/_694_/CLK + mprj2/_695_/CLK + mprj2/_696_/CLK + mprj2/_697_/CLK + mprj2/_698_/CLK + mprj2/_699_/CLK + mprj2/_700_/CLK + mprj2/_701_/CLK + mprj2/_702_/CLK + mprj2/_703_/CLK + mprj2/_704_/CLK + mprj2/_705_/CLK + mprj2/_706_/CLK + mprj2/_707_/CLK + mprj2/_708_/CLK + mprj2/_709_/CLK + mprj2/_710_/CLK + mprj2/_711_/CLK + mprj2/_712_/CLK + mprj2/_713_/CLK + mprj2/_714_/CLK + mprj2/_715_/CLK + mprj2/_716_/CLK + mprj2/_717_/CLK + mprj2/_718_/CLK + mprj2/_719_/CLK + mprj2/_720_/CLK + mprj2/_721_/CLK + mprj2/_722_/CLK + mprj2/_723_/CLK + mprj2/_724_/CLK + mprj2/_725_/CLK + mprj2/_726_/CLK + mprj2/_727_/CLK + mprj2/_728_/CLK + mprj2/_729_/CLK + mprj2/_730_/CLK + mprj2/_731_/CLK + mprj2/_732_/CLK + mprj2/_733_/CLK + mprj2/_734_/CLK + mprj2/_735_/CLK + mprj2/_736_/CLK + mprj2/_737_/CLK + mprj2/_738_/CLK + mprj2/_739_/CLK + mprj2/_740_/CLK + mprj2/_741_/CLK + mprj2/_742_/CLK + mprj2/_743_/CLK + mprj2/_744_/CLK + mprj2/_745_/CLK + mprj2/_746_/CLK + mprj2/_747_/CLK + mprj2/_748_/CLK + mprj2/_749_/CLK + mprj2/_750_/CLK + mprj2/_751_/CLK + mprj2/_752_/CLK + mprj2/_753_/CLK + mprj2/_754_/CLK + mprj2/_755_/CLK + mprj2/_756_/CLK + mprj2/_757_/CLK + mprj2/_758_/CLK +Warning: There are 278 unconstrained endpoints. analog_io[0] analog_io[10] analog_io[11] @@ -1305,7 +1538,18 @@ Warning: There are 183 unconstrained endpoints. gpio_out[10] gpio_out[11] gpio_out[12] + gpio_out[24] + gpio_out[25] + gpio_out[26] + gpio_out[27] + gpio_out[28] + gpio_out[29] gpio_out[2] + gpio_out[30] + gpio_out[31] + gpio_out[32] + gpio_out[33] + gpio_out[34] gpio_out[3] gpio_out[4] gpio_out[5] @@ -1397,3 +1641,87 @@ Warning: There are 183 unconstrained endpoints. mprj/_756_/D mprj/_757_/D mprj/_758_/D + mprj2/_675_/D + mprj2/_676_/D + mprj2/_677_/D + mprj2/_678_/D + mprj2/_679_/D + mprj2/_680_/D + mprj2/_681_/D + mprj2/_682_/D + mprj2/_683_/D + mprj2/_684_/D + mprj2/_685_/D + mprj2/_686_/D + mprj2/_687_/D + mprj2/_688_/D + mprj2/_689_/D + mprj2/_690_/D + mprj2/_691_/D + mprj2/_692_/D + mprj2/_693_/D + mprj2/_694_/D + mprj2/_695_/D + mprj2/_696_/D + mprj2/_697_/D + mprj2/_698_/D + mprj2/_699_/D + mprj2/_700_/D + mprj2/_701_/D + mprj2/_702_/D + mprj2/_703_/D + mprj2/_704_/D + mprj2/_705_/D + mprj2/_706_/D + mprj2/_707_/D + mprj2/_708_/D + mprj2/_709_/D + mprj2/_710_/D + mprj2/_711_/D + mprj2/_712_/D + mprj2/_713_/D + mprj2/_714_/D + mprj2/_715_/D + mprj2/_716_/D + mprj2/_717_/D + mprj2/_718_/D + mprj2/_719_/D + mprj2/_720_/D + mprj2/_721_/D + mprj2/_722_/D + mprj2/_723_/D + mprj2/_724_/D + mprj2/_725_/D + mprj2/_726_/D + mprj2/_727_/D + mprj2/_728_/D + mprj2/_729_/D + mprj2/_730_/D + mprj2/_731_/D + mprj2/_732_/D + mprj2/_733_/D + mprj2/_734_/D + mprj2/_735_/D + mprj2/_736_/D + mprj2/_737_/D + mprj2/_738_/D + mprj2/_739_/D + mprj2/_740_/D + mprj2/_741_/D + mprj2/_742_/D + mprj2/_743_/D + mprj2/_744_/D + mprj2/_745_/D + mprj2/_746_/D + mprj2/_747_/D + mprj2/_748_/D + mprj2/_749_/D + mprj2/_750_/D + mprj2/_751_/D + mprj2/_752_/D + mprj2/_753_/D + mprj2/_754_/D + mprj2/_755_/D + mprj2/_756_/D + mprj2/_757_/D + mprj2/_758_/D diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ss_100C_1v60/clock.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ss_100C_1v60/clock.rpt index f6a9f45..871ae48 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ss_100C_1v60/clock.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ss_100C_1v60/clock.rpt @@ -19,20 +19,20 @@ Clock __VIRTUAL_CLK__ rise -> rise min max 0.000000 0.000000 source latency -3.771170 network latency mprj/_713_/CLK - 3.962409 network latency mprj/_683_/CLK +6.370622 network latency mprj/_713_/CLK + 6.847522 network latency mprj2/_683_/CLK --------------- -3.771170 3.962409 latency - 0.191239 skew +6.370622 6.847522 latency + 0.476900 skew rise -> fall min max 0.000000 0.000000 source latency -3.377860 network latency mprj/_713_/CLK - 3.526293 network latency mprj/_683_/CLK +5.139925 network latency mprj/_713_/CLK + 5.486021 network latency mprj2/_683_/CLK --------------- -3.377860 3.526293 latency - 0.148432 skew +5.139925 5.486021 latency + 0.346096 skew diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ss_100C_1v60/max.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ss_100C_1v60/max.rpt index fe8bd4c..feb849e 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ss_100C_1v60/max.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ss_100C_1v60/max.rpt @@ -4,8 +4,8 @@ report_checks -path_delay max (Setup) ============================================================================ ======================= min_ss_100C_1v60 Corner =================================== -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14,10 +14,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 2.692131 1.999573 3.999573 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.692338 0.000000 3.999573 ^ gpio_slow_sel[25] (out) - 3.999573 data arrival time + 11 0.381737 2.698912 2.002057 4.002057 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.698922 0.000000 4.002057 ^ gpio_slow_sel[35] (out) + 4.002057 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -27,13 +27,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999573 data arrival time + -4.002057 data arrival time --------------------------------------------------------------------------------------------- - 3.750427 slack (MET) + 3.747943 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -42,10 +42,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 2.692131 1.999530 3.999530 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.692337 0.000000 3.999530 ^ gpio_dm1[25] (out) - 3.999530 data arrival time + 11 0.381737 2.698912 2.002014 4.002014 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.698922 0.000000 4.002014 ^ gpio_dm1[35] (out) + 4.002014 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -55,13 +55,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999530 data arrival time + -4.002014 data arrival time --------------------------------------------------------------------------------------------- - 3.750470 slack (MET) + 3.747986 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -70,10 +70,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 2.692131 1.999458 3.999458 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.692336 0.000000 3.999458 ^ gpio_analog_en[25] (out) - 3.999458 data arrival time + 11 0.381737 2.698912 2.001964 4.001964 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.698922 0.000000 4.001964 ^ gpio_analog_en[35] (out) + 4.001964 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -83,13 +83,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999458 data arrival time + -4.001964 data arrival time --------------------------------------------------------------------------------------------- - 3.750542 slack (MET) + 3.748036 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -98,10 +98,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 2.692131 1.999408 3.999408 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.692335 0.000000 3.999408 ^ gpio_dm0[25] (out) - 3.999408 data arrival time + 11 0.381737 2.698912 2.001822 4.001822 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.698921 0.000000 4.001822 ^ gpio_dm0[35] (out) + 4.001822 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -111,13 +111,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999408 data arrival time + -4.001822 data arrival time --------------------------------------------------------------------------------------------- - 3.750592 slack (MET) + 3.748178 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -126,10 +126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 2.692131 1.999256 3.999256 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.692332 0.000000 3.999256 ^ gpio_analog_pol[25] (out) - 3.999256 data arrival time + 11 0.381737 2.698912 2.001718 4.001718 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.698921 0.000000 4.001718 ^ gpio_analog_pol[35] (out) + 4.001718 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -139,13 +139,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999256 data arrival time + -4.001718 data arrival time --------------------------------------------------------------------------------------------- - 3.750744 slack (MET) + 3.748282 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -154,10 +154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 2.690491 1.998050 3.998050 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.690531 0.000000 3.998050 ^ gpio_slow_sel[32] (out) - 3.998050 data arrival time + 11 0.381737 2.698912 2.001264 4.001264 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.698919 0.000000 4.001264 ^ gpio_analog_sel[35] (out) + 4.001264 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -167,13 +167,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998050 data arrival time + -4.001264 data arrival time --------------------------------------------------------------------------------------------- - 3.751950 slack (MET) + 3.748736 slack (MET) Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -182,10 +182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 2.693301 1.997874 3.997874 ^ gpio_loopback_zero[35] (in) + 11 0.381737 2.698912 2.001168 4.001167 ^ gpio_loopback_zero[35] (in) gpio_loopback_zero[35] (net) - 2.693311 0.000000 3.997874 ^ gpio_slow_sel[35] (out) - 3.997874 data arrival time + 2.698919 0.000000 4.001167 ^ gpio_dm2[35] (out) + 4.001167 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -195,13 +195,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997874 data arrival time + -4.001167 data arrival time --------------------------------------------------------------------------------------------- - 3.752126 slack (MET) + 3.748832 slack (MET) Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -210,10 +210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 2.693301 1.997832 3.997832 ^ gpio_loopback_zero[35] (in) + 11 0.381737 2.698912 2.001055 4.001055 ^ gpio_loopback_zero[35] (in) gpio_loopback_zero[35] (net) - 2.693311 0.000000 3.997832 ^ gpio_dm1[35] (out) - 3.997832 data arrival time + 2.698918 0.000000 4.001055 ^ gpio_holdover[35] (out) + 4.001055 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -223,13 +223,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997832 data arrival time + -4.001055 data arrival time --------------------------------------------------------------------------------------------- - 3.752167 slack (MET) + 3.748945 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -238,10 +238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 2.690491 1.997793 3.997793 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.690529 0.000000 3.997793 ^ gpio_dm1[32] (out) - 3.997793 data arrival time + 11 0.381737 2.698912 2.000943 4.000943 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.698918 0.000000 4.000943 ^ gpio_out[35] (out) + 4.000943 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -251,13 +251,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997793 data arrival time + -4.000943 data arrival time --------------------------------------------------------------------------------------------- - 3.752207 slack (MET) + 3.749057 slack (MET) Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -266,10 +266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 2.693301 1.997783 3.997783 ^ gpio_loopback_zero[35] (in) + 11 0.381737 2.698912 2.000551 4.000551 ^ gpio_loopback_zero[35] (in) gpio_loopback_zero[35] (net) - 2.693311 0.000000 3.997783 ^ gpio_analog_en[35] (out) - 3.997783 data arrival time + 2.698917 0.000000 4.000551 ^ gpio_vtrip_sel[35] (out) + 4.000551 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -279,13 +279,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997783 data arrival time + -4.000551 data arrival time --------------------------------------------------------------------------------------------- - 3.752217 slack (MET) + 3.749449 slack (MET) Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -294,10 +294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 2.693301 1.997640 3.997640 ^ gpio_loopback_zero[35] (in) + 11 0.381737 2.698912 2.000123 4.000123 ^ gpio_loopback_zero[35] (in) gpio_loopback_zero[35] (net) - 2.693310 0.000000 3.997640 ^ gpio_dm0[35] (out) - 3.997640 data arrival time + 2.698916 0.000000 4.000123 ^ gpio_ib_mode_sel[35] (out) + 4.000123 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -307,13 +307,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997640 data arrival time + -4.000123 data arrival time --------------------------------------------------------------------------------------------- - 3.752360 slack (MET) + 3.749877 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -322,10 +322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 2.693301 1.997536 3.997536 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.693310 0.000000 3.997536 ^ gpio_analog_pol[35] (out) - 3.997536 data arrival time + 11 0.380186 2.689102 1.997223 3.997223 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.689159 0.000000 3.997223 ^ gpio_slow_sel[36] (out) + 3.997223 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -335,13 +335,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997536 data arrival time + -3.997223 data arrival time --------------------------------------------------------------------------------------------- - 3.752464 slack (MET) + 3.752777 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -350,10 +350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 2.690491 1.997446 3.997446 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.690526 0.000000 3.997446 ^ gpio_analog_en[32] (out) - 3.997446 data arrival time + 11 0.380186 2.689102 1.996974 3.996974 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.689156 0.000000 3.996974 ^ gpio_dm1[36] (out) + 3.996974 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -363,13 +363,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997446 data arrival time + -3.996974 data arrival time --------------------------------------------------------------------------------------------- - 3.752554 slack (MET) + 3.753026 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -378,10 +378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 2.690491 1.997175 3.997175 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.690524 0.000000 3.997175 ^ gpio_dm0[32] (out) - 3.997175 data arrival time + 11 0.380394 2.690166 1.996863 3.996863 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.690199 0.000000 3.996863 ^ gpio_slow_sel[15] (out) + 3.996863 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -391,13 +391,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997175 data arrival time + -3.996863 data arrival time --------------------------------------------------------------------------------------------- - 3.752825 slack (MET) + 3.753137 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -406,10 +406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 2.692131 1.997123 3.997123 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.692292 0.000000 3.997123 ^ gpio_analog_sel[25] (out) - 3.997123 data arrival time + 11 0.380407 2.690272 1.996852 3.996852 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 2.690304 0.000000 3.996852 ^ gpio_slow_sel[19] (out) + 3.996852 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -419,13 +419,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997123 data arrival time + -3.996852 data arrival time --------------------------------------------------------------------------------------------- - 3.752877 slack (MET) + 3.753148 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -434,10 +434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 2.693301 1.997083 3.997083 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.693308 0.000000 3.997083 ^ gpio_analog_sel[35] (out) - 3.997083 data arrival time + 11 0.380394 2.690166 1.996827 3.996827 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.690198 0.000000 3.996827 ^ gpio_dm1[15] (out) + 3.996827 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -447,13 +447,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997083 data arrival time + -3.996827 data arrival time --------------------------------------------------------------------------------------------- - 3.752917 slack (MET) + 3.753173 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -462,10 +462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 2.693301 1.996986 3.996986 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.693308 0.000000 3.996986 ^ gpio_dm2[35] (out) - 3.996986 data arrival time + 11 0.380407 2.690272 1.996819 3.996819 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 2.690304 0.000000 3.996819 ^ gpio_dm1[19] (out) + 3.996819 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -475,13 +475,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996986 data arrival time + -3.996819 data arrival time --------------------------------------------------------------------------------------------- - 3.753014 slack (MET) + 3.753181 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -490,10 +490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 2.693301 1.996874 3.996874 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.693307 0.000000 3.996874 ^ gpio_holdover[35] (out) - 3.996874 data arrival time + 11 0.380186 2.689102 1.996722 3.996722 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.689154 0.000000 3.996722 ^ gpio_analog_en[36] (out) + 3.996722 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -503,13 +503,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996874 data arrival time + -3.996722 data arrival time --------------------------------------------------------------------------------------------- - 3.753126 slack (MET) + 3.753278 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -518,10 +518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 2.690166 1.996863 3.996863 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.690199 0.000000 3.996863 ^ gpio_slow_sel[15] (out) - 3.996863 data arrival time + 11 0.380186 2.689102 1.996639 3.996639 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.689153 0.000000 3.996639 ^ gpio_dm0[36] (out) + 3.996639 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -531,13 +531,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996863 data arrival time + -3.996639 data arrival time --------------------------------------------------------------------------------------------- - 3.753137 slack (MET) + 3.753361 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -546,10 +546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 2.690272 1.996852 3.996852 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 2.690304 0.000000 3.996852 ^ gpio_slow_sel[19] (out) - 3.996852 data arrival time + 11 0.380394 2.690166 1.996591 3.996591 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.690196 0.000000 3.996591 ^ gpio_analog_en[15] (out) + 3.996591 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -559,13 +559,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996852 data arrival time + -3.996591 data arrival time --------------------------------------------------------------------------------------------- - 3.753148 slack (MET) + 3.753409 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -574,10 +574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 2.690166 1.996827 3.996827 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.690198 0.000000 3.996827 ^ gpio_dm1[15] (out) - 3.996827 data arrival time + 11 0.380407 2.690272 1.996563 3.996563 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 2.690302 0.000000 3.996563 ^ gpio_analog_en[19] (out) + 3.996563 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -587,13 +587,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996827 data arrival time + -3.996563 data arrival time --------------------------------------------------------------------------------------------- - 3.753173 slack (MET) + 3.753437 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -602,10 +602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 2.690491 1.996815 3.996815 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.690521 0.000000 3.996815 ^ gpio_analog_pol[32] (out) - 3.996815 data arrival time + 11 0.380394 2.690166 1.996331 3.996331 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.690194 0.000000 3.996331 ^ gpio_dm0[15] (out) + 3.996331 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -615,13 +615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996815 data arrival time + -3.996331 data arrival time --------------------------------------------------------------------------------------------- - 3.753185 slack (MET) + 3.753669 slack (MET) Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[19] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -630,10 +630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 2.690272 1.996819 3.996819 ^ gpio_loopback_zero[19] (in) + 11 0.380407 2.690272 1.996304 3.996304 ^ gpio_loopback_zero[19] (in) gpio_loopback_zero[19] (net) - 2.690304 0.000000 3.996819 ^ gpio_dm1[19] (out) - 3.996819 data arrival time + 2.690300 0.000000 3.996304 ^ gpio_dm0[19] (out) + 3.996304 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -643,13 +643,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996819 data arrival time + -3.996304 data arrival time --------------------------------------------------------------------------------------------- - 3.753181 slack (MET) + 3.753696 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -658,10 +658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 2.693301 1.996763 3.996763 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.693307 0.000000 3.996763 ^ gpio_out[35] (out) - 3.996763 data arrival time + 11 0.380186 2.689102 1.996225 3.996225 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.689149 0.000000 3.996225 ^ gpio_analog_pol[36] (out) + 3.996225 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -671,13 +671,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996763 data arrival time + -3.996225 data arrival time --------------------------------------------------------------------------------------------- - 3.753237 slack (MET) + 3.753775 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -686,10 +686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 2.688288 1.996616 3.996616 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.688345 0.000000 3.996616 ^ gpio_slow_sel[36] (out) - 3.996616 data arrival time + 11 0.380343 2.689898 1.996149 3.996149 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.689929 0.000000 3.996149 ^ gpio_slow_sel[37] (out) + 3.996149 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -699,13 +699,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996616 data arrival time + -3.996149 data arrival time --------------------------------------------------------------------------------------------- - 3.753384 slack (MET) + 3.753851 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -714,10 +714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 2.690166 1.996591 3.996591 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.690196 0.000000 3.996591 ^ gpio_analog_en[15] (out) - 3.996591 data arrival time + 11 0.380343 2.689898 1.996106 3.996106 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.689929 0.000000 3.996106 ^ gpio_dm1[37] (out) + 3.996106 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -727,13 +727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996591 data arrival time + -3.996106 data arrival time --------------------------------------------------------------------------------------------- - 3.753409 slack (MET) + 3.753894 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -742,10 +742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 2.692131 1.996580 3.996580 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.692282 0.000000 3.996580 ^ gpio_dm2[25] (out) - 3.996580 data arrival time + 11 0.380343 2.689898 1.996049 3.996049 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.689928 0.000000 3.996049 ^ gpio_analog_en[37] (out) + 3.996049 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -755,13 +755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996580 data arrival time + -3.996049 data arrival time --------------------------------------------------------------------------------------------- - 3.753420 slack (MET) + 3.753951 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -770,10 +770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 2.690272 1.996563 3.996563 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 2.690302 0.000000 3.996563 ^ gpio_analog_en[19] (out) - 3.996563 data arrival time + 11 0.380343 2.689898 1.996001 3.996001 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.689928 0.000000 3.996001 ^ gpio_dm0[37] (out) + 3.996001 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -783,13 +783,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996563 data arrival time + -3.996001 data arrival time --------------------------------------------------------------------------------------------- - 3.753437 slack (MET) + 3.753999 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -798,10 +798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 2.688289 1.996472 3.996472 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.688345 0.000000 3.996472 ^ gpio_slow_sel[27] (out) - 3.996472 data arrival time + 11 0.380394 2.690166 1.995987 3.995987 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.690192 0.000000 3.995987 ^ gpio_analog_pol[15] (out) + 3.995987 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -811,13 +811,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996472 data arrival time + -3.995987 data arrival time --------------------------------------------------------------------------------------------- - 3.753528 slack (MET) + 3.754013 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -826,12 +826,12 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 2.688289 1.996430 3.996430 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.688344 0.000000 3.996430 ^ gpio_dm1[27] (out) - 3.996430 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) + 11 0.380407 2.690272 1.995960 3.995960 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 2.690298 0.000000 3.995960 ^ gpio_analog_pol[19] (out) + 3.995960 data arrival time + + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) -0.250000 9.750000 clock uncertainty 0.000000 9.750000 clock reconvergence pessimism @@ -839,13 +839,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996430 data arrival time + -3.995960 data arrival time --------------------------------------------------------------------------------------------- - 3.753570 slack (MET) + 3.754040 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -854,10 +854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 2.693301 1.996371 3.996371 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.693306 0.000000 3.996371 ^ gpio_vtrip_sel[35] (out) - 3.996371 data arrival time + 11 0.380343 2.689898 1.995936 3.995936 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.689927 0.000000 3.995936 ^ gpio_analog_pol[37] (out) + 3.995936 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -867,13 +867,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996371 data arrival time + -3.995936 data arrival time --------------------------------------------------------------------------------------------- - 3.753629 slack (MET) + 3.754064 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -882,10 +882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 2.688288 1.996367 3.996367 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.688343 0.000000 3.996367 ^ gpio_dm1[36] (out) - 3.996367 data arrival time + 11 0.380343 2.689898 1.995586 3.995586 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.689925 0.000000 3.995586 ^ gpio_analog_sel[37] (out) + 3.995586 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -895,13 +895,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996367 data arrival time + -3.995586 data arrival time --------------------------------------------------------------------------------------------- - 3.753633 slack (MET) + 3.754414 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -910,10 +910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 2.690166 1.996331 3.996331 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.690194 0.000000 3.996331 ^ gpio_dm0[15] (out) - 3.996331 data arrival time + 11 0.380407 2.690272 1.995371 3.995371 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 2.690294 0.000000 3.995371 ^ gpio_analog_sel[19] (out) + 3.995371 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -923,13 +923,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996331 data arrival time + -3.995371 data arrival time --------------------------------------------------------------------------------------------- - 3.753669 slack (MET) + 3.754629 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -938,10 +938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 2.690272 1.996304 3.996304 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 2.690300 0.000000 3.996304 ^ gpio_dm0[19] (out) - 3.996304 data arrival time + 11 0.380343 2.689898 1.995361 3.995361 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.689923 0.000000 3.995361 ^ gpio_dm2[37] (out) + 3.995361 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -951,13 +951,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996304 data arrival time + -3.995361 data arrival time --------------------------------------------------------------------------------------------- - 3.753696 slack (MET) + 3.754639 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -966,10 +966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 2.688289 1.996226 3.996226 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.688343 0.000000 3.996226 ^ gpio_analog_en[27] (out) - 3.996226 data arrival time + 11 0.380394 2.690166 1.995129 3.995129 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.690186 0.000000 3.995129 ^ gpio_analog_sel[15] (out) + 3.995129 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -979,13 +979,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996226 data arrival time + -3.995129 data arrival time --------------------------------------------------------------------------------------------- - 3.753774 slack (MET) + 3.754871 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -994,10 +994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 2.689898 1.996149 3.996149 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.689929 0.000000 3.996149 ^ gpio_slow_sel[37] (out) - 3.996149 data arrival time + 11 0.380034 2.687640 1.994919 3.994919 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.687672 0.000000 3.994919 ^ gpio_slow_sel[20] (out) + 3.994919 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1007,13 +1007,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996149 data arrival time + -3.994919 data arrival time --------------------------------------------------------------------------------------------- - 3.753851 slack (MET) + 3.755081 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1022,10 +1022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 2.688288 1.996116 3.996115 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.688340 0.000000 3.996115 ^ gpio_analog_en[36] (out) - 3.996115 data arrival time + 11 0.380407 2.690272 1.994900 3.994900 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 2.690291 0.000000 3.994900 ^ gpio_dm2[19] (out) + 3.994900 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1035,13 +1035,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996115 data arrival time + -3.994900 data arrival time --------------------------------------------------------------------------------------------- - 3.753884 slack (MET) + 3.755100 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1050,10 +1050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 2.689898 1.996106 3.996106 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.689929 0.000000 3.996106 ^ gpio_dm1[37] (out) - 3.996106 data arrival time + 11 0.380034 2.687640 1.994875 3.994875 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.687671 0.000000 3.994875 ^ gpio_dm1[20] (out) + 3.994875 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1063,13 +1063,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996106 data arrival time + -3.994875 data arrival time --------------------------------------------------------------------------------------------- - 3.753894 slack (MET) + 3.755125 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1078,10 +1078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 2.689898 1.996049 3.996049 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.689928 0.000000 3.996049 ^ gpio_analog_en[37] (out) - 3.996049 data arrival time + 11 0.380034 2.687640 1.994700 3.994700 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.687670 0.000000 3.994700 ^ gpio_analog_en[20] (out) + 3.994700 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1091,13 +1091,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996049 data arrival time + -3.994700 data arrival time --------------------------------------------------------------------------------------------- - 3.753951 slack (MET) + 3.755300 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1106,10 +1106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 2.688288 1.996032 3.996032 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.688339 0.000000 3.996032 ^ gpio_dm0[36] (out) - 3.996032 data arrival time + 11 0.380343 2.689898 1.994625 3.994625 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.689918 0.000000 3.994625 ^ gpio_holdover[37] (out) + 3.994625 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1119,13 +1119,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996032 data arrival time + -3.994625 data arrival time --------------------------------------------------------------------------------------------- - 3.753968 slack (MET) + 3.755375 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1134,10 +1134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 2.689898 1.996001 3.996001 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.689928 0.000000 3.996001 ^ gpio_dm0[37] (out) - 3.996001 data arrival time + 11 0.380394 2.690166 1.994609 3.994609 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.690183 0.000000 3.994609 ^ gpio_dm2[15] (out) + 3.994609 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1147,13 +1147,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996001 data arrival time + -3.994609 data arrival time --------------------------------------------------------------------------------------------- - 3.753999 slack (MET) + 3.755391 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1162,10 +1162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 2.690166 1.995987 3.995987 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.690192 0.000000 3.995987 ^ gpio_analog_pol[15] (out) - 3.995987 data arrival time + 11 0.380034 2.687640 1.994441 3.994441 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.687668 0.000000 3.994441 ^ gpio_dm0[20] (out) + 3.994441 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1175,13 +1175,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995987 data arrival time + -3.994441 data arrival time --------------------------------------------------------------------------------------------- - 3.754013 slack (MET) + 3.755559 slack (MET) Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1190,10 +1190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 2.690272 1.995960 3.995960 ^ gpio_loopback_zero[19] (in) + 11 0.380407 2.690272 1.994294 3.994294 ^ gpio_loopback_zero[19] (in) gpio_loopback_zero[19] (net) - 2.690298 0.000000 3.995960 ^ gpio_analog_pol[19] (out) - 3.995960 data arrival time + 2.690287 0.000000 3.994294 ^ gpio_holdover[19] (out) + 3.994294 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1203,13 +1203,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995960 data arrival time + -3.994294 data arrival time --------------------------------------------------------------------------------------------- - 3.754040 slack (MET) + 3.755706 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1218,10 +1218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 2.688289 1.995955 3.995955 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.688340 0.000000 3.995955 ^ gpio_dm0[27] (out) - 3.995955 data arrival time + 11 0.380186 2.689102 1.994165 3.994165 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.689131 0.000000 3.994165 ^ gpio_analog_sel[36] (out) + 3.994165 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1231,13 +1231,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995955 data arrival time + -3.994165 data arrival time --------------------------------------------------------------------------------------------- - 3.754045 slack (MET) + 3.755835 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1246,10 +1246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 2.692131 1.995948 3.995948 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.692272 0.000000 3.995948 ^ gpio_holdover[25] (out) - 3.995948 data arrival time + 11 0.380034 2.687640 1.994097 3.994097 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.687666 0.000000 3.994097 ^ gpio_analog_pol[20] (out) + 3.994097 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1259,13 +1259,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995948 data arrival time + -3.994097 data arrival time --------------------------------------------------------------------------------------------- - 3.754052 slack (MET) + 3.755903 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1274,10 +1274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 2.693301 1.995944 3.995944 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.693305 0.000000 3.995944 ^ gpio_ib_mode_sel[35] (out) - 3.995944 data arrival time + 11 0.380394 2.690166 1.994004 3.994004 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.690180 0.000000 3.994004 ^ gpio_holdover[15] (out) + 3.994004 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1287,13 +1287,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995944 data arrival time + -3.994004 data arrival time --------------------------------------------------------------------------------------------- - 3.754056 slack (MET) + 3.755996 slack (MET) Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1302,10 +1302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 2.689898 1.995936 3.995936 ^ gpio_loopback_zero[37] (in) + 11 0.380343 2.689898 1.994001 3.994001 ^ gpio_loopback_zero[37] (in) gpio_loopback_zero[37] (net) - 2.689927 0.000000 3.995936 ^ gpio_analog_pol[37] (out) - 3.995936 data arrival time + 2.689914 0.000000 3.994001 ^ gpio_out[37] (out) + 3.994001 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1315,13 +1315,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995936 data arrival time + -3.994001 data arrival time --------------------------------------------------------------------------------------------- - 3.754064 slack (MET) + 3.755999 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1330,10 +1330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 2.689779 1.995805 3.995805 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.689807 0.000000 3.995805 ^ gpio_slow_sel[26] (out) - 3.995805 data arrival time + 11 0.380407 2.690272 1.993702 3.993702 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 2.690284 0.000000 3.993702 ^ gpio_out[19] (out) + 3.993702 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1343,13 +1343,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995805 data arrival time + -3.993702 data arrival time --------------------------------------------------------------------------------------------- - 3.754195 slack (MET) + 3.756298 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1358,10 +1358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 2.687573 1.995807 3.995807 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.687630 0.000000 3.995807 ^ gpio_slow_sel[29] (out) - 3.995807 data arrival time + 11 0.379767 2.685853 1.993667 3.993667 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.685887 0.000000 3.993667 ^ gpio_slow_sel[21] (out) + 3.993667 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1371,13 +1371,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995807 data arrival time + -3.993667 data arrival time --------------------------------------------------------------------------------------------- - 3.754193 slack (MET) + 3.756333 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1386,10 +1386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 2.689779 1.995762 3.995762 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.689806 0.000000 3.995762 ^ gpio_dm1[26] (out) - 3.995762 data arrival time + 11 0.380186 2.689102 1.993622 3.993623 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.689127 0.000000 3.993623 ^ gpio_dm2[36] (out) + 3.993623 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1399,13 +1399,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995762 data arrival time + -3.993623 data arrival time --------------------------------------------------------------------------------------------- - 3.754238 slack (MET) + 3.756377 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1414,10 +1414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 2.687573 1.995764 3.995764 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.687630 0.000000 3.995764 ^ gpio_dm1[29] (out) - 3.995764 data arrival time + 11 0.379767 2.685853 1.993595 3.993595 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.685887 0.000000 3.993595 ^ gpio_dm1[21] (out) + 3.993595 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1427,13 +1427,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995764 data arrival time + -3.993595 data arrival time --------------------------------------------------------------------------------------------- - 3.754236 slack (MET) + 3.756405 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1442,10 +1442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 2.689779 1.995705 3.995705 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.689806 0.000000 3.995705 ^ gpio_analog_en[26] (out) - 3.995705 data arrival time + 11 0.379779 2.685783 1.993483 3.993483 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.685812 0.000000 3.993483 ^ gpio_slow_sel[22] (out) + 3.993483 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1455,13 +1455,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995705 data arrival time + -3.993483 data arrival time --------------------------------------------------------------------------------------------- - 3.754295 slack (MET) + 3.756517 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1470,10 +1470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 2.687573 1.995707 3.995707 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.687629 0.000000 3.995707 ^ gpio_analog_en[29] (out) - 3.995707 data arrival time + 11 0.379767 2.685853 1.993461 3.993461 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.685886 0.000000 3.993461 ^ gpio_analog_en[21] (out) + 3.993461 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1483,13 +1483,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995707 data arrival time + -3.993461 data arrival time --------------------------------------------------------------------------------------------- - 3.754293 slack (MET) + 3.756539 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1498,10 +1498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 2.689779 1.995657 3.995657 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.689806 0.000000 3.995657 ^ gpio_dm0[26] (out) - 3.995657 data arrival time + 11 0.379779 2.685783 1.993413 3.993413 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.685812 0.000000 3.993413 ^ gpio_dm1[22] (out) + 3.993413 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1511,13 +1511,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995657 data arrival time + -3.993413 data arrival time --------------------------------------------------------------------------------------------- - 3.754343 slack (MET) + 3.756587 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1526,10 +1526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 2.688288 1.995619 3.995619 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.688335 0.000000 3.995619 ^ gpio_analog_pol[36] (out) - 3.995619 data arrival time + 11 0.380394 2.690166 1.993412 3.993412 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.690177 0.000000 3.993412 ^ gpio_out[15] (out) + 3.993412 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1539,13 +1539,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995619 data arrival time + -3.993412 data arrival time --------------------------------------------------------------------------------------------- - 3.754381 slack (MET) + 3.756588 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1554,10 +1554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 2.689779 1.995593 3.995593 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.689805 0.000000 3.995593 ^ gpio_analog_pol[26] (out) - 3.995593 data arrival time + 11 0.379779 2.685783 1.993261 3.993261 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.685811 0.000000 3.993261 ^ gpio_analog_en[22] (out) + 3.993261 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1567,13 +1567,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995593 data arrival time + -3.993261 data arrival time --------------------------------------------------------------------------------------------- - 3.754407 slack (MET) + 3.756739 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1582,10 +1582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 2.688289 1.995595 3.995595 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.688336 0.000000 3.995595 ^ gpio_analog_pol[27] (out) - 3.995595 data arrival time + 11 0.380034 2.687640 1.993239 3.993239 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.687660 0.000000 3.993239 ^ gpio_analog_sel[20] (out) + 3.993239 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1595,13 +1595,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995595 data arrival time + -3.993239 data arrival time --------------------------------------------------------------------------------------------- - 3.754405 slack (MET) + 3.756761 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1610,10 +1610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 2.689898 1.995586 3.995586 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.689925 0.000000 3.995586 ^ gpio_analog_sel[37] (out) - 3.995586 data arrival time + 11 0.379767 2.685853 1.993202 3.993202 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.685884 0.000000 3.993202 ^ gpio_dm0[21] (out) + 3.993202 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1623,13 +1623,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995586 data arrival time + -3.993202 data arrival time --------------------------------------------------------------------------------------------- - 3.754414 slack (MET) + 3.756798 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1638,10 +1638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 2.687573 1.995563 3.995563 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.687628 0.000000 3.995563 ^ gpio_dm0[29] (out) - 3.995563 data arrival time + 11 0.379779 2.685783 1.993003 3.993002 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.685809 0.000000 3.993002 ^ gpio_dm0[22] (out) + 3.993002 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1651,13 +1651,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995563 data arrival time + -3.993002 data arrival time --------------------------------------------------------------------------------------------- - 3.754437 slack (MET) + 3.756998 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1666,10 +1666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 2.690272 1.995371 3.995371 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 2.690294 0.000000 3.995371 ^ gpio_analog_sel[19] (out) - 3.995371 data arrival time + 11 0.380186 2.689102 1.992990 3.992990 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.689123 0.000000 3.992990 ^ gpio_holdover[36] (out) + 3.992990 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1679,13 +1679,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995371 data arrival time + -3.992990 data arrival time --------------------------------------------------------------------------------------------- - 3.754629 slack (MET) + 3.757010 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1694,10 +1694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 2.689898 1.995361 3.995361 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.689923 0.000000 3.995361 ^ gpio_dm2[37] (out) - 3.995361 data arrival time + 11 0.379767 2.685853 1.992859 3.992859 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.685881 0.000000 3.992859 ^ gpio_analog_pol[21] (out) + 3.992859 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1707,13 +1707,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995361 data arrival time + -3.992859 data arrival time --------------------------------------------------------------------------------------------- - 3.754639 slack (MET) + 3.757141 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1722,10 +1722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 2.692131 1.995326 3.995326 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.692262 0.000000 3.995326 ^ gpio_out[25] (out) - 3.995326 data arrival time + 11 0.380034 2.687640 1.992720 3.992720 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.687657 0.000000 3.992720 ^ gpio_dm2[20] (out) + 3.992720 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1735,13 +1735,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995326 data arrival time + -3.992720 data arrival time --------------------------------------------------------------------------------------------- - 3.754674 slack (MET) + 3.757280 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1750,10 +1750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 2.689779 1.995241 3.995241 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.689803 0.000000 3.995241 ^ gpio_analog_sel[26] (out) - 3.995241 data arrival time + 11 0.379779 2.685783 1.992659 3.992659 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.685807 0.000000 3.992659 ^ gpio_analog_pol[22] (out) + 3.992659 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1763,13 +1763,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995241 data arrival time + -3.992659 data arrival time --------------------------------------------------------------------------------------------- - 3.754759 slack (MET) + 3.757341 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1778,10 +1778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 2.687573 1.995149 3.995149 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.687624 0.000000 3.995149 ^ gpio_analog_pol[29] (out) - 3.995149 data arrival time + 11 0.380394 2.690166 1.992557 3.992557 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.690173 0.000000 3.992557 ^ gpio_vtrip_sel[15] (out) + 3.992557 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1791,13 +1791,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995149 data arrival time + -3.992557 data arrival time --------------------------------------------------------------------------------------------- - 3.754851 slack (MET) + 3.757443 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1806,10 +1806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 2.689779 1.995145 3.995145 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.689802 0.000000 3.995145 ^ gpio_dm2[26] (out) - 3.995145 data arrival time + 11 0.380407 2.690272 1.992495 3.992495 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 2.690279 0.000000 3.992495 ^ gpio_vtrip_sel[19] (out) + 3.992495 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1819,13 +1819,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995145 data arrival time + -3.992495 data arrival time --------------------------------------------------------------------------------------------- - 3.754855 slack (MET) + 3.757505 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1834,10 +1834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 2.690166 1.995129 3.995129 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.690186 0.000000 3.995129 ^ gpio_analog_sel[15] (out) - 3.995129 data arrival time + 11 0.380186 2.689102 1.992368 3.992368 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.689119 0.000000 3.992368 ^ gpio_out[36] (out) + 3.992368 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1847,13 +1847,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995129 data arrival time + -3.992368 data arrival time --------------------------------------------------------------------------------------------- - 3.754871 slack (MET) + 3.757632 slack (MET) Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1862,10 +1862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 2.687640 1.994919 3.994919 ^ gpio_loopback_zero[20] (in) + 11 0.380034 2.687640 1.992115 3.992115 ^ gpio_loopback_zero[20] (in) gpio_loopback_zero[20] (net) - 2.687672 0.000000 3.994919 ^ gpio_slow_sel[20] (out) - 3.994919 data arrival time + 2.687654 0.000000 3.992115 ^ gpio_holdover[20] (out) + 3.992115 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1875,13 +1875,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994919 data arrival time + -3.992115 data arrival time --------------------------------------------------------------------------------------------- - 3.755081 slack (MET) + 3.757885 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1890,10 +1890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 2.690272 1.994900 3.994900 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 2.690291 0.000000 3.994900 ^ gpio_dm2[19] (out) - 3.994900 data arrival time + 11 0.379767 2.685853 1.992002 3.992002 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.685875 0.000000 3.992002 ^ gpio_analog_sel[21] (out) + 3.992002 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1903,13 +1903,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994900 data arrival time + -3.992002 data arrival time --------------------------------------------------------------------------------------------- - 3.755100 slack (MET) + 3.757998 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1918,10 +1918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 2.687640 1.994875 3.994875 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.687671 0.000000 3.994875 ^ gpio_dm1[20] (out) - 3.994875 data arrival time + 11 0.379779 2.685783 1.991978 3.991977 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.685802 0.000000 3.991977 ^ gpio_analog_sel[22] (out) + 3.991977 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1931,13 +1931,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994875 data arrival time + -3.991977 data arrival time --------------------------------------------------------------------------------------------- - 3.755125 slack (MET) + 3.758023 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1946,10 +1946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 2.689779 1.994838 3.994838 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.689800 0.000000 3.994838 ^ gpio_holdover[26] (out) - 3.994838 data arrival time + 11 0.380343 2.689898 1.991739 3.991739 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.689904 0.000000 3.991739 ^ gpio_vtrip_sel[37] (out) + 3.991739 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1959,13 +1959,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994838 data arrival time + -3.991739 data arrival time --------------------------------------------------------------------------------------------- - 3.755162 slack (MET) + 3.758261 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1974,10 +1974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 2.690491 1.994757 3.994757 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.690507 0.000000 3.994757 ^ gpio_analog_sel[32] (out) - 3.994757 data arrival time + 11 0.380394 2.690166 1.991692 3.991692 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.690170 0.000000 3.991692 ^ gpio_ib_mode_sel[15] (out) + 3.991692 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1987,13 +1987,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994757 data arrival time + -3.991692 data arrival time --------------------------------------------------------------------------------------------- - 3.755243 slack (MET) + 3.758307 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2002,10 +2002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 2.687640 1.994700 3.994700 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.687670 0.000000 3.994700 ^ gpio_analog_en[20] (out) - 3.994700 data arrival time + 11 0.380407 2.690272 1.991631 3.991631 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 2.690276 0.000000 3.991631 ^ gpio_ib_mode_sel[19] (out) + 3.991631 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2015,13 +2015,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994700 data arrival time + -3.991631 data arrival time --------------------------------------------------------------------------------------------- - 3.755300 slack (MET) + 3.758369 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2030,10 +2030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 2.689898 1.994625 3.994625 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.689918 0.000000 3.994625 ^ gpio_holdover[37] (out) - 3.994625 data arrival time + 11 0.380034 2.687640 1.991523 3.991523 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.687651 0.000000 3.991523 ^ gpio_out[20] (out) + 3.991523 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2043,13 +2043,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994625 data arrival time + -3.991523 data arrival time --------------------------------------------------------------------------------------------- - 3.755375 slack (MET) + 3.758477 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2058,10 +2058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 2.690166 1.994609 3.994609 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.690183 0.000000 3.994609 ^ gpio_dm2[15] (out) - 3.994609 data arrival time + 11 0.379767 2.685853 1.991483 3.991483 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.685872 0.000000 3.991483 ^ gpio_dm2[21] (out) + 3.991483 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2071,13 +2071,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994609 data arrival time + -3.991483 data arrival time --------------------------------------------------------------------------------------------- - 3.755391 slack (MET) + 3.758517 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2086,10 +2086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 2.687640 1.994441 3.994441 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.687668 0.000000 3.994441 ^ gpio_dm0[20] (out) - 3.994441 data arrival time + 11 0.379779 2.685783 1.991458 3.991458 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.685799 0.000000 3.991458 ^ gpio_dm2[22] (out) + 3.991458 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2099,13 +2099,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994441 data arrival time + -3.991458 data arrival time --------------------------------------------------------------------------------------------- - 3.755559 slack (MET) + 3.758542 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2114,10 +2114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 2.685388 1.994300 3.994300 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.685444 0.000000 3.994300 ^ gpio_slow_sel[34] (out) - 3.994300 data arrival time + 11 0.379719 2.684545 1.991148 3.991148 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.684551 0.000000 3.991148 ^ gpio_slow_sel[39] (out) + 3.991148 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2127,13 +2127,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994300 data arrival time + -3.991148 data arrival time --------------------------------------------------------------------------------------------- - 3.755700 slack (MET) + 3.758852 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2142,10 +2142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 2.690272 1.994294 3.994294 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 2.690287 0.000000 3.994294 ^ gpio_holdover[19] (out) - 3.994294 data arrival time + 11 0.379719 2.684545 1.991105 3.991105 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.684551 0.000000 3.991105 ^ gpio_dm1[39] (out) + 3.991105 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2155,13 +2155,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994294 data arrival time + -3.991105 data arrival time --------------------------------------------------------------------------------------------- - 3.755706 slack (MET) + 3.758895 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2170,10 +2170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 2.685388 1.994257 3.994256 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.685444 0.000000 3.994256 ^ gpio_dm1[34] (out) - 3.994256 data arrival time + 11 0.379719 2.684545 1.991054 3.991054 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.684551 0.000000 3.991054 ^ gpio_analog_en[39] (out) + 3.991054 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2183,13 +2183,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994256 data arrival time + -3.991054 data arrival time --------------------------------------------------------------------------------------------- - 3.755743 slack (MET) + 3.758946 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2198,10 +2198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 2.690491 1.994215 3.994215 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.690505 0.000000 3.994215 ^ gpio_dm2[32] (out) - 3.994215 data arrival time + 11 0.379719 2.684545 1.991006 3.991006 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.684550 0.000000 3.991006 ^ gpio_dm0[39] (out) + 3.991006 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2211,13 +2211,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994215 data arrival time + -3.991006 data arrival time --------------------------------------------------------------------------------------------- - 3.755785 slack (MET) + 3.758994 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2226,10 +2226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 2.685388 1.994133 3.994133 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.685442 0.000000 3.994133 ^ gpio_analog_en[34] (out) - 3.994133 data arrival time + 11 0.379719 2.684545 1.990943 3.990943 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.684550 0.000000 3.990943 ^ gpio_analog_pol[39] (out) + 3.990943 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2239,13 +2239,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994133 data arrival time + -3.990943 data arrival time --------------------------------------------------------------------------------------------- - 3.755867 slack (MET) + 3.759057 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2254,10 +2254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 2.687640 1.994097 3.994097 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.687666 0.000000 3.994097 ^ gpio_analog_pol[20] (out) - 3.994097 data arrival time + 11 0.379767 2.685853 1.990879 3.990879 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.685868 0.000000 3.990879 ^ gpio_holdover[21] (out) + 3.990879 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2267,13 +2267,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994097 data arrival time + -3.990879 data arrival time --------------------------------------------------------------------------------------------- - 3.755903 slack (MET) + 3.759121 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2282,10 +2282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 2.689779 1.994088 3.994088 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.689795 0.000000 3.994088 ^ gpio_out[26] (out) - 3.994088 data arrival time + 11 0.379779 2.685783 1.990853 3.990853 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.685796 0.000000 3.990853 ^ gpio_holdover[22] (out) + 3.990853 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2295,13 +2295,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994088 data arrival time + -3.990853 data arrival time --------------------------------------------------------------------------------------------- - 3.755912 slack (MET) + 3.759147 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2310,10 +2310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 2.690166 1.994004 3.994004 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.690180 0.000000 3.994004 ^ gpio_holdover[15] (out) - 3.994004 data arrival time + 11 0.380034 2.687640 1.990740 3.990740 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.687647 0.000000 3.990740 ^ gpio_vtrip_sel[20] (out) + 3.990740 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2323,13 +2323,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994004 data arrival time + -3.990740 data arrival time --------------------------------------------------------------------------------------------- - 3.755996 slack (MET) + 3.759260 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2338,10 +2338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 2.689898 1.994001 3.994001 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.689914 0.000000 3.994001 ^ gpio_out[37] (out) - 3.994001 data arrival time + 11 0.379213 2.681907 1.990628 3.990628 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.681939 0.000000 3.990628 ^ gpio_slow_sel[23] (out) + 3.990628 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2351,13 +2351,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994001 data arrival time + -3.990628 data arrival time --------------------------------------------------------------------------------------------- - 3.755999 slack (MET) + 3.759372 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2366,10 +2366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 2.685388 1.993804 3.993804 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.685439 0.000000 3.993804 ^ gpio_dm0[34] (out) - 3.993804 data arrival time + 11 0.379719 2.684545 1.990590 3.990590 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.684549 0.000000 3.990590 ^ gpio_analog_sel[39] (out) + 3.990590 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2379,13 +2379,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993804 data arrival time + -3.990590 data arrival time --------------------------------------------------------------------------------------------- - 3.756196 slack (MET) + 3.759410 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2394,10 +2394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 2.690272 1.993702 3.993702 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 2.690284 0.000000 3.993702 ^ gpio_out[19] (out) - 3.993702 data arrival time + 11 0.379213 2.681907 1.990587 3.990587 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.681939 0.000000 3.990587 ^ gpio_dm1[23] (out) + 3.990587 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2407,13 +2407,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993702 data arrival time + -3.990587 data arrival time --------------------------------------------------------------------------------------------- - 3.756298 slack (MET) + 3.759413 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2422,10 +2422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 2.685853 1.993667 3.993667 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.685887 0.000000 3.993667 ^ gpio_slow_sel[21] (out) - 3.993667 data arrival time + 11 0.379719 2.684545 1.990493 3.990493 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.684549 0.000000 3.990493 ^ gpio_dm2[39] (out) + 3.990493 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2435,13 +2435,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993667 data arrival time + -3.990493 data arrival time --------------------------------------------------------------------------------------------- - 3.756333 slack (MET) + 3.759507 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2450,10 +2450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 2.690491 1.993601 3.993601 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.690502 0.000000 3.993601 ^ gpio_holdover[32] (out) - 3.993601 data arrival time + 11 0.379719 2.684545 1.990381 3.990381 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.684548 0.000000 3.990381 ^ gpio_holdover[39] (out) + 3.990381 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2463,13 +2463,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993601 data arrival time + -3.990381 data arrival time --------------------------------------------------------------------------------------------- - 3.756399 slack (MET) + 3.759619 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2478,10 +2478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 2.685853 1.993595 3.993595 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.685887 0.000000 3.993595 ^ gpio_dm1[21] (out) - 3.993595 data arrival time + 11 0.380343 2.689898 1.990373 3.990373 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.689898 0.000000 3.990373 ^ gpio_ib_mode_sel[37] (out) + 3.990373 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2491,13 +2491,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993595 data arrival time + -3.990373 data arrival time --------------------------------------------------------------------------------------------- - 3.756405 slack (MET) + 3.759627 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2506,10 +2506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 2.688288 1.993560 3.993560 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.688318 0.000000 3.993560 ^ gpio_analog_sel[36] (out) - 3.993560 data arrival time + 11 0.379213 2.681907 1.990356 3.990356 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.681937 0.000000 3.990356 ^ gpio_analog_en[23] (out) + 3.990356 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2519,13 +2519,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993560 data arrival time + -3.990356 data arrival time --------------------------------------------------------------------------------------------- - 3.756440 slack (MET) + 3.759644 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2534,10 +2534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 2.688289 1.993536 3.993536 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.688319 0.000000 3.993536 ^ gpio_analog_sel[27] (out) - 3.993536 data arrival time + 11 0.379767 2.685853 1.990330 3.990330 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.685865 0.000000 3.990330 ^ gpio_out[21] (out) + 3.990330 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2547,13 +2547,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993536 data arrival time + -3.990330 data arrival time --------------------------------------------------------------------------------------------- - 3.756464 slack (MET) + 3.759670 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2562,10 +2562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 2.685783 1.993483 3.993483 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.685812 0.000000 3.993483 ^ gpio_slow_sel[22] (out) - 3.993483 data arrival time + 11 0.379719 2.684545 1.990270 3.990270 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.684545 0.000000 3.990270 ^ gpio_out[39] (out) + 3.990270 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2575,13 +2575,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993483 data arrival time + -3.990270 data arrival time --------------------------------------------------------------------------------------------- - 3.756517 slack (MET) + 3.759730 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2590,10 +2590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 2.685853 1.993461 3.993461 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.685886 0.000000 3.993461 ^ gpio_analog_en[21] (out) - 3.993461 data arrival time + 11 0.379779 2.685783 1.990262 3.990262 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.685793 0.000000 3.990262 ^ gpio_out[22] (out) + 3.990262 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2603,13 +2603,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993461 data arrival time + -3.990262 data arrival time --------------------------------------------------------------------------------------------- - 3.756539 slack (MET) + 3.759738 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2618,10 +2618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 2.685388 1.993463 3.993463 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.685436 0.000000 3.993463 ^ gpio_analog_pol[34] (out) - 3.993463 data arrival time + 11 0.380186 2.689102 1.990110 3.990110 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.689109 0.000000 3.990110 ^ gpio_vtrip_sel[36] (out) + 3.990110 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2631,13 +2631,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993463 data arrival time + -3.990110 data arrival time --------------------------------------------------------------------------------------------- - 3.756537 slack (MET) + 3.759890 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2646,10 +2646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 2.685783 1.993413 3.993413 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.685812 0.000000 3.993413 ^ gpio_dm1[22] (out) - 3.993413 data arrival time + 11 0.379213 2.681907 1.990097 3.990097 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.681935 0.000000 3.990097 ^ gpio_dm0[23] (out) + 3.990097 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2659,13 +2659,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993413 data arrival time + -3.990097 data arrival time --------------------------------------------------------------------------------------------- - 3.756587 slack (MET) + 3.759903 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2674,10 +2674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 2.690166 1.993412 3.993412 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.690177 0.000000 3.993412 ^ gpio_out[15] (out) - 3.993412 data arrival time + 11 0.380034 2.687640 1.989876 3.989876 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.687644 0.000000 3.989876 ^ gpio_ib_mode_sel[20] (out) + 3.989876 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2687,13 +2687,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993412 data arrival time + -3.989876 data arrival time --------------------------------------------------------------------------------------------- - 3.756588 slack (MET) + 3.760124 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2702,10 +2702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 2.685783 1.993261 3.993261 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.685811 0.000000 3.993261 ^ gpio_analog_en[22] (out) - 3.993261 data arrival time + 11 0.379719 2.684545 1.989880 3.989880 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.684545 0.000000 3.989880 ^ gpio_vtrip_sel[39] (out) + 3.989880 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2715,13 +2715,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993261 data arrival time + -3.989880 data arrival time --------------------------------------------------------------------------------------------- - 3.756739 slack (MET) + 3.760120 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2730,10 +2730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 2.687640 1.993239 3.993239 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.687660 0.000000 3.993239 ^ gpio_analog_sel[20] (out) - 3.993239 data arrival time + 11 0.379213 2.681907 1.989753 3.989753 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.681933 0.000000 3.989753 ^ gpio_analog_pol[23] (out) + 3.989753 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2743,13 +2743,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993239 data arrival time + -3.989753 data arrival time --------------------------------------------------------------------------------------------- - 3.756761 slack (MET) + 3.760247 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2758,10 +2758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 2.684192 1.993226 3.993226 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.684244 0.000000 3.993226 ^ gpio_slow_sel[31] (out) - 3.993226 data arrival time + 11 0.379719 2.684545 1.989719 3.989719 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.684545 0.000000 3.989719 ^ gpio_ib_mode_sel[39] (out) + 3.989719 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2771,13 +2771,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993226 data arrival time + -3.989719 data arrival time --------------------------------------------------------------------------------------------- - 3.756774 slack (MET) + 3.760281 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2786,10 +2786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 2.685853 1.993202 3.993202 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.685884 0.000000 3.993202 ^ gpio_dm0[21] (out) - 3.993202 data arrival time + 11 0.379088 2.680838 1.989500 3.989500 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.680862 0.000000 3.989500 ^ gpio_slow_sel[0] (out) + 3.989500 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2799,13 +2799,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993202 data arrival time + -3.989500 data arrival time --------------------------------------------------------------------------------------------- - 3.756798 slack (MET) + 3.760499 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2814,10 +2814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 2.684192 1.993184 3.993184 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.684244 0.000000 3.993184 ^ gpio_dm1[31] (out) - 3.993184 data arrival time + 11 0.379088 2.680838 1.989458 3.989458 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.680862 0.000000 3.989458 ^ gpio_dm1[0] (out) + 3.989458 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2827,13 +2827,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993184 data arrival time + -3.989458 data arrival time --------------------------------------------------------------------------------------------- - 3.756816 slack (MET) + 3.760542 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2842,10 +2842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 2.684192 1.993126 3.993126 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.684243 0.000000 3.993126 ^ gpio_analog_en[31] (out) - 3.993126 data arrival time + 11 0.379088 2.680838 1.989401 3.989400 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.680861 0.000000 3.989400 ^ gpio_analog_en[0] (out) + 3.989400 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2855,13 +2855,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993126 data arrival time + -3.989400 data arrival time --------------------------------------------------------------------------------------------- - 3.756874 slack (MET) + 3.760599 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2870,10 +2870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 2.683479 1.993094 3.993094 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.683529 0.000000 3.993094 ^ gpio_slow_sel[30] (out) - 3.993094 data arrival time + 11 0.379088 2.680838 1.989309 3.989309 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.680861 0.000000 3.989309 ^ gpio_analog_pol[0] (out) + 3.989309 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2883,13 +2883,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993094 data arrival time + -3.989309 data arrival time --------------------------------------------------------------------------------------------- - 3.756906 slack (MET) + 3.760691 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2898,10 +2898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 2.688288 1.993018 3.993018 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.688314 0.000000 3.993018 ^ gpio_dm2[36] (out) - 3.993018 data arrival time + 11 0.379088 2.680838 1.989253 3.989253 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.680860 0.000000 3.989253 ^ gpio_inp_dis[0] (out) + 3.989253 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2911,13 +2911,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993018 data arrival time + -3.989253 data arrival time --------------------------------------------------------------------------------------------- - 3.756982 slack (MET) + 3.760747 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2926,10 +2926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 2.687573 1.993006 3.993006 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.687605 0.000000 3.993006 ^ gpio_analog_sel[29] (out) - 3.993006 data arrival time + 11 0.379213 2.681907 1.989188 3.989188 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.681929 0.000000 3.989188 ^ gpio_analog_sel[23] (out) + 3.989188 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2939,13 +2939,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993006 data arrival time + -3.989188 data arrival time --------------------------------------------------------------------------------------------- - 3.756994 slack (MET) + 3.760812 slack (MET) Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2954,10 +2954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 2.685783 1.993003 3.993002 ^ gpio_loopback_zero[22] (in) + 11 0.379779 2.685783 1.989149 3.989149 ^ gpio_loopback_zero[22] (in) gpio_loopback_zero[22] (net) - 2.685809 0.000000 3.993002 ^ gpio_dm0[22] (out) - 3.993002 data arrival time + 2.685789 0.000000 3.989149 ^ gpio_vtrip_sel[22] (out) + 3.989149 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2967,13 +2967,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993002 data arrival time + -3.989149 data arrival time --------------------------------------------------------------------------------------------- - 3.756998 slack (MET) + 3.760851 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2982,10 +2982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 2.688289 1.992994 3.992994 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.688315 0.000000 3.992994 ^ gpio_dm2[27] (out) - 3.992994 data arrival time + 11 0.379767 2.685853 1.989065 3.989065 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.685860 0.000000 3.989065 ^ gpio_vtrip_sel[21] (out) + 3.989065 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2995,13 +2995,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992994 data arrival time + -3.989065 data arrival time --------------------------------------------------------------------------------------------- - 3.757006 slack (MET) + 3.760935 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3010,10 +3010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 2.684192 1.992982 3.992982 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.684242 0.000000 3.992982 ^ gpio_dm0[31] (out) - 3.992982 data arrival time + 11 0.380186 2.689102 1.989052 3.989052 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.689105 0.000000 3.989052 ^ gpio_ib_mode_sel[36] (out) + 3.989052 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3023,13 +3023,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992982 data arrival time + -3.989052 data arrival time --------------------------------------------------------------------------------------------- - 3.757018 slack (MET) + 3.760948 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3038,10 +3038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 2.692131 1.992891 3.992891 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.692226 0.000000 3.992891 ^ gpio_vtrip_sel[25] (out) - 3.992891 data arrival time + 11 0.379088 2.680838 1.988817 3.988817 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.680858 0.000000 3.988817 ^ gpio_analog_sel[0] (out) + 3.988817 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3051,13 +3051,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992891 data arrival time + -3.988817 data arrival time --------------------------------------------------------------------------------------------- - 3.757109 slack (MET) + 3.761183 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3066,10 +3066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 2.685853 1.992859 3.992859 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.685881 0.000000 3.992859 ^ gpio_analog_pol[21] (out) - 3.992859 data arrival time + 11 0.379213 2.681907 1.988696 3.988696 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.681926 0.000000 3.988696 ^ gpio_dm2[23] (out) + 3.988696 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3079,13 +3079,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992859 data arrival time + -3.988696 data arrival time --------------------------------------------------------------------------------------------- - 3.757141 slack (MET) + 3.761304 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3094,10 +3094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 2.683479 1.992845 3.992845 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.683527 0.000000 3.992845 ^ gpio_dm1[30] (out) - 3.992845 data arrival time + 11 0.379241 2.681209 1.988665 3.988665 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.681214 0.000000 3.988665 ^ gpio_slow_sel[42] (out) + 3.988665 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3107,13 +3107,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992845 data arrival time + -3.988665 data arrival time --------------------------------------------------------------------------------------------- - 3.757155 slack (MET) + 3.761335 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3122,10 +3122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 2.690491 1.992800 3.992800 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.690498 0.000000 3.992800 ^ gpio_out[32] (out) - 3.992800 data arrival time + 11 0.379241 2.681209 1.988622 3.988621 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.681214 0.000000 3.988621 ^ gpio_dm1[42] (out) + 3.988621 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3135,13 +3135,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992800 data arrival time + -3.988621 data arrival time --------------------------------------------------------------------------------------------- - 3.757200 slack (MET) + 3.761379 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3150,10 +3150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 2.687640 1.992720 3.992720 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.687657 0.000000 3.992720 ^ gpio_dm2[20] (out) - 3.992720 data arrival time + 11 0.379241 2.681209 1.988587 3.988587 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.681214 0.000000 3.988587 ^ gpio_analog_en[42] (out) + 3.988587 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3163,13 +3163,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992720 data arrival time + -3.988587 data arrival time --------------------------------------------------------------------------------------------- - 3.757280 slack (MET) + 3.761413 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3178,10 +3178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 2.685783 1.992659 3.992659 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.685807 0.000000 3.992659 ^ gpio_analog_pol[22] (out) - 3.992659 data arrival time + 11 0.379241 2.681209 1.988516 3.988516 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.681214 0.000000 3.988516 ^ gpio_dm0[42] (out) + 3.988516 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3191,13 +3191,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992659 data arrival time + -3.988516 data arrival time --------------------------------------------------------------------------------------------- - 3.757341 slack (MET) + 3.761484 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3206,10 +3206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 2.684192 1.992568 3.992568 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.684238 0.000000 3.992568 ^ gpio_analog_pol[31] (out) - 3.992568 data arrival time + 11 0.379241 2.681209 1.988453 3.988453 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.681214 0.000000 3.988453 ^ gpio_analog_pol[42] (out) + 3.988453 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3219,13 +3219,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992568 data arrival time + -3.988453 data arrival time --------------------------------------------------------------------------------------------- - 3.757432 slack (MET) + 3.761547 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3234,10 +3234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 2.690166 1.992557 3.992557 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.690173 0.000000 3.992557 ^ gpio_vtrip_sel[15] (out) - 3.992557 data arrival time + 11 0.379779 2.685783 1.988403 3.988404 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.685787 0.000000 3.988404 ^ gpio_ib_mode_sel[22] (out) + 3.988404 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3247,13 +3247,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992557 data arrival time + -3.988404 data arrival time --------------------------------------------------------------------------------------------- - 3.757443 slack (MET) + 3.761596 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3262,10 +3262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 2.683479 1.992517 3.992517 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.683524 0.000000 3.992517 ^ gpio_analog_en[30] (out) - 3.992517 data arrival time + 11 0.379767 2.685853 1.988201 3.988201 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.685857 0.000000 3.988201 ^ gpio_ib_mode_sel[21] (out) + 3.988201 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3275,13 +3275,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992517 data arrival time + -3.988201 data arrival time --------------------------------------------------------------------------------------------- - 3.757483 slack (MET) + 3.761799 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3290,10 +3290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 2.690272 1.992495 3.992495 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 2.690279 0.000000 3.992495 ^ gpio_vtrip_sel[19] (out) - 3.992495 data arrival time + 11 0.379088 2.680838 1.988182 3.988182 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.680854 0.000000 3.988182 ^ gpio_dm2[0] (out) + 3.988182 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3303,13 +3303,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992495 data arrival time + -3.988182 data arrival time --------------------------------------------------------------------------------------------- - 3.757505 slack (MET) + 3.761818 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3318,10 +3318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 2.687573 1.992463 3.992462 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.687601 0.000000 3.992462 ^ gpio_dm2[29] (out) - 3.992462 data arrival time + 11 0.379241 2.681209 1.988101 3.988101 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.681213 0.000000 3.988101 ^ gpio_analog_sel[42] (out) + 3.988101 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3331,13 +3331,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992462 data arrival time + -3.988101 data arrival time --------------------------------------------------------------------------------------------- - 3.757538 slack (MET) + 3.761899 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3346,10 +3346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 2.688288 1.992386 3.992386 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.688309 0.000000 3.992386 ^ gpio_holdover[36] (out) - 3.992386 data arrival time + 11 0.379213 2.681907 1.988091 3.988091 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.681922 0.000000 3.988091 ^ gpio_holdover[23] (out) + 3.988091 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3359,13 +3359,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992386 data arrival time + -3.988091 data arrival time --------------------------------------------------------------------------------------------- - 3.757614 slack (MET) + 3.761909 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3374,10 +3374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 2.688289 1.992362 3.992362 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.688311 0.000000 3.992362 ^ gpio_holdover[27] (out) - 3.992362 data arrival time + 11 0.379241 2.681209 1.988005 3.988005 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.681212 0.000000 3.988005 ^ gpio_dm2[42] (out) + 3.988005 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3387,13 +3387,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992362 data arrival time + -3.988005 data arrival time --------------------------------------------------------------------------------------------- - 3.757638 slack (MET) + 3.761995 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3402,10 +3402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 2.682324 1.992283 3.992283 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.682376 0.000000 3.992283 ^ gpio_slow_sel[28] (out) - 3.992283 data arrival time + 11 0.379241 2.681209 1.987893 3.987893 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.681212 0.000000 3.987893 ^ gpio_holdover[42] (out) + 3.987893 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3415,13 +3415,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992283 data arrival time + -3.987893 data arrival time --------------------------------------------------------------------------------------------- - 3.757717 slack (MET) + 3.762107 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3430,10 +3430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 2.683479 1.992248 3.992248 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.683521 0.000000 3.992248 ^ gpio_dm0[30] (out) - 3.992248 data arrival time + 11 0.379241 2.681209 1.987782 3.987782 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.681209 0.000000 3.987782 ^ gpio_out[42] (out) + 3.987782 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3443,13 +3443,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992248 data arrival time + -3.987782 data arrival time --------------------------------------------------------------------------------------------- - 3.757752 slack (MET) + 3.762218 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3458,10 +3458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 2.690491 1.992214 3.992214 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.690496 0.000000 3.992214 ^ gpio_vtrip_sel[32] (out) - 3.992214 data arrival time + 11 0.379088 2.680838 1.987548 3.987548 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.680851 0.000000 3.987548 ^ gpio_holdover[0] (out) + 3.987548 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3471,13 +3471,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992214 data arrival time + -3.987548 data arrival time --------------------------------------------------------------------------------------------- - 3.757786 slack (MET) + 3.762452 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3486,10 +3486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 2.692131 1.992133 3.992133 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.692216 0.000000 3.992133 ^ gpio_ib_mode_sel[25] (out) - 3.992133 data arrival time + 11 0.379213 2.681907 1.987499 3.987499 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.681920 0.000000 3.987499 ^ gpio_out[23] (out) + 3.987499 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3499,13 +3499,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992133 data arrival time + -3.987499 data arrival time --------------------------------------------------------------------------------------------- - 3.757867 slack (MET) + 3.762501 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3514,10 +3514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 2.687640 1.992115 3.992115 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.687654 0.000000 3.992115 ^ gpio_holdover[20] (out) - 3.992115 data arrival time + 11 0.379241 2.681209 1.987393 3.987393 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.681209 0.000000 3.987393 ^ gpio_vtrip_sel[42] (out) + 3.987393 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3527,13 +3527,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992115 data arrival time + -3.987393 data arrival time --------------------------------------------------------------------------------------------- - 3.757885 slack (MET) + 3.762607 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3542,10 +3542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 2.682324 1.992033 3.992033 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.682374 0.000000 3.992033 ^ gpio_dm1[28] (out) - 3.992033 data arrival time + 11 0.379241 2.681209 1.987233 3.987233 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.681209 0.000000 3.987233 ^ gpio_ib_mode_sel[42] (out) + 3.987233 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3555,13 +3555,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992033 data arrival time + -3.987233 data arrival time --------------------------------------------------------------------------------------------- - 3.757967 slack (MET) + 3.762767 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3570,10 +3570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 2.685853 1.992002 3.992002 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.685875 0.000000 3.992002 ^ gpio_analog_sel[21] (out) - 3.992002 data arrival time + 11 0.378593 2.677441 1.987140 3.987140 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.677467 0.000000 3.987140 ^ gpio_slow_sel[18] (out) + 3.987140 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3583,13 +3583,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992002 data arrival time + -3.987140 data arrival time --------------------------------------------------------------------------------------------- - 3.757998 slack (MET) + 3.762860 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3598,10 +3598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 2.685783 1.991978 3.991977 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.685802 0.000000 3.991977 ^ gpio_analog_sel[22] (out) - 3.991977 data arrival time + 11 0.378593 2.677441 1.987069 3.987069 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.677467 0.000000 3.987069 ^ gpio_dm1[18] (out) + 3.987069 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3611,13 +3611,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991977 data arrival time + -3.987069 data arrival time --------------------------------------------------------------------------------------------- - 3.758023 slack (MET) + 3.762931 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3626,10 +3626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 2.683479 1.991888 3.991888 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.683518 0.000000 3.991888 ^ gpio_analog_pol[30] (out) - 3.991888 data arrival time + 11 0.379088 2.680838 1.986924 3.986924 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.680848 0.000000 3.986924 ^ gpio_out[0] (out) + 3.986924 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3639,13 +3639,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991888 data arrival time + -3.986924 data arrival time --------------------------------------------------------------------------------------------- - 3.758112 slack (MET) + 3.763076 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3654,11 +3654,11 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 2.687573 1.991829 3.991829 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.687596 0.000000 3.991829 ^ gpio_holdover[29] (out) - 3.991829 data arrival time - + 11 0.378593 2.677441 1.986916 3.986916 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.677466 0.000000 3.986916 ^ gpio_analog_en[18] (out) + 3.986916 data arrival time + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) -0.250000 9.750000 clock uncertainty @@ -3667,13 +3667,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991829 data arrival time + -3.986916 data arrival time --------------------------------------------------------------------------------------------- - 3.758171 slack (MET) + 3.763084 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3682,10 +3682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 2.689779 1.991825 3.991825 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.689785 0.000000 3.991825 ^ gpio_vtrip_sel[26] (out) - 3.991825 data arrival time + 11 0.378622 2.677318 1.986759 3.986759 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.677335 0.000000 3.986759 ^ gpio_slow_sel[38] (out) + 3.986759 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3695,13 +3695,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991825 data arrival time + -3.986759 data arrival time --------------------------------------------------------------------------------------------- - 3.758175 slack (MET) + 3.763241 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3710,10 +3710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 2.690491 1.991789 3.991789 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.690495 0.000000 3.991789 ^ gpio_ib_mode_sel[32] (out) - 3.991789 data arrival time + 11 0.378622 2.677318 1.986715 3.986715 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.677335 0.000000 3.986715 ^ gpio_dm1[38] (out) + 3.986715 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3723,13 +3723,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991789 data arrival time + -3.986715 data arrival time --------------------------------------------------------------------------------------------- - 3.758211 slack (MET) + 3.763285 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3738,10 +3738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 2.688288 1.991763 3.991764 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.688305 0.000000 3.991764 ^ gpio_out[36] (out) - 3.991764 data arrival time + 11 0.378622 2.677318 1.986658 3.986658 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.677334 0.000000 3.986658 ^ gpio_analog_en[38] (out) + 3.986658 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3751,13 +3751,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991764 data arrival time + -3.986658 data arrival time --------------------------------------------------------------------------------------------- - 3.758236 slack (MET) + 3.763342 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3766,10 +3766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 2.688289 1.991740 3.991740 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.688307 0.000000 3.991740 ^ gpio_out[27] (out) - 3.991740 data arrival time + 11 0.378593 2.677441 1.986657 3.986657 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.677464 0.000000 3.986657 ^ gpio_dm0[18] (out) + 3.986657 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3779,13 +3779,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991740 data arrival time + -3.986657 data arrival time --------------------------------------------------------------------------------------------- - 3.758260 slack (MET) + 3.763343 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3794,10 +3794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 2.689898 1.991739 3.991739 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.689904 0.000000 3.991739 ^ gpio_vtrip_sel[37] (out) - 3.991739 data arrival time + 11 0.378622 2.677318 1.986610 3.986610 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.677334 0.000000 3.986610 ^ gpio_dm0[38] (out) + 3.986610 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3807,13 +3807,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991739 data arrival time + -3.986610 data arrival time --------------------------------------------------------------------------------------------- - 3.758261 slack (MET) + 3.763390 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3822,10 +3822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 2.682324 1.991706 3.991706 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.682371 0.000000 3.991706 ^ gpio_analog_en[28] (out) - 3.991706 data arrival time + 11 0.378622 2.677318 1.986547 3.986547 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.677334 0.000000 3.986547 ^ gpio_analog_pol[38] (out) + 3.986547 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3835,13 +3835,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991706 data arrival time + -3.986547 data arrival time --------------------------------------------------------------------------------------------- - 3.758294 slack (MET) + 3.763453 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3850,10 +3850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 2.690166 1.991692 3.991692 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.690170 0.000000 3.991692 ^ gpio_ib_mode_sel[15] (out) - 3.991692 data arrival time + 11 0.378593 2.677441 1.986370 3.986370 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.677462 0.000000 3.986370 ^ gpio_analog_pol[18] (out) + 3.986370 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3863,13 +3863,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991692 data arrival time + -3.986370 data arrival time --------------------------------------------------------------------------------------------- - 3.758307 slack (MET) + 3.763630 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3878,10 +3878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 2.690272 1.991631 3.991631 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 2.690276 0.000000 3.991631 ^ gpio_ib_mode_sel[19] (out) - 3.991631 data arrival time + 11 0.379213 2.681907 1.986110 3.986110 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.681914 0.000000 3.986110 ^ gpio_vtrip_sel[23] (out) + 3.986110 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3891,13 +3891,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991631 data arrival time + -3.986110 data arrival time --------------------------------------------------------------------------------------------- - 3.758369 slack (MET) + 3.763890 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3906,10 +3906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 2.687640 1.991523 3.991523 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.687651 0.000000 3.991523 ^ gpio_out[20] (out) - 3.991523 data arrival time + 11 0.378622 2.677318 1.986084 3.986084 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.677331 0.000000 3.986084 ^ gpio_analog_sel[38] (out) + 3.986084 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3919,13 +3919,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991523 data arrival time + -3.986084 data arrival time --------------------------------------------------------------------------------------------- - 3.758477 slack (MET) + 3.763916 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3934,10 +3934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 2.685853 1.991483 3.991483 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.685872 0.000000 3.991483 ^ gpio_dm2[21] (out) - 3.991483 data arrival time + 11 0.378593 2.677441 1.985702 3.985702 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.677458 0.000000 3.985702 ^ gpio_analog_sel[18] (out) + 3.985702 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3947,13 +3947,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991483 data arrival time + -3.985702 data arrival time --------------------------------------------------------------------------------------------- - 3.758517 slack (MET) + 3.764298 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3962,10 +3962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 2.685783 1.991458 3.991458 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.685799 0.000000 3.991458 ^ gpio_dm2[22] (out) - 3.991458 data arrival time + 11 0.378622 2.677318 1.985423 3.985423 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.677328 0.000000 3.985423 ^ gpio_dm2[38] (out) + 3.985423 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3975,13 +3975,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991458 data arrival time + -3.985423 data arrival time --------------------------------------------------------------------------------------------- - 3.758542 slack (MET) + 3.764577 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3990,10 +3990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 2.682324 1.991436 3.991436 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.682368 0.000000 3.991436 ^ gpio_dm0[28] (out) - 3.991436 data arrival time + 11 0.379213 2.681907 1.985247 3.985247 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.681911 0.000000 3.985247 ^ gpio_ib_mode_sel[23] (out) + 3.985247 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4003,13 +4003,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991436 data arrival time + -3.985247 data arrival time --------------------------------------------------------------------------------------------- - 3.758564 slack (MET) + 3.764753 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4018,10 +4018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 2.685388 1.991382 3.991382 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.685418 0.000000 3.991382 ^ gpio_analog_sel[34] (out) - 3.991382 data arrival time + 11 0.378593 2.677441 1.985182 3.985182 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.677455 0.000000 3.985182 ^ gpio_dm2[18] (out) + 3.985182 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4031,13 +4031,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991382 data arrival time + -3.985182 data arrival time --------------------------------------------------------------------------------------------- - 3.758618 slack (MET) + 3.764818 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4046,10 +4046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 2.687573 1.991206 3.991206 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.687592 0.000000 3.991206 ^ gpio_out[29] (out) - 3.991206 data arrival time + 11 0.378108 2.674139 1.985012 3.985013 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.674171 0.000000 3.985013 ^ gpio_slow_sel[17] (out) + 3.985013 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4059,13 +4059,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991206 data arrival time + -3.985013 data arrival time --------------------------------------------------------------------------------------------- - 3.758794 slack (MET) + 3.764987 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4074,10 +4074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 2.689779 1.991156 3.991156 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.689783 0.000000 3.991156 ^ gpio_ib_mode_sel[26] (out) - 3.991156 data arrival time + 11 0.378108 2.674139 1.984972 3.984972 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.674171 0.000000 3.984972 ^ gpio_dm1[17] (out) + 3.984972 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4087,13 +4087,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991156 data arrival time + -3.984972 data arrival time --------------------------------------------------------------------------------------------- - 3.758844 slack (MET) + 3.765028 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4102,10 +4102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 2.684545 1.991148 3.991148 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.684551 0.000000 3.991148 ^ gpio_slow_sel[39] (out) - 3.991148 data arrival time + 11 0.378108 2.674139 1.984722 3.984722 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.674169 0.000000 3.984722 ^ gpio_analog_en[17] (out) + 3.984722 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4115,13 +4115,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991148 data arrival time + -3.984722 data arrival time --------------------------------------------------------------------------------------------- - 3.758852 slack (MET) + 3.765278 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4130,10 +4130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 2.684545 1.991105 3.991105 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.684551 0.000000 3.991105 ^ gpio_dm1[39] (out) - 3.991105 data arrival time + 11 0.378344 2.675532 1.984643 3.984643 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.675548 0.000000 3.984643 ^ gpio_slow_sel[43] (out) + 3.984643 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4143,13 +4143,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991105 data arrival time + -3.984643 data arrival time --------------------------------------------------------------------------------------------- - 3.758895 slack (MET) + 3.765357 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4158,10 +4158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 2.682324 1.991077 3.991077 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.682365 0.000000 3.991077 ^ gpio_analog_pol[28] (out) - 3.991077 data arrival time + 11 0.378344 2.675532 1.984599 3.984599 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.675547 0.000000 3.984599 ^ gpio_dm1[43] (out) + 3.984599 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4171,13 +4171,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991077 data arrival time + -3.984599 data arrival time --------------------------------------------------------------------------------------------- - 3.758923 slack (MET) + 3.765401 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4186,10 +4186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 2.684545 1.991054 3.991054 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.684551 0.000000 3.991054 ^ gpio_analog_en[39] (out) - 3.991054 data arrival time + 11 0.378593 2.677441 1.984577 3.984577 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.677452 0.000000 3.984577 ^ gpio_holdover[18] (out) + 3.984577 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4199,181 +4199,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991054 data arrival time ---------------------------------------------------------------------------------------------- - 3.758946 slack (MET) - - -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379719 2.684545 1.991006 3.991006 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.684550 0.000000 3.991006 ^ gpio_dm0[39] (out) - 3.991006 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.991006 data arrival time ---------------------------------------------------------------------------------------------- - 3.758994 slack (MET) - - -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379719 2.684545 1.990943 3.990943 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.684550 0.000000 3.990943 ^ gpio_analog_pol[39] (out) - 3.990943 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.990943 data arrival time ---------------------------------------------------------------------------------------------- - 3.759057 slack (MET) - - -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379767 2.685853 1.990879 3.990879 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.685868 0.000000 3.990879 ^ gpio_holdover[21] (out) - 3.990879 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.990879 data arrival time ---------------------------------------------------------------------------------------------- - 3.759121 slack (MET) - - -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379779 2.685783 1.990853 3.990853 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.685796 0.000000 3.990853 ^ gpio_holdover[22] (out) - 3.990853 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.990853 data arrival time ---------------------------------------------------------------------------------------------- - 3.759147 slack (MET) - - -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379654 2.685388 1.990840 3.990840 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.685414 0.000000 3.990840 ^ gpio_dm2[34] (out) - 3.990840 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.990840 data arrival time ---------------------------------------------------------------------------------------------- - 3.759160 slack (MET) - - -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380034 2.687640 1.990740 3.990740 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.687647 0.000000 3.990740 ^ gpio_vtrip_sel[20] (out) - 3.990740 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.990740 data arrival time + -3.984577 data arrival time --------------------------------------------------------------------------------------------- - 3.759260 slack (MET) + 3.765423 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4382,10 +4214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 2.681907 1.990628 3.990628 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.681939 0.000000 3.990628 ^ gpio_slow_sel[23] (out) - 3.990628 data arrival time + 11 0.378344 2.675532 1.984543 3.984543 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.675547 0.000000 3.984543 ^ gpio_analog_en[43] (out) + 3.984543 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4395,13 +4227,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990628 data arrival time + -3.984543 data arrival time --------------------------------------------------------------------------------------------- - 3.759372 slack (MET) + 3.765457 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4410,10 +4242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 2.684545 1.990590 3.990590 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.684549 0.000000 3.990590 ^ gpio_analog_sel[39] (out) - 3.990590 data arrival time + 11 0.378344 2.675532 1.984495 3.984495 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.675547 0.000000 3.984495 ^ gpio_dm0[43] (out) + 3.984495 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4423,13 +4255,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990590 data arrival time + -3.984495 data arrival time --------------------------------------------------------------------------------------------- - 3.759410 slack (MET) + 3.765505 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4438,10 +4270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 2.681907 1.990587 3.990587 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.681939 0.000000 3.990587 ^ gpio_dm1[23] (out) - 3.990587 data arrival time + 11 0.379088 2.680838 1.984483 3.984483 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.680838 0.000000 3.984483 ^ gpio_vtrip_sel[0] (out) + 3.984483 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4451,13 +4283,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990587 data arrival time + -3.984483 data arrival time --------------------------------------------------------------------------------------------- - 3.759413 slack (MET) + 3.765517 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4466,10 +4298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 2.679755 1.990551 3.990551 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.679820 0.000000 3.990551 ^ gpio_slow_sel[24] (out) - 3.990551 data arrival time + 11 0.378108 2.674139 1.984463 3.984463 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.674167 0.000000 3.984463 ^ gpio_dm0[17] (out) + 3.984463 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4479,13 +4311,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990551 data arrival time + -3.984463 data arrival time --------------------------------------------------------------------------------------------- - 3.759449 slack (MET) + 3.765537 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4494,10 +4326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 2.684192 1.990508 3.990508 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.684221 0.000000 3.990508 ^ gpio_analog_sel[31] (out) - 3.990508 data arrival time + 11 0.378344 2.675532 1.984431 3.984431 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.675546 0.000000 3.984431 ^ gpio_analog_pol[43] (out) + 3.984431 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4507,13 +4339,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990508 data arrival time + -3.984431 data arrival time --------------------------------------------------------------------------------------------- - 3.759492 slack (MET) + 3.765569 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4522,10 +4354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 2.684545 1.990493 3.990493 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.684549 0.000000 3.990493 ^ gpio_dm2[39] (out) - 3.990493 data arrival time + 11 0.378622 2.677318 1.984428 3.984428 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.677324 0.000000 3.984428 ^ gpio_holdover[38] (out) + 3.984428 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4535,13 +4367,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990493 data arrival time + -3.984428 data arrival time --------------------------------------------------------------------------------------------- - 3.759507 slack (MET) + 3.765572 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4550,10 +4382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 2.684545 1.990381 3.990381 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.684548 0.000000 3.990381 ^ gpio_holdover[39] (out) - 3.990381 data arrival time + 11 0.378010 2.673481 1.984380 3.984380 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.673512 0.000000 3.984380 ^ gpio_slow_sel[16] (out) + 3.984380 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4563,13 +4395,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990381 data arrival time + -3.984380 data arrival time --------------------------------------------------------------------------------------------- - 3.759619 slack (MET) + 3.765620 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4578,10 +4410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 2.689898 1.990373 3.990373 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.689898 0.000000 3.990373 ^ gpio_ib_mode_sel[37] (out) - 3.990373 data arrival time + 11 0.378010 2.673481 1.984321 3.984321 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.673512 0.000000 3.984321 ^ gpio_dm1[16] (out) + 3.984321 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4591,13 +4423,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990373 data arrival time + -3.984321 data arrival time --------------------------------------------------------------------------------------------- - 3.759627 slack (MET) + 3.765679 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4606,10 +4438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 2.681907 1.990356 3.990356 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.681937 0.000000 3.990356 ^ gpio_analog_en[23] (out) - 3.990356 data arrival time + 11 0.379088 2.680838 1.984186 3.984185 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.680838 0.000000 3.984185 ^ gpio_ib_mode_sel[0] (out) + 3.984185 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4619,13 +4451,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990356 data arrival time + -3.984185 data arrival time --------------------------------------------------------------------------------------------- - 3.759644 slack (MET) + 3.765815 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4634,10 +4466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 2.685853 1.990330 3.990330 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.685865 0.000000 3.990330 ^ gpio_out[21] (out) - 3.990330 data arrival time + 11 0.378010 2.673481 1.984168 3.984168 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.673510 0.000000 3.984168 ^ gpio_analog_en[16] (out) + 3.984168 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4647,13 +4479,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990330 data arrival time + -3.984168 data arrival time --------------------------------------------------------------------------------------------- - 3.759670 slack (MET) + 3.765832 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4662,10 +4494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 2.679755 1.990302 3.990302 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.679817 0.000000 3.990302 ^ gpio_dm1[24] (out) - 3.990302 data arrival time + 11 0.378108 2.674139 1.984118 3.984118 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.674164 0.000000 3.984118 ^ gpio_analog_pol[17] (out) + 3.984118 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4675,13 +4507,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990302 data arrival time + -3.984118 data arrival time --------------------------------------------------------------------------------------------- - 3.759698 slack (MET) + 3.765882 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4690,10 +4522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 2.684545 1.990270 3.990270 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.684545 0.000000 3.990270 ^ gpio_out[39] (out) - 3.990270 data arrival time + 11 0.378344 2.675532 1.984080 3.984080 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.675545 0.000000 3.984080 ^ gpio_analog_sel[43] (out) + 3.984080 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4703,13 +4535,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990270 data arrival time + -3.984080 data arrival time --------------------------------------------------------------------------------------------- - 3.759730 slack (MET) + 3.765920 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4718,10 +4550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 2.685783 1.990262 3.990262 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.685793 0.000000 3.990262 ^ gpio_out[22] (out) - 3.990262 data arrival time + 11 0.378593 2.677441 1.984082 3.984082 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.677450 0.000000 3.984082 ^ gpio_out[18] (out) + 3.984082 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4731,13 +4563,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990262 data arrival time + -3.984082 data arrival time --------------------------------------------------------------------------------------------- - 3.759738 slack (MET) + 3.765918 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4746,10 +4578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 2.685388 1.990207 3.990207 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.685410 0.000000 3.990207 ^ gpio_holdover[34] (out) - 3.990207 data arrival time + 11 0.378344 2.675532 1.983984 3.983984 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.675544 0.000000 3.983984 ^ gpio_dm2[43] (out) + 3.983984 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4759,13 +4591,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990207 data arrival time + -3.983984 data arrival time --------------------------------------------------------------------------------------------- - 3.759793 slack (MET) + 3.766016 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4774,10 +4606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 2.681907 1.990097 3.990097 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.681935 0.000000 3.990097 ^ gpio_dm0[23] (out) - 3.990097 data arrival time + 11 0.378010 2.673481 1.983909 3.983909 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.673508 0.000000 3.983909 ^ gpio_dm0[16] (out) + 3.983909 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4787,13 +4619,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990097 data arrival time + -3.983909 data arrival time --------------------------------------------------------------------------------------------- - 3.759903 slack (MET) + 3.766091 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4802,10 +4634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 2.679755 1.989974 3.989974 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.679813 0.000000 3.989974 ^ gpio_analog_en[24] (out) - 3.989974 data arrival time + 11 0.378344 2.675532 1.983872 3.983872 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.675544 0.000000 3.983872 ^ gpio_holdover[43] (out) + 3.983872 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4815,13 +4647,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989974 data arrival time + -3.983872 data arrival time --------------------------------------------------------------------------------------------- - 3.760026 slack (MET) + 3.766128 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4830,10 +4662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 2.684192 1.989965 3.989965 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.684216 0.000000 3.989965 ^ gpio_dm2[31] (out) - 3.989965 data arrival time + 11 0.378344 2.675532 1.983761 3.983761 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.675543 0.000000 3.983761 ^ gpio_out[43] (out) + 3.983761 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4843,13 +4675,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989965 data arrival time + -3.983761 data arrival time --------------------------------------------------------------------------------------------- - 3.760035 slack (MET) + 3.766239 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4858,10 +4690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 2.687640 1.989876 3.989876 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.687644 0.000000 3.989876 ^ gpio_ib_mode_sel[20] (out) - 3.989876 data arrival time + 11 0.377729 2.671557 1.983584 3.983584 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.671595 0.000000 3.983584 ^ gpio_slow_sel[14] (out) + 3.983584 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4871,13 +4703,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989876 data arrival time + -3.983584 data arrival time --------------------------------------------------------------------------------------------- - 3.760124 slack (MET) + 3.766416 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4886,10 +4718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 2.684545 1.989880 3.989880 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.684545 0.000000 3.989880 ^ gpio_vtrip_sel[39] (out) - 3.989880 data arrival time + 11 0.378010 2.673481 1.983566 3.983566 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.673506 0.000000 3.983566 ^ gpio_analog_pol[16] (out) + 3.983566 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4899,13 +4731,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989880 data arrival time + -3.983566 data arrival time --------------------------------------------------------------------------------------------- - 3.760120 slack (MET) + 3.766434 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4914,10 +4746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 2.683479 1.989833 3.989833 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.683502 0.000000 3.989833 ^ gpio_analog_sel[30] (out) - 3.989833 data arrival time + 11 0.378622 2.677318 1.983392 3.983392 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.677321 0.000000 3.983392 ^ gpio_out[38] (out) + 3.983392 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4927,13 +4759,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989833 data arrival time + -3.983392 data arrival time --------------------------------------------------------------------------------------------- - 3.760167 slack (MET) + 3.766608 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4942,10 +4774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 2.679823 1.989804 3.989804 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.679870 0.000000 3.989804 ^ gpio_slow_sel[33] (out) - 3.989804 data arrival time + 11 0.377729 2.671557 1.983335 3.983335 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.671592 0.000000 3.983335 ^ gpio_dm1[14] (out) + 3.983335 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4955,13 +4787,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989804 data arrival time + -3.983335 data arrival time --------------------------------------------------------------------------------------------- - 3.760196 slack (MET) + 3.766665 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4970,10 +4802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 2.681907 1.989753 3.989753 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.681933 0.000000 3.989753 ^ gpio_analog_pol[23] (out) - 3.989753 data arrival time + 11 0.378108 2.674139 1.983254 3.983254 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.674159 0.000000 3.983254 ^ gpio_analog_sel[17] (out) + 3.983254 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4983,13 +4815,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989753 data arrival time + -3.983254 data arrival time --------------------------------------------------------------------------------------------- - 3.760247 slack (MET) + 3.766746 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4998,10 +4830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 2.684545 1.989719 3.989719 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.684545 0.000000 3.989719 ^ gpio_ib_mode_sel[39] (out) - 3.989719 data arrival time + 11 0.378593 2.677441 1.983230 3.983230 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.677447 0.000000 3.983230 ^ gpio_vtrip_sel[18] (out) + 3.983230 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5011,13 +4843,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989719 data arrival time + -3.983230 data arrival time --------------------------------------------------------------------------------------------- - 3.760281 slack (MET) + 3.766770 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5026,10 +4858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 2.679755 1.989705 3.989705 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.679811 0.000000 3.989705 ^ gpio_dm0[24] (out) - 3.989705 data arrival time + 11 0.378344 2.675532 1.983194 3.983194 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.675541 0.000000 3.983194 ^ gpio_vtrip_sel[43] (out) + 3.983194 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5039,13 +4871,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989705 data arrival time + -3.983194 data arrival time --------------------------------------------------------------------------------------------- - 3.760295 slack (MET) + 3.766806 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5054,10 +4886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 2.685388 1.989585 3.989585 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.685406 0.000000 3.989585 ^ gpio_out[34] (out) - 3.989585 data arrival time + 11 0.377729 2.671557 1.983006 3.983006 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.671590 0.000000 3.983006 ^ gpio_analog_en[14] (out) + 3.983006 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5067,13 +4899,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989585 data arrival time + -3.983006 data arrival time --------------------------------------------------------------------------------------------- - 3.760415 slack (MET) + 3.766994 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5082,10 +4914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 2.679823 1.989555 3.989555 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.679868 0.000000 3.989555 ^ gpio_dm1[33] (out) - 3.989555 data arrival time + 11 0.378010 2.673481 1.982752 3.982752 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.673501 0.000000 3.982752 ^ gpio_analog_sel[16] (out) + 3.982752 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5095,13 +4927,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989555 data arrival time + -3.982752 data arrival time --------------------------------------------------------------------------------------------- - 3.760445 slack (MET) + 3.767248 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5110,10 +4942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 2.688288 1.989507 3.989507 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.688295 0.000000 3.989507 ^ gpio_vtrip_sel[36] (out) - 3.989507 data arrival time + 11 0.377729 2.671557 1.982737 3.982737 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.671588 0.000000 3.982737 ^ gpio_dm0[14] (out) + 3.982737 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5123,13 +4955,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989507 data arrival time + -3.982737 data arrival time --------------------------------------------------------------------------------------------- - 3.760493 slack (MET) + 3.767263 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5138,10 +4970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 2.680838 1.989500 3.989500 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.680862 0.000000 3.989500 ^ gpio_slow_sel[0] (out) - 3.989500 data arrival time + 11 0.378108 2.674139 1.982735 3.982735 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.674156 0.000000 3.982735 ^ gpio_dm2[17] (out) + 3.982735 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5151,13 +4983,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989500 data arrival time + -3.982735 data arrival time --------------------------------------------------------------------------------------------- - 3.760499 slack (MET) + 3.767265 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5166,10 +4998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 2.688289 1.989482 3.989482 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.688296 0.000000 3.989482 ^ gpio_vtrip_sel[27] (out) - 3.989482 data arrival time + 11 0.378622 2.677318 1.982678 3.982678 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.677318 0.000000 3.982678 ^ gpio_vtrip_sel[38] (out) + 3.982678 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5179,13 +5011,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989482 data arrival time + -3.982678 data arrival time --------------------------------------------------------------------------------------------- - 3.760518 slack (MET) + 3.767322 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5194,10 +5026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 2.680838 1.989458 3.989458 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.680862 0.000000 3.989458 ^ gpio_dm1[0] (out) - 3.989458 data arrival time + 11 0.378622 2.677318 1.982518 3.982518 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.677318 0.000000 3.982518 ^ gpio_ib_mode_sel[38] (out) + 3.982518 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5207,13 +5039,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989458 data arrival time + -3.982518 data arrival time --------------------------------------------------------------------------------------------- - 3.760542 slack (MET) + 3.767482 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5222,10 +5054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 2.680838 1.989401 3.989400 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.680861 0.000000 3.989400 ^ gpio_analog_en[0] (out) - 3.989400 data arrival time + 11 0.377175 2.668921 1.982370 3.982370 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.669021 0.000000 3.982370 ^ gpio_slow_sel[13] (out) + 3.982370 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5235,13 +5067,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989400 data arrival time + -3.982370 data arrival time --------------------------------------------------------------------------------------------- - 3.760599 slack (MET) + 3.767630 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5250,10 +5082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 2.679755 1.989346 3.989346 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.679807 0.000000 3.989346 ^ gpio_analog_pol[24] (out) - 3.989346 data arrival time + 11 0.378593 2.677441 1.982366 3.982366 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.677444 0.000000 3.982366 ^ gpio_ib_mode_sel[18] (out) + 3.982366 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5263,13 +5095,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989346 data arrival time + -3.982366 data arrival time --------------------------------------------------------------------------------------------- - 3.760654 slack (MET) + 3.767634 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5278,10 +5110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 2.684192 1.989333 3.989332 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.684212 0.000000 3.989332 ^ gpio_holdover[31] (out) - 3.989332 data arrival time + 11 0.377729 2.671557 1.982289 3.982289 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.671584 0.000000 3.982289 ^ gpio_analog_pol[14] (out) + 3.982289 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5291,13 +5123,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989332 data arrival time + -3.982289 data arrival time --------------------------------------------------------------------------------------------- - 3.760667 slack (MET) + 3.767711 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5306,10 +5138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 2.680838 1.989309 3.989309 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.680861 0.000000 3.989309 ^ gpio_analog_pol[0] (out) - 3.989309 data arrival time + 11 0.378010 2.673481 1.982232 3.982232 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.673497 0.000000 3.982232 ^ gpio_dm2[16] (out) + 3.982232 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5319,13 +5151,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989309 data arrival time + -3.982232 data arrival time --------------------------------------------------------------------------------------------- - 3.760691 slack (MET) + 3.767767 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5334,10 +5166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 2.680838 1.989253 3.989253 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.680860 0.000000 3.989253 ^ gpio_inp_dis[0] (out) - 3.989253 data arrival time + 11 0.378108 2.674139 1.982131 3.982131 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.674153 0.000000 3.982131 ^ gpio_holdover[17] (out) + 3.982131 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5347,13 +5179,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989253 data arrival time + -3.982131 data arrival time --------------------------------------------------------------------------------------------- - 3.760747 slack (MET) + 3.767869 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5362,10 +5194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 2.679823 1.989227 3.989227 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.679865 0.000000 3.989227 ^ gpio_analog_en[33] (out) - 3.989227 data arrival time + 11 0.377175 2.668921 1.982121 3.982121 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.669017 0.000000 3.982121 ^ gpio_dm1[13] (out) + 3.982121 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5375,13 +5207,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989227 data arrival time + -3.982121 data arrival time --------------------------------------------------------------------------------------------- - 3.760773 slack (MET) + 3.767879 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5390,10 +5222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 2.681907 1.989188 3.989188 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.681929 0.000000 3.989188 ^ gpio_analog_sel[23] (out) - 3.989188 data arrival time + 11 0.378344 2.675532 1.981777 3.981777 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.675536 0.000000 3.981777 ^ gpio_ib_mode_sel[43] (out) + 3.981777 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5403,13 +5235,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989188 data arrival time + -3.981777 data arrival time --------------------------------------------------------------------------------------------- - 3.760812 slack (MET) + 3.768223 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5418,10 +5250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 2.683479 1.989166 3.989166 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.683498 0.000000 3.989166 ^ gpio_dm2[30] (out) - 3.989166 data arrival time + 11 0.377175 2.668921 1.981740 3.981740 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.669012 0.000000 3.981740 ^ gpio_analog_en[13] (out) + 3.981740 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5431,13 +5263,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989166 data arrival time + -3.981740 data arrival time --------------------------------------------------------------------------------------------- - 3.760834 slack (MET) + 3.768260 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5446,10 +5278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 2.685783 1.989149 3.989149 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.685789 0.000000 3.989149 ^ gpio_vtrip_sel[22] (out) - 3.989149 data arrival time + 11 0.377175 2.668921 1.981657 3.981657 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.669011 0.000000 3.981657 ^ gpio_dm0[13] (out) + 3.981657 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5459,13 +5291,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989149 data arrival time + -3.981657 data arrival time --------------------------------------------------------------------------------------------- - 3.760851 slack (MET) + 3.768343 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5474,10 +5306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 2.685853 1.989065 3.989065 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.685860 0.000000 3.989065 ^ gpio_vtrip_sel[21] (out) - 3.989065 data arrival time + 11 0.377904 2.671813 1.981659 3.981659 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.671818 0.000000 3.981659 ^ gpio_slow_sel[41] (out) + 3.981659 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5487,13 +5319,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989065 data arrival time + -3.981659 data arrival time --------------------------------------------------------------------------------------------- - 3.760935 slack (MET) + 3.768341 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5502,10 +5334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 2.682324 1.989023 3.989022 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.682348 0.000000 3.989022 ^ gpio_analog_sel[28] (out) - 3.989022 data arrival time + 11 0.378010 2.673481 1.981628 3.981628 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.673494 0.000000 3.981628 ^ gpio_holdover[16] (out) + 3.981628 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5515,13 +5347,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989022 data arrival time + -3.981628 data arrival time --------------------------------------------------------------------------------------------- - 3.760978 slack (MET) + 3.768372 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5530,10 +5362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 2.679823 1.988957 3.988957 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.679862 0.000000 3.988957 ^ gpio_dm0[33] (out) - 3.988957 data arrival time + 11 0.377904 2.671813 1.981615 3.981615 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.671818 0.000000 3.981615 ^ gpio_dm1[41] (out) + 3.981615 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5543,13 +5375,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988957 data arrival time + -3.981615 data arrival time --------------------------------------------------------------------------------------------- - 3.761043 slack (MET) + 3.768385 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5558,10 +5390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 2.687573 1.988943 3.988943 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.687581 0.000000 3.988943 ^ gpio_vtrip_sel[29] (out) - 3.988943 data arrival time + 11 0.377904 2.671813 1.981558 3.981558 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.671818 0.000000 3.981558 ^ gpio_analog_en[41] (out) + 3.981558 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5571,13 +5403,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988943 data arrival time + -3.981558 data arrival time --------------------------------------------------------------------------------------------- - 3.761057 slack (MET) + 3.768442 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5586,10 +5418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 2.680838 1.988817 3.988817 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.680858 0.000000 3.988817 ^ gpio_analog_sel[0] (out) - 3.988817 data arrival time + 11 0.378108 2.674139 1.981540 3.981540 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.674150 0.000000 3.981540 ^ gpio_out[17] (out) + 3.981540 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5599,13 +5431,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988817 data arrival time + -3.981540 data arrival time --------------------------------------------------------------------------------------------- - 3.761183 slack (MET) + 3.768460 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5614,10 +5446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 2.683479 1.988712 3.988712 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.683495 0.000000 3.988712 ^ gpio_holdover[30] (out) - 3.988712 data arrival time + 11 0.377904 2.671813 1.981511 3.981511 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.671817 0.000000 3.981511 ^ gpio_dm0[41] (out) + 3.981511 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5627,13 +5459,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988712 data arrival time + -3.981511 data arrival time --------------------------------------------------------------------------------------------- - 3.761288 slack (MET) + 3.768489 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5642,10 +5474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 2.684192 1.988710 3.988710 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.684209 0.000000 3.988710 ^ gpio_out[31] (out) - 3.988710 data arrival time + 11 0.377729 2.671557 1.981494 3.981494 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.671579 0.000000 3.981494 ^ gpio_analog_sel[14] (out) + 3.981494 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5655,13 +5487,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988710 data arrival time + -3.981494 data arrival time --------------------------------------------------------------------------------------------- - 3.761290 slack (MET) + 3.768506 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5670,10 +5502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 2.681907 1.988696 3.988696 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.681926 0.000000 3.988696 ^ gpio_dm2[23] (out) - 3.988696 data arrival time + 11 0.377904 2.671813 1.981447 3.981447 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.671817 0.000000 3.981447 ^ gpio_analog_pol[41] (out) + 3.981447 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5683,13 +5515,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988696 data arrival time + -3.981447 data arrival time --------------------------------------------------------------------------------------------- - 3.761304 slack (MET) + 3.768553 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5698,10 +5530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 2.681209 1.988665 3.988665 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.681214 0.000000 3.988665 ^ gpio_slow_sel[42] (out) - 3.988665 data arrival time + 11 0.377832 2.671317 1.981289 3.981289 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.671322 0.000000 3.981289 ^ gpio_slow_sel[40] (out) + 3.981289 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5711,13 +5543,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988665 data arrival time + -3.981289 data arrival time --------------------------------------------------------------------------------------------- - 3.761335 slack (MET) + 3.768711 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5726,10 +5558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 2.681209 1.988622 3.988621 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.681214 0.000000 3.988621 ^ gpio_dm1[42] (out) - 3.988621 data arrival time + 11 0.377175 2.668921 1.981245 3.981245 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.669006 0.000000 3.981245 ^ gpio_analog_pol[13] (out) + 3.981245 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5739,13 +5571,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988621 data arrival time + -3.981245 data arrival time --------------------------------------------------------------------------------------------- - 3.761379 slack (MET) + 3.768755 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5754,10 +5586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 2.681209 1.988587 3.988587 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.681214 0.000000 3.988587 ^ gpio_analog_en[42] (out) - 3.988587 data arrival time + 11 0.377832 2.671317 1.981246 3.981246 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.671322 0.000000 3.981246 ^ gpio_dm1[40] (out) + 3.981246 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5767,13 +5599,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988587 data arrival time + -3.981246 data arrival time --------------------------------------------------------------------------------------------- - 3.761413 slack (MET) + 3.768754 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5782,10 +5614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 2.688289 1.988580 3.988580 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.688293 0.000000 3.988580 ^ gpio_ib_mode_sel[27] (out) - 3.988580 data arrival time + 11 0.377832 2.671317 1.981189 3.981189 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.671322 0.000000 3.981189 ^ gpio_analog_en[40] (out) + 3.981189 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5795,13 +5627,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988580 data arrival time + -3.981189 data arrival time --------------------------------------------------------------------------------------------- - 3.761420 slack (MET) + 3.768811 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5810,10 +5642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 2.681209 1.988516 3.988516 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.681214 0.000000 3.988516 ^ gpio_dm0[42] (out) - 3.988516 data arrival time + 11 0.377832 2.671317 1.981141 3.981141 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.671322 0.000000 3.981141 ^ gpio_dm0[40] (out) + 3.981141 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5823,13 +5655,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988516 data arrival time + -3.981141 data arrival time --------------------------------------------------------------------------------------------- - 3.761484 slack (MET) + 3.768859 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5838,10 +5670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 2.679823 1.988509 3.988509 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.679859 0.000000 3.988509 ^ gpio_analog_pol[33] (out) - 3.988509 data arrival time + 11 0.377904 2.671813 1.981096 3.981096 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.671816 0.000000 3.981096 ^ gpio_analog_sel[41] (out) + 3.981096 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5851,13 +5683,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988509 data arrival time + -3.981096 data arrival time --------------------------------------------------------------------------------------------- - 3.761491 slack (MET) + 3.768904 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5866,10 +5698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 2.681209 1.988453 3.988453 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.681214 0.000000 3.988453 ^ gpio_analog_pol[42] (out) - 3.988453 data arrival time + 11 0.377832 2.671317 1.981078 3.981078 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.671321 0.000000 3.981078 ^ gpio_analog_pol[40] (out) + 3.981078 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5879,13 +5711,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988453 data arrival time + -3.981078 data arrival time --------------------------------------------------------------------------------------------- - 3.761547 slack (MET) + 3.768922 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5894,10 +5726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 2.688288 1.988449 3.988449 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.688292 0.000000 3.988449 ^ gpio_ib_mode_sel[36] (out) - 3.988449 data arrival time + 11 0.378010 2.673481 1.981036 3.981036 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.673491 0.000000 3.981036 ^ gpio_out[16] (out) + 3.981036 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5907,13 +5739,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988449 data arrival time + -3.981036 data arrival time --------------------------------------------------------------------------------------------- - 3.761551 slack (MET) + 3.768964 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5922,10 +5754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 2.682324 1.988404 3.988404 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.682344 0.000000 3.988404 ^ gpio_dm2[28] (out) - 3.988404 data arrival time + 11 0.377904 2.671813 1.981000 3.981000 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.671813 0.000000 3.981000 ^ gpio_dm2[41] (out) + 3.981000 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5935,13 +5767,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988404 data arrival time + -3.981000 data arrival time --------------------------------------------------------------------------------------------- - 3.761596 slack (MET) + 3.769000 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5950,10 +5782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 2.685783 1.988403 3.988404 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.685787 0.000000 3.988404 ^ gpio_ib_mode_sel[22] (out) - 3.988404 data arrival time + 11 0.377729 2.671557 1.980952 3.980952 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.671576 0.000000 3.980952 ^ gpio_dm2[14] (out) + 3.980952 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5963,13 +5795,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988404 data arrival time + -3.980952 data arrival time --------------------------------------------------------------------------------------------- - 3.761596 slack (MET) + 3.769048 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5978,10 +5810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 2.685853 1.988201 3.988201 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.685857 0.000000 3.988201 ^ gpio_ib_mode_sel[21] (out) - 3.988201 data arrival time + 11 0.377904 2.671813 1.980888 3.980888 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.671813 0.000000 3.980888 ^ gpio_holdover[41] (out) + 3.980888 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5991,13 +5823,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988201 data arrival time + -3.980888 data arrival time --------------------------------------------------------------------------------------------- - 3.761799 slack (MET) + 3.769112 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6006,10 +5838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 2.680838 1.988182 3.988182 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.680854 0.000000 3.988182 ^ gpio_dm2[0] (out) - 3.988182 data arrival time + 11 0.377904 2.671813 1.980777 3.980777 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.671813 0.000000 3.980777 ^ gpio_out[41] (out) + 3.980777 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6019,13 +5851,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988182 data arrival time + -3.980777 data arrival time --------------------------------------------------------------------------------------------- - 3.761818 slack (MET) + 3.769223 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6034,10 +5866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 2.681209 1.988101 3.988101 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.681213 0.000000 3.988101 ^ gpio_analog_sel[42] (out) - 3.988101 data arrival time + 11 0.377832 2.671317 1.980726 3.980726 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.671321 0.000000 3.980726 ^ gpio_analog_sel[40] (out) + 3.980726 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6047,13 +5879,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988101 data arrival time + -3.980726 data arrival time --------------------------------------------------------------------------------------------- - 3.761899 slack (MET) + 3.769274 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6062,10 +5894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 2.681907 1.988091 3.988091 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.681922 0.000000 3.988091 ^ gpio_holdover[23] (out) - 3.988091 data arrival time + 11 0.377832 2.671317 1.980630 3.980630 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.671317 0.000000 3.980630 ^ gpio_dm2[40] (out) + 3.980630 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6075,13 +5907,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988091 data arrival time + -3.980630 data arrival time --------------------------------------------------------------------------------------------- - 3.761909 slack (MET) + 3.769370 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6090,10 +5922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 2.687573 1.988038 3.988039 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.687578 0.000000 3.988039 ^ gpio_ib_mode_sel[29] (out) - 3.988039 data arrival time + 11 0.377832 2.671317 1.980518 3.980518 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.671317 0.000000 3.980518 ^ gpio_holdover[40] (out) + 3.980518 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6103,13 +5935,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988039 data arrival time + -3.980518 data arrival time --------------------------------------------------------------------------------------------- - 3.761961 slack (MET) + 3.769482 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6118,10 +5950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 2.681209 1.988005 3.988005 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.681212 0.000000 3.988005 ^ gpio_dm2[42] (out) - 3.988005 data arrival time + 11 0.377832 2.671317 1.980407 3.980407 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.671317 0.000000 3.980407 ^ gpio_out[40] (out) + 3.980407 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6131,13 +5963,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988005 data arrival time + -3.980407 data arrival time --------------------------------------------------------------------------------------------- - 3.761995 slack (MET) + 3.769593 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6146,10 +5978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 2.683479 1.987964 3.987964 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.683491 0.000000 3.987964 ^ gpio_out[30] (out) - 3.987964 data arrival time + 11 0.377904 2.671813 1.980389 3.980389 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.671813 0.000000 3.980389 ^ gpio_vtrip_sel[41] (out) + 3.980389 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6159,13 +5991,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987964 data arrival time + -3.980389 data arrival time --------------------------------------------------------------------------------------------- - 3.762036 slack (MET) + 3.769611 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6174,10 +6006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 2.681209 1.987893 3.987893 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.681212 0.000000 3.987893 ^ gpio_holdover[42] (out) - 3.987893 data arrival time + 11 0.377729 2.671557 1.980320 3.980320 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.671572 0.000000 3.980320 ^ gpio_holdover[14] (out) + 3.980320 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6187,13 +6019,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987893 data arrival time + -3.980320 data arrival time --------------------------------------------------------------------------------------------- - 3.762107 slack (MET) + 3.769680 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6202,10 +6034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 2.681209 1.987782 3.987782 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.681209 0.000000 3.987782 ^ gpio_out[42] (out) - 3.987782 data arrival time + 11 0.377904 2.671813 1.980229 3.980229 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.671813 0.000000 3.980229 ^ gpio_ib_mode_sel[41] (out) + 3.980229 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6215,13 +6047,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987782 data arrival time + -3.980229 data arrival time --------------------------------------------------------------------------------------------- - 3.762218 slack (MET) + 3.769771 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6230,10 +6062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 2.679823 1.987709 3.987709 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.679852 0.000000 3.987709 ^ gpio_analog_sel[33] (out) - 3.987709 data arrival time + 11 0.378108 2.674139 1.980151 3.980150 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.674144 0.000000 3.980150 ^ gpio_vtrip_sel[17] (out) + 3.980150 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6243,13 +6075,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987709 data arrival time + -3.980150 data arrival time --------------------------------------------------------------------------------------------- - 3.762291 slack (MET) + 3.769850 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6258,10 +6090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 2.682324 1.987665 3.987664 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.682340 0.000000 3.987664 ^ gpio_holdover[28] (out) - 3.987664 data arrival time + 11 0.377832 2.671317 1.980019 3.980019 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.671317 0.000000 3.980019 ^ gpio_vtrip_sel[40] (out) + 3.980019 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6271,13 +6103,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987664 data arrival time + -3.980019 data arrival time --------------------------------------------------------------------------------------------- - 3.762336 slack (MET) + 3.769981 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6286,10 +6118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 2.680838 1.987548 3.987548 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.680851 0.000000 3.987548 ^ gpio_holdover[0] (out) - 3.987548 data arrival time + 11 0.378010 2.673481 1.979923 3.979923 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.673487 0.000000 3.979923 ^ gpio_vtrip_sel[16] (out) + 3.979923 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6299,13 +6131,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987548 data arrival time + -3.979923 data arrival time --------------------------------------------------------------------------------------------- - 3.762452 slack (MET) + 3.770077 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6314,10 +6146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 2.681907 1.987499 3.987499 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.681920 0.000000 3.987499 ^ gpio_out[23] (out) - 3.987499 data arrival time + 11 0.377832 2.671317 1.979859 3.979859 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.671317 0.000000 3.979859 ^ gpio_ib_mode_sel[40] (out) + 3.979859 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6327,13 +6159,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987499 data arrival time + -3.979859 data arrival time --------------------------------------------------------------------------------------------- - 3.762501 slack (MET) + 3.770141 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6342,10 +6174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 2.681209 1.987393 3.987393 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.681209 0.000000 3.987393 ^ gpio_vtrip_sel[42] (out) - 3.987393 data arrival time + 11 0.377729 2.671557 1.979698 3.979697 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.671569 0.000000 3.979697 ^ gpio_out[14] (out) + 3.979697 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6355,13 +6187,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987393 data arrival time + -3.979697 data arrival time --------------------------------------------------------------------------------------------- - 3.762607 slack (MET) + 3.770302 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6370,10 +6202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 2.685388 1.987327 3.987327 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.685395 0.000000 3.987327 ^ gpio_vtrip_sel[34] (out) - 3.987327 data arrival time + 11 0.378108 2.674139 1.979287 3.979287 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.674139 0.000000 3.979287 ^ gpio_ib_mode_sel[17] (out) + 3.979287 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6383,13 +6215,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987327 data arrival time + -3.979287 data arrival time --------------------------------------------------------------------------------------------- - 3.762673 slack (MET) + 3.770713 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6398,10 +6230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 2.681209 1.987233 3.987233 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.681209 0.000000 3.987233 ^ gpio_ib_mode_sel[42] (out) - 3.987233 data arrival time + 11 0.377175 2.668921 1.979084 3.979084 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.668980 0.000000 3.979084 ^ gpio_analog_sel[13] (out) + 3.979084 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6411,13 +6243,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987233 data arrival time + -3.979084 data arrival time --------------------------------------------------------------------------------------------- - 3.762767 slack (MET) + 3.770916 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6426,10 +6258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 2.679755 1.987188 3.987189 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.679788 0.000000 3.987189 ^ gpio_analog_sel[24] (out) - 3.987189 data arrival time + 11 0.378010 2.673481 1.979059 3.979059 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.673484 0.000000 3.979059 ^ gpio_ib_mode_sel[16] (out) + 3.979059 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6439,13 +6271,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987189 data arrival time + -3.979059 data arrival time --------------------------------------------------------------------------------------------- - 3.762811 slack (MET) + 3.770941 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6454,10 +6286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 2.679823 1.987166 3.987166 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.679848 0.000000 3.987166 ^ gpio_dm2[33] (out) - 3.987166 data arrival time + 11 0.377175 2.668921 1.978694 3.978694 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.668976 0.000000 3.978694 ^ gpio_dm2[13] (out) + 3.978694 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6467,13 +6299,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987166 data arrival time + -3.978694 data arrival time --------------------------------------------------------------------------------------------- - 3.762834 slack (MET) + 3.771306 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6482,10 +6314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 2.677441 1.987140 3.987140 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.677467 0.000000 3.987140 ^ gpio_slow_sel[18] (out) - 3.987140 data arrival time + 11 0.377175 2.668921 1.977954 3.977954 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.668969 0.000000 3.977954 ^ gpio_holdover[13] (out) + 3.977954 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6495,13 +6327,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987140 data arrival time + -3.977954 data arrival time --------------------------------------------------------------------------------------------- - 3.762860 slack (MET) + 3.772046 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6510,10 +6342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 2.677441 1.987069 3.987069 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.677467 0.000000 3.987069 ^ gpio_dm1[18] (out) - 3.987069 data arrival time + 11 0.377729 2.671557 1.977524 3.977524 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.671561 0.000000 3.977524 ^ gpio_vtrip_sel[14] (out) + 3.977524 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6523,13 +6355,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987069 data arrival time + -3.977524 data arrival time --------------------------------------------------------------------------------------------- - 3.762931 slack (MET) + 3.772476 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6538,10 +6370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 2.682324 1.987043 3.987043 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.682337 0.000000 3.987043 ^ gpio_out[28] (out) - 3.987043 data arrival time + 11 0.377175 2.668921 1.977332 3.977331 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.668963 0.000000 3.977331 ^ gpio_out[13] (out) + 3.977331 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6551,13 +6383,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987043 data arrival time + -3.977331 data arrival time --------------------------------------------------------------------------------------------- - 3.762957 slack (MET) + 3.772669 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6566,10 +6398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 2.680838 1.986924 3.986924 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.680848 0.000000 3.986924 ^ gpio_out[0] (out) - 3.986924 data arrival time + 11 0.377729 2.671557 1.976337 3.976337 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.671557 0.000000 3.976337 ^ gpio_ib_mode_sel[14] (out) + 3.976337 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6579,13 +6411,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986924 data arrival time + -3.976337 data arrival time --------------------------------------------------------------------------------------------- - 3.763076 slack (MET) + 3.773663 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6594,10 +6426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 2.677441 1.986916 3.986916 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.677466 0.000000 3.986916 ^ gpio_analog_en[18] (out) - 3.986916 data arrival time + 11 0.377175 2.668921 1.974897 3.974897 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.668944 0.000000 3.974897 ^ gpio_vtrip_sel[13] (out) + 3.974897 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6607,13 +6439,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986916 data arrival time + -3.974897 data arrival time --------------------------------------------------------------------------------------------- - 3.763084 slack (MET) + 3.775103 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6622,10 +6454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 2.677318 1.986759 3.986759 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.677335 0.000000 3.986759 ^ gpio_slow_sel[38] (out) - 3.986759 data arrival time + 11 0.377175 2.668921 1.974674 3.974674 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.668942 0.000000 3.974674 ^ gpio_ib_mode_sel[13] (out) + 3.974674 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6635,13 +6467,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986759 data arrival time + -3.974674 data arrival time --------------------------------------------------------------------------------------------- - 3.763241 slack (MET) + 3.775326 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6650,10 +6482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 2.677318 1.986715 3.986715 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.677335 0.000000 3.986715 ^ gpio_dm1[38] (out) - 3.986715 data arrival time + 9 0.321392 2.277464 1.688064 3.688064 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.277471 0.000000 3.688064 ^ gpio_slow_sel[31] (out) + 3.688064 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6663,13 +6495,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986715 data arrival time + -3.688064 data arrival time --------------------------------------------------------------------------------------------- - 3.763285 slack (MET) + 4.061936 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6678,10 +6510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 2.677318 1.986658 3.986658 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.677334 0.000000 3.986658 ^ gpio_analog_en[38] (out) - 3.986658 data arrival time + 9 0.321392 2.277464 1.688047 3.688047 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.277471 0.000000 3.688047 ^ gpio_analog_en[31] (out) + 3.688047 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6691,13 +6523,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986658 data arrival time + -3.688047 data arrival time --------------------------------------------------------------------------------------------- - 3.763342 slack (MET) + 4.061953 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6706,10 +6538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 2.677441 1.986657 3.986657 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.677464 0.000000 3.986657 ^ gpio_dm0[18] (out) - 3.986657 data arrival time + 9 0.321392 2.277464 1.687648 3.687648 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.277470 0.000000 3.687648 ^ gpio_dm0[31] (out) + 3.687648 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6719,13 +6551,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986657 data arrival time + -3.687648 data arrival time --------------------------------------------------------------------------------------------- - 3.763343 slack (MET) + 4.062352 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6734,10 +6566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 2.677318 1.986610 3.986610 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.677334 0.000000 3.986610 ^ gpio_dm0[38] (out) - 3.986610 data arrival time + 9 0.321392 2.277464 1.687598 3.687598 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.277470 0.000000 3.687598 ^ gpio_analog_pol[31] (out) + 3.687598 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6747,13 +6579,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986610 data arrival time + -3.687598 data arrival time --------------------------------------------------------------------------------------------- - 3.763390 slack (MET) + 4.062402 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6762,10 +6594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 2.677318 1.986547 3.986547 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.677334 0.000000 3.986547 ^ gpio_analog_pol[38] (out) - 3.986547 data arrival time + 9 0.321392 2.277464 1.687305 3.687305 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.277468 0.000000 3.687305 ^ gpio_analog_sel[31] (out) + 3.687305 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6775,13 +6607,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986547 data arrival time + -3.687305 data arrival time --------------------------------------------------------------------------------------------- - 3.763453 slack (MET) + 4.062694 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6790,10 +6622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 2.679823 1.986535 3.986535 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.679844 0.000000 3.986535 ^ gpio_holdover[33] (out) - 3.986535 data arrival time + 9 0.321392 2.277464 1.687146 3.687146 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.277468 0.000000 3.687146 ^ gpio_holdover[31] (out) + 3.687146 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6803,13 +6635,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986535 data arrival time + -3.687146 data arrival time --------------------------------------------------------------------------------------------- - 3.763465 slack (MET) + 4.062854 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6818,10 +6650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 2.679755 1.986474 3.986474 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.679782 0.000000 3.986474 ^ gpio_dm2[24] (out) - 3.986474 data arrival time + 9 0.321392 2.277464 1.686630 3.686630 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.277467 0.000000 3.686630 ^ gpio_vtrip_sel[31] (out) + 3.686630 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6831,13 +6663,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986474 data arrival time + -3.686630 data arrival time --------------------------------------------------------------------------------------------- - 3.763525 slack (MET) + 4.063370 slack (MET) Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6846,10 +6678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 2.684192 1.986453 3.986453 ^ gpio_loopback_zero[31] (in) + 9 0.321392 2.277464 1.686513 3.686513 ^ gpio_loopback_zero[31] (in) gpio_loopback_zero[31] (net) - 2.684198 0.000000 3.986453 ^ gpio_vtrip_sel[31] (out) - 3.986453 data arrival time + 2.277464 0.000000 3.686513 ^ gpio_ib_mode_sel[31] (out) + 3.686513 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6859,13 +6691,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986453 data arrival time + -3.686513 data arrival time --------------------------------------------------------------------------------------------- - 3.763547 slack (MET) + 4.063487 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6874,10 +6706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 2.677441 1.986370 3.986370 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.677462 0.000000 3.986370 ^ gpio_analog_pol[18] (out) - 3.986370 data arrival time + 9 0.321392 2.277464 1.686381 3.686381 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.277464 0.000000 3.686381 ^ gpio_oeb[31] (out) + 3.686381 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6887,13 +6719,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986370 data arrival time + -3.686381 data arrival time --------------------------------------------------------------------------------------------- - 3.763630 slack (MET) + 4.063619 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6902,10 +6734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 2.685388 1.986228 3.986228 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.685392 0.000000 3.986228 ^ gpio_ib_mode_sel[34] (out) - 3.986228 data arrival time + 9 0.318348 2.256259 1.672055 3.672055 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.256266 0.000000 3.672055 ^ gpio_analog_pol[26] (out) + 3.672055 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6915,13 +6747,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986228 data arrival time + -3.672055 data arrival time --------------------------------------------------------------------------------------------- - 3.763772 slack (MET) + 4.077945 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6930,10 +6762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 2.681907 1.986110 3.986110 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.681914 0.000000 3.986110 ^ gpio_vtrip_sel[23] (out) - 3.986110 data arrival time + 9 0.318348 2.256259 1.672012 3.672012 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.256266 0.000000 3.672012 ^ gpio_slow_sel[26] (out) + 3.672012 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6943,13 +6775,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986110 data arrival time + -3.672012 data arrival time --------------------------------------------------------------------------------------------- - 3.763890 slack (MET) + 4.077988 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6958,10 +6790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 2.677318 1.986084 3.986084 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.677331 0.000000 3.986084 ^ gpio_analog_sel[38] (out) - 3.986084 data arrival time + 9 0.318348 2.256259 1.671938 3.671938 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.256266 0.000000 3.671938 ^ gpio_analog_en[26] (out) + 3.671938 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6971,13 +6803,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986084 data arrival time + -3.671938 data arrival time --------------------------------------------------------------------------------------------- - 3.763916 slack (MET) + 4.078062 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6986,10 +6818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 2.679823 1.985912 3.985912 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.679840 0.000000 3.985912 ^ gpio_out[33] (out) - 3.985912 data arrival time + 9 0.318348 2.256259 1.671931 3.671931 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.256266 0.000000 3.671931 ^ gpio_dm0[26] (out) + 3.671931 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6999,13 +6831,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.985912 data arrival time + -3.671931 data arrival time --------------------------------------------------------------------------------------------- - 3.764088 slack (MET) + 4.078069 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7014,10 +6846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 2.679755 1.985826 3.985826 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.679778 0.000000 3.985826 ^ gpio_holdover[24] (out) - 3.985826 data arrival time + 9 0.318348 2.256259 1.671558 3.671558 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.256265 0.000000 3.671558 ^ gpio_analog_sel[26] (out) + 3.671558 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7027,13 +6859,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.985826 data arrival time + -3.671558 data arrival time --------------------------------------------------------------------------------------------- - 3.764174 slack (MET) + 4.078442 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7042,10 +6874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 2.683479 1.985707 3.985707 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.683483 0.000000 3.985707 ^ gpio_vtrip_sel[30] (out) - 3.985707 data arrival time + 9 0.318348 2.256259 1.671402 3.671402 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.256264 0.000000 3.671402 ^ gpio_holdover[26] (out) + 3.671402 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7055,13 +6887,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.985707 data arrival time + -3.671402 data arrival time --------------------------------------------------------------------------------------------- - 3.764293 slack (MET) + 4.078598 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7070,10 +6902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 2.677441 1.985702 3.985702 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.677458 0.000000 3.985702 ^ gpio_analog_sel[18] (out) - 3.985702 data arrival time + 9 0.318348 2.256259 1.670895 3.670895 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.256262 0.000000 3.670895 ^ gpio_vtrip_sel[26] (out) + 3.670895 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7083,13 +6915,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.985702 data arrival time + -3.670895 data arrival time --------------------------------------------------------------------------------------------- - 3.764298 slack (MET) + 4.079105 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7098,10 +6930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 2.683479 1.985560 3.985559 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.683482 0.000000 3.985559 ^ gpio_ib_mode_sel[30] (out) - 3.985559 data arrival time + 9 0.318348 2.256259 1.670770 3.670770 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.256262 0.000000 3.670770 ^ gpio_ib_mode_sel[26] (out) + 3.670770 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7111,13 +6943,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.985559 data arrival time + -3.670770 data arrival time --------------------------------------------------------------------------------------------- - 3.764441 slack (MET) + 4.079229 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7126,10 +6958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 2.684192 1.985551 3.985551 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.684195 0.000000 3.985551 ^ gpio_ib_mode_sel[31] (out) - 3.985551 data arrival time + 9 0.318100 2.254487 1.670729 3.670729 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.254494 0.000000 3.670729 ^ gpio_analog_pol[29] (out) + 3.670729 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7139,13 +6971,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.985551 data arrival time + -3.670729 data arrival time --------------------------------------------------------------------------------------------- - 3.764449 slack (MET) + 4.079271 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7154,10 +6986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 2.677318 1.985423 3.985423 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.677328 0.000000 3.985423 ^ gpio_dm2[38] (out) - 3.985423 data arrival time + 9 0.318100 2.254487 1.670687 3.670687 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.254494 0.000000 3.670687 ^ gpio_slow_sel[29] (out) + 3.670687 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7167,13 +6999,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.985423 data arrival time + -3.670687 data arrival time --------------------------------------------------------------------------------------------- - 3.764577 slack (MET) + 4.079313 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7182,10 +7014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 2.681907 1.985247 3.985247 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.681911 0.000000 3.985247 ^ gpio_ib_mode_sel[23] (out) - 3.985247 data arrival time + 9 0.318348 2.256259 1.670632 3.670632 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.256262 0.000000 3.670632 ^ gpio_oeb[26] (out) + 3.670632 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7195,13 +7027,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.985247 data arrival time + -3.670632 data arrival time --------------------------------------------------------------------------------------------- - 3.764753 slack (MET) + 4.079368 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7210,10 +7042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 2.679755 1.985205 3.985205 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.679774 0.000000 3.985205 ^ gpio_out[24] (out) - 3.985205 data arrival time + 9 0.318100 2.254487 1.670612 3.670612 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.254493 0.000000 3.670612 ^ gpio_analog_en[29] (out) + 3.670612 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7223,13 +7055,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.985205 data arrival time + -3.670612 data arrival time --------------------------------------------------------------------------------------------- - 3.764795 slack (MET) + 4.079388 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7238,10 +7070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 2.677441 1.985182 3.985182 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.677455 0.000000 3.985182 ^ gpio_dm2[18] (out) - 3.985182 data arrival time + 9 0.318100 2.254487 1.670605 3.670605 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.254493 0.000000 3.670605 ^ gpio_dm0[29] (out) + 3.670605 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7251,13 +7083,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.985182 data arrival time + -3.670605 data arrival time --------------------------------------------------------------------------------------------- - 3.764818 slack (MET) + 4.079396 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7266,10 +7098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 2.674139 1.985012 3.985013 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.674171 0.000000 3.985013 ^ gpio_slow_sel[17] (out) - 3.985013 data arrival time + 9 0.317784 2.252841 1.670363 3.670363 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.252864 0.000000 3.670363 ^ gpio_slow_sel[25] (out) + 3.670363 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7279,13 +7111,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.985013 data arrival time + -3.670363 data arrival time --------------------------------------------------------------------------------------------- - 3.764987 slack (MET) + 4.079636 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7294,10 +7126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 2.674139 1.984972 3.984972 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.674171 0.000000 3.984972 ^ gpio_dm1[17] (out) - 3.984972 data arrival time + 9 0.317784 2.252841 1.670289 3.670289 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.252864 0.000000 3.670289 ^ gpio_analog_en[25] (out) + 3.670289 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7307,13 +7139,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984972 data arrival time + -3.670289 data arrival time --------------------------------------------------------------------------------------------- - 3.765028 slack (MET) + 4.079711 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7322,10 +7154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 2.682324 1.984876 3.984876 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.682328 0.000000 3.984876 ^ gpio_ib_mode_sel[28] (out) - 3.984876 data arrival time + 9 0.317784 2.252841 1.670256 3.670256 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.252863 0.000000 3.670256 ^ gpio_dm0[25] (out) + 3.670256 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7335,13 +7167,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984876 data arrival time + -3.670256 data arrival time --------------------------------------------------------------------------------------------- - 3.765124 slack (MET) + 4.079744 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7350,10 +7182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 2.674139 1.984722 3.984722 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.674169 0.000000 3.984722 ^ gpio_analog_en[17] (out) - 3.984722 data arrival time + 9 0.317784 2.252841 1.670208 3.670208 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.252863 0.000000 3.670208 ^ gpio_analog_pol[25] (out) + 3.670208 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7363,13 +7195,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984722 data arrival time + -3.670208 data arrival time --------------------------------------------------------------------------------------------- - 3.765278 slack (MET) + 4.079792 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7378,10 +7210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 2.675532 1.984643 3.984643 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.675548 0.000000 3.984643 ^ gpio_slow_sel[43] (out) - 3.984643 data arrival time + 9 0.318100 2.254487 1.670205 3.670205 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.254492 0.000000 3.670205 ^ gpio_analog_sel[29] (out) + 3.670205 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7391,13 +7223,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984643 data arrival time + -3.670205 data arrival time --------------------------------------------------------------------------------------------- - 3.765357 slack (MET) + 4.079795 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7406,10 +7238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 2.675532 1.984599 3.984599 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.675547 0.000000 3.984599 ^ gpio_dm1[43] (out) - 3.984599 data arrival time + 9 0.318100 2.254487 1.670048 3.670048 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.254492 0.000000 3.670048 ^ gpio_holdover[29] (out) + 3.670048 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7419,13 +7251,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984599 data arrival time + -3.670048 data arrival time --------------------------------------------------------------------------------------------- - 3.765401 slack (MET) + 4.079952 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7434,10 +7266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 2.682324 1.984590 3.984590 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.682327 0.000000 3.984590 ^ gpio_vtrip_sel[28] (out) - 3.984590 data arrival time + 9 0.317784 2.252841 1.669921 3.669921 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.252861 0.000000 3.669921 ^ gpio_analog_sel[25] (out) + 3.669921 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7447,13 +7279,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984590 data arrival time + -3.669921 data arrival time --------------------------------------------------------------------------------------------- - 3.765410 slack (MET) + 4.080080 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7462,10 +7294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 2.677441 1.984577 3.984577 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.677452 0.000000 3.984577 ^ gpio_holdover[18] (out) - 3.984577 data arrival time + 9 0.317784 2.252841 1.669616 3.669616 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.252859 0.000000 3.669616 ^ gpio_holdover[25] (out) + 3.669616 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7475,13 +7307,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984577 data arrival time + -3.669616 data arrival time --------------------------------------------------------------------------------------------- - 3.765423 slack (MET) + 4.080383 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7490,10 +7322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 2.675532 1.984543 3.984543 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.675547 0.000000 3.984543 ^ gpio_analog_en[43] (out) - 3.984543 data arrival time + 9 0.318100 2.254487 1.669576 3.669576 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.254490 0.000000 3.669576 ^ gpio_vtrip_sel[29] (out) + 3.669576 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7503,13 +7335,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984543 data arrival time + -3.669576 data arrival time --------------------------------------------------------------------------------------------- - 3.765457 slack (MET) + 4.080424 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7518,10 +7350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 2.675532 1.984495 3.984495 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.675547 0.000000 3.984495 ^ gpio_dm0[43] (out) - 3.984495 data arrival time + 9 0.318100 2.254487 1.669452 3.669452 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.254490 0.000000 3.669452 ^ gpio_ib_mode_sel[29] (out) + 3.669452 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7531,13 +7363,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984495 data arrival time + -3.669452 data arrival time --------------------------------------------------------------------------------------------- - 3.765505 slack (MET) + 4.080547 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7546,10 +7378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 2.680838 1.984483 3.984483 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.680838 0.000000 3.984483 ^ gpio_vtrip_sel[0] (out) - 3.984483 data arrival time + 9 0.318100 2.254487 1.669313 3.669313 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.254487 0.000000 3.669313 ^ gpio_oeb[29] (out) + 3.669313 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7559,13 +7391,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984483 data arrival time + -3.669313 data arrival time --------------------------------------------------------------------------------------------- - 3.765517 slack (MET) + 4.080687 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7574,10 +7406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 2.674139 1.984463 3.984463 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.674167 0.000000 3.984463 ^ gpio_dm0[17] (out) - 3.984463 data arrival time + 9 0.317784 2.252841 1.667533 3.667533 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.252848 0.000000 3.667533 ^ gpio_vtrip_sel[25] (out) + 3.667533 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7587,13 +7419,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984463 data arrival time + -3.667533 data arrival time --------------------------------------------------------------------------------------------- - 3.765537 slack (MET) + 4.082467 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7602,10 +7434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 2.675532 1.984431 3.984431 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.675546 0.000000 3.984431 ^ gpio_analog_pol[43] (out) - 3.984431 data arrival time + 9 0.317784 2.252841 1.666888 3.666888 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.252846 0.000000 3.666888 ^ gpio_ib_mode_sel[25] (out) + 3.666888 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7615,13 +7447,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984431 data arrival time + -3.666888 data arrival time --------------------------------------------------------------------------------------------- - 3.765569 slack (MET) + 4.083112 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7630,10 +7462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 2.677318 1.984428 3.984428 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.677324 0.000000 3.984428 ^ gpio_holdover[38] (out) - 3.984428 data arrival time + 9 0.316903 2.246503 1.666112 3.666112 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.246525 0.000000 3.666112 ^ gpio_slow_sel[28] (out) + 3.666112 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7643,13 +7475,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984428 data arrival time + -3.666112 data arrival time --------------------------------------------------------------------------------------------- - 3.765572 slack (MET) + 4.083888 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7658,10 +7490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 2.673481 1.984380 3.984380 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.673512 0.000000 3.984380 ^ gpio_slow_sel[16] (out) - 3.984380 data arrival time + 9 0.317784 2.252841 1.666014 3.666013 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.252841 0.000000 3.666013 ^ gpio_oeb[25] (out) + 3.666013 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7671,13 +7503,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984380 data arrival time + -3.666013 data arrival time --------------------------------------------------------------------------------------------- - 3.765620 slack (MET) - + 4.083987 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) + +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7686,10 +7518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 2.673481 1.984321 3.984321 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.673512 0.000000 3.984321 ^ gpio_dm1[16] (out) - 3.984321 data arrival time + 9 0.316903 2.246503 1.665676 3.665676 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.246522 0.000000 3.665676 ^ gpio_analog_en[28] (out) + 3.665676 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7699,13 +7531,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984321 data arrival time + -3.665676 data arrival time --------------------------------------------------------------------------------------------- - 3.765679 slack (MET) + 4.084324 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7714,10 +7546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 2.680838 1.984186 3.984185 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.680838 0.000000 3.984185 ^ gpio_ib_mode_sel[0] (out) - 3.984185 data arrival time + 9 0.316903 2.246503 1.665493 3.665493 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.246521 0.000000 3.665493 ^ gpio_dm0[28] (out) + 3.665493 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7727,13 +7559,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984185 data arrival time + -3.665493 data arrival time --------------------------------------------------------------------------------------------- - 3.765815 slack (MET) + 4.084507 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7742,10 +7574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 2.673481 1.984168 3.984168 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.673510 0.000000 3.984168 ^ gpio_analog_en[16] (out) - 3.984168 data arrival time + 9 0.316693 2.245331 1.665194 3.665194 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.245361 0.000000 3.665194 ^ gpio_analog_pol[33] (out) + 3.665194 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7755,13 +7587,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984168 data arrival time + -3.665194 data arrival time --------------------------------------------------------------------------------------------- - 3.765832 slack (MET) + 4.084806 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7770,10 +7602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 2.674139 1.984118 3.984118 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.674164 0.000000 3.984118 ^ gpio_analog_pol[17] (out) - 3.984118 data arrival time + 9 0.316903 2.246503 1.665148 3.665148 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.246519 0.000000 3.665148 ^ gpio_analog_pol[28] (out) + 3.665148 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7783,13 +7615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984118 data arrival time + -3.665148 data arrival time --------------------------------------------------------------------------------------------- - 3.765882 slack (MET) + 4.084852 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7798,10 +7630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 2.675532 1.984080 3.984080 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.675545 0.000000 3.984080 ^ gpio_analog_sel[43] (out) - 3.984080 data arrival time + 9 0.316693 2.245331 1.665069 3.665069 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.245360 0.000000 3.665069 ^ gpio_dm0[33] (out) + 3.665069 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7811,13 +7643,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984080 data arrival time + -3.665069 data arrival time --------------------------------------------------------------------------------------------- - 3.765920 slack (MET) + 4.084931 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7826,10 +7658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 2.677441 1.984082 3.984082 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.677450 0.000000 3.984082 ^ gpio_out[18] (out) - 3.984082 data arrival time + 9 0.316693 2.245331 1.665039 3.665039 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.245360 0.000000 3.665039 ^ gpio_slow_sel[33] (out) + 3.665039 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7839,13 +7671,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984082 data arrival time + -3.665039 data arrival time --------------------------------------------------------------------------------------------- - 3.765918 slack (MET) + 4.084961 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7854,10 +7686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 2.675532 1.983984 3.983984 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.675544 0.000000 3.983984 ^ gpio_dm2[43] (out) - 3.983984 data arrival time + 9 0.316693 2.245331 1.665015 3.665015 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.245359 0.000000 3.665015 ^ gpio_analog_en[33] (out) + 3.665015 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7867,13 +7699,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.983984 data arrival time + -3.665015 data arrival time --------------------------------------------------------------------------------------------- - 3.766016 slack (MET) + 4.084985 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7882,10 +7714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 2.673481 1.983909 3.983909 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.673508 0.000000 3.983909 ^ gpio_dm0[16] (out) - 3.983909 data arrival time + 9 0.316903 2.246503 1.664778 3.664778 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.246516 0.000000 3.664778 ^ gpio_analog_sel[28] (out) + 3.664778 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7895,13 +7727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.983909 data arrival time + -3.664778 data arrival time --------------------------------------------------------------------------------------------- - 3.766091 slack (MET) + 4.085223 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7910,10 +7742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 2.675532 1.983872 3.983872 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.675544 0.000000 3.983872 ^ gpio_holdover[43] (out) - 3.983872 data arrival time + 9 0.316903 2.246503 1.664448 3.664448 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.246515 0.000000 3.664448 ^ gpio_holdover[28] (out) + 3.664448 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7923,13 +7755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.983872 data arrival time + -3.664448 data arrival time --------------------------------------------------------------------------------------------- - 3.766128 slack (MET) + 4.085553 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7938,10 +7770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 2.675532 1.983761 3.983761 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.675543 0.000000 3.983761 ^ gpio_out[43] (out) - 3.983761 data arrival time + 9 0.316693 2.245331 1.664432 3.664432 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.245355 0.000000 3.664432 ^ gpio_analog_sel[33] (out) + 3.664432 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7951,13 +7783,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.983761 data arrival time + -3.664432 data arrival time --------------------------------------------------------------------------------------------- - 3.766239 slack (MET) + 4.085568 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7966,10 +7798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 2.679823 1.983657 3.983657 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.679830 0.000000 3.983657 ^ gpio_vtrip_sel[33] (out) - 3.983657 data arrival time + 9 0.316263 2.242325 1.663943 3.663943 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.242364 0.000000 3.663943 ^ gpio_slow_sel[27] (out) + 3.663943 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7979,13 +7811,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.983657 data arrival time + -3.663943 data arrival time --------------------------------------------------------------------------------------------- - 3.766343 slack (MET) + 4.086057 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7994,10 +7826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 2.671557 1.983584 3.983584 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.671595 0.000000 3.983584 ^ gpio_slow_sel[14] (out) - 3.983584 data arrival time + 9 0.316263 2.242325 1.663672 3.663672 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.242361 0.000000 3.663672 ^ gpio_analog_en[27] (out) + 3.663672 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8007,13 +7839,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.983584 data arrival time + -3.663672 data arrival time --------------------------------------------------------------------------------------------- - 3.766416 slack (MET) + 4.086328 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8022,10 +7854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 2.673481 1.983566 3.983566 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.673506 0.000000 3.983566 ^ gpio_analog_pol[16] (out) - 3.983566 data arrival time + 9 0.316263 2.242325 1.663518 3.663518 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.242360 0.000000 3.663518 ^ gpio_dm0[27] (out) + 3.663518 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8035,13 +7867,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.983566 data arrival time + -3.663518 data arrival time --------------------------------------------------------------------------------------------- - 3.766434 slack (MET) + 4.086482 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8050,10 +7882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 2.677318 1.983392 3.983392 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.677321 0.000000 3.983392 ^ gpio_out[38] (out) - 3.983392 data arrival time + 9 0.316693 2.245331 1.663451 3.663451 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.245348 0.000000 3.663451 ^ gpio_holdover[33] (out) + 3.663451 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8063,13 +7895,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.983392 data arrival time + -3.663451 data arrival time --------------------------------------------------------------------------------------------- - 3.766608 slack (MET) + 4.086548 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8078,10 +7910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 2.671557 1.983335 3.983335 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.671592 0.000000 3.983335 ^ gpio_dm1[14] (out) - 3.983335 data arrival time + 9 0.316263 2.242325 1.663245 3.663245 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.242357 0.000000 3.663245 ^ gpio_analog_pol[27] (out) + 3.663245 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8091,13 +7923,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.983335 data arrival time + -3.663245 data arrival time --------------------------------------------------------------------------------------------- - 3.766665 slack (MET) + 4.086755 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8106,10 +7938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 2.674139 1.983254 3.983254 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.674159 0.000000 3.983254 ^ gpio_analog_sel[17] (out) - 3.983254 data arrival time + 9 0.316216 2.241615 1.662572 3.662572 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.241635 0.000000 3.662572 ^ gpio_slow_sel[32] (out) + 3.662572 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8119,13 +7951,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.983254 data arrival time + -3.662572 data arrival time --------------------------------------------------------------------------------------------- - 3.766746 slack (MET) + 4.087428 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8134,10 +7966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 2.677441 1.983230 3.983230 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.677447 0.000000 3.983230 ^ gpio_vtrip_sel[18] (out) - 3.983230 data arrival time + 9 0.316903 2.246503 1.662236 3.662236 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.246506 0.000000 3.662236 ^ gpio_vtrip_sel[28] (out) + 3.662236 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8147,13 +7979,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.983230 data arrival time + -3.662236 data arrival time --------------------------------------------------------------------------------------------- - 3.766770 slack (MET) + 4.087764 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8162,10 +7994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 2.675532 1.983194 3.983194 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.675541 0.000000 3.983194 ^ gpio_vtrip_sel[43] (out) - 3.983194 data arrival time + 9 0.316903 2.246503 1.662222 3.662222 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.246506 0.000000 3.662222 ^ gpio_oeb[28] (out) + 3.662222 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8175,13 +8007,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.983194 data arrival time + -3.662222 data arrival time --------------------------------------------------------------------------------------------- - 3.766806 slack (MET) + 4.087777 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8190,10 +8022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 2.671557 1.983006 3.983006 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.671590 0.000000 3.983006 ^ gpio_analog_en[14] (out) - 3.983006 data arrival time + 9 0.316216 2.241615 1.662135 3.662135 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.241632 0.000000 3.662135 ^ gpio_analog_en[32] (out) + 3.662135 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8203,13 +8035,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.983006 data arrival time + -3.662135 data arrival time --------------------------------------------------------------------------------------------- - 3.766994 slack (MET) + 4.087865 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8218,10 +8050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 2.679755 1.982951 3.982951 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.679763 0.000000 3.982951 ^ gpio_vtrip_sel[24] (out) - 3.982951 data arrival time + 9 0.316903 2.246503 1.662099 3.662099 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.246506 0.000000 3.662099 ^ gpio_ib_mode_sel[28] (out) + 3.662099 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8231,13 +8063,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.982951 data arrival time + -3.662099 data arrival time --------------------------------------------------------------------------------------------- - 3.767049 slack (MET) + 4.087901 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8246,10 +8078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 2.673481 1.982752 3.982752 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.673501 0.000000 3.982752 ^ gpio_analog_sel[16] (out) - 3.982752 data arrival time + 9 0.316216 2.241615 1.661952 3.661952 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.241631 0.000000 3.661952 ^ gpio_dm0[32] (out) + 3.661952 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8259,13 +8091,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.982752 data arrival time + -3.661952 data arrival time --------------------------------------------------------------------------------------------- - 3.767248 slack (MET) + 4.088048 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8274,10 +8106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 2.671557 1.982737 3.982737 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.671588 0.000000 3.982737 ^ gpio_dm0[14] (out) - 3.982737 data arrival time + 9 0.316216 2.241615 1.661680 3.661680 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.241630 0.000000 3.661680 ^ gpio_analog_pol[32] (out) + 3.661680 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8287,13 +8119,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.982737 data arrival time + -3.661680 data arrival time --------------------------------------------------------------------------------------------- - 3.767263 slack (MET) + 4.088320 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8302,10 +8134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 2.674139 1.982735 3.982735 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.674156 0.000000 3.982735 ^ gpio_dm2[17] (out) - 3.982735 data arrival time + 9 0.316263 2.242325 1.661580 3.661580 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.242345 0.000000 3.661580 ^ gpio_analog_sel[27] (out) + 3.661580 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8315,13 +8147,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.982735 data arrival time + -3.661580 data arrival time --------------------------------------------------------------------------------------------- - 3.767265 slack (MET) + 4.088420 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8330,10 +8162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 2.677318 1.982678 3.982678 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.677318 0.000000 3.982678 ^ gpio_vtrip_sel[38] (out) - 3.982678 data arrival time + 9 0.316693 2.245331 1.661327 3.661327 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.245337 0.000000 3.661327 ^ gpio_vtrip_sel[33] (out) + 3.661327 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8343,9 +8175,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.982678 data arrival time + -3.661327 data arrival time --------------------------------------------------------------------------------------------- - 3.767322 slack (MET) + 4.088673 slack (MET) Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) @@ -8358,10 +8190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 2.679823 1.982612 3.982612 ^ gpio_loopback_zero[33] (in) + 9 0.316693 2.245331 1.661129 3.661129 ^ gpio_loopback_zero[33] (in) gpio_loopback_zero[33] (net) - 2.679826 0.000000 3.982612 ^ gpio_ib_mode_sel[33] (out) - 3.982612 data arrival time + 2.245337 0.000000 3.661129 ^ gpio_ib_mode_sel[33] (out) + 3.661129 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8371,13 +8203,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.982612 data arrival time + -3.661129 data arrival time --------------------------------------------------------------------------------------------- - 3.767388 slack (MET) + 4.088871 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8386,10 +8218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 2.677318 1.982518 3.982518 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.677318 0.000000 3.982518 ^ gpio_ib_mode_sel[38] (out) - 3.982518 data arrival time + 9 0.316263 2.242325 1.660686 3.660686 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.242339 0.000000 3.660686 ^ gpio_holdover[27] (out) + 3.660686 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8399,13 +8231,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.982518 data arrival time + -3.660686 data arrival time --------------------------------------------------------------------------------------------- - 3.767482 slack (MET) + 4.089314 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8414,10 +8246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 2.668921 1.982370 3.982370 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.669021 0.000000 3.982370 ^ gpio_slow_sel[13] (out) - 3.982370 data arrival time + 9 0.316693 2.245331 1.660103 3.660103 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.245333 0.000000 3.660103 ^ gpio_oeb[33] (out) + 3.660103 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8427,13 +8259,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.982370 data arrival time + -3.660103 data arrival time --------------------------------------------------------------------------------------------- - 3.767630 slack (MET) + 4.089898 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8442,10 +8274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 2.677441 1.982366 3.982366 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.677444 0.000000 3.982366 ^ gpio_ib_mode_sel[18] (out) - 3.982366 data arrival time + 9 0.316216 2.241615 1.659924 3.659924 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.241621 0.000000 3.659924 ^ gpio_analog_sel[32] (out) + 3.659924 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8455,13 +8287,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.982366 data arrival time + -3.659924 data arrival time --------------------------------------------------------------------------------------------- - 3.767634 slack (MET) + 4.090076 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8470,10 +8302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 2.671557 1.982289 3.982289 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.671584 0.000000 3.982289 ^ gpio_analog_pol[14] (out) - 3.982289 data arrival time + 9 0.316216 2.241615 1.659677 3.659677 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.241621 0.000000 3.659677 ^ gpio_holdover[32] (out) + 3.659677 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8483,13 +8315,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.982289 data arrival time + -3.659677 data arrival time --------------------------------------------------------------------------------------------- - 3.767711 slack (MET) + 4.090323 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8498,10 +8330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 2.673481 1.982232 3.982232 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.673497 0.000000 3.982232 ^ gpio_dm2[16] (out) - 3.982232 data arrival time + 9 0.316216 2.241615 1.659337 3.659337 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.241619 0.000000 3.659337 ^ gpio_vtrip_sel[32] (out) + 3.659337 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8511,13 +8343,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.982232 data arrival time + -3.659337 data arrival time --------------------------------------------------------------------------------------------- - 3.767767 slack (MET) + 4.090662 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8526,10 +8358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 2.674139 1.982131 3.982131 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.674153 0.000000 3.982131 ^ gpio_holdover[17] (out) - 3.982131 data arrival time + 9 0.316216 2.241615 1.659224 3.659224 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.241619 0.000000 3.659224 ^ gpio_ib_mode_sel[32] (out) + 3.659224 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8539,13 +8371,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.982131 data arrival time + -3.659224 data arrival time --------------------------------------------------------------------------------------------- - 3.767869 slack (MET) + 4.090776 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8554,10 +8386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 2.668921 1.982121 3.982121 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.669017 0.000000 3.982121 ^ gpio_dm1[13] (out) - 3.982121 data arrival time + 9 0.316216 2.241615 1.658894 3.658894 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.241618 0.000000 3.658894 ^ gpio_oeb[32] (out) + 3.658894 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8567,13 +8399,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.982121 data arrival time + -3.658894 data arrival time --------------------------------------------------------------------------------------------- - 3.767879 slack (MET) + 4.091106 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8582,10 +8414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 2.679755 1.982050 3.982050 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.679760 0.000000 3.982050 ^ gpio_ib_mode_sel[24] (out) - 3.982050 data arrival time + 9 0.316263 2.242325 1.658711 3.658711 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.242330 0.000000 3.658711 ^ gpio_vtrip_sel[27] (out) + 3.658711 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8595,13 +8427,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.982050 data arrival time + -3.658711 data arrival time --------------------------------------------------------------------------------------------- - 3.767950 slack (MET) + 4.091289 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8610,10 +8442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 2.675532 1.981777 3.981777 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.675536 0.000000 3.981777 ^ gpio_ib_mode_sel[43] (out) - 3.981777 data arrival time + 9 0.316263 2.242325 1.658072 3.658072 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.242328 0.000000 3.658072 ^ gpio_ib_mode_sel[27] (out) + 3.658072 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8623,13 +8455,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.981777 data arrival time + -3.658072 data arrival time --------------------------------------------------------------------------------------------- - 3.768223 slack (MET) + 4.091928 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8638,10 +8470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 2.668921 1.981740 3.981740 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.669012 0.000000 3.981740 ^ gpio_analog_en[13] (out) - 3.981740 data arrival time + 9 0.316263 2.242325 1.657437 3.657437 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.242325 0.000000 3.657437 ^ gpio_oeb[27] (out) + 3.657437 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8651,13 +8483,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.981740 data arrival time + -3.657437 data arrival time --------------------------------------------------------------------------------------------- - 3.768260 slack (MET) + 4.092563 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8666,10 +8498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 2.668921 1.981657 3.981657 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.669011 0.000000 3.981657 ^ gpio_dm0[13] (out) - 3.981657 data arrival time + 9 0.314619 2.230818 1.655182 3.655182 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.230854 0.000000 3.655182 ^ gpio_slow_sel[24] (out) + 3.655182 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8679,13 +8511,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.981657 data arrival time + -3.655182 data arrival time --------------------------------------------------------------------------------------------- - 3.768343 slack (MET) + 4.094819 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8694,10 +8526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 2.671813 1.981659 3.981659 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.671818 0.000000 3.981659 ^ gpio_slow_sel[41] (out) - 3.981659 data arrival time + 9 0.314619 2.230818 1.654735 3.654735 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.230850 0.000000 3.654735 ^ gpio_analog_en[24] (out) + 3.654735 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8707,13 +8539,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.981659 data arrival time + -3.654735 data arrival time --------------------------------------------------------------------------------------------- - 3.768341 slack (MET) + 4.095265 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8722,10 +8554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 2.673481 1.981628 3.981628 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.673494 0.000000 3.981628 ^ gpio_holdover[16] (out) - 3.981628 data arrival time + 9 0.314619 2.230818 1.654571 3.654572 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.230849 0.000000 3.654572 ^ gpio_dm0[24] (out) + 3.654572 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8735,13 +8567,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.981628 data arrival time + -3.654572 data arrival time --------------------------------------------------------------------------------------------- - 3.768372 slack (MET) + 4.095428 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8750,10 +8582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 2.671813 1.981615 3.981615 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.671818 0.000000 3.981615 ^ gpio_dm1[41] (out) - 3.981615 data arrival time + 9 0.314619 2.230818 1.654282 3.654282 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.230846 0.000000 3.654282 ^ gpio_analog_pol[24] (out) + 3.654282 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8763,13 +8595,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.981615 data arrival time + -3.654282 data arrival time --------------------------------------------------------------------------------------------- - 3.768385 slack (MET) + 4.095718 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8778,10 +8610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 2.671813 1.981558 3.981558 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.671818 0.000000 3.981558 ^ gpio_analog_en[41] (out) - 3.981558 data arrival time + 9 0.314619 2.230818 1.652555 3.652555 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.230834 0.000000 3.652555 ^ gpio_analog_sel[24] (out) + 3.652555 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8791,13 +8623,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.981558 data arrival time + -3.652555 data arrival time --------------------------------------------------------------------------------------------- - 3.768442 slack (MET) + 4.097445 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8806,10 +8638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 2.674139 1.981540 3.981540 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.674150 0.000000 3.981540 ^ gpio_out[17] (out) - 3.981540 data arrival time + 9 0.314183 2.229270 1.652527 3.652527 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.229358 0.000000 3.652527 ^ gpio_slow_sel[34] (out) + 3.652527 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8819,13 +8651,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.981540 data arrival time + -3.652527 data arrival time --------------------------------------------------------------------------------------------- - 3.768460 slack (MET) + 4.097473 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8834,10 +8666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 2.671813 1.981511 3.981511 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.671817 0.000000 3.981511 ^ gpio_dm0[41] (out) - 3.981511 data arrival time + 9 0.314183 2.229270 1.652296 3.652296 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.229355 0.000000 3.652296 ^ gpio_analog_en[34] (out) + 3.652296 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8847,13 +8679,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.981511 data arrival time + -3.652296 data arrival time --------------------------------------------------------------------------------------------- - 3.768489 slack (MET) + 4.097703 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8862,10 +8694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 2.671557 1.981494 3.981494 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.671579 0.000000 3.981494 ^ gpio_analog_sel[14] (out) - 3.981494 data arrival time + 9 0.314183 2.229270 1.652261 3.652261 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.229355 0.000000 3.652261 ^ gpio_dm0[34] (out) + 3.652261 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8875,13 +8707,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.981494 data arrival time + -3.652261 data arrival time --------------------------------------------------------------------------------------------- - 3.768506 slack (MET) + 4.097738 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8890,10 +8722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 2.671813 1.981447 3.981447 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.671817 0.000000 3.981447 ^ gpio_analog_pol[41] (out) - 3.981447 data arrival time + 9 0.314183 2.229270 1.652211 3.652211 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.229354 0.000000 3.652211 ^ gpio_analog_pol[34] (out) + 3.652211 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8903,13 +8735,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.981447 data arrival time + -3.652211 data arrival time --------------------------------------------------------------------------------------------- - 3.768553 slack (MET) + 4.097789 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8918,10 +8750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 2.671317 1.981289 3.981289 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.671322 0.000000 3.981289 ^ gpio_slow_sel[40] (out) - 3.981289 data arrival time + 9 0.314619 2.230818 1.652148 3.652148 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.230831 0.000000 3.652148 ^ gpio_holdover[24] (out) + 3.652148 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8931,13 +8763,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.981289 data arrival time + -3.652148 data arrival time --------------------------------------------------------------------------------------------- - 3.768711 slack (MET) + 4.097852 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8946,10 +8778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 2.668921 1.981245 3.981245 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.669006 0.000000 3.981245 ^ gpio_analog_pol[13] (out) - 3.981245 data arrival time + 9 0.314183 2.229270 1.651931 3.651931 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.229350 0.000000 3.651931 ^ gpio_analog_sel[34] (out) + 3.651931 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8959,13 +8791,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.981245 data arrival time + -3.651931 data arrival time --------------------------------------------------------------------------------------------- - 3.768755 slack (MET) + 4.098069 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8974,10 +8806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 2.671317 1.981246 3.981246 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.671322 0.000000 3.981246 ^ gpio_dm1[40] (out) - 3.981246 data arrival time + 9 0.313905 2.225934 1.651870 3.651870 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.225977 0.000000 3.651870 ^ gpio_slow_sel[30] (out) + 3.651870 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8987,13 +8819,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.981246 data arrival time + -3.651870 data arrival time --------------------------------------------------------------------------------------------- - 3.768754 slack (MET) + 4.098130 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9002,10 +8834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 2.671317 1.981189 3.981189 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.671322 0.000000 3.981189 ^ gpio_analog_en[40] (out) - 3.981189 data arrival time + 9 0.314183 2.229270 1.651770 3.651770 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.229348 0.000000 3.651770 ^ gpio_holdover[34] (out) + 3.651770 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9015,13 +8847,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.981189 data arrival time + -3.651770 data arrival time --------------------------------------------------------------------------------------------- - 3.768811 slack (MET) + 4.098230 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9030,10 +8862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 2.671317 1.981141 3.981141 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.671322 0.000000 3.981141 ^ gpio_dm0[40] (out) - 3.981141 data arrival time + 9 0.313905 2.225934 1.651455 3.651455 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.225973 0.000000 3.651455 ^ gpio_analog_en[30] (out) + 3.651455 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9043,13 +8875,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.981141 data arrival time + -3.651455 data arrival time --------------------------------------------------------------------------------------------- - 3.768859 slack (MET) + 4.098545 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9058,10 +8890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 2.671813 1.981096 3.981096 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.671816 0.000000 3.981096 ^ gpio_analog_sel[41] (out) - 3.981096 data arrival time + 9 0.314183 2.229270 1.651441 3.651442 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.229343 0.000000 3.651442 ^ gpio_vtrip_sel[34] (out) + 3.651442 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9071,13 +8903,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.981096 data arrival time + -3.651442 data arrival time --------------------------------------------------------------------------------------------- - 3.768904 slack (MET) + 4.098558 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9086,10 +8918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 2.671317 1.981078 3.981078 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.671321 0.000000 3.981078 ^ gpio_analog_pol[40] (out) - 3.981078 data arrival time + 9 0.313905 2.225934 1.651273 3.651273 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.225971 0.000000 3.651273 ^ gpio_dm0[30] (out) + 3.651273 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9099,13 +8931,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.981078 data arrival time + -3.651273 data arrival time --------------------------------------------------------------------------------------------- - 3.768922 slack (MET) + 4.098727 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9114,10 +8946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 2.673481 1.981036 3.981036 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.673491 0.000000 3.981036 ^ gpio_out[16] (out) - 3.981036 data arrival time + 9 0.314183 2.229270 1.651135 3.651135 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.229339 0.000000 3.651135 ^ gpio_ib_mode_sel[34] (out) + 3.651135 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9127,13 +8959,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.981036 data arrival time + -3.651135 data arrival time --------------------------------------------------------------------------------------------- - 3.768964 slack (MET) + 4.098865 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9142,10 +8974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 2.671813 1.981000 3.981000 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.671813 0.000000 3.981000 ^ gpio_dm2[41] (out) - 3.981000 data arrival time + 9 0.313905 2.225934 1.651002 3.651002 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.225969 0.000000 3.651002 ^ gpio_analog_pol[30] (out) + 3.651002 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9155,13 +8987,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.981000 data arrival time + -3.651002 data arrival time --------------------------------------------------------------------------------------------- - 3.769000 slack (MET) + 4.098998 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9170,10 +9002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 2.671557 1.980952 3.980952 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.671576 0.000000 3.980952 ^ gpio_dm2[14] (out) - 3.980952 data arrival time + 9 0.314183 2.229270 1.650416 3.650416 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.229331 0.000000 3.650416 ^ gpio_oeb[34] (out) + 3.650416 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9183,13 +9015,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.980952 data arrival time + -3.650416 data arrival time --------------------------------------------------------------------------------------------- - 3.769048 slack (MET) + 4.099584 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9198,10 +9030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 2.671813 1.980888 3.980888 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.671813 0.000000 3.980888 ^ gpio_holdover[41] (out) - 3.980888 data arrival time + 9 0.314619 2.230818 1.650088 3.650088 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.230822 0.000000 3.650088 ^ gpio_vtrip_sel[24] (out) + 3.650088 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9211,13 +9043,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.980888 data arrival time + -3.650088 data arrival time --------------------------------------------------------------------------------------------- - 3.769112 slack (MET) + 4.099913 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9226,10 +9058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 2.671813 1.980777 3.980777 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.671813 0.000000 3.980777 ^ gpio_out[41] (out) - 3.980777 data arrival time + 9 0.314619 2.230818 1.650039 3.650038 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.230822 0.000000 3.650038 ^ gpio_oeb[24] (out) + 3.650038 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9239,13 +9071,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.980777 data arrival time + -3.650038 data arrival time --------------------------------------------------------------------------------------------- - 3.769223 slack (MET) + 4.099961 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9254,10 +9086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 2.671317 1.980726 3.980726 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.671321 0.000000 3.980726 ^ gpio_analog_sel[40] (out) - 3.980726 data arrival time + 9 0.314619 2.230818 1.649968 3.649967 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.230822 0.000000 3.649967 ^ gpio_ib_mode_sel[24] (out) + 3.649967 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9267,13 +9099,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.980726 data arrival time + -3.649967 data arrival time --------------------------------------------------------------------------------------------- - 3.769274 slack (MET) + 4.100032 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9282,10 +9114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 2.671317 1.980630 3.980630 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.671317 0.000000 3.980630 ^ gpio_dm2[40] (out) - 3.980630 data arrival time + 9 0.313905 2.225934 1.649348 3.649348 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.225955 0.000000 3.649348 ^ gpio_analog_sel[30] (out) + 3.649348 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9295,13 +9127,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.980630 data arrival time + -3.649348 data arrival time --------------------------------------------------------------------------------------------- - 3.769370 slack (MET) + 4.100652 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9310,10 +9142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 2.671317 1.980518 3.980518 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.671317 0.000000 3.980518 ^ gpio_holdover[40] (out) - 3.980518 data arrival time + 9 0.313905 2.225934 1.648581 3.648581 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.225950 0.000000 3.648581 ^ gpio_holdover[30] (out) + 3.648581 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9323,13 +9155,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.980518 data arrival time + -3.648581 data arrival time --------------------------------------------------------------------------------------------- - 3.769482 slack (MET) + 4.101419 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9338,10 +9170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 2.671317 1.980407 3.980407 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.671317 0.000000 3.980407 ^ gpio_out[40] (out) - 3.980407 data arrival time + 9 0.313637 2.223070 1.647238 3.647238 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.223073 0.000000 3.647238 ^ gpio_analog_pol[2] (out) + 3.647238 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9351,13 +9183,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.980407 data arrival time + -3.647238 data arrival time --------------------------------------------------------------------------------------------- - 3.769593 slack (MET) + 4.102763 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9366,10 +9198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 2.671813 1.980389 3.980389 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.671813 0.000000 3.980389 ^ gpio_vtrip_sel[41] (out) - 3.980389 data arrival time + 9 0.313637 2.223070 1.647191 3.647191 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.223073 0.000000 3.647191 ^ gpio_slow_sel[2] (out) + 3.647191 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9379,13 +9211,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.980389 data arrival time + -3.647191 data arrival time --------------------------------------------------------------------------------------------- - 3.769611 slack (MET) + 4.102809 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9394,10 +9226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 2.671557 1.980320 3.980320 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.671572 0.000000 3.980320 ^ gpio_holdover[14] (out) - 3.980320 data arrival time + 9 0.313637 2.223070 1.647120 3.647120 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.223073 0.000000 3.647120 ^ gpio_analog_en[2] (out) + 3.647120 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9407,13 +9239,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.980320 data arrival time + -3.647120 data arrival time --------------------------------------------------------------------------------------------- - 3.769680 slack (MET) + 4.102880 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9422,10 +9254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 2.671813 1.980229 3.980229 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.671813 0.000000 3.980229 ^ gpio_ib_mode_sel[41] (out) - 3.980229 data arrival time + 9 0.313637 2.223070 1.647113 3.647113 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.223073 0.000000 3.647113 ^ gpio_dm0[2] (out) + 3.647113 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9435,13 +9267,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.980229 data arrival time + -3.647113 data arrival time --------------------------------------------------------------------------------------------- - 3.769771 slack (MET) + 4.102887 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9450,10 +9282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 2.674139 1.980151 3.980150 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.674144 0.000000 3.980150 ^ gpio_vtrip_sel[17] (out) - 3.980150 data arrival time + 9 0.313637 2.223070 1.646721 3.646721 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.223070 0.000000 3.646721 ^ gpio_analog_sel[2] (out) + 3.646721 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9463,13 +9295,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.980150 data arrival time + -3.646721 data arrival time --------------------------------------------------------------------------------------------- - 3.769850 slack (MET) + 4.103280 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9478,10 +9310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 2.671317 1.980019 3.980019 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.671317 0.000000 3.980019 ^ gpio_vtrip_sel[40] (out) - 3.980019 data arrival time + 9 0.313637 2.223070 1.646566 3.646566 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.223070 0.000000 3.646566 ^ gpio_holdover[2] (out) + 3.646566 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9491,13 +9323,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.980019 data arrival time + -3.646566 data arrival time --------------------------------------------------------------------------------------------- - 3.769981 slack (MET) + 4.103434 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9506,10 +9338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 2.673481 1.979923 3.979923 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.673487 0.000000 3.979923 ^ gpio_vtrip_sel[16] (out) - 3.979923 data arrival time + 9 0.313905 2.225934 1.646518 3.646518 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.225940 0.000000 3.646518 ^ gpio_vtrip_sel[30] (out) + 3.646518 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9519,13 +9351,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.979923 data arrival time + -3.646518 data arrival time --------------------------------------------------------------------------------------------- - 3.770077 slack (MET) + 4.103482 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9534,10 +9366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 2.671317 1.979859 3.979859 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.671317 0.000000 3.979859 ^ gpio_ib_mode_sel[40] (out) - 3.979859 data arrival time + 9 0.313637 2.223070 1.646226 3.646226 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.223070 0.000000 3.646226 ^ gpio_vtrip_sel[2] (out) + 3.646226 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9547,13 +9379,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.979859 data arrival time + -3.646226 data arrival time --------------------------------------------------------------------------------------------- - 3.770141 slack (MET) + 4.103774 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9562,10 +9394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 2.671557 1.979698 3.979697 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.671569 0.000000 3.979697 ^ gpio_out[14] (out) - 3.979697 data arrival time + 9 0.313637 2.223070 1.646113 3.646113 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.223070 0.000000 3.646113 ^ gpio_ib_mode_sel[2] (out) + 3.646113 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9575,13 +9407,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.979697 data arrival time + -3.646113 data arrival time --------------------------------------------------------------------------------------------- - 3.770302 slack (MET) + 4.103887 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9590,10 +9422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 2.674139 1.979287 3.979287 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.674139 0.000000 3.979287 ^ gpio_ib_mode_sel[17] (out) - 3.979287 data arrival time + 9 0.313637 2.223070 1.645983 3.645983 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.223070 0.000000 3.645983 ^ gpio_oeb[2] (out) + 3.645983 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9603,13 +9435,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.979287 data arrival time + -3.645983 data arrival time --------------------------------------------------------------------------------------------- - 3.770713 slack (MET) + 4.104017 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9618,10 +9450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 2.668921 1.979084 3.979084 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.668980 0.000000 3.979084 ^ gpio_analog_sel[13] (out) - 3.979084 data arrival time + 9 0.313905 2.225934 1.645880 3.645880 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.225938 0.000000 3.645880 ^ gpio_ib_mode_sel[30] (out) + 3.645880 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9631,13 +9463,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.979084 data arrival time + -3.645880 data arrival time --------------------------------------------------------------------------------------------- - 3.770916 slack (MET) + 4.104120 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9646,10 +9478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 2.673481 1.979059 3.979059 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.673484 0.000000 3.979059 ^ gpio_ib_mode_sel[16] (out) - 3.979059 data arrival time + 9 0.313905 2.225934 1.644992 3.644992 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.225934 0.000000 3.644992 ^ gpio_oeb[30] (out) + 3.644992 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9659,13 +9491,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.979059 data arrival time + -3.644992 data arrival time --------------------------------------------------------------------------------------------- - 3.770941 slack (MET) + 4.105009 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9674,10 +9506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 2.668921 1.978694 3.978694 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.668976 0.000000 3.978694 ^ gpio_dm2[13] (out) - 3.978694 data arrival time + 9 0.313087 2.219167 1.644362 3.644362 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.219170 0.000000 3.644362 ^ gpio_slow_sel[9] (out) + 3.644362 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9687,13 +9519,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.978694 data arrival time + -3.644362 data arrival time --------------------------------------------------------------------------------------------- - 3.771306 slack (MET) - + 4.105638 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) + +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9702,10 +9534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 2.668921 1.977954 3.977954 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.668969 0.000000 3.977954 ^ gpio_holdover[13] (out) - 3.977954 data arrival time + 9 0.313087 2.219167 1.644238 3.644238 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.219167 0.000000 3.644238 ^ gpio_analog_en[9] (out) + 3.644238 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9715,13 +9547,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.977954 data arrival time + -3.644238 data arrival time --------------------------------------------------------------------------------------------- - 3.772046 slack (MET) + 4.105762 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9730,10 +9562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 2.671557 1.977524 3.977524 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.671561 0.000000 3.977524 ^ gpio_vtrip_sel[14] (out) - 3.977524 data arrival time + 9 0.313087 2.219167 1.644200 3.644200 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.219167 0.000000 3.644200 ^ gpio_dm0[9] (out) + 3.644200 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9743,13 +9575,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.977524 data arrival time + -3.644200 data arrival time --------------------------------------------------------------------------------------------- - 3.772476 slack (MET) + 4.105800 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9758,10 +9590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 2.668921 1.977332 3.977331 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.668963 0.000000 3.977331 ^ gpio_out[13] (out) - 3.977331 data arrival time + 9 0.313087 2.219167 1.644145 3.644145 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.219167 0.000000 3.644145 ^ gpio_analog_pol[9] (out) + 3.644145 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9771,13 +9603,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.977331 data arrival time + -3.644145 data arrival time --------------------------------------------------------------------------------------------- - 3.772669 slack (MET) + 4.105855 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9786,10 +9618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 2.671557 1.976337 3.976337 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.671557 0.000000 3.976337 ^ gpio_ib_mode_sel[14] (out) - 3.976337 data arrival time + 9 0.313087 2.219167 1.643835 3.643835 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.219167 0.000000 3.643835 ^ gpio_analog_sel[9] (out) + 3.643835 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9799,13 +9631,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.976337 data arrival time + -3.643835 data arrival time --------------------------------------------------------------------------------------------- - 3.773663 slack (MET) + 4.106165 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9814,10 +9646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 2.668921 1.974897 3.974897 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.668944 0.000000 3.974897 ^ gpio_vtrip_sel[13] (out) - 3.974897 data arrival time + 9 0.312938 2.218345 1.643814 3.643814 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 2.218351 0.000000 3.643814 ^ gpio_slow_sel[3] (out) + 3.643814 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9827,13 +9659,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.974897 data arrival time + -3.643814 data arrival time --------------------------------------------------------------------------------------------- - 3.775103 slack (MET) + 4.106186 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9842,10 +9674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 2.668921 1.974674 3.974674 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.668942 0.000000 3.974674 ^ gpio_ib_mode_sel[13] (out) - 3.974674 data arrival time + 9 0.312938 2.218345 1.643742 3.643742 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 2.218350 0.000000 3.643742 ^ gpio_analog_en[3] (out) + 3.643742 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9855,13 +9687,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.974674 data arrival time + -3.643742 data arrival time --------------------------------------------------------------------------------------------- - 3.775326 slack (MET) + 4.106257 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9870,10 +9702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 2.225653 1.649385 3.649385 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.225681 0.000000 3.649385 ^ gpio_slow_sel[12] (out) - 3.649385 data arrival time + 9 0.312938 2.218345 1.643710 3.643710 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 2.218350 0.000000 3.643710 ^ gpio_dm0[3] (out) + 3.643710 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9883,13 +9715,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.649385 data arrival time + -3.643710 data arrival time --------------------------------------------------------------------------------------------- - 4.100615 slack (MET) + 4.106290 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9898,10 +9730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 2.225653 1.649356 3.649356 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.225680 0.000000 3.649356 ^ gpio_analog_en[12] (out) - 3.649356 data arrival time + 9 0.312938 2.218345 1.643661 3.643661 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 2.218350 0.000000 3.643661 ^ gpio_analog_pol[3] (out) + 3.643661 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9911,13 +9743,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.649356 data arrival time + -3.643661 data arrival time --------------------------------------------------------------------------------------------- - 4.100645 slack (MET) + 4.106339 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9926,10 +9758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 2.225653 1.649271 3.649271 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.225680 0.000000 3.649271 ^ gpio_dm0[12] (out) - 3.649271 data arrival time + 9 0.313087 2.219167 1.643655 3.643655 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.219167 0.000000 3.643655 ^ gpio_holdover[9] (out) + 3.643655 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9939,13 +9771,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.649271 data arrival time + -3.643655 data arrival time --------------------------------------------------------------------------------------------- - 4.100729 slack (MET) + 4.106346 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9954,10 +9786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 2.225653 1.649229 3.649229 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.225679 0.000000 3.649229 ^ gpio_analog_pol[12] (out) - 3.649229 data arrival time + 9 0.313087 2.219167 1.643315 3.643315 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.219167 0.000000 3.643315 ^ gpio_vtrip_sel[9] (out) + 3.643315 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9967,13 +9799,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.649229 data arrival time + -3.643315 data arrival time --------------------------------------------------------------------------------------------- - 4.100771 slack (MET) + 4.106685 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9982,10 +9814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 2.225569 1.649053 3.649053 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.225569 0.000000 3.649053 ^ gpio_slow_sel[11] (out) - 3.649053 data arrival time + 9 0.312938 2.218345 1.643227 3.643227 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 2.218349 0.000000 3.643227 ^ gpio_analog_sel[3] (out) + 3.643227 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9995,13 +9827,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.649053 data arrival time + -3.643227 data arrival time --------------------------------------------------------------------------------------------- - 4.100947 slack (MET) + 4.106773 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10010,10 +9842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 2.225569 1.648979 3.648979 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.225569 0.000000 3.648979 ^ gpio_analog_en[11] (out) - 3.648979 data arrival time + 9 0.313087 2.219167 1.643201 3.643201 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.219167 0.000000 3.643201 ^ gpio_ib_mode_sel[9] (out) + 3.643201 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10023,13 +9855,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648979 data arrival time + -3.643201 data arrival time --------------------------------------------------------------------------------------------- - 4.101021 slack (MET) + 4.106799 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10038,10 +9870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 2.225569 1.648946 3.648946 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.225569 0.000000 3.648946 ^ gpio_dm0[11] (out) - 3.648946 data arrival time + 9 0.313087 2.219167 1.643072 3.643072 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.219167 0.000000 3.643072 ^ gpio_oeb[9] (out) + 3.643072 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10051,13 +9883,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648946 data arrival time + -3.643072 data arrival time --------------------------------------------------------------------------------------------- - 4.101054 slack (MET) + 4.106928 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10066,10 +9898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 2.225653 1.648931 3.648931 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.225677 0.000000 3.648931 ^ gpio_analog_sel[12] (out) - 3.648931 data arrival time + 9 0.312938 2.218345 1.642971 3.642971 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 2.218348 0.000000 3.642971 ^ gpio_holdover[3] (out) + 3.642971 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10079,13 +9911,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648931 data arrival time + -3.642971 data arrival time --------------------------------------------------------------------------------------------- - 4.101069 slack (MET) + 4.107028 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10094,10 +9926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 2.225569 1.648897 3.648897 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.225569 0.000000 3.648897 ^ gpio_analog_pol[11] (out) - 3.648897 data arrival time + 9 0.312938 2.218345 1.642642 3.642642 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 2.218345 0.000000 3.642642 ^ gpio_vtrip_sel[3] (out) + 3.642642 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10107,13 +9939,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648897 data arrival time + -3.642642 data arrival time --------------------------------------------------------------------------------------------- - 4.101103 slack (MET) + 4.107358 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10122,10 +9954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 2.225653 1.648781 3.648781 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.225676 0.000000 3.648781 ^ gpio_holdover[12] (out) - 3.648781 data arrival time + 9 0.312938 2.218345 1.642522 3.642522 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 2.218345 0.000000 3.642522 ^ gpio_ib_mode_sel[3] (out) + 3.642522 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10135,13 +9967,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648781 data arrival time + -3.642522 data arrival time --------------------------------------------------------------------------------------------- - 4.101219 slack (MET) + 4.107478 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10150,10 +9982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 2.225569 1.648609 3.648609 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.225569 0.000000 3.648609 ^ gpio_analog_sel[11] (out) - 3.648609 data arrival time + 9 0.312219 2.214781 1.642491 3.642491 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 2.214839 0.000000 3.642491 ^ gpio_slow_sel[8] (out) + 3.642491 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10163,13 +9995,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648609 data arrival time + -3.642491 data arrival time --------------------------------------------------------------------------------------------- - 4.101391 slack (MET) + 4.107509 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10178,10 +10010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 2.225569 1.648452 3.648452 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.225569 0.000000 3.648452 ^ gpio_holdover[11] (out) - 3.648452 data arrival time + 9 0.312219 2.214781 1.642417 3.642417 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 2.214838 0.000000 3.642417 ^ gpio_analog_en[8] (out) + 3.642417 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10191,13 +10023,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648452 data arrival time + -3.642417 data arrival time --------------------------------------------------------------------------------------------- - 4.101548 slack (MET) + 4.107583 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10206,10 +10038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 2.225653 1.648431 3.648431 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.225673 0.000000 3.648431 ^ gpio_vtrip_sel[12] (out) - 3.648431 data arrival time + 9 0.312938 2.218345 1.642386 3.642386 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 2.218345 0.000000 3.642386 ^ gpio_oeb[3] (out) + 3.642386 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10219,13 +10051,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648431 data arrival time + -3.642386 data arrival time --------------------------------------------------------------------------------------------- - 4.101569 slack (MET) + 4.107614 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10234,10 +10066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 2.225653 1.648156 3.648156 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.225672 0.000000 3.648156 ^ gpio_ib_mode_sel[12] (out) - 3.648156 data arrival time + 9 0.312219 2.214781 1.642314 3.642314 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 2.214837 0.000000 3.642314 ^ gpio_dm0[8] (out) + 3.642314 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10247,13 +10079,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648156 data arrival time + -3.642314 data arrival time --------------------------------------------------------------------------------------------- - 4.101844 slack (MET) + 4.107686 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10262,10 +10094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 2.225569 1.648110 3.648110 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.225569 0.000000 3.648110 ^ gpio_vtrip_sel[11] (out) - 3.648110 data arrival time + 9 0.312219 2.214781 1.642261 3.642261 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 2.214836 0.000000 3.642261 ^ gpio_analog_pol[8] (out) + 3.642261 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10275,13 +10107,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648110 data arrival time + -3.642261 data arrival time --------------------------------------------------------------------------------------------- - 4.101890 slack (MET) + 4.107739 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10290,10 +10122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 2.225569 1.647996 3.647996 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.225569 0.000000 3.647996 ^ gpio_ib_mode_sel[11] (out) - 3.647996 data arrival time + 9 0.312219 2.214781 1.641795 3.641795 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 2.214831 0.000000 3.641795 ^ gpio_analog_sel[8] (out) + 3.641795 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10303,13 +10135,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.647996 data arrival time + -3.641795 data arrival time --------------------------------------------------------------------------------------------- - 4.102004 slack (MET) + 4.108204 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10318,10 +10150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 2.225569 1.647866 3.647866 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.225569 0.000000 3.647866 ^ gpio_oeb[11] (out) - 3.647866 data arrival time + 9 0.312249 2.213856 1.641542 3.641542 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 2.213872 0.000000 3.641542 ^ gpio_slow_sel[10] (out) + 3.641542 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10331,13 +10163,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.647866 data arrival time + -3.641542 data arrival time --------------------------------------------------------------------------------------------- - 4.102134 slack (MET) + 4.108458 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10346,10 +10178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 2.225653 1.647291 3.647291 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.225666 0.000000 3.647291 ^ gpio_oeb[12] (out) - 3.647291 data arrival time + 9 0.312249 2.213856 1.641092 3.641092 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 2.213869 0.000000 3.641092 ^ gpio_analog_en[10] (out) + 3.641092 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10359,13 +10191,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.647291 data arrival time + -3.641092 data arrival time --------------------------------------------------------------------------------------------- - 4.102708 slack (MET) + 4.108908 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10374,10 +10206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 2.219168 1.644363 3.644363 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.219171 0.000000 3.644363 ^ gpio_slow_sel[9] (out) - 3.644363 data arrival time + 9 0.312249 2.213856 1.641041 3.641041 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 2.213869 0.000000 3.641041 ^ gpio_dm0[10] (out) + 3.641041 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10387,13 +10219,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.644363 data arrival time + -3.641041 data arrival time --------------------------------------------------------------------------------------------- - 4.105637 slack (MET) + 4.108960 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10402,10 +10234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 2.219168 1.644239 3.644239 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.219168 0.000000 3.644239 ^ gpio_analog_en[9] (out) - 3.644239 data arrival time + 9 0.312249 2.213856 1.640992 3.640992 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 2.213869 0.000000 3.640992 ^ gpio_analog_pol[10] (out) + 3.640992 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10415,13 +10247,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.644239 data arrival time + -3.640992 data arrival time --------------------------------------------------------------------------------------------- - 4.105761 slack (MET) + 4.109007 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10430,10 +10262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 2.219168 1.644201 3.644201 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.219168 0.000000 3.644201 ^ gpio_dm0[9] (out) - 3.644201 data arrival time + 9 0.312219 2.214781 1.640854 3.640854 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 2.214821 0.000000 3.640854 ^ gpio_holdover[8] (out) + 3.640854 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10443,13 +10275,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.644201 data arrival time + -3.640854 data arrival time --------------------------------------------------------------------------------------------- - 4.105799 slack (MET) + 4.109146 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10458,10 +10290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 2.219168 1.644146 3.644146 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.219168 0.000000 3.644146 ^ gpio_analog_pol[9] (out) - 3.644146 data arrival time + 9 0.312249 2.213856 1.640694 3.640694 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 2.213867 0.000000 3.640694 ^ gpio_analog_sel[10] (out) + 3.640694 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10471,13 +10303,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.644146 data arrival time + -3.640694 data arrival time --------------------------------------------------------------------------------------------- - 4.105855 slack (MET) + 4.109306 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10486,10 +10318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 2.219168 1.643836 3.643836 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.219168 0.000000 3.643836 ^ gpio_analog_sel[9] (out) - 3.643836 data arrival time + 9 0.312034 2.213335 1.640404 3.640404 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.213375 0.000000 3.640404 ^ gpio_slow_sel[4] (out) + 3.640404 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10499,13 +10331,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.643836 data arrival time + -3.640404 data arrival time --------------------------------------------------------------------------------------------- - 4.106164 slack (MET) + 4.109596 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10514,10 +10346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 2.218345 1.643814 3.643814 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 2.218351 0.000000 3.643814 ^ gpio_slow_sel[3] (out) - 3.643814 data arrival time + 9 0.312249 2.213856 1.640377 3.640378 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 2.213866 0.000000 3.640378 ^ gpio_holdover[10] (out) + 3.640378 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10527,13 +10359,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.643814 data arrival time + -3.640378 data arrival time --------------------------------------------------------------------------------------------- - 4.106186 slack (MET) + 4.109622 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10542,10 +10374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 2.218345 1.643742 3.643742 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 2.218350 0.000000 3.643742 ^ gpio_analog_en[3] (out) - 3.643742 data arrival time + 9 0.311750 2.210837 1.640369 3.640369 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 2.210876 0.000000 3.640369 ^ gpio_slow_sel[7] (out) + 3.640369 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10555,13 +10387,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.643742 data arrival time + -3.640369 data arrival time --------------------------------------------------------------------------------------------- - 4.106257 slack (MET) + 4.109631 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10570,10 +10402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 2.218345 1.643710 3.643710 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 2.218350 0.000000 3.643710 ^ gpio_dm0[3] (out) - 3.643710 data arrival time + 9 0.312034 2.213335 1.640334 3.640334 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.213375 0.000000 3.640334 ^ gpio_analog_en[4] (out) + 3.640334 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10583,13 +10415,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.643710 data arrival time + -3.640334 data arrival time --------------------------------------------------------------------------------------------- - 4.106290 slack (MET) + 4.109665 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10598,10 +10430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 2.218345 1.643661 3.643661 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 2.218350 0.000000 3.643661 ^ gpio_analog_pol[3] (out) - 3.643661 data arrival time + 9 0.312034 2.213335 1.640299 3.640299 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.213374 0.000000 3.640299 ^ gpio_dm0[4] (out) + 3.640299 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10611,13 +10443,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.643661 data arrival time + -3.640299 data arrival time --------------------------------------------------------------------------------------------- - 4.106339 slack (MET) + 4.109701 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10626,10 +10458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 2.219168 1.643656 3.643656 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.219168 0.000000 3.643656 ^ gpio_holdover[9] (out) - 3.643656 data arrival time + 9 0.312034 2.213335 1.640249 3.640249 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.213374 0.000000 3.640249 ^ gpio_analog_pol[4] (out) + 3.640249 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10639,13 +10471,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.643656 data arrival time + -3.640249 data arrival time --------------------------------------------------------------------------------------------- - 4.106344 slack (MET) + 4.109751 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10654,10 +10486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 2.219168 1.643316 3.643316 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.219168 0.000000 3.643316 ^ gpio_vtrip_sel[9] (out) - 3.643316 data arrival time + 9 0.311750 2.210837 1.640210 3.640210 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 2.210874 0.000000 3.640210 ^ gpio_analog_en[7] (out) + 3.640210 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10667,13 +10499,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.643316 data arrival time + -3.640210 data arrival time --------------------------------------------------------------------------------------------- - 4.106684 slack (MET) + 4.109790 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10682,10 +10514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 2.218345 1.643227 3.643227 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 2.218349 0.000000 3.643227 ^ gpio_analog_sel[3] (out) - 3.643227 data arrival time + 9 0.311750 2.210837 1.640027 3.640027 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 2.210873 0.000000 3.640027 ^ gpio_dm0[7] (out) + 3.640027 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10695,13 +10527,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.643227 data arrival time + -3.640027 data arrival time --------------------------------------------------------------------------------------------- - 4.106773 slack (MET) + 4.109973 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10710,10 +10542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 2.219168 1.643202 3.643202 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.219168 0.000000 3.643202 ^ gpio_ib_mode_sel[9] (out) - 3.643202 data arrival time + 9 0.312034 2.213335 1.639968 3.639968 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.213371 0.000000 3.639968 ^ gpio_analog_sel[4] (out) + 3.639968 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10723,13 +10555,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.643202 data arrival time + -3.639968 data arrival time --------------------------------------------------------------------------------------------- - 4.106798 slack (MET) + 4.110032 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10738,10 +10570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 2.219168 1.643073 3.643073 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.219168 0.000000 3.643073 ^ gpio_oeb[9] (out) - 3.643073 data arrival time + 9 0.312034 2.213335 1.639806 3.639806 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.213370 0.000000 3.639806 ^ gpio_holdover[4] (out) + 3.639806 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10751,13 +10583,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.643073 data arrival time + -3.639806 data arrival time --------------------------------------------------------------------------------------------- - 4.106927 slack (MET) + 4.110194 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10766,10 +10598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 2.218345 1.642971 3.642971 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 2.218348 0.000000 3.642971 ^ gpio_holdover[3] (out) - 3.642971 data arrival time + 9 0.311750 2.210837 1.639754 3.639754 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 2.210870 0.000000 3.639754 ^ gpio_analog_pol[7] (out) + 3.639754 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10779,13 +10611,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.642971 data arrival time + -3.639754 data arrival time --------------------------------------------------------------------------------------------- - 4.107028 slack (MET) + 4.110247 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10794,10 +10626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 2.218345 1.642642 3.642642 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 2.218345 0.000000 3.642642 ^ gpio_vtrip_sel[3] (out) - 3.642642 data arrival time + 9 0.311923 2.212238 1.639383 3.639383 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.212265 0.000000 3.639383 ^ gpio_slow_sel[12] (out) + 3.639383 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10807,13 +10639,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.642642 data arrival time + -3.639383 data arrival time --------------------------------------------------------------------------------------------- - 4.107358 slack (MET) + 4.110617 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10822,10 +10654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 2.218345 1.642522 3.642522 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 2.218345 0.000000 3.642522 ^ gpio_ib_mode_sel[3] (out) - 3.642522 data arrival time + 9 0.311923 2.212238 1.639356 3.639356 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.212265 0.000000 3.639356 ^ gpio_analog_en[12] (out) + 3.639356 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10835,13 +10667,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.642522 data arrival time + -3.639356 data arrival time --------------------------------------------------------------------------------------------- - 4.107478 slack (MET) + 4.110643 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10850,10 +10682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 2.214781 1.642491 3.642491 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 2.214839 0.000000 3.642491 ^ gpio_slow_sel[8] (out) - 3.642491 data arrival time + 9 0.312034 2.213335 1.639328 3.639328 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.213366 0.000000 3.639328 ^ gpio_vtrip_sel[4] (out) + 3.639328 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10863,13 +10695,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.642491 data arrival time + -3.639328 data arrival time --------------------------------------------------------------------------------------------- - 4.107509 slack (MET) + 4.110672 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10878,10 +10710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 2.215069 1.642448 3.642448 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 2.215086 0.000000 3.642448 ^ gpio_slow_sel[10] (out) - 3.642448 data arrival time + 9 0.311923 2.212238 1.639271 3.639271 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.212264 0.000000 3.639271 ^ gpio_dm0[12] (out) + 3.639271 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10891,13 +10723,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.642448 data arrival time + -3.639271 data arrival time --------------------------------------------------------------------------------------------- - 4.107552 slack (MET) + 4.110729 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10906,10 +10738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 2.214781 1.642417 3.642417 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 2.214838 0.000000 3.642417 ^ gpio_analog_en[8] (out) - 3.642417 data arrival time + 9 0.311923 2.212238 1.639229 3.639230 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.212264 0.000000 3.639230 ^ gpio_analog_pol[12] (out) + 3.639230 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10919,13 +10751,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.642417 data arrival time + -3.639230 data arrival time --------------------------------------------------------------------------------------------- - 4.107583 slack (MET) + 4.110771 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10934,10 +10766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 2.218345 1.642386 3.642386 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 2.218345 0.000000 3.642386 ^ gpio_oeb[3] (out) - 3.642386 data arrival time + 9 0.311923 2.212238 1.638936 3.638936 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.212261 0.000000 3.638936 ^ gpio_analog_sel[12] (out) + 3.638936 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10947,13 +10779,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.642386 data arrival time + -3.638936 data arrival time --------------------------------------------------------------------------------------------- - 4.107614 slack (MET) + 4.111063 slack (MET) Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10962,10 +10794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 2.214781 1.642314 3.642314 ^ gpio_loopback_zero[8] (in) + 9 0.312219 2.214781 1.638872 3.638872 ^ gpio_loopback_zero[8] (in) gpio_loopback_zero[8] (net) - 2.214837 0.000000 3.642314 ^ gpio_dm0[8] (out) - 3.642314 data arrival time + 2.214804 0.000000 3.638872 ^ gpio_vtrip_sel[8] (out) + 3.638872 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10975,13 +10807,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.642314 data arrival time + -3.638872 data arrival time --------------------------------------------------------------------------------------------- - 4.107686 slack (MET) + 4.111128 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10990,10 +10822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 2.214781 1.642261 3.642261 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 2.214836 0.000000 3.642261 ^ gpio_analog_pol[8] (out) - 3.642261 data arrival time + 9 0.311923 2.212238 1.638788 3.638788 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.212260 0.000000 3.638788 ^ gpio_holdover[12] (out) + 3.638788 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11003,13 +10835,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.642261 data arrival time + -3.638788 data arrival time --------------------------------------------------------------------------------------------- - 4.107739 slack (MET) + 4.111212 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11018,10 +10850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 2.215069 1.641998 3.641998 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 2.215083 0.000000 3.641998 ^ gpio_analog_en[10] (out) - 3.641998 data arrival time + 9 0.312034 2.213335 1.638578 3.638578 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.213360 0.000000 3.638578 ^ gpio_ib_mode_sel[4] (out) + 3.638578 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11031,13 +10863,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.641998 data arrival time + -3.638578 data arrival time --------------------------------------------------------------------------------------------- - 4.108002 slack (MET) + 4.111422 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11046,10 +10878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 2.215069 1.641946 3.641946 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 2.215083 0.000000 3.641946 ^ gpio_dm0[10] (out) - 3.641946 data arrival time + 9 0.311923 2.212238 1.638441 3.638441 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.212258 0.000000 3.638441 ^ gpio_vtrip_sel[12] (out) + 3.638441 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11059,13 +10891,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.641946 data arrival time + -3.638441 data arrival time --------------------------------------------------------------------------------------------- - 4.108054 slack (MET) + 4.111559 slack (MET) Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11074,10 +10906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 2.215069 1.641898 3.641898 ^ gpio_loopback_zero[10] (in) + 9 0.312249 2.213856 1.638302 3.638302 ^ gpio_loopback_zero[10] (in) gpio_loopback_zero[10] (net) - 2.215083 0.000000 3.641898 ^ gpio_analog_pol[10] (out) - 3.641898 data arrival time + 2.213856 0.000000 3.638302 ^ gpio_vtrip_sel[10] (out) + 3.638302 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11087,13 +10919,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.641898 data arrival time + -3.638302 data arrival time --------------------------------------------------------------------------------------------- - 4.108102 slack (MET) + 4.111698 slack (MET) Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11102,10 +10934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 2.214781 1.641795 3.641795 ^ gpio_loopback_zero[8] (in) + 9 0.312219 2.214781 1.638231 3.638231 ^ gpio_loopback_zero[8] (in) gpio_loopback_zero[8] (net) - 2.214831 0.000000 3.641795 ^ gpio_analog_sel[8] (out) - 3.641795 data arrival time + 2.214800 0.000000 3.638231 ^ gpio_ib_mode_sel[8] (out) + 3.638231 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11115,13 +10947,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.641795 data arrival time + -3.638231 data arrival time --------------------------------------------------------------------------------------------- - 4.108204 slack (MET) + 4.111769 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11130,10 +10962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 2.215069 1.641600 3.641600 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 2.215081 0.000000 3.641600 ^ gpio_analog_sel[10] (out) - 3.641600 data arrival time + 9 0.311923 2.212238 1.638167 3.638167 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.212256 0.000000 3.638167 ^ gpio_ib_mode_sel[12] (out) + 3.638167 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11143,13 +10975,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.641600 data arrival time + -3.638167 data arrival time --------------------------------------------------------------------------------------------- - 4.108400 slack (MET) + 4.111833 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11158,10 +10990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 2.215069 1.641283 3.641283 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 2.215079 0.000000 3.641283 ^ gpio_holdover[10] (out) - 3.641283 data arrival time + 9 0.311750 2.210837 1.638091 3.638091 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 2.210857 0.000000 3.638091 ^ gpio_analog_sel[7] (out) + 3.638091 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11171,13 +11003,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.641283 data arrival time + -3.638091 data arrival time --------------------------------------------------------------------------------------------- - 4.108717 slack (MET) + 4.111909 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11186,10 +11018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 2.211162 1.640874 3.640874 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.211223 0.000000 3.640874 ^ gpio_slow_sel[2] (out) - 3.640874 data arrival time + 9 0.312034 2.213335 1.637849 3.637849 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.213354 0.000000 3.637849 ^ gpio_oeb[4] (out) + 3.637849 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11199,13 +11031,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.640874 data arrival time + -3.637849 data arrival time --------------------------------------------------------------------------------------------- - 4.109126 slack (MET) + 4.112152 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11214,10 +11046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 2.214781 1.640854 3.640854 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 2.214821 0.000000 3.640854 ^ gpio_holdover[8] (out) - 3.640854 data arrival time + 9 0.311267 2.207868 1.637784 3.637784 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.207919 0.000000 3.637784 ^ gpio_slow_sel[5] (out) + 3.637784 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11227,13 +11059,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.640854 data arrival time + -3.637784 data arrival time --------------------------------------------------------------------------------------------- - 4.109146 slack (MET) + 4.112216 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11242,10 +11074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 2.211162 1.640462 3.640462 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.211218 0.000000 3.640462 ^ gpio_analog_en[2] (out) - 3.640462 data arrival time + 9 0.312249 2.213856 1.637515 3.637515 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 2.213856 0.000000 3.637515 ^ gpio_ib_mode_sel[10] (out) + 3.637515 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11255,13 +11087,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.640462 data arrival time + -3.637515 data arrival time --------------------------------------------------------------------------------------------- - 4.109538 slack (MET) + 4.112484 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11270,10 +11102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 2.213335 1.640404 3.640404 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.213375 0.000000 3.640404 ^ gpio_slow_sel[4] (out) - 3.640404 data arrival time + 9 0.312219 2.214781 1.637501 3.637501 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 2.214795 0.000000 3.637501 ^ gpio_oeb[8] (out) + 3.637501 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11283,13 +11115,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.640404 data arrival time + -3.637501 data arrival time --------------------------------------------------------------------------------------------- - 4.109596 slack (MET) + 4.112499 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11298,10 +11130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 2.210837 1.640369 3.640369 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 2.210876 0.000000 3.640369 ^ gpio_slow_sel[7] (out) - 3.640369 data arrival time + 9 0.311267 2.207868 1.637335 3.637335 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.207914 0.000000 3.637335 ^ gpio_analog_en[5] (out) + 3.637335 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11311,13 +11143,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.640369 data arrival time + -3.637335 data arrival time --------------------------------------------------------------------------------------------- - 4.109631 slack (MET) + 4.112665 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11326,10 +11158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 2.213335 1.640334 3.640334 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.213375 0.000000 3.640334 ^ gpio_analog_en[4] (out) - 3.640334 data arrival time + 9 0.311923 2.212238 1.637309 3.637309 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.212251 0.000000 3.637309 ^ gpio_oeb[12] (out) + 3.637309 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11339,13 +11171,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.640334 data arrival time + -3.637309 data arrival time --------------------------------------------------------------------------------------------- - 4.109665 slack (MET) + 4.112691 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11354,10 +11186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 2.211162 1.640307 3.640307 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.211216 0.000000 3.640307 ^ gpio_dm0[2] (out) - 3.640307 data arrival time + 9 0.312249 2.213856 1.637291 3.637291 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 2.213856 0.000000 3.637291 ^ gpio_oeb[10] (out) + 3.637291 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11367,13 +11199,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.640307 data arrival time + -3.637291 data arrival time --------------------------------------------------------------------------------------------- - 4.109693 slack (MET) + 4.112709 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11382,10 +11214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 2.213335 1.640299 3.640299 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.213374 0.000000 3.640299 ^ gpio_dm0[4] (out) - 3.640299 data arrival time + 9 0.311267 2.207868 1.637263 3.637263 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.207913 0.000000 3.637263 ^ gpio_dm0[5] (out) + 3.637263 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11395,13 +11227,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.640299 data arrival time + -3.637263 data arrival time --------------------------------------------------------------------------------------------- - 4.109701 slack (MET) + 4.112737 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11410,10 +11242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 2.213335 1.640249 3.640249 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.213374 0.000000 3.640249 ^ gpio_analog_pol[4] (out) - 3.640249 data arrival time + 9 0.311072 2.206963 1.637265 3.637265 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.207037 0.000000 3.637265 ^ gpio_slow_sel[1] (out) + 3.637265 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11423,13 +11255,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.640249 data arrival time + -3.637265 data arrival time --------------------------------------------------------------------------------------------- - 4.109751 slack (MET) + 4.112735 slack (MET) Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11438,10 +11270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 2.210837 1.640210 3.640210 ^ gpio_loopback_zero[7] (in) + 9 0.311750 2.210837 1.637198 3.637198 ^ gpio_loopback_zero[7] (in) gpio_loopback_zero[7] (net) - 2.210874 0.000000 3.640210 ^ gpio_analog_en[7] (out) - 3.640210 data arrival time + 2.210852 0.000000 3.637198 ^ gpio_holdover[7] (out) + 3.637198 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11451,13 +11283,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.640210 data arrival time + -3.637198 data arrival time --------------------------------------------------------------------------------------------- - 4.109790 slack (MET) + 4.112802 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11466,10 +11298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 2.211162 1.640116 3.640116 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.211214 0.000000 3.640116 ^ gpio_analog_pol[2] (out) - 3.640116 data arrival time + 9 0.311072 2.206963 1.637094 3.637094 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.207035 0.000000 3.637094 ^ gpio_analog_en[1] (out) + 3.637094 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11479,13 +11311,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.640116 data arrival time + -3.637094 data arrival time --------------------------------------------------------------------------------------------- - 4.109884 slack (MET) + 4.112906 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11494,10 +11326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 2.210837 1.640027 3.640027 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 2.210873 0.000000 3.640027 ^ gpio_dm0[7] (out) - 3.640027 data arrival time + 9 0.311267 2.207868 1.637053 3.637053 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.207911 0.000000 3.637053 ^ gpio_analog_pol[5] (out) + 3.637053 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11507,13 +11339,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.640027 data arrival time + -3.637053 data arrival time --------------------------------------------------------------------------------------------- - 4.109973 slack (MET) + 4.112947 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11522,10 +11354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 2.213335 1.639968 3.639968 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.213371 0.000000 3.639968 ^ gpio_analog_sel[4] (out) - 3.639968 data arrival time + 9 0.311072 2.206963 1.636718 3.636718 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.207030 0.000000 3.636718 ^ gpio_analog_pol[1] (out) + 3.636718 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11535,13 +11367,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.639968 data arrival time + -3.636718 data arrival time --------------------------------------------------------------------------------------------- - 4.110032 slack (MET) + 4.113282 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11550,10 +11382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 2.213335 1.639806 3.639806 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.213370 0.000000 3.639806 ^ gpio_holdover[4] (out) - 3.639806 data arrival time + 9 0.311086 2.206109 1.636547 3.636547 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 2.206142 0.000000 3.636547 ^ gpio_slow_sel[6] (out) + 3.636547 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11563,13 +11395,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.639806 data arrival time + -3.636547 data arrival time --------------------------------------------------------------------------------------------- - 4.110194 slack (MET) + 4.113453 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11578,10 +11410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 2.210837 1.639754 3.639754 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 2.210870 0.000000 3.639754 ^ gpio_analog_pol[7] (out) - 3.639754 data arrival time + 9 0.311072 2.206963 1.636483 3.636483 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.207027 0.000000 3.636483 ^ gpio_inp_dis[1] (out) + 3.636483 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11591,25 +11423,25 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.639754 data arrival time + -3.636483 data arrival time --------------------------------------------------------------------------------------------- - 4.110247 slack (MET) + 4.113517 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 9 0.312034 2.213335 1.639328 3.639328 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.213366 0.000000 3.639328 ^ gpio_vtrip_sel[4] (out) - 3.639328 data arrival time + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 9 0.311267 2.207868 1.636403 3.636403 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.207905 0.000000 3.636403 ^ gpio_analog_sel[5] (out) + 3.636403 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11619,13 +11451,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.639328 data arrival time + -3.636403 data arrival time --------------------------------------------------------------------------------------------- - 4.110672 slack (MET) + 4.113597 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11634,10 +11466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 2.215069 1.639208 3.639208 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 2.215069 0.000000 3.639208 ^ gpio_vtrip_sel[10] (out) - 3.639208 data arrival time + 9 0.311086 2.206109 1.636135 3.636135 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 2.206138 0.000000 3.636135 ^ gpio_analog_en[6] (out) + 3.636135 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11647,13 +11479,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.639208 data arrival time + -3.636135 data arrival time --------------------------------------------------------------------------------------------- - 4.110792 slack (MET) + 4.113865 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11662,10 +11494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 2.214781 1.638872 3.638872 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 2.214804 0.000000 3.638872 ^ gpio_vtrip_sel[8] (out) - 3.638872 data arrival time + 9 0.311086 2.206109 1.635954 3.635954 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 2.206137 0.000000 3.635954 ^ gpio_dm0[6] (out) + 3.635954 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11675,13 +11507,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.638872 data arrival time + -3.635954 data arrival time --------------------------------------------------------------------------------------------- - 4.111128 slack (MET) + 4.114046 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11690,10 +11522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 2.213335 1.638578 3.638578 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.213360 0.000000 3.638578 ^ gpio_ib_mode_sel[4] (out) - 3.638578 data arrival time + 9 0.311086 2.206109 1.635684 3.635684 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 2.206135 0.000000 3.635684 ^ gpio_analog_pol[6] (out) + 3.635684 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11703,13 +11535,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.638578 data arrival time + -3.635684 data arrival time --------------------------------------------------------------------------------------------- - 4.111422 slack (MET) + 4.114316 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11718,10 +11550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 2.211162 1.638419 3.638419 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.211197 0.000000 3.638419 ^ gpio_analog_sel[2] (out) - 3.638419 data arrival time + 9 0.311267 2.207868 1.635508 3.635508 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.207897 0.000000 3.635508 ^ gpio_holdover[5] (out) + 3.635508 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11731,13 +11563,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.638419 data arrival time + -3.635508 data arrival time --------------------------------------------------------------------------------------------- - 4.111580 slack (MET) + 4.114492 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11746,10 +11578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 2.215069 1.638421 3.638421 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 2.215069 0.000000 3.638421 ^ gpio_ib_mode_sel[10] (out) - 3.638421 data arrival time + 9 0.311750 2.210837 1.635227 3.635227 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 2.210842 0.000000 3.635227 ^ gpio_vtrip_sel[7] (out) + 3.635227 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11759,13 +11591,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.638421 data arrival time + -3.635227 data arrival time --------------------------------------------------------------------------------------------- - 4.111579 slack (MET) + 4.114773 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11774,10 +11606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 2.214781 1.638231 3.638231 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 2.214800 0.000000 3.638231 ^ gpio_ib_mode_sel[8] (out) - 3.638231 data arrival time + 9 0.311072 2.206963 1.635123 3.635123 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.207011 0.000000 3.635123 ^ gpio_analog_sel[1] (out) + 3.635123 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11787,13 +11619,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.638231 data arrival time + -3.635123 data arrival time --------------------------------------------------------------------------------------------- - 4.111769 slack (MET) + 4.114877 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11802,10 +11634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 2.215069 1.638197 3.638197 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 2.215069 0.000000 3.638197 ^ gpio_oeb[10] (out) - 3.638197 data arrival time + 9 0.311086 2.206109 1.634921 3.634921 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 2.206129 0.000000 3.634921 ^ gpio_analog_sel[6] (out) + 3.634921 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11815,13 +11647,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.638197 data arrival time + -3.634921 data arrival time --------------------------------------------------------------------------------------------- - 4.111803 slack (MET) + 4.115079 slack (MET) Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11830,10 +11662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 2.210837 1.638091 3.638091 ^ gpio_loopback_zero[7] (in) + 9 0.311750 2.210837 1.634589 3.634589 ^ gpio_loopback_zero[7] (in) gpio_loopback_zero[7] (net) - 2.210857 0.000000 3.638091 ^ gpio_analog_sel[7] (out) - 3.638091 data arrival time + 2.210840 0.000000 3.634589 ^ gpio_ib_mode_sel[7] (out) + 3.634589 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11843,13 +11675,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.638091 data arrival time + -3.634589 data arrival time --------------------------------------------------------------------------------------------- - 4.111909 slack (MET) + 4.115411 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11858,10 +11690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 2.213335 1.637849 3.637849 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.213354 0.000000 3.637849 ^ gpio_oeb[4] (out) - 3.637849 data arrival time + 9 0.311072 2.206963 1.634126 3.634125 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.207001 0.000000 3.634125 ^ gpio_holdover[1] (out) + 3.634125 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11871,13 +11703,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.637849 data arrival time + -3.634125 data arrival time --------------------------------------------------------------------------------------------- - 4.112152 slack (MET) + 4.115874 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11886,10 +11718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 2.207868 1.637784 3.637784 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.207919 0.000000 3.637784 ^ gpio_slow_sel[5] (out) - 3.637784 data arrival time + 9 0.311086 2.206109 1.634031 3.634031 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 2.206123 0.000000 3.634031 ^ gpio_holdover[6] (out) + 3.634031 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11899,13 +11731,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.637784 data arrival time + -3.634031 data arrival time --------------------------------------------------------------------------------------------- - 4.112216 slack (MET) + 4.115969 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11914,10 +11746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 2.211162 1.637527 3.637527 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.211189 0.000000 3.637527 ^ gpio_holdover[2] (out) - 3.637527 data arrival time + 9 0.311750 2.210837 1.633862 3.633862 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 2.210837 0.000000 3.633862 ^ gpio_oeb[7] (out) + 3.633862 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11927,13 +11759,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.637527 data arrival time + -3.633862 data arrival time --------------------------------------------------------------------------------------------- - 4.112473 slack (MET) + 4.116138 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11942,10 +11774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 2.214781 1.637501 3.637501 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 2.214795 0.000000 3.637501 ^ gpio_oeb[8] (out) - 3.637501 data arrival time + 9 0.311267 2.207868 1.633535 3.633535 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.207883 0.000000 3.633535 ^ gpio_vtrip_sel[5] (out) + 3.633535 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11955,13 +11787,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.637501 data arrival time + -3.633535 data arrival time --------------------------------------------------------------------------------------------- - 4.112499 slack (MET) + 4.116465 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11970,10 +11802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 2.207868 1.637335 3.637335 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.207914 0.000000 3.637335 ^ gpio_analog_en[5] (out) - 3.637335 data arrival time + 9 0.311072 2.206963 1.633331 3.633331 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.206994 0.000000 3.633331 ^ gpio_vtrip_sel[1] (out) + 3.633331 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11983,13 +11815,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.637335 data arrival time + -3.633331 data arrival time --------------------------------------------------------------------------------------------- - 4.112665 slack (MET) + 4.116669 slack (MET) Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11998,10 +11830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 2.207868 1.637263 3.637263 ^ gpio_loopback_zero[5] (in) + 9 0.311267 2.207868 1.632896 3.632896 ^ gpio_loopback_zero[5] (in) gpio_loopback_zero[5] (net) - 2.207913 0.000000 3.637263 ^ gpio_dm0[5] (out) - 3.637263 data arrival time + 2.207880 0.000000 3.632896 ^ gpio_ib_mode_sel[5] (out) + 3.632896 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12011,13 +11843,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.637263 data arrival time + -3.632896 data arrival time --------------------------------------------------------------------------------------------- - 4.112737 slack (MET) + 4.117104 slack (MET) Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12026,10 +11858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 2.206963 1.637265 3.637265 ^ gpio_loopback_zero[1] (in) + 9 0.311072 2.206963 1.632694 3.632694 ^ gpio_loopback_zero[1] (in) gpio_loopback_zero[1] (net) - 2.207037 0.000000 3.637265 ^ gpio_slow_sel[1] (out) - 3.637265 data arrival time + 2.206989 0.000000 3.632694 ^ gpio_ib_mode_sel[1] (out) + 3.632694 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12039,13 +11871,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.637265 data arrival time + -3.632694 data arrival time --------------------------------------------------------------------------------------------- - 4.112735 slack (MET) + 4.117307 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12054,10 +11886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 2.210837 1.637198 3.637198 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 2.210852 0.000000 3.637198 ^ gpio_holdover[7] (out) - 3.637198 data arrival time + 9 0.311267 2.207868 1.632169 3.632169 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.207876 0.000000 3.632169 ^ gpio_oeb[5] (out) + 3.632169 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12067,13 +11899,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.637198 data arrival time + -3.632169 data arrival time --------------------------------------------------------------------------------------------- - 4.112802 slack (MET) + 4.117832 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12082,10 +11914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 2.206963 1.637094 3.637094 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.207035 0.000000 3.637094 ^ gpio_analog_en[1] (out) - 3.637094 data arrival time + 9 0.311086 2.206109 1.632116 3.632116 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 2.206114 0.000000 3.632116 ^ gpio_vtrip_sel[6] (out) + 3.632116 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12095,13 +11927,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.637094 data arrival time + -3.632116 data arrival time --------------------------------------------------------------------------------------------- - 4.112906 slack (MET) + 4.117884 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12110,10 +11942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 2.207868 1.637053 3.637053 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.207911 0.000000 3.637053 ^ gpio_analog_pol[5] (out) - 3.637053 data arrival time + 9 0.311072 2.206963 1.631967 3.631967 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.206984 0.000000 3.631967 ^ gpio_oeb[1] (out) + 3.631967 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12123,13 +11955,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.637053 data arrival time + -3.631967 data arrival time --------------------------------------------------------------------------------------------- - 4.112947 slack (MET) + 4.118033 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12138,10 +11970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 2.206963 1.636718 3.636718 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.207030 0.000000 3.636718 ^ gpio_analog_pol[1] (out) - 3.636718 data arrival time + 9 0.310038 2.199549 1.631757 3.631757 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.199614 0.000000 3.631757 ^ gpio_slow_sel[11] (out) + 3.631757 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12151,13 +11983,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.636718 data arrival time + -3.631757 data arrival time --------------------------------------------------------------------------------------------- - 4.113282 slack (MET) + 4.118243 slack (MET) Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12166,10 +11998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 2.206109 1.636547 3.636547 ^ gpio_loopback_zero[6] (in) + 9 0.311086 2.206109 1.631421 3.631422 ^ gpio_loopback_zero[6] (in) gpio_loopback_zero[6] (net) - 2.206142 0.000000 3.636547 ^ gpio_slow_sel[6] (out) - 3.636547 data arrival time + 2.206112 0.000000 3.631422 ^ gpio_ib_mode_sel[6] (out) + 3.631422 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12179,13 +12011,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.636547 data arrival time + -3.631422 data arrival time --------------------------------------------------------------------------------------------- - 4.113453 slack (MET) + 4.118578 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12194,10 +12026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 2.206963 1.636483 3.636483 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.207027 0.000000 3.636483 ^ gpio_inp_dis[1] (out) - 3.636483 data arrival time + 9 0.310038 2.199549 1.631345 3.631345 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.199609 0.000000 3.631345 ^ gpio_analog_en[11] (out) + 3.631345 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12207,13 +12039,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.636483 data arrival time + -3.631345 data arrival time --------------------------------------------------------------------------------------------- - 4.113517 slack (MET) + 4.118655 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12222,10 +12054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 2.207868 1.636403 3.636403 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.207905 0.000000 3.636403 ^ gpio_analog_sel[5] (out) - 3.636403 data arrival time + 9 0.310038 2.199549 1.631164 3.631164 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.199607 0.000000 3.631164 ^ gpio_dm0[11] (out) + 3.631164 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12235,13 +12067,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.636403 data arrival time + -3.631164 data arrival time --------------------------------------------------------------------------------------------- - 4.113597 slack (MET) + 4.118836 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12250,10 +12082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 2.206109 1.636135 3.636135 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 2.206138 0.000000 3.636135 ^ gpio_analog_en[6] (out) - 3.636135 data arrival time + 9 0.310038 2.199549 1.630822 3.630822 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.199603 0.000000 3.630822 ^ gpio_analog_pol[11] (out) + 3.630822 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12263,13 +12095,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.636135 data arrival time + -3.630822 data arrival time --------------------------------------------------------------------------------------------- - 4.113865 slack (MET) + 4.119177 slack (MET) Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12278,10 +12110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 2.206109 1.635954 3.635954 ^ gpio_loopback_zero[6] (in) + 9 0.311086 2.206109 1.630714 3.630714 ^ gpio_loopback_zero[6] (in) gpio_loopback_zero[6] (net) - 2.206137 0.000000 3.635954 ^ gpio_dm0[6] (out) - 3.635954 data arrival time + 2.206109 0.000000 3.630714 ^ gpio_oeb[6] (out) + 3.630714 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12291,13 +12123,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.635954 data arrival time + -3.630714 data arrival time --------------------------------------------------------------------------------------------- - 4.114046 slack (MET) + 4.119287 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12306,10 +12138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 2.206109 1.635684 3.635684 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 2.206135 0.000000 3.635684 ^ gpio_analog_pol[6] (out) - 3.635684 data arrival time + 9 0.310038 2.199549 1.630199 3.630199 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.199596 0.000000 3.630199 ^ gpio_analog_sel[11] (out) + 3.630199 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12319,13 +12151,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.635684 data arrival time + -3.630199 data arrival time --------------------------------------------------------------------------------------------- - 4.114316 slack (MET) + 4.119801 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12334,10 +12166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 2.211162 1.635556 3.635556 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.211176 0.000000 3.635556 ^ gpio_vtrip_sel[2] (out) - 3.635556 data arrival time + 9 0.310038 2.199549 1.629309 3.629309 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.199587 0.000000 3.629309 ^ gpio_holdover[11] (out) + 3.629309 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12347,13 +12179,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.635556 data arrival time + -3.629309 data arrival time --------------------------------------------------------------------------------------------- - 4.114444 slack (MET) + 4.120690 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12362,10 +12194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 2.207868 1.635508 3.635508 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.207897 0.000000 3.635508 ^ gpio_holdover[5] (out) - 3.635508 data arrival time + 9 0.310038 2.199549 1.627343 3.627343 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.199571 0.000000 3.627343 ^ gpio_vtrip_sel[11] (out) + 3.627343 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12375,13 +12207,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.635508 data arrival time + -3.627343 data arrival time --------------------------------------------------------------------------------------------- - 4.114492 slack (MET) + 4.122657 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12390,10 +12222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 2.210837 1.635227 3.635227 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 2.210842 0.000000 3.635227 ^ gpio_vtrip_sel[7] (out) - 3.635227 data arrival time + 9 0.310038 2.199549 1.626707 3.626707 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.199566 0.000000 3.626707 ^ gpio_ib_mode_sel[11] (out) + 3.626707 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12403,13 +12235,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.635227 data arrival time + -3.626707 data arrival time --------------------------------------------------------------------------------------------- - 4.114773 slack (MET) + 4.123293 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12418,10 +12250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 2.206963 1.635123 3.635123 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.207011 0.000000 3.635123 ^ gpio_analog_sel[1] (out) - 3.635123 data arrival time + 9 0.310038 2.199549 1.625981 3.625981 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.199562 0.000000 3.625981 ^ gpio_oeb[11] (out) + 3.625981 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12431,13 +12263,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.635123 data arrival time + -3.625981 data arrival time --------------------------------------------------------------------------------------------- - 4.114877 slack (MET) + 4.124019 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12446,10 +12278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 2.206109 1.634921 3.634921 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 2.206129 0.000000 3.634921 ^ gpio_analog_sel[6] (out) - 3.634921 data arrival time + 4 0.142806 1.023721 0.752317 2.752317 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 1.023721 0.000000 2.752317 ^ gpio_dm1[1] (out) + 2.752317 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12459,13 +12291,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.634921 data arrival time + -2.752317 data arrival time --------------------------------------------------------------------------------------------- - 4.115079 slack (MET) + 4.997683 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12474,10 +12306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 2.211162 1.634918 3.634917 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.211172 0.000000 3.634917 ^ gpio_ib_mode_sel[2] (out) - 3.634917 data arrival time + 4 0.142806 1.023721 0.752273 2.752273 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 1.023721 0.000000 2.752273 ^ gpio_dm0[1] (out) + 2.752273 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12487,13 +12319,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.634917 data arrival time + -2.752273 data arrival time --------------------------------------------------------------------------------------------- - 4.115083 slack (MET) + 4.997727 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12502,10 +12334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 2.210837 1.634589 3.634589 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 2.210840 0.000000 3.634589 ^ gpio_ib_mode_sel[7] (out) - 3.634589 data arrival time + 4 0.142806 1.023721 0.752069 2.752069 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 1.023721 0.000000 2.752069 ^ gpio_dm2[1] (out) + 2.752069 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12515,13 +12347,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.634589 data arrival time + -2.752069 data arrival time --------------------------------------------------------------------------------------------- - 4.115411 slack (MET) + 4.997931 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12530,10 +12362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 2.206963 1.634126 3.634125 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.207001 0.000000 3.634125 ^ gpio_holdover[1] (out) - 3.634125 data arrival time + 4 0.142806 1.023721 0.751982 2.751981 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 1.023721 0.000000 2.751981 ^ gpio_out[1] (out) + 2.751981 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12543,13 +12375,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.634125 data arrival time + -2.751981 data arrival time --------------------------------------------------------------------------------------------- - 4.115874 slack (MET) + 4.998018 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12558,10 +12390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 2.211162 1.634072 3.634072 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.211169 0.000000 3.634072 ^ gpio_oeb[2] (out) - 3.634072 data arrival time + 3 0.117183 0.840380 0.616861 2.616861 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.840382 0.000000 2.616861 ^ gpio_dm1[29] (out) + 2.616861 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12571,13 +12403,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.634072 data arrival time + -2.616861 data arrival time --------------------------------------------------------------------------------------------- - 4.115928 slack (MET) + 5.133140 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12586,10 +12418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 2.206109 1.634031 3.634031 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 2.206123 0.000000 3.634031 ^ gpio_holdover[6] (out) - 3.634031 data arrival time + 3 0.117183 0.840380 0.616785 2.616785 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.840382 0.000000 2.616785 ^ gpio_inp_dis[29] (out) + 2.616785 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12599,13 +12431,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.634031 data arrival time + -2.616785 data arrival time --------------------------------------------------------------------------------------------- - 4.115969 slack (MET) + 5.133215 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12614,10 +12446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 2.210837 1.633862 3.633862 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 2.210837 0.000000 3.633862 ^ gpio_oeb[7] (out) - 3.633862 data arrival time + 3 0.117183 0.840380 0.616623 2.616623 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.840381 0.000000 2.616623 ^ gpio_dm2[29] (out) + 2.616623 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12627,13 +12459,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.633862 data arrival time + -2.616623 data arrival time --------------------------------------------------------------------------------------------- - 4.116138 slack (MET) + 5.133377 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12642,10 +12474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 2.207868 1.633535 3.633535 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.207883 0.000000 3.633535 ^ gpio_vtrip_sel[5] (out) - 3.633535 data arrival time + 3 0.114286 0.819675 0.601839 2.601839 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.819679 0.000000 2.601839 ^ gpio_dm1[28] (out) + 2.601839 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12655,13 +12487,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.633535 data arrival time + -2.601839 data arrival time --------------------------------------------------------------------------------------------- - 4.116465 slack (MET) + 5.148161 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12670,10 +12502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 2.206963 1.633331 3.633331 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.206994 0.000000 3.633331 ^ gpio_vtrip_sel[1] (out) - 3.633331 data arrival time + 3 0.114286 0.819675 0.601390 2.601390 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.819677 0.000000 2.601390 ^ gpio_inp_dis[28] (out) + 2.601390 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12683,13 +12515,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.633331 data arrival time + -2.601390 data arrival time --------------------------------------------------------------------------------------------- - 4.116669 slack (MET) + 5.148610 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12698,10 +12530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 2.207868 1.632896 3.632896 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.207880 0.000000 3.632896 ^ gpio_ib_mode_sel[5] (out) - 3.632896 data arrival time + 3 0.114286 0.819675 0.601204 2.601204 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.819676 0.000000 2.601204 ^ gpio_dm2[28] (out) + 2.601204 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12711,13 +12543,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.632896 data arrival time + -2.601204 data arrival time --------------------------------------------------------------------------------------------- - 4.117104 slack (MET) + 5.148796 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12726,10 +12558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 2.206963 1.632694 3.632694 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.206989 0.000000 3.632694 ^ gpio_ib_mode_sel[1] (out) - 3.632694 data arrival time + 3 0.114205 0.819055 0.601102 2.601102 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.819057 0.000000 2.601102 ^ gpio_dm1[27] (out) + 2.601102 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12739,13 +12571,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.632694 data arrival time + -2.601102 data arrival time --------------------------------------------------------------------------------------------- - 4.117307 slack (MET) + 5.148898 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12754,10 +12586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 2.207868 1.632169 3.632169 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.207876 0.000000 3.632169 ^ gpio_oeb[5] (out) - 3.632169 data arrival time + 3 0.114205 0.819055 0.601027 2.601027 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.819057 0.000000 2.601027 ^ gpio_inp_dis[27] (out) + 2.601027 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12767,13 +12599,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.632169 data arrival time + -2.601027 data arrival time --------------------------------------------------------------------------------------------- - 4.117832 slack (MET) + 5.148973 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12782,10 +12614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 2.206109 1.632116 3.632116 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 2.206114 0.000000 3.632116 ^ gpio_vtrip_sel[6] (out) - 3.632116 data arrival time + 3 0.114205 0.819055 0.600876 2.600876 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.819057 0.000000 2.600876 ^ gpio_dm2[27] (out) + 2.600876 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12795,13 +12627,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.632116 data arrival time + -2.600876 data arrival time --------------------------------------------------------------------------------------------- - 4.117884 slack (MET) + 5.149124 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12810,10 +12642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 2.206963 1.631967 3.631967 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.206984 0.000000 3.631967 ^ gpio_oeb[1] (out) - 3.631967 data arrival time + 3 0.112791 0.808990 0.593948 2.593948 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.808994 0.000000 2.593948 ^ gpio_dm1[24] (out) + 2.593948 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12823,13 +12655,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.631967 data arrival time + -2.593948 data arrival time --------------------------------------------------------------------------------------------- - 4.118033 slack (MET) + 5.156052 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12838,10 +12670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 2.206109 1.631421 3.631422 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 2.206112 0.000000 3.631422 ^ gpio_ib_mode_sel[6] (out) - 3.631422 data arrival time + 3 0.112791 0.808990 0.593471 2.593471 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.808992 0.000000 2.593471 ^ gpio_inp_dis[24] (out) + 2.593471 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12851,13 +12683,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.631422 data arrival time + -2.593471 data arrival time --------------------------------------------------------------------------------------------- - 4.118578 slack (MET) + 5.156528 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12866,10 +12698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 2.206109 1.630714 3.630714 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 2.206109 0.000000 3.630714 ^ gpio_oeb[6] (out) - 3.630714 data arrival time + 3 0.112791 0.808990 0.593333 2.593333 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.808991 0.000000 2.593333 ^ gpio_dm2[24] (out) + 2.593333 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12879,13 +12711,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.630714 data arrival time + -2.593333 data arrival time --------------------------------------------------------------------------------------------- - 4.119287 slack (MET) + 5.156667 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12894,10 +12726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.142806 1.023721 0.752317 2.752317 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 1.023721 0.000000 2.752317 ^ gpio_dm1[1] (out) - 2.752317 data arrival time + 3 0.112622 0.807733 0.592739 2.592739 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.807735 0.000000 2.592739 ^ gpio_dm1[26] (out) + 2.592739 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12907,13 +12739,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.752317 data arrival time + -2.592739 data arrival time --------------------------------------------------------------------------------------------- - 4.997683 slack (MET) + 5.157260 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12922,10 +12754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.142806 1.023721 0.752273 2.752273 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 1.023721 0.000000 2.752273 ^ gpio_dm0[1] (out) - 2.752273 data arrival time + 3 0.112622 0.807733 0.592667 2.592667 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.807735 0.000000 2.592667 ^ gpio_inp_dis[26] (out) + 2.592667 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12935,13 +12767,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.752273 data arrival time + -2.592667 data arrival time --------------------------------------------------------------------------------------------- - 4.997727 slack (MET) + 5.157333 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12950,10 +12782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.142806 1.023721 0.752069 2.752069 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 1.023721 0.000000 2.752069 ^ gpio_dm2[1] (out) - 2.752069 data arrival time + 3 0.112622 0.807733 0.592517 2.592517 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.807734 0.000000 2.592517 ^ gpio_dm2[26] (out) + 2.592517 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12963,13 +12795,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.752069 data arrival time + -2.592517 data arrival time --------------------------------------------------------------------------------------------- - 4.997931 slack (MET) + 5.157483 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12978,10 +12810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.142806 1.023721 0.751982 2.751981 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 1.023721 0.000000 2.751981 ^ gpio_out[1] (out) - 2.751981 data arrival time + 3 0.112479 0.806702 0.591986 2.591986 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.806704 0.000000 2.591986 ^ gpio_dm1[33] (out) + 2.591986 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12991,13 +12823,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.751981 data arrival time + -2.591986 data arrival time --------------------------------------------------------------------------------------------- - 4.998018 slack (MET) + 5.158014 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13006,10 +12838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111250 0.797827 0.585404 2.585403 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.797827 0.000000 2.585403 ^ gpio_dm1[7] (out) - 2.585403 data arrival time + 3 0.112479 0.806702 0.591914 2.591914 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.806704 0.000000 2.591914 ^ gpio_inp_dis[33] (out) + 2.591914 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13019,13 +12851,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.585403 data arrival time + -2.591914 data arrival time --------------------------------------------------------------------------------------------- - 5.164597 slack (MET) + 5.158087 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13034,10 +12866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111250 0.797827 0.585328 2.585328 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.797827 0.000000 2.585328 ^ gpio_inp_dis[7] (out) - 2.585328 data arrival time + 3 0.112479 0.806702 0.591745 2.591745 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.806703 0.000000 2.591745 ^ gpio_dm2[33] (out) + 2.591745 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13047,13 +12879,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.585328 data arrival time + -2.591745 data arrival time --------------------------------------------------------------------------------------------- - 5.164672 slack (MET) + 5.158255 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13062,10 +12894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111250 0.797827 0.585174 2.585174 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.797827 0.000000 2.585174 ^ gpio_dm2[7] (out) - 2.585174 data arrival time + 3 0.112147 0.804472 0.590676 2.590676 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.804478 0.000000 2.590676 ^ gpio_dm1[34] (out) + 2.590676 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13075,13 +12907,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.585174 data arrival time + -2.590676 data arrival time --------------------------------------------------------------------------------------------- - 5.164826 slack (MET) + 5.159324 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13090,10 +12922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109733 0.786975 0.577389 2.577389 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.786976 0.000000 2.577389 ^ gpio_dm1[3] (out) - 2.577389 data arrival time + 3 0.112147 0.804472 0.590552 2.590552 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.804477 0.000000 2.590552 ^ gpio_inp_dis[34] (out) + 2.590552 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13103,13 +12935,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.577389 data arrival time + -2.590552 data arrival time --------------------------------------------------------------------------------------------- - 5.172611 slack (MET) + 5.159448 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13118,10 +12950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109733 0.786975 0.577315 2.577315 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.786975 0.000000 2.577315 ^ gpio_inp_dis[3] (out) - 2.577315 data arrival time + 3 0.112093 0.804127 0.590412 2.590412 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.804134 0.000000 2.590412 ^ gpio_dm1[25] (out) + 2.590412 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13131,13 +12963,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.577315 data arrival time + -2.590412 data arrival time --------------------------------------------------------------------------------------------- - 5.172685 slack (MET) + 5.159588 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13146,10 +12978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109733 0.786975 0.577165 2.577165 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.786975 0.000000 2.577165 ^ gpio_dm2[3] (out) - 2.577165 data arrival time + 3 0.112093 0.804127 0.590281 2.590281 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.804133 0.000000 2.590281 ^ gpio_inp_dis[25] (out) + 2.590281 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13159,13 +12991,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.577165 data arrival time + -2.590281 data arrival time --------------------------------------------------------------------------------------------- - 5.172836 slack (MET) + 5.159719 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13174,10 +13006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109634 0.786257 0.576857 2.576857 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.786257 0.000000 2.576857 ^ gpio_dm1[8] (out) - 2.576857 data arrival time + 3 0.112147 0.804472 0.589595 2.589595 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.804473 0.000000 2.589595 ^ gpio_dm2[34] (out) + 2.589595 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13187,13 +13019,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.576857 data arrival time + -2.589595 data arrival time --------------------------------------------------------------------------------------------- - 5.173143 slack (MET) + 5.160405 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13202,10 +13034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109634 0.786257 0.576784 2.576784 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.786257 0.000000 2.576784 ^ gpio_inp_dis[8] (out) - 2.576784 data arrival time + 3 0.112093 0.804127 0.589383 2.589383 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.804129 0.000000 2.589383 ^ gpio_dm2[25] (out) + 2.589383 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13215,13 +13047,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.576784 data arrival time + -2.589383 data arrival time --------------------------------------------------------------------------------------------- - 5.173216 slack (MET) + 5.160617 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13230,10 +13062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109634 0.786257 0.576634 2.576634 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.786257 0.000000 2.576634 ^ gpio_dm2[8] (out) - 2.576634 data arrival time + 3 0.111250 0.797827 0.585404 2.585403 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.797827 0.000000 2.585403 ^ gpio_dm1[7] (out) + 2.585403 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13243,13 +13075,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.576634 data arrival time + -2.585403 data arrival time --------------------------------------------------------------------------------------------- - 5.173367 slack (MET) + 5.164597 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13258,10 +13090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109564 0.785754 0.576486 2.576486 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.785754 0.000000 2.576486 ^ gpio_dm1[11] (out) - 2.576486 data arrival time + 3 0.111250 0.797827 0.585328 2.585328 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.797827 0.000000 2.585328 ^ gpio_inp_dis[7] (out) + 2.585328 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13271,13 +13103,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.576486 data arrival time + -2.585328 data arrival time --------------------------------------------------------------------------------------------- - 5.173514 slack (MET) + 5.164672 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13286,10 +13118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109564 0.785754 0.576412 2.576412 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.785754 0.000000 2.576412 ^ gpio_inp_dis[11] (out) - 2.576412 data arrival time + 3 0.111250 0.797827 0.585174 2.585174 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.797827 0.000000 2.585174 ^ gpio_dm2[7] (out) + 2.585174 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13299,13 +13131,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.576412 data arrival time + -2.585174 data arrival time --------------------------------------------------------------------------------------------- - 5.173587 slack (MET) + 5.164826 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13314,10 +13146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109538 0.785583 0.576365 2.576365 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.785584 0.000000 2.576365 ^ gpio_dm1[2] (out) - 2.576365 data arrival time + 3 0.111041 0.796586 0.585044 2.585044 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.796594 0.000000 2.585044 ^ gpio_dm1[32] (out) + 2.585044 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13327,13 +13159,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.576365 data arrival time + -2.585044 data arrival time --------------------------------------------------------------------------------------------- - 5.173635 slack (MET) + 5.164956 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13342,10 +13174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109538 0.785583 0.576290 2.576290 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.785583 0.000000 2.576290 ^ gpio_inp_dis[2] (out) - 2.576290 data arrival time + 3 0.111041 0.796586 0.584622 2.584622 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.796591 0.000000 2.584622 ^ gpio_inp_dis[32] (out) + 2.584622 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13355,13 +13187,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.576290 data arrival time + -2.584622 data arrival time --------------------------------------------------------------------------------------------- - 5.173709 slack (MET) + 5.165378 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13370,10 +13202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109564 0.785754 0.576262 2.576262 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.785754 0.000000 2.576262 ^ gpio_dm2[11] (out) - 2.576262 data arrival time + 3 0.111033 0.796346 0.584327 2.584327 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.796347 0.000000 2.584327 ^ gpio_dm1[30] (out) + 2.584327 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13383,13 +13215,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.576262 data arrival time + -2.584327 data arrival time --------------------------------------------------------------------------------------------- - 5.173738 slack (MET) + 5.165673 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13398,10 +13230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109538 0.785583 0.576141 2.576141 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.785583 0.000000 2.576141 ^ gpio_dm2[2] (out) - 2.576141 data arrival time + 3 0.111033 0.796346 0.584264 2.584264 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.796347 0.000000 2.584264 ^ gpio_inp_dis[30] (out) + 2.584264 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13411,13 +13243,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.576141 data arrival time + -2.584264 data arrival time --------------------------------------------------------------------------------------------- - 5.173859 slack (MET) + 5.165736 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13426,10 +13258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109438 0.784858 0.575826 2.575826 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.784859 0.000000 2.575826 ^ gpio_dm1[4] (out) - 2.575826 data arrival time + 3 0.111033 0.796346 0.584086 2.584086 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.796347 0.000000 2.584086 ^ gpio_dm2[30] (out) + 2.584086 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13439,13 +13271,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.575826 data arrival time + -2.584086 data arrival time --------------------------------------------------------------------------------------------- - 5.174174 slack (MET) + 5.165914 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13454,10 +13286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109438 0.784858 0.575753 2.575752 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.784858 0.000000 2.575752 ^ gpio_inp_dis[4] (out) - 2.575752 data arrival time + 3 0.111041 0.796586 0.583696 2.583696 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.796587 0.000000 2.583696 ^ gpio_dm2[32] (out) + 2.583696 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13467,13 +13299,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.575752 data arrival time + -2.583696 data arrival time --------------------------------------------------------------------------------------------- - 5.174247 slack (MET) + 5.166304 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13482,10 +13314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109438 0.784858 0.575602 2.575602 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.784858 0.000000 2.575602 ^ gpio_dm2[4] (out) - 2.575602 data arrival time + 3 0.110660 0.793661 0.582494 2.582494 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.793664 0.000000 2.582494 ^ gpio_dm1[2] (out) + 2.582494 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13495,13 +13327,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.575602 data arrival time + -2.582494 data arrival time --------------------------------------------------------------------------------------------- - 5.174398 slack (MET) + 5.167506 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13510,10 +13342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109022 0.781929 0.573788 2.573788 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.781931 0.000000 2.573788 ^ gpio_dm1[5] (out) - 2.573788 data arrival time + 3 0.110660 0.793661 0.582241 2.582241 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.793663 0.000000 2.582241 ^ gpio_inp_dis[2] (out) + 2.582241 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13523,13 +13355,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.573788 data arrival time + -2.582241 data arrival time --------------------------------------------------------------------------------------------- - 5.176212 slack (MET) + 5.167759 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13538,10 +13370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108948 0.781563 0.573725 2.573725 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.781569 0.000000 2.573725 ^ gpio_dm1[10] (out) - 2.573725 data arrival time + 3 0.110660 0.793661 0.581978 2.581979 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.793661 0.000000 2.581979 ^ gpio_dm2[2] (out) + 2.581979 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13551,13 +13383,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.573725 data arrival time + -2.581979 data arrival time --------------------------------------------------------------------------------------------- - 5.176275 slack (MET) + 5.168022 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13566,10 +13398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108948 0.781563 0.573602 2.573602 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.781568 0.000000 2.573602 ^ gpio_inp_dis[10] (out) - 2.573602 data arrival time + 3 0.110540 0.792813 0.581807 2.581807 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.792815 0.000000 2.581807 ^ gpio_dm1[31] (out) + 2.581807 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13579,13 +13411,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.573602 data arrival time + -2.581807 data arrival time --------------------------------------------------------------------------------------------- - 5.176398 slack (MET) + 5.168193 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13594,10 +13426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109022 0.781929 0.573575 2.573575 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.781930 0.000000 2.573575 ^ gpio_inp_dis[5] (out) - 2.573575 data arrival time + 3 0.110540 0.792813 0.581591 2.581591 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.792814 0.000000 2.581591 ^ gpio_inp_dis[31] (out) + 2.581591 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13607,13 +13439,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.573575 data arrival time + -2.581591 data arrival time --------------------------------------------------------------------------------------------- - 5.176425 slack (MET) + 5.168409 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13622,10 +13454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109022 0.781929 0.573353 2.573353 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.781929 0.000000 2.573353 ^ gpio_dm2[5] (out) - 2.573353 data arrival time + 3 0.110540 0.792813 0.581443 2.581443 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.792813 0.000000 2.581443 ^ gpio_dm2[31] (out) + 2.581443 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13635,13 +13467,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.573353 data arrival time + -2.581443 data arrival time --------------------------------------------------------------------------------------------- - 5.176647 slack (MET) + 5.168557 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13650,10 +13482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108967 0.781476 0.573326 2.573326 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.781476 0.000000 2.573326 ^ gpio_dm1[12] (out) - 2.573326 data arrival time + 3 0.109733 0.786975 0.577389 2.577389 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.786976 0.000000 2.577389 ^ gpio_dm1[3] (out) + 2.577389 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13663,13 +13495,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.573326 data arrival time + -2.577389 data arrival time --------------------------------------------------------------------------------------------- - 5.176674 slack (MET) + 5.172611 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13678,10 +13510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108967 0.781476 0.573252 2.573252 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.781476 0.000000 2.573252 ^ gpio_inp_dis[12] (out) - 2.573252 data arrival time + 3 0.109733 0.786975 0.577315 2.577315 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.786975 0.000000 2.577315 ^ gpio_inp_dis[3] (out) + 2.577315 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13691,13 +13523,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.573252 data arrival time + -2.577315 data arrival time --------------------------------------------------------------------------------------------- - 5.176748 slack (MET) + 5.172685 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13706,10 +13538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108967 0.781476 0.573102 2.573102 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.781476 0.000000 2.573102 ^ gpio_dm2[12] (out) - 2.573102 data arrival time + 3 0.109733 0.786975 0.577165 2.577165 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.786975 0.000000 2.577165 ^ gpio_dm2[3] (out) + 2.577165 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13719,13 +13551,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.573102 data arrival time + -2.577165 data arrival time --------------------------------------------------------------------------------------------- - 5.176898 slack (MET) + 5.172836 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13734,10 +13566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108885 0.780901 0.572902 2.572902 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.780901 0.000000 2.572902 ^ gpio_dm1[6] (out) - 2.572902 data arrival time + 3 0.109634 0.786257 0.576857 2.576857 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.786257 0.000000 2.576857 ^ gpio_dm1[8] (out) + 2.576857 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13747,13 +13579,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.572902 data arrival time + -2.576857 data arrival time --------------------------------------------------------------------------------------------- - 5.177098 slack (MET) + 5.173143 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13762,10 +13594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108885 0.780901 0.572830 2.572830 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.780901 0.000000 2.572830 ^ gpio_inp_dis[6] (out) - 2.572830 data arrival time + 3 0.109634 0.786257 0.576784 2.576784 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.786257 0.000000 2.576784 ^ gpio_inp_dis[8] (out) + 2.576784 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13775,13 +13607,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.572830 data arrival time + -2.576784 data arrival time --------------------------------------------------------------------------------------------- - 5.177170 slack (MET) + 5.173216 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13790,10 +13622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108885 0.780901 0.572681 2.572681 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.780901 0.000000 2.572681 ^ gpio_dm2[6] (out) - 2.572681 data arrival time + 3 0.109634 0.786257 0.576634 2.576634 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.786257 0.000000 2.576634 ^ gpio_dm2[8] (out) + 2.576634 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13803,13 +13635,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.572681 data arrival time + -2.576634 data arrival time --------------------------------------------------------------------------------------------- - 5.177319 slack (MET) + 5.173367 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13818,10 +13650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108948 0.781563 0.572666 2.572665 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.781564 0.000000 2.572665 ^ gpio_dm2[10] (out) - 2.572665 data arrival time + 3 0.109438 0.784858 0.575826 2.575826 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.784859 0.000000 2.575826 ^ gpio_dm1[4] (out) + 2.575826 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13831,13 +13663,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.572665 data arrival time + -2.575826 data arrival time --------------------------------------------------------------------------------------------- - 5.177334 slack (MET) + 5.174174 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13846,10 +13678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108308 0.776946 0.570503 2.570503 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.776952 0.000000 2.570503 ^ gpio_dm1[9] (out) - 2.570503 data arrival time + 3 0.109438 0.784858 0.575753 2.575752 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.784858 0.000000 2.575752 ^ gpio_inp_dis[4] (out) + 2.575752 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13859,13 +13691,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.570503 data arrival time + -2.575752 data arrival time --------------------------------------------------------------------------------------------- - 5.179497 slack (MET) + 5.174247 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13874,10 +13706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108308 0.776946 0.570091 2.570091 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.776950 0.000000 2.570091 ^ gpio_inp_dis[9] (out) - 2.570091 data arrival time + 3 0.109438 0.784858 0.575602 2.575602 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.784858 0.000000 2.575602 ^ gpio_dm2[4] (out) + 2.575602 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13887,13 +13719,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.570091 data arrival time + -2.575602 data arrival time --------------------------------------------------------------------------------------------- - 5.179909 slack (MET) + 5.174398 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13902,10 +13734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108308 0.776946 0.569174 2.569174 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.776946 0.000000 2.569174 ^ gpio_dm2[9] (out) - 2.569174 data arrival time + 3 0.109055 0.782105 0.573791 2.573791 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.782105 0.000000 2.573791 ^ gpio_dm1[12] (out) + 2.573791 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13915,13 +13747,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.569174 data arrival time + -2.573791 data arrival time --------------------------------------------------------------------------------------------- - 5.180826 slack (MET) + 5.176209 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13930,10 +13762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076833 0.551464 0.403424 2.403424 ^ gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.551465 0.000000 2.403424 ^ gpio_inp_dis[15] (out) - 2.403424 data arrival time + 3 0.109022 0.781929 0.573788 2.573788 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.781931 0.000000 2.573788 ^ gpio_dm1[5] (out) + 2.573788 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13943,13 +13775,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.403424 data arrival time + -2.573788 data arrival time --------------------------------------------------------------------------------------------- - 5.346576 slack (MET) + 5.176212 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13958,10 +13790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076833 0.551464 0.403245 2.403245 ^ gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.551464 0.000000 2.403245 ^ gpio_oeb[15] (out) - 2.403245 data arrival time + 3 0.109055 0.782105 0.573717 2.573717 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.782105 0.000000 2.573717 ^ gpio_inp_dis[12] (out) + 2.573717 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13971,13 +13803,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.403245 data arrival time + -2.573717 data arrival time --------------------------------------------------------------------------------------------- - 5.346755 slack (MET) + 5.176283 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13986,10 +13818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076750 0.550865 0.402980 2.402980 ^ gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.550866 0.000000 2.402980 ^ gpio_inp_dis[19] (out) - 2.402980 data arrival time + 3 0.109022 0.781929 0.573575 2.573575 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.781930 0.000000 2.573575 ^ gpio_inp_dis[5] (out) + 2.573575 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13999,13 +13831,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.402980 data arrival time + -2.573575 data arrival time --------------------------------------------------------------------------------------------- - 5.347020 slack (MET) + 5.176425 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14013,11 +13845,11 @@ Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 2 0.076750 0.550865 0.402804 2.402804 ^ gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.550865 0.000000 2.402804 ^ gpio_oeb[19] (out) - 2.402804 data arrival time + 2.000000 2.000000 ^ input external delay + 3 0.109055 0.782105 0.573567 2.573567 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.782105 0.000000 2.573567 ^ gpio_dm2[12] (out) + 2.573567 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14027,13 +13859,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.402804 data arrival time + -2.573567 data arrival time --------------------------------------------------------------------------------------------- - 5.347196 slack (MET) + 5.176433 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14042,10 +13874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076473 0.548900 0.401614 2.401614 ^ gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.548901 0.000000 2.401614 ^ gpio_inp_dis[20] (out) - 2.401614 data arrival time + 3 0.109022 0.781929 0.573353 2.573353 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.781929 0.000000 2.573353 ^ gpio_dm2[5] (out) + 2.573353 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14055,13 +13887,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.401614 data arrival time + -2.573353 data arrival time --------------------------------------------------------------------------------------------- - 5.348386 slack (MET) + 5.176647 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14070,10 +13902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076491 0.549003 0.401608 2.401608 ^ gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.549004 0.000000 2.401608 ^ gpio_inp_dis[21] (out) - 2.401608 data arrival time + 3 0.108885 0.780901 0.572902 2.572902 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.780901 0.000000 2.572902 ^ gpio_dm1[6] (out) + 2.572902 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14083,13 +13915,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.401608 data arrival time + -2.572902 data arrival time --------------------------------------------------------------------------------------------- - 5.348392 slack (MET) + 5.177098 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14098,10 +13930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076491 0.549003 0.401417 2.401417 ^ gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.549003 0.000000 2.401417 ^ gpio_oeb[21] (out) - 2.401417 data arrival time + 3 0.108885 0.780901 0.572830 2.572830 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.780901 0.000000 2.572830 ^ gpio_inp_dis[6] (out) + 2.572830 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14111,13 +13943,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.401417 data arrival time + -2.572830 data arrival time --------------------------------------------------------------------------------------------- - 5.348583 slack (MET) + 5.177170 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14126,10 +13958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076473 0.548900 0.401263 2.401263 ^ gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.548900 0.000000 2.401263 ^ gpio_oeb[20] (out) - 2.401263 data arrival time + 3 0.108753 0.780171 0.572695 2.572695 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.780177 0.000000 2.572695 ^ gpio_dm1[10] (out) + 2.572695 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14139,13 +13971,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.401263 data arrival time + -2.572695 data arrival time --------------------------------------------------------------------------------------------- - 5.348737 slack (MET) + 5.177305 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14154,10 +13986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076270 0.547424 0.400436 2.400436 ^ gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.547425 0.000000 2.400436 ^ gpio_inp_dis[22] (out) - 2.400436 data arrival time + 3 0.108885 0.780901 0.572681 2.572681 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.780901 0.000000 2.572681 ^ gpio_dm2[6] (out) + 2.572681 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14167,13 +13999,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.400436 data arrival time + -2.572681 data arrival time --------------------------------------------------------------------------------------------- - 5.349564 slack (MET) + 5.177319 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14182,10 +14014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076270 0.547424 0.400260 2.400260 ^ gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.547424 0.000000 2.400260 ^ gpio_oeb[22] (out) - 2.400260 data arrival time + 3 0.108753 0.780171 0.572572 2.572572 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.780176 0.000000 2.572572 ^ gpio_inp_dis[10] (out) + 2.572572 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14195,13 +14027,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.400260 data arrival time + -2.572572 data arrival time --------------------------------------------------------------------------------------------- - 5.349741 slack (MET) + 5.177427 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14210,10 +14042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075895 0.544722 0.398447 2.398447 ^ gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.544723 0.000000 2.398447 ^ gpio_inp_dis[27] (out) - 2.398447 data arrival time + 3 0.108753 0.780171 0.571636 2.571636 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.780172 0.000000 2.571636 ^ gpio_dm2[10] (out) + 2.571636 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14223,13 +14055,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.398447 data arrival time + -2.571636 data arrival time --------------------------------------------------------------------------------------------- - 5.351553 slack (MET) + 5.178365 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14238,10 +14070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075895 0.544722 0.398252 2.398252 ^ gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.544722 0.000000 2.398252 ^ gpio_oeb[27] (out) - 2.398252 data arrival time + 3 0.108526 0.778318 0.570993 2.570993 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.778318 0.000000 2.570993 ^ gpio_dm1[11] (out) + 2.570993 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14251,13 +14083,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.398252 data arrival time + -2.570993 data arrival time --------------------------------------------------------------------------------------------- - 5.351748 slack (MET) + 5.179007 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14266,10 +14098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075844 0.544356 0.398181 2.398181 ^ gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.544356 0.000000 2.398181 ^ gpio_inp_dis[37] (out) - 2.398181 data arrival time + 3 0.108526 0.778318 0.570921 2.570921 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.778318 0.000000 2.570921 ^ gpio_inp_dis[11] (out) + 2.570921 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14279,13 +14111,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.398181 data arrival time + -2.570921 data arrival time --------------------------------------------------------------------------------------------- - 5.351819 slack (MET) + 5.179079 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14294,10 +14126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075844 0.544356 0.397972 2.397972 ^ gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.544356 0.000000 2.397972 ^ gpio_oeb[37] (out) - 2.397972 data arrival time + 3 0.108526 0.778318 0.570772 2.570772 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.778318 0.000000 2.570772 ^ gpio_dm2[11] (out) + 2.570772 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14307,13 +14139,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.397972 data arrival time + -2.570772 data arrival time --------------------------------------------------------------------------------------------- - 5.352028 slack (MET) + 5.179228 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14322,10 +14154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075619 0.542750 0.396987 2.396987 ^ gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.542751 0.000000 2.396987 ^ gpio_inp_dis[25] (out) - 2.396987 data arrival time + 3 0.108308 0.776946 0.570503 2.570503 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.776952 0.000000 2.570503 ^ gpio_dm1[9] (out) + 2.570503 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14335,13 +14167,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.396987 data arrival time + -2.570503 data arrival time --------------------------------------------------------------------------------------------- - 5.353014 slack (MET) + 5.179497 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14350,10 +14182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075553 0.542621 0.396980 2.396980 ^ gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.542630 0.000000 2.396980 ^ gpio_inp_dis[36] (out) - 2.396980 data arrival time + 3 0.108308 0.776946 0.570091 2.570091 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.776950 0.000000 2.570091 ^ gpio_inp_dis[9] (out) + 2.570091 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14363,13 +14195,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.396980 data arrival time + -2.570091 data arrival time --------------------------------------------------------------------------------------------- - 5.353020 slack (MET) + 5.179909 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14378,10 +14210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075619 0.542750 0.396804 2.396804 ^ gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.542750 0.000000 2.396804 ^ gpio_oeb[25] (out) - 2.396804 data arrival time + 3 0.108308 0.776946 0.569174 2.569174 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.776946 0.000000 2.569174 ^ gpio_dm2[9] (out) + 2.569174 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14391,13 +14223,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.396804 data arrival time + -2.569174 data arrival time --------------------------------------------------------------------------------------------- - 5.353196 slack (MET) + 5.180826 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14406,10 +14238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075553 0.542621 0.396749 2.396749 ^ gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.542628 0.000000 2.396749 ^ gpio_oeb[36] (out) - 2.396749 data arrival time + 2 0.076833 0.551464 0.403424 2.403424 ^ gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.551465 0.000000 2.403424 ^ gpio_inp_dis[15] (out) + 2.403424 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14419,13 +14251,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.396749 data arrival time + -2.403424 data arrival time --------------------------------------------------------------------------------------------- - 5.353251 slack (MET) + 5.346576 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14434,10 +14266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075515 0.542054 0.396562 2.396562 ^ gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.542056 0.000000 2.396562 ^ gpio_inp_dis[23] (out) - 2.396562 data arrival time + 2 0.076833 0.551464 0.403245 2.403245 ^ gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.551464 0.000000 2.403245 ^ gpio_oeb[15] (out) + 2.403245 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14447,13 +14279,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.396562 data arrival time + -2.403245 data arrival time --------------------------------------------------------------------------------------------- - 5.353438 slack (MET) + 5.346755 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14462,10 +14294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075515 0.542054 0.396205 2.396205 ^ gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.542054 0.000000 2.396205 ^ gpio_oeb[23] (out) - 2.396205 data arrival time + 2 0.076750 0.550865 0.402980 2.402980 ^ gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.550866 0.000000 2.402980 ^ gpio_inp_dis[19] (out) + 2.402980 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14475,13 +14307,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.396205 data arrival time + -2.402980 data arrival time --------------------------------------------------------------------------------------------- - 5.353796 slack (MET) + 5.347020 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14490,10 +14322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075404 0.541217 0.395852 2.395852 ^ gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.541218 0.000000 2.395852 ^ gpio_inp_dis[32] (out) - 2.395852 data arrival time + 2 0.076750 0.550865 0.402804 2.402804 ^ gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.550865 0.000000 2.402804 ^ gpio_oeb[19] (out) + 2.402804 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14503,13 +14335,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.395852 data arrival time + -2.402804 data arrival time --------------------------------------------------------------------------------------------- - 5.354148 slack (MET) + 5.347196 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14518,10 +14350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075404 0.541217 0.395671 2.395671 ^ gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.541217 0.000000 2.395671 ^ gpio_oeb[32] (out) - 2.395671 data arrival time + 2 0.076473 0.548900 0.401614 2.401614 ^ gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.548901 0.000000 2.401614 ^ gpio_inp_dis[20] (out) + 2.401614 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14531,13 +14363,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.395671 data arrival time + -2.401614 data arrival time --------------------------------------------------------------------------------------------- - 5.354330 slack (MET) + 5.348386 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14546,10 +14378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075361 0.540909 0.395649 2.395649 ^ gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.540909 0.000000 2.395649 ^ gpio_inp_dis[30] (out) - 2.395649 data arrival time + 2 0.076491 0.549003 0.401608 2.401608 ^ gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.549004 0.000000 2.401608 ^ gpio_inp_dis[21] (out) + 2.401608 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14559,13 +14391,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.395649 data arrival time + -2.401608 data arrival time --------------------------------------------------------------------------------------------- - 5.354352 slack (MET) + 5.348392 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14574,10 +14406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075361 0.540909 0.395414 2.395414 ^ gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.540909 0.000000 2.395414 ^ gpio_oeb[30] (out) - 2.395414 data arrival time + 2 0.076491 0.549003 0.401417 2.401417 ^ gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.549003 0.000000 2.401417 ^ gpio_oeb[21] (out) + 2.401417 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14587,13 +14419,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.395414 data arrival time + -2.401417 data arrival time --------------------------------------------------------------------------------------------- - 5.354586 slack (MET) + 5.348583 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14602,10 +14434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075203 0.539773 0.394784 2.394783 ^ gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.539773 0.000000 2.394783 ^ gpio_inp_dis[35] (out) - 2.394783 data arrival time + 2 0.076473 0.548900 0.401263 2.401263 ^ gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.548900 0.000000 2.401263 ^ gpio_oeb[20] (out) + 2.401263 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14615,13 +14447,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.394783 data arrival time + -2.401263 data arrival time --------------------------------------------------------------------------------------------- - 5.355217 slack (MET) + 5.348737 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14630,10 +14462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075203 0.539773 0.394597 2.394597 ^ gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.539773 0.000000 2.394597 ^ gpio_oeb[35] (out) - 2.394597 data arrival time + 2 0.076270 0.547424 0.400436 2.400436 ^ gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.547425 0.000000 2.400436 ^ gpio_inp_dis[22] (out) + 2.400436 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14643,13 +14475,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.394597 data arrival time + -2.400436 data arrival time --------------------------------------------------------------------------------------------- - 5.355403 slack (MET) + 5.349564 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14658,10 +14490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075051 0.538665 0.393964 2.393964 ^ gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.538665 0.000000 2.393964 ^ gpio_inp_dis[31] (out) - 2.393964 data arrival time + 2 0.076270 0.547424 0.400260 2.400260 ^ gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.547424 0.000000 2.400260 ^ gpio_oeb[22] (out) + 2.400260 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14671,13 +14503,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.393964 data arrival time + -2.400260 data arrival time --------------------------------------------------------------------------------------------- - 5.356036 slack (MET) + 5.349741 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14686,10 +14518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075051 0.538665 0.393782 2.393782 ^ gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.538665 0.000000 2.393782 ^ gpio_oeb[31] (out) - 2.393782 data arrival time + 2 0.075844 0.544356 0.398181 2.398181 ^ gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.544356 0.000000 2.398181 ^ gpio_inp_dis[37] (out) + 2.398181 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14699,13 +14531,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.393782 data arrival time + -2.398181 data arrival time --------------------------------------------------------------------------------------------- - 5.356218 slack (MET) + 5.351819 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14714,10 +14546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074921 0.537750 0.393291 2.393291 ^ gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.537751 0.000000 2.393291 ^ gpio_inp_dis[34] (out) - 2.393291 data arrival time + 2 0.075844 0.544356 0.397972 2.397972 ^ gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.544356 0.000000 2.397972 ^ gpio_oeb[37] (out) + 2.397972 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14727,13 +14559,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.393291 data arrival time + -2.397972 data arrival time --------------------------------------------------------------------------------------------- - 5.356709 slack (MET) + 5.352028 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14742,10 +14574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074921 0.537750 0.393107 2.393107 ^ gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.537750 0.000000 2.393107 ^ gpio_oeb[34] (out) - 2.393107 data arrival time + 2 0.075672 0.543126 0.397262 2.397262 ^ gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.543127 0.000000 2.397262 ^ gpio_inp_dis[35] (out) + 2.397262 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14755,13 +14587,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.393107 data arrival time + -2.397262 data arrival time --------------------------------------------------------------------------------------------- - 5.356893 slack (MET) + 5.352738 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14770,10 +14602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074869 0.537397 0.392985 2.392985 ^ gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.537397 0.000000 2.392985 ^ gpio_inp_dis[33] (out) - 2.392985 data arrival time + 2 0.075672 0.543126 0.397075 2.397075 ^ gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.543126 0.000000 2.397075 ^ gpio_oeb[35] (out) + 2.397075 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14783,13 +14615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.392985 data arrival time + -2.397075 data arrival time --------------------------------------------------------------------------------------------- - 5.357015 slack (MET) + 5.352925 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14798,10 +14630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074869 0.537397 0.392908 2.392908 ^ gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.537397 0.000000 2.392908 ^ gpio_oeb[33] (out) - 2.392908 data arrival time + 2 0.075553 0.542621 0.396980 2.396980 ^ gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.542630 0.000000 2.396980 ^ gpio_inp_dis[36] (out) + 2.396980 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14811,13 +14643,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.392908 data arrival time + -2.396980 data arrival time --------------------------------------------------------------------------------------------- - 5.357092 slack (MET) + 5.353020 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14826,10 +14658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074801 0.536921 0.392750 2.392750 ^ gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.536922 0.000000 2.392750 ^ gpio_inp_dis[18] (out) - 2.392750 data arrival time + 2 0.075553 0.542621 0.396749 2.396749 ^ gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.542628 0.000000 2.396749 ^ gpio_oeb[36] (out) + 2.396749 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14839,13 +14671,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.392750 data arrival time + -2.396749 data arrival time --------------------------------------------------------------------------------------------- - 5.357250 slack (MET) + 5.353251 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14854,10 +14686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074779 0.536750 0.392639 2.392639 ^ gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.536752 0.000000 2.392639 ^ gpio_inp_dis[26] (out) - 2.392639 data arrival time + 2 0.075515 0.542054 0.396562 2.396562 ^ gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.542056 0.000000 2.396562 ^ gpio_inp_dis[23] (out) + 2.396562 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14867,13 +14699,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.392639 data arrival time + -2.396562 data arrival time --------------------------------------------------------------------------------------------- - 5.357361 slack (MET) + 5.353438 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14882,10 +14714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074801 0.536921 0.392419 2.392419 ^ gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.536921 0.000000 2.392419 ^ gpio_oeb[18] (out) - 2.392419 data arrival time + 2 0.075515 0.542054 0.396205 2.396205 ^ gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.542054 0.000000 2.396205 ^ gpio_oeb[23] (out) + 2.396205 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14895,13 +14727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.392419 data arrival time + -2.396205 data arrival time --------------------------------------------------------------------------------------------- - 5.357581 slack (MET) + 5.353796 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14910,10 +14742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074779 0.536750 0.392287 2.392287 ^ gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.536750 0.000000 2.392287 ^ gpio_oeb[26] (out) - 2.392287 data arrival time + 2 0.074801 0.536921 0.392750 2.392750 ^ gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.536922 0.000000 2.392750 ^ gpio_inp_dis[18] (out) + 2.392750 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14923,13 +14755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.392287 data arrival time + -2.392750 data arrival time --------------------------------------------------------------------------------------------- - 5.357714 slack (MET) + 5.357250 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14938,10 +14770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074559 0.535296 0.391946 2.391946 ^ gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.535301 0.000000 2.391946 ^ gpio_inp_dis[29] (out) - 2.391946 data arrival time + 2 0.074801 0.536921 0.392419 2.392419 ^ gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.536921 0.000000 2.392419 ^ gpio_oeb[18] (out) + 2.392419 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14951,9 +14783,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.391946 data arrival time + -2.392419 data arrival time --------------------------------------------------------------------------------------------- - 5.358054 slack (MET) + 5.357581 slack (MET) Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) @@ -15040,34 +14872,6 @@ Fanout Cap Slew Delay Time Description 5.359087 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 2 0.074559 0.535296 0.390857 2.390857 ^ gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.535296 0.000000 2.390857 ^ gpio_oeb[29] (out) - 2.390857 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.390857 data arrival time ---------------------------------------------------------------------------------------------- - 5.359144 slack (MET) - - Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -15096,34 +14900,6 @@ Fanout Cap Slew Delay Time Description 5.359249 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 2 0.074436 0.534273 0.390721 2.390721 ^ gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.534274 0.000000 2.390721 ^ gpio_inp_dis[28] (out) - 2.390721 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.390721 data arrival time ---------------------------------------------------------------------------------------------- - 5.359280 slack (MET) - - Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -15152,34 +14928,6 @@ Fanout Cap Slew Delay Time Description 5.359393 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 2 0.074436 0.534273 0.390539 2.390538 ^ gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.534273 0.000000 2.390538 ^ gpio_oeb[28] (out) - 2.390538 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.390538 data arrival time ---------------------------------------------------------------------------------------------- - 5.359461 slack (MET) - - Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_oeb[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -15208,62 +14956,6 @@ Fanout Cap Slew Delay Time Description 5.359561 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 2 0.074233 0.532826 0.389651 2.389652 ^ gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.532826 0.000000 2.389652 ^ gpio_inp_dis[24] (out) - 2.389652 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.389652 data arrival time ---------------------------------------------------------------------------------------------- - 5.360349 slack (MET) - - -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 2 0.074233 0.532826 0.389472 2.389472 ^ gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.532826 0.000000 2.389472 ^ gpio_oeb[24] (out) - 2.389472 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.389472 data arrival time ---------------------------------------------------------------------------------------------- - 5.360528 slack (MET) - - Startpoint: gpio_loopback_one[14] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_inp_dis[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ss_100C_1v60/min.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ss_100C_1v60/min.rpt index 84cfc7d..6a5a01e 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ss_100C_1v60/min.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ss_100C_1v60/min.rpt @@ -452,62 +452,6 @@ Fanout Cap Slew Delay Time Description 3.963971 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 2 0.074233 0.317395 0.215620 2.215620 v gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.317396 0.000000 2.215620 v gpio_oeb[24] (out) - 2.215620 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.215620 data arrival time ---------------------------------------------------------------------------------------------- - 3.965620 slack (MET) - - -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 2 0.074233 0.317395 0.215783 2.215782 v gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.317397 0.000000 2.215782 v gpio_inp_dis[24] (out) - 2.215782 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.215782 data arrival time ---------------------------------------------------------------------------------------------- - 3.965782 slack (MET) - - Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_oeb[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -536,34 +480,6 @@ Fanout Cap Slew Delay Time Description 3.966146 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 2 0.074436 0.318225 0.216199 2.216199 v gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.318226 0.000000 2.216199 v gpio_oeb[28] (out) - 2.216199 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.216199 data arrival time ---------------------------------------------------------------------------------------------- - 3.966199 slack (MET) - - Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -592,34 +508,6 @@ Fanout Cap Slew Delay Time Description 3.966218 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 2 0.074559 0.318900 0.216246 2.216246 v gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.318901 0.000000 2.216246 v gpio_oeb[29] (out) - 2.216246 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.216246 data arrival time ---------------------------------------------------------------------------------------------- - 3.966246 slack (MET) - - Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -648,34 +536,6 @@ Fanout Cap Slew Delay Time Description 3.966313 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 2 0.074436 0.318225 0.216364 2.216364 v gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.318226 0.000000 2.216364 v gpio_inp_dis[28] (out) - 2.216364 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.216364 data arrival time ---------------------------------------------------------------------------------------------- - 3.966364 slack (MET) - - Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_inp_dis[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -760,8 +620,8 @@ Fanout Cap Slew Delay Time Description 3.966580 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -770,10 +630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074779 0.319664 0.217127 2.217127 v gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.319664 0.000000 2.217127 v gpio_oeb[26] (out) - 2.217127 data arrival time + 2 0.074801 0.319769 0.217203 2.217203 v gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.319769 0.000000 2.217203 v gpio_oeb[18] (out) + 2.217203 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -783,13 +643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.217127 data arrival time + -2.217203 data arrival time --------------------------------------------------------------------------------------------- - 3.967127 slack (MET) + 3.967204 slack (MET) Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -798,10 +658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074801 0.319769 0.217203 2.217203 v gpio_loopback_one[18] (in) + 2 0.074801 0.319769 0.217503 2.217503 v gpio_loopback_one[18] (in) gpio_loopback_one[18] (net) - 0.319769 0.000000 2.217203 v gpio_oeb[18] (out) - 2.217203 data arrival time + 0.319771 0.000000 2.217503 v gpio_inp_dis[18] (out) + 2.217503 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -811,13 +671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.217203 data arrival time + -2.217503 data arrival time --------------------------------------------------------------------------------------------- - 3.967204 slack (MET) + 3.967503 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -826,10 +686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074559 0.318900 0.217231 2.217231 v gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.318909 0.000000 2.217231 v gpio_inp_dis[29] (out) - 2.217231 data arrival time + 2 0.075515 0.322731 0.219268 2.219268 v gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.322732 0.000000 2.219268 v gpio_oeb[23] (out) + 2.219268 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -839,13 +699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.217231 data arrival time + -2.219268 data arrival time --------------------------------------------------------------------------------------------- - 3.967231 slack (MET) + 3.969268 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -854,10 +714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074779 0.319664 0.217446 2.217446 v gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.319666 0.000000 2.217446 v gpio_inp_dis[26] (out) - 2.217446 data arrival time + 2 0.075515 0.322731 0.219591 2.219591 v gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.322734 0.000000 2.219591 v gpio_inp_dis[23] (out) + 2.219591 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -867,13 +727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.217446 data arrival time + -2.219591 data arrival time --------------------------------------------------------------------------------------------- - 3.967446 slack (MET) + 3.969591 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -882,10 +742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074801 0.319769 0.217503 2.217503 v gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.319771 0.000000 2.217503 v gpio_inp_dis[18] (out) - 2.217503 data arrival time + 2 0.075553 0.323232 0.219673 2.219673 v gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.323244 0.000000 2.219673 v gpio_oeb[36] (out) + 2.219673 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -895,13 +755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.217503 data arrival time + -2.219673 data arrival time --------------------------------------------------------------------------------------------- - 3.967503 slack (MET) + 3.969673 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -910,10 +770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074869 0.320036 0.217518 2.217518 v gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.320037 0.000000 2.217518 v gpio_oeb[33] (out) - 2.217518 data arrival time + 2 0.075672 0.323318 0.219760 2.219760 v gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.323318 0.000000 2.219760 v gpio_oeb[35] (out) + 2.219760 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -923,13 +783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.217518 data arrival time + -2.219760 data arrival time --------------------------------------------------------------------------------------------- - 3.967518 slack (MET) + 3.969760 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -938,10 +798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074869 0.320036 0.217588 2.217587 v gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.320037 0.000000 2.217587 v gpio_inp_dis[33] (out) - 2.217587 data arrival time + 2 0.075553 0.323232 0.219882 2.219882 v gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.323247 0.000000 2.219882 v gpio_inp_dis[36] (out) + 2.219882 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -951,13 +811,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.217587 data arrival time + -2.219882 data arrival time --------------------------------------------------------------------------------------------- - 3.967587 slack (MET) + 3.969882 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -966,10 +826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074921 0.320226 0.217599 2.217599 v gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.320227 0.000000 2.217599 v gpio_oeb[34] (out) - 2.217599 data arrival time + 2 0.075672 0.323318 0.219929 2.219929 v gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.323319 0.000000 2.219929 v gpio_inp_dis[35] (out) + 2.219929 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -979,13 +839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.217599 data arrival time + -2.219929 data arrival time --------------------------------------------------------------------------------------------- - 3.967599 slack (MET) + 3.969929 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -994,10 +854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074921 0.320226 0.217766 2.217766 v gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.320228 0.000000 2.217766 v gpio_inp_dis[34] (out) - 2.217766 data arrival time + 2 0.075844 0.324021 0.220244 2.220244 v gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.324021 0.000000 2.220244 v gpio_oeb[37] (out) + 2.220244 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1007,13 +867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.217766 data arrival time + -2.220244 data arrival time --------------------------------------------------------------------------------------------- - 3.967766 slack (MET) + 3.970244 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1022,10 +882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075051 0.320745 0.217964 2.217964 v gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.320745 0.000000 2.217964 v gpio_oeb[31] (out) - 2.217964 data arrival time + 2 0.075844 0.324021 0.220433 2.220433 v gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.324022 0.000000 2.220433 v gpio_inp_dis[37] (out) + 2.220433 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1035,13 +895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.217964 data arrival time + -2.220433 data arrival time --------------------------------------------------------------------------------------------- - 3.967964 slack (MET) + 3.970433 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1050,10 +910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075051 0.320745 0.218128 2.218128 v gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.320746 0.000000 2.218128 v gpio_inp_dis[31] (out) - 2.218128 data arrival time + 2 0.076270 0.325800 0.221502 2.221502 v gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.325801 0.000000 2.221502 v gpio_oeb[22] (out) + 2.221502 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1063,13 +923,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.218128 data arrival time + -2.221502 data arrival time --------------------------------------------------------------------------------------------- - 3.968128 slack (MET) + 3.971502 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1078,10 +938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075203 0.321390 0.218410 2.218410 v gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.321391 0.000000 2.218410 v gpio_oeb[35] (out) - 2.218410 data arrival time + 2 0.076270 0.325800 0.221662 2.221662 v gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.325802 0.000000 2.221662 v gpio_inp_dis[22] (out) + 2.221662 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1091,13 +951,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.218410 data arrival time + -2.221662 data arrival time --------------------------------------------------------------------------------------------- - 3.968410 slack (MET) + 3.971662 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1106,10 +966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075203 0.321390 0.218579 2.218579 v gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.321391 0.000000 2.218579 v gpio_inp_dis[35] (out) - 2.218579 data arrival time + 2 0.076473 0.326660 0.222022 2.222022 v gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.326661 0.000000 2.222022 v gpio_oeb[20] (out) + 2.222022 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1119,13 +979,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.218579 data arrival time + -2.222022 data arrival time --------------------------------------------------------------------------------------------- - 3.968579 slack (MET) + 3.972022 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1134,10 +994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075361 0.322046 0.218848 2.218848 v gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.322046 0.000000 2.218848 v gpio_oeb[30] (out) - 2.218848 data arrival time + 2 0.076491 0.326704 0.222128 2.222128 v gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.326705 0.000000 2.222128 v gpio_oeb[21] (out) + 2.222128 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1147,13 +1007,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.218848 data arrival time + -2.222128 data arrival time --------------------------------------------------------------------------------------------- - 3.968848 slack (MET) + 3.972128 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1162,10 +1022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075404 0.322224 0.218998 2.218998 v gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.322224 0.000000 2.218998 v gpio_oeb[32] (out) - 2.218998 data arrival time + 2 0.076491 0.326704 0.222301 2.222301 v gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.326705 0.000000 2.222301 v gpio_inp_dis[21] (out) + 2.222301 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1175,13 +1035,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.218998 data arrival time + -2.222301 data arrival time --------------------------------------------------------------------------------------------- - 3.968999 slack (MET) + 3.972301 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1190,10 +1050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075361 0.322046 0.219060 2.219060 v gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.322047 0.000000 2.219060 v gpio_inp_dis[30] (out) - 2.219060 data arrival time + 2 0.076473 0.326660 0.222339 2.222339 v gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.326662 0.000000 2.222339 v gpio_inp_dis[20] (out) + 2.222339 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1203,13 +1063,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.219060 data arrival time + -2.222339 data arrival time --------------------------------------------------------------------------------------------- - 3.969060 slack (MET) + 3.972339 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1218,10 +1078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075404 0.322224 0.219162 2.219162 v gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.322225 0.000000 2.219162 v gpio_inp_dis[32] (out) - 2.219162 data arrival time + 2 0.076750 0.327778 0.222889 2.222889 v gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.327779 0.000000 2.222889 v gpio_oeb[19] (out) + 2.222889 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1231,13 +1091,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.219162 data arrival time + -2.222889 data arrival time --------------------------------------------------------------------------------------------- - 3.969162 slack (MET) + 3.972889 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1246,10 +1106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075515 0.322731 0.219268 2.219268 v gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.322732 0.000000 2.219268 v gpio_oeb[23] (out) - 2.219268 data arrival time + 2 0.076750 0.327778 0.223048 2.223048 v gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.327780 0.000000 2.223048 v gpio_inp_dis[19] (out) + 2.223048 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1259,13 +1119,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.219268 data arrival time + -2.223048 data arrival time --------------------------------------------------------------------------------------------- - 3.969268 slack (MET) + 3.973048 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1274,10 +1134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075515 0.322731 0.219591 2.219591 v gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.322734 0.000000 2.219591 v gpio_inp_dis[23] (out) - 2.219591 data arrival time + 2 0.076833 0.328125 0.223130 2.223130 v gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.328125 0.000000 2.223130 v gpio_oeb[15] (out) + 2.223130 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1287,13 +1147,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.219591 data arrival time + -2.223130 data arrival time --------------------------------------------------------------------------------------------- - 3.969591 slack (MET) + 3.973130 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1302,10 +1162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075619 0.323101 0.219615 2.219615 v gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.323101 0.000000 2.219615 v gpio_oeb[25] (out) - 2.219615 data arrival time + 2 0.076833 0.328125 0.223291 2.223291 v gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.328126 0.000000 2.223291 v gpio_inp_dis[15] (out) + 2.223291 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1315,13 +1175,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.219615 data arrival time + -2.223291 data arrival time --------------------------------------------------------------------------------------------- - 3.969615 slack (MET) + 3.973291 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1330,10 +1190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075553 0.323232 0.219673 2.219673 v gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.323244 0.000000 2.219673 v gpio_oeb[36] (out) - 2.219673 data arrival time + 3 0.108308 0.457873 0.313316 2.313316 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.457874 0.000000 2.313316 v gpio_dm2[9] (out) + 2.313316 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1343,13 +1203,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.219673 data arrival time + -2.313316 data arrival time --------------------------------------------------------------------------------------------- - 3.969673 slack (MET) + 4.063316 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1358,10 +1218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075619 0.323101 0.219780 2.219780 v gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.323102 0.000000 2.219780 v gpio_inp_dis[25] (out) - 2.219780 data arrival time + 3 0.108308 0.457873 0.314146 2.314146 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.457879 0.000000 2.314146 v gpio_inp_dis[9] (out) + 2.314146 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1371,13 +1231,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.219780 data arrival time + -2.314146 data arrival time --------------------------------------------------------------------------------------------- - 3.969780 slack (MET) + 4.064146 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1386,10 +1246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075553 0.323232 0.219882 2.219882 v gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.323247 0.000000 2.219882 v gpio_inp_dis[36] (out) - 2.219882 data arrival time + 3 0.108526 0.458539 0.314368 2.314368 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.458540 0.000000 2.314368 v gpio_dm2[11] (out) + 2.314368 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1399,13 +1259,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.219882 data arrival time + -2.314368 data arrival time --------------------------------------------------------------------------------------------- - 3.969882 slack (MET) + 4.064368 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1414,10 +1274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075844 0.324021 0.220244 2.220244 v gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.324021 0.000000 2.220244 v gpio_oeb[37] (out) - 2.220244 data arrival time + 3 0.108526 0.458539 0.314503 2.314503 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.458540 0.000000 2.314503 v gpio_inp_dis[11] (out) + 2.314503 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1427,13 +1287,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220244 data arrival time + -2.314503 data arrival time --------------------------------------------------------------------------------------------- - 3.970244 slack (MET) + 4.064504 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1442,10 +1302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075895 0.324232 0.220400 2.220400 v gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.324233 0.000000 2.220400 v gpio_oeb[27] (out) - 2.220400 data arrival time + 3 0.108308 0.457873 0.314519 2.314519 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.457883 0.000000 2.314519 v gpio_dm1[9] (out) + 2.314519 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1455,13 +1315,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220400 data arrival time + -2.314519 data arrival time --------------------------------------------------------------------------------------------- - 3.970400 slack (MET) + 4.064518 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1470,10 +1330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075844 0.324021 0.220433 2.220433 v gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.324022 0.000000 2.220433 v gpio_inp_dis[37] (out) - 2.220433 data arrival time + 3 0.108526 0.458539 0.314568 2.314568 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.458541 0.000000 2.314568 v gpio_dm1[11] (out) + 2.314568 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1483,13 +1343,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220433 data arrival time + -2.314568 data arrival time --------------------------------------------------------------------------------------------- - 3.970433 slack (MET) + 4.064569 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1498,10 +1358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075895 0.324232 0.220576 2.220576 v gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.324234 0.000000 2.220576 v gpio_inp_dis[27] (out) - 2.220576 data arrival time + 3 0.108753 0.459755 0.314692 2.314692 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.459757 0.000000 2.314692 v gpio_dm2[10] (out) + 2.314692 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1511,13 +1371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220576 data arrival time + -2.314692 data arrival time --------------------------------------------------------------------------------------------- - 3.970576 slack (MET) + 4.064692 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1526,10 +1386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076270 0.325800 0.221502 2.221502 v gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.325801 0.000000 2.221502 v gpio_oeb[22] (out) - 2.221502 data arrival time + 3 0.108885 0.460031 0.315411 2.315411 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.460031 0.000000 2.315411 v gpio_dm2[6] (out) + 2.315411 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1539,13 +1399,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.221502 data arrival time + -2.315411 data arrival time --------------------------------------------------------------------------------------------- - 3.971502 slack (MET) + 4.065410 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1554,10 +1414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076270 0.325800 0.221662 2.221662 v gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.325802 0.000000 2.221662 v gpio_inp_dis[22] (out) - 2.221662 data arrival time + 3 0.108753 0.459755 0.315539 2.315539 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.459764 0.000000 2.315539 v gpio_inp_dis[10] (out) + 2.315539 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1567,13 +1427,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.221662 data arrival time + -2.315539 data arrival time --------------------------------------------------------------------------------------------- - 3.971662 slack (MET) + 4.065539 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1582,10 +1442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076473 0.326660 0.222022 2.222022 v gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.326661 0.000000 2.222022 v gpio_oeb[20] (out) - 2.222022 data arrival time + 3 0.108885 0.460031 0.315546 2.315546 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.460032 0.000000 2.315546 v gpio_inp_dis[6] (out) + 2.315546 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1595,13 +1455,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.222022 data arrival time + -2.315546 data arrival time --------------------------------------------------------------------------------------------- - 3.972022 slack (MET) + 4.065546 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1610,10 +1470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076491 0.326704 0.222128 2.222128 v gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.326705 0.000000 2.222128 v gpio_oeb[21] (out) - 2.222128 data arrival time + 3 0.108885 0.460031 0.315610 2.315610 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.460032 0.000000 2.315610 v gpio_dm1[6] (out) + 2.315610 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1623,13 +1483,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.222128 data arrival time + -2.315610 data arrival time --------------------------------------------------------------------------------------------- - 3.972128 slack (MET) + 4.065610 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1638,10 +1498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076491 0.326704 0.222301 2.222301 v gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.326705 0.000000 2.222301 v gpio_inp_dis[21] (out) - 2.222301 data arrival time + 3 0.108753 0.459755 0.315650 2.315650 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.459765 0.000000 2.315650 v gpio_dm1[10] (out) + 2.315650 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1651,13 +1511,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.222301 data arrival time + -2.315650 data arrival time --------------------------------------------------------------------------------------------- - 3.972301 slack (MET) + 4.065650 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1666,10 +1526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076473 0.326660 0.222339 2.222339 v gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.326662 0.000000 2.222339 v gpio_inp_dis[20] (out) - 2.222339 data arrival time + 3 0.109022 0.460655 0.315753 2.315753 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.460656 0.000000 2.315753 v gpio_dm2[5] (out) + 2.315753 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1679,13 +1539,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.222339 data arrival time + -2.315753 data arrival time --------------------------------------------------------------------------------------------- - 3.972339 slack (MET) + 4.065753 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1694,10 +1554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076750 0.327778 0.222889 2.222889 v gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.327779 0.000000 2.222889 v gpio_oeb[19] (out) - 2.222889 data arrival time + 3 0.109055 0.460719 0.315890 2.315890 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.460720 0.000000 2.315890 v gpio_dm2[12] (out) + 2.315890 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1707,13 +1567,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.222889 data arrival time + -2.315890 data arrival time --------------------------------------------------------------------------------------------- - 3.972889 slack (MET) + 4.065890 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1722,10 +1582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076750 0.327778 0.223048 2.223048 v gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.327780 0.000000 2.223048 v gpio_inp_dis[19] (out) - 2.223048 data arrival time + 3 0.109022 0.460655 0.315953 2.315953 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.460657 0.000000 2.315953 v gpio_inp_dis[5] (out) + 2.315953 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1735,13 +1595,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.223048 data arrival time + -2.315953 data arrival time --------------------------------------------------------------------------------------------- - 3.973048 slack (MET) + 4.065953 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1750,10 +1610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076833 0.328125 0.223130 2.223130 v gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.328125 0.000000 2.223130 v gpio_oeb[15] (out) - 2.223130 data arrival time + 3 0.109055 0.460719 0.316026 2.316026 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.460720 0.000000 2.316026 v gpio_inp_dis[12] (out) + 2.316026 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1763,13 +1623,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.223130 data arrival time + -2.316026 data arrival time --------------------------------------------------------------------------------------------- - 3.973130 slack (MET) + 4.066026 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1778,10 +1638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076833 0.328125 0.223291 2.223291 v gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.328126 0.000000 2.223291 v gpio_inp_dis[15] (out) - 2.223291 data arrival time + 3 0.109055 0.460719 0.316092 2.316092 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.460720 0.000000 2.316092 v gpio_dm1[12] (out) + 2.316092 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1791,13 +1651,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.223291 data arrival time + -2.316092 data arrival time --------------------------------------------------------------------------------------------- - 3.973291 slack (MET) + 4.066092 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1806,10 +1666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108308 0.457873 0.313316 2.313316 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.457874 0.000000 2.313316 v gpio_dm2[9] (out) - 2.313316 data arrival time + 3 0.109022 0.460655 0.316146 2.316146 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.460658 0.000000 2.316146 v gpio_dm1[5] (out) + 2.316146 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1819,13 +1679,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.313316 data arrival time + -2.316146 data arrival time --------------------------------------------------------------------------------------------- - 4.063316 slack (MET) + 4.066146 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1834,10 +1694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108308 0.457873 0.314146 2.314146 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.457879 0.000000 2.314146 v gpio_inp_dis[9] (out) - 2.314146 data arrival time + 3 0.109438 0.462309 0.317002 2.317002 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.462310 0.000000 2.317002 v gpio_dm2[4] (out) + 2.317002 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1847,13 +1707,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.314146 data arrival time + -2.317002 data arrival time --------------------------------------------------------------------------------------------- - 4.064146 slack (MET) + 4.067002 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1862,10 +1722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108308 0.457873 0.314519 2.314519 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.457883 0.000000 2.314519 v gpio_dm1[9] (out) - 2.314519 data arrival time + 3 0.109438 0.462309 0.317138 2.317138 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.462310 0.000000 2.317138 v gpio_inp_dis[4] (out) + 2.317138 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1875,13 +1735,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.314519 data arrival time + -2.317138 data arrival time --------------------------------------------------------------------------------------------- - 4.064518 slack (MET) + 4.067138 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1890,10 +1750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108948 0.460554 0.315254 2.315254 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.460556 0.000000 2.315254 v gpio_dm2[10] (out) - 2.315254 data arrival time + 3 0.109438 0.462309 0.317204 2.317204 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.462311 0.000000 2.317204 v gpio_dm1[4] (out) + 2.317204 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1903,13 +1763,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.315254 data arrival time + -2.317204 data arrival time --------------------------------------------------------------------------------------------- - 4.065254 slack (MET) + 4.067204 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1918,10 +1778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108885 0.460031 0.315411 2.315411 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.460031 0.000000 2.315411 v gpio_dm2[6] (out) - 2.315411 data arrival time + 3 0.109634 0.463110 0.317562 2.317562 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.463111 0.000000 2.317562 v gpio_dm2[8] (out) + 2.317562 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1931,13 +1791,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.315411 data arrival time + -2.317562 data arrival time --------------------------------------------------------------------------------------------- - 4.065410 slack (MET) + 4.067562 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1946,10 +1806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108885 0.460031 0.315546 2.315546 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.460032 0.000000 2.315546 v gpio_inp_dis[6] (out) - 2.315546 data arrival time + 3 0.109634 0.463110 0.317698 2.317698 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.463112 0.000000 2.317698 v gpio_inp_dis[8] (out) + 2.317698 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1959,13 +1819,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.315546 data arrival time + -2.317698 data arrival time --------------------------------------------------------------------------------------------- - 4.065546 slack (MET) + 4.067698 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1974,10 +1834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108885 0.460031 0.315610 2.315610 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.460032 0.000000 2.315610 v gpio_dm1[6] (out) - 2.315610 data arrival time + 3 0.109634 0.463110 0.317764 2.317764 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.463112 0.000000 2.317764 v gpio_dm1[8] (out) + 2.317764 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1987,13 +1847,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.315610 data arrival time + -2.317764 data arrival time --------------------------------------------------------------------------------------------- - 4.065610 slack (MET) + 4.067764 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2002,10 +1862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108967 0.460357 0.315636 2.315636 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.460358 0.000000 2.315636 v gpio_dm2[12] (out) - 2.315636 data arrival time + 3 0.109733 0.463529 0.317852 2.317852 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.463529 0.000000 2.317852 v gpio_dm2[3] (out) + 2.317852 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2015,13 +1875,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.315636 data arrival time + -2.317852 data arrival time --------------------------------------------------------------------------------------------- - 4.065636 slack (MET) + 4.067852 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2030,10 +1890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109022 0.460655 0.315753 2.315753 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.460656 0.000000 2.315753 v gpio_dm2[5] (out) - 2.315753 data arrival time + 3 0.109733 0.463529 0.317989 2.317989 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.463530 0.000000 2.317989 v gpio_inp_dis[3] (out) + 2.317989 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2043,13 +1903,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.315753 data arrival time + -2.317989 data arrival time --------------------------------------------------------------------------------------------- - 4.065753 slack (MET) + 4.067989 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2058,10 +1918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108967 0.460357 0.315772 2.315772 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.460359 0.000000 2.315772 v gpio_inp_dis[12] (out) - 2.315772 data arrival time + 3 0.109733 0.463529 0.318055 2.318055 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.463530 0.000000 2.318055 v gpio_dm1[3] (out) + 2.318055 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2071,13 +1931,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.315772 data arrival time + -2.318055 data arrival time --------------------------------------------------------------------------------------------- - 4.065772 slack (MET) + 4.068055 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2086,10 +1946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108967 0.460357 0.315839 2.315839 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.460359 0.000000 2.315839 v gpio_dm1[12] (out) - 2.315839 data arrival time + 3 0.110540 0.466927 0.320180 2.320180 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.466929 0.000000 2.320180 v gpio_dm2[31] (out) + 2.320180 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2099,13 +1959,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.315839 data arrival time + -2.320180 data arrival time --------------------------------------------------------------------------------------------- - 4.065839 slack (MET) + 4.070180 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2114,10 +1974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109022 0.460655 0.315953 2.315953 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.460657 0.000000 2.315953 v gpio_inp_dis[5] (out) - 2.315953 data arrival time + 3 0.110540 0.466927 0.320315 2.320315 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.466929 0.000000 2.320315 v gpio_inp_dis[31] (out) + 2.320315 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2127,13 +1987,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.315953 data arrival time + -2.320315 data arrival time --------------------------------------------------------------------------------------------- - 4.065953 slack (MET) + 4.070315 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2142,10 +2002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108948 0.460554 0.316101 2.316101 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.460563 0.000000 2.316101 v gpio_inp_dis[10] (out) - 2.316101 data arrival time + 3 0.110660 0.467408 0.320438 2.320438 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.467409 0.000000 2.320438 v gpio_dm2[2] (out) + 2.320438 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2155,13 +2015,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.316101 data arrival time + -2.320438 data arrival time --------------------------------------------------------------------------------------------- - 4.066101 slack (MET) + 4.070437 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2170,10 +2030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109022 0.460655 0.316146 2.316146 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.460658 0.000000 2.316146 v gpio_dm1[5] (out) - 2.316146 data arrival time + 3 0.110540 0.466927 0.320510 2.320510 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.466931 0.000000 2.320510 v gpio_dm1[31] (out) + 2.320510 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2183,13 +2043,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.316146 data arrival time + -2.320510 data arrival time --------------------------------------------------------------------------------------------- - 4.066146 slack (MET) + 4.070510 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2198,10 +2058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108948 0.460554 0.316212 2.316212 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.460565 0.000000 2.316212 v gpio_dm1[10] (out) - 2.316212 data arrival time + 3 0.110660 0.467408 0.320675 2.320675 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.467410 0.000000 2.320675 v gpio_inp_dis[2] (out) + 2.320675 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2211,13 +2071,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.316212 data arrival time + -2.320675 data arrival time --------------------------------------------------------------------------------------------- - 4.066212 slack (MET) + 4.070675 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2226,10 +2086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109438 0.462309 0.317002 2.317002 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.462310 0.000000 2.317002 v gpio_dm2[4] (out) - 2.317002 data arrival time + 3 0.110660 0.467408 0.320905 2.320905 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.467412 0.000000 2.320905 v gpio_dm1[2] (out) + 2.320905 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2239,13 +2099,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.317002 data arrival time + -2.320905 data arrival time --------------------------------------------------------------------------------------------- - 4.067002 slack (MET) + 4.070905 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2254,10 +2114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109438 0.462309 0.317138 2.317138 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.462310 0.000000 2.317138 v gpio_inp_dis[4] (out) - 2.317138 data arrival time + 3 0.111041 0.469215 0.321243 2.321243 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.469217 0.000000 2.321243 v gpio_dm2[32] (out) + 2.321243 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2267,13 +2127,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.317138 data arrival time + -2.321243 data arrival time --------------------------------------------------------------------------------------------- - 4.067138 slack (MET) + 4.071243 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2282,10 +2142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109438 0.462309 0.317204 2.317204 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.462311 0.000000 2.317204 v gpio_dm1[4] (out) - 2.317204 data arrival time + 3 0.111033 0.468963 0.321633 2.321633 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.468964 0.000000 2.321633 v gpio_dm2[30] (out) + 2.321633 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2295,13 +2155,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.317204 data arrival time + -2.321633 data arrival time --------------------------------------------------------------------------------------------- - 4.067204 slack (MET) + 4.071633 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2310,10 +2170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109538 0.462730 0.317297 2.317297 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.462731 0.000000 2.317297 v gpio_dm2[2] (out) - 2.317297 data arrival time + 3 0.111033 0.468963 0.321794 2.321794 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.468965 0.000000 2.321794 v gpio_inp_dis[30] (out) + 2.321794 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2323,13 +2183,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.317297 data arrival time + -2.321794 data arrival time --------------------------------------------------------------------------------------------- - 4.067297 slack (MET) + 4.071795 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2338,10 +2198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109564 0.462820 0.317358 2.317358 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.462821 0.000000 2.317358 v gpio_dm2[11] (out) - 2.317358 data arrival time + 3 0.111033 0.468963 0.321851 2.321851 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.468966 0.000000 2.321851 v gpio_dm1[30] (out) + 2.321851 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2351,13 +2211,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.317358 data arrival time + -2.321851 data arrival time --------------------------------------------------------------------------------------------- - 4.067358 slack (MET) + 4.071850 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2366,10 +2226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109538 0.462730 0.317433 2.317433 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.462731 0.000000 2.317433 v gpio_inp_dis[2] (out) - 2.317433 data arrival time + 3 0.111041 0.469215 0.322081 2.322081 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.469224 0.000000 2.322081 v gpio_inp_dis[32] (out) + 2.322081 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2379,13 +2239,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.317433 data arrival time + -2.322081 data arrival time --------------------------------------------------------------------------------------------- - 4.067433 slack (MET) + 4.072081 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2394,10 +2254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109564 0.462820 0.317495 2.317495 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.462822 0.000000 2.317495 v gpio_inp_dis[11] (out) - 2.317495 data arrival time + 3 0.111250 0.469764 0.322212 2.322212 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.469765 0.000000 2.322212 v gpio_dm2[7] (out) + 2.322212 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2407,13 +2267,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.317495 data arrival time + -2.322212 data arrival time --------------------------------------------------------------------------------------------- - 4.067495 slack (MET) + 4.072213 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2422,10 +2282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109538 0.462730 0.317500 2.317500 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.462731 0.000000 2.317500 v gpio_dm1[2] (out) - 2.317500 data arrival time + 3 0.111250 0.469764 0.322351 2.322351 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.469765 0.000000 2.322351 v gpio_inp_dis[7] (out) + 2.322351 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2435,13 +2295,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.317500 data arrival time + -2.322351 data arrival time --------------------------------------------------------------------------------------------- - 4.067500 slack (MET) + 4.072351 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2450,10 +2310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109564 0.462820 0.317561 2.317561 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.462822 0.000000 2.317561 v gpio_dm1[11] (out) - 2.317561 data arrival time + 3 0.111250 0.469764 0.322420 2.322420 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.469765 0.000000 2.322420 v gpio_dm1[7] (out) + 2.322420 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2463,13 +2323,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.317561 data arrival time + -2.322420 data arrival time --------------------------------------------------------------------------------------------- - 4.067562 slack (MET) + 4.072420 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2478,10 +2338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109634 0.463110 0.317562 2.317562 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.463111 0.000000 2.317562 v gpio_dm2[8] (out) - 2.317562 data arrival time + 3 0.111041 0.469215 0.322462 2.322463 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.469229 0.000000 2.322463 v gpio_dm1[32] (out) + 2.322463 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2491,13 +2351,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.317562 data arrival time + -2.322463 data arrival time --------------------------------------------------------------------------------------------- - 4.067562 slack (MET) + 4.072463 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2506,10 +2366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109634 0.463110 0.317698 2.317698 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.463112 0.000000 2.317698 v gpio_inp_dis[8] (out) - 2.317698 data arrival time + 3 0.112093 0.473561 0.324384 2.324384 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.473564 0.000000 2.324384 v gpio_dm2[25] (out) + 2.324384 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2519,13 +2379,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.317698 data arrival time + -2.324384 data arrival time --------------------------------------------------------------------------------------------- - 4.067698 slack (MET) + 4.074385 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2534,10 +2394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109634 0.463110 0.317764 2.317764 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.463112 0.000000 2.317764 v gpio_dm1[8] (out) - 2.317764 data arrival time + 3 0.112147 0.473733 0.324479 2.324479 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.473736 0.000000 2.324479 v gpio_dm2[34] (out) + 2.324479 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2547,13 +2407,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.317764 data arrival time + -2.324479 data arrival time --------------------------------------------------------------------------------------------- - 4.067764 slack (MET) + 4.074479 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2562,10 +2422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109733 0.463529 0.317852 2.317852 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.463529 0.000000 2.317852 v gpio_dm2[3] (out) - 2.317852 data arrival time + 3 0.112093 0.473561 0.325197 2.325197 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.473572 0.000000 2.325197 v gpio_inp_dis[25] (out) + 2.325197 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2575,13 +2435,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.317852 data arrival time + -2.325197 data arrival time --------------------------------------------------------------------------------------------- - 4.067852 slack (MET) + 4.075197 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2590,10 +2450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109733 0.463529 0.317989 2.317989 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.463530 0.000000 2.317989 v gpio_inp_dis[3] (out) - 2.317989 data arrival time + 3 0.112093 0.473561 0.325315 2.325315 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.473573 0.000000 2.325315 v gpio_dm1[25] (out) + 2.325315 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2603,13 +2463,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.317989 data arrival time + -2.325315 data arrival time --------------------------------------------------------------------------------------------- - 4.067989 slack (MET) + 4.075315 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2618,10 +2478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109733 0.463529 0.318055 2.318055 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.463530 0.000000 2.318055 v gpio_dm1[3] (out) - 2.318055 data arrival time + 3 0.112147 0.473733 0.325344 2.325344 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.473743 0.000000 2.325344 v gpio_inp_dis[34] (out) + 2.325344 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2631,13 +2491,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.318055 data arrival time + -2.325344 data arrival time --------------------------------------------------------------------------------------------- - 4.068055 slack (MET) + 4.075344 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2646,10 +2506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111250 0.469764 0.322212 2.322212 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.469765 0.000000 2.322212 v gpio_dm2[7] (out) - 2.322212 data arrival time + 3 0.112147 0.473733 0.325456 2.325456 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.473744 0.000000 2.325456 v gpio_dm1[34] (out) + 2.325456 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2659,13 +2519,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.322212 data arrival time + -2.325456 data arrival time --------------------------------------------------------------------------------------------- - 4.072213 slack (MET) + 4.075456 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2674,10 +2534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111250 0.469764 0.322351 2.322351 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.469765 0.000000 2.322351 v gpio_inp_dis[7] (out) - 2.322351 data arrival time + 3 0.112479 0.474921 0.325809 2.325809 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.474923 0.000000 2.325809 v gpio_dm2[33] (out) + 2.325809 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2687,13 +2547,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.322351 data arrival time + -2.325809 data arrival time --------------------------------------------------------------------------------------------- - 4.072351 slack (MET) + 4.075809 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2702,10 +2562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111250 0.469764 0.322420 2.322420 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.469765 0.000000 2.322420 v gpio_dm1[7] (out) - 2.322420 data arrival time + 3 0.112479 0.474921 0.325962 2.325962 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.474924 0.000000 2.325962 v gpio_inp_dis[33] (out) + 2.325962 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2715,13 +2575,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.322420 data arrival time + -2.325962 data arrival time --------------------------------------------------------------------------------------------- - 4.072420 slack (MET) + 4.075962 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2730,10 +2590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.142806 0.599671 0.413059 2.413059 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.599672 0.000000 2.413059 v gpio_out[1] (out) - 2.413059 data arrival time + 3 0.112479 0.474921 0.326027 2.326027 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.474924 0.000000 2.326027 v gpio_dm1[33] (out) + 2.326027 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2743,13 +2603,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.413059 data arrival time + -2.326027 data arrival time --------------------------------------------------------------------------------------------- - 4.163059 slack (MET) + 4.076027 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2758,10 +2618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.142806 0.599671 0.413138 2.413138 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.599672 0.000000 2.413138 v gpio_dm2[1] (out) - 2.413138 data arrival time + 3 0.112622 0.475518 0.326234 2.326234 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.475520 0.000000 2.326234 v gpio_dm2[26] (out) + 2.326234 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2771,13 +2631,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.413138 data arrival time + -2.326234 data arrival time --------------------------------------------------------------------------------------------- - 4.163138 slack (MET) + 4.076234 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2786,10 +2646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.142806 0.599671 0.413323 2.413323 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.599673 0.000000 2.413323 v gpio_dm0[1] (out) - 2.413323 data arrival time + 3 0.112622 0.475518 0.326370 2.326370 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.475521 0.000000 2.326370 v gpio_inp_dis[26] (out) + 2.326370 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2799,13 +2659,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.413323 data arrival time + -2.326370 data arrival time --------------------------------------------------------------------------------------------- - 4.163323 slack (MET) + 4.076370 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2814,10 +2674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.142806 0.599671 0.413363 2.413363 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.599673 0.000000 2.413363 v gpio_dm1[1] (out) - 2.413363 data arrival time + 3 0.112622 0.475518 0.326435 2.326435 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.475521 0.000000 2.326435 v gpio_dm1[26] (out) + 2.326435 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2827,13 +2687,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.413363 data arrival time + -2.326435 data arrival time --------------------------------------------------------------------------------------------- - 4.163363 slack (MET) + 4.076435 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2842,10 +2702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 1.289733 0.891533 2.891533 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.289736 0.000000 2.891533 v gpio_oeb[6] (out) - 2.891533 data arrival time + 3 0.112791 0.476266 0.326644 2.326644 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.476268 0.000000 2.326644 v gpio_dm2[24] (out) + 2.326644 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2855,13 +2715,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.891533 data arrival time + -2.326644 data arrival time --------------------------------------------------------------------------------------------- - 4.641533 slack (MET) + 4.076644 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2870,10 +2730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 1.289733 0.892174 2.892174 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.289739 0.000000 2.892174 v gpio_ib_mode_sel[6] (out) - 2.892174 data arrival time + 3 0.112791 0.476266 0.326770 2.326770 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.476269 0.000000 2.326770 v gpio_inp_dis[24] (out) + 2.326770 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2883,13 +2743,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.892174 data arrival time + -2.326770 data arrival time --------------------------------------------------------------------------------------------- - 4.642174 slack (MET) + 4.076770 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2898,10 +2758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 1.291071 0.892428 2.892428 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.291085 0.000000 2.892428 v gpio_oeb[5] (out) - 2.892428 data arrival time + 3 0.112791 0.476266 0.327201 2.327201 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.476272 0.000000 2.327201 v gpio_dm1[24] (out) + 2.327201 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2911,13 +2771,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.892428 data arrival time + -2.327201 data arrival time --------------------------------------------------------------------------------------------- - 4.642428 slack (MET) + 4.077201 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2926,10 +2786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 1.290792 0.892531 2.892531 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.290828 0.000000 2.892531 v gpio_oeb[1] (out) - 2.892531 data arrival time + 3 0.114205 0.482021 0.330785 2.330785 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.482023 0.000000 2.330785 v gpio_dm2[27] (out) + 2.330785 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2939,13 +2799,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.892531 data arrival time + -2.330785 data arrival time --------------------------------------------------------------------------------------------- - 4.642531 slack (MET) + 4.080785 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2954,10 +2814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 1.289733 0.892802 2.892802 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.289743 0.000000 2.892802 v gpio_vtrip_sel[6] (out) - 2.892802 data arrival time + 3 0.114286 0.482405 0.330922 2.330922 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.482407 0.000000 2.330922 v gpio_dm2[28] (out) + 2.330922 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2967,14 +2827,14 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.892802 data arrival time + -2.330922 data arrival time --------------------------------------------------------------------------------------------- - 4.642802 slack (MET) + 4.080922 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ Path Type: min Fanout Cap Slew Delay Time Description @@ -2982,10 +2842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 1.291071 0.893086 2.893086 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.291091 0.000000 2.893086 v gpio_ib_mode_sel[5] (out) - 2.893086 data arrival time + 3 0.114205 0.482021 0.330921 2.330921 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.482024 0.000000 2.330921 v gpio_inp_dis[27] (out) + 2.330921 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2995,13 +2855,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.893086 data arrival time + -2.330921 data arrival time --------------------------------------------------------------------------------------------- - 4.643086 slack (MET) + 4.080922 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3010,10 +2870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 1.292570 0.893128 2.893128 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.292573 0.000000 2.893128 v gpio_oeb[7] (out) - 2.893128 data arrival time + 3 0.114205 0.482021 0.330989 2.330989 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.482024 0.000000 2.330989 v gpio_dm1[27] (out) + 2.330989 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3023,13 +2883,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.893128 data arrival time + -2.330989 data arrival time --------------------------------------------------------------------------------------------- - 4.643128 slack (MET) + 4.080988 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3038,10 +2898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 1.290792 0.893188 2.893188 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.290838 0.000000 2.893188 v gpio_ib_mode_sel[1] (out) - 2.893188 data arrival time + 3 0.114286 0.482405 0.331091 2.331091 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.482408 0.000000 2.331091 v gpio_inp_dis[28] (out) + 2.331091 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3051,13 +2911,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.893188 data arrival time + -2.331091 data arrival time --------------------------------------------------------------------------------------------- - 4.643188 slack (MET) + 4.081091 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3066,10 +2926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 1.293028 0.893276 2.893276 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.293040 0.000000 2.893276 v gpio_oeb[2] (out) - 2.893276 data arrival time + 3 0.114286 0.482405 0.331496 2.331496 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.482411 0.000000 2.331496 v gpio_dm1[28] (out) + 2.331496 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3079,13 +2939,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.893276 data arrival time + -2.331496 data arrival time --------------------------------------------------------------------------------------------- - 4.643276 slack (MET) + 4.081496 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3094,10 +2954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 1.291071 0.893664 2.893664 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.291097 0.000000 2.893664 v gpio_vtrip_sel[5] (out) - 2.893664 data arrival time + 3 0.117183 0.494286 0.339361 2.339361 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.494288 0.000000 2.339361 v gpio_dm2[29] (out) + 2.339361 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3107,13 +2967,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.893664 data arrival time + -2.339361 data arrival time --------------------------------------------------------------------------------------------- - 4.643664 slack (MET) + 4.089361 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3122,10 +2982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 1.290792 0.893765 2.893765 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.290846 0.000000 2.893765 v gpio_vtrip_sel[1] (out) - 2.893765 data arrival time + 3 0.117183 0.494286 0.339507 2.339507 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.494289 0.000000 2.339507 v gpio_inp_dis[29] (out) + 2.339507 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3135,13 +2995,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.893765 data arrival time + -2.339507 data arrival time --------------------------------------------------------------------------------------------- - 4.643764 slack (MET) + 4.089508 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3150,10 +3010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 1.292570 0.893786 2.893786 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.292576 0.000000 2.893786 v gpio_ib_mode_sel[7] (out) - 2.893786 data arrival time + 3 0.117183 0.494286 0.339576 2.339576 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.494289 0.000000 2.339576 v gpio_dm1[29] (out) + 2.339576 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3163,13 +3023,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.893786 data arrival time + -2.339576 data arrival time --------------------------------------------------------------------------------------------- - 4.643786 slack (MET) + 4.089576 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3178,10 +3038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 1.293028 0.894041 2.894041 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.293046 0.000000 2.894041 v gpio_ib_mode_sel[2] (out) - 2.894041 data arrival time + 4 0.142806 0.599671 0.413059 2.413059 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.599672 0.000000 2.413059 v gpio_out[1] (out) + 2.413059 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3191,13 +3051,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.894041 data arrival time + -2.413059 data arrival time --------------------------------------------------------------------------------------------- - 4.644041 slack (MET) + 4.163059 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3206,10 +3066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 1.292570 0.894363 2.894363 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.292579 0.000000 2.894363 v gpio_vtrip_sel[7] (out) - 2.894363 data arrival time + 4 0.142806 0.599671 0.413138 2.413138 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.599672 0.000000 2.413138 v gpio_dm2[1] (out) + 2.413138 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3219,13 +3079,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.894363 data arrival time + -2.413138 data arrival time --------------------------------------------------------------------------------------------- - 4.644363 slack (MET) + 4.163138 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3234,10 +3094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 1.290792 0.894483 2.894483 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.290859 0.000000 2.894483 v gpio_holdover[1] (out) - 2.894483 data arrival time + 4 0.142806 0.599671 0.413323 2.413323 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.599673 0.000000 2.413323 v gpio_dm0[1] (out) + 2.413323 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3247,13 +3107,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.894483 data arrival time + -2.413323 data arrival time --------------------------------------------------------------------------------------------- - 4.644483 slack (MET) + 4.163323 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3262,10 +3122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 1.289733 0.894534 2.894534 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.289759 0.000000 2.894534 v gpio_holdover[6] (out) - 2.894534 data arrival time + 4 0.142806 0.599671 0.413363 2.413363 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.599673 0.000000 2.413363 v gpio_dm1[1] (out) + 2.413363 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3275,13 +3135,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.894534 data arrival time + -2.413363 data arrival time --------------------------------------------------------------------------------------------- - 4.644534 slack (MET) + 4.163363 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3290,10 +3150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 1.293028 0.894618 2.894618 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.293052 0.000000 2.894618 v gpio_vtrip_sel[2] (out) - 2.894618 data arrival time + 9 0.310038 1.286322 0.889077 2.889077 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.286344 0.000000 2.889077 v gpio_oeb[11] (out) + 2.889077 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3303,13 +3163,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.894618 data arrival time + -2.889077 data arrival time --------------------------------------------------------------------------------------------- - 4.644618 slack (MET) + 4.639077 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3318,10 +3178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 1.289733 0.895339 2.895339 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.289768 0.000000 2.895339 v gpio_analog_sel[6] (out) - 2.895339 data arrival time + 9 0.310038 1.286322 0.889733 2.889733 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.286352 0.000000 2.889733 v gpio_ib_mode_sel[11] (out) + 2.889733 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3331,13 +3191,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.895339 data arrival time + -2.889733 data arrival time --------------------------------------------------------------------------------------------- - 4.645339 slack (MET) + 4.639733 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3346,10 +3206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 1.290792 0.895385 2.895385 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.290876 0.000000 2.895385 v gpio_analog_sel[1] (out) - 2.895385 data arrival time + 9 0.310038 1.286322 0.890309 2.890309 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.286359 0.000000 2.890309 v gpio_vtrip_sel[11] (out) + 2.890309 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3359,13 +3219,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.895385 data arrival time + -2.890309 data arrival time --------------------------------------------------------------------------------------------- - 4.645386 slack (MET) + 4.640309 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3374,10 +3234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 1.295292 0.895432 2.895432 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.295316 0.000000 2.895432 v gpio_oeb[8] (out) - 2.895432 data arrival time + 9 0.311086 1.289733 0.891533 2.891533 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.289736 0.000000 2.891533 v gpio_oeb[6] (out) + 2.891533 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3387,13 +3247,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.895432 data arrival time + -2.891533 data arrival time --------------------------------------------------------------------------------------------- - 4.645432 slack (MET) + 4.641533 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3402,10 +3262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 1.291071 0.895448 2.895448 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.291121 0.000000 2.895448 v gpio_holdover[5] (out) - 2.895448 data arrival time + 9 0.310038 1.286322 0.892086 2.892087 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.286387 0.000000 2.892087 v gpio_holdover[11] (out) + 2.892087 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3415,13 +3275,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.895448 data arrival time + -2.892087 data arrival time --------------------------------------------------------------------------------------------- - 4.645449 slack (MET) + 4.642087 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3430,10 +3290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 1.294795 0.895875 2.895875 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.294795 0.000000 2.895875 v gpio_oeb[10] (out) - 2.895875 data arrival time + 9 0.311086 1.289733 0.892174 2.892174 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.289739 0.000000 2.892174 v gpio_ib_mode_sel[6] (out) + 2.892174 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3443,13 +3303,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.895875 data arrival time + -2.892174 data arrival time --------------------------------------------------------------------------------------------- - 4.645875 slack (MET) + 4.642174 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3458,10 +3318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 1.289733 0.896029 2.896029 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.289778 0.000000 2.896029 v gpio_analog_pol[6] (out) - 2.896029 data arrival time + 9 0.311267 1.291071 0.892428 2.892428 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.291085 0.000000 2.892428 v gpio_oeb[5] (out) + 2.892428 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3471,13 +3331,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.896029 data arrival time + -2.892428 data arrival time --------------------------------------------------------------------------------------------- - 4.646029 slack (MET) + 4.642428 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3486,10 +3346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 1.294795 0.896078 2.896078 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.294797 0.000000 2.896078 v gpio_ib_mode_sel[10] (out) - 2.896078 data arrival time + 9 0.311072 1.290792 0.892531 2.892531 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.290828 0.000000 2.892531 v gpio_oeb[1] (out) + 2.892531 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3499,13 +3359,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.896078 data arrival time + -2.892531 data arrival time --------------------------------------------------------------------------------------------- - 4.646078 slack (MET) + 4.642531 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3514,10 +3374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 1.295292 0.896093 2.896093 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.295324 0.000000 2.896093 v gpio_ib_mode_sel[8] (out) - 2.896093 data arrival time + 9 0.311086 1.289733 0.892802 2.892802 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.289743 0.000000 2.892802 v gpio_vtrip_sel[6] (out) + 2.892802 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3527,13 +3387,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.896093 data arrival time + -2.892802 data arrival time --------------------------------------------------------------------------------------------- - 4.646093 slack (MET) + 4.642802 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3542,10 +3402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 1.294351 0.896117 2.896117 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.294384 0.000000 2.896117 v gpio_oeb[4] (out) - 2.896117 data arrival time + 9 0.310038 1.286322 0.892891 2.892891 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.286402 0.000000 2.892891 v gpio_analog_sel[11] (out) + 2.892891 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3555,13 +3415,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.896117 data arrival time + -2.892891 data arrival time --------------------------------------------------------------------------------------------- - 4.646117 slack (MET) + 4.642890 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3570,10 +3430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 1.292570 0.896146 2.896146 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.292595 0.000000 2.896146 v gpio_holdover[7] (out) - 2.896146 data arrival time + 9 0.311267 1.291071 0.893086 2.893086 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.291091 0.000000 2.893086 v gpio_ib_mode_sel[5] (out) + 2.893086 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3583,13 +3443,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.896146 data arrival time + -2.893086 data arrival time --------------------------------------------------------------------------------------------- - 4.646146 slack (MET) + 4.643086 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3598,10 +3458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 1.291071 0.896258 2.896258 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.291134 0.000000 2.896258 v gpio_analog_sel[5] (out) - 2.896258 data arrival time + 9 0.311750 1.292570 0.893128 2.893128 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.292573 0.000000 2.893128 v gpio_oeb[7] (out) + 2.893128 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3611,13 +3471,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.896258 data arrival time + -2.893128 data arrival time --------------------------------------------------------------------------------------------- - 4.646258 slack (MET) + 4.643128 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3626,10 +3486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 1.289733 0.896273 2.896273 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.289781 0.000000 2.896273 v gpio_dm0[6] (out) - 2.896273 data arrival time + 9 0.311072 1.290792 0.893188 2.893188 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.290838 0.000000 2.893188 v gpio_ib_mode_sel[1] (out) + 2.893188 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3639,13 +3499,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.896273 data arrival time + -2.893188 data arrival time --------------------------------------------------------------------------------------------- - 4.646273 slack (MET) + 4.643188 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3654,10 +3514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 1.293028 0.896401 2.896401 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.293075 0.000000 2.896401 v gpio_holdover[2] (out) - 2.896401 data arrival time + 9 0.310038 1.286322 0.893455 2.893455 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.286414 0.000000 2.893455 v gpio_analog_pol[11] (out) + 2.893455 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3667,13 +3527,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.896401 data arrival time + -2.893455 data arrival time --------------------------------------------------------------------------------------------- - 4.646401 slack (MET) + 4.643455 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3682,10 +3542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 1.289733 0.896437 2.896437 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.289784 0.000000 2.896437 v gpio_analog_en[6] (out) - 2.896437 data arrival time + 9 0.311267 1.291071 0.893664 2.893664 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.291097 0.000000 2.893664 v gpio_vtrip_sel[5] (out) + 2.893664 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3695,13 +3555,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.896437 data arrival time + -2.893664 data arrival time --------------------------------------------------------------------------------------------- - 4.646437 slack (MET) + 4.643664 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3710,10 +3570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 1.290792 0.896614 2.896614 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.290902 0.000000 2.896614 v gpio_inp_dis[1] (out) - 2.896614 data arrival time + 9 0.310038 1.286322 0.893763 2.893763 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.286420 0.000000 2.893763 v gpio_dm0[11] (out) + 2.893763 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3723,13 +3583,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.896614 data arrival time + -2.893763 data arrival time --------------------------------------------------------------------------------------------- - 4.646614 slack (MET) + 4.643763 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3738,10 +3598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 1.295292 0.896673 2.896672 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.295332 0.000000 2.896672 v gpio_vtrip_sel[8] (out) - 2.896672 data arrival time + 9 0.311072 1.290792 0.893765 2.893765 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.290846 0.000000 2.893765 v gpio_vtrip_sel[1] (out) + 2.893765 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3751,13 +3611,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.896672 data arrival time + -2.893765 data arrival time --------------------------------------------------------------------------------------------- - 4.646673 slack (MET) + 4.643764 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3766,10 +3626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 1.294351 0.896777 2.896777 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.294393 0.000000 2.896777 v gpio_ib_mode_sel[4] (out) - 2.896777 data arrival time + 9 0.311750 1.292570 0.893786 2.893786 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.292576 0.000000 2.893786 v gpio_ib_mode_sel[7] (out) + 2.893786 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3779,13 +3639,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.896777 data arrival time + -2.893786 data arrival time --------------------------------------------------------------------------------------------- - 4.646777 slack (MET) + 4.643786 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3794,10 +3654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 1.294795 0.896789 2.896789 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.294800 0.000000 2.896789 v gpio_vtrip_sel[10] (out) - 2.896789 data arrival time + 9 0.310038 1.286322 0.893927 2.893927 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.286424 0.000000 2.893927 v gpio_analog_en[11] (out) + 2.893927 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3807,13 +3667,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.896789 data arrival time + -2.893927 data arrival time --------------------------------------------------------------------------------------------- - 4.646789 slack (MET) + 4.643927 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3822,10 +3682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 1.289733 0.896809 2.896809 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.289790 0.000000 2.896809 v gpio_slow_sel[6] (out) - 2.896809 data arrival time + 9 0.310038 1.286322 0.894299 2.894299 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.286433 0.000000 2.894299 v gpio_slow_sel[11] (out) + 2.894299 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3835,13 +3695,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.896809 data arrival time + -2.894299 data arrival time --------------------------------------------------------------------------------------------- - 4.646809 slack (MET) + 4.644300 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3850,10 +3710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 1.290792 0.896827 2.896827 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.290907 0.000000 2.896827 v gpio_analog_pol[1] (out) - 2.896827 data arrival time + 9 0.311750 1.292570 0.894363 2.894363 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.292579 0.000000 2.894363 v gpio_vtrip_sel[7] (out) + 2.894363 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3863,13 +3723,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.896827 data arrival time + -2.894363 data arrival time --------------------------------------------------------------------------------------------- - 4.646827 slack (MET) + 4.644363 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3878,10 +3738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 1.291071 0.896846 2.896846 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.291145 0.000000 2.896846 v gpio_analog_pol[5] (out) - 2.896846 data arrival time + 9 0.311072 1.290792 0.894483 2.894483 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.290859 0.000000 2.894483 v gpio_holdover[1] (out) + 2.894483 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3891,13 +3751,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.896846 data arrival time + -2.894483 data arrival time --------------------------------------------------------------------------------------------- - 4.646846 slack (MET) + 4.644483 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3906,10 +3766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 1.292570 0.896954 2.896954 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.292605 0.000000 2.896954 v gpio_analog_sel[7] (out) - 2.896954 data arrival time + 9 0.311086 1.289733 0.894534 2.894534 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.289759 0.000000 2.894534 v gpio_holdover[6] (out) + 2.894534 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3919,13 +3779,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.896954 data arrival time + -2.894534 data arrival time --------------------------------------------------------------------------------------------- - 4.646954 slack (MET) + 4.644534 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3934,10 +3794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 1.291071 0.897035 2.897035 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.291148 0.000000 2.897035 v gpio_dm0[5] (out) - 2.897035 data arrival time + 9 0.311086 1.289733 0.895339 2.895339 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.289768 0.000000 2.895339 v gpio_analog_sel[6] (out) + 2.895339 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3947,13 +3807,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.897035 data arrival time + -2.895339 data arrival time --------------------------------------------------------------------------------------------- - 4.647035 slack (MET) + 4.645339 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3962,10 +3822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 1.291071 0.897100 2.897100 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.291150 0.000000 2.897100 v gpio_analog_en[5] (out) - 2.897100 data arrival time + 9 0.312249 1.294081 0.895380 2.895380 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.294081 0.000000 2.895380 v gpio_oeb[10] (out) + 2.895380 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3975,13 +3835,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.897100 data arrival time + -2.895380 data arrival time --------------------------------------------------------------------------------------------- - 4.647100 slack (MET) + 4.645380 slack (MET) Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3990,10 +3850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 1.290792 0.897167 2.897167 v gpio_loopback_zero[1] (in) + 9 0.311072 1.290792 0.895385 2.895385 v gpio_loopback_zero[1] (in) gpio_loopback_zero[1] (net) - 1.290915 0.000000 2.897167 v gpio_analog_en[1] (out) - 2.897167 data arrival time + 1.290876 0.000000 2.895385 v gpio_analog_sel[1] (out) + 2.895385 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4003,13 +3863,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.897167 data arrival time + -2.895385 data arrival time --------------------------------------------------------------------------------------------- - 4.647167 slack (MET) + 4.645386 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4018,10 +3878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 1.293028 0.897208 2.897208 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.293088 0.000000 2.897208 v gpio_analog_sel[2] (out) - 2.897208 data arrival time + 9 0.312219 1.295292 0.895432 2.895432 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.295316 0.000000 2.895432 v gpio_oeb[8] (out) + 2.895432 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4031,13 +3891,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.897208 data arrival time + -2.895432 data arrival time --------------------------------------------------------------------------------------------- - 4.647208 slack (MET) + 4.645432 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4046,10 +3906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 1.290792 0.897322 2.897322 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.290919 0.000000 2.897322 v gpio_slow_sel[1] (out) - 2.897322 data arrival time + 9 0.311267 1.291071 0.895448 2.895448 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.291121 0.000000 2.895448 v gpio_holdover[5] (out) + 2.895448 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4059,13 +3919,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.897322 data arrival time + -2.895448 data arrival time --------------------------------------------------------------------------------------------- - 4.647322 slack (MET) + 4.645449 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4074,10 +3934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 1.294351 0.897455 2.897455 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.294404 0.000000 2.897455 v gpio_vtrip_sel[4] (out) - 2.897455 data arrival time + 9 0.312249 1.294081 0.895583 2.895583 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.294083 0.000000 2.895583 v gpio_ib_mode_sel[10] (out) + 2.895583 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4087,13 +3947,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.897455 data arrival time + -2.895583 data arrival time --------------------------------------------------------------------------------------------- - 4.647455 slack (MET) + 4.645583 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4102,10 +3962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 1.291071 0.897506 2.897506 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.291158 0.000000 2.897506 v gpio_slow_sel[5] (out) - 2.897506 data arrival time + 9 0.311923 1.293519 0.895891 2.895891 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.293542 0.000000 2.895891 v gpio_oeb[12] (out) + 2.895891 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4115,13 +3975,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.897506 data arrival time + -2.895891 data arrival time --------------------------------------------------------------------------------------------- - 4.647506 slack (MET) + 4.645891 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4130,10 +3990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 1.294351 0.897887 2.897887 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.294411 0.000000 2.897887 v gpio_holdover[4] (out) - 2.897887 data arrival time + 9 0.311086 1.289733 0.896029 2.896029 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.289778 0.000000 2.896029 v gpio_analog_pol[6] (out) + 2.896029 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4143,13 +4003,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.897887 data arrival time + -2.896029 data arrival time --------------------------------------------------------------------------------------------- - 4.647887 slack (MET) + 4.646029 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4158,10 +4018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 1.294351 0.898034 2.898034 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.294413 0.000000 2.898034 v gpio_analog_sel[4] (out) - 2.898034 data arrival time + 9 0.312219 1.295292 0.896093 2.896093 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.295324 0.000000 2.896093 v gpio_ib_mode_sel[8] (out) + 2.896093 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4171,13 +4031,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898034 data arrival time + -2.896093 data arrival time --------------------------------------------------------------------------------------------- - 4.648034 slack (MET) + 4.646093 slack (MET) Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4186,10 +4046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 1.294351 0.898288 2.898288 v gpio_loopback_zero[4] (in) + 9 0.312034 1.294351 0.896117 2.896117 v gpio_loopback_zero[4] (in) gpio_loopback_zero[4] (net) - 1.294418 0.000000 2.898288 v gpio_analog_pol[4] (out) - 2.898288 data arrival time + 1.294384 0.000000 2.896117 v gpio_oeb[4] (out) + 2.896117 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4199,13 +4059,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898288 data arrival time + -2.896117 data arrival time --------------------------------------------------------------------------------------------- - 4.648288 slack (MET) + 4.646117 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4214,10 +4074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 1.294351 0.898333 2.898333 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.294418 0.000000 2.898333 v gpio_dm0[4] (out) - 2.898333 data arrival time + 9 0.311750 1.292570 0.896146 2.896146 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.292595 0.000000 2.896146 v gpio_holdover[7] (out) + 2.896146 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4227,13 +4087,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898333 data arrival time + -2.896146 data arrival time --------------------------------------------------------------------------------------------- - 4.648334 slack (MET) + 4.646146 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4242,10 +4102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 1.294351 0.898365 2.898365 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.294419 0.000000 2.898365 v gpio_analog_en[4] (out) - 2.898365 data arrival time + 9 0.311267 1.291071 0.896258 2.896258 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.291134 0.000000 2.896258 v gpio_analog_sel[5] (out) + 2.896258 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4255,13 +4115,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898365 data arrival time + -2.896258 data arrival time --------------------------------------------------------------------------------------------- - 4.648365 slack (MET) + 4.646258 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4270,10 +4130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 1.294351 0.898428 2.898428 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.294420 0.000000 2.898428 v gpio_slow_sel[4] (out) - 2.898428 data arrival time + 9 0.311086 1.289733 0.896273 2.896273 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.289781 0.000000 2.896273 v gpio_dm0[6] (out) + 2.896273 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4283,13 +4143,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898428 data arrival time + -2.896273 data arrival time --------------------------------------------------------------------------------------------- - 4.648427 slack (MET) + 4.646273 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4298,10 +4158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 1.292570 0.898457 2.898457 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.292627 0.000000 2.898457 v gpio_analog_pol[7] (out) - 2.898457 data arrival time + 9 0.312249 1.294081 0.896294 2.896294 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.294086 0.000000 2.896294 v gpio_vtrip_sel[10] (out) + 2.896294 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4311,13 +4171,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898457 data arrival time + -2.896294 data arrival time --------------------------------------------------------------------------------------------- - 4.648457 slack (MET) + 4.646294 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4326,10 +4186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 1.295292 0.898465 2.898465 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.295361 0.000000 2.898465 v gpio_holdover[8] (out) - 2.898465 data arrival time + 9 0.311086 1.289733 0.896437 2.896437 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.289784 0.000000 2.896437 v gpio_analog_en[6] (out) + 2.896437 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4339,13 +4199,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898465 data arrival time + -2.896437 data arrival time --------------------------------------------------------------------------------------------- - 4.648465 slack (MET) + 4.646437 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4354,10 +4214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 1.294795 0.898667 2.898667 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.294813 0.000000 2.898667 v gpio_holdover[10] (out) - 2.898667 data arrival time + 9 0.311072 1.290792 0.896614 2.896614 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.290902 0.000000 2.896614 v gpio_inp_dis[1] (out) + 2.896614 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4367,13 +4227,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898667 data arrival time + -2.896614 data arrival time --------------------------------------------------------------------------------------------- - 4.648666 slack (MET) + 4.646614 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4382,10 +4242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 1.292570 0.898704 2.898704 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.292631 0.000000 2.898704 v gpio_dm0[7] (out) - 2.898704 data arrival time + 9 0.311923 1.293519 0.896667 2.896667 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.293551 0.000000 2.896667 v gpio_ib_mode_sel[12] (out) + 2.896667 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4395,13 +4255,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898704 data arrival time + -2.896667 data arrival time --------------------------------------------------------------------------------------------- - 4.648704 slack (MET) + 4.646667 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4410,10 +4270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 1.293028 0.898742 2.898741 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.293117 0.000000 2.898741 v gpio_analog_pol[2] (out) - 2.898741 data arrival time + 9 0.312219 1.295292 0.896673 2.896672 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.295332 0.000000 2.896672 v gpio_vtrip_sel[8] (out) + 2.896672 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4423,13 +4283,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898741 data arrival time + -2.896672 data arrival time --------------------------------------------------------------------------------------------- - 4.648742 slack (MET) + 4.646673 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4438,10 +4298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 1.296525 0.898760 2.898760 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.296528 0.000000 2.898760 v gpio_oeb[3] (out) - 2.898760 data arrival time + 9 0.312034 1.294351 0.896777 2.896777 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.294393 0.000000 2.896777 v gpio_ib_mode_sel[4] (out) + 2.896777 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4451,13 +4311,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898760 data arrival time + -2.896777 data arrival time --------------------------------------------------------------------------------------------- - 4.648760 slack (MET) + 4.646777 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4466,10 +4326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 1.292570 0.898870 2.898870 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.292634 0.000000 2.898870 v gpio_analog_en[7] (out) - 2.898870 data arrival time + 9 0.311086 1.289733 0.896809 2.896809 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.289790 0.000000 2.896809 v gpio_slow_sel[6] (out) + 2.896809 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4479,13 +4339,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898870 data arrival time + -2.896809 data arrival time --------------------------------------------------------------------------------------------- - 4.648870 slack (MET) + 4.646809 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4494,10 +4354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 1.296525 0.898883 2.898883 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.296529 0.000000 2.898883 v gpio_ib_mode_sel[3] (out) - 2.898883 data arrival time + 9 0.311072 1.290792 0.896827 2.896827 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.290907 0.000000 2.896827 v gpio_analog_pol[1] (out) + 2.896827 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4507,13 +4367,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898883 data arrival time + -2.896827 data arrival time --------------------------------------------------------------------------------------------- - 4.648883 slack (MET) + 4.646827 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4522,10 +4382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 1.293028 0.898914 2.898914 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.293121 0.000000 2.898914 v gpio_dm0[2] (out) - 2.898914 data arrival time + 9 0.311267 1.291071 0.896846 2.896846 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.291145 0.000000 2.896846 v gpio_analog_pol[5] (out) + 2.896846 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4535,13 +4395,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898914 data arrival time + -2.896846 data arrival time --------------------------------------------------------------------------------------------- - 4.648914 slack (MET) + 4.646846 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4550,10 +4410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 1.294795 0.898953 2.898953 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.294816 0.000000 2.898953 v gpio_analog_sel[10] (out) - 2.898953 data arrival time + 9 0.311923 1.293519 0.896914 2.896914 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.293554 0.000000 2.896914 v gpio_vtrip_sel[12] (out) + 2.896914 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4563,13 +4423,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898953 data arrival time + -2.896914 data arrival time --------------------------------------------------------------------------------------------- - 4.648953 slack (MET) + 4.646914 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4578,10 +4438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 1.296525 0.898991 2.898991 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.296529 0.000000 2.898991 v gpio_vtrip_sel[3] (out) - 2.898991 data arrival time + 9 0.311750 1.292570 0.896954 2.896954 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.292605 0.000000 2.896954 v gpio_analog_sel[7] (out) + 2.896954 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4591,13 +4451,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898991 data arrival time + -2.896954 data arrival time --------------------------------------------------------------------------------------------- - 4.648992 slack (MET) + 4.646954 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4606,10 +4466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 1.292570 0.899013 2.899013 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.292637 0.000000 2.899013 v gpio_slow_sel[7] (out) - 2.899013 data arrival time + 9 0.311267 1.291071 0.897035 2.897035 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.291148 0.000000 2.897035 v gpio_dm0[5] (out) + 2.897035 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4619,14 +4479,14 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899013 data arrival time + -2.897035 data arrival time --------------------------------------------------------------------------------------------- - 4.649013 slack (MET) + 4.647035 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ Path Type: min Fanout Cap Slew Delay Time Description @@ -4634,10 +4494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 1.293028 0.899055 2.899055 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.293123 0.000000 2.899055 v gpio_analog_en[2] (out) - 2.899055 data arrival time + 9 0.311267 1.291071 0.897100 2.897100 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.291150 0.000000 2.897100 v gpio_analog_en[5] (out) + 2.897100 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4647,13 +4507,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899055 data arrival time + -2.897100 data arrival time --------------------------------------------------------------------------------------------- - 4.649055 slack (MET) + 4.647100 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4662,10 +4522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 1.296872 0.899141 2.899141 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.296872 0.000000 2.899141 v gpio_oeb[9] (out) - 2.899141 data arrival time + 9 0.311072 1.290792 0.897167 2.897167 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.290915 0.000000 2.897167 v gpio_analog_en[1] (out) + 2.897167 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4675,13 +4535,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899141 data arrival time + -2.897167 data arrival time --------------------------------------------------------------------------------------------- - 4.649141 slack (MET) + 4.647167 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4690,10 +4550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 1.294795 0.899223 2.899223 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.294818 0.000000 2.899223 v gpio_analog_pol[10] (out) - 2.899223 data arrival time + 9 0.311923 1.293519 0.897228 2.897228 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.293558 0.000000 2.897228 v gpio_holdover[12] (out) + 2.897228 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4703,13 +4563,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899223 data arrival time + -2.897228 data arrival time --------------------------------------------------------------------------------------------- - 4.649223 slack (MET) + 4.647228 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4718,10 +4578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 1.296872 0.899258 2.899258 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.296872 0.000000 2.899258 v gpio_ib_mode_sel[9] (out) - 2.899258 data arrival time + 9 0.311072 1.290792 0.897322 2.897322 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.290919 0.000000 2.897322 v gpio_slow_sel[1] (out) + 2.897322 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4731,13 +4591,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899258 data arrival time + -2.897322 data arrival time --------------------------------------------------------------------------------------------- - 4.649258 slack (MET) + 4.647322 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4746,10 +4606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 1.294795 0.899267 2.899267 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.294819 0.000000 2.899267 v gpio_dm0[10] (out) - 2.899267 data arrival time + 9 0.311923 1.293519 0.897362 2.897362 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.293560 0.000000 2.897362 v gpio_analog_sel[12] (out) + 2.897362 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4759,13 +4619,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899267 data arrival time + -2.897362 data arrival time --------------------------------------------------------------------------------------------- - 4.649267 slack (MET) + 4.647362 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4774,10 +4634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 1.296525 0.899289 2.899289 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.296530 0.000000 2.899289 v gpio_holdover[3] (out) - 2.899289 data arrival time + 9 0.312034 1.294351 0.897455 2.897455 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.294404 0.000000 2.897455 v gpio_vtrip_sel[4] (out) + 2.897455 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4787,13 +4647,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899289 data arrival time + -2.897455 data arrival time --------------------------------------------------------------------------------------------- - 4.649289 slack (MET) + 4.647455 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4802,10 +4662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 1.294795 0.899314 2.899314 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.294819 0.000000 2.899314 v gpio_analog_en[10] (out) - 2.899314 data arrival time + 9 0.311267 1.291071 0.897506 2.897506 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.291158 0.000000 2.897506 v gpio_slow_sel[5] (out) + 2.897506 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4815,13 +4675,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899314 data arrival time + -2.897506 data arrival time --------------------------------------------------------------------------------------------- - 4.649314 slack (MET) + 4.647506 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4830,10 +4690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 1.295292 0.899316 2.899316 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.295377 0.000000 2.899316 v gpio_analog_sel[8] (out) - 2.899316 data arrival time + 9 0.311923 1.293519 0.897628 2.897628 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.293564 0.000000 2.897628 v gpio_analog_pol[12] (out) + 2.897628 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4843,13 +4703,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899316 data arrival time + -2.897628 data arrival time --------------------------------------------------------------------------------------------- - 4.649316 slack (MET) + 4.647627 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4858,10 +4718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 1.296872 0.899361 2.899361 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.296873 0.000000 2.899361 v gpio_vtrip_sel[9] (out) - 2.899361 data arrival time + 9 0.311923 1.293519 0.897665 2.897665 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.293565 0.000000 2.897665 v gpio_dm0[12] (out) + 2.897665 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4871,13 +4731,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899361 data arrival time + -2.897665 data arrival time --------------------------------------------------------------------------------------------- - 4.649361 slack (MET) + 4.647666 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4886,10 +4746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 1.293028 0.899427 2.899427 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.293132 0.000000 2.899427 v gpio_slow_sel[2] (out) - 2.899427 data arrival time + 9 0.311923 1.293519 0.897742 2.897742 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.293566 0.000000 2.897742 v gpio_analog_en[12] (out) + 2.897742 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4899,13 +4759,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899427 data arrival time + -2.897742 data arrival time --------------------------------------------------------------------------------------------- - 4.649427 slack (MET) + 4.647742 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4914,10 +4774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 1.296525 0.899520 2.899520 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.296532 0.000000 2.899520 v gpio_analog_sel[3] (out) - 2.899520 data arrival time + 9 0.311923 1.293519 0.897766 2.897766 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.293566 0.000000 2.897766 v gpio_slow_sel[12] (out) + 2.897766 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4927,13 +4787,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899520 data arrival time + -2.897766 data arrival time --------------------------------------------------------------------------------------------- - 4.649520 slack (MET) + 4.647766 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4942,10 +4802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 1.296872 0.899668 2.899668 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.296874 0.000000 2.899668 v gpio_holdover[9] (out) - 2.899668 data arrival time + 9 0.312034 1.294351 0.897887 2.897887 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.294411 0.000000 2.897887 v gpio_holdover[4] (out) + 2.897887 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4955,13 +4815,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899668 data arrival time + -2.897887 data arrival time --------------------------------------------------------------------------------------------- - 4.649668 slack (MET) + 4.647887 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4970,10 +4830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 1.294795 0.899720 2.899720 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.294824 0.000000 2.899720 v gpio_slow_sel[10] (out) - 2.899720 data arrival time + 9 0.312034 1.294351 0.898034 2.898034 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.294413 0.000000 2.898034 v gpio_analog_sel[4] (out) + 2.898034 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4983,13 +4843,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899720 data arrival time + -2.898034 data arrival time --------------------------------------------------------------------------------------------- - 4.649720 slack (MET) + 4.648034 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4998,10 +4858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 1.295292 0.899737 2.899737 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.295386 0.000000 2.899737 v gpio_analog_pol[8] (out) - 2.899737 data arrival time + 9 0.312249 1.294081 0.898172 2.898172 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.294099 0.000000 2.898172 v gpio_holdover[10] (out) + 2.898172 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5011,13 +4871,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899737 data arrival time + -2.898172 data arrival time --------------------------------------------------------------------------------------------- - 4.649737 slack (MET) + 4.648172 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5026,10 +4886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 1.295292 0.899785 2.899785 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.295387 0.000000 2.899785 v gpio_dm0[8] (out) - 2.899785 data arrival time + 9 0.312034 1.294351 0.898288 2.898288 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.294418 0.000000 2.898288 v gpio_analog_pol[4] (out) + 2.898288 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5039,13 +4899,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899785 data arrival time + -2.898288 data arrival time --------------------------------------------------------------------------------------------- - 4.649785 slack (MET) + 4.648288 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5054,10 +4914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 1.296872 0.899831 2.899831 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.296875 0.000000 2.899831 v gpio_analog_sel[9] (out) - 2.899831 data arrival time + 9 0.312034 1.294351 0.898333 2.898333 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.294418 0.000000 2.898333 v gpio_dm0[4] (out) + 2.898333 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5067,13 +4927,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899831 data arrival time + -2.898333 data arrival time --------------------------------------------------------------------------------------------- - 4.649831 slack (MET) + 4.648334 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5082,10 +4942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 1.295292 0.899878 2.899878 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.295389 0.000000 2.899878 v gpio_analog_en[8] (out) - 2.899878 data arrival time + 9 0.312034 1.294351 0.898365 2.898365 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.294419 0.000000 2.898365 v gpio_analog_en[4] (out) + 2.898365 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5095,13 +4955,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899878 data arrival time + -2.898365 data arrival time --------------------------------------------------------------------------------------------- - 4.649878 slack (MET) + 4.648365 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5110,10 +4970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 1.296525 0.899913 2.899913 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.296534 0.000000 2.899913 v gpio_analog_pol[3] (out) - 2.899913 data arrival time + 9 0.312034 1.294351 0.898428 2.898428 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.294420 0.000000 2.898428 v gpio_slow_sel[4] (out) + 2.898428 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5123,13 +4983,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899913 data arrival time + -2.898428 data arrival time --------------------------------------------------------------------------------------------- - 4.649913 slack (MET) + 4.648427 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5138,10 +4998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 1.295292 0.899945 2.899945 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.295390 0.000000 2.899945 v gpio_slow_sel[8] (out) - 2.899945 data arrival time + 9 0.311750 1.292570 0.898457 2.898457 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.292627 0.000000 2.898457 v gpio_analog_pol[7] (out) + 2.898457 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5151,13 +5011,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899945 data arrival time + -2.898457 data arrival time --------------------------------------------------------------------------------------------- - 4.649945 slack (MET) + 4.648457 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5166,10 +5026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 1.296525 0.899957 2.899957 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.296534 0.000000 2.899957 v gpio_dm0[3] (out) - 2.899957 data arrival time + 9 0.312249 1.294081 0.898458 2.898458 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.294102 0.000000 2.898458 v gpio_analog_sel[10] (out) + 2.898458 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5179,13 +5039,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899957 data arrival time + -2.898458 data arrival time --------------------------------------------------------------------------------------------- - 4.649957 slack (MET) + 4.648458 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5194,10 +5054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 1.296525 0.899987 2.899987 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.296534 0.000000 2.899987 v gpio_analog_en[3] (out) - 2.899987 data arrival time + 9 0.312219 1.295292 0.898465 2.898465 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.295361 0.000000 2.898465 v gpio_holdover[8] (out) + 2.898465 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5207,13 +5067,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899987 data arrival time + -2.898465 data arrival time --------------------------------------------------------------------------------------------- - 4.649986 slack (MET) + 4.648465 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5222,26 +5082,26 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 1.296525 0.900052 2.900052 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.296535 0.000000 2.900052 v gpio_slow_sel[3] (out) - 2.900052 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) + 9 0.311750 1.292570 0.898704 2.898704 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.292631 0.000000 2.898704 v gpio_dm0[7] (out) + 2.898704 data arrival time + + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) 0.250000 0.250000 clock uncertainty 0.000000 0.250000 clock reconvergence pessimism -2.000000 -1.750000 output external delay -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.900052 data arrival time + -2.898704 data arrival time --------------------------------------------------------------------------------------------- - 4.650052 slack (MET) + 4.648704 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5250,10 +5110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 1.296872 0.900111 2.900111 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.296876 0.000000 2.900111 v gpio_analog_pol[9] (out) - 2.900111 data arrival time + 9 0.312249 1.294081 0.898728 2.898728 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.294104 0.000000 2.898728 v gpio_analog_pol[10] (out) + 2.898728 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5263,13 +5123,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.900111 data arrival time + -2.898728 data arrival time --------------------------------------------------------------------------------------------- - 4.650111 slack (MET) + 4.648728 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5278,10 +5138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 1.296872 0.900161 2.900161 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.296876 0.000000 2.900161 v gpio_dm0[9] (out) - 2.900161 data arrival time + 9 0.312938 1.296525 0.898760 2.898760 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.296528 0.000000 2.898760 v gpio_oeb[3] (out) + 2.898760 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5291,13 +5151,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.900161 data arrival time + -2.898760 data arrival time --------------------------------------------------------------------------------------------- - 4.650161 slack (MET) + 4.648760 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5306,10 +5166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 1.296872 0.900195 2.900195 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.296876 0.000000 2.900195 v gpio_analog_en[9] (out) - 2.900195 data arrival time + 9 0.312249 1.294081 0.898772 2.898772 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.294105 0.000000 2.898772 v gpio_dm0[10] (out) + 2.898772 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5319,13 +5179,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.900195 data arrival time + -2.898772 data arrival time --------------------------------------------------------------------------------------------- - 4.650195 slack (MET) + 4.648771 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5334,10 +5194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 1.296872 0.900308 2.900308 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.296877 0.000000 2.900308 v gpio_slow_sel[9] (out) - 2.900308 data arrival time + 9 0.312249 1.294081 0.898818 2.898818 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.294105 0.000000 2.898818 v gpio_analog_en[10] (out) + 2.898818 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5347,13 +5207,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.900308 data arrival time + -2.898818 data arrival time --------------------------------------------------------------------------------------------- - 4.650308 slack (MET) + 4.648818 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5362,10 +5222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 1.301420 0.901340 2.901340 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.301443 0.000000 2.901340 v gpio_oeb[12] (out) - 2.901340 data arrival time + 9 0.311750 1.292570 0.898870 2.898870 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.292634 0.000000 2.898870 v gpio_analog_en[7] (out) + 2.898870 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5375,13 +5235,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901340 data arrival time + -2.898870 data arrival time --------------------------------------------------------------------------------------------- - 4.651340 slack (MET) + 4.648870 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5390,10 +5250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 1.300627 0.901766 2.901766 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.300627 0.000000 2.901766 v gpio_oeb[11] (out) - 2.901766 data arrival time + 9 0.312938 1.296525 0.898883 2.898883 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.296529 0.000000 2.898883 v gpio_ib_mode_sel[3] (out) + 2.898883 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5403,13 +5263,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901766 data arrival time + -2.898883 data arrival time --------------------------------------------------------------------------------------------- - 4.651766 slack (MET) + 4.648883 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5418,10 +5278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 1.300627 0.901884 2.901884 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.300627 0.000000 2.901884 v gpio_ib_mode_sel[11] (out) - 2.901884 data arrival time + 9 0.312938 1.296525 0.898991 2.898991 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.296529 0.000000 2.898991 v gpio_vtrip_sel[3] (out) + 2.898991 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5431,13 +5291,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901884 data arrival time + -2.898991 data arrival time --------------------------------------------------------------------------------------------- - 4.651884 slack (MET) + 4.648992 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5446,10 +5306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 1.300627 0.901987 2.901987 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.300627 0.000000 2.901987 v gpio_vtrip_sel[11] (out) - 2.901987 data arrival time + 9 0.311750 1.292570 0.899013 2.899013 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.292637 0.000000 2.899013 v gpio_slow_sel[7] (out) + 2.899013 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5459,13 +5319,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901987 data arrival time + -2.899013 data arrival time --------------------------------------------------------------------------------------------- - 4.651988 slack (MET) + 4.649013 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5474,10 +5334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 1.301420 0.902122 2.902122 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.301452 0.000000 2.902122 v gpio_ib_mode_sel[12] (out) - 2.902122 data arrival time + 9 0.313087 1.296871 0.899140 2.899140 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.296871 0.000000 2.899140 v gpio_oeb[9] (out) + 2.899140 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5487,13 +5347,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902122 data arrival time + -2.899140 data arrival time --------------------------------------------------------------------------------------------- - 4.652122 slack (MET) + 4.649140 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5502,10 +5362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 1.300627 0.902297 2.902297 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.300629 0.000000 2.902297 v gpio_holdover[11] (out) - 2.902297 data arrival time + 9 0.313905 1.301500 0.899171 2.899171 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.301503 0.000000 2.899171 v gpio_oeb[30] (out) + 2.899171 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5515,13 +5375,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902297 data arrival time + -2.899171 data arrival time --------------------------------------------------------------------------------------------- - 4.652297 slack (MET) + 4.649171 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5530,10 +5390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 1.301420 0.902371 2.902371 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.301455 0.000000 2.902371 v gpio_vtrip_sel[12] (out) - 2.902371 data arrival time + 9 0.312249 1.294081 0.899225 2.899225 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.294110 0.000000 2.899225 v gpio_slow_sel[10] (out) + 2.899225 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5543,13 +5403,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902371 data arrival time + -2.899225 data arrival time --------------------------------------------------------------------------------------------- - 4.652371 slack (MET) + 4.649225 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5558,10 +5418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 1.300627 0.902438 2.902438 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.300629 0.000000 2.902438 v gpio_analog_sel[11] (out) - 2.902438 data arrival time + 9 0.313087 1.296871 0.899257 2.899257 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.296871 0.000000 2.899257 v gpio_ib_mode_sel[9] (out) + 2.899257 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5571,13 +5431,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902438 data arrival time + -2.899257 data arrival time --------------------------------------------------------------------------------------------- - 4.652439 slack (MET) + 4.649257 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5586,10 +5446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 1.301420 0.902687 2.902688 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.301459 0.000000 2.902688 v gpio_holdover[12] (out) - 2.902688 data arrival time + 9 0.312938 1.296525 0.899289 2.899289 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.296530 0.000000 2.899289 v gpio_holdover[3] (out) + 2.899289 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5599,13 +5459,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902688 data arrival time + -2.899289 data arrival time --------------------------------------------------------------------------------------------- - 4.652687 slack (MET) + 4.649289 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5614,10 +5474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 1.300627 0.902699 2.902699 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.300631 0.000000 2.902699 v gpio_analog_pol[11] (out) - 2.902699 data arrival time + 9 0.312219 1.295292 0.899316 2.899316 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.295377 0.000000 2.899316 v gpio_analog_sel[8] (out) + 2.899316 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5627,13 +5487,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902699 data arrival time + -2.899316 data arrival time --------------------------------------------------------------------------------------------- - 4.652699 slack (MET) + 4.649316 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5642,10 +5502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 1.300627 0.902743 2.902743 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.300631 0.000000 2.902743 v gpio_dm0[11] (out) - 2.902743 data arrival time + 9 0.313087 1.296871 0.899360 2.899360 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.296872 0.000000 2.899360 v gpio_vtrip_sel[9] (out) + 2.899360 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5655,13 +5515,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902743 data arrival time + -2.899360 data arrival time --------------------------------------------------------------------------------------------- - 4.652743 slack (MET) + 4.649360 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5670,10 +5530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 1.300627 0.902773 2.902773 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.300631 0.000000 2.902773 v gpio_analog_en[11] (out) - 2.902773 data arrival time + 9 0.312938 1.296525 0.899520 2.899520 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.296532 0.000000 2.899520 v gpio_analog_sel[3] (out) + 2.899520 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5683,13 +5543,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902773 data arrival time + -2.899520 data arrival time --------------------------------------------------------------------------------------------- - 4.652772 slack (MET) + 4.649520 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5698,10 +5558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 1.301420 0.902823 2.902823 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.301461 0.000000 2.902823 v gpio_analog_sel[12] (out) - 2.902823 data arrival time + 9 0.313087 1.296871 0.899668 2.899668 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.296873 0.000000 2.899668 v gpio_holdover[9] (out) + 2.899668 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5711,13 +5571,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902823 data arrival time + -2.899668 data arrival time --------------------------------------------------------------------------------------------- - 4.652823 slack (MET) + 4.649667 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5726,10 +5586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 1.300627 0.902840 2.902840 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.300631 0.000000 2.902840 v gpio_slow_sel[11] (out) - 2.902840 data arrival time + 9 0.312219 1.295292 0.899737 2.899737 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.295386 0.000000 2.899737 v gpio_analog_pol[8] (out) + 2.899737 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5739,13 +5599,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902840 data arrival time + -2.899737 data arrival time --------------------------------------------------------------------------------------------- - 4.652840 slack (MET) + 4.649737 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5754,10 +5614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 1.301420 0.903092 2.903092 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.301465 0.000000 2.903092 v gpio_analog_pol[12] (out) - 2.903092 data arrival time + 9 0.312219 1.295292 0.899785 2.899785 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.295387 0.000000 2.899785 v gpio_dm0[8] (out) + 2.899785 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5767,13 +5627,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.903092 data arrival time + -2.899785 data arrival time --------------------------------------------------------------------------------------------- - 4.653092 slack (MET) + 4.649785 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5782,10 +5642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 1.301420 0.903130 2.903130 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.301466 0.000000 2.903130 v gpio_dm0[12] (out) - 2.903130 data arrival time + 9 0.313087 1.296871 0.899831 2.899831 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.296874 0.000000 2.899831 v gpio_analog_sel[9] (out) + 2.899831 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5795,13 +5655,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.903130 data arrival time + -2.899831 data arrival time --------------------------------------------------------------------------------------------- - 4.653131 slack (MET) + 4.649831 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5810,10 +5670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 1.301420 0.903207 2.903207 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.301467 0.000000 2.903207 v gpio_analog_en[12] (out) - 2.903207 data arrival time + 9 0.312219 1.295292 0.899878 2.899878 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.295389 0.000000 2.899878 v gpio_analog_en[8] (out) + 2.899878 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5823,13 +5683,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.903207 data arrival time + -2.899878 data arrival time --------------------------------------------------------------------------------------------- - 4.653207 slack (MET) + 4.649878 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5838,10 +5698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 1.301420 0.903233 2.903233 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.301467 0.000000 2.903233 v gpio_slow_sel[12] (out) - 2.903233 data arrival time + 9 0.312938 1.296525 0.899913 2.899913 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.296534 0.000000 2.899913 v gpio_analog_pol[3] (out) + 2.899913 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5851,13 +5711,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.903233 data arrival time + -2.899913 data arrival time --------------------------------------------------------------------------------------------- - 4.653234 slack (MET) + 4.649913 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5866,10 +5726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 1.562924 1.079284 3.079284 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.562961 0.000000 3.079284 v gpio_ib_mode_sel[13] (out) - 3.079284 data arrival time + 9 0.312219 1.295292 0.899945 2.899945 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.295390 0.000000 2.899945 v gpio_slow_sel[8] (out) + 2.899945 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5879,13 +5739,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.079284 data arrival time + -2.899945 data arrival time --------------------------------------------------------------------------------------------- - 4.829284 slack (MET) + 4.649945 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5894,10 +5754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 1.562924 1.079486 3.079486 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.562963 0.000000 3.079486 v gpio_vtrip_sel[13] (out) - 3.079486 data arrival time + 9 0.312938 1.296525 0.899957 2.899957 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.296534 0.000000 2.899957 v gpio_dm0[3] (out) + 2.899957 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5907,13 +5767,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.079486 data arrival time + -2.899957 data arrival time --------------------------------------------------------------------------------------------- - 4.829486 slack (MET) + 4.649957 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5922,10 +5782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 1.563796 1.079955 3.079955 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.563798 0.000000 3.079955 v gpio_ib_mode_sel[14] (out) - 3.079955 data arrival time + 9 0.313905 1.301500 0.899975 2.899975 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.301507 0.000000 2.899975 v gpio_ib_mode_sel[30] (out) + 2.899975 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5935,13 +5795,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.079955 data arrival time + -2.899975 data arrival time --------------------------------------------------------------------------------------------- - 4.829954 slack (MET) + 4.649975 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5950,10 +5810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 1.563796 1.081029 3.081029 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.563803 0.000000 3.081029 v gpio_vtrip_sel[14] (out) - 3.081029 data arrival time + 9 0.312938 1.296525 0.899987 2.899987 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.296534 0.000000 2.899987 v gpio_analog_en[3] (out) + 2.899987 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5963,13 +5823,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.081029 data arrival time + -2.899987 data arrival time --------------------------------------------------------------------------------------------- - 4.831029 slack (MET) + 4.649986 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5978,10 +5838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 1.562924 1.081687 3.081687 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.562996 0.000000 3.081687 v gpio_out[13] (out) - 3.081687 data arrival time + 9 0.312938 1.296525 0.900052 2.900052 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.296535 0.000000 2.900052 v gpio_slow_sel[3] (out) + 2.900052 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5991,13 +5851,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.081687 data arrival time + -2.900052 data arrival time --------------------------------------------------------------------------------------------- - 4.831687 slack (MET) + 4.650052 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6006,10 +5866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 1.564905 1.081900 3.081900 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.564912 0.000000 3.081900 v gpio_ib_mode_sel[16] (out) - 3.081900 data arrival time + 9 0.313087 1.296871 0.900111 2.900111 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.296875 0.000000 2.900111 v gpio_analog_pol[9] (out) + 2.900111 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6019,13 +5879,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.081900 data arrival time + -2.900111 data arrival time --------------------------------------------------------------------------------------------- - 4.831900 slack (MET) + 4.650111 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6034,10 +5894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 1.565278 1.081928 3.081928 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.565283 0.000000 3.081928 v gpio_ib_mode_sel[17] (out) - 3.081928 data arrival time + 9 0.313087 1.296871 0.900161 2.900161 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.296875 0.000000 2.900161 v gpio_dm0[9] (out) + 2.900161 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6047,13 +5907,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.081928 data arrival time + -2.900161 data arrival time --------------------------------------------------------------------------------------------- - 4.831928 slack (MET) + 4.650161 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6062,10 +5922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 1.562924 1.082250 3.082250 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.563005 0.000000 3.082250 v gpio_holdover[13] (out) - 3.082250 data arrival time + 9 0.313087 1.296871 0.900195 2.900195 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.296875 0.000000 2.900195 v gpio_analog_en[9] (out) + 2.900195 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6075,13 +5935,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.082250 data arrival time + -2.900195 data arrival time --------------------------------------------------------------------------------------------- - 4.832250 slack (MET) + 4.650195 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6090,10 +5950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 1.564905 1.082681 3.082681 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.564916 0.000000 3.082681 v gpio_vtrip_sel[16] (out) - 3.082681 data arrival time + 9 0.313087 1.296871 0.900307 2.900307 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.296876 0.000000 2.900307 v gpio_slow_sel[9] (out) + 2.900307 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6103,13 +5963,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.082681 data arrival time + -2.900307 data arrival time --------------------------------------------------------------------------------------------- - 4.832681 slack (MET) + 4.650307 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6118,10 +5978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 1.565278 1.082709 3.082709 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.565287 0.000000 3.082709 v gpio_vtrip_sel[17] (out) - 3.082709 data arrival time + 9 0.313905 1.301500 0.900552 2.900552 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.301510 0.000000 2.900552 v gpio_vtrip_sel[30] (out) + 2.900552 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6131,13 +5991,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.082709 data arrival time + -2.900552 data arrival time --------------------------------------------------------------------------------------------- - 4.832708 slack (MET) + 4.650552 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6146,10 +6006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 1.562924 1.082919 3.082919 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.563018 0.000000 3.082919 v gpio_dm2[13] (out) - 3.082919 data arrival time + 9 0.313637 1.299208 0.900738 2.900738 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.299208 0.000000 2.900738 v gpio_oeb[2] (out) + 2.900738 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6159,13 +6019,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.082919 data arrival time + -2.900738 data arrival time --------------------------------------------------------------------------------------------- - 4.832919 slack (MET) + 4.650738 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6174,10 +6034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 1.568906 1.082987 3.082987 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.568914 0.000000 3.082987 v gpio_ib_mode_sel[24] (out) - 3.082987 data arrival time + 9 0.313637 1.299208 0.900855 2.900855 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.299210 0.000000 2.900855 v gpio_ib_mode_sel[2] (out) + 2.900855 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6187,13 +6047,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.082987 data arrival time + -2.900855 data arrival time --------------------------------------------------------------------------------------------- - 4.832986 slack (MET) + 4.650855 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6202,10 +6062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 1.563796 1.082995 3.082995 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.563817 0.000000 3.082995 v gpio_out[14] (out) - 3.082995 data arrival time + 9 0.313637 1.299208 0.900958 2.900958 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.299210 0.000000 2.900958 v gpio_vtrip_sel[2] (out) + 2.900958 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6215,13 +6075,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.082995 data arrival time + -2.900958 data arrival time --------------------------------------------------------------------------------------------- - 4.832994 slack (MET) + 4.650958 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6230,10 +6090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 1.563074 1.083106 3.083106 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.563076 0.000000 3.083106 v gpio_ib_mode_sel[40] (out) - 3.083106 data arrival time + 9 0.313637 1.299208 0.901265 2.901265 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.299211 0.000000 2.901265 v gpio_holdover[2] (out) + 2.901265 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6243,13 +6103,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083106 data arrival time + -2.901265 data arrival time --------------------------------------------------------------------------------------------- - 4.833107 slack (MET) + 4.651264 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6258,10 +6118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 1.563074 1.083251 3.083251 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.563077 0.000000 3.083251 v gpio_vtrip_sel[40] (out) - 3.083251 data arrival time + 9 0.313637 1.299208 0.901405 2.901405 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.299212 0.000000 2.901405 v gpio_analog_sel[2] (out) + 2.901405 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6271,13 +6131,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083251 data arrival time + -2.901405 data arrival time --------------------------------------------------------------------------------------------- - 4.833251 slack (MET) + 4.651405 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6286,10 +6146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 1.562924 1.083272 3.083272 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.563025 0.000000 3.083272 v gpio_analog_sel[13] (out) - 3.083272 data arrival time + 9 0.313637 1.299208 0.901760 2.901760 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.299213 0.000000 2.901760 v gpio_dm0[2] (out) + 2.901760 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6299,13 +6159,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083272 data arrival time + -2.901760 data arrival time --------------------------------------------------------------------------------------------- - 4.833272 slack (MET) + 4.651760 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6314,10 +6174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 1.563350 1.083308 3.083308 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.563352 0.000000 3.083308 v gpio_ib_mode_sel[41] (out) - 3.083308 data arrival time + 9 0.313637 1.299208 0.901766 2.901766 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.299213 0.000000 2.901766 v gpio_analog_en[2] (out) + 2.901766 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6327,13 +6187,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083308 data arrival time + -2.901766 data arrival time --------------------------------------------------------------------------------------------- - 4.833308 slack (MET) + 4.651766 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6342,10 +6202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 1.568817 1.083453 3.083453 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.568823 0.000000 3.083453 v gpio_ib_mode_sel[33] (out) - 3.083453 data arrival time + 9 0.313637 1.299208 0.901831 2.901831 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.299214 0.000000 2.901831 v gpio_slow_sel[2] (out) + 2.901831 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6355,13 +6215,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083453 data arrival time + -2.901831 data arrival time --------------------------------------------------------------------------------------------- - 4.833453 slack (MET) + 4.651831 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6370,10 +6230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 1.563350 1.083453 3.083453 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.563353 0.000000 3.083453 v gpio_vtrip_sel[41] (out) - 3.083453 data arrival time + 9 0.313637 1.299208 0.901872 2.901872 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.299214 0.000000 2.901872 v gpio_analog_pol[2] (out) + 2.901872 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6383,13 +6243,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083453 data arrival time + -2.901872 data arrival time --------------------------------------------------------------------------------------------- - 4.833453 slack (MET) + 4.651872 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6398,10 +6258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 1.563796 1.083558 3.083558 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.563822 0.000000 3.083558 v gpio_holdover[14] (out) - 3.083558 data arrival time + 9 0.314619 1.304315 0.902359 2.902359 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.304322 0.000000 2.902359 v gpio_ib_mode_sel[24] (out) + 2.902359 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6411,13 +6271,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083558 data arrival time + -2.902359 data arrival time --------------------------------------------------------------------------------------------- - 4.833558 slack (MET) + 4.652359 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6426,10 +6286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 1.563074 1.083602 3.083602 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.563078 0.000000 3.083602 v gpio_out[40] (out) - 3.083602 data arrival time + 9 0.313905 1.301500 0.902418 2.902418 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.301528 0.000000 2.902418 v gpio_holdover[30] (out) + 2.902418 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6439,13 +6299,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083602 data arrival time + -2.902418 data arrival time --------------------------------------------------------------------------------------------- - 4.833601 slack (MET) + 4.652418 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6454,10 +6314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 1.564905 1.083688 3.083688 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.564924 0.000000 3.083688 v gpio_out[16] (out) - 3.083688 data arrival time + 9 0.314619 1.304315 0.902423 2.902423 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.304323 0.000000 2.902423 v gpio_oeb[24] (out) + 2.902423 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6467,13 +6327,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083688 data arrival time + -2.902423 data arrival time --------------------------------------------------------------------------------------------- - 4.833688 slack (MET) + 4.652423 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6482,10 +6342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 1.563074 1.083702 3.083702 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.563079 0.000000 3.083702 v gpio_holdover[40] (out) - 3.083702 data arrival time + 9 0.314619 1.304315 0.902468 2.902468 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.304323 0.000000 2.902468 v gpio_vtrip_sel[24] (out) + 2.902468 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6495,13 +6355,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083702 data arrival time + -2.902468 data arrival time --------------------------------------------------------------------------------------------- - 4.833703 slack (MET) + 4.652468 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6510,10 +6370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 1.565945 1.083781 3.083781 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.565952 0.000000 3.083781 v gpio_ib_mode_sel[43] (out) - 3.083781 data arrival time + 9 0.313905 1.301500 0.903111 2.903111 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.301537 0.000000 2.903111 v gpio_analog_sel[30] (out) + 2.903111 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6523,14 +6383,14 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083781 data arrival time + -2.903111 data arrival time --------------------------------------------------------------------------------------------- - 4.833781 slack (MET) + 4.653111 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ Path Type: min Fanout Cap Slew Delay Time Description @@ -6538,10 +6398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 1.563074 1.083804 3.083803 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.563079 0.000000 3.083803 v gpio_dm2[40] (out) - 3.083803 data arrival time + 9 0.314183 1.304240 0.903322 2.903322 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.304343 0.000000 2.903322 v gpio_oeb[34] (out) + 2.903322 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6551,13 +6411,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083803 data arrival time + -2.903322 data arrival time --------------------------------------------------------------------------------------------- - 4.833804 slack (MET) + 4.653322 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6566,10 +6426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 1.563350 1.083804 3.083804 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.563354 0.000000 3.083804 v gpio_out[41] (out) - 3.083804 data arrival time + 9 0.314183 1.304240 0.903973 2.903973 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.304358 0.000000 2.903973 v gpio_ib_mode_sel[34] (out) + 2.903973 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6579,13 +6439,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083804 data arrival time + -2.903973 data arrival time --------------------------------------------------------------------------------------------- - 4.833804 slack (MET) + 4.653973 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6594,10 +6454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 1.568906 1.083802 3.083802 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.568919 0.000000 3.083802 v gpio_vtrip_sel[24] (out) - 3.083802 data arrival time + 9 0.314183 1.304240 0.904249 2.904249 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.304365 0.000000 2.904249 v gpio_vtrip_sel[34] (out) + 2.904249 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6607,13 +6467,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083802 data arrival time + -2.904249 data arrival time --------------------------------------------------------------------------------------------- - 4.833802 slack (MET) + 4.654249 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6622,10 +6482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 1.567170 1.083822 3.083822 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.567176 0.000000 3.083822 v gpio_ib_mode_sel[18] (out) - 3.083822 data arrival time + 9 0.314619 1.304315 0.904331 2.904331 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.304339 0.000000 2.904331 v gpio_holdover[24] (out) + 2.904331 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6635,13 +6495,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083822 data arrival time + -2.904331 data arrival time --------------------------------------------------------------------------------------------- - 4.833822 slack (MET) + 4.654331 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6650,10 +6510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 1.563074 1.083890 3.083890 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.563080 0.000000 3.083890 v gpio_analog_sel[40] (out) - 3.083890 data arrival time + 9 0.314183 1.304240 0.904546 2.904546 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.304372 0.000000 2.904546 v gpio_holdover[34] (out) + 2.904546 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6663,13 +6523,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083890 data arrival time + -2.904546 data arrival time --------------------------------------------------------------------------------------------- - 4.833890 slack (MET) + 4.654546 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6678,10 +6538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 1.563350 1.083904 3.083904 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.563355 0.000000 3.083904 v gpio_holdover[41] (out) - 3.083904 data arrival time + 9 0.313905 1.301500 0.904607 2.904607 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.301559 0.000000 2.904607 v gpio_analog_pol[30] (out) + 2.904607 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6691,13 +6551,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083904 data arrival time + -2.904607 data arrival time --------------------------------------------------------------------------------------------- - 4.833904 slack (MET) + 4.654607 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6706,10 +6566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 1.566903 1.083959 3.083959 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.566906 0.000000 3.083959 v gpio_ib_mode_sel[38] (out) - 3.083959 data arrival time + 9 0.314183 1.304240 0.904692 2.904692 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.304376 0.000000 2.904692 v gpio_analog_sel[34] (out) + 2.904692 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6719,13 +6579,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083959 data arrival time + -2.904692 data arrival time --------------------------------------------------------------------------------------------- - 4.833959 slack (MET) + 4.654692 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6734,10 +6594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 1.565278 1.083965 3.083965 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.565296 0.000000 3.083965 v gpio_out[17] (out) - 3.083965 data arrival time + 9 0.314619 1.304315 0.904699 2.904699 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.304343 0.000000 2.904699 v gpio_analog_sel[24] (out) + 2.904699 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6747,13 +6607,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083965 data arrival time + -2.904699 data arrival time --------------------------------------------------------------------------------------------- - 4.833964 slack (MET) + 4.654699 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6762,10 +6622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 1.563350 1.084006 3.084006 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.563355 0.000000 3.084006 v gpio_dm2[41] (out) - 3.084006 data arrival time + 9 0.313905 1.301500 0.904852 2.904852 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.301564 0.000000 2.904852 v gpio_dm0[30] (out) + 2.904852 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6775,13 +6635,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084006 data arrival time + -2.904852 data arrival time --------------------------------------------------------------------------------------------- - 4.834005 slack (MET) + 4.654852 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6790,10 +6650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 1.563350 1.084092 3.084092 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.563356 0.000000 3.084092 v gpio_analog_sel[41] (out) - 3.084092 data arrival time + 9 0.314183 1.304240 0.904945 2.904945 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.304382 0.000000 2.904945 v gpio_analog_pol[34] (out) + 2.904945 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6803,13 +6663,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084092 data arrival time + -2.904945 data arrival time --------------------------------------------------------------------------------------------- - 4.834092 slack (MET) + 4.654945 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6818,10 +6678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 1.566903 1.084104 3.084104 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.566907 0.000000 3.084104 v gpio_vtrip_sel[38] (out) - 3.084104 data arrival time + 9 0.314183 1.304240 0.904991 2.904990 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.304384 0.000000 2.904990 v gpio_dm0[34] (out) + 2.904990 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6831,13 +6691,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084104 data arrival time + -2.904990 data arrival time --------------------------------------------------------------------------------------------- - 4.834104 slack (MET) + 4.654990 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6846,10 +6706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 1.563796 1.084129 3.084130 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.563828 0.000000 3.084130 v gpio_dm2[14] (out) - 3.084130 data arrival time + 9 0.313905 1.301500 0.905017 2.905017 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.301567 0.000000 2.905017 v gpio_analog_en[30] (out) + 2.905017 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6859,13 +6719,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084130 data arrival time + -2.905017 data arrival time --------------------------------------------------------------------------------------------- - 4.834130 slack (MET) + 4.655017 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6874,10 +6734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 1.563074 1.084208 3.084208 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.563081 0.000000 3.084208 v gpio_analog_pol[40] (out) - 3.084208 data arrival time + 9 0.314183 1.304240 0.905022 2.905022 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.304384 0.000000 2.905022 v gpio_analog_en[34] (out) + 2.905022 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6887,13 +6747,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084208 data arrival time + -2.905022 data arrival time --------------------------------------------------------------------------------------------- - 4.834208 slack (MET) + 4.655022 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6902,10 +6762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 1.564905 1.084223 3.084223 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.564929 0.000000 3.084223 v gpio_holdover[16] (out) - 3.084223 data arrival time + 9 0.314183 1.304240 0.905231 2.905231 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.304390 0.000000 2.905231 v gpio_slow_sel[34] (out) + 2.905231 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6915,13 +6775,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084223 data arrival time + -2.905231 data arrival time --------------------------------------------------------------------------------------------- - 4.834223 slack (MET) + 4.655231 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6930,10 +6790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 1.563074 1.084266 3.084266 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.563082 0.000000 3.084266 v gpio_dm0[40] (out) - 3.084266 data arrival time + 9 0.313905 1.301500 0.905392 2.905392 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.301573 0.000000 2.905392 v gpio_slow_sel[30] (out) + 2.905392 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6943,13 +6803,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084266 data arrival time + -2.905392 data arrival time --------------------------------------------------------------------------------------------- - 4.834266 slack (MET) + 4.655392 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6958,10 +6818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 1.563074 1.084309 3.084309 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.563082 0.000000 3.084309 v gpio_analog_en[40] (out) - 3.084309 data arrival time + 9 0.316263 1.311091 0.906047 2.906047 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.311094 0.000000 2.906047 v gpio_oeb[27] (out) + 2.906047 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6971,13 +6831,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084309 data arrival time + -2.906047 data arrival time --------------------------------------------------------------------------------------------- - 4.834309 slack (MET) + 4.656047 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6986,10 +6846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 1.563074 1.084361 3.084361 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.563082 0.000000 3.084361 v gpio_dm1[40] (out) - 3.084361 data arrival time + 9 0.314619 1.304315 0.906261 2.906261 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.304364 0.000000 2.906261 v gpio_analog_pol[24] (out) + 2.906261 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6999,13 +6859,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084361 data arrival time + -2.906261 data arrival time --------------------------------------------------------------------------------------------- - 4.834361 slack (MET) + 4.656261 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7014,10 +6874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 1.563074 1.084400 3.084400 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.563082 0.000000 3.084400 v gpio_slow_sel[40] (out) - 3.084400 data arrival time + 9 0.314619 1.304315 0.906523 2.906523 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.304368 0.000000 2.906523 v gpio_dm0[24] (out) + 2.906523 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7027,13 +6887,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084400 data arrival time + -2.906523 data arrival time --------------------------------------------------------------------------------------------- - 4.834400 slack (MET) + 4.656522 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7042,10 +6902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 1.568817 1.084398 3.084398 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.568829 0.000000 3.084398 v gpio_vtrip_sel[33] (out) - 3.084398 data arrival time + 9 0.316263 1.311091 0.906622 2.906622 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.311096 0.000000 2.906622 v gpio_ib_mode_sel[27] (out) + 2.906622 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7055,13 +6915,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084398 data arrival time + -2.906622 data arrival time --------------------------------------------------------------------------------------------- - 4.834398 slack (MET) + 4.656622 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7070,10 +6930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 1.563350 1.084410 3.084410 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.563357 0.000000 3.084410 v gpio_analog_pol[41] (out) - 3.084410 data arrival time + 9 0.314619 1.304315 0.906671 2.906671 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.304370 0.000000 2.906671 v gpio_analog_en[24] (out) + 2.906671 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7083,13 +6943,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084410 data arrival time + -2.906671 data arrival time --------------------------------------------------------------------------------------------- - 4.834410 slack (MET) + 4.656671 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7098,10 +6958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 1.563350 1.084468 3.084468 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.563358 0.000000 3.084468 v gpio_dm0[41] (out) - 3.084468 data arrival time + 9 0.314619 1.304315 0.907075 2.907075 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.304377 0.000000 2.907075 v gpio_slow_sel[24] (out) + 2.907075 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7111,13 +6971,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084468 data arrival time + -2.907075 data arrival time --------------------------------------------------------------------------------------------- - 4.834468 slack (MET) + 4.657075 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7126,10 +6986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 1.565278 1.084500 3.084500 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.565301 0.000000 3.084500 v gpio_holdover[17] (out) - 3.084500 data arrival time + 9 0.316263 1.311091 0.907199 2.907199 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.311100 0.000000 2.907199 v gpio_vtrip_sel[27] (out) + 2.907199 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7139,13 +6999,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084500 data arrival time + -2.907199 data arrival time --------------------------------------------------------------------------------------------- - 4.834500 slack (MET) + 4.657199 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7154,10 +7014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 1.563350 1.084511 3.084511 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.563358 0.000000 3.084511 v gpio_analog_en[41] (out) - 3.084511 data arrival time + 9 0.316216 1.310445 0.907517 2.907517 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.310451 0.000000 2.907517 v gpio_oeb[32] (out) + 2.907517 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7167,13 +7027,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084511 data arrival time + -2.907517 data arrival time --------------------------------------------------------------------------------------------- - 4.834511 slack (MET) + 4.657517 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7182,10 +7042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 1.569135 1.084555 3.084555 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.569138 0.000000 3.084555 v gpio_ib_mode_sel[0] (out) - 3.084555 data arrival time + 9 0.316693 1.312876 0.907656 2.907656 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.312881 0.000000 2.907656 v gpio_oeb[33] (out) + 2.907656 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7195,14 +7055,14 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084555 data arrival time + -2.907656 data arrival time --------------------------------------------------------------------------------------------- - 4.834555 slack (MET) + 4.657656 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ Path Type: min Fanout Cap Slew Delay Time Description @@ -7210,10 +7070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 1.563350 1.084563 3.084563 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.563358 0.000000 3.084563 v gpio_dm1[41] (out) - 3.084563 data arrival time + 9 0.316216 1.310445 0.907816 2.907816 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.310452 0.000000 2.907816 v gpio_ib_mode_sel[32] (out) + 2.907816 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7223,13 +7083,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084563 data arrival time + -2.907816 data arrival time --------------------------------------------------------------------------------------------- - 4.834563 slack (MET) + 4.657815 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7238,10 +7098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 1.570271 1.084572 3.084572 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.570278 0.000000 3.084572 v gpio_vtrip_sel[28] (out) - 3.084572 data arrival time + 9 0.316216 1.310445 0.907919 2.907919 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.310453 0.000000 2.907919 v gpio_vtrip_sel[32] (out) + 2.907919 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7251,13 +7111,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084572 data arrival time + -2.907919 data arrival time --------------------------------------------------------------------------------------------- - 4.834572 slack (MET) + 4.657918 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7266,10 +7126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 1.563350 1.084602 3.084602 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.563358 0.000000 3.084602 v gpio_slow_sel[41] (out) - 3.084602 data arrival time + 9 0.316216 1.310445 0.908226 2.908226 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.310455 0.000000 2.908226 v gpio_holdover[32] (out) + 2.908226 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7279,13 +7139,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084602 data arrival time + -2.908226 data arrival time --------------------------------------------------------------------------------------------- - 4.834602 slack (MET) + 4.658226 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7294,10 +7154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 1.567170 1.084604 3.084605 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.567181 0.000000 3.084605 v gpio_vtrip_sel[18] (out) - 3.084605 data arrival time + 9 0.316216 1.310445 0.908449 2.908449 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.310456 0.000000 2.908449 v gpio_analog_sel[32] (out) + 2.908449 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7307,13 +7167,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084605 data arrival time + -2.908449 data arrival time --------------------------------------------------------------------------------------------- - 4.834604 slack (MET) + 4.658449 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7322,10 +7182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 1.563796 1.084620 3.084620 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.563834 0.000000 3.084620 v gpio_analog_sel[14] (out) - 3.084620 data arrival time + 9 0.316693 1.312876 0.908585 2.908585 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.312886 0.000000 2.908585 v gpio_ib_mode_sel[33] (out) + 2.908585 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7335,13 +7195,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084620 data arrival time + -2.908585 data arrival time --------------------------------------------------------------------------------------------- - 4.834620 slack (MET) + 4.658585 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7350,10 +7210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 1.566903 1.084749 3.084749 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.566909 0.000000 3.084749 v gpio_out[38] (out) - 3.084749 data arrival time + 9 0.316693 1.312876 0.908764 2.908764 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.312888 0.000000 2.908764 v gpio_vtrip_sel[33] (out) + 2.908764 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7363,13 +7223,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084749 data arrival time + -2.908764 data arrival time --------------------------------------------------------------------------------------------- - 4.834750 slack (MET) + 4.658763 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7378,10 +7238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 1.564905 1.084770 3.084770 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.564934 0.000000 3.084770 v gpio_dm2[16] (out) - 3.084770 data arrival time + 9 0.316263 1.311091 0.908985 2.908985 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.311115 0.000000 2.908985 v gpio_holdover[27] (out) + 2.908985 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7391,13 +7251,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084770 data arrival time + -2.908985 data arrival time --------------------------------------------------------------------------------------------- - 4.834770 slack (MET) + 4.658985 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7406,10 +7266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 1.569135 1.084825 3.084825 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.569139 0.000000 3.084825 v gpio_vtrip_sel[0] (out) - 3.084825 data arrival time + 9 0.316903 1.313388 0.909120 2.909120 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.313393 0.000000 2.909120 v gpio_ib_mode_sel[28] (out) + 2.909120 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7419,13 +7279,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084825 data arrival time + -2.909120 data arrival time --------------------------------------------------------------------------------------------- - 4.834825 slack (MET) + 4.659121 slack (MET) Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7434,10 +7294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 1.570271 1.084830 3.084830 v gpio_loopback_zero[28] (in) + 9 0.316903 1.313388 0.909232 2.909232 v gpio_loopback_zero[28] (in) gpio_loopback_zero[28] (net) - 1.570279 0.000000 3.084830 v gpio_ib_mode_sel[28] (out) - 3.084830 data arrival time + 1.313394 0.000000 2.909232 v gpio_oeb[28] (out) + 2.909232 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7447,13 +7307,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084830 data arrival time + -2.909232 data arrival time --------------------------------------------------------------------------------------------- - 4.834830 slack (MET) + 4.659232 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7462,10 +7322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 1.571438 1.084954 3.084954 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.571445 0.000000 3.084954 v gpio_ib_mode_sel[31] (out) - 3.084954 data arrival time + 9 0.316903 1.313388 0.909244 2.909244 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.313394 0.000000 2.909244 v gpio_vtrip_sel[28] (out) + 2.909244 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7475,13 +7335,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084954 data arrival time + -2.909244 data arrival time --------------------------------------------------------------------------------------------- - 4.834954 slack (MET) + 4.659244 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7490,10 +7350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 1.565278 1.085046 3.085046 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.565306 0.000000 3.085046 v gpio_dm2[17] (out) - 3.085046 data arrival time + 9 0.316263 1.311091 0.909794 2.909794 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.311125 0.000000 2.909794 v gpio_analog_sel[27] (out) + 2.909794 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7503,13 +7363,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085046 data arrival time + -2.909794 data arrival time --------------------------------------------------------------------------------------------- - 4.835046 slack (MET) + 4.659793 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7518,10 +7378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 1.565945 1.085063 3.085063 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.565960 0.000000 3.085063 v gpio_vtrip_sel[43] (out) - 3.085063 data arrival time + 9 0.316216 1.310445 0.910037 2.910038 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.310471 0.000000 2.910038 v gpio_analog_pol[32] (out) + 2.910038 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7531,13 +7391,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085063 data arrival time + -2.910038 data arrival time --------------------------------------------------------------------------------------------- - 4.835063 slack (MET) + 4.660038 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7546,10 +7406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 1.570927 1.085136 3.085135 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.570933 0.000000 3.085135 v gpio_ib_mode_sel[30] (out) - 3.085135 data arrival time + 9 0.316216 1.310445 0.910284 2.910284 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.310474 0.000000 2.910284 v gpio_dm0[32] (out) + 2.910284 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7559,13 +7419,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085135 data arrival time + -2.910284 data arrival time --------------------------------------------------------------------------------------------- - 4.835135 slack (MET) + 4.660284 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7574,10 +7434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 1.562924 1.085225 3.085225 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.563068 0.000000 3.085225 v gpio_analog_pol[13] (out) - 3.085225 data arrival time + 9 0.316216 1.310445 0.910449 2.910449 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.310476 0.000000 2.910449 v gpio_analog_en[32] (out) + 2.910449 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7587,13 +7447,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085225 data arrival time + -2.910449 data arrival time --------------------------------------------------------------------------------------------- - 4.835225 slack (MET) + 4.660449 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7602,10 +7462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 1.564905 1.085240 3.085240 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.564940 0.000000 3.085240 v gpio_analog_sel[16] (out) - 3.085240 data arrival time + 9 0.316693 1.312876 0.910685 2.910685 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.312906 0.000000 2.910685 v gpio_holdover[33] (out) + 2.910685 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7615,13 +7475,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085240 data arrival time + -2.910685 data arrival time --------------------------------------------------------------------------------------------- - 4.835240 slack (MET) + 4.660686 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7630,10 +7490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 1.569884 1.085251 3.085252 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.569891 0.000000 3.085252 v gpio_ib_mode_sel[23] (out) - 3.085252 data arrival time + 9 0.316216 1.310445 0.910844 2.910844 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.310480 0.000000 2.910844 v gpio_slow_sel[32] (out) + 2.910844 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7643,13 +7503,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085252 data arrival time + -2.910844 data arrival time --------------------------------------------------------------------------------------------- - 4.835251 slack (MET) + 4.660844 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7658,10 +7518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 1.572150 1.085251 3.085251 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.572156 0.000000 3.085251 v gpio_ib_mode_sel[34] (out) - 3.085251 data arrival time + 9 0.317784 1.317233 0.910988 2.910988 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.317238 0.000000 2.910988 v gpio_oeb[25] (out) + 2.910988 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7671,13 +7531,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085251 data arrival time + -2.910988 data arrival time --------------------------------------------------------------------------------------------- - 4.835251 slack (MET) + 4.660988 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7686,10 +7546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 1.570927 1.085269 3.085269 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.570934 0.000000 3.085269 v gpio_vtrip_sel[30] (out) - 3.085269 data arrival time + 9 0.316903 1.313388 0.911244 2.911244 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.313408 0.000000 2.911244 v gpio_holdover[28] (out) + 2.911244 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7699,13 +7559,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085269 data arrival time + -2.911244 data arrival time --------------------------------------------------------------------------------------------- - 4.835269 slack (MET) + 4.661244 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7714,10 +7574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 1.563796 1.085339 3.085339 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.563843 0.000000 3.085339 v gpio_analog_pol[14] (out) - 3.085339 data arrival time + 9 0.316263 1.311091 0.911300 2.911300 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.311147 0.000000 2.911300 v gpio_analog_pol[27] (out) + 2.911300 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7727,13 +7587,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085339 data arrival time + -2.911300 data arrival time --------------------------------------------------------------------------------------------- - 4.835339 slack (MET) + 4.661300 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7742,10 +7602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 1.567170 1.085375 3.085375 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.567186 0.000000 3.085375 v gpio_out[18] (out) - 3.085375 data arrival time + 9 0.316903 1.313388 0.911543 2.911543 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.313411 0.000000 2.911543 v gpio_analog_sel[28] (out) + 2.911543 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7755,13 +7615,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085375 data arrival time + -2.911543 data arrival time --------------------------------------------------------------------------------------------- - 4.835375 slack (MET) + 4.661543 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7770,10 +7630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 1.565278 1.085516 3.085516 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.565311 0.000000 3.085516 v gpio_analog_sel[17] (out) - 3.085516 data arrival time + 9 0.316263 1.311091 0.911547 2.911547 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.311151 0.000000 2.911547 v gpio_dm0[27] (out) + 2.911547 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7783,13 +7643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085516 data arrival time + -2.911547 data arrival time --------------------------------------------------------------------------------------------- - 4.835515 slack (MET) + 4.661547 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7798,10 +7658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 1.565945 1.085576 3.085576 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.565965 0.000000 3.085576 v gpio_out[43] (out) - 3.085576 data arrival time + 9 0.316693 1.312876 0.911572 2.911572 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.312918 0.000000 2.911572 v gpio_analog_sel[33] (out) + 2.911572 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7811,13 +7671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085576 data arrival time + -2.911572 data arrival time --------------------------------------------------------------------------------------------- - 4.835576 slack (MET) + 4.661572 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7826,10 +7686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 1.562924 1.085598 3.085598 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.563077 0.000000 3.085598 v gpio_dm0[13] (out) - 3.085598 data arrival time + 9 0.316263 1.311091 0.911686 2.911686 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.311153 0.000000 2.911686 v gpio_analog_en[27] (out) + 2.911686 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7839,13 +7699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085598 data arrival time + -2.911686 data arrival time --------------------------------------------------------------------------------------------- - 4.835598 slack (MET) + 4.661686 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7854,10 +7714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 1.562924 1.085673 3.085673 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.563079 0.000000 3.085673 v gpio_analog_en[13] (out) - 3.085673 data arrival time + 9 0.317784 1.317233 0.911779 2.911779 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.317242 0.000000 2.911779 v gpio_ib_mode_sel[25] (out) + 2.911779 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7867,13 +7727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085673 data arrival time + -2.911779 data arrival time --------------------------------------------------------------------------------------------- - 4.835672 slack (MET) + 4.661779 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7882,10 +7742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 1.565945 1.085676 3.085676 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.565966 0.000000 3.085676 v gpio_holdover[43] (out) - 3.085676 data arrival time + 9 0.316903 1.313388 0.911878 2.911878 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.313415 0.000000 2.911878 v gpio_analog_pol[28] (out) + 2.911878 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7895,13 +7755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085676 data arrival time + -2.911878 data arrival time --------------------------------------------------------------------------------------------- - 4.835677 slack (MET) + 4.661878 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7910,10 +7770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 1.566903 1.085687 3.085687 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.566915 0.000000 3.085687 v gpio_holdover[38] (out) - 3.085687 data arrival time + 9 0.316263 1.311091 0.911931 2.911931 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.311157 0.000000 2.911931 v gpio_slow_sel[27] (out) + 2.911931 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7923,13 +7783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085687 data arrival time + -2.911931 data arrival time --------------------------------------------------------------------------------------------- - 4.835687 slack (MET) + 4.661931 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7938,10 +7798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 1.563796 1.085744 3.085744 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.563849 0.000000 3.085744 v gpio_dm0[14] (out) - 3.085744 data arrival time + 9 0.316693 1.312876 0.912099 2.912099 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.312925 0.000000 2.912099 v gpio_analog_en[33] (out) + 2.912099 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7951,13 +7811,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085744 data arrival time + -2.912099 data arrival time --------------------------------------------------------------------------------------------- - 4.835743 slack (MET) + 4.662099 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7966,10 +7826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 1.571438 1.085770 3.085770 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.571449 0.000000 3.085770 v gpio_vtrip_sel[31] (out) - 3.085770 data arrival time + 9 0.316693 1.312876 0.912120 2.912120 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.312926 0.000000 2.912120 v gpio_slow_sel[33] (out) + 2.912120 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7979,13 +7839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085770 data arrival time + -2.912120 data arrival time --------------------------------------------------------------------------------------------- - 4.835770 slack (MET) + 4.662121 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7994,10 +7854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 1.565945 1.085778 3.085778 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.565966 0.000000 3.085778 v gpio_dm2[43] (out) - 3.085778 data arrival time + 9 0.316693 1.312876 0.912148 2.912148 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.312926 0.000000 2.912148 v gpio_dm0[33] (out) + 2.912148 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8007,13 +7867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085778 data arrival time + -2.912148 data arrival time --------------------------------------------------------------------------------------------- - 4.835777 slack (MET) + 4.662148 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8022,10 +7882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 1.567170 1.085822 3.085822 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.567190 0.000000 3.085822 v gpio_holdover[18] (out) - 3.085822 data arrival time + 9 0.316903 1.313388 0.912190 2.912190 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.313419 0.000000 2.912190 v gpio_dm0[28] (out) + 2.912190 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8035,13 +7895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085822 data arrival time + -2.912190 data arrival time --------------------------------------------------------------------------------------------- - 4.835823 slack (MET) + 4.662190 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8050,10 +7910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 1.568906 1.085840 3.085840 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.568938 0.000000 3.085840 v gpio_out[24] (out) - 3.085840 data arrival time + 9 0.316693 1.312876 0.912261 2.912261 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.312928 0.000000 2.912261 v gpio_analog_pol[33] (out) + 2.912261 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8063,13 +7923,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085840 data arrival time + -2.912261 data arrival time --------------------------------------------------------------------------------------------- - 4.835839 slack (MET) + 4.662261 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8078,10 +7938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 1.565945 1.085865 3.085865 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.565967 0.000000 3.085865 v gpio_analog_sel[43] (out) - 3.085865 data arrival time + 9 0.316903 1.313388 0.912356 2.912356 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.313421 0.000000 2.912356 v gpio_analog_en[28] (out) + 2.912356 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8091,13 +7951,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085865 data arrival time + -2.912356 data arrival time --------------------------------------------------------------------------------------------- - 4.835864 slack (MET) + 4.662356 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8106,10 +7966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 1.564905 1.085976 3.085976 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.564949 0.000000 3.085976 v gpio_analog_pol[16] (out) - 3.085976 data arrival time + 9 0.317784 1.317233 0.912363 2.912363 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.317246 0.000000 2.912363 v gpio_vtrip_sel[25] (out) + 2.912363 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8119,13 +7979,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085976 data arrival time + -2.912363 data arrival time --------------------------------------------------------------------------------------------- - 4.835976 slack (MET) + 4.662363 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8134,10 +7994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 1.563796 1.085988 3.085988 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.563853 0.000000 3.085988 v gpio_analog_en[14] (out) - 3.085988 data arrival time + 9 0.316903 1.313388 0.912750 2.912750 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.313426 0.000000 2.912750 v gpio_slow_sel[28] (out) + 2.912750 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8147,13 +8007,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085988 data arrival time + -2.912750 data arrival time --------------------------------------------------------------------------------------------- - 4.835988 slack (MET) + 4.662750 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8162,10 +8022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 1.562924 1.086017 3.086017 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.563088 0.000000 3.086017 v gpio_dm1[13] (out) - 3.086017 data arrival time + 9 0.318100 1.317848 0.913479 2.913479 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.317852 0.000000 2.913479 v gpio_oeb[29] (out) + 2.913479 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8175,13 +8035,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086017 data arrival time + -2.913479 data arrival time --------------------------------------------------------------------------------------------- - 4.836017 slack (MET) + 4.663479 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8190,10 +8050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 1.569884 1.086032 3.086032 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.569895 0.000000 3.086032 v gpio_vtrip_sel[23] (out) - 3.086032 data arrival time + 9 0.318100 1.317848 0.913605 2.913605 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.317853 0.000000 2.913605 v gpio_ib_mode_sel[29] (out) + 2.913605 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8203,13 +8063,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086032 data arrival time + -2.913605 data arrival time --------------------------------------------------------------------------------------------- - 4.836032 slack (MET) + 4.663605 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8218,10 +8078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 1.565945 1.086182 3.086182 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.565970 0.000000 3.086182 v gpio_analog_pol[43] (out) - 3.086182 data arrival time + 9 0.318100 1.317848 0.913717 2.913717 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.317854 0.000000 2.913717 v gpio_vtrip_sel[29] (out) + 2.913717 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8231,13 +8091,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086182 data arrival time + -2.913717 data arrival time --------------------------------------------------------------------------------------------- - 4.836182 slack (MET) + 4.663718 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8246,10 +8106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 1.565945 1.086240 3.086240 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.565971 0.000000 3.086240 v gpio_dm0[43] (out) - 3.086240 data arrival time + 9 0.318100 1.317848 0.914144 2.914144 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.317856 0.000000 2.914144 v gpio_holdover[29] (out) + 2.914144 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8259,13 +8119,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086240 data arrival time + -2.914144 data arrival time --------------------------------------------------------------------------------------------- - 4.836240 slack (MET) + 4.664144 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8274,10 +8134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 1.562924 1.086242 3.086242 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.563094 0.000000 3.086242 v gpio_slow_sel[13] (out) - 3.086242 data arrival time + 9 0.318348 1.318928 0.914203 2.914203 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.318933 0.000000 2.914203 v gpio_oeb[26] (out) + 2.914203 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8287,13 +8147,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086242 data arrival time + -2.914203 data arrival time --------------------------------------------------------------------------------------------- - 4.836242 slack (MET) + 4.664203 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8302,10 +8162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 1.572150 1.086246 3.086246 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.572162 0.000000 3.086246 v gpio_vtrip_sel[34] (out) - 3.086246 data arrival time + 9 0.317784 1.317233 0.914247 2.914247 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.317265 0.000000 2.914247 v gpio_holdover[25] (out) + 2.914247 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8315,13 +8175,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086246 data arrival time + -2.914247 data arrival time --------------------------------------------------------------------------------------------- - 4.836246 slack (MET) + 4.664247 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8330,10 +8190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 1.565945 1.086283 3.086283 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.565971 0.000000 3.086283 v gpio_analog_en[43] (out) - 3.086283 data arrival time + 9 0.318100 1.317848 0.914286 2.914286 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.317857 0.000000 2.914286 v gpio_analog_sel[29] (out) + 2.914286 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8343,13 +8203,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086283 data arrival time + -2.914286 data arrival time --------------------------------------------------------------------------------------------- - 4.836283 slack (MET) + 4.664286 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8358,10 +8218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 1.564905 1.086287 3.086287 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.564953 0.000000 3.086287 v gpio_dm0[16] (out) - 3.086287 data arrival time + 9 0.318348 1.318928 0.914328 2.914328 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.318934 0.000000 2.914328 v gpio_ib_mode_sel[26] (out) + 2.914328 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8371,13 +8231,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086287 data arrival time + -2.914328 data arrival time --------------------------------------------------------------------------------------------- - 4.836287 slack (MET) + 4.664329 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8386,10 +8246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 1.563796 1.086284 3.086284 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.563858 0.000000 3.086284 v gpio_dm1[14] (out) - 3.086284 data arrival time + 9 0.318348 1.318928 0.914441 2.914441 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.318934 0.000000 2.914441 v gpio_vtrip_sel[26] (out) + 2.914441 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8399,13 +8259,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086284 data arrival time + -2.914441 data arrival time --------------------------------------------------------------------------------------------- - 4.836284 slack (MET) + 4.664441 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8414,10 +8274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 1.565278 1.086298 3.086298 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.565321 0.000000 3.086298 v gpio_analog_pol[17] (out) - 3.086298 data arrival time + 9 0.317784 1.317233 0.914522 2.914522 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.317268 0.000000 2.914522 v gpio_analog_sel[25] (out) + 2.914522 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8427,13 +8287,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086298 data arrival time + -2.914522 data arrival time --------------------------------------------------------------------------------------------- - 4.836298 slack (MET) + 4.664522 slack (MET) Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8442,10 +8302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 1.573487 1.086313 3.086313 v gpio_loopback_zero[29] (in) + 9 0.318100 1.317848 0.914648 2.914648 v gpio_loopback_zero[29] (in) gpio_loopback_zero[29] (net) - 1.573496 0.000000 3.086313 v gpio_ib_mode_sel[29] (out) - 3.086313 data arrival time + 1.317859 0.000000 2.914648 v gpio_dm0[29] (out) + 2.914648 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8455,13 +8315,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086313 data arrival time + -2.914648 data arrival time --------------------------------------------------------------------------------------------- - 4.836313 slack (MET) + 4.664648 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8470,10 +8330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 1.565945 1.086335 3.086335 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.565972 0.000000 3.086335 v gpio_dm1[43] (out) - 3.086335 data arrival time + 9 0.318100 1.317848 0.914654 2.914654 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.317860 0.000000 2.914654 v gpio_analog_en[29] (out) + 2.914654 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8483,13 +8343,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086335 data arrival time + -2.914654 data arrival time --------------------------------------------------------------------------------------------- - 4.836335 slack (MET) + 4.664654 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8498,10 +8358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 1.567170 1.086370 3.086370 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.567195 0.000000 3.086370 v gpio_dm2[18] (out) - 3.086370 data arrival time + 9 0.318100 1.317848 0.914722 2.914722 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.317860 0.000000 2.914722 v gpio_slow_sel[29] (out) + 2.914722 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8511,13 +8371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086370 data arrival time + -2.914722 data arrival time --------------------------------------------------------------------------------------------- - 4.836370 slack (MET) + 4.664722 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8526,10 +8386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 1.565945 1.086374 3.086374 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.565972 0.000000 3.086374 v gpio_slow_sel[43] (out) - 3.086374 data arrival time + 9 0.318100 1.317848 0.914760 2.914760 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.317860 0.000000 2.914760 v gpio_analog_pol[29] (out) + 2.914760 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8539,13 +8399,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086374 data arrival time + -2.914760 data arrival time --------------------------------------------------------------------------------------------- - 4.836374 slack (MET) + 4.664760 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8554,10 +8414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 1.568906 1.086402 3.086402 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.568945 0.000000 3.086402 v gpio_holdover[24] (out) - 3.086402 data arrival time + 9 0.317784 1.317233 0.914781 2.914781 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.317272 0.000000 2.914781 v gpio_analog_pol[25] (out) + 2.914781 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8567,13 +8427,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086402 data arrival time + -2.914781 data arrival time --------------------------------------------------------------------------------------------- - 4.836401 slack (MET) + 4.664782 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8582,10 +8442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 1.568817 1.086438 3.086438 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.568847 0.000000 3.086438 v gpio_out[33] (out) - 3.086438 data arrival time + 9 0.317784 1.317233 0.914825 2.914825 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.317272 0.000000 2.914825 v gpio_dm0[25] (out) + 2.914825 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8595,13 +8455,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086438 data arrival time + -2.914825 data arrival time --------------------------------------------------------------------------------------------- - 4.836438 slack (MET) + 4.664825 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8610,10 +8470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 1.573869 1.086487 3.086487 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.573876 0.000000 3.086487 v gpio_ib_mode_sel[36] (out) - 3.086487 data arrival time + 9 0.317784 1.317233 0.914855 2.914855 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.317273 0.000000 2.914855 v gpio_analog_en[25] (out) + 2.914855 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8623,13 +8483,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086487 data arrival time + -2.914855 data arrival time --------------------------------------------------------------------------------------------- - 4.836487 slack (MET) + 4.664855 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8638,10 +8498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 1.563796 1.086510 3.086509 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.563861 0.000000 3.086509 v gpio_slow_sel[14] (out) - 3.086509 data arrival time + 9 0.318348 1.318928 0.914900 2.914900 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.318937 0.000000 2.914900 v gpio_holdover[26] (out) + 2.914900 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8651,13 +8511,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086509 data arrival time + -2.914900 data arrival time --------------------------------------------------------------------------------------------- - 4.836510 slack (MET) + 4.664900 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8666,10 +8526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 1.564905 1.086520 3.086520 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.564956 0.000000 3.086520 v gpio_analog_en[16] (out) - 3.086520 data arrival time + 9 0.317784 1.317233 0.914922 2.914922 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.317274 0.000000 2.914922 v gpio_slow_sel[25] (out) + 2.914922 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8679,13 +8539,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086520 data arrival time + -2.914922 data arrival time --------------------------------------------------------------------------------------------- - 4.836521 slack (MET) + 4.664922 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8694,10 +8554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 1.566903 1.086587 3.086587 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.566921 0.000000 3.086587 v gpio_dm2[38] (out) - 3.086587 data arrival time + 9 0.318348 1.318928 0.915041 2.915041 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.318938 0.000000 2.915041 v gpio_analog_sel[26] (out) + 2.915041 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8707,13 +8567,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086587 data arrival time + -2.915041 data arrival time --------------------------------------------------------------------------------------------- - 4.836586 slack (MET) + 4.665041 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8722,10 +8582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 1.565278 1.086609 3.086609 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.565325 0.000000 3.086609 v gpio_dm0[17] (out) - 3.086609 data arrival time + 9 0.318348 1.318928 0.915378 2.915378 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.318940 0.000000 2.915378 v gpio_dm0[26] (out) + 2.915378 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8735,13 +8595,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086609 data arrival time + -2.915378 data arrival time --------------------------------------------------------------------------------------------- - 4.836608 slack (MET) + 4.665378 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8750,10 +8610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 1.573873 1.086605 3.086605 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.573880 0.000000 3.086605 v gpio_ib_mode_sel[27] (out) - 3.086605 data arrival time + 9 0.318348 1.318928 0.915384 2.915385 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.318941 0.000000 2.915385 v gpio_analog_en[26] (out) + 2.915385 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8763,13 +8623,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086605 data arrival time + -2.915385 data arrival time --------------------------------------------------------------------------------------------- - 4.836605 slack (MET) + 4.665385 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8778,10 +8638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 1.564905 1.086658 3.086658 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.564958 0.000000 3.086658 v gpio_dm1[16] (out) - 3.086658 data arrival time + 9 0.318348 1.318928 0.915451 2.915451 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.318941 0.000000 2.915451 v gpio_slow_sel[26] (out) + 2.915451 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8791,13 +8651,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086658 data arrival time + -2.915451 data arrival time --------------------------------------------------------------------------------------------- - 4.836658 slack (MET) + 4.665451 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8806,10 +8666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 1.564905 1.086712 3.086712 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.564959 0.000000 3.086712 v gpio_slow_sel[16] (out) - 3.086712 data arrival time + 9 0.318348 1.318928 0.915490 2.915490 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.318941 0.000000 2.915490 v gpio_analog_pol[26] (out) + 2.915490 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8819,13 +8679,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086712 data arrival time + -2.915490 data arrival time --------------------------------------------------------------------------------------------- - 4.836712 slack (MET) + 4.665490 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8834,10 +8694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 1.570271 1.086790 3.086790 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.570294 0.000000 3.086790 v gpio_out[28] (out) - 3.086790 data arrival time + 9 0.321392 1.331378 0.922784 2.922784 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.331382 0.000000 2.922784 v gpio_oeb[31] (out) + 2.922784 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8847,13 +8707,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086790 data arrival time + -2.922784 data arrival time --------------------------------------------------------------------------------------------- - 4.836790 slack (MET) + 4.672784 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8862,10 +8722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 1.565278 1.086843 3.086843 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.565329 0.000000 3.086843 v gpio_analog_en[17] (out) - 3.086843 data arrival time + 9 0.321392 1.331378 0.922904 2.922904 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.331383 0.000000 2.922904 v gpio_ib_mode_sel[31] (out) + 2.922904 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8875,13 +8735,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086843 data arrival time + -2.922904 data arrival time --------------------------------------------------------------------------------------------- - 4.836843 slack (MET) + 4.672904 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8890,10 +8750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 1.567170 1.086840 3.086840 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.567200 0.000000 3.086840 v gpio_analog_sel[18] (out) - 3.086840 data arrival time + 9 0.321392 1.331378 0.923009 2.923009 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.331383 0.000000 2.923009 v gpio_vtrip_sel[31] (out) + 2.923009 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8903,13 +8763,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086840 data arrival time + -2.923009 data arrival time --------------------------------------------------------------------------------------------- - 4.836840 slack (MET) + 4.673009 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8918,10 +8778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 1.572249 1.086878 3.086878 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.572257 0.000000 3.086878 v gpio_ib_mode_sel[21] (out) - 3.086878 data arrival time + 9 0.321392 1.331378 0.923476 2.923476 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.331386 0.000000 2.923476 v gpio_holdover[31] (out) + 2.923476 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8931,13 +8791,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086878 data arrival time + -2.923476 data arrival time --------------------------------------------------------------------------------------------- - 4.836879 slack (MET) + 4.673476 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8946,10 +8806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 1.568906 1.086988 3.086988 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.568953 0.000000 3.086988 v gpio_dm2[24] (out) - 3.086988 data arrival time + 9 0.321392 1.331378 0.923620 2.923620 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.331386 0.000000 2.923620 v gpio_analog_sel[31] (out) + 2.923620 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8959,13 +8819,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086988 data arrival time + -2.923620 data arrival time --------------------------------------------------------------------------------------------- - 4.836988 slack (MET) + 4.673620 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8974,10 +8834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 1.568817 1.087001 3.087001 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.568854 0.000000 3.087001 v gpio_holdover[33] (out) - 3.087001 data arrival time + 9 0.321392 1.331378 0.923885 2.923885 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.331388 0.000000 2.923885 v gpio_analog_pol[31] (out) + 2.923885 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8987,13 +8847,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087001 data arrival time + -2.923885 data arrival time --------------------------------------------------------------------------------------------- - 4.837001 slack (MET) + 4.673885 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9002,10 +8862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 1.569135 1.087033 3.087033 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.569152 0.000000 3.087033 v gpio_out[0] (out) - 3.087033 data arrival time + 9 0.321392 1.331378 0.923930 2.923930 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.331389 0.000000 2.923930 v gpio_dm0[31] (out) + 2.923930 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9015,13 +8875,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087033 data arrival time + -2.923930 data arrival time --------------------------------------------------------------------------------------------- - 4.837033 slack (MET) + 4.673930 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9030,10 +8890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 1.565278 1.087069 3.087069 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.565332 0.000000 3.087069 v gpio_dm1[17] (out) - 3.087069 data arrival time + 9 0.321392 1.331378 0.924291 2.924291 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.331391 0.000000 2.924291 v gpio_analog_en[31] (out) + 2.924291 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9043,13 +8903,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087069 data arrival time + -2.924291 data arrival time --------------------------------------------------------------------------------------------- - 4.837069 slack (MET) + 4.674291 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9058,10 +8918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 1.572119 1.087064 3.087064 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.572126 0.000000 3.087064 v gpio_ib_mode_sel[22] (out) - 3.087064 data arrival time + 9 0.321392 1.331378 0.924306 2.924306 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.331391 0.000000 2.924306 v gpio_slow_sel[31] (out) + 2.924306 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9071,13 +8931,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087064 data arrival time + -2.924306 data arrival time --------------------------------------------------------------------------------------------- - 4.837064 slack (MET) + 4.674306 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9086,10 +8946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 1.565278 1.087106 3.087106 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.565332 0.000000 3.087106 v gpio_slow_sel[17] (out) - 3.087106 data arrival time + 11 0.377175 1.562924 1.079284 3.079284 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.562961 0.000000 3.079284 v gpio_ib_mode_sel[13] (out) + 3.079284 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9099,13 +8959,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087106 data arrival time + -3.079284 data arrival time --------------------------------------------------------------------------------------------- - 4.837106 slack (MET) + 4.829284 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9114,10 +8974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 1.573487 1.087131 3.087131 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.573501 0.000000 3.087131 v gpio_vtrip_sel[29] (out) - 3.087131 data arrival time + 11 0.377175 1.562924 1.079486 3.079486 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.562963 0.000000 3.079486 v gpio_vtrip_sel[13] (out) + 3.079486 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9127,13 +8987,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087131 data arrival time + -3.079486 data arrival time --------------------------------------------------------------------------------------------- - 4.837131 slack (MET) + 4.829486 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9142,10 +9002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 1.568932 1.087142 3.087142 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.568936 0.000000 3.087142 v gpio_ib_mode_sel[42] (out) - 3.087142 data arrival time + 11 0.377729 1.563796 1.079955 3.079955 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.563798 0.000000 3.079955 v gpio_ib_mode_sel[14] (out) + 3.079955 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9155,13 +9015,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087142 data arrival time + -3.079955 data arrival time --------------------------------------------------------------------------------------------- - 4.837142 slack (MET) + 4.829954 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9170,10 +9030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 1.566903 1.087185 3.087185 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.566927 0.000000 3.087185 v gpio_analog_sel[38] (out) - 3.087185 data arrival time + 11 0.377729 1.563796 1.081029 3.081029 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.563803 0.000000 3.081029 v gpio_vtrip_sel[14] (out) + 3.081029 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9183,13 +9043,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087185 data arrival time + -3.081029 data arrival time --------------------------------------------------------------------------------------------- - 4.837185 slack (MET) + 4.831029 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9198,10 +9058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 1.569884 1.087289 3.087289 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.569905 0.000000 3.087289 v gpio_out[23] (out) - 3.087289 data arrival time + 11 0.377175 1.562924 1.081687 3.081687 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.562996 0.000000 3.081687 v gpio_out[13] (out) + 3.081687 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9211,13 +9071,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087289 data arrival time + -3.081687 data arrival time --------------------------------------------------------------------------------------------- - 4.837289 slack (MET) + 4.831687 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9226,10 +9086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 1.568932 1.087286 3.087286 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.568936 0.000000 3.087286 v gpio_vtrip_sel[42] (out) - 3.087286 data arrival time + 11 0.378010 1.564905 1.081900 3.081900 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.564912 0.000000 3.081900 v gpio_ib_mode_sel[16] (out) + 3.081900 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9239,13 +9099,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087286 data arrival time + -3.081900 data arrival time --------------------------------------------------------------------------------------------- - 4.837286 slack (MET) + 4.831900 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9254,10 +9114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 1.570927 1.087311 3.087311 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.570949 0.000000 3.087311 v gpio_out[30] (out) - 3.087311 data arrival time + 11 0.378108 1.565278 1.081928 3.081928 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.565283 0.000000 3.081928 v gpio_ib_mode_sel[17] (out) + 3.081928 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9267,13 +9127,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087311 data arrival time + -3.081928 data arrival time --------------------------------------------------------------------------------------------- - 4.837311 slack (MET) + 4.831928 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9282,10 +9142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 1.570271 1.087353 3.087353 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.570300 0.000000 3.087353 v gpio_holdover[28] (out) - 3.087353 data arrival time + 11 0.377175 1.562924 1.082250 3.082250 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.563005 0.000000 3.082250 v gpio_holdover[13] (out) + 3.082250 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9295,13 +9155,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087353 data arrival time + -3.082250 data arrival time --------------------------------------------------------------------------------------------- - 4.837353 slack (MET) + 4.832250 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9310,10 +9170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 1.573873 1.087421 3.087421 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.573885 0.000000 3.087421 v gpio_vtrip_sel[27] (out) - 3.087421 data arrival time + 11 0.378010 1.564905 1.082681 3.082681 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.564916 0.000000 3.082681 v gpio_vtrip_sel[16] (out) + 3.082681 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9323,13 +9183,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087421 data arrival time + -3.082681 data arrival time --------------------------------------------------------------------------------------------- - 4.837421 slack (MET) + 4.832681 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9338,150 +9198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 1.567170 1.087443 3.087443 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.567207 0.000000 3.087443 v gpio_analog_pol[18] (out) - 3.087443 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.087443 data arrival time ---------------------------------------------------------------------------------------------- - 4.837443 slack (MET) - - -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380070 1.573869 1.087443 3.087443 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.573881 0.000000 3.087443 v gpio_vtrip_sel[36] (out) - 3.087443 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.087443 data arrival time ---------------------------------------------------------------------------------------------- - 4.837443 slack (MET) - - -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.378875 1.568817 1.087572 3.087572 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.568861 0.000000 3.087572 v gpio_dm2[33] (out) - 3.087572 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.087572 data arrival time ---------------------------------------------------------------------------------------------- - 4.837572 slack (MET) - - -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.379088 1.569135 1.087597 3.087597 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.569157 0.000000 3.087597 v gpio_holdover[0] (out) - 3.087597 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.087597 data arrival time ---------------------------------------------------------------------------------------------- - 4.837597 slack (MET) - - -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.378622 1.566903 1.087603 3.087603 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.566931 0.000000 3.087603 v gpio_analog_pol[38] (out) - 3.087603 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.087603 data arrival time ---------------------------------------------------------------------------------------------- - 4.837604 slack (MET) - - -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.378833 1.568906 1.087634 3.087634 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.568962 0.000000 3.087634 v gpio_analog_sel[24] (out) - 3.087634 data arrival time + 11 0.378108 1.565278 1.082709 3.082709 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.565287 0.000000 3.082709 v gpio_vtrip_sel[17] (out) + 3.082709 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9491,13 +9211,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087634 data arrival time + -3.082709 data arrival time --------------------------------------------------------------------------------------------- - 4.837634 slack (MET) + 4.832708 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9506,10 +9226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 1.568932 1.087638 3.087638 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.568938 0.000000 3.087638 v gpio_out[42] (out) - 3.087638 data arrival time + 11 0.377175 1.562924 1.082919 3.082919 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.563018 0.000000 3.082919 v gpio_dm2[13] (out) + 3.082919 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9519,13 +9239,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087638 data arrival time + -3.082919 data arrival time --------------------------------------------------------------------------------------------- - 4.837638 slack (MET) + 4.832919 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9534,10 +9254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 1.566903 1.087661 3.087661 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.566932 0.000000 3.087661 v gpio_dm0[38] (out) - 3.087661 data arrival time + 11 0.377729 1.563796 1.082995 3.082995 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.563817 0.000000 3.082995 v gpio_out[14] (out) + 3.082995 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9547,13 +9267,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087661 data arrival time + -3.082995 data arrival time --------------------------------------------------------------------------------------------- - 4.837661 slack (MET) + 4.832994 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9562,10 +9282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 1.572249 1.087660 3.087660 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.572262 0.000000 3.087660 v gpio_vtrip_sel[21] (out) - 3.087660 data arrival time + 11 0.377832 1.563074 1.083106 3.083106 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.563076 0.000000 3.083106 v gpio_ib_mode_sel[40] (out) + 3.083106 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9575,13 +9295,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087660 data arrival time + -3.083106 data arrival time --------------------------------------------------------------------------------------------- - 4.837660 slack (MET) + 4.833107 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9590,10 +9310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 1.566903 1.087704 3.087704 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.566932 0.000000 3.087704 v gpio_analog_en[38] (out) - 3.087704 data arrival time + 11 0.377832 1.563074 1.083251 3.083251 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.563077 0.000000 3.083251 v gpio_vtrip_sel[40] (out) + 3.083251 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9603,13 +9323,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087704 data arrival time + -3.083251 data arrival time --------------------------------------------------------------------------------------------- - 4.837704 slack (MET) + 4.833251 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9618,10 +9338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 1.567170 1.087704 3.087704 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.567211 0.000000 3.087704 v gpio_dm0[18] (out) - 3.087704 data arrival time + 11 0.377175 1.562924 1.083272 3.083272 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.563025 0.000000 3.083272 v gpio_analog_sel[13] (out) + 3.083272 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9631,13 +9351,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087704 data arrival time + -3.083272 data arrival time --------------------------------------------------------------------------------------------- - 4.837704 slack (MET) + 4.833272 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9646,10 +9366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 1.568932 1.087739 3.087739 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.568938 0.000000 3.087739 v gpio_holdover[42] (out) - 3.087739 data arrival time + 11 0.377904 1.563350 1.083308 3.083308 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.563352 0.000000 3.083308 v gpio_ib_mode_sel[41] (out) + 3.083308 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9659,13 +9379,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087739 data arrival time + -3.083308 data arrival time --------------------------------------------------------------------------------------------- - 4.837739 slack (MET) + 4.833308 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9674,10 +9394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 1.572119 1.087738 3.087738 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.572129 0.000000 3.087738 v gpio_vtrip_sel[22] (out) - 3.087738 data arrival time + 11 0.377904 1.563350 1.083453 3.083453 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.563353 0.000000 3.083453 v gpio_vtrip_sel[41] (out) + 3.083453 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9687,13 +9407,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087738 data arrival time + -3.083453 data arrival time --------------------------------------------------------------------------------------------- - 4.837738 slack (MET) + 4.833453 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9702,10 +9422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 1.566903 1.087756 3.087756 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.566933 0.000000 3.087756 v gpio_dm1[38] (out) - 3.087756 data arrival time + 11 0.377729 1.563796 1.083558 3.083558 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.563822 0.000000 3.083558 v gpio_holdover[14] (out) + 3.083558 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9715,13 +9435,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087756 data arrival time + -3.083558 data arrival time --------------------------------------------------------------------------------------------- - 4.837756 slack (MET) + 4.833558 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9730,10 +9450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 1.574644 1.087765 3.087765 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.574648 0.000000 3.087765 v gpio_ib_mode_sel[37] (out) - 3.087765 data arrival time + 11 0.377832 1.563074 1.083602 3.083602 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.563078 0.000000 3.083602 v gpio_out[40] (out) + 3.083602 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9743,13 +9463,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087765 data arrival time + -3.083602 data arrival time --------------------------------------------------------------------------------------------- - 4.837765 slack (MET) + 4.833601 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9758,10 +9478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 1.566903 1.087795 3.087795 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.566933 0.000000 3.087795 v gpio_slow_sel[38] (out) - 3.087795 data arrival time + 11 0.378010 1.564905 1.083688 3.083688 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.564924 0.000000 3.083688 v gpio_out[16] (out) + 3.083688 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9771,13 +9491,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087795 data arrival time + -3.083688 data arrival time --------------------------------------------------------------------------------------------- - 4.837795 slack (MET) + 4.833688 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9786,10 +9506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 1.571438 1.087812 3.087812 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.571467 0.000000 3.087812 v gpio_out[31] (out) - 3.087812 data arrival time + 11 0.377832 1.563074 1.083702 3.083702 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.563079 0.000000 3.083702 v gpio_holdover[40] (out) + 3.083702 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9799,13 +9519,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087812 data arrival time + -3.083702 data arrival time --------------------------------------------------------------------------------------------- - 4.837812 slack (MET) + 4.833703 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9814,10 +9534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 1.569884 1.087824 3.087824 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.569911 0.000000 3.087824 v gpio_holdover[23] (out) - 3.087824 data arrival time + 11 0.378344 1.565945 1.083781 3.083781 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.565952 0.000000 3.083781 v gpio_ib_mode_sel[43] (out) + 3.083781 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9827,13 +9547,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087824 data arrival time + -3.083781 data arrival time --------------------------------------------------------------------------------------------- - 4.837823 slack (MET) + 4.833781 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9842,10 +9562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 1.568932 1.087840 3.087840 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.568938 0.000000 3.087840 v gpio_dm2[42] (out) - 3.087840 data arrival time + 11 0.377832 1.563074 1.083804 3.083803 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.563079 0.000000 3.083803 v gpio_dm2[40] (out) + 3.083803 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9855,13 +9575,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087840 data arrival time + -3.083803 data arrival time --------------------------------------------------------------------------------------------- - 4.837841 slack (MET) + 4.833804 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9870,10 +9590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 1.573256 1.087909 3.087909 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.573264 0.000000 3.087909 v gpio_ib_mode_sel[20] (out) - 3.087909 data arrival time + 11 0.377904 1.563350 1.083804 3.083804 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.563354 0.000000 3.083804 v gpio_out[41] (out) + 3.083804 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9883,13 +9603,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087909 data arrival time + -3.083804 data arrival time --------------------------------------------------------------------------------------------- - 4.837908 slack (MET) + 4.833804 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9898,10 +9618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 1.568932 1.087927 3.087927 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.568939 0.000000 3.087927 v gpio_analog_sel[42] (out) - 3.087927 data arrival time + 11 0.378593 1.567170 1.083822 3.083822 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.567176 0.000000 3.083822 v gpio_ib_mode_sel[18] (out) + 3.083822 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9911,13 +9631,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087927 data arrival time + -3.083822 data arrival time --------------------------------------------------------------------------------------------- - 4.837927 slack (MET) + 4.833822 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9926,10 +9646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 1.567170 1.087938 3.087938 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.567214 0.000000 3.087938 v gpio_analog_en[18] (out) - 3.087938 data arrival time + 11 0.377832 1.563074 1.083890 3.083890 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.563080 0.000000 3.083890 v gpio_analog_sel[40] (out) + 3.083890 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9939,13 +9659,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087938 data arrival time + -3.083890 data arrival time --------------------------------------------------------------------------------------------- - 4.837938 slack (MET) + 4.833890 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9954,10 +9674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 1.570927 1.087987 3.087987 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.570956 0.000000 3.087987 v gpio_holdover[30] (out) - 3.087987 data arrival time + 11 0.377904 1.563350 1.083904 3.083904 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.563355 0.000000 3.083904 v gpio_holdover[41] (out) + 3.083904 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9967,13 +9687,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087987 data arrival time + -3.083904 data arrival time --------------------------------------------------------------------------------------------- - 4.837987 slack (MET) + 4.833904 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9982,10 +9702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 1.570271 1.088021 3.088021 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.570307 0.000000 3.088021 v gpio_dm2[28] (out) - 3.088021 data arrival time + 11 0.378622 1.566903 1.083959 3.083959 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.566906 0.000000 3.083959 v gpio_ib_mode_sel[38] (out) + 3.083959 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9995,13 +9715,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088021 data arrival time + -3.083959 data arrival time --------------------------------------------------------------------------------------------- - 4.838021 slack (MET) - + 4.833959 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) + +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10010,10 +9730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 1.568817 1.088063 3.088063 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.568868 0.000000 3.088063 v gpio_analog_sel[33] (out) - 3.088063 data arrival time + 11 0.378108 1.565278 1.083965 3.083965 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.565296 0.000000 3.083965 v gpio_out[17] (out) + 3.083965 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10023,13 +9743,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088063 data arrival time + -3.083965 data arrival time --------------------------------------------------------------------------------------------- - 4.838063 slack (MET) + 4.833964 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10038,10 +9758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 1.567170 1.088076 3.088076 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.567215 0.000000 3.088076 v gpio_dm1[18] (out) - 3.088076 data arrival time + 11 0.377904 1.563350 1.084006 3.084006 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.563355 0.000000 3.084006 v gpio_dm2[41] (out) + 3.084006 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10051,13 +9771,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088076 data arrival time + -3.084006 data arrival time --------------------------------------------------------------------------------------------- - 4.838076 slack (MET) + 4.834005 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10066,10 +9786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 1.567170 1.088140 3.088140 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.567216 0.000000 3.088140 v gpio_slow_sel[18] (out) - 3.088140 data arrival time + 11 0.377904 1.563350 1.084092 3.084092 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.563356 0.000000 3.084092 v gpio_analog_sel[41] (out) + 3.084092 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10079,13 +9799,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088140 data arrival time + -3.084092 data arrival time --------------------------------------------------------------------------------------------- - 4.838140 slack (MET) + 4.834092 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10094,10 +9814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 1.569135 1.088171 3.088171 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.569163 0.000000 3.088171 v gpio_dm2[0] (out) - 3.088171 data arrival time + 11 0.378622 1.566903 1.084104 3.084104 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.566907 0.000000 3.084104 v gpio_vtrip_sel[38] (out) + 3.084104 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10107,13 +9827,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088171 data arrival time + -3.084104 data arrival time --------------------------------------------------------------------------------------------- - 4.838171 slack (MET) + 4.834104 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10122,10 +9842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 1.568932 1.088246 3.088246 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.568941 0.000000 3.088246 v gpio_analog_pol[42] (out) - 3.088246 data arrival time + 11 0.377729 1.563796 1.084129 3.084130 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.563828 0.000000 3.084130 v gpio_dm2[14] (out) + 3.084130 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10135,13 +9855,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088246 data arrival time + -3.084130 data arrival time --------------------------------------------------------------------------------------------- - 4.838245 slack (MET) + 4.834130 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10150,10 +9870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 1.572150 1.088288 3.088288 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.572180 0.000000 3.088288 v gpio_out[34] (out) - 3.088288 data arrival time + 11 0.377832 1.563074 1.084208 3.084208 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.563081 0.000000 3.084208 v gpio_analog_pol[40] (out) + 3.084208 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10163,13 +9883,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088288 data arrival time + -3.084208 data arrival time --------------------------------------------------------------------------------------------- - 4.838288 slack (MET) + 4.834208 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10178,10 +9898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 1.568932 1.088303 3.088303 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.568941 0.000000 3.088303 v gpio_dm0[42] (out) - 3.088303 data arrival time + 11 0.378010 1.564905 1.084223 3.084223 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.564929 0.000000 3.084223 v gpio_holdover[16] (out) + 3.084223 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10191,13 +9911,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088303 data arrival time + -3.084223 data arrival time --------------------------------------------------------------------------------------------- - 4.838303 slack (MET) + 4.834223 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10206,10 +9926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 1.568932 1.088367 3.088367 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.568941 0.000000 3.088367 v gpio_analog_en[42] (out) - 3.088367 data arrival time + 11 0.377832 1.563074 1.084266 3.084266 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.563082 0.000000 3.084266 v gpio_dm0[40] (out) + 3.084266 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10219,13 +9939,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088367 data arrival time + -3.084266 data arrival time --------------------------------------------------------------------------------------------- - 4.838367 slack (MET) + 4.834266 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10234,10 +9954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 1.569884 1.088371 3.088371 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.569916 0.000000 3.088371 v gpio_dm2[23] (out) - 3.088371 data arrival time + 11 0.377832 1.563074 1.084309 3.084309 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.563082 0.000000 3.084309 v gpio_analog_en[40] (out) + 3.084309 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10247,13 +9967,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088371 data arrival time + -3.084309 data arrival time --------------------------------------------------------------------------------------------- - 4.838371 slack (MET) + 4.834309 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10262,10 +9982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 1.571438 1.088375 3.088375 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.571473 0.000000 3.088375 v gpio_holdover[31] (out) - 3.088375 data arrival time + 11 0.377832 1.563074 1.084361 3.084361 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.563082 0.000000 3.084361 v gpio_dm1[40] (out) + 3.084361 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10275,13 +9995,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088375 data arrival time + -3.084361 data arrival time --------------------------------------------------------------------------------------------- - 4.838375 slack (MET) + 4.834361 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10290,10 +10010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 1.568932 1.088398 3.088398 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.568942 0.000000 3.088398 v gpio_dm1[42] (out) - 3.088398 data arrival time + 11 0.377832 1.563074 1.084400 3.084400 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.563082 0.000000 3.084400 v gpio_slow_sel[40] (out) + 3.084400 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10303,13 +10023,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088398 data arrival time + -3.084400 data arrival time --------------------------------------------------------------------------------------------- - 4.838398 slack (MET) + 4.834400 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10318,10 +10038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 1.570927 1.088398 3.088398 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.570960 0.000000 3.088398 v gpio_dm2[30] (out) - 3.088398 data arrival time + 11 0.377904 1.563350 1.084410 3.084410 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.563357 0.000000 3.084410 v gpio_analog_pol[41] (out) + 3.084410 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10331,13 +10051,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088398 data arrival time + -3.084410 data arrival time --------------------------------------------------------------------------------------------- - 4.838398 slack (MET) + 4.834410 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10346,10 +10066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 1.568932 1.088437 3.088437 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.568942 0.000000 3.088437 v gpio_slow_sel[42] (out) - 3.088437 data arrival time + 11 0.377904 1.563350 1.084468 3.084468 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.563358 0.000000 3.084468 v gpio_dm0[41] (out) + 3.084468 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10359,13 +10079,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088437 data arrival time + -3.084468 data arrival time --------------------------------------------------------------------------------------------- - 4.838438 slack (MET) + 4.834468 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10374,10 +10094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 1.574540 1.088500 3.088500 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.574548 0.000000 3.088500 v gpio_ib_mode_sel[26] (out) - 3.088500 data arrival time + 11 0.378108 1.565278 1.084500 3.084500 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.565301 0.000000 3.084500 v gpio_holdover[17] (out) + 3.084500 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10387,13 +10107,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088500 data arrival time + -3.084500 data arrival time --------------------------------------------------------------------------------------------- - 4.838500 slack (MET) + 4.834500 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10402,10 +10122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 1.570895 1.088500 3.088500 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.570898 0.000000 3.088500 v gpio_ib_mode_sel[39] (out) - 3.088500 data arrival time + 11 0.377904 1.563350 1.084511 3.084511 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.563358 0.000000 3.084511 v gpio_analog_en[41] (out) + 3.084511 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10415,13 +10135,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088500 data arrival time + -3.084511 data arrival time --------------------------------------------------------------------------------------------- - 4.838500 slack (MET) + 4.834511 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10430,10 +10150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 1.570271 1.088581 3.088581 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.570314 0.000000 3.088581 v gpio_analog_sel[28] (out) - 3.088581 data arrival time + 11 0.379088 1.569135 1.084555 3.084555 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.569138 0.000000 3.084555 v gpio_ib_mode_sel[0] (out) + 3.084555 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10443,13 +10163,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088581 data arrival time + -3.084555 data arrival time --------------------------------------------------------------------------------------------- - 4.838580 slack (MET) + 4.834555 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10458,10 +10178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 1.570895 1.088645 3.088645 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.570899 0.000000 3.088645 v gpio_vtrip_sel[39] (out) - 3.088645 data arrival time + 11 0.377904 1.563350 1.084563 3.084563 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.563358 0.000000 3.084563 v gpio_dm1[41] (out) + 3.084563 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10471,13 +10191,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088645 data arrival time + -3.084563 data arrival time --------------------------------------------------------------------------------------------- - 4.838645 slack (MET) + 4.834563 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10486,10 +10206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 1.573256 1.088690 3.088690 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.573269 0.000000 3.088690 v gpio_vtrip_sel[20] (out) - 3.088690 data arrival time + 11 0.377904 1.563350 1.084602 3.084602 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.563358 0.000000 3.084602 v gpio_slow_sel[41] (out) + 3.084602 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10499,13 +10219,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088690 data arrival time + -3.084602 data arrival time --------------------------------------------------------------------------------------------- - 4.838690 slack (MET) + 4.834602 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10514,10 +10234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 1.569135 1.088744 3.088744 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.569169 0.000000 3.088744 v gpio_analog_sel[0] (out) - 3.088744 data arrival time + 11 0.378593 1.567170 1.084604 3.084605 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.567181 0.000000 3.084605 v gpio_vtrip_sel[18] (out) + 3.084605 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10527,13 +10247,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088744 data arrival time + -3.084605 data arrival time --------------------------------------------------------------------------------------------- - 4.838745 slack (MET) + 4.834604 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10542,10 +10262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 1.572119 1.088744 3.088744 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.572137 0.000000 3.088744 v gpio_out[22] (out) - 3.088744 data arrival time + 11 0.377729 1.563796 1.084620 3.084620 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.563834 0.000000 3.084620 v gpio_analog_sel[14] (out) + 3.084620 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10555,13 +10275,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088744 data arrival time + -3.084620 data arrival time --------------------------------------------------------------------------------------------- - 4.838745 slack (MET) + 4.834620 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10570,10 +10290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 1.568817 1.088787 3.088787 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.568879 0.000000 3.088787 v gpio_analog_pol[33] (out) - 3.088787 data arrival time + 11 0.378622 1.566903 1.084749 3.084749 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.566909 0.000000 3.084749 v gpio_out[38] (out) + 3.084749 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10583,13 +10303,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088787 data arrival time + -3.084749 data arrival time --------------------------------------------------------------------------------------------- - 4.838787 slack (MET) + 4.834750 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10598,10 +10318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 1.574823 1.088797 3.088797 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.574831 0.000000 3.088797 v gpio_ib_mode_sel[19] (out) - 3.088797 data arrival time + 11 0.378010 1.564905 1.084770 3.084770 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.564934 0.000000 3.084770 v gpio_dm2[16] (out) + 3.084770 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10611,13 +10331,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088797 data arrival time + -3.084770 data arrival time --------------------------------------------------------------------------------------------- - 4.838797 slack (MET) + 4.834770 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10626,10 +10346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 1.572249 1.088804 3.088804 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.572271 0.000000 3.088804 v gpio_out[21] (out) - 3.088804 data arrival time + 11 0.379088 1.569135 1.084825 3.084825 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.569139 0.000000 3.084825 v gpio_vtrip_sel[0] (out) + 3.084825 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10639,13 +10359,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088804 data arrival time + -3.084825 data arrival time --------------------------------------------------------------------------------------------- - 4.838803 slack (MET) + 4.834825 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10654,10 +10374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 1.569884 1.088816 3.088815 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.569922 0.000000 3.088815 v gpio_analog_sel[23] (out) - 3.088815 data arrival time + 11 0.378108 1.565278 1.085046 3.085046 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.565306 0.000000 3.085046 v gpio_dm2[17] (out) + 3.085046 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10667,13 +10387,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088815 data arrival time + -3.085046 data arrival time --------------------------------------------------------------------------------------------- - 4.838816 slack (MET) + 4.835046 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10682,10 +10402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 1.572150 1.088851 3.088851 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.572187 0.000000 3.088851 v gpio_holdover[34] (out) - 3.088851 data arrival time + 11 0.378344 1.565945 1.085063 3.085063 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.565960 0.000000 3.085063 v gpio_vtrip_sel[43] (out) + 3.085063 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10695,13 +10415,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088851 data arrival time + -3.085063 data arrival time --------------------------------------------------------------------------------------------- - 4.838851 slack (MET) + 4.835063 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10710,10 +10430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 1.574749 1.088879 3.088879 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.574758 0.000000 3.088879 v gpio_ib_mode_sel[15] (out) - 3.088879 data arrival time + 11 0.377175 1.562924 1.085225 3.085225 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.563068 0.000000 3.085225 v gpio_analog_pol[13] (out) + 3.085225 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10723,13 +10443,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088879 data arrival time + -3.085225 data arrival time --------------------------------------------------------------------------------------------- - 4.838879 slack (MET) + 4.835225 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10738,10 +10458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 1.574922 1.088875 3.088875 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.574929 0.000000 3.088875 v gpio_ib_mode_sel[32] (out) - 3.088875 data arrival time + 11 0.378010 1.564905 1.085240 3.085240 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.564940 0.000000 3.085240 v gpio_analog_sel[16] (out) + 3.085240 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10751,13 +10471,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088875 data arrival time + -3.085240 data arrival time --------------------------------------------------------------------------------------------- - 4.838875 slack (MET) + 4.835240 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10766,10 +10486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 1.571438 1.088947 3.088947 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.571481 0.000000 3.088947 v gpio_dm2[31] (out) - 3.088947 data arrival time + 11 0.379213 1.569884 1.085251 3.085252 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.569891 0.000000 3.085252 v gpio_ib_mode_sel[23] (out) + 3.085252 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10779,13 +10499,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088947 data arrival time + -3.085252 data arrival time --------------------------------------------------------------------------------------------- - 4.838947 slack (MET) + 4.835251 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10794,10 +10514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 1.570927 1.089001 3.089001 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.570967 0.000000 3.089001 v gpio_analog_sel[30] (out) - 3.089001 data arrival time + 11 0.377729 1.563796 1.085339 3.085339 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.563843 0.000000 3.085339 v gpio_analog_pol[14] (out) + 3.085339 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10807,13 +10527,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089001 data arrival time + -3.085339 data arrival time --------------------------------------------------------------------------------------------- - 4.839001 slack (MET) + 4.835339 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10822,10 +10542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 1.570895 1.088998 3.088998 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.570900 0.000000 3.088998 v gpio_out[39] (out) - 3.088998 data arrival time + 11 0.378593 1.567170 1.085375 3.085375 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.567186 0.000000 3.085375 v gpio_out[18] (out) + 3.085375 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10835,13 +10555,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088998 data arrival time + -3.085375 data arrival time --------------------------------------------------------------------------------------------- - 4.838998 slack (MET) + 4.835375 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10850,10 +10570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 1.574644 1.089001 3.089001 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.574655 0.000000 3.089001 v gpio_vtrip_sel[37] (out) - 3.089001 data arrival time + 11 0.378108 1.565278 1.085516 3.085516 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.565311 0.000000 3.085516 v gpio_analog_sel[17] (out) + 3.085516 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10863,13 +10583,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089001 data arrival time + -3.085516 data arrival time --------------------------------------------------------------------------------------------- - 4.839001 slack (MET) + 4.835515 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10878,10 +10598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 1.577392 1.089045 3.089045 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.577537 0.000000 3.089045 v gpio_ib_mode_sel[25] (out) - 3.089045 data arrival time + 11 0.378344 1.565945 1.085576 3.085576 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.565965 0.000000 3.085576 v gpio_out[43] (out) + 3.085576 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10891,13 +10611,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089045 data arrival time + -3.085576 data arrival time --------------------------------------------------------------------------------------------- - 4.839046 slack (MET) + 4.835576 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10906,10 +10626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 1.570895 1.089099 3.089099 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.570901 0.000000 3.089099 v gpio_holdover[39] (out) - 3.089099 data arrival time + 11 0.377175 1.562924 1.085598 3.085598 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.563077 0.000000 3.085598 v gpio_dm0[13] (out) + 3.085598 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10919,13 +10639,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089099 data arrival time + -3.085598 data arrival time --------------------------------------------------------------------------------------------- - 4.839099 slack (MET) + 4.835598 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10934,10 +10654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 1.574540 1.089105 3.089105 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.574552 0.000000 3.089105 v gpio_vtrip_sel[26] (out) - 3.089105 data arrival time + 11 0.377175 1.562924 1.085673 3.085673 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.563079 0.000000 3.085673 v gpio_analog_en[13] (out) + 3.085673 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10947,13 +10667,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089105 data arrival time + -3.085673 data arrival time --------------------------------------------------------------------------------------------- - 4.839104 slack (MET) + 4.835672 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10962,10 +10682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 1.569135 1.089139 3.089139 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.569174 0.000000 3.089139 v gpio_inp_dis[0] (out) - 3.089139 data arrival time + 11 0.378344 1.565945 1.085676 3.085676 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.565966 0.000000 3.085676 v gpio_holdover[43] (out) + 3.085676 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10975,13 +10695,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089139 data arrival time + -3.085676 data arrival time --------------------------------------------------------------------------------------------- - 4.839139 slack (MET) + 4.835677 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10990,10 +10710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 1.573487 1.089177 3.089177 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.573520 0.000000 3.089177 v gpio_out[29] (out) - 3.089177 data arrival time + 11 0.378622 1.566903 1.085687 3.085687 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.566915 0.000000 3.085687 v gpio_holdover[38] (out) + 3.085687 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11003,13 +10723,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089177 data arrival time + -3.085687 data arrival time --------------------------------------------------------------------------------------------- - 4.839177 slack (MET) + 4.835687 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11018,10 +10738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 1.569135 1.089189 3.089189 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.569174 0.000000 3.089189 v gpio_analog_pol[0] (out) - 3.089189 data arrival time + 11 0.377729 1.563796 1.085744 3.085744 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.563849 0.000000 3.085744 v gpio_dm0[14] (out) + 3.085744 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11031,13 +10751,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089189 data arrival time + -3.085744 data arrival time --------------------------------------------------------------------------------------------- - 4.839189 slack (MET) + 4.835743 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11046,10 +10766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 1.568817 1.089192 3.089192 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.568885 0.000000 3.089192 v gpio_dm0[33] (out) - 3.089192 data arrival time + 11 0.378344 1.565945 1.085778 3.085778 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.565966 0.000000 3.085778 v gpio_dm2[43] (out) + 3.085778 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11059,13 +10779,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089192 data arrival time + -3.085778 data arrival time --------------------------------------------------------------------------------------------- - 4.839191 slack (MET) + 4.835777 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11074,10 +10794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 1.570895 1.089200 3.089200 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.570901 0.000000 3.089200 v gpio_dm2[39] (out) - 3.089200 data arrival time + 11 0.378593 1.567170 1.085822 3.085822 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.567190 0.000000 3.085822 v gpio_holdover[18] (out) + 3.085822 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11087,13 +10807,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089200 data arrival time + -3.085822 data arrival time --------------------------------------------------------------------------------------------- - 4.839200 slack (MET) + 4.835823 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11102,10 +10822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 1.574922 1.089260 3.089260 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.574931 0.000000 3.089260 v gpio_vtrip_sel[32] (out) - 3.089260 data arrival time + 11 0.378344 1.565945 1.085865 3.085865 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.565967 0.000000 3.085865 v gpio_analog_sel[43] (out) + 3.085865 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11115,13 +10835,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089260 data arrival time + -3.085865 data arrival time --------------------------------------------------------------------------------------------- - 4.839260 slack (MET) + 4.835864 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11130,10 +10850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 1.569135 1.089272 3.089272 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.569175 0.000000 3.089272 v gpio_analog_en[0] (out) - 3.089272 data arrival time + 11 0.378010 1.564905 1.085976 3.085976 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.564949 0.000000 3.085976 v gpio_analog_pol[16] (out) + 3.085976 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11143,13 +10863,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089272 data arrival time + -3.085976 data arrival time --------------------------------------------------------------------------------------------- - 4.839272 slack (MET) + 4.835976 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11158,10 +10878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 1.572119 1.089280 3.089280 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.572142 0.000000 3.089280 v gpio_holdover[22] (out) - 3.089280 data arrival time + 11 0.377729 1.563796 1.085988 3.085988 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.563853 0.000000 3.085988 v gpio_analog_en[14] (out) + 3.085988 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11171,13 +10891,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089280 data arrival time + -3.085988 data arrival time --------------------------------------------------------------------------------------------- - 4.839280 slack (MET) + 4.835988 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11186,10 +10906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 1.570895 1.089288 3.089288 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.570902 0.000000 3.089288 v gpio_analog_sel[39] (out) - 3.089288 data arrival time + 11 0.377175 1.562924 1.086017 3.086017 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.563088 0.000000 3.086017 v gpio_dm1[13] (out) + 3.086017 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11199,13 +10919,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089288 data arrival time + -3.086017 data arrival time --------------------------------------------------------------------------------------------- - 4.839287 slack (MET) + 4.836017 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11214,10 +10934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 1.572249 1.089300 3.089300 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.572276 0.000000 3.089300 v gpio_holdover[21] (out) - 3.089300 data arrival time + 11 0.379213 1.569884 1.086032 3.086032 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.569895 0.000000 3.086032 v gpio_vtrip_sel[23] (out) + 3.086032 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11227,13 +10947,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089300 data arrival time + -3.086032 data arrival time --------------------------------------------------------------------------------------------- - 4.839300 slack (MET) + 4.836032 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11242,10 +10962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 1.569884 1.089327 3.089327 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.569928 0.000000 3.089327 v gpio_analog_pol[23] (out) - 3.089327 data arrival time + 11 0.378344 1.565945 1.086182 3.086182 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.565970 0.000000 3.086182 v gpio_analog_pol[43] (out) + 3.086182 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11255,13 +10975,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089327 data arrival time + -3.086182 data arrival time --------------------------------------------------------------------------------------------- - 4.839327 slack (MET) + 4.836182 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11270,10 +10990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 1.569135 1.089324 3.089324 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.569176 0.000000 3.089324 v gpio_dm1[0] (out) - 3.089324 data arrival time + 11 0.378344 1.565945 1.086240 3.086240 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.565971 0.000000 3.086240 v gpio_dm0[43] (out) + 3.086240 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11283,13 +11003,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089324 data arrival time + -3.086240 data arrival time --------------------------------------------------------------------------------------------- - 4.839324 slack (MET) + 4.836240 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11298,10 +11018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 1.569135 1.089363 3.089363 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.569177 0.000000 3.089363 v gpio_slow_sel[0] (out) - 3.089363 data arrival time + 11 0.377175 1.562924 1.086242 3.086242 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.563094 0.000000 3.086242 v gpio_slow_sel[13] (out) + 3.086242 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11311,13 +11031,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089363 data arrival time + -3.086242 data arrival time --------------------------------------------------------------------------------------------- - 4.839363 slack (MET) + 4.836242 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11326,10 +11046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 1.573256 1.089398 3.089398 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.573275 0.000000 3.089398 v gpio_out[20] (out) - 3.089398 data arrival time + 11 0.378344 1.565945 1.086283 3.086283 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.565971 0.000000 3.086283 v gpio_analog_en[43] (out) + 3.086283 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11339,13 +11059,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089398 data arrival time + -3.086283 data arrival time --------------------------------------------------------------------------------------------- - 4.839398 slack (MET) + 4.836283 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11354,10 +11074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 1.572150 1.089423 3.089423 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.572194 0.000000 3.089423 v gpio_dm2[34] (out) - 3.089423 data arrival time + 11 0.378010 1.564905 1.086287 3.086287 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.564953 0.000000 3.086287 v gpio_dm0[16] (out) + 3.086287 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11367,13 +11087,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089423 data arrival time + -3.086287 data arrival time --------------------------------------------------------------------------------------------- - 4.839423 slack (MET) + 4.836287 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11382,10 +11102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 1.568817 1.089435 3.089436 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.568889 0.000000 3.089436 v gpio_analog_en[33] (out) - 3.089436 data arrival time + 11 0.377729 1.563796 1.086284 3.086284 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.563858 0.000000 3.086284 v gpio_dm1[14] (out) + 3.086284 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11395,13 +11115,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089436 data arrival time + -3.086284 data arrival time --------------------------------------------------------------------------------------------- - 4.839436 slack (MET) + 4.836284 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11410,10 +11130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 1.571438 1.089438 3.089438 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.571487 0.000000 3.089438 v gpio_analog_sel[31] (out) - 3.089438 data arrival time + 11 0.378108 1.565278 1.086298 3.086298 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.565321 0.000000 3.086298 v gpio_analog_pol[17] (out) + 3.086298 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11423,13 +11143,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089438 data arrival time + -3.086298 data arrival time --------------------------------------------------------------------------------------------- - 4.839437 slack (MET) + 4.836298 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11438,10 +11158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 1.573873 1.089463 3.089463 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.573903 0.000000 3.089463 v gpio_out[27] (out) - 3.089463 data arrival time + 11 0.378344 1.565945 1.086335 3.086335 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.565972 0.000000 3.086335 v gpio_dm1[43] (out) + 3.086335 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11451,13 +11171,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089463 data arrival time + -3.086335 data arrival time --------------------------------------------------------------------------------------------- - 4.839463 slack (MET) + 4.836335 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11466,10 +11186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 1.573869 1.089484 3.089484 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.573900 0.000000 3.089484 v gpio_out[36] (out) - 3.089484 data arrival time + 11 0.378593 1.567170 1.086370 3.086370 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.567195 0.000000 3.086370 v gpio_dm2[18] (out) + 3.086370 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11479,13 +11199,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089484 data arrival time + -3.086370 data arrival time --------------------------------------------------------------------------------------------- - 4.839485 slack (MET) + 4.836370 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11494,10 +11214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 1.574823 1.089579 3.089579 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.574836 0.000000 3.089579 v gpio_vtrip_sel[19] (out) - 3.089579 data arrival time + 11 0.378344 1.565945 1.086374 3.086374 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.565972 0.000000 3.086374 v gpio_slow_sel[43] (out) + 3.086374 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11507,13 +11227,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089579 data arrival time + -3.086374 data arrival time --------------------------------------------------------------------------------------------- - 4.839579 slack (MET) + 4.836374 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11522,10 +11242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 1.568906 1.089584 3.089584 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.568995 0.000000 3.089584 v gpio_analog_pol[24] (out) - 3.089584 data arrival time + 11 0.377729 1.563796 1.086510 3.086509 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.563861 0.000000 3.086509 v gpio_slow_sel[14] (out) + 3.086509 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11535,13 +11255,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089584 data arrival time + -3.086509 data arrival time --------------------------------------------------------------------------------------------- - 4.839584 slack (MET) + 4.836510 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11550,10 +11270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 1.570895 1.089607 3.089607 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.570903 0.000000 3.089607 v gpio_analog_pol[39] (out) - 3.089607 data arrival time + 11 0.378010 1.564905 1.086520 3.086520 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.564956 0.000000 3.086520 v gpio_analog_en[16] (out) + 3.086520 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11563,13 +11283,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089607 data arrival time + -3.086520 data arrival time --------------------------------------------------------------------------------------------- - 4.839607 slack (MET) + 4.836521 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11578,10 +11298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 1.569884 1.089638 3.089638 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.569932 0.000000 3.089638 v gpio_dm0[23] (out) - 3.089638 data arrival time + 11 0.378622 1.566903 1.086587 3.086587 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.566921 0.000000 3.086587 v gpio_dm2[38] (out) + 3.086587 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11591,13 +11311,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089638 data arrival time + -3.086587 data arrival time --------------------------------------------------------------------------------------------- - 4.839638 slack (MET) + 4.836586 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11606,10 +11326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 1.570895 1.089665 3.089665 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.570904 0.000000 3.089665 v gpio_dm0[39] (out) - 3.089665 data arrival time + 11 0.378108 1.565278 1.086609 3.086609 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.565325 0.000000 3.086609 v gpio_dm0[17] (out) + 3.086609 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11619,13 +11339,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089665 data arrival time + -3.086609 data arrival time --------------------------------------------------------------------------------------------- - 4.839665 slack (MET) + 4.836608 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11634,10 +11354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 1.574749 1.089660 3.089660 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.574763 0.000000 3.089660 v gpio_vtrip_sel[15] (out) - 3.089660 data arrival time + 11 0.378010 1.564905 1.086658 3.086658 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.564958 0.000000 3.086658 v gpio_dm1[16] (out) + 3.086658 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11647,13 +11367,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089660 data arrival time + -3.086658 data arrival time --------------------------------------------------------------------------------------------- - 4.839660 slack (MET) + 4.836658 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11662,10 +11382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 1.570895 1.089708 3.089708 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.570904 0.000000 3.089708 v gpio_analog_en[39] (out) - 3.089708 data arrival time + 11 0.378010 1.564905 1.086712 3.086712 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.564959 0.000000 3.086712 v gpio_slow_sel[16] (out) + 3.086712 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11675,13 +11395,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089708 data arrival time + -3.086712 data arrival time --------------------------------------------------------------------------------------------- - 4.839708 slack (MET) + 4.836712 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11690,10 +11410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 1.568817 1.089732 3.089732 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.568895 0.000000 3.089732 v gpio_dm1[33] (out) - 3.089732 data arrival time + 11 0.380186 1.574349 1.086815 3.086815 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.574355 0.000000 3.086815 v gpio_ib_mode_sel[36] (out) + 3.086815 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11703,13 +11423,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089732 data arrival time + -3.086815 data arrival time --------------------------------------------------------------------------------------------- - 4.839732 slack (MET) + 4.836814 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11718,10 +11438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 1.577392 1.089729 3.089730 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.577554 0.000000 3.089730 v gpio_vtrip_sel[25] (out) - 3.089730 data arrival time + 11 0.378108 1.565278 1.086843 3.086843 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.565329 0.000000 3.086843 v gpio_analog_en[17] (out) + 3.086843 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11731,13 +11451,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089730 data arrival time + -3.086843 data arrival time --------------------------------------------------------------------------------------------- - 4.839730 slack (MET) + 4.836843 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11746,10 +11466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 1.573487 1.089742 3.089742 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.573527 0.000000 3.089742 v gpio_holdover[29] (out) - 3.089742 data arrival time + 11 0.378593 1.567170 1.086840 3.086840 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.567200 0.000000 3.086840 v gpio_analog_sel[18] (out) + 3.086840 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11759,13 +11479,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089742 data arrival time + -3.086840 data arrival time --------------------------------------------------------------------------------------------- - 4.839742 slack (MET) + 4.836840 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11774,10 +11494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 1.570895 1.089754 3.089754 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.570904 0.000000 3.089754 v gpio_dm1[39] (out) - 3.089754 data arrival time + 11 0.379767 1.572249 1.086878 3.086878 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.572257 0.000000 3.086878 v gpio_ib_mode_sel[21] (out) + 3.086878 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11787,13 +11507,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089754 data arrival time + -3.086878 data arrival time --------------------------------------------------------------------------------------------- - 4.839754 slack (MET) + 4.836879 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11802,10 +11522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 1.574922 1.089789 3.089789 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.574934 0.000000 3.089789 v gpio_out[32] (out) - 3.089789 data arrival time + 11 0.379088 1.569135 1.087033 3.087033 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.569152 0.000000 3.087033 v gpio_out[0] (out) + 3.087033 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11815,13 +11535,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089789 data arrival time + -3.087033 data arrival time --------------------------------------------------------------------------------------------- - 4.839789 slack (MET) + 4.837033 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11830,10 +11550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 1.570895 1.089793 3.089793 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.570905 0.000000 3.089793 v gpio_slow_sel[39] (out) - 3.089793 data arrival time + 11 0.378108 1.565278 1.087069 3.087069 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.565332 0.000000 3.087069 v gpio_dm1[17] (out) + 3.087069 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11843,13 +11563,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089793 data arrival time + -3.087069 data arrival time --------------------------------------------------------------------------------------------- - 4.839793 slack (MET) + 4.837069 slack (MET) Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11858,10 +11578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 1.572119 1.089827 3.089827 v gpio_loopback_zero[22] (in) + 11 0.379779 1.572119 1.087064 3.087064 v gpio_loopback_zero[22] (in) gpio_loopback_zero[22] (net) - 1.572147 0.000000 3.089827 v gpio_dm2[22] (out) - 3.089827 data arrival time + 1.572126 0.000000 3.087064 v gpio_ib_mode_sel[22] (out) + 3.087064 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11871,13 +11591,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089827 data arrival time + -3.087064 data arrival time --------------------------------------------------------------------------------------------- - 4.839827 slack (MET) + 4.837064 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11886,10 +11606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 1.572249 1.089847 3.089847 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.572282 0.000000 3.089847 v gpio_dm2[21] (out) - 3.089847 data arrival time + 11 0.378108 1.565278 1.087106 3.087106 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.565332 0.000000 3.087106 v gpio_slow_sel[17] (out) + 3.087106 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11899,13 +11619,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089847 data arrival time + -3.087106 data arrival time --------------------------------------------------------------------------------------------- - 4.839847 slack (MET) + 4.837106 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11914,10 +11634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 1.569884 1.089872 3.089872 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.569936 0.000000 3.089872 v gpio_analog_en[23] (out) - 3.089872 data arrival time + 11 0.379241 1.568932 1.087142 3.087142 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.568936 0.000000 3.087142 v gpio_ib_mode_sel[42] (out) + 3.087142 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11927,13 +11647,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089872 data arrival time + -3.087142 data arrival time --------------------------------------------------------------------------------------------- - 4.839873 slack (MET) + 4.837142 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11942,10 +11662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 1.568906 1.089909 3.089909 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.569001 0.000000 3.089909 v gpio_dm0[24] (out) - 3.089909 data arrival time + 11 0.378622 1.566903 1.087185 3.087185 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.566927 0.000000 3.087185 v gpio_analog_sel[38] (out) + 3.087185 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11955,13 +11675,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089909 data arrival time + -3.087185 data arrival time --------------------------------------------------------------------------------------------- - 4.839909 slack (MET) + 4.837185 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11970,10 +11690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 1.572150 1.089914 3.089914 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.572201 0.000000 3.089914 v gpio_analog_sel[34] (out) - 3.089914 data arrival time + 11 0.379213 1.569884 1.087289 3.087289 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.569905 0.000000 3.087289 v gpio_out[23] (out) + 3.087289 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11983,13 +11703,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089914 data arrival time + -3.087289 data arrival time --------------------------------------------------------------------------------------------- - 4.839914 slack (MET) + 4.837289 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11998,10 +11718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 1.573256 1.089933 3.089933 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.573280 0.000000 3.089933 v gpio_holdover[20] (out) - 3.089933 data arrival time + 11 0.379241 1.568932 1.087286 3.087286 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.568936 0.000000 3.087286 v gpio_vtrip_sel[42] (out) + 3.087286 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12011,13 +11731,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089933 data arrival time + -3.087286 data arrival time --------------------------------------------------------------------------------------------- - 4.839933 slack (MET) + 4.837286 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12026,10 +11746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 1.568817 1.089957 3.089957 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.568899 0.000000 3.089957 v gpio_slow_sel[33] (out) - 3.089957 data arrival time + 11 0.378593 1.567170 1.087443 3.087443 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.567207 0.000000 3.087443 v gpio_analog_pol[18] (out) + 3.087443 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12039,13 +11759,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089957 data arrival time + -3.087443 data arrival time --------------------------------------------------------------------------------------------- - 4.839957 slack (MET) + 4.837443 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12054,10 +11774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 1.573873 1.090026 3.090026 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.573909 0.000000 3.090026 v gpio_holdover[27] (out) - 3.090026 data arrival time + 11 0.379088 1.569135 1.087597 3.087597 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.569157 0.000000 3.087597 v gpio_holdover[0] (out) + 3.087597 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12067,13 +11787,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090026 data arrival time + -3.087597 data arrival time --------------------------------------------------------------------------------------------- - 4.840025 slack (MET) + 4.837597 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12082,10 +11802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 1.573869 1.090047 3.090047 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.573906 0.000000 3.090047 v gpio_holdover[36] (out) - 3.090047 data arrival time + 11 0.378622 1.566903 1.087603 3.087603 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.566931 0.000000 3.087603 v gpio_analog_pol[38] (out) + 3.087603 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12095,13 +11815,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090047 data arrival time + -3.087603 data arrival time --------------------------------------------------------------------------------------------- - 4.840048 slack (MET) + 4.837604 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12110,10 +11830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 1.569884 1.090081 3.090081 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.569939 0.000000 3.090081 v gpio_dm1[23] (out) - 3.090081 data arrival time + 11 0.379241 1.568932 1.087638 3.087638 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.568938 0.000000 3.087638 v gpio_out[42] (out) + 3.087638 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12123,13 +11843,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090081 data arrival time + -3.087638 data arrival time --------------------------------------------------------------------------------------------- - 4.840080 slack (MET) + 4.837638 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12138,10 +11858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 1.569884 1.090119 3.090119 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.569939 0.000000 3.090119 v gpio_slow_sel[23] (out) - 3.090119 data arrival time + 11 0.378622 1.566903 1.087661 3.087661 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.566932 0.000000 3.087661 v gpio_dm0[38] (out) + 3.087661 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12151,13 +11871,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090119 data arrival time + -3.087661 data arrival time --------------------------------------------------------------------------------------------- - 4.840119 slack (MET) + 4.837661 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12166,10 +11886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 1.568906 1.090153 3.090153 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.569006 0.000000 3.090153 v gpio_analog_en[24] (out) - 3.090153 data arrival time + 11 0.379767 1.572249 1.087660 3.087660 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.572262 0.000000 3.087660 v gpio_vtrip_sel[21] (out) + 3.087660 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12179,13 +11899,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090153 data arrival time + -3.087660 data arrival time --------------------------------------------------------------------------------------------- - 4.840152 slack (MET) + 4.837660 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12194,10 +11914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 1.572119 1.090297 3.090297 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.572152 0.000000 3.090297 v gpio_analog_sel[22] (out) - 3.090297 data arrival time + 11 0.378622 1.566903 1.087704 3.087704 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.566932 0.000000 3.087704 v gpio_analog_en[38] (out) + 3.087704 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12207,13 +11927,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090297 data arrival time + -3.087704 data arrival time --------------------------------------------------------------------------------------------- - 4.840296 slack (MET) + 4.837704 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12222,10 +11942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 1.572249 1.090316 3.090316 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.572288 0.000000 3.090316 v gpio_analog_sel[21] (out) - 3.090316 data arrival time + 11 0.378593 1.567170 1.087704 3.087704 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.567211 0.000000 3.087704 v gpio_dm0[18] (out) + 3.087704 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12235,13 +11955,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090316 data arrival time + -3.087704 data arrival time --------------------------------------------------------------------------------------------- - 4.840316 slack (MET) + 4.837704 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12250,10 +11970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 1.573487 1.090314 3.090314 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.573534 0.000000 3.090314 v gpio_dm2[29] (out) - 3.090314 data arrival time + 11 0.379241 1.568932 1.087739 3.087739 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.568938 0.000000 3.087739 v gpio_holdover[42] (out) + 3.087739 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12263,13 +11983,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090314 data arrival time + -3.087739 data arrival time --------------------------------------------------------------------------------------------- - 4.840314 slack (MET) + 4.837739 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12278,10 +11998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 1.570271 1.090439 3.090439 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.570342 0.000000 3.090439 v gpio_analog_pol[28] (out) - 3.090439 data arrival time + 11 0.379779 1.572119 1.087738 3.087738 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.572129 0.000000 3.087738 v gpio_vtrip_sel[22] (out) + 3.087738 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12291,13 +12011,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090439 data arrival time + -3.087738 data arrival time --------------------------------------------------------------------------------------------- - 4.840438 slack (MET) + 4.837738 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12306,10 +12026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 1.574749 1.090434 3.090434 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.574769 0.000000 3.090434 v gpio_out[15] (out) - 3.090434 data arrival time + 11 0.378622 1.566903 1.087756 3.087756 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.566933 0.000000 3.087756 v gpio_dm1[38] (out) + 3.087756 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12319,13 +12039,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090434 data arrival time + -3.087756 data arrival time --------------------------------------------------------------------------------------------- - 4.840434 slack (MET) + 4.837756 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12334,10 +12054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 1.568906 1.090449 3.090449 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.569012 0.000000 3.090449 v gpio_dm1[24] (out) - 3.090449 data arrival time + 11 0.380343 1.574644 1.087765 3.087765 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.574648 0.000000 3.087765 v gpio_ib_mode_sel[37] (out) + 3.087765 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12347,13 +12067,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090449 data arrival time + -3.087765 data arrival time --------------------------------------------------------------------------------------------- - 4.840449 slack (MET) + 4.837765 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12362,10 +12082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 1.573256 1.090480 3.090480 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.573286 0.000000 3.090480 v gpio_dm2[20] (out) - 3.090480 data arrival time + 11 0.380186 1.574349 1.087772 3.087772 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.574361 0.000000 3.087772 v gpio_vtrip_sel[36] (out) + 3.087772 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12375,13 +12095,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090480 data arrival time + -3.087772 data arrival time --------------------------------------------------------------------------------------------- - 4.840480 slack (MET) + 4.837772 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12390,10 +12110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 1.574922 1.090514 3.090514 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.574940 0.000000 3.090514 v gpio_holdover[32] (out) - 3.090514 data arrival time + 11 0.378622 1.566903 1.087795 3.087795 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.566933 0.000000 3.087795 v gpio_slow_sel[38] (out) + 3.087795 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12403,13 +12123,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090514 data arrival time + -3.087795 data arrival time --------------------------------------------------------------------------------------------- - 4.840514 slack (MET) + 4.837795 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12418,10 +12138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 1.573873 1.090597 3.090597 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.573917 0.000000 3.090597 v gpio_dm2[27] (out) - 3.090597 data arrival time + 11 0.379213 1.569884 1.087824 3.087824 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.569911 0.000000 3.087824 v gpio_holdover[23] (out) + 3.087824 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12431,13 +12151,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090597 data arrival time + -3.087824 data arrival time --------------------------------------------------------------------------------------------- - 4.840597 slack (MET) + 4.837823 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12446,10 +12166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 1.573869 1.090618 3.090619 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.573913 0.000000 3.090619 v gpio_dm2[36] (out) - 3.090619 data arrival time + 11 0.379241 1.568932 1.087840 3.087840 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.568938 0.000000 3.087840 v gpio_dm2[42] (out) + 3.087840 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12459,13 +12179,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090619 data arrival time + -3.087840 data arrival time --------------------------------------------------------------------------------------------- - 4.840619 slack (MET) + 4.837841 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12474,10 +12194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 1.574823 1.090670 3.090670 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.574845 0.000000 3.090670 v gpio_out[19] (out) - 3.090670 data arrival time + 11 0.380034 1.573256 1.087909 3.087909 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.573264 0.000000 3.087909 v gpio_ib_mode_sel[20] (out) + 3.087909 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12487,13 +12207,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090670 data arrival time + -3.087909 data arrival time --------------------------------------------------------------------------------------------- - 4.840670 slack (MET) + 4.837908 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12502,10 +12222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 1.568906 1.090674 3.090674 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.569017 0.000000 3.090674 v gpio_slow_sel[24] (out) - 3.090674 data arrival time + 11 0.379241 1.568932 1.087927 3.087927 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.568939 0.000000 3.087927 v gpio_analog_sel[42] (out) + 3.087927 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12515,13 +12235,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090674 data arrival time + -3.087927 data arrival time --------------------------------------------------------------------------------------------- - 4.840674 slack (MET) + 4.837927 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12530,10 +12250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 1.570271 1.090763 3.090763 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.570347 0.000000 3.090763 v gpio_dm0[28] (out) - 3.090763 data arrival time + 11 0.378593 1.567170 1.087938 3.087938 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.567214 0.000000 3.087938 v gpio_analog_en[18] (out) + 3.087938 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12543,13 +12263,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090763 data arrival time + -3.087938 data arrival time --------------------------------------------------------------------------------------------- - 4.840764 slack (MET) + 4.837938 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12558,10 +12278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 1.573487 1.090806 3.090806 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.573541 0.000000 3.090806 v gpio_analog_sel[29] (out) - 3.090806 data arrival time + 11 0.378593 1.567170 1.088076 3.088076 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.567215 0.000000 3.088076 v gpio_dm1[18] (out) + 3.088076 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12571,13 +12291,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090806 data arrival time + -3.088076 data arrival time --------------------------------------------------------------------------------------------- - 4.840806 slack (MET) + 4.838076 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12586,10 +12306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 1.570927 1.090860 3.090860 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.570994 0.000000 3.090860 v gpio_analog_pol[30] (out) - 3.090860 data arrival time + 11 0.378593 1.567170 1.088140 3.088140 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.567216 0.000000 3.088140 v gpio_slow_sel[18] (out) + 3.088140 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12599,13 +12319,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090860 data arrival time + -3.088140 data arrival time --------------------------------------------------------------------------------------------- - 4.840859 slack (MET) + 4.838140 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12614,10 +12334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 1.572119 1.090913 3.090913 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.572160 0.000000 3.090913 v gpio_analog_pol[22] (out) - 3.090913 data arrival time + 11 0.379088 1.569135 1.088171 3.088171 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.569163 0.000000 3.088171 v gpio_dm2[0] (out) + 3.088171 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12627,13 +12347,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090913 data arrival time + -3.088171 data arrival time --------------------------------------------------------------------------------------------- - 4.840913 slack (MET) + 4.838171 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12642,10 +12362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 1.573256 1.090950 3.090950 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.573291 0.000000 3.090950 v gpio_analog_sel[20] (out) - 3.090950 data arrival time + 11 0.379241 1.568932 1.088246 3.088246 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.568941 0.000000 3.088246 v gpio_analog_pol[42] (out) + 3.088246 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12655,13 +12375,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090950 data arrival time + -3.088246 data arrival time --------------------------------------------------------------------------------------------- - 4.840950 slack (MET) + 4.838245 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12670,10 +12390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 1.574749 1.090969 3.090969 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.574774 0.000000 3.090969 v gpio_holdover[15] (out) - 3.090969 data arrival time + 11 0.379241 1.568932 1.088303 3.088303 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.568941 0.000000 3.088303 v gpio_dm0[42] (out) + 3.088303 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12683,13 +12403,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090969 data arrival time + -3.088303 data arrival time --------------------------------------------------------------------------------------------- - 4.840970 slack (MET) + 4.838303 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12698,10 +12418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 1.570271 1.091007 3.091007 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.570352 0.000000 3.091007 v gpio_analog_en[28] (out) - 3.091007 data arrival time + 11 0.379241 1.568932 1.088367 3.088367 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.568941 0.000000 3.088367 v gpio_analog_en[42] (out) + 3.088367 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12711,13 +12431,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091007 data arrival time + -3.088367 data arrival time --------------------------------------------------------------------------------------------- - 4.841007 slack (MET) + 4.838367 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12726,10 +12446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 1.574644 1.091047 3.091047 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.574673 0.000000 3.091047 v gpio_out[37] (out) - 3.091047 data arrival time + 11 0.379213 1.569884 1.088371 3.088371 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.569916 0.000000 3.088371 v gpio_dm2[23] (out) + 3.088371 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12739,13 +12459,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091047 data arrival time + -3.088371 data arrival time --------------------------------------------------------------------------------------------- - 4.841047 slack (MET) + 4.838371 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12754,10 +12474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 1.574922 1.091069 3.091069 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.574945 0.000000 3.091069 v gpio_dm2[32] (out) - 3.091069 data arrival time + 11 0.379241 1.568932 1.088398 3.088398 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.568942 0.000000 3.088398 v gpio_dm1[42] (out) + 3.088398 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12767,13 +12487,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091069 data arrival time + -3.088398 data arrival time --------------------------------------------------------------------------------------------- - 4.841069 slack (MET) + 4.838398 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12782,10 +12502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 1.572249 1.091091 3.091091 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.572298 0.000000 3.091091 v gpio_analog_pol[21] (out) - 3.091091 data arrival time + 11 0.379241 1.568932 1.088437 3.088437 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.568942 0.000000 3.088437 v gpio_slow_sel[42] (out) + 3.088437 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12795,13 +12515,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091091 data arrival time + -3.088437 data arrival time --------------------------------------------------------------------------------------------- - 4.841091 slack (MET) + 4.838438 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12810,10 +12530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 1.573873 1.091087 3.091088 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.573923 0.000000 3.091088 v gpio_analog_sel[27] (out) - 3.091088 data arrival time + 11 0.379719 1.570895 1.088500 3.088500 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.570898 0.000000 3.088500 v gpio_ib_mode_sel[39] (out) + 3.088500 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12823,13 +12543,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091088 data arrival time + -3.088500 data arrival time --------------------------------------------------------------------------------------------- - 4.841088 slack (MET) + 4.838500 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12838,10 +12558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 1.573869 1.091109 3.091109 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.573920 0.000000 3.091109 v gpio_analog_sel[36] (out) - 3.091109 data arrival time + 11 0.379719 1.570895 1.088645 3.088645 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.570899 0.000000 3.088645 v gpio_vtrip_sel[39] (out) + 3.088645 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12851,13 +12571,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091109 data arrival time + -3.088645 data arrival time --------------------------------------------------------------------------------------------- - 4.841109 slack (MET) + 4.838645 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12866,10 +12586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 1.574540 1.091151 3.091151 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.574570 0.000000 3.091151 v gpio_out[26] (out) - 3.091151 data arrival time + 11 0.380034 1.573256 1.088690 3.088690 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.573269 0.000000 3.088690 v gpio_vtrip_sel[20] (out) + 3.088690 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12879,13 +12599,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091151 data arrival time + -3.088690 data arrival time --------------------------------------------------------------------------------------------- - 4.841152 slack (MET) + 4.838690 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12894,10 +12614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 1.570927 1.091184 3.091184 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.571000 0.000000 3.091184 v gpio_dm0[30] (out) - 3.091184 data arrival time + 11 0.379088 1.569135 1.088744 3.088744 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.569169 0.000000 3.088744 v gpio_analog_sel[0] (out) + 3.088744 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12907,13 +12627,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091184 data arrival time + -3.088744 data arrival time --------------------------------------------------------------------------------------------- - 4.841185 slack (MET) + 4.838745 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12922,10 +12642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 1.574823 1.091206 3.091206 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.574850 0.000000 3.091206 v gpio_holdover[19] (out) - 3.091206 data arrival time + 11 0.379779 1.572119 1.088744 3.088744 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.572137 0.000000 3.088744 v gpio_out[22] (out) + 3.088744 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12935,13 +12655,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091206 data arrival time + -3.088744 data arrival time --------------------------------------------------------------------------------------------- - 4.841206 slack (MET) + 4.838745 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12950,10 +12670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 1.572119 1.091224 3.091224 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.572164 0.000000 3.091224 v gpio_dm0[22] (out) - 3.091224 data arrival time + 11 0.380407 1.574823 1.088797 3.088797 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.574831 0.000000 3.088797 v gpio_ib_mode_sel[19] (out) + 3.088797 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12963,13 +12683,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091224 data arrival time + -3.088797 data arrival time --------------------------------------------------------------------------------------------- - 4.841224 slack (MET) + 4.838797 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12978,10 +12698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 1.571438 1.091301 3.091301 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.571517 0.000000 3.091301 v gpio_analog_pol[31] (out) - 3.091301 data arrival time + 11 0.379767 1.572249 1.088804 3.088804 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.572271 0.000000 3.088804 v gpio_out[21] (out) + 3.088804 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12991,13 +12711,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091301 data arrival time + -3.088804 data arrival time --------------------------------------------------------------------------------------------- - 4.841301 slack (MET) + 4.838803 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13006,10 +12726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 1.570271 1.091303 3.091303 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.570357 0.000000 3.091303 v gpio_dm1[28] (out) - 3.091303 data arrival time + 11 0.379213 1.569884 1.088816 3.088815 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.569922 0.000000 3.088815 v gpio_analog_sel[23] (out) + 3.088815 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13019,13 +12739,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091303 data arrival time + -3.088815 data arrival time --------------------------------------------------------------------------------------------- - 4.841303 slack (MET) + 4.838816 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13034,10 +12754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 1.572249 1.091402 3.091402 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.572303 0.000000 3.091402 v gpio_dm0[21] (out) - 3.091402 data arrival time + 11 0.380394 1.574749 1.088879 3.088879 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.574758 0.000000 3.088879 v gpio_ib_mode_sel[15] (out) + 3.088879 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13047,13 +12767,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091402 data arrival time + -3.088879 data arrival time --------------------------------------------------------------------------------------------- - 4.841402 slack (MET) + 4.838879 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13062,10 +12782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 1.570927 1.091428 3.091428 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.571004 0.000000 3.091428 v gpio_analog_en[30] (out) - 3.091428 data arrival time + 11 0.379719 1.570895 1.088998 3.088998 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.570900 0.000000 3.088998 v gpio_out[39] (out) + 3.088998 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13075,13 +12795,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091428 data arrival time + -3.088998 data arrival time --------------------------------------------------------------------------------------------- - 4.841428 slack (MET) + 4.838998 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13090,10 +12810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 1.572119 1.091457 3.091457 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.572167 0.000000 3.091457 v gpio_analog_en[22] (out) - 3.091457 data arrival time + 11 0.380343 1.574644 1.089001 3.089001 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.574655 0.000000 3.089001 v gpio_vtrip_sel[37] (out) + 3.089001 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13103,13 +12823,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091457 data arrival time + -3.089001 data arrival time --------------------------------------------------------------------------------------------- - 4.841457 slack (MET) + 4.839001 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13118,10 +12838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 1.574749 1.091516 3.091516 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.574780 0.000000 3.091516 v gpio_dm2[15] (out) - 3.091516 data arrival time + 11 0.379719 1.570895 1.089099 3.089099 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.570901 0.000000 3.089099 v gpio_holdover[39] (out) + 3.089099 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13131,13 +12851,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091516 data arrival time + -3.089099 data arrival time --------------------------------------------------------------------------------------------- - 4.841516 slack (MET) + 4.839099 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13146,10 +12866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 1.570271 1.091529 3.091529 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.570361 0.000000 3.091529 v gpio_slow_sel[28] (out) - 3.091529 data arrival time + 11 0.379088 1.569135 1.089139 3.089139 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.569174 0.000000 3.089139 v gpio_inp_dis[0] (out) + 3.089139 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13159,13 +12879,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091529 data arrival time + -3.089139 data arrival time --------------------------------------------------------------------------------------------- - 4.841529 slack (MET) + 4.839139 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13174,10 +12894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 1.574922 1.091560 3.091560 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.574950 0.000000 3.091560 v gpio_analog_sel[32] (out) - 3.091560 data arrival time + 11 0.379088 1.569135 1.089189 3.089189 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.569174 0.000000 3.089189 v gpio_analog_pol[0] (out) + 3.089189 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13187,13 +12907,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091560 data arrival time + -3.089189 data arrival time --------------------------------------------------------------------------------------------- - 4.841560 slack (MET) + 4.839189 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13202,10 +12922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 1.572119 1.091595 3.091595 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.572169 0.000000 3.091595 v gpio_dm1[22] (out) - 3.091595 data arrival time + 11 0.379719 1.570895 1.089200 3.089200 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.570901 0.000000 3.089200 v gpio_dm2[39] (out) + 3.089200 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13215,13 +12935,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091595 data arrival time + -3.089200 data arrival time --------------------------------------------------------------------------------------------- - 4.841595 slack (MET) + 4.839200 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13230,10 +12950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 1.574644 1.091612 3.091611 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.574679 0.000000 3.091611 v gpio_holdover[37] (out) - 3.091611 data arrival time + 11 0.379088 1.569135 1.089272 3.089272 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.569175 0.000000 3.089272 v gpio_analog_en[0] (out) + 3.089272 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13243,13 +12963,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091611 data arrival time + -3.089272 data arrival time --------------------------------------------------------------------------------------------- - 4.841612 slack (MET) + 4.839272 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13258,10 +12978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 1.572249 1.091635 3.091635 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.572306 0.000000 3.091635 v gpio_analog_en[21] (out) - 3.091635 data arrival time + 11 0.379779 1.572119 1.089280 3.089280 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.572142 0.000000 3.089280 v gpio_holdover[22] (out) + 3.089280 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13271,13 +12991,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091635 data arrival time + -3.089280 data arrival time --------------------------------------------------------------------------------------------- - 4.841636 slack (MET) + 4.839280 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13286,10 +13006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 1.572119 1.091658 3.091658 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.572170 0.000000 3.091658 v gpio_slow_sel[22] (out) - 3.091658 data arrival time + 11 0.379719 1.570895 1.089288 3.089288 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.570902 0.000000 3.089288 v gpio_analog_sel[39] (out) + 3.089288 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13299,13 +13019,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091658 data arrival time + -3.089288 data arrival time --------------------------------------------------------------------------------------------- - 4.841658 slack (MET) + 4.839287 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13314,10 +13034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 1.571438 1.091675 3.091675 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.571523 0.000000 3.091675 v gpio_dm0[31] (out) - 3.091675 data arrival time + 11 0.379767 1.572249 1.089300 3.089300 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.572276 0.000000 3.089300 v gpio_holdover[21] (out) + 3.089300 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13327,13 +13047,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091675 data arrival time + -3.089300 data arrival time --------------------------------------------------------------------------------------------- - 4.841675 slack (MET) + 4.839300 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13342,10 +13062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 1.573256 1.091726 3.091726 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.573301 0.000000 3.091726 v gpio_analog_pol[20] (out) - 3.091726 data arrival time + 11 0.379213 1.569884 1.089327 3.089327 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.569928 0.000000 3.089327 v gpio_analog_pol[23] (out) + 3.089327 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13355,13 +13075,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091726 data arrival time + -3.089327 data arrival time --------------------------------------------------------------------------------------------- - 4.841726 slack (MET) + 4.839327 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13370,10 +13090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 1.570927 1.091725 3.091725 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.571009 0.000000 3.091725 v gpio_dm1[30] (out) - 3.091725 data arrival time + 11 0.379088 1.569135 1.089324 3.089324 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.569176 0.000000 3.089324 v gpio_dm1[0] (out) + 3.089324 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13383,13 +13103,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091725 data arrival time + -3.089324 data arrival time --------------------------------------------------------------------------------------------- - 4.841724 slack (MET) + 4.839324 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13398,10 +13118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 1.572249 1.091757 3.091757 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.572308 0.000000 3.091757 v gpio_dm1[21] (out) - 3.091757 data arrival time + 11 0.379088 1.569135 1.089363 3.089363 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.569177 0.000000 3.089363 v gpio_slow_sel[0] (out) + 3.089363 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13411,13 +13131,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091757 data arrival time + -3.089363 data arrival time --------------------------------------------------------------------------------------------- - 4.841756 slack (MET) + 4.839363 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13426,10 +13146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 1.574823 1.091753 3.091753 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.574856 0.000000 3.091753 v gpio_dm2[19] (out) - 3.091753 data arrival time + 11 0.380034 1.573256 1.089398 3.089398 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.573275 0.000000 3.089398 v gpio_out[20] (out) + 3.089398 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13439,13 +13159,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091753 data arrival time + -3.089398 data arrival time --------------------------------------------------------------------------------------------- - 4.841753 slack (MET) + 4.839398 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13454,10 +13174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 1.572150 1.091794 3.091794 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.572231 0.000000 3.091794 v gpio_analog_pol[34] (out) - 3.091794 data arrival time + 11 0.380407 1.574823 1.089579 3.089579 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.574836 0.000000 3.089579 v gpio_vtrip_sel[19] (out) + 3.089579 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13467,13 +13187,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091794 data arrival time + -3.089579 data arrival time --------------------------------------------------------------------------------------------- - 4.841794 slack (MET) + 4.839579 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13482,10 +13202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 1.571438 1.091805 3.091805 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.571526 0.000000 3.091805 v gpio_analog_en[31] (out) - 3.091805 data arrival time + 11 0.379719 1.570895 1.089607 3.089607 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.570903 0.000000 3.089607 v gpio_analog_pol[39] (out) + 3.089607 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13495,13 +13215,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091805 data arrival time + -3.089607 data arrival time --------------------------------------------------------------------------------------------- - 4.841805 slack (MET) + 4.839607 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13510,10 +13230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 1.576202 1.091822 3.091822 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.576208 0.000000 3.091822 v gpio_ib_mode_sel[35] (out) - 3.091822 data arrival time + 11 0.379213 1.569884 1.089638 3.089638 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.569932 0.000000 3.089638 v gpio_dm0[23] (out) + 3.089638 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13523,13 +13243,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091822 data arrival time + -3.089638 data arrival time --------------------------------------------------------------------------------------------- - 4.841822 slack (MET) + 4.839638 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13538,10 +13258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 1.572249 1.091821 3.091821 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.572309 0.000000 3.091821 v gpio_slow_sel[21] (out) - 3.091821 data arrival time + 11 0.379719 1.570895 1.089665 3.089665 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.570904 0.000000 3.089665 v gpio_dm0[39] (out) + 3.089665 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13551,13 +13271,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091821 data arrival time + -3.089665 data arrival time --------------------------------------------------------------------------------------------- - 4.841821 slack (MET) + 4.839665 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13566,10 +13286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 1.574540 1.091830 3.091830 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.574577 0.000000 3.091830 v gpio_holdover[26] (out) - 3.091830 data arrival time + 11 0.380394 1.574749 1.089660 3.089660 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.574763 0.000000 3.089660 v gpio_vtrip_sel[15] (out) + 3.089660 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13579,13 +13299,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091830 data arrival time + -3.089660 data arrival time --------------------------------------------------------------------------------------------- - 4.841830 slack (MET) + 4.839660 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13594,10 +13314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 1.571438 1.091857 3.091857 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.571527 0.000000 3.091857 v gpio_dm1[31] (out) - 3.091857 data arrival time + 11 0.379719 1.570895 1.089708 3.089708 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.570904 0.000000 3.089708 v gpio_analog_en[39] (out) + 3.089708 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13607,13 +13327,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091857 data arrival time + -3.089708 data arrival time --------------------------------------------------------------------------------------------- - 4.841857 slack (MET) + 4.839708 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13622,10 +13342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 1.571438 1.091896 3.091896 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.571528 0.000000 3.091896 v gpio_slow_sel[31] (out) - 3.091896 data arrival time + 11 0.379719 1.570895 1.089754 3.089754 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.570904 0.000000 3.089754 v gpio_dm1[39] (out) + 3.089754 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13635,13 +13355,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091896 data arrival time + -3.089754 data arrival time --------------------------------------------------------------------------------------------- - 4.841896 slack (MET) + 4.839754 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13650,10 +13370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 1.577392 1.091930 3.091930 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.577614 0.000000 3.091930 v gpio_out[25] (out) - 3.091930 data arrival time + 11 0.379719 1.570895 1.089793 3.089793 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.570905 0.000000 3.089793 v gpio_slow_sel[39] (out) + 3.089793 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13663,13 +13383,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091930 data arrival time + -3.089793 data arrival time --------------------------------------------------------------------------------------------- - 4.841930 slack (MET) + 4.839793 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13678,10 +13398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 1.570927 1.091950 3.091950 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.571013 0.000000 3.091950 v gpio_slow_sel[30] (out) - 3.091950 data arrival time + 11 0.380186 1.574349 1.089814 3.089814 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.574379 0.000000 3.089814 v gpio_out[36] (out) + 3.089814 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13691,13 +13411,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091950 data arrival time + -3.089814 data arrival time --------------------------------------------------------------------------------------------- - 4.841950 slack (MET) + 4.839814 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13706,10 +13426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 1.574749 1.091987 3.091986 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.574785 0.000000 3.091986 v gpio_analog_sel[15] (out) - 3.091986 data arrival time + 11 0.379779 1.572119 1.089827 3.089827 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.572147 0.000000 3.089827 v gpio_dm2[22] (out) + 3.089827 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13719,13 +13439,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091986 data arrival time + -3.089827 data arrival time --------------------------------------------------------------------------------------------- - 4.841987 slack (MET) + 4.839827 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13734,10 +13454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 1.573256 1.092037 3.092037 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.573305 0.000000 3.092037 v gpio_dm0[20] (out) - 3.092037 data arrival time + 11 0.379767 1.572249 1.089847 3.089847 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.572282 0.000000 3.089847 v gpio_dm2[21] (out) + 3.089847 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13747,13 +13467,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092037 data arrival time + -3.089847 data arrival time --------------------------------------------------------------------------------------------- - 4.842037 slack (MET) + 4.839847 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13762,10 +13482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 1.572150 1.092104 3.092104 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.572237 0.000000 3.092104 v gpio_dm0[34] (out) - 3.092104 data arrival time + 11 0.379213 1.569884 1.089872 3.089872 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.569936 0.000000 3.089872 v gpio_analog_en[23] (out) + 3.089872 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13775,13 +13495,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092104 data arrival time + -3.089872 data arrival time --------------------------------------------------------------------------------------------- - 4.842104 slack (MET) + 4.839873 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13790,10 +13510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 1.574540 1.092108 3.092108 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.574581 0.000000 3.092108 v gpio_dm2[26] (out) - 3.092108 data arrival time + 11 0.380034 1.573256 1.089933 3.089933 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.573280 0.000000 3.089933 v gpio_holdover[20] (out) + 3.089933 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13803,13 +13523,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092108 data arrival time + -3.089933 data arrival time --------------------------------------------------------------------------------------------- - 4.842107 slack (MET) + 4.839933 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13818,10 +13538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 1.574823 1.092180 3.092180 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.574861 0.000000 3.092180 v gpio_analog_sel[19] (out) - 3.092180 data arrival time + 11 0.379213 1.569884 1.090081 3.090081 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.569939 0.000000 3.090081 v gpio_dm1[23] (out) + 3.090081 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13831,13 +13551,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092180 data arrival time + -3.090081 data arrival time --------------------------------------------------------------------------------------------- - 4.842179 slack (MET) + 4.840080 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13846,10 +13566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 1.574540 1.092195 3.092195 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.574582 0.000000 3.092195 v gpio_analog_sel[26] (out) - 3.092195 data arrival time + 11 0.379213 1.569884 1.090119 3.090119 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.569939 0.000000 3.090119 v gpio_slow_sel[23] (out) + 3.090119 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13859,13 +13579,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092195 data arrival time + -3.090119 data arrival time --------------------------------------------------------------------------------------------- - 4.842195 slack (MET) + 4.840119 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13874,10 +13594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 1.576202 1.092209 3.092209 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.576210 0.000000 3.092209 v gpio_vtrip_sel[35] (out) - 3.092209 data arrival time + 11 0.379779 1.572119 1.090297 3.090297 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.572152 0.000000 3.090297 v gpio_analog_sel[22] (out) + 3.090297 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13887,13 +13607,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092209 data arrival time + -3.090297 data arrival time --------------------------------------------------------------------------------------------- - 4.842208 slack (MET) + 4.840296 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13902,10 +13622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 1.573256 1.092271 3.092271 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.573308 0.000000 3.092271 v gpio_analog_en[20] (out) - 3.092271 data arrival time + 11 0.379767 1.572249 1.090316 3.090316 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.572288 0.000000 3.090316 v gpio_analog_sel[21] (out) + 3.090316 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13915,13 +13635,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092271 data arrival time + -3.090316 data arrival time --------------------------------------------------------------------------------------------- - 4.842272 slack (MET) + 4.840316 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13930,10 +13650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 1.574644 1.092277 3.092277 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.574688 0.000000 3.092277 v gpio_dm2[37] (out) - 3.092277 data arrival time + 11 0.380186 1.574349 1.090377 3.090377 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.574386 0.000000 3.090377 v gpio_holdover[36] (out) + 3.090377 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13943,13 +13663,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092277 data arrival time + -3.090377 data arrival time --------------------------------------------------------------------------------------------- - 4.842277 slack (MET) + 4.840377 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13958,10 +13678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 1.572150 1.092401 3.092401 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.572242 0.000000 3.092401 v gpio_analog_en[34] (out) - 3.092401 data arrival time + 11 0.380394 1.574749 1.090434 3.090434 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.574769 0.000000 3.090434 v gpio_out[15] (out) + 3.090434 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13971,13 +13691,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092401 data arrival time + -3.090434 data arrival time --------------------------------------------------------------------------------------------- - 4.842401 slack (MET) + 4.840434 slack (MET) Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13986,10 +13706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 1.573256 1.092429 3.092429 v gpio_loopback_zero[20] (in) + 11 0.380034 1.573256 1.090480 3.090480 v gpio_loopback_zero[20] (in) gpio_loopback_zero[20] (net) - 1.573311 0.000000 3.092429 v gpio_dm1[20] (out) - 3.092429 data arrival time + 1.573286 0.000000 3.090480 v gpio_dm2[20] (out) + 3.090480 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13999,13 +13719,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092429 data arrival time + -3.090480 data arrival time --------------------------------------------------------------------------------------------- - 4.842429 slack (MET) + 4.840480 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14014,10 +13734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 1.573256 1.092469 3.092469 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.573311 0.000000 3.092469 v gpio_slow_sel[20] (out) - 3.092469 data arrival time + 11 0.380407 1.574823 1.090670 3.090670 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.574845 0.000000 3.090670 v gpio_out[19] (out) + 3.090670 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14027,13 +13747,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092469 data arrival time + -3.090670 data arrival time --------------------------------------------------------------------------------------------- - 4.842469 slack (MET) + 4.840670 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14042,10 +13762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 1.574644 1.092481 3.092481 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.574691 0.000000 3.092481 v gpio_analog_sel[37] (out) - 3.092481 data arrival time + 11 0.379779 1.572119 1.090913 3.090913 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.572160 0.000000 3.090913 v gpio_analog_pol[22] (out) + 3.090913 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14055,13 +13775,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092481 data arrival time + -3.090913 data arrival time --------------------------------------------------------------------------------------------- - 4.842480 slack (MET) + 4.840913 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14070,10 +13790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 1.577392 1.092493 3.092493 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.577631 0.000000 3.092493 v gpio_holdover[25] (out) - 3.092493 data arrival time + 11 0.380034 1.573256 1.090950 3.090950 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.573291 0.000000 3.090950 v gpio_analog_sel[20] (out) + 3.090950 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14083,13 +13803,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092493 data arrival time + -3.090950 data arrival time --------------------------------------------------------------------------------------------- - 4.842493 slack (MET) + 4.840950 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14098,10 +13818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 1.574540 1.092513 3.092513 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.574586 0.000000 3.092513 v gpio_analog_pol[26] (out) - 3.092513 data arrival time + 11 0.380186 1.574349 1.090949 3.090949 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.574393 0.000000 3.090949 v gpio_dm2[36] (out) + 3.090949 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14111,13 +13831,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092513 data arrival time + -3.090949 data arrival time --------------------------------------------------------------------------------------------- - 4.842513 slack (MET) + 4.840949 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14126,10 +13846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 1.572150 1.092513 3.092513 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.572244 0.000000 3.092513 v gpio_dm1[34] (out) - 3.092513 data arrival time + 11 0.380394 1.574749 1.090969 3.090969 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.574774 0.000000 3.090969 v gpio_holdover[15] (out) + 3.090969 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14139,13 +13859,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092513 data arrival time + -3.090969 data arrival time --------------------------------------------------------------------------------------------- - 4.842512 slack (MET) + 4.840970 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14154,10 +13874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 1.572150 1.092552 3.092552 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.572245 0.000000 3.092552 v gpio_slow_sel[34] (out) - 3.092552 data arrival time + 11 0.380343 1.574644 1.091047 3.091047 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.574673 0.000000 3.091047 v gpio_out[37] (out) + 3.091047 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14167,13 +13887,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092552 data arrival time + -3.091047 data arrival time --------------------------------------------------------------------------------------------- - 4.842551 slack (MET) + 4.841047 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14182,10 +13902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 1.576202 1.092562 3.092562 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.576213 0.000000 3.092562 v gpio_out[35] (out) - 3.092562 data arrival time + 11 0.379767 1.572249 1.091091 3.091091 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.572298 0.000000 3.091091 v gpio_analog_pol[21] (out) + 3.091091 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14195,13 +13915,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092562 data arrival time + -3.091091 data arrival time --------------------------------------------------------------------------------------------- - 4.842562 slack (MET) + 4.841091 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14210,10 +13930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 1.574540 1.092571 3.092571 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.574587 0.000000 3.092571 v gpio_dm0[26] (out) - 3.092571 data arrival time + 11 0.380407 1.574823 1.091206 3.091206 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.574850 0.000000 3.091206 v gpio_holdover[19] (out) + 3.091206 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14223,13 +13943,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092571 data arrival time + -3.091206 data arrival time --------------------------------------------------------------------------------------------- - 4.842570 slack (MET) + 4.841206 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14238,10 +13958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 1.574540 1.092614 3.092614 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.574587 0.000000 3.092614 v gpio_analog_en[26] (out) - 3.092614 data arrival time + 11 0.379779 1.572119 1.091224 3.091224 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.572164 0.000000 3.091224 v gpio_dm0[22] (out) + 3.091224 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14251,13 +13971,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092614 data arrival time + -3.091224 data arrival time --------------------------------------------------------------------------------------------- - 4.842614 slack (MET) + 4.841224 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14266,10 +13986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 1.574540 1.092665 3.092665 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.574588 0.000000 3.092665 v gpio_dm1[26] (out) - 3.092665 data arrival time + 11 0.379767 1.572249 1.091402 3.091402 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.572303 0.000000 3.091402 v gpio_dm0[21] (out) + 3.091402 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14279,13 +13999,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092665 data arrival time + -3.091402 data arrival time --------------------------------------------------------------------------------------------- - 4.842665 slack (MET) + 4.841402 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14294,10 +14014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 1.576202 1.092663 3.092663 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.576213 0.000000 3.092663 v gpio_holdover[35] (out) - 3.092663 data arrival time + 11 0.380186 1.574349 1.091439 3.091439 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.574400 0.000000 3.091439 v gpio_analog_sel[36] (out) + 3.091439 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14307,13 +14027,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092663 data arrival time + -3.091439 data arrival time --------------------------------------------------------------------------------------------- - 4.842663 slack (MET) + 4.841439 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14322,10 +14042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 1.574540 1.092704 3.092704 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.574589 0.000000 3.092704 v gpio_slow_sel[26] (out) - 3.092704 data arrival time + 11 0.379779 1.572119 1.091457 3.091457 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.572167 0.000000 3.091457 v gpio_analog_en[22] (out) + 3.091457 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14335,13 +14055,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092704 data arrival time + -3.091457 data arrival time --------------------------------------------------------------------------------------------- - 4.842704 slack (MET) + 4.841457 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14350,10 +14070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 1.574823 1.092712 3.092712 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.574868 0.000000 3.092712 v gpio_analog_pol[19] (out) - 3.092712 data arrival time + 11 0.380394 1.574749 1.091516 3.091516 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.574780 0.000000 3.091516 v gpio_dm2[15] (out) + 3.091516 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14363,13 +14083,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092712 data arrival time + -3.091516 data arrival time --------------------------------------------------------------------------------------------- - 4.842712 slack (MET) + 4.841516 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14378,10 +14098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 1.573487 1.092744 3.092743 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.573574 0.000000 3.092743 v gpio_analog_pol[29] (out) - 3.092743 data arrival time + 11 0.379779 1.572119 1.091595 3.091595 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.572169 0.000000 3.091595 v gpio_dm1[22] (out) + 3.091595 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14391,13 +14111,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092743 data arrival time + -3.091595 data arrival time --------------------------------------------------------------------------------------------- - 4.842743 slack (MET) + 4.841595 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14406,10 +14126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 1.574749 1.092763 3.092763 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.574795 0.000000 3.092763 v gpio_analog_pol[15] (out) - 3.092763 data arrival time + 11 0.380343 1.574644 1.091612 3.091611 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.574679 0.000000 3.091611 v gpio_holdover[37] (out) + 3.091611 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14419,13 +14139,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092763 data arrival time + -3.091611 data arrival time --------------------------------------------------------------------------------------------- - 4.842763 slack (MET) + 4.841612 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14434,10 +14154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 1.576202 1.092765 3.092765 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.576214 0.000000 3.092765 v gpio_dm2[35] (out) - 3.092765 data arrival time + 11 0.379767 1.572249 1.091635 3.091635 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.572306 0.000000 3.091635 v gpio_analog_en[21] (out) + 3.091635 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14447,13 +14167,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092765 data arrival time + -3.091635 data arrival time --------------------------------------------------------------------------------------------- - 4.842764 slack (MET) + 4.841636 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14462,10 +14182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 1.574644 1.092798 3.092798 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.574695 0.000000 3.092798 v gpio_analog_pol[37] (out) - 3.092798 data arrival time + 11 0.379779 1.572119 1.091658 3.091658 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.572170 0.000000 3.091658 v gpio_slow_sel[22] (out) + 3.091658 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14475,13 +14195,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092798 data arrival time + -3.091658 data arrival time --------------------------------------------------------------------------------------------- - 4.842797 slack (MET) + 4.841658 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14490,10 +14210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 1.576202 1.092852 3.092852 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.576214 0.000000 3.092852 v gpio_analog_sel[35] (out) - 3.092852 data arrival time + 11 0.380034 1.573256 1.091726 3.091726 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.573301 0.000000 3.091726 v gpio_analog_pol[20] (out) + 3.091726 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14503,13 +14223,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092852 data arrival time + -3.091726 data arrival time --------------------------------------------------------------------------------------------- - 4.842852 slack (MET) + 4.841726 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14518,10 +14238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 1.574644 1.092856 3.092856 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.574696 0.000000 3.092856 v gpio_dm0[37] (out) - 3.092856 data arrival time + 11 0.379767 1.572249 1.091757 3.091757 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.572308 0.000000 3.091757 v gpio_dm1[21] (out) + 3.091757 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14531,13 +14251,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092856 data arrival time + -3.091757 data arrival time --------------------------------------------------------------------------------------------- - 4.842856 slack (MET) + 4.841756 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14546,10 +14266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 1.574644 1.092899 3.092899 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.574697 0.000000 3.092899 v gpio_analog_en[37] (out) - 3.092899 data arrival time + 11 0.380407 1.574823 1.091753 3.091753 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.574856 0.000000 3.091753 v gpio_dm2[19] (out) + 3.091753 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14559,13 +14279,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092899 data arrival time + -3.091753 data arrival time --------------------------------------------------------------------------------------------- - 4.842899 slack (MET) + 4.841753 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14574,10 +14294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 1.573873 1.092950 3.092950 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.573953 0.000000 3.092950 v gpio_analog_pol[27] (out) - 3.092950 data arrival time + 11 0.379767 1.572249 1.091821 3.091821 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.572309 0.000000 3.091821 v gpio_slow_sel[21] (out) + 3.091821 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14587,13 +14307,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092950 data arrival time + -3.091821 data arrival time --------------------------------------------------------------------------------------------- - 4.842949 slack (MET) + 4.841821 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14602,10 +14322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 1.574644 1.092951 3.092951 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.574697 0.000000 3.092951 v gpio_dm1[37] (out) - 3.092951 data arrival time + 11 0.380394 1.574749 1.091987 3.091986 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.574785 0.000000 3.091986 v gpio_analog_sel[15] (out) + 3.091986 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14615,13 +14335,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092951 data arrival time + -3.091986 data arrival time --------------------------------------------------------------------------------------------- - 4.842951 slack (MET) + 4.841987 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14630,10 +14350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 1.573869 1.092970 3.092970 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.573950 0.000000 3.092970 v gpio_analog_pol[36] (out) - 3.092970 data arrival time + 11 0.380034 1.573256 1.092037 3.092037 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.573305 0.000000 3.092037 v gpio_dm0[20] (out) + 3.092037 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14643,13 +14363,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092970 data arrival time + -3.092037 data arrival time --------------------------------------------------------------------------------------------- - 4.842970 slack (MET) + 4.842037 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14658,10 +14378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 1.574644 1.092990 3.092990 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.574698 0.000000 3.092990 v gpio_slow_sel[37] (out) - 3.092990 data arrival time + 11 0.380407 1.574823 1.092180 3.092180 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.574861 0.000000 3.092180 v gpio_analog_sel[19] (out) + 3.092180 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14671,13 +14391,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092990 data arrival time + -3.092180 data arrival time --------------------------------------------------------------------------------------------- - 4.842990 slack (MET) + 4.842179 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14686,10 +14406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 1.574823 1.093024 3.093024 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.574872 0.000000 3.093024 v gpio_dm0[19] (out) - 3.093024 data arrival time + 11 0.380034 1.573256 1.092271 3.092271 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.573308 0.000000 3.092271 v gpio_analog_en[20] (out) + 3.092271 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14699,13 +14419,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093024 data arrival time + -3.092271 data arrival time --------------------------------------------------------------------------------------------- - 4.843023 slack (MET) + 4.842272 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14714,10 +14434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 1.577392 1.093064 3.093064 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.577650 0.000000 3.093064 v gpio_dm2[25] (out) - 3.093064 data arrival time + 11 0.380343 1.574644 1.092277 3.092277 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.574688 0.000000 3.092277 v gpio_dm2[37] (out) + 3.092277 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14727,13 +14447,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093064 data arrival time + -3.092277 data arrival time --------------------------------------------------------------------------------------------- - 4.843064 slack (MET) + 4.842277 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14742,10 +14462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 1.574749 1.093074 3.093074 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.574799 0.000000 3.093074 v gpio_dm0[15] (out) - 3.093074 data arrival time + 11 0.380034 1.573256 1.092429 3.092429 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.573311 0.000000 3.092429 v gpio_dm1[20] (out) + 3.092429 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14755,13 +14475,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093074 data arrival time + -3.092429 data arrival time --------------------------------------------------------------------------------------------- - 4.843074 slack (MET) + 4.842429 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14770,10 +14490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 1.573487 1.093118 3.093118 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.573581 0.000000 3.093118 v gpio_dm0[29] (out) - 3.093118 data arrival time + 11 0.380034 1.573256 1.092469 3.092469 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.573311 0.000000 3.092469 v gpio_slow_sel[20] (out) + 3.092469 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14783,13 +14503,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093118 data arrival time + -3.092469 data arrival time --------------------------------------------------------------------------------------------- - 4.843118 slack (MET) + 4.842469 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14798,10 +14518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 1.573487 1.093248 3.093248 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.573583 0.000000 3.093248 v gpio_analog_en[29] (out) - 3.093248 data arrival time + 11 0.380343 1.574644 1.092481 3.092481 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.574691 0.000000 3.092481 v gpio_analog_sel[37] (out) + 3.092481 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14811,13 +14531,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093248 data arrival time + -3.092481 data arrival time --------------------------------------------------------------------------------------------- - 4.843248 slack (MET) + 4.842480 slack (MET) Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14826,10 +14546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 1.574823 1.093258 3.093258 v gpio_loopback_zero[19] (in) + 11 0.380407 1.574823 1.092712 3.092712 v gpio_loopback_zero[19] (in) gpio_loopback_zero[19] (net) - 1.574876 0.000000 3.093258 v gpio_analog_en[19] (out) - 3.093258 data arrival time + 1.574868 0.000000 3.092712 v gpio_analog_pol[19] (out) + 3.092712 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14839,13 +14559,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093258 data arrival time + -3.092712 data arrival time --------------------------------------------------------------------------------------------- - 4.843257 slack (MET) + 4.842712 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14854,10 +14574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 1.576202 1.093262 3.093262 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.576218 0.000000 3.093262 v gpio_analog_pol[35] (out) - 3.093262 data arrival time + 11 0.380394 1.574749 1.092763 3.092763 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.574795 0.000000 3.092763 v gpio_analog_pol[15] (out) + 3.092763 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14867,13 +14587,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093262 data arrival time + -3.092763 data arrival time --------------------------------------------------------------------------------------------- - 4.843262 slack (MET) + 4.842763 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14882,10 +14602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 1.573873 1.093275 3.093275 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.573959 0.000000 3.093275 v gpio_dm0[27] (out) - 3.093275 data arrival time + 11 0.380343 1.574644 1.092798 3.092798 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.574695 0.000000 3.092798 v gpio_analog_pol[37] (out) + 3.092798 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14895,13 +14615,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093275 data arrival time + -3.092798 data arrival time --------------------------------------------------------------------------------------------- - 4.843275 slack (MET) + 4.842797 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14910,10 +14630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 1.573487 1.093300 3.093300 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.573584 0.000000 3.093300 v gpio_dm1[29] (out) - 3.093300 data arrival time + 11 0.380343 1.574644 1.092856 3.092856 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.574696 0.000000 3.092856 v gpio_dm0[37] (out) + 3.092856 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14923,13 +14643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093300 data arrival time + -3.092856 data arrival time --------------------------------------------------------------------------------------------- - 4.843300 slack (MET) + 4.842856 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14938,10 +14658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 1.574749 1.093308 3.093308 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.574802 0.000000 3.093308 v gpio_analog_en[15] (out) - 3.093308 data arrival time + 11 0.380343 1.574644 1.092899 3.092899 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.574697 0.000000 3.092899 v gpio_analog_en[37] (out) + 3.092899 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14951,13 +14671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093308 data arrival time + -3.092899 data arrival time --------------------------------------------------------------------------------------------- - 4.843308 slack (MET) + 4.842899 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14966,10 +14686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 1.573487 1.093339 3.093339 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.573585 0.000000 3.093339 v gpio_slow_sel[29] (out) - 3.093339 data arrival time + 11 0.380343 1.574644 1.092951 3.092951 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.574697 0.000000 3.092951 v gpio_dm1[37] (out) + 3.092951 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14979,13 +14699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093339 data arrival time + -3.092951 data arrival time --------------------------------------------------------------------------------------------- - 4.843339 slack (MET) + 4.842951 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14994,10 +14714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 1.573869 1.093345 3.093344 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.573957 0.000000 3.093344 v gpio_dm0[36] (out) - 3.093344 data arrival time + 11 0.380343 1.574644 1.092990 3.092990 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.574698 0.000000 3.092990 v gpio_slow_sel[37] (out) + 3.092990 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15007,13 +14727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093344 data arrival time + -3.092990 data arrival time --------------------------------------------------------------------------------------------- - 4.843345 slack (MET) + 4.842990 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15022,10 +14742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 1.576202 1.093356 3.093356 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.576218 0.000000 3.093356 v gpio_dm0[35] (out) - 3.093356 data arrival time + 11 0.380407 1.574823 1.093024 3.093024 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.574872 0.000000 3.093024 v gpio_dm0[19] (out) + 3.093024 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15035,13 +14755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093356 data arrival time + -3.093024 data arrival time --------------------------------------------------------------------------------------------- - 4.843356 slack (MET) + 4.843023 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15050,10 +14770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 1.573869 1.093419 3.093419 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.573958 0.000000 3.093419 v gpio_analog_en[36] (out) - 3.093419 data arrival time + 11 0.380394 1.574749 1.093074 3.093074 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.574799 0.000000 3.093074 v gpio_dm0[15] (out) + 3.093074 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15063,13 +14783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093419 data arrival time + -3.093074 data arrival time --------------------------------------------------------------------------------------------- - 4.843419 slack (MET) + 4.843074 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15078,10 +14798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 1.574922 1.093422 3.093422 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.574973 0.000000 3.093422 v gpio_analog_pol[32] (out) - 3.093422 data arrival time + 11 0.380407 1.574823 1.093258 3.093258 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.574876 0.000000 3.093258 v gpio_analog_en[19] (out) + 3.093258 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15091,13 +14811,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093422 data arrival time + -3.093258 data arrival time --------------------------------------------------------------------------------------------- - 4.843422 slack (MET) + 4.843257 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15106,10 +14826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 1.576202 1.093485 3.093485 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.576219 0.000000 3.093485 v gpio_analog_en[35] (out) - 3.093485 data arrival time + 11 0.380186 1.574349 1.093302 3.093302 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.574430 0.000000 3.093302 v gpio_analog_pol[36] (out) + 3.093302 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15119,13 +14839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093485 data arrival time + -3.093302 data arrival time --------------------------------------------------------------------------------------------- - 4.843485 slack (MET) + 4.843302 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15134,10 +14854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 1.574823 1.093488 3.093488 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.574879 0.000000 3.093488 v gpio_dm1[19] (out) - 3.093488 data arrival time + 11 0.380394 1.574749 1.093308 3.093308 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.574802 0.000000 3.093308 v gpio_analog_en[15] (out) + 3.093308 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15147,13 +14867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093488 data arrival time + -3.093308 data arrival time --------------------------------------------------------------------------------------------- - 4.843488 slack (MET) + 4.843308 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15162,10 +14882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 1.573873 1.093520 3.093519 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.573964 0.000000 3.093519 v gpio_analog_en[27] (out) - 3.093519 data arrival time + 11 0.380407 1.574823 1.093488 3.093488 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.574879 0.000000 3.093488 v gpio_dm1[19] (out) + 3.093488 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15175,9 +14895,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093519 data arrival time + -3.093488 data arrival time --------------------------------------------------------------------------------------------- - 4.843520 slack (MET) + 4.843488 slack (MET) Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) @@ -15236,36 +14956,8 @@ Fanout Cap Slew Delay Time Description 4.843519 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380934 1.576202 1.093530 3.093530 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.576220 0.000000 3.093530 v gpio_dm1[35] (out) - 3.093530 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.093530 data arrival time ---------------------------------------------------------------------------------------------- - 4.843530 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15274,10 +14966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 1.577392 1.093554 3.093554 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.577666 0.000000 3.093554 v gpio_analog_sel[25] (out) - 3.093554 data arrival time + 11 0.380394 1.574749 1.093555 3.093555 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.574806 0.000000 3.093555 v gpio_slow_sel[15] (out) + 3.093555 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15287,13 +14979,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093554 data arrival time + -3.093555 data arrival time --------------------------------------------------------------------------------------------- - 4.843554 slack (MET) + 4.843555 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15302,10 +14994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 1.574749 1.093555 3.093555 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.574806 0.000000 3.093555 v gpio_slow_sel[15] (out) - 3.093555 data arrival time + 11 0.380186 1.574349 1.093677 3.093677 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.574436 0.000000 3.093677 v gpio_dm0[36] (out) + 3.093677 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15315,13 +15007,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093555 data arrival time + -3.093677 data arrival time --------------------------------------------------------------------------------------------- - 4.843555 slack (MET) + 4.843677 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15330,10 +15022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 1.576202 1.093568 3.093568 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.576220 0.000000 3.093568 v gpio_slow_sel[35] (out) - 3.093568 data arrival time + 11 0.380186 1.574349 1.093752 3.093752 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.574438 0.000000 3.093752 v gpio_analog_en[36] (out) + 3.093752 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15343,9 +15035,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093568 data arrival time + -3.093752 data arrival time --------------------------------------------------------------------------------------------- - 4.843568 slack (MET) + 4.843751 slack (MET) Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) @@ -15358,10 +15050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 1.573869 1.093647 3.093647 v gpio_loopback_zero[36] (in) + 11 0.380186 1.574349 1.093979 3.093979 v gpio_loopback_zero[36] (in) gpio_loopback_zero[36] (net) - 1.573963 0.000000 3.093647 v gpio_dm1[36] (out) - 3.093647 data arrival time + 1.574442 0.000000 3.093979 v gpio_dm1[36] (out) + 3.093979 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15371,13 +15063,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093647 data arrival time + -3.093979 data arrival time --------------------------------------------------------------------------------------------- - 4.843647 slack (MET) + 4.843979 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15386,10 +15078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 1.573873 1.093704 3.093704 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.573967 0.000000 3.093704 v gpio_dm1[27] (out) - 3.093704 data arrival time + 11 0.381737 1.579520 1.094105 3.094105 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.579526 0.000000 3.094105 v gpio_ib_mode_sel[35] (out) + 3.094105 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15399,13 +15091,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093704 data arrival time + -3.094105 data arrival time --------------------------------------------------------------------------------------------- - 4.843704 slack (MET) + 4.844105 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15414,10 +15106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 1.573873 1.093742 3.093742 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.573968 0.000000 3.093742 v gpio_slow_sel[27] (out) - 3.093742 data arrival time + 11 0.380186 1.574349 1.094204 3.094204 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.574447 0.000000 3.094204 v gpio_slow_sel[36] (out) + 3.094204 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15427,13 +15119,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093742 data arrival time + -3.094204 data arrival time --------------------------------------------------------------------------------------------- - 4.843742 slack (MET) + 4.844204 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15442,10 +15134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 1.574922 1.093747 3.093747 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.574978 0.000000 3.093747 v gpio_dm0[32] (out) - 3.093747 data arrival time + 11 0.381737 1.579520 1.094492 3.094492 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.579528 0.000000 3.094492 v gpio_vtrip_sel[35] (out) + 3.094492 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15455,13 +15147,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093747 data arrival time + -3.094492 data arrival time --------------------------------------------------------------------------------------------- - 4.843747 slack (MET) + 4.844492 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15470,10 +15162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 1.573869 1.093872 3.093872 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.573967 0.000000 3.093872 v gpio_slow_sel[36] (out) - 3.093872 data arrival time + 11 0.381737 1.579520 1.094847 3.094847 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.579530 0.000000 3.094847 v gpio_out[35] (out) + 3.094847 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15483,13 +15175,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093872 data arrival time + -3.094847 data arrival time --------------------------------------------------------------------------------------------- - 4.843872 slack (MET) + 4.844846 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15498,10 +15190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 1.574922 1.093991 3.093991 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.574981 0.000000 3.093991 v gpio_analog_en[32] (out) - 3.093991 data arrival time + 11 0.381737 1.579520 1.094947 3.094948 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.579531 0.000000 3.094948 v gpio_holdover[35] (out) + 3.094948 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15511,13 +15203,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093991 data arrival time + -3.094948 data arrival time --------------------------------------------------------------------------------------------- - 4.843991 slack (MET) + 4.844948 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15526,10 +15218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 1.574922 1.094306 3.094306 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.574986 0.000000 3.094306 v gpio_dm1[32] (out) - 3.094306 data arrival time + 11 0.381737 1.579520 1.095049 3.095049 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.579531 0.000000 3.095049 v gpio_dm2[35] (out) + 3.095049 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15539,13 +15231,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094306 data arrival time + -3.095049 data arrival time --------------------------------------------------------------------------------------------- - 4.844306 slack (MET) + 4.845049 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15554,10 +15246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 1.574922 1.094538 3.094537 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.574990 0.000000 3.094537 v gpio_slow_sel[32] (out) - 3.094537 data arrival time + 11 0.381737 1.579520 1.095137 3.095137 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.579532 0.000000 3.095137 v gpio_analog_sel[35] (out) + 3.095137 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15567,13 +15259,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094537 data arrival time + -3.095137 data arrival time --------------------------------------------------------------------------------------------- - 4.844537 slack (MET) + 4.845137 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15582,10 +15274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 1.577392 1.095482 3.095482 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.577733 0.000000 3.095482 v gpio_analog_pol[25] (out) - 3.095482 data arrival time + 11 0.381737 1.579520 1.095547 3.095547 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.579535 0.000000 3.095547 v gpio_analog_pol[35] (out) + 3.095547 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15595,13 +15287,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095482 data arrival time + -3.095547 data arrival time --------------------------------------------------------------------------------------------- - 4.845481 slack (MET) + 4.845547 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15610,10 +15302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 1.577392 1.095619 3.095619 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.577739 0.000000 3.095619 v gpio_dm0[25] (out) - 3.095619 data arrival time + 11 0.381737 1.579520 1.095641 3.095641 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.579536 0.000000 3.095641 v gpio_dm0[35] (out) + 3.095641 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15623,13 +15315,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095619 data arrival time + -3.095641 data arrival time --------------------------------------------------------------------------------------------- - 4.845619 slack (MET) + 4.845641 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15638,10 +15330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 1.577392 1.095664 3.095664 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.577740 0.000000 3.095664 v gpio_analog_en[25] (out) - 3.095664 data arrival time + 11 0.381737 1.579520 1.095770 3.095770 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.579537 0.000000 3.095770 v gpio_analog_en[35] (out) + 3.095770 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15651,13 +15343,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095664 data arrival time + -3.095770 data arrival time --------------------------------------------------------------------------------------------- - 4.845664 slack (MET) + 4.845770 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15666,10 +15358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 1.577392 1.095730 3.095730 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.577743 0.000000 3.095730 v gpio_dm1[25] (out) - 3.095730 data arrival time + 11 0.381737 1.579520 1.095815 3.095815 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.579537 0.000000 3.095815 v gpio_dm1[35] (out) + 3.095815 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15679,13 +15371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095730 data arrival time + -3.095815 data arrival time --------------------------------------------------------------------------------------------- - 4.845729 slack (MET) + 4.845816 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15694,10 +15386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 1.577392 1.095769 3.095769 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.577744 0.000000 3.095769 v gpio_slow_sel[25] (out) - 3.095769 data arrival time + 11 0.381737 1.579520 1.095853 3.095853 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.579537 0.000000 3.095853 v gpio_slow_sel[35] (out) + 3.095853 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15707,9 +15399,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095769 data arrival time + -3.095853 data arrival time --------------------------------------------------------------------------------------------- - 4.845768 slack (MET) + 4.845854 slack (MET) diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ss_100C_1v60/power.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ss_100C_1v60/power.rpt index d30f267..9c47bf9 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ss_100C_1v60/power.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ss_100C_1v60/power.rpt @@ -7,12 +7,12 @@ Group Internal Switching Leakage Total Power Power Power Power (Watts) ------------------------------------------------------------------------ -Sequential 1.266718e-05 0.000000e+00 1.588522e-06 1.425570e-05 30.7% -Combinational 1.095065e-05 1.793259e-05 3.248738e-06 3.213198e-05 69.3% -Clock -2.803962e-10 0.000000e+00 7.860183e-09 7.579787e-09 0.0% +Sequential 2.533428e-05 0.000000e+00 3.177037e-06 2.851132e-05 30.7% +Combinational 2.188563e-05 3.586517e-05 6.497426e-06 6.424823e-05 69.3% +Clock -7.427627e-10 0.000000e+00 1.572018e-08 1.497742e-08 0.0% Macro 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 0.0% Pad 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 0.0% ------------------------------------------------------------------------ -Total 2.361756e-05 1.793259e-05 4.845084e-06 4.639523e-05 100.0% +Total 4.721919e-05 3.586517e-05 9.690593e-06 9.277496e-05 100.0% 50.9% 38.7% 10.4% diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ss_100C_1v60/ws.max.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ss_100C_1v60/ws.max.rpt index 61c7f13..3aed75c 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ss_100C_1v60/ws.max.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_ss_100C_1v60/ws.max.rpt @@ -2,4 +2,4 @@ =========================================================================== Worst Slack (Setup) ============================================================================ -min_ss_100C_1v60: 3.7504267419871593 +min_ss_100C_1v60: 3.747943395055444 diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_tt_025C_1v80/checks.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_tt_025C_1v80/checks.rpt index 2d80194..50cae25 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_tt_025C_1v80/checks.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_tt_025C_1v80/checks.rpt @@ -4,8 +4,8 @@ report_checks -unconstrained =========================================================================== ======================= min_tt_025C_1v80 Corner =================================== -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14,10 +14,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 1.695480 1.232070 3.232070 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.695817 0.000000 3.232070 ^ gpio_slow_sel[25] (out) - 3.232070 data arrival time + 11 0.381737 1.699622 1.231135 3.231135 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.699639 0.000000 3.231135 ^ gpio_slow_sel[35] (out) + 3.231135 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -27,9 +27,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232070 data arrival time + -3.231135 data arrival time --------------------------------------------------------------------------------------------- - 4.517930 slack (MET) + 4.518865 slack (MET) @@ -51,42 +51,37 @@ max slew Pin Limit Slew Slack ------------------------------------------------------------------------ -gpio_analog_en[35] 0.500000 1.696079 -1.196079 (VIOLATED) -gpio_dm1[35] 0.500000 1.696080 -1.196080 (VIOLATED) -gpio_slow_sel[35] 0.500000 1.696080 -1.196080 (VIOLATED) -gpio_analog_pol[35] 0.500000 1.696078 -1.196077 (VIOLATED) -gpio_dm0[35] 0.500000 1.696078 -1.196078 (VIOLATED) -gpio_analog_sel[35] 0.500000 1.696075 -1.196075 (VIOLATED) -gpio_dm2[35] 0.500000 1.696074 -1.196074 (VIOLATED) -gpio_holdover[35] 0.500000 1.696073 -1.196074 (VIOLATED) -gpio_out[35] 0.500000 1.696073 -1.196073 (VIOLATED) -gpio_vtrip_sel[35] 0.500000 1.696071 -1.196071 (VIOLATED) -gpio_ib_mode_sel[35] 0.500000 1.696069 -1.196069 (VIOLATED) -gpio_loopback_zero[35] 0.500000 1.696063 -1.196063 (VIOLATED) -gpio_slow_sel[25] 0.500000 1.695817 -1.195817 (VIOLATED) -gpio_dm1[25] 0.500000 1.695816 -1.195815 (VIOLATED) -gpio_analog_en[25] 0.500000 1.695813 -1.195813 (VIOLATED) -gpio_dm0[25] 0.500000 1.695812 -1.195812 (VIOLATED) -gpio_analog_pol[25] 0.500000 1.695807 -1.195807 (VIOLATED) -gpio_analog_sel[25] 0.500000 1.695742 -1.195742 (VIOLATED) -gpio_dm2[25] 0.500000 1.695727 -1.195727 (VIOLATED) -gpio_holdover[25] 0.500000 1.695709 -1.195709 (VIOLATED) -gpio_out[25] 0.500000 1.695693 -1.195693 (VIOLATED) -gpio_vtrip_sel[25] 0.500000 1.695635 -1.195635 (VIOLATED) -gpio_ib_mode_sel[25] 0.500000 1.695619 -1.195619 (VIOLATED) -gpio_loopback_zero[25] 0.500000 1.695480 -1.195480 (VIOLATED) -gpio_slow_sel[32] 0.500000 1.694400 -1.194400 (VIOLATED) -gpio_dm1[32] 0.500000 1.694397 -1.194397 (VIOLATED) -gpio_analog_en[32] 0.500000 1.694392 -1.194392 (VIOLATED) -gpio_dm0[32] 0.500000 1.694389 -1.194389 (VIOLATED) -gpio_analog_pol[32] 0.500000 1.694384 -1.194384 (VIOLATED) -gpio_analog_sel[32] 0.500000 1.694362 -1.194362 (VIOLATED) -gpio_dm2[32] 0.500000 1.694357 -1.194357 (VIOLATED) -gpio_holdover[32] 0.500000 1.694353 -1.194352 (VIOLATED) -gpio_out[32] 0.500000 1.694347 -1.194347 (VIOLATED) -gpio_vtrip_sel[32] 0.500000 1.694344 -1.194344 (VIOLATED) -gpio_ib_mode_sel[32] 0.500000 1.694342 -1.194342 (VIOLATED) -gpio_loopback_zero[32] 0.500000 1.694335 -1.194335 (VIOLATED) +gpio_out[24] 0.500000 4.829808 -4.329808 (VIOLATED) +mprj2/output2/X 0.500000 4.636047 -4.136047 (VIOLATED) +gpio_out[25] 0.500000 4.385236 -3.885236 (VIOLATED) +mprj2/output4/X 0.500000 4.245892 -3.745892 (VIOLATED) +gpio_out[26] 0.500000 3.606421 -3.106421 (VIOLATED) +mprj2/output5/X 0.500000 3.537851 -3.037851 (VIOLATED) +gpio_out[27] 0.500000 2.731666 -2.231666 (VIOLATED) +mprj2/output6/X 0.500000 2.705961 -2.205961 (VIOLATED) +mprj2/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 2.652801 -2.152801 (VIOLATED) +mprj2/clkbuf_0_wb_clk_i/A 0.500000 2.652803 -2.152803 (VIOLATED) +mprj/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 2.651407 -2.151407 (VIOLATED) +mprj/clkbuf_0_wb_clk_i/A 0.500000 2.651408 -2.151408 (VIOLATED) +gpio_in[0] 0.500000 2.645718 -2.145718 (VIOLATED) +gpio_out[34] 0.500000 2.344159 -1.844159 (VIOLATED) +mprj2/output3/X 0.500000 2.343036 -1.843036 (VIOLATED) +gpio_out[33] 0.500000 2.082005 -1.582005 (VIOLATED) +mprj2/output12/X 0.500000 2.081198 -1.581198 (VIOLATED) +gpio_out[28] 0.500000 1.987129 -1.487129 (VIOLATED) +mprj2/output7/X 0.500000 1.980546 -1.480546 (VIOLATED) +gpio_analog_en[35] 0.500000 1.699639 -1.199639 (VIOLATED) +gpio_dm1[35] 0.500000 1.699639 -1.199639 (VIOLATED) +gpio_slow_sel[35] 0.500000 1.699639 -1.199639 (VIOLATED) +gpio_analog_pol[35] 0.500000 1.699637 -1.199637 (VIOLATED) +gpio_dm0[35] 0.500000 1.699638 -1.199638 (VIOLATED) +gpio_analog_sel[35] 0.500000 1.699634 -1.199634 (VIOLATED) +gpio_dm2[35] 0.500000 1.699633 -1.199633 (VIOLATED) +gpio_holdover[35] 0.500000 1.699633 -1.199633 (VIOLATED) +gpio_out[35] 0.500000 1.699632 -1.199632 (VIOLATED) +gpio_vtrip_sel[35] 0.500000 1.699630 -1.199630 (VIOLATED) +gpio_ib_mode_sel[35] 0.500000 1.699628 -1.199628 (VIOLATED) +gpio_loopback_zero[35] 0.500000 1.699622 -1.199622 (VIOLATED) gpio_dm1[19] 0.500000 1.694268 -1.194268 (VIOLATED) gpio_slow_sel[19] 0.500000 1.694268 -1.194268 (VIOLATED) gpio_analog_en[19] 0.500000 1.694264 -1.194264 (VIOLATED) @@ -111,9 +106,9 @@ gpio_out[15] 0.500000 1.694164 -1.194164 (VIOLAT gpio_vtrip_sel[15] 0.500000 1.694158 -1.194158 (VIOLATED) gpio_ib_mode_sel[15] 0.500000 1.694153 -1.194153 (VIOLATED) gpio_loopback_zero[15] 0.500000 1.694145 -1.194145 (VIOLATED) -gpio_slow_sel[37] 0.500000 1.694035 -1.194035 (VIOLATED) gpio_analog_en[37] 0.500000 1.694034 -1.194034 (VIOLATED) gpio_dm1[37] 0.500000 1.694035 -1.194035 (VIOLATED) +gpio_slow_sel[37] 0.500000 1.694035 -1.194035 (VIOLATED) gpio_analog_pol[37] 0.500000 1.694033 -1.194033 (VIOLATED) gpio_dm0[37] 0.500000 1.694034 -1.194034 (VIOLATED) gpio_analog_sel[37] 0.500000 1.694028 -1.194028 (VIOLATED) @@ -123,66 +118,30 @@ gpio_out[37] 0.500000 1.694012 -1.194012 (VIOLAT gpio_vtrip_sel[37] 0.500000 1.693995 -1.193995 (VIOLATED) gpio_ib_mode_sel[37] 0.500000 1.693988 -1.193988 (VIOLATED) gpio_loopback_zero[37] 0.500000 1.693983 -1.193983 (VIOLATED) -gpio_analog_en[26] 0.500000 1.693948 -1.193948 (VIOLATED) -gpio_dm1[26] 0.500000 1.693949 -1.193949 (VIOLATED) -gpio_slow_sel[26] 0.500000 1.693949 -1.193949 (VIOLATED) -gpio_analog_pol[26] 0.500000 1.693946 -1.193946 (VIOLATED) -gpio_dm0[26] 0.500000 1.693947 -1.193947 (VIOLATED) -gpio_analog_sel[26] 0.500000 1.693943 -1.193943 (VIOLATED) -gpio_dm2[26] 0.500000 1.693941 -1.193941 (VIOLATED) -gpio_holdover[26] 0.500000 1.693938 -1.193938 (VIOLATED) -gpio_out[26] 0.500000 1.693931 -1.193931 (VIOLATED) -gpio_vtrip_sel[26] 0.500000 1.693914 -1.193914 (VIOLATED) -gpio_ib_mode_sel[26] 0.500000 1.693910 -1.193910 (VIOLATED) -gpio_loopback_zero[26] 0.500000 1.693903 -1.193903 (VIOLATED) -gpio_dm1[27] 0.500000 1.693068 -1.193068 (VIOLATED) -gpio_slow_sel[27] 0.500000 1.693069 -1.193069 (VIOLATED) -gpio_slow_sel[36] 0.500000 1.693070 -1.193070 (VIOLATED) -gpio_analog_en[27] 0.500000 1.693065 -1.193065 (VIOLATED) -gpio_dm1[36] 0.500000 1.693065 -1.193065 (VIOLATED) -gpio_analog_en[36] 0.500000 1.693061 -1.193061 (VIOLATED) -gpio_dm0[27] 0.500000 1.693060 -1.193060 (VIOLATED) -gpio_dm0[36] 0.500000 1.693060 -1.193060 (VIOLATED) -gpio_analog_pol[27] 0.500000 1.693055 -1.193055 (VIOLATED) -gpio_analog_pol[36] 0.500000 1.693053 -1.193053 (VIOLATED) -gpio_analog_sel[27] 0.500000 1.693026 -1.193026 (VIOLATED) -gpio_analog_sel[36] 0.500000 1.693025 -1.193025 (VIOLATED) -gpio_dm2[27] 0.500000 1.693020 -1.193020 (VIOLATED) -gpio_dm2[36] 0.500000 1.693018 -1.193018 (VIOLATED) -gpio_holdover[27] 0.500000 1.693013 -1.193013 (VIOLATED) -gpio_holdover[36] 0.500000 1.693011 -1.193011 (VIOLATED) -gpio_out[27] 0.500000 1.693006 -1.193006 (VIOLATED) -gpio_out[36] 0.500000 1.693005 -1.193005 (VIOLATED) -gpio_vtrip_sel[27] 0.500000 1.692989 -1.192989 (VIOLATED) -gpio_vtrip_sel[36] 0.500000 1.692988 -1.192988 (VIOLATED) -gpio_ib_mode_sel[27] 0.500000 1.692984 -1.192984 (VIOLATED) -gpio_ib_mode_sel[36] 0.500000 1.692982 -1.192982 (VIOLATED) -gpio_loopback_zero[27] 0.500000 1.692977 -1.192977 (VIOLATED) -gpio_loopback_zero[36] 0.500000 1.692976 -1.192976 (VIOLATED) -gpio_slow_sel[29] 0.500000 1.692634 -1.192634 (VIOLATED) -gpio_analog_en[29] 0.500000 1.692632 -1.192632 (VIOLATED) -gpio_dm1[29] 0.500000 1.692633 -1.192633 (VIOLATED) -gpio_dm0[29] 0.500000 1.692630 -1.192630 (VIOLATED) -gpio_analog_pol[29] 0.500000 1.692623 -1.192623 (VIOLATED) +gpio_slow_sel[36] 0.500000 1.693598 -1.193598 (VIOLATED) +gpio_dm1[36] 0.500000 1.693594 -1.193594 (VIOLATED) +gpio_analog_en[36] 0.500000 1.693590 -1.193590 (VIOLATED) +gpio_dm0[36] 0.500000 1.693588 -1.193589 (VIOLATED) +gpio_analog_pol[36] 0.500000 1.693582 -1.193582 (VIOLATED) +gpio_analog_sel[36] 0.500000 1.693553 -1.193553 (VIOLATED) +gpio_dm2[36] 0.500000 1.693547 -1.193547 (VIOLATED) +gpio_holdover[36] 0.500000 1.693540 -1.193540 (VIOLATED) +gpio_out[36] 0.500000 1.693534 -1.193534 (VIOLATED) +gpio_vtrip_sel[36] 0.500000 1.693516 -1.193516 (VIOLATED) +gpio_ib_mode_sel[36] 0.500000 1.693511 -1.193511 (VIOLATED) +gpio_loopback_zero[36] 0.500000 1.693504 -1.193504 (VIOLATED) gpio_dm1[20] 0.500000 1.692594 -1.192594 (VIOLATED) gpio_slow_sel[20] 0.500000 1.692594 -1.192594 (VIOLATED) gpio_analog_en[20] 0.500000 1.692592 -1.192592 (VIOLATED) -gpio_analog_sel[29] 0.500000 1.692593 -1.192593 (VIOLATED) gpio_dm0[20] 0.500000 1.692588 -1.192588 (VIOLATED) -gpio_dm2[29] 0.500000 1.692586 -1.192586 (VIOLATED) gpio_analog_pol[20] 0.500000 1.692584 -1.192584 (VIOLATED) -gpio_holdover[29] 0.500000 1.692579 -1.192579 (VIOLATED) gpio_analog_sel[20] 0.500000 1.692575 -1.192575 (VIOLATED) -gpio_out[29] 0.500000 1.692572 -1.192572 (VIOLATED) gpio_dm2[20] 0.500000 1.692570 -1.192570 (VIOLATED) gpio_holdover[20] 0.500000 1.692565 -1.192564 (VIOLATED) gpio_out[20] 0.500000 1.692560 -1.192560 (VIOLATED) gpio_vtrip_sel[20] 0.500000 1.692554 -1.192554 (VIOLATED) -gpio_vtrip_sel[29] 0.500000 1.692554 -1.192554 (VIOLATED) gpio_ib_mode_sel[20] 0.500000 1.692550 -1.192550 (VIOLATED) -gpio_ib_mode_sel[29] 0.500000 1.692549 -1.192549 (VIOLATED) gpio_loopback_zero[20] 0.500000 1.692542 -1.192542 (VIOLATED) -gpio_loopback_zero[29] 0.500000 1.692541 -1.192541 (VIOLATED) gpio_dm1[21] 0.500000 1.691460 -1.191460 (VIOLATED) gpio_slow_sel[21] 0.500000 1.691461 -1.191460 (VIOLATED) gpio_analog_en[21] 0.500000 1.691458 -1.191458 (VIOLATED) @@ -207,18 +166,6 @@ gpio_out[22] 0.500000 1.691373 -1.191373 (VIOLAT gpio_vtrip_sel[22] 0.500000 1.691366 -1.191366 (VIOLATED) gpio_ib_mode_sel[22] 0.500000 1.691362 -1.191362 (VIOLATED) gpio_loopback_zero[22] 0.500000 1.691356 -1.191356 (VIOLATED) -gpio_dm1[34] 0.500000 1.691228 -1.191228 (VIOLATED) -gpio_slow_sel[34] 0.500000 1.691228 -1.191228 (VIOLATED) -gpio_analog_en[34] 0.500000 1.691226 -1.191226 (VIOLATED) -gpio_dm0[34] 0.500000 1.691220 -1.191220 (VIOLATED) -gpio_analog_pol[34] 0.500000 1.691215 -1.191215 (VIOLATED) -gpio_analog_sel[34] 0.500000 1.691186 -1.191186 (VIOLATED) -gpio_dm2[34] 0.500000 1.691179 -1.191179 (VIOLATED) -gpio_holdover[34] 0.500000 1.691172 -1.191172 (VIOLATED) -gpio_out[34] 0.500000 1.691166 -1.191166 (VIOLATED) -gpio_vtrip_sel[34] 0.500000 1.691149 -1.191149 (VIOLATED) -gpio_ib_mode_sel[34] 0.500000 1.691143 -1.191143 (VIOLATED) -gpio_loopback_zero[34] 0.500000 1.691137 -1.191137 (VIOLATED) gpio_analog_en[39] 0.500000 1.690482 -1.190482 (VIOLATED) gpio_analog_pol[39] 0.500000 1.690481 -1.190481 (VIOLATED) gpio_dm0[39] 0.500000 1.690481 -1.190481 (VIOLATED) @@ -231,42 +178,6 @@ gpio_out[39] 0.500000 1.690478 -1.190478 (VIOLAT gpio_ib_mode_sel[39] 0.500000 1.690476 -1.190476 (VIOLATED) gpio_vtrip_sel[39] 0.500000 1.690477 -1.190477 (VIOLATED) gpio_loopback_zero[39] 0.500000 1.690473 -1.190473 (VIOLATED) -gpio_slow_sel[31] 0.500000 1.690473 -1.190473 (VIOLATED) -gpio_analog_en[31] 0.500000 1.690471 -1.190471 (VIOLATED) -gpio_dm1[31] 0.500000 1.690472 -1.190472 (VIOLATED) -gpio_dm0[31] 0.500000 1.690469 -1.190469 (VIOLATED) -gpio_analog_pol[31] 0.500000 1.690463 -1.190463 (VIOLATED) -gpio_analog_sel[31] 0.500000 1.690434 -1.190434 (VIOLATED) -gpio_dm2[31] 0.500000 1.690428 -1.190428 (VIOLATED) -gpio_holdover[31] 0.500000 1.690421 -1.190421 (VIOLATED) -gpio_out[31] 0.500000 1.690415 -1.190415 (VIOLATED) -gpio_vtrip_sel[31] 0.500000 1.690398 -1.190398 (VIOLATED) -gpio_ib_mode_sel[31] 0.500000 1.690393 -1.190393 (VIOLATED) -gpio_loopback_zero[31] 0.500000 1.690387 -1.190387 (VIOLATED) -gpio_slow_sel[30] 0.500000 1.690003 -1.190004 (VIOLATED) -gpio_dm1[30] 0.500000 1.690000 -1.189999 (VIOLATED) -gpio_analog_en[30] 0.500000 1.689994 -1.189994 (VIOLATED) -gpio_dm0[30] 0.500000 1.689990 -1.189990 (VIOLATED) -gpio_analog_pol[30] 0.500000 1.689985 -1.189985 (VIOLATED) -gpio_analog_sel[30] 0.500000 1.689959 -1.189960 (VIOLATED) -gpio_dm2[30] 0.500000 1.689952 -1.189952 (VIOLATED) -gpio_holdover[30] 0.500000 1.689948 -1.189948 (VIOLATED) -gpio_out[30] 0.500000 1.689942 -1.189942 (VIOLATED) -gpio_ib_mode_sel[30] 0.500000 1.689927 -1.189927 (VIOLATED) -gpio_vtrip_sel[30] 0.500000 1.689928 -1.189928 (VIOLATED) -gpio_loopback_zero[30] 0.500000 1.689921 -1.189921 (VIOLATED) -gpio_slow_sel[28] 0.500000 1.689265 -1.189265 (VIOLATED) -gpio_dm1[28] 0.500000 1.689261 -1.189261 (VIOLATED) -gpio_analog_en[28] 0.500000 1.689256 -1.189256 (VIOLATED) -gpio_dm0[28] 0.500000 1.689252 -1.189252 (VIOLATED) -gpio_analog_pol[28] 0.500000 1.689247 -1.189247 (VIOLATED) -gpio_analog_sel[28] 0.500000 1.689220 -1.189220 (VIOLATED) -gpio_dm2[28] 0.500000 1.689214 -1.189213 (VIOLATED) -gpio_holdover[28] 0.500000 1.689206 -1.189206 (VIOLATED) -gpio_out[28] 0.500000 1.689201 -1.189201 (VIOLATED) -gpio_ib_mode_sel[28] 0.500000 1.689187 -1.189187 (VIOLATED) -gpio_vtrip_sel[28] 0.500000 1.689186 -1.189186 (VIOLATED) -gpio_loopback_zero[28] 0.500000 1.689179 -1.189179 (VIOLATED) gpio_dm1[23] 0.500000 1.688958 -1.188958 (VIOLATED) gpio_slow_sel[23] 0.500000 1.688958 -1.188958 (VIOLATED) gpio_analog_en[23] 0.500000 1.688955 -1.188955 (VIOLATED) @@ -303,30 +214,6 @@ gpio_out[0] 0.500000 1.688222 -1.188222 (VIOLAT gpio_ib_mode_sel[0] 0.500000 1.688208 -1.188208 (VIOLATED) gpio_vtrip_sel[0] 0.500000 1.688209 -1.188209 (VIOLATED) gpio_loopback_zero[0] 0.500000 1.688206 -1.188206 (VIOLATED) -gpio_slow_sel[24] 0.500000 1.687690 -1.187690 (VIOLATED) -gpio_slow_sel[33] 0.500000 1.687687 -1.187687 (VIOLATED) -gpio_dm1[24] 0.500000 1.687685 -1.187685 (VIOLATED) -gpio_dm1[33] 0.500000 1.687683 -1.187683 (VIOLATED) -gpio_analog_en[24] 0.500000 1.687680 -1.187680 (VIOLATED) -gpio_analog_en[33] 0.500000 1.687678 -1.187678 (VIOLATED) -gpio_dm0[24] 0.500000 1.687675 -1.187675 (VIOLATED) -gpio_dm0[33] 0.500000 1.687674 -1.187674 (VIOLATED) -gpio_analog_pol[24] 0.500000 1.687669 -1.187669 (VIOLATED) -gpio_analog_pol[33] 0.500000 1.687668 -1.187668 (VIOLATED) -gpio_analog_sel[33] 0.500000 1.687657 -1.187657 (VIOLATED) -gpio_dm2[33] 0.500000 1.687651 -1.187651 (VIOLATED) -gpio_holdover[33] 0.500000 1.687644 -1.187644 (VIOLATED) -gpio_analog_sel[24] 0.500000 1.687637 -1.187637 (VIOLATED) -gpio_out[33] 0.500000 1.687638 -1.187638 (VIOLATED) -gpio_dm2[24] 0.500000 1.687629 -1.187629 (VIOLATED) -gpio_holdover[24] 0.500000 1.687621 -1.187621 (VIOLATED) -gpio_vtrip_sel[33] 0.500000 1.687620 -1.187620 (VIOLATED) -gpio_ib_mode_sel[33] 0.500000 1.687615 -1.187615 (VIOLATED) -gpio_out[24] 0.500000 1.687615 -1.187615 (VIOLATED) -gpio_loopback_zero[33] 0.500000 1.687609 -1.187609 (VIOLATED) -gpio_vtrip_sel[24] 0.500000 1.687597 -1.187597 (VIOLATED) -gpio_ib_mode_sel[24] 0.500000 1.687592 -1.187592 (VIOLATED) -gpio_loopback_zero[24] 0.500000 1.687584 -1.187584 (VIOLATED) gpio_dm1[18] 0.500000 1.686100 -1.186101 (VIOLATED) gpio_slow_sel[18] 0.500000 1.686101 -1.186101 (VIOLATED) gpio_analog_en[18] 0.500000 1.686099 -1.186099 (VIOLATED) @@ -340,10 +227,10 @@ gpio_vtrip_sel[18] 0.500000 1.686067 -1.186067 (VIOLAT gpio_ib_mode_sel[18] 0.500000 1.686063 -1.186063 (VIOLATED) gpio_loopback_zero[18] 0.500000 1.686057 -1.186057 (VIOLATED) gpio_analog_en[38] 0.500000 1.685958 -1.185958 (VIOLATED) -gpio_dm1[38] 0.500000 1.685958 -1.185958 (VIOLATED) -gpio_slow_sel[38] 0.500000 1.685959 -1.185959 (VIOLATED) gpio_analog_pol[38] 0.500000 1.685956 -1.185956 (VIOLATED) gpio_dm0[38] 0.500000 1.685957 -1.185957 (VIOLATED) +gpio_dm1[38] 0.500000 1.685958 -1.185958 (VIOLATED) +gpio_slow_sel[38] 0.500000 1.685959 -1.185959 (VIOLATED) gpio_analog_sel[38] 0.500000 1.685953 -1.185952 (VIOLATED) gpio_dm2[38] 0.500000 1.685947 -1.185947 (VIOLATED) gpio_holdover[38] 0.500000 1.685941 -1.185941 (VIOLATED) @@ -352,10 +239,10 @@ gpio_ib_mode_sel[38] 0.500000 1.685933 -1.185933 (VIOLAT gpio_vtrip_sel[38] 0.500000 1.685933 -1.185933 (VIOLATED) gpio_loopback_zero[38] 0.500000 1.685930 -1.185930 (VIOLATED) gpio_analog_en[43] 0.500000 1.684841 -1.184841 (VIOLATED) -gpio_dm1[43] 0.500000 1.684842 -1.184842 (VIOLATED) -gpio_slow_sel[43] 0.500000 1.684842 -1.184842 (VIOLATED) gpio_analog_pol[43] 0.500000 1.684840 -1.184840 (VIOLATED) gpio_dm0[43] 0.500000 1.684841 -1.184841 (VIOLATED) +gpio_dm1[43] 0.500000 1.684842 -1.184842 (VIOLATED) +gpio_slow_sel[43] 0.500000 1.684842 -1.184842 (VIOLATED) gpio_analog_sel[43] 0.500000 1.684837 -1.184837 (VIOLATED) gpio_dm2[43] 0.500000 1.684837 -1.184837 (VIOLATED) gpio_holdover[43] 0.500000 1.684836 -1.184836 (VIOLATED) @@ -390,11 +277,11 @@ gpio_loopback_zero[16] 0.500000 1.683545 -1.183545 (VIOLAT gpio_slow_sel[14] 0.500000 1.682402 -1.182402 (VIOLATED) gpio_dm1[14] 0.500000 1.682399 -1.182399 (VIOLATED) gpio_analog_en[41] 0.500000 1.682396 -1.182396 (VIOLATED) +gpio_dm0[41] 0.500000 1.682395 -1.182396 (VIOLATED) gpio_dm1[41] 0.500000 1.682396 -1.182396 (VIOLATED) -gpio_slow_sel[41] 0.500000 1.682396 -1.182396 (VIOLATED) gpio_analog_en[14] 0.500000 1.682394 -1.182394 (VIOLATED) gpio_analog_pol[41] 0.500000 1.682395 -1.182395 (VIOLATED) -gpio_dm0[41] 0.500000 1.682395 -1.182396 (VIOLATED) +gpio_slow_sel[41] 0.500000 1.682396 -1.182396 (VIOLATED) gpio_analog_sel[41] 0.500000 1.682394 -1.182394 (VIOLATED) gpio_dm2[41] 0.500000 1.682393 -1.182393 (VIOLATED) gpio_holdover[41] 0.500000 1.682393 -1.182393 (VIOLATED) @@ -435,36 +322,145 @@ gpio_out[13] 0.500000 1.680815 -1.180815 (VIOLAT gpio_vtrip_sel[13] 0.500000 1.680784 -1.180784 (VIOLATED) gpio_ib_mode_sel[13] 0.500000 1.680781 -1.180781 (VIOLATED) gpio_loopback_zero[13] 0.500000 1.680746 -1.180746 (VIOLATED) -gpio_analog_en[12] 0.500000 1.399530 -0.899530 (VIOLATED) -gpio_slow_sel[12] 0.500000 1.399530 -0.899530 (VIOLATED) -gpio_analog_pol[12] 0.500000 1.399528 -0.899528 (VIOLATED) -gpio_dm0[12] 0.500000 1.399529 -0.899529 (VIOLATED) -gpio_analog_sel[12] 0.500000 1.399524 -0.899524 (VIOLATED) -gpio_holdover[12] 0.500000 1.399523 -0.899523 (VIOLATED) -gpio_vtrip_sel[12] 0.500000 1.399518 -0.899519 (VIOLATED) -gpio_ib_mode_sel[12] 0.500000 1.399516 -0.899516 (VIOLATED) -gpio_oeb[12] 0.500000 1.399507 -0.899507 (VIOLATED) -gpio_loopback_zero[12] 0.500000 1.399485 -0.899485 (VIOLATED) -gpio_analog_en[11] 0.500000 1.399287 -0.899287 (VIOLATED) -gpio_analog_pol[11] 0.500000 1.399287 -0.899287 (VIOLATED) -gpio_dm0[11] 0.500000 1.399287 -0.899287 (VIOLATED) -gpio_slow_sel[11] 0.500000 1.399287 -0.899287 (VIOLATED) -gpio_analog_sel[11] 0.500000 1.399286 -0.899285 (VIOLATED) -gpio_holdover[11] 0.500000 1.399285 -0.899285 (VIOLATED) -gpio_ib_mode_sel[11] 0.500000 1.399283 -0.899283 (VIOLATED) -gpio_loopback_zero[11] 0.500000 1.399283 -0.899283 (VIOLATED) -gpio_oeb[11] 0.500000 1.399283 -0.899283 (VIOLATED) -gpio_vtrip_sel[11] 0.500000 1.399283 -0.899283 (VIOLATED) -gpio_analog_en[9] 0.500000 1.395240 -0.895240 (VIOLATED) -gpio_analog_pol[9] 0.500000 1.395239 -0.895239 (VIOLATED) -gpio_dm0[9] 0.500000 1.395240 -0.895240 (VIOLATED) -gpio_slow_sel[9] 0.500000 1.395240 -0.895240 (VIOLATED) -gpio_analog_sel[9] 0.500000 1.395238 -0.895238 (VIOLATED) -gpio_holdover[9] 0.500000 1.395238 -0.895238 (VIOLATED) -gpio_ib_mode_sel[9] 0.500000 1.395235 -0.895235 (VIOLATED) -gpio_loopback_zero[9] 0.500000 1.395235 -0.895235 (VIOLATED) -gpio_oeb[9] 0.500000 1.395235 -0.895235 (VIOLATED) -gpio_vtrip_sel[9] 0.500000 1.395235 -0.895235 (VIOLATED) +gpio_out[32] 0.500000 1.544162 -1.044162 (VIOLATED) +mprj2/output11/X 0.500000 1.543851 -1.043851 (VIOLATED) +gpio_out[29] 0.500000 1.486129 -0.986129 (VIOLATED) +mprj2/output8/X 0.500000 1.485965 -0.985965 (VIOLATED) +mprj2/ANTENNA_input1_A/DIODE 0.500000 1.448466 -0.948466 (VIOLATED) +mprj2/input1/A 0.500000 1.448466 -0.948466 (VIOLATED) +mprj/ANTENNA_input1_A/DIODE 0.500000 1.448317 -0.948317 (VIOLATED) +mprj/input1/A 0.500000 1.448317 -0.948317 (VIOLATED) +gpio_in[1] 0.500000 1.448227 -0.948227 (VIOLATED) +gpio_analog_en[31] 0.500000 1.432272 -0.932272 (VIOLATED) +gpio_slow_sel[31] 0.500000 1.432273 -0.932273 (VIOLATED) +gpio_analog_pol[31] 0.500000 1.432270 -0.932270 (VIOLATED) +gpio_dm0[31] 0.500000 1.432270 -0.932270 (VIOLATED) +gpio_analog_sel[31] 0.500000 1.432268 -0.932268 (VIOLATED) +gpio_holdover[31] 0.500000 1.432267 -0.932267 (VIOLATED) +gpio_ib_mode_sel[31] 0.500000 1.432264 -0.932264 (VIOLATED) +gpio_vtrip_sel[31] 0.500000 1.432265 -0.932265 (VIOLATED) +gpio_oeb[31] 0.500000 1.432264 -0.932264 (VIOLATED) +gpio_loopback_zero[31] 0.500000 1.432260 -0.932260 (VIOLATED) +gpio_analog_en[26] 0.500000 1.418817 -0.918817 (VIOLATED) +gpio_analog_pol[26] 0.500000 1.418818 -0.918818 (VIOLATED) +gpio_dm0[26] 0.500000 1.418817 -0.918817 (VIOLATED) +gpio_slow_sel[26] 0.500000 1.418817 -0.918817 (VIOLATED) +gpio_analog_sel[26] 0.500000 1.418814 -0.918814 (VIOLATED) +gpio_holdover[26] 0.500000 1.418814 -0.918814 (VIOLATED) +gpio_ib_mode_sel[26] 0.500000 1.418810 -0.918810 (VIOLATED) +gpio_vtrip_sel[26] 0.500000 1.418811 -0.918811 (VIOLATED) +gpio_oeb[26] 0.500000 1.418810 -0.918810 (VIOLATED) +gpio_loopback_zero[26] 0.500000 1.418805 -0.918805 (VIOLATED) +gpio_analog_en[29] 0.500000 1.417697 -0.917697 (VIOLATED) +gpio_analog_pol[29] 0.500000 1.417697 -0.917697 (VIOLATED) +gpio_dm0[29] 0.500000 1.417697 -0.917697 (VIOLATED) +gpio_slow_sel[29] 0.500000 1.417697 -0.917697 (VIOLATED) +gpio_analog_sel[29] 0.500000 1.417694 -0.917694 (VIOLATED) +gpio_holdover[29] 0.500000 1.417693 -0.917693 (VIOLATED) +gpio_ib_mode_sel[29] 0.500000 1.417691 -0.917691 (VIOLATED) +gpio_vtrip_sel[29] 0.500000 1.417691 -0.917691 (VIOLATED) +gpio_oeb[29] 0.500000 1.417690 -0.917690 (VIOLATED) +gpio_loopback_zero[29] 0.500000 1.417686 -0.917686 (VIOLATED) +gpio_analog_en[25] 0.500000 1.416737 -0.916737 (VIOLATED) +gpio_slow_sel[25] 0.500000 1.416738 -0.916738 (VIOLATED) +gpio_analog_pol[25] 0.500000 1.416736 -0.916736 (VIOLATED) +gpio_dm0[25] 0.500000 1.416736 -0.916736 (VIOLATED) +gpio_analog_sel[25] 0.500000 1.416733 -0.916733 (VIOLATED) +gpio_holdover[25] 0.500000 1.416729 -0.916729 (VIOLATED) +gpio_vtrip_sel[25] 0.500000 1.416711 -0.916711 (VIOLATED) +gpio_ib_mode_sel[25] 0.500000 1.416707 -0.916707 (VIOLATED) +gpio_oeb[25] 0.500000 1.416703 -0.916703 (VIOLATED) +gpio_loopback_zero[25] 0.500000 1.416699 -0.916699 (VIOLATED) +gpio_slow_sel[28] 0.500000 1.412703 -0.912703 (VIOLATED) +gpio_analog_en[28] 0.500000 1.412698 -0.912698 (VIOLATED) +gpio_dm0[28] 0.500000 1.412697 -0.912697 (VIOLATED) +gpio_analog_pol[28] 0.500000 1.412693 -0.912693 (VIOLATED) +gpio_analog_sel[28] 0.500000 1.412690 -0.912690 (VIOLATED) +gpio_holdover[28] 0.500000 1.412687 -0.912687 (VIOLATED) +gpio_ib_mode_sel[28] 0.500000 1.412672 -0.912672 (VIOLATED) +gpio_oeb[28] 0.500000 1.412672 -0.912672 (VIOLATED) +gpio_vtrip_sel[28] 0.500000 1.412673 -0.912672 (VIOLATED) +gpio_loopback_zero[28] 0.500000 1.412667 -0.912667 (VIOLATED) +gpio_analog_pol[33] 0.500000 1.411995 -0.911995 (VIOLATED) +gpio_analog_en[33] 0.500000 1.411993 -0.911993 (VIOLATED) +gpio_dm0[33] 0.500000 1.411994 -0.911993 (VIOLATED) +gpio_slow_sel[33] 0.500000 1.411993 -0.911993 (VIOLATED) +gpio_analog_sel[33] 0.500000 1.411985 -0.911985 (VIOLATED) +gpio_holdover[33] 0.500000 1.411974 -0.911974 (VIOLATED) +gpio_vtrip_sel[33] 0.500000 1.411956 -0.911956 (VIOLATED) +gpio_ib_mode_sel[33] 0.500000 1.411955 -0.911955 (VIOLATED) +gpio_oeb[33] 0.500000 1.411950 -0.911950 (VIOLATED) +gpio_loopback_zero[33] 0.500000 1.411945 -0.911945 (VIOLATED) +gpio_slow_sel[27] 0.500000 1.410111 -0.910111 (VIOLATED) +gpio_analog_en[27] 0.500000 1.410107 -0.910107 (VIOLATED) +gpio_dm0[27] 0.500000 1.410105 -0.910105 (VIOLATED) +gpio_analog_pol[27] 0.500000 1.410101 -0.910101 (VIOLATED) +gpio_analog_sel[27] 0.500000 1.410080 -0.910080 (VIOLATED) +gpio_holdover[27] 0.500000 1.410071 -0.910071 (VIOLATED) +gpio_vtrip_sel[27] 0.500000 1.410056 -0.910056 (VIOLATED) +gpio_ib_mode_sel[27] 0.500000 1.410053 -0.910053 (VIOLATED) +gpio_oeb[27] 0.500000 1.410050 -0.910050 (VIOLATED) +gpio_loopback_zero[27] 0.500000 1.410047 -0.910047 (VIOLATED) +gpio_slow_sel[32] 0.500000 1.409580 -0.909580 (VIOLATED) +gpio_analog_en[32] 0.500000 1.409575 -0.909575 (VIOLATED) +gpio_dm0[32] 0.500000 1.409573 -0.909573 (VIOLATED) +gpio_analog_pol[32] 0.500000 1.409570 -0.909570 (VIOLATED) +gpio_analog_sel[32] 0.500000 1.409557 -0.909557 (VIOLATED) +gpio_holdover[32] 0.500000 1.409555 -0.909555 (VIOLATED) +gpio_ib_mode_sel[32] 0.500000 1.409553 -0.909553 (VIOLATED) +gpio_vtrip_sel[32] 0.500000 1.409553 -0.909553 (VIOLATED) +gpio_oeb[32] 0.500000 1.409551 -0.909551 (VIOLATED) +gpio_loopback_zero[32] 0.500000 1.409546 -0.909546 (VIOLATED) +gpio_slow_sel[24] 0.500000 1.402805 -0.902805 (VIOLATED) +gpio_analog_en[24] 0.500000 1.402799 -0.902799 (VIOLATED) +gpio_dm0[24] 0.500000 1.402797 -0.902796 (VIOLATED) +gpio_analog_pol[24] 0.500000 1.402793 -0.902793 (VIOLATED) +gpio_analog_sel[24] 0.500000 1.402773 -0.902772 (VIOLATED) +gpio_holdover[24] 0.500000 1.402769 -0.902769 (VIOLATED) +gpio_ib_mode_sel[24] 0.500000 1.402753 -0.902753 (VIOLATED) +gpio_oeb[24] 0.500000 1.402753 -0.902753 (VIOLATED) +gpio_vtrip_sel[24] 0.500000 1.402753 -0.902754 (VIOLATED) +gpio_loopback_zero[24] 0.500000 1.402746 -0.902746 (VIOLATED) +gpio_slow_sel[34] 0.500000 1.401993 -0.901993 (VIOLATED) +gpio_analog_en[34] 0.500000 1.401988 -0.901988 (VIOLATED) +gpio_dm0[34] 0.500000 1.401987 -0.901987 (VIOLATED) +gpio_analog_pol[34] 0.500000 1.401986 -0.901986 (VIOLATED) +gpio_analog_sel[34] 0.500000 1.401980 -0.901980 (VIOLATED) +gpio_holdover[34] 0.500000 1.401976 -0.901976 (VIOLATED) +gpio_vtrip_sel[34] 0.500000 1.401969 -0.901969 (VIOLATED) +gpio_ib_mode_sel[34] 0.500000 1.401963 -0.901963 (VIOLATED) +gpio_oeb[34] 0.500000 1.401948 -0.901948 (VIOLATED) +gpio_loopback_zero[34] 0.500000 1.401850 -0.901850 (VIOLATED) +gpio_slow_sel[30] 0.500000 1.399718 -0.899718 (VIOLATED) +gpio_analog_en[30] 0.500000 1.399711 -0.899711 (VIOLATED) +gpio_dm0[30] 0.500000 1.399708 -0.899708 (VIOLATED) +gpio_analog_pol[30] 0.500000 1.399704 -0.899704 (VIOLATED) +gpio_analog_sel[30] 0.500000 1.399683 -0.899683 (VIOLATED) +gpio_holdover[30] 0.500000 1.399674 -0.899674 (VIOLATED) +gpio_vtrip_sel[30] 0.500000 1.399657 -0.899657 (VIOLATED) +gpio_ib_mode_sel[30] 0.500000 1.399654 -0.899654 (VIOLATED) +gpio_oeb[30] 0.500000 1.399650 -0.899650 (VIOLATED) +gpio_loopback_zero[30] 0.500000 1.399647 -0.899647 (VIOLATED) +gpio_analog_en[2] 0.500000 1.397725 -0.897725 (VIOLATED) +gpio_analog_pol[2] 0.500000 1.397726 -0.897726 (VIOLATED) +gpio_dm0[2] 0.500000 1.397725 -0.897725 (VIOLATED) +gpio_slow_sel[2] 0.500000 1.397725 -0.897725 (VIOLATED) +gpio_analog_sel[2] 0.500000 1.397724 -0.897724 (VIOLATED) +gpio_holdover[2] 0.500000 1.397723 -0.897723 (VIOLATED) +gpio_ib_mode_sel[2] 0.500000 1.397722 -0.897722 (VIOLATED) +gpio_vtrip_sel[2] 0.500000 1.397722 -0.897722 (VIOLATED) +gpio_loopback_zero[2] 0.500000 1.397720 -0.897720 (VIOLATED) +gpio_oeb[2] 0.500000 1.397720 -0.897720 (VIOLATED) +gpio_analog_en[9] 0.500000 1.395229 -0.895229 (VIOLATED) +gpio_analog_pol[9] 0.500000 1.395229 -0.895229 (VIOLATED) +gpio_dm0[9] 0.500000 1.395229 -0.895229 (VIOLATED) +gpio_slow_sel[9] 0.500000 1.395230 -0.895230 (VIOLATED) +gpio_analog_sel[9] 0.500000 1.395228 -0.895228 (VIOLATED) +gpio_holdover[9] 0.500000 1.395227 -0.895227 (VIOLATED) +gpio_ib_mode_sel[9] 0.500000 1.395225 -0.895225 (VIOLATED) +gpio_loopback_zero[9] 0.500000 1.395225 -0.895225 (VIOLATED) +gpio_oeb[9] 0.500000 1.395225 -0.895225 (VIOLATED) +gpio_vtrip_sel[9] 0.500000 1.395225 -0.895225 (VIOLATED) gpio_analog_en[3] 0.500000 1.394754 -0.894754 (VIOLATED) gpio_analog_pol[3] 0.500000 1.394754 -0.894754 (VIOLATED) gpio_dm0[3] 0.500000 1.394754 -0.894754 (VIOLATED) @@ -475,26 +471,26 @@ gpio_ib_mode_sel[3] 0.500000 1.394748 -0.894748 (VIOLAT gpio_oeb[3] 0.500000 1.394748 -0.894748 (VIOLATED) gpio_vtrip_sel[3] 0.500000 1.394749 -0.894749 (VIOLATED) gpio_loopback_zero[3] 0.500000 1.394745 -0.894745 (VIOLATED) -gpio_slow_sel[10] 0.500000 1.392736 -0.892736 (VIOLATED) -gpio_analog_en[10] 0.500000 1.392732 -0.892732 (VIOLATED) -gpio_analog_pol[10] 0.500000 1.392731 -0.892731 (VIOLATED) -gpio_dm0[10] 0.500000 1.392731 -0.892731 (VIOLATED) -gpio_analog_sel[10] 0.500000 1.392728 -0.892728 (VIOLATED) gpio_slow_sel[8] 0.500000 1.392728 -0.892728 (VIOLATED) gpio_analog_en[8] 0.500000 1.392727 -0.892727 (VIOLATED) gpio_dm0[8] 0.500000 1.392725 -0.892725 (VIOLATED) -gpio_holdover[10] 0.500000 1.392726 -0.892726 (VIOLATED) gpio_analog_pol[8] 0.500000 1.392724 -0.892724 (VIOLATED) gpio_analog_sel[8] 0.500000 1.392716 -0.892716 (VIOLATED) -gpio_vtrip_sel[10] 0.500000 1.392713 -0.892713 (VIOLATED) -gpio_ib_mode_sel[10] 0.500000 1.392710 -0.892710 (VIOLATED) -gpio_loopback_zero[10] 0.500000 1.392709 -0.892709 (VIOLATED) -gpio_oeb[10] 0.500000 1.392709 -0.892709 (VIOLATED) gpio_holdover[8] 0.500000 1.392700 -0.892700 (VIOLATED) gpio_vtrip_sel[8] 0.500000 1.392672 -0.892672 (VIOLATED) gpio_ib_mode_sel[8] 0.500000 1.392665 -0.892665 (VIOLATED) gpio_oeb[8] 0.500000 1.392658 -0.892658 (VIOLATED) gpio_loopback_zero[8] 0.500000 1.392634 -0.892634 (VIOLATED) +gpio_slow_sel[10] 0.500000 1.391966 -0.891966 (VIOLATED) +gpio_analog_en[10] 0.500000 1.391962 -0.891962 (VIOLATED) +gpio_analog_pol[10] 0.500000 1.391961 -0.891961 (VIOLATED) +gpio_dm0[10] 0.500000 1.391961 -0.891961 (VIOLATED) +gpio_analog_sel[10] 0.500000 1.391958 -0.891958 (VIOLATED) +gpio_holdover[10] 0.500000 1.391956 -0.891956 (VIOLATED) +gpio_vtrip_sel[10] 0.500000 1.391943 -0.891943 (VIOLATED) +gpio_ib_mode_sel[10] 0.500000 1.391941 -0.891941 (VIOLATED) +gpio_loopback_zero[10] 0.500000 1.391939 -0.891939 (VIOLATED) +gpio_oeb[10] 0.500000 1.391939 -0.891939 (VIOLATED) gpio_slow_sel[4] 0.500000 1.391773 -0.891773 (VIOLATED) gpio_analog_en[4] 0.500000 1.391772 -0.891772 (VIOLATED) gpio_analog_pol[4] 0.500000 1.391770 -0.891771 (VIOLATED) @@ -505,16 +501,16 @@ gpio_vtrip_sel[4] 0.500000 1.391757 -0.891757 (VIOLAT gpio_ib_mode_sel[4] 0.500000 1.391747 -0.891747 (VIOLATED) gpio_oeb[4] 0.500000 1.391739 -0.891739 (VIOLATED) gpio_loopback_zero[4] 0.500000 1.391707 -0.891707 (VIOLATED) -gpio_slow_sel[2] 0.500000 1.390411 -0.890411 (VIOLATED) -gpio_analog_en[2] 0.500000 1.390403 -0.890403 (VIOLATED) -gpio_dm0[2] 0.500000 1.390400 -0.890400 (VIOLATED) -gpio_analog_pol[2] 0.500000 1.390397 -0.890397 (VIOLATED) -gpio_analog_sel[2] 0.500000 1.390369 -0.890369 (VIOLATED) -gpio_holdover[2] 0.500000 1.390357 -0.890357 (VIOLATED) -gpio_vtrip_sel[2] 0.500000 1.390335 -0.890335 (VIOLATED) -gpio_ib_mode_sel[2] 0.500000 1.390329 -0.890329 (VIOLATED) -gpio_oeb[2] 0.500000 1.390323 -0.890323 (VIOLATED) -gpio_loopback_zero[2] 0.500000 1.390312 -0.890312 (VIOLATED) +gpio_analog_en[12] 0.500000 1.391029 -0.891029 (VIOLATED) +gpio_slow_sel[12] 0.500000 1.391029 -0.891029 (VIOLATED) +gpio_analog_pol[12] 0.500000 1.391027 -0.891027 (VIOLATED) +gpio_dm0[12] 0.500000 1.391028 -0.891028 (VIOLATED) +gpio_analog_sel[12] 0.500000 1.391024 -0.891024 (VIOLATED) +gpio_holdover[12] 0.500000 1.391022 -0.891022 (VIOLATED) +gpio_vtrip_sel[12] 0.500000 1.391018 -0.891018 (VIOLATED) +gpio_ib_mode_sel[12] 0.500000 1.391015 -0.891015 (VIOLATED) +gpio_oeb[12] 0.500000 1.391006 -0.891006 (VIOLATED) +gpio_loopback_zero[12] 0.500000 1.390984 -0.890984 (VIOLATED) gpio_slow_sel[7] 0.500000 1.390129 -0.890129 (VIOLATED) gpio_analog_en[7] 0.500000 1.390126 -0.890126 (VIOLATED) gpio_dm0[7] 0.500000 1.390123 -0.890123 (VIOLATED) @@ -555,21 +551,34 @@ gpio_vtrip_sel[6] 0.500000 1.387076 -0.887076 (VIOLAT gpio_ib_mode_sel[6] 0.500000 1.387073 -0.887073 (VIOLATED) gpio_oeb[6] 0.500000 1.387070 -0.887070 (VIOLATED) gpio_loopback_zero[6] 0.500000 1.387067 -0.887067 (VIOLATED) -gpio_out[8] 0.500000 0.787102 -0.287102 (VIOLATED) -mprj/output9/X 0.500000 0.786874 -0.286874 (VIOLATED) -gpio_out[7] 0.500000 0.765967 -0.265967 (VIOLATED) -mprj/output8/X 0.500000 0.765934 -0.265934 (VIOLATED) -mprj/clkbuf_0_wb_clk_i/A 0.500000 0.756282 -0.256282 (VIOLATED) -mprj/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 0.756278 -0.256278 (VIOLATED) -gpio_in[0] 0.500000 0.739389 -0.239389 (VIOLATED) -gpio_out[9] 0.500000 0.713158 -0.213158 (VIOLATED) -mprj/output10/X 0.500000 0.713150 -0.213150 (VIOLATED) -gpio_out[6] 0.500000 0.706022 -0.206022 (VIOLATED) -mprj/output7/X 0.500000 0.705996 -0.205996 (VIOLATED) -gpio_out[5] 0.500000 0.676930 -0.176930 (VIOLATED) -mprj/output6/X 0.500000 0.676737 -0.176737 (VIOLATED) +gpio_slow_sel[11] 0.500000 1.383067 -0.883066 (VIOLATED) +gpio_analog_en[11] 0.500000 1.383058 -0.883058 (VIOLATED) +gpio_dm0[11] 0.500000 1.383055 -0.883055 (VIOLATED) +gpio_analog_pol[11] 0.500000 1.383049 -0.883048 (VIOLATED) +gpio_analog_sel[11] 0.500000 1.383037 -0.883038 (VIOLATED) +gpio_holdover[11] 0.500000 1.383023 -0.883023 (VIOLATED) +gpio_vtrip_sel[11] 0.500000 1.382996 -0.882996 (VIOLATED) +gpio_ib_mode_sel[11] 0.500000 1.382989 -0.882989 (VIOLATED) +gpio_oeb[11] 0.500000 1.382982 -0.882982 (VIOLATED) +gpio_loopback_zero[11] 0.500000 1.382960 -0.882960 (VIOLATED) +gpio_out[31] 0.500000 0.909997 -0.409997 (VIOLATED) +mprj2/output10/X 0.500000 0.909951 -0.409951 (VIOLATED) +gpio_out[8] 0.500000 0.790006 -0.290006 (VIOLATED) +mprj/output9/X 0.500000 0.789777 -0.289777 (VIOLATED) +gpio_out[7] 0.500000 0.770677 -0.270677 (VIOLATED) +mprj/output8/X 0.500000 0.770644 -0.270644 (VIOLATED) +gpio_out[9] 0.500000 0.717858 -0.217858 (VIOLATED) +mprj/output10/X 0.500000 0.717849 -0.217849 (VIOLATED) +gpio_out[6] 0.500000 0.710704 -0.210704 (VIOLATED) +mprj/output7/X 0.500000 0.710679 -0.210679 (VIOLATED) +gpio_out[5] 0.500000 0.681642 -0.181642 (VIOLATED) +mprj/output6/X 0.500000 0.681447 -0.181447 (VIOLATED) mprj/output2/A 0.500000 0.658064 -0.158065 (VIOLATED) +mprj2/output2/A 0.500000 0.658064 -0.158065 (VIOLATED) mprj/ANTENNA_output2_A/DIODE 0.500000 0.658063 -0.158063 (VIOLATED) +mprj2/ANTENNA_output2_A/DIODE 0.500000 0.658063 -0.158063 (VIOLATED) +gpio_out[10] 0.500000 0.657557 -0.157557 (VIOLATED) +mprj/output11/X 0.500000 0.657552 -0.157552 (VIOLATED) mprj/ANTENNA__571__A2/DIODE 0.500000 0.653671 -0.153671 (VIOLATED) mprj/ANTENNA__578__A2/DIODE 0.500000 0.653671 -0.153671 (VIOLATED) mprj/ANTENNA__575__B1/DIODE 0.500000 0.653671 -0.153671 (VIOLATED) @@ -577,49 +586,82 @@ mprj/_571_/A2 0.500000 0.653671 -0.153671 (VIOLAT mprj/_578_/A2 0.500000 0.653671 -0.153671 (VIOLATED) mprj/_575_/B1 0.500000 0.653671 -0.153671 (VIOLATED) mprj/_580_/B1 0.500000 0.653671 -0.153671 (VIOLATED) +mprj2/ANTENNA__571__A2/DIODE 0.500000 0.653671 -0.153671 (VIOLATED) +mprj2/ANTENNA__578__A2/DIODE 0.500000 0.653671 -0.153671 (VIOLATED) +mprj2/ANTENNA__575__B1/DIODE 0.500000 0.653671 -0.153671 (VIOLATED) +mprj2/_571_/A2 0.500000 0.653671 -0.153671 (VIOLATED) +mprj2/_578_/A2 0.500000 0.653671 -0.153671 (VIOLATED) +mprj2/_575_/B1 0.500000 0.653671 -0.153671 (VIOLATED) +mprj2/_580_/B1 0.500000 0.653671 -0.153671 (VIOLATED) mprj/ANTENNA__580__B1/DIODE 0.500000 0.653671 -0.153671 (VIOLATED) +mprj2/ANTENNA__580__B1/DIODE 0.500000 0.653671 -0.153671 (VIOLATED) mprj/ANTENNA__564__X/DIODE 0.500000 0.653670 -0.153670 (VIOLATED) mprj/_564_/X 0.500000 0.653670 -0.153670 (VIOLATED) -gpio_out[10] 0.500000 0.652869 -0.152869 (VIOLATED) -mprj/output11/X 0.500000 0.652864 -0.152864 (VIOLATED) +mprj2/ANTENNA__564__X/DIODE 0.500000 0.653670 -0.153670 (VIOLATED) +mprj2/_564_/X 0.500000 0.653670 -0.153670 (VIOLATED) gpio_dm1[1] 0.500000 0.641239 -0.141239 (VIOLATED) gpio_dm0[1] 0.500000 0.641239 -0.141239 (VIOLATED) gpio_dm2[1] 0.500000 0.641238 -0.141238 (VIOLATED) gpio_out[1] 0.500000 0.641238 -0.141238 (VIOLATED) gpio_loopback_one[1] 0.500000 0.641237 -0.141237 (VIOLATED) -gpio_out[4] 0.500000 0.624788 -0.124788 (VIOLATED) -mprj/output5/X 0.500000 0.624784 -0.124784 (VIOLATED) -mprj/ANTENNA_fanout25_A/DIODE 0.500000 0.610539 -0.110539 (VIOLATED) -mprj/fanout25/A 0.500000 0.610538 -0.110538 (VIOLATED) -mprj/ANTENNA_fanout19_A/DIODE 0.500000 0.609941 -0.109941 (VIOLATED) -mprj/fanout19/A 0.500000 0.609931 -0.109931 (VIOLATED) -gpio_out[11] 0.500000 0.609269 -0.109269 (VIOLATED) -mprj/output12/X 0.500000 0.609263 -0.109263 (VIOLATED) -mprj/ANTENNA_input1_X/DIODE 0.500000 0.598489 -0.098489 (VIOLATED) -mprj/input1/X 0.500000 0.598489 -0.098489 (VIOLATED) -gpio_out[3] 0.500000 0.590284 -0.090284 (VIOLATED) -mprj/output4/X 0.500000 0.590282 -0.090282 (VIOLATED) -gpio_out[12] 0.500000 0.578072 -0.078072 (VIOLATED) -mprj/output3/X 0.500000 0.578070 -0.078070 (VIOLATED) -mprj/_339_/A 0.500000 0.576372 -0.076372 (VIOLATED) -mprj/_592_/A 0.500000 0.576372 -0.076372 (VIOLATED) -mprj/_642_/A 0.500000 0.576372 -0.076372 (VIOLATED) -mprj/_650_/A 0.500000 0.576372 -0.076372 (VIOLATED) -mprj/_660_/A 0.500000 0.576372 -0.076372 (VIOLATED) -mprj/_662_/A 0.500000 0.576372 -0.076372 (VIOLATED) -mprj/_669_/A 0.500000 0.576372 -0.076372 (VIOLATED) -mprj/_670_/A 0.500000 0.576372 -0.076372 (VIOLATED) -mprj/fanout21/X 0.500000 0.576372 -0.076372 (VIOLATED) -mprj/load_slew22/A 0.500000 0.576372 -0.076372 (VIOLATED) +gpio_out[4] 0.500000 0.629488 -0.129488 (VIOLATED) +mprj/output5/X 0.500000 0.629484 -0.129484 (VIOLATED) +gpio_out[30] 0.500000 0.614561 -0.114561 (VIOLATED) +mprj2/output9/X 0.500000 0.614560 -0.114560 (VIOLATED) +mprj2/ANTENNA_fanout25_A/DIODE 0.500000 0.607464 -0.107464 (VIOLATED) +mprj2/fanout25/A 0.500000 0.607463 -0.107463 (VIOLATED) +mprj/ANTENNA_fanout25_A/DIODE 0.500000 0.607461 -0.107461 (VIOLATED) +mprj/fanout25/A 0.500000 0.607459 -0.107459 (VIOLATED) +mprj2/ANTENNA_fanout19_A/DIODE 0.500000 0.606863 -0.106863 (VIOLATED) +mprj/ANTENNA_fanout19_A/DIODE 0.500000 0.606860 -0.106860 (VIOLATED) +mprj2/fanout19/A 0.500000 0.606852 -0.106852 (VIOLATED) +mprj/fanout19/A 0.500000 0.606849 -0.106849 (VIOLATED) +gpio_out[11] 0.500000 0.598483 -0.098483 (VIOLATED) +mprj/output12/X 0.500000 0.598480 -0.098480 (VIOLATED) +mprj2/ANTENNA_input1_X/DIODE 0.500000 0.595248 -0.095248 (VIOLATED) +mprj2/input1/X 0.500000 0.595248 -0.095248 (VIOLATED) +mprj/ANTENNA_input1_X/DIODE 0.500000 0.595245 -0.095245 (VIOLATED) +mprj/input1/X 0.500000 0.595245 -0.095245 (VIOLATED) +gpio_out[3] 0.500000 0.590128 -0.090128 (VIOLATED) +mprj/output4/X 0.500000 0.590126 -0.090126 (VIOLATED) +mprj/_339_/A 0.500000 0.576373 -0.076373 (VIOLATED) +mprj/_592_/A 0.500000 0.576373 -0.076373 (VIOLATED) +mprj/_642_/A 0.500000 0.576373 -0.076373 (VIOLATED) +mprj/_650_/A 0.500000 0.576373 -0.076373 (VIOLATED) +mprj/_660_/A 0.500000 0.576373 -0.076373 (VIOLATED) +mprj/_662_/A 0.500000 0.576373 -0.076373 (VIOLATED) +mprj/_669_/A 0.500000 0.576373 -0.076373 (VIOLATED) +mprj/_670_/A 0.500000 0.576373 -0.076373 (VIOLATED) +mprj/fanout21/X 0.500000 0.576373 -0.076373 (VIOLATED) +mprj/load_slew22/A 0.500000 0.576373 -0.076373 (VIOLATED) +mprj2/_339_/A 0.500000 0.576373 -0.076373 (VIOLATED) +mprj2/_592_/A 0.500000 0.576373 -0.076373 (VIOLATED) +mprj2/_642_/A 0.500000 0.576373 -0.076373 (VIOLATED) +mprj2/_650_/A 0.500000 0.576373 -0.076373 (VIOLATED) +mprj2/_660_/A 0.500000 0.576373 -0.076373 (VIOLATED) +mprj2/_662_/A 0.500000 0.576373 -0.076373 (VIOLATED) +mprj2/_669_/A 0.500000 0.576373 -0.076373 (VIOLATED) +mprj2/_670_/A 0.500000 0.576373 -0.076373 (VIOLATED) +mprj2/fanout21/X 0.500000 0.576373 -0.076373 (VIOLATED) +mprj2/load_slew22/A 0.500000 0.576373 -0.076373 (VIOLATED) +gpio_out[2] 0.500000 0.571311 -0.071311 (VIOLATED) +mprj/output2/X 0.500000 0.571310 -0.071310 (VIOLATED) mprj/output11/A 0.500000 0.570654 -0.070654 (VIOLATED) +mprj2/output11/A 0.500000 0.570654 -0.070654 (VIOLATED) mprj/ANTENNA_output11_A/DIODE 0.500000 0.570652 -0.070652 (VIOLATED) +mprj2/ANTENNA_output11_A/DIODE 0.500000 0.570652 -0.070652 (VIOLATED) +gpio_out[12] 0.500000 0.565883 -0.065883 (VIOLATED) +mprj/output3/X 0.500000 0.565882 -0.065882 (VIOLATED) mprj/ANTENNA__590__X/DIODE 0.500000 0.565876 -0.065876 (VIOLATED) mprj/_590_/X 0.500000 0.565876 -0.065876 (VIOLATED) -gpio_out[2] 0.500000 0.550683 -0.050683 (VIOLATED) -mprj/output2/X 0.500000 0.550682 -0.050682 (VIOLATED) +mprj2/ANTENNA__590__X/DIODE 0.500000 0.565876 -0.065876 (VIOLATED) +mprj2/_590_/X 0.500000 0.565876 -0.065876 (VIOLATED) mprj/_665_/A 0.500000 0.531848 -0.031848 (VIOLATED) +mprj2/_665_/A 0.500000 0.531848 -0.031848 (VIOLATED) mprj/_663_/A 0.500000 0.531848 -0.031848 (VIOLATED) +mprj2/_663_/A 0.500000 0.531848 -0.031848 (VIOLATED) mprj/_615_/A 0.500000 0.531848 -0.031848 (VIOLATED) +mprj2/_615_/A 0.500000 0.531848 -0.031848 (VIOLATED) mprj/_610_/A 0.500000 0.531847 -0.031847 (VIOLATED) mprj/_611_/A 0.500000 0.531847 -0.031847 (VIOLATED) mprj/_612_/A 0.500000 0.531847 -0.031847 (VIOLATED) @@ -627,32 +669,96 @@ mprj/_614_/A 0.500000 0.531847 -0.031847 (VIOLAT mprj/_664_/A 0.500000 0.531847 -0.031847 (VIOLATED) mprj/fanout17/X 0.500000 0.531847 -0.031847 (VIOLATED) mprj/max_cap18/A 0.500000 0.531847 -0.031847 (VIOLATED) -mprj/output4/A 0.500000 0.524350 -0.024350 (VIOLATED) -mprj/ANTENNA_output4_A/DIODE 0.500000 0.524348 -0.024348 (VIOLATED) -mprj/_386_/A 0.500000 0.522133 -0.022133 (VIOLATED) -mprj/ANTENNA__386__A/DIODE 0.500000 0.522128 -0.022128 (VIOLATED) -mprj/_568_/B 0.500000 0.522126 -0.022127 (VIOLATED) -mprj/_572_/B 0.500000 0.522126 -0.022127 (VIOLATED) -mprj/ANTENNA__572__B/DIODE 0.500000 0.522126 -0.022126 (VIOLATED) -mprj/ANTENNA__568__B/DIODE 0.500000 0.522126 -0.022126 (VIOLATED) -mprj/ANTENNA__384__Y/DIODE 0.500000 0.522125 -0.022125 (VIOLATED) -mprj/ANTENNA__579__A2/DIODE 0.500000 0.522125 -0.022125 (VIOLATED) -mprj/_384_/Y 0.500000 0.522125 -0.022125 (VIOLATED) -mprj/_579_/A2 0.500000 0.522125 -0.022125 (VIOLATED) +mprj2/_610_/A 0.500000 0.531847 -0.031847 (VIOLATED) +mprj2/_611_/A 0.500000 0.531847 -0.031847 (VIOLATED) +mprj2/_612_/A 0.500000 0.531847 -0.031847 (VIOLATED) +mprj2/_614_/A 0.500000 0.531847 -0.031847 (VIOLATED) +mprj2/_664_/A 0.500000 0.531847 -0.031847 (VIOLATED) +mprj2/fanout17/X 0.500000 0.531847 -0.031847 (VIOLATED) +mprj2/max_cap18/A 0.500000 0.531847 -0.031847 (VIOLATED) +gpio_dm1[29] 0.500000 0.527854 -0.027854 (VIOLATED) +gpio_inp_dis[29] 0.500000 0.527853 -0.027853 (VIOLATED) +gpio_dm2[29] 0.500000 0.527852 -0.027852 (VIOLATED) +gpio_loopback_one[29] 0.500000 0.527850 -0.027850 (VIOLATED) +mprj2/output4/A 0.500000 0.524350 -0.024350 (VIOLATED) +mprj2/ANTENNA_output4_A/DIODE 0.500000 0.524348 -0.024348 (VIOLATED) +mprj/output4/A 0.500000 0.524348 -0.024348 (VIOLATED) +mprj/ANTENNA_output4_A/DIODE 0.500000 0.524346 -0.024346 (VIOLATED) +mprj2/_386_/A 0.500000 0.522133 -0.022133 (VIOLATED) +mprj/_386_/A 0.500000 0.522131 -0.022131 (VIOLATED) +mprj2/ANTENNA__386__A/DIODE 0.500000 0.522128 -0.022128 (VIOLATED) +mprj/ANTENNA__386__A/DIODE 0.500000 0.522126 -0.022127 (VIOLATED) +mprj2/_568_/B 0.500000 0.522126 -0.022127 (VIOLATED) +mprj2/_572_/B 0.500000 0.522126 -0.022127 (VIOLATED) +mprj2/ANTENNA__572__B/DIODE 0.500000 0.522126 -0.022126 (VIOLATED) +mprj2/ANTENNA__568__B/DIODE 0.500000 0.522126 -0.022126 (VIOLATED) +mprj2/ANTENNA__384__Y/DIODE 0.500000 0.522125 -0.022125 (VIOLATED) +mprj2/ANTENNA__579__A2/DIODE 0.500000 0.522125 -0.022125 (VIOLATED) +mprj2/_384_/Y 0.500000 0.522125 -0.022125 (VIOLATED) +mprj2/_579_/A2 0.500000 0.522125 -0.022125 (VIOLATED) +mprj/_572_/B 0.500000 0.522125 -0.022125 (VIOLATED) +mprj/ANTENNA__572__B/DIODE 0.500000 0.522125 -0.022125 (VIOLATED) +mprj/_568_/B 0.500000 0.522125 -0.022125 (VIOLATED) +mprj/ANTENNA__568__B/DIODE 0.500000 0.522125 -0.022125 (VIOLATED) +mprj/ANTENNA__384__Y/DIODE 0.500000 0.522123 -0.022123 (VIOLATED) +mprj/ANTENNA__579__A2/DIODE 0.500000 0.522123 -0.022123 (VIOLATED) +mprj/_384_/Y 0.500000 0.522123 -0.022123 (VIOLATED) +mprj/_579_/A2 0.500000 0.522123 -0.022123 (VIOLATED) +gpio_dm1[28] 0.500000 0.515055 -0.015055 (VIOLATED) +gpio_inp_dis[28] 0.500000 0.515052 -0.015052 (VIOLATED) +gpio_dm2[28] 0.500000 0.515051 -0.015051 (VIOLATED) +gpio_loopback_one[28] 0.500000 0.515049 -0.015049 (VIOLATED) +gpio_dm1[27] 0.500000 0.514664 -0.014664 (VIOLATED) +gpio_inp_dis[27] 0.500000 0.514664 -0.014664 (VIOLATED) +gpio_dm2[27] 0.500000 0.514663 -0.014663 (VIOLATED) +gpio_loopback_one[27] 0.500000 0.514661 -0.014661 (VIOLATED) +gpio_dm1[24] 0.500000 0.508447 -0.008447 (VIOLATED) +gpio_inp_dis[24] 0.500000 0.508443 -0.008443 (VIOLATED) +gpio_dm2[24] 0.500000 0.508443 -0.008443 (VIOLATED) +gpio_loopback_one[24] 0.500000 0.508440 -0.008440 (VIOLATED) +gpio_dm1[26] 0.500000 0.507663 -0.007663 (VIOLATED) +gpio_inp_dis[26] 0.500000 0.507662 -0.007662 (VIOLATED) +gpio_dm2[26] 0.500000 0.507662 -0.007662 (VIOLATED) +gpio_loopback_one[26] 0.500000 0.507660 -0.007660 (VIOLATED) +gpio_dm1[33] 0.500000 0.507024 -0.007024 (VIOLATED) +gpio_inp_dis[33] 0.500000 0.507024 -0.007024 (VIOLATED) +gpio_dm2[33] 0.500000 0.507023 -0.007023 (VIOLATED) +gpio_loopback_one[33] 0.500000 0.507021 -0.007021 (VIOLATED) +gpio_dm1[34] 0.500000 0.505710 -0.005710 (VIOLATED) +gpio_inp_dis[34] 0.500000 0.505709 -0.005709 (VIOLATED) +gpio_dm2[34] 0.500000 0.505702 -0.005702 (VIOLATED) +gpio_loopback_one[34] 0.500000 0.505700 -0.005700 (VIOLATED) +gpio_dm1[25] 0.500000 0.505531 -0.005531 (VIOLATED) +gpio_inp_dis[25] 0.500000 0.505530 -0.005530 (VIOLATED) +gpio_dm2[25] 0.500000 0.505523 -0.005523 (VIOLATED) +gpio_loopback_one[25] 0.500000 0.505519 -0.005519 (VIOLATED) gpio_dm1[7] 0.500000 0.502055 -0.002055 (VIOLATED) gpio_inp_dis[7] 0.500000 0.502054 -0.002054 (VIOLATED) gpio_dm2[7] 0.500000 0.502054 -0.002054 (VIOLATED) gpio_loopback_one[7] 0.500000 0.502053 -0.002053 (VIOLATED) +gpio_dm1[32] 0.500000 0.501328 -0.001328 (VIOLATED) +gpio_inp_dis[32] 0.500000 0.501323 -0.001323 (VIOLATED) +gpio_dm2[32] 0.500000 0.501317 -0.001317 (VIOLATED) +gpio_loopback_one[32] 0.500000 0.501314 -0.001314 (VIOLATED) +gpio_dm1[30] 0.500000 0.501148 -0.001148 (VIOLATED) +gpio_inp_dis[30] 0.500000 0.501148 -0.001148 (VIOLATED) +gpio_dm2[30] 0.500000 0.501147 -0.001147 (VIOLATED) +gpio_loopback_one[30] 0.500000 0.501145 -0.001145 (VIOLATED) max fanout Pin Limit Fanout Slack --------------------------------------------------------- mprj/wire20/X 10 19 -9 (VIOLATED) +mprj2/wire20/X 10 19 -9 (VIOLATED) mprj/clkbuf_0_wb_clk_i/X 10 17 -7 (VIOLATED) +mprj2/clkbuf_0_wb_clk_i/X 10 17 -7 (VIOLATED) mprj/load_slew26/X 10 15 -5 (VIOLATED) +mprj2/load_slew26/X 10 15 -5 (VIOLATED) mprj/clkbuf_3_6_0_wb_clk_i/X 10 12 -2 (VIOLATED) mprj/clkbuf_3_7_0_wb_clk_i/X 10 12 -2 (VIOLATED) +mprj2/clkbuf_3_6_0_wb_clk_i/X 10 12 -2 (VIOLATED) +mprj2/clkbuf_3_7_0_wb_clk_i/X 10 12 -2 (VIOLATED) mprj/_384_/Y 10 11 (VIOLATED) mprj/_385_/Y 10 11 (VIOLATED) mprj/_564_/X 10 11 (VIOLATED) @@ -662,34 +768,36 @@ mprj/clkbuf_3_2_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_3_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_4_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_5_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/_384_/Y 10 11 (VIOLATED) +mprj2/_385_/Y 10 11 (VIOLATED) +mprj2/_564_/X 10 11 (VIOLATED) +mprj2/clkbuf_3_0_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_1_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_2_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_3_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_4_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_5_0_wb_clk_i/X 10 11 (VIOLATED) max capacitance Pin Limit Cap Slack ------------------------------------------------------------------------ -gpio_loopback_zero[35] 0.200000 0.380934 -0.180934 (VIOLATED) -gpio_loopback_zero[32] 0.200000 0.380445 -0.180445 (VIOLATED) +gpio_in[0] 0.200000 0.596999 -0.396999 (VIOLATED) +mprj2/output2/X 0.151987 0.467476 -0.315489 (VIOLATED) +mprj2/output4/X 0.151987 0.425970 -0.273983 (VIOLATED) +mprj2/output5/X 0.151987 0.355557 -0.203570 (VIOLATED) +gpio_loopback_zero[35] 0.200000 0.381737 -0.181737 (VIOLATED) gpio_loopback_zero[19] 0.200000 0.380407 -0.180407 (VIOLATED) gpio_loopback_zero[15] 0.200000 0.380394 -0.180394 (VIOLATED) gpio_loopback_zero[37] 0.200000 0.380343 -0.180343 (VIOLATED) -gpio_loopback_zero[26] 0.200000 0.380334 -0.180334 (VIOLATED) -gpio_loopback_zero[25] 0.200000 0.380276 -0.180276 (VIOLATED) -gpio_loopback_zero[36] 0.200000 0.380070 -0.180070 (VIOLATED) -gpio_loopback_zero[27] 0.200000 0.380069 -0.180069 (VIOLATED) +gpio_loopback_zero[36] 0.200000 0.380186 -0.180186 (VIOLATED) gpio_loopback_zero[20] 0.200000 0.380034 -0.180034 (VIOLATED) -gpio_loopback_zero[29] 0.200000 0.379958 -0.179958 (VIOLATED) gpio_loopback_zero[22] 0.200000 0.379779 -0.179779 (VIOLATED) gpio_loopback_zero[21] 0.200000 0.379767 -0.179767 (VIOLATED) gpio_loopback_zero[39] 0.200000 0.379719 -0.179719 (VIOLATED) -gpio_loopback_zero[34] 0.200000 0.379654 -0.179654 (VIOLATED) -gpio_loopback_zero[31] 0.200000 0.379488 -0.179488 (VIOLATED) -gpio_loopback_zero[30] 0.200000 0.379409 -0.179409 (VIOLATED) gpio_loopback_zero[42] 0.200000 0.379241 -0.179241 (VIOLATED) -gpio_loopback_zero[28] 0.200000 0.379237 -0.179237 (VIOLATED) gpio_loopback_zero[23] 0.200000 0.379213 -0.179213 (VIOLATED) gpio_loopback_zero[0] 0.200000 0.379088 -0.179088 (VIOLATED) -gpio_loopback_zero[33] 0.200000 0.378875 -0.178875 (VIOLATED) -gpio_loopback_zero[24] 0.200000 0.378833 -0.178833 (VIOLATED) gpio_loopback_zero[38] 0.200000 0.378622 -0.178622 (VIOLATED) gpio_loopback_zero[18] 0.200000 0.378593 -0.178593 (VIOLATED) gpio_loopback_zero[43] 0.200000 0.378344 -0.178344 (VIOLATED) @@ -699,25 +807,42 @@ gpio_loopback_zero[41] 0.200000 0.377904 -0.177904 (VIOLAT gpio_loopback_zero[40] 0.200000 0.377832 -0.177832 (VIOLATED) gpio_loopback_zero[14] 0.200000 0.377729 -0.177729 (VIOLATED) gpio_loopback_zero[13] 0.200000 0.377175 -0.177175 (VIOLATED) -gpio_loopback_zero[11] 0.200000 0.314006 -0.114006 (VIOLATED) -gpio_loopback_zero[12] 0.200000 0.313844 -0.113844 (VIOLATED) +gpio_in[1] 0.200000 0.324624 -0.124624 (VIOLATED) +gpio_loopback_zero[31] 0.200000 0.321392 -0.121392 (VIOLATED) +mprj2/output6/X 0.151987 0.271978 -0.119991 (VIOLATED) +gpio_loopback_zero[26] 0.200000 0.318348 -0.118348 (VIOLATED) +gpio_loopback_zero[29] 0.200000 0.318100 -0.118100 (VIOLATED) +gpio_loopback_zero[25] 0.200000 0.317784 -0.117784 (VIOLATED) +gpio_loopback_zero[28] 0.200000 0.316903 -0.116903 (VIOLATED) +gpio_loopback_zero[33] 0.200000 0.316693 -0.116693 (VIOLATED) +gpio_loopback_zero[27] 0.200000 0.316263 -0.116263 (VIOLATED) +gpio_loopback_zero[32] 0.200000 0.316216 -0.116216 (VIOLATED) +gpio_loopback_zero[24] 0.200000 0.314619 -0.114619 (VIOLATED) +gpio_loopback_zero[34] 0.200000 0.314183 -0.114183 (VIOLATED) +gpio_loopback_zero[30] 0.200000 0.313905 -0.113905 (VIOLATED) +gpio_loopback_zero[2] 0.200000 0.313637 -0.113637 (VIOLATED) gpio_loopback_zero[9] 0.200000 0.313087 -0.113087 (VIOLATED) gpio_loopback_zero[3] 0.200000 0.312938 -0.112938 (VIOLATED) -gpio_loopback_zero[10] 0.200000 0.312422 -0.112422 (VIOLATED) +gpio_loopback_zero[10] 0.200000 0.312249 -0.112249 (VIOLATED) gpio_loopback_zero[8] 0.200000 0.312219 -0.112219 (VIOLATED) gpio_loopback_zero[4] 0.200000 0.312034 -0.112034 (VIOLATED) +gpio_loopback_zero[12] 0.200000 0.311923 -0.111923 (VIOLATED) gpio_loopback_zero[7] 0.200000 0.311750 -0.111750 (VIOLATED) -gpio_loopback_zero[2] 0.200000 0.311731 -0.111731 (VIOLATED) gpio_loopback_zero[5] 0.200000 0.311267 -0.111267 (VIOLATED) gpio_loopback_zero[6] 0.200000 0.311086 -0.111086 (VIOLATED) gpio_loopback_zero[1] 0.200000 0.311072 -0.111072 (VIOLATED) +gpio_loopback_zero[11] 0.200000 0.310038 -0.110038 (VIOLATED) +mprj2/output3/X 0.151987 0.237348 -0.085361 (VIOLATED) +mprj2/output12/X 0.151987 0.210694 -0.058707 (VIOLATED) +mprj2/output7/X 0.151987 0.200669 -0.048682 (VIOLATED) +mprj2/output11/X 0.151987 0.156653 -0.004666 (VIOLATED) =========================================================================== report_parasitic_annotation -report_unannotated ============================================================================ -Found 217 unannotated drivers. +Found 223 unannotated drivers. analog_io[0] analog_io[10] analog_io[11] @@ -935,18 +1060,24 @@ Found 217 unannotated drivers. mprj/clkload3/X mprj/clkload4/X mprj/clkload5/X + mprj2/clkload0/X + mprj2/clkload1/X + mprj2/clkload2/X + mprj2/clkload3/X + mprj2/clkload4/X + mprj2/clkload5/X Found 0 partially unannotated drivers. =========================================================================== -max slew violation count 592 -max fanout violation count 14 -max cap violation count 44 +max slew violation count 693 +max fanout violation count 28 +max cap violation count 54 ============================================================================ =========================================================================== check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks =========================================================================== -Warning: There are 84 unclocked register/latch pins. +Warning: There are 168 unclocked register/latch pins. mprj/_675_/CLK mprj/_676_/CLK mprj/_677_/CLK @@ -1031,7 +1162,91 @@ Warning: There are 84 unclocked register/latch pins. mprj/_756_/CLK mprj/_757_/CLK mprj/_758_/CLK -Warning: There are 183 unconstrained endpoints. + mprj2/_675_/CLK + mprj2/_676_/CLK + mprj2/_677_/CLK + mprj2/_678_/CLK + mprj2/_679_/CLK + mprj2/_680_/CLK + mprj2/_681_/CLK + mprj2/_682_/CLK + mprj2/_683_/CLK + mprj2/_684_/CLK + mprj2/_685_/CLK + mprj2/_686_/CLK + mprj2/_687_/CLK + mprj2/_688_/CLK + mprj2/_689_/CLK + mprj2/_690_/CLK + mprj2/_691_/CLK + mprj2/_692_/CLK + mprj2/_693_/CLK + mprj2/_694_/CLK + mprj2/_695_/CLK + mprj2/_696_/CLK + mprj2/_697_/CLK + mprj2/_698_/CLK + mprj2/_699_/CLK + mprj2/_700_/CLK + mprj2/_701_/CLK + mprj2/_702_/CLK + mprj2/_703_/CLK + mprj2/_704_/CLK + mprj2/_705_/CLK + mprj2/_706_/CLK + mprj2/_707_/CLK + mprj2/_708_/CLK + mprj2/_709_/CLK + mprj2/_710_/CLK + mprj2/_711_/CLK + mprj2/_712_/CLK + mprj2/_713_/CLK + mprj2/_714_/CLK + mprj2/_715_/CLK + mprj2/_716_/CLK + mprj2/_717_/CLK + mprj2/_718_/CLK + mprj2/_719_/CLK + mprj2/_720_/CLK + mprj2/_721_/CLK + mprj2/_722_/CLK + mprj2/_723_/CLK + mprj2/_724_/CLK + mprj2/_725_/CLK + mprj2/_726_/CLK + mprj2/_727_/CLK + mprj2/_728_/CLK + mprj2/_729_/CLK + mprj2/_730_/CLK + mprj2/_731_/CLK + mprj2/_732_/CLK + mprj2/_733_/CLK + mprj2/_734_/CLK + mprj2/_735_/CLK + mprj2/_736_/CLK + mprj2/_737_/CLK + mprj2/_738_/CLK + mprj2/_739_/CLK + mprj2/_740_/CLK + mprj2/_741_/CLK + mprj2/_742_/CLK + mprj2/_743_/CLK + mprj2/_744_/CLK + mprj2/_745_/CLK + mprj2/_746_/CLK + mprj2/_747_/CLK + mprj2/_748_/CLK + mprj2/_749_/CLK + mprj2/_750_/CLK + mprj2/_751_/CLK + mprj2/_752_/CLK + mprj2/_753_/CLK + mprj2/_754_/CLK + mprj2/_755_/CLK + mprj2/_756_/CLK + mprj2/_757_/CLK + mprj2/_758_/CLK +Warning: There are 278 unconstrained endpoints. analog_io[0] analog_io[10] analog_io[11] @@ -1123,7 +1338,18 @@ Warning: There are 183 unconstrained endpoints. gpio_out[10] gpio_out[11] gpio_out[12] + gpio_out[24] + gpio_out[25] + gpio_out[26] + gpio_out[27] + gpio_out[28] + gpio_out[29] gpio_out[2] + gpio_out[30] + gpio_out[31] + gpio_out[32] + gpio_out[33] + gpio_out[34] gpio_out[3] gpio_out[4] gpio_out[5] @@ -1215,3 +1441,87 @@ Warning: There are 183 unconstrained endpoints. mprj/_756_/D mprj/_757_/D mprj/_758_/D + mprj2/_675_/D + mprj2/_676_/D + mprj2/_677_/D + mprj2/_678_/D + mprj2/_679_/D + mprj2/_680_/D + mprj2/_681_/D + mprj2/_682_/D + mprj2/_683_/D + mprj2/_684_/D + mprj2/_685_/D + mprj2/_686_/D + mprj2/_687_/D + mprj2/_688_/D + mprj2/_689_/D + mprj2/_690_/D + mprj2/_691_/D + mprj2/_692_/D + mprj2/_693_/D + mprj2/_694_/D + mprj2/_695_/D + mprj2/_696_/D + mprj2/_697_/D + mprj2/_698_/D + mprj2/_699_/D + mprj2/_700_/D + mprj2/_701_/D + mprj2/_702_/D + mprj2/_703_/D + mprj2/_704_/D + mprj2/_705_/D + mprj2/_706_/D + mprj2/_707_/D + mprj2/_708_/D + mprj2/_709_/D + mprj2/_710_/D + mprj2/_711_/D + mprj2/_712_/D + mprj2/_713_/D + mprj2/_714_/D + mprj2/_715_/D + mprj2/_716_/D + mprj2/_717_/D + mprj2/_718_/D + mprj2/_719_/D + mprj2/_720_/D + mprj2/_721_/D + mprj2/_722_/D + mprj2/_723_/D + mprj2/_724_/D + mprj2/_725_/D + mprj2/_726_/D + mprj2/_727_/D + mprj2/_728_/D + mprj2/_729_/D + mprj2/_730_/D + mprj2/_731_/D + mprj2/_732_/D + mprj2/_733_/D + mprj2/_734_/D + mprj2/_735_/D + mprj2/_736_/D + mprj2/_737_/D + mprj2/_738_/D + mprj2/_739_/D + mprj2/_740_/D + mprj2/_741_/D + mprj2/_742_/D + mprj2/_743_/D + mprj2/_744_/D + mprj2/_745_/D + mprj2/_746_/D + mprj2/_747_/D + mprj2/_748_/D + mprj2/_749_/D + mprj2/_750_/D + mprj2/_751_/D + mprj2/_752_/D + mprj2/_753_/D + mprj2/_754_/D + mprj2/_755_/D + mprj2/_756_/D + mprj2/_757_/D + mprj2/_758_/D diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_tt_025C_1v80/clock.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_tt_025C_1v80/clock.rpt index 157741a..bd8fa71 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_tt_025C_1v80/clock.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_tt_025C_1v80/clock.rpt @@ -19,20 +19,20 @@ Clock __VIRTUAL_CLK__ rise -> rise min max 0.000000 0.000000 source latency -3.002758 network latency mprj/_713_/CLK - 3.111428 network latency mprj/_683_/CLK +4.445634 network latency mprj/_713_/CLK + 4.718156 network latency mprj2/_683_/CLK --------------- -3.002758 3.111428 latency - 0.108670 skew +4.445634 4.718156 latency + 0.272522 skew rise -> fall min max 0.000000 0.000000 source latency -2.763211 network latency mprj/_713_/CLK - 2.845726 network latency mprj/_683_/CLK +3.707912 network latency mprj/_713_/CLK + 3.902261 network latency mprj2/_683_/CLK --------------- -2.763211 2.845726 latency - 0.082515 skew +3.707912 3.902261 latency + 0.194349 skew diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_tt_025C_1v80/max.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_tt_025C_1v80/max.rpt index cb14692..49f6b32 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_tt_025C_1v80/max.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_tt_025C_1v80/max.rpt @@ -4,36 +4,8 @@ report_checks -path_delay max (Setup) ============================================================================ ======================= min_tt_025C_1v80 Corner =================================== -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380276 1.695480 1.232070 3.232070 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.695817 0.000000 3.232070 ^ gpio_slow_sel[25] (out) - 3.232070 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.232070 data arrival time ---------------------------------------------------------------------------------------------- - 4.517930 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -42,10 +14,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 1.695480 1.232027 3.232027 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.695816 0.000000 3.232027 ^ gpio_dm1[25] (out) - 3.232027 data arrival time + 11 0.381737 1.699622 1.231135 3.231135 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.699639 0.000000 3.231135 ^ gpio_slow_sel[35] (out) + 3.231135 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -55,13 +27,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232027 data arrival time + -3.231135 data arrival time --------------------------------------------------------------------------------------------- - 4.517973 slack (MET) + 4.518865 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -70,10 +42,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 1.695480 1.231955 3.231955 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.695813 0.000000 3.231955 ^ gpio_analog_en[25] (out) - 3.231955 data arrival time + 11 0.381737 1.699622 1.231093 3.231093 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.699639 0.000000 3.231093 ^ gpio_dm1[35] (out) + 3.231093 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -83,13 +55,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231955 data arrival time + -3.231093 data arrival time --------------------------------------------------------------------------------------------- - 4.518045 slack (MET) + 4.518907 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -98,10 +70,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 1.695480 1.231905 3.231905 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.695812 0.000000 3.231905 ^ gpio_dm0[25] (out) - 3.231905 data arrival time + 11 0.381737 1.699622 1.231043 3.231043 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.699639 0.000000 3.231043 ^ gpio_analog_en[35] (out) + 3.231043 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -111,13 +83,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231905 data arrival time + -3.231043 data arrival time --------------------------------------------------------------------------------------------- - 4.518095 slack (MET) + 4.518957 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -126,10 +98,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 1.695480 1.231753 3.231753 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.695807 0.000000 3.231753 ^ gpio_analog_pol[25] (out) - 3.231753 data arrival time + 11 0.381737 1.699622 1.230901 3.230901 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.699638 0.000000 3.230901 ^ gpio_dm0[35] (out) + 3.230901 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -139,13 +111,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231753 data arrival time + -3.230901 data arrival time --------------------------------------------------------------------------------------------- - 4.518247 slack (MET) + 4.519099 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -154,10 +126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 1.694335 1.229791 3.229791 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.694400 0.000000 3.229791 ^ gpio_slow_sel[32] (out) - 3.229791 data arrival time + 11 0.381737 1.699622 1.230797 3.230797 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.699637 0.000000 3.230797 ^ gpio_analog_pol[35] (out) + 3.230797 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -167,13 +139,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229791 data arrival time + -3.230797 data arrival time --------------------------------------------------------------------------------------------- - 4.520209 slack (MET) + 4.519203 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -182,10 +154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 1.695480 1.229622 3.229622 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.695742 0.000000 3.229622 ^ gpio_analog_sel[25] (out) - 3.229622 data arrival time + 11 0.381737 1.699622 1.230343 3.230343 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.699634 0.000000 3.230343 ^ gpio_analog_sel[35] (out) + 3.230343 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -195,13 +167,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229622 data arrival time + -3.230343 data arrival time --------------------------------------------------------------------------------------------- - 4.520379 slack (MET) + 4.519657 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -210,10 +182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 1.694335 1.229534 3.229534 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.694397 0.000000 3.229534 ^ gpio_dm1[32] (out) - 3.229534 data arrival time + 11 0.381737 1.699622 1.230246 3.230246 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.699633 0.000000 3.230246 ^ gpio_dm2[35] (out) + 3.230246 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -223,13 +195,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229534 data arrival time + -3.230246 data arrival time --------------------------------------------------------------------------------------------- - 4.520466 slack (MET) + 4.519754 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -238,10 +210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 1.694335 1.229187 3.229187 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.694392 0.000000 3.229187 ^ gpio_analog_en[32] (out) - 3.229187 data arrival time + 11 0.381737 1.699622 1.230134 3.230134 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.699633 0.000000 3.230134 ^ gpio_holdover[35] (out) + 3.230134 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -251,13 +223,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229187 data arrival time + -3.230134 data arrival time --------------------------------------------------------------------------------------------- - 4.520813 slack (MET) + 4.519866 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -266,10 +238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 1.692976 1.229166 3.229166 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.693070 0.000000 3.229166 ^ gpio_slow_sel[36] (out) - 3.229166 data arrival time + 11 0.381737 1.699622 1.230022 3.230022 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.699632 0.000000 3.230022 ^ gpio_out[35] (out) + 3.230022 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -279,13 +251,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229166 data arrival time + -3.230022 data arrival time --------------------------------------------------------------------------------------------- - 4.520834 slack (MET) + 4.519979 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -294,10 +266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 1.695480 1.229079 3.229079 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.695727 0.000000 3.229079 ^ gpio_dm2[25] (out) - 3.229079 data arrival time + 11 0.381737 1.699622 1.229630 3.229630 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.699630 0.000000 3.229630 ^ gpio_vtrip_sel[35] (out) + 3.229630 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -307,13 +279,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229079 data arrival time + -3.229630 data arrival time --------------------------------------------------------------------------------------------- - 4.520921 slack (MET) + 4.520370 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -322,10 +294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 1.692977 1.229024 3.229024 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.693069 0.000000 3.229024 ^ gpio_slow_sel[27] (out) - 3.229024 data arrival time + 11 0.380186 1.693504 1.229540 3.229541 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.693598 0.000000 3.229541 ^ gpio_slow_sel[36] (out) + 3.229541 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -335,13 +307,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229024 data arrival time + -3.229541 data arrival time --------------------------------------------------------------------------------------------- - 4.520976 slack (MET) + 4.520460 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -350,10 +322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 1.692977 1.228982 3.228982 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.693068 0.000000 3.228982 ^ gpio_dm1[27] (out) - 3.228982 data arrival time + 11 0.380186 1.693504 1.229291 3.229291 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.693594 0.000000 3.229291 ^ gpio_dm1[36] (out) + 3.229291 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -363,13 +335,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228982 data arrival time + -3.229291 data arrival time --------------------------------------------------------------------------------------------- - 4.521018 slack (MET) + 4.520709 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -378,10 +350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 1.694335 1.228916 3.228916 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.694389 0.000000 3.228916 ^ gpio_dm0[32] (out) - 3.228916 data arrival time + 11 0.381737 1.699622 1.229202 3.229202 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.699628 0.000000 3.229202 ^ gpio_ib_mode_sel[35] (out) + 3.229202 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -391,13 +363,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228916 data arrival time + -3.229202 data arrival time --------------------------------------------------------------------------------------------- - 4.521084 slack (MET) + 4.520798 slack (MET) Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -406,10 +378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 1.692976 1.228917 3.228917 ^ gpio_loopback_zero[36] (in) + 11 0.380186 1.693504 1.229040 3.229040 ^ gpio_loopback_zero[36] (in) gpio_loopback_zero[36] (net) - 1.693065 0.000000 3.228917 ^ gpio_dm1[36] (out) - 3.228917 data arrival time + 1.693590 0.000000 3.229040 ^ gpio_analog_en[36] (out) + 3.229040 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -419,13 +391,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228917 data arrival time + -3.229040 data arrival time --------------------------------------------------------------------------------------------- - 4.521083 slack (MET) + 4.520960 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -434,10 +406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 1.692977 1.228778 3.228778 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.693065 0.000000 3.228778 ^ gpio_analog_en[27] (out) - 3.228778 data arrival time + 11 0.380186 1.693504 1.228957 3.228957 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.693588 0.000000 3.228957 ^ gpio_dm0[36] (out) + 3.228957 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -447,9 +419,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228778 data arrival time + -3.228957 data arrival time --------------------------------------------------------------------------------------------- - 4.521222 slack (MET) + 4.521043 slack (MET) Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) @@ -536,34 +508,6 @@ Fanout Cap Slew Delay Time Description 4.521322 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380070 1.692976 1.228666 3.228666 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.693061 0.000000 3.228666 ^ gpio_analog_en[36] (out) - 3.228666 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.228666 data arrival time ---------------------------------------------------------------------------------------------- - 4.521334 slack (MET) - - Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_dm1[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -592,8 +536,8 @@ Fanout Cap Slew Delay Time Description 4.521356 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -602,10 +546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 1.692541 1.228591 3.228591 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.692634 0.000000 3.228591 ^ gpio_slow_sel[29] (out) - 3.228591 data arrival time + 11 0.380186 1.693504 1.228543 3.228543 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.693582 0.000000 3.228543 ^ gpio_analog_pol[36] (out) + 3.228543 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -615,13 +559,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228591 data arrival time + -3.228543 data arrival time --------------------------------------------------------------------------------------------- - 4.521408 slack (MET) + 4.521457 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -630,10 +574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 1.692976 1.228583 3.228583 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.693060 0.000000 3.228583 ^ gpio_dm0[36] (out) - 3.228583 data arrival time + 11 0.380394 1.694145 1.228438 3.228439 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.694196 0.000000 3.228439 ^ gpio_analog_en[15] (out) + 3.228439 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -643,13 +587,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228583 data arrival time + -3.228439 data arrival time --------------------------------------------------------------------------------------------- - 4.521417 slack (MET) + 4.521562 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -658,10 +602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 1.694335 1.228557 3.228557 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.694384 0.000000 3.228557 ^ gpio_analog_pol[32] (out) - 3.228557 data arrival time + 11 0.380407 1.694214 1.228389 3.228389 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.694264 0.000000 3.228389 ^ gpio_analog_en[19] (out) + 3.228389 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -671,13 +615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228557 data arrival time + -3.228389 data arrival time --------------------------------------------------------------------------------------------- - 4.521443 slack (MET) + 4.521611 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -686,10 +630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 1.696063 1.228560 3.228560 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.696080 0.000000 3.228560 ^ gpio_slow_sel[35] (out) - 3.228560 data arrival time + 11 0.380394 1.694145 1.228180 3.228180 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.694193 0.000000 3.228180 ^ gpio_dm0[15] (out) + 3.228180 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -699,13 +643,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228560 data arrival time + -3.228180 data arrival time --------------------------------------------------------------------------------------------- - 4.521440 slack (MET) + 4.521821 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -714,10 +658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 1.692541 1.228548 3.228548 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.692633 0.000000 3.228548 ^ gpio_dm1[29] (out) - 3.228548 data arrival time + 11 0.380407 1.694214 1.228130 3.228130 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.694261 0.000000 3.228130 ^ gpio_dm0[19] (out) + 3.228130 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -727,13 +671,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228548 data arrival time + -3.228130 data arrival time --------------------------------------------------------------------------------------------- - 4.521452 slack (MET) + 4.521870 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -742,10 +686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 1.696063 1.228518 3.228518 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.696080 0.000000 3.228518 ^ gpio_dm1[35] (out) - 3.228518 data arrival time + 11 0.380343 1.693983 1.228112 3.228112 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.694035 0.000000 3.228112 ^ gpio_slow_sel[37] (out) + 3.228112 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -755,13 +699,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228518 data arrival time + -3.228112 data arrival time --------------------------------------------------------------------------------------------- - 4.521482 slack (MET) + 4.521888 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -770,10 +714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 1.692977 1.228507 3.228507 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.693060 0.000000 3.228507 ^ gpio_dm0[27] (out) - 3.228507 data arrival time + 11 0.380343 1.693983 1.228069 3.228069 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.694035 0.000000 3.228069 ^ gpio_dm1[37] (out) + 3.228069 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -783,13 +727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228507 data arrival time + -3.228069 data arrival time --------------------------------------------------------------------------------------------- - 4.521492 slack (MET) + 4.521931 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -798,10 +742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 1.692541 1.228491 3.228491 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.692632 0.000000 3.228491 ^ gpio_analog_en[29] (out) - 3.228491 data arrival time + 11 0.380343 1.693983 1.228011 3.228012 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.694034 0.000000 3.228012 ^ gpio_analog_en[37] (out) + 3.228012 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -811,13 +755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228491 data arrival time + -3.228012 data arrival time --------------------------------------------------------------------------------------------- - 4.521509 slack (MET) + 4.521988 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -826,10 +770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 1.696063 1.228468 3.228468 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.696079 0.000000 3.228468 ^ gpio_analog_en[35] (out) - 3.228468 data arrival time + 11 0.380343 1.693983 1.227964 3.227964 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.694034 0.000000 3.227964 ^ gpio_dm0[37] (out) + 3.227964 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -839,13 +783,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228468 data arrival time + -3.227964 data arrival time --------------------------------------------------------------------------------------------- - 4.521532 slack (MET) + 4.522036 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -854,10 +798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 1.695480 1.228448 3.228448 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.695709 0.000000 3.228448 ^ gpio_holdover[25] (out) - 3.228448 data arrival time + 11 0.380343 1.693983 1.227899 3.227899 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.694033 0.000000 3.227899 ^ gpio_analog_pol[37] (out) + 3.227899 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -867,13 +811,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228448 data arrival time + -3.227899 data arrival time --------------------------------------------------------------------------------------------- - 4.521552 slack (MET) + 4.522101 slack (MET) Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -882,10 +826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 1.694145 1.228438 3.228439 ^ gpio_loopback_zero[15] (in) + 11 0.380394 1.694145 1.227835 3.227835 ^ gpio_loopback_zero[15] (in) gpio_loopback_zero[15] (net) - 1.694196 0.000000 3.228439 ^ gpio_analog_en[15] (out) - 3.228439 data arrival time + 1.694188 0.000000 3.227835 ^ gpio_analog_pol[15] (out) + 3.227835 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -895,13 +839,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228439 data arrival time + -3.227835 data arrival time --------------------------------------------------------------------------------------------- - 4.521562 slack (MET) + 4.522164 slack (MET) Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -910,11 +854,11 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 1.694214 1.228389 3.228389 ^ gpio_loopback_zero[19] (in) + 11 0.380407 1.694214 1.227786 3.227786 ^ gpio_loopback_zero[19] (in) gpio_loopback_zero[19] (net) - 1.694264 0.000000 3.228389 ^ gpio_analog_en[19] (out) - 3.228389 data arrival time - + 1.694257 0.000000 3.227786 ^ gpio_analog_pol[19] (out) + 3.227786 data arrival time + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) -0.250000 9.750000 clock uncertainty @@ -923,13 +867,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228389 data arrival time + -3.227786 data arrival time --------------------------------------------------------------------------------------------- - 4.521611 slack (MET) + 4.522214 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -938,10 +882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 1.692541 1.228347 3.228347 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.692630 0.000000 3.228347 ^ gpio_dm0[29] (out) - 3.228347 data arrival time + 11 0.380343 1.693983 1.227549 3.227549 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.694028 0.000000 3.227549 ^ gpio_analog_sel[37] (out) + 3.227549 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -951,13 +895,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228347 data arrival time + -3.227549 data arrival time --------------------------------------------------------------------------------------------- - 4.521653 slack (MET) + 4.522451 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -966,10 +910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 1.696063 1.228325 3.228325 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.696078 0.000000 3.228325 ^ gpio_dm0[35] (out) - 3.228325 data arrival time + 11 0.380034 1.692542 1.227485 3.227485 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.692594 0.000000 3.227485 ^ gpio_slow_sel[20] (out) + 3.227485 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -979,13 +923,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228325 data arrival time + -3.227485 data arrival time --------------------------------------------------------------------------------------------- - 4.521675 slack (MET) + 4.522515 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -994,10 +938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 1.696063 1.228221 3.228221 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.696078 0.000000 3.228221 ^ gpio_analog_pol[35] (out) - 3.228221 data arrival time + 11 0.380034 1.692542 1.227442 3.227442 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.692594 0.000000 3.227442 ^ gpio_dm1[20] (out) + 3.227442 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1007,13 +951,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228221 data arrival time + -3.227442 data arrival time --------------------------------------------------------------------------------------------- - 4.521779 slack (MET) + 4.522559 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1022,10 +966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 1.694145 1.228180 3.228180 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.694193 0.000000 3.228180 ^ gpio_dm0[15] (out) - 3.228180 data arrival time + 11 0.380343 1.693983 1.227324 3.227324 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.694026 0.000000 3.227324 ^ gpio_dm2[37] (out) + 3.227324 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1035,13 +979,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228180 data arrival time + -3.227324 data arrival time --------------------------------------------------------------------------------------------- - 4.521821 slack (MET) + 4.522676 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1050,10 +994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 1.692976 1.228169 3.228169 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.693053 0.000000 3.228169 ^ gpio_analog_pol[36] (out) - 3.228169 data arrival time + 11 0.380034 1.692542 1.227267 3.227267 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.692592 0.000000 3.227267 ^ gpio_analog_en[20] (out) + 3.227267 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1063,13 +1007,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228169 data arrival time + -3.227267 data arrival time --------------------------------------------------------------------------------------------- - 4.521831 slack (MET) + 4.522733 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1078,10 +1022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 1.692977 1.228148 3.228148 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.693055 0.000000 3.228148 ^ gpio_analog_pol[27] (out) - 3.228148 data arrival time + 11 0.380407 1.694214 1.227197 3.227197 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.694251 0.000000 3.227197 ^ gpio_analog_sel[19] (out) + 3.227197 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1091,13 +1035,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228148 data arrival time + -3.227197 data arrival time --------------------------------------------------------------------------------------------- - 4.521852 slack (MET) + 4.522803 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1106,10 +1050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 1.694214 1.228130 3.228130 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.694261 0.000000 3.228130 ^ gpio_dm0[19] (out) - 3.228130 data arrival time + 11 0.380034 1.692542 1.227008 3.227008 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.692588 0.000000 3.227008 ^ gpio_dm0[20] (out) + 3.227008 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1119,13 +1063,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228130 data arrival time + -3.227008 data arrival time --------------------------------------------------------------------------------------------- - 4.521870 slack (MET) + 4.522992 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1134,10 +1078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 1.693983 1.228112 3.228112 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.694035 0.000000 3.228112 ^ gpio_slow_sel[37] (out) - 3.228112 data arrival time + 11 0.380394 1.694145 1.226977 3.226977 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.694179 0.000000 3.226977 ^ gpio_analog_sel[15] (out) + 3.226977 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1147,13 +1091,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228112 data arrival time + -3.226977 data arrival time --------------------------------------------------------------------------------------------- - 4.521888 slack (MET) + 4.523023 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1162,10 +1106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 1.693983 1.228069 3.228069 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.694035 0.000000 3.228069 ^ gpio_dm1[37] (out) - 3.228069 data arrival time + 11 0.379767 1.691403 1.226778 3.226778 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.691461 0.000000 3.226778 ^ gpio_slow_sel[21] (out) + 3.226778 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1175,13 +1119,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228069 data arrival time + -3.226778 data arrival time --------------------------------------------------------------------------------------------- - 4.521931 slack (MET) + 4.523222 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1190,10 +1134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 1.693983 1.228011 3.228012 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.694034 0.000000 3.228012 ^ gpio_analog_en[37] (out) - 3.228012 data arrival time + 11 0.380407 1.694214 1.226726 3.226726 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.694246 0.000000 3.226726 ^ gpio_dm2[19] (out) + 3.226726 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1203,13 +1147,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228012 data arrival time + -3.226726 data arrival time --------------------------------------------------------------------------------------------- - 4.521988 slack (MET) + 4.523273 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1218,10 +1162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 1.693983 1.227964 3.227964 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.694034 0.000000 3.227964 ^ gpio_dm0[37] (out) - 3.227964 data arrival time + 11 0.379767 1.691403 1.226706 3.226706 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.691460 0.000000 3.226706 ^ gpio_dm1[21] (out) + 3.226706 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1231,13 +1175,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227964 data arrival time + -3.226706 data arrival time --------------------------------------------------------------------------------------------- - 4.522036 slack (MET) + 4.523294 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1246,10 +1190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 1.692541 1.227933 3.227933 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.692623 0.000000 3.227933 ^ gpio_analog_pol[29] (out) - 3.227933 data arrival time + 11 0.380034 1.692542 1.226664 3.226664 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.692584 0.000000 3.226664 ^ gpio_analog_pol[20] (out) + 3.226664 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1259,13 +1203,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227933 data arrival time + -3.226664 data arrival time --------------------------------------------------------------------------------------------- - 4.522067 slack (MET) + 4.523336 slack (MET) Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1274,10 +1218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 1.693983 1.227899 3.227899 ^ gpio_loopback_zero[37] (in) + 11 0.380343 1.693983 1.226588 3.226588 ^ gpio_loopback_zero[37] (in) gpio_loopback_zero[37] (net) - 1.694033 0.000000 3.227899 ^ gpio_analog_pol[37] (out) - 3.227899 data arrival time + 1.694018 0.000000 3.226588 ^ gpio_holdover[37] (out) + 3.226588 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1287,13 +1231,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227899 data arrival time + -3.226588 data arrival time --------------------------------------------------------------------------------------------- - 4.522101 slack (MET) + 4.523412 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1302,10 +1246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 1.694145 1.227835 3.227835 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.694188 0.000000 3.227835 ^ gpio_analog_pol[15] (out) - 3.227835 data arrival time + 11 0.379767 1.691403 1.226572 3.226572 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.691458 0.000000 3.226572 ^ gpio_analog_en[21] (out) + 3.226572 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1315,13 +1259,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227835 data arrival time + -3.226572 data arrival time --------------------------------------------------------------------------------------------- - 4.522164 slack (MET) + 4.523428 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1330,10 +1274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 1.695480 1.227826 3.227826 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.695693 0.000000 3.227826 ^ gpio_out[25] (out) - 3.227826 data arrival time + 11 0.379779 1.691356 1.226549 3.226549 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.691405 0.000000 3.226549 ^ gpio_slow_sel[22] (out) + 3.226549 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1343,13 +1287,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227826 data arrival time + -3.226549 data arrival time --------------------------------------------------------------------------------------------- - 4.522174 slack (MET) + 4.523451 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1358,10 +1302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 1.694214 1.227786 3.227786 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.694257 0.000000 3.227786 ^ gpio_analog_pol[19] (out) - 3.227786 data arrival time + 11 0.380186 1.693504 1.226484 3.226484 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.693553 0.000000 3.226484 ^ gpio_analog_sel[36] (out) + 3.226484 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1371,13 +1315,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227786 data arrival time + -3.226484 data arrival time --------------------------------------------------------------------------------------------- - 4.522214 slack (MET) + 4.523516 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1386,10 +1330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 1.693903 1.227777 3.227777 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.693949 0.000000 3.227777 ^ gpio_slow_sel[26] (out) - 3.227777 data arrival time + 11 0.379779 1.691356 1.226480 3.226480 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.691404 0.000000 3.226480 ^ gpio_dm1[22] (out) + 3.226480 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1399,13 +1343,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227777 data arrival time + -3.226480 data arrival time --------------------------------------------------------------------------------------------- - 4.522223 slack (MET) + 4.523520 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1414,10 +1358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 1.696063 1.227768 3.227768 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.696075 0.000000 3.227768 ^ gpio_analog_sel[35] (out) - 3.227768 data arrival time + 11 0.380394 1.694145 1.226458 3.226458 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.694174 0.000000 3.226458 ^ gpio_dm2[15] (out) + 3.226458 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1427,13 +1371,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227768 data arrival time + -3.226458 data arrival time --------------------------------------------------------------------------------------------- - 4.522232 slack (MET) + 4.523542 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1442,10 +1386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 1.693903 1.227734 3.227734 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.693949 0.000000 3.227734 ^ gpio_dm1[26] (out) - 3.227734 data arrival time + 11 0.379779 1.691356 1.226328 3.226328 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.691402 0.000000 3.226328 ^ gpio_analog_en[22] (out) + 3.226328 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1455,13 +1399,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227734 data arrival time + -3.226328 data arrival time --------------------------------------------------------------------------------------------- - 4.522266 slack (MET) + 4.523672 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1470,10 +1414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 1.691137 1.227682 3.227682 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.691228 0.000000 3.227682 ^ gpio_slow_sel[34] (out) - 3.227682 data arrival time + 11 0.379767 1.691403 1.226314 3.226314 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.691455 0.000000 3.226314 ^ gpio_dm0[21] (out) + 3.226314 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1483,13 +1427,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227682 data arrival time + -3.226314 data arrival time --------------------------------------------------------------------------------------------- - 4.522318 slack (MET) + 4.523686 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1498,10 +1442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 1.693903 1.227677 3.227677 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.693948 0.000000 3.227677 ^ gpio_analog_en[26] (out) - 3.227677 data arrival time + 11 0.380407 1.694214 1.226121 3.226121 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.694240 0.000000 3.226121 ^ gpio_holdover[19] (out) + 3.226121 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1511,13 +1455,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227677 data arrival time + -3.226121 data arrival time --------------------------------------------------------------------------------------------- - 4.522323 slack (MET) + 4.523879 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1526,10 +1470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 1.696063 1.227672 3.227672 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.696074 0.000000 3.227672 ^ gpio_dm2[35] (out) - 3.227672 data arrival time + 11 0.379779 1.691356 1.226069 3.226069 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.691399 0.000000 3.226069 ^ gpio_dm0[22] (out) + 3.226069 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1539,13 +1483,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227672 data arrival time + -3.226069 data arrival time --------------------------------------------------------------------------------------------- - 4.522328 slack (MET) + 4.523931 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1554,10 +1498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 1.691137 1.227639 3.227639 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.691228 0.000000 3.227639 ^ gpio_dm1[34] (out) - 3.227639 data arrival time + 11 0.379767 1.691403 1.225970 3.225970 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.691450 0.000000 3.225970 ^ gpio_analog_pol[21] (out) + 3.225970 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1567,13 +1511,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227639 data arrival time + -3.225970 data arrival time --------------------------------------------------------------------------------------------- - 4.522361 slack (MET) + 4.524030 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1582,10 +1526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 1.693903 1.227629 3.227629 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.693947 0.000000 3.227629 ^ gpio_dm0[26] (out) - 3.227629 data arrival time + 11 0.380343 1.693983 1.225964 3.225964 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.694012 0.000000 3.225964 ^ gpio_out[37] (out) + 3.225964 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1595,13 +1539,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227629 data arrival time + -3.225964 data arrival time --------------------------------------------------------------------------------------------- - 4.522371 slack (MET) + 4.524036 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1610,10 +1554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 1.693903 1.227566 3.227566 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.693946 0.000000 3.227566 ^ gpio_analog_pol[26] (out) - 3.227566 data arrival time + 11 0.380186 1.693504 1.225941 3.225941 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.693547 0.000000 3.225941 ^ gpio_dm2[36] (out) + 3.225941 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1623,13 +1567,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227566 data arrival time + -3.225941 data arrival time --------------------------------------------------------------------------------------------- - 4.522434 slack (MET) + 4.524059 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1638,10 +1582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 1.696063 1.227560 3.227560 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.696073 0.000000 3.227560 ^ gpio_holdover[35] (out) - 3.227560 data arrival time + 11 0.380394 1.694145 1.225853 3.225853 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.694169 0.000000 3.225853 ^ gpio_holdover[15] (out) + 3.225853 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1651,13 +1595,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227560 data arrival time + -3.225853 data arrival time --------------------------------------------------------------------------------------------- - 4.522440 slack (MET) + 4.524147 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1666,10 +1610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 1.693983 1.227549 3.227549 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.694028 0.000000 3.227549 ^ gpio_analog_sel[37] (out) - 3.227549 data arrival time + 11 0.380034 1.692542 1.225806 3.225806 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.692575 0.000000 3.225806 ^ gpio_analog_sel[20] (out) + 3.225806 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1679,13 +1623,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227549 data arrival time + -3.225806 data arrival time --------------------------------------------------------------------------------------------- - 4.522451 slack (MET) + 4.524194 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1694,10 +1638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 1.691137 1.227515 3.227515 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.691226 0.000000 3.227515 ^ gpio_analog_en[34] (out) - 3.227515 data arrival time + 11 0.379779 1.691356 1.225726 3.225726 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.691395 0.000000 3.225726 ^ gpio_analog_pol[22] (out) + 3.225726 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1707,13 +1651,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227515 data arrival time + -3.225726 data arrival time --------------------------------------------------------------------------------------------- - 4.522485 slack (MET) + 4.524274 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1722,10 +1666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 1.692542 1.227485 3.227485 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.692594 0.000000 3.227485 ^ gpio_slow_sel[20] (out) - 3.227485 data arrival time + 11 0.380407 1.694214 1.225529 3.225529 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.694235 0.000000 3.225529 ^ gpio_out[19] (out) + 3.225529 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1735,13 +1679,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227485 data arrival time + -3.225529 data arrival time --------------------------------------------------------------------------------------------- - 4.522515 slack (MET) + 4.524471 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1750,10 +1694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 1.696063 1.227448 3.227448 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.696073 0.000000 3.227448 ^ gpio_out[35] (out) - 3.227448 data arrival time + 11 0.380186 1.693504 1.225309 3.225309 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.693540 0.000000 3.225309 ^ gpio_holdover[36] (out) + 3.225309 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1763,13 +1707,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227448 data arrival time + -3.225309 data arrival time --------------------------------------------------------------------------------------------- - 4.522552 slack (MET) + 4.524691 slack (MET) Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1778,10 +1722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 1.692542 1.227442 3.227442 ^ gpio_loopback_zero[20] (in) + 11 0.380034 1.692542 1.225287 3.225287 ^ gpio_loopback_zero[20] (in) gpio_loopback_zero[20] (net) - 1.692594 0.000000 3.227442 ^ gpio_dm1[20] (out) - 3.227442 data arrival time + 1.692570 0.000000 3.225287 ^ gpio_dm2[20] (out) + 3.225287 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1791,13 +1735,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227442 data arrival time + -3.225287 data arrival time --------------------------------------------------------------------------------------------- - 4.522559 slack (MET) + 4.524713 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1806,10 +1750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 1.693983 1.227324 3.227324 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.694026 0.000000 3.227324 ^ gpio_dm2[37] (out) - 3.227324 data arrival time + 11 0.380394 1.694145 1.225261 3.225261 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.694164 0.000000 3.225261 ^ gpio_out[15] (out) + 3.225261 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1819,13 +1763,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227324 data arrival time + -3.225261 data arrival time --------------------------------------------------------------------------------------------- - 4.522676 slack (MET) + 4.524739 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1834,10 +1778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 1.692542 1.227267 3.227267 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.692592 0.000000 3.227267 ^ gpio_analog_en[20] (out) - 3.227267 data arrival time + 11 0.379767 1.691403 1.225114 3.225114 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.691440 0.000000 3.225114 ^ gpio_analog_sel[21] (out) + 3.225114 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1847,13 +1791,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227267 data arrival time + -3.225114 data arrival time --------------------------------------------------------------------------------------------- - 4.522733 slack (MET) + 4.524887 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1862,10 +1806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 1.693903 1.227214 3.227214 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.693943 0.000000 3.227214 ^ gpio_analog_sel[26] (out) - 3.227214 data arrival time + 11 0.379779 1.691356 1.225044 3.225044 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.691388 0.000000 3.225044 ^ gpio_analog_sel[22] (out) + 3.225044 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1875,13 +1819,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227214 data arrival time + -3.225044 data arrival time --------------------------------------------------------------------------------------------- - 4.522786 slack (MET) + 4.524956 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1890,10 +1834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 1.694214 1.227197 3.227197 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.694251 0.000000 3.227197 ^ gpio_analog_sel[19] (out) - 3.227197 data arrival time + 11 0.379213 1.688906 1.224838 3.224838 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.688958 0.000000 3.224838 ^ gpio_slow_sel[23] (out) + 3.224838 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1903,13 +1847,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227197 data arrival time + -3.224838 data arrival time --------------------------------------------------------------------------------------------- - 4.522803 slack (MET) + 4.525162 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1918,10 +1862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 1.691137 1.227187 3.227187 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.691220 0.000000 3.227187 ^ gpio_dm0[34] (out) - 3.227187 data arrival time + 11 0.379213 1.688906 1.224797 3.224797 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.688958 0.000000 3.224797 ^ gpio_dm1[23] (out) + 3.224797 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1931,13 +1875,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227187 data arrival time + -3.224797 data arrival time --------------------------------------------------------------------------------------------- - 4.522813 slack (MET) + 4.525203 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1946,10 +1890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 1.693903 1.227117 3.227117 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.693941 0.000000 3.227117 ^ gpio_dm2[26] (out) - 3.227117 data arrival time + 11 0.380186 1.693504 1.224687 3.224687 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.693534 0.000000 3.224687 ^ gpio_out[36] (out) + 3.224687 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1959,13 +1903,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227117 data arrival time + -3.224687 data arrival time --------------------------------------------------------------------------------------------- - 4.522882 slack (MET) + 4.525313 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1974,10 +1918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 1.696063 1.227057 3.227057 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.696071 0.000000 3.227057 ^ gpio_vtrip_sel[35] (out) - 3.227057 data arrival time + 11 0.380034 1.692542 1.224682 3.224682 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.692565 0.000000 3.224682 ^ gpio_holdover[20] (out) + 3.224682 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1987,13 +1931,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227057 data arrival time + -3.224682 data arrival time --------------------------------------------------------------------------------------------- - 4.522943 slack (MET) + 4.525318 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2002,10 +1946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 1.692542 1.227008 3.227008 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.692588 0.000000 3.227008 ^ gpio_dm0[20] (out) - 3.227008 data arrival time + 11 0.379767 1.691403 1.224595 3.224595 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.691435 0.000000 3.224595 ^ gpio_dm2[21] (out) + 3.224595 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2015,13 +1959,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227008 data arrival time + -3.224595 data arrival time --------------------------------------------------------------------------------------------- - 4.522992 slack (MET) + 4.525405 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2030,10 +1974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 1.694145 1.226977 3.226977 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.694179 0.000000 3.226977 ^ gpio_analog_sel[15] (out) - 3.226977 data arrival time + 11 0.379213 1.688906 1.224566 3.224566 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.688955 0.000000 3.224566 ^ gpio_analog_en[23] (out) + 3.224566 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2043,13 +1987,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226977 data arrival time + -3.224566 data arrival time --------------------------------------------------------------------------------------------- - 4.523023 slack (MET) + 4.525434 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2058,10 +2002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 1.689921 1.226939 3.226939 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.690003 0.000000 3.226939 ^ gpio_slow_sel[30] (out) - 3.226939 data arrival time + 11 0.379779 1.691356 1.224525 3.224525 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.691383 0.000000 3.224525 ^ gpio_dm2[22] (out) + 3.224525 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2071,13 +2015,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226939 data arrival time + -3.224525 data arrival time --------------------------------------------------------------------------------------------- - 4.523061 slack (MET) + 4.525475 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2086,10 +2030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 1.690387 1.226935 3.226935 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.690473 0.000000 3.226935 ^ gpio_slow_sel[31] (out) - 3.226935 data arrival time + 11 0.380394 1.694145 1.224406 3.224406 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.694158 0.000000 3.224406 ^ gpio_vtrip_sel[15] (out) + 3.224406 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2099,13 +2043,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226935 data arrival time + -3.224406 data arrival time --------------------------------------------------------------------------------------------- - 4.523065 slack (MET) + 4.525594 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2114,10 +2058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 1.690387 1.226892 3.226892 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.690472 0.000000 3.226892 ^ gpio_dm1[31] (out) - 3.226892 data arrival time + 11 0.380407 1.694214 1.224323 3.224323 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.694227 0.000000 3.224323 ^ gpio_vtrip_sel[19] (out) + 3.224323 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2127,13 +2071,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226892 data arrival time + -3.224323 data arrival time --------------------------------------------------------------------------------------------- - 4.523108 slack (MET) + 4.525677 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2142,10 +2086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 1.691137 1.226845 3.226845 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.691215 0.000000 3.226845 ^ gpio_analog_pol[34] (out) - 3.226845 data arrival time + 11 0.379213 1.688906 1.224307 3.224307 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.688952 0.000000 3.224307 ^ gpio_dm0[23] (out) + 3.224307 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2155,13 +2099,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226845 data arrival time + -3.224307 data arrival time --------------------------------------------------------------------------------------------- - 4.523155 slack (MET) + 4.525693 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2170,10 +2114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 1.690387 1.226834 3.226835 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.690471 0.000000 3.226835 ^ gpio_analog_en[31] (out) - 3.226835 data arrival time + 11 0.379719 1.690473 1.224228 3.224228 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.690482 0.000000 3.224228 ^ gpio_slow_sel[39] (out) + 3.224228 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2183,13 +2127,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226835 data arrival time + -3.224228 data arrival time --------------------------------------------------------------------------------------------- - 4.523166 slack (MET) + 4.525772 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2198,10 +2142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 1.693903 1.226811 3.226811 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.693938 0.000000 3.226811 ^ gpio_holdover[26] (out) - 3.226811 data arrival time + 11 0.379719 1.690473 1.224185 3.224185 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.690482 0.000000 3.224185 ^ gpio_dm1[39] (out) + 3.224185 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2211,13 +2155,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226811 data arrival time + -3.224185 data arrival time --------------------------------------------------------------------------------------------- - 4.523189 slack (MET) + 4.525815 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2226,10 +2170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 1.691403 1.226778 3.226778 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.691461 0.000000 3.226778 ^ gpio_slow_sel[21] (out) - 3.226778 data arrival time + 11 0.379719 1.690473 1.224134 3.224134 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.690482 0.000000 3.224134 ^ gpio_analog_en[39] (out) + 3.224134 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2239,13 +2183,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226778 data arrival time + -3.224134 data arrival time --------------------------------------------------------------------------------------------- - 4.523222 slack (MET) + 4.525866 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2254,10 +2198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 1.694214 1.226726 3.226726 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.694246 0.000000 3.226726 ^ gpio_dm2[19] (out) - 3.226726 data arrival time + 11 0.379719 1.690473 1.224086 3.224086 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.690481 0.000000 3.224086 ^ gpio_dm0[39] (out) + 3.224086 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2267,13 +2211,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226726 data arrival time + -3.224086 data arrival time --------------------------------------------------------------------------------------------- - 4.523273 slack (MET) + 4.525914 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2282,10 +2226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 1.691403 1.226706 3.226706 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.691460 0.000000 3.226706 ^ gpio_dm1[21] (out) - 3.226706 data arrival time + 11 0.380034 1.692542 1.224090 3.224090 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.692560 0.000000 3.224090 ^ gpio_out[20] (out) + 3.224090 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2295,13 +2239,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226706 data arrival time + -3.224090 data arrival time --------------------------------------------------------------------------------------------- - 4.523294 slack (MET) + 4.525909 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2310,10 +2254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 1.690387 1.226691 3.226691 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.690469 0.000000 3.226691 ^ gpio_dm0[31] (out) - 3.226691 data arrival time + 11 0.379719 1.690473 1.224022 3.224022 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.690481 0.000000 3.224022 ^ gpio_analog_pol[39] (out) + 3.224022 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2323,13 +2267,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226691 data arrival time + -3.224022 data arrival time --------------------------------------------------------------------------------------------- - 4.523309 slack (MET) + 4.525978 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2338,10 +2282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 1.689921 1.226690 3.226690 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.690000 0.000000 3.226690 ^ gpio_dm1[30] (out) - 3.226690 data arrival time + 11 0.379767 1.691403 1.223990 3.223990 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.691429 0.000000 3.223990 ^ gpio_holdover[21] (out) + 3.223990 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2351,13 +2295,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226690 data arrival time + -3.223990 data arrival time --------------------------------------------------------------------------------------------- - 4.523310 slack (MET) + 4.526010 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2366,10 +2310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 1.692542 1.226664 3.226664 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.692584 0.000000 3.226664 ^ gpio_analog_pol[20] (out) - 3.226664 data arrival time + 11 0.379213 1.688906 1.223963 3.223963 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.688948 0.000000 3.223963 ^ gpio_analog_pol[23] (out) + 3.223963 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2379,13 +2323,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226664 data arrival time + -3.223963 data arrival time --------------------------------------------------------------------------------------------- - 4.523336 slack (MET) + 4.526037 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2394,10 +2338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380934 1.696063 1.226630 3.226630 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.696069 0.000000 3.226630 ^ gpio_ib_mode_sel[35] (out) - 3.226630 data arrival time + 11 0.379088 1.688206 1.223932 3.223932 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.688245 0.000000 3.223932 ^ gpio_slow_sel[0] (out) + 3.223932 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2407,13 +2351,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226630 data arrival time + -3.223932 data arrival time --------------------------------------------------------------------------------------------- - 4.523370 slack (MET) + 4.526068 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2422,10 +2366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 1.693983 1.226588 3.226588 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.694018 0.000000 3.226588 ^ gpio_holdover[37] (out) - 3.226588 data arrival time + 11 0.379779 1.691356 1.223920 3.223920 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.691378 0.000000 3.223920 ^ gpio_holdover[22] (out) + 3.223920 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2435,13 +2379,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226588 data arrival time + -3.223920 data arrival time --------------------------------------------------------------------------------------------- - 4.523412 slack (MET) + 4.526080 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2450,10 +2394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 1.691403 1.226572 3.226572 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.691458 0.000000 3.226572 ^ gpio_analog_en[21] (out) - 3.226572 data arrival time + 11 0.379088 1.688206 1.223889 3.223889 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.688245 0.000000 3.223889 ^ gpio_dm1[0] (out) + 3.223889 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2463,13 +2407,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226572 data arrival time + -3.223889 data arrival time --------------------------------------------------------------------------------------------- - 4.523428 slack (MET) + 4.526111 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2478,10 +2422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 1.691356 1.226549 3.226549 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.691405 0.000000 3.226549 ^ gpio_slow_sel[22] (out) - 3.226549 data arrival time + 11 0.379088 1.688206 1.223832 3.223831 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.688244 0.000000 3.223831 ^ gpio_analog_en[0] (out) + 3.223831 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2491,13 +2435,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226549 data arrival time + -3.223831 data arrival time --------------------------------------------------------------------------------------------- - 4.523451 slack (MET) + 4.526168 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2506,10 +2450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 1.694335 1.226499 3.226499 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.694362 0.000000 3.226499 ^ gpio_analog_sel[32] (out) - 3.226499 data arrival time + 11 0.379088 1.688206 1.223740 3.223740 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.688243 0.000000 3.223740 ^ gpio_analog_pol[0] (out) + 3.223740 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2519,13 +2463,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226499 data arrival time + -3.223740 data arrival time --------------------------------------------------------------------------------------------- - 4.523501 slack (MET) + 4.526260 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2534,10 +2478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 1.691356 1.226480 3.226480 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.691404 0.000000 3.226480 ^ gpio_dm1[22] (out) - 3.226480 data arrival time + 11 0.380343 1.693983 1.223702 3.223702 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.693995 0.000000 3.223702 ^ gpio_vtrip_sel[37] (out) + 3.223702 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2547,13 +2491,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226480 data arrival time + -3.223702 data arrival time --------------------------------------------------------------------------------------------- - 4.523520 slack (MET) + 4.526298 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2562,10 +2506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 1.689179 1.226477 3.226477 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.689265 0.000000 3.226477 ^ gpio_slow_sel[28] (out) - 3.226477 data arrival time + 11 0.379088 1.688206 1.223684 3.223684 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.688243 0.000000 3.223684 ^ gpio_inp_dis[0] (out) + 3.223684 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2575,13 +2519,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226477 data arrival time + -3.223684 data arrival time --------------------------------------------------------------------------------------------- - 4.523523 slack (MET) + 4.526316 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2590,10 +2534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 1.694145 1.226458 3.226458 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.694174 0.000000 3.226458 ^ gpio_dm2[15] (out) - 3.226458 data arrival time + 11 0.379719 1.690473 1.223669 3.223670 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.690479 0.000000 3.223670 ^ gpio_analog_sel[39] (out) + 3.223670 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2603,13 +2547,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226458 data arrival time + -3.223670 data arrival time --------------------------------------------------------------------------------------------- - 4.523542 slack (MET) + 4.526330 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2618,10 +2562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 1.689921 1.226362 3.226362 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.689994 0.000000 3.226362 ^ gpio_analog_en[30] (out) - 3.226362 data arrival time + 11 0.379719 1.690473 1.223573 3.223573 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.690479 0.000000 3.223573 ^ gpio_dm2[39] (out) + 3.223573 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2631,13 +2575,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226362 data arrival time + -3.223573 data arrival time --------------------------------------------------------------------------------------------- - 4.523638 slack (MET) + 4.526427 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2646,10 +2590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 1.691356 1.226328 3.226328 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.691402 0.000000 3.226328 ^ gpio_analog_en[22] (out) - 3.226328 data arrival time + 11 0.380394 1.694145 1.223542 3.223542 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.694153 0.000000 3.223542 ^ gpio_ib_mode_sel[15] (out) + 3.223542 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2659,13 +2603,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226328 data arrival time + -3.223542 data arrival time --------------------------------------------------------------------------------------------- - 4.523672 slack (MET) + 4.526458 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2674,10 +2618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 1.691403 1.226314 3.226314 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.691455 0.000000 3.226314 ^ gpio_dm0[21] (out) - 3.226314 data arrival time + 11 0.379719 1.690473 1.223460 3.223460 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.690478 0.000000 3.223460 ^ gpio_holdover[39] (out) + 3.223460 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2687,13 +2631,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226314 data arrival time + -3.223460 data arrival time --------------------------------------------------------------------------------------------- - 4.523686 slack (MET) + 4.526539 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2702,10 +2646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 1.690387 1.226277 3.226277 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.690463 0.000000 3.226277 ^ gpio_analog_pol[31] (out) - 3.226277 data arrival time + 11 0.380407 1.694214 1.223459 3.223459 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.694222 0.000000 3.223459 ^ gpio_ib_mode_sel[19] (out) + 3.223459 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2715,13 +2659,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226277 data arrival time + -3.223459 data arrival time --------------------------------------------------------------------------------------------- - 4.523723 slack (MET) + 4.526542 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2730,10 +2674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 1.689179 1.226228 3.226228 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.689261 0.000000 3.226228 ^ gpio_dm1[28] (out) - 3.226228 data arrival time + 11 0.379767 1.691403 1.223442 3.223442 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.691425 0.000000 3.223442 ^ gpio_out[21] (out) + 3.223442 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2743,13 +2687,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226228 data arrival time + -3.223442 data arrival time --------------------------------------------------------------------------------------------- - 4.523772 slack (MET) + 4.526558 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2758,10 +2702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 1.694214 1.226121 3.226121 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.694240 0.000000 3.226121 ^ gpio_holdover[19] (out) - 3.226121 data arrival time + 11 0.379213 1.688906 1.223398 3.223398 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.688942 0.000000 3.223398 ^ gpio_analog_sel[23] (out) + 3.223398 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2771,13 +2715,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226121 data arrival time + -3.223398 data arrival time --------------------------------------------------------------------------------------------- - 4.523879 slack (MET) + 4.526602 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2786,10 +2730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 1.692976 1.226111 3.226111 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.693025 0.000000 3.226111 ^ gpio_analog_sel[36] (out) - 3.226111 data arrival time + 11 0.379719 1.690473 1.223349 3.223349 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.690478 0.000000 3.223349 ^ gpio_out[39] (out) + 3.223349 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2799,13 +2743,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226111 data arrival time + -3.223349 data arrival time --------------------------------------------------------------------------------------------- - 4.523889 slack (MET) + 4.526651 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2814,10 +2758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 1.692977 1.226089 3.226089 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.693026 0.000000 3.226089 ^ gpio_analog_sel[27] (out) - 3.226089 data arrival time + 11 0.379779 1.691356 1.223329 3.223329 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.691373 0.000000 3.223329 ^ gpio_out[22] (out) + 3.223329 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2827,13 +2771,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226089 data arrival time + -3.223329 data arrival time --------------------------------------------------------------------------------------------- - 4.523911 slack (MET) + 4.526671 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2842,10 +2786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 1.689921 1.226093 3.226093 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.689990 0.000000 3.226093 ^ gpio_dm0[30] (out) - 3.226093 data arrival time + 11 0.380034 1.692542 1.223308 3.223308 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.692554 0.000000 3.223308 ^ gpio_vtrip_sel[20] (out) + 3.223308 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2855,13 +2799,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226093 data arrival time + -3.223308 data arrival time --------------------------------------------------------------------------------------------- - 4.523907 slack (MET) + 4.526692 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2870,10 +2814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 1.691356 1.226069 3.226069 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.691399 0.000000 3.226069 ^ gpio_dm0[22] (out) - 3.226069 data arrival time + 11 0.379088 1.688206 1.223248 3.223248 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.688238 0.000000 3.223248 ^ gpio_analog_sel[0] (out) + 3.223248 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2883,13 +2827,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226069 data arrival time + -3.223248 data arrival time --------------------------------------------------------------------------------------------- - 4.523931 slack (MET) + 4.526752 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2898,10 +2842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 1.693903 1.226061 3.226061 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.693931 0.000000 3.226061 ^ gpio_out[26] (out) - 3.226061 data arrival time + 11 0.379719 1.690473 1.222959 3.222959 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.690477 0.000000 3.222959 ^ gpio_vtrip_sel[39] (out) + 3.222959 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2911,13 +2855,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226061 data arrival time + -3.222959 data arrival time --------------------------------------------------------------------------------------------- - 4.523940 slack (MET) + 4.527040 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2926,10 +2870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 1.691403 1.225970 3.225970 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.691450 0.000000 3.225970 ^ gpio_analog_pol[21] (out) - 3.225970 data arrival time + 11 0.379213 1.688906 1.222906 3.222906 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.688937 0.000000 3.222906 ^ gpio_dm2[23] (out) + 3.222906 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2939,13 +2883,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225970 data arrival time + -3.222906 data arrival time --------------------------------------------------------------------------------------------- - 4.524030 slack (MET) + 4.527094 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2954,10 +2898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 1.693983 1.225964 3.225964 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.694012 0.000000 3.225964 ^ gpio_out[37] (out) - 3.225964 data arrival time + 11 0.379719 1.690473 1.222799 3.222799 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.690476 0.000000 3.222799 ^ gpio_ib_mode_sel[39] (out) + 3.222799 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2967,13 +2911,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225964 data arrival time + -3.222799 data arrival time --------------------------------------------------------------------------------------------- - 4.524036 slack (MET) + 4.527201 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2982,10 +2926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 1.694335 1.225957 3.225957 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.694357 0.000000 3.225957 ^ gpio_dm2[32] (out) - 3.225957 data arrival time + 11 0.379241 1.688344 1.222701 3.222701 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.688354 0.000000 3.222701 ^ gpio_slow_sel[42] (out) + 3.222701 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2995,13 +2939,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225957 data arrival time + -3.222701 data arrival time --------------------------------------------------------------------------------------------- - 4.524044 slack (MET) + 4.527299 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3010,10 +2954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 1.689179 1.225900 3.225900 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.689256 0.000000 3.225900 ^ gpio_analog_en[28] (out) - 3.225900 data arrival time + 11 0.379241 1.688344 1.222657 3.222657 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.688354 0.000000 3.222657 ^ gpio_dm1[42] (out) + 3.222657 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3023,13 +2967,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225900 data arrival time + -3.222657 data arrival time --------------------------------------------------------------------------------------------- - 4.524100 slack (MET) + 4.527343 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3038,10 +2982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 1.694145 1.225853 3.225853 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.694169 0.000000 3.225853 ^ gpio_holdover[15] (out) - 3.225853 data arrival time + 11 0.379241 1.688344 1.222623 3.222623 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.688354 0.000000 3.222623 ^ gpio_analog_en[42] (out) + 3.222623 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3051,13 +2995,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225853 data arrival time + -3.222623 data arrival time --------------------------------------------------------------------------------------------- - 4.524147 slack (MET) + 4.527377 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3066,10 +3010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 1.692542 1.225806 3.225806 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.692575 0.000000 3.225806 ^ gpio_analog_sel[20] (out) - 3.225806 data arrival time + 11 0.379088 1.688206 1.222614 3.222614 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.688232 0.000000 3.222614 ^ gpio_dm2[0] (out) + 3.222614 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3079,13 +3023,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225806 data arrival time + -3.222614 data arrival time --------------------------------------------------------------------------------------------- - 4.524194 slack (MET) + 4.527387 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3094,10 +3038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 1.692541 1.225791 3.225791 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.692593 0.000000 3.225791 ^ gpio_analog_sel[29] (out) - 3.225791 data arrival time + 11 0.378593 1.686057 1.222569 3.222569 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.686101 0.000000 3.222569 ^ gpio_slow_sel[18] (out) + 3.222569 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3107,13 +3051,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225791 data arrival time + -3.222569 data arrival time --------------------------------------------------------------------------------------------- - 4.524209 slack (MET) + 4.527431 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3122,10 +3066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 1.689921 1.225734 3.225734 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.689985 0.000000 3.225734 ^ gpio_analog_pol[30] (out) - 3.225734 data arrival time + 11 0.379241 1.688344 1.222553 3.222553 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.688353 0.000000 3.222553 ^ gpio_dm0[42] (out) + 3.222553 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3135,13 +3079,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225734 data arrival time + -3.222553 data arrival time --------------------------------------------------------------------------------------------- - 4.524266 slack (MET) + 4.527447 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3150,10 +3094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 1.691356 1.225726 3.225726 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.691395 0.000000 3.225726 ^ gpio_analog_pol[22] (out) - 3.225726 data arrival time + 11 0.378593 1.686057 1.222497 3.222497 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.686100 0.000000 3.222497 ^ gpio_dm1[18] (out) + 3.222497 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3163,13 +3107,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225726 data arrival time + -3.222497 data arrival time --------------------------------------------------------------------------------------------- - 4.524274 slack (MET) + 4.527503 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3178,10 +3122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 1.689179 1.225631 3.225631 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.689252 0.000000 3.225631 ^ gpio_dm0[28] (out) - 3.225631 data arrival time + 11 0.379241 1.688344 1.222489 3.222489 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.688353 0.000000 3.222489 ^ gpio_analog_pol[42] (out) + 3.222489 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3191,13 +3135,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225631 data arrival time + -3.222489 data arrival time --------------------------------------------------------------------------------------------- - 4.524369 slack (MET) + 4.527511 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3206,10 +3150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 1.687584 1.225589 3.225589 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.687690 0.000000 3.225589 ^ gpio_slow_sel[24] (out) - 3.225589 data arrival time + 11 0.380034 1.692542 1.222444 3.222444 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.692550 0.000000 3.222444 ^ gpio_ib_mode_sel[20] (out) + 3.222444 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3219,13 +3163,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225589 data arrival time + -3.222444 data arrival time --------------------------------------------------------------------------------------------- - 4.524411 slack (MET) + 4.527556 slack (MET) Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3234,10 +3178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 1.692976 1.225569 3.225569 ^ gpio_loopback_zero[36] (in) + 11 0.380186 1.693504 1.222430 3.222430 ^ gpio_loopback_zero[36] (in) gpio_loopback_zero[36] (net) - 1.693018 0.000000 3.225569 ^ gpio_dm2[36] (out) - 3.225569 data arrival time + 1.693516 0.000000 3.222430 ^ gpio_vtrip_sel[36] (out) + 3.222430 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3247,13 +3191,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225569 data arrival time + -3.222430 data arrival time --------------------------------------------------------------------------------------------- - 4.524431 slack (MET) + 4.527570 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3262,10 +3206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 1.692977 1.225547 3.225547 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.693020 0.000000 3.225547 ^ gpio_dm2[27] (out) - 3.225547 data arrival time + 11 0.378593 1.686057 1.222345 3.222345 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.686099 0.000000 3.222345 ^ gpio_analog_en[18] (out) + 3.222345 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3275,13 +3219,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225547 data arrival time + -3.222345 data arrival time --------------------------------------------------------------------------------------------- - 4.524453 slack (MET) + 4.527655 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3290,10 +3234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 1.694214 1.225529 3.225529 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.694235 0.000000 3.225529 ^ gpio_out[19] (out) - 3.225529 data arrival time + 11 0.380343 1.693983 1.222337 3.222337 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.693988 0.000000 3.222337 ^ gpio_ib_mode_sel[37] (out) + 3.222337 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3303,13 +3247,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225529 data arrival time + -3.222337 data arrival time --------------------------------------------------------------------------------------------- - 4.524471 slack (MET) + 4.527663 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3318,10 +3262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 1.695480 1.225392 3.225393 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.695635 0.000000 3.225393 ^ gpio_vtrip_sel[25] (out) - 3.225393 data arrival time + 11 0.379213 1.688906 1.222302 3.222302 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.688931 0.000000 3.222302 ^ gpio_holdover[23] (out) + 3.222302 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3331,13 +3275,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225393 data arrival time + -3.222302 data arrival time --------------------------------------------------------------------------------------------- - 4.524608 slack (MET) + 4.527699 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3346,10 +3290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 1.687584 1.225340 3.225340 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.687685 0.000000 3.225340 ^ gpio_dm1[24] (out) - 3.225340 data arrival time + 11 0.379779 1.691356 1.222216 3.222216 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.691366 0.000000 3.222216 ^ gpio_vtrip_sel[22] (out) + 3.222216 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3359,13 +3303,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225340 data arrival time + -3.222216 data arrival time --------------------------------------------------------------------------------------------- - 4.524660 slack (MET) + 4.527783 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3374,10 +3318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 1.694335 1.225343 3.225343 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.694353 0.000000 3.225343 ^ gpio_holdover[32] (out) - 3.225343 data arrival time + 11 0.379767 1.691403 1.222177 3.222177 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.691416 0.000000 3.222177 ^ gpio_vtrip_sel[21] (out) + 3.222177 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3387,13 +3331,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225343 data arrival time + -3.222177 data arrival time --------------------------------------------------------------------------------------------- - 4.524657 slack (MET) + 4.527822 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3402,10 +3346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 1.692542 1.225287 3.225287 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.692570 0.000000 3.225287 ^ gpio_dm2[20] (out) - 3.225287 data arrival time + 11 0.379241 1.688344 1.222137 3.222137 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.688351 0.000000 3.222137 ^ gpio_analog_sel[42] (out) + 3.222137 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3415,13 +3359,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225287 data arrival time + -3.222137 data arrival time --------------------------------------------------------------------------------------------- - 4.524713 slack (MET) + 4.527863 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3430,10 +3374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 1.689179 1.225272 3.225272 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.689247 0.000000 3.225272 ^ gpio_analog_pol[28] (out) - 3.225272 data arrival time + 11 0.378593 1.686057 1.222086 3.222086 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.686096 0.000000 3.222086 ^ gpio_dm0[18] (out) + 3.222086 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3443,13 +3387,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225272 data arrival time + -3.222086 data arrival time --------------------------------------------------------------------------------------------- - 4.524728 slack (MET) + 4.527913 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3458,10 +3402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 1.694145 1.225261 3.225261 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.694164 0.000000 3.225261 ^ gpio_out[15] (out) - 3.225261 data arrival time + 11 0.378622 1.685930 1.222087 3.222087 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.685959 0.000000 3.222087 ^ gpio_slow_sel[38] (out) + 3.222087 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3471,13 +3415,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225261 data arrival time + -3.222087 data arrival time --------------------------------------------------------------------------------------------- - 4.524739 slack (MET) + 4.527913 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3486,10 +3430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 1.692541 1.225248 3.225248 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.692586 0.000000 3.225248 ^ gpio_dm2[29] (out) - 3.225248 data arrival time + 11 0.378622 1.685930 1.222043 3.222043 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.685958 0.000000 3.222043 ^ gpio_dm1[38] (out) + 3.222043 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3499,13 +3443,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225248 data arrival time + -3.222043 data arrival time --------------------------------------------------------------------------------------------- - 4.524752 slack (MET) + 4.527957 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3514,10 +3458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 1.691403 1.225114 3.225114 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.691440 0.000000 3.225114 ^ gpio_analog_sel[21] (out) - 3.225114 data arrival time + 11 0.379241 1.688344 1.222041 3.222041 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.688351 0.000000 3.222041 ^ gpio_dm2[42] (out) + 3.222041 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3527,13 +3471,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225114 data arrival time + -3.222041 data arrival time --------------------------------------------------------------------------------------------- - 4.524887 slack (MET) + 4.527959 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3542,10 +3486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 1.691356 1.225044 3.225044 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.691388 0.000000 3.225044 ^ gpio_analog_sel[22] (out) - 3.225044 data arrival time + 11 0.378622 1.685930 1.221986 3.221986 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.685958 0.000000 3.221986 ^ gpio_analog_en[38] (out) + 3.221986 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3555,13 +3499,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225044 data arrival time + -3.221986 data arrival time --------------------------------------------------------------------------------------------- - 4.524956 slack (MET) + 4.528014 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3570,10 +3514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 1.687584 1.225012 3.225012 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.687680 0.000000 3.225012 ^ gpio_analog_en[24] (out) - 3.225012 data arrival time + 11 0.379088 1.688206 1.221980 3.221980 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.688227 0.000000 3.221980 ^ gpio_holdover[0] (out) + 3.221980 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3583,13 +3527,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225012 data arrival time + -3.221980 data arrival time --------------------------------------------------------------------------------------------- - 4.524988 slack (MET) + 4.528020 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3598,10 +3542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 1.692976 1.224938 3.224938 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.693011 0.000000 3.224938 ^ gpio_holdover[36] (out) - 3.224938 data arrival time + 11 0.378622 1.685930 1.221939 3.221939 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.685957 0.000000 3.221939 ^ gpio_dm0[38] (out) + 3.221939 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3611,13 +3555,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224938 data arrival time + -3.221939 data arrival time --------------------------------------------------------------------------------------------- - 4.525062 slack (MET) + 4.528061 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3626,10 +3570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 1.692977 1.224915 3.224915 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.693013 0.000000 3.224915 ^ gpio_holdover[27] (out) - 3.224915 data arrival time + 11 0.379241 1.688344 1.221929 3.221929 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.688350 0.000000 3.221929 ^ gpio_holdover[42] (out) + 3.221929 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3639,13 +3583,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224915 data arrival time + -3.221929 data arrival time --------------------------------------------------------------------------------------------- - 4.525085 slack (MET) + 4.528071 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3654,10 +3598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 1.688906 1.224838 3.224838 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.688958 0.000000 3.224838 ^ gpio_slow_sel[23] (out) - 3.224838 data arrival time + 11 0.378622 1.685930 1.221875 3.221875 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.685956 0.000000 3.221875 ^ gpio_analog_pol[38] (out) + 3.221875 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3667,13 +3611,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224838 data arrival time + -3.221875 data arrival time --------------------------------------------------------------------------------------------- - 4.525162 slack (MET) + 4.528125 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3682,10 +3626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 1.688906 1.224797 3.224797 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.688958 0.000000 3.224797 ^ gpio_dm1[23] (out) - 3.224797 data arrival time + 11 0.379241 1.688344 1.221818 3.221818 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.688350 0.000000 3.221818 ^ gpio_out[42] (out) + 3.221818 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3695,13 +3639,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224797 data arrival time + -3.221818 data arrival time --------------------------------------------------------------------------------------------- - 4.525203 slack (MET) + 4.528182 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3710,10 +3654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 1.691137 1.224766 3.224766 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.691186 0.000000 3.224766 ^ gpio_analog_sel[34] (out) - 3.224766 data arrival time + 11 0.378593 1.686057 1.221798 3.221798 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.686093 0.000000 3.221798 ^ gpio_analog_pol[18] (out) + 3.221798 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3723,13 +3667,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224766 data arrival time + -3.221798 data arrival time --------------------------------------------------------------------------------------------- - 4.525234 slack (MET) + 4.528202 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3738,10 +3682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 1.687584 1.224743 3.224743 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.687675 0.000000 3.224743 ^ gpio_dm0[24] (out) - 3.224743 data arrival time + 11 0.379213 1.688906 1.221710 3.221710 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.688926 0.000000 3.221710 ^ gpio_out[23] (out) + 3.221710 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3751,13 +3695,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224743 data arrival time + -3.221710 data arrival time --------------------------------------------------------------------------------------------- - 4.525257 slack (MET) + 4.528290 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3766,10 +3710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 1.687609 1.224727 3.224727 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.687687 0.000000 3.224727 ^ gpio_slow_sel[33] (out) - 3.224727 data arrival time + 11 0.379779 1.691356 1.221471 3.221471 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.691362 0.000000 3.221471 ^ gpio_ib_mode_sel[22] (out) + 3.221471 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3779,13 +3723,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224727 data arrival time + -3.221471 data arrival time --------------------------------------------------------------------------------------------- - 4.525273 slack (MET) + 4.528529 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3794,10 +3738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 1.692542 1.224682 3.224682 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.692565 0.000000 3.224682 ^ gpio_holdover[20] (out) - 3.224682 data arrival time + 11 0.379241 1.688344 1.221429 3.221429 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.688348 0.000000 3.221429 ^ gpio_vtrip_sel[42] (out) + 3.221429 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3807,13 +3751,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224682 data arrival time + -3.221429 data arrival time --------------------------------------------------------------------------------------------- - 4.525318 slack (MET) + 4.528572 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3822,10 +3766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380276 1.695480 1.224636 3.224636 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.695619 0.000000 3.224636 ^ gpio_ib_mode_sel[25] (out) - 3.224636 data arrival time + 11 0.378108 1.683960 1.221423 3.221423 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.684012 0.000000 3.221423 ^ gpio_slow_sel[17] (out) + 3.221423 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3835,13 +3779,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224636 data arrival time + -3.221423 data arrival time --------------------------------------------------------------------------------------------- - 4.525364 slack (MET) + 4.528577 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3850,10 +3794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 1.692541 1.224615 3.224615 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.692579 0.000000 3.224615 ^ gpio_holdover[29] (out) - 3.224615 data arrival time + 11 0.378622 1.685930 1.221413 3.221413 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.685953 0.000000 3.221413 ^ gpio_analog_sel[38] (out) + 3.221413 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3863,13 +3807,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224615 data arrival time + -3.221413 data arrival time --------------------------------------------------------------------------------------------- - 4.525385 slack (MET) + 4.528587 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3878,10 +3822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 1.691403 1.224595 3.224595 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.691435 0.000000 3.224595 ^ gpio_dm2[21] (out) - 3.224595 data arrival time + 11 0.378108 1.683960 1.221382 3.221382 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.684011 0.000000 3.221382 ^ gpio_dm1[17] (out) + 3.221382 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3891,13 +3835,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224595 data arrival time + -3.221382 data arrival time --------------------------------------------------------------------------------------------- - 4.525405 slack (MET) + 4.528618 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3906,10 +3850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 1.688906 1.224566 3.224566 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.688955 0.000000 3.224566 ^ gpio_analog_en[23] (out) - 3.224566 data arrival time + 11 0.380186 1.693504 1.221372 3.221372 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.693511 0.000000 3.221372 ^ gpio_ib_mode_sel[36] (out) + 3.221372 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3919,13 +3863,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224566 data arrival time + -3.221372 data arrival time --------------------------------------------------------------------------------------------- - 4.525434 slack (MET) + 4.528628 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3934,10 +3878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 1.694335 1.224542 3.224542 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.694347 0.000000 3.224542 ^ gpio_out[32] (out) - 3.224542 data arrival time + 11 0.379088 1.688206 1.221356 3.221356 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.688222 0.000000 3.221356 ^ gpio_out[0] (out) + 3.221356 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3947,13 +3891,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224542 data arrival time + -3.221356 data arrival time --------------------------------------------------------------------------------------------- - 4.525458 slack (MET) + 4.528644 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3962,10 +3906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 1.691356 1.224525 3.224525 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.691383 0.000000 3.224525 ^ gpio_dm2[22] (out) - 3.224525 data arrival time + 11 0.379767 1.691403 1.221313 3.221313 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.691411 0.000000 3.221313 ^ gpio_ib_mode_sel[21] (out) + 3.221313 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3975,13 +3919,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224525 data arrival time + -3.221313 data arrival time --------------------------------------------------------------------------------------------- - 4.525475 slack (MET) + 4.528687 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3990,10 +3934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 1.687609 1.224478 3.224478 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.687683 0.000000 3.224478 ^ gpio_dm1[33] (out) - 3.224478 data arrival time + 11 0.379241 1.688344 1.221269 3.221269 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.688348 0.000000 3.221269 ^ gpio_ib_mode_sel[42] (out) + 3.221269 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4003,13 +3947,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224478 data arrival time + -3.221269 data arrival time --------------------------------------------------------------------------------------------- - 4.525522 slack (MET) + 4.528731 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4018,10 +3962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 1.694145 1.224406 3.224406 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.694158 0.000000 3.224406 ^ gpio_vtrip_sel[15] (out) - 3.224406 data arrival time + 11 0.378108 1.683960 1.221132 3.221132 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.684008 0.000000 3.221132 ^ gpio_analog_en[17] (out) + 3.221132 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4031,13 +3975,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224406 data arrival time + -3.221132 data arrival time --------------------------------------------------------------------------------------------- - 4.525594 slack (MET) + 4.528868 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4046,10 +3990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 1.687584 1.224384 3.224384 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.687669 0.000000 3.224384 ^ gpio_analog_pol[24] (out) - 3.224384 data arrival time + 11 0.378593 1.686057 1.221131 3.221131 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.686086 0.000000 3.221131 ^ gpio_analog_sel[18] (out) + 3.221131 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4059,13 +4003,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224384 data arrival time + -3.221131 data arrival time --------------------------------------------------------------------------------------------- - 4.525616 slack (MET) + 4.528869 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4074,10 +4018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 1.694214 1.224323 3.224323 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.694227 0.000000 3.224323 ^ gpio_vtrip_sel[19] (out) - 3.224323 data arrival time + 11 0.378010 1.683545 1.220990 3.220989 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.683596 0.000000 3.220989 ^ gpio_slow_sel[16] (out) + 3.220989 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4087,13 +4031,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224323 data arrival time + -3.220989 data arrival time --------------------------------------------------------------------------------------------- - 4.525677 slack (MET) + 4.529010 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4102,10 +4046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 1.692976 1.224316 3.224316 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.693005 0.000000 3.224316 ^ gpio_out[36] (out) - 3.224316 data arrival time + 11 0.378010 1.683545 1.220930 3.220930 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.683595 0.000000 3.220930 ^ gpio_dm1[16] (out) + 3.220930 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4115,13 +4059,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224316 data arrival time + -3.220930 data arrival time --------------------------------------------------------------------------------------------- - 4.525684 slack (MET) + 4.529070 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4130,10 +4074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 1.688906 1.224307 3.224307 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.688952 0.000000 3.224307 ^ gpio_dm0[23] (out) - 3.224307 data arrival time + 11 0.378108 1.683960 1.220873 3.220873 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.684005 0.000000 3.220873 ^ gpio_dm0[17] (out) + 3.220873 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4143,13 +4087,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224307 data arrival time + -3.220873 data arrival time --------------------------------------------------------------------------------------------- - 4.525693 slack (MET) + 4.529127 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4158,10 +4102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 1.692977 1.224293 3.224293 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.693006 0.000000 3.224293 ^ gpio_out[27] (out) - 3.224293 data arrival time + 11 0.377175 1.680746 1.220828 3.220828 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.680909 0.000000 3.220828 ^ gpio_slow_sel[13] (out) + 3.220828 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4171,13 +4115,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224293 data arrival time + -3.220828 data arrival time --------------------------------------------------------------------------------------------- - 4.525707 slack (MET) + 4.529172 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4186,10 +4130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 1.691137 1.224223 3.224223 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.691179 0.000000 3.224223 ^ gpio_dm2[34] (out) - 3.224223 data arrival time + 11 0.378010 1.683545 1.220778 3.220778 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.683594 0.000000 3.220778 ^ gpio_analog_en[16] (out) + 3.220778 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4199,13 +4143,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224223 data arrival time + -3.220778 data arrival time --------------------------------------------------------------------------------------------- - 4.525776 slack (MET) + 4.529222 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4214,10 +4158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 1.690473 1.224228 3.224228 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.690482 0.000000 3.224228 ^ gpio_slow_sel[39] (out) - 3.224228 data arrival time + 11 0.377729 1.682340 1.220762 3.220762 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.682402 0.000000 3.220762 ^ gpio_slow_sel[14] (out) + 3.220762 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4227,13 +4171,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224228 data arrival time + -3.220762 data arrival time --------------------------------------------------------------------------------------------- - 4.525772 slack (MET) + 4.529238 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4242,10 +4186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 1.690387 1.224217 3.224217 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.690434 0.000000 3.224217 ^ gpio_analog_sel[31] (out) - 3.224217 data arrival time + 11 0.378622 1.685930 1.220751 3.220751 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.685947 0.000000 3.220751 ^ gpio_dm2[38] (out) + 3.220751 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4255,13 +4199,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224217 data arrival time + -3.220751 data arrival time --------------------------------------------------------------------------------------------- - 4.525783 slack (MET) + 4.529249 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4270,10 +4214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 1.690473 1.224185 3.224185 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.690482 0.000000 3.224185 ^ gpio_dm1[39] (out) - 3.224185 data arrival time + 11 0.378593 1.686057 1.220611 3.220611 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.686081 0.000000 3.220611 ^ gpio_dm2[18] (out) + 3.220611 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4283,125 +4227,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224185 data arrival time + -3.220611 data arrival time --------------------------------------------------------------------------------------------- - 4.525815 slack (MET) + 4.529388 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.378875 1.687609 1.224150 3.224150 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.687678 0.000000 3.224150 ^ gpio_analog_en[33] (out) - 3.224150 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.224150 data arrival time ---------------------------------------------------------------------------------------------- - 4.525850 slack (MET) - - -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379719 1.690473 1.224134 3.224134 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.690482 0.000000 3.224134 ^ gpio_analog_en[39] (out) - 3.224134 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.224134 data arrival time ---------------------------------------------------------------------------------------------- - 4.525866 slack (MET) - - -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379719 1.690473 1.224086 3.224086 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.690481 0.000000 3.224086 ^ gpio_dm0[39] (out) - 3.224086 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.224086 data arrival time ---------------------------------------------------------------------------------------------- - 4.525914 slack (MET) - - -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380034 1.692542 1.224090 3.224090 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.692560 0.000000 3.224090 ^ gpio_out[20] (out) - 3.224090 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.224090 data arrival time ---------------------------------------------------------------------------------------------- - 4.525909 slack (MET) - - -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4410,10 +4242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 1.690473 1.224022 3.224022 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.690481 0.000000 3.224022 ^ gpio_analog_pol[39] (out) - 3.224022 data arrival time + 11 0.377175 1.680746 1.220579 3.220579 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.680903 0.000000 3.220579 ^ gpio_dm1[13] (out) + 3.220579 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4423,13 +4255,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224022 data arrival time + -3.220579 data arrival time --------------------------------------------------------------------------------------------- - 4.525978 slack (MET) + 4.529421 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4438,10 +4270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 1.691403 1.223990 3.223990 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.691429 0.000000 3.223990 ^ gpio_holdover[21] (out) - 3.223990 data arrival time + 11 0.378344 1.684816 1.220547 3.220546 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.684842 0.000000 3.220546 ^ gpio_slow_sel[43] (out) + 3.220546 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4451,13 +4283,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223990 data arrival time + -3.220546 data arrival time --------------------------------------------------------------------------------------------- - 4.526010 slack (MET) + 4.529453 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4466,10 +4298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 1.692541 1.223991 3.223991 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.692572 0.000000 3.223991 ^ gpio_out[29] (out) - 3.223991 data arrival time + 11 0.378108 1.683960 1.220529 3.220529 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.684001 0.000000 3.220529 ^ gpio_analog_pol[17] (out) + 3.220529 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4479,13 +4311,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223991 data arrival time + -3.220529 data arrival time --------------------------------------------------------------------------------------------- - 4.526009 slack (MET) + 4.529471 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4494,10 +4326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 1.688906 1.223963 3.223963 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.688948 0.000000 3.223963 ^ gpio_analog_pol[23] (out) - 3.223963 data arrival time + 11 0.378010 1.683545 1.220520 3.220520 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.683590 0.000000 3.220520 ^ gpio_dm0[16] (out) + 3.220520 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4507,13 +4339,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223963 data arrival time + -3.220520 data arrival time --------------------------------------------------------------------------------------------- - 4.526037 slack (MET) + 4.529480 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4522,10 +4354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 1.694335 1.223956 3.223956 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.694344 0.000000 3.223956 ^ gpio_vtrip_sel[32] (out) - 3.223956 data arrival time + 11 0.377729 1.682340 1.220512 3.220512 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.682399 0.000000 3.220512 ^ gpio_dm1[14] (out) + 3.220512 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4535,13 +4367,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223956 data arrival time + -3.220512 data arrival time --------------------------------------------------------------------------------------------- - 4.526044 slack (MET) + 4.529488 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4550,10 +4382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 1.688206 1.223932 3.223932 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.688245 0.000000 3.223932 ^ gpio_slow_sel[0] (out) - 3.223932 data arrival time + 11 0.378344 1.684816 1.220504 3.220504 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.684842 0.000000 3.220504 ^ gpio_dm1[43] (out) + 3.220504 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4563,13 +4395,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223932 data arrival time + -3.220504 data arrival time --------------------------------------------------------------------------------------------- - 4.526068 slack (MET) + 4.529497 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4578,10 +4410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 1.691356 1.223920 3.223920 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.691378 0.000000 3.223920 ^ gpio_holdover[22] (out) - 3.223920 data arrival time + 11 0.378344 1.684816 1.220446 3.220446 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.684841 0.000000 3.220446 ^ gpio_analog_en[43] (out) + 3.220446 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4591,13 +4423,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223920 data arrival time + -3.220446 data arrival time --------------------------------------------------------------------------------------------- - 4.526080 slack (MET) + 4.529554 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4606,10 +4438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 1.688206 1.223889 3.223889 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.688245 0.000000 3.223889 ^ gpio_dm1[0] (out) - 3.223889 data arrival time + 11 0.378344 1.684816 1.220399 3.220399 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.684841 0.000000 3.220399 ^ gpio_dm0[43] (out) + 3.220399 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4619,13 +4451,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223889 data arrival time + -3.220399 data arrival time --------------------------------------------------------------------------------------------- - 4.526111 slack (MET) + 4.529601 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4634,10 +4466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 1.687609 1.223880 3.223880 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.687674 0.000000 3.223880 ^ gpio_dm0[33] (out) - 3.223880 data arrival time + 11 0.378344 1.684816 1.220335 3.220335 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.684840 0.000000 3.220335 ^ gpio_analog_pol[43] (out) + 3.220335 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4647,13 +4479,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223880 data arrival time + -3.220335 data arrival time --------------------------------------------------------------------------------------------- - 4.526120 slack (MET) + 4.529665 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4662,10 +4494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 1.688206 1.223832 3.223831 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.688244 0.000000 3.223831 ^ gpio_analog_en[0] (out) - 3.223831 data arrival time + 11 0.379213 1.688906 1.220321 3.220321 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.688916 0.000000 3.220321 ^ gpio_vtrip_sel[23] (out) + 3.220321 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4675,13 +4507,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223831 data arrival time + -3.220321 data arrival time --------------------------------------------------------------------------------------------- - 4.526168 slack (MET) + 4.529678 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4690,10 +4522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 1.693903 1.223798 3.223798 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.693914 0.000000 3.223798 ^ gpio_vtrip_sel[26] (out) - 3.223798 data arrival time + 11 0.377175 1.680746 1.220198 3.220198 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.680895 0.000000 3.220198 ^ gpio_analog_en[13] (out) + 3.220198 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4703,13 +4535,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223798 data arrival time + -3.220198 data arrival time --------------------------------------------------------------------------------------------- - 4.526202 slack (MET) + 4.529801 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4718,10 +4550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 1.688206 1.223740 3.223740 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.688243 0.000000 3.223740 ^ gpio_analog_pol[0] (out) - 3.223740 data arrival time + 11 0.377729 1.682340 1.220185 3.220185 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.682394 0.000000 3.220185 ^ gpio_analog_en[14] (out) + 3.220185 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4731,13 +4563,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223740 data arrival time + -3.220185 data arrival time --------------------------------------------------------------------------------------------- - 4.526260 slack (MET) + 4.529815 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4746,10 +4578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 1.693983 1.223702 3.223702 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.693995 0.000000 3.223702 ^ gpio_vtrip_sel[37] (out) - 3.223702 data arrival time + 11 0.378010 1.683545 1.220176 3.220176 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.683586 0.000000 3.220176 ^ gpio_analog_pol[16] (out) + 3.220176 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4759,13 +4591,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223702 data arrival time + -3.220176 data arrival time --------------------------------------------------------------------------------------------- - 4.526298 slack (MET) + 4.529824 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4774,10 +4606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 1.688206 1.223684 3.223684 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.688243 0.000000 3.223684 ^ gpio_inp_dis[0] (out) - 3.223684 data arrival time + 11 0.377175 1.680746 1.220116 3.220116 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.680893 0.000000 3.220116 ^ gpio_dm0[13] (out) + 3.220116 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4787,13 +4619,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223684 data arrival time + -3.220116 data arrival time --------------------------------------------------------------------------------------------- - 4.526316 slack (MET) + 4.529884 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4802,10 +4634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 1.689921 1.223679 3.223679 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.689959 0.000000 3.223679 ^ gpio_analog_sel[30] (out) - 3.223679 data arrival time + 11 0.378593 1.686057 1.220006 3.220006 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.686076 0.000000 3.220006 ^ gpio_holdover[18] (out) + 3.220006 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4815,13 +4647,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223679 data arrival time + -3.220006 data arrival time --------------------------------------------------------------------------------------------- - 4.526321 slack (MET) + 4.529994 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4830,10 +4662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 1.690387 1.223674 3.223674 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.690428 0.000000 3.223674 ^ gpio_dm2[31] (out) - 3.223674 data arrival time + 11 0.378344 1.684816 1.219984 3.219984 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.684837 0.000000 3.219984 ^ gpio_analog_sel[43] (out) + 3.219984 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4843,13 +4675,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223674 data arrival time + -3.219984 data arrival time --------------------------------------------------------------------------------------------- - 4.526326 slack (MET) + 4.530016 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4858,10 +4690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 1.690473 1.223669 3.223670 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.690479 0.000000 3.223670 ^ gpio_analog_sel[39] (out) - 3.223670 data arrival time + 11 0.377729 1.682340 1.219915 3.219915 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.682391 0.000000 3.219915 ^ gpio_dm0[14] (out) + 3.219915 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4871,13 +4703,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223670 data arrival time + -3.219915 data arrival time --------------------------------------------------------------------------------------------- - 4.526330 slack (MET) + 4.530085 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4886,10 +4718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 1.691137 1.223591 3.223591 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.691172 0.000000 3.223591 ^ gpio_holdover[34] (out) - 3.223591 data arrival time + 11 0.378344 1.684816 1.219888 3.219887 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.684837 0.000000 3.219887 ^ gpio_dm2[43] (out) + 3.219887 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4899,13 +4731,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223591 data arrival time + -3.219887 data arrival time --------------------------------------------------------------------------------------------- - 4.526409 slack (MET) + 4.530112 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4914,10 +4746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 1.690473 1.223573 3.223573 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.690479 0.000000 3.223573 ^ gpio_dm2[39] (out) - 3.223573 data arrival time + 11 0.378344 1.684816 1.219776 3.219776 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.684836 0.000000 3.219776 ^ gpio_holdover[43] (out) + 3.219776 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4927,13 +4759,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223573 data arrival time + -3.219776 data arrival time --------------------------------------------------------------------------------------------- - 4.526427 slack (MET) + 4.530224 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4942,10 +4774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380394 1.694145 1.223542 3.223542 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.694153 0.000000 3.223542 ^ gpio_ib_mode_sel[15] (out) - 3.223542 data arrival time + 11 0.378622 1.685930 1.219757 3.219757 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.685941 0.000000 3.219757 ^ gpio_holdover[38] (out) + 3.219757 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4955,13 +4787,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223542 data arrival time + -3.219757 data arrival time --------------------------------------------------------------------------------------------- - 4.526458 slack (MET) + 4.530243 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4970,10 +4802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380445 1.694335 1.223531 3.223531 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.694342 0.000000 3.223531 ^ gpio_ib_mode_sel[32] (out) - 3.223531 data arrival time + 11 0.377175 1.680746 1.219703 3.219703 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.680884 0.000000 3.219703 ^ gpio_analog_pol[13] (out) + 3.219703 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4983,13 +4815,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223531 data arrival time + -3.219703 data arrival time --------------------------------------------------------------------------------------------- - 4.526469 slack (MET) + 4.530296 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4998,10 +4830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 1.690473 1.223460 3.223460 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.690478 0.000000 3.223460 ^ gpio_holdover[39] (out) - 3.223460 data arrival time + 11 0.378108 1.683960 1.219665 3.219665 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.683992 0.000000 3.219665 ^ gpio_analog_sel[17] (out) + 3.219665 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5011,13 +4843,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223460 data arrival time + -3.219665 data arrival time --------------------------------------------------------------------------------------------- - 4.526539 slack (MET) + 4.530335 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5026,10 +4858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380407 1.694214 1.223459 3.223459 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.694222 0.000000 3.223459 ^ gpio_ib_mode_sel[19] (out) - 3.223459 data arrival time + 11 0.378344 1.684816 1.219665 3.219665 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.684835 0.000000 3.219665 ^ gpio_out[43] (out) + 3.219665 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5039,13 +4871,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223459 data arrival time + -3.219665 data arrival time --------------------------------------------------------------------------------------------- - 4.526542 slack (MET) + 4.530335 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5054,10 +4886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 1.691403 1.223442 3.223442 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.691425 0.000000 3.223442 ^ gpio_out[21] (out) - 3.223442 data arrival time + 11 0.378593 1.686057 1.219512 3.219512 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.686073 0.000000 3.219512 ^ gpio_out[18] (out) + 3.219512 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5067,13 +4899,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223442 data arrival time + -3.219512 data arrival time --------------------------------------------------------------------------------------------- - 4.526558 slack (MET) + 4.530488 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5082,10 +4914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 1.687609 1.223433 3.223433 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.687668 0.000000 3.223433 ^ gpio_analog_pol[33] (out) - 3.223433 data arrival time + 11 0.377729 1.682340 1.219467 3.219467 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.682385 0.000000 3.219467 ^ gpio_analog_pol[14] (out) + 3.219467 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5095,13 +4927,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223433 data arrival time + -3.219467 data arrival time --------------------------------------------------------------------------------------------- - 4.526567 slack (MET) + 4.530532 slack (MET) Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5110,10 +4942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 1.688906 1.223398 3.223398 ^ gpio_loopback_zero[23] (in) + 11 0.379213 1.688906 1.219458 3.219458 ^ gpio_loopback_zero[23] (in) gpio_loopback_zero[23] (net) - 1.688942 0.000000 3.223398 ^ gpio_analog_sel[23] (out) - 3.223398 data arrival time + 1.688912 0.000000 3.219458 ^ gpio_ib_mode_sel[23] (out) + 3.219458 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5123,13 +4955,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223398 data arrival time + -3.219458 data arrival time --------------------------------------------------------------------------------------------- - 4.526602 slack (MET) + 4.530542 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5138,10 +4970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 1.690473 1.223349 3.223349 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.690478 0.000000 3.223349 ^ gpio_out[39] (out) - 3.223349 data arrival time + 11 0.378010 1.683545 1.219362 3.219362 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.683578 0.000000 3.219362 ^ gpio_analog_sel[16] (out) + 3.219362 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5151,13 +4983,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223349 data arrival time + -3.219362 data arrival time --------------------------------------------------------------------------------------------- - 4.526651 slack (MET) + 4.530638 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5166,10 +4998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 1.691356 1.223329 3.223329 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.691373 0.000000 3.223329 ^ gpio_out[22] (out) - 3.223329 data arrival time + 11 0.378108 1.683960 1.219146 3.219146 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.683987 0.000000 3.219146 ^ gpio_dm2[17] (out) + 3.219146 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5179,13 +5011,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223329 data arrival time + -3.219146 data arrival time --------------------------------------------------------------------------------------------- - 4.526671 slack (MET) + 4.530854 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5194,10 +5026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 1.692542 1.223308 3.223308 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.692554 0.000000 3.223308 ^ gpio_vtrip_sel[20] (out) - 3.223308 data arrival time + 11 0.378344 1.684816 1.219098 3.219098 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.684831 0.000000 3.219098 ^ gpio_vtrip_sel[43] (out) + 3.219098 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5207,13 +5039,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223308 data arrival time + -3.219098 data arrival time --------------------------------------------------------------------------------------------- - 4.526692 slack (MET) + 4.530901 slack (MET) Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5222,10 +5054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 1.688206 1.223248 3.223248 ^ gpio_loopback_zero[0] (in) + 11 0.379088 1.688206 1.218916 3.218916 ^ gpio_loopback_zero[0] (in) gpio_loopback_zero[0] (net) - 1.688238 0.000000 3.223248 ^ gpio_analog_sel[0] (out) - 3.223248 data arrival time + 1.688209 0.000000 3.218916 ^ gpio_vtrip_sel[0] (out) + 3.218916 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5235,13 +5067,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223248 data arrival time + -3.218916 data arrival time --------------------------------------------------------------------------------------------- - 4.526752 slack (MET) + 4.531084 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5250,10 +5082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 1.689179 1.223218 3.223218 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.689220 0.000000 3.223218 ^ gpio_analog_sel[28] (out) - 3.223218 data arrival time + 11 0.378010 1.683545 1.218843 3.218843 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.683573 0.000000 3.218843 ^ gpio_dm2[16] (out) + 3.218843 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5263,13 +5095,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223218 data arrival time + -3.218843 data arrival time --------------------------------------------------------------------------------------------- - 4.526782 slack (MET) + 4.531157 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5278,10 +5110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380334 1.693903 1.223130 3.223130 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.693910 0.000000 3.223130 ^ gpio_ib_mode_sel[26] (out) - 3.223130 data arrival time + 11 0.378622 1.685930 1.218720 3.218720 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.685936 0.000000 3.218720 ^ gpio_out[38] (out) + 3.218720 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5291,13 +5123,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223130 data arrival time + -3.218720 data arrival time --------------------------------------------------------------------------------------------- - 4.526871 slack (MET) + 4.531280 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5306,10 +5138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 1.690387 1.223043 3.223042 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.690421 0.000000 3.223042 ^ gpio_holdover[31] (out) - 3.223042 data arrival time + 11 0.377729 1.682340 1.218673 3.218673 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.682376 0.000000 3.218673 ^ gpio_analog_sel[14] (out) + 3.218673 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5319,13 +5151,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223042 data arrival time + -3.218673 data arrival time --------------------------------------------------------------------------------------------- - 4.526958 slack (MET) + 4.531327 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5334,10 +5166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 1.689921 1.223013 3.223013 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.689952 0.000000 3.223013 ^ gpio_dm2[30] (out) - 3.223013 data arrival time + 11 0.378593 1.686057 1.218660 3.218660 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.686067 0.000000 3.218660 ^ gpio_vtrip_sel[18] (out) + 3.218660 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5347,13 +5179,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223013 data arrival time + -3.218660 data arrival time --------------------------------------------------------------------------------------------- - 4.526987 slack (MET) + 4.531340 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5362,10 +5194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 1.691137 1.222969 3.222969 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.691166 0.000000 3.222969 ^ gpio_out[34] (out) - 3.222969 data arrival time + 11 0.379088 1.688206 1.218618 3.218618 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.688208 0.000000 3.218618 ^ gpio_ib_mode_sel[0] (out) + 3.218618 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5375,13 +5207,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222969 data arrival time + -3.218618 data arrival time --------------------------------------------------------------------------------------------- - 4.527031 slack (MET) + 4.531383 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5390,10 +5222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 1.690473 1.222959 3.222959 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.690477 0.000000 3.222959 ^ gpio_vtrip_sel[39] (out) - 3.222959 data arrival time + 11 0.378108 1.683960 1.218542 3.218542 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.683981 0.000000 3.218542 ^ gpio_holdover[17] (out) + 3.218542 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5403,13 +5235,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222959 data arrival time + -3.218542 data arrival time --------------------------------------------------------------------------------------------- - 4.527040 slack (MET) + 4.531458 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5418,10 +5250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 1.688906 1.222906 3.222906 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.688937 0.000000 3.222906 ^ gpio_dm2[23] (out) - 3.222906 data arrival time + 11 0.377904 1.682388 1.218361 3.218361 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.682396 0.000000 3.218361 ^ gpio_slow_sel[41] (out) + 3.218361 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5431,13 +5263,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222906 data arrival time + -3.218361 data arrival time --------------------------------------------------------------------------------------------- - 4.527094 slack (MET) + 4.531639 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5446,10 +5278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379719 1.690473 1.222799 3.222799 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.690476 0.000000 3.222799 ^ gpio_ib_mode_sel[39] (out) - 3.222799 data arrival time + 11 0.377904 1.682388 1.218318 3.218318 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.682396 0.000000 3.218318 ^ gpio_dm1[41] (out) + 3.218318 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5459,13 +5291,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222799 data arrival time + -3.218318 data arrival time --------------------------------------------------------------------------------------------- - 4.527201 slack (MET) + 4.531682 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5474,10 +5306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 1.688344 1.222701 3.222701 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.688354 0.000000 3.222701 ^ gpio_slow_sel[42] (out) - 3.222701 data arrival time + 11 0.377904 1.682388 1.218261 3.218261 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.682396 0.000000 3.218261 ^ gpio_analog_en[41] (out) + 3.218261 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5487,13 +5319,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222701 data arrival time + -3.218261 data arrival time --------------------------------------------------------------------------------------------- - 4.527299 slack (MET) + 4.531739 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5502,10 +5334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 1.688344 1.222657 3.222657 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.688354 0.000000 3.222657 ^ gpio_dm1[42] (out) - 3.222657 data arrival time + 11 0.378010 1.683545 1.218238 3.218238 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.683567 0.000000 3.218238 ^ gpio_holdover[16] (out) + 3.218238 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5515,13 +5347,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222657 data arrival time + -3.218238 data arrival time --------------------------------------------------------------------------------------------- - 4.527343 slack (MET) + 4.531762 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5530,10 +5362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 1.687609 1.222633 3.222633 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.687657 0.000000 3.222633 ^ gpio_analog_sel[33] (out) - 3.222633 data arrival time + 11 0.377904 1.682388 1.218213 3.218213 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.682395 0.000000 3.218213 ^ gpio_dm0[41] (out) + 3.218213 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5543,13 +5375,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222633 data arrival time + -3.218213 data arrival time --------------------------------------------------------------------------------------------- - 4.527367 slack (MET) + 4.531786 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5558,10 +5390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 1.688344 1.222623 3.222623 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.688354 0.000000 3.222623 ^ gpio_analog_en[42] (out) - 3.222623 data arrival time + 11 0.377904 1.682388 1.218150 3.218150 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.682395 0.000000 3.218150 ^ gpio_analog_pol[41] (out) + 3.218150 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5571,13 +5403,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222623 data arrival time + -3.218150 data arrival time --------------------------------------------------------------------------------------------- - 4.527377 slack (MET) + 4.531851 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5586,10 +5418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 1.688206 1.222614 3.222614 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.688232 0.000000 3.222614 ^ gpio_dm2[0] (out) - 3.222614 data arrival time + 11 0.377729 1.682340 1.218130 3.218130 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.682371 0.000000 3.218130 ^ gpio_dm2[14] (out) + 3.218130 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5599,13 +5431,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222614 data arrival time + -3.218130 data arrival time --------------------------------------------------------------------------------------------- - 4.527387 slack (MET) + 4.531870 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5614,10 +5446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 1.689179 1.222600 3.222600 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.689214 0.000000 3.222600 ^ gpio_dm2[28] (out) - 3.222600 data arrival time + 11 0.377832 1.682074 1.218134 3.218134 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.682082 0.000000 3.218134 ^ gpio_slow_sel[40] (out) + 3.218134 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5627,13 +5459,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222600 data arrival time + -3.218134 data arrival time --------------------------------------------------------------------------------------------- - 4.527400 slack (MET) + 4.531866 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5642,10 +5474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 1.686057 1.222569 3.222569 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.686101 0.000000 3.222569 ^ gpio_slow_sel[18] (out) - 3.222569 data arrival time + 11 0.377832 1.682074 1.218091 3.218091 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.682082 0.000000 3.218091 ^ gpio_dm1[40] (out) + 3.218091 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5655,13 +5487,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222569 data arrival time + -3.218091 data arrival time --------------------------------------------------------------------------------------------- - 4.527431 slack (MET) + 4.531909 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5670,10 +5502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 1.689921 1.222558 3.222558 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.689948 0.000000 3.222558 ^ gpio_holdover[30] (out) - 3.222558 data arrival time + 11 0.377832 1.682074 1.218034 3.218034 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.682082 0.000000 3.218034 ^ gpio_analog_en[40] (out) + 3.218034 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5683,13 +5515,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222558 data arrival time + -3.218034 data arrival time --------------------------------------------------------------------------------------------- - 4.527442 slack (MET) + 4.531966 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5698,10 +5530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 1.688344 1.222553 3.222553 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.688353 0.000000 3.222553 ^ gpio_dm0[42] (out) - 3.222553 data arrival time + 11 0.378622 1.685930 1.218007 3.218007 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.685933 0.000000 3.218007 ^ gpio_vtrip_sel[38] (out) + 3.218007 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5711,13 +5543,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222553 data arrival time + -3.218007 data arrival time --------------------------------------------------------------------------------------------- - 4.527447 slack (MET) + 4.531993 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5726,10 +5558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 1.686057 1.222497 3.222497 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.686100 0.000000 3.222497 ^ gpio_dm1[18] (out) - 3.222497 data arrival time + 11 0.377832 1.682074 1.217986 3.217986 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.682081 0.000000 3.217986 ^ gpio_dm0[40] (out) + 3.217986 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5739,13 +5571,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222497 data arrival time + -3.217986 data arrival time --------------------------------------------------------------------------------------------- - 4.527503 slack (MET) + 4.532014 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5754,10 +5586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 1.688344 1.222489 3.222489 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.688353 0.000000 3.222489 ^ gpio_analog_pol[42] (out) - 3.222489 data arrival time + 11 0.378108 1.683960 1.217951 3.217951 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.683977 0.000000 3.217951 ^ gpio_out[17] (out) + 3.217951 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5767,13 +5599,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222489 data arrival time + -3.217951 data arrival time --------------------------------------------------------------------------------------------- - 4.527511 slack (MET) + 4.532049 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5782,10 +5614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380034 1.692542 1.222444 3.222444 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.692550 0.000000 3.222444 ^ gpio_ib_mode_sel[20] (out) - 3.222444 data arrival time + 11 0.377832 1.682074 1.217922 3.217922 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.682081 0.000000 3.217922 ^ gpio_analog_pol[40] (out) + 3.217922 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5795,13 +5627,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222444 data arrival time + -3.217922 data arrival time --------------------------------------------------------------------------------------------- - 4.527556 slack (MET) + 4.532077 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5810,10 +5642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 1.690387 1.222420 3.222420 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.690415 0.000000 3.222420 ^ gpio_out[31] (out) - 3.222420 data arrival time + 11 0.378622 1.685930 1.217847 3.217847 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.685933 0.000000 3.217847 ^ gpio_ib_mode_sel[38] (out) + 3.217847 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5823,13 +5655,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222420 data arrival time + -3.217847 data arrival time --------------------------------------------------------------------------------------------- - 4.527580 slack (MET) + 4.532154 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5838,10 +5670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 1.686057 1.222345 3.222345 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.686099 0.000000 3.222345 ^ gpio_analog_en[18] (out) - 3.222345 data arrival time + 11 0.377904 1.682388 1.217798 3.217798 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.682394 0.000000 3.217798 ^ gpio_analog_sel[41] (out) + 3.217798 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5851,13 +5683,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222345 data arrival time + -3.217798 data arrival time --------------------------------------------------------------------------------------------- - 4.527655 slack (MET) + 4.532202 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5866,10 +5698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380343 1.693983 1.222337 3.222337 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.693988 0.000000 3.222337 ^ gpio_ib_mode_sel[37] (out) - 3.222337 data arrival time + 11 0.378593 1.686057 1.217795 3.217795 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.686063 0.000000 3.217795 ^ gpio_ib_mode_sel[18] (out) + 3.217795 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5879,13 +5711,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222337 data arrival time + -3.217795 data arrival time --------------------------------------------------------------------------------------------- - 4.527663 slack (MET) + 4.532205 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5894,10 +5726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 1.688906 1.222302 3.222302 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.688931 0.000000 3.222302 ^ gpio_holdover[23] (out) - 3.222302 data arrival time + 11 0.377904 1.682388 1.217702 3.217702 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.682393 0.000000 3.217702 ^ gpio_dm2[41] (out) + 3.217702 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5907,13 +5739,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222302 data arrival time + -3.217702 data arrival time --------------------------------------------------------------------------------------------- - 4.527699 slack (MET) + 4.532298 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5922,10 +5754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 1.687584 1.222228 3.222228 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.687637 0.000000 3.222228 ^ gpio_analog_sel[24] (out) - 3.222228 data arrival time + 11 0.378344 1.684816 1.217681 3.217681 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.684823 0.000000 3.217681 ^ gpio_ib_mode_sel[43] (out) + 3.217681 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5935,13 +5767,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222228 data arrival time + -3.217681 data arrival time --------------------------------------------------------------------------------------------- - 4.527772 slack (MET) + 4.532319 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5950,10 +5782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 1.691356 1.222216 3.222216 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.691366 0.000000 3.222216 ^ gpio_vtrip_sel[22] (out) - 3.222216 data arrival time + 11 0.378010 1.683545 1.217646 3.217646 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.683563 0.000000 3.217646 ^ gpio_out[16] (out) + 3.217646 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5963,13 +5795,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222216 data arrival time + -3.217646 data arrival time --------------------------------------------------------------------------------------------- - 4.527783 slack (MET) + 4.532353 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5978,10 +5810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 1.691403 1.222177 3.222177 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.691416 0.000000 3.222177 ^ gpio_vtrip_sel[21] (out) - 3.222177 data arrival time + 11 0.377904 1.682388 1.217590 3.217590 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.682393 0.000000 3.217590 ^ gpio_holdover[41] (out) + 3.217590 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5991,13 +5823,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222177 data arrival time + -3.217590 data arrival time --------------------------------------------------------------------------------------------- - 4.527822 slack (MET) + 4.532410 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6006,10 +5838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 1.688344 1.222137 3.222137 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.688351 0.000000 3.222137 ^ gpio_analog_sel[42] (out) - 3.222137 data arrival time + 11 0.377832 1.682074 1.217571 3.217571 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.682080 0.000000 3.217571 ^ gpio_analog_sel[40] (out) + 3.217571 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6019,13 +5851,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222137 data arrival time + -3.217571 data arrival time --------------------------------------------------------------------------------------------- - 4.527863 slack (MET) + 4.532429 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6034,10 +5866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 1.686057 1.222086 3.222086 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.686096 0.000000 3.222086 ^ gpio_dm0[18] (out) - 3.222086 data arrival time + 11 0.377175 1.680746 1.217543 3.217543 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.680843 0.000000 3.217543 ^ gpio_analog_sel[13] (out) + 3.217543 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6047,13 +5879,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222086 data arrival time + -3.217543 data arrival time --------------------------------------------------------------------------------------------- - 4.527913 slack (MET) + 4.532456 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6062,10 +5894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 1.687609 1.222090 3.222090 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.687651 0.000000 3.222090 ^ gpio_dm2[33] (out) - 3.222090 data arrival time + 11 0.377729 1.682340 1.217499 3.217499 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.682365 0.000000 3.217499 ^ gpio_holdover[14] (out) + 3.217499 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6075,13 +5907,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222090 data arrival time + -3.217499 data arrival time --------------------------------------------------------------------------------------------- - 4.527910 slack (MET) + 4.532502 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6090,10 +5922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 1.685930 1.222087 3.222087 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.685959 0.000000 3.222087 ^ gpio_slow_sel[38] (out) - 3.222087 data arrival time + 11 0.377832 1.682074 1.217475 3.217475 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.682079 0.000000 3.217475 ^ gpio_dm2[40] (out) + 3.217475 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6103,13 +5935,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222087 data arrival time + -3.217475 data arrival time --------------------------------------------------------------------------------------------- - 4.527913 slack (MET) + 4.532525 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6118,10 +5950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 1.692976 1.222059 3.222059 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.692988 0.000000 3.222059 ^ gpio_vtrip_sel[36] (out) - 3.222059 data arrival time + 11 0.377904 1.682388 1.217479 3.217479 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.682392 0.000000 3.217479 ^ gpio_out[41] (out) + 3.217479 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6131,13 +5963,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222059 data arrival time + -3.217479 data arrival time --------------------------------------------------------------------------------------------- - 4.527941 slack (MET) + 4.532521 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6146,10 +5978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 1.685930 1.222043 3.222043 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.685958 0.000000 3.222043 ^ gpio_dm1[38] (out) - 3.222043 data arrival time + 11 0.377832 1.682074 1.217363 3.217363 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.682079 0.000000 3.217363 ^ gpio_holdover[40] (out) + 3.217363 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6159,13 +5991,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222043 data arrival time + -3.217363 data arrival time --------------------------------------------------------------------------------------------- - 4.527957 slack (MET) + 4.532637 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6174,10 +6006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 1.688344 1.222041 3.222041 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.688351 0.000000 3.222041 ^ gpio_dm2[42] (out) - 3.222041 data arrival time + 11 0.377832 1.682074 1.217252 3.217252 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.682078 0.000000 3.217252 ^ gpio_out[40] (out) + 3.217252 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6187,13 +6019,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222041 data arrival time + -3.217252 data arrival time --------------------------------------------------------------------------------------------- - 4.527959 slack (MET) + 4.532748 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6202,10 +6034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 1.692977 1.222036 3.222036 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.692989 0.000000 3.222036 ^ gpio_vtrip_sel[27] (out) - 3.222036 data arrival time + 11 0.377175 1.680746 1.217154 3.217154 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.680836 0.000000 3.217154 ^ gpio_dm2[13] (out) + 3.217154 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6215,13 +6047,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222036 data arrival time + -3.217154 data arrival time --------------------------------------------------------------------------------------------- - 4.527964 slack (MET) + 4.532846 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6230,10 +6062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 1.685930 1.221986 3.221986 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.685958 0.000000 3.221986 ^ gpio_analog_en[38] (out) - 3.221986 data arrival time + 11 0.377904 1.682388 1.217091 3.217091 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.682391 0.000000 3.217091 ^ gpio_vtrip_sel[41] (out) + 3.217091 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6243,13 +6075,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221986 data arrival time + -3.217091 data arrival time --------------------------------------------------------------------------------------------- - 4.528014 slack (MET) + 4.532908 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6258,10 +6090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 1.688206 1.221980 3.221980 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.688227 0.000000 3.221980 ^ gpio_holdover[0] (out) - 3.221980 data arrival time + 11 0.377904 1.682388 1.216932 3.216932 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.682391 0.000000 3.216932 ^ gpio_ib_mode_sel[41] (out) + 3.216932 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6271,13 +6103,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221980 data arrival time + -3.216932 data arrival time --------------------------------------------------------------------------------------------- - 4.528020 slack (MET) + 4.533068 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6286,10 +6118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 1.685930 1.221939 3.221939 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.685957 0.000000 3.221939 ^ gpio_dm0[38] (out) - 3.221939 data arrival time + 11 0.377729 1.682340 1.216876 3.216876 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.682360 0.000000 3.216876 ^ gpio_out[14] (out) + 3.216876 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6299,13 +6131,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221939 data arrival time + -3.216876 data arrival time --------------------------------------------------------------------------------------------- - 4.528061 slack (MET) + 4.533124 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6314,10 +6146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 1.688344 1.221929 3.221929 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.688350 0.000000 3.221929 ^ gpio_holdover[42] (out) - 3.221929 data arrival time + 11 0.377832 1.682074 1.216864 3.216864 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.682077 0.000000 3.216864 ^ gpio_vtrip_sel[40] (out) + 3.216864 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6327,13 +6159,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221929 data arrival time + -3.216864 data arrival time --------------------------------------------------------------------------------------------- - 4.528071 slack (MET) + 4.533136 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6342,10 +6174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 1.685930 1.221875 3.221875 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.685956 0.000000 3.221875 ^ gpio_analog_pol[38] (out) - 3.221875 data arrival time + 11 0.377832 1.682074 1.216705 3.216705 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.682076 0.000000 3.216705 ^ gpio_ib_mode_sel[40] (out) + 3.216705 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6355,13 +6187,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221875 data arrival time + -3.216705 data arrival time --------------------------------------------------------------------------------------------- - 4.528125 slack (MET) + 4.533296 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6370,10 +6202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 1.689179 1.221860 3.221860 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.689206 0.000000 3.221860 ^ gpio_holdover[28] (out) - 3.221860 data arrival time + 11 0.378108 1.683960 1.216562 3.216562 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.683968 0.000000 3.216562 ^ gpio_vtrip_sel[17] (out) + 3.216562 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6383,13 +6215,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221860 data arrival time + -3.216562 data arrival time --------------------------------------------------------------------------------------------- - 4.528140 slack (MET) + 4.533438 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6398,10 +6230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 1.688344 1.221818 3.221818 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.688350 0.000000 3.221818 ^ gpio_out[42] (out) - 3.221818 data arrival time + 11 0.378010 1.683545 1.216534 3.216534 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.683555 0.000000 3.216534 ^ gpio_vtrip_sel[16] (out) + 3.216534 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6411,13 +6243,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221818 data arrival time + -3.216534 data arrival time --------------------------------------------------------------------------------------------- - 4.528182 slack (MET) + 4.533466 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6426,10 +6258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 1.689921 1.221811 3.221811 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.689942 0.000000 3.221811 ^ gpio_out[30] (out) - 3.221811 data arrival time + 11 0.377175 1.680746 1.216414 3.216414 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.680824 0.000000 3.216414 ^ gpio_holdover[13] (out) + 3.216414 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6439,13 +6271,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221811 data arrival time + -3.216414 data arrival time --------------------------------------------------------------------------------------------- - 4.528189 slack (MET) + 4.533586 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6454,10 +6286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 1.686057 1.221798 3.221798 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.686093 0.000000 3.221798 ^ gpio_analog_pol[18] (out) - 3.221798 data arrival time + 11 0.377175 1.680746 1.215792 3.215792 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.680815 0.000000 3.215792 ^ gpio_out[13] (out) + 3.215792 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6467,13 +6299,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221798 data arrival time + -3.215792 data arrival time --------------------------------------------------------------------------------------------- - 4.528202 slack (MET) + 4.534208 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6482,10 +6314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 1.692541 1.221729 3.221729 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.692554 0.000000 3.221729 ^ gpio_vtrip_sel[29] (out) - 3.221729 data arrival time + 11 0.378108 1.683960 1.215699 3.215699 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.683964 0.000000 3.215699 ^ gpio_ib_mode_sel[17] (out) + 3.215699 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6495,13 +6327,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221729 data arrival time + -3.215699 data arrival time --------------------------------------------------------------------------------------------- - 4.528271 slack (MET) + 4.534301 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6510,10 +6342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 1.688906 1.221710 3.221710 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.688926 0.000000 3.221710 ^ gpio_out[23] (out) - 3.221710 data arrival time + 11 0.378010 1.683545 1.215670 3.215670 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.683551 0.000000 3.215670 ^ gpio_ib_mode_sel[16] (out) + 3.215670 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6523,13 +6355,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221710 data arrival time + -3.215670 data arrival time --------------------------------------------------------------------------------------------- - 4.528290 slack (MET) + 4.534330 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6538,10 +6370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 1.687584 1.221514 3.221514 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.687629 0.000000 3.221514 ^ gpio_dm2[24] (out) - 3.221514 data arrival time + 11 0.377729 1.682340 1.214703 3.214704 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.682346 0.000000 3.214704 ^ gpio_vtrip_sel[14] (out) + 3.214704 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6551,13 +6383,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221514 data arrival time + -3.214704 data arrival time --------------------------------------------------------------------------------------------- - 4.528486 slack (MET) + 4.535297 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6566,10 +6398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379779 1.691356 1.221471 3.221471 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.691362 0.000000 3.221471 ^ gpio_ib_mode_sel[22] (out) - 3.221471 data arrival time + 11 0.377729 1.682340 1.213516 3.213516 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.682342 0.000000 3.213516 ^ gpio_ib_mode_sel[14] (out) + 3.213516 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6579,13 +6411,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221471 data arrival time + -3.213516 data arrival time --------------------------------------------------------------------------------------------- - 4.528529 slack (MET) + 4.536484 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6594,10 +6426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 1.687609 1.221459 3.221459 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.687644 0.000000 3.221459 ^ gpio_holdover[33] (out) - 3.221459 data arrival time + 11 0.377175 1.680746 1.213359 3.213359 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.680784 0.000000 3.213359 ^ gpio_vtrip_sel[13] (out) + 3.213359 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6607,13 +6439,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221459 data arrival time + -3.213359 data arrival time --------------------------------------------------------------------------------------------- - 4.528541 slack (MET) + 4.536642 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6622,10 +6454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 1.688344 1.221429 3.221429 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.688348 0.000000 3.221429 ^ gpio_vtrip_sel[42] (out) - 3.221429 data arrival time + 11 0.377175 1.680746 1.213135 3.213135 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.680781 0.000000 3.213135 ^ gpio_ib_mode_sel[13] (out) + 3.213135 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6635,13 +6467,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221429 data arrival time + -3.213135 data arrival time --------------------------------------------------------------------------------------------- - 4.528572 slack (MET) + 4.536864 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6650,10 +6482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 1.683960 1.221423 3.221423 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.684012 0.000000 3.221423 ^ gpio_slow_sel[17] (out) - 3.221423 data arrival time + 9 0.321392 1.432260 1.037803 3.037803 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.432273 0.000000 3.037803 ^ gpio_slow_sel[31] (out) + 3.037803 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6663,13 +6495,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221423 data arrival time + -3.037803 data arrival time --------------------------------------------------------------------------------------------- - 4.528577 slack (MET) + 4.712197 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6678,10 +6510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 1.685930 1.221413 3.221413 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.685953 0.000000 3.221413 ^ gpio_analog_sel[38] (out) - 3.221413 data arrival time + 9 0.321392 1.432260 1.037786 3.037786 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.432272 0.000000 3.037786 ^ gpio_analog_en[31] (out) + 3.037786 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6691,13 +6523,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221413 data arrival time + -3.037786 data arrival time --------------------------------------------------------------------------------------------- - 4.528587 slack (MET) + 4.712214 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6706,10 +6538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 1.683960 1.221382 3.221382 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.684011 0.000000 3.221382 ^ gpio_dm1[17] (out) - 3.221382 data arrival time + 9 0.321392 1.432260 1.037387 3.037387 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.432270 0.000000 3.037387 ^ gpio_dm0[31] (out) + 3.037387 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6719,13 +6551,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221382 data arrival time + -3.037387 data arrival time --------------------------------------------------------------------------------------------- - 4.528618 slack (MET) + 4.712613 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6734,10 +6566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 1.688206 1.221356 3.221356 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.688222 0.000000 3.221356 ^ gpio_out[0] (out) - 3.221356 data arrival time + 9 0.321392 1.432260 1.037337 3.037337 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.432270 0.000000 3.037337 ^ gpio_analog_pol[31] (out) + 3.037337 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6747,13 +6579,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221356 data arrival time + -3.037337 data arrival time --------------------------------------------------------------------------------------------- - 4.528644 slack (MET) + 4.712662 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6762,10 +6594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379767 1.691403 1.221313 3.221313 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.691411 0.000000 3.221313 ^ gpio_ib_mode_sel[21] (out) - 3.221313 data arrival time + 9 0.321392 1.432260 1.037045 3.037045 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.432268 0.000000 3.037045 ^ gpio_analog_sel[31] (out) + 3.037045 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6775,13 +6607,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221313 data arrival time + -3.037045 data arrival time --------------------------------------------------------------------------------------------- - 4.528687 slack (MET) + 4.712955 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6790,10 +6622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379241 1.688344 1.221269 3.221269 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.688348 0.000000 3.221269 ^ gpio_ib_mode_sel[42] (out) - 3.221269 data arrival time + 9 0.321392 1.432260 1.036886 3.036886 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.432267 0.000000 3.036886 ^ gpio_holdover[31] (out) + 3.036886 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6803,13 +6635,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221269 data arrival time + -3.036886 data arrival time --------------------------------------------------------------------------------------------- - 4.528731 slack (MET) + 4.713114 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6818,10 +6650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 1.689179 1.221238 3.221238 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.689201 0.000000 3.221238 ^ gpio_out[28] (out) - 3.221238 data arrival time + 9 0.321392 1.432260 1.036369 3.036369 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.432265 0.000000 3.036369 ^ gpio_vtrip_sel[31] (out) + 3.036369 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6831,13 +6663,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221238 data arrival time + -3.036369 data arrival time --------------------------------------------------------------------------------------------- - 4.528761 slack (MET) + 4.713631 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6846,10 +6678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 1.683960 1.221132 3.221132 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.684008 0.000000 3.221132 ^ gpio_analog_en[17] (out) - 3.221132 data arrival time + 9 0.321392 1.432260 1.036253 3.036253 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.432264 0.000000 3.036253 ^ gpio_ib_mode_sel[31] (out) + 3.036253 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6859,13 +6691,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221132 data arrival time + -3.036253 data arrival time --------------------------------------------------------------------------------------------- - 4.528868 slack (MET) + 4.713748 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6874,10 +6706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 1.686057 1.221131 3.221131 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.686086 0.000000 3.221131 ^ gpio_analog_sel[18] (out) - 3.221131 data arrival time + 9 0.321392 1.432260 1.036120 3.036120 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.432264 0.000000 3.036120 ^ gpio_oeb[31] (out) + 3.036120 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6887,13 +6719,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221131 data arrival time + -3.036120 data arrival time --------------------------------------------------------------------------------------------- - 4.528869 slack (MET) + 4.713880 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6902,10 +6734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380069 1.692977 1.221134 3.221134 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.692984 0.000000 3.221134 ^ gpio_ib_mode_sel[27] (out) - 3.221134 data arrival time + 9 0.318348 1.418805 1.027889 3.027889 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.418818 0.000000 3.027889 ^ gpio_analog_pol[26] (out) + 3.027889 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6915,13 +6747,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221134 data arrival time + -3.027889 data arrival time --------------------------------------------------------------------------------------------- - 4.528866 slack (MET) + 4.722111 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6930,10 +6762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380070 1.692976 1.221002 3.221002 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.692982 0.000000 3.221002 ^ gpio_ib_mode_sel[36] (out) - 3.221002 data arrival time + 9 0.318348 1.418805 1.027845 3.027845 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.418817 0.000000 3.027845 ^ gpio_slow_sel[26] (out) + 3.027845 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6943,13 +6775,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221002 data arrival time + -3.027845 data arrival time --------------------------------------------------------------------------------------------- - 4.528998 slack (MET) + 4.722154 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6958,10 +6790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 1.683545 1.220990 3.220989 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.683596 0.000000 3.220989 ^ gpio_slow_sel[16] (out) - 3.220989 data arrival time + 9 0.318348 1.418805 1.027771 3.027771 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.418817 0.000000 3.027771 ^ gpio_analog_en[26] (out) + 3.027771 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6971,13 +6803,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220989 data arrival time + -3.027771 data arrival time --------------------------------------------------------------------------------------------- - 4.529010 slack (MET) + 4.722229 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6986,10 +6818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 1.683545 1.220930 3.220930 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.683595 0.000000 3.220930 ^ gpio_dm1[16] (out) - 3.220930 data arrival time + 9 0.318348 1.418805 1.027764 3.027764 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.418817 0.000000 3.027764 ^ gpio_dm0[26] (out) + 3.027764 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6999,13 +6831,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220930 data arrival time + -3.027764 data arrival time --------------------------------------------------------------------------------------------- - 4.529070 slack (MET) + 4.722236 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7014,10 +6846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 1.683960 1.220873 3.220873 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.684005 0.000000 3.220873 ^ gpio_dm0[17] (out) - 3.220873 data arrival time + 9 0.318348 1.418805 1.027392 3.027391 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.418814 0.000000 3.027391 ^ gpio_analog_sel[26] (out) + 3.027391 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7027,13 +6859,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220873 data arrival time + -3.027391 data arrival time --------------------------------------------------------------------------------------------- - 4.529127 slack (MET) + 4.722608 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7042,10 +6874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 1.687584 1.220866 3.220866 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.687621 0.000000 3.220866 ^ gpio_holdover[24] (out) - 3.220866 data arrival time + 9 0.317784 1.416699 1.027390 3.027390 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.416738 0.000000 3.027390 ^ gpio_slow_sel[25] (out) + 3.027390 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7055,13 +6887,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220866 data arrival time + -3.027390 data arrival time --------------------------------------------------------------------------------------------- - 4.529134 slack (MET) + 4.722610 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7070,10 +6902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 1.687609 1.220836 3.220836 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.687638 0.000000 3.220836 ^ gpio_out[33] (out) - 3.220836 data arrival time + 9 0.317784 1.416699 1.027316 3.027316 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.416737 0.000000 3.027316 ^ gpio_analog_en[25] (out) + 3.027316 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7083,13 +6915,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220836 data arrival time + -3.027316 data arrival time --------------------------------------------------------------------------------------------- - 4.529164 slack (MET) + 4.722684 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7098,10 +6930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379958 1.692541 1.220825 3.220824 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.692549 0.000000 3.220824 ^ gpio_ib_mode_sel[29] (out) - 3.220824 data arrival time + 9 0.317784 1.416699 1.027283 3.027283 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.416736 0.000000 3.027283 ^ gpio_dm0[25] (out) + 3.027283 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7111,13 +6943,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220824 data arrival time + -3.027283 data arrival time --------------------------------------------------------------------------------------------- - 4.529175 slack (MET) + 4.722717 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7126,10 +6958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 1.680746 1.220828 3.220828 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.680909 0.000000 3.220828 ^ gpio_slow_sel[13] (out) - 3.220828 data arrival time + 9 0.317784 1.416699 1.027235 3.027235 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.416736 0.000000 3.027235 ^ gpio_analog_pol[25] (out) + 3.027235 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7139,13 +6971,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220828 data arrival time + -3.027235 data arrival time --------------------------------------------------------------------------------------------- - 4.529172 slack (MET) + 4.722765 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7154,10 +6986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 1.683545 1.220778 3.220778 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.683594 0.000000 3.220778 ^ gpio_analog_en[16] (out) - 3.220778 data arrival time + 9 0.318348 1.418805 1.027235 3.027236 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.418814 0.000000 3.027236 ^ gpio_holdover[26] (out) + 3.027236 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7167,13 +6999,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220778 data arrival time + -3.027236 data arrival time --------------------------------------------------------------------------------------------- - 4.529222 slack (MET) + 4.722764 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7182,10 +7014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 1.682340 1.220762 3.220762 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.682402 0.000000 3.220762 ^ gpio_slow_sel[14] (out) - 3.220762 data arrival time + 9 0.318100 1.417686 1.027054 3.027054 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.417697 0.000000 3.027054 ^ gpio_analog_pol[29] (out) + 3.027054 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7195,13 +7027,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220762 data arrival time + -3.027054 data arrival time --------------------------------------------------------------------------------------------- - 4.529238 slack (MET) + 4.722946 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7210,10 +7042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 1.685930 1.220751 3.220751 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.685947 0.000000 3.220751 ^ gpio_dm2[38] (out) - 3.220751 data arrival time + 9 0.318100 1.417686 1.027012 3.027012 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.417697 0.000000 3.027012 ^ gpio_slow_sel[29] (out) + 3.027012 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7223,13 +7055,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220751 data arrival time + -3.027012 data arrival time --------------------------------------------------------------------------------------------- - 4.529249 slack (MET) + 4.722988 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7238,10 +7070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 1.691137 1.220711 3.220711 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.691149 0.000000 3.220711 ^ gpio_vtrip_sel[34] (out) - 3.220711 data arrival time + 9 0.317784 1.416699 1.026948 3.026948 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.416733 0.000000 3.026948 ^ gpio_analog_sel[25] (out) + 3.026948 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7251,13 +7083,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220711 data arrival time + -3.026948 data arrival time --------------------------------------------------------------------------------------------- - 4.529289 slack (MET) + 4.723053 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7266,10 +7098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 1.686057 1.220611 3.220611 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.686081 0.000000 3.220611 ^ gpio_dm2[18] (out) - 3.220611 data arrival time + 9 0.318100 1.417686 1.026937 3.026937 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.417697 0.000000 3.026937 ^ gpio_analog_en[29] (out) + 3.026937 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7279,13 +7111,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220611 data arrival time + -3.026937 data arrival time --------------------------------------------------------------------------------------------- - 4.529388 slack (MET) + 4.723063 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7294,10 +7126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 1.680746 1.220579 3.220579 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.680903 0.000000 3.220579 ^ gpio_dm1[13] (out) - 3.220579 data arrival time + 9 0.318100 1.417686 1.026929 3.026929 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.417697 0.000000 3.026929 ^ gpio_dm0[29] (out) + 3.026929 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7307,13 +7139,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220579 data arrival time + -3.026929 data arrival time --------------------------------------------------------------------------------------------- - 4.529421 slack (MET) + 4.723071 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7322,10 +7154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 1.684816 1.220547 3.220546 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.684842 0.000000 3.220546 ^ gpio_slow_sel[43] (out) - 3.220546 data arrival time + 9 0.318348 1.418805 1.026729 3.026728 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.418811 0.000000 3.026728 ^ gpio_vtrip_sel[26] (out) + 3.026728 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7335,13 +7167,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220546 data arrival time + -3.026728 data arrival time --------------------------------------------------------------------------------------------- - 4.529453 slack (MET) + 4.723272 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7350,10 +7182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 1.683960 1.220529 3.220529 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.684001 0.000000 3.220529 ^ gpio_analog_pol[17] (out) - 3.220529 data arrival time + 9 0.317784 1.416699 1.026644 3.026644 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.416729 0.000000 3.026644 ^ gpio_holdover[25] (out) + 3.026644 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7363,13 +7195,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220529 data arrival time + -3.026644 data arrival time --------------------------------------------------------------------------------------------- - 4.529471 slack (MET) + 4.723357 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7378,10 +7210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 1.683545 1.220520 3.220520 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.683590 0.000000 3.220520 ^ gpio_dm0[16] (out) - 3.220520 data arrival time + 9 0.318348 1.418805 1.026604 3.026604 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.418810 0.000000 3.026604 ^ gpio_ib_mode_sel[26] (out) + 3.026604 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7391,13 +7223,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220520 data arrival time + -3.026604 data arrival time --------------------------------------------------------------------------------------------- - 4.529480 slack (MET) + 4.723396 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7406,10 +7238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 1.682340 1.220512 3.220512 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.682399 0.000000 3.220512 ^ gpio_dm1[14] (out) - 3.220512 data arrival time + 9 0.318100 1.417686 1.026530 3.026530 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.417694 0.000000 3.026530 ^ gpio_analog_sel[29] (out) + 3.026530 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7419,13 +7251,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220512 data arrival time + -3.026530 data arrival time --------------------------------------------------------------------------------------------- - 4.529488 slack (MET) + 4.723470 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7434,10 +7266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 1.684816 1.220504 3.220504 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.684842 0.000000 3.220504 ^ gpio_dm1[43] (out) - 3.220504 data arrival time + 9 0.318348 1.418805 1.026466 3.026466 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.418810 0.000000 3.026466 ^ gpio_oeb[26] (out) + 3.026466 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7447,13 +7279,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220504 data arrival time + -3.026466 data arrival time --------------------------------------------------------------------------------------------- - 4.529497 slack (MET) + 4.723534 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7462,10 +7294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 1.684816 1.220446 3.220446 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.684841 0.000000 3.220446 ^ gpio_analog_en[43] (out) - 3.220446 data arrival time + 9 0.318100 1.417686 1.026373 3.026373 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.417693 0.000000 3.026373 ^ gpio_holdover[29] (out) + 3.026373 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7475,13 +7307,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220446 data arrival time + -3.026373 data arrival time --------------------------------------------------------------------------------------------- - 4.529554 slack (MET) + 4.723628 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7490,10 +7322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 1.684816 1.220399 3.220399 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.684841 0.000000 3.220399 ^ gpio_dm0[43] (out) - 3.220399 data arrival time + 9 0.318100 1.417686 1.025901 3.025901 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.417691 0.000000 3.025901 ^ gpio_vtrip_sel[29] (out) + 3.025901 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7503,13 +7335,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220399 data arrival time + -3.025901 data arrival time --------------------------------------------------------------------------------------------- - 4.529601 slack (MET) + 4.724099 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7518,10 +7350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 1.684816 1.220335 3.220335 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.684840 0.000000 3.220335 ^ gpio_analog_pol[43] (out) - 3.220335 data arrival time + 9 0.318100 1.417686 1.025777 3.025777 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.417691 0.000000 3.025777 ^ gpio_ib_mode_sel[29] (out) + 3.025777 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7531,13 +7363,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220335 data arrival time + -3.025777 data arrival time --------------------------------------------------------------------------------------------- - 4.529665 slack (MET) + 4.724223 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7546,10 +7378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 1.688906 1.220321 3.220321 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.688916 0.000000 3.220321 ^ gpio_vtrip_sel[23] (out) - 3.220321 data arrival time + 9 0.318100 1.417686 1.025638 3.025638 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.417690 0.000000 3.025638 ^ gpio_oeb[29] (out) + 3.025638 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7559,13 +7391,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220321 data arrival time + -3.025638 data arrival time --------------------------------------------------------------------------------------------- - 4.529678 slack (MET) + 4.724362 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7574,10 +7406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 1.687584 1.220245 3.220245 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.687615 0.000000 3.220245 ^ gpio_out[24] (out) - 3.220245 data arrival time + 9 0.316903 1.412667 1.024876 3.024876 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.412703 0.000000 3.024876 ^ gpio_slow_sel[28] (out) + 3.024876 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7587,13 +7419,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220245 data arrival time + -3.024876 data arrival time --------------------------------------------------------------------------------------------- - 4.529756 slack (MET) + 4.725124 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7602,10 +7434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 1.680746 1.220198 3.220198 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.680895 0.000000 3.220198 ^ gpio_analog_en[13] (out) - 3.220198 data arrival time + 9 0.317784 1.416699 1.024561 3.024561 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.416711 0.000000 3.024561 ^ gpio_vtrip_sel[25] (out) + 3.024561 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7615,13 +7447,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220198 data arrival time + -3.024561 data arrival time --------------------------------------------------------------------------------------------- - 4.529801 slack (MET) + 4.725439 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7630,10 +7462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 1.682340 1.220185 3.220185 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.682394 0.000000 3.220185 ^ gpio_analog_en[14] (out) - 3.220185 data arrival time + 9 0.316903 1.412667 1.024439 3.024439 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.412698 0.000000 3.024439 ^ gpio_analog_en[28] (out) + 3.024439 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7643,13 +7475,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220185 data arrival time + -3.024439 data arrival time --------------------------------------------------------------------------------------------- - 4.529815 slack (MET) + 4.725561 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7658,10 +7490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 1.683545 1.220176 3.220176 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.683586 0.000000 3.220176 ^ gpio_analog_pol[16] (out) - 3.220176 data arrival time + 9 0.316693 1.411945 1.024416 3.024416 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.411995 0.000000 3.024416 ^ gpio_analog_pol[33] (out) + 3.024416 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7671,13 +7503,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220176 data arrival time + -3.024416 data arrival time --------------------------------------------------------------------------------------------- - 4.529824 slack (MET) + 4.725584 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7686,10 +7518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 1.690387 1.220163 3.220163 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.690398 0.000000 3.220163 ^ gpio_vtrip_sel[31] (out) - 3.220163 data arrival time + 9 0.316693 1.411945 1.024292 3.024292 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.411994 0.000000 3.024292 ^ gpio_dm0[33] (out) + 3.024292 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7699,13 +7531,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220163 data arrival time + -3.024292 data arrival time --------------------------------------------------------------------------------------------- - 4.529837 slack (MET) + 4.725708 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7714,10 +7546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 1.680746 1.220116 3.220116 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.680893 0.000000 3.220116 ^ gpio_dm0[13] (out) - 3.220116 data arrival time + 9 0.316903 1.412667 1.024256 3.024256 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.412697 0.000000 3.024256 ^ gpio_dm0[28] (out) + 3.024256 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7727,13 +7559,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220116 data arrival time + -3.024256 data arrival time --------------------------------------------------------------------------------------------- - 4.529884 slack (MET) + 4.725743 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7742,10 +7574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 1.686057 1.220006 3.220006 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.686076 0.000000 3.220006 ^ gpio_holdover[18] (out) - 3.220006 data arrival time + 9 0.316693 1.411945 1.024261 3.024261 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.411993 0.000000 3.024261 ^ gpio_slow_sel[33] (out) + 3.024261 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7755,25 +7587,25 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220006 data arrival time + -3.024261 data arrival time --------------------------------------------------------------------------------------------- - 4.529994 slack (MET) + 4.725739 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.378344 1.684816 1.219984 3.219984 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.684837 0.000000 3.219984 ^ gpio_analog_sel[43] (out) - 3.219984 data arrival time + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 9 0.316693 1.411945 1.024237 3.024237 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.411993 0.000000 3.024237 ^ gpio_analog_en[33] (out) + 3.024237 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7783,13 +7615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219984 data arrival time + -3.024237 data arrival time --------------------------------------------------------------------------------------------- - 4.530016 slack (MET) + 4.725763 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7798,10 +7630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 1.682340 1.219915 3.219915 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.682391 0.000000 3.219915 ^ gpio_dm0[14] (out) - 3.219915 data arrival time + 9 0.316263 1.410047 1.024023 3.024023 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.410111 0.000000 3.024023 ^ gpio_slow_sel[27] (out) + 3.024023 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7811,13 +7643,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219915 data arrival time + -3.024023 data arrival time --------------------------------------------------------------------------------------------- - 4.530085 slack (MET) + 4.725976 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7826,10 +7658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 1.684816 1.219888 3.219887 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.684837 0.000000 3.219887 ^ gpio_dm2[43] (out) - 3.219887 data arrival time + 9 0.317784 1.416699 1.023916 3.023916 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.416707 0.000000 3.023916 ^ gpio_ib_mode_sel[25] (out) + 3.023916 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7839,13 +7671,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219887 data arrival time + -3.023916 data arrival time --------------------------------------------------------------------------------------------- - 4.530112 slack (MET) + 4.726084 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7854,10 +7686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 1.684816 1.219776 3.219776 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.684836 0.000000 3.219776 ^ gpio_holdover[43] (out) - 3.219776 data arrival time + 9 0.316903 1.412667 1.023911 3.023911 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.412693 0.000000 3.023911 ^ gpio_analog_pol[28] (out) + 3.023911 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7867,13 +7699,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219776 data arrival time + -3.023911 data arrival time --------------------------------------------------------------------------------------------- - 4.530224 slack (MET) + 4.726089 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7882,10 +7714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 1.685930 1.219757 3.219757 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.685941 0.000000 3.219757 ^ gpio_holdover[38] (out) - 3.219757 data arrival time + 9 0.316263 1.410047 1.023753 3.023753 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.410107 0.000000 3.023753 ^ gpio_analog_en[27] (out) + 3.023753 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7895,13 +7727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219757 data arrival time + -3.023753 data arrival time --------------------------------------------------------------------------------------------- - 4.530243 slack (MET) + 4.726247 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7910,10 +7742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 1.680746 1.219703 3.219703 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.680884 0.000000 3.219703 ^ gpio_analog_pol[13] (out) - 3.219703 data arrival time + 9 0.316693 1.411945 1.023655 3.023654 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.411985 0.000000 3.023654 ^ gpio_analog_sel[33] (out) + 3.023654 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7923,13 +7755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219703 data arrival time + -3.023654 data arrival time --------------------------------------------------------------------------------------------- - 4.530296 slack (MET) + 4.726346 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7938,10 +7770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 1.683960 1.219665 3.219665 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.683992 0.000000 3.219665 ^ gpio_analog_sel[17] (out) - 3.219665 data arrival time + 9 0.316263 1.410047 1.023599 3.023599 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.410105 0.000000 3.023599 ^ gpio_dm0[27] (out) + 3.023599 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7951,13 +7783,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219665 data arrival time + -3.023599 data arrival time --------------------------------------------------------------------------------------------- - 4.530335 slack (MET) + 4.726401 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7966,10 +7798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 1.684816 1.219665 3.219665 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.684835 0.000000 3.219665 ^ gpio_out[43] (out) - 3.219665 data arrival time + 9 0.316903 1.412667 1.023541 3.023541 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.412690 0.000000 3.023541 ^ gpio_analog_sel[28] (out) + 3.023541 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7979,13 +7811,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219665 data arrival time + -3.023541 data arrival time --------------------------------------------------------------------------------------------- - 4.530335 slack (MET) + 4.726459 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7994,10 +7826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379654 1.691137 1.219612 3.219612 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.691143 0.000000 3.219612 ^ gpio_ib_mode_sel[34] (out) - 3.219612 data arrival time + 9 0.316263 1.410047 1.023326 3.023326 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.410101 0.000000 3.023326 ^ gpio_analog_pol[27] (out) + 3.023326 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8007,13 +7839,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219612 data arrival time + -3.023326 data arrival time --------------------------------------------------------------------------------------------- - 4.530388 slack (MET) + 4.726674 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8022,10 +7854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 1.689921 1.219554 3.219554 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.689928 0.000000 3.219554 ^ gpio_vtrip_sel[30] (out) - 3.219554 data arrival time + 9 0.316903 1.412667 1.023211 3.023211 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.412687 0.000000 3.023211 ^ gpio_holdover[28] (out) + 3.023211 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8035,13 +7867,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219554 data arrival time + -3.023211 data arrival time --------------------------------------------------------------------------------------------- - 4.530446 slack (MET) + 4.726789 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8050,10 +7882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 1.686057 1.219512 3.219512 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.686073 0.000000 3.219512 ^ gpio_out[18] (out) - 3.219512 data arrival time + 9 0.317784 1.416699 1.023041 3.023041 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.416703 0.000000 3.023041 ^ gpio_oeb[25] (out) + 3.023041 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8063,13 +7895,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219512 data arrival time + -3.023041 data arrival time --------------------------------------------------------------------------------------------- - 4.530488 slack (MET) + 4.726959 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8078,10 +7910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 1.682340 1.219467 3.219467 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.682385 0.000000 3.219467 ^ gpio_analog_pol[14] (out) - 3.219467 data arrival time + 9 0.316216 1.409546 1.022699 3.022699 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.409580 0.000000 3.022699 ^ gpio_slow_sel[32] (out) + 3.022699 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8091,13 +7923,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219467 data arrival time + -3.022699 data arrival time --------------------------------------------------------------------------------------------- - 4.530532 slack (MET) + 4.727301 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8106,10 +7938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379213 1.688906 1.219458 3.219458 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.688912 0.000000 3.219458 ^ gpio_ib_mode_sel[23] (out) - 3.219458 data arrival time + 9 0.316693 1.411945 1.022674 3.022674 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.411974 0.000000 3.022674 ^ gpio_holdover[33] (out) + 3.022674 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8119,13 +7951,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219458 data arrival time + -3.022674 data arrival time --------------------------------------------------------------------------------------------- - 4.530542 slack (MET) + 4.727326 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8134,10 +7966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379409 1.689921 1.219406 3.219406 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.689927 0.000000 3.219406 ^ gpio_ib_mode_sel[30] (out) - 3.219406 data arrival time + 9 0.316216 1.409546 1.022263 3.022263 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.409575 0.000000 3.022263 ^ gpio_analog_en[32] (out) + 3.022263 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8147,13 +7979,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219406 data arrival time + -3.022263 data arrival time --------------------------------------------------------------------------------------------- - 4.530594 slack (MET) + 4.727737 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8162,10 +7994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 1.683545 1.219362 3.219362 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.683578 0.000000 3.219362 ^ gpio_analog_sel[16] (out) - 3.219362 data arrival time + 9 0.316216 1.409546 1.022080 3.022080 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.409573 0.000000 3.022080 ^ gpio_dm0[32] (out) + 3.022080 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8175,13 +8007,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219362 data arrival time + -3.022080 data arrival time --------------------------------------------------------------------------------------------- - 4.530638 slack (MET) + 4.727920 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8190,10 +8022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379488 1.690387 1.219261 3.219261 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.690393 0.000000 3.219261 ^ gpio_ib_mode_sel[31] (out) - 3.219261 data arrival time + 9 0.316216 1.409546 1.021807 3.021807 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.409570 0.000000 3.021807 ^ gpio_analog_pol[32] (out) + 3.021807 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8203,13 +8035,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219261 data arrival time + -3.021807 data arrival time --------------------------------------------------------------------------------------------- - 4.530739 slack (MET) + 4.728193 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8218,10 +8050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 1.683960 1.219146 3.219146 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.683987 0.000000 3.219146 ^ gpio_dm2[17] (out) - 3.219146 data arrival time + 9 0.316263 1.410047 1.021661 3.021661 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.410080 0.000000 3.021661 ^ gpio_analog_sel[27] (out) + 3.021661 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8231,13 +8063,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219146 data arrival time + -3.021661 data arrival time --------------------------------------------------------------------------------------------- - 4.530854 slack (MET) + 4.728339 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8246,10 +8078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 1.684816 1.219098 3.219098 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.684831 0.000000 3.219098 ^ gpio_vtrip_sel[43] (out) - 3.219098 data arrival time + 9 0.316903 1.412667 1.021000 3.021000 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.412673 0.000000 3.021000 ^ gpio_vtrip_sel[28] (out) + 3.021000 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8259,13 +8091,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219098 data arrival time + -3.021000 data arrival time --------------------------------------------------------------------------------------------- - 4.530901 slack (MET) + 4.729000 slack (MET) Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8274,10 +8106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 1.689179 1.219072 3.219072 ^ gpio_loopback_zero[28] (in) + 9 0.316903 1.412667 1.020987 3.020987 ^ gpio_loopback_zero[28] (in) gpio_loopback_zero[28] (net) - 1.689187 0.000000 3.219072 ^ gpio_ib_mode_sel[28] (out) - 3.219072 data arrival time + 1.412672 0.000000 3.020987 ^ gpio_oeb[28] (out) + 3.020987 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8287,13 +8119,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219072 data arrival time + -3.020987 data arrival time --------------------------------------------------------------------------------------------- - 4.530928 slack (MET) + 4.729013 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8302,10 +8134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 1.688206 1.218916 3.218916 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.688209 0.000000 3.218916 ^ gpio_vtrip_sel[0] (out) - 3.218916 data arrival time + 9 0.316903 1.412667 1.020863 3.020863 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.412672 0.000000 3.020863 ^ gpio_ib_mode_sel[28] (out) + 3.020863 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8315,13 +8147,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218916 data arrival time + -3.020863 data arrival time --------------------------------------------------------------------------------------------- - 4.531084 slack (MET) + 4.729137 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8330,10 +8162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 1.683545 1.218843 3.218843 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.683573 0.000000 3.218843 ^ gpio_dm2[16] (out) - 3.218843 data arrival time + 9 0.316263 1.410047 1.020767 3.020767 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.410071 0.000000 3.020767 ^ gpio_holdover[27] (out) + 3.020767 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8343,13 +8175,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218843 data arrival time + -3.020767 data arrival time --------------------------------------------------------------------------------------------- - 4.531157 slack (MET) + 4.729233 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8358,10 +8190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379237 1.689179 1.218786 3.218786 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.689186 0.000000 3.218786 ^ gpio_vtrip_sel[28] (out) - 3.218786 data arrival time + 9 0.316693 1.411945 1.020550 3.020550 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.411956 0.000000 3.020550 ^ gpio_vtrip_sel[33] (out) + 3.020550 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8371,13 +8203,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218786 data arrival time + -3.020550 data arrival time --------------------------------------------------------------------------------------------- - 4.531214 slack (MET) + 4.729450 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8386,10 +8218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 1.685930 1.218720 3.218720 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.685936 0.000000 3.218720 ^ gpio_out[38] (out) - 3.218720 data arrival time + 9 0.316693 1.411945 1.020352 3.020352 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.411955 0.000000 3.020352 ^ gpio_ib_mode_sel[33] (out) + 3.020352 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8399,13 +8231,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218720 data arrival time + -3.020352 data arrival time --------------------------------------------------------------------------------------------- - 4.531280 slack (MET) + 4.729648 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8414,10 +8246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 1.682340 1.218673 3.218673 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.682376 0.000000 3.218673 ^ gpio_analog_sel[14] (out) - 3.218673 data arrival time + 9 0.316216 1.409546 1.020052 3.020052 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.409557 0.000000 3.020052 ^ gpio_analog_sel[32] (out) + 3.020052 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8427,13 +8259,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218673 data arrival time + -3.020052 data arrival time --------------------------------------------------------------------------------------------- - 4.531327 slack (MET) + 4.729948 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8442,10 +8274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 1.686057 1.218660 3.218660 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.686067 0.000000 3.218660 ^ gpio_vtrip_sel[18] (out) - 3.218660 data arrival time + 9 0.316216 1.409546 1.019804 3.019804 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.409555 0.000000 3.019804 ^ gpio_holdover[32] (out) + 3.019804 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8455,13 +8287,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218660 data arrival time + -3.019804 data arrival time --------------------------------------------------------------------------------------------- - 4.531340 slack (MET) + 4.730196 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8470,10 +8302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379088 1.688206 1.218618 3.218618 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.688208 0.000000 3.218618 ^ gpio_ib_mode_sel[0] (out) - 3.218618 data arrival time + 9 0.316216 1.409546 1.019466 3.019466 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.409553 0.000000 3.019466 ^ gpio_vtrip_sel[32] (out) + 3.019466 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8483,13 +8315,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218618 data arrival time + -3.019466 data arrival time --------------------------------------------------------------------------------------------- - 4.531383 slack (MET) + 4.730535 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8498,10 +8330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 1.687609 1.218581 3.218581 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.687620 0.000000 3.218581 ^ gpio_vtrip_sel[33] (out) - 3.218581 data arrival time + 9 0.316216 1.409546 1.019352 3.019352 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.409553 0.000000 3.019352 ^ gpio_ib_mode_sel[32] (out) + 3.019352 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8511,13 +8343,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218581 data arrival time + -3.019352 data arrival time --------------------------------------------------------------------------------------------- - 4.531418 slack (MET) + 4.730648 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8526,10 +8358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 1.683960 1.218542 3.218542 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.683981 0.000000 3.218542 ^ gpio_holdover[17] (out) - 3.218542 data arrival time + 9 0.316693 1.411945 1.019326 3.019326 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.411950 0.000000 3.019326 ^ gpio_oeb[33] (out) + 3.019326 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8539,13 +8371,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218542 data arrival time + -3.019326 data arrival time --------------------------------------------------------------------------------------------- - 4.531458 slack (MET) + 4.730674 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8554,10 +8386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 1.682388 1.218361 3.218361 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.682396 0.000000 3.218361 ^ gpio_slow_sel[41] (out) - 3.218361 data arrival time + 9 0.316216 1.409546 1.019022 3.019022 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.409551 0.000000 3.019022 ^ gpio_oeb[32] (out) + 3.019022 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8567,13 +8399,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218361 data arrival time + -3.019022 data arrival time --------------------------------------------------------------------------------------------- - 4.531639 slack (MET) + 4.730978 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8582,10 +8414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 1.682388 1.218318 3.218318 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.682396 0.000000 3.218318 ^ gpio_dm1[41] (out) - 3.218318 data arrival time + 9 0.316263 1.410047 1.018793 3.018793 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.410056 0.000000 3.018793 ^ gpio_vtrip_sel[27] (out) + 3.018793 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8595,13 +8427,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218318 data arrival time + -3.018793 data arrival time --------------------------------------------------------------------------------------------- - 4.531682 slack (MET) + 4.731207 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8610,10 +8442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 1.682388 1.218261 3.218261 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.682396 0.000000 3.218261 ^ gpio_analog_en[41] (out) - 3.218261 data arrival time + 9 0.314619 1.402746 1.018547 3.018547 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.402805 0.000000 3.018547 ^ gpio_slow_sel[24] (out) + 3.018547 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8623,13 +8455,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218261 data arrival time + -3.018547 data arrival time --------------------------------------------------------------------------------------------- - 4.531739 slack (MET) + 4.731452 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8638,10 +8470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 1.683545 1.218238 3.218238 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.683567 0.000000 3.218238 ^ gpio_holdover[16] (out) - 3.218238 data arrival time + 9 0.316263 1.410047 1.018155 3.018155 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.410053 0.000000 3.018155 ^ gpio_ib_mode_sel[27] (out) + 3.018155 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8651,13 +8483,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218238 data arrival time + -3.018155 data arrival time --------------------------------------------------------------------------------------------- - 4.531762 slack (MET) + 4.731845 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8666,10 +8498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 1.682388 1.218213 3.218213 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.682395 0.000000 3.218213 ^ gpio_dm0[41] (out) - 3.218213 data arrival time + 9 0.314619 1.402746 1.018101 3.018101 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.402799 0.000000 3.018101 ^ gpio_analog_en[24] (out) + 3.018101 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8679,13 +8511,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218213 data arrival time + -3.018101 data arrival time --------------------------------------------------------------------------------------------- - 4.531786 slack (MET) + 4.731899 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8694,10 +8526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 1.682388 1.218150 3.218150 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.682395 0.000000 3.218150 ^ gpio_analog_pol[41] (out) - 3.218150 data arrival time + 9 0.314619 1.402746 1.017937 3.017937 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.402797 0.000000 3.017937 ^ gpio_dm0[24] (out) + 3.017937 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8707,13 +8539,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218150 data arrival time + -3.017937 data arrival time --------------------------------------------------------------------------------------------- - 4.531851 slack (MET) + 4.732063 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8722,10 +8554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 1.682340 1.218130 3.218130 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.682371 0.000000 3.218130 ^ gpio_dm2[14] (out) - 3.218130 data arrival time + 9 0.314619 1.402746 1.017648 3.017648 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.402793 0.000000 3.017648 ^ gpio_analog_pol[24] (out) + 3.017648 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8735,13 +8567,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218130 data arrival time + -3.017648 data arrival time --------------------------------------------------------------------------------------------- - 4.531870 slack (MET) + 4.732352 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8750,10 +8582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 1.682074 1.218134 3.218134 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.682082 0.000000 3.218134 ^ gpio_slow_sel[40] (out) - 3.218134 data arrival time + 9 0.316263 1.410047 1.017519 3.017519 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.410050 0.000000 3.017519 ^ gpio_oeb[27] (out) + 3.017519 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8763,13 +8595,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218134 data arrival time + -3.017519 data arrival time --------------------------------------------------------------------------------------------- - 4.531866 slack (MET) + 4.732481 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8778,10 +8610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 1.682074 1.218091 3.218091 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.682082 0.000000 3.218091 ^ gpio_dm1[40] (out) - 3.218091 data arrival time + 9 0.314183 1.401850 1.016968 3.016968 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.401993 0.000000 3.016968 ^ gpio_slow_sel[34] (out) + 3.016968 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8791,13 +8623,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218091 data arrival time + -3.016968 data arrival time --------------------------------------------------------------------------------------------- - 4.531909 slack (MET) + 4.733032 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8806,10 +8638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 1.682074 1.218034 3.218034 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.682082 0.000000 3.218034 ^ gpio_analog_en[40] (out) - 3.218034 data arrival time + 9 0.314183 1.401850 1.016737 3.016737 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.401988 0.000000 3.016737 ^ gpio_analog_en[34] (out) + 3.016737 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8819,13 +8651,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218034 data arrival time + -3.016737 data arrival time --------------------------------------------------------------------------------------------- - 4.531966 slack (MET) + 4.733263 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8834,10 +8666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 1.685930 1.218007 3.218007 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.685933 0.000000 3.218007 ^ gpio_vtrip_sel[38] (out) - 3.218007 data arrival time + 9 0.314183 1.401850 1.016702 3.016702 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.401987 0.000000 3.016702 ^ gpio_dm0[34] (out) + 3.016702 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8847,13 +8679,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218007 data arrival time + -3.016702 data arrival time --------------------------------------------------------------------------------------------- - 4.531993 slack (MET) + 4.733298 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8862,10 +8694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 1.687584 1.217992 3.217992 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.687597 0.000000 3.217992 ^ gpio_vtrip_sel[24] (out) - 3.217992 data arrival time + 9 0.313905 1.399647 1.016677 3.016677 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.399718 0.000000 3.016677 ^ gpio_slow_sel[30] (out) + 3.016677 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8875,13 +8707,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217992 data arrival time + -3.016677 data arrival time --------------------------------------------------------------------------------------------- - 4.532008 slack (MET) + 4.733323 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8890,10 +8722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 1.682074 1.217986 3.217986 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.682081 0.000000 3.217986 ^ gpio_dm0[40] (out) - 3.217986 data arrival time + 9 0.314183 1.401850 1.016652 3.016652 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.401986 0.000000 3.016652 ^ gpio_analog_pol[34] (out) + 3.016652 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8903,13 +8735,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217986 data arrival time + -3.016652 data arrival time --------------------------------------------------------------------------------------------- - 4.532014 slack (MET) + 4.733348 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8918,10 +8750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 1.683960 1.217951 3.217951 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.683977 0.000000 3.217951 ^ gpio_out[17] (out) - 3.217951 data arrival time + 9 0.314183 1.401850 1.016372 3.016372 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.401980 0.000000 3.016372 ^ gpio_analog_sel[34] (out) + 3.016372 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8931,13 +8763,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217951 data arrival time + -3.016372 data arrival time --------------------------------------------------------------------------------------------- - 4.532049 slack (MET) + 4.733628 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8946,10 +8778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 1.682074 1.217922 3.217922 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.682081 0.000000 3.217922 ^ gpio_analog_pol[40] (out) - 3.217922 data arrival time + 9 0.313905 1.399647 1.016262 3.016262 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.399711 0.000000 3.016262 ^ gpio_analog_en[30] (out) + 3.016262 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8959,13 +8791,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217922 data arrival time + -3.016262 data arrival time --------------------------------------------------------------------------------------------- - 4.532077 slack (MET) + 4.733738 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8974,10 +8806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378622 1.685930 1.217847 3.217847 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.685933 0.000000 3.217847 ^ gpio_ib_mode_sel[38] (out) - 3.217847 data arrival time + 9 0.314183 1.401850 1.016210 3.016211 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.401976 0.000000 3.016211 ^ gpio_holdover[34] (out) + 3.016211 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8987,13 +8819,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217847 data arrival time + -3.016211 data arrival time --------------------------------------------------------------------------------------------- - 4.532154 slack (MET) + 4.733789 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9002,10 +8834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 1.682388 1.217798 3.217798 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.682394 0.000000 3.217798 ^ gpio_analog_sel[41] (out) - 3.217798 data arrival time + 9 0.313905 1.399647 1.016080 3.016080 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.399708 0.000000 3.016080 ^ gpio_dm0[30] (out) + 3.016080 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9015,13 +8847,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217798 data arrival time + -3.016080 data arrival time --------------------------------------------------------------------------------------------- - 4.532202 slack (MET) + 4.733920 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9030,10 +8862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378593 1.686057 1.217795 3.217795 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.686063 0.000000 3.217795 ^ gpio_ib_mode_sel[18] (out) - 3.217795 data arrival time + 9 0.314619 1.402746 1.015921 3.015921 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.402773 0.000000 3.015921 ^ gpio_analog_sel[24] (out) + 3.015921 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9043,13 +8875,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217795 data arrival time + -3.015921 data arrival time --------------------------------------------------------------------------------------------- - 4.532205 slack (MET) + 4.734079 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9058,10 +8890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 1.682388 1.217702 3.217702 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.682393 0.000000 3.217702 ^ gpio_dm2[41] (out) - 3.217702 data arrival time + 9 0.314183 1.401850 1.015882 3.015882 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.401969 0.000000 3.015882 ^ gpio_vtrip_sel[34] (out) + 3.015882 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9071,13 +8903,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217702 data arrival time + -3.015882 data arrival time --------------------------------------------------------------------------------------------- - 4.532298 slack (MET) + 4.734118 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9086,10 +8918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378344 1.684816 1.217681 3.217681 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.684823 0.000000 3.217681 ^ gpio_ib_mode_sel[43] (out) - 3.217681 data arrival time + 9 0.313905 1.399647 1.015809 3.015809 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.399704 0.000000 3.015809 ^ gpio_analog_pol[30] (out) + 3.015809 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9099,13 +8931,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217681 data arrival time + -3.015809 data arrival time --------------------------------------------------------------------------------------------- - 4.532319 slack (MET) + 4.734191 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9114,10 +8946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 1.683545 1.217646 3.217646 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.683563 0.000000 3.217646 ^ gpio_out[16] (out) - 3.217646 data arrival time + 9 0.314183 1.401850 1.015577 3.015577 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.401963 0.000000 3.015577 ^ gpio_ib_mode_sel[34] (out) + 3.015577 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9127,13 +8959,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217646 data arrival time + -3.015577 data arrival time --------------------------------------------------------------------------------------------- - 4.532353 slack (MET) + 4.734423 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9142,10 +8974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 1.682388 1.217590 3.217590 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.682393 0.000000 3.217590 ^ gpio_holdover[41] (out) - 3.217590 data arrival time + 9 0.314619 1.402746 1.015514 3.015514 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.402769 0.000000 3.015514 ^ gpio_holdover[24] (out) + 3.015514 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9155,13 +8987,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217590 data arrival time + -3.015514 data arrival time --------------------------------------------------------------------------------------------- - 4.532410 slack (MET) + 4.734486 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9170,10 +9002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 1.682074 1.217571 3.217571 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.682080 0.000000 3.217571 ^ gpio_analog_sel[40] (out) - 3.217571 data arrival time + 9 0.314183 1.401850 1.014857 3.014857 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.401948 0.000000 3.014857 ^ gpio_oeb[34] (out) + 3.014857 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9183,13 +9015,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217571 data arrival time + -3.014857 data arrival time --------------------------------------------------------------------------------------------- - 4.532429 slack (MET) + 4.735143 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9198,10 +9030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 1.680746 1.217543 3.217543 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.680843 0.000000 3.217543 ^ gpio_analog_sel[13] (out) - 3.217543 data arrival time + 9 0.313905 1.399647 1.014155 3.014155 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.399683 0.000000 3.014155 ^ gpio_analog_sel[30] (out) + 3.014155 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9211,13 +9043,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217543 data arrival time + -3.014155 data arrival time --------------------------------------------------------------------------------------------- - 4.532456 slack (MET) + 4.735845 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9226,10 +9058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378875 1.687609 1.217537 3.217536 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.687615 0.000000 3.217536 ^ gpio_ib_mode_sel[33] (out) - 3.217536 data arrival time + 9 0.314619 1.402746 1.013455 3.013455 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.402753 0.000000 3.013455 ^ gpio_vtrip_sel[24] (out) + 3.013455 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9239,13 +9071,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217536 data arrival time + -3.013455 data arrival time --------------------------------------------------------------------------------------------- - 4.532464 slack (MET) + 4.736546 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9254,10 +9086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 1.682340 1.217499 3.217499 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.682365 0.000000 3.217499 ^ gpio_holdover[14] (out) - 3.217499 data arrival time + 9 0.314619 1.402746 1.013406 3.013406 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.402753 0.000000 3.013406 ^ gpio_oeb[24] (out) + 3.013406 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9267,13 +9099,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217499 data arrival time + -3.013406 data arrival time --------------------------------------------------------------------------------------------- - 4.532502 slack (MET) + 4.736594 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9282,10 +9114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 1.682074 1.217475 3.217475 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.682079 0.000000 3.217475 ^ gpio_dm2[40] (out) - 3.217475 data arrival time + 9 0.313905 1.399647 1.013389 3.013389 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.399674 0.000000 3.013389 ^ gpio_holdover[30] (out) + 3.013389 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9295,13 +9127,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217475 data arrival time + -3.013389 data arrival time --------------------------------------------------------------------------------------------- - 4.532525 slack (MET) + 4.736611 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9310,10 +9142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 1.682388 1.217479 3.217479 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.682392 0.000000 3.217479 ^ gpio_out[41] (out) - 3.217479 data arrival time + 9 0.314619 1.402746 1.013335 3.013335 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.402753 0.000000 3.013335 ^ gpio_ib_mode_sel[24] (out) + 3.013335 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9323,13 +9155,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217479 data arrival time + -3.013335 data arrival time --------------------------------------------------------------------------------------------- - 4.532521 slack (MET) + 4.736665 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9338,10 +9170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 1.682074 1.217363 3.217363 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.682079 0.000000 3.217363 ^ gpio_holdover[40] (out) - 3.217363 data arrival time + 9 0.313637 1.397720 1.012457 3.012457 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.397726 0.000000 3.012457 ^ gpio_analog_pol[2] (out) + 3.012457 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9351,13 +9183,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217363 data arrival time + -3.012457 data arrival time --------------------------------------------------------------------------------------------- - 4.532637 slack (MET) + 4.737543 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9366,10 +9198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 1.682074 1.217252 3.217252 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.682078 0.000000 3.217252 ^ gpio_out[40] (out) - 3.217252 data arrival time + 9 0.313637 1.397720 1.012411 3.012411 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.397725 0.000000 3.012411 ^ gpio_slow_sel[2] (out) + 3.012411 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9379,13 +9211,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217252 data arrival time + -3.012411 data arrival time --------------------------------------------------------------------------------------------- - 4.532748 slack (MET) + 4.737589 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9394,10 +9226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 1.680746 1.217154 3.217154 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.680836 0.000000 3.217154 ^ gpio_dm2[13] (out) - 3.217154 data arrival time + 9 0.313637 1.397720 1.012340 3.012340 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.397725 0.000000 3.012340 ^ gpio_analog_en[2] (out) + 3.012340 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9407,13 +9239,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217154 data arrival time + -3.012340 data arrival time --------------------------------------------------------------------------------------------- - 4.532846 slack (MET) + 4.737660 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9422,10 +9254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378833 1.687584 1.217091 3.217091 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.687592 0.000000 3.217091 ^ gpio_ib_mode_sel[24] (out) - 3.217091 data arrival time + 9 0.313637 1.397720 1.012333 3.012333 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.397725 0.000000 3.012333 ^ gpio_dm0[2] (out) + 3.012333 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9435,13 +9267,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217091 data arrival time + -3.012333 data arrival time --------------------------------------------------------------------------------------------- - 4.532909 slack (MET) + 4.737667 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9450,10 +9282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 1.682388 1.217091 3.217091 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.682391 0.000000 3.217091 ^ gpio_vtrip_sel[41] (out) - 3.217091 data arrival time + 9 0.313637 1.397720 1.011941 3.011940 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.397724 0.000000 3.011940 ^ gpio_analog_sel[2] (out) + 3.011940 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9463,13 +9295,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217091 data arrival time + -3.011940 data arrival time --------------------------------------------------------------------------------------------- - 4.532908 slack (MET) + 4.738060 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9478,10 +9310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377904 1.682388 1.216932 3.216932 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.682391 0.000000 3.216932 ^ gpio_ib_mode_sel[41] (out) - 3.216932 data arrival time + 9 0.313637 1.397720 1.011786 3.011786 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.397723 0.000000 3.011786 ^ gpio_holdover[2] (out) + 3.011786 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9491,13 +9323,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.216932 data arrival time + -3.011786 data arrival time --------------------------------------------------------------------------------------------- - 4.533068 slack (MET) + 4.738214 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9506,10 +9338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 1.682340 1.216876 3.216876 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.682360 0.000000 3.216876 ^ gpio_out[14] (out) - 3.216876 data arrival time + 9 0.313637 1.397720 1.011446 3.011446 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.397722 0.000000 3.011446 ^ gpio_vtrip_sel[2] (out) + 3.011446 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9519,13 +9351,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.216876 data arrival time + -3.011446 data arrival time --------------------------------------------------------------------------------------------- - 4.533124 slack (MET) + 4.738554 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9534,10 +9366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 1.682074 1.216864 3.216864 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.682077 0.000000 3.216864 ^ gpio_vtrip_sel[40] (out) - 3.216864 data arrival time + 9 0.313637 1.397720 1.011333 3.011333 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.397722 0.000000 3.011333 ^ gpio_ib_mode_sel[2] (out) + 3.011333 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9547,13 +9379,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.216864 data arrival time + -3.011333 data arrival time --------------------------------------------------------------------------------------------- - 4.533136 slack (MET) + 4.738667 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9562,10 +9394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377832 1.682074 1.216705 3.216705 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.682076 0.000000 3.216705 ^ gpio_ib_mode_sel[40] (out) - 3.216705 data arrival time + 9 0.313905 1.399647 1.011326 3.011326 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.399657 0.000000 3.011326 ^ gpio_vtrip_sel[30] (out) + 3.011326 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9575,13 +9407,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.216705 data arrival time + -3.011326 data arrival time --------------------------------------------------------------------------------------------- - 4.533296 slack (MET) + 4.738674 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9590,10 +9422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 1.683960 1.216562 3.216562 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.683968 0.000000 3.216562 ^ gpio_vtrip_sel[17] (out) - 3.216562 data arrival time + 9 0.313637 1.397720 1.011203 3.011203 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.397720 0.000000 3.011203 ^ gpio_oeb[2] (out) + 3.011203 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9603,13 +9435,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.216562 data arrival time + -3.011203 data arrival time --------------------------------------------------------------------------------------------- - 4.533438 slack (MET) + 4.738797 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9618,10 +9450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 1.683545 1.216534 3.216534 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.683555 0.000000 3.216534 ^ gpio_vtrip_sel[16] (out) - 3.216534 data arrival time + 9 0.312219 1.392634 1.010751 3.010751 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.392728 0.000000 3.010751 ^ gpio_slow_sel[8] (out) + 3.010751 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9631,13 +9463,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.216534 data arrival time + -3.010751 data arrival time --------------------------------------------------------------------------------------------- - 4.533466 slack (MET) + 4.739249 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9646,10 +9478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 1.680746 1.216414 3.216414 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.680824 0.000000 3.216414 ^ gpio_holdover[13] (out) - 3.216414 data arrival time + 9 0.313905 1.399647 1.010688 3.010688 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.399654 0.000000 3.010688 ^ gpio_ib_mode_sel[30] (out) + 3.010688 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9659,13 +9491,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.216414 data arrival time + -3.010688 data arrival time --------------------------------------------------------------------------------------------- - 4.533586 slack (MET) + 4.739312 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9674,10 +9506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 1.680746 1.215792 3.215792 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.680815 0.000000 3.215792 ^ gpio_out[13] (out) - 3.215792 data arrival time + 9 0.312219 1.392634 1.010677 3.010677 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.392727 0.000000 3.010677 ^ gpio_analog_en[8] (out) + 3.010677 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9687,13 +9519,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.215792 data arrival time + -3.010677 data arrival time --------------------------------------------------------------------------------------------- - 4.534208 slack (MET) + 4.739323 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9702,10 +9534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378108 1.683960 1.215699 3.215699 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.683964 0.000000 3.215699 ^ gpio_ib_mode_sel[17] (out) - 3.215699 data arrival time + 9 0.313087 1.395225 1.010675 3.010675 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.395230 0.000000 3.010675 ^ gpio_slow_sel[9] (out) + 3.010675 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9715,13 +9547,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.215699 data arrival time + -3.010675 data arrival time --------------------------------------------------------------------------------------------- - 4.534301 slack (MET) + 4.739325 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9730,10 +9562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378010 1.683545 1.215670 3.215670 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.683551 0.000000 3.215670 ^ gpio_ib_mode_sel[16] (out) - 3.215670 data arrival time + 9 0.312219 1.392634 1.010574 3.010574 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.392725 0.000000 3.010574 ^ gpio_dm0[8] (out) + 3.010574 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9743,13 +9575,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.215670 data arrival time + -3.010574 data arrival time --------------------------------------------------------------------------------------------- - 4.534330 slack (MET) + 4.739426 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9758,10 +9590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 1.682340 1.214703 3.214704 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.682346 0.000000 3.214704 ^ gpio_vtrip_sel[14] (out) - 3.214704 data arrival time + 9 0.313087 1.395225 1.010550 3.010550 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.395229 0.000000 3.010550 ^ gpio_analog_en[9] (out) + 3.010550 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9771,13 +9603,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.214704 data arrival time + -3.010550 data arrival time --------------------------------------------------------------------------------------------- - 4.535297 slack (MET) + 4.739450 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9786,10 +9618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377729 1.682340 1.213516 3.213516 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.682342 0.000000 3.213516 ^ gpio_ib_mode_sel[14] (out) - 3.213516 data arrival time + 9 0.312219 1.392634 1.010521 3.010521 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.392724 0.000000 3.010521 ^ gpio_analog_pol[8] (out) + 3.010521 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9799,13 +9631,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.213516 data arrival time + -3.010521 data arrival time --------------------------------------------------------------------------------------------- - 4.536484 slack (MET) + 4.739479 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9814,10 +9646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 1.680746 1.213359 3.213359 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.680784 0.000000 3.213359 ^ gpio_vtrip_sel[13] (out) - 3.213359 data arrival time + 9 0.313087 1.395225 1.010513 3.010513 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.395229 0.000000 3.010513 ^ gpio_dm0[9] (out) + 3.010513 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9827,13 +9659,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.213359 data arrival time + -3.010513 data arrival time --------------------------------------------------------------------------------------------- - 4.536642 slack (MET) + 4.739487 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9842,10 +9674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377175 1.680746 1.213135 3.213135 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.680781 0.000000 3.213135 ^ gpio_ib_mode_sel[13] (out) - 3.213135 data arrival time + 9 0.313087 1.395225 1.010457 3.010457 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.395229 0.000000 3.010457 ^ gpio_analog_pol[9] (out) + 3.010457 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9855,13 +9687,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.213135 data arrival time + -3.010457 data arrival time --------------------------------------------------------------------------------------------- - 4.536864 slack (MET) + 4.739542 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9870,10 +9702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 1.399485 1.014332 3.014332 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.399530 0.000000 3.014332 ^ gpio_slow_sel[12] (out) - 3.014332 data arrival time + 9 0.312938 1.394745 1.010451 3.010451 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.394754 0.000000 3.010451 ^ gpio_slow_sel[3] (out) + 3.010451 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9883,13 +9715,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.014332 data arrival time + -3.010451 data arrival time --------------------------------------------------------------------------------------------- - 4.735669 slack (MET) + 4.739549 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9898,10 +9730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 1.399485 1.014303 3.014303 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.399530 0.000000 3.014303 ^ gpio_analog_en[12] (out) - 3.014303 data arrival time + 9 0.312938 1.394745 1.010379 3.010379 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.394754 0.000000 3.010379 ^ gpio_analog_en[3] (out) + 3.010379 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9911,13 +9743,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.014303 data arrival time + -3.010379 data arrival time --------------------------------------------------------------------------------------------- - 4.735697 slack (MET) + 4.739621 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9926,10 +9758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 1.399485 1.014217 3.014217 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.399529 0.000000 3.014217 ^ gpio_dm0[12] (out) - 3.014217 data arrival time + 9 0.312938 1.394745 1.010346 3.010346 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.394754 0.000000 3.010346 ^ gpio_dm0[3] (out) + 3.010346 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9939,13 +9771,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.014217 data arrival time + -3.010346 data arrival time --------------------------------------------------------------------------------------------- - 4.735783 slack (MET) + 4.739654 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9954,10 +9786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 1.399485 1.014175 3.014175 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.399528 0.000000 3.014175 ^ gpio_analog_pol[12] (out) - 3.014175 data arrival time + 9 0.312938 1.394745 1.010298 3.010298 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.394754 0.000000 3.010298 ^ gpio_analog_pol[3] (out) + 3.010298 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9967,13 +9799,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.014175 data arrival time + -3.010298 data arrival time --------------------------------------------------------------------------------------------- - 4.735824 slack (MET) + 4.739702 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9982,10 +9814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 1.399485 1.013878 3.013878 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.399524 0.000000 3.013878 ^ gpio_analog_sel[12] (out) - 3.013878 data arrival time + 9 0.313087 1.395225 1.010148 3.010148 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.395228 0.000000 3.010148 ^ gpio_analog_sel[9] (out) + 3.010148 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9995,13 +9827,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.013878 data arrival time + -3.010148 data arrival time --------------------------------------------------------------------------------------------- - 4.736122 slack (MET) + 4.739852 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10010,10 +9842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 1.399485 1.013728 3.013728 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.399523 0.000000 3.013728 ^ gpio_holdover[12] (out) - 3.013728 data arrival time + 9 0.312219 1.392634 1.010055 3.010055 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.392716 0.000000 3.010055 ^ gpio_analog_sel[8] (out) + 3.010055 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10023,13 +9855,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.013728 data arrival time + -3.010055 data arrival time --------------------------------------------------------------------------------------------- - 4.736272 slack (MET) + 4.739944 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10038,10 +9870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 1.399283 1.013524 3.013524 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.399287 0.000000 3.013524 ^ gpio_slow_sel[11] (out) - 3.013524 data arrival time + 9 0.313087 1.395225 1.009967 3.009968 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.395227 0.000000 3.009968 ^ gpio_holdover[9] (out) + 3.009968 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10051,13 +9883,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.013524 data arrival time + -3.009968 data arrival time --------------------------------------------------------------------------------------------- - 4.736476 slack (MET) + 4.740033 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10066,10 +9898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 1.399283 1.013450 3.013450 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.399287 0.000000 3.013450 ^ gpio_analog_en[11] (out) - 3.013450 data arrival time + 9 0.312938 1.394745 1.009863 3.009864 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.394751 0.000000 3.009864 ^ gpio_analog_sel[3] (out) + 3.009864 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10079,13 +9911,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.013450 data arrival time + -3.009864 data arrival time --------------------------------------------------------------------------------------------- - 4.736550 slack (MET) + 4.740137 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10094,10 +9926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 1.399283 1.013417 3.013417 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.399287 0.000000 3.013417 ^ gpio_dm0[11] (out) - 3.013417 data arrival time + 9 0.313905 1.399647 1.009800 3.009800 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.399650 0.000000 3.009800 ^ gpio_oeb[30] (out) + 3.009800 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10107,13 +9939,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.013417 data arrival time + -3.009800 data arrival time --------------------------------------------------------------------------------------------- - 4.736583 slack (MET) + 4.740201 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10122,10 +9954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 1.399485 1.013378 3.013378 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.399518 0.000000 3.013378 ^ gpio_vtrip_sel[12] (out) - 3.013378 data arrival time + 9 0.313087 1.395225 1.009628 3.009628 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.395225 0.000000 3.009628 ^ gpio_vtrip_sel[9] (out) + 3.009628 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10135,13 +9967,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.013378 data arrival time + -3.009628 data arrival time --------------------------------------------------------------------------------------------- - 4.736622 slack (MET) + 4.740372 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10150,10 +9982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 1.399283 1.013368 3.013368 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.399287 0.000000 3.013368 ^ gpio_analog_pol[11] (out) - 3.013368 data arrival time + 9 0.312938 1.394745 1.009608 3.009608 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.394750 0.000000 3.009608 ^ gpio_holdover[3] (out) + 3.009608 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10163,13 +9995,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.013368 data arrival time + -3.009608 data arrival time --------------------------------------------------------------------------------------------- - 4.736632 slack (MET) + 4.740392 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10178,10 +10010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 1.399485 1.013103 3.013103 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.399516 0.000000 3.013103 ^ gpio_ib_mode_sel[12] (out) - 3.013103 data arrival time + 9 0.312249 1.391939 1.009595 3.009595 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.391966 0.000000 3.009595 ^ gpio_slow_sel[10] (out) + 3.009595 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10191,13 +10023,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.013103 data arrival time + -3.009595 data arrival time --------------------------------------------------------------------------------------------- - 4.736897 slack (MET) + 4.740405 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10206,10 +10038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 1.399283 1.013080 3.013080 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.399286 0.000000 3.013080 ^ gpio_analog_sel[11] (out) - 3.013080 data arrival time + 9 0.313087 1.395225 1.009514 3.009515 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.395225 0.000000 3.009515 ^ gpio_ib_mode_sel[9] (out) + 3.009515 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10219,13 +10051,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.013080 data arrival time + -3.009515 data arrival time --------------------------------------------------------------------------------------------- - 4.736920 slack (MET) + 4.740486 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10234,10 +10066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 1.399283 1.012924 3.012923 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.399285 0.000000 3.012923 ^ gpio_holdover[11] (out) - 3.012923 data arrival time + 9 0.311750 1.390065 1.009477 3.009477 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.390129 0.000000 3.009477 ^ gpio_slow_sel[7] (out) + 3.009477 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10247,13 +10079,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012923 data arrival time + -3.009477 data arrival time --------------------------------------------------------------------------------------------- - 4.737077 slack (MET) + 4.740523 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10262,10 +10094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 1.399283 1.012581 3.012581 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.399283 0.000000 3.012581 ^ gpio_vtrip_sel[11] (out) - 3.012581 data arrival time + 9 0.313087 1.395225 1.009385 3.009385 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.395225 0.000000 3.009385 ^ gpio_oeb[9] (out) + 3.009385 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10275,13 +10107,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012581 data arrival time + -3.009385 data arrival time --------------------------------------------------------------------------------------------- - 4.737419 slack (MET) + 4.740615 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10290,10 +10122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 1.399283 1.012467 3.012467 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.399283 0.000000 3.012467 ^ gpio_ib_mode_sel[11] (out) - 3.012467 data arrival time + 9 0.311750 1.390065 1.009319 3.009319 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.390126 0.000000 3.009319 ^ gpio_analog_en[7] (out) + 3.009319 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10303,13 +10135,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012467 data arrival time + -3.009319 data arrival time --------------------------------------------------------------------------------------------- - 4.737533 slack (MET) + 4.740681 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10318,10 +10150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314006 1.399283 1.012337 3.012337 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.399283 0.000000 3.012337 ^ gpio_oeb[11] (out) - 3.012337 data arrival time + 9 0.312938 1.394745 1.009279 3.009279 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.394749 0.000000 3.009279 ^ gpio_vtrip_sel[3] (out) + 3.009279 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10331,13 +10163,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012337 data arrival time + -3.009279 data arrival time --------------------------------------------------------------------------------------------- - 4.737663 slack (MET) + 4.740721 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10346,10 +10178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313844 1.399485 1.012239 3.012239 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.399507 0.000000 3.012239 ^ gpio_oeb[12] (out) - 3.012239 data arrival time + 9 0.312938 1.394745 1.009159 3.009159 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.394748 0.000000 3.009159 ^ gpio_ib_mode_sel[3] (out) + 3.009159 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10359,13 +10191,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012239 data arrival time + -3.009159 data arrival time --------------------------------------------------------------------------------------------- - 4.737761 slack (MET) + 4.740841 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10374,10 +10206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 1.392634 1.010751 3.010751 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.392728 0.000000 3.010751 ^ gpio_slow_sel[8] (out) - 3.010751 data arrival time + 9 0.312249 1.391939 1.009146 3.009146 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.391962 0.000000 3.009146 ^ gpio_analog_en[10] (out) + 3.009146 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10387,13 +10219,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010751 data arrival time + -3.009146 data arrival time --------------------------------------------------------------------------------------------- - 4.739249 slack (MET) + 4.740854 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10402,10 +10234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 1.392634 1.010677 3.010677 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.392727 0.000000 3.010677 ^ gpio_analog_en[8] (out) - 3.010677 data arrival time + 9 0.311750 1.390065 1.009135 3.009135 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.390123 0.000000 3.009135 ^ gpio_dm0[7] (out) + 3.009135 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10415,13 +10247,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010677 data arrival time + -3.009135 data arrival time --------------------------------------------------------------------------------------------- - 4.739323 slack (MET) + 4.740865 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10430,10 +10262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 1.395235 1.010675 3.010675 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.395240 0.000000 3.010675 ^ gpio_slow_sel[9] (out) - 3.010675 data arrival time + 9 0.312219 1.392634 1.009115 3.009115 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.392700 0.000000 3.009115 ^ gpio_holdover[8] (out) + 3.009115 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10443,25 +10275,25 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010675 data arrival time + -3.009115 data arrival time --------------------------------------------------------------------------------------------- - 4.739325 slack (MET) + 4.740885 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 9 0.312219 1.392634 1.010574 3.010574 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.392725 0.000000 3.010574 ^ gpio_dm0[8] (out) - 3.010574 data arrival time + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 9 0.312249 1.391939 1.009094 3.009094 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.391961 0.000000 3.009094 ^ gpio_dm0[10] (out) + 3.009094 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10471,13 +10303,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010574 data arrival time + -3.009094 data arrival time --------------------------------------------------------------------------------------------- - 4.739426 slack (MET) + 4.740906 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10486,10 +10318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 1.395235 1.010551 3.010551 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.395240 0.000000 3.010551 ^ gpio_analog_en[9] (out) - 3.010551 data arrival time + 9 0.312249 1.391939 1.009046 3.009046 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.391961 0.000000 3.009046 ^ gpio_analog_pol[10] (out) + 3.009046 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10499,13 +10331,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010551 data arrival time + -3.009046 data arrival time --------------------------------------------------------------------------------------------- - 4.739449 slack (MET) + 4.740954 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10514,10 +10346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 1.392634 1.010521 3.010521 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.392724 0.000000 3.010521 ^ gpio_analog_pol[8] (out) - 3.010521 data arrival time + 9 0.312938 1.394745 1.009023 3.009023 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.394748 0.000000 3.009023 ^ gpio_oeb[3] (out) + 3.009023 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10527,13 +10359,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010521 data arrival time + -3.009023 data arrival time --------------------------------------------------------------------------------------------- - 4.739479 slack (MET) + 4.740977 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10542,10 +10374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 1.395235 1.010513 3.010513 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.395240 0.000000 3.010513 ^ gpio_dm0[9] (out) - 3.010513 data arrival time + 9 0.312034 1.391707 1.009011 3.009011 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.391773 0.000000 3.009011 ^ gpio_slow_sel[4] (out) + 3.009011 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10555,13 +10387,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010513 data arrival time + -3.009011 data arrival time --------------------------------------------------------------------------------------------- - 4.739487 slack (MET) + 4.740989 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10570,10 +10402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 1.395235 1.010458 3.010458 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.395239 0.000000 3.010458 ^ gpio_analog_pol[9] (out) - 3.010458 data arrival time + 9 0.312034 1.391707 1.008941 3.008941 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.391772 0.000000 3.008941 ^ gpio_analog_en[4] (out) + 3.008941 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10583,13 +10415,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010458 data arrival time + -3.008941 data arrival time --------------------------------------------------------------------------------------------- - 4.739542 slack (MET) + 4.741059 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10598,10 +10430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 1.394745 1.010451 3.010451 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.394754 0.000000 3.010451 ^ gpio_slow_sel[3] (out) - 3.010451 data arrival time + 9 0.312034 1.391707 1.008906 3.008907 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.391771 0.000000 3.008907 ^ gpio_dm0[4] (out) + 3.008907 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10611,13 +10443,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010451 data arrival time + -3.008907 data arrival time --------------------------------------------------------------------------------------------- - 4.739549 slack (MET) + 4.741094 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10626,10 +10458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 1.394745 1.010379 3.010379 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.394754 0.000000 3.010379 ^ gpio_analog_en[3] (out) - 3.010379 data arrival time + 9 0.311750 1.390065 1.008862 3.008862 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.390119 0.000000 3.008862 ^ gpio_analog_pol[7] (out) + 3.008862 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10639,13 +10471,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010379 data arrival time + -3.008862 data arrival time --------------------------------------------------------------------------------------------- - 4.739621 slack (MET) + 4.741138 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10654,10 +10486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 1.394745 1.010346 3.010346 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.394754 0.000000 3.010346 ^ gpio_dm0[3] (out) - 3.010346 data arrival time + 9 0.312034 1.391707 1.008856 3.008856 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.391770 0.000000 3.008856 ^ gpio_analog_pol[4] (out) + 3.008856 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10667,13 +10499,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010346 data arrival time + -3.008856 data arrival time --------------------------------------------------------------------------------------------- - 4.739654 slack (MET) + 4.741144 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10682,10 +10514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 1.394745 1.010298 3.010298 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.394754 0.000000 3.010298 ^ gpio_analog_pol[3] (out) - 3.010298 data arrival time + 9 0.312249 1.391939 1.008748 3.008748 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.391958 0.000000 3.008748 ^ gpio_analog_sel[10] (out) + 3.008748 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10695,13 +10527,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010298 data arrival time + -3.008748 data arrival time --------------------------------------------------------------------------------------------- - 4.739702 slack (MET) + 4.741252 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10710,10 +10542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 1.392709 1.010154 3.010154 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.392736 0.000000 3.010154 ^ gpio_slow_sel[10] (out) - 3.010154 data arrival time + 9 0.312034 1.391707 1.008576 3.008576 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.391766 0.000000 3.008576 ^ gpio_analog_sel[4] (out) + 3.008576 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10723,13 +10555,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010154 data arrival time + -3.008576 data arrival time --------------------------------------------------------------------------------------------- - 4.739846 slack (MET) + 4.741424 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10738,10 +10570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 1.395235 1.010148 3.010148 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.395238 0.000000 3.010148 ^ gpio_analog_sel[9] (out) - 3.010148 data arrival time + 9 0.312249 1.391939 1.008431 3.008431 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.391956 0.000000 3.008431 ^ gpio_holdover[10] (out) + 3.008431 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10751,13 +10583,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010148 data arrival time + -3.008431 data arrival time --------------------------------------------------------------------------------------------- - 4.739852 slack (MET) + 4.741569 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10766,10 +10598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 1.390312 1.010080 3.010080 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.390411 0.000000 3.010080 ^ gpio_slow_sel[2] (out) - 3.010080 data arrival time + 9 0.312034 1.391707 1.008413 3.008413 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.391764 0.000000 3.008413 ^ gpio_holdover[4] (out) + 3.008413 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10779,13 +10611,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010080 data arrival time + -3.008413 data arrival time --------------------------------------------------------------------------------------------- - 4.739920 slack (MET) + 4.741587 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10794,10 +10626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 1.392634 1.010055 3.010055 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.392716 0.000000 3.010055 ^ gpio_analog_sel[8] (out) - 3.010055 data arrival time + 9 0.311923 1.390984 1.008169 3.008169 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.391029 0.000000 3.008169 ^ gpio_slow_sel[12] (out) + 3.008169 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10807,13 +10639,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010055 data arrival time + -3.008169 data arrival time --------------------------------------------------------------------------------------------- - 4.739944 slack (MET) + 4.741831 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10822,10 +10654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 1.395235 1.009968 3.009968 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.395238 0.000000 3.009968 ^ gpio_holdover[9] (out) - 3.009968 data arrival time + 9 0.311923 1.390984 1.008142 3.008142 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.391029 0.000000 3.008142 ^ gpio_analog_en[12] (out) + 3.008142 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10835,13 +10667,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009968 data arrival time + -3.008142 data arrival time --------------------------------------------------------------------------------------------- - 4.740032 slack (MET) + 4.741858 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10850,10 +10682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 1.394745 1.009863 3.009864 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.394751 0.000000 3.009864 ^ gpio_analog_sel[3] (out) - 3.009864 data arrival time + 9 0.311923 1.390984 1.008058 3.008058 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.391028 0.000000 3.008058 ^ gpio_dm0[12] (out) + 3.008058 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10863,13 +10695,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009864 data arrival time + -3.008058 data arrival time --------------------------------------------------------------------------------------------- - 4.740137 slack (MET) + 4.741942 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10878,10 +10710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 1.392709 1.009704 3.009704 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.392732 0.000000 3.009704 ^ gpio_analog_en[10] (out) - 3.009704 data arrival time + 9 0.311923 1.390984 1.008016 3.008016 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.391027 0.000000 3.008016 ^ gpio_analog_pol[12] (out) + 3.008016 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10891,13 +10723,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009704 data arrival time + -3.008016 data arrival time --------------------------------------------------------------------------------------------- - 4.740296 slack (MET) + 4.741984 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10906,10 +10738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 1.390312 1.009669 3.009669 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.390403 0.000000 3.009669 ^ gpio_analog_en[2] (out) - 3.009669 data arrival time + 9 0.312034 1.391707 1.007936 3.007936 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.391757 0.000000 3.007936 ^ gpio_vtrip_sel[4] (out) + 3.007936 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10919,13 +10751,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009669 data arrival time + -3.007936 data arrival time --------------------------------------------------------------------------------------------- - 4.740331 slack (MET) + 4.742064 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10934,10 +10766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 1.392709 1.009652 3.009652 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.392731 0.000000 3.009652 ^ gpio_dm0[10] (out) - 3.009652 data arrival time + 9 0.311267 1.388219 1.007911 3.007911 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.388302 0.000000 3.007911 ^ gpio_slow_sel[5] (out) + 3.007911 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10947,13 +10779,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009652 data arrival time + -3.007911 data arrival time --------------------------------------------------------------------------------------------- - 4.740348 slack (MET) + 4.742090 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10962,10 +10794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 1.395235 1.009628 3.009628 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.395235 0.000000 3.009628 ^ gpio_vtrip_sel[9] (out) - 3.009628 data arrival time + 9 0.311072 1.387675 1.007842 3.007842 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.387797 0.000000 3.007842 ^ gpio_slow_sel[1] (out) + 3.007842 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10975,13 +10807,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009628 data arrival time + -3.007842 data arrival time --------------------------------------------------------------------------------------------- - 4.740372 slack (MET) + 4.742158 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10990,10 +10822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 1.392709 1.009604 3.009604 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.392731 0.000000 3.009604 ^ gpio_analog_pol[10] (out) - 3.009604 data arrival time + 9 0.311923 1.390984 1.007723 3.007723 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.391024 0.000000 3.007723 ^ gpio_analog_sel[12] (out) + 3.007723 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11003,13 +10835,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009604 data arrival time + -3.007723 data arrival time --------------------------------------------------------------------------------------------- - 4.740396 slack (MET) + 4.742277 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11018,10 +10850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 1.394745 1.009608 3.009608 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.394750 0.000000 3.009608 ^ gpio_holdover[3] (out) - 3.009608 data arrival time + 9 0.311072 1.387675 1.007671 3.007671 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.387793 0.000000 3.007671 ^ gpio_analog_en[1] (out) + 3.007671 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11031,13 +10863,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009608 data arrival time + -3.007671 data arrival time --------------------------------------------------------------------------------------------- - 4.740392 slack (MET) + 4.742329 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11046,10 +10878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 1.390312 1.009514 3.009514 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.390400 0.000000 3.009514 ^ gpio_dm0[2] (out) - 3.009514 data arrival time + 9 0.311923 1.390984 1.007574 3.007574 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.391022 0.000000 3.007574 ^ gpio_holdover[12] (out) + 3.007574 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11059,13 +10891,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009514 data arrival time + -3.007574 data arrival time --------------------------------------------------------------------------------------------- - 4.740486 slack (MET) + 4.742426 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11074,10 +10906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 1.395235 1.009515 3.009515 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.395235 0.000000 3.009515 ^ gpio_ib_mode_sel[9] (out) - 3.009515 data arrival time + 9 0.311267 1.388219 1.007462 3.007462 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.388294 0.000000 3.007462 ^ gpio_analog_en[5] (out) + 3.007462 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11087,13 +10919,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009515 data arrival time + -3.007462 data arrival time --------------------------------------------------------------------------------------------- - 4.740485 slack (MET) + 4.742537 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11102,10 +10934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 1.390065 1.009477 3.009477 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.390129 0.000000 3.009477 ^ gpio_slow_sel[7] (out) - 3.009477 data arrival time + 9 0.311267 1.388219 1.007390 3.007390 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.388293 0.000000 3.007390 ^ gpio_dm0[5] (out) + 3.007390 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11115,13 +10947,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009477 data arrival time + -3.007390 data arrival time --------------------------------------------------------------------------------------------- - 4.740523 slack (MET) + 4.742610 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11130,10 +10962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313087 1.395235 1.009385 3.009385 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.395235 0.000000 3.009385 ^ gpio_oeb[9] (out) - 3.009385 data arrival time + 9 0.311072 1.387675 1.007295 3.007295 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.387785 0.000000 3.007295 ^ gpio_analog_pol[1] (out) + 3.007295 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11143,13 +10975,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009385 data arrival time + -3.007295 data arrival time --------------------------------------------------------------------------------------------- - 4.740615 slack (MET) + 4.742705 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11158,10 +10990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 1.390065 1.009319 3.009319 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.390126 0.000000 3.009319 ^ gpio_analog_en[7] (out) - 3.009319 data arrival time + 9 0.311923 1.390984 1.007227 3.007227 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.391018 0.000000 3.007227 ^ gpio_vtrip_sel[12] (out) + 3.007227 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11171,13 +11003,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009319 data arrival time + -3.007227 data arrival time --------------------------------------------------------------------------------------------- - 4.740681 slack (MET) + 4.742773 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11186,10 +11018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 1.390312 1.009323 3.009323 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.390397 0.000000 3.009323 ^ gpio_analog_pol[2] (out) - 3.009323 data arrival time + 9 0.311750 1.390065 1.007200 3.007200 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.390098 0.000000 3.007200 ^ gpio_analog_sel[7] (out) + 3.007200 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11199,13 +11031,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009323 data arrival time + -3.007200 data arrival time --------------------------------------------------------------------------------------------- - 4.740677 slack (MET) + 4.742800 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11214,10 +11046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 1.392709 1.009306 3.009306 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.392728 0.000000 3.009306 ^ gpio_analog_sel[10] (out) - 3.009306 data arrival time + 9 0.312034 1.391707 1.007186 3.007186 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.391747 0.000000 3.007186 ^ gpio_ib_mode_sel[4] (out) + 3.007186 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11227,13 +11059,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009306 data arrival time + -3.007186 data arrival time --------------------------------------------------------------------------------------------- - 4.740694 slack (MET) + 4.742814 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11242,10 +11074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 1.394745 1.009279 3.009279 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.394749 0.000000 3.009279 ^ gpio_vtrip_sel[3] (out) - 3.009279 data arrival time + 9 0.311267 1.388219 1.007181 3.007181 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.388290 0.000000 3.007181 ^ gpio_analog_pol[5] (out) + 3.007181 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11255,13 +11087,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009279 data arrival time + -3.007181 data arrival time --------------------------------------------------------------------------------------------- - 4.740721 slack (MET) + 4.742819 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11270,10 +11102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 1.394745 1.009159 3.009159 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.394748 0.000000 3.009159 ^ gpio_ib_mode_sel[3] (out) - 3.009159 data arrival time + 9 0.312219 1.392634 1.007133 3.007133 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.392672 0.000000 3.007133 ^ gpio_vtrip_sel[8] (out) + 3.007133 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11283,13 +11115,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009159 data arrival time + -3.007133 data arrival time --------------------------------------------------------------------------------------------- - 4.740841 slack (MET) + 4.742867 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11298,10 +11130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 1.390065 1.009135 3.009135 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.390123 0.000000 3.009135 ^ gpio_dm0[7] (out) - 3.009135 data arrival time + 9 0.311072 1.387675 1.007060 3.007060 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.387780 0.000000 3.007060 ^ gpio_inp_dis[1] (out) + 3.007060 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11311,13 +11143,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009135 data arrival time + -3.007060 data arrival time --------------------------------------------------------------------------------------------- - 4.740865 slack (MET) + 4.742940 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11326,10 +11158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 1.392634 1.009115 3.009115 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.392700 0.000000 3.009115 ^ gpio_holdover[8] (out) - 3.009115 data arrival time + 9 0.311086 1.387067 1.006972 3.006972 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.387121 0.000000 3.006972 ^ gpio_slow_sel[6] (out) + 3.006972 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11339,13 +11171,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009115 data arrival time + -3.006972 data arrival time --------------------------------------------------------------------------------------------- - 4.740885 slack (MET) + 4.743028 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11354,10 +11186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312938 1.394745 1.009023 3.009023 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.394748 0.000000 3.009023 ^ gpio_oeb[3] (out) - 3.009023 data arrival time + 9 0.311923 1.390984 1.006954 3.006954 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.391015 0.000000 3.006954 ^ gpio_ib_mode_sel[12] (out) + 3.006954 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11367,13 +11199,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009023 data arrival time + -3.006954 data arrival time --------------------------------------------------------------------------------------------- - 4.740977 slack (MET) + 4.743046 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11382,10 +11214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 1.391707 1.009011 3.009011 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.391773 0.000000 3.009011 ^ gpio_slow_sel[4] (out) - 3.009011 data arrival time + 9 0.311086 1.387067 1.006560 3.006560 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.387115 0.000000 3.006560 ^ gpio_analog_en[6] (out) + 3.006560 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11395,13 +11227,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009011 data arrival time + -3.006560 data arrival time --------------------------------------------------------------------------------------------- - 4.740989 slack (MET) + 4.743440 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11410,10 +11242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 1.392709 1.008989 3.008989 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.392726 0.000000 3.008989 ^ gpio_holdover[10] (out) - 3.008989 data arrival time + 9 0.311267 1.388219 1.006531 3.006531 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.388279 0.000000 3.006531 ^ gpio_analog_sel[5] (out) + 3.006531 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11423,13 +11255,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.008989 data arrival time + -3.006531 data arrival time --------------------------------------------------------------------------------------------- - 4.741011 slack (MET) + 4.743469 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11438,10 +11270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 1.391707 1.008941 3.008941 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.391772 0.000000 3.008941 ^ gpio_analog_en[4] (out) - 3.008941 data arrival time + 9 0.312219 1.392634 1.006492 3.006492 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.392665 0.000000 3.006492 ^ gpio_ib_mode_sel[8] (out) + 3.006492 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11451,13 +11283,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.008941 data arrival time + -3.006492 data arrival time --------------------------------------------------------------------------------------------- - 4.741059 slack (MET) + 4.743507 slack (MET) Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11466,10 +11298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 1.391707 1.008906 3.008907 ^ gpio_loopback_zero[4] (in) + 9 0.312034 1.391707 1.006456 3.006457 ^ gpio_loopback_zero[4] (in) gpio_loopback_zero[4] (net) - 1.391771 0.000000 3.008907 ^ gpio_dm0[4] (out) - 3.008907 data arrival time + 1.391739 0.000000 3.006457 ^ gpio_oeb[4] (out) + 3.006457 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11479,13 +11311,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.008907 data arrival time + -3.006457 data arrival time --------------------------------------------------------------------------------------------- - 4.741094 slack (MET) + 4.743544 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11494,10 +11326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 1.390065 1.008862 3.008862 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.390119 0.000000 3.008862 ^ gpio_analog_pol[7] (out) - 3.008862 data arrival time + 9 0.311086 1.387067 1.006379 3.006379 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.387113 0.000000 3.006379 ^ gpio_dm0[6] (out) + 3.006379 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11507,13 +11339,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.008862 data arrival time + -3.006379 data arrival time --------------------------------------------------------------------------------------------- - 4.741138 slack (MET) + 4.743621 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11522,10 +11354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 1.391707 1.008856 3.008856 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.391770 0.000000 3.008856 ^ gpio_analog_pol[4] (out) - 3.008856 data arrival time + 9 0.312249 1.391939 1.006356 3.006356 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.391943 0.000000 3.006356 ^ gpio_vtrip_sel[10] (out) + 3.006356 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11535,13 +11367,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.008856 data arrival time + -3.006356 data arrival time --------------------------------------------------------------------------------------------- - 4.741144 slack (MET) + 4.743644 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11550,10 +11382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 1.391707 1.008576 3.008576 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.391766 0.000000 3.008576 ^ gpio_analog_sel[4] (out) - 3.008576 data arrival time + 9 0.311750 1.390065 1.006308 3.006308 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.390089 0.000000 3.006308 ^ gpio_holdover[7] (out) + 3.006308 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11563,13 +11395,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.008576 data arrival time + -3.006308 data arrival time --------------------------------------------------------------------------------------------- - 4.741424 slack (MET) + 4.743692 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11578,10 +11410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 1.391707 1.008413 3.008413 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.391764 0.000000 3.008413 ^ gpio_holdover[4] (out) - 3.008413 data arrival time + 9 0.311086 1.387067 1.006109 3.006109 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.387109 0.000000 3.006109 ^ gpio_analog_pol[6] (out) + 3.006109 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11591,13 +11423,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.008413 data arrival time + -3.006109 data arrival time --------------------------------------------------------------------------------------------- - 4.741587 slack (MET) + 4.743891 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11606,10 +11438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 1.391707 1.007936 3.007936 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.391757 0.000000 3.007936 ^ gpio_vtrip_sel[4] (out) - 3.007936 data arrival time + 9 0.311923 1.390984 1.006096 3.006096 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.391006 0.000000 3.006096 ^ gpio_oeb[12] (out) + 3.006096 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11619,13 +11451,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.007936 data arrival time + -3.006096 data arrival time --------------------------------------------------------------------------------------------- - 4.742064 slack (MET) + 4.743904 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11634,10 +11466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 1.388219 1.007911 3.007911 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.388302 0.000000 3.007911 ^ gpio_slow_sel[5] (out) - 3.007911 data arrival time + 9 0.312219 1.392634 1.005762 3.005762 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.392658 0.000000 3.005762 ^ gpio_oeb[8] (out) + 3.005762 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11647,13 +11479,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.007911 data arrival time + -3.005762 data arrival time --------------------------------------------------------------------------------------------- - 4.742090 slack (MET) + 4.744237 slack (MET) Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11662,10 +11494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 1.387675 1.007842 3.007842 ^ gpio_loopback_zero[1] (in) + 9 0.311072 1.387675 1.005701 3.005701 ^ gpio_loopback_zero[1] (in) gpio_loopback_zero[1] (net) - 1.387797 0.000000 3.007842 ^ gpio_slow_sel[1] (out) - 3.007842 data arrival time + 1.387755 0.000000 3.005701 ^ gpio_analog_sel[1] (out) + 3.005701 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11675,13 +11507,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.007842 data arrival time + -3.005701 data arrival time --------------------------------------------------------------------------------------------- - 4.742158 slack (MET) + 4.744298 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11690,10 +11522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 1.387675 1.007671 3.007671 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.387793 0.000000 3.007671 ^ gpio_analog_en[1] (out) - 3.007671 data arrival time + 9 0.311267 1.388219 1.005636 3.005636 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.388267 0.000000 3.005636 ^ gpio_holdover[5] (out) + 3.005636 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11703,13 +11535,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.007671 data arrival time + -3.005636 data arrival time --------------------------------------------------------------------------------------------- - 4.742329 slack (MET) + 4.744364 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11718,10 +11550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 1.390312 1.007627 3.007627 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.390369 0.000000 3.007627 ^ gpio_analog_sel[2] (out) - 3.007627 data arrival time + 9 0.312249 1.391939 1.005570 3.005570 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.391941 0.000000 3.005570 ^ gpio_ib_mode_sel[10] (out) + 3.005570 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11731,13 +11563,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.007627 data arrival time + -3.005570 data arrival time --------------------------------------------------------------------------------------------- - 4.742373 slack (MET) + 4.744431 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11746,10 +11578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 1.388219 1.007462 3.007462 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.388294 0.000000 3.007462 ^ gpio_analog_en[5] (out) - 3.007462 data arrival time + 9 0.311086 1.387067 1.005346 3.005346 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.387100 0.000000 3.005346 ^ gpio_analog_sel[6] (out) + 3.005346 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11759,13 +11591,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.007462 data arrival time + -3.005346 data arrival time --------------------------------------------------------------------------------------------- - 4.742537 slack (MET) + 4.744654 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11774,10 +11606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 1.388219 1.007390 3.007390 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.388293 0.000000 3.007390 ^ gpio_dm0[5] (out) - 3.007390 data arrival time + 9 0.312249 1.391939 1.005346 3.005346 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.391939 0.000000 3.005346 ^ gpio_oeb[10] (out) + 3.005346 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11787,13 +11619,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.007390 data arrival time + -3.005346 data arrival time --------------------------------------------------------------------------------------------- - 4.742610 slack (MET) + 4.744655 slack (MET) Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11802,10 +11634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 1.387675 1.007295 3.007295 ^ gpio_loopback_zero[1] (in) + 9 0.311072 1.387675 1.004704 3.004704 ^ gpio_loopback_zero[1] (in) gpio_loopback_zero[1] (net) - 1.387785 0.000000 3.007295 ^ gpio_analog_pol[1] (out) - 3.007295 data arrival time + 1.387738 0.000000 3.004704 ^ gpio_holdover[1] (out) + 3.004704 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11815,13 +11647,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.007295 data arrival time + -3.004704 data arrival time --------------------------------------------------------------------------------------------- - 4.742705 slack (MET) + 4.745296 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11830,10 +11662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 1.390065 1.007200 3.007200 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.390098 0.000000 3.007200 ^ gpio_analog_sel[7] (out) - 3.007200 data arrival time + 9 0.311086 1.387067 1.004457 3.004457 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.387091 0.000000 3.004457 ^ gpio_holdover[6] (out) + 3.004457 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11843,13 +11675,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.007200 data arrival time + -3.004457 data arrival time --------------------------------------------------------------------------------------------- - 4.742800 slack (MET) + 4.745543 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11858,10 +11690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 1.391707 1.007186 3.007186 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.391747 0.000000 3.007186 ^ gpio_ib_mode_sel[4] (out) - 3.007186 data arrival time + 9 0.310038 1.382960 1.004376 3.004376 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.383067 0.000000 3.004376 ^ gpio_slow_sel[11] (out) + 3.004376 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11871,13 +11703,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.007186 data arrival time + -3.004376 data arrival time --------------------------------------------------------------------------------------------- - 4.742814 slack (MET) + 4.745624 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11886,10 +11718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 1.388219 1.007181 3.007181 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.388290 0.000000 3.007181 ^ gpio_analog_pol[5] (out) - 3.007181 data arrival time + 9 0.311750 1.390065 1.004337 3.004337 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.390074 0.000000 3.004337 ^ gpio_vtrip_sel[7] (out) + 3.004337 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11899,13 +11731,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.007181 data arrival time + -3.004337 data arrival time --------------------------------------------------------------------------------------------- - 4.742819 slack (MET) + 4.745663 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11914,10 +11746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 1.392634 1.007133 3.007133 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.392672 0.000000 3.007133 ^ gpio_vtrip_sel[8] (out) - 3.007133 data arrival time + 9 0.310038 1.382960 1.003964 3.003964 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.383058 0.000000 3.003964 ^ gpio_analog_en[11] (out) + 3.003964 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11927,13 +11759,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.007133 data arrival time + -3.003964 data arrival time --------------------------------------------------------------------------------------------- - 4.742867 slack (MET) + 4.746036 slack (MET) Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11942,10 +11774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 1.387675 1.007060 3.007060 ^ gpio_loopback_zero[1] (in) + 9 0.311072 1.387675 1.003910 3.003910 ^ gpio_loopback_zero[1] (in) gpio_loopback_zero[1] (net) - 1.387780 0.000000 3.007060 ^ gpio_inp_dis[1] (out) - 3.007060 data arrival time + 1.387727 0.000000 3.003910 ^ gpio_vtrip_sel[1] (out) + 3.003910 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11955,13 +11787,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.007060 data arrival time + -3.003910 data arrival time --------------------------------------------------------------------------------------------- - 4.742940 slack (MET) + 4.746090 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11970,10 +11802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 1.387067 1.006972 3.006972 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.387121 0.000000 3.006972 ^ gpio_slow_sel[6] (out) - 3.006972 data arrival time + 9 0.310038 1.382960 1.003783 3.003783 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.383055 0.000000 3.003783 ^ gpio_dm0[11] (out) + 3.003783 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11983,13 +11815,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.006972 data arrival time + -3.003783 data arrival time --------------------------------------------------------------------------------------------- - 4.743028 slack (MET) + 4.746217 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11998,10 +11830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 1.392709 1.006914 3.006914 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.392713 0.000000 3.006914 ^ gpio_vtrip_sel[10] (out) - 3.006914 data arrival time + 9 0.311750 1.390065 1.003699 3.003699 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.390071 0.000000 3.003699 ^ gpio_ib_mode_sel[7] (out) + 3.003699 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12011,13 +11843,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.006914 data arrival time + -3.003699 data arrival time --------------------------------------------------------------------------------------------- - 4.743086 slack (MET) + 4.746301 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12026,10 +11858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 1.390312 1.006735 3.006735 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.390357 0.000000 3.006735 ^ gpio_holdover[2] (out) - 3.006735 data arrival time + 9 0.311267 1.388219 1.003664 3.003664 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.388244 0.000000 3.003664 ^ gpio_vtrip_sel[5] (out) + 3.003664 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12039,13 +11871,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.006735 data arrival time + -3.003664 data arrival time --------------------------------------------------------------------------------------------- - 4.743266 slack (MET) + 4.746336 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12054,10 +11886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 1.387067 1.006560 3.006560 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.387115 0.000000 3.006560 ^ gpio_analog_en[6] (out) - 3.006560 data arrival time + 9 0.310038 1.382960 1.003442 3.003442 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.383049 0.000000 3.003442 ^ gpio_analog_pol[11] (out) + 3.003442 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12067,13 +11899,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.006560 data arrival time + -3.003442 data arrival time --------------------------------------------------------------------------------------------- - 4.743440 slack (MET) + 4.746558 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12082,10 +11914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 1.388219 1.006531 3.006531 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.388279 0.000000 3.006531 ^ gpio_analog_sel[5] (out) - 3.006531 data arrival time + 9 0.311072 1.387675 1.003273 3.003273 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.387718 0.000000 3.003273 ^ gpio_ib_mode_sel[1] (out) + 3.003273 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12095,13 +11927,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.006531 data arrival time + -3.003273 data arrival time --------------------------------------------------------------------------------------------- - 4.743469 slack (MET) + 4.746727 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12110,10 +11942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 1.392634 1.006492 3.006492 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.392665 0.000000 3.006492 ^ gpio_ib_mode_sel[8] (out) - 3.006492 data arrival time + 9 0.311267 1.388219 1.003025 3.003026 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.388238 0.000000 3.003026 ^ gpio_ib_mode_sel[5] (out) + 3.003026 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12123,13 +11955,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.006492 data arrival time + -3.003026 data arrival time --------------------------------------------------------------------------------------------- - 4.743507 slack (MET) + 4.746974 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12138,10 +11970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312034 1.391707 1.006456 3.006457 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.391739 0.000000 3.006457 ^ gpio_oeb[4] (out) - 3.006457 data arrival time + 9 0.311750 1.390065 1.002972 3.002972 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.390068 0.000000 3.002972 ^ gpio_oeb[7] (out) + 3.002972 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12151,13 +11983,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.006457 data arrival time + -3.002972 data arrival time --------------------------------------------------------------------------------------------- - 4.743544 slack (MET) + 4.747028 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12166,10 +11998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 1.387067 1.006379 3.006379 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.387113 0.000000 3.006379 ^ gpio_dm0[6] (out) - 3.006379 data arrival time + 9 0.310038 1.382960 1.002819 3.002819 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.383037 0.000000 3.002819 ^ gpio_analog_sel[11] (out) + 3.002819 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12179,13 +12011,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.006379 data arrival time + -3.002819 data arrival time --------------------------------------------------------------------------------------------- - 4.743621 slack (MET) + 4.747181 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12194,10 +12026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 1.390065 1.006308 3.006308 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.390089 0.000000 3.006308 ^ gpio_holdover[7] (out) - 3.006308 data arrival time + 9 0.311072 1.387675 1.002546 3.002546 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.387709 0.000000 3.002546 ^ gpio_oeb[1] (out) + 3.002546 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12207,13 +12039,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.006308 data arrival time + -3.002546 data arrival time --------------------------------------------------------------------------------------------- - 4.743692 slack (MET) + 4.747454 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12222,10 +12054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 1.392709 1.006127 3.006127 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.392710 0.000000 3.006127 ^ gpio_ib_mode_sel[10] (out) - 3.006127 data arrival time + 9 0.311086 1.387067 1.002542 3.002542 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.387076 0.000000 3.002542 ^ gpio_vtrip_sel[6] (out) + 3.002542 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12235,13 +12067,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.006127 data arrival time + -3.002542 data arrival time --------------------------------------------------------------------------------------------- - 4.743873 slack (MET) + 4.747458 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12250,10 +12082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 1.387067 1.006109 3.006109 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.387109 0.000000 3.006109 ^ gpio_analog_pol[6] (out) - 3.006109 data arrival time + 9 0.311267 1.388219 1.002298 3.002298 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.388232 0.000000 3.002298 ^ gpio_oeb[5] (out) + 3.002298 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12263,13 +12095,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.006109 data arrival time + -3.002298 data arrival time --------------------------------------------------------------------------------------------- - 4.743891 slack (MET) + 4.747703 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12278,10 +12110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312422 1.392709 1.005904 3.005904 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.392709 0.000000 3.005904 ^ gpio_oeb[10] (out) - 3.005904 data arrival time + 9 0.310038 1.382960 1.001929 3.001930 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.383023 0.000000 3.001930 ^ gpio_holdover[11] (out) + 3.001930 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12291,13 +12123,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.005904 data arrival time + -3.001930 data arrival time --------------------------------------------------------------------------------------------- - 4.744096 slack (MET) + 4.748071 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12306,10 +12138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312219 1.392634 1.005762 3.005762 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.392658 0.000000 3.005762 ^ gpio_oeb[8] (out) - 3.005762 data arrival time + 9 0.311086 1.387067 1.001848 3.001848 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.387073 0.000000 3.001848 ^ gpio_ib_mode_sel[6] (out) + 3.001848 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12319,13 +12151,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.005762 data arrival time + -3.001848 data arrival time --------------------------------------------------------------------------------------------- - 4.744237 slack (MET) + 4.748152 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12334,10 +12166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 1.387675 1.005701 3.005701 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.387755 0.000000 3.005701 ^ gpio_analog_sel[1] (out) - 3.005701 data arrival time + 9 0.311086 1.387067 1.001140 3.001140 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.387070 0.000000 3.001140 ^ gpio_oeb[6] (out) + 3.001140 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12347,13 +12179,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.005701 data arrival time + -3.001140 data arrival time --------------------------------------------------------------------------------------------- - 4.744298 slack (MET) + 4.748860 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12362,10 +12194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 1.388219 1.005636 3.005636 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.388267 0.000000 3.005636 ^ gpio_holdover[5] (out) - 3.005636 data arrival time + 9 0.310038 1.382960 0.999964 2.999964 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.382996 0.000000 2.999964 ^ gpio_vtrip_sel[11] (out) + 2.999964 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12375,13 +12207,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.005636 data arrival time + -2.999964 data arrival time --------------------------------------------------------------------------------------------- - 4.744364 slack (MET) + 4.750036 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12390,10 +12222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 1.387067 1.005346 3.005346 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.387100 0.000000 3.005346 ^ gpio_analog_sel[6] (out) - 3.005346 data arrival time + 9 0.310038 1.382960 0.999328 2.999328 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.382989 0.000000 2.999328 ^ gpio_ib_mode_sel[11] (out) + 2.999328 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12403,13 +12235,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.005346 data arrival time + -2.999328 data arrival time --------------------------------------------------------------------------------------------- - 4.744654 slack (MET) + 4.750672 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12418,10 +12250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 1.390312 1.004764 3.004764 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.390335 0.000000 3.004764 ^ gpio_vtrip_sel[2] (out) - 3.004764 data arrival time + 9 0.310038 1.382960 0.998603 2.998603 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.382982 0.000000 2.998603 ^ gpio_oeb[11] (out) + 2.998603 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12431,13 +12263,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.004764 data arrival time + -2.998603 data arrival time --------------------------------------------------------------------------------------------- - 4.745236 slack (MET) + 4.751397 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12446,10 +12278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 1.387675 1.004704 3.004704 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.387738 0.000000 3.004704 ^ gpio_holdover[1] (out) - 3.004704 data arrival time + 4 0.142806 0.641237 0.465018 2.465018 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.641239 0.000000 2.465018 ^ gpio_dm1[1] (out) + 2.465018 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12459,13 +12291,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.004704 data arrival time + -2.465018 data arrival time --------------------------------------------------------------------------------------------- - 4.745296 slack (MET) + 5.284982 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12474,10 +12306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 1.387067 1.004457 3.004457 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.387091 0.000000 3.004457 ^ gpio_holdover[6] (out) - 3.004457 data arrival time + 4 0.142806 0.641237 0.464973 2.464973 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.641239 0.000000 2.464973 ^ gpio_dm0[1] (out) + 2.464973 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12487,13 +12319,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.004457 data arrival time + -2.464973 data arrival time --------------------------------------------------------------------------------------------- - 4.745543 slack (MET) + 5.285027 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12502,10 +12334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 1.390065 1.004337 3.004337 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.390074 0.000000 3.004337 ^ gpio_vtrip_sel[7] (out) - 3.004337 data arrival time + 4 0.142806 0.641237 0.464770 2.464770 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.641238 0.000000 2.464770 ^ gpio_dm2[1] (out) + 2.464770 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12515,13 +12347,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.004337 data arrival time + -2.464770 data arrival time --------------------------------------------------------------------------------------------- - 4.745663 slack (MET) + 5.285230 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12530,10 +12362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 1.390312 1.004126 3.004126 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.390329 0.000000 3.004126 ^ gpio_ib_mode_sel[2] (out) - 3.004126 data arrival time + 4 0.142806 0.641237 0.464682 2.464682 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.641238 0.000000 2.464682 ^ gpio_out[1] (out) + 2.464682 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12543,13 +12375,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.004126 data arrival time + -2.464682 data arrival time --------------------------------------------------------------------------------------------- - 4.745873 slack (MET) + 5.285318 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12558,10 +12390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 1.387675 1.003910 3.003910 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.387727 0.000000 3.003910 ^ gpio_vtrip_sel[1] (out) - 3.003910 data arrival time + 3 0.117183 0.527850 0.383020 2.383020 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.527854 0.000000 2.383020 ^ gpio_dm1[29] (out) + 2.383020 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12571,13 +12403,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.003910 data arrival time + -2.383020 data arrival time --------------------------------------------------------------------------------------------- - 4.746090 slack (MET) + 5.366980 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12586,10 +12418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 1.390065 1.003699 3.003699 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.390071 0.000000 3.003699 ^ gpio_ib_mode_sel[7] (out) - 3.003699 data arrival time + 3 0.117183 0.527850 0.382944 2.382944 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.527853 0.000000 2.382944 ^ gpio_inp_dis[29] (out) + 2.382944 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12599,13 +12431,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.003699 data arrival time + -2.382944 data arrival time --------------------------------------------------------------------------------------------- - 4.746301 slack (MET) + 5.367056 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12614,10 +12446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 1.388219 1.003664 3.003664 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.388244 0.000000 3.003664 ^ gpio_vtrip_sel[5] (out) - 3.003664 data arrival time + 3 0.117183 0.527850 0.382783 2.382783 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.527852 0.000000 2.382783 ^ gpio_dm2[29] (out) + 2.382783 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12627,13 +12459,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.003664 data arrival time + -2.382783 data arrival time --------------------------------------------------------------------------------------------- - 4.746336 slack (MET) + 5.367217 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12642,10 +12474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311731 1.390312 1.003281 3.003281 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.390323 0.000000 3.003281 ^ gpio_oeb[2] (out) - 3.003281 data arrival time + 3 0.114286 0.515049 0.374049 2.374049 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.515055 0.000000 2.374049 ^ gpio_dm1[28] (out) + 2.374049 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12655,13 +12487,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.003281 data arrival time + -2.374049 data arrival time --------------------------------------------------------------------------------------------- - 4.746719 slack (MET) + 5.375951 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12670,10 +12502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 1.387675 1.003273 3.003273 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.387718 0.000000 3.003273 ^ gpio_ib_mode_sel[1] (out) - 3.003273 data arrival time + 3 0.114286 0.515049 0.373601 2.373601 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.515052 0.000000 2.373601 ^ gpio_inp_dis[28] (out) + 2.373601 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12683,13 +12515,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.003273 data arrival time + -2.373601 data arrival time --------------------------------------------------------------------------------------------- - 4.746727 slack (MET) + 5.376399 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12698,10 +12530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 1.388219 1.003025 3.003026 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.388238 0.000000 3.003026 ^ gpio_ib_mode_sel[5] (out) - 3.003026 data arrival time + 3 0.114205 0.514661 0.373473 2.373473 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.514664 0.000000 2.373473 ^ gpio_dm1[27] (out) + 2.373473 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12711,13 +12543,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.003026 data arrival time + -2.373473 data arrival time --------------------------------------------------------------------------------------------- - 4.746974 slack (MET) + 5.376527 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12726,10 +12558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311750 1.390065 1.002972 3.002972 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.390068 0.000000 3.002972 ^ gpio_oeb[7] (out) - 3.002972 data arrival time + 3 0.114286 0.515049 0.373414 2.373415 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.515051 0.000000 2.373415 ^ gpio_dm2[28] (out) + 2.373415 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12739,13 +12571,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.002972 data arrival time + -2.373415 data arrival time --------------------------------------------------------------------------------------------- - 4.747028 slack (MET) + 5.376585 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12754,10 +12586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311072 1.387675 1.002546 3.002546 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.387709 0.000000 3.002546 ^ gpio_oeb[1] (out) - 3.002546 data arrival time + 3 0.114205 0.514661 0.373399 2.373399 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.514664 0.000000 2.373399 ^ gpio_inp_dis[27] (out) + 2.373399 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12767,13 +12599,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.002546 data arrival time + -2.373399 data arrival time --------------------------------------------------------------------------------------------- - 4.747454 slack (MET) + 5.376602 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12782,10 +12614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 1.387067 1.002542 3.002542 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.387076 0.000000 3.002542 ^ gpio_vtrip_sel[6] (out) - 3.002542 data arrival time + 3 0.114205 0.514661 0.373247 2.373247 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.514663 0.000000 2.373247 ^ gpio_dm2[27] (out) + 2.373247 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12795,13 +12627,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.002542 data arrival time + -2.373247 data arrival time --------------------------------------------------------------------------------------------- - 4.747458 slack (MET) + 5.376752 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12810,10 +12642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311267 1.388219 1.002298 3.002298 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.388232 0.000000 3.002298 ^ gpio_oeb[5] (out) - 3.002298 data arrival time + 3 0.112791 0.508440 0.369278 2.369277 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.508447 0.000000 2.369277 ^ gpio_dm1[24] (out) + 2.369277 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12823,13 +12655,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.002298 data arrival time + -2.369277 data arrival time --------------------------------------------------------------------------------------------- - 4.747703 slack (MET) + 5.380723 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12838,10 +12670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 1.387067 1.001848 3.001848 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.387073 0.000000 3.001848 ^ gpio_ib_mode_sel[6] (out) - 3.001848 data arrival time + 3 0.112791 0.508440 0.368801 2.368801 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.508443 0.000000 2.368801 ^ gpio_inp_dis[24] (out) + 2.368801 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12851,13 +12683,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.001848 data arrival time + -2.368801 data arrival time --------------------------------------------------------------------------------------------- - 4.748152 slack (MET) + 5.381199 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12866,10 +12698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311086 1.387067 1.001140 3.001140 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.387070 0.000000 3.001140 ^ gpio_oeb[6] (out) - 3.001140 data arrival time + 3 0.112791 0.508440 0.368663 2.368663 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.508443 0.000000 2.368663 ^ gpio_dm2[24] (out) + 2.368663 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12879,13 +12711,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.001140 data arrival time + -2.368663 data arrival time --------------------------------------------------------------------------------------------- - 4.748860 slack (MET) + 5.381337 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12894,10 +12726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.142806 0.641237 0.465018 2.465018 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.641239 0.000000 2.465018 ^ gpio_dm1[1] (out) - 2.465018 data arrival time + 3 0.112622 0.507660 0.368414 2.368414 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.507663 0.000000 2.368414 ^ gpio_dm1[26] (out) + 2.368414 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12907,13 +12739,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.465018 data arrival time + -2.368414 data arrival time --------------------------------------------------------------------------------------------- - 5.284982 slack (MET) + 5.381586 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12922,10 +12754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.142806 0.641237 0.464973 2.464973 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.641239 0.000000 2.464973 ^ gpio_dm0[1] (out) - 2.464973 data arrival time + 3 0.112622 0.507660 0.368342 2.368342 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.507662 0.000000 2.368342 ^ gpio_inp_dis[26] (out) + 2.368342 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12935,13 +12767,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.464973 data arrival time + -2.368342 data arrival time --------------------------------------------------------------------------------------------- - 5.285027 slack (MET) + 5.381658 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12950,10 +12782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.142806 0.641237 0.464770 2.464770 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.641238 0.000000 2.464770 ^ gpio_dm2[1] (out) - 2.464770 data arrival time + 3 0.112622 0.507660 0.368193 2.368193 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.507662 0.000000 2.368193 ^ gpio_dm2[26] (out) + 2.368193 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12963,13 +12795,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.464770 data arrival time + -2.368193 data arrival time --------------------------------------------------------------------------------------------- - 5.285230 slack (MET) + 5.381807 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12978,10 +12810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.142806 0.641237 0.464682 2.464682 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.641238 0.000000 2.464682 ^ gpio_out[1] (out) - 2.464682 data arrival time + 3 0.112479 0.507021 0.367959 2.367959 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.507024 0.000000 2.367959 ^ gpio_dm1[33] (out) + 2.367959 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12991,13 +12823,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.464682 data arrival time + -2.367959 data arrival time --------------------------------------------------------------------------------------------- - 5.285318 slack (MET) + 5.382041 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13006,10 +12838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111250 0.502053 0.363899 2.363899 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.502055 0.000000 2.363899 ^ gpio_dm1[7] (out) - 2.363899 data arrival time + 3 0.112479 0.507021 0.367886 2.367886 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.507024 0.000000 2.367886 ^ gpio_inp_dis[33] (out) + 2.367886 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13019,13 +12851,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.363899 data arrival time + -2.367886 data arrival time --------------------------------------------------------------------------------------------- - 5.386102 slack (MET) + 5.382113 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13034,10 +12866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111250 0.502053 0.363823 2.363823 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.502054 0.000000 2.363823 ^ gpio_inp_dis[7] (out) - 2.363823 data arrival time + 3 0.112479 0.507021 0.367717 2.367718 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.507023 0.000000 2.367718 ^ gpio_dm2[33] (out) + 2.367718 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13047,13 +12879,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.363823 data arrival time + -2.367718 data arrival time --------------------------------------------------------------------------------------------- - 5.386177 slack (MET) + 5.382282 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13062,10 +12894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.111250 0.502053 0.363669 2.363669 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.502054 0.000000 2.363669 ^ gpio_dm2[7] (out) - 2.363669 data arrival time + 3 0.112147 0.505700 0.367362 2.367362 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.505710 0.000000 2.367362 ^ gpio_dm1[34] (out) + 2.367362 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13075,13 +12907,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.363669 data arrival time + -2.367362 data arrival time --------------------------------------------------------------------------------------------- - 5.386331 slack (MET) + 5.382638 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13090,10 +12922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109733 0.495298 0.359019 2.359019 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.495299 0.000000 2.359019 ^ gpio_dm1[3] (out) - 2.359019 data arrival time + 3 0.112147 0.505700 0.367238 2.367238 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.505709 0.000000 2.367238 ^ gpio_inp_dis[34] (out) + 2.367238 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13103,13 +12935,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.359019 data arrival time + -2.367238 data arrival time --------------------------------------------------------------------------------------------- - 5.390981 slack (MET) + 5.382762 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13118,10 +12950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109733 0.495298 0.358945 2.358945 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.495299 0.000000 2.358945 ^ gpio_inp_dis[3] (out) - 2.358945 data arrival time + 3 0.112093 0.505519 0.367217 2.367217 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.505531 0.000000 2.367217 ^ gpio_dm1[25] (out) + 2.367217 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13131,13 +12963,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.358945 data arrival time + -2.367217 data arrival time --------------------------------------------------------------------------------------------- - 5.391055 slack (MET) + 5.382783 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13146,10 +12978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109733 0.495298 0.358795 2.358795 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.495298 0.000000 2.358795 ^ gpio_dm2[3] (out) - 2.358795 data arrival time + 3 0.112093 0.505519 0.367086 2.367086 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.505530 0.000000 2.367086 ^ gpio_inp_dis[25] (out) + 2.367086 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13159,13 +12991,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.358795 data arrival time + -2.367086 data arrival time --------------------------------------------------------------------------------------------- - 5.391205 slack (MET) + 5.382914 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13174,10 +13006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109634 0.494850 0.358692 2.358691 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.494852 0.000000 2.358691 ^ gpio_dm1[8] (out) - 2.358691 data arrival time + 3 0.112147 0.505700 0.366282 2.366282 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.505702 0.000000 2.366282 ^ gpio_dm2[34] (out) + 2.366282 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13187,13 +13019,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.358691 data arrival time + -2.366282 data arrival time --------------------------------------------------------------------------------------------- - 5.391308 slack (MET) + 5.383718 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13202,10 +13034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109634 0.494850 0.358618 2.358618 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.494852 0.000000 2.358618 ^ gpio_inp_dis[8] (out) - 2.358618 data arrival time + 3 0.112093 0.505519 0.366188 2.366188 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.505523 0.000000 2.366188 ^ gpio_dm2[25] (out) + 2.366188 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13215,13 +13047,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.358618 data arrival time + -2.366188 data arrival time --------------------------------------------------------------------------------------------- - 5.391382 slack (MET) + 5.383812 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13230,10 +13062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109564 0.494536 0.358463 2.358464 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.494538 0.000000 2.358464 ^ gpio_dm1[11] (out) - 2.358464 data arrival time + 3 0.111041 0.501314 0.364017 2.364017 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.501328 0.000000 2.364017 ^ gpio_dm1[32] (out) + 2.364017 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13243,13 +13075,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.358464 data arrival time + -2.364017 data arrival time --------------------------------------------------------------------------------------------- - 5.391536 slack (MET) + 5.385983 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13258,10 +13090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109634 0.494850 0.358468 2.358468 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.494851 0.000000 2.358468 ^ gpio_dm2[8] (out) - 2.358468 data arrival time + 3 0.111250 0.502053 0.363899 2.363899 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.502055 0.000000 2.363899 ^ gpio_dm1[7] (out) + 2.363899 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13271,13 +13103,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.358468 data arrival time + -2.363899 data arrival time --------------------------------------------------------------------------------------------- - 5.391532 slack (MET) + 5.386102 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13286,10 +13118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109538 0.494431 0.358399 2.358399 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.494433 0.000000 2.358399 ^ gpio_dm1[2] (out) - 2.358399 data arrival time + 3 0.111250 0.502053 0.363823 2.363823 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.502054 0.000000 2.363823 ^ gpio_inp_dis[7] (out) + 2.363823 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13299,13 +13131,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.358399 data arrival time + -2.363823 data arrival time --------------------------------------------------------------------------------------------- - 5.391601 slack (MET) + 5.386177 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13314,10 +13146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109564 0.494536 0.358390 2.358390 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.494538 0.000000 2.358390 ^ gpio_inp_dis[11] (out) - 2.358390 data arrival time + 3 0.111250 0.502053 0.363669 2.363669 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.502054 0.000000 2.363669 ^ gpio_dm2[7] (out) + 2.363669 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13327,13 +13159,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.358390 data arrival time + -2.363669 data arrival time --------------------------------------------------------------------------------------------- - 5.391610 slack (MET) + 5.386331 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13342,10 +13174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109538 0.494431 0.358324 2.358324 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.494433 0.000000 2.358324 ^ gpio_inp_dis[2] (out) - 2.358324 data arrival time + 3 0.111041 0.501314 0.363595 2.363595 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.501323 0.000000 2.363595 ^ gpio_inp_dis[32] (out) + 2.363595 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13355,13 +13187,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.358324 data arrival time + -2.363595 data arrival time --------------------------------------------------------------------------------------------- - 5.391675 slack (MET) + 5.386405 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13370,10 +13202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109564 0.494536 0.358239 2.358239 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.494537 0.000000 2.358239 ^ gpio_dm2[11] (out) - 2.358239 data arrival time + 3 0.111033 0.501145 0.363284 2.363284 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.501148 0.000000 2.363284 ^ gpio_dm1[30] (out) + 2.363284 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13383,13 +13215,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.358239 data arrival time + -2.363284 data arrival time --------------------------------------------------------------------------------------------- - 5.391761 slack (MET) + 5.386716 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13398,10 +13230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109538 0.494431 0.358175 2.358175 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.494432 0.000000 2.358175 ^ gpio_dm2[2] (out) - 2.358175 data arrival time + 3 0.111033 0.501145 0.363222 2.363222 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.501148 0.000000 2.363222 ^ gpio_inp_dis[30] (out) + 2.363222 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13411,25 +13243,25 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.358175 data arrival time + -2.363222 data arrival time --------------------------------------------------------------------------------------------- - 5.391825 slack (MET) + 5.386778 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 3 0.109438 0.493978 0.358067 2.358067 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.493980 0.000000 2.358067 ^ gpio_dm1[4] (out) - 2.358067 data arrival time + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 3 0.111033 0.501145 0.363044 2.363044 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.501147 0.000000 2.363044 ^ gpio_dm2[30] (out) + 2.363044 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13439,13 +13271,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.358067 data arrival time + -2.363044 data arrival time --------------------------------------------------------------------------------------------- - 5.391933 slack (MET) + 5.386956 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13454,10 +13286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109438 0.493978 0.357993 2.357993 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.493980 0.000000 2.357993 ^ gpio_inp_dis[4] (out) - 2.357993 data arrival time + 3 0.111041 0.501314 0.362668 2.362668 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.501317 0.000000 2.362668 ^ gpio_dm2[32] (out) + 2.362668 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13467,13 +13299,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.357993 data arrival time + -2.362668 data arrival time --------------------------------------------------------------------------------------------- - 5.392006 slack (MET) + 5.387331 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13482,10 +13314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109438 0.493978 0.357843 2.357843 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.493979 0.000000 2.357843 ^ gpio_dm2[4] (out) - 2.357843 data arrival time + 3 0.110660 0.499471 0.362219 2.362219 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.499474 0.000000 2.362219 ^ gpio_dm1[2] (out) + 2.362219 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13495,13 +13327,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.357843 data arrival time + -2.362219 data arrival time --------------------------------------------------------------------------------------------- - 5.392157 slack (MET) + 5.387781 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13510,10 +13342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108948 0.491951 0.357018 2.357018 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.491961 0.000000 2.357018 ^ gpio_dm1[10] (out) - 2.357018 data arrival time + 3 0.110660 0.499471 0.361966 2.361966 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.499473 0.000000 2.361966 ^ gpio_inp_dis[2] (out) + 2.361966 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13523,13 +13355,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.357018 data arrival time + -2.361966 data arrival time --------------------------------------------------------------------------------------------- - 5.392982 slack (MET) + 5.388034 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13538,10 +13370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109022 0.492159 0.356895 2.356895 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.492162 0.000000 2.356895 ^ gpio_dm1[5] (out) - 2.356895 data arrival time + 3 0.110540 0.498943 0.361783 2.361783 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.498946 0.000000 2.361783 ^ gpio_dm1[31] (out) + 2.361783 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13551,13 +13383,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.356895 data arrival time + -2.361783 data arrival time --------------------------------------------------------------------------------------------- - 5.393105 slack (MET) + 5.388217 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13566,10 +13398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108948 0.491951 0.356895 2.356895 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.491959 0.000000 2.356895 ^ gpio_inp_dis[10] (out) - 2.356895 data arrival time + 3 0.110660 0.499471 0.361703 2.361703 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.499472 0.000000 2.361703 ^ gpio_dm2[2] (out) + 2.361703 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13579,13 +13411,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.356895 data arrival time + -2.361703 data arrival time --------------------------------------------------------------------------------------------- - 5.393105 slack (MET) + 5.388297 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13594,10 +13426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109022 0.492159 0.356682 2.356682 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.492161 0.000000 2.356682 ^ gpio_inp_dis[5] (out) - 2.356682 data arrival time + 3 0.110540 0.498943 0.361567 2.361567 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.498945 0.000000 2.361567 ^ gpio_inp_dis[31] (out) + 2.361567 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13607,13 +13439,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.356682 data arrival time + -2.361567 data arrival time --------------------------------------------------------------------------------------------- - 5.393318 slack (MET) + 5.388433 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13622,10 +13454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108967 0.491872 0.356535 2.356535 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.491873 0.000000 2.356535 ^ gpio_dm1[12] (out) - 2.356535 data arrival time + 3 0.110540 0.498943 0.361418 2.361418 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.498944 0.000000 2.361418 ^ gpio_dm2[31] (out) + 2.361418 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13635,13 +13467,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.356535 data arrival time + -2.361418 data arrival time --------------------------------------------------------------------------------------------- - 5.393465 slack (MET) + 5.388582 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13650,10 +13482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109022 0.492159 0.356460 2.356460 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.492160 0.000000 2.356460 ^ gpio_dm2[5] (out) - 2.356460 data arrival time + 3 0.109733 0.495298 0.359019 2.359019 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.495299 0.000000 2.359019 ^ gpio_dm1[3] (out) + 2.359019 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13663,13 +13495,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.356460 data arrival time + -2.359019 data arrival time --------------------------------------------------------------------------------------------- - 5.393540 slack (MET) + 5.390981 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13678,10 +13510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108967 0.491872 0.356462 2.356462 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.491873 0.000000 2.356462 ^ gpio_inp_dis[12] (out) - 2.356462 data arrival time + 3 0.109733 0.495298 0.358945 2.358945 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.495299 0.000000 2.358945 ^ gpio_inp_dis[3] (out) + 2.358945 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13691,13 +13523,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.356462 data arrival time + -2.358945 data arrival time --------------------------------------------------------------------------------------------- - 5.393538 slack (MET) + 5.391055 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13706,10 +13538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108967 0.491872 0.356312 2.356312 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.491872 0.000000 2.356312 ^ gpio_dm2[12] (out) - 2.356312 data arrival time + 3 0.109733 0.495298 0.358795 2.358795 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.495298 0.000000 2.358795 ^ gpio_dm2[3] (out) + 2.358795 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13719,13 +13551,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.356312 data arrival time + -2.358795 data arrival time --------------------------------------------------------------------------------------------- - 5.393688 slack (MET) + 5.391205 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13734,10 +13566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108885 0.491512 0.356283 2.356283 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.491514 0.000000 2.356283 ^ gpio_dm1[6] (out) - 2.356283 data arrival time + 3 0.109634 0.494850 0.358692 2.358691 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.494852 0.000000 2.358691 ^ gpio_dm1[8] (out) + 2.358691 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13747,13 +13579,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.356283 data arrival time + -2.358691 data arrival time --------------------------------------------------------------------------------------------- - 5.393717 slack (MET) + 5.391308 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13762,10 +13594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108885 0.491512 0.356211 2.356211 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.491514 0.000000 2.356211 ^ gpio_inp_dis[6] (out) - 2.356211 data arrival time + 3 0.109634 0.494850 0.358618 2.358618 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.494852 0.000000 2.358618 ^ gpio_inp_dis[8] (out) + 2.358618 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13775,13 +13607,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.356211 data arrival time + -2.358618 data arrival time --------------------------------------------------------------------------------------------- - 5.393789 slack (MET) + 5.391382 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13790,10 +13622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108885 0.491512 0.356062 2.356062 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.491513 0.000000 2.356062 ^ gpio_dm2[6] (out) - 2.356062 data arrival time + 3 0.109634 0.494850 0.358468 2.358468 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.494851 0.000000 2.358468 ^ gpio_dm2[8] (out) + 2.358468 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13803,13 +13635,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.356062 data arrival time + -2.358468 data arrival time --------------------------------------------------------------------------------------------- - 5.393938 slack (MET) + 5.391532 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13818,10 +13650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108948 0.491951 0.355959 2.355959 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.491953 0.000000 2.355959 ^ gpio_dm2[10] (out) - 2.355959 data arrival time + 3 0.109438 0.493978 0.358067 2.358067 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.493980 0.000000 2.358067 ^ gpio_dm1[4] (out) + 2.358067 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13831,13 +13663,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.355959 data arrival time + -2.358067 data arrival time --------------------------------------------------------------------------------------------- - 5.394042 slack (MET) + 5.391933 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13846,10 +13678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108308 0.489070 0.355109 2.355109 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.489081 0.000000 2.355109 ^ gpio_dm1[9] (out) - 2.355109 data arrival time + 3 0.109438 0.493978 0.357993 2.357993 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.493980 0.000000 2.357993 ^ gpio_inp_dis[4] (out) + 2.357993 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13859,13 +13691,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.355109 data arrival time + -2.357993 data arrival time --------------------------------------------------------------------------------------------- - 5.394891 slack (MET) + 5.392006 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13874,10 +13706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108308 0.489070 0.354697 2.354697 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.489077 0.000000 2.354697 ^ gpio_inp_dis[9] (out) - 2.354697 data arrival time + 3 0.109438 0.493978 0.357843 2.357843 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.493979 0.000000 2.357843 ^ gpio_dm2[4] (out) + 2.357843 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13887,13 +13719,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.354697 data arrival time + -2.357843 data arrival time --------------------------------------------------------------------------------------------- - 5.395303 slack (MET) + 5.392157 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13902,10 +13734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108308 0.489070 0.353779 2.353780 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.489071 0.000000 2.353780 ^ gpio_dm2[9] (out) - 2.353780 data arrival time + 3 0.109022 0.492159 0.356895 2.356895 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.492162 0.000000 2.356895 ^ gpio_dm1[5] (out) + 2.356895 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13915,13 +13747,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.353780 data arrival time + -2.356895 data arrival time --------------------------------------------------------------------------------------------- - 5.396221 slack (MET) + 5.393105 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13930,10 +13762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076833 0.348580 0.253036 2.253036 ^ gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.348582 0.000000 2.253036 ^ gpio_inp_dis[15] (out) - 2.253036 data arrival time + 3 0.109055 0.492263 0.356819 2.356819 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.492264 0.000000 2.356819 ^ gpio_dm1[12] (out) + 2.356819 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13943,13 +13775,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.253036 data arrival time + -2.356819 data arrival time --------------------------------------------------------------------------------------------- - 5.496964 slack (MET) + 5.393181 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13958,10 +13790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076833 0.348580 0.252857 2.252857 ^ gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.348581 0.000000 2.252857 ^ gpio_oeb[15] (out) - 2.252857 data arrival time + 3 0.109055 0.492263 0.356746 2.356745 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.492264 0.000000 2.356745 ^ gpio_inp_dis[12] (out) + 2.356745 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13971,13 +13803,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.252857 data arrival time + -2.356745 data arrival time --------------------------------------------------------------------------------------------- - 5.497143 slack (MET) + 5.393254 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13986,10 +13818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076750 0.348207 0.252763 2.252763 ^ gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.348209 0.000000 2.252763 ^ gpio_inp_dis[19] (out) - 2.252763 data arrival time + 3 0.109022 0.492159 0.356682 2.356682 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.492161 0.000000 2.356682 ^ gpio_inp_dis[5] (out) + 2.356682 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13999,13 +13831,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.252763 data arrival time + -2.356682 data arrival time --------------------------------------------------------------------------------------------- - 5.497237 slack (MET) + 5.393318 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14014,10 +13846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076750 0.348207 0.252587 2.252587 ^ gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.348208 0.000000 2.252587 ^ gpio_oeb[19] (out) - 2.252587 data arrival time + 3 0.109055 0.492263 0.356595 2.356595 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.492263 0.000000 2.356595 ^ gpio_dm2[12] (out) + 2.356595 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14027,13 +13859,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.252587 data arrival time + -2.356595 data arrival time --------------------------------------------------------------------------------------------- - 5.497413 slack (MET) + 5.393405 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14042,10 +13874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076473 0.346985 0.251974 2.251974 ^ gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.346987 0.000000 2.251974 ^ gpio_inp_dis[20] (out) - 2.251974 data arrival time + 3 0.109022 0.492159 0.356460 2.356460 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.492160 0.000000 2.356460 ^ gpio_dm2[5] (out) + 2.356460 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14055,13 +13887,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.251974 data arrival time + -2.356460 data arrival time --------------------------------------------------------------------------------------------- - 5.498026 slack (MET) + 5.393540 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14070,10 +13902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076491 0.347047 0.251925 2.251925 ^ gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.347048 0.000000 2.251925 ^ gpio_inp_dis[21] (out) - 2.251925 data arrival time + 3 0.108753 0.491083 0.356390 2.356390 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.491093 0.000000 2.356390 ^ gpio_dm1[10] (out) + 2.356390 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14083,13 +13915,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.251925 data arrival time + -2.356390 data arrival time --------------------------------------------------------------------------------------------- - 5.498075 slack (MET) + 5.393610 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14098,10 +13930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076491 0.347047 0.251734 2.251734 ^ gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.347048 0.000000 2.251734 ^ gpio_oeb[21] (out) - 2.251734 data arrival time + 3 0.108885 0.491512 0.356283 2.356283 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.491514 0.000000 2.356283 ^ gpio_dm1[6] (out) + 2.356283 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14111,13 +13943,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.251734 data arrival time + -2.356283 data arrival time --------------------------------------------------------------------------------------------- - 5.498266 slack (MET) + 5.393717 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14126,10 +13958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076473 0.346985 0.251622 2.251622 ^ gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.346986 0.000000 2.251622 ^ gpio_oeb[20] (out) - 2.251622 data arrival time + 3 0.108753 0.491083 0.356267 2.356267 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.491092 0.000000 2.356267 ^ gpio_inp_dis[10] (out) + 2.356267 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14139,13 +13971,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.251622 data arrival time + -2.356267 data arrival time --------------------------------------------------------------------------------------------- - 5.498377 slack (MET) + 5.393733 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14154,10 +13986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076270 0.346064 0.251212 2.251212 ^ gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.346065 0.000000 2.251212 ^ gpio_inp_dis[22] (out) - 2.251212 data arrival time + 3 0.108885 0.491512 0.356211 2.356211 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.491514 0.000000 2.356211 ^ gpio_inp_dis[6] (out) + 2.356211 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14167,13 +13999,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.251212 data arrival time + -2.356211 data arrival time --------------------------------------------------------------------------------------------- - 5.498787 slack (MET) + 5.393789 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14182,10 +14014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076270 0.346064 0.251036 2.251036 ^ gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.346065 0.000000 2.251036 ^ gpio_oeb[22] (out) - 2.251036 data arrival time + 3 0.108885 0.491512 0.356062 2.356062 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.491513 0.000000 2.356062 ^ gpio_dm2[6] (out) + 2.356062 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14195,13 +14027,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.251036 data arrival time + -2.356062 data arrival time --------------------------------------------------------------------------------------------- - 5.498964 slack (MET) + 5.393938 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14210,10 +14042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075895 0.344378 0.249992 2.249992 ^ gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.344379 0.000000 2.249992 ^ gpio_inp_dis[27] (out) - 2.249992 data arrival time + 3 0.108753 0.491083 0.355331 2.355331 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.491085 0.000000 2.355331 ^ gpio_dm2[10] (out) + 2.355331 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14223,13 +14055,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.249992 data arrival time + -2.355331 data arrival time --------------------------------------------------------------------------------------------- - 5.500008 slack (MET) + 5.394670 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14238,10 +14070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075844 0.344149 0.249831 2.249831 ^ gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.344150 0.000000 2.249831 ^ gpio_inp_dis[37] (out) - 2.249831 data arrival time + 3 0.108526 0.489902 0.355114 2.355114 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.489903 0.000000 2.355114 ^ gpio_dm1[11] (out) + 2.355114 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14251,13 +14083,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.249831 data arrival time + -2.355114 data arrival time --------------------------------------------------------------------------------------------- - 5.500169 slack (MET) + 5.394886 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14266,10 +14098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075895 0.344378 0.249797 2.249797 ^ gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.344379 0.000000 2.249797 ^ gpio_oeb[27] (out) - 2.249797 data arrival time + 3 0.108308 0.489070 0.355109 2.355109 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.489081 0.000000 2.355109 ^ gpio_dm1[9] (out) + 2.355109 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14279,13 +14111,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.249797 data arrival time + -2.355109 data arrival time --------------------------------------------------------------------------------------------- - 5.500203 slack (MET) + 5.394891 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14294,10 +14126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075844 0.344149 0.249623 2.249623 ^ gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.344149 0.000000 2.249623 ^ gpio_oeb[37] (out) - 2.249623 data arrival time + 3 0.108526 0.489902 0.355042 2.355042 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.489903 0.000000 2.355042 ^ gpio_inp_dis[11] (out) + 2.355042 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14307,13 +14139,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.249623 data arrival time + -2.355042 data arrival time --------------------------------------------------------------------------------------------- - 5.500377 slack (MET) + 5.394958 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14322,10 +14154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075553 0.343097 0.249306 2.249306 ^ gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.343112 0.000000 2.249306 ^ gpio_inp_dis[36] (out) - 2.249306 data arrival time + 3 0.108526 0.489902 0.354893 2.354893 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.489903 0.000000 2.354893 ^ gpio_dm2[11] (out) + 2.354893 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14335,13 +14167,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.249306 data arrival time + -2.354893 data arrival time --------------------------------------------------------------------------------------------- - 5.500693 slack (MET) + 5.395107 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14350,10 +14182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075619 0.343149 0.249102 2.249102 ^ gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.343150 0.000000 2.249102 ^ gpio_inp_dis[25] (out) - 2.249102 data arrival time + 3 0.108308 0.489070 0.354697 2.354697 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.489077 0.000000 2.354697 ^ gpio_inp_dis[9] (out) + 2.354697 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14363,13 +14195,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.249102 data arrival time + -2.354697 data arrival time --------------------------------------------------------------------------------------------- - 5.500898 slack (MET) + 5.395303 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14378,10 +14210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075553 0.343097 0.249076 2.249076 ^ gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.343109 0.000000 2.249076 ^ gpio_oeb[36] (out) - 2.249076 data arrival time + 3 0.108308 0.489070 0.353779 2.353780 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.489071 0.000000 2.353780 ^ gpio_dm2[9] (out) + 2.353780 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14391,13 +14223,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.249076 data arrival time + -2.353780 data arrival time --------------------------------------------------------------------------------------------- - 5.500924 slack (MET) + 5.396221 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14406,10 +14238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075619 0.343149 0.248919 2.248919 ^ gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.343150 0.000000 2.248919 ^ gpio_oeb[25] (out) - 2.248919 data arrival time + 2 0.076833 0.348580 0.253036 2.253036 ^ gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.348582 0.000000 2.253036 ^ gpio_inp_dis[15] (out) + 2.253036 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14419,13 +14251,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.248919 data arrival time + -2.253036 data arrival time --------------------------------------------------------------------------------------------- - 5.501081 slack (MET) + 5.496964 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14434,10 +14266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075515 0.342721 0.248902 2.248903 ^ gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.342724 0.000000 2.248903 ^ gpio_inp_dis[23] (out) - 2.248903 data arrival time + 2 0.076833 0.348580 0.252857 2.252857 ^ gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.348581 0.000000 2.252857 ^ gpio_oeb[15] (out) + 2.252857 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14447,13 +14279,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.248903 data arrival time + -2.252857 data arrival time --------------------------------------------------------------------------------------------- - 5.501098 slack (MET) + 5.497143 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14462,10 +14294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075515 0.342721 0.248545 2.248545 ^ gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.342722 0.000000 2.248545 ^ gpio_oeb[23] (out) - 2.248545 data arrival time + 2 0.076750 0.348207 0.252763 2.252763 ^ gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.348209 0.000000 2.252763 ^ gpio_inp_dis[19] (out) + 2.252763 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14475,13 +14307,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.248545 data arrival time + -2.252763 data arrival time --------------------------------------------------------------------------------------------- - 5.501454 slack (MET) + 5.497237 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14490,10 +14322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075404 0.342195 0.248413 2.248413 ^ gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.342196 0.000000 2.248413 ^ gpio_inp_dis[32] (out) - 2.248413 data arrival time + 2 0.076750 0.348207 0.252587 2.252587 ^ gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.348208 0.000000 2.252587 ^ gpio_oeb[19] (out) + 2.252587 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14503,13 +14335,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.248413 data arrival time + -2.252587 data arrival time --------------------------------------------------------------------------------------------- - 5.501587 slack (MET) + 5.497413 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14518,10 +14350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075361 0.342003 0.248298 2.248298 ^ gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.342004 0.000000 2.248298 ^ gpio_inp_dis[30] (out) - 2.248298 data arrival time + 2 0.076473 0.346985 0.251974 2.251974 ^ gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.346987 0.000000 2.251974 ^ gpio_inp_dis[20] (out) + 2.251974 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14531,13 +14363,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.248298 data arrival time + -2.251974 data arrival time --------------------------------------------------------------------------------------------- - 5.501701 slack (MET) + 5.498026 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14546,10 +14378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075404 0.342195 0.248232 2.248232 ^ gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.342195 0.000000 2.248232 ^ gpio_oeb[32] (out) - 2.248232 data arrival time + 2 0.076491 0.347047 0.251925 2.251925 ^ gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.347048 0.000000 2.251925 ^ gpio_inp_dis[21] (out) + 2.251925 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14559,13 +14391,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.248232 data arrival time + -2.251925 data arrival time --------------------------------------------------------------------------------------------- - 5.501768 slack (MET) + 5.498075 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14574,10 +14406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075361 0.342003 0.248064 2.248064 ^ gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.342003 0.000000 2.248064 ^ gpio_oeb[30] (out) - 2.248064 data arrival time + 2 0.076491 0.347047 0.251734 2.251734 ^ gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.347048 0.000000 2.251734 ^ gpio_oeb[21] (out) + 2.251734 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14587,13 +14419,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.248064 data arrival time + -2.251734 data arrival time --------------------------------------------------------------------------------------------- - 5.501936 slack (MET) + 5.498266 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14602,10 +14434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075203 0.341294 0.247759 2.247759 ^ gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.341296 0.000000 2.247759 ^ gpio_inp_dis[35] (out) - 2.247759 data arrival time + 2 0.076473 0.346985 0.251622 2.251622 ^ gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.346986 0.000000 2.251622 ^ gpio_oeb[20] (out) + 2.251622 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14615,13 +14447,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.247759 data arrival time + -2.251622 data arrival time --------------------------------------------------------------------------------------------- - 5.502241 slack (MET) + 5.498377 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14630,10 +14462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075203 0.341294 0.247573 2.247573 ^ gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.341295 0.000000 2.247573 ^ gpio_oeb[35] (out) - 2.247573 data arrival time + 2 0.076270 0.346064 0.251212 2.251212 ^ gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.346065 0.000000 2.251212 ^ gpio_inp_dis[22] (out) + 2.251212 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14643,13 +14475,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.247573 data arrival time + -2.251212 data arrival time --------------------------------------------------------------------------------------------- - 5.502427 slack (MET) + 5.498787 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14658,10 +14490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075051 0.340604 0.247252 2.247252 ^ gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.340605 0.000000 2.247252 ^ gpio_inp_dis[31] (out) - 2.247252 data arrival time + 2 0.076270 0.346064 0.251036 2.251036 ^ gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.346065 0.000000 2.251036 ^ gpio_oeb[22] (out) + 2.251036 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14671,13 +14503,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.247252 data arrival time + -2.251036 data arrival time --------------------------------------------------------------------------------------------- - 5.502748 slack (MET) + 5.498964 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14686,10 +14518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075051 0.340604 0.247070 2.247070 ^ gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.340604 0.000000 2.247070 ^ gpio_oeb[31] (out) - 2.247070 data arrival time + 2 0.075844 0.344149 0.249831 2.249831 ^ gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.344150 0.000000 2.249831 ^ gpio_inp_dis[37] (out) + 2.249831 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14699,13 +14531,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.247070 data arrival time + -2.249831 data arrival time --------------------------------------------------------------------------------------------- - 5.502930 slack (MET) + 5.500169 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14714,10 +14546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074921 0.340035 0.246849 2.246849 ^ gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.340036 0.000000 2.246849 ^ gpio_inp_dis[34] (out) - 2.246849 data arrival time + 2 0.075844 0.344149 0.249623 2.249623 ^ gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.344149 0.000000 2.249623 ^ gpio_oeb[37] (out) + 2.249623 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14727,13 +14559,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.246849 data arrival time + -2.249623 data arrival time --------------------------------------------------------------------------------------------- - 5.503151 slack (MET) + 5.500377 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14742,10 +14574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074921 0.340035 0.246665 2.246665 ^ gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.340035 0.000000 2.246665 ^ gpio_oeb[34] (out) - 2.246665 data arrival time + 2 0.075553 0.343097 0.249306 2.249306 ^ gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.343112 0.000000 2.249306 ^ gpio_inp_dis[36] (out) + 2.249306 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14755,13 +14587,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.246665 data arrival time + -2.249306 data arrival time --------------------------------------------------------------------------------------------- - 5.503335 slack (MET) + 5.500693 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14770,10 +14602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074869 0.339816 0.246656 2.246656 ^ gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.339818 0.000000 2.246656 ^ gpio_inp_dis[33] (out) - 2.246656 data arrival time + 2 0.075672 0.343384 0.249269 2.249269 ^ gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.343385 0.000000 2.249269 ^ gpio_inp_dis[35] (out) + 2.249269 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14783,13 +14615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.246656 data arrival time + -2.249269 data arrival time --------------------------------------------------------------------------------------------- - 5.503344 slack (MET) + 5.500731 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14798,10 +14630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074869 0.339816 0.246579 2.246579 ^ gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.339817 0.000000 2.246579 ^ gpio_oeb[33] (out) - 2.246579 data arrival time + 2 0.075672 0.343384 0.249083 2.249083 ^ gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.343384 0.000000 2.249083 ^ gpio_oeb[35] (out) + 2.249083 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14811,13 +14643,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.246579 data arrival time + -2.249083 data arrival time --------------------------------------------------------------------------------------------- - 5.503421 slack (MET) + 5.500917 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14826,10 +14658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074801 0.339522 0.246563 2.246562 ^ gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.339524 0.000000 2.246562 ^ gpio_inp_dis[18] (out) - 2.246562 data arrival time + 2 0.075553 0.343097 0.249076 2.249076 ^ gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.343109 0.000000 2.249076 ^ gpio_oeb[36] (out) + 2.249076 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14839,13 +14671,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.246562 data arrival time + -2.249076 data arrival time --------------------------------------------------------------------------------------------- - 5.503438 slack (MET) + 5.500924 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14854,10 +14686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074779 0.339414 0.246495 2.246495 ^ gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.339416 0.000000 2.246495 ^ gpio_inp_dis[26] (out) - 2.246495 data arrival time + 2 0.075515 0.342721 0.248902 2.248903 ^ gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.342724 0.000000 2.248903 ^ gpio_inp_dis[23] (out) + 2.248903 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14867,13 +14699,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.246495 data arrival time + -2.248903 data arrival time --------------------------------------------------------------------------------------------- - 5.503504 slack (MET) + 5.501098 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14882,10 +14714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074559 0.338519 0.246282 2.246282 ^ gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.338528 0.000000 2.246282 ^ gpio_inp_dis[29] (out) - 2.246282 data arrival time + 2 0.075515 0.342721 0.248545 2.248545 ^ gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.342722 0.000000 2.248545 ^ gpio_oeb[23] (out) + 2.248545 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14895,13 +14727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.246282 data arrival time + -2.248545 data arrival time --------------------------------------------------------------------------------------------- - 5.503718 slack (MET) + 5.501454 slack (MET) Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14910,10 +14742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074801 0.339522 0.246231 2.246232 ^ gpio_loopback_one[18] (in) + 2 0.074801 0.339522 0.246563 2.246562 ^ gpio_loopback_one[18] (in) gpio_loopback_one[18] (net) - 0.339522 0.000000 2.246232 ^ gpio_oeb[18] (out) - 2.246232 data arrival time + 0.339524 0.000000 2.246562 ^ gpio_inp_dis[18] (out) + 2.246562 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14923,13 +14755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.246232 data arrival time + -2.246562 data arrival time --------------------------------------------------------------------------------------------- - 5.503768 slack (MET) + 5.503438 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14938,10 +14770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074779 0.339414 0.246143 2.246143 ^ gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.339415 0.000000 2.246143 ^ gpio_oeb[26] (out) - 2.246143 data arrival time + 2 0.074801 0.339522 0.246231 2.246232 ^ gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.339522 0.000000 2.246232 ^ gpio_oeb[18] (out) + 2.246232 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14951,9 +14783,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.246143 data arrival time + -2.246232 data arrival time --------------------------------------------------------------------------------------------- - 5.503857 slack (MET) + 5.503768 slack (MET) Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) @@ -15040,34 +14872,6 @@ Fanout Cap Slew Delay Time Description 5.504570 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 2 0.074436 0.337868 0.245280 2.245281 ^ gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.337869 0.000000 2.245281 ^ gpio_inp_dis[28] (out) - 2.245281 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.245281 data arrival time ---------------------------------------------------------------------------------------------- - 5.504720 slack (MET) - - Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -15096,34 +14900,6 @@ Fanout Cap Slew Delay Time Description 5.504769 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 2 0.074559 0.338519 0.245193 2.245193 ^ gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.338520 0.000000 2.245193 ^ gpio_oeb[29] (out) - 2.245193 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.245193 data arrival time ---------------------------------------------------------------------------------------------- - 5.504807 slack (MET) - - Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -15180,90 +14956,6 @@ Fanout Cap Slew Delay Time Description 5.504905 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 2 0.074436 0.337868 0.245098 2.245098 ^ gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.337869 0.000000 2.245098 ^ gpio_oeb[28] (out) - 2.245098 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.245098 data arrival time ---------------------------------------------------------------------------------------------- - 5.504901 slack (MET) - - -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 2 0.074233 0.336967 0.244631 2.244632 ^ gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.336968 0.000000 2.244632 ^ gpio_inp_dis[24] (out) - 2.244632 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.244632 data arrival time ---------------------------------------------------------------------------------------------- - 5.505369 slack (MET) - - -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 2 0.074233 0.336967 0.244452 2.244452 ^ gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.336967 0.000000 2.244452 ^ gpio_oeb[24] (out) - 2.244452 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.244452 data arrival time ---------------------------------------------------------------------------------------------- - 5.505548 slack (MET) - - Startpoint: gpio_loopback_one[14] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_inp_dis[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_tt_025C_1v80/min.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_tt_025C_1v80/min.rpt index 5f733df..04d5ccf 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_tt_025C_1v80/min.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_tt_025C_1v80/min.rpt @@ -452,90 +452,6 @@ Fanout Cap Slew Delay Time Description 3.862557 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 2 0.074233 0.163368 0.113370 2.113370 v gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.163369 0.000000 2.113370 v gpio_oeb[24] (out) - 2.113370 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.113370 data arrival time ---------------------------------------------------------------------------------------------- - 3.863370 slack (MET) - - -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 2 0.074233 0.163368 0.113532 2.113532 v gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.163370 0.000000 2.113532 v gpio_inp_dis[24] (out) - 2.113532 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.113532 data arrival time ---------------------------------------------------------------------------------------------- - 3.863532 slack (MET) - - -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 2 0.074559 0.164257 0.113531 2.113531 v gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.164259 0.000000 2.113531 v gpio_oeb[29] (out) - 2.113531 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.113531 data arrival time ---------------------------------------------------------------------------------------------- - 3.863530 slack (MET) - - Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_oeb[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -592,34 +508,6 @@ Fanout Cap Slew Delay Time Description 3.863662 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 2 0.074436 0.163799 0.113678 2.113678 v gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.163800 0.000000 2.113678 v gpio_oeb[28] (out) - 2.113678 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.113678 data arrival time ---------------------------------------------------------------------------------------------- - 3.863678 slack (MET) - - Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -648,34 +536,6 @@ Fanout Cap Slew Delay Time Description 3.863734 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 2 0.074436 0.163799 0.113842 2.113842 v gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.163801 0.000000 2.113842 v gpio_inp_dis[28] (out) - 2.113842 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.113842 data arrival time ---------------------------------------------------------------------------------------------- - 3.863843 slack (MET) - - Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_inp_dis[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -760,8 +620,8 @@ Fanout Cap Slew Delay Time Description 3.864049 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -770,10 +630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074779 0.164569 0.114141 2.114141 v gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.164571 0.000000 2.114141 v gpio_oeb[26] (out) - 2.114141 data arrival time + 2 0.074801 0.164634 0.114186 2.114186 v gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.164635 0.000000 2.114186 v gpio_oeb[18] (out) + 2.114186 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -783,13 +643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114141 data arrival time + -2.114186 data arrival time --------------------------------------------------------------------------------------------- - 3.864141 slack (MET) + 3.864186 slack (MET) Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -798,10 +658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074801 0.164634 0.114186 2.114186 v gpio_loopback_one[18] (in) + 2 0.074801 0.164634 0.114485 2.114485 v gpio_loopback_one[18] (in) gpio_loopback_one[18] (net) - 0.164635 0.000000 2.114186 v gpio_oeb[18] (out) - 2.114186 data arrival time + 0.164638 0.000000 2.114485 v gpio_inp_dis[18] (out) + 2.114485 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -811,13 +671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114186 data arrival time + -2.114485 data arrival time --------------------------------------------------------------------------------------------- - 3.864186 slack (MET) + 3.864485 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -826,10 +686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074869 0.164766 0.114411 2.114411 v gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.164768 0.000000 2.114411 v gpio_oeb[33] (out) - 2.114411 data arrival time + 2 0.075515 0.166199 0.115288 2.115288 v gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.166201 0.000000 2.115288 v gpio_oeb[23] (out) + 2.115288 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -839,13 +699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114411 data arrival time + -2.115288 data arrival time --------------------------------------------------------------------------------------------- - 3.864411 slack (MET) + 3.865288 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -854,10 +714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074921 0.164849 0.114427 2.114427 v gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.164850 0.000000 2.114427 v gpio_oeb[34] (out) - 2.114427 data arrival time + 2 0.075672 0.166469 0.115581 2.115581 v gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.166470 0.000000 2.115581 v gpio_oeb[35] (out) + 2.115581 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -867,13 +727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114427 data arrival time + -2.115581 data arrival time --------------------------------------------------------------------------------------------- - 3.864427 slack (MET) + 3.865581 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -882,10 +742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074779 0.164569 0.114460 2.114460 v gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.164573 0.000000 2.114460 v gpio_inp_dis[26] (out) - 2.114460 data arrival time + 2 0.075553 0.166662 0.115585 2.115585 v gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.166685 0.000000 2.115585 v gpio_oeb[36] (out) + 2.115585 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -895,13 +755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114460 data arrival time + -2.115585 data arrival time --------------------------------------------------------------------------------------------- - 3.864460 slack (MET) + 3.865585 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -910,10 +770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074869 0.164766 0.114481 2.114481 v gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.164769 0.000000 2.114481 v gpio_inp_dis[33] (out) - 2.114481 data arrival time + 2 0.075515 0.166199 0.115611 2.115611 v gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.166204 0.000000 2.115611 v gpio_inp_dis[23] (out) + 2.115611 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -923,13 +783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114481 data arrival time + -2.115611 data arrival time --------------------------------------------------------------------------------------------- - 3.864481 slack (MET) + 3.865611 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -938,10 +798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074801 0.164634 0.114485 2.114485 v gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.164638 0.000000 2.114485 v gpio_inp_dis[18] (out) - 2.114485 data arrival time + 2 0.075672 0.166469 0.115750 2.115750 v gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.166472 0.000000 2.115750 v gpio_inp_dis[35] (out) + 2.115750 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -951,13 +811,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114485 data arrival time + -2.115750 data arrival time --------------------------------------------------------------------------------------------- - 3.864485 slack (MET) + 3.865750 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -966,10 +826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074559 0.164257 0.114515 2.114515 v gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.164276 0.000000 2.114515 v gpio_inp_dis[29] (out) - 2.114515 data arrival time + 2 0.075553 0.166662 0.115793 2.115793 v gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.166692 0.000000 2.115793 v gpio_inp_dis[36] (out) + 2.115793 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -979,13 +839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114515 data arrival time + -2.115793 data arrival time --------------------------------------------------------------------------------------------- - 3.864515 slack (MET) + 3.865793 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -994,10 +854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074921 0.164849 0.114593 2.114593 v gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.164852 0.000000 2.114593 v gpio_inp_dis[34] (out) - 2.114593 data arrival time + 2 0.075844 0.166834 0.115835 2.115835 v gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.166835 0.000000 2.115835 v gpio_oeb[37] (out) + 2.115835 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1007,13 +867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114593 data arrival time + -2.115835 data arrival time --------------------------------------------------------------------------------------------- - 3.864593 slack (MET) + 3.865835 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1022,10 +882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075051 0.165110 0.114620 2.114620 v gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.165111 0.000000 2.114620 v gpio_oeb[31] (out) - 2.114620 data arrival time + 2 0.075844 0.166834 0.116023 2.116023 v gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.166837 0.000000 2.116023 v gpio_inp_dis[37] (out) + 2.116023 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1035,13 +895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114620 data arrival time + -2.116023 data arrival time --------------------------------------------------------------------------------------------- - 3.864620 slack (MET) + 3.866023 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1050,10 +910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075051 0.165110 0.114785 2.114785 v gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.165112 0.000000 2.114785 v gpio_inp_dis[31] (out) - 2.114785 data arrival time + 2 0.076270 0.167784 0.116518 2.116518 v gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.167786 0.000000 2.116518 v gpio_oeb[22] (out) + 2.116518 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1063,13 +923,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114785 data arrival time + -2.116518 data arrival time --------------------------------------------------------------------------------------------- - 3.864785 slack (MET) + 3.866518 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1078,10 +938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075203 0.165461 0.114859 2.114859 v gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.165462 0.000000 2.114859 v gpio_oeb[35] (out) - 2.114859 data arrival time + 2 0.076270 0.167784 0.116678 2.116678 v gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.167787 0.000000 2.116678 v gpio_inp_dis[22] (out) + 2.116678 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1091,13 +951,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114859 data arrival time + -2.116678 data arrival time --------------------------------------------------------------------------------------------- - 3.864859 slack (MET) + 3.866678 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1106,10 +966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075203 0.165461 0.115028 2.115028 v gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.165463 0.000000 2.115028 v gpio_inp_dis[35] (out) - 2.115028 data arrival time + 2 0.076473 0.168249 0.116761 2.116760 v gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.168250 0.000000 2.116760 v gpio_oeb[20] (out) + 2.116760 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1119,13 +979,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115028 data arrival time + -2.116760 data arrival time --------------------------------------------------------------------------------------------- - 3.865027 slack (MET) + 3.866760 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1134,10 +994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075361 0.165807 0.115084 2.115084 v gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.165808 0.000000 2.115084 v gpio_oeb[30] (out) - 2.115084 data arrival time + 2 0.076491 0.168252 0.116848 2.116848 v gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.168253 0.000000 2.116848 v gpio_oeb[21] (out) + 2.116848 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1147,13 +1007,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115084 data arrival time + -2.116848 data arrival time --------------------------------------------------------------------------------------------- - 3.865083 slack (MET) + 3.866848 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1162,10 +1022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075404 0.165901 0.115177 2.115176 v gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.165902 0.000000 2.115176 v gpio_oeb[32] (out) - 2.115176 data arrival time + 2 0.076491 0.168252 0.117021 2.117021 v gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.168255 0.000000 2.117021 v gpio_inp_dis[21] (out) + 2.117021 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1175,13 +1035,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115176 data arrival time + -2.117021 data arrival time --------------------------------------------------------------------------------------------- - 3.865177 slack (MET) + 3.867021 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1190,10 +1050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075515 0.166199 0.115288 2.115288 v gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.166201 0.000000 2.115288 v gpio_oeb[23] (out) - 2.115288 data arrival time + 2 0.076473 0.168249 0.117078 2.117078 v gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.168254 0.000000 2.117078 v gpio_inp_dis[20] (out) + 2.117078 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1203,13 +1063,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115288 data arrival time + -2.117078 data arrival time --------------------------------------------------------------------------------------------- - 3.865288 slack (MET) + 3.867078 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1218,10 +1078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075361 0.165807 0.115296 2.115296 v gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.165810 0.000000 2.115296 v gpio_inp_dis[30] (out) - 2.115296 data arrival time + 2 0.076750 0.168820 0.117260 2.117260 v gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.168822 0.000000 2.117260 v gpio_oeb[19] (out) + 2.117260 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1231,13 +1091,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115296 data arrival time + -2.117260 data arrival time --------------------------------------------------------------------------------------------- - 3.865296 slack (MET) + 3.867260 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1246,10 +1106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075404 0.165901 0.115340 2.115340 v gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.165904 0.000000 2.115340 v gpio_inp_dis[32] (out) - 2.115340 data arrival time + 2 0.076833 0.169003 0.117389 2.117389 v gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.169005 0.000000 2.117389 v gpio_oeb[15] (out) + 2.117389 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1259,13 +1119,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115340 data arrival time + -2.117389 data arrival time --------------------------------------------------------------------------------------------- - 3.865340 slack (MET) + 3.867389 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1274,10 +1134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075619 0.166355 0.115506 2.115506 v gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.166356 0.000000 2.115506 v gpio_oeb[25] (out) - 2.115506 data arrival time + 2 0.076750 0.168820 0.117419 2.117419 v gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.168823 0.000000 2.117419 v gpio_inp_dis[19] (out) + 2.117419 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1287,13 +1147,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115506 data arrival time + -2.117419 data arrival time --------------------------------------------------------------------------------------------- - 3.865506 slack (MET) + 3.867419 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1302,10 +1162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075553 0.166662 0.115585 2.115585 v gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.166685 0.000000 2.115585 v gpio_oeb[36] (out) - 2.115585 data arrival time + 2 0.076833 0.169003 0.117551 2.117551 v gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.169007 0.000000 2.117551 v gpio_inp_dis[15] (out) + 2.117551 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1315,13 +1175,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115585 data arrival time + -2.117551 data arrival time --------------------------------------------------------------------------------------------- - 3.865585 slack (MET) + 3.867551 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1330,10 +1190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075515 0.166199 0.115611 2.115611 v gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.166204 0.000000 2.115611 v gpio_inp_dis[23] (out) - 2.115611 data arrival time + 3 0.108308 0.237050 0.165358 2.165358 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.237052 0.000000 2.165358 v gpio_dm2[9] (out) + 2.165358 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1343,13 +1203,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115611 data arrival time + -2.165358 data arrival time --------------------------------------------------------------------------------------------- - 3.865611 slack (MET) + 3.915358 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1358,10 +1218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075619 0.166355 0.115671 2.115671 v gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.166357 0.000000 2.115671 v gpio_inp_dis[25] (out) - 2.115671 data arrival time + 3 0.108753 0.238066 0.166130 2.166131 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.238070 0.000000 2.166131 v gpio_dm2[10] (out) + 2.166131 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1371,13 +1231,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115671 data arrival time + -2.166131 data arrival time --------------------------------------------------------------------------------------------- - 3.865671 slack (MET) + 3.916131 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1386,10 +1246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075553 0.166662 0.115793 2.115793 v gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.166692 0.000000 2.115793 v gpio_inp_dis[36] (out) - 2.115793 data arrival time + 3 0.108526 0.237260 0.166151 2.166151 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.237262 0.000000 2.166151 v gpio_dm2[11] (out) + 2.166151 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1399,13 +1259,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115793 data arrival time + -2.166151 data arrival time --------------------------------------------------------------------------------------------- - 3.865793 slack (MET) + 3.916151 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1414,10 +1274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075844 0.166834 0.115835 2.115835 v gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.166835 0.000000 2.115835 v gpio_oeb[37] (out) - 2.115835 data arrival time + 3 0.108308 0.237050 0.166187 2.166187 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.237063 0.000000 2.166187 v gpio_inp_dis[9] (out) + 2.166187 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1427,13 +1287,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115835 data arrival time + -2.166187 data arrival time --------------------------------------------------------------------------------------------- - 3.865835 slack (MET) + 3.916187 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1442,10 +1302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075895 0.166946 0.115922 2.115922 v gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.166947 0.000000 2.115922 v gpio_oeb[27] (out) - 2.115922 data arrival time + 3 0.108526 0.237260 0.166286 2.166286 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.237263 0.000000 2.166286 v gpio_inp_dis[11] (out) + 2.166286 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1455,13 +1315,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115922 data arrival time + -2.166286 data arrival time --------------------------------------------------------------------------------------------- - 3.865922 slack (MET) + 3.916286 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1470,10 +1330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075844 0.166834 0.116023 2.116023 v gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.166837 0.000000 2.116023 v gpio_inp_dis[37] (out) - 2.116023 data arrival time + 3 0.108526 0.237260 0.166351 2.166351 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.237263 0.000000 2.166351 v gpio_dm1[11] (out) + 2.166351 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1483,13 +1343,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116023 data arrival time + -2.166351 data arrival time --------------------------------------------------------------------------------------------- - 3.866023 slack (MET) + 3.916351 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1498,10 +1358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075895 0.166946 0.116098 2.116098 v gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.166949 0.000000 2.116098 v gpio_inp_dis[27] (out) - 2.116098 data arrival time + 3 0.108308 0.237050 0.166559 2.166559 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.237071 0.000000 2.166559 v gpio_dm1[9] (out) + 2.166559 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1511,13 +1371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116098 data arrival time + -2.166559 data arrival time --------------------------------------------------------------------------------------------- - 3.866098 slack (MET) + 3.916559 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1526,10 +1386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076270 0.167784 0.116518 2.116518 v gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.167786 0.000000 2.116518 v gpio_oeb[22] (out) - 2.116518 data arrival time + 3 0.108885 0.238050 0.166710 2.166710 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.238052 0.000000 2.166710 v gpio_dm2[6] (out) + 2.166710 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1539,13 +1399,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116518 data arrival time + -2.166710 data arrival time --------------------------------------------------------------------------------------------- - 3.866518 slack (MET) + 3.916710 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1554,10 +1414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076270 0.167784 0.116678 2.116678 v gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.167787 0.000000 2.116678 v gpio_inp_dis[22] (out) - 2.116678 data arrival time + 3 0.108885 0.238050 0.166845 2.166845 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.238053 0.000000 2.166845 v gpio_inp_dis[6] (out) + 2.166845 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1567,13 +1427,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116678 data arrival time + -2.166845 data arrival time --------------------------------------------------------------------------------------------- - 3.866678 slack (MET) + 3.916845 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1582,10 +1442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076473 0.168249 0.116761 2.116760 v gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.168250 0.000000 2.116760 v gpio_oeb[20] (out) - 2.116760 data arrival time + 3 0.109022 0.238414 0.166860 2.166860 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.238416 0.000000 2.166860 v gpio_dm2[5] (out) + 2.166860 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1595,13 +1455,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116760 data arrival time + -2.166860 data arrival time --------------------------------------------------------------------------------------------- - 3.866760 slack (MET) + 3.916860 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1610,10 +1470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076491 0.168252 0.116848 2.116848 v gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.168253 0.000000 2.116848 v gpio_oeb[21] (out) - 2.116848 data arrival time + 3 0.108885 0.238050 0.166910 2.166910 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.238053 0.000000 2.166910 v gpio_dm1[6] (out) + 2.166910 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1623,13 +1483,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116848 data arrival time + -2.166910 data arrival time --------------------------------------------------------------------------------------------- - 3.866848 slack (MET) + 3.916909 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1638,10 +1498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076491 0.168252 0.117021 2.117021 v gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.168255 0.000000 2.117021 v gpio_inp_dis[21] (out) - 2.117021 data arrival time + 3 0.109055 0.238402 0.166964 2.166964 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.238403 0.000000 2.166964 v gpio_dm2[12] (out) + 2.166964 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1651,13 +1511,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117021 data arrival time + -2.166964 data arrival time --------------------------------------------------------------------------------------------- - 3.867021 slack (MET) + 3.916964 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1666,10 +1526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076473 0.168249 0.117078 2.117078 v gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.168254 0.000000 2.117078 v gpio_inp_dis[20] (out) - 2.117078 data arrival time + 3 0.108753 0.238066 0.166977 2.166977 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.238084 0.000000 2.166977 v gpio_inp_dis[10] (out) + 2.166977 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1679,13 +1539,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117078 data arrival time + -2.166977 data arrival time --------------------------------------------------------------------------------------------- - 3.867078 slack (MET) + 3.916977 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1694,10 +1554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076750 0.168820 0.117260 2.117260 v gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.168822 0.000000 2.117260 v gpio_oeb[19] (out) - 2.117260 data arrival time + 3 0.109022 0.238414 0.167060 2.167060 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.238418 0.000000 2.167060 v gpio_inp_dis[5] (out) + 2.167060 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1707,13 +1567,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117260 data arrival time + -2.167060 data arrival time --------------------------------------------------------------------------------------------- - 3.867260 slack (MET) + 3.917060 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1722,10 +1582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076833 0.169003 0.117389 2.117389 v gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.169005 0.000000 2.117389 v gpio_oeb[15] (out) - 2.117389 data arrival time + 3 0.108753 0.238066 0.167088 2.167088 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.238086 0.000000 2.167088 v gpio_dm1[10] (out) + 2.167088 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1735,13 +1595,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117389 data arrival time + -2.167088 data arrival time --------------------------------------------------------------------------------------------- - 3.867389 slack (MET) + 3.917088 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1750,10 +1610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076750 0.168820 0.117419 2.117419 v gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.168823 0.000000 2.117419 v gpio_inp_dis[19] (out) - 2.117419 data arrival time + 3 0.109055 0.238402 0.167099 2.167099 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.238404 0.000000 2.167099 v gpio_inp_dis[12] (out) + 2.167099 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1763,13 +1623,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117419 data arrival time + -2.167099 data arrival time --------------------------------------------------------------------------------------------- - 3.867419 slack (MET) + 3.917100 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1778,10 +1638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076833 0.169003 0.117551 2.117551 v gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.169007 0.000000 2.117551 v gpio_inp_dis[15] (out) - 2.117551 data arrival time + 3 0.109055 0.238402 0.167166 2.167166 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.238405 0.000000 2.167166 v gpio_dm1[12] (out) + 2.167166 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1791,13 +1651,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117551 data arrival time + -2.167166 data arrival time --------------------------------------------------------------------------------------------- - 3.867551 slack (MET) + 3.917166 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1806,10 +1666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108308 0.237050 0.165358 2.165358 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.237052 0.000000 2.165358 v gpio_dm2[9] (out) - 2.165358 data arrival time + 3 0.109022 0.238414 0.167253 2.167253 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.238420 0.000000 2.167253 v gpio_dm1[5] (out) + 2.167253 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1819,13 +1679,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.165358 data arrival time + -2.167253 data arrival time --------------------------------------------------------------------------------------------- - 3.915358 slack (MET) + 3.917252 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1834,10 +1694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108308 0.237050 0.166187 2.166187 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.237063 0.000000 2.166187 v gpio_inp_dis[9] (out) - 2.166187 data arrival time + 3 0.109438 0.239247 0.167561 2.167561 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.239248 0.000000 2.167561 v gpio_dm2[4] (out) + 2.167561 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1847,13 +1707,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.166187 data arrival time + -2.167561 data arrival time --------------------------------------------------------------------------------------------- - 3.916187 slack (MET) + 3.917561 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1862,10 +1722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108948 0.238485 0.166431 2.166431 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.238489 0.000000 2.166431 v gpio_dm2[10] (out) - 2.166431 data arrival time + 3 0.109438 0.239247 0.167696 2.167696 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.239249 0.000000 2.167696 v gpio_inp_dis[4] (out) + 2.167696 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1875,13 +1735,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.166431 data arrival time + -2.167696 data arrival time --------------------------------------------------------------------------------------------- - 3.916431 slack (MET) + 3.917696 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1890,10 +1750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108308 0.237050 0.166559 2.166559 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.237071 0.000000 2.166559 v gpio_dm1[9] (out) - 2.166559 data arrival time + 3 0.109438 0.239247 0.167763 2.167763 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.239250 0.000000 2.167763 v gpio_dm1[4] (out) + 2.167763 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1903,13 +1763,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.166559 data arrival time + -2.167763 data arrival time --------------------------------------------------------------------------------------------- - 3.916559 slack (MET) + 3.917763 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1918,10 +1778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108885 0.238050 0.166710 2.166710 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.238052 0.000000 2.166710 v gpio_dm2[6] (out) - 2.166710 data arrival time + 3 0.109634 0.239662 0.167858 2.167858 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.239663 0.000000 2.167858 v gpio_dm2[8] (out) + 2.167858 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1931,13 +1791,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.166710 data arrival time + -2.167858 data arrival time --------------------------------------------------------------------------------------------- - 3.916710 slack (MET) + 3.917858 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1946,10 +1806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108967 0.238213 0.166828 2.166828 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.238214 0.000000 2.166828 v gpio_dm2[12] (out) - 2.166828 data arrival time + 3 0.109634 0.239662 0.167995 2.167994 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.239664 0.000000 2.167994 v gpio_inp_dis[8] (out) + 2.167994 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1959,13 +1819,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.166828 data arrival time + -2.167994 data arrival time --------------------------------------------------------------------------------------------- - 3.916828 slack (MET) + 3.917994 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1974,10 +1834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108885 0.238050 0.166845 2.166845 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.238053 0.000000 2.166845 v gpio_inp_dis[6] (out) - 2.166845 data arrival time + 3 0.109733 0.239885 0.168014 2.168015 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.239886 0.000000 2.168015 v gpio_dm2[3] (out) + 2.168015 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1987,13 +1847,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.166845 data arrival time + -2.168015 data arrival time --------------------------------------------------------------------------------------------- - 3.916845 slack (MET) + 3.918015 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2002,10 +1862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109022 0.238414 0.166860 2.166860 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.238416 0.000000 2.166860 v gpio_dm2[5] (out) - 2.166860 data arrival time + 3 0.109634 0.239662 0.168061 2.168061 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.239665 0.000000 2.168061 v gpio_dm1[8] (out) + 2.168061 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2015,13 +1875,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.166860 data arrival time + -2.168061 data arrival time --------------------------------------------------------------------------------------------- - 3.916860 slack (MET) + 3.918061 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2030,10 +1890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108885 0.238050 0.166910 2.166910 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.238053 0.000000 2.166910 v gpio_dm1[6] (out) - 2.166910 data arrival time + 3 0.109733 0.239885 0.168150 2.168150 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.239888 0.000000 2.168150 v gpio_inp_dis[3] (out) + 2.168150 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2043,13 +1903,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.166910 data arrival time + -2.168150 data arrival time --------------------------------------------------------------------------------------------- - 3.916909 slack (MET) + 3.918150 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2058,10 +1918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108967 0.238213 0.166964 2.166964 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.238215 0.000000 2.166964 v gpio_inp_dis[12] (out) - 2.166964 data arrival time + 3 0.109733 0.239885 0.168217 2.168217 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.239888 0.000000 2.168217 v gpio_dm1[3] (out) + 2.168217 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2071,13 +1931,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.166964 data arrival time + -2.168217 data arrival time --------------------------------------------------------------------------------------------- - 3.916964 slack (MET) + 3.918217 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2086,10 +1946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108967 0.238213 0.167030 2.167030 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.238216 0.000000 2.167030 v gpio_dm1[12] (out) - 2.167030 data arrival time + 3 0.110540 0.241714 0.169250 2.169250 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.241717 0.000000 2.169250 v gpio_dm2[31] (out) + 2.169250 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2099,13 +1959,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167030 data arrival time + -2.169250 data arrival time --------------------------------------------------------------------------------------------- - 3.917030 slack (MET) + 3.919250 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2114,10 +1974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109022 0.238414 0.167060 2.167060 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.238418 0.000000 2.167060 v gpio_inp_dis[5] (out) - 2.167060 data arrival time + 3 0.110660 0.241956 0.169348 2.169348 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.241958 0.000000 2.169348 v gpio_dm2[2] (out) + 2.169348 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2127,13 +1987,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167060 data arrival time + -2.169348 data arrival time --------------------------------------------------------------------------------------------- - 3.917060 slack (MET) + 3.919348 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2142,10 +2002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109022 0.238414 0.167253 2.167253 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.238420 0.000000 2.167253 v gpio_dm1[5] (out) - 2.167253 data arrival time + 3 0.110540 0.241714 0.169384 2.169384 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.241719 0.000000 2.169384 v gpio_inp_dis[31] (out) + 2.169384 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2155,13 +2015,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167253 data arrival time + -2.169384 data arrival time --------------------------------------------------------------------------------------------- - 3.917252 slack (MET) + 3.919384 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2170,10 +2030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108948 0.238485 0.167278 2.167278 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.238502 0.000000 2.167278 v gpio_inp_dis[10] (out) - 2.167278 data arrival time + 3 0.110540 0.241714 0.169579 2.169580 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.241721 0.000000 2.169580 v gpio_dm1[31] (out) + 2.169580 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2183,13 +2043,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167278 data arrival time + -2.169580 data arrival time --------------------------------------------------------------------------------------------- - 3.917278 slack (MET) + 3.919580 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2198,10 +2058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108948 0.238485 0.167389 2.167389 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.238505 0.000000 2.167389 v gpio_dm1[10] (out) - 2.167389 data arrival time + 3 0.110660 0.241956 0.169585 2.169585 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.241960 0.000000 2.169585 v gpio_inp_dis[2] (out) + 2.169585 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2211,13 +2071,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167389 data arrival time + -2.169585 data arrival time --------------------------------------------------------------------------------------------- - 3.917389 slack (MET) + 3.919586 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2226,10 +2086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109438 0.239247 0.167561 2.167561 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.239248 0.000000 2.167561 v gpio_dm2[4] (out) - 2.167561 data arrival time + 3 0.111041 0.243041 0.169608 2.169608 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.243046 0.000000 2.169608 v gpio_dm2[32] (out) + 2.169608 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2239,13 +2099,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167561 data arrival time + -2.169608 data arrival time --------------------------------------------------------------------------------------------- - 3.917561 slack (MET) + 3.919608 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2254,10 +2114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109438 0.239247 0.167696 2.167696 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.239249 0.000000 2.167696 v gpio_inp_dis[4] (out) - 2.167696 data arrival time + 3 0.110660 0.241956 0.169815 2.169815 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.241963 0.000000 2.169815 v gpio_dm1[2] (out) + 2.169815 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2267,13 +2127,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167696 data arrival time + -2.169815 data arrival time --------------------------------------------------------------------------------------------- - 3.917696 slack (MET) + 3.919815 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2282,10 +2142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109538 0.239470 0.167720 2.167720 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.239472 0.000000 2.167720 v gpio_dm2[2] (out) - 2.167720 data arrival time + 3 0.111033 0.242782 0.170041 2.170041 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.242785 0.000000 2.170041 v gpio_dm2[30] (out) + 2.170041 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2295,13 +2155,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167720 data arrival time + -2.170041 data arrival time --------------------------------------------------------------------------------------------- - 3.917720 slack (MET) + 3.920041 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2310,10 +2170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109564 0.239506 0.167749 2.167749 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.239508 0.000000 2.167749 v gpio_dm2[11] (out) - 2.167749 data arrival time + 3 0.111033 0.242782 0.170202 2.170202 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.242787 0.000000 2.170202 v gpio_inp_dis[30] (out) + 2.170202 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2323,13 +2183,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167749 data arrival time + -2.170202 data arrival time --------------------------------------------------------------------------------------------- - 3.917749 slack (MET) + 3.920202 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2338,10 +2198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109438 0.239247 0.167763 2.167763 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.239250 0.000000 2.167763 v gpio_dm1[4] (out) - 2.167763 data arrival time + 3 0.111033 0.242782 0.170258 2.170259 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.242788 0.000000 2.170259 v gpio_dm1[30] (out) + 2.170259 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2351,13 +2211,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167763 data arrival time + -2.170259 data arrival time --------------------------------------------------------------------------------------------- - 3.917763 slack (MET) + 3.920259 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2366,10 +2226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109634 0.239662 0.167858 2.167858 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.239663 0.000000 2.167858 v gpio_dm2[8] (out) - 2.167858 data arrival time + 3 0.111250 0.243146 0.170343 2.170343 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.243148 0.000000 2.170343 v gpio_dm2[7] (out) + 2.170343 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2379,13 +2239,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167858 data arrival time + -2.170343 data arrival time --------------------------------------------------------------------------------------------- - 3.917858 slack (MET) + 3.920342 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2394,10 +2254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109538 0.239470 0.167855 2.167855 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.239473 0.000000 2.167855 v gpio_inp_dis[2] (out) - 2.167855 data arrival time + 3 0.111041 0.243041 0.170446 2.170446 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.243060 0.000000 2.170446 v gpio_inp_dis[32] (out) + 2.170446 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2407,13 +2267,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167855 data arrival time + -2.170446 data arrival time --------------------------------------------------------------------------------------------- - 3.917855 slack (MET) + 3.920445 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2422,10 +2282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109564 0.239506 0.167885 2.167885 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.239509 0.000000 2.167885 v gpio_inp_dis[11] (out) - 2.167885 data arrival time + 3 0.111250 0.243146 0.170481 2.170481 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.243149 0.000000 2.170481 v gpio_inp_dis[7] (out) + 2.170481 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2435,13 +2295,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167885 data arrival time + -2.170481 data arrival time --------------------------------------------------------------------------------------------- - 3.917885 slack (MET) + 3.920481 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2450,10 +2310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109538 0.239470 0.167922 2.167922 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.239474 0.000000 2.167922 v gpio_dm1[2] (out) - 2.167922 data arrival time + 3 0.111250 0.243146 0.170550 2.170550 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.243150 0.000000 2.170550 v gpio_dm1[7] (out) + 2.170550 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2463,13 +2323,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167922 data arrival time + -2.170550 data arrival time --------------------------------------------------------------------------------------------- - 3.917922 slack (MET) + 3.920550 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2478,10 +2338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109564 0.239506 0.167952 2.167952 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.239509 0.000000 2.167952 v gpio_dm1[11] (out) - 2.167952 data arrival time + 3 0.111041 0.243041 0.170827 2.170827 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.243069 0.000000 2.170827 v gpio_dm1[32] (out) + 2.170827 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2491,13 +2351,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167952 data arrival time + -2.170827 data arrival time --------------------------------------------------------------------------------------------- - 3.917951 slack (MET) + 3.920827 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2506,10 +2366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109634 0.239662 0.167995 2.167994 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.239664 0.000000 2.167994 v gpio_inp_dis[8] (out) - 2.167994 data arrival time + 3 0.112093 0.245478 0.171337 2.171336 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.245484 0.000000 2.171336 v gpio_dm2[25] (out) + 2.171336 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2519,13 +2379,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167994 data arrival time + -2.171336 data arrival time --------------------------------------------------------------------------------------------- - 3.917994 slack (MET) + 3.921336 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2534,10 +2394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109733 0.239885 0.168014 2.168015 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.239886 0.000000 2.168015 v gpio_dm2[3] (out) - 2.168015 data arrival time + 3 0.112147 0.245549 0.171366 2.171366 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.245554 0.000000 2.171366 v gpio_dm2[34] (out) + 2.171366 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2547,13 +2407,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.168015 data arrival time + -2.171366 data arrival time --------------------------------------------------------------------------------------------- - 3.918015 slack (MET) + 3.921365 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2562,10 +2422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109634 0.239662 0.168061 2.168061 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.239665 0.000000 2.168061 v gpio_dm1[8] (out) - 2.168061 data arrival time + 3 0.112093 0.245478 0.172148 2.172148 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.245499 0.000000 2.172148 v gpio_inp_dis[25] (out) + 2.172148 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2575,13 +2435,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.168061 data arrival time + -2.172148 data arrival time --------------------------------------------------------------------------------------------- - 3.918061 slack (MET) + 3.922148 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2590,10 +2450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109733 0.239885 0.168150 2.168150 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.239888 0.000000 2.168150 v gpio_inp_dis[3] (out) - 2.168150 data arrival time + 3 0.112147 0.245549 0.172230 2.172230 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.245567 0.000000 2.172230 v gpio_inp_dis[34] (out) + 2.172230 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2603,13 +2463,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.168150 data arrival time + -2.172230 data arrival time --------------------------------------------------------------------------------------------- - 3.918150 slack (MET) + 3.922231 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2618,10 +2478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109733 0.239885 0.168217 2.168217 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.239888 0.000000 2.168217 v gpio_dm1[3] (out) - 2.168217 data arrival time + 3 0.112093 0.245478 0.172267 2.172267 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.245502 0.000000 2.172267 v gpio_dm1[25] (out) + 2.172267 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2631,13 +2491,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.168217 data arrival time + -2.172267 data arrival time --------------------------------------------------------------------------------------------- - 3.918217 slack (MET) + 3.922267 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2646,10 +2506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111250 0.243146 0.170343 2.170343 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.243148 0.000000 2.170343 v gpio_dm2[7] (out) - 2.170343 data arrival time + 3 0.112479 0.246082 0.172276 2.172276 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.246086 0.000000 2.172276 v gpio_dm2[33] (out) + 2.172276 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2659,13 +2519,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.170343 data arrival time + -2.172276 data arrival time --------------------------------------------------------------------------------------------- - 3.920342 slack (MET) + 3.922276 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2674,10 +2534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111250 0.243146 0.170481 2.170481 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.243149 0.000000 2.170481 v gpio_inp_dis[7] (out) - 2.170481 data arrival time + 3 0.112147 0.245549 0.172342 2.172342 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.245570 0.000000 2.172342 v gpio_dm1[34] (out) + 2.172342 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2687,13 +2547,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.170481 data arrival time + -2.172342 data arrival time --------------------------------------------------------------------------------------------- - 3.920481 slack (MET) + 3.922342 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2702,10 +2562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.111250 0.243146 0.170550 2.170550 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.243150 0.000000 2.170550 v gpio_dm1[7] (out) - 2.170550 data arrival time + 3 0.112479 0.246082 0.172429 2.172429 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.246087 0.000000 2.172429 v gpio_inp_dis[33] (out) + 2.172429 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2715,13 +2575,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.170550 data arrival time + -2.172429 data arrival time --------------------------------------------------------------------------------------------- - 3.920550 slack (MET) + 3.922429 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2730,10 +2590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.142806 0.311442 0.219008 2.219008 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.311443 0.000000 2.219008 v gpio_out[1] (out) - 2.219008 data arrival time + 3 0.112479 0.246082 0.172495 2.172495 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.246088 0.000000 2.172495 v gpio_dm1[33] (out) + 2.172495 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2743,13 +2603,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.219008 data arrival time + -2.172495 data arrival time --------------------------------------------------------------------------------------------- - 3.969008 slack (MET) + 3.922494 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2758,10 +2618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.142806 0.311442 0.219087 2.219087 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.311444 0.000000 2.219087 v gpio_dm2[1] (out) - 2.219087 data arrival time + 3 0.112622 0.246398 0.172509 2.172509 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.246403 0.000000 2.172509 v gpio_dm2[26] (out) + 2.172509 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2771,13 +2631,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.219087 data arrival time + -2.172509 data arrival time --------------------------------------------------------------------------------------------- - 3.969087 slack (MET) + 3.922509 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2786,10 +2646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.142806 0.311442 0.219272 2.219272 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.311445 0.000000 2.219272 v gpio_dm0[1] (out) - 2.219272 data arrival time + 3 0.112622 0.246398 0.172644 2.172644 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.246404 0.000000 2.172644 v gpio_inp_dis[26] (out) + 2.172644 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2799,13 +2659,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.219272 data arrival time + -2.172644 data arrival time --------------------------------------------------------------------------------------------- - 3.969272 slack (MET) + 3.922645 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2814,10 +2674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.142806 0.311442 0.219312 2.219312 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.311446 0.000000 2.219312 v gpio_dm1[1] (out) - 2.219312 data arrival time + 3 0.112791 0.246822 0.172684 2.172684 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.246827 0.000000 2.172684 v gpio_dm2[24] (out) + 2.172684 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2827,13 +2687,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.219312 data arrival time + -2.172684 data arrival time --------------------------------------------------------------------------------------------- - 3.969312 slack (MET) + 3.922684 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2842,10 +2702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 0.676088 0.476217 2.476217 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.676094 0.000000 2.476217 v gpio_oeb[6] (out) - 2.476217 data arrival time + 3 0.112622 0.246398 0.172710 2.172710 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.246405 0.000000 2.172710 v gpio_dm1[26] (out) + 2.172710 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2855,13 +2715,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.476217 data arrival time + -2.172710 data arrival time --------------------------------------------------------------------------------------------- - 4.226217 slack (MET) + 3.922709 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2870,10 +2730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 0.677121 0.476783 2.476783 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.677148 0.000000 2.476783 v gpio_oeb[5] (out) - 2.476783 data arrival time + 3 0.112791 0.246822 0.172809 2.172809 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.246828 0.000000 2.172809 v gpio_inp_dis[24] (out) + 2.172809 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2883,13 +2743,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.476783 data arrival time + -2.172809 data arrival time --------------------------------------------------------------------------------------------- - 4.226783 slack (MET) + 3.922809 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2898,10 +2758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 0.676088 0.476857 2.476857 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.676099 0.000000 2.476857 v gpio_ib_mode_sel[6] (out) - 2.476857 data arrival time + 3 0.112791 0.246822 0.173240 2.173240 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.246835 0.000000 2.173240 v gpio_dm1[24] (out) + 2.173240 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2911,13 +2771,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.476857 data arrival time + -2.173240 data arrival time --------------------------------------------------------------------------------------------- - 4.226857 slack (MET) + 3.923240 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2926,10 +2786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 0.677643 0.476932 2.476932 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.677649 0.000000 2.476932 v gpio_oeb[7] (out) - 2.476932 data arrival time + 3 0.114205 0.249802 0.174945 2.174944 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.249806 0.000000 2.174944 v gpio_dm2[27] (out) + 2.174944 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2939,13 +2799,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.476932 data arrival time + -2.174944 data arrival time --------------------------------------------------------------------------------------------- - 4.226932 slack (MET) + 3.924944 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2954,10 +2814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 0.678184 0.477018 2.477018 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.678207 0.000000 2.477018 v gpio_oeb[2] (out) - 2.477018 data arrival time + 3 0.114286 0.250033 0.174966 2.174967 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.250037 0.000000 2.174967 v gpio_dm2[28] (out) + 2.174967 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2967,14 +2827,14 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.477018 data arrival time + -2.174967 data arrival time --------------------------------------------------------------------------------------------- - 4.227018 slack (MET) + 3.924966 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ Path Type: min Fanout Cap Slew Delay Time Description @@ -2982,10 +2842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 0.676363 0.477099 2.477099 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.676431 0.000000 2.477099 v gpio_oeb[1] (out) - 2.477099 data arrival time + 3 0.114205 0.249802 0.175082 2.175081 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.249808 0.000000 2.175081 v gpio_inp_dis[27] (out) + 2.175081 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2995,13 +2855,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.477099 data arrival time + -2.175081 data arrival time --------------------------------------------------------------------------------------------- - 4.227099 slack (MET) + 3.925082 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3010,10 +2870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 0.677121 0.477440 2.477440 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.677160 0.000000 2.477440 v gpio_ib_mode_sel[5] (out) - 2.477440 data arrival time + 3 0.114286 0.250033 0.175135 2.175135 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.250039 0.000000 2.175135 v gpio_inp_dis[28] (out) + 2.175135 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3023,13 +2883,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.477440 data arrival time + -2.175135 data arrival time --------------------------------------------------------------------------------------------- - 4.227440 slack (MET) + 3.925135 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3038,10 +2898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 0.676088 0.477485 2.477485 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.676107 0.000000 2.477485 v gpio_vtrip_sel[6] (out) - 2.477485 data arrival time + 3 0.114205 0.249802 0.175149 2.175148 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.249808 0.000000 2.175148 v gpio_dm1[27] (out) + 2.175148 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3051,13 +2911,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.477485 data arrival time + -2.175148 data arrival time --------------------------------------------------------------------------------------------- - 4.227485 slack (MET) + 3.925148 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3066,10 +2926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 0.677643 0.477590 2.477590 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.677654 0.000000 2.477590 v gpio_ib_mode_sel[7] (out) - 2.477590 data arrival time + 3 0.114286 0.250033 0.175540 2.175540 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.250045 0.000000 2.175540 v gpio_dm1[28] (out) + 2.175540 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3079,13 +2939,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.477590 data arrival time + -2.175540 data arrival time --------------------------------------------------------------------------------------------- - 4.227590 slack (MET) + 3.925540 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3094,10 +2954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 0.676363 0.477755 2.477755 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.676449 0.000000 2.477755 v gpio_ib_mode_sel[1] (out) - 2.477755 data arrival time + 3 0.117183 0.256237 0.179540 2.179540 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.256241 0.000000 2.179540 v gpio_dm2[29] (out) + 2.179540 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3107,13 +2967,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.477755 data arrival time + -2.179540 data arrival time --------------------------------------------------------------------------------------------- - 4.227755 slack (MET) + 3.929540 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3122,10 +2982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 0.678184 0.477782 2.477782 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.678219 0.000000 2.477782 v gpio_ib_mode_sel[2] (out) - 2.477782 data arrival time + 3 0.117183 0.256237 0.179686 2.179686 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.256243 0.000000 2.179686 v gpio_inp_dis[29] (out) + 2.179686 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3135,13 +2995,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.477782 data arrival time + -2.179686 data arrival time --------------------------------------------------------------------------------------------- - 4.227783 slack (MET) + 3.929686 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3150,10 +3010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 0.677121 0.478017 2.478017 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.677171 0.000000 2.478017 v gpio_vtrip_sel[5] (out) - 2.478017 data arrival time + 3 0.117183 0.256237 0.179755 2.179755 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.256244 0.000000 2.179755 v gpio_dm1[29] (out) + 2.179755 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3163,13 +3023,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.478017 data arrival time + -2.179755 data arrival time --------------------------------------------------------------------------------------------- - 4.228017 slack (MET) + 3.929755 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3178,10 +3038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 0.677643 0.478166 2.478166 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.677661 0.000000 2.478166 v gpio_vtrip_sel[7] (out) - 2.478166 data arrival time + 4 0.142806 0.311442 0.219008 2.219008 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.311443 0.000000 2.219008 v gpio_out[1] (out) + 2.219008 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3191,13 +3051,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.478166 data arrival time + -2.219008 data arrival time --------------------------------------------------------------------------------------------- - 4.228167 slack (MET) + 3.969008 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3206,10 +3066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 0.676363 0.478331 2.478331 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.676466 0.000000 2.478331 v gpio_vtrip_sel[1] (out) - 2.478331 data arrival time + 4 0.142806 0.311442 0.219087 2.219087 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.311444 0.000000 2.219087 v gpio_dm2[1] (out) + 2.219087 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3219,13 +3079,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.478331 data arrival time + -2.219087 data arrival time --------------------------------------------------------------------------------------------- - 4.228331 slack (MET) + 3.969087 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3234,10 +3094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 0.678184 0.478359 2.478359 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.678230 0.000000 2.478359 v gpio_vtrip_sel[2] (out) - 2.478359 data arrival time + 4 0.142806 0.311442 0.219272 2.219272 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.311445 0.000000 2.219272 v gpio_dm0[1] (out) + 2.219272 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3247,13 +3107,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.478359 data arrival time + -2.219272 data arrival time --------------------------------------------------------------------------------------------- - 4.228359 slack (MET) + 3.969272 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3262,10 +3122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 0.679510 0.478501 2.478501 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.679557 0.000000 2.478501 v gpio_oeb[8] (out) - 2.478501 data arrival time + 4 0.142806 0.311442 0.219312 2.219312 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.311446 0.000000 2.219312 v gpio_dm1[1] (out) + 2.219312 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3275,13 +3135,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.478501 data arrival time + -2.219312 data arrival time --------------------------------------------------------------------------------------------- - 4.228501 slack (MET) + 3.969312 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3290,10 +3150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 0.678463 0.478897 2.478897 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.678465 0.000000 2.478897 v gpio_oeb[10] (out) - 2.478897 data arrival time + 9 0.310038 0.674787 0.474979 2.474978 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.674831 0.000000 2.474978 v gpio_oeb[11] (out) + 2.474978 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3303,13 +3163,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.478897 data arrival time + -2.474978 data arrival time --------------------------------------------------------------------------------------------- - 4.228898 slack (MET) + 4.224979 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3318,10 +3178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 0.676363 0.479048 2.479048 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.676489 0.000000 2.479048 v gpio_holdover[1] (out) - 2.479048 data arrival time + 9 0.310038 0.674787 0.475634 2.475634 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.674845 0.000000 2.475634 v gpio_ib_mode_sel[11] (out) + 2.475634 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3331,13 +3191,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.479048 data arrival time + -2.475634 data arrival time --------------------------------------------------------------------------------------------- - 4.229048 slack (MET) + 4.225634 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3346,10 +3206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 0.678463 0.479100 2.479100 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.678466 0.000000 2.479100 v gpio_ib_mode_sel[10] (out) - 2.479100 data arrival time + 9 0.310038 0.674787 0.476209 2.476209 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.674859 0.000000 2.476209 v gpio_vtrip_sel[11] (out) + 2.476209 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3359,13 +3219,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.479100 data arrival time + -2.476209 data arrival time --------------------------------------------------------------------------------------------- - 4.229100 slack (MET) + 4.226209 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3374,10 +3234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 0.679510 0.479161 2.479161 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.679572 0.000000 2.479161 v gpio_ib_mode_sel[8] (out) - 2.479161 data arrival time + 9 0.311086 0.676088 0.476217 2.476217 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.676094 0.000000 2.476217 v gpio_oeb[6] (out) + 2.476217 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3387,13 +3247,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.479161 data arrival time + -2.476217 data arrival time --------------------------------------------------------------------------------------------- - 4.229161 slack (MET) + 4.226217 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3402,10 +3262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 0.676088 0.479216 2.479216 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.676136 0.000000 2.479216 v gpio_holdover[6] (out) - 2.479216 data arrival time + 9 0.311267 0.677121 0.476783 2.476783 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.677148 0.000000 2.476783 v gpio_oeb[5] (out) + 2.476783 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3415,13 +3275,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.479216 data arrival time + -2.476783 data arrival time --------------------------------------------------------------------------------------------- - 4.229216 slack (MET) + 4.226783 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3430,10 +3290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 0.678911 0.479453 2.479453 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.678974 0.000000 2.479453 v gpio_oeb[4] (out) - 2.479453 data arrival time + 9 0.311086 0.676088 0.476857 2.476857 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.676099 0.000000 2.476857 v gpio_ib_mode_sel[6] (out) + 2.476857 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3443,13 +3303,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.479453 data arrival time + -2.476857 data arrival time --------------------------------------------------------------------------------------------- - 4.229453 slack (MET) + 4.226857 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3458,10 +3318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 0.679510 0.479740 2.479740 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.679586 0.000000 2.479740 v gpio_vtrip_sel[8] (out) - 2.479740 data arrival time + 9 0.311750 0.677643 0.476932 2.476932 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.677649 0.000000 2.476932 v gpio_oeb[7] (out) + 2.476932 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3471,13 +3331,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.479740 data arrival time + -2.476932 data arrival time --------------------------------------------------------------------------------------------- - 4.229739 slack (MET) + 4.226932 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3486,10 +3346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 0.677121 0.479800 2.479800 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.677217 0.000000 2.479800 v gpio_holdover[5] (out) - 2.479800 data arrival time + 9 0.311072 0.676363 0.477099 2.477099 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.676431 0.000000 2.477099 v gpio_oeb[1] (out) + 2.477099 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3499,13 +3359,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.479800 data arrival time + -2.477099 data arrival time --------------------------------------------------------------------------------------------- - 4.229800 slack (MET) + 4.227099 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3514,10 +3374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 0.678463 0.479811 2.479811 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.678472 0.000000 2.479811 v gpio_vtrip_sel[10] (out) - 2.479811 data arrival time + 9 0.311267 0.677121 0.477440 2.477440 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.677160 0.000000 2.477440 v gpio_ib_mode_sel[5] (out) + 2.477440 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3527,13 +3387,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.479811 data arrival time + -2.477440 data arrival time --------------------------------------------------------------------------------------------- - 4.229811 slack (MET) + 4.227440 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3542,10 +3402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 0.676363 0.479949 2.479949 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.676521 0.000000 2.479949 v gpio_analog_sel[1] (out) - 2.479949 data arrival time + 9 0.311086 0.676088 0.477485 2.477485 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.676107 0.000000 2.477485 v gpio_vtrip_sel[6] (out) + 2.477485 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3555,13 +3415,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.479949 data arrival time + -2.477485 data arrival time --------------------------------------------------------------------------------------------- - 4.229949 slack (MET) + 4.227485 slack (MET) Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3570,10 +3430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 0.677643 0.479948 2.479948 v gpio_loopback_zero[7] (in) + 9 0.311750 0.677643 0.477590 2.477590 v gpio_loopback_zero[7] (in) gpio_loopback_zero[7] (net) - 0.677691 0.000000 2.479948 v gpio_holdover[7] (out) - 2.479948 data arrival time + 0.677654 0.000000 2.477590 v gpio_ib_mode_sel[7] (out) + 2.477590 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3583,13 +3443,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.479948 data arrival time + -2.477590 data arrival time --------------------------------------------------------------------------------------------- - 4.229948 slack (MET) + 4.227590 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3598,10 +3458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 0.676088 0.480020 2.480020 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.676155 0.000000 2.480020 v gpio_analog_sel[6] (out) - 2.480020 data arrival time + 9 0.311072 0.676363 0.477755 2.477755 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.676449 0.000000 2.477755 v gpio_ib_mode_sel[1] (out) + 2.477755 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3611,13 +3471,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.480020 data arrival time + -2.477755 data arrival time --------------------------------------------------------------------------------------------- - 4.230020 slack (MET) + 4.227755 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3626,10 +3486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 0.678911 0.480112 2.480112 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.678991 0.000000 2.480112 v gpio_ib_mode_sel[4] (out) - 2.480112 data arrival time + 9 0.310038 0.674787 0.477984 2.477984 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.674912 0.000000 2.477984 v gpio_holdover[11] (out) + 2.477984 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3639,13 +3499,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.480112 data arrival time + -2.477984 data arrival time --------------------------------------------------------------------------------------------- - 4.230112 slack (MET) + 4.227984 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3654,10 +3514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 0.678184 0.480140 2.480140 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.678274 0.000000 2.480140 v gpio_holdover[2] (out) - 2.480140 data arrival time + 9 0.311267 0.677121 0.478017 2.478017 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.677171 0.000000 2.478017 v gpio_vtrip_sel[5] (out) + 2.478017 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3667,13 +3527,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.480140 data arrival time + -2.478017 data arrival time --------------------------------------------------------------------------------------------- - 4.230140 slack (MET) + 4.228017 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3682,10 +3542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 0.677121 0.480608 2.480608 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.677242 0.000000 2.480608 v gpio_analog_sel[5] (out) - 2.480608 data arrival time + 9 0.311750 0.677643 0.478166 2.478166 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.677661 0.000000 2.478166 v gpio_vtrip_sel[7] (out) + 2.478166 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3695,13 +3555,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.480608 data arrival time + -2.478166 data arrival time --------------------------------------------------------------------------------------------- - 4.230608 slack (MET) + 4.228167 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3710,10 +3570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 0.676088 0.480709 2.480709 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.676173 0.000000 2.480709 v gpio_analog_pol[6] (out) - 2.480709 data arrival time + 9 0.311072 0.676363 0.478331 2.478331 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.676466 0.000000 2.478331 v gpio_vtrip_sel[1] (out) + 2.478331 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3723,13 +3583,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.480709 data arrival time + -2.478331 data arrival time --------------------------------------------------------------------------------------------- - 4.230708 slack (MET) + 4.228331 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3738,10 +3598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 0.677643 0.480755 2.480755 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.677709 0.000000 2.480755 v gpio_analog_sel[7] (out) - 2.480755 data arrival time + 9 0.312219 0.679510 0.478501 2.478501 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.679557 0.000000 2.478501 v gpio_oeb[8] (out) + 2.478501 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3751,13 +3611,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.480755 data arrival time + -2.478501 data arrival time --------------------------------------------------------------------------------------------- - 4.230754 slack (MET) + 4.228501 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3766,10 +3626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 0.678911 0.480789 2.480789 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.679011 0.000000 2.480789 v gpio_vtrip_sel[4] (out) - 2.480789 data arrival time + 9 0.312249 0.678088 0.478628 2.478628 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.678091 0.000000 2.478628 v gpio_oeb[10] (out) + 2.478628 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3779,13 +3639,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.480789 data arrival time + -2.478628 data arrival time --------------------------------------------------------------------------------------------- - 4.230789 slack (MET) + 4.228627 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3794,10 +3654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 0.678184 0.480946 2.480946 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.678298 0.000000 2.480946 v gpio_analog_sel[2] (out) - 2.480946 data arrival time + 9 0.310038 0.674787 0.478787 2.478787 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.674941 0.000000 2.478787 v gpio_analog_sel[11] (out) + 2.478787 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3807,13 +3667,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.480946 data arrival time + -2.478787 data arrival time --------------------------------------------------------------------------------------------- - 4.230946 slack (MET) + 4.228787 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3822,10 +3682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 0.676088 0.480953 2.480953 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.676180 0.000000 2.480953 v gpio_dm0[6] (out) - 2.480953 data arrival time + 9 0.312249 0.678088 0.478830 2.478830 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.678092 0.000000 2.478830 v gpio_ib_mode_sel[10] (out) + 2.478830 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3835,13 +3695,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.480953 data arrival time + -2.478830 data arrival time --------------------------------------------------------------------------------------------- - 4.230953 slack (MET) + 4.228830 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3850,10 +3710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 0.676088 0.481116 2.481116 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.676185 0.000000 2.481116 v gpio_analog_en[6] (out) - 2.481116 data arrival time + 9 0.311072 0.676363 0.479048 2.479048 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.676489 0.000000 2.479048 v gpio_holdover[1] (out) + 2.479048 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3863,13 +3723,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481116 data arrival time + -2.479048 data arrival time --------------------------------------------------------------------------------------------- - 4.231116 slack (MET) + 4.229048 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3878,10 +3738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 0.676363 0.481175 2.481175 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.676572 0.000000 2.481175 v gpio_inp_dis[1] (out) - 2.481175 data arrival time + 9 0.312219 0.679510 0.479161 2.479161 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.679572 0.000000 2.479161 v gpio_ib_mode_sel[8] (out) + 2.479161 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3891,13 +3751,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481175 data arrival time + -2.479161 data arrival time --------------------------------------------------------------------------------------------- - 4.231175 slack (MET) + 4.229161 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3906,10 +3766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 0.679017 0.481179 2.481179 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.679128 0.000000 2.481179 v gpio_oeb[3] (out) - 2.481179 data arrival time + 9 0.311086 0.676088 0.479216 2.479216 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.676136 0.000000 2.479216 v gpio_holdover[6] (out) + 2.479216 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3919,13 +3779,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481179 data arrival time + -2.479216 data arrival time --------------------------------------------------------------------------------------------- - 4.231179 slack (MET) + 4.229216 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3934,10 +3794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 0.677121 0.481194 2.481194 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.677263 0.000000 2.481194 v gpio_analog_pol[5] (out) - 2.481194 data arrival time + 9 0.310038 0.674787 0.479350 2.479350 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.674963 0.000000 2.479350 v gpio_analog_pol[11] (out) + 2.479350 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3947,13 +3807,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481194 data arrival time + -2.479350 data arrival time --------------------------------------------------------------------------------------------- - 4.231194 slack (MET) + 4.229350 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3962,10 +3822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 0.678911 0.481220 2.481220 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.679024 0.000000 2.481220 v gpio_holdover[4] (out) - 2.481220 data arrival time + 9 0.311923 0.678263 0.479431 2.479431 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.678307 0.000000 2.479431 v gpio_oeb[12] (out) + 2.479431 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3975,13 +3835,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481220 data arrival time + -2.479431 data arrival time --------------------------------------------------------------------------------------------- - 4.231220 slack (MET) + 4.229431 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3990,10 +3850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 0.679017 0.481301 2.481301 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.679129 0.000000 2.481301 v gpio_ib_mode_sel[3] (out) - 2.481301 data arrival time + 9 0.312034 0.678911 0.479453 2.479453 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.678974 0.000000 2.479453 v gpio_oeb[4] (out) + 2.479453 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4003,13 +3863,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481301 data arrival time + -2.479453 data arrival time --------------------------------------------------------------------------------------------- - 4.231301 slack (MET) + 4.229453 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4018,10 +3878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 0.678911 0.481367 2.481367 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.679029 0.000000 2.481367 v gpio_analog_sel[4] (out) - 2.481367 data arrival time + 9 0.312249 0.678088 0.479541 2.479541 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.678097 0.000000 2.479541 v gpio_vtrip_sel[10] (out) + 2.479541 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4031,13 +3891,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481367 data arrival time + -2.479541 data arrival time --------------------------------------------------------------------------------------------- - 4.231368 slack (MET) + 4.229541 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4046,10 +3906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 0.676363 0.481387 2.481387 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.676582 0.000000 2.481387 v gpio_analog_pol[1] (out) - 2.481387 data arrival time + 9 0.310038 0.674787 0.479658 2.479658 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.674976 0.000000 2.479658 v gpio_dm0[11] (out) + 2.479658 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4059,13 +3919,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481387 data arrival time + -2.479658 data arrival time --------------------------------------------------------------------------------------------- - 4.231387 slack (MET) + 4.229658 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4074,10 +3934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 0.677121 0.481383 2.481383 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.677269 0.000000 2.481383 v gpio_dm0[5] (out) - 2.481383 data arrival time + 9 0.312219 0.679510 0.479740 2.479740 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.679586 0.000000 2.479740 v gpio_vtrip_sel[8] (out) + 2.479740 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4087,13 +3947,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481383 data arrival time + -2.479740 data arrival time --------------------------------------------------------------------------------------------- - 4.231383 slack (MET) + 4.229739 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4102,10 +3962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 0.679021 0.481412 2.481412 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.679127 0.000000 2.481412 v gpio_oeb[9] (out) - 2.481412 data arrival time + 9 0.311267 0.677121 0.479800 2.479800 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.677217 0.000000 2.479800 v gpio_holdover[5] (out) + 2.479800 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4115,13 +3975,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481412 data arrival time + -2.479800 data arrival time --------------------------------------------------------------------------------------------- - 4.231413 slack (MET) + 4.229800 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4130,10 +3990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 0.679017 0.481410 2.481410 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.679130 0.000000 2.481410 v gpio_vtrip_sel[3] (out) - 2.481410 data arrival time + 9 0.310038 0.674787 0.479821 2.479821 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.674983 0.000000 2.479821 v gpio_analog_en[11] (out) + 2.479821 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4143,13 +4003,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481410 data arrival time + -2.479821 data arrival time --------------------------------------------------------------------------------------------- - 4.231410 slack (MET) + 4.229821 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4158,10 +4018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 0.677121 0.481449 2.481449 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.677272 0.000000 2.481449 v gpio_analog_en[5] (out) - 2.481449 data arrival time + 9 0.311072 0.676363 0.479949 2.479949 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.676521 0.000000 2.479949 v gpio_analog_sel[1] (out) + 2.479949 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4171,13 +4031,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481449 data arrival time + -2.479949 data arrival time --------------------------------------------------------------------------------------------- - 4.231449 slack (MET) + 4.229949 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4186,10 +4046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311086 0.676088 0.481488 2.481488 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.676196 0.000000 2.481488 v gpio_slow_sel[6] (out) - 2.481488 data arrival time + 9 0.311750 0.677643 0.479948 2.479948 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.677691 0.000000 2.479948 v gpio_holdover[7] (out) + 2.479948 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4199,13 +4059,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481488 data arrival time + -2.479948 data arrival time --------------------------------------------------------------------------------------------- - 4.231488 slack (MET) + 4.229948 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4214,10 +4074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 0.679510 0.481530 2.481529 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.679641 0.000000 2.481529 v gpio_holdover[8] (out) - 2.481529 data arrival time + 9 0.311086 0.676088 0.480020 2.480020 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.676155 0.000000 2.480020 v gpio_analog_sel[6] (out) + 2.480020 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4227,13 +4087,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481529 data arrival time + -2.480020 data arrival time --------------------------------------------------------------------------------------------- - 4.231529 slack (MET) + 4.230020 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4242,10 +4102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 0.679021 0.481530 2.481530 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.679127 0.000000 2.481530 v gpio_ib_mode_sel[9] (out) - 2.481530 data arrival time + 9 0.312034 0.678911 0.480112 2.480112 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.678991 0.000000 2.480112 v gpio_ib_mode_sel[4] (out) + 2.480112 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4255,13 +4115,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481530 data arrival time + -2.480112 data arrival time --------------------------------------------------------------------------------------------- - 4.231530 slack (MET) + 4.230112 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4270,10 +4130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 0.678911 0.481621 2.481621 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.679037 0.000000 2.481621 v gpio_analog_pol[4] (out) - 2.481621 data arrival time + 9 0.313905 0.682362 0.480167 2.480167 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.682368 0.000000 2.480167 v gpio_oeb[30] (out) + 2.480167 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4283,13 +4143,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481621 data arrival time + -2.480167 data arrival time --------------------------------------------------------------------------------------------- - 4.231620 slack (MET) + 4.230167 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4298,10 +4158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 0.679021 0.481632 2.481632 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.679128 0.000000 2.481632 v gpio_vtrip_sel[9] (out) - 2.481632 data arrival time + 9 0.310038 0.674787 0.480193 2.480193 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.674999 0.000000 2.480193 v gpio_slow_sel[11] (out) + 2.480193 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4311,13 +4171,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481632 data arrival time + -2.480193 data arrival time --------------------------------------------------------------------------------------------- - 4.231632 slack (MET) + 4.230192 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4326,10 +4186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 0.678911 0.481666 2.481666 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.679039 0.000000 2.481666 v gpio_dm0[4] (out) - 2.481666 data arrival time + 9 0.311923 0.678263 0.480207 2.480206 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.678324 0.000000 2.480206 v gpio_ib_mode_sel[12] (out) + 2.480206 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4339,13 +4199,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481666 data arrival time + -2.480206 data arrival time --------------------------------------------------------------------------------------------- - 4.231666 slack (MET) + 4.230206 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4354,10 +4214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 0.678463 0.481687 2.481687 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.678497 0.000000 2.481687 v gpio_holdover[10] (out) - 2.481687 data arrival time + 9 0.311923 0.678263 0.480453 2.480453 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.678330 0.000000 2.480453 v gpio_vtrip_sel[12] (out) + 2.480453 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4367,13 +4227,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481687 data arrival time + -2.480453 data arrival time --------------------------------------------------------------------------------------------- - 4.231687 slack (MET) + 4.230453 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4382,10 +4242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 0.678911 0.481697 2.481697 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.679040 0.000000 2.481697 v gpio_analog_en[4] (out) - 2.481697 data arrival time + 9 0.311267 0.677121 0.480608 2.480608 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.677242 0.000000 2.480608 v gpio_analog_sel[5] (out) + 2.480608 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4395,13 +4255,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481697 data arrival time + -2.480608 data arrival time --------------------------------------------------------------------------------------------- - 4.231698 slack (MET) + 4.230608 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4410,10 +4270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 0.679017 0.481708 2.481708 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.679132 0.000000 2.481708 v gpio_holdover[3] (out) - 2.481708 data arrival time + 9 0.311086 0.676088 0.480709 2.480709 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.676173 0.000000 2.480709 v gpio_analog_pol[6] (out) + 2.480709 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4423,13 +4283,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481708 data arrival time + -2.480709 data arrival time --------------------------------------------------------------------------------------------- - 4.231708 slack (MET) + 4.230708 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4438,10 +4298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 0.676363 0.481727 2.481727 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.676597 0.000000 2.481727 v gpio_analog_en[1] (out) - 2.481727 data arrival time + 9 0.311750 0.677643 0.480755 2.480755 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.677709 0.000000 2.480755 v gpio_analog_sel[7] (out) + 2.480755 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4451,13 +4311,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481727 data arrival time + -2.480755 data arrival time --------------------------------------------------------------------------------------------- - 4.231727 slack (MET) + 4.230754 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4466,10 +4326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312034 0.678911 0.481760 2.481760 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.679042 0.000000 2.481760 v gpio_slow_sel[4] (out) - 2.481760 data arrival time + 9 0.311923 0.678263 0.480767 2.480767 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.678338 0.000000 2.480767 v gpio_holdover[12] (out) + 2.480767 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4479,13 +4339,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481760 data arrival time + -2.480767 data arrival time --------------------------------------------------------------------------------------------- - 4.231760 slack (MET) + 4.230766 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4494,10 +4354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311267 0.677121 0.481853 2.481853 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.677287 0.000000 2.481853 v gpio_slow_sel[5] (out) - 2.481853 data arrival time + 9 0.312034 0.678911 0.480789 2.480789 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.679011 0.000000 2.480789 v gpio_vtrip_sel[4] (out) + 2.480789 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4507,13 +4367,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481853 data arrival time + -2.480789 data arrival time --------------------------------------------------------------------------------------------- - 4.231853 slack (MET) + 4.230789 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4522,10 +4382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311072 0.676363 0.481881 2.481881 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.676605 0.000000 2.481881 v gpio_slow_sel[1] (out) - 2.481881 data arrival time + 9 0.311923 0.678263 0.480901 2.480901 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.678341 0.000000 2.480901 v gpio_analog_sel[12] (out) + 2.480901 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4535,13 +4395,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481881 data arrival time + -2.480901 data arrival time --------------------------------------------------------------------------------------------- - 4.231881 slack (MET) + 4.230901 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4550,10 +4410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 0.679017 0.481939 2.481939 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.679135 0.000000 2.481939 v gpio_analog_sel[3] (out) - 2.481939 data arrival time + 9 0.311086 0.676088 0.480953 2.480953 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.676180 0.000000 2.480953 v gpio_dm0[6] (out) + 2.480953 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4563,13 +4423,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481939 data arrival time + -2.480953 data arrival time --------------------------------------------------------------------------------------------- - 4.231938 slack (MET) + 4.230953 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4578,10 +4438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 0.679021 0.481940 2.481940 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.679130 0.000000 2.481940 v gpio_holdover[9] (out) - 2.481940 data arrival time + 9 0.313905 0.682362 0.480971 2.480971 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.682376 0.000000 2.480971 v gpio_ib_mode_sel[30] (out) + 2.480971 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4591,13 +4451,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481940 data arrival time + -2.480971 data arrival time --------------------------------------------------------------------------------------------- - 4.231939 slack (MET) + 4.230970 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4606,10 +4466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 0.678463 0.481974 2.481974 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.678502 0.000000 2.481974 v gpio_analog_sel[10] (out) - 2.481974 data arrival time + 9 0.311086 0.676088 0.481116 2.481116 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.676185 0.000000 2.481116 v gpio_analog_en[6] (out) + 2.481116 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4619,13 +4479,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481974 data arrival time + -2.481116 data arrival time --------------------------------------------------------------------------------------------- - 4.231974 slack (MET) + 4.231116 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4634,10 +4494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 0.679021 0.482103 2.482103 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.679131 0.000000 2.482103 v gpio_analog_sel[9] (out) - 2.482103 data arrival time + 9 0.311923 0.678263 0.481166 2.481166 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.678348 0.000000 2.481166 v gpio_analog_pol[12] (out) + 2.481166 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4647,13 +4507,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482103 data arrival time + -2.481166 data arrival time --------------------------------------------------------------------------------------------- - 4.232103 slack (MET) + 4.231166 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4662,10 +4522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 0.678463 0.482243 2.482243 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.678507 0.000000 2.482243 v gpio_analog_pol[10] (out) - 2.482243 data arrival time + 9 0.311072 0.676363 0.481175 2.481175 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.676572 0.000000 2.481175 v gpio_inp_dis[1] (out) + 2.481175 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4675,13 +4535,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482243 data arrival time + -2.481175 data arrival time --------------------------------------------------------------------------------------------- - 4.232243 slack (MET) + 4.231175 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4690,10 +4550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 0.677643 0.482256 2.482256 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.677752 0.000000 2.482256 v gpio_analog_pol[7] (out) - 2.482256 data arrival time + 9 0.312938 0.679017 0.481179 2.481179 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.679128 0.000000 2.481179 v gpio_oeb[3] (out) + 2.481179 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4703,13 +4563,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482256 data arrival time + -2.481179 data arrival time --------------------------------------------------------------------------------------------- - 4.232255 slack (MET) + 4.231179 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4718,10 +4578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 0.678463 0.482287 2.482287 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.678508 0.000000 2.482287 v gpio_dm0[10] (out) - 2.482287 data arrival time + 9 0.311267 0.677121 0.481194 2.481194 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.677263 0.000000 2.481194 v gpio_analog_pol[5] (out) + 2.481194 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4731,13 +4591,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482287 data arrival time + -2.481194 data arrival time --------------------------------------------------------------------------------------------- - 4.232286 slack (MET) + 4.231194 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4746,10 +4606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 0.678463 0.482334 2.482333 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.678509 0.000000 2.482333 v gpio_analog_en[10] (out) - 2.482333 data arrival time + 9 0.311923 0.678263 0.481204 2.481204 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.678349 0.000000 2.481204 v gpio_dm0[12] (out) + 2.481204 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4759,13 +4619,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482333 data arrival time + -2.481204 data arrival time --------------------------------------------------------------------------------------------- - 4.232334 slack (MET) + 4.231204 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4774,10 +4634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 0.679017 0.482332 2.482332 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.679139 0.000000 2.482332 v gpio_analog_pol[3] (out) - 2.482332 data arrival time + 9 0.312034 0.678911 0.481220 2.481220 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.679024 0.000000 2.481220 v gpio_holdover[4] (out) + 2.481220 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4787,13 +4647,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482332 data arrival time + -2.481220 data arrival time --------------------------------------------------------------------------------------------- - 4.232331 slack (MET) + 4.231220 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4802,10 +4662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 0.679021 0.482383 2.482383 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.679133 0.000000 2.482383 v gpio_analog_pol[9] (out) - 2.482383 data arrival time + 9 0.311923 0.678263 0.481280 2.481280 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.678352 0.000000 2.481280 v gpio_analog_en[12] (out) + 2.481280 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4815,13 +4675,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482383 data arrival time + -2.481280 data arrival time --------------------------------------------------------------------------------------------- - 4.232383 slack (MET) + 4.231280 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4830,10 +4690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 0.679510 0.482379 2.482379 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.679672 0.000000 2.482379 v gpio_analog_sel[8] (out) - 2.482379 data arrival time + 9 0.312938 0.679017 0.481301 2.481301 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.679129 0.000000 2.481301 v gpio_ib_mode_sel[3] (out) + 2.481301 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4843,13 +4703,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482379 data arrival time + -2.481301 data arrival time --------------------------------------------------------------------------------------------- - 4.232379 slack (MET) + 4.231301 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4858,10 +4718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 0.679017 0.482375 2.482375 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.679140 0.000000 2.482375 v gpio_dm0[3] (out) - 2.482375 data arrival time + 9 0.311923 0.678263 0.481304 2.481304 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.678352 0.000000 2.481304 v gpio_slow_sel[12] (out) + 2.481304 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4871,13 +4731,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482375 data arrival time + -2.481304 data arrival time --------------------------------------------------------------------------------------------- - 4.232375 slack (MET) + 4.231304 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4886,10 +4746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 0.682422 0.482386 2.482386 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.682466 0.000000 2.482386 v gpio_oeb[12] (out) - 2.482386 data arrival time + 9 0.312034 0.678911 0.481367 2.481367 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.679029 0.000000 2.481367 v gpio_analog_sel[4] (out) + 2.481367 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4899,13 +4759,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482386 data arrival time + -2.481367 data arrival time --------------------------------------------------------------------------------------------- - 4.232386 slack (MET) + 4.231368 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4914,10 +4774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 0.679017 0.482405 2.482404 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.679140 0.000000 2.482404 v gpio_analog_en[3] (out) - 2.482404 data arrival time + 9 0.311072 0.676363 0.481387 2.481387 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.676582 0.000000 2.481387 v gpio_analog_pol[1] (out) + 2.481387 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4927,13 +4787,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482404 data arrival time + -2.481387 data arrival time --------------------------------------------------------------------------------------------- - 4.232405 slack (MET) + 4.231387 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4942,10 +4802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 0.679021 0.482433 2.482433 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.679133 0.000000 2.482433 v gpio_dm0[9] (out) - 2.482433 data arrival time + 9 0.311267 0.677121 0.481383 2.481383 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.677269 0.000000 2.481383 v gpio_dm0[5] (out) + 2.481383 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4955,13 +4815,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482433 data arrival time + -2.481383 data arrival time --------------------------------------------------------------------------------------------- - 4.232433 slack (MET) + 4.231383 slack (MET) Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4970,10 +4830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 0.679021 0.482467 2.482467 v gpio_loopback_zero[9] (in) + 9 0.313087 0.679020 0.481412 2.481412 v gpio_loopback_zero[9] (in) gpio_loopback_zero[9] (net) - 0.679134 0.000000 2.482467 v gpio_analog_en[9] (out) - 2.482467 data arrival time + 0.679126 0.000000 2.481412 v gpio_oeb[9] (out) + 2.481412 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4983,13 +4843,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482467 data arrival time + -2.481412 data arrival time --------------------------------------------------------------------------------------------- - 4.232467 slack (MET) + 4.231412 slack (MET) Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4998,10 +4858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312938 0.679017 0.482470 2.482470 v gpio_loopback_zero[3] (in) + 9 0.312938 0.679017 0.481410 2.481410 v gpio_loopback_zero[3] (in) gpio_loopback_zero[3] (net) - 0.679141 0.000000 2.482470 v gpio_slow_sel[3] (out) - 2.482470 data arrival time + 0.679130 0.000000 2.481410 v gpio_vtrip_sel[3] (out) + 2.481410 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5011,13 +4871,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482470 data arrival time + -2.481410 data arrival time --------------------------------------------------------------------------------------------- - 4.232470 slack (MET) + 4.231410 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5026,10 +4886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 0.678184 0.482477 2.482477 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.678353 0.000000 2.482477 v gpio_analog_pol[2] (out) - 2.482477 data arrival time + 9 0.312249 0.678088 0.481417 2.481417 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.678122 0.000000 2.481417 v gpio_holdover[10] (out) + 2.481417 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5039,13 +4899,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482477 data arrival time + -2.481417 data arrival time --------------------------------------------------------------------------------------------- - 4.232477 slack (MET) + 4.231417 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5054,10 +4914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 0.677643 0.482502 2.482502 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.677760 0.000000 2.482502 v gpio_dm0[7] (out) - 2.482502 data arrival time + 9 0.311267 0.677121 0.481449 2.481449 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.677272 0.000000 2.481449 v gpio_analog_en[5] (out) + 2.481449 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5067,13 +4927,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482502 data arrival time + -2.481449 data arrival time --------------------------------------------------------------------------------------------- - 4.232502 slack (MET) + 4.231449 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5082,10 +4942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313087 0.679021 0.482579 2.482579 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.679135 0.000000 2.482579 v gpio_slow_sel[9] (out) - 2.482579 data arrival time + 9 0.311086 0.676088 0.481488 2.481488 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.676196 0.000000 2.481488 v gpio_slow_sel[6] (out) + 2.481488 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5095,13 +4955,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482579 data arrival time + -2.481488 data arrival time --------------------------------------------------------------------------------------------- - 4.232579 slack (MET) + 4.231488 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5110,10 +4970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 0.678184 0.482649 2.482649 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.678360 0.000000 2.482649 v gpio_dm0[2] (out) - 2.482649 data arrival time + 9 0.312219 0.679510 0.481530 2.481529 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.679641 0.000000 2.481529 v gpio_holdover[8] (out) + 2.481529 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5123,13 +4983,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482649 data arrival time + -2.481529 data arrival time --------------------------------------------------------------------------------------------- - 4.232649 slack (MET) + 4.231529 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5138,10 +4998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 0.677643 0.482668 2.482668 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.677765 0.000000 2.482668 v gpio_analog_en[7] (out) - 2.482668 data arrival time + 9 0.313087 0.679020 0.481529 2.481529 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.679127 0.000000 2.481529 v gpio_ib_mode_sel[9] (out) + 2.481529 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5151,13 +5011,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482668 data arrival time + -2.481529 data arrival time --------------------------------------------------------------------------------------------- - 4.232668 slack (MET) + 4.231529 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5166,10 +5026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312422 0.678463 0.482740 2.482740 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.678518 0.000000 2.482740 v gpio_slow_sel[10] (out) - 2.482740 data arrival time + 9 0.313905 0.682362 0.481547 2.481548 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.682383 0.000000 2.481548 v gpio_vtrip_sel[30] (out) + 2.481548 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5179,13 +5039,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482740 data arrival time + -2.481548 data arrival time --------------------------------------------------------------------------------------------- - 4.232739 slack (MET) + 4.231548 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5194,10 +5054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 0.678184 0.482789 2.482789 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.678366 0.000000 2.482789 v gpio_analog_en[2] (out) - 2.482789 data arrival time + 9 0.312034 0.678911 0.481621 2.481621 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.679037 0.000000 2.481621 v gpio_analog_pol[4] (out) + 2.481621 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5207,13 +5067,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482789 data arrival time + -2.481621 data arrival time --------------------------------------------------------------------------------------------- - 4.232790 slack (MET) + 4.231620 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5222,10 +5082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 0.679510 0.482799 2.482799 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.679689 0.000000 2.482799 v gpio_analog_pol[8] (out) - 2.482799 data arrival time + 9 0.313087 0.679020 0.481632 2.481632 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.679127 0.000000 2.481632 v gpio_vtrip_sel[9] (out) + 2.481632 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5235,13 +5095,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482799 data arrival time + -2.481632 data arrival time --------------------------------------------------------------------------------------------- - 4.232799 slack (MET) + 4.231632 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5250,10 +5110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311750 0.677643 0.482811 2.482811 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.677770 0.000000 2.482811 v gpio_slow_sel[7] (out) - 2.482811 data arrival time + 9 0.312034 0.678911 0.481666 2.481666 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.679039 0.000000 2.481666 v gpio_dm0[4] (out) + 2.481666 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5263,13 +5123,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482811 data arrival time + -2.481666 data arrival time --------------------------------------------------------------------------------------------- - 4.232811 slack (MET) + 4.231666 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5278,11 +5138,11 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 0.679510 0.482847 2.482847 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.679691 0.000000 2.482847 v gpio_dm0[8] (out) - 2.482847 data arrival time - + 9 0.312034 0.678911 0.481697 2.481697 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.679040 0.000000 2.481697 v gpio_analog_en[4] (out) + 2.481697 data arrival time + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 0.250000 0.250000 clock uncertainty @@ -5291,13 +5151,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482847 data arrival time + -2.481697 data arrival time --------------------------------------------------------------------------------------------- - 4.232847 slack (MET) + 4.231698 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5306,10 +5166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 0.680979 0.482848 2.482848 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.681085 0.000000 2.482848 v gpio_oeb[11] (out) - 2.482848 data arrival time + 9 0.312249 0.678088 0.481704 2.481704 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.678127 0.000000 2.481704 v gpio_analog_sel[10] (out) + 2.481704 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5319,13 +5179,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482848 data arrival time + -2.481704 data arrival time --------------------------------------------------------------------------------------------- - 4.232848 slack (MET) + 4.231704 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5334,10 +5194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 0.679510 0.482940 2.482940 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.679695 0.000000 2.482940 v gpio_analog_en[8] (out) - 2.482940 data arrival time + 9 0.312938 0.679017 0.481708 2.481708 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.679132 0.000000 2.481708 v gpio_holdover[3] (out) + 2.481708 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5347,13 +5207,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482940 data arrival time + -2.481708 data arrival time --------------------------------------------------------------------------------------------- - 4.232939 slack (MET) + 4.231708 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5362,10 +5222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 0.680979 0.482965 2.482965 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.681085 0.000000 2.482965 v gpio_ib_mode_sel[11] (out) - 2.482965 data arrival time + 9 0.311072 0.676363 0.481727 2.481727 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.676597 0.000000 2.481727 v gpio_analog_en[1] (out) + 2.481727 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5375,13 +5235,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482965 data arrival time + -2.481727 data arrival time --------------------------------------------------------------------------------------------- - 4.232965 slack (MET) + 4.231727 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5390,10 +5250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312219 0.679510 0.483007 2.483007 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.679698 0.000000 2.483007 v gpio_slow_sel[8] (out) - 2.483007 data arrival time + 9 0.312034 0.678911 0.481760 2.481760 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.679042 0.000000 2.481760 v gpio_slow_sel[4] (out) + 2.481760 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5403,13 +5263,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483007 data arrival time + -2.481760 data arrival time --------------------------------------------------------------------------------------------- - 4.233007 slack (MET) + 4.231760 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5418,10 +5278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 0.680979 0.483069 2.483069 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.681086 0.000000 2.483069 v gpio_vtrip_sel[11] (out) - 2.483069 data arrival time + 9 0.311267 0.677121 0.481853 2.481853 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.677287 0.000000 2.481853 v gpio_slow_sel[5] (out) + 2.481853 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5431,13 +5291,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483069 data arrival time + -2.481853 data arrival time --------------------------------------------------------------------------------------------- - 4.233069 slack (MET) + 4.231853 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5446,10 +5306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311731 0.678184 0.483161 2.483161 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.678382 0.000000 2.483161 v gpio_slow_sel[2] (out) - 2.483161 data arrival time + 9 0.311072 0.676363 0.481881 2.481881 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.676605 0.000000 2.481881 v gpio_slow_sel[1] (out) + 2.481881 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5459,13 +5319,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483161 data arrival time + -2.481881 data arrival time --------------------------------------------------------------------------------------------- - 4.233160 slack (MET) + 4.231881 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5474,10 +5334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 0.682422 0.483167 2.483167 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.682483 0.000000 2.483167 v gpio_ib_mode_sel[12] (out) - 2.483167 data arrival time + 9 0.312938 0.679017 0.481939 2.481939 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.679135 0.000000 2.481939 v gpio_analog_sel[3] (out) + 2.481939 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5487,13 +5347,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483167 data arrival time + -2.481939 data arrival time --------------------------------------------------------------------------------------------- - 4.233167 slack (MET) + 4.231938 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5502,10 +5362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 0.680979 0.483378 2.483378 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.681088 0.000000 2.483378 v gpio_holdover[11] (out) - 2.483378 data arrival time + 9 0.313087 0.679020 0.481939 2.481939 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.679129 0.000000 2.481939 v gpio_holdover[9] (out) + 2.481939 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5515,13 +5375,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483378 data arrival time + -2.481939 data arrival time --------------------------------------------------------------------------------------------- - 4.233378 slack (MET) + 4.231939 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5530,10 +5390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 0.682422 0.483416 2.483416 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.682489 0.000000 2.483416 v gpio_vtrip_sel[12] (out) - 2.483416 data arrival time + 9 0.312249 0.678088 0.481973 2.481973 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.678132 0.000000 2.481973 v gpio_analog_pol[10] (out) + 2.481973 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5543,13 +5403,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483416 data arrival time + -2.481973 data arrival time --------------------------------------------------------------------------------------------- - 4.233416 slack (MET) + 4.231973 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5558,10 +5418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 0.680979 0.483520 2.483520 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.681089 0.000000 2.483520 v gpio_analog_sel[11] (out) - 2.483520 data arrival time + 9 0.312249 0.678088 0.482017 2.482017 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.678133 0.000000 2.482017 v gpio_dm0[10] (out) + 2.482017 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5571,13 +5431,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483520 data arrival time + -2.482017 data arrival time --------------------------------------------------------------------------------------------- - 4.233521 slack (MET) + 4.232017 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5586,10 +5446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 0.682422 0.483732 2.483732 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.682497 0.000000 2.483732 v gpio_holdover[12] (out) - 2.483732 data arrival time + 9 0.312249 0.678088 0.482064 2.482064 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.678134 0.000000 2.482064 v gpio_analog_en[10] (out) + 2.482064 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5599,13 +5459,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483732 data arrival time + -2.482064 data arrival time --------------------------------------------------------------------------------------------- - 4.233732 slack (MET) + 4.232064 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5614,10 +5474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 0.680979 0.483781 2.483781 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.681091 0.000000 2.483781 v gpio_analog_pol[11] (out) - 2.483781 data arrival time + 9 0.313087 0.679020 0.482102 2.482102 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.679130 0.000000 2.482102 v gpio_analog_sel[9] (out) + 2.482102 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5627,13 +5487,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483781 data arrival time + -2.482102 data arrival time --------------------------------------------------------------------------------------------- - 4.233780 slack (MET) + 4.232102 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5642,10 +5502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 0.680979 0.483825 2.483825 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.681091 0.000000 2.483825 v gpio_dm0[11] (out) - 2.483825 data arrival time + 9 0.311750 0.677643 0.482256 2.482256 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.677752 0.000000 2.482256 v gpio_analog_pol[7] (out) + 2.482256 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5655,13 +5515,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483825 data arrival time + -2.482256 data arrival time --------------------------------------------------------------------------------------------- - 4.233825 slack (MET) + 4.232255 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5670,10 +5530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 0.680979 0.483854 2.483854 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.681091 0.000000 2.483854 v gpio_analog_en[11] (out) - 2.483854 data arrival time + 9 0.313637 0.680301 0.482282 2.482282 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.680408 0.000000 2.482282 v gpio_oeb[2] (out) + 2.482282 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5683,13 +5543,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483854 data arrival time + -2.482282 data arrival time --------------------------------------------------------------------------------------------- - 4.233854 slack (MET) + 4.232282 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5698,10 +5558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 0.682422 0.483867 2.483867 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.682501 0.000000 2.483867 v gpio_analog_sel[12] (out) - 2.483867 data arrival time + 9 0.312938 0.679017 0.482332 2.482332 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.679139 0.000000 2.482332 v gpio_analog_pol[3] (out) + 2.482332 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5711,13 +5571,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483867 data arrival time + -2.482332 data arrival time --------------------------------------------------------------------------------------------- - 4.233867 slack (MET) + 4.232331 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5726,10 +5586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314006 0.680979 0.483922 2.483922 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.681092 0.000000 2.483922 v gpio_slow_sel[11] (out) - 2.483922 data arrival time + 9 0.313087 0.679020 0.482382 2.482382 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.679133 0.000000 2.482382 v gpio_analog_pol[9] (out) + 2.482382 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5739,13 +5599,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483922 data arrival time + -2.482382 data arrival time --------------------------------------------------------------------------------------------- - 4.233922 slack (MET) + 4.232383 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5754,10 +5614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 0.682422 0.484136 2.484136 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.682508 0.000000 2.484136 v gpio_analog_pol[12] (out) - 2.484136 data arrival time + 9 0.312219 0.679510 0.482379 2.482379 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.679672 0.000000 2.482379 v gpio_analog_sel[8] (out) + 2.482379 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5767,13 +5627,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484136 data arrival time + -2.482379 data arrival time --------------------------------------------------------------------------------------------- - 4.234136 slack (MET) + 4.232379 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5782,10 +5642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 0.682422 0.484174 2.484174 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.682509 0.000000 2.484174 v gpio_dm0[12] (out) - 2.484174 data arrival time + 9 0.312938 0.679017 0.482375 2.482375 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.679140 0.000000 2.482375 v gpio_dm0[3] (out) + 2.482375 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5795,13 +5655,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484174 data arrival time + -2.482375 data arrival time --------------------------------------------------------------------------------------------- - 4.234174 slack (MET) + 4.232375 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5810,10 +5670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 0.682422 0.484251 2.484251 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.682512 0.000000 2.484251 v gpio_analog_en[12] (out) - 2.484251 data arrival time + 9 0.313637 0.680301 0.482399 2.482399 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.680409 0.000000 2.482399 v gpio_ib_mode_sel[2] (out) + 2.482399 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5823,13 +5683,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484251 data arrival time + -2.482399 data arrival time --------------------------------------------------------------------------------------------- - 4.234251 slack (MET) + 4.232399 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5838,10 +5698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313844 0.682422 0.484277 2.484277 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.682512 0.000000 2.484277 v gpio_slow_sel[12] (out) - 2.484277 data arrival time + 9 0.312938 0.679017 0.482405 2.482404 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.679140 0.000000 2.482404 v gpio_analog_en[3] (out) + 2.482404 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5851,13 +5711,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484277 data arrival time + -2.482404 data arrival time --------------------------------------------------------------------------------------------- - 4.234277 slack (MET) + 4.232405 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5866,10 +5726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 0.819538 0.577951 2.577951 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.819609 0.000000 2.577951 v gpio_ib_mode_sel[13] (out) - 2.577951 data arrival time + 9 0.313087 0.679020 0.482433 2.482433 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.679133 0.000000 2.482433 v gpio_dm0[9] (out) + 2.482433 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5879,13 +5739,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.577951 data arrival time + -2.482433 data arrival time --------------------------------------------------------------------------------------------- - 4.327951 slack (MET) + 4.232432 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5894,10 +5754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 0.820296 0.578080 2.578080 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.820301 0.000000 2.578080 v gpio_ib_mode_sel[14] (out) - 2.578080 data arrival time + 9 0.314619 0.683773 0.482447 2.482447 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.683787 0.000000 2.482447 v gpio_ib_mode_sel[24] (out) + 2.482447 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5907,13 +5767,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.578080 data arrival time + -2.482447 data arrival time --------------------------------------------------------------------------------------------- - 4.328079 slack (MET) + 4.232448 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5922,10 +5782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 0.819538 0.578153 2.578153 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.819614 0.000000 2.578153 v gpio_vtrip_sel[13] (out) - 2.578153 data arrival time + 9 0.313087 0.679020 0.482466 2.482466 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.679133 0.000000 2.482466 v gpio_analog_en[9] (out) + 2.482466 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5935,13 +5795,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.578153 data arrival time + -2.482466 data arrival time --------------------------------------------------------------------------------------------- - 4.328153 slack (MET) + 4.232466 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5950,10 +5810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 0.820296 0.579154 2.579154 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.820309 0.000000 2.579154 v gpio_vtrip_sel[14] (out) - 2.579154 data arrival time + 9 0.312249 0.678088 0.482470 2.482470 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.678143 0.000000 2.482470 v gpio_slow_sel[10] (out) + 2.482470 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5963,13 +5823,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.579154 data arrival time + -2.482470 data arrival time --------------------------------------------------------------------------------------------- - 4.329154 slack (MET) + 4.232470 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5978,10 +5838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 0.821030 0.579572 2.579572 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.821040 0.000000 2.579572 v gpio_ib_mode_sel[17] (out) - 2.579572 data arrival time + 9 0.312938 0.679017 0.482470 2.482470 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.679141 0.000000 2.482470 v gpio_slow_sel[3] (out) + 2.482470 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5991,13 +5851,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.579572 data arrival time + -2.482470 data arrival time --------------------------------------------------------------------------------------------- - 4.329572 slack (MET) + 4.232470 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6006,10 +5866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 0.823314 0.579588 2.579588 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.823330 0.000000 2.579588 v gpio_ib_mode_sel[24] (out) - 2.579588 data arrival time + 9 0.311750 0.677643 0.482502 2.482502 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.677760 0.000000 2.482502 v gpio_dm0[7] (out) + 2.482502 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6019,13 +5879,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.579588 data arrival time + -2.482502 data arrival time --------------------------------------------------------------------------------------------- - 4.329588 slack (MET) + 4.232502 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6034,10 +5894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 0.820861 0.579666 2.579666 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.820873 0.000000 2.579666 v gpio_ib_mode_sel[16] (out) - 2.579666 data arrival time + 9 0.313637 0.680301 0.482502 2.482502 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.680410 0.000000 2.482502 v gpio_vtrip_sel[2] (out) + 2.482502 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6047,13 +5907,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.579666 data arrival time + -2.482502 data arrival time --------------------------------------------------------------------------------------------- - 4.329666 slack (MET) + 4.232502 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6062,10 +5922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 0.823120 0.580040 2.580040 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.823133 0.000000 2.580040 v gpio_ib_mode_sel[33] (out) - 2.580040 data arrival time + 9 0.314619 0.683773 0.482511 2.482511 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.683788 0.000000 2.482511 v gpio_oeb[24] (out) + 2.482511 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6075,13 +5935,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580040 data arrival time + -2.482511 data arrival time --------------------------------------------------------------------------------------------- - 4.330040 slack (MET) + 4.232512 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6090,10 +5950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 0.819538 0.580352 2.580352 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.819676 0.000000 2.580352 v gpio_out[13] (out) - 2.580352 data arrival time + 9 0.314619 0.683773 0.482556 2.482556 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.683788 0.000000 2.482556 v gpio_vtrip_sel[24] (out) + 2.482556 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6103,13 +5963,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580352 data arrival time + -2.482556 data arrival time --------------------------------------------------------------------------------------------- - 4.330351 slack (MET) + 4.232556 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6118,10 +5978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 0.821030 0.580352 2.580353 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.821047 0.000000 2.580353 v gpio_vtrip_sel[17] (out) - 2.580353 data arrival time + 9 0.313087 0.679020 0.482579 2.482579 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.679134 0.000000 2.482579 v gpio_slow_sel[9] (out) + 2.482579 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6131,13 +5991,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580353 data arrival time + -2.482579 data arrival time --------------------------------------------------------------------------------------------- - 4.330352 slack (MET) + 4.232579 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6146,10 +6006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 0.823314 0.580402 2.580402 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.823340 0.000000 2.580402 v gpio_vtrip_sel[24] (out) - 2.580402 data arrival time + 9 0.311750 0.677643 0.482668 2.482668 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.677765 0.000000 2.482668 v gpio_analog_en[7] (out) + 2.482668 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6159,13 +6019,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580402 data arrival time + -2.482668 data arrival time --------------------------------------------------------------------------------------------- - 4.330402 slack (MET) + 4.232668 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6174,10 +6034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 0.820861 0.580447 2.580447 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.820882 0.000000 2.580447 v gpio_vtrip_sel[16] (out) - 2.580447 data arrival time + 9 0.312219 0.679510 0.482799 2.482799 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.679689 0.000000 2.482799 v gpio_analog_pol[8] (out) + 2.482799 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6187,13 +6047,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580447 data arrival time + -2.482799 data arrival time --------------------------------------------------------------------------------------------- - 4.330447 slack (MET) + 4.232799 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6202,10 +6062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 0.823864 0.580694 2.580694 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.823876 0.000000 2.580694 v gpio_vtrip_sel[28] (out) - 2.580694 data arrival time + 9 0.313637 0.680301 0.482809 2.482809 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.680412 0.000000 2.482809 v gpio_holdover[2] (out) + 2.482809 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6215,13 +6075,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580694 data arrival time + -2.482809 data arrival time --------------------------------------------------------------------------------------------- - 4.330694 slack (MET) + 4.232809 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6230,10 +6090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 0.824555 0.580729 2.580729 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.824568 0.000000 2.580729 v gpio_ib_mode_sel[31] (out) - 2.580729 data arrival time + 9 0.311750 0.677643 0.482811 2.482811 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.677770 0.000000 2.482811 v gpio_slow_sel[7] (out) + 2.482811 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6243,13 +6103,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580729 data arrival time + -2.482811 data arrival time --------------------------------------------------------------------------------------------- - 4.330729 slack (MET) + 4.232811 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6258,10 +6118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 0.824971 0.580804 2.580804 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.824983 0.000000 2.580804 v gpio_ib_mode_sel[34] (out) - 2.580804 data arrival time + 9 0.312219 0.679510 0.482847 2.482847 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.679691 0.000000 2.482847 v gpio_dm0[8] (out) + 2.482847 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6271,13 +6131,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580804 data arrival time + -2.482847 data arrival time --------------------------------------------------------------------------------------------- - 4.330804 slack (MET) + 4.232847 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6286,10 +6146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 0.821964 0.580853 2.580853 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.821976 0.000000 2.580853 v gpio_ib_mode_sel[18] (out) - 2.580853 data arrival time + 9 0.312219 0.679510 0.482940 2.482940 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.679695 0.000000 2.482940 v gpio_analog_en[8] (out) + 2.482940 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6299,13 +6159,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580853 data arrival time + -2.482940 data arrival time --------------------------------------------------------------------------------------------- - 4.330853 slack (MET) + 4.232939 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6314,10 +6174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 0.819538 0.580913 2.580913 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.819695 0.000000 2.580913 v gpio_holdover[13] (out) - 2.580913 data arrival time + 9 0.313637 0.680301 0.482949 2.482949 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.680413 0.000000 2.482949 v gpio_analog_sel[2] (out) + 2.482949 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6327,13 +6187,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580913 data arrival time + -2.482949 data arrival time --------------------------------------------------------------------------------------------- - 4.330914 slack (MET) + 4.232949 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6342,10 +6202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 0.822955 0.580955 2.580955 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.822960 0.000000 2.580955 v gpio_ib_mode_sel[0] (out) - 2.580955 data arrival time + 9 0.312219 0.679510 0.483007 2.483007 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.679698 0.000000 2.483007 v gpio_slow_sel[8] (out) + 2.483007 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6355,13 +6215,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580955 data arrival time + -2.483007 data arrival time --------------------------------------------------------------------------------------------- - 4.330955 slack (MET) + 4.233007 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6370,10 +6230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 0.823864 0.580952 2.580952 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.823879 0.000000 2.580952 v gpio_ib_mode_sel[28] (out) - 2.580952 data arrival time + 9 0.313637 0.680301 0.483304 2.483304 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.680416 0.000000 2.483304 v gpio_dm0[2] (out) + 2.483304 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6383,13 +6243,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580952 data arrival time + -2.483304 data arrival time --------------------------------------------------------------------------------------------- - 4.330953 slack (MET) + 4.233304 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6398,10 +6258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 0.823120 0.580985 2.580985 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.823144 0.000000 2.580985 v gpio_vtrip_sel[33] (out) - 2.580985 data arrival time + 9 0.313637 0.680301 0.483310 2.483310 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.680416 0.000000 2.483310 v gpio_analog_en[2] (out) + 2.483310 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6411,13 +6271,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580985 data arrival time + -2.483310 data arrival time --------------------------------------------------------------------------------------------- - 4.330985 slack (MET) + 4.233310 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6426,10 +6286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 0.821593 0.581015 2.581015 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.821599 0.000000 2.581015 v gpio_ib_mode_sel[38] (out) - 2.581015 data arrival time + 9 0.313637 0.680301 0.483374 2.483374 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.680417 0.000000 2.483374 v gpio_slow_sel[2] (out) + 2.483374 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6439,13 +6299,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581015 data arrival time + -2.483374 data arrival time --------------------------------------------------------------------------------------------- - 4.331015 slack (MET) + 4.233375 slack (MET) Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6454,10 +6314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 0.824180 0.581043 2.581043 v gpio_loopback_zero[30] (in) + 9 0.313905 0.682362 0.483412 2.483412 v gpio_loopback_zero[30] (in) gpio_loopback_zero[30] (net) - 0.824192 0.000000 2.581043 v gpio_ib_mode_sel[30] (out) - 2.581043 data arrival time + 0.682416 0.000000 2.483412 v gpio_holdover[30] (out) + 2.483412 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6467,13 +6327,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581043 data arrival time + -2.483412 data arrival time --------------------------------------------------------------------------------------------- - 4.331043 slack (MET) + 4.233412 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6482,10 +6342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 0.820296 0.581118 2.581118 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.820336 0.000000 2.581118 v gpio_out[14] (out) - 2.581118 data arrival time + 9 0.313637 0.680301 0.483416 2.483416 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.680417 0.000000 2.483416 v gpio_analog_pol[2] (out) + 2.483416 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6495,13 +6355,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581118 data arrival time + -2.483416 data arrival time --------------------------------------------------------------------------------------------- - 4.331118 slack (MET) + 4.233417 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6510,10 +6370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 0.821593 0.581160 2.581160 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.821599 0.000000 2.581160 v gpio_vtrip_sel[38] (out) - 2.581160 data arrival time + 9 0.314183 0.683784 0.483673 2.483673 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.683980 0.000000 2.483673 v gpio_oeb[34] (out) + 2.483673 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6523,13 +6383,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581160 data arrival time + -2.483673 data arrival time --------------------------------------------------------------------------------------------- - 4.331160 slack (MET) + 4.233673 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6538,10 +6398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 0.821196 0.581167 2.581167 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.821210 0.000000 2.581167 v gpio_ib_mode_sel[43] (out) - 2.581167 data arrival time + 9 0.316263 0.687360 0.483995 2.483995 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.687366 0.000000 2.483995 v gpio_oeb[27] (out) + 2.483995 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6551,13 +6411,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581167 data arrival time + -2.483995 data arrival time --------------------------------------------------------------------------------------------- - 4.331167 slack (MET) + 4.233995 slack (MET) Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6566,10 +6426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 0.824180 0.581176 2.581177 v gpio_loopback_zero[30] (in) + 9 0.313905 0.682362 0.484105 2.484105 v gpio_loopback_zero[30] (in) gpio_loopback_zero[30] (net) - 0.824193 0.000000 2.581177 v gpio_vtrip_sel[30] (out) - 2.581177 data arrival time + 0.682433 0.000000 2.484105 v gpio_analog_sel[30] (out) + 2.484105 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6579,13 +6439,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581177 data arrival time + -2.484105 data arrival time --------------------------------------------------------------------------------------------- - 4.331176 slack (MET) + 4.234105 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6594,10 +6454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 0.822955 0.581224 2.581224 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.822962 0.000000 2.581224 v gpio_vtrip_sel[0] (out) - 2.581224 data arrival time + 9 0.314183 0.683784 0.484322 2.484322 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.684008 0.000000 2.484322 v gpio_ib_mode_sel[34] (out) + 2.484322 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6607,13 +6467,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581224 data arrival time + -2.484322 data arrival time --------------------------------------------------------------------------------------------- - 4.331224 slack (MET) + 4.234322 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6622,10 +6482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 0.819068 0.581285 2.581285 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.819198 0.000000 2.581285 v gpio_ib_mode_sel[40] (out) - 2.581285 data arrival time + 9 0.314619 0.683773 0.484418 2.484418 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.683818 0.000000 2.484418 v gpio_holdover[24] (out) + 2.484418 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6635,13 +6495,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581285 data arrival time + -2.484418 data arrival time --------------------------------------------------------------------------------------------- - 4.331285 slack (MET) + 4.234417 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6650,10 +6510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 0.819220 0.581395 2.581395 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.819350 0.000000 2.581395 v gpio_ib_mode_sel[41] (out) - 2.581395 data arrival time + 9 0.316263 0.687360 0.484570 2.484570 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.687371 0.000000 2.484570 v gpio_ib_mode_sel[27] (out) + 2.484570 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6663,13 +6523,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581395 data arrival time + -2.484570 data arrival time --------------------------------------------------------------------------------------------- - 4.331395 slack (MET) + 4.234570 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6678,10 +6538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 0.819068 0.581430 2.581430 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.819199 0.000000 2.581430 v gpio_vtrip_sel[40] (out) - 2.581430 data arrival time + 9 0.314183 0.683784 0.484597 2.484597 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.684021 0.000000 2.484597 v gpio_vtrip_sel[34] (out) + 2.484597 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6691,13 +6551,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581430 data arrival time + -2.484597 data arrival time --------------------------------------------------------------------------------------------- - 4.331429 slack (MET) + 4.234598 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6706,10 +6566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 0.823493 0.581451 2.581451 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.823506 0.000000 2.581451 v gpio_ib_mode_sel[23] (out) - 2.581451 data arrival time + 9 0.314619 0.683773 0.484785 2.484785 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.683826 0.000000 2.484785 v gpio_analog_sel[24] (out) + 2.484785 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6719,13 +6579,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581451 data arrival time + -2.484785 data arrival time --------------------------------------------------------------------------------------------- - 4.331451 slack (MET) + 4.234785 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6734,10 +6594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 0.820861 0.581453 2.581453 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.820897 0.000000 2.581453 v gpio_out[16] (out) - 2.581453 data arrival time + 9 0.314183 0.683784 0.484893 2.484894 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.684035 0.000000 2.484894 v gpio_holdover[34] (out) + 2.484894 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6747,13 +6607,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581453 data arrival time + -2.484894 data arrival time --------------------------------------------------------------------------------------------- - 4.331453 slack (MET) + 4.234893 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6762,10 +6622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 0.825700 0.581460 2.581460 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.825717 0.000000 2.581460 v gpio_ib_mode_sel[29] (out) - 2.581460 data arrival time + 9 0.314183 0.683784 0.485039 2.485039 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.684042 0.000000 2.485039 v gpio_analog_sel[34] (out) + 2.485039 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6775,13 +6635,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581460 data arrival time + -2.485039 data arrival time --------------------------------------------------------------------------------------------- - 4.331460 slack (MET) + 4.235039 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6790,10 +6650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 0.825865 0.581500 2.581500 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.825878 0.000000 2.581500 v gpio_ib_mode_sel[36] (out) - 2.581500 data arrival time + 9 0.316693 0.688297 0.485045 2.485045 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.688307 0.000000 2.485045 v gpio_oeb[33] (out) + 2.485045 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6803,13 +6663,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581500 data arrival time + -2.485045 data arrival time --------------------------------------------------------------------------------------------- - 4.331500 slack (MET) + 4.235045 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6818,10 +6678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 0.819220 0.581540 2.581540 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.819351 0.000000 2.581540 v gpio_vtrip_sel[41] (out) - 2.581540 data arrival time + 9 0.316263 0.687360 0.485147 2.485147 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.687377 0.000000 2.485147 v gpio_vtrip_sel[27] (out) + 2.485147 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6831,13 +6691,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581540 data arrival time + -2.485147 data arrival time --------------------------------------------------------------------------------------------- - 4.331540 slack (MET) + 4.235147 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6846,10 +6706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 0.824555 0.581545 2.581545 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.824577 0.000000 2.581545 v gpio_vtrip_sel[31] (out) - 2.581545 data arrival time + 9 0.314183 0.683784 0.485292 2.485291 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.684055 0.000000 2.485291 v gpio_analog_pol[34] (out) + 2.485291 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6859,13 +6719,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581545 data arrival time + -2.485291 data arrival time --------------------------------------------------------------------------------------------- - 4.331545 slack (MET) + 4.235291 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6874,10 +6734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 0.819538 0.581581 2.581581 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.819719 0.000000 2.581581 v gpio_dm2[13] (out) - 2.581581 data arrival time + 9 0.314183 0.683784 0.485337 2.485337 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.684057 0.000000 2.485337 v gpio_dm0[34] (out) + 2.485337 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6887,13 +6747,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581581 data arrival time + -2.485337 data arrival time --------------------------------------------------------------------------------------------- - 4.331581 slack (MET) + 4.235337 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6902,10 +6762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 0.821030 0.581608 2.581608 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.821065 0.000000 2.581608 v gpio_out[17] (out) - 2.581608 data arrival time + 9 0.314183 0.683784 0.485368 2.485368 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.684059 0.000000 2.485368 v gpio_analog_en[34] (out) + 2.485368 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6915,13 +6775,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581608 data arrival time + -2.485368 data arrival time --------------------------------------------------------------------------------------------- - 4.331608 slack (MET) + 4.235368 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6930,10 +6790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 0.825870 0.581619 2.581619 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.825884 0.000000 2.581619 v gpio_ib_mode_sel[27] (out) - 2.581619 data arrival time + 9 0.314183 0.683784 0.485577 2.485577 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.684069 0.000000 2.485577 v gpio_slow_sel[34] (out) + 2.485577 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6943,13 +6803,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581619 data arrival time + -2.485577 data arrival time --------------------------------------------------------------------------------------------- - 4.331619 slack (MET) + 4.235577 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6958,10 +6818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 0.821964 0.581634 2.581634 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.821985 0.000000 2.581634 v gpio_vtrip_sel[18] (out) - 2.581634 data arrival time + 9 0.313905 0.682362 0.485598 2.485598 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.682476 0.000000 2.485598 v gpio_analog_pol[30] (out) + 2.485598 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6971,13 +6831,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581634 data arrival time + -2.485598 data arrival time --------------------------------------------------------------------------------------------- - 4.331635 slack (MET) + 4.235598 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6986,10 +6846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 0.820296 0.581680 2.581680 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.820346 0.000000 2.581680 v gpio_holdover[14] (out) - 2.581680 data arrival time + 9 0.316216 0.686753 0.485601 2.485601 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.686763 0.000000 2.485601 v gpio_oeb[32] (out) + 2.485601 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6999,13 +6859,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581680 data arrival time + -2.485601 data arrival time --------------------------------------------------------------------------------------------- - 4.331680 slack (MET) + 4.235600 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7014,10 +6874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 0.819068 0.581781 2.581781 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.819202 0.000000 2.581781 v gpio_out[40] (out) - 2.581781 data arrival time + 9 0.313905 0.682362 0.485843 2.485843 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.682484 0.000000 2.485843 v gpio_dm0[30] (out) + 2.485843 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7027,13 +6887,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581781 data arrival time + -2.485843 data arrival time --------------------------------------------------------------------------------------------- - 4.331780 slack (MET) + 4.235843 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7042,10 +6902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 0.824971 0.581798 2.581798 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.824995 0.000000 2.581798 v gpio_vtrip_sel[34] (out) - 2.581798 data arrival time + 9 0.316216 0.686753 0.485899 2.485899 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.686766 0.000000 2.485899 v gpio_ib_mode_sel[32] (out) + 2.485899 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7055,13 +6915,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581798 data arrival time + -2.485899 data arrival time --------------------------------------------------------------------------------------------- - 4.331798 slack (MET) + 4.235899 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7070,10 +6930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 0.821593 0.581805 2.581805 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.821605 0.000000 2.581805 v gpio_out[38] (out) - 2.581805 data arrival time + 9 0.316693 0.688297 0.485973 2.485973 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.688317 0.000000 2.485973 v gpio_ib_mode_sel[33] (out) + 2.485973 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7083,13 +6943,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581805 data arrival time + -2.485973 data arrival time --------------------------------------------------------------------------------------------- - 4.331805 slack (MET) + 4.235973 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7098,10 +6958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 0.819068 0.581881 2.581881 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.819203 0.000000 2.581881 v gpio_holdover[40] (out) - 2.581881 data arrival time + 9 0.316216 0.686753 0.486002 2.486002 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.686767 0.000000 2.486002 v gpio_vtrip_sel[32] (out) + 2.486002 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7111,13 +6971,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581881 data arrival time + -2.486002 data arrival time --------------------------------------------------------------------------------------------- - 4.331881 slack (MET) + 4.236002 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7126,10 +6986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 0.819220 0.581891 2.581891 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.819354 0.000000 2.581891 v gpio_out[41] (out) - 2.581891 data arrival time + 9 0.313905 0.682362 0.486007 2.486007 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.682490 0.000000 2.486007 v gpio_analog_en[30] (out) + 2.486007 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7139,13 +6999,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581891 data arrival time + -2.486007 data arrival time --------------------------------------------------------------------------------------------- - 4.331891 slack (MET) + 4.236007 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7154,10 +7014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 0.819538 0.581933 2.581933 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.819732 0.000000 2.581933 v gpio_analog_sel[13] (out) - 2.581933 data arrival time + 9 0.316693 0.688297 0.486152 2.486152 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.688320 0.000000 2.486152 v gpio_vtrip_sel[33] (out) + 2.486152 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7167,13 +7027,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581933 data arrival time + -2.486152 data arrival time --------------------------------------------------------------------------------------------- - 4.331933 slack (MET) + 4.236152 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7182,10 +7042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 0.819068 0.581982 2.581982 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.819204 0.000000 2.581982 v gpio_dm2[40] (out) - 2.581982 data arrival time + 9 0.316903 0.688352 0.486294 2.486294 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.688362 0.000000 2.486294 v gpio_ib_mode_sel[28] (out) + 2.486294 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7195,13 +7055,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581982 data arrival time + -2.486294 data arrival time --------------------------------------------------------------------------------------------- - 4.331982 slack (MET) + 4.236294 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7210,10 +7070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 0.820861 0.581988 2.581988 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.820906 0.000000 2.581988 v gpio_holdover[16] (out) - 2.581988 data arrival time + 9 0.316216 0.686753 0.486309 2.486309 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.686771 0.000000 2.486309 v gpio_holdover[32] (out) + 2.486309 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7223,13 +7083,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581988 data arrival time + -2.486309 data arrival time --------------------------------------------------------------------------------------------- - 4.331988 slack (MET) + 4.236308 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7238,10 +7098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 0.819220 0.581991 2.581991 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.819354 0.000000 2.581991 v gpio_holdover[41] (out) - 2.581991 data arrival time + 9 0.314619 0.683773 0.486345 2.486345 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.683866 0.000000 2.486345 v gpio_analog_pol[24] (out) + 2.486345 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7251,13 +7111,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581991 data arrival time + -2.486345 data arrival time --------------------------------------------------------------------------------------------- - 4.331991 slack (MET) + 4.236345 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7266,10 +7126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 0.819068 0.582069 2.582069 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.819205 0.000000 2.582069 v gpio_analog_sel[40] (out) - 2.582069 data arrival time + 9 0.313905 0.682362 0.486382 2.486382 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.682503 0.000000 2.486382 v gpio_slow_sel[30] (out) + 2.486382 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7279,13 +7139,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582069 data arrival time + -2.486382 data arrival time --------------------------------------------------------------------------------------------- - 4.332069 slack (MET) + 4.236382 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7294,10 +7154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 0.819220 0.582092 2.582092 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.819355 0.000000 2.582092 v gpio_dm2[41] (out) - 2.582092 data arrival time + 9 0.316903 0.688352 0.486405 2.486405 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.688363 0.000000 2.486405 v gpio_oeb[28] (out) + 2.486405 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7307,13 +7167,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582092 data arrival time + -2.486405 data arrival time --------------------------------------------------------------------------------------------- - 4.332092 slack (MET) + 4.236405 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7322,10 +7182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 0.821030 0.582142 2.582142 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.821074 0.000000 2.582142 v gpio_holdover[17] (out) - 2.582142 data arrival time + 9 0.316903 0.688352 0.486418 2.486418 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.688363 0.000000 2.486418 v gpio_vtrip_sel[28] (out) + 2.486418 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7335,13 +7195,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582142 data arrival time + -2.486418 data arrival time --------------------------------------------------------------------------------------------- - 4.332142 slack (MET) + 4.236418 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7350,10 +7210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 0.819220 0.582179 2.582179 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.819356 0.000000 2.582179 v gpio_analog_sel[41] (out) - 2.582179 data arrival time + 9 0.316216 0.686753 0.486532 2.486532 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.686774 0.000000 2.486532 v gpio_analog_sel[32] (out) + 2.486532 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7363,14 +7223,14 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582179 data arrival time + -2.486532 data arrival time --------------------------------------------------------------------------------------------- - 4.332179 slack (MET) + 4.236532 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ Path Type: min Fanout Cap Slew Delay Time Description @@ -7378,10 +7238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 0.823493 0.582231 2.582231 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.823515 0.000000 2.582231 v gpio_vtrip_sel[23] (out) - 2.582231 data arrival time + 9 0.314619 0.683773 0.486607 2.486607 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.683874 0.000000 2.486607 v gpio_dm0[24] (out) + 2.486607 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7391,13 +7251,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582231 data arrival time + -2.486607 data arrival time --------------------------------------------------------------------------------------------- - 4.332231 slack (MET) + 4.236607 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7406,10 +7266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 0.820296 0.582251 2.582251 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.820358 0.000000 2.582251 v gpio_dm2[14] (out) - 2.582251 data arrival time + 9 0.314619 0.683773 0.486754 2.486754 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.683878 0.000000 2.486754 v gpio_analog_en[24] (out) + 2.486754 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7419,13 +7279,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582251 data arrival time + -2.486754 data arrival time --------------------------------------------------------------------------------------------- - 4.332251 slack (MET) + 4.236754 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7434,10 +7294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 0.825700 0.582277 2.582277 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.825727 0.000000 2.582277 v gpio_vtrip_sel[29] (out) - 2.582277 data arrival time + 9 0.316263 0.687360 0.486931 2.486931 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.687407 0.000000 2.486931 v gpio_holdover[27] (out) + 2.486931 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7447,13 +7307,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582277 data arrival time + -2.486931 data arrival time --------------------------------------------------------------------------------------------- - 4.332277 slack (MET) + 4.236931 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7462,10 +7322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 0.824796 0.582344 2.582344 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.824812 0.000000 2.582344 v gpio_ib_mode_sel[21] (out) - 2.582344 data arrival time + 9 0.317784 0.690513 0.486981 2.486981 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.690522 0.000000 2.486981 v gpio_oeb[25] (out) + 2.486981 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7475,13 +7335,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582344 data arrival time + -2.486981 data arrival time --------------------------------------------------------------------------------------------- - 4.332344 slack (MET) + 4.236980 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7490,10 +7350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 0.819068 0.582387 2.582387 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.819208 0.000000 2.582387 v gpio_analog_pol[40] (out) - 2.582387 data arrival time + 9 0.314619 0.683773 0.487158 2.487158 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.683891 0.000000 2.487158 v gpio_slow_sel[24] (out) + 2.487158 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7503,13 +7363,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582387 data arrival time + -2.487158 data arrival time --------------------------------------------------------------------------------------------- - 4.332387 slack (MET) + 4.237157 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7518,10 +7378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 0.821964 0.582405 2.582405 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.821996 0.000000 2.582405 v gpio_out[18] (out) - 2.582405 data arrival time + 9 0.316263 0.687360 0.487739 2.487739 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.687425 0.000000 2.487739 v gpio_analog_sel[27] (out) + 2.487739 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7531,13 +7391,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582405 data arrival time + -2.487739 data arrival time --------------------------------------------------------------------------------------------- - 4.332405 slack (MET) + 4.237739 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7546,10 +7406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 0.825870 0.582434 2.582434 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.825894 0.000000 2.582434 v gpio_vtrip_sel[27] (out) - 2.582434 data arrival time + 9 0.317784 0.690513 0.487772 2.487772 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.690530 0.000000 2.487772 v gpio_ib_mode_sel[25] (out) + 2.487772 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7559,13 +7419,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582434 data arrival time + -2.487772 data arrival time --------------------------------------------------------------------------------------------- - 4.332434 slack (MET) + 4.237772 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7574,10 +7434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 0.823314 0.582439 2.582439 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.823376 0.000000 2.582439 v gpio_out[24] (out) - 2.582439 data arrival time + 9 0.316693 0.688297 0.488072 2.488072 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.688355 0.000000 2.488072 v gpio_holdover[33] (out) + 2.488072 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7587,13 +7447,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582439 data arrival time + -2.488072 data arrival time --------------------------------------------------------------------------------------------- - 4.332438 slack (MET) + 4.238072 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7602,10 +7462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 0.819068 0.582445 2.582445 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.819208 0.000000 2.582445 v gpio_dm0[40] (out) - 2.582445 data arrival time + 9 0.316216 0.686753 0.488119 2.488119 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.686801 0.000000 2.488119 v gpio_analog_pol[32] (out) + 2.488119 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7615,13 +7475,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582445 data arrival time + -2.488119 data arrival time --------------------------------------------------------------------------------------------- - 4.332445 slack (MET) + 4.238119 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7630,10 +7490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 0.821196 0.582449 2.582449 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.821226 0.000000 2.582449 v gpio_vtrip_sel[43] (out) - 2.582449 data arrival time + 9 0.317784 0.690513 0.488355 2.488355 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.690538 0.000000 2.488355 v gpio_vtrip_sel[25] (out) + 2.488355 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7643,13 +7503,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582449 data arrival time + -2.488355 data arrival time --------------------------------------------------------------------------------------------- - 4.332449 slack (MET) + 4.238355 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7658,10 +7518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 0.825865 0.582457 2.582457 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.825889 0.000000 2.582457 v gpio_vtrip_sel[36] (out) - 2.582457 data arrival time + 9 0.316216 0.686753 0.488365 2.488365 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.686807 0.000000 2.488365 v gpio_dm0[32] (out) + 2.488365 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7671,13 +7531,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582457 data arrival time + -2.488365 data arrival time --------------------------------------------------------------------------------------------- - 4.332456 slack (MET) + 4.238365 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7686,10 +7546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 0.826063 0.582479 2.582479 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.826073 0.000000 2.582479 v gpio_ib_mode_sel[37] (out) - 2.582479 data arrival time + 9 0.316903 0.688352 0.488416 2.488416 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.688391 0.000000 2.488416 v gpio_holdover[28] (out) + 2.488416 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7699,13 +7559,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582479 data arrival time + -2.488416 data arrival time --------------------------------------------------------------------------------------------- - 4.332479 slack (MET) + 4.238416 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7714,10 +7574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 0.819068 0.582488 2.582488 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.819209 0.000000 2.582488 v gpio_analog_en[40] (out) - 2.582488 data arrival time + 9 0.316216 0.686753 0.488530 2.488530 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.686810 0.000000 2.488530 v gpio_analog_en[32] (out) + 2.488530 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7727,13 +7587,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582488 data arrival time + -2.488530 data arrival time --------------------------------------------------------------------------------------------- - 4.332488 slack (MET) + 4.238531 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7742,10 +7602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 0.819220 0.582497 2.582497 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.819359 0.000000 2.582497 v gpio_analog_pol[41] (out) - 2.582497 data arrival time + 9 0.316903 0.688352 0.488715 2.488715 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.688397 0.000000 2.488715 v gpio_analog_sel[28] (out) + 2.488715 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7755,13 +7615,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582497 data arrival time + -2.488715 data arrival time --------------------------------------------------------------------------------------------- - 4.332497 slack (MET) + 4.238714 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7770,10 +7630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 0.820861 0.582534 2.582535 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.820917 0.000000 2.582535 v gpio_dm2[16] (out) - 2.582535 data arrival time + 9 0.316216 0.686753 0.488925 2.488925 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.686820 0.000000 2.488925 v gpio_slow_sel[32] (out) + 2.488925 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7783,13 +7643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582535 data arrival time + -2.488925 data arrival time --------------------------------------------------------------------------------------------- - 4.332534 slack (MET) + 4.238925 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7798,10 +7658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 0.819068 0.582539 2.582539 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.819209 0.000000 2.582539 v gpio_dm1[40] (out) - 2.582539 data arrival time + 9 0.316693 0.688297 0.488958 2.488958 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.688377 0.000000 2.488958 v gpio_analog_sel[33] (out) + 2.488958 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7811,13 +7671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582539 data arrival time + -2.488958 data arrival time --------------------------------------------------------------------------------------------- - 4.332539 slack (MET) + 4.238958 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7826,10 +7686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 0.824613 0.582542 2.582542 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.824626 0.000000 2.582542 v gpio_ib_mode_sel[22] (out) - 2.582542 data arrival time + 9 0.316903 0.688352 0.489049 2.489049 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.688404 0.000000 2.489049 v gpio_analog_pol[28] (out) + 2.489049 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7839,13 +7699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582542 data arrival time + -2.489049 data arrival time --------------------------------------------------------------------------------------------- - 4.332542 slack (MET) + 4.239049 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7854,10 +7714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 0.819220 0.582554 2.582555 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.819360 0.000000 2.582555 v gpio_dm0[41] (out) - 2.582555 data arrival time + 9 0.318100 0.690314 0.489174 2.489174 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.690429 0.000000 2.489174 v gpio_oeb[29] (out) + 2.489174 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7867,13 +7727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582555 data arrival time + -2.489174 data arrival time --------------------------------------------------------------------------------------------- - 4.332554 slack (MET) + 4.239173 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7882,10 +7742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377832 0.819068 0.582578 2.582578 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.819210 0.000000 2.582578 v gpio_slow_sel[40] (out) - 2.582578 data arrival time + 9 0.316263 0.687360 0.489243 2.489243 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.687466 0.000000 2.489243 v gpio_analog_pol[27] (out) + 2.489243 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7895,13 +7755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582578 data arrival time + -2.489243 data arrival time --------------------------------------------------------------------------------------------- - 4.332578 slack (MET) + 4.239244 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7910,10 +7770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 0.819220 0.582598 2.582598 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.819360 0.000000 2.582598 v gpio_analog_en[41] (out) - 2.582598 data arrival time + 9 0.318100 0.690314 0.489300 2.489300 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.690430 0.000000 2.489300 v gpio_ib_mode_sel[29] (out) + 2.489300 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7923,13 +7783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582598 data arrival time + -2.489300 data arrival time --------------------------------------------------------------------------------------------- - 4.332598 slack (MET) + 4.239300 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7938,10 +7798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 0.819220 0.582649 2.582649 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.819361 0.000000 2.582649 v gpio_dm1[41] (out) - 2.582649 data arrival time + 9 0.316903 0.688352 0.489361 2.489361 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.688411 0.000000 2.489361 v gpio_dm0[28] (out) + 2.489361 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7951,13 +7811,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582649 data arrival time + -2.489361 data arrival time --------------------------------------------------------------------------------------------- - 4.332649 slack (MET) + 4.239361 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7966,10 +7826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 0.821030 0.582688 2.582688 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.821084 0.000000 2.582688 v gpio_dm2[17] (out) - 2.582688 data arrival time + 9 0.318100 0.690314 0.489412 2.489412 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.690431 0.000000 2.489412 v gpio_vtrip_sel[29] (out) + 2.489412 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7979,13 +7839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582688 data arrival time + -2.489412 data arrival time --------------------------------------------------------------------------------------------- - 4.332688 slack (MET) + 4.239412 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7994,10 +7854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377904 0.819220 0.582688 2.582688 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.819361 0.000000 2.582688 v gpio_slow_sel[41] (out) - 2.582688 data arrival time + 9 0.316693 0.688297 0.489484 2.489484 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.688392 0.000000 2.489484 v gpio_analog_en[33] (out) + 2.489484 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8007,13 +7867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582688 data arrival time + -2.489484 data arrival time --------------------------------------------------------------------------------------------- - 4.332688 slack (MET) + 4.239483 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8022,10 +7882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 0.820296 0.582742 2.582742 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.820369 0.000000 2.582742 v gpio_analog_sel[14] (out) - 2.582742 data arrival time + 9 0.316263 0.687360 0.489490 2.489490 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.687474 0.000000 2.489490 v gpio_dm0[27] (out) + 2.489490 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8035,13 +7895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582742 data arrival time + -2.489490 data arrival time --------------------------------------------------------------------------------------------- - 4.332741 slack (MET) + 4.239490 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8050,10 +7910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 0.821593 0.582742 2.582742 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.821615 0.000000 2.582742 v gpio_holdover[38] (out) - 2.582742 data arrival time + 9 0.316693 0.688297 0.489505 2.489505 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.688392 0.000000 2.489505 v gpio_slow_sel[33] (out) + 2.489505 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8063,14 +7923,14 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582742 data arrival time + -2.489505 data arrival time --------------------------------------------------------------------------------------------- - 4.332742 slack (MET) + 4.239505 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ Path Type: min Fanout Cap Slew Delay Time Description @@ -8078,10 +7938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 0.821964 0.582852 2.582852 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.822003 0.000000 2.582852 v gpio_holdover[18] (out) - 2.582852 data arrival time + 9 0.316903 0.688352 0.489527 2.489527 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.688415 0.000000 2.489527 v gpio_analog_en[28] (out) + 2.489527 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8091,13 +7951,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582852 data arrival time + -2.489527 data arrival time --------------------------------------------------------------------------------------------- - 4.332851 slack (MET) + 4.239527 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8106,10 +7966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 0.823864 0.582911 2.582911 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.823907 0.000000 2.582911 v gpio_out[28] (out) - 2.582911 data arrival time + 9 0.316693 0.688297 0.489533 2.489533 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.688393 0.000000 2.489533 v gpio_dm0[33] (out) + 2.489533 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8119,13 +7979,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582911 data arrival time + -2.489533 data arrival time --------------------------------------------------------------------------------------------- - 4.332911 slack (MET) + 4.239533 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8134,10 +7994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 0.821196 0.582961 2.582961 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.821234 0.000000 2.582961 v gpio_out[43] (out) - 2.582961 data arrival time + 9 0.318348 0.691020 0.489567 2.489567 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.691030 0.000000 2.489567 v gpio_oeb[26] (out) + 2.489567 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8147,13 +8007,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582961 data arrival time + -2.489567 data arrival time --------------------------------------------------------------------------------------------- - 4.332961 slack (MET) + 4.239567 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8162,10 +8022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 0.820861 0.583004 2.583004 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.820927 0.000000 2.583004 v gpio_analog_sel[16] (out) - 2.583004 data arrival time + 9 0.316263 0.687360 0.489629 2.489629 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.687479 0.000000 2.489629 v gpio_analog_en[27] (out) + 2.489629 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8175,13 +8035,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583004 data arrival time + -2.489629 data arrival time --------------------------------------------------------------------------------------------- - 4.333004 slack (MET) + 4.239629 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8190,10 +8050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 0.823314 0.583000 2.583000 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.823389 0.000000 2.583000 v gpio_holdover[24] (out) - 2.583000 data arrival time + 9 0.316693 0.688297 0.489645 2.489645 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.688397 0.000000 2.489645 v gpio_analog_pol[33] (out) + 2.489645 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8203,13 +8063,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583000 data arrival time + -2.489645 data arrival time --------------------------------------------------------------------------------------------- - 4.333000 slack (MET) + 4.239645 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8218,10 +8078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 0.823120 0.583023 2.583023 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.823178 0.000000 2.583023 v gpio_out[33] (out) - 2.583023 data arrival time + 9 0.318348 0.691020 0.489693 2.489692 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.691031 0.000000 2.489692 v gpio_ib_mode_sel[26] (out) + 2.489692 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8231,13 +8091,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583023 data arrival time + -2.489692 data arrival time --------------------------------------------------------------------------------------------- - 4.333023 slack (MET) + 4.239692 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8246,10 +8106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 0.825264 0.583041 2.583041 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.825280 0.000000 2.583041 v gpio_ib_mode_sel[20] (out) - 2.583041 data arrival time + 9 0.318348 0.691020 0.489805 2.489805 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.691032 0.000000 2.489805 v gpio_vtrip_sel[26] (out) + 2.489805 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8259,13 +8119,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583041 data arrival time + -2.489805 data arrival time --------------------------------------------------------------------------------------------- - 4.333042 slack (MET) + 4.239805 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8274,10 +8134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 0.821196 0.583061 2.583061 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.821236 0.000000 2.583061 v gpio_holdover[43] (out) - 2.583061 data arrival time + 9 0.318100 0.690314 0.489838 2.489838 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.690436 0.000000 2.489838 v gpio_holdover[29] (out) + 2.489838 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8287,13 +8147,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583061 data arrival time + -2.489838 data arrival time --------------------------------------------------------------------------------------------- - 4.333061 slack (MET) + 4.239838 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8302,10 +8162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 0.824796 0.583125 2.583125 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.824821 0.000000 2.583125 v gpio_vtrip_sel[21] (out) - 2.583125 data arrival time + 9 0.316263 0.687360 0.489873 2.489873 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.687487 0.000000 2.489873 v gpio_slow_sel[27] (out) + 2.489873 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8315,13 +8175,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583125 data arrival time + -2.489873 data arrival time --------------------------------------------------------------------------------------------- - 4.333125 slack (MET) + 4.239873 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8330,10 +8190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 0.821030 0.583157 2.583157 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.821094 0.000000 2.583157 v gpio_analog_sel[17] (out) - 2.583157 data arrival time + 9 0.316903 0.688352 0.489920 2.489920 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.688425 0.000000 2.489920 v gpio_slow_sel[28] (out) + 2.489920 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8343,13 +8203,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583157 data arrival time + -2.489920 data arrival time --------------------------------------------------------------------------------------------- - 4.333157 slack (MET) + 4.239921 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8358,10 +8218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 0.821196 0.583162 2.583162 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.821238 0.000000 2.583162 v gpio_dm2[43] (out) - 2.583162 data arrival time + 9 0.318100 0.690314 0.489980 2.489980 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.690437 0.000000 2.489980 v gpio_analog_sel[29] (out) + 2.489980 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8371,13 +8231,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583162 data arrival time + -2.489980 data arrival time --------------------------------------------------------------------------------------------- - 4.333162 slack (MET) + 4.239980 slack (MET) Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8386,10 +8246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 0.828201 0.583184 2.583184 v gpio_loopback_zero[25] (in) + 9 0.317784 0.690513 0.490237 2.490237 v gpio_loopback_zero[25] (in) gpio_loopback_zero[25] (net) - 0.828477 0.000000 2.583184 v gpio_ib_mode_sel[25] (out) - 2.583184 data arrival time + 0.690574 0.000000 2.490237 v gpio_holdover[25] (out) + 2.490237 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8399,13 +8259,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583184 data arrival time + -2.490237 data arrival time --------------------------------------------------------------------------------------------- - 4.333185 slack (MET) + 4.240238 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8414,10 +8274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 0.824180 0.583217 2.583217 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.824222 0.000000 2.583217 v gpio_out[30] (out) - 2.583217 data arrival time + 9 0.318348 0.691020 0.490263 2.490263 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.691038 0.000000 2.490263 v gpio_holdover[26] (out) + 2.490263 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8427,13 +8287,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583217 data arrival time + -2.490263 data arrival time --------------------------------------------------------------------------------------------- - 4.333217 slack (MET) + 4.240263 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8442,10 +8302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 0.824613 0.583216 2.583216 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.824633 0.000000 2.583216 v gpio_vtrip_sel[22] (out) - 2.583216 data arrival time + 9 0.318100 0.690314 0.490341 2.490341 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.690442 0.000000 2.490341 v gpio_dm0[29] (out) + 2.490341 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8455,13 +8315,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583216 data arrival time + -2.490341 data arrival time --------------------------------------------------------------------------------------------- - 4.333216 slack (MET) + 4.240342 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8470,10 +8330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 0.825970 0.583235 2.583235 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.825985 0.000000 2.583235 v gpio_ib_mode_sel[26] (out) - 2.583235 data arrival time + 9 0.318100 0.690314 0.490348 2.490348 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.690442 0.000000 2.490348 v gpio_analog_en[29] (out) + 2.490348 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8483,13 +8343,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583235 data arrival time + -2.490348 data arrival time --------------------------------------------------------------------------------------------- - 4.333235 slack (MET) + 4.240348 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8498,10 +8358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 0.821196 0.583249 2.583249 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.821239 0.000000 2.583249 v gpio_analog_sel[43] (out) - 2.583249 data arrival time + 9 0.318348 0.691020 0.490404 2.490404 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.691039 0.000000 2.490404 v gpio_analog_sel[26] (out) + 2.490404 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8511,13 +8371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583249 data arrival time + -2.490404 data arrival time --------------------------------------------------------------------------------------------- - 4.333249 slack (MET) + 4.240405 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8526,10 +8386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 0.821964 0.583398 2.583398 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.822013 0.000000 2.583398 v gpio_dm2[18] (out) - 2.583398 data arrival time + 9 0.318100 0.690314 0.490416 2.490416 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.690443 0.000000 2.490416 v gpio_slow_sel[29] (out) + 2.490416 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8539,13 +8399,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583398 data arrival time + -2.490416 data arrival time --------------------------------------------------------------------------------------------- - 4.333399 slack (MET) + 4.240416 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8554,10 +8414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 0.822955 0.583431 2.583431 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.822988 0.000000 2.583431 v gpio_out[0] (out) - 2.583431 data arrival time + 9 0.318100 0.690314 0.490454 2.490454 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.690444 0.000000 2.490454 v gpio_analog_pol[29] (out) + 2.490454 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8567,13 +8427,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583431 data arrival time + -2.490454 data arrival time --------------------------------------------------------------------------------------------- - 4.333431 slack (MET) + 4.240453 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8582,10 +8442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 0.826109 0.583441 2.583441 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.826125 0.000000 2.583441 v gpio_ib_mode_sel[19] (out) - 2.583441 data arrival time + 9 0.317784 0.690513 0.490512 2.490512 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.690581 0.000000 2.490512 v gpio_analog_sel[25] (out) + 2.490512 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8595,13 +8455,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583441 data arrival time + -2.490512 data arrival time --------------------------------------------------------------------------------------------- - 4.333440 slack (MET) + 4.240512 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8610,10 +8470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 0.820296 0.583459 2.583460 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.820387 0.000000 2.583460 v gpio_analog_pol[14] (out) - 2.583460 data arrival time + 9 0.318348 0.691020 0.490741 2.490741 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.691044 0.000000 2.490741 v gpio_dm0[26] (out) + 2.490741 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8623,13 +8483,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583460 data arrival time + -2.490741 data arrival time --------------------------------------------------------------------------------------------- - 4.333459 slack (MET) + 4.240741 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8638,10 +8498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 0.823864 0.583473 2.583473 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.823918 0.000000 2.583473 v gpio_holdover[28] (out) - 2.583473 data arrival time + 9 0.318348 0.691020 0.490748 2.490748 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.691044 0.000000 2.490748 v gpio_analog_en[26] (out) + 2.490748 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8651,13 +8511,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583473 data arrival time + -2.490748 data arrival time --------------------------------------------------------------------------------------------- - 4.333473 slack (MET) + 4.240748 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8666,10 +8526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 0.826124 0.583478 2.583478 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.826137 0.000000 2.583478 v gpio_ib_mode_sel[32] (out) - 2.583478 data arrival time + 9 0.317784 0.690513 0.490771 2.490771 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.690587 0.000000 2.490771 v gpio_analog_pol[25] (out) + 2.490771 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8679,13 +8539,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583478 data arrival time + -2.490771 data arrival time --------------------------------------------------------------------------------------------- - 4.333478 slack (MET) + 4.240771 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8694,10 +8554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 0.822194 0.583480 2.583480 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.822327 0.000000 2.583480 v gpio_ib_mode_sel[42] (out) - 2.583480 data arrival time + 9 0.317784 0.690513 0.490815 2.490815 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.690588 0.000000 2.490815 v gpio_dm0[25] (out) + 2.490815 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8707,13 +8567,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583480 data arrival time + -2.490815 data arrival time --------------------------------------------------------------------------------------------- - 4.333479 slack (MET) + 4.240815 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8722,10 +8582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 0.823493 0.583487 2.583487 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.823534 0.000000 2.583487 v gpio_out[23] (out) - 2.583487 data arrival time + 9 0.318348 0.691020 0.490815 2.490815 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.691045 0.000000 2.490815 v gpio_slow_sel[26] (out) + 2.490815 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8735,13 +8595,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583487 data arrival time + -2.490815 data arrival time --------------------------------------------------------------------------------------------- - 4.333487 slack (MET) + 4.240815 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8750,10 +8610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 0.826066 0.583542 2.583542 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.826082 0.000000 2.583542 v gpio_ib_mode_sel[15] (out) - 2.583542 data arrival time + 9 0.317784 0.690513 0.490845 2.490845 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.690589 0.000000 2.490845 v gpio_analog_en[25] (out) + 2.490845 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8763,13 +8623,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583542 data arrival time + -2.490845 data arrival time --------------------------------------------------------------------------------------------- - 4.333542 slack (MET) + 4.240845 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8778,10 +8638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 0.821196 0.583567 2.583566 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.821245 0.000000 2.583566 v gpio_analog_pol[43] (out) - 2.583566 data arrival time + 9 0.318348 0.691020 0.490854 2.490854 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.691046 0.000000 2.490854 v gpio_analog_pol[26] (out) + 2.490854 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8791,13 +8651,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583566 data arrival time + -2.490854 data arrival time --------------------------------------------------------------------------------------------- - 4.333567 slack (MET) + 4.240854 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8806,10 +8666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 0.823314 0.583586 2.583586 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.823403 0.000000 2.583586 v gpio_dm2[24] (out) - 2.583586 data arrival time + 9 0.317784 0.690513 0.490912 2.490912 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.690591 0.000000 2.490912 v gpio_slow_sel[25] (out) + 2.490912 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8819,13 +8679,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583586 data arrival time + -2.490912 data arrival time --------------------------------------------------------------------------------------------- - 4.333586 slack (MET) + 4.240912 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8834,10 +8694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 0.823120 0.583585 2.583586 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.823191 0.000000 2.583586 v gpio_holdover[33] (out) - 2.583586 data arrival time + 9 0.321392 0.697527 0.494206 2.494206 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.697535 0.000000 2.494206 v gpio_oeb[31] (out) + 2.494206 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8847,13 +8707,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583586 data arrival time + -2.494206 data arrival time --------------------------------------------------------------------------------------------- - 4.333585 slack (MET) + 4.244206 slack (MET) Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[31] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8862,10 +8722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 0.824555 0.583585 2.583586 v gpio_loopback_zero[31] (in) + 9 0.321392 0.697527 0.494325 2.494325 v gpio_loopback_zero[31] (in) gpio_loopback_zero[31] (net) - 0.824611 0.000000 2.583586 v gpio_out[31] (out) - 2.583586 data arrival time + 0.697536 0.000000 2.494325 v gpio_ib_mode_sel[31] (out) + 2.494325 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8875,13 +8735,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583586 data arrival time + -2.494325 data arrival time --------------------------------------------------------------------------------------------- - 4.333585 slack (MET) + 4.244326 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8890,10 +8750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 0.821196 0.583624 2.583624 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.821246 0.000000 2.583624 v gpio_dm0[43] (out) - 2.583624 data arrival time + 9 0.321392 0.697527 0.494431 2.494431 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.697537 0.000000 2.494431 v gpio_vtrip_sel[31] (out) + 2.494431 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8903,13 +8763,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583624 data arrival time + -2.494431 data arrival time --------------------------------------------------------------------------------------------- - 4.333624 slack (MET) + 4.244431 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8918,10 +8778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 0.822194 0.583625 2.583625 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.822328 0.000000 2.583625 v gpio_vtrip_sel[42] (out) - 2.583625 data arrival time + 9 0.321392 0.697527 0.494898 2.494898 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.697542 0.000000 2.494898 v gpio_holdover[31] (out) + 2.494898 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8931,13 +8791,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583625 data arrival time + -2.494898 data arrival time --------------------------------------------------------------------------------------------- - 4.333625 slack (MET) + 4.244898 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8946,10 +8806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 0.821593 0.583641 2.583641 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.821628 0.000000 2.583641 v gpio_dm2[38] (out) - 2.583641 data arrival time + 9 0.321392 0.697527 0.495042 2.495042 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.697544 0.000000 2.495042 v gpio_analog_sel[31] (out) + 2.495042 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8959,13 +8819,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583641 data arrival time + -2.495042 data arrival time --------------------------------------------------------------------------------------------- - 4.333641 slack (MET) + 4.245042 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8974,10 +8834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 0.821196 0.583667 2.583667 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.821247 0.000000 2.583667 v gpio_analog_en[43] (out) - 2.583667 data arrival time + 9 0.321392 0.697527 0.495306 2.495306 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.697547 0.000000 2.495306 v gpio_analog_pol[31] (out) + 2.495306 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8987,13 +8847,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583667 data arrival time + -2.495306 data arrival time --------------------------------------------------------------------------------------------- - 4.333667 slack (MET) + 4.245306 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9002,10 +8862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 0.826063 0.583714 2.583714 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.826086 0.000000 2.583714 v gpio_vtrip_sel[37] (out) - 2.583714 data arrival time + 9 0.321392 0.697527 0.495351 2.495351 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.697547 0.000000 2.495351 v gpio_dm0[31] (out) + 2.495351 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9015,13 +8875,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583714 data arrival time + -2.495351 data arrival time --------------------------------------------------------------------------------------------- - 4.333714 slack (MET) + 4.245351 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9030,10 +8890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 0.821196 0.583719 2.583719 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.821248 0.000000 2.583719 v gpio_dm1[43] (out) - 2.583719 data arrival time + 9 0.321392 0.697527 0.495712 2.495712 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.697553 0.000000 2.495712 v gpio_analog_en[31] (out) + 2.495712 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9043,13 +8903,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583719 data arrival time + -2.495712 data arrival time --------------------------------------------------------------------------------------------- - 4.333718 slack (MET) + 4.245712 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9058,10 +8918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 0.820861 0.583739 2.583739 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.820944 0.000000 2.583739 v gpio_analog_pol[16] (out) - 2.583739 data arrival time + 9 0.321392 0.697527 0.495727 2.495727 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.697553 0.000000 2.495727 v gpio_slow_sel[31] (out) + 2.495727 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9071,13 +8931,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583739 data arrival time + -2.495727 data arrival time --------------------------------------------------------------------------------------------- - 4.333739 slack (MET) + 4.245728 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9086,10 +8946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378344 0.821196 0.583758 2.583758 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.821249 0.000000 2.583758 v gpio_slow_sel[43] (out) - 2.583758 data arrival time + 11 0.377175 0.819538 0.577951 2.577951 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.819609 0.000000 2.577951 v gpio_ib_mode_sel[13] (out) + 2.577951 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9099,13 +8959,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583758 data arrival time + -2.577951 data arrival time --------------------------------------------------------------------------------------------- - 4.333758 slack (MET) + 4.327951 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9114,10 +8974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 0.825264 0.583823 2.583822 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.825290 0.000000 2.583822 v gpio_vtrip_sel[20] (out) - 2.583822 data arrival time + 11 0.377729 0.820296 0.578080 2.578080 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.820301 0.000000 2.578080 v gpio_ib_mode_sel[14] (out) + 2.578080 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9127,13 +8987,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583822 data arrival time + -2.578080 data arrival time --------------------------------------------------------------------------------------------- - 4.333822 slack (MET) + 4.328079 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9142,10 +9002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 0.824971 0.583839 2.583839 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.825030 0.000000 2.583839 v gpio_out[34] (out) - 2.583839 data arrival time + 11 0.377175 0.819538 0.578153 2.578153 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.819614 0.000000 2.578153 v gpio_vtrip_sel[13] (out) + 2.578153 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9155,13 +9015,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583839 data arrival time + -2.578153 data arrival time --------------------------------------------------------------------------------------------- - 4.333839 slack (MET) + 4.328153 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9170,10 +9030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 0.825970 0.583839 2.583839 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.825992 0.000000 2.583839 v gpio_vtrip_sel[26] (out) - 2.583839 data arrival time + 11 0.377729 0.820296 0.579154 2.579154 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.820309 0.000000 2.579154 v gpio_vtrip_sel[14] (out) + 2.579154 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9183,13 +9043,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583839 data arrival time + -2.579154 data arrival time --------------------------------------------------------------------------------------------- - 4.333839 slack (MET) + 4.329154 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9198,10 +9058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 0.821964 0.583868 2.583868 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.822022 0.000000 2.583868 v gpio_analog_sel[18] (out) - 2.583868 data arrival time + 11 0.378108 0.821030 0.579572 2.579572 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.821040 0.000000 2.579572 v gpio_ib_mode_sel[17] (out) + 2.579572 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9211,13 +9071,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583868 data arrival time + -2.579572 data arrival time --------------------------------------------------------------------------------------------- - 4.333868 slack (MET) + 4.329572 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9226,10 +9086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 0.820296 0.583864 2.583864 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.820398 0.000000 2.583864 v gpio_dm0[14] (out) - 2.583864 data arrival time + 11 0.378010 0.820861 0.579666 2.579666 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.820873 0.000000 2.579666 v gpio_ib_mode_sel[16] (out) + 2.579666 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9239,13 +9099,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583864 data arrival time + -2.579666 data arrival time --------------------------------------------------------------------------------------------- - 4.333864 slack (MET) + 4.329666 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9254,10 +9114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 0.828201 0.583867 2.583867 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.828509 0.000000 2.583867 v gpio_vtrip_sel[25] (out) - 2.583867 data arrival time + 11 0.377175 0.819538 0.580352 2.580352 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.819676 0.000000 2.580352 v gpio_out[13] (out) + 2.580352 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9267,13 +9127,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583867 data arrival time + -2.580352 data arrival time --------------------------------------------------------------------------------------------- - 4.333867 slack (MET) + 4.330351 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9282,10 +9142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 0.826124 0.583863 2.583863 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.826142 0.000000 2.583863 v gpio_vtrip_sel[32] (out) - 2.583863 data arrival time + 11 0.378108 0.821030 0.580352 2.580353 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.821047 0.000000 2.580353 v gpio_vtrip_sel[17] (out) + 2.580353 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9295,13 +9155,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583863 data arrival time + -2.580353 data arrival time --------------------------------------------------------------------------------------------- - 4.333863 slack (MET) + 4.330352 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9310,10 +9170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 0.819538 0.583883 2.583883 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.819814 0.000000 2.583883 v gpio_analog_pol[13] (out) - 2.583883 data arrival time + 11 0.378010 0.820861 0.580447 2.580447 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.820882 0.000000 2.580447 v gpio_vtrip_sel[16] (out) + 2.580447 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9323,13 +9183,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583883 data arrival time + -2.580447 data arrival time --------------------------------------------------------------------------------------------- - 4.333883 slack (MET) + 4.330447 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9338,10 +9198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 0.824180 0.583893 2.583893 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.824235 0.000000 2.583893 v gpio_holdover[30] (out) - 2.583893 data arrival time + 11 0.378593 0.821964 0.580853 2.580853 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.821976 0.000000 2.580853 v gpio_ib_mode_sel[18] (out) + 2.580853 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9351,13 +9211,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583893 data arrival time + -2.580853 data arrival time --------------------------------------------------------------------------------------------- - 4.333892 slack (MET) + 4.330853 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9366,10 +9226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 0.821030 0.583938 2.583938 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.821113 0.000000 2.583938 v gpio_analog_pol[17] (out) - 2.583938 data arrival time + 11 0.377175 0.819538 0.580913 2.580913 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.819695 0.000000 2.580913 v gpio_holdover[13] (out) + 2.580913 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9379,13 +9239,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583938 data arrival time + -2.580913 data arrival time --------------------------------------------------------------------------------------------- - 4.333938 slack (MET) + 4.330914 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9394,10 +9254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 0.822194 0.583977 2.583977 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.822331 0.000000 2.583977 v gpio_out[42] (out) - 2.583977 data arrival time + 11 0.379088 0.822955 0.580955 2.580955 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.822960 0.000000 2.580955 v gpio_ib_mode_sel[0] (out) + 2.580955 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9407,13 +9267,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583977 data arrival time + -2.580955 data arrival time --------------------------------------------------------------------------------------------- - 4.333977 slack (MET) + 4.330955 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9422,10 +9282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 0.822955 0.583995 2.583995 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.822997 0.000000 2.583995 v gpio_holdover[0] (out) - 2.583995 data arrival time + 11 0.378622 0.821593 0.581015 2.581015 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.821599 0.000000 2.581015 v gpio_ib_mode_sel[38] (out) + 2.581015 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9435,13 +9295,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583995 data arrival time + -2.581015 data arrival time --------------------------------------------------------------------------------------------- - 4.333994 slack (MET) + 4.331015 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9450,10 +9310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 0.823493 0.584021 2.584021 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.823544 0.000000 2.584021 v gpio_holdover[23] (out) - 2.584021 data arrival time + 11 0.377729 0.820296 0.581118 2.581118 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.820336 0.000000 2.581118 v gpio_out[14] (out) + 2.581118 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9463,13 +9323,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584021 data arrival time + -2.581118 data arrival time --------------------------------------------------------------------------------------------- - 4.334021 slack (MET) + 4.331118 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9478,10 +9338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 0.820861 0.584049 2.584049 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.820952 0.000000 2.584049 v gpio_dm0[16] (out) - 2.584049 data arrival time + 11 0.378622 0.821593 0.581160 2.581160 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.821599 0.000000 2.581160 v gpio_vtrip_sel[38] (out) + 2.581160 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9491,13 +9351,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584049 data arrival time + -2.581160 data arrival time --------------------------------------------------------------------------------------------- - 4.334050 slack (MET) + 4.331160 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9506,10 +9366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 0.822194 0.584077 2.584077 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.822332 0.000000 2.584077 v gpio_holdover[42] (out) - 2.584077 data arrival time + 11 0.378344 0.821196 0.581167 2.581167 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.821210 0.000000 2.581167 v gpio_ib_mode_sel[43] (out) + 2.581167 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9519,13 +9379,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584077 data arrival time + -2.581167 data arrival time --------------------------------------------------------------------------------------------- - 4.334077 slack (MET) + 4.331167 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9534,10 +9394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 0.820296 0.584107 2.584107 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.820405 0.000000 2.584107 v gpio_analog_en[14] (out) - 2.584107 data arrival time + 11 0.379088 0.822955 0.581224 2.581224 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.822962 0.000000 2.581224 v gpio_vtrip_sel[0] (out) + 2.581224 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9547,13 +9407,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584107 data arrival time + -2.581224 data arrival time --------------------------------------------------------------------------------------------- - 4.334107 slack (MET) + 4.331224 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9562,10 +9422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 0.823864 0.584141 2.584141 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.823932 0.000000 2.584141 v gpio_dm2[28] (out) - 2.584141 data arrival time + 11 0.377832 0.819068 0.581285 2.581285 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.819198 0.000000 2.581285 v gpio_ib_mode_sel[40] (out) + 2.581285 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9575,13 +9435,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584141 data arrival time + -2.581285 data arrival time --------------------------------------------------------------------------------------------- - 4.334141 slack (MET) + 4.331285 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9590,10 +9450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 0.824555 0.584148 2.584148 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.824623 0.000000 2.584148 v gpio_holdover[31] (out) - 2.584148 data arrival time + 11 0.377904 0.819220 0.581395 2.581395 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.819350 0.000000 2.581395 v gpio_ib_mode_sel[41] (out) + 2.581395 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9603,13 +9463,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584148 data arrival time + -2.581395 data arrival time --------------------------------------------------------------------------------------------- - 4.334148 slack (MET) + 4.331395 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9618,10 +9478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 0.823120 0.584156 2.584156 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.823205 0.000000 2.584156 v gpio_dm2[33] (out) - 2.584156 data arrival time + 11 0.377832 0.819068 0.581430 2.581430 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.819199 0.000000 2.581430 v gpio_vtrip_sel[40] (out) + 2.581430 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9631,13 +9491,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584156 data arrival time + -2.581430 data arrival time --------------------------------------------------------------------------------------------- - 4.334156 slack (MET) + 4.331429 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9646,10 +9506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 0.822194 0.584178 2.584178 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.822333 0.000000 2.584178 v gpio_dm2[42] (out) - 2.584178 data arrival time + 11 0.379213 0.823493 0.581451 2.581451 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.823506 0.000000 2.581451 v gpio_ib_mode_sel[23] (out) + 2.581451 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9659,13 +9519,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584178 data arrival time + -2.581451 data arrival time --------------------------------------------------------------------------------------------- - 4.334178 slack (MET) + 4.331451 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9674,10 +9534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 0.823233 0.584218 2.584218 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.823366 0.000000 2.584218 v gpio_ib_mode_sel[39] (out) - 2.584218 data arrival time + 11 0.378010 0.820861 0.581453 2.581453 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.820897 0.000000 2.581453 v gpio_out[16] (out) + 2.581453 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9687,13 +9547,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584218 data arrival time + -2.581453 data arrival time --------------------------------------------------------------------------------------------- - 4.334218 slack (MET) + 4.331453 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9702,10 +9562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 0.824613 0.584222 2.584222 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.824647 0.000000 2.584222 v gpio_out[22] (out) - 2.584222 data arrival time + 11 0.377904 0.819220 0.581540 2.581540 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.819351 0.000000 2.581540 v gpio_vtrip_sel[41] (out) + 2.581540 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9715,13 +9575,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584222 data arrival time + -2.581540 data arrival time --------------------------------------------------------------------------------------------- - 4.334222 slack (MET) + 4.331540 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9730,10 +9590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 0.826109 0.584222 2.584222 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.826134 0.000000 2.584222 v gpio_vtrip_sel[19] (out) - 2.584222 data arrival time + 11 0.377175 0.819538 0.581581 2.581581 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.819719 0.000000 2.581581 v gpio_dm2[13] (out) + 2.581581 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9743,13 +9603,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584222 data arrival time + -2.581581 data arrival time --------------------------------------------------------------------------------------------- - 4.334222 slack (MET) + 4.331581 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9758,10 +9618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 0.823314 0.584231 2.584231 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.823421 0.000000 2.584231 v gpio_analog_sel[24] (out) - 2.584231 data arrival time + 11 0.378108 0.821030 0.581608 2.581608 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.821065 0.000000 2.581608 v gpio_out[17] (out) + 2.581608 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9771,13 +9631,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584231 data arrival time + -2.581608 data arrival time --------------------------------------------------------------------------------------------- - 4.334231 slack (MET) + 4.331608 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9786,10 +9646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 0.821593 0.584239 2.584239 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.821638 0.000000 2.584239 v gpio_analog_sel[38] (out) - 2.584239 data arrival time + 11 0.378593 0.821964 0.581634 2.581634 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.821985 0.000000 2.581634 v gpio_vtrip_sel[18] (out) + 2.581634 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9799,13 +9659,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584239 data arrival time + -2.581634 data arrival time --------------------------------------------------------------------------------------------- - 4.334239 slack (MET) + 4.331635 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9814,10 +9674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 0.821030 0.584249 2.584249 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.821121 0.000000 2.584249 v gpio_dm0[17] (out) - 2.584249 data arrival time + 11 0.377729 0.820296 0.581680 2.581680 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.820346 0.000000 2.581680 v gpio_holdover[14] (out) + 2.581680 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9827,13 +9687,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584249 data arrival time + -2.581680 data arrival time --------------------------------------------------------------------------------------------- - 4.334249 slack (MET) + 4.331680 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9842,10 +9702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 0.819538 0.584254 2.584255 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.819832 0.000000 2.584255 v gpio_dm0[13] (out) - 2.584255 data arrival time + 11 0.380186 0.826109 0.581678 2.581678 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.826122 0.000000 2.581678 v gpio_ib_mode_sel[36] (out) + 2.581678 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9855,13 +9715,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584255 data arrival time + -2.581678 data arrival time --------------------------------------------------------------------------------------------- - 4.334254 slack (MET) + 4.331677 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9870,10 +9730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 0.822194 0.584265 2.584265 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.822334 0.000000 2.584265 v gpio_analog_sel[42] (out) - 2.584265 data arrival time + 11 0.377832 0.819068 0.581781 2.581781 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.819202 0.000000 2.581781 v gpio_out[40] (out) + 2.581781 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9883,13 +9743,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584265 data arrival time + -2.581781 data arrival time --------------------------------------------------------------------------------------------- - 4.334266 slack (MET) + 4.331780 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9898,10 +9758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 0.824796 0.584268 2.584268 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.824840 0.000000 2.584268 v gpio_out[21] (out) - 2.584268 data arrival time + 11 0.378622 0.821593 0.581805 2.581805 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.821605 0.000000 2.581805 v gpio_out[38] (out) + 2.581805 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9911,13 +9771,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584268 data arrival time + -2.581805 data arrival time --------------------------------------------------------------------------------------------- - 4.334268 slack (MET) + 4.331805 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9926,66 +9786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 0.820861 0.584283 2.584283 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.820958 0.000000 2.584283 v gpio_analog_en[16] (out) - 2.584283 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.584283 data arrival time ---------------------------------------------------------------------------------------------- - 4.334283 slack (MET) - - -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.379409 0.824180 0.584303 2.584303 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.824243 0.000000 2.584303 v gpio_dm2[30] (out) - 2.584303 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.584303 data arrival time ---------------------------------------------------------------------------------------------- - 4.334303 slack (MET) - - -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[29] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.379958 0.825700 0.584322 2.584322 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.825763 0.000000 2.584322 v gpio_out[29] (out) - 2.584322 data arrival time + 11 0.377832 0.819068 0.581881 2.581881 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.819203 0.000000 2.581881 v gpio_holdover[40] (out) + 2.581881 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9995,13 +9799,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584322 data arrival time + -2.581881 data arrival time --------------------------------------------------------------------------------------------- - 4.334322 slack (MET) + 4.331881 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10010,10 +9814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 0.826066 0.584323 2.584323 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.826091 0.000000 2.584323 v gpio_vtrip_sel[15] (out) - 2.584323 data arrival time + 11 0.377904 0.819220 0.581891 2.581891 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.819354 0.000000 2.581891 v gpio_out[41] (out) + 2.581891 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10023,13 +9827,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584323 data arrival time + -2.581891 data arrival time --------------------------------------------------------------------------------------------- - 4.334323 slack (MET) + 4.331891 slack (MET) Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10038,94 +9842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 0.819538 0.584329 2.584329 v gpio_loopback_zero[13] (in) + 11 0.377175 0.819538 0.581933 2.581933 v gpio_loopback_zero[13] (in) gpio_loopback_zero[13] (net) - 0.819835 0.000000 2.584329 v gpio_analog_en[13] (out) - 2.584329 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.584329 data arrival time ---------------------------------------------------------------------------------------------- - 4.334329 slack (MET) - - -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.379719 0.823233 0.584363 2.584363 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.823367 0.000000 2.584363 v gpio_vtrip_sel[39] (out) - 2.584363 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.584363 data arrival time ---------------------------------------------------------------------------------------------- - 4.334363 slack (MET) - - -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[32] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380445 0.826124 0.584392 2.584392 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.826148 0.000000 2.584392 v gpio_out[32] (out) - 2.584392 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.584392 data arrival time ---------------------------------------------------------------------------------------------- - 4.334392 slack (MET) - - -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.377729 0.820296 0.584404 2.584404 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.820413 0.000000 2.584404 v gpio_dm1[14] (out) - 2.584404 data arrival time + 0.819732 0.000000 2.581933 v gpio_analog_sel[13] (out) + 2.581933 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10135,13 +9855,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584404 data arrival time + -2.581933 data arrival time --------------------------------------------------------------------------------------------- - 4.334404 slack (MET) + 4.331933 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10150,10 +9870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 0.824971 0.584401 2.584401 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.825042 0.000000 2.584401 v gpio_holdover[34] (out) - 2.584401 data arrival time + 11 0.377832 0.819068 0.581982 2.581982 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.819204 0.000000 2.581982 v gpio_dm2[40] (out) + 2.581982 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10163,13 +9883,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584401 data arrival time + -2.581982 data arrival time --------------------------------------------------------------------------------------------- - 4.334402 slack (MET) + 4.331982 slack (MET) Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10178,10 +9898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 0.820861 0.584421 2.584420 v gpio_loopback_zero[16] (in) + 11 0.378010 0.820861 0.581988 2.581988 v gpio_loopback_zero[16] (in) gpio_loopback_zero[16] (net) - 0.820962 0.000000 2.584420 v gpio_dm1[16] (out) - 2.584420 data arrival time + 0.820906 0.000000 2.581988 v gpio_holdover[16] (out) + 2.581988 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10191,13 +9911,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584420 data arrival time + -2.581988 data arrival time --------------------------------------------------------------------------------------------- - 4.334421 slack (MET) + 4.331988 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10206,10 +9926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 0.821964 0.584471 2.584471 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.822035 0.000000 2.584471 v gpio_analog_pol[18] (out) - 2.584471 data arrival time + 11 0.377904 0.819220 0.581991 2.581991 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.819354 0.000000 2.581991 v gpio_holdover[41] (out) + 2.581991 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10219,13 +9939,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584471 data arrival time + -2.581991 data arrival time --------------------------------------------------------------------------------------------- - 4.334471 slack (MET) + 4.331991 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10234,10 +9954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 0.825870 0.584474 2.584474 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.825928 0.000000 2.584474 v gpio_out[27] (out) - 2.584474 data arrival time + 11 0.377832 0.819068 0.582069 2.582069 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.819205 0.000000 2.582069 v gpio_analog_sel[40] (out) + 2.582069 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10247,13 +9967,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584474 data arrival time + -2.582069 data arrival time --------------------------------------------------------------------------------------------- - 4.334474 slack (MET) + 4.332069 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10262,10 +9982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378010 0.820861 0.584474 2.584474 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.820964 0.000000 2.584474 v gpio_slow_sel[16] (out) - 2.584474 data arrival time + 11 0.377904 0.819220 0.582092 2.582092 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.819355 0.000000 2.582092 v gpio_dm2[41] (out) + 2.582092 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10275,13 +9995,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584474 data arrival time + -2.582092 data arrival time --------------------------------------------------------------------------------------------- - 4.334474 slack (MET) + 4.332092 slack (MET) Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10290,38 +10010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 0.821030 0.584483 2.584483 v gpio_loopback_zero[17] (in) + 11 0.378108 0.821030 0.582142 2.582142 v gpio_loopback_zero[17] (in) gpio_loopback_zero[17] (net) - 0.821127 0.000000 2.584483 v gpio_analog_en[17] (out) - 2.584483 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.584483 data arrival time ---------------------------------------------------------------------------------------------- - 4.334483 slack (MET) - - -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380070 0.825865 0.584496 2.584496 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.825924 0.000000 2.584496 v gpio_out[36] (out) - 2.584496 data arrival time + 0.821074 0.000000 2.582142 v gpio_holdover[17] (out) + 2.582142 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10331,13 +10023,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584496 data arrival time + -2.582142 data arrival time --------------------------------------------------------------------------------------------- - 4.334496 slack (MET) + 4.332142 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10346,10 +10038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 0.825264 0.584530 2.584530 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.825301 0.000000 2.584530 v gpio_out[20] (out) - 2.584530 data arrival time + 11 0.377904 0.819220 0.582179 2.582179 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.819356 0.000000 2.582179 v gpio_analog_sel[41] (out) + 2.582179 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10359,13 +10051,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584530 data arrival time + -2.582179 data arrival time --------------------------------------------------------------------------------------------- - 4.334530 slack (MET) + 4.332179 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10374,10 +10066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 0.822955 0.584567 2.584567 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.823008 0.000000 2.584567 v gpio_dm2[0] (out) - 2.584567 data arrival time + 11 0.379213 0.823493 0.582231 2.582231 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.823515 0.000000 2.582231 v gpio_vtrip_sel[23] (out) + 2.582231 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10387,13 +10079,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584567 data arrival time + -2.582231 data arrival time --------------------------------------------------------------------------------------------- - 4.334568 slack (MET) + 4.332231 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10402,10 +10094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 0.823493 0.584568 2.584568 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.823555 0.000000 2.584568 v gpio_dm2[23] (out) - 2.584568 data arrival time + 11 0.377729 0.820296 0.582251 2.582251 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.820358 0.000000 2.582251 v gpio_dm2[14] (out) + 2.582251 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10415,13 +10107,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584568 data arrival time + -2.582251 data arrival time --------------------------------------------------------------------------------------------- - 4.334568 slack (MET) + 4.332251 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10430,10 +10122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 0.822194 0.584584 2.584584 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.822337 0.000000 2.584584 v gpio_analog_pol[42] (out) - 2.584584 data arrival time + 11 0.379767 0.824796 0.582344 2.582344 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.824812 0.000000 2.582344 v gpio_ib_mode_sel[21] (out) + 2.582344 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10443,13 +10135,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584584 data arrival time + -2.582344 data arrival time --------------------------------------------------------------------------------------------- - 4.334583 slack (MET) + 4.332344 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10458,10 +10150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377729 0.820296 0.584629 2.584629 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.820420 0.000000 2.584629 v gpio_slow_sel[14] (out) - 2.584629 data arrival time + 11 0.377832 0.819068 0.582387 2.582387 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.819208 0.000000 2.582387 v gpio_analog_pol[40] (out) + 2.582387 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10471,13 +10163,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584629 data arrival time + -2.582387 data arrival time --------------------------------------------------------------------------------------------- - 4.334629 slack (MET) + 4.332387 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10486,10 +10178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 0.822194 0.584641 2.584641 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.822338 0.000000 2.584641 v gpio_dm0[42] (out) - 2.584641 data arrival time + 11 0.378593 0.821964 0.582405 2.582405 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.821996 0.000000 2.582405 v gpio_out[18] (out) + 2.582405 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10499,13 +10191,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584641 data arrival time + -2.582405 data arrival time --------------------------------------------------------------------------------------------- - 4.334641 slack (MET) + 4.332405 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10514,10 +10206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 0.823120 0.584646 2.584646 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.823217 0.000000 2.584646 v gpio_analog_sel[33] (out) - 2.584646 data arrival time + 11 0.377832 0.819068 0.582445 2.582445 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.819208 0.000000 2.582445 v gpio_dm0[40] (out) + 2.582445 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10527,13 +10219,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584646 data arrival time + -2.582445 data arrival time --------------------------------------------------------------------------------------------- - 4.334647 slack (MET) + 4.332445 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10542,10 +10234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 0.821593 0.584657 2.584657 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.821646 0.000000 2.584657 v gpio_analog_pol[38] (out) - 2.584657 data arrival time + 11 0.378344 0.821196 0.582449 2.582449 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.821226 0.000000 2.582449 v gpio_vtrip_sel[43] (out) + 2.582449 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10555,13 +10247,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584657 data arrival time + -2.582449 data arrival time --------------------------------------------------------------------------------------------- - 4.334657 slack (MET) + 4.332449 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10570,10 +10262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 0.819538 0.584673 2.584672 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.819852 0.000000 2.584672 v gpio_dm1[13] (out) - 2.584672 data arrival time + 11 0.380343 0.826063 0.582479 2.582479 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.826073 0.000000 2.582479 v gpio_ib_mode_sel[37] (out) + 2.582479 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10583,13 +10275,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584672 data arrival time + -2.582479 data arrival time --------------------------------------------------------------------------------------------- - 4.334672 slack (MET) + 4.332479 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10598,10 +10290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 0.823864 0.584700 2.584700 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.823945 0.000000 2.584700 v gpio_analog_sel[28] (out) - 2.584700 data arrival time + 11 0.377832 0.819068 0.582488 2.582488 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.819209 0.000000 2.582488 v gpio_analog_en[40] (out) + 2.582488 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10611,13 +10303,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584700 data arrival time + -2.582488 data arrival time --------------------------------------------------------------------------------------------- - 4.334700 slack (MET) + 4.332488 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10626,10 +10318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 0.822194 0.584705 2.584705 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.822338 0.000000 2.584705 v gpio_analog_en[42] (out) - 2.584705 data arrival time + 11 0.377904 0.819220 0.582497 2.582497 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.819359 0.000000 2.582497 v gpio_analog_pol[41] (out) + 2.582497 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10639,13 +10331,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584705 data arrival time + -2.582497 data arrival time --------------------------------------------------------------------------------------------- - 4.334704 slack (MET) + 4.332497 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10653,11 +10345,11 @@ Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.378108 0.821030 0.584709 2.584708 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.821133 0.000000 2.584708 v gpio_dm1[17] (out) - 2.584708 data arrival time + 2.000000 2.000000 v input external delay + 11 0.378010 0.820861 0.582534 2.582535 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.820917 0.000000 2.582535 v gpio_dm2[16] (out) + 2.582535 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10667,13 +10359,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584708 data arrival time + -2.582535 data arrival time --------------------------------------------------------------------------------------------- - 4.334709 slack (MET) + 4.332534 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10682,10 +10374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 0.821593 0.584715 2.584714 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.821647 0.000000 2.584714 v gpio_dm0[38] (out) - 2.584714 data arrival time + 11 0.377832 0.819068 0.582539 2.582539 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.819209 0.000000 2.582539 v gpio_dm1[40] (out) + 2.582539 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10695,13 +10387,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584714 data arrival time + -2.582539 data arrival time --------------------------------------------------------------------------------------------- - 4.334714 slack (MET) + 4.332539 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10710,10 +10402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 0.824555 0.584719 2.584719 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.824636 0.000000 2.584719 v gpio_dm2[31] (out) - 2.584719 data arrival time + 11 0.379779 0.824613 0.582542 2.582542 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.824626 0.000000 2.582542 v gpio_ib_mode_sel[22] (out) + 2.582542 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10723,13 +10415,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584719 data arrival time + -2.582542 data arrival time --------------------------------------------------------------------------------------------- - 4.334719 slack (MET) + 4.332542 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10738,10 +10430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 0.823233 0.584716 2.584716 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.823370 0.000000 2.584716 v gpio_out[39] (out) - 2.584716 data arrival time + 11 0.377904 0.819220 0.582554 2.582555 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.819360 0.000000 2.582555 v gpio_dm0[41] (out) + 2.582555 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10751,13 +10443,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584716 data arrival time + -2.582555 data arrival time --------------------------------------------------------------------------------------------- - 4.334716 slack (MET) + 4.332554 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10766,10 +10458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 0.821964 0.584732 2.584732 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.822042 0.000000 2.584732 v gpio_dm0[18] (out) - 2.584732 data arrival time + 11 0.377832 0.819068 0.582578 2.582578 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.819210 0.000000 2.582578 v gpio_slow_sel[40] (out) + 2.582578 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10779,13 +10471,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584732 data arrival time + -2.582578 data arrival time --------------------------------------------------------------------------------------------- - 4.334732 slack (MET) + 4.332578 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10794,10 +10486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 0.822194 0.584736 2.584736 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.822339 0.000000 2.584736 v gpio_dm1[42] (out) - 2.584736 data arrival time + 11 0.377904 0.819220 0.582598 2.582598 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.819360 0.000000 2.582598 v gpio_analog_en[41] (out) + 2.582598 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10807,13 +10499,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584736 data arrival time + -2.582598 data arrival time --------------------------------------------------------------------------------------------- - 4.334736 slack (MET) + 4.332598 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10822,10 +10514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378108 0.821030 0.584746 2.584746 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.821134 0.000000 2.584746 v gpio_slow_sel[17] (out) - 2.584746 data arrival time + 11 0.380186 0.826109 0.582634 2.582634 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.826133 0.000000 2.582634 v gpio_vtrip_sel[36] (out) + 2.582634 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10835,13 +10527,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584746 data arrival time + -2.582634 data arrival time --------------------------------------------------------------------------------------------- - 4.334745 slack (MET) + 4.332634 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10850,10 +10542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 0.821593 0.584758 2.584758 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.821648 0.000000 2.584758 v gpio_analog_en[38] (out) - 2.584758 data arrival time + 11 0.377904 0.819220 0.582649 2.582649 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.819361 0.000000 2.582649 v gpio_dm1[41] (out) + 2.582649 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10863,13 +10555,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584758 data arrival time + -2.582649 data arrival time --------------------------------------------------------------------------------------------- - 4.334757 slack (MET) + 4.332649 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10878,10 +10570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 0.824613 0.584757 2.584757 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.824656 0.000000 2.584757 v gpio_holdover[22] (out) - 2.584757 data arrival time + 11 0.378108 0.821030 0.582688 2.582688 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.821084 0.000000 2.582688 v gpio_dm2[17] (out) + 2.582688 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10891,13 +10583,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584757 data arrival time + -2.582688 data arrival time --------------------------------------------------------------------------------------------- - 4.334757 slack (MET) + 4.332688 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10906,10 +10598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 0.824796 0.584764 2.584764 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.824849 0.000000 2.584764 v gpio_holdover[21] (out) - 2.584764 data arrival time + 11 0.377904 0.819220 0.582688 2.582688 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.819361 0.000000 2.582688 v gpio_slow_sel[41] (out) + 2.582688 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10919,13 +10611,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584764 data arrival time + -2.582688 data arrival time --------------------------------------------------------------------------------------------- - 4.334764 slack (MET) + 4.332688 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10934,10 +10626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379241 0.822194 0.584775 2.584775 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.822339 0.000000 2.584775 v gpio_slow_sel[42] (out) - 2.584775 data arrival time + 11 0.377729 0.820296 0.582742 2.582742 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.820369 0.000000 2.582742 v gpio_analog_sel[14] (out) + 2.582742 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10947,13 +10639,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584775 data arrival time + -2.582742 data arrival time --------------------------------------------------------------------------------------------- - 4.334775 slack (MET) + 4.332741 slack (MET) Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10962,10 +10654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 0.821593 0.584809 2.584809 v gpio_loopback_zero[38] (in) + 11 0.378622 0.821593 0.582742 2.582742 v gpio_loopback_zero[38] (in) gpio_loopback_zero[38] (net) - 0.821649 0.000000 2.584809 v gpio_dm1[38] (out) - 2.584809 data arrival time + 0.821615 0.000000 2.582742 v gpio_holdover[38] (out) + 2.582742 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10975,13 +10667,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584809 data arrival time + -2.582742 data arrival time --------------------------------------------------------------------------------------------- - 4.334809 slack (MET) + 4.332742 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10990,10 +10682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 0.823233 0.584816 2.584816 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.823371 0.000000 2.584816 v gpio_holdover[39] (out) - 2.584816 data arrival time + 11 0.378593 0.821964 0.582852 2.582852 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.822003 0.000000 2.582852 v gpio_holdover[18] (out) + 2.582852 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11003,13 +10695,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584816 data arrival time + -2.582852 data arrival time --------------------------------------------------------------------------------------------- - 4.334816 slack (MET) + 4.332851 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11018,10 +10710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378622 0.821593 0.584848 2.584848 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.821650 0.000000 2.584848 v gpio_slow_sel[38] (out) - 2.584848 data arrival time + 11 0.378344 0.821196 0.582961 2.582961 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.821234 0.000000 2.582961 v gpio_out[43] (out) + 2.582961 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11031,13 +10723,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584848 data arrival time + -2.582961 data arrival time --------------------------------------------------------------------------------------------- - 4.334848 slack (MET) + 4.332961 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11046,10 +10738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 0.825700 0.584886 2.584886 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.825776 0.000000 2.584886 v gpio_holdover[29] (out) - 2.584886 data arrival time + 11 0.378010 0.820861 0.583004 2.583004 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.820927 0.000000 2.583004 v gpio_analog_sel[16] (out) + 2.583004 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11059,13 +10751,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584886 data arrival time + -2.583004 data arrival time --------------------------------------------------------------------------------------------- - 4.334886 slack (MET) + 4.333004 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11074,10 +10766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377175 0.819538 0.584897 2.584897 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.819863 0.000000 2.584897 v gpio_slow_sel[13] (out) - 2.584897 data arrival time + 11 0.380034 0.825264 0.583041 2.583041 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.825280 0.000000 2.583041 v gpio_ib_mode_sel[20] (out) + 2.583041 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11087,13 +10779,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584897 data arrival time + -2.583041 data arrival time --------------------------------------------------------------------------------------------- - 4.334897 slack (MET) + 4.333042 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11102,10 +10794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 0.824180 0.584905 2.584905 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.824257 0.000000 2.584905 v gpio_analog_sel[30] (out) - 2.584905 data arrival time + 11 0.378344 0.821196 0.583061 2.583061 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.821236 0.000000 2.583061 v gpio_holdover[43] (out) + 2.583061 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11115,13 +10807,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584905 data arrival time + -2.583061 data arrival time --------------------------------------------------------------------------------------------- - 4.334905 slack (MET) + 4.333061 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11130,10 +10822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 0.823233 0.584918 2.584918 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.823372 0.000000 2.584918 v gpio_dm2[39] (out) - 2.584918 data arrival time + 11 0.379767 0.824796 0.583125 2.583125 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.824821 0.000000 2.583125 v gpio_vtrip_sel[21] (out) + 2.583125 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11143,13 +10835,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584918 data arrival time + -2.583125 data arrival time --------------------------------------------------------------------------------------------- - 4.334918 slack (MET) + 4.333125 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11158,10 +10850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 0.821964 0.584965 2.584965 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.822047 0.000000 2.584965 v gpio_analog_en[18] (out) - 2.584965 data arrival time + 11 0.378108 0.821030 0.583157 2.583157 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.821094 0.000000 2.583157 v gpio_analog_sel[17] (out) + 2.583157 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11171,13 +10863,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584965 data arrival time + -2.583157 data arrival time --------------------------------------------------------------------------------------------- - 4.334965 slack (MET) + 4.333157 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11186,10 +10878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 0.824971 0.584972 2.584972 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.825056 0.000000 2.584972 v gpio_dm2[34] (out) - 2.584972 data arrival time + 11 0.378344 0.821196 0.583162 2.583162 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.821238 0.000000 2.583162 v gpio_dm2[43] (out) + 2.583162 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11199,13 +10891,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584972 data arrival time + -2.583162 data arrival time --------------------------------------------------------------------------------------------- - 4.334972 slack (MET) + 4.333162 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11214,10 +10906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 0.823233 0.585005 2.585005 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.823373 0.000000 2.585005 v gpio_analog_sel[39] (out) - 2.585005 data arrival time + 11 0.379779 0.824613 0.583216 2.583216 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.824633 0.000000 2.583216 v gpio_vtrip_sel[22] (out) + 2.583216 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11227,13 +10919,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585005 data arrival time + -2.583216 data arrival time --------------------------------------------------------------------------------------------- - 4.335005 slack (MET) + 4.333216 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11242,10 +10934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 0.823493 0.585012 2.585012 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.823565 0.000000 2.585012 v gpio_analog_sel[23] (out) - 2.585012 data arrival time + 11 0.378344 0.821196 0.583249 2.583249 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.821239 0.000000 2.583249 v gpio_analog_sel[43] (out) + 2.583249 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11255,13 +10947,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585012 data arrival time + -2.583249 data arrival time --------------------------------------------------------------------------------------------- - 4.335012 slack (MET) + 4.333249 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11270,10 +10962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 0.825870 0.585036 2.585036 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.825941 0.000000 2.585036 v gpio_holdover[27] (out) - 2.585036 data arrival time + 11 0.378593 0.821964 0.583398 2.583398 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.822013 0.000000 2.583398 v gpio_dm2[18] (out) + 2.583398 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11283,13 +10975,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585036 data arrival time + -2.583398 data arrival time --------------------------------------------------------------------------------------------- - 4.335036 slack (MET) + 4.333399 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11298,10 +10990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 0.825865 0.585058 2.585058 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.825936 0.000000 2.585058 v gpio_holdover[36] (out) - 2.585058 data arrival time + 11 0.379088 0.822955 0.583431 2.583431 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.822988 0.000000 2.583431 v gpio_out[0] (out) + 2.583431 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11311,13 +11003,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585058 data arrival time + -2.583431 data arrival time --------------------------------------------------------------------------------------------- - 4.335058 slack (MET) + 4.333431 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11326,10 +11018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 0.825264 0.585065 2.585065 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.825310 0.000000 2.585065 v gpio_holdover[20] (out) - 2.585065 data arrival time + 11 0.380407 0.826109 0.583441 2.583441 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.826125 0.000000 2.583441 v gpio_ib_mode_sel[19] (out) + 2.583441 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11339,13 +11031,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585065 data arrival time + -2.583441 data arrival time --------------------------------------------------------------------------------------------- - 4.335065 slack (MET) + 4.333440 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11354,10 +11046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 0.826066 0.585096 2.585096 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.826103 0.000000 2.585096 v gpio_out[15] (out) - 2.585096 data arrival time + 11 0.377729 0.820296 0.583459 2.583460 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.820387 0.000000 2.583460 v gpio_analog_pol[14] (out) + 2.583460 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11367,13 +11059,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585096 data arrival time + -2.583460 data arrival time --------------------------------------------------------------------------------------------- - 4.335096 slack (MET) + 4.333459 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11382,10 +11074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 0.821964 0.585103 2.585103 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.822051 0.000000 2.585103 v gpio_dm1[18] (out) - 2.585103 data arrival time + 11 0.379241 0.822194 0.583480 2.583480 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.822327 0.000000 2.583480 v gpio_ib_mode_sel[42] (out) + 2.583480 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11395,13 +11087,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585103 data arrival time + -2.583480 data arrival time --------------------------------------------------------------------------------------------- - 4.335103 slack (MET) + 4.333479 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11410,10 +11102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 0.826124 0.585116 2.585116 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.826159 0.000000 2.585116 v gpio_holdover[32] (out) - 2.585116 data arrival time + 11 0.379213 0.823493 0.583487 2.583487 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.823534 0.000000 2.583487 v gpio_out[23] (out) + 2.583487 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11423,13 +11115,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585116 data arrival time + -2.583487 data arrival time --------------------------------------------------------------------------------------------- - 4.335116 slack (MET) + 4.333487 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11438,10 +11130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 0.822955 0.585141 2.585141 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.823020 0.000000 2.585141 v gpio_analog_sel[0] (out) - 2.585141 data arrival time + 11 0.380394 0.826066 0.583542 2.583542 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.826082 0.000000 2.583542 v gpio_ib_mode_sel[15] (out) + 2.583542 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11451,13 +11143,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585141 data arrival time + -2.583542 data arrival time --------------------------------------------------------------------------------------------- - 4.335141 slack (MET) + 4.333542 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11466,10 +11158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378593 0.821964 0.585167 2.585167 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.822052 0.000000 2.585167 v gpio_slow_sel[18] (out) - 2.585167 data arrival time + 11 0.378344 0.821196 0.583567 2.583566 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.821245 0.000000 2.583566 v gpio_analog_pol[43] (out) + 2.583566 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11479,13 +11171,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585167 data arrival time + -2.583566 data arrival time --------------------------------------------------------------------------------------------- - 4.335167 slack (MET) + 4.333567 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11494,10 +11186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 0.824555 0.585209 2.585209 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.824649 0.000000 2.585209 v gpio_analog_sel[31] (out) - 2.585209 data arrival time + 11 0.378344 0.821196 0.583624 2.583624 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.821246 0.000000 2.583624 v gpio_dm0[43] (out) + 2.583624 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11507,13 +11199,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585209 data arrival time + -2.583624 data arrival time --------------------------------------------------------------------------------------------- - 4.335209 slack (MET) + 4.333624 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11522,10 +11214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 0.824613 0.585304 2.585304 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.824667 0.000000 2.585304 v gpio_dm2[22] (out) - 2.585304 data arrival time + 11 0.379241 0.822194 0.583625 2.583625 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.822328 0.000000 2.583625 v gpio_vtrip_sel[42] (out) + 2.583625 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11535,13 +11227,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585304 data arrival time + -2.583625 data arrival time --------------------------------------------------------------------------------------------- - 4.335304 slack (MET) + 4.333625 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11550,10 +11242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 0.824796 0.585310 2.585310 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.824860 0.000000 2.585310 v gpio_dm2[21] (out) - 2.585310 data arrival time + 11 0.378622 0.821593 0.583641 2.583641 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.821628 0.000000 2.583641 v gpio_dm2[38] (out) + 2.583641 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11563,13 +11255,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585310 data arrival time + -2.583641 data arrival time --------------------------------------------------------------------------------------------- - 4.335310 slack (MET) + 4.333641 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11578,10 +11270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 0.826109 0.585312 2.585312 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.826151 0.000000 2.585312 v gpio_out[19] (out) - 2.585312 data arrival time + 11 0.378344 0.821196 0.583667 2.583667 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.821247 0.000000 2.583667 v gpio_analog_en[43] (out) + 2.583667 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11591,13 +11283,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585312 data arrival time + -2.583667 data arrival time --------------------------------------------------------------------------------------------- - 4.335312 slack (MET) + 4.333667 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11606,10 +11298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 0.823233 0.585324 2.585324 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.823376 0.000000 2.585324 v gpio_analog_pol[39] (out) - 2.585324 data arrival time + 11 0.380343 0.826063 0.583714 2.583714 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.826086 0.000000 2.583714 v gpio_vtrip_sel[37] (out) + 2.583714 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11619,13 +11311,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585324 data arrival time + -2.583714 data arrival time --------------------------------------------------------------------------------------------- - 4.335324 slack (MET) + 4.333714 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11634,10 +11326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 0.823120 0.585369 2.585369 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.823238 0.000000 2.585369 v gpio_analog_pol[33] (out) - 2.585369 data arrival time + 11 0.378344 0.821196 0.583719 2.583719 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.821248 0.000000 2.583719 v gpio_dm1[43] (out) + 2.583719 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11647,13 +11339,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585369 data arrival time + -2.583719 data arrival time --------------------------------------------------------------------------------------------- - 4.335369 slack (MET) + 4.333718 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11662,10 +11354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 0.823233 0.585382 2.585382 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.823377 0.000000 2.585382 v gpio_dm0[39] (out) - 2.585382 data arrival time + 11 0.378010 0.820861 0.583739 2.583739 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.820944 0.000000 2.583739 v gpio_analog_pol[16] (out) + 2.583739 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11675,13 +11367,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585382 data arrival time + -2.583739 data arrival time --------------------------------------------------------------------------------------------- - 4.335382 slack (MET) + 4.333739 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11690,10 +11382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 0.823233 0.585425 2.585425 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.823377 0.000000 2.585425 v gpio_analog_en[39] (out) - 2.585425 data arrival time + 11 0.378344 0.821196 0.583758 2.583758 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.821249 0.000000 2.583758 v gpio_slow_sel[43] (out) + 2.583758 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11703,13 +11395,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585425 data arrival time + -2.583758 data arrival time --------------------------------------------------------------------------------------------- - 4.335425 slack (MET) + 4.333758 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11718,10 +11410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 0.825700 0.585458 2.585458 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.825791 0.000000 2.585458 v gpio_dm2[29] (out) - 2.585458 data arrival time + 11 0.380034 0.825264 0.583823 2.583822 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.825290 0.000000 2.583822 v gpio_vtrip_sel[20] (out) + 2.583822 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11731,13 +11423,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585458 data arrival time + -2.583822 data arrival time --------------------------------------------------------------------------------------------- - 4.335457 slack (MET) + 4.333822 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11746,10 +11438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 0.824971 0.585463 2.585463 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.825069 0.000000 2.585463 v gpio_analog_sel[34] (out) - 2.585463 data arrival time + 11 0.378593 0.821964 0.583868 2.583868 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.822022 0.000000 2.583868 v gpio_analog_sel[18] (out) + 2.583868 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11759,13 +11451,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585463 data arrival time + -2.583868 data arrival time --------------------------------------------------------------------------------------------- - 4.335463 slack (MET) + 4.333868 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11774,10 +11466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 0.823233 0.585471 2.585471 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.823378 0.000000 2.585471 v gpio_dm1[39] (out) - 2.585471 data arrival time + 11 0.377729 0.820296 0.583864 2.583864 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.820398 0.000000 2.583864 v gpio_dm0[14] (out) + 2.583864 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11787,13 +11479,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585471 data arrival time + -2.583864 data arrival time --------------------------------------------------------------------------------------------- - 4.335471 slack (MET) + 4.333864 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11802,10 +11494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379719 0.823233 0.585510 2.585510 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.823378 0.000000 2.585510 v gpio_slow_sel[39] (out) - 2.585510 data arrival time + 11 0.377175 0.819538 0.583883 2.583883 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.819814 0.000000 2.583883 v gpio_analog_pol[13] (out) + 2.583883 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11815,13 +11507,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585510 data arrival time + -2.583883 data arrival time --------------------------------------------------------------------------------------------- - 4.335510 slack (MET) + 4.333883 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11830,10 +11522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 0.823493 0.585523 2.585523 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.823577 0.000000 2.585523 v gpio_analog_pol[23] (out) - 2.585523 data arrival time + 11 0.378108 0.821030 0.583938 2.583938 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.821113 0.000000 2.583938 v gpio_analog_pol[17] (out) + 2.583938 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11843,13 +11535,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585523 data arrival time + -2.583938 data arrival time --------------------------------------------------------------------------------------------- - 4.335523 slack (MET) + 4.333938 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11858,10 +11550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 0.822955 0.585535 2.585535 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.823029 0.000000 2.585535 v gpio_inp_dis[0] (out) - 2.585535 data arrival time + 11 0.379241 0.822194 0.583977 2.583977 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.822331 0.000000 2.583977 v gpio_out[42] (out) + 2.583977 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11871,13 +11563,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585535 data arrival time + -2.583977 data arrival time --------------------------------------------------------------------------------------------- - 4.335535 slack (MET) + 4.333977 slack (MET) Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11886,10 +11578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 0.822955 0.585585 2.585585 v gpio_loopback_zero[0] (in) + 11 0.379088 0.822955 0.583995 2.583995 v gpio_loopback_zero[0] (in) gpio_loopback_zero[0] (net) - 0.823030 0.000000 2.585585 v gpio_analog_pol[0] (out) - 2.585585 data arrival time + 0.822997 0.000000 2.583995 v gpio_holdover[0] (out) + 2.583995 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11899,13 +11591,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585585 data arrival time + -2.583995 data arrival time --------------------------------------------------------------------------------------------- - 4.335585 slack (MET) + 4.333994 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11914,10 +11606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 0.825870 0.585607 2.585607 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.825955 0.000000 2.585607 v gpio_dm2[27] (out) - 2.585607 data arrival time + 11 0.379213 0.823493 0.584021 2.584021 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.823544 0.000000 2.584021 v gpio_holdover[23] (out) + 2.584021 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11927,13 +11619,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585607 data arrival time + -2.584021 data arrival time --------------------------------------------------------------------------------------------- - 4.335607 slack (MET) + 4.334021 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11942,10 +11634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 0.825264 0.585611 2.585611 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.825321 0.000000 2.585611 v gpio_dm2[20] (out) - 2.585611 data arrival time + 11 0.378010 0.820861 0.584049 2.584049 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.820952 0.000000 2.584049 v gpio_dm0[16] (out) + 2.584049 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11955,13 +11647,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585611 data arrival time + -2.584049 data arrival time --------------------------------------------------------------------------------------------- - 4.335611 slack (MET) + 4.334050 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11970,10 +11662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 0.825865 0.585629 2.585629 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.825950 0.000000 2.585629 v gpio_dm2[36] (out) - 2.585629 data arrival time + 11 0.379241 0.822194 0.584077 2.584077 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.822332 0.000000 2.584077 v gpio_holdover[42] (out) + 2.584077 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11983,13 +11675,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585629 data arrival time + -2.584077 data arrival time --------------------------------------------------------------------------------------------- - 4.335629 slack (MET) + 4.334077 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11998,10 +11690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 0.826066 0.585631 2.585631 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.826113 0.000000 2.585631 v gpio_holdover[15] (out) - 2.585631 data arrival time + 11 0.377729 0.820296 0.584107 2.584107 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.820405 0.000000 2.584107 v gpio_analog_en[14] (out) + 2.584107 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12011,13 +11703,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585631 data arrival time + -2.584107 data arrival time --------------------------------------------------------------------------------------------- - 4.335631 slack (MET) + 4.334107 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12026,10 +11718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 0.822955 0.585668 2.585668 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.823032 0.000000 2.585668 v gpio_analog_en[0] (out) - 2.585668 data arrival time + 11 0.379241 0.822194 0.584178 2.584178 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.822333 0.000000 2.584178 v gpio_dm2[42] (out) + 2.584178 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12039,13 +11731,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585668 data arrival time + -2.584178 data arrival time --------------------------------------------------------------------------------------------- - 4.335668 slack (MET) + 4.334178 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12054,10 +11746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 0.826124 0.585671 2.585671 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.826168 0.000000 2.585671 v gpio_dm2[32] (out) - 2.585671 data arrival time + 11 0.379719 0.823233 0.584218 2.584218 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.823366 0.000000 2.584218 v gpio_ib_mode_sel[39] (out) + 2.584218 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12067,13 +11759,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585671 data arrival time + -2.584218 data arrival time --------------------------------------------------------------------------------------------- - 4.335671 slack (MET) + 4.334218 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12082,10 +11774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379088 0.822955 0.585720 2.585720 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.823033 0.000000 2.585720 v gpio_dm1[0] (out) - 2.585720 data arrival time + 11 0.379779 0.824613 0.584222 2.584222 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.824647 0.000000 2.584222 v gpio_out[22] (out) + 2.584222 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12095,13 +11787,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585720 data arrival time + -2.584222 data arrival time --------------------------------------------------------------------------------------------- - 4.335720 slack (MET) + 4.334222 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12110,10 +11802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 0.826063 0.585758 2.585758 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.826120 0.000000 2.585758 v gpio_out[37] (out) - 2.585758 data arrival time + 11 0.380407 0.826109 0.584222 2.584222 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.826134 0.000000 2.584222 v gpio_vtrip_sel[19] (out) + 2.584222 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12123,25 +11815,25 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585758 data arrival time + -2.584222 data arrival time --------------------------------------------------------------------------------------------- - 4.335759 slack (MET) + 4.334222 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.379088 0.822955 0.585759 2.585759 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.823034 0.000000 2.585759 v gpio_slow_sel[0] (out) - 2.585759 data arrival time + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 v input external delay + 11 0.378622 0.821593 0.584239 2.584239 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.821638 0.000000 2.584239 v gpio_analog_sel[38] (out) + 2.584239 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12151,13 +11843,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585759 data arrival time + -2.584239 data arrival time --------------------------------------------------------------------------------------------- - 4.335759 slack (MET) + 4.334239 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12166,10 +11858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 0.824613 0.585773 2.585773 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.824677 0.000000 2.585773 v gpio_analog_sel[22] (out) - 2.585773 data arrival time + 11 0.378108 0.821030 0.584249 2.584249 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.821121 0.000000 2.584249 v gpio_dm0[17] (out) + 2.584249 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12179,13 +11871,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585773 data arrival time + -2.584249 data arrival time --------------------------------------------------------------------------------------------- - 4.335773 slack (MET) + 4.334249 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12194,10 +11886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 0.823120 0.585773 2.585773 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.823250 0.000000 2.585773 v gpio_dm0[33] (out) - 2.585773 data arrival time + 11 0.377175 0.819538 0.584254 2.584255 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.819832 0.000000 2.584255 v gpio_dm0[13] (out) + 2.584255 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12207,13 +11899,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585773 data arrival time + -2.584255 data arrival time --------------------------------------------------------------------------------------------- - 4.335773 slack (MET) + 4.334254 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12222,10 +11914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 0.824796 0.585779 2.585779 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.824871 0.000000 2.585779 v gpio_analog_sel[21] (out) - 2.585779 data arrival time + 11 0.379241 0.822194 0.584265 2.584265 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.822334 0.000000 2.584265 v gpio_analog_sel[42] (out) + 2.584265 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12235,13 +11927,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585779 data arrival time + -2.584265 data arrival time --------------------------------------------------------------------------------------------- - 4.335779 slack (MET) + 4.334266 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12250,10 +11942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 0.823493 0.585834 2.585834 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.823585 0.000000 2.585834 v gpio_dm0[23] (out) - 2.585834 data arrival time + 11 0.379767 0.824796 0.584268 2.584268 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.824840 0.000000 2.584268 v gpio_out[21] (out) + 2.584268 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12263,13 +11955,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585834 data arrival time + -2.584268 data arrival time --------------------------------------------------------------------------------------------- - 4.335834 slack (MET) + 4.334268 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12278,10 +11970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 0.826109 0.585848 2.585848 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.826161 0.000000 2.585848 v gpio_holdover[19] (out) - 2.585848 data arrival time + 11 0.378010 0.820861 0.584283 2.584283 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.820958 0.000000 2.584283 v gpio_analog_en[16] (out) + 2.584283 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12291,13 +11983,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585848 data arrival time + -2.584283 data arrival time --------------------------------------------------------------------------------------------- - 4.335847 slack (MET) + 4.334283 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12306,10 +11998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 0.825970 0.585885 2.585885 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.826026 0.000000 2.585885 v gpio_out[26] (out) - 2.585885 data arrival time + 11 0.380394 0.826066 0.584323 2.584323 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.826091 0.000000 2.584323 v gpio_vtrip_sel[15] (out) + 2.584323 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12319,13 +12011,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585885 data arrival time + -2.584323 data arrival time --------------------------------------------------------------------------------------------- - 4.335885 slack (MET) + 4.334323 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12334,10 +12026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 0.826237 0.585907 2.585907 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.826377 0.000000 2.585907 v gpio_ib_mode_sel[35] (out) - 2.585907 data arrival time + 11 0.377175 0.819538 0.584329 2.584329 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.819835 0.000000 2.584329 v gpio_analog_en[13] (out) + 2.584329 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12347,13 +12039,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585907 data arrival time + -2.584329 data arrival time --------------------------------------------------------------------------------------------- - 4.335907 slack (MET) + 4.334329 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12362,10 +12054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 0.825700 0.585948 2.585948 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.825804 0.000000 2.585948 v gpio_analog_sel[29] (out) - 2.585948 data arrival time + 11 0.379719 0.823233 0.584363 2.584363 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.823367 0.000000 2.584363 v gpio_vtrip_sel[39] (out) + 2.584363 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12375,13 +12067,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585948 data arrival time + -2.584363 data arrival time --------------------------------------------------------------------------------------------- - 4.335948 slack (MET) + 4.334363 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12390,10 +12082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 0.823120 0.586017 2.586017 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.823258 0.000000 2.586017 v gpio_analog_en[33] (out) - 2.586017 data arrival time + 11 0.377729 0.820296 0.584404 2.584404 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.820413 0.000000 2.584404 v gpio_dm1[14] (out) + 2.584404 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12403,13 +12095,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586017 data arrival time + -2.584404 data arrival time --------------------------------------------------------------------------------------------- - 4.336017 slack (MET) + 4.334404 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12418,10 +12110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 0.828201 0.586062 2.586062 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.828625 0.000000 2.586062 v gpio_out[25] (out) - 2.586062 data arrival time + 11 0.378010 0.820861 0.584421 2.584420 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.820962 0.000000 2.584420 v gpio_dm1[16] (out) + 2.584420 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12431,13 +12123,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586062 data arrival time + -2.584420 data arrival time --------------------------------------------------------------------------------------------- - 4.336062 slack (MET) + 4.334421 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12446,10 +12138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 0.823493 0.586067 2.586067 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.823592 0.000000 2.586067 v gpio_analog_en[23] (out) - 2.586067 data arrival time + 11 0.378593 0.821964 0.584471 2.584471 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.822035 0.000000 2.584471 v gpio_analog_pol[18] (out) + 2.584471 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12459,13 +12151,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586067 data arrival time + -2.584471 data arrival time --------------------------------------------------------------------------------------------- - 4.336068 slack (MET) + 4.334471 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12474,10 +12166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 0.825264 0.586081 2.586081 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.825331 0.000000 2.586081 v gpio_analog_sel[20] (out) - 2.586081 data arrival time + 11 0.378010 0.820861 0.584474 2.584474 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.820964 0.000000 2.584474 v gpio_slow_sel[16] (out) + 2.584474 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12487,13 +12179,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586081 data arrival time + -2.584474 data arrival time --------------------------------------------------------------------------------------------- - 4.336081 slack (MET) + 4.334474 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12502,10 +12194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 0.825870 0.586097 2.586097 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.825967 0.000000 2.586097 v gpio_analog_sel[27] (out) - 2.586097 data arrival time + 11 0.378108 0.821030 0.584483 2.584483 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.821127 0.000000 2.584483 v gpio_analog_en[17] (out) + 2.584483 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12515,13 +12207,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586097 data arrival time + -2.584483 data arrival time --------------------------------------------------------------------------------------------- - 4.336097 slack (MET) + 4.334483 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12530,10 +12222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 0.825865 0.586119 2.586119 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.825963 0.000000 2.586119 v gpio_analog_sel[36] (out) - 2.586119 data arrival time + 11 0.380034 0.825264 0.584530 2.584530 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.825301 0.000000 2.584530 v gpio_out[20] (out) + 2.584530 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12543,13 +12235,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586119 data arrival time + -2.584530 data arrival time --------------------------------------------------------------------------------------------- - 4.336119 slack (MET) + 4.334530 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12558,10 +12250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 0.826124 0.586161 2.586161 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.826178 0.000000 2.586161 v gpio_analog_sel[32] (out) - 2.586161 data arrival time + 11 0.379088 0.822955 0.584567 2.584567 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.823008 0.000000 2.584567 v gpio_dm2[0] (out) + 2.584567 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12571,13 +12263,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586161 data arrival time + -2.584567 data arrival time --------------------------------------------------------------------------------------------- - 4.336161 slack (MET) + 4.334568 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12586,10 +12278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 0.823314 0.586178 2.586178 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.823484 0.000000 2.586178 v gpio_analog_pol[24] (out) - 2.586178 data arrival time + 11 0.379213 0.823493 0.584568 2.584568 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.823555 0.000000 2.584568 v gpio_dm2[23] (out) + 2.584568 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12599,13 +12291,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586178 data arrival time + -2.584568 data arrival time --------------------------------------------------------------------------------------------- - 4.336178 slack (MET) + 4.334568 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12614,10 +12306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 0.826066 0.586178 2.586178 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.826124 0.000000 2.586178 v gpio_dm2[15] (out) - 2.586178 data arrival time + 11 0.379241 0.822194 0.584584 2.584584 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.822337 0.000000 2.584584 v gpio_analog_pol[42] (out) + 2.584584 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12627,13 +12319,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586178 data arrival time + -2.584584 data arrival time --------------------------------------------------------------------------------------------- - 4.336178 slack (MET) + 4.334583 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12642,10 +12334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 0.823493 0.586276 2.586276 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.823597 0.000000 2.586276 v gpio_dm1[23] (out) - 2.586276 data arrival time + 11 0.377729 0.820296 0.584629 2.584629 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.820420 0.000000 2.584629 v gpio_slow_sel[14] (out) + 2.584629 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12655,13 +12347,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586276 data arrival time + -2.584629 data arrival time --------------------------------------------------------------------------------------------- - 4.336276 slack (MET) + 4.334629 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12670,10 +12362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 0.826237 0.586293 2.586293 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.826381 0.000000 2.586293 v gpio_vtrip_sel[35] (out) - 2.586293 data arrival time + 11 0.379241 0.822194 0.584641 2.584641 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.822338 0.000000 2.584641 v gpio_dm0[42] (out) + 2.584641 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12683,13 +12375,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586293 data arrival time + -2.584641 data arrival time --------------------------------------------------------------------------------------------- - 4.336293 slack (MET) + 4.334641 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12698,10 +12390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 0.823120 0.586313 2.586313 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.823268 0.000000 2.586313 v gpio_dm1[33] (out) - 2.586313 data arrival time + 11 0.378622 0.821593 0.584657 2.584657 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.821646 0.000000 2.584657 v gpio_analog_pol[38] (out) + 2.584657 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12711,13 +12403,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586313 data arrival time + -2.584657 data arrival time --------------------------------------------------------------------------------------------- - 4.336313 slack (MET) + 4.334657 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12726,10 +12418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379213 0.823493 0.586313 2.586313 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.823599 0.000000 2.586313 v gpio_slow_sel[23] (out) - 2.586313 data arrival time + 11 0.377175 0.819538 0.584673 2.584672 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.819852 0.000000 2.584672 v gpio_dm1[13] (out) + 2.584672 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12739,13 +12431,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586313 data arrival time + -2.584672 data arrival time --------------------------------------------------------------------------------------------- - 4.336314 slack (MET) + 4.334672 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12754,10 +12446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 0.826063 0.586322 2.586322 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.826132 0.000000 2.586322 v gpio_holdover[37] (out) - 2.586322 data arrival time + 11 0.380186 0.826109 0.584675 2.584675 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.826168 0.000000 2.584675 v gpio_out[36] (out) + 2.584675 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12767,13 +12459,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586322 data arrival time + -2.584675 data arrival time --------------------------------------------------------------------------------------------- - 4.336322 slack (MET) + 4.334674 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12782,10 +12474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 0.824613 0.586388 2.586388 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.824691 0.000000 2.586388 v gpio_analog_pol[22] (out) - 2.586388 data arrival time + 11 0.379241 0.822194 0.584705 2.584705 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.822338 0.000000 2.584705 v gpio_analog_en[42] (out) + 2.584705 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12795,13 +12487,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586388 data arrival time + -2.584705 data arrival time --------------------------------------------------------------------------------------------- - 4.336388 slack (MET) + 4.334704 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12810,10 +12502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 0.826109 0.586395 2.586395 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.826173 0.000000 2.586395 v gpio_dm2[19] (out) - 2.586395 data arrival time + 11 0.378108 0.821030 0.584709 2.584708 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.821133 0.000000 2.584708 v gpio_dm1[17] (out) + 2.584708 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12823,13 +12515,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586395 data arrival time + -2.584708 data arrival time --------------------------------------------------------------------------------------------- - 4.336394 slack (MET) + 4.334709 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12838,10 +12530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 0.823314 0.586502 2.586502 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.823496 0.000000 2.586502 v gpio_dm0[24] (out) - 2.586502 data arrival time + 11 0.378622 0.821593 0.584715 2.584714 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.821647 0.000000 2.584714 v gpio_dm0[38] (out) + 2.584714 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12851,13 +12543,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586502 data arrival time + -2.584714 data arrival time --------------------------------------------------------------------------------------------- - 4.336502 slack (MET) + 4.334714 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12866,10 +12558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378875 0.823120 0.586538 2.586538 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.823276 0.000000 2.586538 v gpio_slow_sel[33] (out) - 2.586538 data arrival time + 11 0.379719 0.823233 0.584716 2.584716 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.823370 0.000000 2.584716 v gpio_out[39] (out) + 2.584716 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12879,13 +12571,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586538 data arrival time + -2.584716 data arrival time --------------------------------------------------------------------------------------------- - 4.336537 slack (MET) + 4.334716 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12894,10 +12586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 0.824796 0.586553 2.586553 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.824891 0.000000 2.586553 v gpio_analog_pol[21] (out) - 2.586553 data arrival time + 11 0.378593 0.821964 0.584732 2.584732 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.822042 0.000000 2.584732 v gpio_dm0[18] (out) + 2.584732 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12907,13 +12599,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586553 data arrival time + -2.584732 data arrival time --------------------------------------------------------------------------------------------- - 4.336553 slack (MET) + 4.334732 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12922,10 +12614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 0.823864 0.586555 2.586555 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.823998 0.000000 2.586555 v gpio_analog_pol[28] (out) - 2.586555 data arrival time + 11 0.379241 0.822194 0.584736 2.584736 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.822339 0.000000 2.584736 v gpio_dm1[42] (out) + 2.584736 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12935,13 +12627,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586555 data arrival time + -2.584736 data arrival time --------------------------------------------------------------------------------------------- - 4.336555 slack (MET) + 4.334736 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12950,10 +12642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 0.825970 0.586563 2.586563 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.826040 0.000000 2.586563 v gpio_holdover[26] (out) - 2.586563 data arrival time + 11 0.378108 0.821030 0.584746 2.584746 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.821134 0.000000 2.584746 v gpio_slow_sel[17] (out) + 2.584746 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12963,13 +12655,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586563 data arrival time + -2.584746 data arrival time --------------------------------------------------------------------------------------------- - 4.336562 slack (MET) + 4.334745 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12978,10 +12670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 0.828201 0.586623 2.586623 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.828657 0.000000 2.586623 v gpio_holdover[25] (out) - 2.586623 data arrival time + 11 0.378622 0.821593 0.584758 2.584758 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.821648 0.000000 2.584758 v gpio_analog_en[38] (out) + 2.584758 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12991,13 +12683,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586623 data arrival time + -2.584758 data arrival time --------------------------------------------------------------------------------------------- - 4.336623 slack (MET) + 4.334757 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13006,10 +12698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 0.826066 0.586647 2.586648 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.826134 0.000000 2.586648 v gpio_analog_sel[15] (out) - 2.586648 data arrival time + 11 0.379779 0.824613 0.584757 2.584757 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.824656 0.000000 2.584757 v gpio_holdover[22] (out) + 2.584757 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13019,13 +12711,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586648 data arrival time + -2.584757 data arrival time --------------------------------------------------------------------------------------------- - 4.336648 slack (MET) + 4.334757 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13034,10 +12726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 0.826237 0.586647 2.586647 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.826385 0.000000 2.586647 v gpio_out[35] (out) - 2.586647 data arrival time + 11 0.379767 0.824796 0.584764 2.584764 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.824849 0.000000 2.584764 v gpio_holdover[21] (out) + 2.584764 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13047,13 +12739,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586647 data arrival time + -2.584764 data arrival time --------------------------------------------------------------------------------------------- - 4.336647 slack (MET) + 4.334764 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13062,10 +12754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 0.824613 0.586699 2.586699 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.824699 0.000000 2.586699 v gpio_dm0[22] (out) - 2.586699 data arrival time + 11 0.379241 0.822194 0.584775 2.584775 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.822339 0.000000 2.584775 v gpio_slow_sel[42] (out) + 2.584775 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13075,13 +12767,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586699 data arrival time + -2.584775 data arrival time --------------------------------------------------------------------------------------------- - 4.336699 slack (MET) + 4.334775 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13090,10 +12782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 0.823314 0.586745 2.586745 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.823505 0.000000 2.586745 v gpio_analog_en[24] (out) - 2.586745 data arrival time + 11 0.378622 0.821593 0.584809 2.584809 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.821649 0.000000 2.584809 v gpio_dm1[38] (out) + 2.584809 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13103,13 +12795,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586745 data arrival time + -2.584809 data arrival time --------------------------------------------------------------------------------------------- - 4.336745 slack (MET) + 4.334809 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13118,10 +12810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 0.826237 0.586747 2.586747 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.826386 0.000000 2.586747 v gpio_holdover[35] (out) - 2.586747 data arrival time + 11 0.379719 0.823233 0.584816 2.584816 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.823371 0.000000 2.584816 v gpio_holdover[39] (out) + 2.584816 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13131,13 +12823,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586747 data arrival time + -2.584816 data arrival time --------------------------------------------------------------------------------------------- - 4.336747 slack (MET) + 4.334816 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13146,10 +12838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 0.824180 0.586762 2.586761 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.824308 0.000000 2.586761 v gpio_analog_pol[30] (out) - 2.586761 data arrival time + 11 0.378622 0.821593 0.584848 2.584848 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.821650 0.000000 2.584848 v gpio_slow_sel[38] (out) + 2.584848 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13159,13 +12851,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586761 data arrival time + -2.584848 data arrival time --------------------------------------------------------------------------------------------- - 4.336761 slack (MET) + 4.334848 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13174,10 +12866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 0.826109 0.586820 2.586820 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.826182 0.000000 2.586820 v gpio_analog_sel[19] (out) - 2.586820 data arrival time + 11 0.377175 0.819538 0.584897 2.584897 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.819863 0.000000 2.584897 v gpio_slow_sel[13] (out) + 2.584897 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13187,13 +12879,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586820 data arrival time + -2.584897 data arrival time --------------------------------------------------------------------------------------------- - 4.336820 slack (MET) + 4.334897 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13202,10 +12894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 0.825970 0.586840 2.586840 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.826047 0.000000 2.586840 v gpio_dm2[26] (out) - 2.586840 data arrival time + 11 0.379719 0.823233 0.584918 2.584918 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.823372 0.000000 2.584918 v gpio_dm2[39] (out) + 2.584918 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13215,13 +12907,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586840 data arrival time + -2.584918 data arrival time --------------------------------------------------------------------------------------------- - 4.336840 slack (MET) + 4.334918 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13230,10 +12922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 0.826237 0.586849 2.586849 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.826388 0.000000 2.586849 v gpio_dm2[35] (out) - 2.586849 data arrival time + 11 0.378593 0.821964 0.584965 2.584965 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.822047 0.000000 2.584965 v gpio_analog_en[18] (out) + 2.584965 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13243,13 +12935,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586849 data arrival time + -2.584965 data arrival time --------------------------------------------------------------------------------------------- - 4.336849 slack (MET) + 4.334965 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13258,10 +12950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 0.825264 0.586856 2.586856 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.825349 0.000000 2.586856 v gpio_analog_pol[20] (out) - 2.586856 data arrival time + 11 0.379719 0.823233 0.585005 2.585005 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.823373 0.000000 2.585005 v gpio_analog_sel[39] (out) + 2.585005 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13271,13 +12963,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586856 data arrival time + -2.585005 data arrival time --------------------------------------------------------------------------------------------- - 4.336855 slack (MET) + 4.335005 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13286,10 +12978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 0.824796 0.586863 2.586863 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.824899 0.000000 2.586863 v gpio_dm0[21] (out) - 2.586863 data arrival time + 11 0.379213 0.823493 0.585012 2.585012 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.823565 0.000000 2.585012 v gpio_analog_sel[23] (out) + 2.585012 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13299,13 +12991,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586863 data arrival time + -2.585012 data arrival time --------------------------------------------------------------------------------------------- - 4.336864 slack (MET) + 4.335012 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13314,10 +13006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 0.823864 0.586879 2.586879 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.824009 0.000000 2.586879 v gpio_dm0[28] (out) - 2.586879 data arrival time + 11 0.380034 0.825264 0.585065 2.585065 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.825310 0.000000 2.585065 v gpio_holdover[20] (out) + 2.585065 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13327,13 +13019,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586879 data arrival time + -2.585065 data arrival time --------------------------------------------------------------------------------------------- - 4.336879 slack (MET) + 4.335065 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13342,10 +13034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 0.825970 0.586927 2.586927 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.826049 0.000000 2.586927 v gpio_analog_sel[26] (out) - 2.586927 data arrival time + 11 0.380394 0.826066 0.585096 2.585096 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.826103 0.000000 2.585096 v gpio_out[15] (out) + 2.585096 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13355,13 +13047,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586927 data arrival time + -2.585096 data arrival time --------------------------------------------------------------------------------------------- - 4.336926 slack (MET) + 4.335096 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13370,10 +13062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 0.824613 0.586932 2.586932 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.824705 0.000000 2.586932 v gpio_analog_en[22] (out) - 2.586932 data arrival time + 11 0.378593 0.821964 0.585103 2.585103 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.822051 0.000000 2.585103 v gpio_dm1[18] (out) + 2.585103 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13383,13 +13075,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586932 data arrival time + -2.585103 data arrival time --------------------------------------------------------------------------------------------- - 4.336932 slack (MET) + 4.335103 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13398,10 +13090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 0.826237 0.586936 2.586936 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.826389 0.000000 2.586936 v gpio_analog_sel[35] (out) - 2.586936 data arrival time + 11 0.379088 0.822955 0.585141 2.585141 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.823020 0.000000 2.585141 v gpio_analog_sel[0] (out) + 2.585141 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13411,13 +13103,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586936 data arrival time + -2.585141 data arrival time --------------------------------------------------------------------------------------------- - 4.336936 slack (MET) + 4.335141 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13426,10 +13118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 0.826063 0.586987 2.586987 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.826148 0.000000 2.586987 v gpio_dm2[37] (out) - 2.586987 data arrival time + 11 0.378593 0.821964 0.585167 2.585167 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.822052 0.000000 2.585167 v gpio_slow_sel[18] (out) + 2.585167 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13439,13 +13131,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586987 data arrival time + -2.585167 data arrival time --------------------------------------------------------------------------------------------- - 4.336987 slack (MET) + 4.335167 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13454,10 +13146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 0.823314 0.587041 2.587041 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.823516 0.000000 2.587041 v gpio_dm1[24] (out) - 2.587041 data arrival time + 11 0.380186 0.826109 0.585237 2.585237 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.826180 0.000000 2.585237 v gpio_holdover[36] (out) + 2.585237 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13467,13 +13159,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587041 data arrival time + -2.585237 data arrival time --------------------------------------------------------------------------------------------- - 4.337041 slack (MET) + 4.335237 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13482,10 +13174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 0.824555 0.587070 2.587070 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.824705 0.000000 2.587070 v gpio_analog_pol[31] (out) - 2.587070 data arrival time + 11 0.379779 0.824613 0.585304 2.585304 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.824667 0.000000 2.585304 v gpio_dm2[22] (out) + 2.585304 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13495,13 +13187,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587070 data arrival time + -2.585304 data arrival time --------------------------------------------------------------------------------------------- - 4.337070 slack (MET) + 4.335304 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13510,10 +13202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 0.824613 0.587070 2.587070 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.824708 0.000000 2.587070 v gpio_dm1[22] (out) - 2.587070 data arrival time + 11 0.379767 0.824796 0.585310 2.585310 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.824860 0.000000 2.585310 v gpio_dm2[21] (out) + 2.585310 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13523,13 +13215,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587070 data arrival time + -2.585310 data arrival time --------------------------------------------------------------------------------------------- - 4.337070 slack (MET) + 4.335310 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13538,10 +13230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 0.824180 0.587086 2.587086 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.824319 0.000000 2.587086 v gpio_dm0[30] (out) - 2.587086 data arrival time + 11 0.380407 0.826109 0.585312 2.585312 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.826151 0.000000 2.585312 v gpio_out[19] (out) + 2.585312 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13551,13 +13243,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587086 data arrival time + -2.585312 data arrival time --------------------------------------------------------------------------------------------- - 4.337085 slack (MET) + 4.335312 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13566,10 +13258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 0.824796 0.587096 2.587096 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.824906 0.000000 2.587096 v gpio_analog_en[21] (out) - 2.587096 data arrival time + 11 0.379719 0.823233 0.585324 2.585324 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.823376 0.000000 2.585324 v gpio_analog_pol[39] (out) + 2.585324 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13579,13 +13271,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587096 data arrival time + -2.585324 data arrival time --------------------------------------------------------------------------------------------- - 4.337096 slack (MET) + 4.335324 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13594,10 +13286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 0.823864 0.587123 2.587123 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.824017 0.000000 2.587123 v gpio_analog_en[28] (out) - 2.587123 data arrival time + 11 0.379719 0.823233 0.585382 2.585382 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.823377 0.000000 2.585382 v gpio_dm0[39] (out) + 2.585382 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13607,13 +13299,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587123 data arrival time + -2.585382 data arrival time --------------------------------------------------------------------------------------------- - 4.337123 slack (MET) + 4.335382 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13622,10 +13314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379779 0.824613 0.587133 2.587133 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.824710 0.000000 2.587133 v gpio_slow_sel[22] (out) - 2.587133 data arrival time + 11 0.379719 0.823233 0.585425 2.585425 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.823377 0.000000 2.585425 v gpio_analog_en[39] (out) + 2.585425 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13635,13 +13327,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587133 data arrival time + -2.585425 data arrival time --------------------------------------------------------------------------------------------- - 4.337132 slack (MET) + 4.335425 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13650,10 +13342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 0.825264 0.587167 2.587167 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.825357 0.000000 2.587167 v gpio_dm0[20] (out) - 2.587167 data arrival time + 11 0.379719 0.823233 0.585471 2.585471 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.823378 0.000000 2.585471 v gpio_dm1[39] (out) + 2.585471 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13663,13 +13355,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587167 data arrival time + -2.585471 data arrival time --------------------------------------------------------------------------------------------- - 4.337167 slack (MET) + 4.335471 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13678,10 +13370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 0.826063 0.587190 2.587190 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.826153 0.000000 2.587190 v gpio_analog_sel[37] (out) - 2.587190 data arrival time + 11 0.379719 0.823233 0.585510 2.585510 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.823378 0.000000 2.585510 v gpio_slow_sel[39] (out) + 2.585510 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13691,13 +13383,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587190 data arrival time + -2.585510 data arrival time --------------------------------------------------------------------------------------------- - 4.337190 slack (MET) + 4.335510 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13706,10 +13398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 0.828201 0.587192 2.587192 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.828692 0.000000 2.587192 v gpio_dm2[25] (out) - 2.587192 data arrival time + 11 0.379213 0.823493 0.585523 2.585523 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.823577 0.000000 2.585523 v gpio_analog_pol[23] (out) + 2.585523 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13719,13 +13411,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587192 data arrival time + -2.585523 data arrival time --------------------------------------------------------------------------------------------- - 4.337192 slack (MET) + 4.335523 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13734,10 +13426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 0.824796 0.587217 2.587217 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.824909 0.000000 2.587217 v gpio_dm1[21] (out) - 2.587217 data arrival time + 11 0.379088 0.822955 0.585535 2.585535 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.823029 0.000000 2.585535 v gpio_inp_dis[0] (out) + 2.585535 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13747,13 +13439,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587217 data arrival time + -2.585535 data arrival time --------------------------------------------------------------------------------------------- - 4.337217 slack (MET) + 4.335535 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13762,10 +13454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 0.825970 0.587245 2.587245 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.826057 0.000000 2.587245 v gpio_analog_pol[26] (out) - 2.587245 data arrival time + 11 0.379088 0.822955 0.585585 2.585585 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.823030 0.000000 2.585585 v gpio_analog_pol[0] (out) + 2.585585 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13775,13 +13467,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587245 data arrival time + -2.585585 data arrival time --------------------------------------------------------------------------------------------- - 4.337245 slack (MET) + 4.335585 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13790,10 +13482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378833 0.823314 0.587266 2.587266 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.823525 0.000000 2.587266 v gpio_slow_sel[24] (out) - 2.587266 data arrival time + 11 0.380034 0.825264 0.585611 2.585611 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.825321 0.000000 2.585611 v gpio_dm2[20] (out) + 2.585611 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13803,13 +13495,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587266 data arrival time + -2.585611 data arrival time --------------------------------------------------------------------------------------------- - 4.337266 slack (MET) + 4.335611 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13818,10 +13510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379767 0.824796 0.587282 2.587282 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.824911 0.000000 2.587282 v gpio_slow_sel[21] (out) - 2.587282 data arrival time + 11 0.380394 0.826066 0.585631 2.585631 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.826113 0.000000 2.585631 v gpio_holdover[15] (out) + 2.585631 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13831,13 +13523,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587282 data arrival time + -2.585631 data arrival time --------------------------------------------------------------------------------------------- - 4.337282 slack (MET) + 4.335631 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13846,10 +13538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 0.825970 0.587302 2.587302 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.826058 0.000000 2.587302 v gpio_dm0[26] (out) - 2.587302 data arrival time + 11 0.379088 0.822955 0.585668 2.585668 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.823032 0.000000 2.585668 v gpio_analog_en[0] (out) + 2.585668 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13859,13 +13551,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587302 data arrival time + -2.585668 data arrival time --------------------------------------------------------------------------------------------- - 4.337302 slack (MET) + 4.335668 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13874,10 +13566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 0.824180 0.587329 2.587329 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.824327 0.000000 2.587329 v gpio_analog_en[30] (out) - 2.587329 data arrival time + 11 0.379088 0.822955 0.585720 2.585720 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.823033 0.000000 2.585720 v gpio_dm1[0] (out) + 2.585720 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13887,13 +13579,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587329 data arrival time + -2.585720 data arrival time --------------------------------------------------------------------------------------------- - 4.337329 slack (MET) + 4.335720 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13902,10 +13594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 0.824971 0.587341 2.587341 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.825126 0.000000 2.587341 v gpio_analog_pol[34] (out) - 2.587341 data arrival time + 11 0.380343 0.826063 0.585758 2.585758 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.826120 0.000000 2.585758 v gpio_out[37] (out) + 2.585758 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13915,13 +13607,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587341 data arrival time + -2.585758 data arrival time --------------------------------------------------------------------------------------------- - 4.337340 slack (MET) + 4.335759 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13930,10 +13622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 0.825970 0.587346 2.587346 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.826060 0.000000 2.587346 v gpio_analog_en[26] (out) - 2.587346 data arrival time + 11 0.379088 0.822955 0.585759 2.585759 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.823034 0.000000 2.585759 v gpio_slow_sel[0] (out) + 2.585759 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13943,13 +13635,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587346 data arrival time + -2.585759 data arrival time --------------------------------------------------------------------------------------------- - 4.337346 slack (MET) + 4.335759 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13958,10 +13650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 0.826237 0.587346 2.587346 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.826394 0.000000 2.587346 v gpio_analog_pol[35] (out) - 2.587346 data arrival time + 11 0.379779 0.824613 0.585773 2.585773 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.824677 0.000000 2.585773 v gpio_analog_sel[22] (out) + 2.585773 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13971,13 +13663,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587346 data arrival time + -2.585773 data arrival time --------------------------------------------------------------------------------------------- - 4.337346 slack (MET) + 4.335773 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13986,10 +13678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 0.826109 0.587352 2.587352 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.826195 0.000000 2.587352 v gpio_analog_pol[19] (out) - 2.587352 data arrival time + 11 0.379767 0.824796 0.585779 2.585779 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.824871 0.000000 2.585779 v gpio_analog_sel[21] (out) + 2.585779 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13999,13 +13691,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587352 data arrival time + -2.585779 data arrival time --------------------------------------------------------------------------------------------- - 4.337352 slack (MET) + 4.335779 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14014,10 +13706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 0.825264 0.587400 2.587400 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.825364 0.000000 2.587400 v gpio_analog_en[20] (out) - 2.587400 data arrival time + 11 0.380186 0.826109 0.585808 2.585808 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.826194 0.000000 2.585808 v gpio_dm2[36] (out) + 2.585808 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14027,13 +13719,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587400 data arrival time + -2.585808 data arrival time --------------------------------------------------------------------------------------------- - 4.337400 slack (MET) + 4.335807 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14042,10 +13734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 0.825970 0.587397 2.587397 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.826061 0.000000 2.587397 v gpio_dm1[26] (out) - 2.587397 data arrival time + 11 0.379213 0.823493 0.585834 2.585834 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.823585 0.000000 2.585834 v gpio_dm0[23] (out) + 2.585834 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14055,13 +13747,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587397 data arrival time + -2.585834 data arrival time --------------------------------------------------------------------------------------------- - 4.337397 slack (MET) + 4.335834 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14070,10 +13762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 0.823864 0.587419 2.587419 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.824027 0.000000 2.587419 v gpio_dm1[28] (out) - 2.587419 data arrival time + 11 0.380407 0.826109 0.585848 2.585848 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.826161 0.000000 2.585848 v gpio_holdover[19] (out) + 2.585848 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14083,13 +13775,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587419 data arrival time + -2.585848 data arrival time --------------------------------------------------------------------------------------------- - 4.337419 slack (MET) + 4.335847 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14098,10 +13790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 0.826066 0.587423 2.587423 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.826152 0.000000 2.587423 v gpio_analog_pol[15] (out) - 2.587423 data arrival time + 11 0.379213 0.823493 0.586067 2.586067 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.823592 0.000000 2.586067 v gpio_analog_en[23] (out) + 2.586067 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14111,13 +13803,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587423 data arrival time + -2.586067 data arrival time --------------------------------------------------------------------------------------------- - 4.337423 slack (MET) + 4.336068 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14126,10 +13818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 0.824555 0.587443 2.587443 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.824718 0.000000 2.587443 v gpio_dm0[31] (out) - 2.587443 data arrival time + 11 0.380034 0.825264 0.586081 2.586081 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.825331 0.000000 2.586081 v gpio_analog_sel[20] (out) + 2.586081 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14139,13 +13831,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587443 data arrival time + -2.586081 data arrival time --------------------------------------------------------------------------------------------- - 4.337443 slack (MET) + 4.336081 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14154,10 +13846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 0.826237 0.587440 2.587440 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.826396 0.000000 2.587440 v gpio_dm0[35] (out) - 2.587440 data arrival time + 11 0.380394 0.826066 0.586178 2.586178 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.826124 0.000000 2.586178 v gpio_dm2[15] (out) + 2.586178 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14167,13 +13859,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587440 data arrival time + -2.586178 data arrival time --------------------------------------------------------------------------------------------- - 4.337440 slack (MET) + 4.336178 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14182,10 +13874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380334 0.825970 0.587436 2.587436 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.826062 0.000000 2.587436 v gpio_slow_sel[26] (out) - 2.587436 data arrival time + 11 0.379213 0.823493 0.586276 2.586276 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.823597 0.000000 2.586276 v gpio_dm1[23] (out) + 2.586276 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14195,13 +13887,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587436 data arrival time + -2.586276 data arrival time --------------------------------------------------------------------------------------------- - 4.337436 slack (MET) + 4.336276 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14210,10 +13902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 0.826063 0.587507 2.587507 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.826162 0.000000 2.587507 v gpio_analog_pol[37] (out) - 2.587507 data arrival time + 11 0.380186 0.826109 0.586298 2.586298 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.826207 0.000000 2.586298 v gpio_analog_sel[36] (out) + 2.586298 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14223,13 +13915,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587507 data arrival time + -2.586298 data arrival time --------------------------------------------------------------------------------------------- - 4.337507 slack (MET) + 4.336298 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14238,10 +13930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 0.825264 0.587558 2.587558 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.825368 0.000000 2.587558 v gpio_dm1[20] (out) - 2.587558 data arrival time + 11 0.379213 0.823493 0.586313 2.586313 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.823599 0.000000 2.586313 v gpio_slow_sel[23] (out) + 2.586313 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14251,13 +13943,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587558 data arrival time + -2.586313 data arrival time --------------------------------------------------------------------------------------------- - 4.337558 slack (MET) + 4.336314 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14266,10 +13958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 0.826237 0.587569 2.587569 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.826398 0.000000 2.587569 v gpio_analog_en[35] (out) - 2.587569 data arrival time + 11 0.380343 0.826063 0.586322 2.586322 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.826132 0.000000 2.586322 v gpio_holdover[37] (out) + 2.586322 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14279,13 +13971,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587569 data arrival time + -2.586322 data arrival time --------------------------------------------------------------------------------------------- - 4.337569 slack (MET) + 4.336322 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14294,10 +13986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 0.826063 0.587565 2.587565 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.826163 0.000000 2.587565 v gpio_dm0[37] (out) - 2.587565 data arrival time + 11 0.379779 0.824613 0.586388 2.586388 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.824691 0.000000 2.586388 v gpio_analog_pol[22] (out) + 2.586388 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14307,13 +13999,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587565 data arrival time + -2.586388 data arrival time --------------------------------------------------------------------------------------------- - 4.337565 slack (MET) + 4.336388 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14322,10 +14014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 0.824555 0.587573 2.587573 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.824723 0.000000 2.587573 v gpio_analog_en[31] (out) - 2.587573 data arrival time + 11 0.380407 0.826109 0.586395 2.586395 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.826173 0.000000 2.586395 v gpio_dm2[19] (out) + 2.586395 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14335,13 +14027,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587573 data arrival time + -2.586395 data arrival time --------------------------------------------------------------------------------------------- - 4.337573 slack (MET) + 4.336394 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14350,10 +14042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380034 0.825264 0.587598 2.587598 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.825369 0.000000 2.587598 v gpio_slow_sel[20] (out) - 2.587598 data arrival time + 11 0.379767 0.824796 0.586553 2.586553 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.824891 0.000000 2.586553 v gpio_analog_pol[21] (out) + 2.586553 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14363,13 +14055,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587598 data arrival time + -2.586553 data arrival time --------------------------------------------------------------------------------------------- - 4.337598 slack (MET) + 4.336553 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14378,10 +14070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 0.826063 0.587608 2.587608 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.826164 0.000000 2.587608 v gpio_analog_en[37] (out) - 2.587608 data arrival time + 11 0.380394 0.826066 0.586647 2.586648 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.826134 0.000000 2.586648 v gpio_analog_sel[15] (out) + 2.586648 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14391,13 +14083,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587608 data arrival time + -2.586648 data arrival time --------------------------------------------------------------------------------------------- - 4.337609 slack (MET) + 4.336648 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14406,10 +14098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 0.826237 0.587614 2.587614 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.826399 0.000000 2.587614 v gpio_dm1[35] (out) - 2.587614 data arrival time + 11 0.379779 0.824613 0.586699 2.586699 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.824699 0.000000 2.586699 v gpio_dm0[22] (out) + 2.586699 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14419,13 +14111,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587614 data arrival time + -2.586699 data arrival time --------------------------------------------------------------------------------------------- - 4.337614 slack (MET) + 4.336699 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14434,10 +14126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 0.824180 0.587625 2.587625 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.824337 0.000000 2.587625 v gpio_dm1[30] (out) - 2.587625 data arrival time + 11 0.380407 0.826109 0.586820 2.586820 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.826182 0.000000 2.586820 v gpio_analog_sel[19] (out) + 2.586820 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14447,13 +14139,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587625 data arrival time + -2.586820 data arrival time --------------------------------------------------------------------------------------------- - 4.337625 slack (MET) + 4.336820 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14462,10 +14154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 0.824555 0.587625 2.587625 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.824725 0.000000 2.587625 v gpio_dm1[31] (out) - 2.587625 data arrival time + 11 0.380034 0.825264 0.586856 2.586856 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.825349 0.000000 2.586856 v gpio_analog_pol[20] (out) + 2.586856 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14475,13 +14167,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587625 data arrival time + -2.586856 data arrival time --------------------------------------------------------------------------------------------- - 4.337625 slack (MET) + 4.336855 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14490,10 +14182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379237 0.823864 0.587644 2.587644 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.824035 0.000000 2.587644 v gpio_slow_sel[28] (out) - 2.587644 data arrival time + 11 0.379767 0.824796 0.586863 2.586863 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.824899 0.000000 2.586863 v gpio_dm0[21] (out) + 2.586863 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14503,13 +14195,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587644 data arrival time + -2.586863 data arrival time --------------------------------------------------------------------------------------------- - 4.337644 slack (MET) + 4.336864 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14518,10 +14210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 0.824971 0.587649 2.587649 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.825137 0.000000 2.587649 v gpio_dm0[34] (out) - 2.587649 data arrival time + 11 0.379779 0.824613 0.586932 2.586932 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.824705 0.000000 2.586932 v gpio_analog_en[22] (out) + 2.586932 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14531,13 +14223,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587649 data arrival time + -2.586932 data arrival time --------------------------------------------------------------------------------------------- - 4.337649 slack (MET) + 4.336932 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14546,10 +14238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380934 0.826237 0.587651 2.587651 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.826399 0.000000 2.587651 v gpio_slow_sel[35] (out) - 2.587651 data arrival time + 11 0.380343 0.826063 0.586987 2.586987 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.826148 0.000000 2.586987 v gpio_dm2[37] (out) + 2.586987 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14559,13 +14251,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587651 data arrival time + -2.586987 data arrival time --------------------------------------------------------------------------------------------- - 4.337651 slack (MET) + 4.336987 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14574,10 +14266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 0.826109 0.587663 2.587663 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.826203 0.000000 2.587663 v gpio_dm0[19] (out) - 2.587663 data arrival time + 11 0.379779 0.824613 0.587070 2.587070 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.824708 0.000000 2.587070 v gpio_dm1[22] (out) + 2.587070 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14587,13 +14279,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587663 data arrival time + -2.587070 data arrival time --------------------------------------------------------------------------------------------- - 4.337664 slack (MET) + 4.337070 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14602,10 +14294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 0.826063 0.587660 2.587660 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.826166 0.000000 2.587660 v gpio_dm1[37] (out) - 2.587660 data arrival time + 11 0.379767 0.824796 0.587096 2.587096 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.824906 0.000000 2.587096 v gpio_analog_en[21] (out) + 2.587096 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14615,13 +14307,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587660 data arrival time + -2.587096 data arrival time --------------------------------------------------------------------------------------------- - 4.337660 slack (MET) + 4.337096 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14630,10 +14322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379488 0.824555 0.587664 2.587664 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.824726 0.000000 2.587664 v gpio_slow_sel[31] (out) - 2.587664 data arrival time + 11 0.379779 0.824613 0.587133 2.587133 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.824710 0.000000 2.587133 v gpio_slow_sel[22] (out) + 2.587133 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14643,13 +14335,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587664 data arrival time + -2.587133 data arrival time --------------------------------------------------------------------------------------------- - 4.337664 slack (MET) + 4.337132 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14658,10 +14350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 0.828201 0.587681 2.587681 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.828722 0.000000 2.587681 v gpio_analog_sel[25] (out) - 2.587681 data arrival time + 11 0.381737 0.827982 0.587146 2.587146 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.828122 0.000000 2.587146 v gpio_ib_mode_sel[35] (out) + 2.587146 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14671,13 +14363,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587681 data arrival time + -2.587146 data arrival time --------------------------------------------------------------------------------------------- - 4.337680 slack (MET) + 4.337146 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14686,10 +14378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380343 0.826063 0.587699 2.587699 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.826167 0.000000 2.587699 v gpio_slow_sel[37] (out) - 2.587699 data arrival time + 11 0.380034 0.825264 0.587167 2.587167 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.825357 0.000000 2.587167 v gpio_dm0[20] (out) + 2.587167 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14699,13 +14391,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587699 data arrival time + -2.587167 data arrival time --------------------------------------------------------------------------------------------- - 4.337699 slack (MET) + 4.337167 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14714,10 +14406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 0.826066 0.587734 2.587734 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.826160 0.000000 2.587734 v gpio_dm0[15] (out) - 2.587734 data arrival time + 11 0.380343 0.826063 0.587190 2.587190 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.826153 0.000000 2.587190 v gpio_analog_sel[37] (out) + 2.587190 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14727,13 +14419,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587734 data arrival time + -2.587190 data arrival time --------------------------------------------------------------------------------------------- - 4.337734 slack (MET) + 4.337190 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14742,10 +14434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379409 0.824180 0.587850 2.587850 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.824345 0.000000 2.587850 v gpio_slow_sel[30] (out) - 2.587850 data arrival time + 11 0.379767 0.824796 0.587217 2.587217 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.824909 0.000000 2.587217 v gpio_dm1[21] (out) + 2.587217 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14755,13 +14447,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587850 data arrival time + -2.587217 data arrival time --------------------------------------------------------------------------------------------- - 4.337850 slack (MET) + 4.337217 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14770,10 +14462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 0.825700 0.587883 2.587883 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.825865 0.000000 2.587883 v gpio_analog_pol[29] (out) - 2.587883 data arrival time + 11 0.379767 0.824796 0.587282 2.587282 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.824911 0.000000 2.587282 v gpio_slow_sel[21] (out) + 2.587282 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14783,13 +14475,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587883 data arrival time + -2.587282 data arrival time --------------------------------------------------------------------------------------------- - 4.337883 slack (MET) + 4.337282 slack (MET) Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14798,10 +14490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 0.826109 0.587897 2.587897 v gpio_loopback_zero[19] (in) + 11 0.380407 0.826109 0.587352 2.587352 v gpio_loopback_zero[19] (in) gpio_loopback_zero[19] (net) - 0.826210 0.000000 2.587897 v gpio_analog_en[19] (out) - 2.587897 data arrival time + 0.826195 0.000000 2.587352 v gpio_analog_pol[19] (out) + 2.587352 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14811,13 +14503,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587897 data arrival time + -2.587352 data arrival time --------------------------------------------------------------------------------------------- - 4.337897 slack (MET) + 4.337352 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14826,10 +14518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 0.824971 0.587946 2.587946 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.825148 0.000000 2.587946 v gpio_analog_en[34] (out) - 2.587946 data arrival time + 11 0.380034 0.825264 0.587400 2.587400 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.825364 0.000000 2.587400 v gpio_analog_en[20] (out) + 2.587400 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14839,13 +14531,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587946 data arrival time + -2.587400 data arrival time --------------------------------------------------------------------------------------------- - 4.337946 slack (MET) + 4.337400 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14854,10 +14546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 0.825870 0.587956 2.587956 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.826024 0.000000 2.587956 v gpio_analog_pol[27] (out) - 2.587956 data arrival time + 11 0.380394 0.826066 0.587423 2.587423 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.826152 0.000000 2.587423 v gpio_analog_pol[15] (out) + 2.587423 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14867,13 +14559,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587956 data arrival time + -2.587423 data arrival time --------------------------------------------------------------------------------------------- - 4.337956 slack (MET) + 4.337423 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14882,10 +14574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 0.826066 0.587968 2.587968 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.826167 0.000000 2.587968 v gpio_analog_en[15] (out) - 2.587968 data arrival time + 11 0.380343 0.826063 0.587507 2.587507 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.826162 0.000000 2.587507 v gpio_analog_pol[37] (out) + 2.587507 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14895,13 +14587,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587968 data arrival time + -2.587507 data arrival time --------------------------------------------------------------------------------------------- - 4.337967 slack (MET) + 4.337507 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14910,10 +14602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 0.825865 0.587977 2.587977 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.826020 0.000000 2.587977 v gpio_analog_pol[36] (out) - 2.587977 data arrival time + 11 0.381737 0.827982 0.587533 2.587533 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.828126 0.000000 2.587533 v gpio_vtrip_sel[35] (out) + 2.587533 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14923,13 +14615,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587977 data arrival time + -2.587533 data arrival time --------------------------------------------------------------------------------------------- - 4.337977 slack (MET) + 4.337533 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14938,10 +14630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 0.826124 0.588021 2.588021 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.826222 0.000000 2.588021 v gpio_analog_pol[32] (out) - 2.588021 data arrival time + 11 0.380034 0.825264 0.587558 2.587558 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.825368 0.000000 2.587558 v gpio_dm1[20] (out) + 2.587558 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14951,13 +14643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588021 data arrival time + -2.587558 data arrival time --------------------------------------------------------------------------------------------- - 4.338021 slack (MET) + 4.337558 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14966,10 +14658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 0.824971 0.588057 2.588057 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.825152 0.000000 2.588057 v gpio_dm1[34] (out) - 2.588057 data arrival time + 11 0.380343 0.826063 0.587565 2.587565 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.826163 0.000000 2.587565 v gpio_dm0[37] (out) + 2.587565 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14979,13 +14671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588057 data arrival time + -2.587565 data arrival time --------------------------------------------------------------------------------------------- - 4.338057 slack (MET) + 4.337565 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14994,10 +14686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379654 0.824971 0.588096 2.588096 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.825153 0.000000 2.588096 v gpio_slow_sel[34] (out) - 2.588096 data arrival time + 11 0.380034 0.825264 0.587598 2.587598 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.825369 0.000000 2.587598 v gpio_slow_sel[20] (out) + 2.587598 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15007,13 +14699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588096 data arrival time + -2.587598 data arrival time --------------------------------------------------------------------------------------------- - 4.338096 slack (MET) + 4.337598 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15022,10 +14714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 0.826109 0.588128 2.588128 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.826216 0.000000 2.588128 v gpio_dm1[19] (out) - 2.588128 data arrival time + 11 0.380343 0.826063 0.587608 2.587608 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.826164 0.000000 2.587608 v gpio_analog_en[37] (out) + 2.587608 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15035,13 +14727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588128 data arrival time + -2.587608 data arrival time --------------------------------------------------------------------------------------------- - 4.338128 slack (MET) + 4.337609 slack (MET) Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[19] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15050,10 +14742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380407 0.826109 0.588158 2.588158 v gpio_loopback_zero[19] (in) + 11 0.380407 0.826109 0.587663 2.587663 v gpio_loopback_zero[19] (in) gpio_loopback_zero[19] (net) - 0.826217 0.000000 2.588158 v gpio_slow_sel[19] (out) - 2.588158 data arrival time + 0.826203 0.000000 2.587663 v gpio_dm0[19] (out) + 2.587663 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15063,13 +14755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588158 data arrival time + -2.587663 data arrival time --------------------------------------------------------------------------------------------- - 4.338159 slack (MET) + 4.337664 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15078,10 +14770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 0.826066 0.588181 2.588181 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.826173 0.000000 2.588181 v gpio_dm1[15] (out) - 2.588181 data arrival time + 11 0.380343 0.826063 0.587660 2.587660 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.826166 0.000000 2.587660 v gpio_dm1[37] (out) + 2.587660 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15091,13 +14783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588181 data arrival time + -2.587660 data arrival time --------------------------------------------------------------------------------------------- - 4.338181 slack (MET) + 4.337660 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15106,10 +14798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380394 0.826066 0.588214 2.588214 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.826174 0.000000 2.588214 v gpio_slow_sel[15] (out) - 2.588214 data arrival time + 11 0.380343 0.826063 0.587699 2.587699 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.826167 0.000000 2.587699 v gpio_slow_sel[37] (out) + 2.587699 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15119,13 +14811,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588214 data arrival time + -2.587699 data arrival time --------------------------------------------------------------------------------------------- - 4.338213 slack (MET) + 4.337699 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15134,10 +14826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 0.825700 0.588257 2.588257 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.825878 0.000000 2.588257 v gpio_dm0[29] (out) - 2.588257 data arrival time + 11 0.380394 0.826066 0.587734 2.587734 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.826160 0.000000 2.587734 v gpio_dm0[15] (out) + 2.587734 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15147,13 +14839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588257 data arrival time + -2.587734 data arrival time --------------------------------------------------------------------------------------------- - 4.338257 slack (MET) + 4.337734 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15162,10 +14854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 0.825870 0.588281 2.588281 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.826036 0.000000 2.588281 v gpio_dm0[27] (out) - 2.588281 data arrival time + 11 0.381737 0.827982 0.587887 2.587887 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.828130 0.000000 2.587887 v gpio_out[35] (out) + 2.587887 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15175,13 +14867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588281 data arrival time + -2.587887 data arrival time --------------------------------------------------------------------------------------------- - 4.338281 slack (MET) + 4.337887 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15190,10 +14882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 0.826124 0.588346 2.588346 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.826231 0.000000 2.588346 v gpio_dm0[32] (out) - 2.588346 data arrival time + 11 0.380407 0.826109 0.587897 2.587897 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.826210 0.000000 2.587897 v gpio_analog_en[19] (out) + 2.587897 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15203,13 +14895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588346 data arrival time + -2.587897 data arrival time --------------------------------------------------------------------------------------------- - 4.338346 slack (MET) + 4.337897 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15218,10 +14910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 0.825865 0.588351 2.588351 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.826033 0.000000 2.588351 v gpio_dm0[36] (out) - 2.588351 data arrival time + 11 0.380394 0.826066 0.587968 2.587968 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.826167 0.000000 2.587968 v gpio_analog_en[15] (out) + 2.587968 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15231,13 +14923,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588351 data arrival time + -2.587968 data arrival time --------------------------------------------------------------------------------------------- - 4.338351 slack (MET) + 4.337967 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15246,10 +14938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 0.825700 0.588387 2.588387 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.825883 0.000000 2.588387 v gpio_analog_en[29] (out) - 2.588387 data arrival time + 11 0.381737 0.827982 0.587988 2.587988 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.828131 0.000000 2.587988 v gpio_holdover[35] (out) + 2.587988 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15259,13 +14951,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588387 data arrival time + -2.587988 data arrival time --------------------------------------------------------------------------------------------- - 4.338387 slack (MET) + 4.337988 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15274,10 +14966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 0.825865 0.588426 2.588426 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.826036 0.000000 2.588426 v gpio_analog_en[36] (out) - 2.588426 data arrival time + 11 0.381737 0.827982 0.588090 2.588090 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.828133 0.000000 2.588090 v gpio_dm2[35] (out) + 2.588090 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15287,13 +14979,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588426 data arrival time + -2.588090 data arrival time --------------------------------------------------------------------------------------------- - 4.338426 slack (MET) + 4.338090 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15302,10 +14994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 0.825700 0.588439 2.588439 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.825885 0.000000 2.588439 v gpio_dm1[29] (out) - 2.588439 data arrival time + 11 0.380407 0.826109 0.588128 2.588128 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.826216 0.000000 2.588128 v gpio_dm1[19] (out) + 2.588128 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15315,13 +15007,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588439 data arrival time + -2.588128 data arrival time --------------------------------------------------------------------------------------------- - 4.338439 slack (MET) + 4.338128 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15330,10 +15022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379958 0.825700 0.588478 2.588478 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.825887 0.000000 2.588478 v gpio_slow_sel[29] (out) - 2.588478 data arrival time + 11 0.380186 0.826109 0.588158 2.588158 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.826264 0.000000 2.588158 v gpio_analog_pol[36] (out) + 2.588158 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15343,13 +15035,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588478 data arrival time + -2.588158 data arrival time --------------------------------------------------------------------------------------------- - 4.338478 slack (MET) + 4.338158 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15358,10 +15050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 0.825870 0.588525 2.588525 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.826044 0.000000 2.588525 v gpio_analog_en[27] (out) - 2.588525 data arrival time + 11 0.380407 0.826109 0.588158 2.588158 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.826217 0.000000 2.588158 v gpio_slow_sel[19] (out) + 2.588158 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15371,13 +15063,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588525 data arrival time + -2.588158 data arrival time --------------------------------------------------------------------------------------------- - 4.338525 slack (MET) + 4.338159 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15386,10 +15078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 0.826124 0.588590 2.588590 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.826238 0.000000 2.588590 v gpio_analog_en[32] (out) - 2.588590 data arrival time + 11 0.381737 0.827982 0.588177 2.588177 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.828134 0.000000 2.588177 v gpio_analog_sel[35] (out) + 2.588177 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15399,13 +15091,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588590 data arrival time + -2.588177 data arrival time --------------------------------------------------------------------------------------------- - 4.338590 slack (MET) + 4.338177 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15414,10 +15106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 0.825865 0.588652 2.588652 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.826044 0.000000 2.588652 v gpio_dm1[36] (out) - 2.588652 data arrival time + 11 0.380394 0.826066 0.588181 2.588181 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.826173 0.000000 2.588181 v gpio_dm1[15] (out) + 2.588181 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15427,13 +15119,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588652 data arrival time + -2.588181 data arrival time --------------------------------------------------------------------------------------------- - 4.338652 slack (MET) + 4.338181 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15442,10 +15134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 0.825870 0.588710 2.588710 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.826051 0.000000 2.588710 v gpio_dm1[27] (out) - 2.588710 data arrival time + 11 0.380394 0.826066 0.588214 2.588214 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.826174 0.000000 2.588214 v gpio_slow_sel[15] (out) + 2.588214 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15455,13 +15147,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588710 data arrival time + -2.588214 data arrival time --------------------------------------------------------------------------------------------- - 4.338710 slack (MET) + 4.338213 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15470,10 +15162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380069 0.825870 0.588748 2.588748 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.826053 0.000000 2.588748 v gpio_slow_sel[27] (out) - 2.588748 data arrival time + 11 0.380186 0.826109 0.588532 2.588532 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.826277 0.000000 2.588532 v gpio_dm0[36] (out) + 2.588532 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15483,13 +15175,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588748 data arrival time + -2.588532 data arrival time --------------------------------------------------------------------------------------------- - 4.338747 slack (MET) + 4.338531 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15498,10 +15190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380070 0.825865 0.588877 2.588877 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.826052 0.000000 2.588877 v gpio_slow_sel[36] (out) - 2.588877 data arrival time + 11 0.381737 0.827982 0.588588 2.588588 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.828140 0.000000 2.588588 v gpio_analog_pol[35] (out) + 2.588588 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15511,13 +15203,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588877 data arrival time + -2.588588 data arrival time --------------------------------------------------------------------------------------------- - 4.338877 slack (MET) + 4.338588 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15526,10 +15218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 0.826124 0.588904 2.588904 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.826247 0.000000 2.588904 v gpio_dm1[32] (out) - 2.588904 data arrival time + 11 0.380186 0.826109 0.588607 2.588607 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.826280 0.000000 2.588607 v gpio_analog_en[36] (out) + 2.588607 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15539,13 +15231,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588904 data arrival time + -2.588607 data arrival time --------------------------------------------------------------------------------------------- - 4.338903 slack (MET) + 4.338607 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15554,10 +15246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380445 0.826124 0.589135 2.589135 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.826254 0.000000 2.589135 v gpio_slow_sel[32] (out) - 2.589135 data arrival time + 11 0.381737 0.827982 0.588682 2.588681 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.828141 0.000000 2.588681 v gpio_dm0[35] (out) + 2.588681 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15567,13 +15259,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589135 data arrival time + -2.588681 data arrival time --------------------------------------------------------------------------------------------- - 4.339135 slack (MET) + 4.338682 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15582,10 +15274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 0.828201 0.589602 2.589602 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.828852 0.000000 2.589602 v gpio_analog_pol[25] (out) - 2.589602 data arrival time + 11 0.381737 0.827982 0.588811 2.588811 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.828143 0.000000 2.588811 v gpio_analog_en[35] (out) + 2.588811 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15595,13 +15287,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589602 data arrival time + -2.588811 data arrival time --------------------------------------------------------------------------------------------- - 4.339602 slack (MET) + 4.338810 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15610,10 +15302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 0.828201 0.589739 2.589739 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.828861 0.000000 2.589739 v gpio_dm0[25] (out) - 2.589739 data arrival time + 11 0.380186 0.826109 0.588833 2.588833 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.826288 0.000000 2.588833 v gpio_dm1[36] (out) + 2.588833 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15623,13 +15315,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589739 data arrival time + -2.588833 data arrival time --------------------------------------------------------------------------------------------- - 4.339738 slack (MET) + 4.338833 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15638,10 +15330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 0.828201 0.589784 2.589784 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.828865 0.000000 2.589784 v gpio_analog_en[25] (out) - 2.589784 data arrival time + 11 0.381737 0.827982 0.588855 2.588856 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.828144 0.000000 2.588856 v gpio_dm1[35] (out) + 2.588856 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15651,13 +15343,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589784 data arrival time + -2.588856 data arrival time --------------------------------------------------------------------------------------------- - 4.339784 slack (MET) + 4.338856 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15666,10 +15358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 0.828201 0.589849 2.589849 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.828869 0.000000 2.589849 v gpio_dm1[25] (out) - 2.589849 data arrival time + 11 0.381737 0.827982 0.588894 2.588894 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.828144 0.000000 2.588894 v gpio_slow_sel[35] (out) + 2.588894 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15679,13 +15371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589849 data arrival time + -2.588894 data arrival time --------------------------------------------------------------------------------------------- - 4.339849 slack (MET) + 4.338894 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15694,10 +15386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380276 0.828201 0.589888 2.589888 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.828872 0.000000 2.589888 v gpio_slow_sel[25] (out) - 2.589888 data arrival time + 11 0.380186 0.826109 0.589058 2.589058 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.826296 0.000000 2.589058 v gpio_slow_sel[36] (out) + 2.589058 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15707,9 +15399,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589888 data arrival time + -2.589058 data arrival time --------------------------------------------------------------------------------------------- - 4.339888 slack (MET) + 4.339058 slack (MET) diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_tt_025C_1v80/power.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_tt_025C_1v80/power.rpt index 489b71b..0771764 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_tt_025C_1v80/power.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_tt_025C_1v80/power.rpt @@ -7,12 +7,12 @@ Group Internal Switching Leakage Total Power Power Power Power (Watts) ------------------------------------------------------------------------ -Sequential 1.662789e-05 0.000000e+00 1.011502e-09 1.662890e-05 31.1% -Combinational 1.373735e-05 2.312342e-05 2.779206e-09 3.686355e-05 68.9% -Clock -2.722073e-11 0.000000e+00 8.262692e-09 8.235471e-09 0.0% +Sequential 3.325573e-05 0.000000e+00 2.023004e-09 3.325775e-05 31.0% +Combinational 2.758520e-05 4.624684e-05 5.558418e-09 7.383760e-05 68.9% +Clock -7.255324e-10 0.000000e+00 1.652541e-08 1.579987e-08 0.0% Macro 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 0.0% Pad 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 0.0% ------------------------------------------------------------------------ -Total 3.036521e-05 2.312342e-05 1.205345e-08 5.350068e-05 100.0% +Total 6.084023e-05 4.624684e-05 2.410692e-08 1.071112e-04 100.0% 56.8% 43.2% 0.0% diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_tt_025C_1v80/ws.max.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_tt_025C_1v80/ws.max.rpt index 10db26c..6b9188e 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_tt_025C_1v80/ws.max.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/min_tt_025C_1v80/ws.max.rpt @@ -2,4 +2,4 @@ =========================================================================== Worst Slack (Setup) ============================================================================ -min_tt_025C_1v80: 4.5179297137767245 +min_tt_025C_1v80: 4.5188649656791195 diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ff_n40C_1v95/checks.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ff_n40C_1v95/checks.rpt index 2570392..6b5cfc7 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ff_n40C_1v95/checks.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ff_n40C_1v95/checks.rpt @@ -4,8 +4,8 @@ report_checks -unconstrained =========================================================================== ======================= nom_ff_n40C_1v95 Corner =================================== -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14,10 +14,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 1.273495 0.946302 2.946302 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.274482 0.000000 2.946302 ^ gpio_slow_sel[25] (out) - 2.946302 data arrival time + 11 0.381694 1.280395 0.943011 2.943012 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.280640 0.000000 2.943012 ^ gpio_slow_sel[15] (out) + 2.943012 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -27,9 +27,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.946302 data arrival time + -2.943012 data arrival time --------------------------------------------------------------------------------------------- - 4.803698 slack (MET) + 4.806989 slack (MET) @@ -51,6 +51,37 @@ max slew Pin Limit Slew Slack ------------------------------------------------------------------------ +gpio_out[24] 0.500000 4.063294 -3.563294 (VIOLATED) +gpio_out[25] 0.500000 3.672077 -3.172077 (VIOLATED) +mprj2/output2/X 0.500000 3.660024 -3.160024 (VIOLATED) +mprj2/output4/X 0.500000 3.378175 -2.878175 (VIOLATED) +gpio_out[26] 0.500000 2.966817 -2.466817 (VIOLATED) +mprj2/output5/X 0.500000 2.822254 -2.322253 (VIOLATED) +gpio_out[27] 0.500000 2.211380 -1.711380 (VIOLATED) +mprj2/clkbuf_0_wb_clk_i/A 0.500000 2.176582 -1.676582 (VIOLATED) +mprj2/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 2.176568 -1.676568 (VIOLATED) +mprj/clkbuf_0_wb_clk_i/A 0.500000 2.173233 -1.673233 (VIOLATED) +mprj/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 2.173221 -1.673221 (VIOLATED) +gpio_in[0] 0.500000 2.161025 -1.661025 (VIOLATED) +mprj2/output6/X 0.500000 2.156716 -1.656716 (VIOLATED) +gpio_out[34] 0.500000 1.819411 -1.319411 (VIOLATED) +mprj2/output3/X 0.500000 1.816680 -1.316680 (VIOLATED) +gpio_out[33] 0.500000 1.620906 -1.120906 (VIOLATED) +mprj2/output12/X 0.500000 1.618887 -1.118887 (VIOLATED) +gpio_out[28] 0.500000 1.593304 -1.093304 (VIOLATED) +mprj2/output7/X 0.500000 1.579076 -1.079076 (VIOLATED) +gpio_slow_sel[35] 0.500000 1.283141 -0.783141 (VIOLATED) +gpio_dm1[35] 0.500000 1.283140 -0.783140 (VIOLATED) +gpio_analog_en[35] 0.500000 1.283139 -0.783139 (VIOLATED) +gpio_dm0[35] 0.500000 1.283128 -0.783128 (VIOLATED) +gpio_analog_pol[35] 0.500000 1.283125 -0.783125 (VIOLATED) +gpio_analog_sel[35] 0.500000 1.283108 -0.783108 (VIOLATED) +gpio_dm2[35] 0.500000 1.283106 -0.783106 (VIOLATED) +gpio_holdover[35] 0.500000 1.283104 -0.783104 (VIOLATED) +gpio_out[35] 0.500000 1.283102 -0.783102 (VIOLATED) +gpio_vtrip_sel[35] 0.500000 1.283094 -0.783094 (VIOLATED) +gpio_ib_mode_sel[35] 0.500000 1.283073 -0.783073 (VIOLATED) +gpio_loopback_zero[35] 0.500000 1.283039 -0.783040 (VIOLATED) gpio_slow_sel[19] 0.500000 1.280687 -0.780687 (VIOLATED) gpio_dm1[19] 0.500000 1.280685 -0.780685 (VIOLATED) gpio_analog_en[19] 0.500000 1.280667 -0.780667 (VIOLATED) @@ -84,21 +115,9 @@ gpio_loopback_zero[19] 0.500000 1.280442 -0.780442 (VIOLAT gpio_ib_mode_sel[15] 0.500000 1.280434 -0.780434 (VIOLATED) gpio_out[21] 0.500000 1.280432 -0.780432 (VIOLATED) gpio_loopback_zero[15] 0.500000 1.280395 -0.780395 (VIOLATED) -gpio_slow_sel[35] 0.500000 1.280373 -0.780373 (VIOLATED) -gpio_dm1[35] 0.500000 1.280372 -0.780372 (VIOLATED) gpio_vtrip_sel[21] 0.500000 1.280372 -0.780372 (VIOLATED) -gpio_analog_en[35] 0.500000 1.280371 -0.780371 (VIOLATED) -gpio_dm0[35] 0.500000 1.280360 -0.780360 (VIOLATED) gpio_ib_mode_sel[21] 0.500000 1.280358 -0.780358 (VIOLATED) -gpio_analog_pol[35] 0.500000 1.280357 -0.780357 (VIOLATED) -gpio_analog_sel[35] 0.500000 1.280340 -0.780340 (VIOLATED) -gpio_dm2[35] 0.500000 1.280338 -0.780338 (VIOLATED) -gpio_holdover[35] 0.500000 1.280336 -0.780336 (VIOLATED) -gpio_out[35] 0.500000 1.280334 -0.780334 (VIOLATED) -gpio_vtrip_sel[35] 0.500000 1.280326 -0.780326 (VIOLATED) gpio_loopback_zero[21] 0.500000 1.280320 -0.780320 (VIOLATED) -gpio_ib_mode_sel[35] 0.500000 1.280305 -0.780305 (VIOLATED) -gpio_loopback_zero[35] 0.500000 1.280272 -0.780271 (VIOLATED) gpio_slow_sel[22] 0.500000 1.279728 -0.779728 (VIOLATED) gpio_dm1[22] 0.500000 1.279725 -0.779725 (VIOLATED) gpio_analog_en[22] 0.500000 1.279711 -0.779711 (VIOLATED) @@ -117,87 +136,39 @@ gpio_analog_en[20] 0.500000 1.279228 -0.779228 (VIOLAT gpio_dm0[20] 0.500000 1.279219 -0.779219 (VIOLATED) gpio_analog_pol[20] 0.500000 1.279207 -0.779207 (VIOLATED) gpio_analog_sel[20] 0.500000 1.279152 -0.779152 (VIOLATED) -gpio_slow_sel[32] 0.500000 1.279140 -0.779140 (VIOLATED) gpio_dm2[20] 0.500000 1.279138 -0.779138 (VIOLATED) gpio_holdover[20] 0.500000 1.279121 -0.779121 (VIOLATED) -gpio_dm1[32] 0.500000 1.279116 -0.779116 (VIOLATED) gpio_out[20] 0.500000 1.279106 -0.779106 (VIOLATED) -gpio_analog_en[32] 0.500000 1.279099 -0.779099 (VIOLATED) -gpio_dm0[32] 0.500000 1.279089 -0.779089 (VIOLATED) -gpio_analog_pol[32] 0.500000 1.279076 -0.779076 (VIOLATED) gpio_vtrip_sel[20] 0.500000 1.279058 -0.779058 (VIOLATED) gpio_ib_mode_sel[20] 0.500000 1.279044 -0.779044 (VIOLATED) -gpio_analog_sel[32] 0.500000 1.279008 -0.779008 (VIOLATED) gpio_loopback_zero[20] 0.500000 1.279004 -0.779005 (VIOLATED) -gpio_dm2[32] 0.500000 1.278993 -0.778993 (VIOLATED) -gpio_holdover[32] 0.500000 1.278976 -0.778976 (VIOLATED) gpio_slow_sel[37] 0.500000 1.278961 -0.778961 (VIOLATED) gpio_dm1[37] 0.500000 1.278959 -0.778959 (VIOLATED) gpio_analog_en[37] 0.500000 1.278957 -0.778957 (VIOLATED) gpio_dm0[37] 0.500000 1.278955 -0.778955 (VIOLATED) gpio_analog_pol[37] 0.500000 1.278953 -0.778953 (VIOLATED) gpio_analog_sel[37] 0.500000 1.278940 -0.778940 (VIOLATED) -gpio_out[32] 0.500000 1.278938 -0.778938 (VIOLATED) gpio_dm2[37] 0.500000 1.278914 -0.778914 (VIOLATED) -gpio_vtrip_sel[32] 0.500000 1.278912 -0.778912 (VIOLATED) -gpio_ib_mode_sel[32] 0.500000 1.278890 -0.778890 (VIOLATED) gpio_holdover[37] 0.500000 1.278877 -0.778876 (VIOLATED) gpio_out[37] 0.500000 1.278860 -0.778860 (VIOLATED) -gpio_loopback_zero[32] 0.500000 1.278855 -0.778855 (VIOLATED) gpio_vtrip_sel[37] 0.500000 1.278809 -0.778809 (VIOLATED) gpio_ib_mode_sel[37] 0.500000 1.278772 -0.778772 (VIOLATED) gpio_loopback_zero[37] 0.500000 1.278743 -0.778743 (VIOLATED) -gpio_slow_sel[26] 0.500000 1.278652 -0.778652 (VIOLATED) -gpio_dm1[26] 0.500000 1.278650 -0.778650 (VIOLATED) -gpio_analog_en[26] 0.500000 1.278648 -0.778648 (VIOLATED) -gpio_dm0[26] 0.500000 1.278646 -0.778646 (VIOLATED) -gpio_analog_pol[26] 0.500000 1.278644 -0.778644 (VIOLATED) -gpio_analog_sel[26] 0.500000 1.278632 -0.778632 (VIOLATED) -gpio_dm2[26] 0.500000 1.278628 -0.778628 (VIOLATED) -gpio_holdover[26] 0.500000 1.278597 -0.778597 (VIOLATED) -gpio_out[26] 0.500000 1.278559 -0.778559 (VIOLATED) -gpio_vtrip_sel[26] 0.500000 1.278507 -0.778507 (VIOLATED) -gpio_ib_mode_sel[26] 0.500000 1.278495 -0.778495 (VIOLATED) -gpio_loopback_zero[26] 0.500000 1.278441 -0.778441 (VIOLATED) -gpio_slow_sel[27] 0.500000 1.278262 -0.778262 (VIOLATED) -gpio_dm1[27] 0.500000 1.278260 -0.778260 (VIOLATED) -gpio_analog_en[27] 0.500000 1.278238 -0.778238 (VIOLATED) -gpio_dm0[27] 0.500000 1.278227 -0.778227 (VIOLATED) -gpio_analog_pol[27] 0.500000 1.278214 -0.778213 (VIOLATED) -gpio_analog_sel[27] 0.500000 1.278142 -0.778142 (VIOLATED) -gpio_dm2[27] 0.500000 1.278125 -0.778125 (VIOLATED) -gpio_holdover[27] 0.500000 1.278106 -0.778106 (VIOLATED) -gpio_out[27] 0.500000 1.278089 -0.778089 (VIOLATED) -gpio_vtrip_sel[27] 0.500000 1.278037 -0.778037 (VIOLATED) -gpio_ib_mode_sel[27] 0.500000 1.278020 -0.778020 (VIOLATED) -gpio_loopback_zero[27] 0.500000 1.277968 -0.777968 (VIOLATED) -gpio_slow_sel[36] 0.500000 1.277907 -0.777907 (VIOLATED) -gpio_dm1[36] 0.500000 1.277897 -0.777897 (VIOLATED) -gpio_analog_en[36] 0.500000 1.277862 -0.777862 (VIOLATED) -gpio_dm0[36] 0.500000 1.277858 -0.777858 (VIOLATED) -gpio_analog_pol[36] 0.500000 1.277832 -0.777832 (VIOLATED) -gpio_slow_sel[29] 0.500000 1.277768 -0.777768 (VIOLATED) -gpio_dm1[29] 0.500000 1.277766 -0.777766 (VIOLATED) -gpio_analog_en[29] 0.500000 1.277764 -0.777764 (VIOLATED) -gpio_analog_sel[36] 0.500000 1.277761 -0.777761 (VIOLATED) -gpio_dm2[36] 0.500000 1.277745 -0.777745 (VIOLATED) -gpio_dm0[29] 0.500000 1.277743 -0.777744 (VIOLATED) -gpio_holdover[36] 0.500000 1.277726 -0.777726 (VIOLATED) -gpio_analog_pol[29] 0.500000 1.277717 -0.777717 (VIOLATED) -gpio_out[36] 0.500000 1.277709 -0.777709 (VIOLATED) -gpio_vtrip_sel[36] 0.500000 1.277657 -0.777657 (VIOLATED) -gpio_analog_sel[29] 0.500000 1.277640 -0.777640 (VIOLATED) -gpio_ib_mode_sel[36] 0.500000 1.277624 -0.777624 (VIOLATED) -gpio_dm2[29] 0.500000 1.277623 -0.777623 (VIOLATED) -gpio_holdover[29] 0.500000 1.277604 -0.777604 (VIOLATED) -gpio_loopback_zero[36] 0.500000 1.277590 -0.777590 (VIOLATED) -gpio_out[29] 0.500000 1.277586 -0.777587 (VIOLATED) -gpio_vtrip_sel[29] 0.500000 1.277532 -0.777532 (VIOLATED) -gpio_ib_mode_sel[29] 0.500000 1.277515 -0.777515 (VIOLATED) -gpio_loopback_zero[29] 0.500000 1.277459 -0.777459 (VIOLATED) +gpio_slow_sel[36] 0.500000 1.278316 -0.778316 (VIOLATED) +gpio_dm1[36] 0.500000 1.278306 -0.778305 (VIOLATED) +gpio_analog_en[36] 0.500000 1.278271 -0.778271 (VIOLATED) +gpio_dm0[36] 0.500000 1.278267 -0.778267 (VIOLATED) +gpio_analog_pol[36] 0.500000 1.278241 -0.778241 (VIOLATED) +gpio_analog_sel[36] 0.500000 1.278170 -0.778170 (VIOLATED) +gpio_dm2[36] 0.500000 1.278153 -0.778153 (VIOLATED) +gpio_holdover[36] 0.500000 1.278135 -0.778135 (VIOLATED) +gpio_out[36] 0.500000 1.278118 -0.778118 (VIOLATED) +gpio_vtrip_sel[36] 0.500000 1.278066 -0.778066 (VIOLATED) +gpio_ib_mode_sel[36] 0.500000 1.278033 -0.778033 (VIOLATED) +gpio_loopback_zero[36] 0.500000 1.277999 -0.777999 (VIOLATED) +gpio_slow_sel[39] 0.500000 1.276468 -0.776468 (VIOLATED) gpio_analog_en[39] 0.500000 1.276466 -0.776466 (VIOLATED) gpio_dm1[39] 0.500000 1.276467 -0.776467 (VIOLATED) -gpio_slow_sel[39] 0.500000 1.276468 -0.776468 (VIOLATED) gpio_dm0[39] 0.500000 1.276466 -0.776466 (VIOLATED) gpio_analog_pol[39] 0.500000 1.276465 -0.776465 (VIOLATED) gpio_analog_sel[39] 0.500000 1.276460 -0.776460 (VIOLATED) @@ -207,74 +178,21 @@ gpio_out[39] 0.500000 1.276456 -0.776457 (VIOLAT gpio_vtrip_sel[39] 0.500000 1.276452 -0.776452 (VIOLATED) gpio_ib_mode_sel[39] 0.500000 1.276451 -0.776451 (VIOLATED) gpio_loopback_zero[39] 0.500000 1.276436 -0.776436 (VIOLATED) -gpio_slow_sel[34] 0.500000 1.276319 -0.776319 (VIOLATED) -gpio_dm1[34] 0.500000 1.276317 -0.776317 (VIOLATED) -gpio_analog_en[34] 0.500000 1.276301 -0.776301 (VIOLATED) -gpio_dm0[34] 0.500000 1.276282 -0.776282 (VIOLATED) -gpio_analog_pol[34] 0.500000 1.276269 -0.776269 (VIOLATED) -gpio_analog_sel[34] 0.500000 1.276196 -0.776196 (VIOLATED) -gpio_dm2[34] 0.500000 1.276180 -0.776180 (VIOLATED) -gpio_holdover[34] 0.500000 1.276161 -0.776161 (VIOLATED) -gpio_out[34] 0.500000 1.276144 -0.776144 (VIOLATED) -gpio_vtrip_sel[34] 0.500000 1.276093 -0.776092 (VIOLATED) -gpio_slow_sel[31] 0.500000 1.276086 -0.776086 (VIOLATED) -gpio_dm1[31] 0.500000 1.276084 -0.776084 (VIOLATED) -gpio_analog_en[31] 0.500000 1.276081 -0.776082 (VIOLATED) -gpio_dm0[31] 0.500000 1.276062 -0.776062 (VIOLATED) -gpio_ib_mode_sel[34] 0.500000 1.276059 -0.776058 (VIOLATED) -gpio_analog_pol[31] 0.500000 1.276036 -0.776036 (VIOLATED) -gpio_loopback_zero[34] 0.500000 1.276025 -0.776025 (VIOLATED) -gpio_analog_sel[31] 0.500000 1.275965 -0.775965 (VIOLATED) -gpio_dm2[31] 0.500000 1.275949 -0.775949 (VIOLATED) gpio_slow_sel[23] 0.500000 1.275936 -0.775936 (VIOLATED) gpio_dm1[23] 0.500000 1.275934 -0.775934 (VIOLATED) -gpio_holdover[31] 0.500000 1.275930 -0.775930 (VIOLATED) -gpio_slow_sel[30] 0.500000 1.275922 -0.775922 (VIOLATED) gpio_analog_en[23] 0.500000 1.275916 -0.775916 (VIOLATED) -gpio_out[31] 0.500000 1.275913 -0.775914 (VIOLATED) -gpio_dm1[30] 0.500000 1.275911 -0.775911 (VIOLATED) gpio_dm0[23] 0.500000 1.275907 -0.775907 (VIOLATED) -gpio_analog_en[30] 0.500000 1.275896 -0.775896 (VIOLATED) gpio_analog_pol[23] 0.500000 1.275895 -0.775895 (VIOLATED) -gpio_dm0[30] 0.500000 1.275884 -0.775884 (VIOLATED) -gpio_analog_pol[30] 0.500000 1.275869 -0.775869 (VIOLATED) -gpio_vtrip_sel[31] 0.500000 1.275862 -0.775862 (VIOLATED) gpio_analog_sel[23] 0.500000 1.275849 -0.775849 (VIOLATED) -gpio_ib_mode_sel[31] 0.500000 1.275846 -0.775846 (VIOLATED) gpio_dm2[23] 0.500000 1.275835 -0.775835 (VIOLATED) gpio_holdover[23] 0.500000 1.275818 -0.775818 (VIOLATED) gpio_out[23] 0.500000 1.275803 -0.775803 (VIOLATED) -gpio_loopback_zero[31] 0.500000 1.275796 -0.775796 (VIOLATED) -gpio_analog_sel[30] 0.500000 1.275788 -0.775788 (VIOLATED) -gpio_dm2[30] 0.500000 1.275745 -0.775745 (VIOLATED) gpio_vtrip_sel[23] 0.500000 1.275742 -0.775742 (VIOLATED) gpio_ib_mode_sel[23] 0.500000 1.275729 -0.775729 (VIOLATED) -gpio_holdover[30] 0.500000 1.275695 -0.775695 (VIOLATED) gpio_loopback_zero[23] 0.500000 1.275695 -0.775695 (VIOLATED) -gpio_out[30] 0.500000 1.275661 -0.775661 (VIOLATED) -gpio_vtrip_sel[30] 0.500000 1.275615 -0.775615 (VIOLATED) -gpio_ib_mode_sel[30] 0.500000 1.275612 -0.775612 (VIOLATED) -gpio_loopback_zero[30] 0.500000 1.275563 -0.775563 (VIOLATED) -gpio_slow_sel[28] 0.500000 1.275012 -0.775012 (VIOLATED) -gpio_dm1[28] 0.500000 1.275000 -0.775000 (VIOLATED) -gpio_analog_en[28] 0.500000 1.274986 -0.774986 (VIOLATED) -gpio_dm0[28] 0.500000 1.274974 -0.774974 (VIOLATED) -gpio_analog_pol[28] 0.500000 1.274959 -0.774959 (VIOLATED) -gpio_analog_sel[28] 0.500000 1.274879 -0.774879 (VIOLATED) -gpio_dm2[28] 0.500000 1.274806 -0.774806 (VIOLATED) -gpio_holdover[28] 0.500000 1.274772 -0.774772 (VIOLATED) -gpio_out[28] 0.500000 1.274756 -0.774756 (VIOLATED) -gpio_ib_mode_sel[28] 0.500000 1.274712 -0.774712 (VIOLATED) -gpio_vtrip_sel[28] 0.500000 1.274693 -0.774692 (VIOLATED) -gpio_loopback_zero[28] 0.500000 1.274659 -0.774659 (VIOLATED) -gpio_slow_sel[25] 0.500000 1.274482 -0.774482 (VIOLATED) -gpio_dm1[25] 0.500000 1.274479 -0.774479 (VIOLATED) -gpio_analog_en[25] 0.500000 1.274473 -0.774473 (VIOLATED) -gpio_dm0[25] 0.500000 1.274469 -0.774469 (VIOLATED) -gpio_analog_pol[25] 0.500000 1.274426 -0.774426 (VIOLATED) +gpio_slow_sel[42] 0.500000 1.274333 -0.774333 (VIOLATED) gpio_analog_en[42] 0.500000 1.274331 -0.774331 (VIOLATED) gpio_dm1[42] 0.500000 1.274332 -0.774332 (VIOLATED) -gpio_slow_sel[42] 0.500000 1.274333 -0.774333 (VIOLATED) gpio_dm0[42] 0.500000 1.274331 -0.774331 (VIOLATED) gpio_analog_pol[42] 0.500000 1.274330 -0.774330 (VIOLATED) gpio_analog_sel[42] 0.500000 1.274325 -0.774325 (VIOLATED) @@ -284,15 +202,11 @@ gpio_out[42] 0.500000 1.274321 -0.774321 (VIOLAT gpio_vtrip_sel[42] 0.500000 1.274317 -0.774317 (VIOLATED) gpio_ib_mode_sel[42] 0.500000 1.274316 -0.774316 (VIOLATED) gpio_loopback_zero[42] 0.500000 1.274301 -0.774301 (VIOLATED) -gpio_analog_sel[25] 0.500000 1.274248 -0.774248 (VIOLATED) -gpio_dm2[25] 0.500000 1.274212 -0.774212 (VIOLATED) -gpio_holdover[25] 0.500000 1.274171 -0.774171 (VIOLATED) gpio_slow_sel[0] 0.500000 1.274164 -0.774164 (VIOLATED) gpio_dm1[0] 0.500000 1.274162 -0.774162 (VIOLATED) gpio_analog_en[0] 0.500000 1.274160 -0.774160 (VIOLATED) gpio_analog_pol[0] 0.500000 1.274157 -0.774157 (VIOLATED) gpio_inp_dis[0] 0.500000 1.274155 -0.774155 (VIOLATED) -gpio_out[25] 0.500000 1.274133 -0.774133 (VIOLATED) gpio_analog_sel[0] 0.500000 1.274127 -0.774127 (VIOLATED) gpio_dm2[0] 0.500000 1.274099 -0.774099 (VIOLATED) gpio_holdover[0] 0.500000 1.274083 -0.774083 (VIOLATED) @@ -300,45 +214,18 @@ gpio_out[0] 0.500000 1.274069 -0.774069 (VIOLAT gpio_vtrip_sel[0] 0.500000 1.274014 -0.774014 (VIOLATED) gpio_ib_mode_sel[0] 0.500000 1.274011 -0.774011 (VIOLATED) gpio_loopback_zero[0] 0.500000 1.273990 -0.773989 (VIOLATED) -gpio_vtrip_sel[25] 0.500000 1.273947 -0.773947 (VIOLATED) -gpio_slow_sel[24] 0.500000 1.273842 -0.773842 (VIOLATED) -gpio_dm1[24] 0.500000 1.273829 -0.773829 (VIOLATED) -gpio_analog_en[24] 0.500000 1.273814 -0.773814 (VIOLATED) -gpio_dm0[24] 0.500000 1.273801 -0.773801 (VIOLATED) -gpio_ib_mode_sel[25] 0.500000 1.273797 -0.773797 (VIOLATED) -gpio_analog_pol[24] 0.500000 1.273785 -0.773785 (VIOLATED) -gpio_slow_sel[33] 0.500000 1.273715 -0.773715 (VIOLATED) -gpio_dm1[33] 0.500000 1.273704 -0.773704 (VIOLATED) -gpio_analog_en[33] 0.500000 1.273691 -0.773691 (VIOLATED) -gpio_dm0[33] 0.500000 1.273679 -0.773680 (VIOLATED) -gpio_analog_sel[24] 0.500000 1.273675 -0.773675 (VIOLATED) -gpio_analog_pol[33] 0.500000 1.273646 -0.773646 (VIOLATED) gpio_slow_sel[18] 0.500000 1.273636 -0.773636 (VIOLATED) gpio_dm1[18] 0.500000 1.273634 -0.773634 (VIOLATED) gpio_analog_en[18] 0.500000 1.273619 -0.773619 (VIOLATED) gpio_dm0[18] 0.500000 1.273611 -0.773611 (VIOLATED) gpio_analog_pol[18] 0.500000 1.273601 -0.773601 (VIOLATED) -gpio_dm2[24] 0.500000 1.273602 -0.773602 (VIOLATED) -gpio_holdover[24] 0.500000 1.273582 -0.773582 (VIOLATED) -gpio_analog_sel[33] 0.500000 1.273576 -0.773576 (VIOLATED) -gpio_out[24] 0.500000 1.273565 -0.773565 (VIOLATED) -gpio_dm2[33] 0.500000 1.273560 -0.773560 (VIOLATED) gpio_analog_sel[18] 0.500000 1.273555 -0.773555 (VIOLATED) gpio_dm2[18] 0.500000 1.273541 -0.773541 (VIOLATED) -gpio_holdover[33] 0.500000 1.273541 -0.773541 (VIOLATED) gpio_holdover[18] 0.500000 1.273525 -0.773525 (VIOLATED) -gpio_out[33] 0.500000 1.273525 -0.773525 (VIOLATED) gpio_out[18] 0.500000 1.273514 -0.773514 (VIOLATED) -gpio_vtrip_sel[24] 0.500000 1.273511 -0.773511 (VIOLATED) -gpio_loopback_zero[25] 0.500000 1.273495 -0.773495 (VIOLATED) -gpio_ib_mode_sel[24] 0.500000 1.273494 -0.773494 (VIOLATED) -gpio_vtrip_sel[33] 0.500000 1.273473 -0.773473 (VIOLATED) gpio_vtrip_sel[18] 0.500000 1.273467 -0.773467 (VIOLATED) gpio_ib_mode_sel[18] 0.500000 1.273454 -0.773454 (VIOLATED) -gpio_ib_mode_sel[33] 0.500000 1.273440 -0.773440 (VIOLATED) -gpio_loopback_zero[24] 0.500000 1.273438 -0.773438 (VIOLATED) gpio_loopback_zero[18] 0.500000 1.273421 -0.773421 (VIOLATED) -gpio_loopback_zero[33] 0.500000 1.273406 -0.773406 (VIOLATED) gpio_slow_sel[38] 0.500000 1.272926 -0.772926 (VIOLATED) gpio_dm1[38] 0.500000 1.272925 -0.772925 (VIOLATED) gpio_analog_en[38] 0.500000 1.272924 -0.772924 (VIOLATED) @@ -435,26 +322,135 @@ gpio_out[13] 0.500000 1.268711 -0.768711 (VIOLAT gpio_vtrip_sel[13] 0.500000 1.268610 -0.768610 (VIOLATED) gpio_ib_mode_sel[13] 0.500000 1.268604 -0.768604 (VIOLATED) gpio_loopback_zero[13] 0.500000 1.268495 -0.768495 (VIOLATED) -gpio_analog_en[12] 0.500000 1.057332 -0.557332 (VIOLATED) -gpio_slow_sel[12] 0.500000 1.057328 -0.557328 (VIOLATED) -gpio_dm0[12] 0.500000 1.057324 -0.557324 (VIOLATED) -gpio_analog_pol[12] 0.500000 1.057323 -0.557323 (VIOLATED) -gpio_analog_sel[12] 0.500000 1.057313 -0.557313 (VIOLATED) -gpio_holdover[12] 0.500000 1.057308 -0.557308 (VIOLATED) -gpio_vtrip_sel[12] 0.500000 1.057298 -0.557298 (VIOLATED) -gpio_ib_mode_sel[12] 0.500000 1.057271 -0.557271 (VIOLATED) -gpio_oeb[12] 0.500000 1.057238 -0.557238 (VIOLATED) -gpio_loopback_zero[12] 0.500000 1.057180 -0.557180 (VIOLATED) -gpio_slow_sel[11] 0.500000 1.056143 -0.556143 (VIOLATED) -gpio_analog_en[11] 0.500000 1.056143 -0.556143 (VIOLATED) -gpio_analog_pol[11] 0.500000 1.056142 -0.556142 (VIOLATED) -gpio_dm0[11] 0.500000 1.056142 -0.556142 (VIOLATED) -gpio_analog_sel[11] 0.500000 1.056139 -0.556139 (VIOLATED) -gpio_holdover[11] 0.500000 1.056137 -0.556137 (VIOLATED) -gpio_vtrip_sel[11] 0.500000 1.056134 -0.556134 (VIOLATED) -gpio_ib_mode_sel[11] 0.500000 1.056134 -0.556134 (VIOLATED) -gpio_oeb[11] 0.500000 1.056133 -0.556133 (VIOLATED) -gpio_loopback_zero[11] 0.500000 1.056126 -0.556126 (VIOLATED) +gpio_out[32] 0.500000 1.209231 -0.709231 (VIOLATED) +mprj2/output11/X 0.500000 1.208432 -0.708432 (VIOLATED) +mprj2/ANTENNA_input1_A/DIODE 0.500000 1.172165 -0.672165 (VIOLATED) +mprj2/input1/A 0.500000 1.172165 -0.672165 (VIOLATED) +mprj/ANTENNA_input1_A/DIODE 0.500000 1.171782 -0.671782 (VIOLATED) +mprj/input1/A 0.500000 1.171782 -0.671782 (VIOLATED) +gpio_in[1] 0.500000 1.171555 -0.671555 (VIOLATED) +gpio_out[29] 0.500000 1.160625 -0.660625 (VIOLATED) +mprj2/output8/X 0.500000 1.160170 -0.660170 (VIOLATED) +gpio_analog_en[31] 0.500000 1.083206 -0.583206 (VIOLATED) +gpio_slow_sel[31] 0.500000 1.083206 -0.583206 (VIOLATED) +gpio_dm0[31] 0.500000 1.083190 -0.583190 (VIOLATED) +gpio_analog_pol[31] 0.500000 1.083189 -0.583189 (VIOLATED) +gpio_analog_sel[31] 0.500000 1.083183 -0.583183 (VIOLATED) +gpio_holdover[31] 0.500000 1.083180 -0.583180 (VIOLATED) +gpio_vtrip_sel[31] 0.500000 1.083162 -0.583162 (VIOLATED) +gpio_ib_mode_sel[31] 0.500000 1.083161 -0.583161 (VIOLATED) +gpio_oeb[31] 0.500000 1.083159 -0.583159 (VIOLATED) +gpio_loopback_zero[31] 0.500000 1.083135 -0.583135 (VIOLATED) +gpio_analog_pol[26] 0.500000 1.072817 -0.572817 (VIOLATED) +gpio_dm0[26] 0.500000 1.072811 -0.572811 (VIOLATED) +gpio_slow_sel[26] 0.500000 1.072811 -0.572811 (VIOLATED) +gpio_analog_en[26] 0.500000 1.072809 -0.572809 (VIOLATED) +gpio_analog_sel[26] 0.500000 1.072802 -0.572802 (VIOLATED) +gpio_holdover[26] 0.500000 1.072798 -0.572799 (VIOLATED) +gpio_vtrip_sel[26] 0.500000 1.072782 -0.572782 (VIOLATED) +gpio_ib_mode_sel[26] 0.500000 1.072778 -0.572778 (VIOLATED) +gpio_oeb[26] 0.500000 1.072776 -0.572776 (VIOLATED) +gpio_loopback_zero[26] 0.500000 1.072749 -0.572749 (VIOLATED) +gpio_analog_pol[29] 0.500000 1.071584 -0.571584 (VIOLATED) +gpio_dm0[29] 0.500000 1.071578 -0.571578 (VIOLATED) +gpio_slow_sel[29] 0.500000 1.071578 -0.571578 (VIOLATED) +gpio_analog_en[29] 0.500000 1.071576 -0.571577 (VIOLATED) +gpio_analog_sel[29] 0.500000 1.071568 -0.571568 (VIOLATED) +gpio_holdover[29] 0.500000 1.071565 -0.571565 (VIOLATED) +gpio_vtrip_sel[29] 0.500000 1.071550 -0.571550 (VIOLATED) +gpio_ib_mode_sel[29] 0.500000 1.071546 -0.571546 (VIOLATED) +gpio_oeb[29] 0.500000 1.071544 -0.571544 (VIOLATED) +gpio_slow_sel[25] 0.500000 1.071526 -0.571526 (VIOLATED) +gpio_analog_en[25] 0.500000 1.071523 -0.571523 (VIOLATED) +gpio_dm0[25] 0.500000 1.071522 -0.571522 (VIOLATED) +gpio_analog_pol[25] 0.500000 1.071520 -0.571520 (VIOLATED) +gpio_loopback_zero[29] 0.500000 1.071519 -0.571519 (VIOLATED) +gpio_analog_sel[25] 0.500000 1.071510 -0.571510 (VIOLATED) +gpio_holdover[25] 0.500000 1.071484 -0.571484 (VIOLATED) +gpio_vtrip_sel[25] 0.500000 1.071420 -0.571420 (VIOLATED) +gpio_ib_mode_sel[25] 0.500000 1.071407 -0.571407 (VIOLATED) +gpio_oeb[25] 0.500000 1.071381 -0.571381 (VIOLATED) +gpio_loopback_zero[25] 0.500000 1.071355 -0.571355 (VIOLATED) +gpio_slow_sel[28] 0.500000 1.068472 -0.568472 (VIOLATED) +gpio_analog_en[28] 0.500000 1.068457 -0.568457 (VIOLATED) +gpio_dm0[28] 0.500000 1.068451 -0.568451 (VIOLATED) +gpio_analog_pol[28] 0.500000 1.068429 -0.568429 (VIOLATED) +gpio_analog_sel[28] 0.500000 1.068410 -0.568410 (VIOLATED) +gpio_holdover[28] 0.500000 1.068387 -0.568387 (VIOLATED) +gpio_oeb[28] 0.500000 1.068325 -0.568325 (VIOLATED) +gpio_vtrip_sel[28] 0.500000 1.068323 -0.568323 (VIOLATED) +gpio_ib_mode_sel[28] 0.500000 1.068321 -0.568321 (VIOLATED) +gpio_loopback_zero[28] 0.500000 1.068295 -0.568295 (VIOLATED) +gpio_analog_pol[33] 0.500000 1.067588 -0.567588 (VIOLATED) +gpio_dm0[33] 0.500000 1.067575 -0.567576 (VIOLATED) +gpio_analog_en[33] 0.500000 1.067573 -0.567573 (VIOLATED) +gpio_slow_sel[33] 0.500000 1.067567 -0.567568 (VIOLATED) +gpio_analog_sel[33] 0.500000 1.067526 -0.567526 (VIOLATED) +gpio_holdover[33] 0.500000 1.067480 -0.567480 (VIOLATED) +gpio_vtrip_sel[33] 0.500000 1.067406 -0.567406 (VIOLATED) +gpio_ib_mode_sel[33] 0.500000 1.067401 -0.567401 (VIOLATED) +gpio_oeb[33] 0.500000 1.067359 -0.567359 (VIOLATED) +gpio_loopback_zero[33] 0.500000 1.067332 -0.567332 (VIOLATED) +gpio_slow_sel[27] 0.500000 1.065806 -0.565806 (VIOLATED) +gpio_analog_en[27] 0.500000 1.065782 -0.565782 (VIOLATED) +gpio_dm0[27] 0.500000 1.065777 -0.565777 (VIOLATED) +gpio_analog_pol[27] 0.500000 1.065767 -0.565767 (VIOLATED) +gpio_analog_sel[27] 0.500000 1.065714 -0.565714 (VIOLATED) +gpio_holdover[27] 0.500000 1.065690 -0.565690 (VIOLATED) +gpio_vtrip_sel[27] 0.500000 1.065646 -0.565646 (VIOLATED) +gpio_ib_mode_sel[27] 0.500000 1.065635 -0.565635 (VIOLATED) +gpio_oeb[27] 0.500000 1.065609 -0.565609 (VIOLATED) +gpio_loopback_zero[27] 0.500000 1.065596 -0.565596 (VIOLATED) +gpio_slow_sel[32] 0.500000 1.064706 -0.564706 (VIOLATED) +gpio_analog_en[32] 0.500000 1.064681 -0.564681 (VIOLATED) +gpio_dm0[32] 0.500000 1.064675 -0.564675 (VIOLATED) +gpio_analog_pol[32] 0.500000 1.064667 -0.564667 (VIOLATED) +gpio_analog_sel[32] 0.500000 1.064612 -0.564612 (VIOLATED) +gpio_holdover[32] 0.500000 1.064600 -0.564600 (VIOLATED) +gpio_vtrip_sel[32] 0.500000 1.064593 -0.564593 (VIOLATED) +gpio_ib_mode_sel[32] 0.500000 1.064591 -0.564591 (VIOLATED) +gpio_oeb[32] 0.500000 1.064573 -0.564573 (VIOLATED) +gpio_loopback_zero[32] 0.500000 1.064546 -0.564546 (VIOLATED) +gpio_slow_sel[24] 0.500000 1.059640 -0.559640 (VIOLATED) +gpio_analog_en[24] 0.500000 1.059621 -0.559621 (VIOLATED) +gpio_dm0[24] 0.500000 1.059614 -0.559614 (VIOLATED) +gpio_analog_pol[24] 0.500000 1.059602 -0.559602 (VIOLATED) +gpio_analog_sel[24] 0.500000 1.059525 -0.559525 (VIOLATED) +gpio_holdover[24] 0.500000 1.059487 -0.559487 (VIOLATED) +gpio_vtrip_sel[24] 0.500000 1.059429 -0.559429 (VIOLATED) +gpio_oeb[24] 0.500000 1.059428 -0.559428 (VIOLATED) +gpio_ib_mode_sel[24] 0.500000 1.059427 -0.559427 (VIOLATED) +gpio_loopback_zero[24] 0.500000 1.059378 -0.559378 (VIOLATED) +gpio_slow_sel[34] 0.500000 1.059240 -0.559240 (VIOLATED) +gpio_analog_en[34] 0.500000 1.059219 -0.559219 (VIOLATED) +gpio_dm0[34] 0.500000 1.059217 -0.559217 (VIOLATED) +gpio_analog_pol[34] 0.500000 1.059214 -0.559214 (VIOLATED) +gpio_analog_sel[34] 0.500000 1.059200 -0.559200 (VIOLATED) +gpio_holdover[34] 0.500000 1.059191 -0.559191 (VIOLATED) +gpio_vtrip_sel[34] 0.500000 1.059175 -0.559175 (VIOLATED) +gpio_ib_mode_sel[34] 0.500000 1.059129 -0.559129 (VIOLATED) +gpio_oeb[34] 0.500000 1.059075 -0.559075 (VIOLATED) +gpio_loopback_zero[34] 0.500000 1.058857 -0.558857 (VIOLATED) +gpio_slow_sel[30] 0.500000 1.057326 -0.557326 (VIOLATED) +gpio_analog_en[30] 0.500000 1.057307 -0.557307 (VIOLATED) +gpio_dm0[30] 0.500000 1.057299 -0.557299 (VIOLATED) +gpio_analog_pol[30] 0.500000 1.057288 -0.557288 (VIOLATED) +gpio_analog_sel[30] 0.500000 1.057222 -0.557222 (VIOLATED) +gpio_holdover[30] 0.500000 1.057152 -0.557152 (VIOLATED) +gpio_vtrip_sel[30] 0.500000 1.057091 -0.557091 (VIOLATED) +gpio_ib_mode_sel[30] 0.500000 1.057079 -0.557079 (VIOLATED) +gpio_oeb[30] 0.500000 1.057055 -0.557054 (VIOLATED) +gpio_loopback_zero[30] 0.500000 1.057034 -0.557033 (VIOLATED) +gpio_analog_pol[2] 0.500000 1.054672 -0.554672 (VIOLATED) +gpio_dm0[2] 0.500000 1.054668 -0.554668 (VIOLATED) +gpio_slow_sel[2] 0.500000 1.054668 -0.554668 (VIOLATED) +gpio_analog_en[2] 0.500000 1.054667 -0.554667 (VIOLATED) +gpio_analog_sel[2] 0.500000 1.054663 -0.554663 (VIOLATED) +gpio_holdover[2] 0.500000 1.054661 -0.554661 (VIOLATED) +gpio_vtrip_sel[2] 0.500000 1.054658 -0.554658 (VIOLATED) +gpio_ib_mode_sel[2] 0.500000 1.054657 -0.554657 (VIOLATED) +gpio_oeb[2] 0.500000 1.054656 -0.554656 (VIOLATED) +gpio_loopback_zero[2] 0.500000 1.054648 -0.554648 (VIOLATED) gpio_slow_sel[3] 0.500000 1.052874 -0.552874 (VIOLATED) gpio_analog_en[3] 0.500000 1.052872 -0.552872 (VIOLATED) gpio_dm0[3] 0.500000 1.052871 -0.552871 (VIOLATED) @@ -466,55 +462,55 @@ gpio_ib_mode_sel[3] 0.500000 1.052834 -0.552834 (VIOLAT gpio_oeb[3] 0.500000 1.052832 -0.552832 (VIOLATED) gpio_loopback_zero[3] 0.500000 1.052801 -0.552801 (VIOLATED) gpio_slow_sel[9] 0.500000 1.052452 -0.552452 (VIOLATED) -gpio_analog_en[9] 0.500000 1.052449 -0.552449 (VIOLATED) +gpio_analog_en[9] 0.500000 1.052448 -0.552448 (VIOLATED) gpio_dm0[9] 0.500000 1.052448 -0.552448 (VIOLATED) -gpio_analog_pol[9] 0.500000 1.052448 -0.552448 (VIOLATED) -gpio_analog_sel[9] 0.500000 1.052444 -0.552445 (VIOLATED) -gpio_holdover[9] 0.500000 1.052443 -0.552443 (VIOLATED) -gpio_vtrip_sel[9] 0.500000 1.052440 -0.552440 (VIOLATED) -gpio_ib_mode_sel[9] 0.500000 1.052439 -0.552439 (VIOLATED) -gpio_oeb[9] 0.500000 1.052438 -0.552438 (VIOLATED) -gpio_loopback_zero[9] 0.500000 1.052431 -0.552432 (VIOLATED) -gpio_slow_sel[8] 0.500000 1.051886 -0.551886 (VIOLATED) -gpio_analog_en[8] 0.500000 1.051882 -0.551882 (VIOLATED) -gpio_dm0[8] 0.500000 1.051867 -0.551867 (VIOLATED) -gpio_analog_pol[8] 0.500000 1.051864 -0.551864 (VIOLATED) -gpio_analog_sel[8] 0.500000 1.051818 -0.551818 (VIOLATED) -gpio_holdover[8] 0.500000 1.051773 -0.551773 (VIOLATED) -gpio_vtrip_sel[8] 0.500000 1.051715 -0.551715 (VIOLATED) -gpio_ib_mode_sel[8] 0.500000 1.051699 -0.551699 (VIOLATED) -gpio_oeb[8] 0.500000 1.051683 -0.551683 (VIOLATED) -gpio_loopback_zero[8] 0.500000 1.051622 -0.551622 (VIOLATED) -gpio_slow_sel[10] 0.500000 1.051309 -0.551309 (VIOLATED) -gpio_analog_en[10] 0.500000 1.051290 -0.551290 (VIOLATED) -gpio_dm0[10] 0.500000 1.051286 -0.551286 (VIOLATED) -gpio_analog_pol[10] 0.500000 1.051284 -0.551284 (VIOLATED) -gpio_analog_sel[10] 0.500000 1.051275 -0.551276 (VIOLATED) -gpio_holdover[10] 0.500000 1.051254 -0.551254 (VIOLATED) -gpio_vtrip_sel[10] 0.500000 1.051203 -0.551203 (VIOLATED) -gpio_ib_mode_sel[10] 0.500000 1.051184 -0.551184 (VIOLATED) -gpio_oeb[10] 0.500000 1.051181 -0.551181 (VIOLATED) -gpio_loopback_zero[10] 0.500000 1.051168 -0.551168 (VIOLATED) +gpio_analog_pol[9] 0.500000 1.052447 -0.552447 (VIOLATED) +gpio_analog_sel[9] 0.500000 1.052444 -0.552444 (VIOLATED) +gpio_holdover[9] 0.500000 1.052442 -0.552442 (VIOLATED) +gpio_vtrip_sel[9] 0.500000 1.052439 -0.552439 (VIOLATED) +gpio_ib_mode_sel[9] 0.500000 1.052438 -0.552438 (VIOLATED) +gpio_oeb[9] 0.500000 1.052438 -0.552437 (VIOLATED) +gpio_loopback_zero[9] 0.500000 1.052431 -0.552431 (VIOLATED) +gpio_slow_sel[8] 0.500000 1.051529 -0.551529 (VIOLATED) +gpio_analog_en[8] 0.500000 1.051525 -0.551525 (VIOLATED) +gpio_dm0[8] 0.500000 1.051510 -0.551510 (VIOLATED) +gpio_analog_pol[8] 0.500000 1.051508 -0.551508 (VIOLATED) +gpio_analog_sel[8] 0.500000 1.051461 -0.551462 (VIOLATED) +gpio_holdover[8] 0.500000 1.051416 -0.551416 (VIOLATED) +gpio_vtrip_sel[8] 0.500000 1.051358 -0.551358 (VIOLATED) +gpio_ib_mode_sel[8] 0.500000 1.051343 -0.551343 (VIOLATED) +gpio_oeb[8] 0.500000 1.051327 -0.551327 (VIOLATED) +gpio_loopback_zero[8] 0.500000 1.051265 -0.551265 (VIOLATED) gpio_slow_sel[4] 0.500000 1.050714 -0.550714 (VIOLATED) gpio_analog_en[4] 0.500000 1.050712 -0.550712 (VIOLATED) gpio_dm0[4] 0.500000 1.050710 -0.550710 (VIOLATED) gpio_analog_pol[4] 0.500000 1.050708 -0.550708 (VIOLATED) gpio_analog_sel[4] 0.500000 1.050698 -0.550698 (VIOLATED) gpio_holdover[4] 0.500000 1.050692 -0.550692 (VIOLATED) +gpio_slow_sel[10] 0.500000 1.050679 -0.550679 (VIOLATED) +gpio_analog_en[10] 0.500000 1.050660 -0.550660 (VIOLATED) +gpio_dm0[10] 0.500000 1.050656 -0.550656 (VIOLATED) gpio_vtrip_sel[4] 0.500000 1.050656 -0.550656 (VIOLATED) +gpio_analog_pol[10] 0.500000 1.050655 -0.550655 (VIOLATED) +gpio_analog_sel[10] 0.500000 1.050646 -0.550646 (VIOLATED) +gpio_holdover[10] 0.500000 1.050624 -0.550624 (VIOLATED) gpio_ib_mode_sel[4] 0.500000 1.050620 -0.550620 (VIOLATED) gpio_oeb[4] 0.500000 1.050602 -0.550602 (VIOLATED) +gpio_vtrip_sel[10] 0.500000 1.050574 -0.550574 (VIOLATED) +gpio_ib_mode_sel[10] 0.500000 1.050554 -0.550554 (VIOLATED) +gpio_oeb[10] 0.500000 1.050552 -0.550552 (VIOLATED) +gpio_loopback_zero[10] 0.500000 1.050539 -0.550539 (VIOLATED) gpio_loopback_zero[4] 0.500000 1.050523 -0.550523 (VIOLATED) -gpio_slow_sel[2] 0.500000 1.050423 -0.550423 (VIOLATED) -gpio_analog_en[2] 0.500000 1.050401 -0.550401 (VIOLATED) -gpio_dm0[2] 0.500000 1.050380 -0.550380 (VIOLATED) -gpio_analog_pol[2] 0.500000 1.050344 -0.550345 (VIOLATED) -gpio_analog_sel[2] 0.500000 1.050256 -0.550256 (VIOLATED) -gpio_holdover[2] 0.500000 1.050221 -0.550221 (VIOLATED) -gpio_vtrip_sel[2] 0.500000 1.050152 -0.550152 (VIOLATED) -gpio_ib_mode_sel[2] 0.500000 1.050133 -0.550133 (VIOLATED) -gpio_oeb[2] 0.500000 1.050091 -0.550091 (VIOLATED) -gpio_loopback_zero[2] 0.500000 1.050015 -0.550015 (VIOLATED) +gpio_analog_en[12] 0.500000 1.050038 -0.550038 (VIOLATED) +gpio_slow_sel[12] 0.500000 1.050034 -0.550034 (VIOLATED) +gpio_dm0[12] 0.500000 1.050030 -0.550030 (VIOLATED) +gpio_analog_pol[12] 0.500000 1.050029 -0.550029 (VIOLATED) +gpio_analog_sel[12] 0.500000 1.050019 -0.550019 (VIOLATED) +gpio_holdover[12] 0.500000 1.050014 -0.550014 (VIOLATED) +gpio_vtrip_sel[12] 0.500000 1.050004 -0.550004 (VIOLATED) +gpio_ib_mode_sel[12] 0.500000 1.049978 -0.549978 (VIOLATED) +gpio_oeb[12] 0.500000 1.049945 -0.549945 (VIOLATED) +gpio_loopback_zero[12] 0.500000 1.049887 -0.549887 (VIOLATED) gpio_slow_sel[7] 0.500000 1.049403 -0.549403 (VIOLATED) gpio_analog_en[7] 0.500000 1.049390 -0.549390 (VIOLATED) gpio_dm0[7] 0.500000 1.049383 -0.549383 (VIOLATED) @@ -555,47 +551,77 @@ gpio_vtrip_sel[6] 0.500000 1.046781 -0.546781 (VIOLAT gpio_ib_mode_sel[6] 0.500000 1.046768 -0.546768 (VIOLATED) gpio_oeb[6] 0.500000 1.046757 -0.546757 (VIOLATED) gpio_loopback_zero[6] 0.500000 1.046726 -0.546726 (VIOLATED) -mprj/clkbuf_0_wb_clk_i/A 0.500000 0.633885 -0.133885 (VIOLATED) -mprj/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 0.633847 -0.133847 (VIOLATED) -gpio_out[8] 0.500000 0.612337 -0.112337 (VIOLATED) -mprj/output9/X 0.500000 0.612233 -0.112233 (VIOLATED) -gpio_in[0] 0.500000 0.598164 -0.098164 (VIOLATED) -gpio_out[7] 0.500000 0.591115 -0.091115 (VIOLATED) -mprj/output8/X 0.500000 0.591011 -0.091011 (VIOLATED) -gpio_out[9] 0.500000 0.552203 -0.052203 (VIOLATED) -mprj/output10/X 0.500000 0.552125 -0.052125 (VIOLATED) -gpio_out[6] 0.500000 0.546028 -0.046029 (VIOLATED) -mprj/output7/X 0.500000 0.545945 -0.045945 (VIOLATED) +gpio_slow_sel[11] 0.500000 1.043580 -0.543580 (VIOLATED) +gpio_analog_en[11] 0.500000 1.043561 -0.543561 (VIOLATED) +gpio_dm0[11] 0.500000 1.043553 -0.543553 (VIOLATED) +gpio_analog_pol[11] 0.500000 1.043524 -0.543524 (VIOLATED) +gpio_analog_sel[11] 0.500000 1.043464 -0.543464 (VIOLATED) +gpio_holdover[11] 0.500000 1.043435 -0.543435 (VIOLATED) +gpio_vtrip_sel[11] 0.500000 1.043378 -0.543378 (VIOLATED) +gpio_ib_mode_sel[11] 0.500000 1.043363 -0.543363 (VIOLATED) +gpio_oeb[11] 0.500000 1.043348 -0.543348 (VIOLATED) +gpio_loopback_zero[11] 0.500000 1.043291 -0.543291 (VIOLATED) +gpio_out[31] 0.500000 0.714724 -0.214724 (VIOLATED) +mprj2/output10/X 0.500000 0.714580 -0.214580 (VIOLATED) +gpio_out[8] 0.500000 0.615306 -0.115306 (VIOLATED) +mprj/output9/X 0.500000 0.615202 -0.115202 (VIOLATED) +gpio_out[7] 0.500000 0.595578 -0.095578 (VIOLATED) +mprj/output8/X 0.500000 0.595475 -0.095475 (VIOLATED) +gpio_out[9] 0.500000 0.556835 -0.056835 (VIOLATED) +mprj/output10/X 0.500000 0.556756 -0.056756 (VIOLATED) +gpio_out[6] 0.500000 0.550563 -0.050563 (VIOLATED) +mprj/output7/X 0.500000 0.550478 -0.050478 (VIOLATED) mprj/output2/A 0.500000 0.537987 -0.037987 (VIOLATED) +mprj2/output2/A 0.500000 0.537987 -0.037987 (VIOLATED) mprj/ANTENNA_output2_A/DIODE 0.500000 0.537972 -0.037972 (VIOLATED) +mprj2/ANTENNA_output2_A/DIODE 0.500000 0.537972 -0.037972 (VIOLATED) mprj/_578_/A2 0.500000 0.528674 -0.028674 (VIOLATED) +mprj2/_578_/A2 0.500000 0.528674 -0.028674 (VIOLATED) mprj/ANTENNA__578__A2/DIODE 0.500000 0.528673 -0.028673 (VIOLATED) +mprj2/ANTENNA__578__A2/DIODE 0.500000 0.528673 -0.028673 (VIOLATED) mprj/ANTENNA__571__A2/DIODE 0.500000 0.528672 -0.028672 (VIOLATED) +mprj2/ANTENNA__571__A2/DIODE 0.500000 0.528672 -0.028672 (VIOLATED) mprj/_571_/A2 0.500000 0.528672 -0.028672 (VIOLATED) +mprj2/_571_/A2 0.500000 0.528672 -0.028672 (VIOLATED) mprj/_575_/B1 0.500000 0.528672 -0.028672 (VIOLATED) +mprj2/_575_/B1 0.500000 0.528672 -0.028672 (VIOLATED) mprj/ANTENNA__575__B1/DIODE 0.500000 0.528671 -0.028671 (VIOLATED) mprj/_580_/B1 0.500000 0.528671 -0.028671 (VIOLATED) +mprj2/ANTENNA__575__B1/DIODE 0.500000 0.528671 -0.028671 (VIOLATED) +mprj2/_580_/B1 0.500000 0.528671 -0.028671 (VIOLATED) mprj/ANTENNA__580__B1/DIODE 0.500000 0.528670 -0.028670 (VIOLATED) +mprj2/ANTENNA__580__B1/DIODE 0.500000 0.528670 -0.028670 (VIOLATED) mprj/ANTENNA__564__X/DIODE 0.500000 0.528655 -0.028655 (VIOLATED) +mprj2/ANTENNA__564__X/DIODE 0.500000 0.528655 -0.028655 (VIOLATED) mprj/_564_/X 0.500000 0.528651 -0.028651 (VIOLATED) -gpio_out[5] 0.500000 0.522159 -0.022159 (VIOLATED) -mprj/output6/X 0.500000 0.522084 -0.022084 (VIOLATED) -mprj/fanout25/A 0.500000 0.505474 -0.005474 (VIOLATED) -mprj/ANTENNA_fanout25_A/DIODE 0.500000 0.505472 -0.005472 (VIOLATED) -mprj/ANTENNA_fanout19_A/DIODE 0.500000 0.504162 -0.004162 (VIOLATED) -mprj/fanout19/A 0.500000 0.504054 -0.004054 (VIOLATED) -gpio_out[10] 0.500000 0.503177 -0.003177 (VIOLATED) -mprj/output11/X 0.500000 0.503115 -0.003115 (VIOLATED) +mprj2/_564_/X 0.500000 0.528651 -0.028651 (VIOLATED) +gpio_out[5] 0.500000 0.526631 -0.026631 (VIOLATED) +mprj/output6/X 0.500000 0.526555 -0.026555 (VIOLATED) +gpio_out[10] 0.500000 0.507637 -0.007637 (VIOLATED) +mprj/output11/X 0.500000 0.507574 -0.007574 (VIOLATED) +mprj/fanout25/A 0.500000 0.503460 -0.003460 (VIOLATED) +mprj2/fanout25/A 0.500000 0.503459 -0.003459 (VIOLATED) +mprj/ANTENNA_fanout25_A/DIODE 0.500000 0.503458 -0.003458 (VIOLATED) +mprj2/ANTENNA_fanout25_A/DIODE 0.500000 0.503457 -0.003457 (VIOLATED) +mprj/ANTENNA_fanout19_A/DIODE 0.500000 0.502147 -0.002147 (VIOLATED) +mprj2/ANTENNA_fanout19_A/DIODE 0.500000 0.502146 -0.002146 (VIOLATED) +mprj/fanout19/A 0.500000 0.502039 -0.002039 (VIOLATED) +mprj2/fanout19/A 0.500000 0.502038 -0.002038 (VIOLATED) max fanout Pin Limit Fanout Slack --------------------------------------------------------- mprj/wire20/X 10 19 -9 (VIOLATED) +mprj2/wire20/X 10 19 -9 (VIOLATED) mprj/clkbuf_0_wb_clk_i/X 10 17 -7 (VIOLATED) +mprj2/clkbuf_0_wb_clk_i/X 10 17 -7 (VIOLATED) mprj/load_slew26/X 10 15 -5 (VIOLATED) +mprj2/load_slew26/X 10 15 -5 (VIOLATED) mprj/clkbuf_3_6_0_wb_clk_i/X 10 12 -2 (VIOLATED) mprj/clkbuf_3_7_0_wb_clk_i/X 10 12 -2 (VIOLATED) +mprj2/clkbuf_3_6_0_wb_clk_i/X 10 12 -2 (VIOLATED) +mprj2/clkbuf_3_7_0_wb_clk_i/X 10 12 -2 (VIOLATED) mprj/_384_/Y 10 11 (VIOLATED) mprj/_385_/Y 10 11 (VIOLATED) mprj/_564_/X 10 11 (VIOLATED) @@ -605,62 +631,80 @@ mprj/clkbuf_3_2_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_3_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_4_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_5_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/_384_/Y 10 11 (VIOLATED) +mprj2/_385_/Y 10 11 (VIOLATED) +mprj2/_564_/X 10 11 (VIOLATED) +mprj2/clkbuf_3_0_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_1_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_2_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_3_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_4_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_5_0_wb_clk_i/X 10 11 (VIOLATED) max capacitance Pin Limit Cap Slack ------------------------------------------------------------------------ -gpio_loopback_zero[35] 0.200000 0.381860 -0.181860 (VIOLATED) +gpio_in[0] 0.200000 0.643868 -0.443868 (VIOLATED) +mprj2/output2/X 0.200000 0.496588 -0.296588 (VIOLATED) +mprj2/output4/X 0.200000 0.455360 -0.255360 (VIOLATED) +gpio_loopback_zero[35] 0.200000 0.382689 -0.182689 (VIOLATED) gpio_loopback_zero[19] 0.200000 0.381706 -0.181706 (VIOLATED) gpio_loopback_zero[15] 0.200000 0.381694 -0.181694 (VIOLATED) gpio_loopback_zero[21] 0.200000 0.381656 -0.181656 (VIOLATED) gpio_loopback_zero[22] 0.200000 0.381448 -0.181448 (VIOLATED) gpio_loopback_zero[20] 0.200000 0.381283 -0.181283 (VIOLATED) -gpio_loopback_zero[32] 0.200000 0.381222 -0.181222 (VIOLATED) gpio_loopback_zero[37] 0.200000 0.381189 -0.181189 (VIOLATED) -gpio_loopback_zero[26] 0.200000 0.381086 -0.181086 (VIOLATED) -gpio_loopback_zero[25] 0.200000 0.381077 -0.181077 (VIOLATED) gpio_loopback_zero[39] 0.200000 0.380944 -0.180944 (VIOLATED) -gpio_loopback_zero[27] 0.200000 0.380910 -0.180909 (VIOLATED) -gpio_loopback_zero[36] 0.200000 0.380800 -0.180800 (VIOLATED) -gpio_loopback_zero[29] 0.200000 0.380732 -0.180732 (VIOLATED) -gpio_loopback_zero[34] 0.200000 0.380335 -0.180335 (VIOLATED) +gpio_loopback_zero[36] 0.200000 0.380920 -0.180920 (VIOLATED) gpio_loopback_zero[42] 0.200000 0.380306 -0.180306 (VIOLATED) gpio_loopback_zero[23] 0.200000 0.380290 -0.180290 (VIOLATED) -gpio_loopback_zero[31] 0.200000 0.380260 -0.180260 (VIOLATED) -gpio_loopback_zero[30] 0.200000 0.380152 -0.180152 (VIOLATED) -gpio_loopback_zero[28] 0.200000 0.379898 -0.179898 (VIOLATED) gpio_loopback_zero[0] 0.200000 0.379867 -0.179867 (VIOLATED) gpio_loopback_zero[38] 0.200000 0.379677 -0.179677 (VIOLATED) gpio_loopback_zero[18] 0.200000 0.379645 -0.179645 (VIOLATED) -gpio_loopback_zero[33] 0.200000 0.379547 -0.179547 (VIOLATED) -gpio_loopback_zero[24] 0.200000 0.379475 -0.179475 (VIOLATED) gpio_loopback_zero[43] 0.200000 0.379270 -0.179270 (VIOLATED) gpio_loopback_zero[17] 0.200000 0.379060 -0.179060 (VIOLATED) +mprj2/output5/X 0.200000 0.379003 -0.179003 (VIOLATED) gpio_loopback_zero[16] 0.200000 0.378937 -0.178937 (VIOLATED) gpio_loopback_zero[41] 0.200000 0.378794 -0.178794 (VIOLATED) gpio_loopback_zero[40] 0.200000 0.378716 -0.178716 (VIOLATED) gpio_loopback_zero[14] 0.200000 0.378413 -0.178413 (VIOLATED) gpio_loopback_zero[13] 0.200000 0.377842 -0.177842 (VIOLATED) -gpio_loopback_zero[11] 0.200000 0.315022 -0.115022 (VIOLATED) -gpio_loopback_zero[12] 0.200000 0.314907 -0.114907 (VIOLATED) +gpio_in[1] 0.200000 0.348809 -0.148809 (VIOLATED) +gpio_loopback_zero[31] 0.200000 0.322913 -0.122913 (VIOLATED) +gpio_loopback_zero[26] 0.200000 0.319790 -0.119790 (VIOLATED) +gpio_loopback_zero[29] 0.200000 0.319433 -0.119433 (VIOLATED) +gpio_loopback_zero[25] 0.200000 0.319178 -0.119178 (VIOLATED) +gpio_loopback_zero[28] 0.200000 0.318314 -0.118314 (VIOLATED) +gpio_loopback_zero[33] 0.200000 0.317896 -0.117896 (VIOLATED) +gpio_loopback_zero[27] 0.200000 0.317475 -0.117475 (VIOLATED) +gpio_loopback_zero[32] 0.200000 0.317222 -0.117222 (VIOLATED) +gpio_loopback_zero[24] 0.200000 0.315538 -0.115538 (VIOLATED) +gpio_loopback_zero[34] 0.200000 0.315122 -0.115122 (VIOLATED) +gpio_loopback_zero[30] 0.200000 0.314820 -0.114820 (VIOLATED) +gpio_loopback_zero[2] 0.200000 0.314549 -0.114549 (VIOLATED) gpio_loopback_zero[9] 0.200000 0.313906 -0.113906 (VIOLATED) gpio_loopback_zero[3] 0.200000 0.313798 -0.113798 (VIOLATED) -gpio_loopback_zero[10] 0.200000 0.313232 -0.113232 (VIOLATED) -gpio_loopback_zero[8] 0.200000 0.313160 -0.113160 (VIOLATED) +gpio_loopback_zero[8] 0.200000 0.313051 -0.113051 (VIOLATED) +gpio_loopback_zero[10] 0.200000 0.313043 -0.113043 (VIOLATED) gpio_loopback_zero[4] 0.200000 0.312854 -0.112854 (VIOLATED) -gpio_loopback_zero[2] 0.200000 0.312578 -0.112578 (VIOLATED) +gpio_loopback_zero[12] 0.200000 0.312726 -0.112726 (VIOLATED) gpio_loopback_zero[7] 0.200000 0.312538 -0.112538 (VIOLATED) gpio_loopback_zero[5] 0.200000 0.312042 -0.112042 (VIOLATED) gpio_loopback_zero[6] 0.200000 0.311785 -0.111785 (VIOLATED) gpio_loopback_zero[1] 0.200000 0.311766 -0.111766 (VIOLATED) +gpio_loopback_zero[11] 0.200000 0.310668 -0.110668 (VIOLATED) +mprj2/output6/X 0.200000 0.289499 -0.089499 (VIOLATED) +mprj2/output3/X 0.200000 0.246632 -0.046632 (VIOLATED) +mprj2/output12/X 0.200000 0.219838 -0.019838 (VIOLATED) +mprj2/output7/X 0.200000 0.212550 -0.012550 (VIOLATED) =========================================================================== report_parasitic_annotation -report_unannotated ============================================================================ -Found 217 unannotated drivers. +Found 223 unannotated drivers. analog_io[0] analog_io[10] analog_io[11] @@ -878,18 +922,24 @@ Found 217 unannotated drivers. mprj/clkload3/X mprj/clkload4/X mprj/clkload5/X + mprj2/clkload0/X + mprj2/clkload1/X + mprj2/clkload2/X + mprj2/clkload3/X + mprj2/clkload4/X + mprj2/clkload5/X Found 0 partially unannotated drivers. =========================================================================== -max slew violation count 535 -max fanout violation count 14 -max cap violation count 44 +max slew violation count 556 +max fanout violation count 28 +max cap violation count 53 ============================================================================ =========================================================================== check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks =========================================================================== -Warning: There are 84 unclocked register/latch pins. +Warning: There are 168 unclocked register/latch pins. mprj/_675_/CLK mprj/_676_/CLK mprj/_677_/CLK @@ -974,7 +1024,91 @@ Warning: There are 84 unclocked register/latch pins. mprj/_756_/CLK mprj/_757_/CLK mprj/_758_/CLK -Warning: There are 183 unconstrained endpoints. + mprj2/_675_/CLK + mprj2/_676_/CLK + mprj2/_677_/CLK + mprj2/_678_/CLK + mprj2/_679_/CLK + mprj2/_680_/CLK + mprj2/_681_/CLK + mprj2/_682_/CLK + mprj2/_683_/CLK + mprj2/_684_/CLK + mprj2/_685_/CLK + mprj2/_686_/CLK + mprj2/_687_/CLK + mprj2/_688_/CLK + mprj2/_689_/CLK + mprj2/_690_/CLK + mprj2/_691_/CLK + mprj2/_692_/CLK + mprj2/_693_/CLK + mprj2/_694_/CLK + mprj2/_695_/CLK + mprj2/_696_/CLK + mprj2/_697_/CLK + mprj2/_698_/CLK + mprj2/_699_/CLK + mprj2/_700_/CLK + mprj2/_701_/CLK + mprj2/_702_/CLK + mprj2/_703_/CLK + mprj2/_704_/CLK + mprj2/_705_/CLK + mprj2/_706_/CLK + mprj2/_707_/CLK + mprj2/_708_/CLK + mprj2/_709_/CLK + mprj2/_710_/CLK + mprj2/_711_/CLK + mprj2/_712_/CLK + mprj2/_713_/CLK + mprj2/_714_/CLK + mprj2/_715_/CLK + mprj2/_716_/CLK + mprj2/_717_/CLK + mprj2/_718_/CLK + mprj2/_719_/CLK + mprj2/_720_/CLK + mprj2/_721_/CLK + mprj2/_722_/CLK + mprj2/_723_/CLK + mprj2/_724_/CLK + mprj2/_725_/CLK + mprj2/_726_/CLK + mprj2/_727_/CLK + mprj2/_728_/CLK + mprj2/_729_/CLK + mprj2/_730_/CLK + mprj2/_731_/CLK + mprj2/_732_/CLK + mprj2/_733_/CLK + mprj2/_734_/CLK + mprj2/_735_/CLK + mprj2/_736_/CLK + mprj2/_737_/CLK + mprj2/_738_/CLK + mprj2/_739_/CLK + mprj2/_740_/CLK + mprj2/_741_/CLK + mprj2/_742_/CLK + mprj2/_743_/CLK + mprj2/_744_/CLK + mprj2/_745_/CLK + mprj2/_746_/CLK + mprj2/_747_/CLK + mprj2/_748_/CLK + mprj2/_749_/CLK + mprj2/_750_/CLK + mprj2/_751_/CLK + mprj2/_752_/CLK + mprj2/_753_/CLK + mprj2/_754_/CLK + mprj2/_755_/CLK + mprj2/_756_/CLK + mprj2/_757_/CLK + mprj2/_758_/CLK +Warning: There are 278 unconstrained endpoints. analog_io[0] analog_io[10] analog_io[11] @@ -1066,7 +1200,18 @@ Warning: There are 183 unconstrained endpoints. gpio_out[10] gpio_out[11] gpio_out[12] + gpio_out[24] + gpio_out[25] + gpio_out[26] + gpio_out[27] + gpio_out[28] + gpio_out[29] gpio_out[2] + gpio_out[30] + gpio_out[31] + gpio_out[32] + gpio_out[33] + gpio_out[34] gpio_out[3] gpio_out[4] gpio_out[5] @@ -1158,3 +1303,87 @@ Warning: There are 183 unconstrained endpoints. mprj/_756_/D mprj/_757_/D mprj/_758_/D + mprj2/_675_/D + mprj2/_676_/D + mprj2/_677_/D + mprj2/_678_/D + mprj2/_679_/D + mprj2/_680_/D + mprj2/_681_/D + mprj2/_682_/D + mprj2/_683_/D + mprj2/_684_/D + mprj2/_685_/D + mprj2/_686_/D + mprj2/_687_/D + mprj2/_688_/D + mprj2/_689_/D + mprj2/_690_/D + mprj2/_691_/D + mprj2/_692_/D + mprj2/_693_/D + mprj2/_694_/D + mprj2/_695_/D + mprj2/_696_/D + mprj2/_697_/D + mprj2/_698_/D + mprj2/_699_/D + mprj2/_700_/D + mprj2/_701_/D + mprj2/_702_/D + mprj2/_703_/D + mprj2/_704_/D + mprj2/_705_/D + mprj2/_706_/D + mprj2/_707_/D + mprj2/_708_/D + mprj2/_709_/D + mprj2/_710_/D + mprj2/_711_/D + mprj2/_712_/D + mprj2/_713_/D + mprj2/_714_/D + mprj2/_715_/D + mprj2/_716_/D + mprj2/_717_/D + mprj2/_718_/D + mprj2/_719_/D + mprj2/_720_/D + mprj2/_721_/D + mprj2/_722_/D + mprj2/_723_/D + mprj2/_724_/D + mprj2/_725_/D + mprj2/_726_/D + mprj2/_727_/D + mprj2/_728_/D + mprj2/_729_/D + mprj2/_730_/D + mprj2/_731_/D + mprj2/_732_/D + mprj2/_733_/D + mprj2/_734_/D + mprj2/_735_/D + mprj2/_736_/D + mprj2/_737_/D + mprj2/_738_/D + mprj2/_739_/D + mprj2/_740_/D + mprj2/_741_/D + mprj2/_742_/D + mprj2/_743_/D + mprj2/_744_/D + mprj2/_745_/D + mprj2/_746_/D + mprj2/_747_/D + mprj2/_748_/D + mprj2/_749_/D + mprj2/_750_/D + mprj2/_751_/D + mprj2/_752_/D + mprj2/_753_/D + mprj2/_754_/D + mprj2/_755_/D + mprj2/_756_/D + mprj2/_757_/D + mprj2/_758_/D diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ff_n40C_1v95/clock.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ff_n40C_1v95/clock.rpt index 3240da9..0a23a9c 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ff_n40C_1v95/clock.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ff_n40C_1v95/clock.rpt @@ -19,20 +19,20 @@ Clock __VIRTUAL_CLK__ rise -> rise min max 0.000000 0.000000 source latency -2.735460 network latency mprj/_701_/CLK - 2.815905 network latency mprj/_683_/CLK +3.762033 network latency mprj/_701_/CLK + 3.967585 network latency mprj2/_683_/CLK --------------- -2.735460 2.815905 latency - 0.080445 skew +3.762033 3.967585 latency + 0.205552 skew rise -> fall min max 0.000000 0.000000 source latency -2.578974 network latency mprj/_701_/CLK - 2.642407 network latency mprj/_683_/CLK +3.245390 network latency mprj/_701_/CLK + 3.396914 network latency mprj2/_683_/CLK --------------- -2.578974 2.642407 latency - 0.063432 skew +3.245390 3.396914 latency + 0.151524 skew diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ff_n40C_1v95/max.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ff_n40C_1v95/max.rpt index e537437..d80e4a3 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ff_n40C_1v95/max.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ff_n40C_1v95/max.rpt @@ -4,146 +4,6 @@ report_checks -path_delay max (Setup) ============================================================================ ======================= nom_ff_n40C_1v95 Corner =================================== -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381077 1.273495 0.946302 2.946302 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.274482 0.000000 2.946302 ^ gpio_slow_sel[25] (out) - 2.946302 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.946302 data arrival time ---------------------------------------------------------------------------------------------- - 4.803698 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381077 1.273495 0.946248 2.946248 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.274479 0.000000 2.946248 ^ gpio_dm1[25] (out) - 2.946248 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.946248 data arrival time ---------------------------------------------------------------------------------------------- - 4.803752 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381077 1.273495 0.946158 2.946158 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.274473 0.000000 2.946158 ^ gpio_analog_en[25] (out) - 2.946158 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.946158 data arrival time ---------------------------------------------------------------------------------------------- - 4.803842 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381077 1.273495 0.946097 2.946097 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.274469 0.000000 2.946097 ^ gpio_dm0[25] (out) - 2.946097 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.946097 data arrival time ---------------------------------------------------------------------------------------------- - 4.803903 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381077 1.273495 0.945414 2.945414 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.274426 0.000000 2.945414 ^ gpio_analog_pol[25] (out) - 2.945414 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.945414 data arrival time ---------------------------------------------------------------------------------------------- - 4.804586 slack (MET) - - Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_slow_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -312,8 +172,8 @@ Fanout Cap Slew Delay Time Description 4.807089 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -322,10 +182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 1.278855 0.942845 2.942845 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.279140 0.000000 2.942845 ^ gpio_slow_sel[32] (out) - 2.942845 data arrival time + 11 0.382689 1.283039 0.942637 2.942637 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.283141 0.000000 2.942637 ^ gpio_slow_sel[35] (out) + 2.942637 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -335,13 +195,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.942845 data arrival time + -2.942637 data arrival time --------------------------------------------------------------------------------------------- - 4.807155 slack (MET) + 4.807363 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -350,10 +210,38 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 1.273495 0.942474 2.942474 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.274248 0.000000 2.942474 ^ gpio_analog_sel[25] (out) - 2.942474 data arrival time + 11 0.382689 1.283039 0.942583 2.942583 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.283140 0.000000 2.942583 ^ gpio_dm1[35] (out) + 2.942583 data arrival time + + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 10.000000 clock network delay (ideal) + -0.250000 9.750000 clock uncertainty + 0.000000 9.750000 clock reconvergence pessimism + -2.000000 7.750000 output external delay + 7.750000 data required time +--------------------------------------------------------------------------------------------- + 7.750000 data required time + -2.942583 data arrival time +--------------------------------------------------------------------------------------------- + 4.807417 slack (MET) + + +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ +Path Type: max + +Fanout Cap Slew Delay Time Description +--------------------------------------------------------------------------------------------- + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 11 0.382689 1.283039 0.942522 2.942522 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.283139 0.000000 2.942522 ^ gpio_analog_en[35] (out) + 2.942522 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -363,9 +251,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.942474 data arrival time + -2.942522 data arrival time --------------------------------------------------------------------------------------------- - 4.807526 slack (MET) + 4.807478 slack (MET) Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) @@ -396,6 +284,34 @@ Fanout Cap Slew Delay Time Description 4.807550 slack (MET) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ +Path Type: max + +Fanout Cap Slew Delay Time Description +--------------------------------------------------------------------------------------------- + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 11 0.380920 1.277999 0.942392 2.942392 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.278316 0.000000 2.942392 ^ gpio_slow_sel[36] (out) + 2.942392 data arrival time + + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 10.000000 clock network delay (ideal) + -0.250000 9.750000 clock uncertainty + 0.000000 9.750000 clock reconvergence pessimism + -2.000000 7.750000 output external delay + 7.750000 data required time +--------------------------------------------------------------------------------------------- + 7.750000 data required time + -2.942392 data arrival time +--------------------------------------------------------------------------------------------- + 4.807608 slack (MET) + + Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -508,34 +424,6 @@ Fanout Cap Slew Delay Time Description 4.807858 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381222 1.278855 0.942137 2.942137 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.279116 0.000000 2.942137 ^ gpio_dm1[32] (out) - 2.942137 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.942137 data arrival time ---------------------------------------------------------------------------------------------- - 4.807863 slack (MET) - - Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_dm1[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -565,7 +453,7 @@ Fanout Cap Slew Delay Time Description Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -574,10 +462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 1.277590 0.942093 2.942093 ^ gpio_loopback_zero[36] (in) + 11 0.380920 1.277999 0.942094 2.942094 ^ gpio_loopback_zero[36] (in) gpio_loopback_zero[36] (net) - 1.277907 0.000000 2.942093 ^ gpio_slow_sel[36] (out) - 2.942093 data arrival time + 1.278306 0.000000 2.942094 ^ gpio_dm1[36] (out) + 2.942094 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -587,9 +475,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.942093 data arrival time + -2.942094 data arrival time --------------------------------------------------------------------------------------------- - 4.807907 slack (MET) + 4.807906 slack (MET) Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) @@ -648,8 +536,8 @@ Fanout Cap Slew Delay Time Description 4.808006 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -658,10 +546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 1.279004 0.941909 2.941910 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.279246 0.000000 2.941910 ^ gpio_slow_sel[20] (out) - 2.941910 data arrival time + 11 0.382689 1.283039 0.941947 2.941947 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.283128 0.000000 2.941947 ^ gpio_dm0[35] (out) + 2.941947 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -671,13 +559,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941910 data arrival time + -2.941947 data arrival time --------------------------------------------------------------------------------------------- - 4.808091 slack (MET) + 4.808053 slack (MET) Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -686,10 +574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 1.279004 0.941854 2.941854 ^ gpio_loopback_zero[20] (in) + 11 0.381283 1.279004 0.941909 2.941910 ^ gpio_loopback_zero[20] (in) gpio_loopback_zero[20] (net) - 1.279244 0.000000 2.941854 ^ gpio_dm1[20] (out) - 2.941854 data arrival time + 1.279246 0.000000 2.941910 ^ gpio_slow_sel[20] (out) + 2.941910 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -699,13 +587,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941854 data arrival time + -2.941910 data arrival time --------------------------------------------------------------------------------------------- - 4.808146 slack (MET) + 4.808091 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -714,10 +602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 1.273495 0.941830 2.941830 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.274212 0.000000 2.941830 ^ gpio_dm2[25] (out) - 2.941830 data arrival time + 11 0.381283 1.279004 0.941854 2.941854 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.279244 0.000000 2.941854 ^ gpio_dm1[20] (out) + 2.941854 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -727,13 +615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941830 data arrival time + -2.941854 data arrival time --------------------------------------------------------------------------------------------- - 4.808170 slack (MET) + 4.808146 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -742,10 +630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 1.277590 0.941796 2.941796 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.277897 0.000000 2.941796 ^ gpio_dm1[36] (out) - 2.941796 data arrival time + 11 0.382689 1.283039 0.941818 2.941818 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.283125 0.000000 2.941818 ^ gpio_analog_pol[35] (out) + 2.941818 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -755,9 +643,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941796 data arrival time + -2.941818 data arrival time --------------------------------------------------------------------------------------------- - 4.808204 slack (MET) + 4.808182 slack (MET) Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) @@ -816,8 +704,8 @@ Fanout Cap Slew Delay Time Description 4.808336 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -826,10 +714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 1.277968 0.941653 2.941653 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.278262 0.000000 2.941653 ^ gpio_slow_sel[27] (out) - 2.941653 data arrival time + 11 0.381448 1.279499 0.941615 2.941616 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.279711 0.000000 2.941616 ^ gpio_analog_en[22] (out) + 2.941616 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -839,13 +727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941653 data arrival time + -2.941616 data arrival time --------------------------------------------------------------------------------------------- - 4.808347 slack (MET) + 4.808384 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -854,12 +742,12 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 1.278855 0.941620 2.941620 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.279099 0.000000 2.941620 ^ gpio_analog_en[32] (out) - 2.941620 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) + 11 0.381706 1.280442 0.941585 2.941585 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.280645 0.000000 2.941585 ^ gpio_analog_pol[19] (out) + 2.941585 data arrival time + + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) -0.250000 9.750000 clock uncertainty 0.000000 9.750000 clock reconvergence pessimism @@ -867,13 +755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941620 data arrival time + -2.941585 data arrival time --------------------------------------------------------------------------------------------- - 4.808380 slack (MET) + 4.808415 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -882,10 +770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 1.279499 0.941615 2.941616 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.279711 0.000000 2.941616 ^ gpio_analog_en[22] (out) - 2.941616 data arrival time + 11 0.381283 1.279004 0.941344 2.941344 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.279228 0.000000 2.941344 ^ gpio_analog_en[20] (out) + 2.941344 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -895,13 +783,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941616 data arrival time + -2.941344 data arrival time --------------------------------------------------------------------------------------------- - 4.808384 slack (MET) + 4.808656 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -910,10 +798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 1.277968 0.941601 2.941601 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.278260 0.000000 2.941601 ^ gpio_dm1[27] (out) - 2.941601 data arrival time + 11 0.381448 1.279499 0.941308 2.941308 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.279702 0.000000 2.941308 ^ gpio_dm0[22] (out) + 2.941308 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -923,13 +811,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941601 data arrival time + -2.941308 data arrival time --------------------------------------------------------------------------------------------- - 4.808399 slack (MET) + 4.808692 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -938,10 +826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381706 1.280442 0.941585 2.941585 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.280645 0.000000 2.941585 ^ gpio_analog_pol[19] (out) - 2.941585 data arrival time + 11 0.380920 1.277999 0.941088 2.941088 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.278271 0.000000 2.941088 ^ gpio_analog_en[36] (out) + 2.941088 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -951,13 +839,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941585 data arrival time + -2.941088 data arrival time --------------------------------------------------------------------------------------------- - 4.808415 slack (MET) + 4.808912 slack (MET) Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -966,10 +854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 1.279004 0.941344 2.941344 ^ gpio_loopback_zero[20] (in) + 11 0.381283 1.279004 0.941036 2.941036 ^ gpio_loopback_zero[20] (in) gpio_loopback_zero[20] (net) - 1.279228 0.000000 2.941344 ^ gpio_analog_en[20] (out) - 2.941344 data arrival time + 1.279219 0.000000 2.941036 ^ gpio_dm0[20] (out) + 2.941036 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -979,13 +867,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941344 data arrival time + -2.941036 data arrival time --------------------------------------------------------------------------------------------- - 4.808656 slack (MET) + 4.808964 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -994,10 +882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 1.279499 0.941308 2.941308 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.279702 0.000000 2.941308 ^ gpio_dm0[22] (out) - 2.941308 data arrival time + 11 0.380920 1.277999 0.940986 2.940986 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.278267 0.000000 2.940986 ^ gpio_dm0[36] (out) + 2.940986 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1007,13 +895,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941308 data arrival time + -2.940986 data arrival time --------------------------------------------------------------------------------------------- - 4.808692 slack (MET) + 4.809014 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1022,10 +910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 1.277459 0.941312 2.941312 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.277768 0.000000 2.941312 ^ gpio_slow_sel[29] (out) - 2.941312 data arrival time + 11 0.381448 1.279499 0.940899 2.940899 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.279690 0.000000 2.940899 ^ gpio_analog_pol[22] (out) + 2.940899 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1035,13 +923,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941312 data arrival time + -2.940899 data arrival time --------------------------------------------------------------------------------------------- - 4.808688 slack (MET) + 4.809101 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1050,10 +938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 1.278855 0.941298 2.941298 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.279089 0.000000 2.941298 ^ gpio_dm0[32] (out) - 2.941298 data arrival time + 11 0.382689 1.283039 0.940851 2.940850 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.283108 0.000000 2.940850 ^ gpio_analog_sel[35] (out) + 2.940850 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1063,13 +951,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941298 data arrival time + -2.940850 data arrival time --------------------------------------------------------------------------------------------- - 4.808702 slack (MET) + 4.809150 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1078,10 +966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 1.277459 0.941257 2.941257 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.277766 0.000000 2.941257 ^ gpio_dm1[29] (out) - 2.941257 data arrival time + 11 0.382689 1.283039 0.940731 2.940731 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.283106 0.000000 2.940731 ^ gpio_dm2[35] (out) + 2.940731 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1091,13 +979,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941257 data arrival time + -2.940731 data arrival time --------------------------------------------------------------------------------------------- - 4.808743 slack (MET) + 4.809269 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1106,10 +994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 1.277459 0.941187 2.941187 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.277764 0.000000 2.941187 ^ gpio_analog_en[29] (out) - 2.941187 data arrival time + 11 0.381189 1.278743 0.940698 2.940698 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.278961 0.000000 2.940698 ^ gpio_slow_sel[37] (out) + 2.940698 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1119,13 +1007,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941187 data arrival time + -2.940698 data arrival time --------------------------------------------------------------------------------------------- - 4.808813 slack (MET) + 4.809302 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1134,10 +1022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 1.273495 0.941079 2.941079 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.274171 0.000000 2.941079 ^ gpio_holdover[25] (out) - 2.941079 data arrival time + 11 0.381189 1.278743 0.940643 2.940643 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.278959 0.000000 2.940643 ^ gpio_dm1[37] (out) + 2.940643 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1147,13 +1035,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941079 data arrival time + -2.940643 data arrival time --------------------------------------------------------------------------------------------- - 4.808921 slack (MET) + 4.809357 slack (MET) Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1162,10 +1050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 1.279004 0.941036 2.941036 ^ gpio_loopback_zero[20] (in) + 11 0.381283 1.279004 0.940627 2.940627 ^ gpio_loopback_zero[20] (in) gpio_loopback_zero[20] (net) - 1.279219 0.000000 2.941036 ^ gpio_dm0[20] (out) - 2.941036 data arrival time + 1.279207 0.000000 2.940627 ^ gpio_analog_pol[20] (out) + 2.940627 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1175,13 +1063,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.941036 data arrival time + -2.940627 data arrival time --------------------------------------------------------------------------------------------- - 4.808964 slack (MET) + 4.809373 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1190,10 +1078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 1.277968 0.940950 2.940950 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.278238 0.000000 2.940950 ^ gpio_analog_en[27] (out) - 2.940950 data arrival time + 11 0.382689 1.283039 0.940591 2.940591 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.283104 0.000000 2.940591 ^ gpio_holdover[35] (out) + 2.940591 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1203,13 +1091,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940950 data arrival time + -2.940591 data arrival time --------------------------------------------------------------------------------------------- - 4.809049 slack (MET) + 4.809409 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1218,10 +1106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 1.275563 0.940954 2.940954 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.275922 0.000000 2.940954 ^ gpio_slow_sel[30] (out) - 2.940954 data arrival time + 11 0.381189 1.278743 0.940573 2.940573 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.278957 0.000000 2.940573 ^ gpio_analog_en[37] (out) + 2.940573 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1231,13 +1119,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940954 data arrival time + -2.940573 data arrival time --------------------------------------------------------------------------------------------- - 4.809046 slack (MET) + 4.809427 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1246,10 +1134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 1.279499 0.940899 2.940899 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.279690 0.000000 2.940899 ^ gpio_analog_pol[22] (out) - 2.940899 data arrival time + 11 0.381189 1.278743 0.940514 2.940514 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.278955 0.000000 2.940514 ^ gpio_dm0[37] (out) + 2.940514 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1259,13 +1147,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940899 data arrival time + -2.940514 data arrival time --------------------------------------------------------------------------------------------- - 4.809101 slack (MET) + 4.809486 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1274,10 +1162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 1.278855 0.940871 2.940871 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.279076 0.000000 2.940871 ^ gpio_analog_pol[32] (out) - 2.940871 data arrival time + 11 0.382689 1.283039 0.940454 2.940454 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.283102 0.000000 2.940454 ^ gpio_out[35] (out) + 2.940454 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1287,13 +1175,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940871 data arrival time + -2.940454 data arrival time --------------------------------------------------------------------------------------------- - 4.809129 slack (MET) + 4.809546 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1302,10 +1190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 1.277590 0.940791 2.940791 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.277862 0.000000 2.940791 ^ gpio_analog_en[36] (out) - 2.940791 data arrival time + 11 0.381189 1.278743 0.940434 2.940434 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.278953 0.000000 2.940434 ^ gpio_analog_pol[37] (out) + 2.940434 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1315,13 +1203,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940791 data arrival time + -2.940434 data arrival time --------------------------------------------------------------------------------------------- - 4.809209 slack (MET) + 4.809566 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1330,10 +1218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 1.278743 0.940698 2.940698 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.278961 0.000000 2.940698 ^ gpio_slow_sel[37] (out) - 2.940698 data arrival time + 11 0.380920 1.277999 0.940190 2.940190 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.278241 0.000000 2.940190 ^ gpio_analog_pol[36] (out) + 2.940190 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1343,13 +1231,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940698 data arrival time + -2.940190 data arrival time --------------------------------------------------------------------------------------------- - 4.809302 slack (MET) + 4.809810 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1358,10 +1246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 1.277590 0.940688 2.940688 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.277858 0.000000 2.940688 ^ gpio_dm0[36] (out) - 2.940688 data arrival time + 11 0.381189 1.278743 0.940000 2.940000 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.278940 0.000000 2.940000 ^ gpio_analog_sel[37] (out) + 2.940000 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1371,13 +1259,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940688 data arrival time + -2.940000 data arrival time --------------------------------------------------------------------------------------------- - 4.809312 slack (MET) + 4.809999 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1386,10 +1274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 1.275563 0.940657 2.940657 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.275911 0.000000 2.940657 ^ gpio_dm1[30] (out) - 2.940657 data arrival time + 11 0.382689 1.283039 0.939968 2.939968 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.283094 0.000000 2.939968 ^ gpio_vtrip_sel[35] (out) + 2.939968 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1399,13 +1287,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940657 data arrival time + -2.939968 data arrival time --------------------------------------------------------------------------------------------- - 4.809343 slack (MET) + 4.810032 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1414,10 +1302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 1.278743 0.940643 2.940643 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.278959 0.000000 2.940643 ^ gpio_dm1[37] (out) - 2.940643 data arrival time + 11 0.381706 1.280442 0.939856 2.939856 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.280598 0.000000 2.939856 ^ gpio_analog_sel[19] (out) + 2.939856 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1427,13 +1315,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940643 data arrival time + -2.939856 data arrival time --------------------------------------------------------------------------------------------- - 4.809357 slack (MET) + 4.810144 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1442,10 +1330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 1.279004 0.940627 2.940627 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.279207 0.000000 2.940627 ^ gpio_analog_pol[20] (out) - 2.940627 data arrival time + 11 0.381656 1.280320 0.939692 2.939692 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.280479 0.000000 2.939692 ^ gpio_analog_sel[21] (out) + 2.939692 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1455,13 +1343,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940627 data arrival time + -2.939692 data arrival time --------------------------------------------------------------------------------------------- - 4.809373 slack (MET) + 4.810308 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1470,10 +1358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 1.277968 0.940629 2.940629 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.278227 0.000000 2.940629 ^ gpio_dm0[27] (out) - 2.940629 data arrival time + 11 0.381694 1.280395 0.939619 2.939619 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.280544 0.000000 2.939619 ^ gpio_analog_sel[15] (out) + 2.939619 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1483,13 +1371,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940629 data arrival time + -2.939619 data arrival time --------------------------------------------------------------------------------------------- - 4.809371 slack (MET) + 4.810380 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1498,11 +1386,11 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 1.277459 0.940611 2.940611 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.277743 0.000000 2.940611 ^ gpio_dm0[29] (out) - 2.940611 data arrival time - + 11 0.380290 1.275695 0.939435 2.939435 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.275936 0.000000 2.939435 ^ gpio_slow_sel[23] (out) + 2.939435 data arrival time + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) -0.250000 9.750000 clock uncertainty @@ -1511,13 +1399,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940611 data arrival time + -2.939435 data arrival time --------------------------------------------------------------------------------------------- - 4.809389 slack (MET) + 4.810565 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1526,10 +1414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 1.280272 0.940591 2.940591 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.280373 0.000000 2.940591 ^ gpio_slow_sel[35] (out) - 2.940591 data arrival time + 11 0.380290 1.275695 0.939382 2.939382 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.275934 0.000000 2.939382 ^ gpio_dm1[23] (out) + 2.939382 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1539,13 +1427,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940591 data arrival time + -2.939382 data arrival time --------------------------------------------------------------------------------------------- - 4.809409 slack (MET) + 4.810618 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1554,10 +1442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 1.278743 0.940573 2.940573 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.278957 0.000000 2.940573 ^ gpio_analog_en[37] (out) - 2.940573 data arrival time + 11 0.381706 1.280442 0.939295 2.939295 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.280585 0.000000 2.939295 ^ gpio_dm2[19] (out) + 2.939295 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1567,13 +1455,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940573 data arrival time + -2.939295 data arrival time --------------------------------------------------------------------------------------------- - 4.809427 slack (MET) + 4.810705 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1582,10 +1470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 1.280272 0.940537 2.940537 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.280372 0.000000 2.940537 ^ gpio_dm1[35] (out) - 2.940537 data arrival time + 11 0.381656 1.280320 0.939074 2.939074 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.280464 0.000000 2.939074 ^ gpio_dm2[21] (out) + 2.939074 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1595,13 +1483,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940537 data arrival time + -2.939074 data arrival time --------------------------------------------------------------------------------------------- - 4.809462 slack (MET) + 4.810926 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1610,10 +1498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 1.278743 0.940514 2.940514 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.278955 0.000000 2.940514 ^ gpio_dm0[37] (out) - 2.940514 data arrival time + 11 0.381448 1.279499 0.939062 2.939062 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.279642 0.000000 2.939062 ^ gpio_analog_sel[22] (out) + 2.939062 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1623,13 +1511,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940514 data arrival time + -2.939062 data arrival time --------------------------------------------------------------------------------------------- - 4.809486 slack (MET) + 4.810937 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1638,10 +1526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 1.280272 0.940476 2.940476 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.280371 0.000000 2.940476 ^ gpio_analog_en[35] (out) - 2.940476 data arrival time + 11 0.381189 1.278743 0.939021 2.939021 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.278914 0.000000 2.939021 ^ gpio_dm2[37] (out) + 2.939021 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1651,13 +1539,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940476 data arrival time + -2.939021 data arrival time --------------------------------------------------------------------------------------------- - 4.809524 slack (MET) + 4.810979 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1666,10 +1554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 1.274659 0.940459 2.940459 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.275012 0.000000 2.940459 ^ gpio_slow_sel[28] (out) - 2.940459 data arrival time + 11 0.381694 1.280395 0.939000 2.939000 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.280529 0.000000 2.939000 ^ gpio_dm2[15] (out) + 2.939000 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1679,13 +1567,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940459 data arrival time + -2.939000 data arrival time --------------------------------------------------------------------------------------------- - 4.809541 slack (MET) + 4.811000 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1694,10 +1582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 1.278743 0.940434 2.940434 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.278953 0.000000 2.940434 ^ gpio_analog_pol[37] (out) - 2.940434 data arrival time + 11 0.380290 1.275695 0.938806 2.938806 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.275916 0.000000 2.938806 ^ gpio_analog_en[23] (out) + 2.938806 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1707,13 +1595,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940434 data arrival time + -2.938806 data arrival time --------------------------------------------------------------------------------------------- - 4.809566 slack (MET) + 4.811194 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1722,10 +1610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 1.276025 0.940354 2.940354 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.276319 0.000000 2.940354 ^ gpio_slow_sel[34] (out) - 2.940354 data arrival time + 11 0.381283 1.279004 0.938582 2.938582 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.279152 0.000000 2.938582 ^ gpio_analog_sel[20] (out) + 2.938582 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1735,13 +1623,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940354 data arrival time + -2.938582 data arrival time --------------------------------------------------------------------------------------------- - 4.809646 slack (MET) + 4.811418 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1750,10 +1638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 1.273495 0.940340 2.940340 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.274133 0.000000 2.940340 ^ gpio_out[25] (out) - 2.940340 data arrival time + 11 0.381706 1.280442 0.938574 2.938574 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.280568 0.000000 2.938574 ^ gpio_holdover[19] (out) + 2.938574 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1763,13 +1651,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940340 data arrival time + -2.938574 data arrival time --------------------------------------------------------------------------------------------- - 4.809660 slack (MET) + 4.811426 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1778,10 +1666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 1.276025 0.940299 2.940299 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.276317 0.000000 2.940299 ^ gpio_dm1[34] (out) - 2.940299 data arrival time + 11 0.380290 1.275695 0.938498 2.938498 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.275907 0.000000 2.938498 ^ gpio_dm0[23] (out) + 2.938498 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1791,13 +1679,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940299 data arrival time + -2.938498 data arrival time --------------------------------------------------------------------------------------------- - 4.809701 slack (MET) + 4.811502 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1806,10 +1694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 1.275563 0.940267 2.940267 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.275896 0.000000 2.940267 ^ gpio_analog_en[30] (out) - 2.940267 data arrival time + 11 0.381448 1.279499 0.938443 2.938443 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.279627 0.000000 2.938443 ^ gpio_dm2[22] (out) + 2.938443 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1819,13 +1707,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940267 data arrival time + -2.938443 data arrival time --------------------------------------------------------------------------------------------- - 4.809733 slack (MET) + 4.811557 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1834,10 +1722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 1.277968 0.940201 2.940201 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.278214 0.000000 2.940201 ^ gpio_analog_pol[27] (out) - 2.940201 data arrival time + 11 0.381656 1.280320 0.938353 2.938353 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.280447 0.000000 2.938353 ^ gpio_holdover[21] (out) + 2.938353 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1847,13 +1735,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940201 data arrival time + -2.938353 data arrival time --------------------------------------------------------------------------------------------- - 4.809799 slack (MET) + 4.811647 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1862,10 +1750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 1.274659 0.940161 2.940161 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.275000 0.000000 2.940161 ^ gpio_dm1[28] (out) - 2.940161 data arrival time + 11 0.382689 1.283039 0.938331 2.938331 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.283073 0.000000 2.938331 ^ gpio_ib_mode_sel[35] (out) + 2.938331 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1875,13 +1763,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940161 data arrival time + -2.938331 data arrival time --------------------------------------------------------------------------------------------- - 4.809839 slack (MET) + 4.811668 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1890,10 +1778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 1.278441 0.940043 2.940043 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.278652 0.000000 2.940043 ^ gpio_slow_sel[26] (out) - 2.940043 data arrival time + 11 0.381694 1.280395 0.938280 2.938280 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.280513 0.000000 2.938280 ^ gpio_holdover[15] (out) + 2.938280 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1903,13 +1791,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940043 data arrival time + -2.938280 data arrival time --------------------------------------------------------------------------------------------- - 4.809957 slack (MET) + 4.811720 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1918,10 +1806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 1.278743 0.940000 2.940000 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.278940 0.000000 2.940000 ^ gpio_analog_sel[37] (out) - 2.940000 data arrival time + 11 0.380290 1.275695 0.938089 2.938088 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.275895 0.000000 2.938088 ^ gpio_analog_pol[23] (out) + 2.938088 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1931,13 +1819,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.940000 data arrival time + -2.938088 data arrival time --------------------------------------------------------------------------------------------- - 4.809999 slack (MET) + 4.811912 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1946,10 +1834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 1.278441 0.939988 2.939988 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.278650 0.000000 2.939988 ^ gpio_dm1[26] (out) - 2.939988 data arrival time + 11 0.381283 1.279004 0.937964 2.937964 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.279138 0.000000 2.937964 ^ gpio_dm2[20] (out) + 2.937964 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1959,13 +1847,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939988 data arrival time + -2.937964 data arrival time --------------------------------------------------------------------------------------------- - 4.810012 slack (MET) + 4.812036 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1974,10 +1862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 1.275796 0.939973 2.939973 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.276086 0.000000 2.939973 ^ gpio_slow_sel[31] (out) - 2.939973 data arrival time + 11 0.381706 1.280442 0.937868 2.937869 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.280552 0.000000 2.937869 ^ gpio_out[19] (out) + 2.937869 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1987,13 +1875,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939973 data arrival time + -2.937869 data arrival time --------------------------------------------------------------------------------------------- - 4.810027 slack (MET) + 4.812131 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2002,10 +1890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 1.275563 0.939946 2.939946 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.275884 0.000000 2.939946 ^ gpio_dm0[30] (out) - 2.939946 data arrival time + 11 0.380920 1.277999 0.937738 2.937738 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.278170 0.000000 2.937738 ^ gpio_analog_sel[36] (out) + 2.937738 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2015,13 +1903,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939946 data arrival time + -2.937738 data arrival time --------------------------------------------------------------------------------------------- - 4.810054 slack (MET) + 4.812262 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2030,10 +1918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 1.278441 0.939918 2.939918 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.278648 0.000000 2.939918 ^ gpio_analog_en[26] (out) - 2.939918 data arrival time + 11 0.381448 1.279499 0.937721 2.937721 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.279611 0.000000 2.937721 ^ gpio_holdover[22] (out) + 2.937721 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2043,13 +1931,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939918 data arrival time + -2.937721 data arrival time --------------------------------------------------------------------------------------------- - 4.810082 slack (MET) + 4.812279 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2058,10 +1946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 1.275796 0.939918 2.939918 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.276084 0.000000 2.939918 ^ gpio_dm1[31] (out) - 2.939918 data arrival time + 11 0.381656 1.280320 0.937698 2.937698 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.280432 0.000000 2.937698 ^ gpio_out[21] (out) + 2.937698 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2071,13 +1959,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939918 data arrival time + -2.937698 data arrival time --------------------------------------------------------------------------------------------- - 4.810082 slack (MET) + 4.812302 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2086,10 +1974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 1.280272 0.939901 2.939901 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.280360 0.000000 2.939901 ^ gpio_dm0[35] (out) - 2.939901 data arrival time + 11 0.381694 1.280395 0.937575 2.937575 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.280498 0.000000 2.937575 ^ gpio_out[15] (out) + 2.937575 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2099,13 +1987,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939901 data arrival time + -2.937575 data arrival time --------------------------------------------------------------------------------------------- - 4.810099 slack (MET) + 4.812425 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2114,11 +2002,11 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 1.277590 0.939893 2.939893 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.277832 0.000000 2.939893 ^ gpio_analog_pol[36] (out) - 2.939893 data arrival time - + 11 0.381189 1.278743 0.937535 2.937535 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.278877 0.000000 2.937535 ^ gpio_holdover[37] (out) + 2.937535 data arrival time + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) -0.250000 9.750000 clock uncertainty @@ -2127,13 +2015,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939893 data arrival time + -2.937535 data arrival time --------------------------------------------------------------------------------------------- - 4.810107 slack (MET) + 4.812465 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2142,10 +2030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381706 1.280442 0.939856 2.939856 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.280598 0.000000 2.939856 ^ gpio_analog_sel[19] (out) - 2.939856 data arrival time + 11 0.379645 1.273421 0.937513 2.937513 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.273636 0.000000 2.937513 ^ gpio_slow_sel[18] (out) + 2.937513 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2155,13 +2043,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939856 data arrival time + -2.937513 data arrival time --------------------------------------------------------------------------------------------- - 4.810144 slack (MET) + 4.812487 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2170,10 +2058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 1.278441 0.939858 2.939858 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.278646 0.000000 2.939858 ^ gpio_dm0[26] (out) - 2.939858 data arrival time + 11 0.379645 1.273421 0.937425 2.937426 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.273634 0.000000 2.937426 ^ gpio_dm1[18] (out) + 2.937426 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2183,13 +2071,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939858 data arrival time + -2.937426 data arrival time --------------------------------------------------------------------------------------------- - 4.810142 slack (MET) + 4.812574 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2198,10 +2086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 1.275796 0.939848 2.939847 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.276081 0.000000 2.939847 ^ gpio_analog_en[31] (out) - 2.939847 data arrival time + 11 0.379867 1.273990 0.937275 2.937275 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.274164 0.000000 2.937275 ^ gpio_slow_sel[0] (out) + 2.937275 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2211,13 +2099,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939847 data arrival time + -2.937275 data arrival time --------------------------------------------------------------------------------------------- - 4.810153 slack (MET) + 4.812725 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2226,10 +2114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 1.276025 0.939848 2.939848 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.276301 0.000000 2.939848 ^ gpio_analog_en[34] (out) - 2.939848 data arrival time + 11 0.381283 1.279004 0.937243 2.937243 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.279121 0.000000 2.937243 ^ gpio_holdover[20] (out) + 2.937243 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2239,13 +2127,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939848 data arrival time + -2.937243 data arrival time --------------------------------------------------------------------------------------------- - 4.810152 slack (MET) + 4.812757 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2254,10 +2142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 1.277459 0.939815 2.939815 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.277717 0.000000 2.939815 ^ gpio_analog_pol[29] (out) - 2.939815 data arrival time + 11 0.379867 1.273990 0.937220 2.937220 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.274162 0.000000 2.937220 ^ gpio_dm1[0] (out) + 2.937220 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2267,13 +2155,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939815 data arrival time + -2.937220 data arrival time --------------------------------------------------------------------------------------------- - 4.810185 slack (MET) + 4.812779 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2282,10 +2170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 1.278441 0.939780 2.939780 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.278644 0.000000 2.939780 ^ gpio_analog_pol[26] (out) - 2.939780 data arrival time + 11 0.379867 1.273990 0.937150 2.937150 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.274160 0.000000 2.937150 ^ gpio_analog_en[0] (out) + 2.937150 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2295,13 +2183,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939780 data arrival time + -2.937150 data arrival time --------------------------------------------------------------------------------------------- - 4.810220 slack (MET) + 4.812850 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2310,10 +2198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 1.273438 0.939780 2.939780 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.273842 0.000000 2.939780 ^ gpio_slow_sel[24] (out) - 2.939780 data arrival time + 11 0.380920 1.277999 0.937092 2.937093 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.278153 0.000000 2.937093 ^ gpio_dm2[36] (out) + 2.937093 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2323,13 +2211,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939780 data arrival time + -2.937093 data arrival time --------------------------------------------------------------------------------------------- - 4.810220 slack (MET) + 4.812908 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2338,10 +2226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 1.274659 0.939771 2.939771 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.274986 0.000000 2.939771 ^ gpio_analog_en[28] (out) - 2.939771 data arrival time + 11 0.379867 1.273990 0.937036 2.937036 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.274157 0.000000 2.937036 ^ gpio_analog_pol[0] (out) + 2.937036 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2351,13 +2239,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939771 data arrival time + -2.937036 data arrival time --------------------------------------------------------------------------------------------- - 4.810229 slack (MET) + 4.812964 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2366,10 +2254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 1.280272 0.939772 2.939773 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.280357 0.000000 2.939773 ^ gpio_analog_pol[35] (out) - 2.939773 data arrival time + 11 0.381448 1.279499 0.937016 2.937016 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.279597 0.000000 2.937016 ^ gpio_out[22] (out) + 2.937016 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2379,13 +2267,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939773 data arrival time + -2.937016 data arrival time --------------------------------------------------------------------------------------------- - 4.810227 slack (MET) + 4.812984 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2394,10 +2282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381656 1.280320 0.939692 2.939692 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.280479 0.000000 2.939692 ^ gpio_analog_sel[21] (out) - 2.939692 data arrival time + 11 0.379867 1.273990 0.936968 2.936968 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.274155 0.000000 2.936968 ^ gpio_inp_dis[0] (out) + 2.936968 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2407,13 +2295,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939692 data arrival time + -2.936968 data arrival time --------------------------------------------------------------------------------------------- - 4.810308 slack (MET) + 4.813032 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2422,10 +2310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381694 1.280395 0.939619 2.939619 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.280544 0.000000 2.939619 ^ gpio_analog_sel[15] (out) - 2.939619 data arrival time + 11 0.379645 1.273421 0.936941 2.936941 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.273619 0.000000 2.936941 ^ gpio_analog_en[18] (out) + 2.936941 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2435,13 +2323,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939619 data arrival time + -2.936941 data arrival time --------------------------------------------------------------------------------------------- - 4.810380 slack (MET) + 4.813058 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2450,10 +2338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 1.275563 0.939519 2.939519 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.275869 0.000000 2.939519 ^ gpio_analog_pol[30] (out) - 2.939519 data arrival time + 11 0.377842 1.268495 0.936883 2.936883 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.269067 0.000000 2.936883 ^ gpio_slow_sel[13] (out) + 2.936883 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2463,13 +2351,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939519 data arrival time + -2.936883 data arrival time --------------------------------------------------------------------------------------------- - 4.810481 slack (MET) + 4.813117 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2478,10 +2366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 1.273438 0.939482 2.939482 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.273829 0.000000 2.939482 ^ gpio_dm1[24] (out) - 2.939482 data arrival time + 11 0.381189 1.278743 0.936792 2.936792 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.278860 0.000000 2.936792 ^ gpio_out[37] (out) + 2.936792 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2491,13 +2379,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939482 data arrival time + -2.936792 data arrival time --------------------------------------------------------------------------------------------- - 4.810518 slack (MET) + 4.813208 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2506,10 +2394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 1.274659 0.939451 2.939451 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.274974 0.000000 2.939451 ^ gpio_dm0[28] (out) - 2.939451 data arrival time + 11 0.380944 1.276436 0.936667 2.936666 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.276468 0.000000 2.936666 ^ gpio_slow_sel[39] (out) + 2.936666 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2519,13 +2407,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939451 data arrival time + -2.936666 data arrival time --------------------------------------------------------------------------------------------- - 4.810549 slack (MET) + 4.813334 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2534,10 +2422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 1.275695 0.939435 2.939435 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.275936 0.000000 2.939435 ^ gpio_slow_sel[23] (out) - 2.939435 data arrival time + 11 0.379645 1.273421 0.936634 2.936634 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.273611 0.000000 2.936634 ^ gpio_dm0[18] (out) + 2.936634 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2547,13 +2435,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939435 data arrival time + -2.936634 data arrival time --------------------------------------------------------------------------------------------- - 4.810565 slack (MET) + 4.813366 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2562,10 +2450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 1.275695 0.939382 2.939382 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.275934 0.000000 2.939382 ^ gpio_dm1[23] (out) - 2.939382 data arrival time + 11 0.380944 1.276436 0.936611 2.936611 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.276467 0.000000 2.936611 ^ gpio_dm1[39] (out) + 2.936611 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2575,13 +2463,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939382 data arrival time + -2.936611 data arrival time --------------------------------------------------------------------------------------------- - 4.810618 slack (MET) + 4.813388 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2590,10 +2478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 1.278441 0.939344 2.939344 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.278632 0.000000 2.939344 ^ gpio_analog_sel[26] (out) - 2.939344 data arrival time + 11 0.377842 1.268495 0.936586 2.936586 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.269053 0.000000 2.936586 ^ gpio_dm1[13] (out) + 2.936586 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2603,13 +2491,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939344 data arrival time + -2.936586 data arrival time --------------------------------------------------------------------------------------------- - 4.810656 slack (MET) + 4.813414 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2618,10 +2506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381706 1.280442 0.939295 2.939295 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.280585 0.000000 2.939295 ^ gpio_dm2[19] (out) - 2.939295 data arrival time + 11 0.380944 1.276436 0.936548 2.936548 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.276466 0.000000 2.936548 ^ gpio_analog_en[39] (out) + 2.936548 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2631,13 +2519,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939295 data arrival time + -2.936548 data arrival time --------------------------------------------------------------------------------------------- - 4.810705 slack (MET) + 4.813452 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2646,10 +2534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 1.275796 0.939272 2.939272 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.276062 0.000000 2.939272 ^ gpio_dm0[31] (out) - 2.939272 data arrival time + 11 0.381283 1.279004 0.936539 2.936539 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.279106 0.000000 2.936539 ^ gpio_out[20] (out) + 2.936539 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2659,13 +2547,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939272 data arrival time + -2.936539 data arrival time --------------------------------------------------------------------------------------------- - 4.810728 slack (MET) + 4.813461 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2674,10 +2562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 1.276025 0.939254 2.939254 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.276282 0.000000 2.939254 ^ gpio_dm0[34] (out) - 2.939254 data arrival time + 11 0.379060 1.271537 0.936542 2.936542 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.271776 0.000000 2.936542 ^ gpio_slow_sel[17] (out) + 2.936542 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2687,13 +2575,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939254 data arrival time + -2.936542 data arrival time --------------------------------------------------------------------------------------------- - 4.810746 slack (MET) + 4.813458 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2702,10 +2590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 1.278441 0.939225 2.939225 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.278628 0.000000 2.939225 ^ gpio_dm2[26] (out) - 2.939225 data arrival time + 11 0.380944 1.276436 0.936488 2.936488 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.276466 0.000000 2.936488 ^ gpio_dm0[39] (out) + 2.936488 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2715,13 +2603,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939225 data arrival time + -2.936488 data arrival time --------------------------------------------------------------------------------------------- - 4.810775 slack (MET) + 4.813511 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2730,10 +2618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 1.273438 0.939092 2.939092 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.273814 0.000000 2.939092 ^ gpio_analog_en[24] (out) - 2.939092 data arrival time + 11 0.379060 1.271537 0.936492 2.936491 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.271774 0.000000 2.936491 ^ gpio_dm1[17] (out) + 2.936491 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2743,13 +2631,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939092 data arrival time + -2.936491 data arrival time --------------------------------------------------------------------------------------------- - 4.810908 slack (MET) + 4.813509 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2758,10 +2646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381656 1.280320 0.939074 2.939074 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.280464 0.000000 2.939074 ^ gpio_dm2[21] (out) - 2.939074 data arrival time + 11 0.380944 1.276436 0.936410 2.936410 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.276465 0.000000 2.936410 ^ gpio_analog_pol[39] (out) + 2.936410 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2771,13 +2659,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939074 data arrival time + -2.936410 data arrival time --------------------------------------------------------------------------------------------- - 4.810926 slack (MET) + 4.813590 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2786,10 +2674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 1.279499 0.939062 2.939062 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.279642 0.000000 2.939062 ^ gpio_analog_sel[22] (out) - 2.939062 data arrival time + 11 0.380290 1.275695 0.936391 2.936391 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.275849 0.000000 2.936391 ^ gpio_analog_sel[23] (out) + 2.936391 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2799,13 +2687,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939062 data arrival time + -2.936391 data arrival time --------------------------------------------------------------------------------------------- - 4.810937 slack (MET) + 4.813608 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2814,10 +2702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 1.274659 0.939024 2.939024 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.274959 0.000000 2.939024 ^ gpio_analog_pol[28] (out) - 2.939024 data arrival time + 11 0.380920 1.277999 0.936340 2.936340 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.278135 0.000000 2.936340 ^ gpio_holdover[36] (out) + 2.936340 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2827,13 +2715,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939024 data arrival time + -2.936340 data arrival time --------------------------------------------------------------------------------------------- - 4.810976 slack (MET) + 4.813660 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2842,10 +2730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 1.278743 0.939021 2.939021 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.278914 0.000000 2.939021 ^ gpio_dm2[37] (out) - 2.939021 data arrival time + 11 0.379645 1.273421 0.936291 2.936291 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.273601 0.000000 2.936291 ^ gpio_analog_pol[18] (out) + 2.936291 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2855,13 +2743,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939021 data arrival time + -2.936291 data arrival time --------------------------------------------------------------------------------------------- - 4.810979 slack (MET) + 4.813709 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2870,10 +2758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381694 1.280395 0.939000 2.939000 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.280529 0.000000 2.939000 ^ gpio_dm2[15] (out) - 2.939000 data arrival time + 11 0.378937 1.271142 0.936094 2.936094 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.271380 0.000000 2.936094 ^ gpio_slow_sel[16] (out) + 2.936094 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2883,13 +2771,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.939000 data arrival time + -2.936094 data arrival time --------------------------------------------------------------------------------------------- - 4.811000 slack (MET) + 4.813906 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2898,10 +2786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 1.276025 0.938847 2.938847 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.276269 0.000000 2.938847 ^ gpio_analog_pol[34] (out) - 2.938847 data arrival time + 11 0.378937 1.271142 0.936021 2.936021 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.271377 0.000000 2.936021 ^ gpio_dm1[16] (out) + 2.936021 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2911,13 +2799,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938847 data arrival time + -2.936021 data arrival time --------------------------------------------------------------------------------------------- - 4.811152 slack (MET) + 4.813979 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2926,10 +2814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 1.275695 0.938806 2.938806 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.275916 0.000000 2.938806 ^ gpio_analog_en[23] (out) - 2.938806 data arrival time + 11 0.380944 1.276436 0.935972 2.935972 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.276460 0.000000 2.935972 ^ gpio_analog_sel[39] (out) + 2.935972 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2939,13 +2827,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938806 data arrival time + -2.935972 data arrival time --------------------------------------------------------------------------------------------- - 4.811194 slack (MET) + 4.814027 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2954,10 +2842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 1.280272 0.938807 2.938807 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.280340 0.000000 2.938807 ^ gpio_analog_sel[35] (out) - 2.938807 data arrival time + 11 0.379060 1.271537 0.935892 2.935892 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.271756 0.000000 2.935892 ^ gpio_analog_en[17] (out) + 2.935892 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2967,13 +2855,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938807 data arrival time + -2.935892 data arrival time --------------------------------------------------------------------------------------------- - 4.811193 slack (MET) + 4.814108 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2982,10 +2870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 1.273438 0.938772 2.938771 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.273801 0.000000 2.938771 ^ gpio_dm0[24] (out) - 2.938771 data arrival time + 11 0.380944 1.276436 0.935853 2.935853 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.276459 0.000000 2.935853 ^ gpio_dm2[39] (out) + 2.935853 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2995,13 +2883,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938771 data arrival time + -2.935853 data arrival time --------------------------------------------------------------------------------------------- - 4.811228 slack (MET) + 4.814147 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3010,10 +2898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 1.273406 0.938752 2.938752 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.273715 0.000000 2.938752 ^ gpio_slow_sel[33] (out) - 2.938752 data arrival time + 11 0.377842 1.268495 0.935834 2.935834 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.269017 0.000000 2.935834 ^ gpio_analog_en[13] (out) + 2.935834 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3023,13 +2911,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938752 data arrival time + -2.935834 data arrival time --------------------------------------------------------------------------------------------- - 4.811248 slack (MET) + 4.814166 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3038,10 +2926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 1.280272 0.938687 2.938687 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.280338 0.000000 2.938687 ^ gpio_dm2[35] (out) - 2.938687 data arrival time + 11 0.379867 1.273990 0.935827 2.935827 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.274127 0.000000 2.935827 ^ gpio_analog_sel[0] (out) + 2.935827 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3051,13 +2939,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938687 data arrival time + -2.935827 data arrival time --------------------------------------------------------------------------------------------- - 4.811313 slack (MET) + 4.814173 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3066,10 +2954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 1.279004 0.938582 2.938582 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.279152 0.000000 2.938582 ^ gpio_analog_sel[20] (out) - 2.938582 data arrival time + 11 0.379677 1.272824 0.935813 2.935813 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.272926 0.000000 2.935813 ^ gpio_slow_sel[38] (out) + 2.935813 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3079,13 +2967,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938582 data arrival time + -2.935813 data arrival time --------------------------------------------------------------------------------------------- - 4.811418 slack (MET) + 4.814187 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3094,10 +2982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381706 1.280442 0.938574 2.938574 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.280568 0.000000 2.938574 ^ gpio_holdover[19] (out) - 2.938574 data arrival time + 11 0.380290 1.275695 0.935806 2.935806 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.275835 0.000000 2.935806 ^ gpio_dm2[23] (out) + 2.935806 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3107,13 +2995,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938574 data arrival time + -2.935806 data arrival time --------------------------------------------------------------------------------------------- - 4.811426 slack (MET) + 4.814194 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3122,10 +3010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 1.280272 0.938548 2.938548 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.280336 0.000000 2.938548 ^ gpio_holdover[35] (out) - 2.938548 data arrival time + 11 0.379677 1.272824 0.935758 2.935758 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.272925 0.000000 2.935758 ^ gpio_dm1[38] (out) + 2.935758 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3135,13 +3023,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938548 data arrival time + -2.935758 data arrival time --------------------------------------------------------------------------------------------- - 4.811452 slack (MET) + 4.814241 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3150,10 +3038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 1.275695 0.938498 2.938498 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.275907 0.000000 2.938498 ^ gpio_dm0[23] (out) - 2.938498 data arrival time + 11 0.377842 1.268495 0.935732 2.935732 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.269012 0.000000 2.935732 ^ gpio_dm0[13] (out) + 2.935732 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3163,13 +3051,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938498 data arrival time + -2.935732 data arrival time --------------------------------------------------------------------------------------------- - 4.811502 slack (MET) + 4.814268 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3178,10 +3066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 1.275796 0.938476 2.938476 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.276036 0.000000 2.938476 ^ gpio_analog_pol[31] (out) - 2.938476 data arrival time + 11 0.380944 1.276436 0.935714 2.935714 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.276458 0.000000 2.935714 ^ gpio_holdover[39] (out) + 2.935714 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3191,13 +3079,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938476 data arrival time + -2.935714 data arrival time --------------------------------------------------------------------------------------------- - 4.811524 slack (MET) + 4.814286 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3206,10 +3094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 1.273406 0.938454 2.938454 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.273704 0.000000 2.938454 ^ gpio_dm1[33] (out) - 2.938454 data arrival time + 11 0.379677 1.272824 0.935688 2.935688 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.272924 0.000000 2.935688 ^ gpio_analog_en[38] (out) + 2.935688 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3219,13 +3107,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938454 data arrival time + -2.935688 data arrival time --------------------------------------------------------------------------------------------- - 4.811545 slack (MET) + 4.814312 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3234,10 +3122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 1.279499 0.938443 2.938443 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.279627 0.000000 2.938443 ^ gpio_dm2[22] (out) - 2.938443 data arrival time + 11 0.379677 1.272824 0.935629 2.935629 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.272923 0.000000 2.935629 ^ gpio_dm0[38] (out) + 2.935629 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3247,13 +3135,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938443 data arrival time + -2.935629 data arrival time --------------------------------------------------------------------------------------------- - 4.811557 slack (MET) + 4.814371 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3262,10 +3150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 1.278855 0.938421 2.938421 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.279008 0.000000 2.938421 ^ gpio_analog_sel[32] (out) - 2.938421 data arrival time + 11 0.378413 1.269391 0.935613 2.935613 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.269655 0.000000 2.935613 ^ gpio_slow_sel[14] (out) + 2.935613 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3275,13 +3163,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938421 data arrival time + -2.935613 data arrival time --------------------------------------------------------------------------------------------- - 4.811579 slack (MET) + 4.814386 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3290,10 +3178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 1.280272 0.938410 2.938411 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.280334 0.000000 2.938411 ^ gpio_out[35] (out) - 2.938411 data arrival time + 11 0.380920 1.277999 0.935599 2.935599 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.278118 0.000000 2.935599 ^ gpio_out[36] (out) + 2.935599 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3303,13 +3191,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938411 data arrival time + -2.935599 data arrival time --------------------------------------------------------------------------------------------- - 4.811590 slack (MET) + 4.814401 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3318,10 +3206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381656 1.280320 0.938353 2.938353 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.280447 0.000000 2.938353 ^ gpio_holdover[21] (out) - 2.938353 data arrival time + 11 0.379060 1.271537 0.935584 2.935584 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.271747 0.000000 2.935584 ^ gpio_dm0[17] (out) + 2.935584 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3331,13 +3219,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938353 data arrival time + -2.935584 data arrival time --------------------------------------------------------------------------------------------- - 4.811647 slack (MET) + 4.814416 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3346,10 +3234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 1.273438 0.938345 2.938345 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.273785 0.000000 2.938345 ^ gpio_analog_pol[24] (out) - 2.938345 data arrival time + 11 0.380944 1.276436 0.935576 2.935576 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.276456 0.000000 2.935576 ^ gpio_out[39] (out) + 2.935576 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3359,13 +3247,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938345 data arrival time + -2.935576 data arrival time --------------------------------------------------------------------------------------------- - 4.811655 slack (MET) + 4.814425 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3374,10 +3262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381694 1.280395 0.938280 2.938280 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.280513 0.000000 2.938280 ^ gpio_holdover[15] (out) - 2.938280 data arrival time + 11 0.379677 1.272824 0.935550 2.935550 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.272921 0.000000 2.935550 ^ gpio_analog_pol[38] (out) + 2.935550 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3387,13 +3275,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938280 data arrival time + -2.935550 data arrival time --------------------------------------------------------------------------------------------- - 4.811720 slack (MET) + 4.814450 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3402,10 +3290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 1.275695 0.938089 2.938088 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.275895 0.000000 2.938088 ^ gpio_analog_pol[23] (out) - 2.938088 data arrival time + 11 0.378937 1.271142 0.935538 2.935538 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.271363 0.000000 2.935538 ^ gpio_analog_en[16] (out) + 2.935538 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3415,13 +3303,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938088 data arrival time + -2.935538 data arrival time --------------------------------------------------------------------------------------------- - 4.811912 slack (MET) + 4.814462 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3430,10 +3318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 1.273406 0.938064 2.938064 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.273691 0.000000 2.938064 ^ gpio_analog_en[33] (out) - 2.938064 data arrival time + 11 0.378413 1.269391 0.935316 2.935316 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.269645 0.000000 2.935316 ^ gpio_dm1[14] (out) + 2.935316 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3443,13 +3331,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938064 data arrival time + -2.935316 data arrival time --------------------------------------------------------------------------------------------- - 4.811936 slack (MET) + 4.814684 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3458,10 +3346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 1.278441 0.938045 2.938046 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.278597 0.000000 2.938046 ^ gpio_holdover[26] (out) - 2.938046 data arrival time + 11 0.378937 1.271142 0.935230 2.935230 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.271353 0.000000 2.935230 ^ gpio_dm0[16] (out) + 2.935230 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3471,13 +3359,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.938046 data arrival time + -2.935230 data arrival time --------------------------------------------------------------------------------------------- - 4.811954 slack (MET) + 4.814770 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3486,10 +3374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 1.279004 0.937964 2.937964 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.279138 0.000000 2.937964 ^ gpio_dm2[20] (out) - 2.937964 data arrival time + 11 0.379060 1.271537 0.935174 2.935174 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.271735 0.000000 2.935174 ^ gpio_analog_pol[17] (out) + 2.935174 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3499,13 +3387,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937964 data arrival time + -2.935174 data arrival time --------------------------------------------------------------------------------------------- - 4.812036 slack (MET) + 4.814826 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3514,10 +3402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 1.280272 0.937926 2.937926 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.280326 0.000000 2.937926 ^ gpio_vtrip_sel[35] (out) - 2.937926 data arrival time + 11 0.380306 1.274301 0.935098 2.935098 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.274333 0.000000 2.935098 ^ gpio_slow_sel[42] (out) + 2.935098 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3527,13 +3415,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937926 data arrival time + -2.935098 data arrival time --------------------------------------------------------------------------------------------- - 4.812074 slack (MET) + 4.814901 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3542,10 +3430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381706 1.280442 0.937868 2.937869 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.280552 0.000000 2.937869 ^ gpio_out[19] (out) - 2.937869 data arrival time + 11 0.380944 1.276436 0.935092 2.935092 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.276452 0.000000 2.935092 ^ gpio_vtrip_sel[39] (out) + 2.935092 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3555,13 +3443,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937869 data arrival time + -2.935092 data arrival time --------------------------------------------------------------------------------------------- - 4.812131 slack (MET) + 4.814908 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3570,10 +3458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 1.278855 0.937775 2.937775 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.278993 0.000000 2.937775 ^ gpio_dm2[32] (out) - 2.937775 data arrival time + 11 0.380290 1.275695 0.935086 2.935086 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.275818 0.000000 2.935086 ^ gpio_holdover[23] (out) + 2.935086 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3583,13 +3471,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937775 data arrival time + -2.935086 data arrival time --------------------------------------------------------------------------------------------- - 4.812224 slack (MET) + 4.814914 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3598,10 +3486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 1.277968 0.937750 2.937750 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.278142 0.000000 2.937750 ^ gpio_analog_sel[27] (out) - 2.937750 data arrival time + 11 0.380306 1.274301 0.935044 2.935044 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.274332 0.000000 2.935044 ^ gpio_dm1[42] (out) + 2.935044 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3611,13 +3499,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937750 data arrival time + -2.935044 data arrival time --------------------------------------------------------------------------------------------- - 4.812250 slack (MET) + 4.814957 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3626,10 +3514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 1.273406 0.937743 2.937743 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.273679 0.000000 2.937743 ^ gpio_dm0[33] (out) - 2.937743 data arrival time + 11 0.380306 1.274301 0.935000 2.935000 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.274331 0.000000 2.935000 ^ gpio_analog_en[42] (out) + 2.935000 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3639,13 +3527,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937743 data arrival time + -2.935000 data arrival time --------------------------------------------------------------------------------------------- - 4.812256 slack (MET) + 4.815000 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3654,10 +3542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 1.279499 0.937721 2.937721 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.279611 0.000000 2.937721 ^ gpio_holdover[22] (out) - 2.937721 data arrival time + 11 0.377842 1.268495 0.934940 2.934940 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.268975 0.000000 2.934940 ^ gpio_analog_pol[13] (out) + 2.934940 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3667,13 +3555,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937721 data arrival time + -2.934940 data arrival time --------------------------------------------------------------------------------------------- - 4.812279 slack (MET) + 4.815060 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3682,10 +3570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381656 1.280320 0.937698 2.937698 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.280432 0.000000 2.937698 ^ gpio_out[21] (out) - 2.937698 data arrival time + 11 0.378413 1.269391 0.934926 2.934926 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.269632 0.000000 2.934926 ^ gpio_analog_en[14] (out) + 2.934926 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3695,13 +3583,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937698 data arrival time + -2.934926 data arrival time --------------------------------------------------------------------------------------------- - 4.812302 slack (MET) + 4.815074 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3710,10 +3598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381694 1.280395 0.937575 2.937575 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.280498 0.000000 2.937575 ^ gpio_out[15] (out) - 2.937575 data arrival time + 11 0.380306 1.274301 0.934914 2.934914 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.274331 0.000000 2.934914 ^ gpio_dm0[42] (out) + 2.934914 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3723,13 +3611,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937575 data arrival time + -2.934914 data arrival time --------------------------------------------------------------------------------------------- - 4.812425 slack (MET) + 4.815086 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3738,10 +3626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 1.278743 0.937535 2.937535 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.278877 0.000000 2.937535 ^ gpio_holdover[37] (out) - 2.937535 data arrival time + 11 0.380944 1.276436 0.934894 2.934894 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.276451 0.000000 2.934894 ^ gpio_ib_mode_sel[39] (out) + 2.934894 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3751,13 +3639,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937535 data arrival time + -2.934894 data arrival time --------------------------------------------------------------------------------------------- - 4.812465 slack (MET) + 4.815107 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3766,10 +3654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 1.273421 0.937513 2.937513 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.273636 0.000000 2.937513 ^ gpio_slow_sel[18] (out) - 2.937513 data arrival time + 11 0.380306 1.274301 0.934834 2.934834 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.274330 0.000000 2.934834 ^ gpio_analog_pol[42] (out) + 2.934834 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3779,13 +3667,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937513 data arrival time + -2.934834 data arrival time --------------------------------------------------------------------------------------------- - 4.812487 slack (MET) + 4.815166 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3794,10 +3682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 1.277590 0.937443 2.937443 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.277761 0.000000 2.937443 ^ gpio_analog_sel[36] (out) - 2.937443 data arrival time + 11 0.378937 1.271142 0.934821 2.934821 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.271342 0.000000 2.934821 ^ gpio_analog_pol[16] (out) + 2.934821 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3807,13 +3695,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937443 data arrival time + -2.934821 data arrival time --------------------------------------------------------------------------------------------- - 4.812557 slack (MET) + 4.815178 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3822,10 +3710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 1.273421 0.937425 2.937426 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.273634 0.000000 2.937426 ^ gpio_dm1[18] (out) - 2.937426 data arrival time + 11 0.381694 1.280395 0.934722 2.934722 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.280448 0.000000 2.934722 ^ gpio_vtrip_sel[15] (out) + 2.934722 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3835,13 +3723,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937426 data arrival time + -2.934722 data arrival time --------------------------------------------------------------------------------------------- - 4.812574 slack (MET) + 4.815278 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3850,10 +3738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 1.273990 0.937275 2.937275 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.274164 0.000000 2.937275 ^ gpio_slow_sel[0] (out) - 2.937275 data arrival time + 11 0.378413 1.269391 0.934605 2.934605 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.269622 0.000000 2.934605 ^ gpio_dm0[14] (out) + 2.934605 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3863,13 +3751,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937275 data arrival time + -2.934605 data arrival time --------------------------------------------------------------------------------------------- - 4.812725 slack (MET) + 4.815395 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3878,10 +3766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 1.277459 0.937264 2.937264 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.277640 0.000000 2.937264 ^ gpio_analog_sel[29] (out) - 2.937264 data arrival time + 11 0.381706 1.280442 0.934602 2.934602 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.280494 0.000000 2.934602 ^ gpio_vtrip_sel[19] (out) + 2.934602 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3891,13 +3779,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937264 data arrival time + -2.934602 data arrival time --------------------------------------------------------------------------------------------- - 4.812736 slack (MET) + 4.815398 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3906,10 +3794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 1.279004 0.937243 2.937243 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.279121 0.000000 2.937243 ^ gpio_holdover[20] (out) - 2.937243 data arrival time + 11 0.379867 1.273990 0.934562 2.934561 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.274099 0.000000 2.934561 ^ gpio_dm2[0] (out) + 2.934561 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3919,13 +3807,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937243 data arrival time + -2.934561 data arrival time --------------------------------------------------------------------------------------------- - 4.812757 slack (MET) + 4.815438 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3934,10 +3822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 1.273990 0.937220 2.937220 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.274162 0.000000 2.937220 ^ gpio_dm1[0] (out) - 2.937220 data arrival time + 11 0.379645 1.273421 0.934471 2.934470 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.273555 0.000000 2.934470 ^ gpio_analog_sel[18] (out) + 2.934470 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3947,13 +3835,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937220 data arrival time + -2.934470 data arrival time --------------------------------------------------------------------------------------------- - 4.812779 slack (MET) + 4.815529 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3962,10 +3850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 1.273990 0.937150 2.937150 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.274160 0.000000 2.937150 ^ gpio_analog_en[0] (out) - 2.937150 data arrival time + 11 0.380306 1.274301 0.934399 2.934399 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.274325 0.000000 2.934399 ^ gpio_analog_sel[42] (out) + 2.934399 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3975,13 +3863,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937150 data arrival time + -2.934399 data arrival time --------------------------------------------------------------------------------------------- - 4.812850 slack (MET) + 4.815601 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3990,10 +3878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 1.277968 0.937104 2.937104 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.278125 0.000000 2.937104 ^ gpio_dm2[27] (out) - 2.937104 data arrival time + 11 0.380290 1.275695 0.934382 2.934382 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.275803 0.000000 2.934382 ^ gpio_out[23] (out) + 2.934382 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4003,13 +3891,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937104 data arrival time + -2.934382 data arrival time --------------------------------------------------------------------------------------------- - 4.812896 slack (MET) + 4.815618 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4018,10 +3906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 1.275563 0.937075 2.937075 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.275788 0.000000 2.937075 ^ gpio_analog_sel[30] (out) - 2.937075 data arrival time + 11 0.379677 1.272824 0.934376 2.934376 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.272899 0.000000 2.934376 ^ gpio_analog_sel[38] (out) + 2.934376 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4031,13 +3919,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937075 data arrival time + -2.934376 data arrival time --------------------------------------------------------------------------------------------- - 4.812925 slack (MET) + 4.815625 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4046,10 +3934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 1.278855 0.937045 2.937045 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.278976 0.000000 2.937045 ^ gpio_holdover[32] (out) - 2.937045 data arrival time + 11 0.381656 1.280320 0.934358 2.934358 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.280372 0.000000 2.934358 ^ gpio_vtrip_sel[21] (out) + 2.934358 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4059,13 +3947,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937045 data arrival time + -2.934358 data arrival time --------------------------------------------------------------------------------------------- - 4.812955 slack (MET) + 4.815642 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4074,10 +3962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 1.273990 0.937036 2.937036 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.274157 0.000000 2.937036 ^ gpio_analog_pol[0] (out) - 2.937036 data arrival time + 11 0.380306 1.274301 0.934280 2.934280 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.274324 0.000000 2.934280 ^ gpio_dm2[42] (out) + 2.934280 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4087,13 +3975,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937036 data arrival time + -2.934280 data arrival time --------------------------------------------------------------------------------------------- - 4.812964 slack (MET) + 4.815721 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4102,10 +3990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 1.279499 0.937016 2.937016 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.279597 0.000000 2.937016 ^ gpio_out[22] (out) - 2.937016 data arrival time + 11 0.380306 1.274301 0.934141 2.934141 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.274323 0.000000 2.934141 ^ gpio_holdover[42] (out) + 2.934141 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4115,13 +4003,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.937016 data arrival time + -2.934141 data arrival time --------------------------------------------------------------------------------------------- - 4.812984 slack (MET) + 4.815859 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4130,10 +4018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 1.273990 0.936968 2.936968 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.274155 0.000000 2.936968 ^ gpio_inp_dis[0] (out) - 2.936968 data arrival time + 11 0.381189 1.278743 0.934097 2.934098 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.278809 0.000000 2.934098 ^ gpio_vtrip_sel[37] (out) + 2.934098 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4143,13 +4031,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936968 data arrival time + -2.934098 data arrival time --------------------------------------------------------------------------------------------- - 4.813032 slack (MET) + 4.815903 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4158,10 +4046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 1.273421 0.936941 2.936941 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.273619 0.000000 2.936941 ^ gpio_analog_en[18] (out) - 2.936941 data arrival time + 11 0.380306 1.274301 0.934003 2.934003 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.274321 0.000000 2.934003 ^ gpio_out[42] (out) + 2.934003 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4171,13 +4059,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936941 data arrival time + -2.934003 data arrival time --------------------------------------------------------------------------------------------- - 4.813058 slack (MET) + 4.815997 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4186,10 +4074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 1.268495 0.936883 2.936883 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.269067 0.000000 2.936883 ^ gpio_slow_sel[13] (out) - 2.936883 data arrival time + 11 0.379270 1.271794 0.933939 2.933939 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.271904 0.000000 2.933939 ^ gpio_slow_sel[43] (out) + 2.933939 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4199,13 +4087,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936883 data arrival time + -2.933939 data arrival time --------------------------------------------------------------------------------------------- - 4.813117 slack (MET) + 4.816061 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4214,10 +4102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 1.277590 0.936798 2.936798 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.277745 0.000000 2.936798 ^ gpio_dm2[36] (out) - 2.936798 data arrival time + 11 0.379270 1.271794 0.933884 2.933884 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.271903 0.000000 2.933884 ^ gpio_dm1[43] (out) + 2.933884 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4227,13 +4115,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936798 data arrival time + -2.933884 data arrival time --------------------------------------------------------------------------------------------- - 4.813202 slack (MET) + 4.816116 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4242,10 +4130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 1.278743 0.936792 2.936792 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.278860 0.000000 2.936792 ^ gpio_out[37] (out) - 2.936792 data arrival time + 11 0.381448 1.279499 0.933856 2.933856 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.279544 0.000000 2.933856 ^ gpio_vtrip_sel[22] (out) + 2.933856 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4255,13 +4143,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936792 data arrival time + -2.933856 data arrival time --------------------------------------------------------------------------------------------- - 4.813208 slack (MET) + 4.816144 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4270,10 +4158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 1.273406 0.936712 2.936712 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.273646 0.000000 2.936712 ^ gpio_analog_pol[33] (out) - 2.936712 data arrival time + 11 0.379645 1.273421 0.933852 2.933852 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.273541 0.000000 2.933852 ^ gpio_dm2[18] (out) + 2.933852 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4283,13 +4171,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936712 data arrival time + -2.933852 data arrival time --------------------------------------------------------------------------------------------- - 4.813288 slack (MET) + 4.816148 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4298,10 +4186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 1.276436 0.936667 2.936666 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.276468 0.000000 2.936666 ^ gpio_slow_sel[39] (out) - 2.936666 data arrival time + 11 0.379270 1.271794 0.933814 2.933814 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.271901 0.000000 2.933814 ^ gpio_analog_en[43] (out) + 2.933814 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4311,13 +4199,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936666 data arrival time + -2.933814 data arrival time --------------------------------------------------------------------------------------------- - 4.813334 slack (MET) + 4.816186 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4326,10 +4214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 1.273421 0.936634 2.936634 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.273611 0.000000 2.936634 ^ gpio_dm0[18] (out) - 2.936634 data arrival time + 11 0.379867 1.273990 0.933807 2.933807 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.274083 0.000000 2.933807 ^ gpio_holdover[0] (out) + 2.933807 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4339,13 +4227,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936634 data arrival time + -2.933807 data arrival time --------------------------------------------------------------------------------------------- - 4.813366 slack (MET) + 4.816194 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4354,10 +4242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 1.277459 0.936617 2.936617 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.277623 0.000000 2.936617 ^ gpio_dm2[29] (out) - 2.936617 data arrival time + 11 0.381283 1.279004 0.933773 2.933773 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.279058 0.000000 2.933773 ^ gpio_vtrip_sel[20] (out) + 2.933773 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4367,13 +4255,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936617 data arrival time + -2.933773 data arrival time --------------------------------------------------------------------------------------------- - 4.813383 slack (MET) + 4.816227 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4382,10 +4270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 1.276436 0.936611 2.936611 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.276467 0.000000 2.936611 ^ gpio_dm1[39] (out) - 2.936611 data arrival time + 11 0.379270 1.271794 0.933755 2.933755 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.271900 0.000000 2.933755 ^ gpio_dm0[43] (out) + 2.933755 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4395,13 +4283,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936611 data arrival time + -2.933755 data arrival time --------------------------------------------------------------------------------------------- - 4.813388 slack (MET) + 4.816245 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4410,10 +4298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 1.268495 0.936586 2.936586 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.269053 0.000000 2.936586 ^ gpio_dm1[13] (out) - 2.936586 data arrival time + 11 0.381694 1.280395 0.933692 2.933692 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.280434 0.000000 2.933692 ^ gpio_ib_mode_sel[15] (out) + 2.933692 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4423,13 +4311,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936586 data arrival time + -2.933692 data arrival time --------------------------------------------------------------------------------------------- - 4.813414 slack (MET) + 4.816308 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4438,10 +4326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 1.274659 0.936580 2.936580 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.274879 0.000000 2.936580 ^ gpio_analog_sel[28] (out) - 2.936580 data arrival time + 11 0.379270 1.271794 0.933676 2.933676 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.271899 0.000000 2.933676 ^ gpio_analog_pol[43] (out) + 2.933676 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4451,13 +4339,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936580 data arrival time + -2.933676 data arrival time --------------------------------------------------------------------------------------------- - 4.813420 slack (MET) + 4.816324 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4466,10 +4354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 1.276436 0.936548 2.936548 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.276466 0.000000 2.936548 ^ gpio_analog_en[39] (out) - 2.936548 data arrival time + 11 0.379677 1.272824 0.933587 2.933587 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.272886 0.000000 2.933587 ^ gpio_dm2[38] (out) + 2.933587 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4479,13 +4367,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936548 data arrival time + -2.933587 data arrival time --------------------------------------------------------------------------------------------- - 4.813452 slack (MET) + 4.816413 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4494,10 +4382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 1.279004 0.936539 2.936539 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.279106 0.000000 2.936539 ^ gpio_out[20] (out) - 2.936539 data arrival time + 11 0.378413 1.269391 0.933573 2.933573 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.269591 0.000000 2.933573 ^ gpio_analog_pol[14] (out) + 2.933573 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4507,13 +4395,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936539 data arrival time + -2.933573 data arrival time --------------------------------------------------------------------------------------------- - 4.813461 slack (MET) + 4.816427 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4522,10 +4410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 1.271537 0.936542 2.936542 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.271776 0.000000 2.936542 ^ gpio_slow_sel[17] (out) - 2.936542 data arrival time + 11 0.381706 1.280442 0.933572 2.933572 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.280480 0.000000 2.933572 ^ gpio_ib_mode_sel[19] (out) + 2.933572 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4535,13 +4423,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936542 data arrival time + -2.933572 data arrival time --------------------------------------------------------------------------------------------- - 4.813458 slack (MET) + 4.816428 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4550,10 +4438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 1.276436 0.936488 2.936488 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.276466 0.000000 2.936488 ^ gpio_dm0[39] (out) - 2.936488 data arrival time + 11 0.380306 1.274301 0.933521 2.933521 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.274317 0.000000 2.933521 ^ gpio_vtrip_sel[42] (out) + 2.933521 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4563,13 +4451,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936488 data arrival time + -2.933521 data arrival time --------------------------------------------------------------------------------------------- - 4.813511 slack (MET) + 4.816479 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4578,10 +4466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 1.271537 0.936492 2.936491 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.271774 0.000000 2.936491 ^ gpio_dm1[17] (out) - 2.936491 data arrival time + 11 0.381656 1.280320 0.933327 2.933327 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.280358 0.000000 2.933327 ^ gpio_ib_mode_sel[21] (out) + 2.933327 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4591,13 +4479,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936491 data arrival time + -2.933327 data arrival time --------------------------------------------------------------------------------------------- - 4.813509 slack (MET) + 4.816673 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4606,10 +4494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 1.278441 0.936443 2.936443 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.278559 0.000000 2.936443 ^ gpio_out[26] (out) - 2.936443 data arrival time + 11 0.380306 1.274301 0.933323 2.933323 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.274316 0.000000 2.933323 ^ gpio_ib_mode_sel[42] (out) + 2.933323 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4619,13 +4507,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936443 data arrival time + -2.933323 data arrival time --------------------------------------------------------------------------------------------- - 4.813557 slack (MET) + 4.816678 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4634,10 +4522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 1.273495 0.936442 2.936442 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.273947 0.000000 2.936442 ^ gpio_vtrip_sel[25] (out) - 2.936442 data arrival time + 11 0.379270 1.271794 0.933241 2.933241 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.271890 0.000000 2.933241 ^ gpio_analog_sel[43] (out) + 2.933241 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4647,13 +4535,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936442 data arrival time + -2.933241 data arrival time --------------------------------------------------------------------------------------------- - 4.813558 slack (MET) + 4.816759 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4662,10 +4550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 1.276436 0.936410 2.936410 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.276465 0.000000 2.936410 ^ gpio_analog_pol[39] (out) - 2.936410 data arrival time + 11 0.379645 1.273421 0.933131 2.933131 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.273525 0.000000 2.933131 ^ gpio_holdover[18] (out) + 2.933131 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4675,13 +4563,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936410 data arrival time + -2.933131 data arrival time --------------------------------------------------------------------------------------------- - 4.813590 slack (MET) + 4.816869 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4690,10 +4578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 1.275695 0.936391 2.936391 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.275849 0.000000 2.936391 ^ gpio_analog_sel[23] (out) - 2.936391 data arrival time + 11 0.379060 1.271537 0.933123 2.933123 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.271680 0.000000 2.933123 ^ gpio_analog_sel[17] (out) + 2.933123 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4703,13 +4591,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936391 data arrival time + -2.933123 data arrival time --------------------------------------------------------------------------------------------- - 4.813608 slack (MET) + 4.816877 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4718,10 +4606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 1.276025 0.936372 2.936372 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.276196 0.000000 2.936372 ^ gpio_analog_sel[34] (out) - 2.936372 data arrival time + 11 0.379270 1.271794 0.933122 2.933122 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.271888 0.000000 2.933122 ^ gpio_dm2[43] (out) + 2.933122 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4731,13 +4619,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936372 data arrival time + -2.933122 data arrival time --------------------------------------------------------------------------------------------- - 4.813628 slack (MET) + 4.816878 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4746,10 +4634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 1.277968 0.936353 2.936352 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.278106 0.000000 2.936352 ^ gpio_holdover[27] (out) - 2.936352 data arrival time + 11 0.379867 1.273990 0.933064 2.933064 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.274069 0.000000 2.933064 ^ gpio_out[0] (out) + 2.933064 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4759,13 +4647,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936352 data arrival time + -2.933064 data arrival time --------------------------------------------------------------------------------------------- - 4.813647 slack (MET) + 4.816936 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4774,10 +4662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 1.273421 0.936291 2.936291 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.273601 0.000000 2.936291 ^ gpio_analog_pol[18] (out) - 2.936291 data arrival time + 11 0.379270 1.271794 0.932984 2.932984 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.271885 0.000000 2.932984 ^ gpio_holdover[43] (out) + 2.932984 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4787,13 +4675,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936291 data arrival time + -2.932984 data arrival time --------------------------------------------------------------------------------------------- - 4.813709 slack (MET) + 4.817016 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4802,10 +4690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 1.280272 0.936293 2.936293 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.280305 0.000000 2.936293 ^ gpio_ib_mode_sel[35] (out) - 2.936293 data arrival time + 11 0.381448 1.279499 0.932967 2.932967 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.279533 0.000000 2.932967 ^ gpio_ib_mode_sel[22] (out) + 2.932967 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4815,13 +4703,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936293 data arrival time + -2.932967 data arrival time --------------------------------------------------------------------------------------------- - 4.813707 slack (MET) + 4.817033 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4830,10 +4718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 1.271142 0.936094 2.936094 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.271380 0.000000 2.936094 ^ gpio_slow_sel[16] (out) - 2.936094 data arrival time + 11 0.380920 1.277999 0.932911 2.932911 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.278066 0.000000 2.932911 ^ gpio_vtrip_sel[36] (out) + 2.932911 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4843,13 +4731,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936094 data arrival time + -2.932911 data arrival time --------------------------------------------------------------------------------------------- - 4.813906 slack (MET) + 4.817089 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4858,10 +4746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 1.277590 0.936046 2.936046 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.277726 0.000000 2.936046 ^ gpio_holdover[36] (out) - 2.936046 data arrival time + 11 0.379270 1.271794 0.932846 2.932847 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.271882 0.000000 2.932847 ^ gpio_out[43] (out) + 2.932847 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4871,13 +4759,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936046 data arrival time + -2.932847 data arrival time --------------------------------------------------------------------------------------------- - 4.813954 slack (MET) + 4.817153 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4886,10 +4774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 1.275796 0.936024 2.936024 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.275965 0.000000 2.936024 ^ gpio_analog_sel[31] (out) - 2.936024 data arrival time + 11 0.378937 1.271142 0.932828 2.932828 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.271288 0.000000 2.932828 ^ gpio_analog_sel[16] (out) + 2.932828 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4899,13 +4787,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936024 data arrival time + -2.932828 data arrival time --------------------------------------------------------------------------------------------- - 4.813976 slack (MET) + 4.817172 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4914,10 +4802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 1.271142 0.936021 2.936021 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.271377 0.000000 2.936021 ^ gpio_dm1[16] (out) - 2.936021 data arrival time + 11 0.381283 1.279004 0.932743 2.932743 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.279044 0.000000 2.932743 ^ gpio_ib_mode_sel[20] (out) + 2.932743 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4927,13 +4815,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.936021 data arrival time + -2.932743 data arrival time --------------------------------------------------------------------------------------------- - 4.813979 slack (MET) + 4.817257 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4942,10 +4830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 1.276436 0.935972 2.935972 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.276460 0.000000 2.935972 ^ gpio_analog_sel[39] (out) - 2.935972 data arrival time + 11 0.379645 1.273421 0.932543 2.932543 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.273514 0.000000 2.932543 ^ gpio_out[18] (out) + 2.932543 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4955,13 +4843,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935972 data arrival time + -2.932543 data arrival time --------------------------------------------------------------------------------------------- - 4.814027 slack (MET) + 4.817458 slack (MET) Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4970,10 +4858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 1.271537 0.935892 2.935892 ^ gpio_loopback_zero[17] (in) + 11 0.379060 1.271537 0.932505 2.932505 ^ gpio_loopback_zero[17] (in) gpio_loopback_zero[17] (net) - 1.271756 0.000000 2.935892 ^ gpio_analog_en[17] (out) - 2.935892 data arrival time + 1.271666 0.000000 2.932505 ^ gpio_dm2[17] (out) + 2.932505 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4983,13 +4871,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935892 data arrival time + -2.932505 data arrival time --------------------------------------------------------------------------------------------- - 4.814108 slack (MET) + 4.817495 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4998,10 +4886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 1.277459 0.935863 2.935863 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.277604 0.000000 2.935863 ^ gpio_holdover[29] (out) - 2.935863 data arrival time + 11 0.379677 1.272824 0.932401 2.932401 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.272868 0.000000 2.932401 ^ gpio_holdover[38] (out) + 2.932401 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5011,13 +4899,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935863 data arrival time + -2.932401 data arrival time --------------------------------------------------------------------------------------------- - 4.814137 slack (MET) + 4.817599 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5026,10 +4914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 1.276436 0.935853 2.935853 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.276459 0.000000 2.935853 ^ gpio_dm2[39] (out) - 2.935853 data arrival time + 11 0.378937 1.271142 0.932210 2.932210 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.271274 0.000000 2.932210 ^ gpio_dm2[16] (out) + 2.932210 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5039,13 +4927,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935853 data arrival time + -2.932210 data arrival time --------------------------------------------------------------------------------------------- - 4.814147 slack (MET) + 4.817790 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5054,10 +4942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 1.268495 0.935834 2.935834 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.269017 0.000000 2.935834 ^ gpio_analog_en[13] (out) - 2.935834 data arrival time + 11 0.379060 1.271537 0.931786 2.931786 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.271650 0.000000 2.931786 ^ gpio_holdover[17] (out) + 2.931786 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5067,13 +4955,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935834 data arrival time + -2.931786 data arrival time --------------------------------------------------------------------------------------------- - 4.814166 slack (MET) + 4.818214 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5082,10 +4970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 1.273990 0.935827 2.935827 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.274127 0.000000 2.935827 ^ gpio_analog_sel[0] (out) - 2.935827 data arrival time + 11 0.377842 1.268495 0.931770 2.931770 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.268844 0.000000 2.931770 ^ gpio_analog_sel[13] (out) + 2.931770 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5095,13 +4983,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935827 data arrival time + -2.931770 data arrival time --------------------------------------------------------------------------------------------- - 4.814173 slack (MET) + 4.818230 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5110,10 +4998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 1.272824 0.935813 2.935813 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.272926 0.000000 2.935813 ^ gpio_slow_sel[38] (out) - 2.935813 data arrival time + 11 0.378937 1.271142 0.931490 2.931489 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.271258 0.000000 2.931489 ^ gpio_holdover[16] (out) + 2.931489 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5123,13 +5011,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935813 data arrival time + -2.931489 data arrival time --------------------------------------------------------------------------------------------- - 4.814187 slack (MET) + 4.818510 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5138,10 +5026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 1.275695 0.935806 2.935806 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.275835 0.000000 2.935806 ^ gpio_dm2[23] (out) - 2.935806 data arrival time + 11 0.381189 1.278743 0.931358 2.931358 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.278772 0.000000 2.931358 ^ gpio_ib_mode_sel[37] (out) + 2.931358 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5151,13 +5039,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935806 data arrival time + -2.931358 data arrival time --------------------------------------------------------------------------------------------- - 4.814194 slack (MET) + 4.818642 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5166,10 +5054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 1.272824 0.935758 2.935758 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.272925 0.000000 2.935758 ^ gpio_dm1[38] (out) - 2.935758 data arrival time + 11 0.378794 1.269198 0.931312 2.931312 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.269227 0.000000 2.931312 ^ gpio_slow_sel[41] (out) + 2.931312 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5179,13 +5067,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935758 data arrival time + -2.931312 data arrival time --------------------------------------------------------------------------------------------- - 4.814241 slack (MET) + 4.818688 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5194,10 +5082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 1.268495 0.935732 2.935732 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.269012 0.000000 2.935732 ^ gpio_dm0[13] (out) - 2.935732 data arrival time + 11 0.378794 1.269198 0.931257 2.931257 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.269226 0.000000 2.931257 ^ gpio_dm1[41] (out) + 2.931257 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5207,13 +5095,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935732 data arrival time + -2.931257 data arrival time --------------------------------------------------------------------------------------------- - 4.814268 slack (MET) + 4.818743 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5222,10 +5110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 1.276025 0.935726 2.935725 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.276180 0.000000 2.935725 ^ gpio_dm2[34] (out) - 2.935725 data arrival time + 11 0.378413 1.269391 0.931193 2.931193 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.269529 0.000000 2.931193 ^ gpio_analog_sel[14] (out) + 2.931193 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5235,13 +5123,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935725 data arrival time + -2.931193 data arrival time --------------------------------------------------------------------------------------------- - 4.814274 slack (MET) + 4.818807 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5250,10 +5138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 1.276436 0.935714 2.935714 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.276458 0.000000 2.935714 ^ gpio_holdover[39] (out) - 2.935714 data arrival time + 11 0.378794 1.269198 0.931187 2.931187 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.269226 0.000000 2.931187 ^ gpio_analog_en[41] (out) + 2.931187 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5263,13 +5151,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935714 data arrival time + -2.931187 data arrival time --------------------------------------------------------------------------------------------- - 4.814286 slack (MET) + 4.818813 slack (MET) Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5278,10 +5166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 1.272824 0.935688 2.935688 ^ gpio_loopback_zero[38] (in) + 11 0.379677 1.272824 0.931166 2.931166 ^ gpio_loopback_zero[38] (in) gpio_loopback_zero[38] (net) - 1.272924 0.000000 2.935688 ^ gpio_analog_en[38] (out) - 2.935688 data arrival time + 1.272853 0.000000 2.931166 ^ gpio_out[38] (out) + 2.931166 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5291,13 +5179,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935688 data arrival time + -2.931166 data arrival time --------------------------------------------------------------------------------------------- - 4.814312 slack (MET) + 4.818833 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5306,12 +5194,12 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 1.272824 0.935629 2.935629 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.272923 0.000000 2.935629 ^ gpio_dm0[38] (out) - 2.935629 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) + 11 0.379270 1.271794 0.931147 2.931147 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.271853 0.000000 2.931147 ^ gpio_vtrip_sel[43] (out) + 2.931147 data arrival time + + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) -0.250000 9.750000 clock uncertainty 0.000000 9.750000 clock reconvergence pessimism @@ -5319,13 +5207,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935629 data arrival time + -2.931147 data arrival time --------------------------------------------------------------------------------------------- - 4.814371 slack (MET) + 4.818853 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5334,10 +5222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 1.277968 0.935612 2.935612 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.278089 0.000000 2.935612 ^ gpio_out[27] (out) - 2.935612 data arrival time + 11 0.378794 1.269198 0.931127 2.931127 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.269225 0.000000 2.931127 ^ gpio_dm0[41] (out) + 2.931127 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5347,13 +5235,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935612 data arrival time + -2.931127 data arrival time --------------------------------------------------------------------------------------------- - 4.814388 slack (MET) + 4.818872 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5362,10 +5250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 1.269391 0.935613 2.935613 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.269655 0.000000 2.935613 ^ gpio_slow_sel[14] (out) - 2.935613 data arrival time + 11 0.378716 1.268932 0.931120 2.931120 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.268961 0.000000 2.931120 ^ gpio_slow_sel[40] (out) + 2.931120 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5375,13 +5263,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935613 data arrival time + -2.931120 data arrival time --------------------------------------------------------------------------------------------- - 4.814386 slack (MET) + 4.818880 slack (MET) Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5390,10 +5278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 1.271537 0.935584 2.935584 ^ gpio_loopback_zero[17] (in) + 11 0.379060 1.271537 0.931082 2.931082 ^ gpio_loopback_zero[17] (in) gpio_loopback_zero[17] (net) - 1.271747 0.000000 2.935584 ^ gpio_dm0[17] (out) - 2.935584 data arrival time + 1.271635 0.000000 2.931082 ^ gpio_out[17] (out) + 2.931082 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5403,13 +5291,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935584 data arrival time + -2.931082 data arrival time --------------------------------------------------------------------------------------------- - 4.814416 slack (MET) + 4.818918 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5418,10 +5306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 1.275563 0.935578 2.935578 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.275745 0.000000 2.935578 ^ gpio_dm2[30] (out) - 2.935578 data arrival time + 11 0.378716 1.268932 0.931065 2.931065 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.268960 0.000000 2.931065 ^ gpio_dm1[40] (out) + 2.931065 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5431,13 +5319,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935578 data arrival time + -2.931065 data arrival time --------------------------------------------------------------------------------------------- - 4.814422 slack (MET) + 4.818935 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5446,10 +5334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 1.276436 0.935576 2.935576 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.276456 0.000000 2.935576 ^ gpio_out[39] (out) - 2.935576 data arrival time + 11 0.378794 1.269198 0.931049 2.931049 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.269224 0.000000 2.931049 ^ gpio_analog_pol[41] (out) + 2.931049 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5459,13 +5347,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935576 data arrival time + -2.931049 data arrival time --------------------------------------------------------------------------------------------- - 4.814425 slack (MET) + 4.818952 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5474,10 +5362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 1.272824 0.935550 2.935550 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.272921 0.000000 2.935550 ^ gpio_analog_pol[38] (out) - 2.935550 data arrival time + 11 0.378716 1.268932 0.930994 2.930995 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.268959 0.000000 2.930995 ^ gpio_analog_en[40] (out) + 2.930995 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5487,13 +5375,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935550 data arrival time + -2.930995 data arrival time --------------------------------------------------------------------------------------------- - 4.814450 slack (MET) + 4.819006 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5502,10 +5390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 1.271142 0.935538 2.935538 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.271363 0.000000 2.935538 ^ gpio_analog_en[16] (out) - 2.935538 data arrival time + 11 0.378716 1.268932 0.930935 2.930935 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.268959 0.000000 2.930935 ^ gpio_dm0[40] (out) + 2.930935 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5515,13 +5403,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935538 data arrival time + -2.930935 data arrival time --------------------------------------------------------------------------------------------- - 4.814462 slack (MET) + 4.819065 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5530,10 +5418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 1.275796 0.935378 2.935378 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.275949 0.000000 2.935378 ^ gpio_dm2[31] (out) - 2.935378 data arrival time + 11 0.380290 1.275695 0.930903 2.930903 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.275742 0.000000 2.930903 ^ gpio_vtrip_sel[23] (out) + 2.930903 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5543,13 +5431,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935378 data arrival time + -2.930903 data arrival time --------------------------------------------------------------------------------------------- - 4.814622 slack (MET) + 4.819097 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5558,10 +5446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 1.269391 0.935316 2.935316 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.269645 0.000000 2.935316 ^ gpio_dm1[14] (out) - 2.935316 data arrival time + 11 0.378716 1.268932 0.930857 2.930856 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.268958 0.000000 2.930856 ^ gpio_analog_pol[40] (out) + 2.930856 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5571,13 +5459,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935316 data arrival time + -2.930856 data arrival time --------------------------------------------------------------------------------------------- - 4.814684 slack (MET) + 4.819143 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5586,10 +5474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 1.277590 0.935305 2.935305 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.277709 0.000000 2.935305 ^ gpio_out[36] (out) - 2.935305 data arrival time + 11 0.378937 1.271142 0.930785 2.930785 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.271243 0.000000 2.930785 ^ gpio_out[16] (out) + 2.930785 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5599,13 +5487,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935305 data arrival time + -2.930785 data arrival time --------------------------------------------------------------------------------------------- - 4.814695 slack (MET) + 4.819215 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5614,10 +5502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 1.271142 0.935230 2.935230 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.271353 0.000000 2.935230 ^ gpio_dm0[16] (out) - 2.935230 data arrival time + 11 0.378794 1.269198 0.930613 2.930613 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.269220 0.000000 2.930613 ^ gpio_analog_sel[41] (out) + 2.930613 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5627,13 +5515,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935230 data arrival time + -2.930613 data arrival time --------------------------------------------------------------------------------------------- - 4.814770 slack (MET) + 4.819387 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5642,10 +5530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 1.278855 0.935186 2.935186 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.278938 0.000000 2.935186 ^ gpio_out[32] (out) - 2.935186 data arrival time + 11 0.378413 1.269391 0.930547 2.930547 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.269514 0.000000 2.930547 ^ gpio_dm2[14] (out) + 2.930547 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5655,13 +5543,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935186 data arrival time + -2.930547 data arrival time --------------------------------------------------------------------------------------------- - 4.814814 slack (MET) + 4.819453 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5670,10 +5558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 1.273438 0.935180 2.935179 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.273675 0.000000 2.935179 ^ gpio_analog_sel[24] (out) - 2.935179 data arrival time + 11 0.380920 1.277999 0.930544 2.930544 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.278033 0.000000 2.930544 ^ gpio_ib_mode_sel[36] (out) + 2.930544 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5683,13 +5571,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935179 data arrival time + -2.930544 data arrival time --------------------------------------------------------------------------------------------- - 4.814821 slack (MET) + 4.819456 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5698,10 +5586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 1.271537 0.935174 2.935174 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.271735 0.000000 2.935174 ^ gpio_analog_pol[17] (out) - 2.935174 data arrival time + 11 0.378794 1.269198 0.930494 2.930494 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.269219 0.000000 2.930494 ^ gpio_dm2[41] (out) + 2.930494 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5711,13 +5599,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935174 data arrival time + -2.930494 data arrival time --------------------------------------------------------------------------------------------- - 4.814826 slack (MET) + 4.819506 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5726,10 +5614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 1.277459 0.935121 2.935121 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.277586 0.000000 2.935121 ^ gpio_out[29] (out) - 2.935121 data arrival time + 11 0.378716 1.268932 0.930421 2.930421 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.268954 0.000000 2.930421 ^ gpio_analog_sel[40] (out) + 2.930421 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5739,13 +5627,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935121 data arrival time + -2.930421 data arrival time --------------------------------------------------------------------------------------------- - 4.814879 slack (MET) + 4.819579 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5754,10 +5642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 1.274301 0.935098 2.935098 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.274333 0.000000 2.935098 ^ gpio_slow_sel[42] (out) - 2.935098 data arrival time + 11 0.378794 1.269198 0.930356 2.930356 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.269217 0.000000 2.930356 ^ gpio_holdover[41] (out) + 2.930356 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5767,13 +5655,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935098 data arrival time + -2.930356 data arrival time --------------------------------------------------------------------------------------------- - 4.814901 slack (MET) + 4.819644 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5782,10 +5670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 1.276436 0.935092 2.935092 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.276452 0.000000 2.935092 ^ gpio_vtrip_sel[39] (out) - 2.935092 data arrival time + 11 0.378716 1.268932 0.930302 2.930302 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.268953 0.000000 2.930302 ^ gpio_dm2[40] (out) + 2.930302 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5795,13 +5683,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935092 data arrival time + -2.930302 data arrival time --------------------------------------------------------------------------------------------- - 4.814908 slack (MET) + 4.819698 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5810,10 +5698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 1.275695 0.935086 2.935086 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.275818 0.000000 2.935086 ^ gpio_holdover[23] (out) - 2.935086 data arrival time + 11 0.378794 1.269198 0.930218 2.930218 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.269216 0.000000 2.930218 ^ gpio_out[41] (out) + 2.930218 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5823,13 +5711,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.935086 data arrival time + -2.930218 data arrival time --------------------------------------------------------------------------------------------- - 4.814914 slack (MET) + 4.819782 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5838,66 +5726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 1.274301 0.935044 2.935044 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.274332 0.000000 2.935044 ^ gpio_dm1[42] (out) - 2.935044 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.935044 data arrival time ---------------------------------------------------------------------------------------------- - 4.814957 slack (MET) - - -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380306 1.274301 0.935000 2.935000 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.274331 0.000000 2.935000 ^ gpio_analog_en[42] (out) - 2.935000 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.935000 data arrival time ---------------------------------------------------------------------------------------------- - 4.815000 slack (MET) - - -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380335 1.276025 0.934973 2.934973 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.276161 0.000000 2.934973 ^ gpio_holdover[34] (out) - 2.934973 data arrival time + 11 0.378716 1.268932 0.930164 2.930164 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.268951 0.000000 2.930164 ^ gpio_holdover[40] (out) + 2.930164 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5907,13 +5739,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934973 data arrival time + -2.930164 data arrival time --------------------------------------------------------------------------------------------- - 4.815027 slack (MET) + 4.819836 slack (MET) Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5922,150 +5754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 1.268495 0.934940 2.934940 ^ gpio_loopback_zero[13] (in) + 11 0.377842 1.268495 0.930088 2.930088 ^ gpio_loopback_zero[13] (in) gpio_loopback_zero[13] (net) - 1.268975 0.000000 2.934940 ^ gpio_analog_pol[13] (out) - 2.934940 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.934940 data arrival time ---------------------------------------------------------------------------------------------- - 4.815060 slack (MET) - - -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.378413 1.269391 0.934926 2.934926 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.269632 0.000000 2.934926 ^ gpio_analog_en[14] (out) - 2.934926 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.934926 data arrival time ---------------------------------------------------------------------------------------------- - 4.815074 slack (MET) - - -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380306 1.274301 0.934914 2.934914 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.274331 0.000000 2.934914 ^ gpio_dm0[42] (out) - 2.934914 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.934914 data arrival time ---------------------------------------------------------------------------------------------- - 4.815086 slack (MET) - - -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380944 1.276436 0.934894 2.934894 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.276451 0.000000 2.934894 ^ gpio_ib_mode_sel[39] (out) - 2.934894 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.934894 data arrival time ---------------------------------------------------------------------------------------------- - 4.815107 slack (MET) - - -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380306 1.274301 0.934834 2.934834 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.274330 0.000000 2.934834 ^ gpio_analog_pol[42] (out) - 2.934834 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -2.934834 data arrival time ---------------------------------------------------------------------------------------------- - 4.815166 slack (MET) - - -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.378937 1.271142 0.934821 2.934821 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.271342 0.000000 2.934821 ^ gpio_analog_pol[16] (out) - 2.934821 data arrival time + 1.268783 0.000000 2.930088 ^ gpio_dm2[13] (out) + 2.930088 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6075,13 +5767,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934821 data arrival time + -2.930088 data arrival time --------------------------------------------------------------------------------------------- - 4.815178 slack (MET) + 4.819912 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6090,10 +5782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381694 1.280395 0.934722 2.934722 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.280448 0.000000 2.934722 ^ gpio_vtrip_sel[15] (out) - 2.934722 data arrival time + 11 0.378716 1.268932 0.930026 2.930026 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.268950 0.000000 2.930026 ^ gpio_out[40] (out) + 2.930026 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6103,13 +5795,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934722 data arrival time + -2.930026 data arrival time --------------------------------------------------------------------------------------------- - 4.815278 slack (MET) + 4.819974 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6118,10 +5810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 1.275796 0.934626 2.934626 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.275930 0.000000 2.934626 ^ gpio_holdover[31] (out) - 2.934626 data arrival time + 11 0.380290 1.275695 0.929874 2.929874 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.275729 0.000000 2.929874 ^ gpio_ib_mode_sel[23] (out) + 2.929874 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6131,13 +5823,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934626 data arrival time + -2.929874 data arrival time --------------------------------------------------------------------------------------------- - 4.815374 slack (MET) + 4.820126 slack (MET) Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6146,10 +5838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 1.269391 0.934605 2.934605 ^ gpio_loopback_zero[14] (in) + 11 0.378413 1.269391 0.929794 2.929795 ^ gpio_loopback_zero[14] (in) gpio_loopback_zero[14] (net) - 1.269622 0.000000 2.934605 ^ gpio_dm0[14] (out) - 2.934605 data arrival time + 1.269497 0.000000 2.929795 ^ gpio_holdover[14] (out) + 2.929795 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6159,13 +5851,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934605 data arrival time + -2.929795 data arrival time --------------------------------------------------------------------------------------------- - 4.815395 slack (MET) + 4.820206 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6174,10 +5866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381706 1.280442 0.934602 2.934602 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.280494 0.000000 2.934602 ^ gpio_vtrip_sel[19] (out) - 2.934602 data arrival time + 11 0.378794 1.269198 0.929738 2.929738 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.269213 0.000000 2.929738 ^ gpio_vtrip_sel[41] (out) + 2.929738 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6187,13 +5879,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934602 data arrival time + -2.929738 data arrival time --------------------------------------------------------------------------------------------- - 4.815398 slack (MET) + 4.820262 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6202,10 +5894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 1.273990 0.934562 2.934561 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.274099 0.000000 2.934561 ^ gpio_dm2[0] (out) - 2.934561 data arrival time + 11 0.379645 1.273421 0.929693 2.929693 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.273467 0.000000 2.929693 ^ gpio_vtrip_sel[18] (out) + 2.929693 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6215,13 +5907,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934561 data arrival time + -2.929693 data arrival time --------------------------------------------------------------------------------------------- - 4.815438 slack (MET) + 4.820307 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6230,10 +5922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 1.273421 0.934471 2.934470 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.273555 0.000000 2.934470 ^ gpio_analog_sel[18] (out) - 2.934470 data arrival time + 11 0.378716 1.268932 0.929546 2.929546 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.268946 0.000000 2.929546 ^ gpio_vtrip_sel[40] (out) + 2.929546 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6243,13 +5935,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934470 data arrival time + -2.929546 data arrival time --------------------------------------------------------------------------------------------- - 4.815529 slack (MET) + 4.820455 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6258,10 +5950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 1.274301 0.934399 2.934399 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.274325 0.000000 2.934399 ^ gpio_analog_sel[42] (out) - 2.934399 data arrival time + 11 0.378794 1.269198 0.929540 2.929540 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.269211 0.000000 2.929540 ^ gpio_ib_mode_sel[41] (out) + 2.929540 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6271,13 +5963,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934399 data arrival time + -2.929540 data arrival time --------------------------------------------------------------------------------------------- - 4.815601 slack (MET) + 4.820460 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6286,10 +5978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 1.275695 0.934382 2.934382 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.275803 0.000000 2.934382 ^ gpio_out[23] (out) - 2.934382 data arrival time + 11 0.379677 1.272824 0.929485 2.929485 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.272838 0.000000 2.929485 ^ gpio_vtrip_sel[38] (out) + 2.929485 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6299,13 +5991,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934382 data arrival time + -2.929485 data arrival time --------------------------------------------------------------------------------------------- - 4.815618 slack (MET) + 4.820515 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6314,10 +6006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 1.272824 0.934376 2.934376 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.272899 0.000000 2.934376 ^ gpio_analog_sel[38] (out) - 2.934376 data arrival time + 11 0.379270 1.271794 0.929457 2.929457 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.271830 0.000000 2.929457 ^ gpio_ib_mode_sel[43] (out) + 2.929457 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6327,13 +6019,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934376 data arrival time + -2.929457 data arrival time --------------------------------------------------------------------------------------------- - 4.815625 slack (MET) + 4.820543 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6342,10 +6034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381656 1.280320 0.934358 2.934358 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.280372 0.000000 2.934358 ^ gpio_vtrip_sel[21] (out) - 2.934358 data arrival time + 11 0.378716 1.268932 0.929348 2.929348 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.268945 0.000000 2.929348 ^ gpio_ib_mode_sel[40] (out) + 2.929348 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6355,13 +6047,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934358 data arrival time + -2.929348 data arrival time --------------------------------------------------------------------------------------------- - 4.815642 slack (MET) + 4.820652 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6370,10 +6062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 1.273406 0.934326 2.934326 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.273576 0.000000 2.934326 ^ gpio_analog_sel[33] (out) - 2.934326 data arrival time + 11 0.379677 1.272824 0.929287 2.929287 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.272836 0.000000 2.929287 ^ gpio_ib_mode_sel[38] (out) + 2.929287 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6383,13 +6075,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934326 data arrival time + -2.929287 data arrival time --------------------------------------------------------------------------------------------- - 4.815674 slack (MET) + 4.820714 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6398,10 +6090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 1.274301 0.934280 2.934280 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.274324 0.000000 2.934280 ^ gpio_dm2[42] (out) - 2.934280 data arrival time + 11 0.379867 1.273990 0.929148 2.929148 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.274014 0.000000 2.929148 ^ gpio_vtrip_sel[0] (out) + 2.929148 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6411,13 +6103,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934280 data arrival time + -2.929148 data arrival time --------------------------------------------------------------------------------------------- - 4.815721 slack (MET) + 4.820852 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6426,10 +6118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 1.276025 0.934232 2.934232 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.276144 0.000000 2.934232 ^ gpio_out[34] (out) - 2.934232 data arrival time + 11 0.378413 1.269391 0.929054 2.929054 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.269482 0.000000 2.929054 ^ gpio_out[14] (out) + 2.929054 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6439,13 +6131,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934232 data arrival time + -2.929054 data arrival time --------------------------------------------------------------------------------------------- - 4.815768 slack (MET) + 4.820946 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6454,10 +6146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 1.274301 0.934141 2.934141 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.274323 0.000000 2.934141 ^ gpio_holdover[42] (out) - 2.934141 data arrival time + 11 0.379867 1.273990 0.928779 2.928779 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.274011 0.000000 2.928779 ^ gpio_ib_mode_sel[0] (out) + 2.928779 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6467,13 +6159,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934141 data arrival time + -2.928779 data arrival time --------------------------------------------------------------------------------------------- - 4.815859 slack (MET) + 4.821221 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6482,10 +6174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 1.278743 0.934097 2.934098 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.278809 0.000000 2.934098 ^ gpio_vtrip_sel[37] (out) - 2.934098 data arrival time + 11 0.379645 1.273421 0.928662 2.928662 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.273454 0.000000 2.928662 ^ gpio_ib_mode_sel[18] (out) + 2.928662 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6495,13 +6187,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934098 data arrival time + -2.928662 data arrival time --------------------------------------------------------------------------------------------- - 4.815903 slack (MET) + 4.821338 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6510,10 +6202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 1.274301 0.934003 2.934003 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.274321 0.000000 2.934003 ^ gpio_out[42] (out) - 2.934003 data arrival time + 11 0.377842 1.268495 0.928601 2.928601 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.268734 0.000000 2.928601 ^ gpio_holdover[13] (out) + 2.928601 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6523,13 +6215,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.934003 data arrival time + -2.928601 data arrival time --------------------------------------------------------------------------------------------- - 4.815997 slack (MET) + 4.821399 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6538,10 +6230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 1.271794 0.933939 2.933939 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.271904 0.000000 2.933939 ^ gpio_slow_sel[43] (out) - 2.933939 data arrival time + 11 0.377842 1.268495 0.927860 2.927860 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.268711 0.000000 2.927860 ^ gpio_out[13] (out) + 2.927860 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6551,13 +6243,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933939 data arrival time + -2.927860 data arrival time --------------------------------------------------------------------------------------------- - 4.816061 slack (MET) + 4.822140 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6566,10 +6258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 1.274659 0.933925 2.933925 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.274806 0.000000 2.933925 ^ gpio_dm2[28] (out) - 2.933925 data arrival time + 11 0.378937 1.271142 0.927630 2.927630 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.271189 0.000000 2.927630 ^ gpio_vtrip_sel[16] (out) + 2.927630 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6579,13 +6271,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933925 data arrival time + -2.927630 data arrival time --------------------------------------------------------------------------------------------- - 4.816075 slack (MET) + 4.822370 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6594,10 +6286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 1.271794 0.933884 2.933884 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.271903 0.000000 2.933884 ^ gpio_dm1[43] (out) - 2.933884 data arrival time + 11 0.379060 1.271537 0.927603 2.927603 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.271578 0.000000 2.927603 ^ gpio_vtrip_sel[17] (out) + 2.927603 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6607,13 +6299,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933884 data arrival time + -2.927603 data arrival time --------------------------------------------------------------------------------------------- - 4.816116 slack (MET) + 4.822397 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6622,10 +6314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 1.275796 0.933885 2.933885 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.275913 0.000000 2.933885 ^ gpio_out[31] (out) - 2.933885 data arrival time + 11 0.378937 1.271142 0.926600 2.926600 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.271176 0.000000 2.926600 ^ gpio_ib_mode_sel[16] (out) + 2.926600 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6635,13 +6327,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933885 data arrival time + -2.926600 data arrival time --------------------------------------------------------------------------------------------- - 4.816116 slack (MET) + 4.823400 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6650,10 +6342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 1.279499 0.933856 2.933856 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.279544 0.000000 2.933856 ^ gpio_vtrip_sel[22] (out) - 2.933856 data arrival time + 11 0.379060 1.271537 0.926575 2.926575 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.271566 0.000000 2.926575 ^ gpio_ib_mode_sel[17] (out) + 2.926575 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6663,13 +6355,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933856 data arrival time + -2.926575 data arrival time --------------------------------------------------------------------------------------------- - 4.816144 slack (MET) + 4.823425 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6678,10 +6370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 1.273421 0.933852 2.933852 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.273541 0.000000 2.933852 ^ gpio_dm2[18] (out) - 2.933852 data arrival time + 11 0.378413 1.269391 0.926466 2.926466 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.269439 0.000000 2.926466 ^ gpio_vtrip_sel[14] (out) + 2.926466 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6691,13 +6383,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933852 data arrival time + -2.926466 data arrival time --------------------------------------------------------------------------------------------- - 4.816148 slack (MET) + 4.823534 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6705,11 +6397,11 @@ Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379270 1.271794 0.933814 2.933814 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.271901 0.000000 2.933814 ^ gpio_analog_en[43] (out) - 2.933814 data arrival time + 2.000000 2.000000 ^ input external delay + 11 0.377842 1.268495 0.923958 2.923958 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.268610 0.000000 2.923958 ^ gpio_vtrip_sel[13] (out) + 2.923958 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6719,13 +6411,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933814 data arrival time + -2.923958 data arrival time --------------------------------------------------------------------------------------------- - 4.816186 slack (MET) + 4.826042 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6734,10 +6426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 1.273990 0.933807 2.933807 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.274083 0.000000 2.933807 ^ gpio_holdover[0] (out) - 2.933807 data arrival time + 11 0.378413 1.269391 0.923944 2.923944 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.269410 0.000000 2.923944 ^ gpio_ib_mode_sel[14] (out) + 2.923944 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6747,13 +6439,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933807 data arrival time + -2.923944 data arrival time --------------------------------------------------------------------------------------------- - 4.816194 slack (MET) + 4.826055 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6762,10 +6454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 1.279004 0.933773 2.933773 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.279058 0.000000 2.933773 ^ gpio_vtrip_sel[20] (out) - 2.933773 data arrival time + 11 0.377842 1.268495 0.923681 2.923681 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.268604 0.000000 2.923681 ^ gpio_ib_mode_sel[13] (out) + 2.923681 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6775,13 +6467,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933773 data arrival time + -2.923681 data arrival time --------------------------------------------------------------------------------------------- - 4.816227 slack (MET) + 4.826319 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6790,10 +6482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 1.271794 0.933755 2.933755 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.271900 0.000000 2.933755 ^ gpio_dm0[43] (out) - 2.933755 data arrival time + 9 0.322913 1.083135 0.795004 2.795004 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.083206 0.000000 2.795004 ^ gpio_slow_sel[31] (out) + 2.795004 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6803,13 +6495,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933755 data arrival time + -2.795004 data arrival time --------------------------------------------------------------------------------------------- - 4.816245 slack (MET) + 4.954996 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6818,10 +6510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 1.278441 0.933748 2.933748 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.278507 0.000000 2.933748 ^ gpio_vtrip_sel[26] (out) - 2.933748 data arrival time + 9 0.322913 1.083135 0.794985 2.794985 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.083206 0.000000 2.794985 ^ gpio_analog_en[31] (out) + 2.794985 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6831,13 +6523,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933748 data arrival time + -2.794985 data arrival time --------------------------------------------------------------------------------------------- - 4.816252 slack (MET) + 4.955015 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6846,10 +6538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381694 1.280395 0.933692 2.933692 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.280434 0.000000 2.933692 ^ gpio_ib_mode_sel[15] (out) - 2.933692 data arrival time + 9 0.322913 1.083135 0.794081 2.794081 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.083190 0.000000 2.794081 ^ gpio_dm0[31] (out) + 2.794081 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6859,13 +6551,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933692 data arrival time + -2.794081 data arrival time --------------------------------------------------------------------------------------------- - 4.816308 slack (MET) + 4.955919 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6874,10 +6566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 1.271794 0.933676 2.933676 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.271899 0.000000 2.933676 ^ gpio_analog_pol[43] (out) - 2.933676 data arrival time + 9 0.322913 1.083135 0.794020 2.794020 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.083189 0.000000 2.794020 ^ gpio_analog_pol[31] (out) + 2.794020 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6887,13 +6579,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933676 data arrival time + -2.794020 data arrival time --------------------------------------------------------------------------------------------- - 4.816324 slack (MET) + 4.955980 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6902,10 +6594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 1.273406 0.933680 2.933680 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.273560 0.000000 2.933680 ^ gpio_dm2[33] (out) - 2.933680 data arrival time + 9 0.322913 1.083135 0.793657 2.793657 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.083183 0.000000 2.793657 ^ gpio_analog_sel[31] (out) + 2.793657 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6915,13 +6607,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933680 data arrival time + -2.793657 data arrival time --------------------------------------------------------------------------------------------- - 4.816320 slack (MET) + 4.956343 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6930,10 +6622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 1.278855 0.933660 2.933660 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.278912 0.000000 2.933660 ^ gpio_vtrip_sel[32] (out) - 2.933660 data arrival time + 9 0.322913 1.083135 0.793460 2.793460 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.083180 0.000000 2.793460 ^ gpio_holdover[31] (out) + 2.793460 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6943,13 +6635,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933660 data arrival time + -2.793460 data arrival time --------------------------------------------------------------------------------------------- - 4.816340 slack (MET) + 4.956540 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6958,10 +6650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 1.275563 0.933618 2.933618 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.275695 0.000000 2.933618 ^ gpio_holdover[30] (out) - 2.933618 data arrival time + 9 0.322913 1.083135 0.792091 2.792091 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.083162 0.000000 2.792091 ^ gpio_vtrip_sel[31] (out) + 2.792091 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6971,13 +6663,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933618 data arrival time + -2.792091 data arrival time --------------------------------------------------------------------------------------------- - 4.816382 slack (MET) + 4.957909 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6986,10 +6678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 1.272824 0.933587 2.933587 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.272886 0.000000 2.933587 ^ gpio_dm2[38] (out) - 2.933587 data arrival time + 9 0.322913 1.083135 0.791947 2.791947 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.083161 0.000000 2.791947 ^ gpio_ib_mode_sel[31] (out) + 2.791947 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6999,13 +6691,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933587 data arrival time + -2.791947 data arrival time --------------------------------------------------------------------------------------------- - 4.816413 slack (MET) + 4.958053 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7014,10 +6706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 1.269391 0.933573 2.933573 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.269591 0.000000 2.933573 ^ gpio_analog_pol[14] (out) - 2.933573 data arrival time + 9 0.322913 1.083135 0.791783 2.791783 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.083159 0.000000 2.791783 ^ gpio_oeb[31] (out) + 2.791783 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7027,13 +6719,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933573 data arrival time + -2.791783 data arrival time --------------------------------------------------------------------------------------------- - 4.816427 slack (MET) + 4.958217 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7042,10 +6734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381706 1.280442 0.933572 2.933572 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.280480 0.000000 2.933572 ^ gpio_ib_mode_sel[19] (out) - 2.933572 data arrival time + 9 0.319178 1.071355 0.787302 2.787302 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.071526 0.000000 2.787302 ^ gpio_slow_sel[25] (out) + 2.787302 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7055,13 +6747,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933572 data arrival time + -2.787302 data arrival time --------------------------------------------------------------------------------------------- - 4.816428 slack (MET) + 4.962698 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7070,10 +6762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 1.274301 0.933521 2.933521 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.274317 0.000000 2.933521 ^ gpio_vtrip_sel[42] (out) - 2.933521 data arrival time + 9 0.319178 1.071355 0.787204 2.787204 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.071523 0.000000 2.787204 ^ gpio_analog_en[25] (out) + 2.787204 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7083,13 +6775,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933521 data arrival time + -2.787204 data arrival time --------------------------------------------------------------------------------------------- - 4.816479 slack (MET) + 4.962796 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7098,10 +6790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381656 1.280320 0.933327 2.933327 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.280358 0.000000 2.933327 ^ gpio_ib_mode_sel[21] (out) - 2.933327 data arrival time + 9 0.319178 1.071355 0.787163 2.787163 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.071522 0.000000 2.787163 ^ gpio_dm0[25] (out) + 2.787163 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7111,13 +6803,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933327 data arrival time + -2.787163 data arrival time --------------------------------------------------------------------------------------------- - 4.816673 slack (MET) + 4.962837 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7126,10 +6818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 1.274301 0.933323 2.933323 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.274316 0.000000 2.933323 ^ gpio_ib_mode_sel[42] (out) - 2.933323 data arrival time + 9 0.319178 1.071355 0.787103 2.787103 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.071520 0.000000 2.787103 ^ gpio_analog_pol[25] (out) + 2.787103 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7139,13 +6831,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933323 data arrival time + -2.787103 data arrival time --------------------------------------------------------------------------------------------- - 4.816678 slack (MET) + 4.962897 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7154,10 +6846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 1.271794 0.933241 2.933241 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.271890 0.000000 2.933241 ^ gpio_analog_sel[43] (out) - 2.933241 data arrival time + 9 0.319790 1.072749 0.787000 2.787000 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.072817 0.000000 2.787000 ^ gpio_analog_pol[26] (out) + 2.787000 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7167,13 +6859,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933241 data arrival time + -2.787000 data arrival time --------------------------------------------------------------------------------------------- - 4.816759 slack (MET) + 4.963000 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7182,10 +6874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 1.273421 0.933131 2.933131 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.273525 0.000000 2.933131 ^ gpio_holdover[18] (out) - 2.933131 data arrival time + 9 0.319178 1.071355 0.786748 2.786748 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.071510 0.000000 2.786748 ^ gpio_analog_sel[25] (out) + 2.786748 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7195,13 +6887,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933131 data arrival time + -2.786748 data arrival time --------------------------------------------------------------------------------------------- - 4.816869 slack (MET) + 4.963252 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7210,10 +6902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 1.271537 0.933123 2.933123 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.271680 0.000000 2.933123 ^ gpio_analog_sel[17] (out) - 2.933123 data arrival time + 9 0.319790 1.072749 0.786661 2.786660 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.072811 0.000000 2.786660 ^ gpio_slow_sel[26] (out) + 2.786660 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7223,13 +6915,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933123 data arrival time + -2.786660 data arrival time --------------------------------------------------------------------------------------------- - 4.816877 slack (MET) + 4.963339 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7238,10 +6930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 1.271794 0.933122 2.933122 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.271888 0.000000 2.933122 ^ gpio_dm2[43] (out) - 2.933122 data arrival time + 9 0.319790 1.072749 0.786654 2.786654 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.072811 0.000000 2.786654 ^ gpio_dm0[26] (out) + 2.786654 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7251,13 +6943,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933122 data arrival time + -2.786654 data arrival time --------------------------------------------------------------------------------------------- - 4.816878 slack (MET) + 4.963346 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7266,10 +6958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 1.273990 0.933064 2.933064 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.274069 0.000000 2.933064 ^ gpio_out[0] (out) - 2.933064 data arrival time + 9 0.319790 1.072749 0.786563 2.786563 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.072809 0.000000 2.786563 ^ gpio_analog_en[26] (out) + 2.786563 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7279,13 +6971,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.933064 data arrival time + -2.786563 data arrival time --------------------------------------------------------------------------------------------- - 4.816936 slack (MET) + 4.963437 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7294,10 +6986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 1.271794 0.932984 2.932984 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.271885 0.000000 2.932984 ^ gpio_holdover[43] (out) - 2.932984 data arrival time + 9 0.319790 1.072749 0.786093 2.786093 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.072802 0.000000 2.786093 ^ gpio_analog_sel[26] (out) + 2.786093 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7307,13 +6999,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932984 data arrival time + -2.786093 data arrival time --------------------------------------------------------------------------------------------- - 4.817016 slack (MET) + 4.963908 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7322,10 +7014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 1.279499 0.932967 2.932967 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.279533 0.000000 2.932967 ^ gpio_ib_mode_sel[22] (out) - 2.932967 data arrival time + 9 0.318314 1.068295 0.786096 2.786096 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.068472 0.000000 2.786096 ^ gpio_slow_sel[28] (out) + 2.786096 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7335,13 +7027,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932967 data arrival time + -2.786096 data arrival time --------------------------------------------------------------------------------------------- - 4.817033 slack (MET) + 4.963903 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7350,10 +7042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 1.278441 0.932952 2.932952 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.278495 0.000000 2.932952 ^ gpio_ib_mode_sel[26] (out) - 2.932952 data arrival time + 9 0.319433 1.071519 0.786074 2.786074 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.071584 0.000000 2.786074 ^ gpio_analog_pol[29] (out) + 2.786074 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7363,13 +7055,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932952 data arrival time + -2.786074 data arrival time --------------------------------------------------------------------------------------------- - 4.817048 slack (MET) + 4.963926 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7378,10 +7070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 1.273406 0.932927 2.932927 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.273541 0.000000 2.932927 ^ gpio_holdover[33] (out) - 2.932927 data arrival time + 9 0.319790 1.072749 0.785899 2.785899 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.072798 0.000000 2.785899 ^ gpio_holdover[26] (out) + 2.785899 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7391,13 +7083,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932927 data arrival time + -2.785899 data arrival time --------------------------------------------------------------------------------------------- - 4.817073 slack (MET) - + 4.964101 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) + +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7406,10 +7098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 1.277968 0.932925 2.932925 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.278037 0.000000 2.932925 ^ gpio_vtrip_sel[27] (out) - 2.932925 data arrival time + 9 0.319178 1.071355 0.785760 2.785760 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.071484 0.000000 2.785760 ^ gpio_holdover[25] (out) + 2.785760 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7419,13 +7111,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932925 data arrival time + -2.785760 data arrival time --------------------------------------------------------------------------------------------- - 4.817075 slack (MET) + 4.964240 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7434,10 +7126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 1.271794 0.932846 2.932847 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.271882 0.000000 2.932847 ^ gpio_out[43] (out) - 2.932847 data arrival time + 9 0.319433 1.071519 0.785738 2.785738 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.071578 0.000000 2.785738 ^ gpio_slow_sel[29] (out) + 2.785738 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7447,13 +7139,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932847 data arrival time + -2.785738 data arrival time --------------------------------------------------------------------------------------------- - 4.817153 slack (MET) + 4.964262 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7462,10 +7154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 1.271142 0.932828 2.932828 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.271288 0.000000 2.932828 ^ gpio_analog_sel[16] (out) - 2.932828 data arrival time + 9 0.319433 1.071519 0.785727 2.785727 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.071578 0.000000 2.785727 ^ gpio_dm0[29] (out) + 2.785727 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7475,13 +7167,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932828 data arrival time + -2.785727 data arrival time --------------------------------------------------------------------------------------------- - 4.817172 slack (MET) + 4.964272 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7490,10 +7182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 1.279004 0.932743 2.932743 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.279044 0.000000 2.932743 ^ gpio_ib_mode_sel[20] (out) - 2.932743 data arrival time + 9 0.319433 1.071519 0.785638 2.785638 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.071576 0.000000 2.785638 ^ gpio_analog_en[29] (out) + 2.785638 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7503,13 +7195,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932743 data arrival time + -2.785638 data arrival time --------------------------------------------------------------------------------------------- - 4.817257 slack (MET) + 4.964363 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7518,10 +7210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 1.277590 0.932618 2.932618 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.277657 0.000000 2.932618 ^ gpio_vtrip_sel[36] (out) - 2.932618 data arrival time + 9 0.317896 1.067332 0.785632 2.785632 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.067588 0.000000 2.785632 ^ gpio_analog_pol[33] (out) + 2.785632 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7531,13 +7223,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932618 data arrival time + -2.785632 data arrival time --------------------------------------------------------------------------------------------- - 4.817382 slack (MET) + 4.964368 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7546,10 +7238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 1.273438 0.932614 2.932614 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.273602 0.000000 2.932614 ^ gpio_dm2[24] (out) - 2.932614 data arrival time + 9 0.318314 1.068295 0.785573 2.785573 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.068457 0.000000 2.785573 ^ gpio_analog_en[28] (out) + 2.785573 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7559,13 +7251,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932614 data arrival time + -2.785573 data arrival time --------------------------------------------------------------------------------------------- - 4.817387 slack (MET) + 4.964427 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7574,10 +7266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 1.273495 0.932606 2.932606 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.273797 0.000000 2.932606 ^ gpio_ib_mode_sel[25] (out) - 2.932606 data arrival time + 9 0.318314 1.068295 0.785354 2.785354 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.068451 0.000000 2.785354 ^ gpio_dm0[28] (out) + 2.785354 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7587,13 +7279,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932606 data arrival time + -2.785354 data arrival time --------------------------------------------------------------------------------------------- - 4.817394 slack (MET) + 4.964646 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7602,10 +7294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 1.273421 0.932543 2.932543 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.273514 0.000000 2.932543 ^ gpio_out[18] (out) - 2.932543 data arrival time + 9 0.317896 1.067332 0.785286 2.785286 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.067575 0.000000 2.785286 ^ gpio_dm0[33] (out) + 2.785286 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7615,13 +7307,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932543 data arrival time + -2.785286 data arrival time --------------------------------------------------------------------------------------------- - 4.817458 slack (MET) + 4.964714 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7630,10 +7322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 1.271537 0.932505 2.932505 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.271666 0.000000 2.932505 ^ gpio_dm2[17] (out) - 2.932505 data arrival time + 9 0.317896 1.067332 0.785219 2.785218 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.067573 0.000000 2.785218 ^ gpio_analog_en[33] (out) + 2.785218 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7643,13 +7335,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932505 data arrival time + -2.785218 data arrival time --------------------------------------------------------------------------------------------- - 4.817495 slack (MET) + 4.964782 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7658,10 +7350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 1.274659 0.932438 2.932438 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.274772 0.000000 2.932438 ^ gpio_holdover[28] (out) - 2.932438 data arrival time + 9 0.319433 1.071519 0.785133 2.785133 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.071568 0.000000 2.785133 ^ gpio_analog_sel[29] (out) + 2.785133 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7671,13 +7363,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932438 data arrival time + -2.785133 data arrival time --------------------------------------------------------------------------------------------- - 4.817562 slack (MET) + 4.964867 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7686,10 +7378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 1.277459 0.932426 2.932426 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.277532 0.000000 2.932426 ^ gpio_vtrip_sel[29] (out) - 2.932426 data arrival time + 9 0.317896 1.067332 0.785055 2.785055 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.067567 0.000000 2.785055 ^ gpio_slow_sel[33] (out) + 2.785055 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7699,13 +7391,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932426 data arrival time + -2.785055 data arrival time --------------------------------------------------------------------------------------------- - 4.817574 slack (MET) + 4.964945 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7714,10 +7406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 1.272824 0.932401 2.932401 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.272868 0.000000 2.932401 ^ gpio_holdover[38] (out) - 2.932401 data arrival time + 9 0.319433 1.071519 0.784938 2.784938 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.071565 0.000000 2.784938 ^ gpio_holdover[29] (out) + 2.784938 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7727,13 +7419,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932401 data arrival time + -2.784938 data arrival time --------------------------------------------------------------------------------------------- - 4.817599 slack (MET) + 4.965062 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7742,10 +7434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 1.271142 0.932210 2.932210 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.271274 0.000000 2.932210 ^ gpio_dm2[16] (out) - 2.932210 data arrival time + 9 0.319790 1.072749 0.784744 2.784744 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.072782 0.000000 2.784744 ^ gpio_vtrip_sel[26] (out) + 2.784744 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7755,13 +7447,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932210 data arrival time + -2.784744 data arrival time --------------------------------------------------------------------------------------------- - 4.817790 slack (MET) + 4.965256 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7770,10 +7462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 1.273406 0.932186 2.932186 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.273525 0.000000 2.932186 ^ gpio_out[33] (out) - 2.932186 data arrival time + 9 0.317475 1.065596 0.784676 2.784676 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.065806 0.000000 2.784676 ^ gpio_slow_sel[27] (out) + 2.784676 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7783,13 +7475,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932186 data arrival time + -2.784676 data arrival time --------------------------------------------------------------------------------------------- - 4.817814 slack (MET) + 4.965324 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7798,10 +7490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 1.278855 0.932034 2.932034 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.278890 0.000000 2.932034 ^ gpio_ib_mode_sel[32] (out) - 2.932034 data arrival time + 9 0.318314 1.068295 0.784540 2.784539 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.068429 0.000000 2.784539 ^ gpio_analog_pol[28] (out) + 2.784539 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7811,13 +7503,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932034 data arrival time + -2.784539 data arrival time --------------------------------------------------------------------------------------------- - 4.817966 slack (MET) + 4.965460 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7826,10 +7518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 1.275563 0.932021 2.932021 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.275661 0.000000 2.932021 ^ gpio_out[30] (out) - 2.932021 data arrival time + 9 0.319790 1.072749 0.784398 2.784398 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.072778 0.000000 2.784398 ^ gpio_ib_mode_sel[26] (out) + 2.784398 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7839,13 +7531,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.932021 data arrival time + -2.784398 data arrival time --------------------------------------------------------------------------------------------- - 4.817979 slack (MET) + 4.965602 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7854,10 +7546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 1.277968 0.931850 2.931850 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.278020 0.000000 2.931850 ^ gpio_ib_mode_sel[27] (out) - 2.931850 data arrival time + 9 0.319790 1.072749 0.784226 2.784226 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.072776 0.000000 2.784226 ^ gpio_oeb[26] (out) + 2.784226 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7867,13 +7559,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931850 data arrival time + -2.784226 data arrival time --------------------------------------------------------------------------------------------- - 4.818150 slack (MET) + 4.965774 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7882,10 +7574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 1.273438 0.931841 2.931842 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.273582 0.000000 2.931842 ^ gpio_holdover[24] (out) - 2.931842 data arrival time + 9 0.317475 1.065596 0.783924 2.783924 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.065782 0.000000 2.783924 ^ gpio_analog_en[27] (out) + 2.783924 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7895,13 +7587,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931842 data arrival time + -2.783924 data arrival time --------------------------------------------------------------------------------------------- - 4.818159 slack (MET) + 4.966076 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7910,10 +7602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 1.271537 0.931786 2.931786 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.271650 0.000000 2.931786 ^ gpio_holdover[17] (out) - 2.931786 data arrival time + 9 0.319433 1.071519 0.783824 2.783824 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.071550 0.000000 2.783824 ^ gpio_vtrip_sel[29] (out) + 2.783824 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7923,13 +7615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931786 data arrival time + -2.783824 data arrival time --------------------------------------------------------------------------------------------- - 4.818214 slack (MET) + 4.966176 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7938,10 +7630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 1.268495 0.931770 2.931770 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.268844 0.000000 2.931770 ^ gpio_analog_sel[13] (out) - 2.931770 data arrival time + 9 0.317896 1.067332 0.783789 2.783789 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.067526 0.000000 2.783789 ^ gpio_analog_sel[33] (out) + 2.783789 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7951,13 +7643,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931770 data arrival time + -2.783789 data arrival time --------------------------------------------------------------------------------------------- - 4.818230 slack (MET) + 4.966211 slack (MET) Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[28] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7966,10 +7658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 1.274659 0.931698 2.931698 ^ gpio_loopback_zero[28] (in) + 9 0.318314 1.068295 0.783770 2.783770 ^ gpio_loopback_zero[28] (in) gpio_loopback_zero[28] (net) - 1.274756 0.000000 2.931698 ^ gpio_out[28] (out) - 2.931698 data arrival time + 1.068410 0.000000 2.783770 ^ gpio_analog_sel[28] (out) + 2.783770 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7979,13 +7671,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931698 data arrival time + -2.783770 data arrival time --------------------------------------------------------------------------------------------- - 4.818302 slack (MET) + 4.966229 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7994,10 +7686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 1.276025 0.931544 2.931544 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.276093 0.000000 2.931544 ^ gpio_vtrip_sel[34] (out) - 2.931544 data arrival time + 9 0.317475 1.065596 0.783741 2.783741 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.065777 0.000000 2.783741 ^ gpio_dm0[27] (out) + 2.783741 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8007,13 +7699,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931544 data arrival time + -2.783741 data arrival time --------------------------------------------------------------------------------------------- - 4.818457 slack (MET) + 4.966259 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8022,10 +7714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 1.271142 0.931490 2.931489 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.271258 0.000000 2.931489 ^ gpio_holdover[16] (out) - 2.931489 data arrival time + 9 0.319433 1.071519 0.783477 2.783477 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.071546 0.000000 2.783477 ^ gpio_ib_mode_sel[29] (out) + 2.783477 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8035,13 +7727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931489 data arrival time + -2.783477 data arrival time --------------------------------------------------------------------------------------------- - 4.818510 slack (MET) + 4.966523 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8050,10 +7742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 1.278743 0.931358 2.931358 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.278772 0.000000 2.931358 ^ gpio_ib_mode_sel[37] (out) - 2.931358 data arrival time + 9 0.317475 1.065596 0.783415 2.783415 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.065767 0.000000 2.783415 ^ gpio_analog_pol[27] (out) + 2.783415 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8063,13 +7755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931358 data arrival time + -2.783415 data arrival time --------------------------------------------------------------------------------------------- - 4.818642 slack (MET) + 4.966585 slack (MET) Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8078,10 +7770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 1.277459 0.931349 2.931349 ^ gpio_loopback_zero[29] (in) + 9 0.319433 1.071519 0.783305 2.783305 ^ gpio_loopback_zero[29] (in) gpio_loopback_zero[29] (net) - 1.277515 0.000000 2.931349 ^ gpio_ib_mode_sel[29] (out) - 2.931349 data arrival time + 1.071544 0.000000 2.783305 ^ gpio_oeb[29] (out) + 2.783305 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8091,13 +7783,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931349 data arrival time + -2.783305 data arrival time --------------------------------------------------------------------------------------------- - 4.818651 slack (MET) + 4.966695 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8106,10 +7798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 1.269198 0.931312 2.931312 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.269227 0.000000 2.931312 ^ gpio_slow_sel[41] (out) - 2.931312 data arrival time + 9 0.317222 1.064546 0.783235 2.783236 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.064706 0.000000 2.783236 ^ gpio_slow_sel[32] (out) + 2.783236 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8119,13 +7811,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931312 data arrival time + -2.783236 data arrival time --------------------------------------------------------------------------------------------- - 4.818688 slack (MET) + 4.966764 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8134,10 +7826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 1.269198 0.931257 2.931257 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.269226 0.000000 2.931257 ^ gpio_dm1[41] (out) - 2.931257 data arrival time + 9 0.318314 1.068295 0.782750 2.782750 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.068387 0.000000 2.782750 ^ gpio_holdover[28] (out) + 2.782750 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8147,13 +7839,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931257 data arrival time + -2.782750 data arrival time --------------------------------------------------------------------------------------------- - 4.818743 slack (MET) + 4.967250 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8162,10 +7854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 1.269391 0.931193 2.931193 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.269529 0.000000 2.931193 ^ gpio_analog_sel[14] (out) - 2.931193 data arrival time + 9 0.319178 1.071355 0.782755 2.782755 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.071420 0.000000 2.782755 ^ gpio_vtrip_sel[25] (out) + 2.782755 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8175,13 +7867,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931193 data arrival time + -2.782755 data arrival time --------------------------------------------------------------------------------------------- - 4.818807 slack (MET) + 4.967246 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8190,10 +7882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 1.275796 0.931197 2.931197 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.275862 0.000000 2.931197 ^ gpio_vtrip_sel[31] (out) - 2.931197 data arrival time + 9 0.317222 1.064546 0.782302 2.782302 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.064681 0.000000 2.782302 ^ gpio_analog_en[32] (out) + 2.782302 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8203,13 +7895,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931197 data arrival time + -2.782302 data arrival time --------------------------------------------------------------------------------------------- - 4.818803 slack (MET) + 4.967698 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8218,10 +7910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 1.269198 0.931187 2.931187 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.269226 0.000000 2.931187 ^ gpio_analog_en[41] (out) - 2.931187 data arrival time + 9 0.317896 1.067332 0.782202 2.782202 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.067480 0.000000 2.782202 ^ gpio_holdover[33] (out) + 2.782202 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8231,13 +7923,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931187 data arrival time + -2.782202 data arrival time --------------------------------------------------------------------------------------------- - 4.818813 slack (MET) + 4.967798 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8246,10 +7938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 1.272824 0.931166 2.931166 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.272853 0.000000 2.931166 ^ gpio_out[38] (out) - 2.931166 data arrival time + 9 0.317222 1.064546 0.782084 2.782084 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.064675 0.000000 2.782084 ^ gpio_dm0[32] (out) + 2.782084 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8259,13 +7951,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931166 data arrival time + -2.782084 data arrival time --------------------------------------------------------------------------------------------- - 4.818833 slack (MET) + 4.967916 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8274,10 +7966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 1.271794 0.931147 2.931147 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.271853 0.000000 2.931147 ^ gpio_vtrip_sel[43] (out) - 2.931147 data arrival time + 9 0.319178 1.071355 0.781985 2.781985 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.071407 0.000000 2.781985 ^ gpio_ib_mode_sel[25] (out) + 2.781985 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8287,13 +7979,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931147 data arrival time + -2.781985 data arrival time --------------------------------------------------------------------------------------------- - 4.818853 slack (MET) + 4.968015 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8302,10 +7994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 1.269198 0.931127 2.931127 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.269225 0.000000 2.931127 ^ gpio_dm0[41] (out) - 2.931127 data arrival time + 9 0.317222 1.064546 0.781760 2.781760 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.064667 0.000000 2.781760 ^ gpio_analog_pol[32] (out) + 2.781760 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8315,13 +8007,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931127 data arrival time + -2.781760 data arrival time --------------------------------------------------------------------------------------------- - 4.818872 slack (MET) + 4.968240 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8330,10 +8022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 1.268932 0.931120 2.931120 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.268961 0.000000 2.931120 ^ gpio_slow_sel[40] (out) - 2.931120 data arrival time + 9 0.317475 1.065596 0.781431 2.781431 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.065714 0.000000 2.781431 ^ gpio_analog_sel[27] (out) + 2.781431 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8343,13 +8035,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931120 data arrival time + -2.781431 data arrival time --------------------------------------------------------------------------------------------- - 4.818880 slack (MET) + 4.968569 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8358,10 +8050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 1.273438 0.931102 2.931102 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.273565 0.000000 2.931102 ^ gpio_out[24] (out) - 2.931102 data arrival time + 9 0.317475 1.065596 0.780365 2.780365 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.065690 0.000000 2.780365 ^ gpio_holdover[27] (out) + 2.780365 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8371,13 +8063,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931102 data arrival time + -2.780365 data arrival time --------------------------------------------------------------------------------------------- - 4.818898 slack (MET) + 4.969635 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8386,10 +8078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 1.271537 0.931082 2.931082 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.271635 0.000000 2.931082 ^ gpio_out[17] (out) - 2.931082 data arrival time + 9 0.315538 1.059378 0.780350 2.780350 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.059640 0.000000 2.780350 ^ gpio_slow_sel[24] (out) + 2.780350 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8399,13 +8091,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931082 data arrival time + -2.780350 data arrival time --------------------------------------------------------------------------------------------- - 4.818918 slack (MET) + 4.969650 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8414,10 +8106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 1.268932 0.931065 2.931065 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.268960 0.000000 2.931065 ^ gpio_dm1[40] (out) - 2.931065 data arrival time + 9 0.319178 1.071355 0.780022 2.780022 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.071381 0.000000 2.780022 ^ gpio_oeb[25] (out) + 2.780022 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8427,13 +8119,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931065 data arrival time + -2.780022 data arrival time --------------------------------------------------------------------------------------------- - 4.818935 slack (MET) + 4.969978 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8442,10 +8134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 1.269198 0.931049 2.931049 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.269224 0.000000 2.931049 ^ gpio_analog_pol[41] (out) - 2.931049 data arrival time + 9 0.315538 1.059378 0.779817 2.779817 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.059621 0.000000 2.779817 ^ gpio_analog_en[24] (out) + 2.779817 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8455,13 +8147,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.931049 data arrival time + -2.779817 data arrival time --------------------------------------------------------------------------------------------- - 4.818952 slack (MET) + 4.970183 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8470,10 +8162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 1.268932 0.930994 2.930995 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.268959 0.000000 2.930995 ^ gpio_analog_en[40] (out) - 2.930995 data arrival time + 9 0.315538 1.059378 0.779622 2.779622 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.059614 0.000000 2.779622 ^ gpio_dm0[24] (out) + 2.779622 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8483,13 +8175,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930995 data arrival time + -2.779622 data arrival time --------------------------------------------------------------------------------------------- - 4.819006 slack (MET) + 4.970378 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8498,10 +8190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 1.268932 0.930935 2.930935 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.268959 0.000000 2.930935 ^ gpio_dm0[40] (out) - 2.930935 data arrival time + 9 0.315538 1.059378 0.779277 2.779277 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.059602 0.000000 2.779277 ^ gpio_analog_pol[24] (out) + 2.779277 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8511,13 +8203,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930935 data arrival time + -2.779277 data arrival time --------------------------------------------------------------------------------------------- - 4.819065 slack (MET) + 4.970723 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8526,10 +8218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 1.275695 0.930903 2.930903 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.275742 0.000000 2.930903 ^ gpio_vtrip_sel[23] (out) - 2.930903 data arrival time + 9 0.317222 1.064546 0.779160 2.779160 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.064612 0.000000 2.779160 ^ gpio_analog_sel[32] (out) + 2.779160 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8539,13 +8231,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930903 data arrival time + -2.779160 data arrival time --------------------------------------------------------------------------------------------- - 4.819097 slack (MET) + 4.970840 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8554,10 +8246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 1.268932 0.930857 2.930856 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.268958 0.000000 2.930856 ^ gpio_analog_pol[40] (out) - 2.930856 data arrival time + 9 0.314820 1.057034 0.779128 2.779128 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.057326 0.000000 2.779128 ^ gpio_slow_sel[30] (out) + 2.779128 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8567,13 +8259,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930856 data arrival time + -2.779128 data arrival time --------------------------------------------------------------------------------------------- - 4.819143 slack (MET) + 4.970872 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8582,10 +8274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 1.271142 0.930785 2.930785 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.271243 0.000000 2.930785 ^ gpio_out[16] (out) - 2.930785 data arrival time + 9 0.318314 1.068295 0.779048 2.779048 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.068325 0.000000 2.779048 ^ gpio_oeb[28] (out) + 2.779048 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8595,13 +8287,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930785 data arrival time + -2.779048 data arrival time --------------------------------------------------------------------------------------------- - 4.819215 slack (MET) + 4.970952 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8610,10 +8302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 1.269198 0.930613 2.930613 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.269220 0.000000 2.930613 ^ gpio_analog_sel[41] (out) - 2.930613 data arrival time + 9 0.317896 1.067332 0.778950 2.778950 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.067406 0.000000 2.778950 ^ gpio_vtrip_sel[33] (out) + 2.778950 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8623,13 +8315,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930613 data arrival time + -2.778950 data arrival time --------------------------------------------------------------------------------------------- - 4.819387 slack (MET) + 4.971049 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8638,10 +8330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 1.269391 0.930547 2.930547 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.269514 0.000000 2.930547 ^ gpio_dm2[14] (out) - 2.930547 data arrival time + 9 0.318314 1.068295 0.778873 2.778873 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.068323 0.000000 2.778873 ^ gpio_vtrip_sel[28] (out) + 2.778873 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8651,13 +8343,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930547 data arrival time + -2.778873 data arrival time --------------------------------------------------------------------------------------------- - 4.819453 slack (MET) + 4.971127 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8666,10 +8358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 1.269198 0.930494 2.930494 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.269219 0.000000 2.930494 ^ gpio_dm2[41] (out) - 2.930494 data arrival time + 9 0.318314 1.068295 0.778703 2.778703 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.068321 0.000000 2.778703 ^ gpio_ib_mode_sel[28] (out) + 2.778703 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8679,13 +8371,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930494 data arrival time + -2.778703 data arrival time --------------------------------------------------------------------------------------------- - 4.819506 slack (MET) + 4.971297 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8694,10 +8386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 1.268932 0.930421 2.930421 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.268954 0.000000 2.930421 ^ gpio_analog_sel[40] (out) - 2.930421 data arrival time + 9 0.317896 1.067332 0.778705 2.778705 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.067401 0.000000 2.778705 ^ gpio_ib_mode_sel[33] (out) + 2.778705 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8707,13 +8399,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930421 data arrival time + -2.778705 data arrival time --------------------------------------------------------------------------------------------- - 4.819579 slack (MET) + 4.971294 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8722,10 +8414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 1.269198 0.930356 2.930356 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.269217 0.000000 2.930356 ^ gpio_holdover[41] (out) - 2.930356 data arrival time + 9 0.314820 1.057034 0.778631 2.778631 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.057307 0.000000 2.778631 ^ gpio_analog_en[30] (out) + 2.778631 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8735,13 +8427,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930356 data arrival time + -2.778631 data arrival time --------------------------------------------------------------------------------------------- - 4.819644 slack (MET) + 4.971369 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8750,10 +8442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 1.268932 0.930302 2.930302 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.268953 0.000000 2.930302 ^ gpio_dm2[40] (out) - 2.930302 data arrival time + 9 0.317222 1.064546 0.778445 2.778445 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.064600 0.000000 2.778445 ^ gpio_holdover[32] (out) + 2.778445 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8763,13 +8455,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930302 data arrival time + -2.778445 data arrival time --------------------------------------------------------------------------------------------- - 4.819698 slack (MET) + 4.971555 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8778,10 +8470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 1.277590 0.930252 2.930252 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.277624 0.000000 2.930252 ^ gpio_ib_mode_sel[36] (out) - 2.930252 data arrival time + 9 0.314820 1.057034 0.778414 2.778414 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.057299 0.000000 2.778414 ^ gpio_dm0[30] (out) + 2.778414 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8791,13 +8483,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930252 data arrival time + -2.778414 data arrival time --------------------------------------------------------------------------------------------- - 4.819748 slack (MET) + 4.971586 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8806,10 +8498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 1.269198 0.930218 2.930218 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.269216 0.000000 2.930218 ^ gpio_out[41] (out) - 2.930218 data arrival time + 9 0.314820 1.057034 0.778092 2.778092 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.057288 0.000000 2.778092 ^ gpio_analog_pol[30] (out) + 2.778092 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8819,13 +8511,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930218 data arrival time + -2.778092 data arrival time --------------------------------------------------------------------------------------------- - 4.819782 slack (MET) + 4.971909 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8834,10 +8526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 1.268932 0.930164 2.930164 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.268951 0.000000 2.930164 ^ gpio_holdover[40] (out) - 2.930164 data arrival time + 9 0.315122 1.058857 0.778066 2.778066 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.059240 0.000000 2.778066 ^ gpio_slow_sel[34] (out) + 2.778066 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8847,13 +8539,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930164 data arrival time + -2.778066 data arrival time --------------------------------------------------------------------------------------------- - 4.819836 slack (MET) + 4.971934 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8862,10 +8554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 1.275796 0.930122 2.930122 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.275846 0.000000 2.930122 ^ gpio_ib_mode_sel[31] (out) - 2.930122 data arrival time + 9 0.317222 1.064546 0.778025 2.778025 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.064593 0.000000 2.778025 ^ gpio_vtrip_sel[32] (out) + 2.778025 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8875,13 +8567,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930122 data arrival time + -2.778025 data arrival time --------------------------------------------------------------------------------------------- - 4.819878 slack (MET) + 4.971975 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8890,10 +8582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 1.268495 0.930088 2.930088 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.268783 0.000000 2.930088 ^ gpio_dm2[13] (out) - 2.930088 data arrival time + 9 0.317475 1.065596 0.778012 2.778012 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.065646 0.000000 2.778012 ^ gpio_vtrip_sel[27] (out) + 2.778012 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8903,13 +8595,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930088 data arrival time + -2.778012 data arrival time --------------------------------------------------------------------------------------------- - 4.819912 slack (MET) + 4.971988 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8918,10 +8610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 1.268932 0.930026 2.930026 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.268950 0.000000 2.930026 ^ gpio_out[40] (out) - 2.930026 data arrival time + 9 0.317222 1.064546 0.777884 2.777884 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.064591 0.000000 2.777884 ^ gpio_ib_mode_sel[32] (out) + 2.777884 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8931,25 +8623,25 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.930026 data arrival time + -2.777884 data arrival time --------------------------------------------------------------------------------------------- - 4.819974 slack (MET) + 4.972116 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380290 1.275695 0.929874 2.929874 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.275729 0.000000 2.929874 ^ gpio_ib_mode_sel[23] (out) - 2.929874 data arrival time + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 9 0.315122 1.058857 0.777582 2.777582 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.059219 0.000000 2.777582 ^ gpio_analog_en[34] (out) + 2.777582 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8959,13 +8651,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929874 data arrival time + -2.777582 data arrival time --------------------------------------------------------------------------------------------- - 4.820126 slack (MET) + 4.972418 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8974,10 +8666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 1.269391 0.929794 2.929795 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.269497 0.000000 2.929795 ^ gpio_holdover[14] (out) - 2.929795 data arrival time + 9 0.315122 1.058857 0.777538 2.777539 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.059217 0.000000 2.777539 ^ gpio_dm0[34] (out) + 2.777539 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8987,13 +8679,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929795 data arrival time + -2.777539 data arrival time --------------------------------------------------------------------------------------------- - 4.820206 slack (MET) + 4.972462 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9002,10 +8694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 1.269198 0.929738 2.929738 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.269213 0.000000 2.929738 ^ gpio_vtrip_sel[41] (out) - 2.929738 data arrival time + 9 0.315122 1.058857 0.777477 2.777477 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.059214 0.000000 2.777477 ^ gpio_analog_pol[34] (out) + 2.777477 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9015,13 +8707,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929738 data arrival time + -2.777477 data arrival time --------------------------------------------------------------------------------------------- - 4.820262 slack (MET) + 4.972523 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9030,10 +8722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 1.273421 0.929693 2.929693 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.273467 0.000000 2.929693 ^ gpio_vtrip_sel[18] (out) - 2.929693 data arrival time + 9 0.317475 1.065596 0.777250 2.777250 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.065635 0.000000 2.777250 ^ gpio_ib_mode_sel[27] (out) + 2.777250 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9043,13 +8735,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929693 data arrival time + -2.777250 data arrival time --------------------------------------------------------------------------------------------- - 4.820307 slack (MET) + 4.972750 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9058,10 +8750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 1.268932 0.929546 2.929546 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.268946 0.000000 2.929546 ^ gpio_vtrip_sel[40] (out) - 2.929546 data arrival time + 9 0.315122 1.058857 0.777131 2.777131 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.059200 0.000000 2.777131 ^ gpio_analog_sel[34] (out) + 2.777131 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9071,13 +8763,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929546 data arrival time + -2.777131 data arrival time --------------------------------------------------------------------------------------------- - 4.820455 slack (MET) + 4.972869 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9086,10 +8778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 1.269198 0.929540 2.929540 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.269211 0.000000 2.929540 ^ gpio_ib_mode_sel[41] (out) - 2.929540 data arrival time + 9 0.315122 1.058857 0.776931 2.776931 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.059191 0.000000 2.776931 ^ gpio_holdover[34] (out) + 2.776931 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9099,13 +8791,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929540 data arrival time + -2.776931 data arrival time --------------------------------------------------------------------------------------------- - 4.820460 slack (MET) + 4.973069 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9114,10 +8806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 1.273406 0.929501 2.929501 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.273473 0.000000 2.929501 ^ gpio_vtrip_sel[33] (out) - 2.929501 data arrival time + 9 0.315538 1.059378 0.776718 2.776718 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.059525 0.000000 2.776718 ^ gpio_analog_sel[24] (out) + 2.776718 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9127,13 +8819,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929501 data arrival time + -2.776718 data arrival time --------------------------------------------------------------------------------------------- - 4.820499 slack (MET) + 4.973282 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9142,10 +8834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 1.272824 0.929485 2.929485 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.272838 0.000000 2.929485 ^ gpio_vtrip_sel[38] (out) - 2.929485 data arrival time + 9 0.317222 1.064546 0.776565 2.776565 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.064573 0.000000 2.776565 ^ gpio_oeb[32] (out) + 2.776565 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9155,13 +8847,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929485 data arrival time + -2.776565 data arrival time --------------------------------------------------------------------------------------------- - 4.820515 slack (MET) + 4.973435 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9170,10 +8862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 1.271794 0.929457 2.929457 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.271830 0.000000 2.929457 ^ gpio_ib_mode_sel[43] (out) - 2.929457 data arrival time + 9 0.315122 1.058857 0.776524 2.776524 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.059175 0.000000 2.776524 ^ gpio_vtrip_sel[34] (out) + 2.776524 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9183,13 +8875,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929457 data arrival time + -2.776524 data arrival time --------------------------------------------------------------------------------------------- - 4.820543 slack (MET) + 4.973475 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9198,10 +8890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 1.268932 0.929348 2.929348 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.268945 0.000000 2.929348 ^ gpio_ib_mode_sel[40] (out) - 2.929348 data arrival time + 9 0.314820 1.057034 0.776124 2.776124 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.057222 0.000000 2.776124 ^ gpio_analog_sel[30] (out) + 2.776124 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9211,13 +8903,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929348 data arrival time + -2.776124 data arrival time --------------------------------------------------------------------------------------------- - 4.820652 slack (MET) + 4.973876 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9226,10 +8918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 1.275563 0.929333 2.929333 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.275615 0.000000 2.929333 ^ gpio_vtrip_sel[30] (out) - 2.929333 data arrival time + 9 0.317896 1.067332 0.775836 2.775836 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.067359 0.000000 2.775836 ^ gpio_oeb[33] (out) + 2.775836 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9239,13 +8931,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929333 data arrival time + -2.775836 data arrival time --------------------------------------------------------------------------------------------- - 4.820667 slack (MET) + 4.974164 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9254,10 +8946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 1.272824 0.929287 2.929287 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.272836 0.000000 2.929287 ^ gpio_ib_mode_sel[38] (out) - 2.929287 data arrival time + 9 0.315122 1.058857 0.775339 2.775339 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.059129 0.000000 2.775339 ^ gpio_ib_mode_sel[34] (out) + 2.775339 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9267,13 +8959,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929287 data arrival time + -2.775339 data arrival time --------------------------------------------------------------------------------------------- - 4.820714 slack (MET) + 4.974661 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9282,10 +8974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 1.275563 0.929158 2.929158 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.275612 0.000000 2.929158 ^ gpio_ib_mode_sel[30] (out) - 2.929158 data arrival time + 9 0.315538 1.059378 0.775207 2.775207 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.059487 0.000000 2.775207 ^ gpio_holdover[24] (out) + 2.775207 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9295,13 +8987,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929158 data arrival time + -2.775207 data arrival time --------------------------------------------------------------------------------------------- - 4.820843 slack (MET) + 4.974793 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9310,10 +9002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 1.273990 0.929148 2.929148 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.274014 0.000000 2.929148 ^ gpio_vtrip_sel[0] (out) - 2.929148 data arrival time + 9 0.317475 1.065596 0.774855 2.774855 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.065609 0.000000 2.774855 ^ gpio_oeb[27] (out) + 2.774855 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9323,13 +9015,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929148 data arrival time + -2.774855 data arrival time --------------------------------------------------------------------------------------------- - 4.820852 slack (MET) + 4.975145 slack (MET) Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9338,10 +9030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 1.276025 0.929127 2.929127 ^ gpio_loopback_zero[34] (in) + 9 0.315122 1.058857 0.773764 2.773764 ^ gpio_loopback_zero[34] (in) gpio_loopback_zero[34] (net) - 1.276059 0.000000 2.929127 ^ gpio_ib_mode_sel[34] (out) - 2.929127 data arrival time + 1.059075 0.000000 2.773764 ^ gpio_oeb[34] (out) + 2.773764 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9351,13 +9043,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929127 data arrival time + -2.773764 data arrival time --------------------------------------------------------------------------------------------- - 4.820873 slack (MET) + 4.976235 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9366,10 +9058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 1.274659 0.929118 2.929118 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.274712 0.000000 2.929118 ^ gpio_ib_mode_sel[28] (out) - 2.929118 data arrival time + 9 0.314820 1.057034 0.773574 2.773574 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.057152 0.000000 2.773574 ^ gpio_holdover[30] (out) + 2.773574 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9379,13 +9071,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929118 data arrival time + -2.773574 data arrival time --------------------------------------------------------------------------------------------- - 4.820882 slack (MET) + 4.976426 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9394,10 +9086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 1.269391 0.929054 2.929054 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.269482 0.000000 2.929054 ^ gpio_out[14] (out) - 2.929054 data arrival time + 9 0.313051 1.051265 0.773410 2.773411 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.051529 0.000000 2.773411 ^ gpio_slow_sel[8] (out) + 2.773411 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9407,13 +9099,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.929054 data arrival time + -2.773411 data arrival time --------------------------------------------------------------------------------------------- - 4.820946 slack (MET) + 4.976590 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9422,10 +9114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 1.273990 0.928779 2.928779 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.274011 0.000000 2.928779 ^ gpio_ib_mode_sel[0] (out) - 2.928779 data arrival time + 9 0.313051 1.051265 0.773312 2.773312 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.051525 0.000000 2.773312 ^ gpio_analog_en[8] (out) + 2.773312 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9435,13 +9127,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928779 data arrival time + -2.773312 data arrival time --------------------------------------------------------------------------------------------- - 4.821221 slack (MET) + 4.976687 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9450,10 +9142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 1.273421 0.928662 2.928662 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.273454 0.000000 2.928662 ^ gpio_ib_mode_sel[18] (out) - 2.928662 data arrival time + 9 0.314549 1.054648 0.773170 2.773170 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.054672 0.000000 2.773170 ^ gpio_analog_pol[2] (out) + 2.773170 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9463,13 +9155,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928662 data arrival time + -2.773170 data arrival time --------------------------------------------------------------------------------------------- - 4.821338 slack (MET) + 4.976830 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9478,10 +9170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 1.268495 0.928601 2.928601 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.268734 0.000000 2.928601 ^ gpio_holdover[13] (out) - 2.928601 data arrival time + 9 0.313051 1.051265 0.772881 2.772881 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.051510 0.000000 2.772881 ^ gpio_dm0[8] (out) + 2.772881 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9491,13 +9183,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928601 data arrival time + -2.772881 data arrival time --------------------------------------------------------------------------------------------- - 4.821399 slack (MET) + 4.977119 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9506,10 +9198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 1.273438 0.928419 2.928419 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.273511 0.000000 2.928419 ^ gpio_vtrip_sel[24] (out) - 2.928419 data arrival time + 9 0.314549 1.054648 0.772823 2.772823 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.054668 0.000000 2.772823 ^ gpio_dm0[2] (out) + 2.772823 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9519,13 +9211,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.928419 data arrival time + -2.772823 data arrival time --------------------------------------------------------------------------------------------- - 4.821580 slack (MET) + 4.977177 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9534,10 +9226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 1.268495 0.927860 2.927860 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.268711 0.000000 2.927860 ^ gpio_out[13] (out) - 2.927860 data arrival time + 9 0.314549 1.054648 0.772824 2.772824 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.054668 0.000000 2.772824 ^ gpio_slow_sel[2] (out) + 2.772824 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9547,13 +9239,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927860 data arrival time + -2.772824 data arrival time --------------------------------------------------------------------------------------------- - 4.822140 slack (MET) + 4.977176 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9562,10 +9254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 1.274659 0.927670 2.927670 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.274693 0.000000 2.927670 ^ gpio_vtrip_sel[28] (out) - 2.927670 data arrival time + 9 0.313051 1.051265 0.772815 2.772815 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.051508 0.000000 2.772815 ^ gpio_analog_pol[8] (out) + 2.772815 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9575,13 +9267,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927670 data arrival time + -2.772815 data arrival time --------------------------------------------------------------------------------------------- - 4.822330 slack (MET) + 4.977185 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9590,10 +9282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 1.271142 0.927630 2.927630 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.271189 0.000000 2.927630 ^ gpio_vtrip_sel[16] (out) - 2.927630 data arrival time + 9 0.314549 1.054648 0.772733 2.772733 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.054667 0.000000 2.772733 ^ gpio_analog_en[2] (out) + 2.772733 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9603,13 +9295,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927630 data arrival time + -2.772733 data arrival time --------------------------------------------------------------------------------------------- - 4.822370 slack (MET) + 4.977267 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9618,10 +9310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 1.271537 0.927603 2.927603 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.271578 0.000000 2.927603 ^ gpio_vtrip_sel[17] (out) - 2.927603 data arrival time + 9 0.313043 1.050539 0.772406 2.772406 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.050679 0.000000 2.772406 ^ gpio_slow_sel[10] (out) + 2.772406 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9631,13 +9323,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927603 data arrival time + -2.772406 data arrival time --------------------------------------------------------------------------------------------- - 4.822397 slack (MET) + 4.977594 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9646,10 +9338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 1.273438 0.927346 2.927346 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.273494 0.000000 2.927346 ^ gpio_ib_mode_sel[24] (out) - 2.927346 data arrival time + 9 0.313798 1.052801 0.772315 2.772315 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.052874 0.000000 2.772315 ^ gpio_slow_sel[3] (out) + 2.772315 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9659,13 +9351,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927346 data arrival time + -2.772315 data arrival time --------------------------------------------------------------------------------------------- - 4.822653 slack (MET) + 4.977685 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9674,10 +9366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 1.273406 0.927151 2.927151 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.273440 0.000000 2.927151 ^ gpio_ib_mode_sel[33] (out) - 2.927151 data arrival time + 9 0.314549 1.054648 0.772238 2.772238 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.054663 0.000000 2.772238 ^ gpio_analog_sel[2] (out) + 2.772238 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9687,13 +9379,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.927151 data arrival time + -2.772238 data arrival time --------------------------------------------------------------------------------------------- - 4.822849 slack (MET) + 4.977762 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9701,11 +9393,11 @@ Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.378937 1.271142 0.926600 2.926600 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.271176 0.000000 2.926600 ^ gpio_ib_mode_sel[16] (out) - 2.926600 data arrival time + 2.000000 2.000000 ^ input external delay + 9 0.315538 1.059378 0.772240 2.772240 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.059429 0.000000 2.772240 ^ gpio_vtrip_sel[24] (out) + 2.772240 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9715,13 +9407,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.926600 data arrival time + -2.772240 data arrival time --------------------------------------------------------------------------------------------- - 4.823400 slack (MET) + 4.977760 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9730,10 +9422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 1.271537 0.926575 2.926575 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.271566 0.000000 2.926575 ^ gpio_ib_mode_sel[17] (out) - 2.926575 data arrival time + 9 0.313798 1.052801 0.772223 2.772223 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.052872 0.000000 2.772223 ^ gpio_analog_en[3] (out) + 2.772223 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9743,13 +9435,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.926575 data arrival time + -2.772223 data arrival time --------------------------------------------------------------------------------------------- - 4.823425 slack (MET) + 4.977777 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9758,10 +9450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 1.269391 0.926466 2.926466 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.269439 0.000000 2.926466 ^ gpio_vtrip_sel[14] (out) - 2.926466 data arrival time + 9 0.313798 1.052801 0.772182 2.772182 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.052871 0.000000 2.772182 ^ gpio_dm0[3] (out) + 2.772182 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9771,13 +9463,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.926466 data arrival time + -2.772182 data arrival time --------------------------------------------------------------------------------------------- - 4.823534 slack (MET) + 4.977818 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9786,10 +9478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 1.268495 0.923958 2.923958 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.268610 0.000000 2.923958 ^ gpio_vtrip_sel[13] (out) - 2.923958 data arrival time + 9 0.315538 1.059378 0.772182 2.772182 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.059428 0.000000 2.772182 ^ gpio_oeb[24] (out) + 2.772182 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9799,13 +9491,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.923958 data arrival time + -2.772182 data arrival time --------------------------------------------------------------------------------------------- - 4.826042 slack (MET) + 4.977818 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9814,10 +9506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 1.269391 0.923944 2.923944 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.269410 0.000000 2.923944 ^ gpio_ib_mode_sel[14] (out) - 2.923944 data arrival time + 9 0.313798 1.052801 0.772122 2.772122 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.052870 0.000000 2.772122 ^ gpio_analog_pol[3] (out) + 2.772122 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9827,13 +9519,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.923944 data arrival time + -2.772122 data arrival time --------------------------------------------------------------------------------------------- - 4.826055 slack (MET) + 4.977878 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9842,10 +9534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 1.268495 0.923681 2.923681 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.268604 0.000000 2.923681 ^ gpio_ib_mode_sel[13] (out) - 2.923681 data arrival time + 9 0.315538 1.059378 0.772097 2.772097 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.059427 0.000000 2.772097 ^ gpio_ib_mode_sel[24] (out) + 2.772097 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9855,13 +9547,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.923681 data arrival time + -2.772097 data arrival time --------------------------------------------------------------------------------------------- - 4.826319 slack (MET) + 4.977903 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9870,10 +9562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 1.057180 0.775784 2.775784 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.057332 0.000000 2.775784 ^ gpio_analog_en[12] (out) - 2.775784 data arrival time + 9 0.312538 1.049194 0.772084 2.772084 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.049403 0.000000 2.772084 ^ gpio_slow_sel[7] (out) + 2.772084 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9883,13 +9575,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.775784 data arrival time + -2.772084 data arrival time --------------------------------------------------------------------------------------------- - 4.974216 slack (MET) + 4.977916 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9898,10 +9590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 1.057180 0.775631 2.775631 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.057328 0.000000 2.775631 ^ gpio_slow_sel[12] (out) - 2.775631 data arrival time + 9 0.314549 1.054648 0.772046 2.772047 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.054661 0.000000 2.772047 ^ gpio_holdover[2] (out) + 2.772047 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9911,13 +9603,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.775631 data arrival time + -2.772047 data arrival time --------------------------------------------------------------------------------------------- - 4.974369 slack (MET) + 4.977953 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9926,10 +9618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 1.057180 0.775483 2.775483 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.057324 0.000000 2.775483 ^ gpio_dm0[12] (out) - 2.775483 data arrival time + 9 0.312042 1.048247 0.772030 2.772030 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.048624 0.000000 2.772030 ^ gpio_slow_sel[5] (out) + 2.772030 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9939,13 +9631,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.775483 data arrival time + -2.772030 data arrival time --------------------------------------------------------------------------------------------- - 4.974517 slack (MET) + 4.977970 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9954,10 +9646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 1.057180 0.775431 2.775431 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.057323 0.000000 2.775431 ^ gpio_analog_pol[12] (out) - 2.775431 data arrival time + 9 0.311766 1.047249 0.771744 2.771744 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.047628 0.000000 2.771744 ^ gpio_slow_sel[1] (out) + 2.771744 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9967,13 +9659,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.775431 data arrival time + -2.771744 data arrival time --------------------------------------------------------------------------------------------- - 4.974569 slack (MET) + 4.978256 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9982,10 +9674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 1.057180 0.775063 2.775063 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.057313 0.000000 2.775063 ^ gpio_analog_sel[12] (out) - 2.775063 data arrival time + 9 0.312538 1.049194 0.771677 2.771677 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.049390 0.000000 2.771677 ^ gpio_analog_en[7] (out) + 2.771677 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9995,13 +9687,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.775063 data arrival time + -2.771677 data arrival time --------------------------------------------------------------------------------------------- - 4.974937 slack (MET) + 4.978323 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10010,10 +9702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 1.057180 0.774876 2.774876 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.057308 0.000000 2.774876 ^ gpio_holdover[12] (out) - 2.774876 data arrival time + 9 0.313043 1.050539 0.771667 2.771667 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.050660 0.000000 2.771667 ^ gpio_analog_en[10] (out) + 2.771667 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10023,13 +9715,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.774876 data arrival time + -2.771667 data arrival time --------------------------------------------------------------------------------------------- - 4.975123 slack (MET) + 4.978333 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10038,10 +9730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 1.057180 0.774442 2.774442 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.057298 0.000000 2.774442 ^ gpio_vtrip_sel[12] (out) - 2.774442 data arrival time + 9 0.314549 1.054648 0.771626 2.771626 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.054658 0.000000 2.771626 ^ gpio_vtrip_sel[2] (out) + 2.771626 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10051,13 +9743,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.774442 data arrival time + -2.771626 data arrival time --------------------------------------------------------------------------------------------- - 4.975558 slack (MET) + 4.978374 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10066,10 +9758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 1.050015 0.774124 2.774124 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.050423 0.000000 2.774124 ^ gpio_slow_sel[2] (out) - 2.774124 data arrival time + 9 0.312042 1.048247 0.771494 2.771494 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.048601 0.000000 2.771494 ^ gpio_analog_en[5] (out) + 2.771494 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10079,13 +9771,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.774124 data arrival time + -2.771494 data arrival time --------------------------------------------------------------------------------------------- - 4.975876 slack (MET) + 4.978506 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10094,10 +9786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 1.056126 0.773947 2.773947 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.056143 0.000000 2.773947 ^ gpio_slow_sel[11] (out) - 2.773947 data arrival time + 9 0.313043 1.050539 0.771498 2.771498 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.050656 0.000000 2.771498 ^ gpio_dm0[10] (out) + 2.771498 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10107,13 +9799,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.773947 data arrival time + -2.771498 data arrival time --------------------------------------------------------------------------------------------- - 4.976053 slack (MET) + 4.978502 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10122,10 +9814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 1.056126 0.773849 2.773849 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.056143 0.000000 2.773849 ^ gpio_analog_en[11] (out) - 2.773849 data arrival time + 9 0.313906 1.052431 0.771493 2.771493 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.052452 0.000000 2.771493 ^ gpio_slow_sel[9] (out) + 2.771493 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10135,13 +9827,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.773849 data arrival time + -2.771493 data arrival time --------------------------------------------------------------------------------------------- - 4.976151 slack (MET) + 4.978507 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10150,10 +9842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 1.056126 0.773808 2.773808 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.056142 0.000000 2.773808 ^ gpio_dm0[11] (out) - 2.773808 data arrival time + 9 0.314549 1.054648 0.771485 2.771485 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.054657 0.000000 2.771485 ^ gpio_ib_mode_sel[2] (out) + 2.771485 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10163,13 +9855,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.773808 data arrival time + -2.771485 data arrival time --------------------------------------------------------------------------------------------- - 4.976192 slack (MET) + 4.978515 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10178,10 +9870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 1.056126 0.773748 2.773747 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.056142 0.000000 2.773747 ^ gpio_analog_pol[11] (out) - 2.773747 data arrival time + 9 0.312538 1.049194 0.771458 2.771458 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.049383 0.000000 2.771458 ^ gpio_dm0[7] (out) + 2.771458 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10191,13 +9883,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.773747 data arrival time + -2.771458 data arrival time --------------------------------------------------------------------------------------------- - 4.976253 slack (MET) + 4.978542 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10206,10 +9898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 1.051622 0.773679 2.773679 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.051886 0.000000 2.773679 ^ gpio_slow_sel[8] (out) - 2.773679 data arrival time + 9 0.313043 1.050539 0.771438 2.771439 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.050655 0.000000 2.771439 ^ gpio_analog_pol[10] (out) + 2.771439 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10219,13 +9911,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.773679 data arrival time + -2.771439 data arrival time --------------------------------------------------------------------------------------------- - 4.976321 slack (MET) + 4.978562 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10234,10 +9926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 1.050015 0.773632 2.773632 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.050401 0.000000 2.773632 ^ gpio_analog_en[2] (out) - 2.773632 data arrival time + 9 0.313051 1.051265 0.771422 2.771422 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.051461 0.000000 2.771422 ^ gpio_analog_sel[8] (out) + 2.771422 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10247,13 +9939,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.773632 data arrival time + -2.771422 data arrival time --------------------------------------------------------------------------------------------- - 4.976368 slack (MET) + 4.978578 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10262,10 +9954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 1.051622 0.773581 2.773581 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.051882 0.000000 2.773581 ^ gpio_analog_en[8] (out) - 2.773581 data arrival time + 9 0.312042 1.048247 0.771408 2.771408 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.048598 0.000000 2.771408 ^ gpio_dm0[5] (out) + 2.771408 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10275,13 +9967,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.773581 data arrival time + -2.771408 data arrival time --------------------------------------------------------------------------------------------- - 4.976419 slack (MET) + 4.978592 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10290,10 +9982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 1.056126 0.773390 2.773390 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.056139 0.000000 2.773390 ^ gpio_analog_sel[11] (out) - 2.773390 data arrival time + 9 0.314549 1.054648 0.771325 2.771325 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.054656 0.000000 2.771325 ^ gpio_oeb[2] (out) + 2.771325 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10303,13 +9995,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.773390 data arrival time + -2.771325 data arrival time --------------------------------------------------------------------------------------------- - 4.976610 slack (MET) + 4.978675 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10318,10 +10010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 1.057180 0.773285 2.773285 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.057271 0.000000 2.773285 ^ gpio_ib_mode_sel[12] (out) - 2.773285 data arrival time + 9 0.312854 1.050523 0.771146 2.771147 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.050714 0.000000 2.771147 ^ gpio_slow_sel[4] (out) + 2.771147 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10331,13 +10023,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.773285 data arrival time + -2.771147 data arrival time --------------------------------------------------------------------------------------------- - 4.976715 slack (MET) + 4.978854 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10346,10 +10038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 1.056126 0.773196 2.773196 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.056137 0.000000 2.773196 ^ gpio_holdover[11] (out) - 2.773196 data arrival time + 9 0.313906 1.052431 0.771135 2.771135 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.052448 0.000000 2.771135 ^ gpio_analog_en[9] (out) + 2.771135 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10359,13 +10051,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.773196 data arrival time + -2.771135 data arrival time --------------------------------------------------------------------------------------------- - 4.976804 slack (MET) + 4.978865 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10374,10 +10066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 1.050015 0.773148 2.773148 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.050380 0.000000 2.773148 ^ gpio_dm0[2] (out) - 2.773148 data arrival time + 9 0.311766 1.047249 0.771128 2.771128 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.047601 0.000000 2.771128 ^ gpio_analog_en[1] (out) + 2.771128 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10387,13 +10079,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.773148 data arrival time + -2.771128 data arrival time --------------------------------------------------------------------------------------------- - 4.976852 slack (MET) + 4.978872 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10402,10 +10094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 1.051622 0.773150 2.773150 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.051867 0.000000 2.773150 ^ gpio_dm0[8] (out) - 2.773150 data arrival time + 9 0.312538 1.049194 0.771133 2.771133 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.049373 0.000000 2.771133 ^ gpio_analog_pol[7] (out) + 2.771133 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10415,13 +10107,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.773150 data arrival time + -2.771133 data arrival time --------------------------------------------------------------------------------------------- - 4.976850 slack (MET) + 4.978867 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10430,10 +10122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 1.051622 0.773084 2.773084 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.051864 0.000000 2.773084 ^ gpio_analog_pol[8] (out) - 2.773084 data arrival time + 9 0.313906 1.052431 0.771089 2.771089 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.052448 0.000000 2.771089 ^ gpio_dm0[9] (out) + 2.771089 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10443,13 +10135,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.773084 data arrival time + -2.771089 data arrival time --------------------------------------------------------------------------------------------- - 4.976916 slack (MET) + 4.978912 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10458,10 +10150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 1.051168 0.772873 2.772873 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.051309 0.000000 2.772873 ^ gpio_slow_sel[10] (out) - 2.772873 data arrival time + 9 0.313798 1.052801 0.771079 2.771079 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.052852 0.000000 2.771079 ^ gpio_analog_sel[3] (out) + 2.771079 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10471,13 +10163,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.772873 data arrival time + -2.771079 data arrival time --------------------------------------------------------------------------------------------- - 4.977127 slack (MET) + 4.978921 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10486,10 +10178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 1.056126 0.772771 2.772771 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.056134 0.000000 2.772771 ^ gpio_vtrip_sel[11] (out) - 2.772771 data arrival time + 9 0.313043 1.050539 0.771069 2.771069 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.050646 0.000000 2.771069 ^ gpio_analog_sel[10] (out) + 2.771069 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10499,13 +10191,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.772771 data arrival time + -2.771069 data arrival time --------------------------------------------------------------------------------------------- - 4.977229 slack (MET) + 4.978931 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10514,10 +10206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 1.056126 0.772629 2.772629 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.056134 0.000000 2.772629 ^ gpio_ib_mode_sel[11] (out) - 2.772629 data arrival time + 9 0.312854 1.050523 0.771057 2.771057 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.050712 0.000000 2.771057 ^ gpio_analog_en[4] (out) + 2.771057 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10527,13 +10219,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.772629 data arrival time + -2.771057 data arrival time --------------------------------------------------------------------------------------------- - 4.977371 slack (MET) + 4.978943 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10542,10 +10234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 1.056126 0.772468 2.772468 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.056133 0.000000 2.772468 ^ gpio_oeb[11] (out) - 2.772468 data arrival time + 9 0.313906 1.052431 0.771020 2.771020 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.052447 0.000000 2.771020 ^ gpio_analog_pol[9] (out) + 2.771020 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10555,13 +10247,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.772468 data arrival time + -2.771020 data arrival time --------------------------------------------------------------------------------------------- - 4.977532 slack (MET) + 4.978980 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10570,10 +10262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 1.052801 0.772315 2.772315 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.052874 0.000000 2.772315 ^ gpio_slow_sel[3] (out) - 2.772315 data arrival time + 9 0.312854 1.050523 0.771014 2.771014 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.050710 0.000000 2.771014 ^ gpio_dm0[4] (out) + 2.771014 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10583,13 +10275,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.772315 data arrival time + -2.771014 data arrival time --------------------------------------------------------------------------------------------- - 4.977685 slack (MET) + 4.978986 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10598,10 +10290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 1.050015 0.772309 2.772309 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.050344 0.000000 2.772309 ^ gpio_analog_pol[2] (out) - 2.772309 data arrival time + 9 0.312854 1.050523 0.770952 2.770952 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.050708 0.000000 2.770952 ^ gpio_analog_pol[4] (out) + 2.770952 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10611,13 +10303,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.772309 data arrival time + -2.770952 data arrival time --------------------------------------------------------------------------------------------- - 4.977691 slack (MET) + 4.979048 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10626,10 +10318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 1.052801 0.772223 2.772223 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.052872 0.000000 2.772223 ^ gpio_analog_en[3] (out) - 2.772223 data arrival time + 9 0.311785 1.046726 0.770672 2.770672 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.046956 0.000000 2.770672 ^ gpio_slow_sel[6] (out) + 2.770672 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10639,13 +10331,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.772223 data arrival time + -2.770672 data arrival time --------------------------------------------------------------------------------------------- - 4.977777 slack (MET) + 4.979328 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10654,10 +10346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 1.052801 0.772182 2.772182 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.052871 0.000000 2.772182 ^ gpio_dm0[3] (out) - 2.772182 data arrival time + 9 0.313906 1.052431 0.770637 2.770637 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.052444 0.000000 2.770637 ^ gpio_analog_sel[9] (out) + 2.770637 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10667,13 +10359,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.772182 data arrival time + -2.770637 data arrival time --------------------------------------------------------------------------------------------- - 4.977818 slack (MET) + 4.979363 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10682,10 +10374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 1.051168 0.772135 2.772135 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.051290 0.000000 2.772135 ^ gpio_analog_en[10] (out) - 2.772135 data arrival time + 9 0.312854 1.050523 0.770604 2.770604 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.050698 0.000000 2.770604 ^ gpio_analog_sel[4] (out) + 2.770604 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10695,13 +10387,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.772135 data arrival time + -2.770604 data arrival time --------------------------------------------------------------------------------------------- - 4.977865 slack (MET) + 4.979396 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10710,10 +10402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 1.052801 0.772122 2.772122 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.052870 0.000000 2.772122 ^ gpio_analog_pol[3] (out) - 2.772122 data arrival time + 9 0.314820 1.057034 0.770602 2.770602 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.057091 0.000000 2.770602 ^ gpio_vtrip_sel[30] (out) + 2.770602 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10723,13 +10415,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.772122 data arrival time + -2.770602 data arrival time --------------------------------------------------------------------------------------------- - 4.977878 slack (MET) + 4.979398 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10738,10 +10430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 1.049194 0.772084 2.772084 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.049403 0.000000 2.772084 ^ gpio_slow_sel[7] (out) - 2.772084 data arrival time + 9 0.311766 1.047249 0.770575 2.770575 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.047578 0.000000 2.770575 ^ gpio_analog_pol[1] (out) + 2.770575 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10751,13 +10443,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.772084 data arrival time + -2.770575 data arrival time --------------------------------------------------------------------------------------------- - 4.977916 slack (MET) + 4.979425 slack (MET) Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10766,10 +10458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 1.048247 0.772030 2.772030 ^ gpio_loopback_zero[5] (in) + 9 0.312042 1.048247 0.770548 2.770548 ^ gpio_loopback_zero[5] (in) gpio_loopback_zero[5] (net) - 1.048624 0.000000 2.772030 ^ gpio_slow_sel[5] (out) - 2.772030 data arrival time + 1.048562 0.000000 2.770548 ^ gpio_analog_pol[5] (out) + 2.770548 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10779,13 +10471,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.772030 data arrival time + -2.770548 data arrival time --------------------------------------------------------------------------------------------- - 4.977970 slack (MET) + 4.979452 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10794,10 +10486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 1.051168 0.771965 2.771966 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.051286 0.000000 2.771966 ^ gpio_dm0[10] (out) - 2.771966 data arrival time + 9 0.313906 1.052431 0.770414 2.770414 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.052442 0.000000 2.770414 ^ gpio_holdover[9] (out) + 2.770414 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10807,13 +10499,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771966 data arrival time + -2.770414 data arrival time --------------------------------------------------------------------------------------------- - 4.978034 slack (MET) + 4.979587 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10822,10 +10514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 1.051168 0.771906 2.771906 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.051284 0.000000 2.771906 ^ gpio_analog_pol[10] (out) - 2.771906 data arrival time + 9 0.312854 1.050523 0.770403 2.770403 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.050692 0.000000 2.770403 ^ gpio_holdover[4] (out) + 2.770403 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10835,13 +10527,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771906 data arrival time + -2.770403 data arrival time --------------------------------------------------------------------------------------------- - 4.978095 slack (MET) + 4.979597 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10850,10 +10542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 1.047249 0.771744 2.771744 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.047628 0.000000 2.771744 ^ gpio_slow_sel[1] (out) - 2.771744 data arrival time + 9 0.312726 1.049887 0.770393 2.770393 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.050038 0.000000 2.770393 ^ gpio_analog_en[12] (out) + 2.770393 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10863,13 +10555,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771744 data arrival time + -2.770393 data arrival time --------------------------------------------------------------------------------------------- - 4.978256 slack (MET) + 4.979607 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10878,10 +10570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 1.051622 0.771690 2.771690 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.051818 0.000000 2.771690 ^ gpio_analog_sel[8] (out) - 2.771690 data arrival time + 9 0.313798 1.052801 0.770350 2.770350 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.052841 0.000000 2.770350 ^ gpio_holdover[3] (out) + 2.770350 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10891,13 +10583,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771690 data arrival time + -2.770350 data arrival time --------------------------------------------------------------------------------------------- - 4.978311 slack (MET) + 4.979650 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10906,10 +10598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 1.049194 0.771677 2.771677 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.049390 0.000000 2.771677 ^ gpio_analog_en[7] (out) - 2.771677 data arrival time + 9 0.311766 1.047249 0.770295 2.770295 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.047567 0.000000 2.770295 ^ gpio_inp_dis[1] (out) + 2.770295 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10919,13 +10611,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771677 data arrival time + -2.770295 data arrival time --------------------------------------------------------------------------------------------- - 4.978323 slack (MET) + 4.979705 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10934,10 +10626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 1.051168 0.771537 2.771537 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.051275 0.000000 2.771537 ^ gpio_analog_sel[10] (out) - 2.771537 data arrival time + 9 0.312726 1.049887 0.770234 2.770234 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.050034 0.000000 2.770234 ^ gpio_slow_sel[12] (out) + 2.770234 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10947,13 +10639,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771537 data arrival time + -2.770234 data arrival time --------------------------------------------------------------------------------------------- - 4.978463 slack (MET) + 4.979765 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10962,10 +10654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 1.057180 0.771529 2.771529 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.057238 0.000000 2.771529 ^ gpio_oeb[12] (out) - 2.771529 data arrival time + 9 0.311785 1.046726 0.770180 2.770180 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.046940 0.000000 2.770180 ^ gpio_analog_en[6] (out) + 2.770180 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10975,13 +10667,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771529 data arrival time + -2.770180 data arrival time --------------------------------------------------------------------------------------------- - 4.978471 slack (MET) + 4.979820 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10990,10 +10682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 1.048247 0.771494 2.771494 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.048601 0.000000 2.771494 ^ gpio_analog_en[5] (out) - 2.771494 data arrival time + 9 0.312726 1.049887 0.770093 2.770093 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.050030 0.000000 2.770093 ^ gpio_dm0[12] (out) + 2.770093 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11003,13 +10695,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771494 data arrival time + -2.770093 data arrival time --------------------------------------------------------------------------------------------- - 4.978506 slack (MET) + 4.979907 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11018,10 +10710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 1.052431 0.771494 2.771494 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.052452 0.000000 2.771494 ^ gpio_slow_sel[9] (out) - 2.771494 data arrival time + 9 0.313043 1.050539 0.770070 2.770070 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.050624 0.000000 2.770070 ^ gpio_holdover[10] (out) + 2.770070 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11031,13 +10723,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771494 data arrival time + -2.770070 data arrival time --------------------------------------------------------------------------------------------- - 4.978506 slack (MET) + 4.979930 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11045,11 +10737,11 @@ Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 9 0.312538 1.049194 0.771458 2.771458 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.049383 0.000000 2.771458 ^ gpio_dm0[7] (out) - 2.771458 data arrival time + 2.000000 2.000000 ^ input external delay + 9 0.312726 1.049887 0.770041 2.770041 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.050029 0.000000 2.770041 ^ gpio_analog_pol[12] (out) + 2.770041 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11059,13 +10751,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771458 data arrival time + -2.770041 data arrival time --------------------------------------------------------------------------------------------- - 4.978542 slack (MET) + 4.979959 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11074,10 +10766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 1.048247 0.771408 2.771408 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.048598 0.000000 2.771408 ^ gpio_dm0[5] (out) - 2.771408 data arrival time + 9 0.313906 1.052431 0.769993 2.769993 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.052439 0.000000 2.769993 ^ gpio_vtrip_sel[9] (out) + 2.769993 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11087,13 +10779,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771408 data arrival time + -2.769993 data arrival time --------------------------------------------------------------------------------------------- - 4.978592 slack (MET) + 4.980007 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11102,10 +10794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 1.050523 0.771146 2.771147 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.050714 0.000000 2.771147 ^ gpio_slow_sel[4] (out) - 2.771147 data arrival time + 9 0.311785 1.046726 0.769964 2.769964 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.046933 0.000000 2.769964 ^ gpio_dm0[6] (out) + 2.769964 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11115,13 +10807,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771147 data arrival time + -2.769964 data arrival time --------------------------------------------------------------------------------------------- - 4.978854 slack (MET) + 4.980036 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11130,10 +10822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 1.052431 0.771135 2.771135 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.052449 0.000000 2.771135 ^ gpio_analog_en[9] (out) - 2.771135 data arrival time + 9 0.313798 1.052801 0.769943 2.769943 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.052836 0.000000 2.769943 ^ gpio_vtrip_sel[3] (out) + 2.769943 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11143,13 +10835,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771135 data arrival time + -2.769943 data arrival time --------------------------------------------------------------------------------------------- - 4.978865 slack (MET) + 4.980057 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11158,10 +10850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 1.047249 0.771128 2.771128 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.047601 0.000000 2.771128 ^ gpio_analog_en[1] (out) - 2.771128 data arrival time + 9 0.313051 1.051265 0.769886 2.769886 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.051416 0.000000 2.769886 ^ gpio_holdover[8] (out) + 2.769886 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11171,13 +10863,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771128 data arrival time + -2.769886 data arrival time --------------------------------------------------------------------------------------------- - 4.978872 slack (MET) + 4.980114 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11186,10 +10878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 1.049194 0.771133 2.771133 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.049373 0.000000 2.771133 ^ gpio_analog_pol[7] (out) - 2.771133 data arrival time + 9 0.313906 1.052431 0.769852 2.769852 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.052438 0.000000 2.769852 ^ gpio_ib_mode_sel[9] (out) + 2.769852 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11199,13 +10891,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771133 data arrival time + -2.769852 data arrival time --------------------------------------------------------------------------------------------- - 4.978867 slack (MET) + 4.980148 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11214,10 +10906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 1.052431 0.771089 2.771089 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.052448 0.000000 2.771089 ^ gpio_dm0[9] (out) - 2.771089 data arrival time + 9 0.314820 1.057034 0.769841 2.769841 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.057079 0.000000 2.769841 ^ gpio_ib_mode_sel[30] (out) + 2.769841 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11227,13 +10919,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771089 data arrival time + -2.769841 data arrival time --------------------------------------------------------------------------------------------- - 4.978911 slack (MET) + 4.980159 slack (MET) Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11242,10 +10934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 1.052801 0.771079 2.771079 ^ gpio_loopback_zero[3] (in) + 9 0.313798 1.052801 0.769794 2.769794 ^ gpio_loopback_zero[3] (in) gpio_loopback_zero[3] (net) - 1.052852 0.000000 2.771079 ^ gpio_analog_sel[3] (out) - 2.771079 data arrival time + 1.052834 0.000000 2.769794 ^ gpio_ib_mode_sel[3] (out) + 2.769794 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11255,13 +10947,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771079 data arrival time + -2.769794 data arrival time --------------------------------------------------------------------------------------------- - 4.978921 slack (MET) + 4.980206 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11270,10 +10962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 1.050523 0.771057 2.771057 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.050712 0.000000 2.771057 ^ gpio_analog_en[4] (out) - 2.771057 data arrival time + 9 0.313906 1.052431 0.769692 2.769692 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.052438 0.000000 2.769692 ^ gpio_oeb[9] (out) + 2.769692 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11283,13 +10975,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771057 data arrival time + -2.769692 data arrival time --------------------------------------------------------------------------------------------- - 4.978943 slack (MET) + 4.980309 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11298,10 +10990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 1.052431 0.771020 2.771020 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.052448 0.000000 2.771020 ^ gpio_analog_pol[9] (out) - 2.771020 data arrival time + 9 0.312726 1.049887 0.769678 2.769678 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.050019 0.000000 2.769678 ^ gpio_analog_sel[12] (out) + 2.769678 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11311,13 +11003,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771020 data arrival time + -2.769678 data arrival time --------------------------------------------------------------------------------------------- - 4.978980 slack (MET) + 4.980322 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11326,10 +11018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 1.050523 0.771014 2.771014 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.050710 0.000000 2.771014 ^ gpio_dm0[4] (out) - 2.771014 data arrival time + 9 0.311785 1.046726 0.769643 2.769643 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.046922 0.000000 2.769643 ^ gpio_analog_pol[6] (out) + 2.769643 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11339,13 +11031,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.771014 data arrival time + -2.769643 data arrival time --------------------------------------------------------------------------------------------- - 4.978986 slack (MET) + 4.980357 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11354,10 +11046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 1.050523 0.770952 2.770952 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.050708 0.000000 2.770952 ^ gpio_analog_pol[4] (out) - 2.770952 data arrival time + 9 0.313798 1.052801 0.769626 2.769626 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.052832 0.000000 2.769626 ^ gpio_oeb[3] (out) + 2.769626 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11367,13 +11059,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.770952 data arrival time + -2.769626 data arrival time --------------------------------------------------------------------------------------------- - 4.979048 slack (MET) + 4.980374 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11382,10 +11074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 1.046726 0.770672 2.770672 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.046956 0.000000 2.770672 ^ gpio_slow_sel[6] (out) - 2.770672 data arrival time + 9 0.312726 1.049887 0.769494 2.769494 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.050014 0.000000 2.769494 ^ gpio_holdover[12] (out) + 2.769494 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11395,13 +11087,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.770672 data arrival time + -2.769494 data arrival time --------------------------------------------------------------------------------------------- - 4.979328 slack (MET) + 4.980506 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11410,10 +11102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 1.052431 0.770637 2.770637 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.052444 0.000000 2.770637 ^ gpio_analog_sel[9] (out) - 2.770637 data arrival time + 9 0.312538 1.049194 0.769153 2.769153 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.049319 0.000000 2.769153 ^ gpio_analog_sel[7] (out) + 2.769153 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11423,13 +11115,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.770637 data arrival time + -2.769153 data arrival time --------------------------------------------------------------------------------------------- - 4.979363 slack (MET) + 4.980847 slack (MET) Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11438,10 +11130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 1.050523 0.770604 2.770604 ^ gpio_loopback_zero[4] (in) + 9 0.312854 1.050523 0.769103 2.769103 ^ gpio_loopback_zero[4] (in) gpio_loopback_zero[4] (net) - 1.050698 0.000000 2.770604 ^ gpio_analog_sel[4] (out) - 2.770604 data arrival time + 1.050656 0.000000 2.769103 ^ gpio_vtrip_sel[4] (out) + 2.769103 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11451,13 +11143,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.770604 data arrival time + -2.769103 data arrival time --------------------------------------------------------------------------------------------- - 4.979396 slack (MET) + 4.980897 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11466,10 +11158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 1.047249 0.770575 2.770575 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.047578 0.000000 2.770575 ^ gpio_analog_pol[1] (out) - 2.770575 data arrival time + 9 0.312726 1.049887 0.769065 2.769065 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.050004 0.000000 2.769065 ^ gpio_vtrip_sel[12] (out) + 2.769065 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11479,13 +11171,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.770575 data arrival time + -2.769065 data arrival time --------------------------------------------------------------------------------------------- - 4.979425 slack (MET) + 4.980936 slack (MET) Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11494,10 +11186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 1.048247 0.770548 2.770548 ^ gpio_loopback_zero[5] (in) + 9 0.312042 1.048247 0.768942 2.768943 ^ gpio_loopback_zero[5] (in) gpio_loopback_zero[5] (net) - 1.048562 0.000000 2.770548 ^ gpio_analog_pol[5] (out) - 2.770548 data arrival time + 1.048501 0.000000 2.768943 ^ gpio_analog_sel[5] (out) + 2.768943 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11507,13 +11199,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.770548 data arrival time + -2.768943 data arrival time --------------------------------------------------------------------------------------------- - 4.979452 slack (MET) + 4.981058 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11522,10 +11214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 1.051168 0.770537 2.770537 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.051254 0.000000 2.770537 ^ gpio_holdover[10] (out) - 2.770537 data arrival time + 9 0.311766 1.047249 0.768677 2.768677 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.047505 0.000000 2.768677 ^ gpio_analog_sel[1] (out) + 2.768677 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11535,13 +11227,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.770537 data arrival time + -2.768677 data arrival time --------------------------------------------------------------------------------------------- - 4.979463 slack (MET) + 4.981323 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11550,10 +11242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 1.052431 0.770414 2.770414 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.052443 0.000000 2.770414 ^ gpio_holdover[9] (out) - 2.770414 data arrival time + 9 0.310668 1.043291 0.768252 2.768252 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.043580 0.000000 2.768252 ^ gpio_slow_sel[11] (out) + 2.768252 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11563,13 +11255,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.770414 data arrival time + -2.768252 data arrival time --------------------------------------------------------------------------------------------- - 4.979586 slack (MET) + 4.981748 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11578,10 +11270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 1.050523 0.770403 2.770403 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.050692 0.000000 2.770403 ^ gpio_holdover[4] (out) - 2.770403 data arrival time + 9 0.312538 1.049194 0.768089 2.768089 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.049294 0.000000 2.768089 ^ gpio_holdover[7] (out) + 2.768089 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11591,13 +11283,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.770403 data arrival time + -2.768089 data arrival time --------------------------------------------------------------------------------------------- - 4.979597 slack (MET) + 4.981911 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11606,10 +11298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 1.052801 0.770350 2.770350 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.052841 0.000000 2.770350 ^ gpio_holdover[3] (out) - 2.770350 data arrival time + 9 0.312726 1.049887 0.767916 2.767916 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.049978 0.000000 2.767916 ^ gpio_ib_mode_sel[12] (out) + 2.767916 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11619,13 +11311,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.770350 data arrival time + -2.767916 data arrival time --------------------------------------------------------------------------------------------- - 4.979650 slack (MET) + 4.982083 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11634,10 +11326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 1.047249 0.770295 2.770295 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.047567 0.000000 2.770295 ^ gpio_inp_dis[1] (out) - 2.770295 data arrival time + 9 0.312042 1.048247 0.767876 2.767876 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.048465 0.000000 2.767876 ^ gpio_holdover[5] (out) + 2.767876 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11647,13 +11339,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.770295 data arrival time + -2.767876 data arrival time --------------------------------------------------------------------------------------------- - 4.979705 slack (MET) + 4.982123 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11662,10 +11354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 1.046726 0.770180 2.770180 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.046940 0.000000 2.770180 ^ gpio_analog_en[6] (out) - 2.770180 data arrival time + 9 0.314820 1.057034 0.767870 2.767870 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.057055 0.000000 2.767870 ^ gpio_oeb[30] (out) + 2.767870 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11675,13 +11367,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.770180 data arrival time + -2.767870 data arrival time --------------------------------------------------------------------------------------------- - 4.979820 slack (MET) + 4.982130 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11690,10 +11382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 1.051622 0.770152 2.770152 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.051773 0.000000 2.770152 ^ gpio_holdover[8] (out) - 2.770152 data arrival time + 9 0.310668 1.043291 0.767760 2.767760 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.043561 0.000000 2.767760 ^ gpio_analog_en[11] (out) + 2.767760 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11703,13 +11395,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.770152 data arrival time + -2.767760 data arrival time --------------------------------------------------------------------------------------------- - 4.979848 slack (MET) + 4.982240 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11718,10 +11410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 1.052431 0.769993 2.769993 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.052440 0.000000 2.769993 ^ gpio_vtrip_sel[9] (out) - 2.769993 data arrival time + 9 0.312854 1.050523 0.767592 2.767592 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.050620 0.000000 2.767592 ^ gpio_ib_mode_sel[4] (out) + 2.767592 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11731,13 +11423,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.769993 data arrival time + -2.767592 data arrival time --------------------------------------------------------------------------------------------- - 4.980007 slack (MET) + 4.982409 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11746,10 +11438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 1.050015 0.769981 2.769980 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.050256 0.000000 2.769980 ^ gpio_analog_sel[2] (out) - 2.769980 data arrival time + 9 0.310668 1.043291 0.767545 2.767545 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.043553 0.000000 2.767545 ^ gpio_dm0[11] (out) + 2.767545 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11759,13 +11451,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.769980 data arrival time + -2.767545 data arrival time --------------------------------------------------------------------------------------------- - 4.980019 slack (MET) + 4.982455 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11774,10 +11466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 1.046726 0.769964 2.769964 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.046933 0.000000 2.769964 ^ gpio_dm0[6] (out) - 2.769964 data arrival time + 9 0.313051 1.051265 0.767522 2.767522 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.051358 0.000000 2.767522 ^ gpio_vtrip_sel[8] (out) + 2.767522 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11787,13 +11479,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.769964 data arrival time + -2.767522 data arrival time --------------------------------------------------------------------------------------------- - 4.980036 slack (MET) + 4.982478 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11802,10 +11494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 1.052801 0.769943 2.769943 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.052836 0.000000 2.769943 ^ gpio_vtrip_sel[3] (out) - 2.769943 data arrival time + 9 0.311785 1.046726 0.767098 2.767098 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.046851 0.000000 2.767098 ^ gpio_analog_sel[6] (out) + 2.767098 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11815,13 +11507,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.769943 data arrival time + -2.767098 data arrival time --------------------------------------------------------------------------------------------- - 4.980057 slack (MET) + 4.982902 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11830,10 +11522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 1.052431 0.769852 2.769852 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.052439 0.000000 2.769852 ^ gpio_ib_mode_sel[9] (out) - 2.769852 data arrival time + 9 0.313043 1.050539 0.767077 2.767077 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.050574 0.000000 2.767077 ^ gpio_vtrip_sel[10] (out) + 2.767077 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11843,13 +11535,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.769852 data arrival time + -2.767077 data arrival time --------------------------------------------------------------------------------------------- - 4.980148 slack (MET) + 4.982923 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11858,10 +11550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 1.052801 0.769794 2.769794 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.052834 0.000000 2.769794 ^ gpio_ib_mode_sel[3] (out) - 2.769794 data arrival time + 9 0.311766 1.047249 0.766883 2.766883 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.047445 0.000000 2.766883 ^ gpio_holdover[1] (out) + 2.766883 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11871,13 +11563,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.769794 data arrival time + -2.766883 data arrival time --------------------------------------------------------------------------------------------- - 4.980206 slack (MET) + 4.983116 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11886,10 +11578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 1.052431 0.769692 2.769692 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.052438 0.000000 2.769692 ^ gpio_oeb[9] (out) - 2.769692 data arrival time + 9 0.313051 1.051265 0.766758 2.766758 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.051343 0.000000 2.766758 ^ gpio_ib_mode_sel[8] (out) + 2.766758 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11899,13 +11591,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.769692 data arrival time + -2.766758 data arrival time --------------------------------------------------------------------------------------------- - 4.980308 slack (MET) + 4.983242 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11914,10 +11606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 1.046726 0.769643 2.769643 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.046922 0.000000 2.769643 ^ gpio_analog_pol[6] (out) - 2.769643 data arrival time + 9 0.310668 1.043291 0.766738 2.766738 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.043524 0.000000 2.766738 ^ gpio_analog_pol[11] (out) + 2.766738 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11927,13 +11619,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.769643 data arrival time + -2.766738 data arrival time --------------------------------------------------------------------------------------------- - 4.980357 slack (MET) + 4.983262 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11942,10 +11634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 1.052801 0.769626 2.769626 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.052832 0.000000 2.769626 ^ gpio_oeb[3] (out) - 2.769626 data arrival time + 9 0.312854 1.050523 0.766722 2.766722 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.050602 0.000000 2.766722 ^ gpio_oeb[4] (out) + 2.766722 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11955,13 +11647,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.769626 data arrival time + -2.766722 data arrival time --------------------------------------------------------------------------------------------- - 4.980374 slack (MET) + 4.983278 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11970,10 +11662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 1.049194 0.769153 2.769153 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.049319 0.000000 2.769153 ^ gpio_analog_sel[7] (out) - 2.769153 data arrival time + 9 0.312726 1.049887 0.766175 2.766175 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.049945 0.000000 2.766175 ^ gpio_oeb[12] (out) + 2.766175 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11983,13 +11675,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.769153 data arrival time + -2.766175 data arrival time --------------------------------------------------------------------------------------------- - 4.980847 slack (MET) + 4.983825 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11998,10 +11690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 1.050523 0.769103 2.769103 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.050656 0.000000 2.769103 ^ gpio_vtrip_sel[4] (out) - 2.769103 data arrival time + 9 0.311785 1.046726 0.766039 2.766039 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.046826 0.000000 2.766039 ^ gpio_holdover[6] (out) + 2.766039 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12011,13 +11703,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.769103 data arrival time + -2.766039 data arrival time --------------------------------------------------------------------------------------------- - 4.980897 slack (MET) + 4.983962 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12026,10 +11718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 1.048247 0.768942 2.768943 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.048501 0.000000 2.768943 ^ gpio_analog_sel[5] (out) - 2.768943 data arrival time + 9 0.313051 1.051265 0.765887 2.765887 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.051327 0.000000 2.765887 ^ gpio_oeb[8] (out) + 2.765887 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12039,13 +11731,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768943 data arrival time + -2.765887 data arrival time --------------------------------------------------------------------------------------------- - 4.981058 slack (MET) + 4.984113 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12054,10 +11746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 1.050015 0.768918 2.768918 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.050221 0.000000 2.768918 ^ gpio_holdover[2] (out) - 2.768918 data arrival time + 9 0.312538 1.049194 0.765740 2.765739 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.049248 0.000000 2.765739 ^ gpio_vtrip_sel[7] (out) + 2.765739 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12067,13 +11759,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768918 data arrival time + -2.765739 data arrival time --------------------------------------------------------------------------------------------- - 4.981082 slack (MET) + 4.984260 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12082,10 +11774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 1.047249 0.768677 2.768677 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.047505 0.000000 2.768677 ^ gpio_analog_sel[1] (out) - 2.768677 data arrival time + 9 0.312042 1.048247 0.765526 2.765526 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.048394 0.000000 2.765526 ^ gpio_vtrip_sel[5] (out) + 2.765526 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12095,13 +11787,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768677 data arrival time + -2.765526 data arrival time --------------------------------------------------------------------------------------------- - 4.981323 slack (MET) + 4.984474 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12110,10 +11802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 1.049194 0.768089 2.768089 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.049294 0.000000 2.768089 ^ gpio_holdover[7] (out) - 2.768089 data arrival time + 9 0.313043 1.050539 0.765323 2.765323 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.050554 0.000000 2.765323 ^ gpio_ib_mode_sel[10] (out) + 2.765323 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12123,13 +11815,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.768089 data arrival time + -2.765323 data arrival time --------------------------------------------------------------------------------------------- - 4.981911 slack (MET) + 4.984677 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12138,10 +11830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 1.048247 0.767876 2.767876 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.048465 0.000000 2.767876 ^ gpio_holdover[5] (out) - 2.767876 data arrival time + 9 0.313043 1.050539 0.765046 2.765046 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.050552 0.000000 2.765046 ^ gpio_oeb[10] (out) + 2.765046 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12151,13 +11843,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767876 data arrival time + -2.765046 data arrival time --------------------------------------------------------------------------------------------- - 4.982123 slack (MET) + 4.984954 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12166,10 +11858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 1.051622 0.767787 2.767787 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.051715 0.000000 2.767787 ^ gpio_vtrip_sel[8] (out) - 2.767787 data arrival time + 9 0.312538 1.049194 0.764979 2.764979 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.049237 0.000000 2.764979 ^ gpio_ib_mode_sel[7] (out) + 2.764979 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12179,13 +11871,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767787 data arrival time + -2.764979 data arrival time --------------------------------------------------------------------------------------------- - 4.982213 slack (MET) + 4.985021 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12194,10 +11886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 1.050523 0.767592 2.767592 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.050620 0.000000 2.767592 ^ gpio_ib_mode_sel[4] (out) - 2.767592 data arrival time + 9 0.310668 1.043291 0.764864 2.764863 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.043464 0.000000 2.764863 ^ gpio_analog_sel[11] (out) + 2.764863 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12207,13 +11899,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767592 data arrival time + -2.764863 data arrival time --------------------------------------------------------------------------------------------- - 4.982409 slack (MET) + 4.985137 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12222,10 +11914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 1.051168 0.767545 2.767545 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.051203 0.000000 2.767545 ^ gpio_vtrip_sel[10] (out) - 2.767545 data arrival time + 9 0.312042 1.048247 0.764765 2.764765 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.048374 0.000000 2.764765 ^ gpio_ib_mode_sel[5] (out) + 2.764765 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12235,13 +11927,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767545 data arrival time + -2.764765 data arrival time --------------------------------------------------------------------------------------------- - 4.982455 slack (MET) + 4.985235 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12250,10 +11942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 1.046726 0.767098 2.767098 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.046851 0.000000 2.767098 ^ gpio_analog_sel[6] (out) - 2.767098 data arrival time + 9 0.311766 1.047249 0.764185 2.764185 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.047369 0.000000 2.764185 ^ gpio_vtrip_sel[1] (out) + 2.764185 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12263,13 +11955,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767098 data arrival time + -2.764185 data arrival time --------------------------------------------------------------------------------------------- - 4.982902 slack (MET) + 4.985816 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12278,10 +11970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 1.051622 0.767023 2.767023 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.051699 0.000000 2.767023 ^ gpio_ib_mode_sel[8] (out) - 2.767023 data arrival time + 9 0.312538 1.049194 0.764112 2.764112 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.049225 0.000000 2.764112 ^ gpio_oeb[7] (out) + 2.764112 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12291,13 +11983,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.767023 data arrival time + -2.764112 data arrival time --------------------------------------------------------------------------------------------- - 4.982977 slack (MET) + 4.985888 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12306,10 +11998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 1.047249 0.766883 2.766883 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.047445 0.000000 2.766883 ^ gpio_holdover[1] (out) - 2.766883 data arrival time + 9 0.312042 1.048247 0.763898 2.763898 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.048353 0.000000 2.763898 ^ gpio_oeb[5] (out) + 2.763898 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12319,13 +12011,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.766883 data arrival time + -2.763898 data arrival time --------------------------------------------------------------------------------------------- - 4.983116 slack (MET) + 4.986102 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12334,10 +12026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 1.050523 0.766722 2.766722 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.050602 0.000000 2.766722 ^ gpio_oeb[4] (out) - 2.766722 data arrival time + 9 0.310668 1.043291 0.763804 2.763804 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.043435 0.000000 2.763804 ^ gpio_holdover[11] (out) + 2.763804 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12347,13 +12039,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.766722 data arrival time + -2.763804 data arrival time --------------------------------------------------------------------------------------------- - 4.983278 slack (MET) + 4.986196 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12362,10 +12054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 1.050015 0.766570 2.766570 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.050152 0.000000 2.766570 ^ gpio_vtrip_sel[2] (out) - 2.766570 data arrival time + 9 0.311785 1.046726 0.763757 2.763757 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.046781 0.000000 2.763757 ^ gpio_vtrip_sel[6] (out) + 2.763757 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12375,13 +12067,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.766570 data arrival time + -2.763757 data arrival time --------------------------------------------------------------------------------------------- - 4.983430 slack (MET) + 4.986243 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12390,10 +12082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 1.051622 0.766152 2.766152 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.051683 0.000000 2.766152 ^ gpio_oeb[8] (out) - 2.766152 data arrival time + 9 0.311766 1.047249 0.763425 2.763425 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.047351 0.000000 2.763425 ^ gpio_ib_mode_sel[1] (out) + 2.763425 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12403,13 +12095,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.766152 data arrival time + -2.763425 data arrival time --------------------------------------------------------------------------------------------- - 4.983848 slack (MET) + 4.986575 slack (MET) Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12418,10 +12110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 1.046726 0.766039 2.766039 ^ gpio_loopback_zero[6] (in) + 9 0.311785 1.046726 0.762929 2.762929 ^ gpio_loopback_zero[6] (in) gpio_loopback_zero[6] (net) - 1.046826 0.000000 2.766039 ^ gpio_holdover[6] (out) - 2.766039 data arrival time + 1.046768 0.000000 2.762929 ^ gpio_ib_mode_sel[6] (out) + 2.762929 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12431,13 +12123,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.766039 data arrival time + -2.762929 data arrival time --------------------------------------------------------------------------------------------- - 4.983962 slack (MET) + 4.987071 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12446,10 +12138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 1.050015 0.765810 2.765810 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.050133 0.000000 2.765810 ^ gpio_ib_mode_sel[2] (out) - 2.765810 data arrival time + 9 0.311766 1.047249 0.762559 2.762559 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.047333 0.000000 2.762559 ^ gpio_oeb[1] (out) + 2.762559 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12459,13 +12151,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.765810 data arrival time + -2.762559 data arrival time --------------------------------------------------------------------------------------------- - 4.984190 slack (MET) + 4.987441 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12474,10 +12166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 1.051168 0.765791 2.765790 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.051184 0.000000 2.765790 ^ gpio_ib_mode_sel[10] (out) - 2.765790 data arrival time + 9 0.311785 1.046726 0.762086 2.762086 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.046757 0.000000 2.762086 ^ gpio_oeb[6] (out) + 2.762086 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12487,13 +12179,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.765790 data arrival time + -2.762086 data arrival time --------------------------------------------------------------------------------------------- - 4.984210 slack (MET) + 4.987914 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12502,10 +12194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 1.049194 0.765740 2.765739 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.049248 0.000000 2.765739 ^ gpio_vtrip_sel[7] (out) - 2.765739 data arrival time + 9 0.310668 1.043291 0.761462 2.761462 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.043378 0.000000 2.761462 ^ gpio_vtrip_sel[11] (out) + 2.761462 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12515,13 +12207,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.765739 data arrival time + -2.761462 data arrival time --------------------------------------------------------------------------------------------- - 4.984260 slack (MET) + 4.988538 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12530,10 +12222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 1.048247 0.765526 2.765526 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.048394 0.000000 2.765526 ^ gpio_vtrip_sel[5] (out) - 2.765526 data arrival time + 9 0.310668 1.043291 0.760704 2.760704 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.043363 0.000000 2.760704 ^ gpio_ib_mode_sel[11] (out) + 2.760704 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12543,13 +12235,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.765526 data arrival time + -2.760704 data arrival time --------------------------------------------------------------------------------------------- - 4.984474 slack (MET) + 4.989296 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12558,10 +12250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 1.051168 0.765513 2.765513 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.051181 0.000000 2.765513 ^ gpio_oeb[10] (out) - 2.765513 data arrival time + 9 0.310668 1.043291 0.759839 2.759839 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.043348 0.000000 2.759839 ^ gpio_oeb[11] (out) + 2.759839 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12571,13 +12263,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.765513 data arrival time + -2.759839 data arrival time --------------------------------------------------------------------------------------------- - 4.984487 slack (MET) + 4.990161 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12586,10 +12278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 1.049194 0.764979 2.764979 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.049237 0.000000 2.764979 ^ gpio_ib_mode_sel[7] (out) - 2.764979 data arrival time + 4 0.143336 0.483107 0.350594 2.350594 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.483115 0.000000 2.350594 ^ gpio_dm1[1] (out) + 2.350594 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12599,13 +12291,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.764979 data arrival time + -2.350594 data arrival time --------------------------------------------------------------------------------------------- - 4.985021 slack (MET) + 5.399405 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12614,10 +12306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 1.048247 0.764765 2.764765 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.048374 0.000000 2.764765 ^ gpio_ib_mode_sel[5] (out) - 2.764765 data arrival time + 4 0.143336 0.483107 0.350537 2.350537 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.483115 0.000000 2.350537 ^ gpio_dm0[1] (out) + 2.350537 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12627,13 +12319,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.764765 data arrival time + -2.350537 data arrival time --------------------------------------------------------------------------------------------- - 4.985235 slack (MET) + 5.399463 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12642,10 +12334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 1.047249 0.764185 2.764185 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.047369 0.000000 2.764185 ^ gpio_vtrip_sel[1] (out) - 2.764185 data arrival time + 4 0.143336 0.483107 0.350284 2.350285 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.483113 0.000000 2.350285 ^ gpio_dm2[1] (out) + 2.350285 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12655,13 +12347,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.764185 data arrival time + -2.350285 data arrival time --------------------------------------------------------------------------------------------- - 4.985816 slack (MET) + 5.399715 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12670,10 +12362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 1.049194 0.764112 2.764112 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.049225 0.000000 2.764112 ^ gpio_oeb[7] (out) - 2.764112 data arrival time + 4 0.143336 0.483107 0.350176 2.350176 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.483112 0.000000 2.350176 ^ gpio_out[1] (out) + 2.350176 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12683,13 +12375,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.764112 data arrival time + -2.350176 data arrival time --------------------------------------------------------------------------------------------- - 4.985888 slack (MET) + 5.399824 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12698,10 +12390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 1.048247 0.763898 2.763898 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.048353 0.000000 2.763898 ^ gpio_oeb[5] (out) - 2.763898 data arrival time + 3 0.118195 0.397800 0.289727 2.289727 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.397812 0.000000 2.289727 ^ gpio_dm1[29] (out) + 2.289727 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12711,13 +12403,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.763898 data arrival time + -2.289727 data arrival time --------------------------------------------------------------------------------------------- - 4.986102 slack (MET) + 5.460272 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12726,10 +12418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 1.050015 0.763891 2.763891 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.050091 0.000000 2.763891 ^ gpio_oeb[2] (out) - 2.763891 data arrival time + 3 0.118195 0.397800 0.289626 2.289626 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.397811 0.000000 2.289626 ^ gpio_inp_dis[29] (out) + 2.289626 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12739,13 +12431,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.763891 data arrival time + -2.289626 data arrival time --------------------------------------------------------------------------------------------- - 4.986109 slack (MET) + 5.460374 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12754,10 +12446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 1.046726 0.763757 2.763757 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.046781 0.000000 2.763757 ^ gpio_vtrip_sel[6] (out) - 2.763757 data arrival time + 3 0.118195 0.397800 0.289426 2.289426 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.397808 0.000000 2.289426 ^ gpio_dm2[29] (out) + 2.289426 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12767,13 +12459,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.763757 data arrival time + -2.289426 data arrival time --------------------------------------------------------------------------------------------- - 4.986243 slack (MET) + 5.460574 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12782,10 +12474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 1.047249 0.763425 2.763425 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.047351 0.000000 2.763425 ^ gpio_ib_mode_sel[1] (out) - 2.763425 data arrival time + 3 0.115115 0.387613 0.282846 2.282846 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.387637 0.000000 2.282846 ^ gpio_dm1[28] (out) + 2.282846 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12795,13 +12487,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.763425 data arrival time + -2.282846 data arrival time --------------------------------------------------------------------------------------------- - 4.986575 slack (MET) + 5.467154 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12810,10 +12502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 1.046726 0.762929 2.762929 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.046768 0.000000 2.762929 ^ gpio_ib_mode_sel[6] (out) - 2.762929 data arrival time + 3 0.115170 0.387742 0.282392 2.282392 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.387753 0.000000 2.282392 ^ gpio_dm1[27] (out) + 2.282392 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12823,13 +12515,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.762929 data arrival time + -2.282392 data arrival time --------------------------------------------------------------------------------------------- - 4.987071 slack (MET) + 5.467608 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12838,10 +12530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 1.047249 0.762559 2.762559 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.047333 0.000000 2.762559 ^ gpio_oeb[1] (out) - 2.762559 data arrival time + 3 0.115170 0.387742 0.282294 2.282295 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.387752 0.000000 2.282295 ^ gpio_inp_dis[27] (out) + 2.282295 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12851,13 +12543,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.762559 data arrival time + -2.282295 data arrival time --------------------------------------------------------------------------------------------- - 4.987441 slack (MET) + 5.467706 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12866,10 +12558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 1.046726 0.762086 2.762086 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.046757 0.000000 2.762086 ^ gpio_oeb[6] (out) - 2.762086 data arrival time + 3 0.115170 0.387742 0.282107 2.282107 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.387750 0.000000 2.282107 ^ gpio_dm2[27] (out) + 2.282107 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12879,13 +12571,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.762086 data arrival time + -2.282107 data arrival time --------------------------------------------------------------------------------------------- - 4.987914 slack (MET) + 5.467893 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12894,10 +12586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.143336 0.483107 0.350594 2.350594 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.483115 0.000000 2.350594 ^ gpio_dm1[1] (out) - 2.350594 data arrival time + 3 0.115115 0.387613 0.282105 2.282105 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.387626 0.000000 2.282105 ^ gpio_inp_dis[28] (out) + 2.282105 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12907,13 +12599,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.350594 data arrival time + -2.282105 data arrival time --------------------------------------------------------------------------------------------- - 5.399405 slack (MET) + 5.467895 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12922,10 +12614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.143336 0.483107 0.350537 2.350537 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.483115 0.000000 2.350537 ^ gpio_dm0[1] (out) - 2.350537 data arrival time + 3 0.115115 0.387613 0.281762 2.281762 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.387622 0.000000 2.281762 ^ gpio_dm2[28] (out) + 2.281762 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12935,13 +12627,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.350537 data arrival time + -2.281762 data arrival time --------------------------------------------------------------------------------------------- - 5.399463 slack (MET) + 5.468237 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12950,10 +12642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.143336 0.483107 0.350284 2.350285 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.483113 0.000000 2.350285 ^ gpio_dm2[1] (out) - 2.350285 data arrival time + 3 0.113682 0.382872 0.279348 2.279348 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.382896 0.000000 2.279348 ^ gpio_dm1[24] (out) + 2.279348 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12963,13 +12655,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.350285 data arrival time + -2.279348 data arrival time --------------------------------------------------------------------------------------------- - 5.399715 slack (MET) + 5.470653 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12978,10 +12670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.143336 0.483107 0.350176 2.350176 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.483112 0.000000 2.350176 ^ gpio_out[1] (out) - 2.350176 data arrival time + 3 0.113682 0.382872 0.278576 2.278576 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.382884 0.000000 2.278576 ^ gpio_inp_dis[24] (out) + 2.278576 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12991,13 +12683,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.350176 data arrival time + -2.278576 data arrival time --------------------------------------------------------------------------------------------- - 5.399824 slack (MET) + 5.471424 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13006,10 +12698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.112113 0.377512 0.274886 2.274886 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.377519 0.000000 2.274886 ^ gpio_dm1[7] (out) - 2.274886 data arrival time + 3 0.113682 0.382872 0.278493 2.278493 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.382883 0.000000 2.278493 ^ gpio_dm2[24] (out) + 2.278493 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13019,13 +12711,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.274886 data arrival time + -2.278493 data arrival time --------------------------------------------------------------------------------------------- - 5.475114 slack (MET) + 5.471507 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13034,10 +12726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.112113 0.377512 0.274784 2.274784 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.377518 0.000000 2.274784 ^ gpio_inp_dis[7] (out) - 2.274784 data arrival time + 3 0.113414 0.381907 0.278159 2.278159 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.381918 0.000000 2.278159 ^ gpio_dm1[33] (out) + 2.278159 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13047,13 +12739,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.274784 data arrival time + -2.278159 data arrival time --------------------------------------------------------------------------------------------- - 5.475215 slack (MET) + 5.471841 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13062,10 +12754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.112113 0.377512 0.274594 2.274594 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.377516 0.000000 2.274594 ^ gpio_dm2[7] (out) - 2.274594 data arrival time + 3 0.113414 0.381907 0.278063 2.278063 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.381917 0.000000 2.278063 ^ gpio_inp_dis[33] (out) + 2.278063 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13075,13 +12767,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.274594 data arrival time + -2.278063 data arrival time --------------------------------------------------------------------------------------------- - 5.475406 slack (MET) + 5.471937 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13090,10 +12782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110418 0.371881 0.270789 2.270789 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.371888 0.000000 2.270789 ^ gpio_dm1[3] (out) - 2.270789 data arrival time + 3 0.112943 0.380619 0.278005 2.278005 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.380674 0.000000 2.278005 ^ gpio_dm1[25] (out) + 2.278005 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13103,13 +12795,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.270789 data arrival time + -2.278005 data arrival time --------------------------------------------------------------------------------------------- - 5.479210 slack (MET) + 5.471995 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13118,10 +12810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110418 0.371881 0.270693 2.270693 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.371887 0.000000 2.270693 ^ gpio_inp_dis[3] (out) - 2.270693 data arrival time + 3 0.112934 0.380522 0.277993 2.277993 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.380570 0.000000 2.277993 ^ gpio_dm1[34] (out) + 2.277993 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13131,13 +12823,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.270693 data arrival time + -2.277993 data arrival time --------------------------------------------------------------------------------------------- - 5.479307 slack (MET) + 5.472007 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13146,10 +12838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110326 0.371571 0.270558 2.270558 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.371578 0.000000 2.270558 ^ gpio_dm1[8] (out) - 2.270558 data arrival time + 3 0.113291 0.381502 0.277854 2.277854 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.381514 0.000000 2.277854 ^ gpio_dm1[26] (out) + 2.277854 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13159,13 +12851,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.270558 data arrival time + -2.277854 data arrival time --------------------------------------------------------------------------------------------- - 5.479442 slack (MET) + 5.472146 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13174,10 +12866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110418 0.371881 0.270506 2.270506 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.371885 0.000000 2.270506 ^ gpio_dm2[3] (out) - 2.270506 data arrival time + 3 0.113414 0.381907 0.277854 2.277853 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.381915 0.000000 2.277853 ^ gpio_dm2[33] (out) + 2.277853 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13187,13 +12879,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.270506 data arrival time + -2.277853 data arrival time --------------------------------------------------------------------------------------------- - 5.479494 slack (MET) + 5.472147 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13202,10 +12894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110326 0.371571 0.270464 2.270464 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.371577 0.000000 2.270464 ^ gpio_inp_dis[8] (out) - 2.270464 data arrival time + 3 0.113291 0.381502 0.277761 2.277761 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.381513 0.000000 2.277761 ^ gpio_inp_dis[26] (out) + 2.277761 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13215,13 +12907,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.270464 data arrival time + -2.277761 data arrival time --------------------------------------------------------------------------------------------- - 5.479536 slack (MET) + 5.472239 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13230,10 +12922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110244 0.371294 0.270355 2.270355 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.371300 0.000000 2.270355 ^ gpio_dm1[11] (out) - 2.270355 data arrival time + 3 0.112943 0.380619 0.277634 2.277634 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.380664 0.000000 2.277634 ^ gpio_inp_dis[25] (out) + 2.277634 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13243,13 +12935,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.270355 data arrival time + -2.277634 data arrival time --------------------------------------------------------------------------------------------- - 5.479645 slack (MET) + 5.472366 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13258,10 +12950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110326 0.371571 0.270277 2.270277 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.371575 0.000000 2.270277 ^ gpio_dm2[8] (out) - 2.270277 data arrival time + 3 0.112934 0.380522 0.277629 2.277629 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.380561 0.000000 2.277629 ^ gpio_inp_dis[34] (out) + 2.277629 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13271,13 +12963,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.270277 data arrival time + -2.277629 data arrival time --------------------------------------------------------------------------------------------- - 5.479723 slack (MET) + 5.472371 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13286,10 +12978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110244 0.371294 0.270259 2.270259 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.371300 0.000000 2.270259 ^ gpio_inp_dis[11] (out) - 2.270259 data arrival time + 3 0.113291 0.381502 0.277576 2.277576 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.381511 0.000000 2.277576 ^ gpio_dm2[26] (out) + 2.277576 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13299,13 +12991,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.270259 data arrival time + -2.277576 data arrival time --------------------------------------------------------------------------------------------- - 5.479741 slack (MET) + 5.472425 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13314,10 +13006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110170 0.371061 0.270201 2.270201 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.371068 0.000000 2.270201 ^ gpio_dm1[2] (out) - 2.270201 data arrival time + 3 0.112943 0.380619 0.276450 2.276450 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.380639 0.000000 2.276450 ^ gpio_dm2[25] (out) + 2.276450 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13327,13 +13019,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.270201 data arrival time + -2.276450 data arrival time --------------------------------------------------------------------------------------------- - 5.479799 slack (MET) + 5.473550 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13342,10 +13034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110170 0.371061 0.270105 2.270105 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.371067 0.000000 2.270105 ^ gpio_inp_dis[2] (out) - 2.270105 data arrival time + 3 0.112934 0.380522 0.276066 2.276066 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.380533 0.000000 2.276066 ^ gpio_dm2[34] (out) + 2.276066 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13355,13 +13047,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.270105 data arrival time + -2.276066 data arrival time --------------------------------------------------------------------------------------------- - 5.479895 slack (MET) + 5.473934 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13370,10 +13062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110244 0.371294 0.270071 2.270071 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.371298 0.000000 2.270071 ^ gpio_dm2[11] (out) - 2.270071 data arrival time + 3 0.111769 0.376646 0.275210 2.275210 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.376695 0.000000 2.275210 ^ gpio_dm1[32] (out) + 2.275210 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13383,13 +13075,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.270071 data arrival time + -2.275210 data arrival time --------------------------------------------------------------------------------------------- - 5.479928 slack (MET) + 5.474790 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13398,10 +13090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109577 0.369449 0.269981 2.269981 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.369513 0.000000 2.269981 ^ gpio_dm1[10] (out) - 2.269981 data arrival time + 3 0.112113 0.377512 0.274886 2.274886 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.377519 0.000000 2.274886 ^ gpio_dm1[7] (out) + 2.274886 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13411,13 +13103,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.269981 data arrival time + -2.274886 data arrival time --------------------------------------------------------------------------------------------- - 5.480019 slack (MET) + 5.475114 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13426,10 +13118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110170 0.371061 0.269919 2.269919 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.371065 0.000000 2.269919 ^ gpio_dm2[2] (out) - 2.269919 data arrival time + 3 0.112113 0.377512 0.274784 2.274784 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.377518 0.000000 2.274784 ^ gpio_inp_dis[7] (out) + 2.274784 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13439,13 +13131,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.269919 data arrival time + -2.274784 data arrival time --------------------------------------------------------------------------------------------- - 5.480081 slack (MET) + 5.475215 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13454,10 +13146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110043 0.370633 0.269883 2.269883 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.370640 0.000000 2.269883 ^ gpio_dm1[4] (out) - 2.269883 data arrival time + 3 0.111769 0.376646 0.274702 2.274702 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.376682 0.000000 2.274702 ^ gpio_inp_dis[32] (out) + 2.274702 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13467,13 +13159,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.269883 data arrival time + -2.274702 data arrival time --------------------------------------------------------------------------------------------- - 5.480117 slack (MET) + 5.475298 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13482,10 +13174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110043 0.370633 0.269787 2.269787 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.370639 0.000000 2.269787 ^ gpio_inp_dis[4] (out) - 2.269787 data arrival time + 3 0.112113 0.377512 0.274594 2.274594 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.377516 0.000000 2.274594 ^ gpio_dm2[7] (out) + 2.274594 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13495,13 +13187,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.269787 data arrival time + -2.274594 data arrival time --------------------------------------------------------------------------------------------- - 5.480213 slack (MET) + 5.475406 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13510,10 +13202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109577 0.369449 0.269623 2.269623 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.369503 0.000000 2.269623 ^ gpio_inp_dis[10] (out) - 2.269623 data arrival time + 3 0.111469 0.375535 0.274179 2.274179 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.375565 0.000000 2.274179 ^ gpio_dm1[2] (out) + 2.274179 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13523,13 +13215,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.269623 data arrival time + -2.274179 data arrival time --------------------------------------------------------------------------------------------- - 5.480377 slack (MET) + 5.475821 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13538,10 +13230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110043 0.370633 0.269601 2.269601 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.370638 0.000000 2.269601 ^ gpio_dm2[4] (out) - 2.269601 data arrival time + 3 0.111645 0.376022 0.273858 2.273858 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.376033 0.000000 2.273858 ^ gpio_dm1[30] (out) + 2.273858 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13551,13 +13243,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.269601 data arrival time + -2.273858 data arrival time --------------------------------------------------------------------------------------------- - 5.480400 slack (MET) + 5.476142 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13566,10 +13258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109597 0.369276 0.269375 2.269375 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.369298 0.000000 2.269375 ^ gpio_dm1[5] (out) - 2.269375 data arrival time + 3 0.111645 0.376022 0.273776 2.273776 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.376032 0.000000 2.273776 ^ gpio_inp_dis[30] (out) + 2.273776 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13579,13 +13271,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.269375 data arrival time + -2.273776 data arrival time --------------------------------------------------------------------------------------------- - 5.480625 slack (MET) + 5.476224 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13594,10 +13286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109597 0.369276 0.268907 2.268907 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.369290 0.000000 2.268907 ^ gpio_inp_dis[5] (out) - 2.268907 data arrival time + 3 0.111645 0.376022 0.273555 2.273555 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.376029 0.000000 2.273555 ^ gpio_dm2[30] (out) + 2.273555 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13607,13 +13299,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268907 data arrival time + -2.273555 data arrival time --------------------------------------------------------------------------------------------- - 5.481093 slack (MET) + 5.476445 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13622,10 +13314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109569 0.369044 0.268714 2.268714 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.369050 0.000000 2.268714 ^ gpio_dm1[12] (out) - 2.268714 data arrival time + 3 0.111469 0.375535 0.273460 2.273460 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.375552 0.000000 2.273460 ^ gpio_inp_dis[2] (out) + 2.273460 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13635,13 +13327,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268714 data arrival time + -2.273460 data arrival time --------------------------------------------------------------------------------------------- - 5.481286 slack (MET) + 5.476540 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13650,10 +13342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109569 0.369044 0.268618 2.268618 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.369049 0.000000 2.268618 ^ gpio_inp_dis[12] (out) - 2.268618 data arrival time + 3 0.111769 0.376646 0.273289 2.273289 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.376657 0.000000 2.273289 ^ gpio_dm2[32] (out) + 2.273289 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13663,13 +13355,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268618 data arrival time + -2.273289 data arrival time --------------------------------------------------------------------------------------------- - 5.481382 slack (MET) + 5.476711 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13678,10 +13370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109569 0.369044 0.268431 2.268431 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.369048 0.000000 2.268431 ^ gpio_dm2[12] (out) - 2.268431 data arrival time + 3 0.111156 0.374405 0.272933 2.272933 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.374420 0.000000 2.272933 ^ gpio_dm1[31] (out) + 2.272933 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13691,13 +13383,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268431 data arrival time + -2.272933 data arrival time --------------------------------------------------------------------------------------------- - 5.481569 slack (MET) + 5.477067 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13706,10 +13398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109597 0.369276 0.268326 2.268326 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.369283 0.000000 2.268326 ^ gpio_dm2[5] (out) - 2.268326 data arrival time + 3 0.111469 0.375535 0.272723 2.272722 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.375543 0.000000 2.272722 ^ gpio_dm2[2] (out) + 2.272722 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13719,13 +13411,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268326 data arrival time + -2.272722 data arrival time --------------------------------------------------------------------------------------------- - 5.481674 slack (MET) + 5.477277 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13734,10 +13426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109391 0.368462 0.268299 2.268298 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.368469 0.000000 2.268298 ^ gpio_dm1[6] (out) - 2.268298 data arrival time + 3 0.111156 0.374405 0.272463 2.272463 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.374414 0.000000 2.272463 ^ gpio_inp_dis[31] (out) + 2.272463 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13747,13 +13439,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268298 data arrival time + -2.272463 data arrival time --------------------------------------------------------------------------------------------- - 5.481701 slack (MET) + 5.477537 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13762,10 +13454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109391 0.368462 0.268207 2.268207 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.368468 0.000000 2.268207 ^ gpio_inp_dis[6] (out) - 2.268207 data arrival time + 3 0.111156 0.374405 0.272279 2.272279 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.374412 0.000000 2.272279 ^ gpio_dm2[31] (out) + 2.272279 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13775,13 +13467,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268207 data arrival time + -2.272279 data arrival time --------------------------------------------------------------------------------------------- - 5.481793 slack (MET) + 5.477722 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13790,10 +13482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108889 0.367012 0.268106 2.268106 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.367051 0.000000 2.268106 ^ gpio_dm1[9] (out) - 2.268106 data arrival time + 3 0.110418 0.371881 0.270789 2.270789 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.371888 0.000000 2.270789 ^ gpio_dm1[3] (out) + 2.270789 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13803,13 +13495,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268106 data arrival time + -2.270789 data arrival time --------------------------------------------------------------------------------------------- - 5.481894 slack (MET) + 5.479210 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13818,10 +13510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109577 0.369449 0.268088 2.268088 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.369469 0.000000 2.268088 ^ gpio_dm2[10] (out) - 2.268088 data arrival time + 3 0.110418 0.371881 0.270693 2.270693 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.371887 0.000000 2.270693 ^ gpio_inp_dis[3] (out) + 2.270693 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13831,13 +13523,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268088 data arrival time + -2.270693 data arrival time --------------------------------------------------------------------------------------------- - 5.481912 slack (MET) + 5.479307 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13846,10 +13538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109391 0.368462 0.268022 2.268022 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.368467 0.000000 2.268022 ^ gpio_dm2[6] (out) - 2.268022 data arrival time + 3 0.110326 0.371571 0.270558 2.270558 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.371578 0.000000 2.270558 ^ gpio_dm1[8] (out) + 2.270558 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13859,13 +13551,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.268022 data arrival time + -2.270558 data arrival time --------------------------------------------------------------------------------------------- - 5.481978 slack (MET) + 5.479442 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13874,10 +13566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108889 0.367012 0.267613 2.267613 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.367040 0.000000 2.267613 ^ gpio_inp_dis[9] (out) - 2.267613 data arrival time + 3 0.110418 0.371881 0.270506 2.270506 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.371885 0.000000 2.270506 ^ gpio_dm2[3] (out) + 2.270506 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13887,13 +13579,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.267613 data arrival time + -2.270506 data arrival time --------------------------------------------------------------------------------------------- - 5.482387 slack (MET) + 5.479494 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13902,10 +13594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108889 0.367012 0.266215 2.266215 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.367019 0.000000 2.266215 ^ gpio_dm2[9] (out) - 2.266215 data arrival time + 3 0.110326 0.371571 0.270464 2.270464 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.371577 0.000000 2.270464 ^ gpio_inp_dis[8] (out) + 2.270464 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13915,13 +13607,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.266215 data arrival time + -2.270464 data arrival time --------------------------------------------------------------------------------------------- - 5.483785 slack (MET) + 5.479536 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13930,10 +13622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077970 0.264011 0.192275 2.192275 ^ gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.264018 0.000000 2.192275 ^ gpio_inp_dis[15] (out) - 2.192275 data arrival time + 3 0.110326 0.371571 0.270277 2.270277 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.371575 0.000000 2.270277 ^ gpio_dm2[8] (out) + 2.270277 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13943,13 +13635,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.192275 data arrival time + -2.270277 data arrival time --------------------------------------------------------------------------------------------- - 5.557725 slack (MET) + 5.479723 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13958,10 +13650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077907 0.263800 0.192117 2.192116 ^ gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.263806 0.000000 2.192116 ^ gpio_inp_dis[19] (out) - 2.192116 data arrival time + 3 0.110043 0.370633 0.269883 2.269883 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.370640 0.000000 2.269883 ^ gpio_dm1[4] (out) + 2.269883 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13971,13 +13663,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.192116 data arrival time + -2.269883 data arrival time --------------------------------------------------------------------------------------------- - 5.557883 slack (MET) + 5.480117 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13986,10 +13678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077970 0.264011 0.192037 2.192037 ^ gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.264015 0.000000 2.192037 ^ gpio_oeb[15] (out) - 2.192037 data arrival time + 3 0.110043 0.370633 0.269787 2.269787 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.370639 0.000000 2.269787 ^ gpio_inp_dis[4] (out) + 2.269787 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13999,13 +13691,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.192037 data arrival time + -2.269787 data arrival time --------------------------------------------------------------------------------------------- - 5.557963 slack (MET) + 5.480213 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14014,10 +13706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077907 0.263800 0.191885 2.191885 ^ gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.263804 0.000000 2.191885 ^ gpio_oeb[19] (out) - 2.191885 data arrival time + 3 0.110043 0.370633 0.269601 2.269601 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.370638 0.000000 2.269601 ^ gpio_dm2[4] (out) + 2.269601 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14027,13 +13719,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.191885 data arrival time + -2.269601 data arrival time --------------------------------------------------------------------------------------------- - 5.558115 slack (MET) + 5.480400 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14042,10 +13734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077574 0.262753 0.191600 2.191600 ^ gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.262766 0.000000 2.191600 ^ gpio_inp_dis[20] (out) - 2.191600 data arrival time + 3 0.109360 0.368729 0.269454 2.269454 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.368794 0.000000 2.269454 ^ gpio_dm1[10] (out) + 2.269454 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14055,25 +13747,25 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.191600 data arrival time + -2.269454 data arrival time --------------------------------------------------------------------------------------------- - 5.558400 slack (MET) + 5.480546 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 2 0.077653 0.262950 0.191500 2.191500 ^ gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.262957 0.000000 2.191500 ^ gpio_inp_dis[21] (out) - 2.191500 data arrival time + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 3 0.109597 0.369276 0.269375 2.269375 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.369298 0.000000 2.269375 ^ gpio_dm1[5] (out) + 2.269375 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14083,13 +13775,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.191500 data arrival time + -2.269375 data arrival time --------------------------------------------------------------------------------------------- - 5.558500 slack (MET) + 5.480625 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14098,10 +13790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077653 0.262950 0.191243 2.191243 ^ gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.262954 0.000000 2.191243 ^ gpio_oeb[21] (out) - 2.191243 data arrival time + 3 0.109360 0.368729 0.269096 2.269096 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.368783 0.000000 2.269096 ^ gpio_inp_dis[10] (out) + 2.269096 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14111,13 +13803,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.191243 data arrival time + -2.269096 data arrival time --------------------------------------------------------------------------------------------- - 5.558757 slack (MET) + 5.480904 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14126,10 +13818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077574 0.262753 0.190948 2.190948 ^ gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.262758 0.000000 2.190948 ^ gpio_oeb[20] (out) - 2.190948 data arrival time + 3 0.109658 0.369340 0.268931 2.268931 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.369347 0.000000 2.268931 ^ gpio_dm1[12] (out) + 2.268931 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14139,13 +13831,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.190948 data arrival time + -2.268931 data arrival time --------------------------------------------------------------------------------------------- - 5.559052 slack (MET) + 5.481069 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14154,10 +13846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077397 0.262104 0.190879 2.190879 ^ gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.262110 0.000000 2.190879 ^ gpio_inp_dis[22] (out) - 2.190879 data arrival time + 3 0.109597 0.369276 0.268907 2.268907 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.369290 0.000000 2.268907 ^ gpio_inp_dis[5] (out) + 2.268907 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14167,13 +13859,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.190879 data arrival time + -2.268907 data arrival time --------------------------------------------------------------------------------------------- - 5.559121 slack (MET) + 5.481093 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14182,10 +13874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077397 0.262104 0.190644 2.190644 ^ gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.262108 0.000000 2.190644 ^ gpio_oeb[22] (out) - 2.190644 data arrival time + 3 0.109658 0.369340 0.268835 2.268835 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.369346 0.000000 2.268835 ^ gpio_inp_dis[12] (out) + 2.268835 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14195,13 +13887,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.190644 data arrival time + -2.268835 data arrival time --------------------------------------------------------------------------------------------- - 5.559356 slack (MET) + 5.481165 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14210,10 +13902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076434 0.258967 0.188851 2.188851 ^ gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.258981 0.000000 2.188851 ^ gpio_inp_dis[23] (out) - 2.188851 data arrival time + 3 0.109658 0.369340 0.268648 2.268648 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.369344 0.000000 2.268648 ^ gpio_dm2[12] (out) + 2.268648 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14223,13 +13915,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.188851 data arrival time + -2.268648 data arrival time --------------------------------------------------------------------------------------------- - 5.561149 slack (MET) + 5.481351 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14238,10 +13930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076475 0.259020 0.188629 2.188629 ^ gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.259026 0.000000 2.188629 ^ gpio_inp_dis[27] (out) - 2.188629 data arrival time + 3 0.109597 0.369276 0.268326 2.268326 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.369283 0.000000 2.268326 ^ gpio_dm2[5] (out) + 2.268326 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14251,13 +13943,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.188629 data arrival time + -2.268326 data arrival time --------------------------------------------------------------------------------------------- - 5.561371 slack (MET) + 5.481674 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14266,10 +13958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076424 0.258849 0.188510 2.188510 ^ gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.258854 0.000000 2.188510 ^ gpio_inp_dis[37] (out) - 2.188510 data arrival time + 3 0.109391 0.368462 0.268299 2.268298 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.368469 0.000000 2.268298 ^ gpio_dm1[6] (out) + 2.268298 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14279,13 +13971,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.188510 data arrival time + -2.268298 data arrival time --------------------------------------------------------------------------------------------- - 5.561490 slack (MET) + 5.481701 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14294,10 +13986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076475 0.259020 0.188379 2.188379 ^ gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.259024 0.000000 2.188379 ^ gpio_oeb[27] (out) - 2.188379 data arrival time + 3 0.109391 0.368462 0.268207 2.268207 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.368468 0.000000 2.268207 ^ gpio_inp_dis[6] (out) + 2.268207 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14307,13 +13999,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.188379 data arrival time + -2.268207 data arrival time --------------------------------------------------------------------------------------------- - 5.561622 slack (MET) + 5.481793 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14322,10 +14014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076060 0.257921 0.188254 2.188254 ^ gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.257965 0.000000 2.188254 ^ gpio_inp_dis[36] (out) - 2.188254 data arrival time + 3 0.108889 0.367012 0.268106 2.268106 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.367051 0.000000 2.268106 ^ gpio_dm1[9] (out) + 2.268106 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14335,13 +14027,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.188254 data arrival time + -2.268106 data arrival time --------------------------------------------------------------------------------------------- - 5.561746 slack (MET) + 5.481894 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14350,10 +14042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076424 0.258849 0.188240 2.188240 ^ gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.258852 0.000000 2.188240 ^ gpio_oeb[37] (out) - 2.188240 data arrival time + 3 0.109391 0.368462 0.268022 2.268022 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.368467 0.000000 2.268022 ^ gpio_dm2[6] (out) + 2.268022 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14363,13 +14055,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.188240 data arrival time + -2.268022 data arrival time --------------------------------------------------------------------------------------------- - 5.561760 slack (MET) + 5.481978 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14378,10 +14070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076434 0.258967 0.188197 2.188197 ^ gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.258972 0.000000 2.188197 ^ gpio_oeb[23] (out) - 2.188197 data arrival time + 3 0.108889 0.367012 0.267613 2.267613 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.367040 0.000000 2.267613 ^ gpio_inp_dis[9] (out) + 2.267613 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14391,13 +14083,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.188197 data arrival time + -2.267613 data arrival time --------------------------------------------------------------------------------------------- - 5.561804 slack (MET) + 5.482387 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14406,10 +14098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076060 0.257921 0.187742 2.187742 ^ gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.257951 0.000000 2.187742 ^ gpio_oeb[36] (out) - 2.187742 data arrival time + 3 0.109360 0.368729 0.267562 2.267562 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.368749 0.000000 2.267562 ^ gpio_dm2[10] (out) + 2.267562 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14419,13 +14111,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.187742 data arrival time + -2.267562 data arrival time --------------------------------------------------------------------------------------------- - 5.562257 slack (MET) + 5.482438 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14434,10 +14126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076043 0.257586 0.187583 2.187583 ^ gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.257592 0.000000 2.187583 ^ gpio_inp_dis[25] (out) - 2.187583 data arrival time + 3 0.109004 0.367164 0.267346 2.267346 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.367170 0.000000 2.267346 ^ gpio_dm1[11] (out) + 2.267346 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14447,13 +14139,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.187583 data arrival time + -2.267346 data arrival time --------------------------------------------------------------------------------------------- - 5.562418 slack (MET) + 5.482654 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14462,10 +14154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076043 0.257586 0.187348 2.187348 ^ gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.257589 0.000000 2.187348 ^ gpio_oeb[25] (out) - 2.187348 data arrival time + 3 0.109004 0.367164 0.267254 2.267254 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.367169 0.000000 2.267254 ^ gpio_inp_dis[11] (out) + 2.267254 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14475,13 +14167,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.187348 data arrival time + -2.267254 data arrival time --------------------------------------------------------------------------------------------- - 5.562652 slack (MET) + 5.482746 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14490,10 +14182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075862 0.257032 0.187340 2.187340 ^ gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.257042 0.000000 2.187340 ^ gpio_inp_dis[30] (out) - 2.187340 data arrival time + 3 0.109004 0.367164 0.267069 2.267069 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.367168 0.000000 2.267069 ^ gpio_dm2[11] (out) + 2.267069 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14503,13 +14195,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.187340 data arrival time + -2.267069 data arrival time --------------------------------------------------------------------------------------------- - 5.562660 slack (MET) + 5.482931 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14518,10 +14210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075860 0.256982 0.187142 2.187142 ^ gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.256988 0.000000 2.187142 ^ gpio_inp_dis[32] (out) - 2.187142 data arrival time + 3 0.108889 0.367012 0.266215 2.266215 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.367019 0.000000 2.266215 ^ gpio_dm2[9] (out) + 2.266215 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14531,13 +14223,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.187142 data arrival time + -2.266215 data arrival time --------------------------------------------------------------------------------------------- - 5.562858 slack (MET) + 5.483785 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14546,10 +14238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075681 0.256450 0.186983 2.186983 ^ gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.256463 0.000000 2.186983 ^ gpio_inp_dis[18] (out) - 2.186983 data arrival time + 2 0.077970 0.264011 0.192275 2.192275 ^ gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.264018 0.000000 2.192275 ^ gpio_inp_dis[15] (out) + 2.192275 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14559,13 +14251,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.186983 data arrival time + -2.192275 data arrival time --------------------------------------------------------------------------------------------- - 5.563017 slack (MET) + 5.557725 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14574,10 +14266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075767 0.256672 0.186913 2.186913 ^ gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.256677 0.000000 2.186913 ^ gpio_inp_dis[35] (out) - 2.186913 data arrival time + 2 0.077907 0.263800 0.192117 2.192116 ^ gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.263806 0.000000 2.192116 ^ gpio_inp_dis[19] (out) + 2.192116 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14587,13 +14279,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.186913 data arrival time + -2.192116 data arrival time --------------------------------------------------------------------------------------------- - 5.563087 slack (MET) + 5.557883 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14602,10 +14294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075860 0.256982 0.186909 2.186909 ^ gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.256986 0.000000 2.186909 ^ gpio_oeb[32] (out) - 2.186909 data arrival time + 2 0.077970 0.264011 0.192037 2.192037 ^ gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.264015 0.000000 2.192037 ^ gpio_oeb[15] (out) + 2.192037 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14615,13 +14307,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.186909 data arrival time + -2.192037 data arrival time --------------------------------------------------------------------------------------------- - 5.563091 slack (MET) + 5.557963 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14630,10 +14322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075862 0.257032 0.186832 2.186832 ^ gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.257036 0.000000 2.186832 ^ gpio_oeb[30] (out) - 2.186832 data arrival time + 2 0.077907 0.263800 0.191885 2.191885 ^ gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.263804 0.000000 2.191885 ^ gpio_oeb[19] (out) + 2.191885 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14643,13 +14335,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.186832 data arrival time + -2.191885 data arrival time --------------------------------------------------------------------------------------------- - 5.563168 slack (MET) + 5.558115 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14658,10 +14350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075767 0.256672 0.186669 2.186669 ^ gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.256675 0.000000 2.186669 ^ gpio_oeb[35] (out) - 2.186669 data arrival time + 2 0.077574 0.262753 0.191600 2.191600 ^ gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.262766 0.000000 2.191600 ^ gpio_inp_dis[20] (out) + 2.191600 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14671,13 +14363,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.186669 data arrival time + -2.191600 data arrival time --------------------------------------------------------------------------------------------- - 5.563331 slack (MET) + 5.558400 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14686,10 +14378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075681 0.256450 0.186355 2.186355 ^ gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.256455 0.000000 2.186355 ^ gpio_oeb[18] (out) - 2.186355 data arrival time + 2 0.077653 0.262950 0.191500 2.191500 ^ gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.262957 0.000000 2.191500 ^ gpio_inp_dis[21] (out) + 2.191500 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14699,13 +14391,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.186355 data arrival time + -2.191500 data arrival time --------------------------------------------------------------------------------------------- - 5.563645 slack (MET) + 5.558500 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14714,10 +14406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075523 0.255844 0.186298 2.186298 ^ gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.255849 0.000000 2.186298 ^ gpio_inp_dis[31] (out) - 2.186298 data arrival time + 2 0.077653 0.262950 0.191243 2.191243 ^ gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.262954 0.000000 2.191243 ^ gpio_oeb[21] (out) + 2.191243 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14727,13 +14419,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.186298 data arrival time + -2.191243 data arrival time --------------------------------------------------------------------------------------------- - 5.563702 slack (MET) + 5.558757 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14742,10 +14434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075523 0.255844 0.186065 2.186065 ^ gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.255847 0.000000 2.186065 ^ gpio_oeb[31] (out) - 2.186065 data arrival time + 2 0.077574 0.262753 0.190948 2.190948 ^ gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.262758 0.000000 2.190948 ^ gpio_oeb[20] (out) + 2.190948 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14755,13 +14447,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.186065 data arrival time + -2.190948 data arrival time --------------------------------------------------------------------------------------------- - 5.563935 slack (MET) + 5.559052 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14770,10 +14462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075039 0.254432 0.185979 2.185979 ^ gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.254468 0.000000 2.185979 ^ gpio_inp_dis[29] (out) - 2.185979 data arrival time + 2 0.077397 0.262104 0.190879 2.190879 ^ gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.262110 0.000000 2.190879 ^ gpio_inp_dis[22] (out) + 2.190879 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14783,13 +14475,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185979 data arrival time + -2.190879 data arrival time --------------------------------------------------------------------------------------------- - 5.564021 slack (MET) + 5.559121 slack (MET) -Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14798,10 +14490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075256 0.255025 0.185919 2.185919 ^ gpio_loopback_one[17] (in) - gpio_loopback_one[17] (net) - 0.255036 0.000000 2.185919 ^ gpio_inp_dis[17] (out) - 2.185919 data arrival time + 2 0.077397 0.262104 0.190644 2.190644 ^ gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.262108 0.000000 2.190644 ^ gpio_oeb[22] (out) + 2.190644 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14811,13 +14503,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185919 data arrival time + -2.190644 data arrival time --------------------------------------------------------------------------------------------- - 5.564081 slack (MET) + 5.559356 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14826,10 +14518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075215 0.254870 0.185836 2.185837 ^ gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.254880 0.000000 2.185837 ^ gpio_inp_dis[26] (out) - 2.185837 data arrival time + 2 0.076434 0.258967 0.188851 2.188851 ^ gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.258981 0.000000 2.188851 ^ gpio_inp_dis[23] (out) + 2.188851 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14839,13 +14531,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185837 data arrival time + -2.188851 data arrival time --------------------------------------------------------------------------------------------- - 5.564164 slack (MET) + 5.561149 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14854,10 +14546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075291 0.255086 0.185757 2.185757 ^ gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.255092 0.000000 2.185757 ^ gpio_inp_dis[34] (out) - 2.185757 data arrival time + 2 0.076424 0.258849 0.188510 2.188510 ^ gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.258854 0.000000 2.188510 ^ gpio_inp_dis[37] (out) + 2.188510 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14867,13 +14559,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185757 data arrival time + -2.188510 data arrival time --------------------------------------------------------------------------------------------- - 5.564243 slack (MET) + 5.561490 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14882,10 +14574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075274 0.255063 0.185712 2.185712 ^ gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.255070 0.000000 2.185712 ^ gpio_oeb[33] (out) - 2.185712 data arrival time + 2 0.076060 0.257921 0.188254 2.188254 ^ gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.257965 0.000000 2.188254 ^ gpio_inp_dis[36] (out) + 2.188254 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14895,13 +14587,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185712 data arrival time + -2.188254 data arrival time --------------------------------------------------------------------------------------------- - 5.564288 slack (MET) + 5.561746 slack (MET) -Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14910,10 +14602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075255 0.254979 0.185703 2.185703 ^ gpio_loopback_one[16] (in) - gpio_loopback_one[16] (net) - 0.254985 0.000000 2.185703 ^ gpio_inp_dis[16] (out) - 2.185703 data arrival time + 2 0.076424 0.258849 0.188240 2.188240 ^ gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.258852 0.000000 2.188240 ^ gpio_oeb[37] (out) + 2.188240 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14923,13 +14615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185703 data arrival time + -2.188240 data arrival time --------------------------------------------------------------------------------------------- - 5.564298 slack (MET) + 5.561760 slack (MET) -Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14938,10 +14630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074931 0.254104 0.185622 2.185622 ^ gpio_loopback_one[0] (in) - gpio_loopback_one[0] (net) - 0.254142 0.000000 2.185622 ^ gpio_dm0[0] (out) - 2.185622 data arrival time + 2 0.076434 0.258967 0.188197 2.188197 ^ gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.258972 0.000000 2.188197 ^ gpio_oeb[23] (out) + 2.188197 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14951,13 +14643,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185622 data arrival time + -2.188197 data arrival time --------------------------------------------------------------------------------------------- - 5.564378 slack (MET) + 5.561804 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14966,10 +14658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075274 0.255063 0.185621 2.185621 ^ gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.255069 0.000000 2.185621 ^ gpio_inp_dis[33] (out) - 2.185621 data arrival time + 2 0.076250 0.258277 0.188083 2.188083 ^ gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.258283 0.000000 2.188083 ^ gpio_inp_dis[35] (out) + 2.188083 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14979,13 +14671,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185621 data arrival time + -2.188083 data arrival time --------------------------------------------------------------------------------------------- - 5.564379 slack (MET) + 5.561917 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14994,10 +14686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075291 0.255086 0.185521 2.185521 ^ gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.255089 0.000000 2.185521 ^ gpio_oeb[34] (out) - 2.185521 data arrival time + 2 0.076250 0.258277 0.187839 2.187839 ^ gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.258281 0.000000 2.187839 ^ gpio_oeb[35] (out) + 2.187839 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15007,13 +14699,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185521 data arrival time + -2.187839 data arrival time --------------------------------------------------------------------------------------------- - 5.564479 slack (MET) + 5.562161 slack (MET) -Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15022,10 +14714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075255 0.254979 0.185425 2.185425 ^ gpio_loopback_one[16] (in) - gpio_loopback_one[16] (net) - 0.254983 0.000000 2.185425 ^ gpio_oeb[16] (out) - 2.185425 data arrival time + 2 0.076060 0.257921 0.187742 2.187742 ^ gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.257951 0.000000 2.187742 ^ gpio_oeb[36] (out) + 2.187742 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15035,13 +14727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185425 data arrival time + -2.187742 data arrival time --------------------------------------------------------------------------------------------- - 5.564575 slack (MET) + 5.562257 slack (MET) -Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15050,10 +14742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075256 0.255025 0.185326 2.185326 ^ gpio_loopback_one[17] (in) - gpio_loopback_one[17] (net) - 0.255029 0.000000 2.185326 ^ gpio_oeb[17] (out) - 2.185326 data arrival time + 2 0.075681 0.256450 0.186983 2.186983 ^ gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.256463 0.000000 2.186983 ^ gpio_inp_dis[18] (out) + 2.186983 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15063,13 +14755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185326 data arrival time + -2.186983 data arrival time --------------------------------------------------------------------------------------------- - 5.564674 slack (MET) + 5.563017 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15078,10 +14770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075215 0.254870 0.185182 2.185182 ^ gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.254873 0.000000 2.185182 ^ gpio_oeb[26] (out) - 2.185182 data arrival time + 2 0.075681 0.256450 0.186355 2.186355 ^ gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.256455 0.000000 2.186355 ^ gpio_oeb[18] (out) + 2.186355 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15091,13 +14783,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.185182 data arrival time + -2.186355 data arrival time --------------------------------------------------------------------------------------------- - 5.564818 slack (MET) + 5.563645 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15106,10 +14798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075039 0.254432 0.184663 2.184663 ^ gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.254441 0.000000 2.184663 ^ gpio_oeb[29] (out) - 2.184663 data arrival time + 2 0.075256 0.255025 0.185919 2.185919 ^ gpio_loopback_one[17] (in) + gpio_loopback_one[17] (net) + 0.255036 0.000000 2.185919 ^ gpio_inp_dis[17] (out) + 2.185919 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15119,13 +14811,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.184663 data arrival time + -2.185919 data arrival time --------------------------------------------------------------------------------------------- - 5.565337 slack (MET) + 5.564081 slack (MET) -Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15134,10 +14826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074931 0.254104 0.184604 2.184604 ^ gpio_loopback_one[0] (in) - gpio_loopback_one[0] (net) - 0.254119 0.000000 2.184604 ^ gpio_oeb[0] (out) - 2.184604 data arrival time + 2 0.075255 0.254979 0.185703 2.185703 ^ gpio_loopback_one[16] (in) + gpio_loopback_one[16] (net) + 0.254985 0.000000 2.185703 ^ gpio_inp_dis[16] (out) + 2.185703 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15147,13 +14839,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.184604 data arrival time + -2.185703 data arrival time --------------------------------------------------------------------------------------------- - 5.565396 slack (MET) + 5.564298 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15162,10 +14854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074777 0.253373 0.184505 2.184505 ^ gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.253379 0.000000 2.184505 ^ gpio_inp_dis[28] (out) - 2.184505 data arrival time + 2 0.074931 0.254104 0.185622 2.185622 ^ gpio_loopback_one[0] (in) + gpio_loopback_one[0] (net) + 0.254142 0.000000 2.185622 ^ gpio_dm0[0] (out) + 2.185622 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15175,13 +14867,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.184505 data arrival time + -2.185622 data arrival time --------------------------------------------------------------------------------------------- - 5.565495 slack (MET) + 5.564378 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15190,10 +14882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074777 0.253373 0.184271 2.184271 ^ gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.253376 0.000000 2.184271 ^ gpio_oeb[28] (out) - 2.184271 data arrival time + 2 0.075255 0.254979 0.185425 2.185425 ^ gpio_loopback_one[16] (in) + gpio_loopback_one[16] (net) + 0.254983 0.000000 2.185425 ^ gpio_oeb[16] (out) + 2.185425 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15203,13 +14895,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.184271 data arrival time + -2.185425 data arrival time --------------------------------------------------------------------------------------------- - 5.565729 slack (MET) + 5.564575 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15218,10 +14910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074558 0.252648 0.183979 2.183979 ^ gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.252654 0.000000 2.183979 ^ gpio_inp_dis[24] (out) - 2.183979 data arrival time + 2 0.075256 0.255025 0.185326 2.185326 ^ gpio_loopback_one[17] (in) + gpio_loopback_one[17] (net) + 0.255029 0.000000 2.185326 ^ gpio_oeb[17] (out) + 2.185326 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15231,13 +14923,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.183979 data arrival time + -2.185326 data arrival time --------------------------------------------------------------------------------------------- - 5.566020 slack (MET) + 5.564674 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15246,10 +14938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074558 0.252648 0.183750 2.183750 ^ gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.252651 0.000000 2.183750 ^ gpio_oeb[24] (out) - 2.183750 data arrival time + 2 0.074931 0.254104 0.184604 2.184604 ^ gpio_loopback_one[0] (in) + gpio_loopback_one[0] (net) + 0.254119 0.000000 2.184604 ^ gpio_oeb[0] (out) + 2.184604 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15259,9 +14951,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.183750 data arrival time + -2.184604 data arrival time --------------------------------------------------------------------------------------------- - 5.566250 slack (MET) + 5.565396 slack (MET) Startpoint: gpio_loopback_one[39] (input port clocked by __VIRTUAL_CLK__) diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ff_n40C_1v95/min.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ff_n40C_1v95/min.rpt index 9a92622..dd92090 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ff_n40C_1v95/min.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ff_n40C_1v95/min.rpt @@ -396,34 +396,6 @@ Fanout Cap Slew Delay Time Description 3.827810 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 2 0.074558 0.114265 0.078015 2.078015 v gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.114271 0.000000 2.078015 v gpio_oeb[24] (out) - 2.078015 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.078015 data arrival time ---------------------------------------------------------------------------------------------- - 3.828015 slack (MET) - - Startpoint: gpio_loopback_one[38] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_inp_dis[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -480,8 +452,8 @@ Fanout Cap Slew Delay Time Description 3.828049 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -490,10 +462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075039 0.115162 0.078191 2.078191 v gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.115181 0.000000 2.078191 v gpio_oeb[29] (out) - 2.078191 data arrival time + 2 0.074931 0.115061 0.078231 2.078231 v gpio_loopback_one[0] (in) + gpio_loopback_one[0] (net) + 0.115092 0.000000 2.078231 v gpio_oeb[0] (out) + 2.078231 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -503,13 +475,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078191 data arrival time + -2.078231 data arrival time --------------------------------------------------------------------------------------------- - 3.828190 slack (MET) + 3.828230 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -518,10 +490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074558 0.114265 0.078222 2.078222 v gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.114276 0.000000 2.078222 v gpio_inp_dis[24] (out) - 2.078222 data arrival time + 2 0.075256 0.115399 0.078631 2.078631 v gpio_loopback_one[17] (in) + gpio_loopback_one[17] (net) + 0.115408 0.000000 2.078631 v gpio_oeb[17] (out) + 2.078631 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -531,13 +503,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078222 data arrival time + -2.078631 data arrival time --------------------------------------------------------------------------------------------- - 3.828222 slack (MET) + 3.828631 slack (MET) -Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -546,10 +518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074931 0.115061 0.078231 2.078231 v gpio_loopback_one[0] (in) - gpio_loopback_one[0] (net) - 0.115092 0.000000 2.078231 v gpio_oeb[0] (out) - 2.078231 data arrival time + 2 0.075255 0.115326 0.078746 2.078746 v gpio_loopback_one[16] (in) + gpio_loopback_one[16] (net) + 0.115333 0.000000 2.078746 v gpio_oeb[16] (out) + 2.078746 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -559,13 +531,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078231 data arrival time + -2.078746 data arrival time --------------------------------------------------------------------------------------------- - 3.828230 slack (MET) + 3.828746 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -574,10 +546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074777 0.114584 0.078244 2.078244 v gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.114591 0.000000 2.078244 v gpio_oeb[28] (out) - 2.078244 data arrival time + 2 0.075255 0.115326 0.078997 2.078997 v gpio_loopback_one[16] (in) + gpio_loopback_one[16] (net) + 0.115339 0.000000 2.078997 v gpio_inp_dis[16] (out) + 2.078997 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -587,13 +559,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078244 data arrival time + -2.078997 data arrival time --------------------------------------------------------------------------------------------- - 3.828243 slack (MET) + 3.828997 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -602,10 +574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074777 0.114584 0.078455 2.078455 v gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.114596 0.000000 2.078455 v gpio_inp_dis[28] (out) - 2.078455 data arrival time + 2 0.075681 0.116055 0.079081 2.079081 v gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.116065 0.000000 2.079081 v gpio_oeb[18] (out) + 2.079081 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -615,13 +587,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078455 data arrival time + -2.079081 data arrival time --------------------------------------------------------------------------------------------- - 3.828455 slack (MET) + 3.829081 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -630,10 +602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075215 0.115305 0.078558 2.078557 v gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.115312 0.000000 2.078557 v gpio_oeb[26] (out) - 2.078557 data arrival time + 2 0.074931 0.115061 0.079148 2.079148 v gpio_loopback_one[0] (in) + gpio_loopback_one[0] (net) + 0.115142 0.000000 2.079148 v gpio_dm0[0] (out) + 2.079148 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -643,13 +615,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078557 data arrival time + -2.079148 data arrival time --------------------------------------------------------------------------------------------- - 3.828557 slack (MET) + 3.829148 slack (MET) Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -658,10 +630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075256 0.115399 0.078631 2.078631 v gpio_loopback_one[17] (in) + 2 0.075256 0.115399 0.079166 2.079166 v gpio_loopback_one[17] (in) gpio_loopback_one[17] (net) - 0.115408 0.000000 2.078631 v gpio_oeb[17] (out) - 2.078631 data arrival time + 0.115423 0.000000 2.079166 v gpio_inp_dis[17] (out) + 2.079166 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -671,13 +643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078631 data arrival time + -2.079166 data arrival time --------------------------------------------------------------------------------------------- - 3.828631 slack (MET) + 3.829166 slack (MET) -Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -686,10 +658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075255 0.115326 0.078746 2.078746 v gpio_loopback_one[16] (in) - gpio_loopback_one[16] (net) - 0.115333 0.000000 2.078746 v gpio_oeb[16] (out) - 2.078746 data arrival time + 2 0.075681 0.116055 0.079648 2.079648 v gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.116083 0.000000 2.079648 v gpio_inp_dis[18] (out) + 2.079648 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -699,13 +671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078746 data arrival time + -2.079648 data arrival time --------------------------------------------------------------------------------------------- - 3.828746 slack (MET) + 3.829648 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -714,10 +686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075291 0.115355 0.078801 2.078800 v gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.115362 0.000000 2.078800 v gpio_oeb[34] (out) - 2.078800 data arrival time + 2 0.076060 0.116871 0.079753 2.079753 v gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.116935 0.000000 2.079753 v gpio_oeb[36] (out) + 2.079753 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -727,13 +699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078800 data arrival time + -2.079753 data arrival time --------------------------------------------------------------------------------------------- - 3.828800 slack (MET) + 3.829753 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -742,10 +714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075274 0.115391 0.078890 2.078890 v gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.115403 0.000000 2.078890 v gpio_inp_dis[33] (out) - 2.078890 data arrival time + 2 0.076250 0.116787 0.079828 2.079828 v gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.116794 0.000000 2.079828 v gpio_oeb[35] (out) + 2.079828 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -755,13 +727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078890 data arrival time + -2.079828 data arrival time --------------------------------------------------------------------------------------------- - 3.828889 slack (MET) + 3.829828 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -770,10 +742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075274 0.115391 0.078972 2.078972 v gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.115405 0.000000 2.078972 v gpio_oeb[33] (out) - 2.078972 data arrival time + 2 0.076434 0.117200 0.079900 2.079900 v gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.117212 0.000000 2.079900 v gpio_oeb[23] (out) + 2.079900 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -783,13 +755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078972 data arrival time + -2.079900 data arrival time --------------------------------------------------------------------------------------------- - 3.828972 slack (MET) + 3.829900 slack (MET) -Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -798,10 +770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075255 0.115326 0.078997 2.078997 v gpio_loopback_one[16] (in) - gpio_loopback_one[16] (net) - 0.115339 0.000000 2.078997 v gpio_inp_dis[16] (out) - 2.078997 data arrival time + 2 0.076424 0.117037 0.080000 2.080000 v gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.117044 0.000000 2.080000 v gpio_oeb[37] (out) + 2.080000 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -811,13 +783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.078997 data arrival time + -2.080000 data arrival time --------------------------------------------------------------------------------------------- - 3.828997 slack (MET) + 3.829999 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -826,10 +798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075291 0.115355 0.079013 2.079013 v gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.115367 0.000000 2.079013 v gpio_inp_dis[34] (out) - 2.079013 data arrival time + 2 0.076250 0.116787 0.080048 2.080048 v gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.116799 0.000000 2.080048 v gpio_inp_dis[35] (out) + 2.080048 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -839,13 +811,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079013 data arrival time + -2.080048 data arrival time --------------------------------------------------------------------------------------------- - 3.829014 slack (MET) + 3.830048 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -854,10 +826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075523 0.115679 0.079041 2.079041 v gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.115685 0.000000 2.079041 v gpio_oeb[31] (out) - 2.079041 data arrival time + 2 0.076060 0.116871 0.080214 2.080214 v gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.116965 0.000000 2.080214 v gpio_inp_dis[36] (out) + 2.080214 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -867,13 +839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079041 data arrival time + -2.080214 data arrival time --------------------------------------------------------------------------------------------- - 3.829041 slack (MET) + 3.830214 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -882,10 +854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075681 0.116055 0.079081 2.079081 v gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.116065 0.000000 2.079081 v gpio_oeb[18] (out) - 2.079081 data arrival time + 2 0.076424 0.117037 0.080244 2.080244 v gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.117049 0.000000 2.080244 v gpio_inp_dis[37] (out) + 2.080244 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -895,13 +867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079081 data arrival time + -2.080244 data arrival time --------------------------------------------------------------------------------------------- - 3.829081 slack (MET) + 3.830244 slack (MET) -Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -910,10 +882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074931 0.115061 0.079148 2.079148 v gpio_loopback_one[0] (in) - gpio_loopback_one[0] (net) - 0.115142 0.000000 2.079148 v gpio_dm0[0] (out) - 2.079148 data arrival time + 2 0.076434 0.117200 0.080491 2.080491 v gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.117231 0.000000 2.080491 v gpio_inp_dis[23] (out) + 2.080491 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -923,13 +895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079148 data arrival time + -2.080491 data arrival time --------------------------------------------------------------------------------------------- - 3.829148 slack (MET) + 3.830491 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -938,10 +910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075215 0.115305 0.079149 2.079149 v gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.115328 0.000000 2.079149 v gpio_inp_dis[26] (out) - 2.079149 data arrival time + 2 0.077397 0.118521 0.081080 2.081079 v gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.118530 0.000000 2.081079 v gpio_oeb[22] (out) + 2.081079 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -951,13 +923,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079149 data arrival time + -2.081079 data arrival time --------------------------------------------------------------------------------------------- - 3.829149 slack (MET) + 3.831079 slack (MET) -Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -966,10 +938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075256 0.115399 0.079166 2.079166 v gpio_loopback_one[17] (in) - gpio_loopback_one[17] (net) - 0.115423 0.000000 2.079166 v gpio_inp_dis[17] (out) - 2.079166 data arrival time + 2 0.077574 0.118887 0.081123 2.081123 v gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.118898 0.000000 2.081123 v gpio_oeb[20] (out) + 2.081123 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -979,13 +951,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079166 data arrival time + -2.081123 data arrival time --------------------------------------------------------------------------------------------- - 3.829166 slack (MET) + 3.831123 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -994,10 +966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075523 0.115679 0.079252 2.079252 v gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.115690 0.000000 2.079252 v gpio_inp_dis[31] (out) - 2.079252 data arrival time + 2 0.077397 0.118521 0.081292 2.081292 v gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.118535 0.000000 2.081292 v gpio_inp_dis[22] (out) + 2.081292 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1007,13 +979,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079252 data arrival time + -2.081292 data arrival time --------------------------------------------------------------------------------------------- - 3.829252 slack (MET) + 3.831292 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1022,10 +994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075767 0.116069 0.079307 2.079307 v gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.116076 0.000000 2.079307 v gpio_oeb[35] (out) - 2.079307 data arrival time + 2 0.077653 0.118894 0.081339 2.081339 v gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.118902 0.000000 2.081339 v gpio_oeb[21] (out) + 2.081339 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1035,13 +1007,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079307 data arrival time + -2.081339 data arrival time --------------------------------------------------------------------------------------------- - 3.829307 slack (MET) + 3.831339 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1050,10 +1022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075862 0.116289 0.079323 2.079323 v gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.116298 0.000000 2.079323 v gpio_oeb[30] (out) - 2.079323 data arrival time + 2 0.077653 0.118894 0.081571 2.081571 v gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.118907 0.000000 2.081571 v gpio_inp_dis[21] (out) + 2.081571 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1063,13 +1035,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079323 data arrival time + -2.081571 data arrival time --------------------------------------------------------------------------------------------- - 3.829323 slack (MET) + 3.831571 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1078,10 +1050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075039 0.115162 0.079378 2.079378 v gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.115239 0.000000 2.079378 v gpio_inp_dis[29] (out) - 2.079378 data arrival time + 2 0.077907 0.119281 0.081634 2.081634 v gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.119290 0.000000 2.081634 v gpio_oeb[19] (out) + 2.081634 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1091,13 +1063,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079378 data arrival time + -2.081634 data arrival time --------------------------------------------------------------------------------------------- - 3.829378 slack (MET) + 3.831634 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1106,10 +1078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075860 0.116213 0.079419 2.079419 v gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.116221 0.000000 2.079419 v gpio_oeb[32] (out) - 2.079419 data arrival time + 2 0.077970 0.119379 0.081700 2.081700 v gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.119388 0.000000 2.081700 v gpio_oeb[15] (out) + 2.081700 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1119,13 +1091,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079419 data arrival time + -2.081700 data arrival time --------------------------------------------------------------------------------------------- - 3.829419 slack (MET) + 3.831700 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1134,10 +1106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075767 0.116069 0.079527 2.079528 v gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.116081 0.000000 2.079528 v gpio_inp_dis[35] (out) - 2.079528 data arrival time + 2 0.077574 0.118887 0.081711 2.081711 v gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.118917 0.000000 2.081711 v gpio_inp_dis[20] (out) + 2.081711 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1147,13 +1119,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079528 data arrival time + -2.081711 data arrival time --------------------------------------------------------------------------------------------- - 3.829527 slack (MET) + 3.831711 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1162,10 +1134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076043 0.116475 0.079615 2.079615 v gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.116482 0.000000 2.079615 v gpio_oeb[25] (out) - 2.079615 data arrival time + 2 0.077907 0.119281 0.081843 2.081843 v gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.119295 0.000000 2.081843 v gpio_inp_dis[19] (out) + 2.081843 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1175,13 +1147,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079615 data arrival time + -2.081843 data arrival time --------------------------------------------------------------------------------------------- - 3.829615 slack (MET) + 3.831843 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1190,10 +1162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075860 0.116213 0.079630 2.079630 v gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.116225 0.000000 2.079630 v gpio_inp_dis[32] (out) - 2.079630 data arrival time + 2 0.077970 0.119379 0.081915 2.081915 v gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.119393 0.000000 2.081915 v gpio_inp_dis[15] (out) + 2.081915 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1203,13 +1175,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079630 data arrival time + -2.081915 data arrival time --------------------------------------------------------------------------------------------- - 3.829630 slack (MET) + 3.831914 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1218,10 +1190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075681 0.116055 0.079648 2.079648 v gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.116083 0.000000 2.079648 v gpio_inp_dis[18] (out) - 2.079648 data arrival time + 3 0.108889 0.165551 0.114250 2.114249 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.165567 0.000000 2.114249 v gpio_dm2[9] (out) + 2.114249 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1231,13 +1203,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079648 data arrival time + -2.114249 data arrival time --------------------------------------------------------------------------------------------- - 3.829648 slack (MET) + 3.864249 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1246,10 +1218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076060 0.116871 0.079753 2.079753 v gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.116935 0.000000 2.079753 v gpio_oeb[36] (out) - 2.079753 data arrival time + 3 0.109360 0.166535 0.114813 2.114813 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.166577 0.000000 2.114813 v gpio_dm2[10] (out) + 2.114813 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1259,13 +1231,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079753 data arrival time + -2.114813 data arrival time --------------------------------------------------------------------------------------------- - 3.829753 slack (MET) + 3.864813 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1274,10 +1246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075862 0.116289 0.079782 2.079782 v gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.116311 0.000000 2.079782 v gpio_inp_dis[30] (out) - 2.079782 data arrival time + 3 0.109004 0.165539 0.115028 2.115028 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.165548 0.000000 2.115028 v gpio_dm2[11] (out) + 2.115028 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1287,13 +1259,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079782 data arrival time + -2.115028 data arrival time --------------------------------------------------------------------------------------------- - 3.829782 slack (MET) + 3.865028 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1302,10 +1274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076043 0.116475 0.079827 2.079828 v gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.116486 0.000000 2.079828 v gpio_inp_dis[25] (out) - 2.079828 data arrival time + 3 0.109004 0.165539 0.115196 2.115196 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.165551 0.000000 2.115196 v gpio_inp_dis[11] (out) + 2.115196 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1315,13 +1287,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079828 data arrival time + -2.115196 data arrival time --------------------------------------------------------------------------------------------- - 3.829827 slack (MET) + 3.865196 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1330,10 +1302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076434 0.117200 0.079900 2.079900 v gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.117212 0.000000 2.079900 v gpio_oeb[23] (out) - 2.079900 data arrival time + 3 0.109004 0.165539 0.115279 2.115279 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.165553 0.000000 2.115279 v gpio_dm1[11] (out) + 2.115279 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1343,13 +1315,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.079900 data arrival time + -2.115279 data arrival time --------------------------------------------------------------------------------------------- - 3.829900 slack (MET) + 3.865279 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1358,10 +1330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076424 0.117037 0.080000 2.080000 v gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.117044 0.000000 2.080000 v gpio_oeb[37] (out) - 2.080000 data arrival time + 3 0.109597 0.166669 0.115420 2.115420 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.166685 0.000000 2.115420 v gpio_dm2[5] (out) + 2.115420 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1371,13 +1343,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080000 data arrival time + -2.115420 data arrival time --------------------------------------------------------------------------------------------- - 3.829999 slack (MET) + 3.865420 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1386,10 +1358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076475 0.117115 0.080068 2.080068 v gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.117122 0.000000 2.080068 v gpio_oeb[27] (out) - 2.080068 data arrival time + 3 0.109391 0.166134 0.115452 2.115452 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.166144 0.000000 2.115452 v gpio_dm2[6] (out) + 2.115452 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1399,13 +1371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080068 data arrival time + -2.115452 data arrival time --------------------------------------------------------------------------------------------- - 3.830068 slack (MET) + 3.865452 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1414,10 +1386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076060 0.116871 0.080214 2.080214 v gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.116965 0.000000 2.080214 v gpio_inp_dis[36] (out) - 2.080214 data arrival time + 3 0.108889 0.165551 0.115512 2.115512 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.165613 0.000000 2.115512 v gpio_inp_dis[9] (out) + 2.115512 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1427,13 +1399,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080214 data arrival time + -2.115512 data arrival time --------------------------------------------------------------------------------------------- - 3.830214 slack (MET) + 3.865512 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1442,10 +1414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076424 0.117037 0.080244 2.080244 v gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.117049 0.000000 2.080244 v gpio_inp_dis[37] (out) - 2.080244 data arrival time + 3 0.109391 0.166134 0.115620 2.115620 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.166147 0.000000 2.115620 v gpio_inp_dis[6] (out) + 2.115620 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1455,13 +1427,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080244 data arrival time + -2.115620 data arrival time --------------------------------------------------------------------------------------------- - 3.830244 slack (MET) + 3.865620 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1470,10 +1442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076475 0.117115 0.080294 2.080294 v gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.117127 0.000000 2.080294 v gpio_inp_dis[27] (out) - 2.080294 data arrival time + 3 0.109391 0.166134 0.115703 2.115703 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.166149 0.000000 2.115703 v gpio_dm1[6] (out) + 2.115703 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1483,13 +1455,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080294 data arrival time + -2.115703 data arrival time --------------------------------------------------------------------------------------------- - 3.830294 slack (MET) + 3.865703 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1498,10 +1470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076434 0.117200 0.080491 2.080491 v gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.117231 0.000000 2.080491 v gpio_inp_dis[23] (out) - 2.080491 data arrival time + 3 0.109658 0.166516 0.115727 2.115727 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.166525 0.000000 2.115727 v gpio_dm2[12] (out) + 2.115727 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1511,13 +1483,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.080491 data arrival time + -2.115727 data arrival time --------------------------------------------------------------------------------------------- - 3.830491 slack (MET) + 3.865727 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1526,10 +1498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077397 0.118521 0.081080 2.081079 v gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.118530 0.000000 2.081079 v gpio_oeb[22] (out) - 2.081079 data arrival time + 3 0.109658 0.166516 0.115896 2.115896 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.166528 0.000000 2.115896 v gpio_inp_dis[12] (out) + 2.115896 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1539,13 +1511,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.081079 data arrival time + -2.115896 data arrival time --------------------------------------------------------------------------------------------- - 3.831079 slack (MET) + 3.865896 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1554,10 +1526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077574 0.118887 0.081123 2.081123 v gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.118898 0.000000 2.081123 v gpio_oeb[20] (out) - 2.081123 data arrival time + 3 0.109597 0.166669 0.115944 2.115944 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.166701 0.000000 2.115944 v gpio_inp_dis[5] (out) + 2.115944 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1567,13 +1539,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.081123 data arrival time + -2.115944 data arrival time --------------------------------------------------------------------------------------------- - 3.831123 slack (MET) + 3.865944 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1582,10 +1554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077397 0.118521 0.081292 2.081292 v gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.118535 0.000000 2.081292 v gpio_inp_dis[22] (out) - 2.081292 data arrival time + 3 0.108889 0.165551 0.115956 2.115956 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.165636 0.000000 2.115956 v gpio_dm1[9] (out) + 2.115956 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1595,13 +1567,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.081292 data arrival time + -2.115956 data arrival time --------------------------------------------------------------------------------------------- - 3.831292 slack (MET) + 3.865957 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1610,10 +1582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077653 0.118894 0.081339 2.081339 v gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.118902 0.000000 2.081339 v gpio_oeb[21] (out) - 2.081339 data arrival time + 3 0.109658 0.166516 0.115983 2.115983 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.166530 0.000000 2.115983 v gpio_dm1[12] (out) + 2.115983 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1623,13 +1595,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.081339 data arrival time + -2.115983 data arrival time --------------------------------------------------------------------------------------------- - 3.831339 slack (MET) + 3.865982 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1638,10 +1610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077653 0.118894 0.081571 2.081571 v gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.118907 0.000000 2.081571 v gpio_inp_dis[21] (out) - 2.081571 data arrival time + 3 0.110043 0.167112 0.116153 2.116153 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.167122 0.000000 2.116153 v gpio_dm2[4] (out) + 2.116153 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1651,13 +1623,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.081571 data arrival time + -2.116153 data arrival time --------------------------------------------------------------------------------------------- - 3.831571 slack (MET) + 3.866153 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1666,10 +1638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077907 0.119281 0.081634 2.081634 v gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.119290 0.000000 2.081634 v gpio_oeb[19] (out) - 2.081634 data arrival time + 3 0.109360 0.166535 0.116196 2.116196 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.166651 0.000000 2.116196 v gpio_inp_dis[10] (out) + 2.116196 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1679,13 +1651,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.081634 data arrival time + -2.116196 data arrival time --------------------------------------------------------------------------------------------- - 3.831634 slack (MET) + 3.866196 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1694,10 +1666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077970 0.119379 0.081700 2.081700 v gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.119388 0.000000 2.081700 v gpio_oeb[15] (out) - 2.081700 data arrival time + 3 0.110043 0.167112 0.116321 2.116321 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.167126 0.000000 2.116321 v gpio_inp_dis[4] (out) + 2.116321 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1707,13 +1679,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.081700 data arrival time + -2.116321 data arrival time --------------------------------------------------------------------------------------------- - 3.831700 slack (MET) + 3.866321 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1722,10 +1694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077574 0.118887 0.081711 2.081711 v gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.118917 0.000000 2.081711 v gpio_inp_dis[20] (out) - 2.081711 data arrival time + 3 0.109597 0.166669 0.116368 2.116368 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.166717 0.000000 2.116368 v gpio_dm1[5] (out) + 2.116368 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1735,13 +1707,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.081711 data arrival time + -2.116368 data arrival time --------------------------------------------------------------------------------------------- - 3.831711 slack (MET) + 3.866368 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1750,10 +1722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077907 0.119281 0.081843 2.081843 v gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.119295 0.000000 2.081843 v gpio_inp_dis[19] (out) - 2.081843 data arrival time + 3 0.110043 0.167112 0.116408 2.116408 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.167128 0.000000 2.116408 v gpio_dm1[4] (out) + 2.116408 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1763,13 +1735,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.081843 data arrival time + -2.116408 data arrival time --------------------------------------------------------------------------------------------- - 3.831843 slack (MET) + 3.866408 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1778,10 +1750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077970 0.119379 0.081915 2.081915 v gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.119393 0.000000 2.081915 v gpio_inp_dis[15] (out) - 2.081915 data arrival time + 3 0.110326 0.167526 0.116451 2.116451 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.167536 0.000000 2.116451 v gpio_dm2[8] (out) + 2.116451 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1791,13 +1763,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.081915 data arrival time + -2.116451 data arrival time --------------------------------------------------------------------------------------------- - 3.831914 slack (MET) + 3.866451 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1806,10 +1778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108889 0.165551 0.114250 2.114249 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.165567 0.000000 2.114249 v gpio_dm2[9] (out) - 2.114249 data arrival time + 3 0.109360 0.166535 0.116519 2.116519 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.166674 0.000000 2.116519 v gpio_dm1[10] (out) + 2.116519 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1819,13 +1791,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114249 data arrival time + -2.116519 data arrival time --------------------------------------------------------------------------------------------- - 3.864249 slack (MET) + 3.866519 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1834,10 +1806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109577 0.166857 0.115048 2.115048 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.166899 0.000000 2.115048 v gpio_dm2[10] (out) - 2.115048 data arrival time + 3 0.110418 0.167673 0.116553 2.116554 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.167683 0.000000 2.116554 v gpio_dm2[3] (out) + 2.116554 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1847,13 +1819,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115048 data arrival time + -2.116554 data arrival time --------------------------------------------------------------------------------------------- - 3.865048 slack (MET) + 3.866553 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1862,10 +1834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109597 0.166669 0.115420 2.115420 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.166685 0.000000 2.115420 v gpio_dm2[5] (out) - 2.115420 data arrival time + 3 0.110326 0.167526 0.116620 2.116620 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.167539 0.000000 2.116620 v gpio_inp_dis[8] (out) + 2.116620 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1875,13 +1847,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115420 data arrival time + -2.116620 data arrival time --------------------------------------------------------------------------------------------- - 3.865420 slack (MET) + 3.866620 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1890,10 +1862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109391 0.166134 0.115452 2.115452 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.166144 0.000000 2.115452 v gpio_dm2[6] (out) - 2.115452 data arrival time + 3 0.110326 0.167526 0.116706 2.116706 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.167541 0.000000 2.116706 v gpio_dm1[8] (out) + 2.116706 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1903,13 +1875,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115452 data arrival time + -2.116706 data arrival time --------------------------------------------------------------------------------------------- - 3.865452 slack (MET) + 3.866706 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1918,10 +1890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108889 0.165551 0.115512 2.115512 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.165613 0.000000 2.115512 v gpio_inp_dis[9] (out) - 2.115512 data arrival time + 3 0.110418 0.167673 0.116722 2.116722 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.167687 0.000000 2.116722 v gpio_inp_dis[3] (out) + 2.116722 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1931,13 +1903,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115512 data arrival time + -2.116722 data arrival time --------------------------------------------------------------------------------------------- - 3.865512 slack (MET) + 3.866722 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1946,10 +1918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109391 0.166134 0.115620 2.115620 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.166147 0.000000 2.115620 v gpio_inp_dis[6] (out) - 2.115620 data arrival time + 3 0.110418 0.167673 0.116809 2.116809 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.167689 0.000000 2.116809 v gpio_dm1[3] (out) + 2.116809 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1959,13 +1931,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115620 data arrival time + -2.116809 data arrival time --------------------------------------------------------------------------------------------- - 3.865620 slack (MET) + 3.866809 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1974,10 +1946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109569 0.166384 0.115630 2.115630 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.166393 0.000000 2.115630 v gpio_dm2[12] (out) - 2.115630 data arrival time + 3 0.111469 0.169514 0.117291 2.117291 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.169531 0.000000 2.117291 v gpio_dm2[2] (out) + 2.117291 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1987,13 +1959,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115630 data arrival time + -2.117291 data arrival time --------------------------------------------------------------------------------------------- - 3.865631 slack (MET) + 3.867291 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2002,10 +1974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109391 0.166134 0.115703 2.115703 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.166149 0.000000 2.115703 v gpio_dm1[6] (out) - 2.115703 data arrival time + 3 0.111156 0.168893 0.117293 2.117293 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.168909 0.000000 2.117293 v gpio_dm2[31] (out) + 2.117293 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2015,13 +1987,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115703 data arrival time + -2.117293 data arrival time --------------------------------------------------------------------------------------------- - 3.865703 slack (MET) + 3.867293 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2030,10 +2002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109569 0.166384 0.115799 2.115799 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.166397 0.000000 2.115799 v gpio_inp_dis[12] (out) - 2.115799 data arrival time + 3 0.111769 0.169940 0.117394 2.117394 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.169965 0.000000 2.117394 v gpio_dm2[32] (out) + 2.117394 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2043,13 +2015,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115799 data arrival time + -2.117394 data arrival time --------------------------------------------------------------------------------------------- - 3.865799 slack (MET) + 3.867394 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2058,10 +2030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109569 0.166384 0.115886 2.115886 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.166398 0.000000 2.115886 v gpio_dm1[12] (out) - 2.115886 data arrival time + 3 0.111156 0.168893 0.117460 2.117460 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.168913 0.000000 2.117460 v gpio_inp_dis[31] (out) + 2.117460 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2071,13 +2043,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115886 data arrival time + -2.117460 data arrival time --------------------------------------------------------------------------------------------- - 3.865885 slack (MET) + 3.867460 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2086,10 +2058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109597 0.166669 0.115944 2.115944 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.166701 0.000000 2.115944 v gpio_inp_dis[5] (out) - 2.115944 data arrival time + 3 0.111156 0.168893 0.117884 2.117884 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.168926 0.000000 2.117884 v gpio_dm1[31] (out) + 2.117884 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2099,13 +2071,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115944 data arrival time + -2.117884 data arrival time --------------------------------------------------------------------------------------------- - 3.865944 slack (MET) + 3.867884 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2114,10 +2086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108889 0.165551 0.115956 2.115956 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.165636 0.000000 2.115956 v gpio_dm1[9] (out) - 2.115956 data arrival time + 3 0.111645 0.169607 0.117908 2.117908 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.169624 0.000000 2.117908 v gpio_dm2[30] (out) + 2.117908 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2127,13 +2099,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115956 data arrival time + -2.117908 data arrival time --------------------------------------------------------------------------------------------- - 3.865957 slack (MET) + 3.867908 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2142,10 +2114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110043 0.167112 0.116153 2.116153 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.167122 0.000000 2.116153 v gpio_dm2[4] (out) - 2.116153 data arrival time + 3 0.111469 0.169514 0.117958 2.117958 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.169551 0.000000 2.117958 v gpio_inp_dis[2] (out) + 2.117958 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2155,13 +2127,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116153 data arrival time + -2.117958 data arrival time --------------------------------------------------------------------------------------------- - 3.866153 slack (MET) + 3.867958 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2170,10 +2142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110170 0.167309 0.116297 2.116297 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.167320 0.000000 2.116297 v gpio_dm2[2] (out) - 2.116297 data arrival time + 3 0.111645 0.169607 0.118108 2.118108 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.169629 0.000000 2.118108 v gpio_inp_dis[30] (out) + 2.118108 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2183,13 +2155,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116297 data arrival time + -2.118108 data arrival time --------------------------------------------------------------------------------------------- - 3.866297 slack (MET) + 3.868108 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2198,10 +2170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110043 0.167112 0.116321 2.116321 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.167126 0.000000 2.116321 v gpio_inp_dis[4] (out) - 2.116321 data arrival time + 3 0.111645 0.169607 0.118182 2.118182 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.169631 0.000000 2.118182 v gpio_dm1[30] (out) + 2.118182 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2211,13 +2183,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116321 data arrival time + -2.118182 data arrival time --------------------------------------------------------------------------------------------- - 3.866321 slack (MET) + 3.868182 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2226,10 +2198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110244 0.167397 0.116359 2.116359 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.167407 0.000000 2.116359 v gpio_dm2[11] (out) - 2.116359 data arrival time + 3 0.112113 0.170188 0.118366 2.118366 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.170198 0.000000 2.118366 v gpio_dm2[7] (out) + 2.118366 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2239,13 +2211,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116359 data arrival time + -2.118366 data arrival time --------------------------------------------------------------------------------------------- - 3.866359 slack (MET) + 3.868366 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2254,10 +2226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109597 0.166669 0.116368 2.116368 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.166717 0.000000 2.116368 v gpio_dm1[5] (out) - 2.116368 data arrival time + 3 0.112113 0.170188 0.118539 2.118539 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.170201 0.000000 2.118539 v gpio_inp_dis[7] (out) + 2.118539 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2267,13 +2239,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116368 data arrival time + -2.118539 data arrival time --------------------------------------------------------------------------------------------- - 3.866368 slack (MET) + 3.868538 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2282,10 +2254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110043 0.167112 0.116408 2.116408 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.167128 0.000000 2.116408 v gpio_dm1[4] (out) - 2.116408 data arrival time + 3 0.111469 0.169514 0.118606 2.118607 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.169579 0.000000 2.118607 v gpio_dm1[2] (out) + 2.118607 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2295,13 +2267,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116408 data arrival time + -2.118607 data arrival time --------------------------------------------------------------------------------------------- - 3.866408 slack (MET) + 3.868606 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2310,10 +2282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109577 0.166857 0.116432 2.116432 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.166972 0.000000 2.116432 v gpio_inp_dis[10] (out) - 2.116432 data arrival time + 3 0.112934 0.171675 0.118607 2.118607 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.171699 0.000000 2.118607 v gpio_dm2[34] (out) + 2.118607 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2323,13 +2295,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116432 data arrival time + -2.118607 data arrival time --------------------------------------------------------------------------------------------- - 3.866432 slack (MET) + 3.868607 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2338,10 +2310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110326 0.167526 0.116451 2.116451 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.167536 0.000000 2.116451 v gpio_dm2[8] (out) - 2.116451 data arrival time + 3 0.112113 0.170188 0.118631 2.118631 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.170203 0.000000 2.118631 v gpio_dm1[7] (out) + 2.118631 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2351,13 +2323,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116451 data arrival time + -2.118631 data arrival time --------------------------------------------------------------------------------------------- - 3.866451 slack (MET) + 3.868631 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2366,10 +2338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110170 0.167309 0.116464 2.116464 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.167323 0.000000 2.116464 v gpio_inp_dis[2] (out) - 2.116464 data arrival time + 3 0.111769 0.169940 0.118669 2.118669 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.170019 0.000000 2.118669 v gpio_inp_dis[32] (out) + 2.118669 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2379,13 +2351,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116464 data arrival time + -2.118669 data arrival time --------------------------------------------------------------------------------------------- - 3.866464 slack (MET) + 3.868669 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2394,10 +2366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110244 0.167397 0.116528 2.116528 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.167410 0.000000 2.116528 v gpio_inp_dis[11] (out) - 2.116528 data arrival time + 3 0.112943 0.171812 0.118888 2.118888 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.171857 0.000000 2.118888 v gpio_dm2[25] (out) + 2.118888 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2407,13 +2379,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116528 data arrival time + -2.118888 data arrival time --------------------------------------------------------------------------------------------- - 3.866529 slack (MET) + 3.868887 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2422,10 +2394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110170 0.167309 0.116551 2.116551 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.167325 0.000000 2.116551 v gpio_dm1[2] (out) - 2.116551 data arrival time + 3 0.111769 0.169940 0.119127 2.119127 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.170046 0.000000 2.119127 v gpio_dm1[32] (out) + 2.119127 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2435,13 +2407,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116551 data arrival time + -2.119127 data arrival time --------------------------------------------------------------------------------------------- - 3.866551 slack (MET) + 3.869127 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2450,10 +2422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110418 0.167673 0.116553 2.116554 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.167683 0.000000 2.116554 v gpio_dm2[3] (out) - 2.116554 data arrival time + 3 0.113291 0.172072 0.119707 2.119707 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.172091 0.000000 2.119707 v gpio_dm2[26] (out) + 2.119707 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2463,13 +2435,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116554 data arrival time + -2.119707 data arrival time --------------------------------------------------------------------------------------------- - 3.866553 slack (MET) + 3.869707 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2478,10 +2450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110244 0.167397 0.116615 2.116615 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.167412 0.000000 2.116615 v gpio_dm1[11] (out) - 2.116615 data arrival time + 3 0.113414 0.172247 0.119824 2.119824 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.172264 0.000000 2.119824 v gpio_dm2[33] (out) + 2.119824 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2491,13 +2463,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116615 data arrival time + -2.119824 data arrival time --------------------------------------------------------------------------------------------- - 3.866616 slack (MET) + 3.869825 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2506,10 +2478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110326 0.167526 0.116620 2.116620 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.167539 0.000000 2.116620 v gpio_inp_dis[8] (out) - 2.116620 data arrival time + 3 0.113291 0.172072 0.119875 2.119875 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.172095 0.000000 2.119875 v gpio_inp_dis[26] (out) + 2.119875 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2519,13 +2491,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116620 data arrival time + -2.119875 data arrival time --------------------------------------------------------------------------------------------- - 3.866620 slack (MET) + 3.869875 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2534,10 +2506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110326 0.167526 0.116706 2.116706 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.167541 0.000000 2.116706 v gpio_dm1[8] (out) - 2.116706 data arrival time + 3 0.113291 0.172072 0.119959 2.119959 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.172098 0.000000 2.119959 v gpio_dm1[26] (out) + 2.119959 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2547,13 +2519,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116706 data arrival time + -2.119959 data arrival time --------------------------------------------------------------------------------------------- - 3.866706 slack (MET) + 3.869959 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2562,10 +2534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110418 0.167673 0.116722 2.116722 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.167687 0.000000 2.116722 v gpio_inp_dis[3] (out) - 2.116722 data arrival time + 3 0.112943 0.171812 0.119955 2.119955 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.171911 0.000000 2.119955 v gpio_inp_dis[25] (out) + 2.119955 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2575,13 +2547,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116722 data arrival time + -2.119955 data arrival time --------------------------------------------------------------------------------------------- - 3.866722 slack (MET) + 3.869955 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2590,10 +2562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109577 0.166857 0.116755 2.116755 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.166995 0.000000 2.116755 v gpio_dm1[10] (out) - 2.116755 data arrival time + 3 0.113414 0.172247 0.120014 2.120014 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.172269 0.000000 2.120014 v gpio_inp_dis[33] (out) + 2.120014 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2603,13 +2575,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116755 data arrival time + -2.120014 data arrival time --------------------------------------------------------------------------------------------- - 3.866755 slack (MET) + 3.870014 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2618,10 +2590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110418 0.167673 0.116809 2.116809 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.167689 0.000000 2.116809 v gpio_dm1[3] (out) - 2.116809 data arrival time + 3 0.112934 0.171675 0.120018 2.120018 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.171759 0.000000 2.120018 v gpio_inp_dis[34] (out) + 2.120018 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2631,13 +2603,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116809 data arrival time + -2.120018 data arrival time --------------------------------------------------------------------------------------------- - 3.866809 slack (MET) + 3.870018 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2646,10 +2618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.112113 0.170188 0.118366 2.118366 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.170198 0.000000 2.118366 v gpio_dm2[7] (out) - 2.118366 data arrival time + 3 0.113682 0.172773 0.120060 2.120060 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.172798 0.000000 2.120060 v gpio_dm2[24] (out) + 2.120060 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2659,13 +2631,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.118366 data arrival time + -2.120060 data arrival time --------------------------------------------------------------------------------------------- - 3.868366 slack (MET) + 3.870060 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2674,10 +2646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.112113 0.170188 0.118539 2.118539 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.170201 0.000000 2.118539 v gpio_inp_dis[7] (out) - 2.118539 data arrival time + 3 0.113414 0.172247 0.120101 2.120101 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.172272 0.000000 2.120101 v gpio_dm1[33] (out) + 2.120101 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2687,13 +2659,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.118539 data arrival time + -2.120101 data arrival time --------------------------------------------------------------------------------------------- - 3.868538 slack (MET) + 3.870101 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2702,10 +2674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.112113 0.170188 0.118631 2.118631 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.170203 0.000000 2.118631 v gpio_dm1[7] (out) - 2.118631 data arrival time + 3 0.113682 0.172773 0.120135 2.120135 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.172800 0.000000 2.120135 v gpio_inp_dis[24] (out) + 2.120135 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2715,13 +2687,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.118631 data arrival time + -2.120135 data arrival time --------------------------------------------------------------------------------------------- - 3.868631 slack (MET) + 3.870135 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2730,10 +2702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.143336 0.215069 0.151864 2.151864 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.215080 0.000000 2.151864 v gpio_out[1] (out) - 2.151864 data arrival time + 3 0.112943 0.171812 0.120290 2.120290 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.171932 0.000000 2.120290 v gpio_dm1[25] (out) + 2.120290 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2743,13 +2715,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.151864 data arrival time + -2.120290 data arrival time --------------------------------------------------------------------------------------------- - 3.901864 slack (MET) + 3.870290 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2758,10 +2730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.143336 0.215069 0.151962 2.151963 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.215081 0.000000 2.151963 v gpio_dm2[1] (out) - 2.151963 data arrival time + 3 0.112934 0.171675 0.120346 2.120346 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.171779 0.000000 2.120346 v gpio_dm1[34] (out) + 2.120346 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2771,13 +2743,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.151963 data arrival time + -2.120346 data arrival time --------------------------------------------------------------------------------------------- - 3.901963 slack (MET) + 3.870346 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2786,10 +2758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.143336 0.215069 0.152191 2.152191 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.215086 0.000000 2.152191 v gpio_dm0[1] (out) - 2.152191 data arrival time + 3 0.113682 0.172773 0.120831 2.120831 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.172826 0.000000 2.120831 v gpio_dm1[24] (out) + 2.120831 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2799,13 +2771,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.152191 data arrival time + -2.120831 data arrival time --------------------------------------------------------------------------------------------- - 3.902191 slack (MET) + 3.870831 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2814,10 +2786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.143336 0.215069 0.152242 2.152242 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.215087 0.000000 2.152242 v gpio_dm1[1] (out) - 2.152242 data arrival time + 3 0.115115 0.174872 0.121434 2.121434 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.174890 0.000000 2.121434 v gpio_dm2[28] (out) + 2.121434 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2827,13 +2799,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.152242 data arrival time + -2.121434 data arrival time --------------------------------------------------------------------------------------------- - 3.902242 slack (MET) + 3.871434 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2842,10 +2814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 0.467570 0.325238 2.325238 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.467639 0.000000 2.325238 v gpio_oeb[6] (out) - 2.325238 data arrival time + 3 0.115170 0.174855 0.121719 2.121719 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.174873 0.000000 2.121719 v gpio_dm2[27] (out) + 2.121719 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2855,13 +2827,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.325238 data arrival time + -2.121719 data arrival time --------------------------------------------------------------------------------------------- - 4.075238 slack (MET) + 3.871719 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2870,10 +2842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 0.468478 0.325346 2.325346 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.468664 0.000000 2.325346 v gpio_oeb[1] (out) - 2.325346 data arrival time + 3 0.115115 0.174872 0.121744 2.121744 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.174898 0.000000 2.121744 v gpio_inp_dis[28] (out) + 2.121744 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2883,13 +2855,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.325346 data arrival time + -2.121744 data arrival time --------------------------------------------------------------------------------------------- - 4.075346 slack (MET) + 3.871744 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2898,10 +2870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 0.469778 0.325559 2.325559 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.469946 0.000000 2.325559 v gpio_oeb[2] (out) - 2.325559 data arrival time + 3 0.115170 0.174855 0.121888 2.121888 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.174877 0.000000 2.121888 v gpio_inp_dis[27] (out) + 2.121888 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2911,13 +2883,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.325559 data arrival time + -2.121888 data arrival time --------------------------------------------------------------------------------------------- - 4.075559 slack (MET) + 3.871888 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2926,10 +2898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 0.467570 0.326000 2.326000 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.467664 0.000000 2.326000 v gpio_ib_mode_sel[6] (out) - 2.326000 data arrival time + 3 0.115170 0.174855 0.121976 2.121976 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.174880 0.000000 2.121976 v gpio_dm1[27] (out) + 2.121976 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2939,13 +2911,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.326000 data arrival time + -2.121976 data arrival time --------------------------------------------------------------------------------------------- - 4.076000 slack (MET) + 3.871977 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2954,10 +2926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 0.468478 0.326127 2.326127 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.468705 0.000000 2.326127 v gpio_ib_mode_sel[1] (out) - 2.326127 data arrival time + 3 0.115115 0.174872 0.122413 2.122413 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.174923 0.000000 2.122413 v gpio_dm1[28] (out) + 2.122413 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2967,13 +2939,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.326127 data arrival time + -2.122413 data arrival time --------------------------------------------------------------------------------------------- - 4.076127 slack (MET) + 3.872413 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2982,10 +2954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 0.469012 0.326184 2.326184 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.469246 0.000000 2.326184 v gpio_oeb[5] (out) - 2.326184 data arrival time + 3 0.118195 0.179363 0.124969 2.124969 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.179381 0.000000 2.124969 v gpio_dm2[29] (out) + 2.124969 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2995,13 +2967,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.326184 data arrival time + -2.124969 data arrival time --------------------------------------------------------------------------------------------- - 4.076184 slack (MET) + 3.874969 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3010,10 +2982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 0.468627 0.326206 2.326206 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.468696 0.000000 2.326206 v gpio_oeb[7] (out) - 2.326206 data arrival time + 3 0.118195 0.179363 0.125150 2.125150 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.179385 0.000000 2.125150 v gpio_inp_dis[29] (out) + 2.125150 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3023,13 +2995,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.326206 data arrival time + -2.125150 data arrival time --------------------------------------------------------------------------------------------- - 4.076206 slack (MET) + 3.875150 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3038,10 +3010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 0.467570 0.326747 2.326747 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.467693 0.000000 2.326747 v gpio_vtrip_sel[6] (out) - 2.326747 data arrival time + 3 0.118195 0.179363 0.125242 2.125242 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.179388 0.000000 2.125242 v gpio_dm1[29] (out) + 2.125242 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3051,13 +3023,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.326747 data arrival time + -2.125242 data arrival time --------------------------------------------------------------------------------------------- - 4.076747 slack (MET) + 3.875242 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3066,10 +3038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 0.468478 0.326812 2.326812 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.468745 0.000000 2.326812 v gpio_vtrip_sel[1] (out) - 2.326812 data arrival time + 4 0.143336 0.215069 0.151864 2.151864 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.215080 0.000000 2.151864 v gpio_out[1] (out) + 2.151864 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3079,13 +3051,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.326812 data arrival time + -2.151864 data arrival time --------------------------------------------------------------------------------------------- - 4.076812 slack (MET) + 3.901864 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3094,10 +3066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 0.469192 0.326821 2.326821 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.469222 0.000000 2.326821 v gpio_oeb[10] (out) - 2.326821 data arrival time + 4 0.143336 0.215069 0.151962 2.151963 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.215081 0.000000 2.151963 v gpio_dm2[1] (out) + 2.151963 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3107,13 +3079,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.326821 data arrival time + -2.151963 data arrival time --------------------------------------------------------------------------------------------- - 4.076821 slack (MET) + 3.901963 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3122,10 +3094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 0.469012 0.326966 2.326966 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.469292 0.000000 2.326966 v gpio_ib_mode_sel[5] (out) - 2.326966 data arrival time + 4 0.143336 0.215069 0.152191 2.152191 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.215086 0.000000 2.152191 v gpio_dm0[1] (out) + 2.152191 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3135,13 +3107,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.326966 data arrival time + -2.152191 data arrival time --------------------------------------------------------------------------------------------- - 4.076965 slack (MET) + 3.902191 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3150,10 +3122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 0.468627 0.326989 2.326989 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.468721 0.000000 2.326989 v gpio_ib_mode_sel[7] (out) - 2.326989 data arrival time + 4 0.143336 0.215069 0.152242 2.152242 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.215087 0.000000 2.152242 v gpio_dm1[1] (out) + 2.152242 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3163,13 +3135,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.326989 data arrival time + -2.152242 data arrival time --------------------------------------------------------------------------------------------- - 4.076990 slack (MET) + 3.902242 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3178,10 +3150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 0.469192 0.327072 2.327072 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.469228 0.000000 2.327072 v gpio_ib_mode_sel[10] (out) - 2.327072 data arrival time + 9 0.310668 0.463556 0.324834 2.324833 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.463682 0.000000 2.324833 v gpio_oeb[11] (out) + 2.324833 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3191,13 +3163,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.327072 data arrival time + -2.324833 data arrival time --------------------------------------------------------------------------------------------- - 4.077072 slack (MET) + 4.074833 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3206,10 +3178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 0.469778 0.327290 2.327290 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.470039 0.000000 2.327290 v gpio_ib_mode_sel[2] (out) - 2.327290 data arrival time + 9 0.311785 0.467570 0.325238 2.325238 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.467639 0.000000 2.325238 v gpio_oeb[6] (out) + 2.325238 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3219,13 +3191,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.327290 data arrival time + -2.325238 data arrival time --------------------------------------------------------------------------------------------- - 4.077290 slack (MET) + 4.075238 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3234,10 +3206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 0.467268 0.327597 2.327597 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.467404 0.000000 2.327597 v gpio_oeb[8] (out) - 2.327597 data arrival time + 9 0.311766 0.468478 0.325346 2.325346 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.468664 0.000000 2.325346 v gpio_oeb[1] (out) + 2.325346 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3247,13 +3219,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.327597 data arrival time + -2.325346 data arrival time --------------------------------------------------------------------------------------------- - 4.077597 slack (MET) + 4.075346 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3262,10 +3234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 0.469012 0.327651 2.327651 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.469336 0.000000 2.327651 v gpio_vtrip_sel[5] (out) - 2.327651 data arrival time + 9 0.310668 0.463556 0.325614 2.325613 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.463717 0.000000 2.325613 v gpio_ib_mode_sel[11] (out) + 2.325613 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3275,13 +3247,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.327651 data arrival time + -2.325613 data arrival time --------------------------------------------------------------------------------------------- - 4.077651 slack (MET) + 4.075614 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3290,10 +3262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 0.468627 0.327676 2.327676 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.468747 0.000000 2.327676 v gpio_vtrip_sel[7] (out) - 2.327676 data arrival time + 9 0.311785 0.467570 0.326000 2.326000 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.467664 0.000000 2.326000 v gpio_ib_mode_sel[6] (out) + 2.326000 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3303,13 +3275,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.327676 data arrival time + -2.326000 data arrival time --------------------------------------------------------------------------------------------- - 4.077676 slack (MET) + 4.076000 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3318,10 +3290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 0.469778 0.327975 2.327975 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.470081 0.000000 2.327975 v gpio_vtrip_sel[2] (out) - 2.327975 data arrival time + 9 0.311766 0.468478 0.326127 2.326127 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.468705 0.000000 2.326127 v gpio_ib_mode_sel[1] (out) + 2.326127 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3331,13 +3303,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.327975 data arrival time + -2.326127 data arrival time --------------------------------------------------------------------------------------------- - 4.077975 slack (MET) + 4.076127 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3346,10 +3318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 0.467268 0.328383 2.328383 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.467440 0.000000 2.328383 v gpio_ib_mode_sel[8] (out) - 2.328383 data arrival time + 9 0.312042 0.469012 0.326184 2.326184 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.469246 0.000000 2.326184 v gpio_oeb[5] (out) + 2.326184 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3359,13 +3331,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.328383 data arrival time + -2.326184 data arrival time --------------------------------------------------------------------------------------------- - 4.078383 slack (MET) + 4.076184 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3374,10 +3346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 0.466791 0.328543 2.328542 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.466966 0.000000 2.328542 v gpio_oeb[4] (out) - 2.328542 data arrival time + 9 0.312538 0.468627 0.326206 2.326206 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.468696 0.000000 2.326206 v gpio_oeb[7] (out) + 2.326206 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3387,13 +3359,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.328542 data arrival time + -2.326206 data arrival time --------------------------------------------------------------------------------------------- - 4.078543 slack (MET) + 4.076206 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3402,10 +3374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 0.469192 0.328657 2.328657 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.469270 0.000000 2.328657 v gpio_vtrip_sel[10] (out) - 2.328657 data arrival time + 9 0.310668 0.463556 0.326298 2.326298 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.463750 0.000000 2.326298 v gpio_vtrip_sel[11] (out) + 2.326298 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3415,13 +3387,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.328657 data arrival time + -2.326298 data arrival time --------------------------------------------------------------------------------------------- - 4.078657 slack (MET) + 4.076298 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3430,10 +3402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 0.467570 0.328805 2.328805 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.467791 0.000000 2.328805 v gpio_holdover[6] (out) - 2.328805 data arrival time + 9 0.313043 0.468912 0.326621 2.326621 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.468942 0.000000 2.326621 v gpio_oeb[10] (out) + 2.326621 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3443,13 +3415,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.328805 data arrival time + -2.326621 data arrival time --------------------------------------------------------------------------------------------- - 4.078805 slack (MET) + 4.076621 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3458,10 +3430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 0.467268 0.329073 2.329072 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.467475 0.000000 2.329072 v gpio_vtrip_sel[8] (out) - 2.329072 data arrival time + 9 0.311785 0.467570 0.326747 2.326747 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.467693 0.000000 2.326747 v gpio_vtrip_sel[6] (out) + 2.326747 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3471,13 +3443,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329072 data arrival time + -2.326747 data arrival time --------------------------------------------------------------------------------------------- - 4.079072 slack (MET) + 4.076747 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3486,10 +3458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 0.468478 0.329244 2.329243 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.468912 0.000000 2.329243 v gpio_holdover[1] (out) - 2.329243 data arrival time + 9 0.314820 0.472351 0.326798 2.326798 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.472397 0.000000 2.326798 v gpio_oeb[30] (out) + 2.326798 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3499,13 +3471,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329243 data arrival time + -2.326798 data arrival time --------------------------------------------------------------------------------------------- - 4.079244 slack (MET) + 4.076798 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3514,11 +3486,11 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 0.466791 0.329327 2.329327 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.467006 0.000000 2.329327 v gpio_ib_mode_sel[4] (out) - 2.329327 data arrival time - + 9 0.311766 0.468478 0.326812 2.326812 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.468745 0.000000 2.326812 v gpio_vtrip_sel[1] (out) + 2.326812 data arrival time + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 0.250000 0.250000 clock uncertainty @@ -3527,13 +3499,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329327 data arrival time + -2.326812 data arrival time --------------------------------------------------------------------------------------------- - 4.079327 slack (MET) + 4.076812 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3542,10 +3514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 0.467570 0.329761 2.329761 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.467846 0.000000 2.329761 v gpio_analog_sel[6] (out) - 2.329761 data arrival time + 9 0.313043 0.468912 0.326872 2.326872 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.468947 0.000000 2.326872 v gpio_ib_mode_sel[10] (out) + 2.326872 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3555,13 +3527,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329761 data arrival time + -2.326872 data arrival time --------------------------------------------------------------------------------------------- - 4.079761 slack (MET) + 4.076871 slack (MET) Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3570,10 +3542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 0.469012 0.329769 2.329769 v gpio_loopback_zero[5] (in) + 9 0.312042 0.469012 0.326966 2.326966 v gpio_loopback_zero[5] (in) gpio_loopback_zero[5] (net) - 0.469493 0.000000 2.329769 v gpio_holdover[5] (out) - 2.329769 data arrival time + 0.469292 0.000000 2.326966 v gpio_ib_mode_sel[5] (out) + 2.326966 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3583,13 +3555,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329769 data arrival time + -2.326966 data arrival time --------------------------------------------------------------------------------------------- - 4.079769 slack (MET) + 4.076965 slack (MET) Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3598,10 +3570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 0.468627 0.329796 2.329796 v gpio_loopback_zero[7] (in) + 9 0.312538 0.468627 0.326989 2.326989 v gpio_loopback_zero[7] (in) gpio_loopback_zero[7] (net) - 0.468848 0.000000 2.329796 v gpio_holdover[7] (out) - 2.329796 data arrival time + 0.468721 0.000000 2.326989 v gpio_ib_mode_sel[7] (out) + 2.326989 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3611,13 +3583,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329796 data arrival time + -2.326989 data arrival time --------------------------------------------------------------------------------------------- - 4.079796 slack (MET) + 4.076990 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3626,10 +3598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 0.470271 0.329972 2.329972 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.470339 0.000000 2.329972 v gpio_oeb[3] (out) - 2.329972 data arrival time + 9 0.313051 0.467107 0.327486 2.327486 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.467243 0.000000 2.327486 v gpio_oeb[8] (out) + 2.327486 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3639,13 +3611,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.329972 data arrival time + -2.327486 data arrival time --------------------------------------------------------------------------------------------- - 4.079972 slack (MET) + 4.077486 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3654,10 +3626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 0.472262 0.330082 2.330082 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.472390 0.000000 2.330082 v gpio_oeb[12] (out) - 2.330082 data arrival time + 9 0.312042 0.469012 0.327651 2.327651 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.469336 0.000000 2.327651 v gpio_vtrip_sel[5] (out) + 2.327651 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3667,13 +3639,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330082 data arrival time + -2.327651 data arrival time --------------------------------------------------------------------------------------------- - 4.080082 slack (MET) + 4.077651 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3682,10 +3654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 0.469778 0.330091 2.330091 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.470233 0.000000 2.330091 v gpio_holdover[2] (out) - 2.330091 data arrival time + 9 0.312538 0.468627 0.327676 2.327676 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.468747 0.000000 2.327676 v gpio_vtrip_sel[7] (out) + 2.327676 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3695,13 +3667,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330091 data arrival time + -2.327676 data arrival time --------------------------------------------------------------------------------------------- - 4.080091 slack (MET) + 4.077676 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3710,10 +3682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 0.470271 0.330123 2.330123 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.470344 0.000000 2.330123 v gpio_ib_mode_sel[3] (out) - 2.330123 data arrival time + 9 0.312726 0.468999 0.327818 2.327818 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.469127 0.000000 2.327818 v gpio_oeb[12] (out) + 2.327818 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3723,13 +3695,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330123 data arrival time + -2.327818 data arrival time --------------------------------------------------------------------------------------------- - 4.080123 slack (MET) + 4.077817 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3738,10 +3710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 0.469526 0.330122 2.330122 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.469541 0.000000 2.330122 v gpio_oeb[9] (out) - 2.330122 data arrival time + 9 0.313051 0.467107 0.328271 2.328271 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.467279 0.000000 2.328271 v gpio_ib_mode_sel[8] (out) + 2.328271 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3751,13 +3723,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330122 data arrival time + -2.328271 data arrival time --------------------------------------------------------------------------------------------- - 4.080122 slack (MET) + 4.078271 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3766,10 +3738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 0.470271 0.330258 2.330258 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.470348 0.000000 2.330258 v gpio_vtrip_sel[3] (out) - 2.330258 data arrival time + 9 0.310668 0.463556 0.328409 2.328409 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.463875 0.000000 2.328409 v gpio_holdover[11] (out) + 2.328409 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3779,13 +3751,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330258 data arrival time + -2.328409 data arrival time --------------------------------------------------------------------------------------------- - 4.080258 slack (MET) + 4.078409 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3794,10 +3766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 0.469526 0.330267 2.330267 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.469543 0.000000 2.330267 v gpio_ib_mode_sel[9] (out) - 2.330267 data arrival time + 9 0.313043 0.468912 0.328456 2.328456 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.468990 0.000000 2.328456 v gpio_vtrip_sel[10] (out) + 2.328456 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3807,13 +3779,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330267 data arrival time + -2.328456 data arrival time --------------------------------------------------------------------------------------------- - 4.080267 slack (MET) + 4.078456 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3822,10 +3794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 0.469526 0.330394 2.330395 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.469545 0.000000 2.330395 v gpio_vtrip_sel[9] (out) - 2.330395 data arrival time + 9 0.312854 0.466791 0.328543 2.328542 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.466966 0.000000 2.328542 v gpio_oeb[4] (out) + 2.328542 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3835,13 +3807,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330395 data arrival time + -2.328542 data arrival time --------------------------------------------------------------------------------------------- - 4.080394 slack (MET) + 4.078543 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3850,10 +3822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 0.470271 0.330626 2.330626 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.470361 0.000000 2.330626 v gpio_holdover[3] (out) - 2.330626 data arrival time + 9 0.314820 0.472351 0.328579 2.328578 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.472452 0.000000 2.328578 v gpio_ib_mode_sel[30] (out) + 2.328578 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3863,13 +3835,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330626 data arrival time + -2.328578 data arrival time --------------------------------------------------------------------------------------------- - 4.080626 slack (MET) + 4.078578 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3878,10 +3850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 0.466791 0.330690 2.330690 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.467086 0.000000 2.330690 v gpio_vtrip_sel[4] (out) - 2.330690 data arrival time + 9 0.311785 0.467570 0.328805 2.328805 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.467791 0.000000 2.328805 v gpio_holdover[6] (out) + 2.328805 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3891,13 +3863,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330690 data arrival time + -2.328805 data arrival time --------------------------------------------------------------------------------------------- - 4.080690 slack (MET) + 4.078805 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3906,10 +3878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 0.469012 0.330728 2.330728 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.469575 0.000000 2.330728 v gpio_analog_sel[5] (out) - 2.330728 data arrival time + 9 0.313051 0.467107 0.328961 2.328961 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.467313 0.000000 2.328961 v gpio_vtrip_sel[8] (out) + 2.328961 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3919,13 +3891,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330728 data arrival time + -2.328961 data arrival time --------------------------------------------------------------------------------------------- - 4.080729 slack (MET) + 4.078961 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3934,10 +3906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 0.468627 0.330755 2.330755 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.468904 0.000000 2.330755 v gpio_analog_sel[7] (out) - 2.330755 data arrival time + 9 0.311766 0.468478 0.329244 2.329243 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.468912 0.000000 2.329243 v gpio_holdover[1] (out) + 2.329243 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3947,13 +3919,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330755 data arrival time + -2.329243 data arrival time --------------------------------------------------------------------------------------------- - 4.080755 slack (MET) + 4.079244 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3962,10 +3934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 0.469526 0.330775 2.330775 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.469551 0.000000 2.330775 v gpio_holdover[9] (out) - 2.330775 data arrival time + 9 0.314820 0.472351 0.329265 2.329265 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.472478 0.000000 2.329265 v gpio_vtrip_sel[30] (out) + 2.329265 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3975,13 +3947,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330775 data arrival time + -2.329265 data arrival time --------------------------------------------------------------------------------------------- - 4.080775 slack (MET) + 4.079265 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3990,10 +3962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 0.468478 0.330859 2.330859 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.469047 0.000000 2.330859 v gpio_analog_sel[1] (out) - 2.330859 data arrival time + 9 0.312854 0.466791 0.329327 2.329327 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.467006 0.000000 2.329327 v gpio_ib_mode_sel[4] (out) + 2.329327 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4003,13 +3975,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330859 data arrival time + -2.329327 data arrival time --------------------------------------------------------------------------------------------- - 4.080858 slack (MET) + 4.079327 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4018,10 +3990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 0.469526 0.330977 2.330976 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.469555 0.000000 2.330976 v gpio_analog_sel[9] (out) - 2.330976 data arrival time + 9 0.310668 0.463556 0.329364 2.329364 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.463942 0.000000 2.329364 v gpio_analog_sel[11] (out) + 2.329364 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4031,13 +4003,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.330976 data arrival time + -2.329364 data arrival time --------------------------------------------------------------------------------------------- - 4.080976 slack (MET) + 4.079364 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4046,10 +4018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 0.469778 0.331047 2.331047 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.470312 0.000000 2.331047 v gpio_analog_sel[2] (out) - 2.331047 data arrival time + 9 0.312726 0.468999 0.329389 2.329389 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.469200 0.000000 2.329389 v gpio_ib_mode_sel[12] (out) + 2.329389 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4059,13 +4031,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331047 data arrival time + -2.329389 data arrival time --------------------------------------------------------------------------------------------- - 4.081047 slack (MET) + 4.079389 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4074,10 +4046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 0.467268 0.331205 2.331205 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.467604 0.000000 2.331205 v gpio_holdover[8] (out) - 2.331205 data arrival time + 9 0.311785 0.467570 0.329761 2.329761 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.467846 0.000000 2.329761 v gpio_analog_sel[6] (out) + 2.329761 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4087,13 +4059,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331205 data arrival time + -2.329761 data arrival time --------------------------------------------------------------------------------------------- - 4.081205 slack (MET) + 4.079761 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4102,10 +4074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 0.470271 0.331284 2.331284 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.470385 0.000000 2.331284 v gpio_analog_sel[3] (out) - 2.331284 data arrival time + 9 0.312042 0.469012 0.329769 2.329769 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.469493 0.000000 2.329769 v gpio_holdover[5] (out) + 2.329769 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4115,13 +4087,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331284 data arrival time + -2.329769 data arrival time --------------------------------------------------------------------------------------------- - 4.081284 slack (MET) + 4.079769 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4130,10 +4102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 0.469526 0.331323 2.331323 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.469562 0.000000 2.331323 v gpio_analog_pol[9] (out) - 2.331323 data arrival time + 9 0.312538 0.468627 0.329796 2.329796 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.468848 0.000000 2.329796 v gpio_holdover[7] (out) + 2.329796 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4143,13 +4115,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331323 data arrival time + -2.329796 data arrival time --------------------------------------------------------------------------------------------- - 4.081323 slack (MET) + 4.079796 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4158,10 +4130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 0.471154 0.331324 2.331324 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.471169 0.000000 2.331324 v gpio_oeb[11] (out) - 2.331324 data arrival time + 9 0.315538 0.473336 0.329804 2.329804 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.473444 0.000000 2.329804 v gpio_ib_mode_sel[24] (out) + 2.329804 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4171,13 +4143,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331324 data arrival time + -2.329804 data arrival time --------------------------------------------------------------------------------------------- - 4.081324 slack (MET) + 4.079804 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4186,10 +4158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 0.469192 0.331357 2.331357 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.469382 0.000000 2.331357 v gpio_holdover[10] (out) - 2.331357 data arrival time + 9 0.315538 0.473336 0.329881 2.329881 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.473447 0.000000 2.329881 v gpio_oeb[24] (out) + 2.329881 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4199,13 +4171,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331357 data arrival time + -2.329881 data arrival time --------------------------------------------------------------------------------------------- - 4.081357 slack (MET) + 4.079881 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4214,10 +4186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 0.469526 0.331385 2.331385 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.469564 0.000000 2.331385 v gpio_dm0[9] (out) - 2.331385 data arrival time + 9 0.315538 0.473336 0.329933 2.329933 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.473449 0.000000 2.329933 v gpio_vtrip_sel[24] (out) + 2.329933 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4227,13 +4199,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331385 data arrival time + -2.329933 data arrival time --------------------------------------------------------------------------------------------- - 4.081385 slack (MET) + 4.079933 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4242,10 +4214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 0.469526 0.331427 2.331427 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.469565 0.000000 2.331427 v gpio_analog_en[9] (out) - 2.331427 data arrival time + 9 0.313798 0.470271 0.329972 2.329972 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.470339 0.000000 2.329972 v gpio_oeb[3] (out) + 2.329972 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4255,13 +4227,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331427 data arrival time + -2.329972 data arrival time --------------------------------------------------------------------------------------------- - 4.081427 slack (MET) + 4.079972 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4270,10 +4242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 0.471154 0.331470 2.331470 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.471171 0.000000 2.331470 v gpio_ib_mode_sel[11] (out) - 2.331470 data arrival time + 9 0.313798 0.470271 0.330123 2.330123 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.470344 0.000000 2.330123 v gpio_ib_mode_sel[3] (out) + 2.330123 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4283,13 +4255,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331470 data arrival time + -2.330123 data arrival time --------------------------------------------------------------------------------------------- - 4.081470 slack (MET) + 4.080123 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4298,10 +4270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 0.471154 0.331598 2.331598 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.471173 0.000000 2.331598 v gpio_vtrip_sel[11] (out) - 2.331598 data arrival time + 9 0.313906 0.469525 0.330122 2.330122 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.469540 0.000000 2.330122 v gpio_oeb[9] (out) + 2.330122 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4311,13 +4283,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331598 data arrival time + -2.330122 data arrival time --------------------------------------------------------------------------------------------- - 4.081598 slack (MET) + 4.080122 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4326,10 +4298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 0.472262 0.331667 2.331667 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.472464 0.000000 2.331667 v gpio_ib_mode_sel[12] (out) - 2.331667 data arrival time + 9 0.317475 0.475864 0.330146 2.330146 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.475894 0.000000 2.330146 v gpio_oeb[27] (out) + 2.330146 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4339,13 +4311,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331667 data arrival time + -2.330146 data arrival time --------------------------------------------------------------------------------------------- - 4.081666 slack (MET) + 4.080146 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4354,10 +4326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 0.469526 0.331751 2.331751 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.469572 0.000000 2.331751 v gpio_slow_sel[9] (out) - 2.331751 data arrival time + 9 0.313798 0.470271 0.330258 2.330258 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.470348 0.000000 2.330258 v gpio_vtrip_sel[3] (out) + 2.330258 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4367,13 +4339,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331751 data arrival time + -2.330258 data arrival time --------------------------------------------------------------------------------------------- - 4.081751 slack (MET) + 4.080258 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4382,10 +4354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 0.466791 0.331861 2.331861 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.467166 0.000000 2.331861 v gpio_holdover[4] (out) - 2.331861 data arrival time + 9 0.313906 0.469525 0.330267 2.330267 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.469542 0.000000 2.330267 v gpio_ib_mode_sel[9] (out) + 2.330267 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4395,13 +4367,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331861 data arrival time + -2.330267 data arrival time --------------------------------------------------------------------------------------------- - 4.081861 slack (MET) + 4.080267 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4410,10 +4382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 0.471154 0.331982 2.331982 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.471179 0.000000 2.331982 v gpio_holdover[11] (out) - 2.331982 data arrival time + 9 0.317896 0.476981 0.330360 2.330360 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.477040 0.000000 2.330360 v gpio_oeb[33] (out) + 2.330360 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4423,13 +4395,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.331982 data arrival time + -2.330360 data arrival time --------------------------------------------------------------------------------------------- - 4.081982 slack (MET) + 4.080360 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4438,10 +4410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 0.466791 0.332042 2.332042 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.467179 0.000000 2.332042 v gpio_analog_sel[4] (out) - 2.332042 data arrival time + 9 0.313906 0.469525 0.330394 2.330394 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.469544 0.000000 2.330394 v gpio_vtrip_sel[9] (out) + 2.330394 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4451,13 +4423,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332042 data arrival time + -2.330394 data arrival time --------------------------------------------------------------------------------------------- - 4.082042 slack (MET) + 4.080394 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4466,10 +4438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 0.467570 0.332054 2.332054 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.468007 0.000000 2.332054 v gpio_analog_pol[6] (out) - 2.332054 data arrival time + 9 0.312726 0.468999 0.330424 2.330424 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.469258 0.000000 2.330424 v gpio_vtrip_sel[12] (out) + 2.330424 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4479,13 +4451,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332054 data arrival time + -2.330424 data arrival time --------------------------------------------------------------------------------------------- - 4.082054 slack (MET) + 4.080424 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4494,10 +4466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 0.471154 0.332158 2.332158 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.471182 0.000000 2.332158 v gpio_analog_sel[11] (out) - 2.332158 data arrival time + 9 0.313798 0.470271 0.330626 2.330626 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.470361 0.000000 2.330626 v gpio_holdover[3] (out) + 2.330626 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4507,13 +4479,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332158 data arrival time + -2.330626 data arrival time --------------------------------------------------------------------------------------------- - 4.082158 slack (MET) + 4.080626 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4522,10 +4494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 0.469012 0.332173 2.332173 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.469711 0.000000 2.332173 v gpio_analog_pol[5] (out) - 2.332173 data arrival time + 9 0.312854 0.466791 0.330690 2.330690 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.467086 0.000000 2.330690 v gpio_vtrip_sel[4] (out) + 2.330690 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4535,13 +4507,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332173 data arrival time + -2.330690 data arrival time --------------------------------------------------------------------------------------------- - 4.082173 slack (MET) + 4.080690 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4550,10 +4522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 0.470271 0.332226 2.332226 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.470425 0.000000 2.332226 v gpio_analog_pol[3] (out) - 2.332226 data arrival time + 9 0.312042 0.469012 0.330728 2.330728 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.469575 0.000000 2.330728 v gpio_analog_sel[5] (out) + 2.330728 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4563,13 +4535,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332226 data arrival time + -2.330728 data arrival time --------------------------------------------------------------------------------------------- - 4.082226 slack (MET) + 4.080729 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4578,10 +4550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 0.469192 0.332259 2.332259 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.469431 0.000000 2.332259 v gpio_analog_sel[10] (out) - 2.332259 data arrival time + 9 0.312538 0.468627 0.330755 2.330755 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.468904 0.000000 2.330755 v gpio_analog_sel[7] (out) + 2.330755 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4591,13 +4563,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332259 data arrival time + -2.330755 data arrival time --------------------------------------------------------------------------------------------- - 4.082259 slack (MET) + 4.080755 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4606,10 +4578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 0.470271 0.332280 2.332280 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.470427 0.000000 2.332280 v gpio_dm0[3] (out) - 2.332280 data arrival time + 9 0.313906 0.469525 0.330775 2.330775 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.469551 0.000000 2.330775 v gpio_holdover[9] (out) + 2.330775 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4619,13 +4591,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332280 data arrival time + -2.330775 data arrival time --------------------------------------------------------------------------------------------- - 4.082280 slack (MET) + 4.080775 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4634,10 +4606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 0.470271 0.332316 2.332316 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.470429 0.000000 2.332316 v gpio_analog_en[3] (out) - 2.332316 data arrival time + 9 0.312726 0.468999 0.330812 2.330812 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.469282 0.000000 2.330812 v gpio_holdover[12] (out) + 2.330812 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4647,13 +4619,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332316 data arrival time + -2.330812 data arrival time --------------------------------------------------------------------------------------------- - 4.082316 slack (MET) + 4.080812 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4662,10 +4634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 0.468478 0.332314 2.332314 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.469185 0.000000 2.332314 v gpio_inp_dis[1] (out) - 2.332314 data arrival time + 9 0.314549 0.470582 0.330818 2.330818 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.470601 0.000000 2.330818 v gpio_oeb[2] (out) + 2.330818 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4675,13 +4647,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332314 data arrival time + -2.330818 data arrival time --------------------------------------------------------------------------------------------- - 4.082314 slack (MET) + 4.080818 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4690,10 +4662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 0.467570 0.332344 2.332344 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.468029 0.000000 2.332344 v gpio_dm0[6] (out) - 2.332344 data arrival time + 9 0.311766 0.468478 0.330859 2.330859 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.469047 0.000000 2.330859 v gpio_analog_sel[1] (out) + 2.330859 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4703,13 +4675,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332344 data arrival time + -2.330859 data arrival time --------------------------------------------------------------------------------------------- - 4.082344 slack (MET) + 4.080858 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4718,10 +4690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 0.466791 0.332355 2.332355 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.467202 0.000000 2.332355 v gpio_analog_pol[4] (out) - 2.332355 data arrival time + 9 0.314549 0.470582 0.330963 2.330963 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.470603 0.000000 2.330963 v gpio_ib_mode_sel[2] (out) + 2.330963 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4731,13 +4703,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332355 data arrival time + -2.330963 data arrival time --------------------------------------------------------------------------------------------- - 4.082355 slack (MET) + 4.080962 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4746,10 +4718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 0.470271 0.332400 2.332400 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.470433 0.000000 2.332400 v gpio_slow_sel[3] (out) - 2.332400 data arrival time + 9 0.312726 0.468999 0.330977 2.330977 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.469292 0.000000 2.330977 v gpio_analog_sel[12] (out) + 2.330977 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4759,13 +4731,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332400 data arrival time + -2.330977 data arrival time --------------------------------------------------------------------------------------------- - 4.082400 slack (MET) + 4.080977 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4774,10 +4746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 0.466791 0.332411 2.332411 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.467207 0.000000 2.332411 v gpio_dm0[4] (out) - 2.332411 data arrival time + 9 0.313906 0.469525 0.330976 2.330976 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.469555 0.000000 2.330976 v gpio_analog_sel[9] (out) + 2.330976 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4787,13 +4759,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332411 data arrival time + -2.330976 data arrival time --------------------------------------------------------------------------------------------- - 4.082411 slack (MET) + 4.080976 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4802,10 +4774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 0.466791 0.332450 2.332450 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.467210 0.000000 2.332450 v gpio_analog_en[4] (out) - 2.332450 data arrival time + 9 0.310668 0.463556 0.331052 2.331052 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.464076 0.000000 2.331052 v gpio_analog_pol[11] (out) + 2.331052 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4815,13 +4787,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332450 data arrival time + -2.331052 data arrival time --------------------------------------------------------------------------------------------- - 4.082450 slack (MET) + 4.081052 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4830,10 +4802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 0.471154 0.332481 2.332481 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.471189 0.000000 2.332481 v gpio_analog_pol[11] (out) - 2.332481 data arrival time + 9 0.313051 0.467107 0.331092 2.331092 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.467442 0.000000 2.331092 v gpio_holdover[8] (out) + 2.331092 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4843,13 +4815,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332481 data arrival time + -2.331092 data arrival time --------------------------------------------------------------------------------------------- - 4.082481 slack (MET) + 4.081091 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4858,10 +4830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 0.466791 0.332531 2.332531 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.467216 0.000000 2.332531 v gpio_slow_sel[4] (out) - 2.332531 data arrival time + 9 0.314549 0.470582 0.331090 2.331090 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.470605 0.000000 2.331090 v gpio_vtrip_sel[2] (out) + 2.331090 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4871,13 +4843,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332531 data arrival time + -2.331090 data arrival time --------------------------------------------------------------------------------------------- - 4.082531 slack (MET) + 4.081090 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4886,10 +4858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 0.467570 0.332538 2.332538 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.468045 0.000000 2.332538 v gpio_analog_en[6] (out) - 2.332538 data arrival time + 9 0.313043 0.468912 0.331157 2.331157 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.469102 0.000000 2.331157 v gpio_holdover[10] (out) + 2.331157 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4899,13 +4871,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332538 data arrival time + -2.331157 data arrival time --------------------------------------------------------------------------------------------- - 4.082538 slack (MET) + 4.081157 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4914,10 +4886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 0.471154 0.332535 2.332535 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.471190 0.000000 2.332535 v gpio_dm0[11] (out) - 2.332535 data arrival time + 9 0.315122 0.474218 0.331239 2.331239 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.474698 0.000000 2.331239 v gpio_oeb[34] (out) + 2.331239 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4927,13 +4899,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332535 data arrival time + -2.331239 data arrival time --------------------------------------------------------------------------------------------- - 4.082535 slack (MET) + 4.081240 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4942,10 +4914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 0.468627 0.332540 2.332540 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.469025 0.000000 2.332540 v gpio_analog_pol[7] (out) - 2.332540 data arrival time + 9 0.313798 0.470271 0.331284 2.331284 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.470385 0.000000 2.331284 v gpio_analog_sel[3] (out) + 2.331284 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4955,13 +4927,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332540 data arrival time + -2.331284 data arrival time --------------------------------------------------------------------------------------------- - 4.082540 slack (MET) + 4.081284 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4970,10 +4942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 0.468478 0.332566 2.332566 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.469211 0.000000 2.332566 v gpio_analog_pol[1] (out) - 2.332566 data arrival time + 9 0.312726 0.468999 0.331305 2.331305 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.469313 0.000000 2.331305 v gpio_analog_pol[12] (out) + 2.331305 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4983,13 +4955,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332566 data arrival time + -2.331305 data arrival time --------------------------------------------------------------------------------------------- - 4.082565 slack (MET) + 4.081305 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4998,10 +4970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 0.471154 0.332572 2.332572 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.471191 0.000000 2.332572 v gpio_analog_en[11] (out) - 2.332572 data arrival time + 9 0.313906 0.469525 0.331323 2.331323 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.469562 0.000000 2.331323 v gpio_analog_pol[9] (out) + 2.331323 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5011,13 +4983,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332572 data arrival time + -2.331323 data arrival time --------------------------------------------------------------------------------------------- - 4.082572 slack (MET) + 4.081323 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5026,10 +4998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 0.469192 0.332592 2.332592 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.469450 0.000000 2.332592 v gpio_analog_pol[10] (out) - 2.332592 data arrival time + 9 0.312726 0.468999 0.331352 2.331352 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.469316 0.000000 2.331352 v gpio_dm0[12] (out) + 2.331352 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5039,13 +5011,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332592 data arrival time + -2.331352 data arrival time --------------------------------------------------------------------------------------------- - 4.082592 slack (MET) + 4.081351 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5054,10 +5026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 0.467268 0.332590 2.332590 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.467705 0.000000 2.332590 v gpio_analog_sel[8] (out) - 2.332590 data arrival time + 9 0.313906 0.469525 0.331385 2.331385 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.469563 0.000000 2.331385 v gpio_dm0[9] (out) + 2.331385 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5067,13 +5039,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332590 data arrival time + -2.331385 data arrival time --------------------------------------------------------------------------------------------- - 4.082590 slack (MET) + 4.081385 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5082,10 +5054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 0.469192 0.332646 2.332646 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.469454 0.000000 2.332646 v gpio_dm0[10] (out) - 2.332646 data arrival time + 9 0.313906 0.469525 0.331427 2.331427 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.469564 0.000000 2.331427 v gpio_analog_en[9] (out) + 2.331427 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5095,13 +5067,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332646 data arrival time + -2.331427 data arrival time --------------------------------------------------------------------------------------------- - 4.082646 slack (MET) + 4.081427 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5110,10 +5082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 0.471154 0.332661 2.332661 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.471193 0.000000 2.332661 v gpio_slow_sel[11] (out) - 2.332661 data arrival time + 9 0.314549 0.470582 0.331470 2.331470 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.470612 0.000000 2.331470 v gpio_holdover[2] (out) + 2.331470 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5123,13 +5095,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332661 data arrival time + -2.331470 data arrival time --------------------------------------------------------------------------------------------- - 4.082661 slack (MET) + 4.081470 slack (MET) Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5138,10 +5110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 0.472262 0.332711 2.332711 v gpio_loopback_zero[12] (in) + 9 0.312726 0.468999 0.331479 2.331479 v gpio_loopback_zero[12] (in) gpio_loopback_zero[12] (net) - 0.472523 0.000000 2.332711 v gpio_vtrip_sel[12] (out) - 2.332711 data arrival time + 0.469325 0.000000 2.331479 v gpio_slow_sel[12] (out) + 2.331479 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5151,13 +5123,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332711 data arrival time + -2.331479 data arrival time --------------------------------------------------------------------------------------------- - 4.082711 slack (MET) + 4.081479 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5166,10 +5138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 0.469192 0.332799 2.332799 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.469463 0.000000 2.332799 v gpio_analog_en[10] (out) - 2.332799 data arrival time + 9 0.312726 0.468999 0.331622 2.331622 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.469335 0.000000 2.331622 v gpio_analog_en[12] (out) + 2.331622 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5179,13 +5151,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332799 data arrival time + -2.331622 data arrival time --------------------------------------------------------------------------------------------- - 4.082798 slack (MET) + 4.081622 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5194,10 +5166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 0.468627 0.332833 2.332833 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.469047 0.000000 2.332833 v gpio_dm0[7] (out) - 2.332833 data arrival time + 9 0.314549 0.470582 0.331644 2.331644 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.470616 0.000000 2.331644 v gpio_analog_sel[2] (out) + 2.331644 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5207,13 +5179,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332833 data arrival time + -2.331644 data arrival time --------------------------------------------------------------------------------------------- - 4.082833 slack (MET) + 4.081644 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5222,10 +5194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 0.469012 0.332946 2.332946 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.469790 0.000000 2.332946 v gpio_dm0[5] (out) - 2.332946 data arrival time + 9 0.313906 0.469525 0.331751 2.331751 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.469572 0.000000 2.331751 v gpio_slow_sel[9] (out) + 2.331751 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5235,13 +5207,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332946 data arrival time + -2.331751 data arrival time --------------------------------------------------------------------------------------------- - 4.082946 slack (MET) + 4.081750 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5250,10 +5222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 0.467570 0.332981 2.332981 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.468082 0.000000 2.332981 v gpio_slow_sel[6] (out) - 2.332981 data arrival time + 9 0.310668 0.463556 0.331778 2.331778 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.464140 0.000000 2.331778 v gpio_dm0[11] (out) + 2.331778 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5263,13 +5235,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.332981 data arrival time + -2.331778 data arrival time --------------------------------------------------------------------------------------------- - 4.082981 slack (MET) + 4.081778 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5278,10 +5250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 0.469012 0.333023 2.333023 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.469798 0.000000 2.333023 v gpio_analog_en[5] (out) - 2.333023 data arrival time + 9 0.312854 0.466791 0.331861 2.331861 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.467166 0.000000 2.331861 v gpio_holdover[4] (out) + 2.331861 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5291,13 +5263,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333023 data arrival time + -2.331861 data arrival time --------------------------------------------------------------------------------------------- - 4.083024 slack (MET) + 4.081861 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5306,10 +5278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 0.468627 0.333030 2.333030 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.469062 0.000000 2.333030 v gpio_analog_en[7] (out) - 2.333030 data arrival time + 9 0.314820 0.472351 0.331947 2.331947 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.472614 0.000000 2.331947 v gpio_holdover[30] (out) + 2.331947 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5319,13 +5291,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333030 data arrival time + -2.331947 data arrival time --------------------------------------------------------------------------------------------- - 4.083030 slack (MET) + 4.081946 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5334,10 +5306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 0.468478 0.333063 2.333063 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.469262 0.000000 2.333063 v gpio_analog_en[1] (out) - 2.333063 data arrival time + 9 0.310668 0.463556 0.331972 2.331972 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.464158 0.000000 2.331972 v gpio_analog_en[11] (out) + 2.331972 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5347,13 +5319,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333063 data arrival time + -2.331972 data arrival time --------------------------------------------------------------------------------------------- - 4.083063 slack (MET) + 4.081972 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5362,10 +5334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 0.472262 0.333102 2.333102 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.472546 0.000000 2.333102 v gpio_holdover[12] (out) - 2.333102 data arrival time + 9 0.312854 0.466791 0.332042 2.332042 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.467179 0.000000 2.332042 v gpio_analog_sel[4] (out) + 2.332042 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5375,13 +5347,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333102 data arrival time + -2.332042 data arrival time --------------------------------------------------------------------------------------------- - 4.083102 slack (MET) + 4.082042 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5390,10 +5362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 0.469778 0.333142 2.333142 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.470509 0.000000 2.333142 v gpio_analog_pol[2] (out) - 2.333142 data arrival time + 9 0.311785 0.467570 0.332054 2.332054 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.468007 0.000000 2.332054 v gpio_analog_pol[6] (out) + 2.332054 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5403,13 +5375,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333142 data arrival time + -2.332054 data arrival time --------------------------------------------------------------------------------------------- - 4.083142 slack (MET) + 4.082054 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5418,10 +5390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 0.472262 0.333270 2.333270 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.472557 0.000000 2.333270 v gpio_analog_sel[12] (out) - 2.333270 data arrival time + 9 0.313043 0.468912 0.332059 2.332059 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.469151 0.000000 2.332059 v gpio_analog_sel[10] (out) + 2.332059 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5431,13 +5403,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333270 data arrival time + -2.332059 data arrival time --------------------------------------------------------------------------------------------- - 4.083270 slack (MET) + 4.082059 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5446,10 +5418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 0.468627 0.333396 2.333396 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.469091 0.000000 2.333396 v gpio_slow_sel[7] (out) - 2.333396 data arrival time + 9 0.317222 0.475219 0.332085 2.332085 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.475281 0.000000 2.332085 v gpio_oeb[32] (out) + 2.332085 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5459,13 +5431,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333396 data arrival time + -2.332085 data arrival time --------------------------------------------------------------------------------------------- - 4.083396 slack (MET) + 4.082085 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5474,10 +5446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 0.469192 0.333465 2.333465 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.469505 0.000000 2.333465 v gpio_slow_sel[10] (out) - 2.333465 data arrival time + 9 0.314549 0.470582 0.332091 2.332091 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.470626 0.000000 2.332091 v gpio_analog_en[2] (out) + 2.332091 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5487,13 +5459,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333465 data arrival time + -2.332091 data arrival time --------------------------------------------------------------------------------------------- - 4.083464 slack (MET) + 4.082090 slack (MET) Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5502,10 +5474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 0.469012 0.333506 2.333506 v gpio_loopback_zero[5] (in) + 9 0.312042 0.469012 0.332173 2.332173 v gpio_loopback_zero[5] (in) gpio_loopback_zero[5] (net) - 0.469850 0.000000 2.333506 v gpio_slow_sel[5] (out) - 2.333506 data arrival time + 0.469711 0.000000 2.332173 v gpio_analog_pol[5] (out) + 2.332173 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5515,13 +5487,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333506 data arrival time + -2.332173 data arrival time --------------------------------------------------------------------------------------------- - 4.083506 slack (MET) + 4.082173 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5530,10 +5502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 0.472262 0.333602 2.333602 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.472578 0.000000 2.333602 v gpio_analog_pol[12] (out) - 2.333602 data arrival time + 9 0.314549 0.470582 0.332173 2.332173 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.470628 0.000000 2.332173 v gpio_dm0[2] (out) + 2.332173 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5543,13 +5515,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333602 data arrival time + -2.332173 data arrival time --------------------------------------------------------------------------------------------- - 4.083602 slack (MET) + 4.082172 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5558,10 +5530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 0.468478 0.333617 2.333617 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.469322 0.000000 2.333617 v gpio_slow_sel[1] (out) - 2.333617 data arrival time + 9 0.314549 0.470582 0.332173 2.332173 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.470628 0.000000 2.332173 v gpio_slow_sel[2] (out) + 2.332173 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5571,13 +5543,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333617 data arrival time + -2.332173 data arrival time --------------------------------------------------------------------------------------------- - 4.083617 slack (MET) + 4.082173 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5586,10 +5558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 0.472262 0.333649 2.333649 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.472582 0.000000 2.333649 v gpio_dm0[12] (out) - 2.333649 data arrival time + 9 0.313798 0.470271 0.332226 2.332226 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.470425 0.000000 2.332226 v gpio_analog_pol[3] (out) + 2.332226 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5599,13 +5571,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333649 data arrival time + -2.332226 data arrival time --------------------------------------------------------------------------------------------- - 4.083649 slack (MET) + 4.082226 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5614,10 +5586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 0.472262 0.333783 2.333783 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.472590 0.000000 2.333783 v gpio_slow_sel[12] (out) - 2.333783 data arrival time + 9 0.313798 0.470271 0.332280 2.332280 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.470427 0.000000 2.332280 v gpio_dm0[3] (out) + 2.332280 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5627,13 +5599,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333783 data arrival time + -2.332280 data arrival time --------------------------------------------------------------------------------------------- - 4.083783 slack (MET) + 4.082280 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5642,10 +5614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 0.467268 0.333845 2.333844 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.467808 0.000000 2.333844 v gpio_analog_pol[8] (out) - 2.333844 data arrival time + 9 0.317475 0.475864 0.332310 2.332310 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.475951 0.000000 2.332310 v gpio_ib_mode_sel[27] (out) + 2.332310 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5655,13 +5627,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333844 data arrival time + -2.332310 data arrival time --------------------------------------------------------------------------------------------- - 4.083845 slack (MET) + 4.082310 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5670,10 +5642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 0.469778 0.333896 2.333896 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.470588 0.000000 2.333896 v gpio_dm0[2] (out) - 2.333896 data arrival time + 9 0.313798 0.470271 0.332316 2.332316 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.470429 0.000000 2.332316 v gpio_analog_en[3] (out) + 2.332316 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5683,13 +5655,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333896 data arrival time + -2.332316 data arrival time --------------------------------------------------------------------------------------------- - 4.083896 slack (MET) + 4.082316 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5698,10 +5670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 0.467268 0.333904 2.333904 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.467813 0.000000 2.333904 v gpio_dm0[8] (out) - 2.333904 data arrival time + 9 0.311766 0.468478 0.332314 2.332314 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.469185 0.000000 2.332314 v gpio_inp_dis[1] (out) + 2.332314 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5711,13 +5683,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333904 data arrival time + -2.332314 data arrival time --------------------------------------------------------------------------------------------- - 4.083904 slack (MET) + 4.082314 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5726,10 +5698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 0.472262 0.333920 2.333920 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.472600 0.000000 2.333920 v gpio_analog_en[12] (out) - 2.333920 data arrival time + 9 0.311785 0.467570 0.332344 2.332344 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.468029 0.000000 2.332344 v gpio_dm0[6] (out) + 2.332344 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5739,13 +5711,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.333920 data arrival time + -2.332344 data arrival time --------------------------------------------------------------------------------------------- - 4.083920 slack (MET) + 4.082344 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5754,10 +5726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 0.467268 0.334292 2.334292 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.467848 0.000000 2.334292 v gpio_analog_en[8] (out) - 2.334292 data arrival time + 9 0.312854 0.466791 0.332355 2.332355 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.467202 0.000000 2.332355 v gpio_analog_pol[4] (out) + 2.332355 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5767,13 +5739,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.334292 data arrival time + -2.332355 data arrival time --------------------------------------------------------------------------------------------- - 4.084292 slack (MET) + 4.082355 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5782,10 +5754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 0.469778 0.334332 2.334332 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.470636 0.000000 2.334332 v gpio_analog_en[2] (out) - 2.334332 data arrival time + 9 0.313043 0.468912 0.332392 2.332392 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.469170 0.000000 2.332392 v gpio_analog_pol[10] (out) + 2.332392 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5795,13 +5767,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.334332 data arrival time + -2.332392 data arrival time --------------------------------------------------------------------------------------------- - 4.084332 slack (MET) + 4.082392 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5810,10 +5782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 0.467268 0.334380 2.334380 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.467856 0.000000 2.334380 v gpio_slow_sel[8] (out) - 2.334380 data arrival time + 9 0.313798 0.470271 0.332400 2.332400 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.470433 0.000000 2.332400 v gpio_slow_sel[3] (out) + 2.332400 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5823,13 +5795,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.334380 data arrival time + -2.332400 data arrival time --------------------------------------------------------------------------------------------- - 4.084380 slack (MET) + 4.082400 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5838,10 +5810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 0.469778 0.334774 2.334774 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.470685 0.000000 2.334774 v gpio_slow_sel[2] (out) - 2.334774 data arrival time + 9 0.312854 0.466791 0.332411 2.332411 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.467207 0.000000 2.332411 v gpio_dm0[4] (out) + 2.332411 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5851,13 +5823,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.334774 data arrival time + -2.332411 data arrival time --------------------------------------------------------------------------------------------- - 4.084774 slack (MET) + 4.082411 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5866,10 +5838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 0.567993 0.392787 2.392787 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.568233 0.000000 2.392787 v gpio_ib_mode_sel[13] (out) - 2.392787 data arrival time + 9 0.310668 0.463556 0.332414 2.332414 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.464200 0.000000 2.332414 v gpio_slow_sel[11] (out) + 2.332414 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5879,13 +5851,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.392787 data arrival time + -2.332414 data arrival time --------------------------------------------------------------------------------------------- - 4.142787 slack (MET) + 4.082415 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5894,10 +5866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 0.567190 0.392960 2.392960 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.567233 0.000000 2.392960 v gpio_ib_mode_sel[14] (out) - 2.392960 data arrival time + 9 0.313043 0.468912 0.332446 2.332446 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.469173 0.000000 2.332446 v gpio_dm0[10] (out) + 2.332446 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5907,13 +5879,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.392960 data arrival time + -2.332446 data arrival time --------------------------------------------------------------------------------------------- - 4.142960 slack (MET) + 4.082446 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5922,10 +5894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 0.567993 0.393036 2.393036 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.568246 0.000000 2.393036 v gpio_vtrip_sel[13] (out) - 2.393036 data arrival time + 9 0.312854 0.466791 0.332450 2.332450 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.467210 0.000000 2.332450 v gpio_analog_en[4] (out) + 2.332450 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5935,13 +5907,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.393036 data arrival time + -2.332450 data arrival time --------------------------------------------------------------------------------------------- - 4.143036 slack (MET) + 4.082450 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5950,10 +5922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 0.569214 0.394401 2.394401 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.569289 0.000000 2.394401 v gpio_ib_mode_sel[33] (out) - 2.394401 data arrival time + 9 0.313051 0.467107 0.332476 2.332476 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.467543 0.000000 2.332476 v gpio_analog_sel[8] (out) + 2.332476 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5963,13 +5935,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.394401 data arrival time + -2.332476 data arrival time --------------------------------------------------------------------------------------------- - 4.144401 slack (MET) + 4.082476 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5978,10 +5950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 0.568119 0.394586 2.394586 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.568183 0.000000 2.394586 v gpio_ib_mode_sel[17] (out) - 2.394586 data arrival time + 9 0.314549 0.470582 0.332486 2.332486 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.470636 0.000000 2.332486 v gpio_analog_pol[2] (out) + 2.332486 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5991,13 +5963,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.394586 data arrival time + -2.332486 data arrival time --------------------------------------------------------------------------------------------- - 4.144586 slack (MET) + 4.082486 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6006,10 +5978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 0.567975 0.394742 2.394742 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.568049 0.000000 2.394742 v gpio_ib_mode_sel[16] (out) - 2.394742 data arrival time + 9 0.312854 0.466791 0.332531 2.332531 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.467216 0.000000 2.332531 v gpio_slow_sel[4] (out) + 2.332531 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6019,13 +5991,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.394742 data arrival time + -2.332531 data arrival time --------------------------------------------------------------------------------------------- - 4.144742 slack (MET) + 4.082531 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6034,10 +6006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 0.566548 0.395023 2.395023 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.566624 0.000000 2.395023 v gpio_vtrip_sel[28] (out) - 2.395023 data arrival time + 9 0.311785 0.467570 0.332538 2.332538 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.468045 0.000000 2.332538 v gpio_analog_en[6] (out) + 2.332538 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6047,13 +6019,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395023 data arrival time + -2.332538 data arrival time --------------------------------------------------------------------------------------------- - 4.145023 slack (MET) + 4.082538 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6062,10 +6034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 0.566003 0.395041 2.395041 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.566127 0.000000 2.395041 v gpio_ib_mode_sel[24] (out) - 2.395041 data arrival time + 9 0.312538 0.468627 0.332540 2.332540 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.469025 0.000000 2.332540 v gpio_analog_pol[7] (out) + 2.332540 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6075,13 +6047,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395041 data arrival time + -2.332540 data arrival time --------------------------------------------------------------------------------------------- - 4.145041 slack (MET) + 4.082540 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6090,10 +6062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 0.567190 0.395238 2.395238 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.567297 0.000000 2.395238 v gpio_vtrip_sel[14] (out) - 2.395238 data arrival time + 9 0.311766 0.468478 0.332566 2.332566 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.469211 0.000000 2.332566 v gpio_analog_pol[1] (out) + 2.332566 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6103,13 +6075,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395238 data arrival time + -2.332566 data arrival time --------------------------------------------------------------------------------------------- - 4.145237 slack (MET) + 4.082565 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6118,10 +6090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 0.570364 0.395270 2.395270 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.570438 0.000000 2.395270 v gpio_ib_mode_sel[34] (out) - 2.395270 data arrival time + 9 0.313043 0.468912 0.332598 2.332598 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.469182 0.000000 2.332598 v gpio_analog_en[10] (out) + 2.332598 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6131,13 +6103,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395270 data arrival time + -2.332598 data arrival time --------------------------------------------------------------------------------------------- - 4.145269 slack (MET) + 4.082598 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6146,10 +6118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 0.568119 0.395515 2.395515 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.568210 0.000000 2.395515 v gpio_vtrip_sel[17] (out) - 2.395515 data arrival time + 9 0.315538 0.473336 0.332610 2.332610 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.473577 0.000000 2.332610 v gpio_holdover[24] (out) + 2.332610 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6159,13 +6131,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395515 data arrival time + -2.332610 data arrival time --------------------------------------------------------------------------------------------- - 4.145515 slack (MET) + 4.082610 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6174,10 +6146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 0.575019 0.395634 2.395634 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.575680 0.000000 2.395634 v gpio_ib_mode_sel[25] (out) - 2.395634 data arrival time + 9 0.315122 0.474218 0.332656 2.332656 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.474820 0.000000 2.332656 v gpio_ib_mode_sel[34] (out) + 2.332656 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6187,13 +6159,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395634 data arrival time + -2.332656 data arrival time --------------------------------------------------------------------------------------------- - 4.145634 slack (MET) + 4.082656 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6202,10 +6174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 0.567975 0.395672 2.395672 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.568078 0.000000 2.395672 v gpio_vtrip_sel[16] (out) - 2.395672 data arrival time + 9 0.318314 0.476980 0.332682 2.332682 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.477039 0.000000 2.332682 v gpio_ib_mode_sel[28] (out) + 2.332682 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6215,13 +6187,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395672 data arrival time + -2.332682 data arrival time --------------------------------------------------------------------------------------------- - 4.145671 slack (MET) + 4.082682 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6230,10 +6202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 0.571080 0.395728 2.395728 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.571155 0.000000 2.395728 v gpio_ib_mode_sel[36] (out) - 2.395728 data arrival time + 9 0.319178 0.478511 0.332771 2.332771 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.478567 0.000000 2.332771 v gpio_oeb[25] (out) + 2.332771 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6243,13 +6215,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395728 data arrival time + -2.332771 data arrival time --------------------------------------------------------------------------------------------- - 4.145728 slack (MET) + 4.082771 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6258,10 +6230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 0.569001 0.395743 2.395743 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.569049 0.000000 2.395743 v gpio_ib_mode_sel[0] (out) - 2.395743 data arrival time + 9 0.312538 0.468627 0.332833 2.332833 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.469047 0.000000 2.332833 v gpio_dm0[7] (out) + 2.332833 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6271,13 +6243,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395743 data arrival time + -2.332833 data arrival time --------------------------------------------------------------------------------------------- - 4.145743 slack (MET) + 4.082833 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6286,10 +6258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 0.568894 0.395819 2.395819 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.568967 0.000000 2.395819 v gpio_ib_mode_sel[18] (out) - 2.395819 data arrival time + 9 0.318314 0.476980 0.332836 2.332836 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.477043 0.000000 2.332836 v gpio_vtrip_sel[28] (out) + 2.332836 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6299,13 +6271,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.395819 data arrival time + -2.332836 data arrival time --------------------------------------------------------------------------------------------- - 4.145819 slack (MET) + 4.082836 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6314,10 +6286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 0.566953 0.396013 2.396013 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.567061 0.000000 2.396013 v gpio_ib_mode_sel[30] (out) - 2.396013 data arrival time + 9 0.312042 0.469012 0.332946 2.332946 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.469790 0.000000 2.332946 v gpio_dm0[5] (out) + 2.332946 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6327,13 +6299,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396013 data arrival time + -2.332946 data arrival time --------------------------------------------------------------------------------------------- - 4.146012 slack (MET) + 4.082946 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6342,10 +6314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 0.566003 0.396009 2.396009 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.566165 0.000000 2.396009 v gpio_vtrip_sel[24] (out) - 2.396009 data arrival time + 9 0.317896 0.476981 0.332951 2.332951 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.477134 0.000000 2.332951 v gpio_ib_mode_sel[33] (out) + 2.332951 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6355,13 +6327,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396009 data arrival time + -2.332951 data arrival time --------------------------------------------------------------------------------------------- - 4.146009 slack (MET) + 4.082951 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6370,10 +6342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 0.569001 0.396077 2.396077 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.569057 0.000000 2.396077 v gpio_vtrip_sel[0] (out) - 2.396077 data arrival time + 9 0.311785 0.467570 0.332981 2.332981 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.468082 0.000000 2.332981 v gpio_slow_sel[6] (out) + 2.332981 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6383,13 +6355,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396077 data arrival time + -2.332981 data arrival time --------------------------------------------------------------------------------------------- - 4.146077 slack (MET) + 4.082981 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6398,10 +6370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 0.570032 0.396093 2.396093 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.570108 0.000000 2.396093 v gpio_ib_mode_sel[23] (out) - 2.396093 data arrival time + 9 0.318314 0.476980 0.332995 2.332994 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.477048 0.000000 2.332994 v gpio_oeb[28] (out) + 2.332994 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6411,13 +6383,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396093 data arrival time + -2.332994 data arrival time --------------------------------------------------------------------------------------------- - 4.146093 slack (MET) + 4.082994 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6426,10 +6398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 0.566953 0.396171 2.396171 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.567067 0.000000 2.396171 v gpio_vtrip_sel[30] (out) - 2.396171 data arrival time + 9 0.317475 0.475864 0.332997 2.332997 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.475976 0.000000 2.332997 v gpio_vtrip_sel[27] (out) + 2.332997 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6439,13 +6411,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396171 data arrival time + -2.332997 data arrival time --------------------------------------------------------------------------------------------- - 4.146171 slack (MET) + 4.082997 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6454,10 +6426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 0.570285 0.396245 2.396245 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.570395 0.000000 2.396245 v gpio_ib_mode_sel[31] (out) - 2.396245 data arrival time + 9 0.312042 0.469012 0.333023 2.333023 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.469798 0.000000 2.333023 v gpio_analog_en[5] (out) + 2.333023 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6467,13 +6439,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396245 data arrival time + -2.333023 data arrival time --------------------------------------------------------------------------------------------- - 4.146245 slack (MET) + 4.083024 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6482,10 +6454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 0.566548 0.396330 2.396330 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.566666 0.000000 2.396330 v gpio_ib_mode_sel[28] (out) - 2.396330 data arrival time + 9 0.312538 0.468627 0.333030 2.333030 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.469062 0.000000 2.333030 v gpio_analog_en[7] (out) + 2.333030 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6495,13 +6467,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396330 data arrival time + -2.333030 data arrival time --------------------------------------------------------------------------------------------- - 4.146330 slack (MET) + 4.083030 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6510,10 +6482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 0.571441 0.396351 2.396351 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.571504 0.000000 2.396351 v gpio_ib_mode_sel[37] (out) - 2.396351 data arrival time + 9 0.311766 0.468478 0.333063 2.333063 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.469262 0.000000 2.333063 v gpio_analog_en[1] (out) + 2.333063 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6523,9 +6495,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396351 data arrival time + -2.333063 data arrival time --------------------------------------------------------------------------------------------- - 4.146351 slack (MET) + 4.083063 slack (MET) Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) @@ -6538,10 +6510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 0.569214 0.396523 2.396523 v gpio_loopback_zero[33] (in) + 9 0.317896 0.476981 0.333173 2.333173 v gpio_loopback_zero[33] (in) gpio_loopback_zero[33] (net) - 0.569363 0.000000 2.396523 v gpio_vtrip_sel[33] (out) - 2.396523 data arrival time + 0.477144 0.000000 2.333173 v gpio_vtrip_sel[33] (out) + 2.333173 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6551,13 +6523,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396523 data arrival time + -2.333173 data arrival time --------------------------------------------------------------------------------------------- - 4.146523 slack (MET) + 4.083173 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6566,10 +6538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 0.567993 0.396554 2.396554 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.568468 0.000000 2.396554 v gpio_out[13] (out) - 2.396554 data arrival time + 9 0.313043 0.468912 0.333264 2.333264 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.469225 0.000000 2.333264 v gpio_slow_sel[10] (out) + 2.333264 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6579,13 +6551,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396554 data arrival time + -2.333264 data arrival time --------------------------------------------------------------------------------------------- - 4.146554 slack (MET) + 4.083264 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6594,10 +6566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 0.568719 0.396641 2.396641 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.568747 0.000000 2.396641 v gpio_ib_mode_sel[38] (out) - 2.396641 data arrival time + 9 0.317222 0.475219 0.333276 2.333276 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.475319 0.000000 2.333276 v gpio_ib_mode_sel[32] (out) + 2.333276 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6607,13 +6579,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396641 data arrival time + -2.333276 data arrival time --------------------------------------------------------------------------------------------- - 4.146641 slack (MET) + 4.083276 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6622,10 +6594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 0.568894 0.396749 2.396749 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.568995 0.000000 2.396749 v gpio_vtrip_sel[18] (out) - 2.396749 data arrival time + 9 0.312538 0.468627 0.333396 2.333396 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.469091 0.000000 2.333396 v gpio_slow_sel[7] (out) + 2.333396 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6635,13 +6607,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396749 data arrival time + -2.333396 data arrival time --------------------------------------------------------------------------------------------- - 4.146749 slack (MET) + 4.083396 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6650,10 +6622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 0.568719 0.396821 2.396821 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.568750 0.000000 2.396821 v gpio_vtrip_sel[38] (out) - 2.396821 data arrival time + 9 0.317222 0.475219 0.333403 2.333403 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.475324 0.000000 2.333403 v gpio_vtrip_sel[32] (out) + 2.333403 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6663,13 +6635,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396821 data arrival time + -2.333403 data arrival time --------------------------------------------------------------------------------------------- - 4.146821 slack (MET) + 4.083403 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6678,10 +6650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 0.571500 0.396919 2.396919 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.571579 0.000000 2.396919 v gpio_ib_mode_sel[32] (out) - 2.396919 data arrival time + 9 0.312042 0.469012 0.333506 2.333506 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.469850 0.000000 2.333506 v gpio_slow_sel[5] (out) + 2.333506 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6691,13 +6663,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.396919 data arrival time + -2.333506 data arrival time --------------------------------------------------------------------------------------------- - 4.146919 slack (MET) + 4.083506 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6706,10 +6678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 0.570032 0.397022 2.397022 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.570137 0.000000 2.397022 v gpio_vtrip_sel[23] (out) - 2.397022 data arrival time + 9 0.311766 0.468478 0.333617 2.333617 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.469322 0.000000 2.333617 v gpio_slow_sel[1] (out) + 2.333617 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6719,13 +6691,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397022 data arrival time + -2.333617 data arrival time --------------------------------------------------------------------------------------------- - 4.147022 slack (MET) + 4.083617 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6734,10 +6706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 0.571269 0.397036 2.397036 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.571384 0.000000 2.397036 v gpio_ib_mode_sel[27] (out) - 2.397036 data arrival time + 9 0.315122 0.474218 0.333723 2.333723 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.474922 0.000000 2.333723 v gpio_vtrip_sel[34] (out) + 2.333723 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6747,13 +6719,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397036 data arrival time + -2.333723 data arrival time --------------------------------------------------------------------------------------------- - 4.147036 slack (MET) + 4.083723 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6762,10 +6734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 0.567844 0.397153 2.397153 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.567923 0.000000 2.397153 v gpio_ib_mode_sel[43] (out) - 2.397153 data arrival time + 9 0.313051 0.467107 0.333730 2.333730 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.467647 0.000000 2.333730 v gpio_analog_pol[8] (out) + 2.333730 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6775,13 +6747,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397153 data arrival time + -2.333730 data arrival time --------------------------------------------------------------------------------------------- - 4.147152 slack (MET) + 4.083730 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6790,10 +6762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 0.570285 0.397215 2.397215 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.570431 0.000000 2.397215 v gpio_vtrip_sel[31] (out) - 2.397215 data arrival time + 9 0.317222 0.475219 0.333783 2.333783 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.475339 0.000000 2.333783 v gpio_holdover[32] (out) + 2.333783 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6803,13 +6775,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397215 data arrival time + -2.333783 data arrival time --------------------------------------------------------------------------------------------- - 4.147215 slack (MET) + 4.083782 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6818,10 +6790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 0.567993 0.397221 2.397221 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.568519 0.000000 2.397221 v gpio_holdover[13] (out) - 2.397221 data arrival time + 9 0.313051 0.467107 0.333789 2.333789 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.467652 0.000000 2.333789 v gpio_dm0[8] (out) + 2.333789 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6831,13 +6803,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397221 data arrival time + -2.333789 data arrival time --------------------------------------------------------------------------------------------- - 4.147221 slack (MET) + 4.083789 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6846,10 +6818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 0.567801 0.397356 2.397356 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.567927 0.000000 2.397356 v gpio_ib_mode_sel[29] (out) - 2.397356 data arrival time + 9 0.315538 0.473336 0.333973 2.333973 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.473662 0.000000 2.333973 v gpio_analog_sel[24] (out) + 2.333973 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6859,13 +6831,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397356 data arrival time + -2.333973 data arrival time --------------------------------------------------------------------------------------------- - 4.147357 slack (MET) + 4.083972 slack (MET) Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6874,10 +6846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 0.570364 0.397451 2.397451 v gpio_loopback_zero[34] (in) + 9 0.315122 0.474218 0.334088 2.334088 v gpio_loopback_zero[34] (in) gpio_loopback_zero[34] (net) - 0.570513 0.000000 2.397451 v gpio_vtrip_sel[34] (out) - 2.397451 data arrival time + 0.474959 0.000000 2.334088 v gpio_holdover[34] (out) + 2.334088 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6887,13 +6859,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397451 data arrival time + -2.334088 data arrival time --------------------------------------------------------------------------------------------- - 4.147451 slack (MET) + 4.084088 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6902,10 +6874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 0.571509 0.397516 2.397516 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.571596 0.000000 2.397516 v gpio_ib_mode_sel[20] (out) - 2.397516 data arrival time + 9 0.313051 0.467107 0.334177 2.334177 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.467686 0.000000 2.334177 v gpio_analog_en[8] (out) + 2.334177 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6915,13 +6887,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397516 data arrival time + -2.334177 data arrival time --------------------------------------------------------------------------------------------- - 4.147516 slack (MET) + 4.084177 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6930,10 +6902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 0.571664 0.397557 2.397557 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.571740 0.000000 2.397557 v gpio_ib_mode_sel[22] (out) - 2.397557 data arrival time + 9 0.314820 0.472351 0.334245 2.334245 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.472769 0.000000 2.334245 v gpio_analog_sel[30] (out) + 2.334245 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6943,13 +6915,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397557 data arrival time + -2.334245 data arrival time --------------------------------------------------------------------------------------------- - 4.147557 slack (MET) + 4.084245 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6958,10 +6930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381656 0.572156 0.397572 2.397572 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.572242 0.000000 2.397572 v gpio_ib_mode_sel[21] (out) - 2.397572 data arrival time + 9 0.315122 0.474218 0.334268 2.334268 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.474977 0.000000 2.334268 v gpio_analog_sel[34] (out) + 2.334268 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6971,13 +6943,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397572 data arrival time + -2.334268 data arrival time --------------------------------------------------------------------------------------------- - 4.147572 slack (MET) + 4.084268 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6986,10 +6958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 0.567190 0.397573 2.397573 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.567393 0.000000 2.397573 v gpio_out[14] (out) - 2.397573 data arrival time + 9 0.313051 0.467107 0.334266 2.334265 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.467694 0.000000 2.334265 v gpio_slow_sel[8] (out) + 2.334265 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6999,13 +6971,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397573 data arrival time + -2.334265 data arrival time --------------------------------------------------------------------------------------------- - 4.147573 slack (MET) + 4.084266 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7014,10 +6986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381706 0.572177 0.397754 2.397754 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.572262 0.000000 2.397754 v gpio_ib_mode_sel[19] (out) - 2.397754 data arrival time + 9 0.317222 0.475219 0.334428 2.334428 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.475366 0.000000 2.334428 v gpio_analog_sel[32] (out) + 2.334428 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7027,13 +6999,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397754 data arrival time + -2.334428 data arrival time --------------------------------------------------------------------------------------------- - 4.147753 slack (MET) + 4.084428 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7042,10 +7014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 0.571080 0.397865 2.397865 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.571229 0.000000 2.397865 v gpio_vtrip_sel[36] (out) - 2.397865 data arrival time + 9 0.319178 0.478511 0.334544 2.334544 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.478625 0.000000 2.334544 v gpio_ib_mode_sel[25] (out) + 2.334544 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7055,13 +7027,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397865 data arrival time + -2.334544 data arrival time --------------------------------------------------------------------------------------------- - 4.147865 slack (MET) + 4.084544 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7070,10 +7042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 0.572137 0.397884 2.397884 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.572223 0.000000 2.397884 v gpio_ib_mode_sel[15] (out) - 2.397884 data arrival time + 9 0.315122 0.474218 0.334579 2.334579 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.475009 0.000000 2.334579 v gpio_analog_pol[34] (out) + 2.334579 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7083,13 +7055,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397884 data arrival time + -2.334579 data arrival time --------------------------------------------------------------------------------------------- - 4.147884 slack (MET) + 4.084579 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7098,10 +7070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 0.571345 0.397891 2.397891 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.571465 0.000000 2.397891 v gpio_ib_mode_sel[26] (out) - 2.397891 data arrival time + 9 0.315122 0.474218 0.334635 2.334635 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.475015 0.000000 2.334635 v gpio_dm0[34] (out) + 2.334635 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7111,13 +7083,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.397891 data arrival time + -2.334635 data arrival time --------------------------------------------------------------------------------------------- - 4.147891 slack (MET) + 4.084634 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7126,10 +7098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 0.571269 0.398006 2.398006 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.571421 0.000000 2.398006 v gpio_vtrip_sel[27] (out) - 2.398006 data arrival time + 9 0.315122 0.474218 0.334673 2.334673 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.475019 0.000000 2.334673 v gpio_analog_en[34] (out) + 2.334673 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7139,13 +7111,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398006 data arrival time + -2.334673 data arrival time --------------------------------------------------------------------------------------------- - 4.148005 slack (MET) + 4.084673 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7154,10 +7126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 0.566444 0.398031 2.398031 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.566473 0.000000 2.398031 v gpio_ib_mode_sel[40] (out) - 2.398031 data arrival time + 9 0.315122 0.474218 0.335108 2.335108 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.475066 0.000000 2.335108 v gpio_slow_sel[34] (out) + 2.335108 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7167,13 +7139,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398031 data arrival time + -2.335108 data arrival time --------------------------------------------------------------------------------------------- - 4.148030 slack (MET) + 4.085108 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7182,10 +7154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 0.566559 0.398112 2.398113 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.566587 0.000000 2.398113 v gpio_ib_mode_sel[41] (out) - 2.398113 data arrival time + 9 0.317475 0.475864 0.335121 2.335121 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.476073 0.000000 2.335121 v gpio_holdover[27] (out) + 2.335121 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7195,13 +7167,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398113 data arrival time + -2.335121 data arrival time --------------------------------------------------------------------------------------------- - 4.148112 slack (MET) + 4.085121 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7210,10 +7182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 0.566444 0.398209 2.398209 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.566476 0.000000 2.398209 v gpio_vtrip_sel[40] (out) - 2.398209 data arrival time + 9 0.319178 0.478511 0.335239 2.335239 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.478654 0.000000 2.335239 v gpio_vtrip_sel[25] (out) + 2.335239 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7223,13 +7195,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398209 data arrival time + -2.335239 data arrival time --------------------------------------------------------------------------------------------- - 4.148209 slack (MET) + 4.085239 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7238,10 +7210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 0.567190 0.398242 2.398242 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.567426 0.000000 2.398242 v gpio_holdover[14] (out) - 2.398242 data arrival time + 9 0.319433 0.478574 0.335724 2.335724 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.478630 0.000000 2.335724 v gpio_oeb[29] (out) + 2.335724 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7251,13 +7223,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398242 data arrival time + -2.335724 data arrival time --------------------------------------------------------------------------------------------- - 4.148242 slack (MET) + 4.085724 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7266,10 +7238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 0.566559 0.398291 2.398291 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.566591 0.000000 2.398291 v gpio_vtrip_sel[41] (out) - 2.398291 data arrival time + 9 0.319433 0.478574 0.335879 2.335879 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.478635 0.000000 2.335879 v gpio_ib_mode_sel[29] (out) + 2.335879 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7279,13 +7251,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398291 data arrival time + -2.335879 data arrival time --------------------------------------------------------------------------------------------- - 4.148291 slack (MET) + 4.085879 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7294,10 +7266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 0.567801 0.398328 2.398329 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.567965 0.000000 2.398329 v gpio_vtrip_sel[29] (out) - 2.398329 data arrival time + 9 0.314820 0.472351 0.336017 2.336017 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.472915 0.000000 2.336017 v gpio_analog_pol[30] (out) + 2.336017 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7307,13 +7279,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398329 data arrival time + -2.336017 data arrival time --------------------------------------------------------------------------------------------- - 4.148328 slack (MET) + 4.086017 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7322,10 +7294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 0.568719 0.398340 2.398340 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.568784 0.000000 2.398340 v gpio_out[38] (out) - 2.398340 data arrival time + 9 0.317475 0.475864 0.336082 2.336082 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.476127 0.000000 2.336082 v gpio_analog_sel[27] (out) + 2.336082 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7335,13 +7307,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398340 data arrival time + -2.336082 data arrival time --------------------------------------------------------------------------------------------- - 4.148340 slack (MET) + 4.086082 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7350,10 +7322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 0.571664 0.398360 2.398360 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.571765 0.000000 2.398360 v gpio_vtrip_sel[22] (out) - 2.398360 data arrival time + 9 0.317896 0.476981 0.336105 2.336105 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.477309 0.000000 2.336105 v gpio_holdover[33] (out) + 2.336105 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7363,13 +7335,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398360 data arrival time + -2.336105 data arrival time --------------------------------------------------------------------------------------------- - 4.148360 slack (MET) + 4.086105 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7378,10 +7350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 0.571500 0.398387 2.398387 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.571628 0.000000 2.398387 v gpio_vtrip_sel[32] (out) - 2.398387 data arrival time + 9 0.319790 0.479156 0.336124 2.336124 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.479217 0.000000 2.336124 v gpio_oeb[26] (out) + 2.336124 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7391,13 +7363,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398387 data arrival time + -2.336124 data arrival time --------------------------------------------------------------------------------------------- - 4.148386 slack (MET) + 4.086124 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7406,10 +7378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 0.566003 0.398430 2.398430 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.566284 0.000000 2.398430 v gpio_out[24] (out) - 2.398430 data arrival time + 9 0.319433 0.478574 0.336192 2.336192 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.478644 0.000000 2.336192 v gpio_vtrip_sel[29] (out) + 2.336192 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7419,13 +7391,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398430 data arrival time + -2.336192 data arrival time --------------------------------------------------------------------------------------------- - 4.148429 slack (MET) + 4.086193 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7434,10 +7406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 0.571509 0.398446 2.398446 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.571627 0.000000 2.398446 v gpio_vtrip_sel[20] (out) - 2.398446 data arrival time + 9 0.315538 0.473336 0.336279 2.336279 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.473834 0.000000 2.336279 v gpio_analog_pol[24] (out) + 2.336279 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7447,13 +7419,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398446 data arrival time + -2.336279 data arrival time --------------------------------------------------------------------------------------------- - 4.148446 slack (MET) + 4.086278 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7462,10 +7434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381656 0.572156 0.398503 2.398503 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.572273 0.000000 2.398503 v gpio_vtrip_sel[21] (out) - 2.398503 data arrival time + 9 0.319790 0.479156 0.336279 2.336279 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.479221 0.000000 2.336279 v gpio_ib_mode_sel[26] (out) + 2.336279 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7475,13 +7447,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398503 data arrival time + -2.336279 data arrival time --------------------------------------------------------------------------------------------- - 4.148503 slack (MET) + 4.086279 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7490,10 +7462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 0.567975 0.398519 2.398520 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.568196 0.000000 2.398520 v gpio_out[16] (out) - 2.398520 data arrival time + 9 0.314820 0.472351 0.336307 2.336307 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.472941 0.000000 2.336307 v gpio_dm0[30] (out) + 2.336307 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7503,13 +7475,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398520 data arrival time + -2.336307 data arrival time --------------------------------------------------------------------------------------------- - 4.148520 slack (MET) + 4.086308 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7518,10 +7490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 0.567993 0.398559 2.398559 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.568628 0.000000 2.398559 v gpio_dm2[13] (out) - 2.398559 data arrival time + 9 0.318314 0.476980 0.336336 2.336336 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.477185 0.000000 2.336336 v gpio_holdover[28] (out) + 2.336336 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7531,13 +7503,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398559 data arrival time + -2.336336 data arrival time --------------------------------------------------------------------------------------------- - 4.148560 slack (MET) + 4.086336 slack (MET) Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[30] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7546,10 +7518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 0.566953 0.398597 2.398597 v gpio_loopback_zero[30] (in) + 9 0.314820 0.472351 0.336502 2.336502 v gpio_loopback_zero[30] (in) gpio_loopback_zero[30] (net) - 0.567169 0.000000 2.398597 v gpio_out[30] (out) - 2.398597 data arrival time + 0.472959 0.000000 2.336502 v gpio_analog_en[30] (out) + 2.336502 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7559,13 +7531,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398597 data arrival time + -2.336502 data arrival time --------------------------------------------------------------------------------------------- - 4.148597 slack (MET) + 4.086502 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7574,10 +7546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 0.571345 0.398609 2.398609 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.571492 0.000000 2.398609 v gpio_vtrip_sel[26] (out) - 2.398609 data arrival time + 9 0.315538 0.473336 0.336589 2.336589 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.473860 0.000000 2.336589 v gpio_dm0[24] (out) + 2.336589 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7587,13 +7559,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398609 data arrival time + -2.336589 data arrival time --------------------------------------------------------------------------------------------- - 4.148610 slack (MET) + 4.086589 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7602,10 +7574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 0.566444 0.398644 2.398643 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.566485 0.000000 2.398643 v gpio_out[40] (out) - 2.398643 data arrival time + 9 0.319790 0.479156 0.336593 2.336592 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.479231 0.000000 2.336592 v gpio_vtrip_sel[26] (out) + 2.336592 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7615,13 +7587,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398643 data arrival time + -2.336592 data arrival time --------------------------------------------------------------------------------------------- - 4.148643 slack (MET) + 4.086593 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7630,10 +7602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 0.568119 0.398655 2.398655 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.568337 0.000000 2.398655 v gpio_out[17] (out) - 2.398655 data arrival time + 9 0.315538 0.473336 0.336764 2.336764 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.473876 0.000000 2.336764 v gpio_analog_en[24] (out) + 2.336764 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7643,13 +7615,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398655 data arrival time + -2.336764 data arrival time --------------------------------------------------------------------------------------------- - 4.148655 slack (MET) + 4.086764 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7658,10 +7630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 0.566548 0.398658 2.398658 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.566765 0.000000 2.398658 v gpio_out[28] (out) - 2.398658 data arrival time + 9 0.317222 0.475219 0.336773 2.336773 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.475489 0.000000 2.336773 v gpio_analog_pol[32] (out) + 2.336773 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7671,13 +7643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398658 data arrival time + -2.336773 data arrival time --------------------------------------------------------------------------------------------- - 4.148658 slack (MET) + 4.086773 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7686,10 +7658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 0.567844 0.398678 2.398678 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.567974 0.000000 2.398678 v gpio_vtrip_sel[43] (out) - 2.398678 data arrival time + 9 0.314820 0.472351 0.336949 2.336949 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.473001 0.000000 2.336949 v gpio_slow_sel[30] (out) + 2.336949 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7699,13 +7671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398678 data arrival time + -2.336949 data arrival time --------------------------------------------------------------------------------------------- - 4.148678 slack (MET) + 4.086949 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7714,10 +7686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381706 0.572177 0.398684 2.398684 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.572292 0.000000 2.398684 v gpio_vtrip_sel[19] (out) - 2.398684 data arrival time + 9 0.317222 0.475219 0.337066 2.337066 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.475507 0.000000 2.337066 v gpio_dm0[32] (out) + 2.337066 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7727,13 +7699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398684 data arrival time + -2.337066 data arrival time --------------------------------------------------------------------------------------------- - 4.148684 slack (MET) + 4.087066 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7742,10 +7714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 0.566559 0.398726 2.398726 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.566599 0.000000 2.398726 v gpio_out[41] (out) - 2.398726 data arrival time + 9 0.319433 0.478574 0.337199 2.337199 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.478677 0.000000 2.337199 v gpio_holdover[29] (out) + 2.337199 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7755,13 +7727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398726 data arrival time + -2.337199 data arrival time --------------------------------------------------------------------------------------------- - 4.148726 slack (MET) + 4.087199 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7770,10 +7742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 0.566444 0.398768 2.398768 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.566487 0.000000 2.398768 v gpio_holdover[40] (out) - 2.398768 data arrival time + 9 0.315538 0.473336 0.337244 2.337245 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.473918 0.000000 2.337245 v gpio_slow_sel[24] (out) + 2.337245 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7783,13 +7755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398768 data arrival time + -2.337245 data arrival time --------------------------------------------------------------------------------------------- - 4.148767 slack (MET) + 4.087245 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7798,10 +7770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 0.572137 0.398814 2.398814 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.572254 0.000000 2.398814 v gpio_vtrip_sel[15] (out) - 2.398814 data arrival time + 9 0.318314 0.476980 0.337256 2.337256 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.477236 0.000000 2.337256 v gpio_analog_sel[28] (out) + 2.337256 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7811,13 +7783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398814 data arrival time + -2.337256 data arrival time --------------------------------------------------------------------------------------------- - 4.148814 slack (MET) + 4.087256 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7826,10 +7798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 0.571441 0.398825 2.398825 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.571585 0.000000 2.398825 v gpio_vtrip_sel[37] (out) - 2.398825 data arrival time + 9 0.317222 0.475219 0.337262 2.337262 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.475519 0.000000 2.337262 v gpio_analog_en[32] (out) + 2.337262 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7839,13 +7811,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398825 data arrival time + -2.337262 data arrival time --------------------------------------------------------------------------------------------- - 4.148825 slack (MET) + 4.087262 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7854,10 +7826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 0.566559 0.398850 2.398850 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.566602 0.000000 2.398850 v gpio_holdover[41] (out) - 2.398850 data arrival time + 9 0.319433 0.478574 0.337375 2.337375 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.478684 0.000000 2.337375 v gpio_analog_sel[29] (out) + 2.337375 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7867,13 +7839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398850 data arrival time + -2.337375 data arrival time --------------------------------------------------------------------------------------------- - 4.148849 slack (MET) + 4.087375 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7882,10 +7854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 0.566444 0.398893 2.398893 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.566490 0.000000 2.398893 v gpio_dm2[40] (out) - 2.398893 data arrival time + 9 0.317896 0.476981 0.337535 2.337535 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.477412 0.000000 2.337535 v gpio_analog_sel[33] (out) + 2.337535 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7895,13 +7867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398893 data arrival time + -2.337535 data arrival time --------------------------------------------------------------------------------------------- - 4.148893 slack (MET) + 4.087535 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7910,10 +7882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 0.567190 0.398920 2.398920 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.567462 0.000000 2.398920 v gpio_dm2[14] (out) - 2.398920 data arrival time + 9 0.319790 0.479156 0.337635 2.337635 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.479267 0.000000 2.337635 v gpio_holdover[26] (out) + 2.337635 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7923,13 +7895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398920 data arrival time + -2.337635 data arrival time --------------------------------------------------------------------------------------------- - 4.148921 slack (MET) + 4.087635 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7938,10 +7910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 0.569214 0.398946 2.398946 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.569477 0.000000 2.398946 v gpio_out[33] (out) - 2.398946 data arrival time + 9 0.319790 0.479156 0.337810 2.337810 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.479273 0.000000 2.337810 v gpio_analog_sel[26] (out) + 2.337810 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7951,13 +7923,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398946 data arrival time + -2.337810 data arrival time --------------------------------------------------------------------------------------------- - 4.148946 slack (MET) + 4.087810 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7966,10 +7938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 0.566559 0.398975 2.398975 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.566605 0.000000 2.398975 v gpio_dm2[41] (out) - 2.398975 data arrival time + 9 0.319433 0.478574 0.337830 2.337831 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.478702 0.000000 2.337831 v gpio_analog_en[29] (out) + 2.337831 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7979,13 +7951,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.398975 data arrival time + -2.337831 data arrival time --------------------------------------------------------------------------------------------- - 4.148974 slack (MET) + 4.087831 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7994,10 +7966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 0.566444 0.399000 2.399000 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.566493 0.000000 2.399000 v gpio_analog_sel[40] (out) - 2.399000 data arrival time + 9 0.317475 0.475864 0.337871 2.337871 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.476245 0.000000 2.337871 v gpio_analog_pol[27] (out) + 2.337871 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8007,13 +7979,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399000 data arrival time + -2.337871 data arrival time --------------------------------------------------------------------------------------------- - 4.149000 slack (MET) + 4.087872 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8022,10 +7994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 0.566559 0.399082 2.399082 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.566607 0.000000 2.399082 v gpio_analog_sel[41] (out) - 2.399082 data arrival time + 9 0.319433 0.478574 0.337911 2.337911 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.478705 0.000000 2.337911 v gpio_dm0[29] (out) + 2.337911 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8035,13 +8007,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399082 data arrival time + -2.337911 data arrival time --------------------------------------------------------------------------------------------- - 4.149082 slack (MET) + 4.087912 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8050,10 +8022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 0.575019 0.399083 2.399083 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.576012 0.000000 2.399083 v gpio_vtrip_sel[25] (out) - 2.399083 data arrival time + 9 0.319433 0.478574 0.337921 2.337921 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.478706 0.000000 2.337921 v gpio_slow_sel[29] (out) + 2.337921 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8063,13 +8035,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399083 data arrival time + -2.337921 data arrival time --------------------------------------------------------------------------------------------- - 4.149084 slack (MET) + 4.087921 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8078,10 +8050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 0.566003 0.399096 2.399096 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.566323 0.000000 2.399096 v gpio_holdover[24] (out) - 2.399096 data arrival time + 9 0.318314 0.476980 0.337950 2.337950 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.477278 0.000000 2.337950 v gpio_analog_pol[28] (out) + 2.337950 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8091,13 +8063,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399096 data arrival time + -2.337950 data arrival time --------------------------------------------------------------------------------------------- - 4.149096 slack (MET) + 4.087950 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8106,10 +8078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 0.567975 0.399155 2.399155 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.568229 0.000000 2.399155 v gpio_holdover[16] (out) - 2.399155 data arrival time + 9 0.319178 0.478511 0.337950 2.337950 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.478797 0.000000 2.337950 v gpio_holdover[25] (out) + 2.337950 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8119,13 +8091,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399155 data arrival time + -2.337950 data arrival time --------------------------------------------------------------------------------------------- - 4.149155 slack (MET) + 4.087950 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8134,10 +8106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 0.568119 0.399290 2.399290 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.568369 0.000000 2.399290 v gpio_holdover[17] (out) - 2.399290 data arrival time + 9 0.317222 0.475219 0.338104 2.338104 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.475575 0.000000 2.338104 v gpio_slow_sel[32] (out) + 2.338104 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8147,13 +8119,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399290 data arrival time + -2.338104 data arrival time --------------------------------------------------------------------------------------------- - 4.149290 slack (MET) + 4.088103 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8162,10 +8134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 0.568894 0.399322 2.399322 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.569100 0.000000 2.399322 v gpio_out[18] (out) - 2.399322 data arrival time + 9 0.317475 0.475864 0.338165 2.338165 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.476266 0.000000 2.338165 v gpio_dm0[27] (out) + 2.338165 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8175,13 +8147,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399322 data arrival time + -2.338165 data arrival time --------------------------------------------------------------------------------------------- - 4.149322 slack (MET) + 4.088165 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8190,10 +8162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 0.566548 0.399326 2.399326 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.566799 0.000000 2.399326 v gpio_holdover[28] (out) - 2.399326 data arrival time + 9 0.319433 0.478574 0.338224 2.338224 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.478719 0.000000 2.338224 v gpio_analog_pol[29] (out) + 2.338224 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8203,13 +8175,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399326 data arrival time + -2.338224 data arrival time --------------------------------------------------------------------------------------------- - 4.149326 slack (MET) + 4.088224 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8218,10 +8190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 0.566444 0.399394 2.399394 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.566502 0.000000 2.399394 v gpio_analog_pol[40] (out) - 2.399394 data arrival time + 9 0.319790 0.479156 0.338235 2.338235 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.479291 0.000000 2.338235 v gpio_analog_en[26] (out) + 2.338235 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8231,13 +8203,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399394 data arrival time + -2.338235 data arrival time --------------------------------------------------------------------------------------------- - 4.149394 slack (MET) + 4.088235 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8246,10 +8218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 0.568719 0.399455 2.399455 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.568817 0.000000 2.399455 v gpio_holdover[38] (out) - 2.399455 data arrival time + 9 0.319790 0.479156 0.338317 2.338316 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.479294 0.000000 2.338316 v gpio_dm0[26] (out) + 2.338316 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8259,13 +8231,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399455 data arrival time + -2.338316 data arrival time --------------------------------------------------------------------------------------------- - 4.149455 slack (MET) + 4.088316 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8274,10 +8246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 0.566444 0.399465 2.399465 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.566504 0.000000 2.399465 v gpio_dm0[40] (out) - 2.399465 data arrival time + 9 0.319790 0.479156 0.338323 2.338323 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.479295 0.000000 2.338323 v gpio_slow_sel[26] (out) + 2.338323 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8287,13 +8259,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399465 data arrival time + -2.338323 data arrival time --------------------------------------------------------------------------------------------- - 4.149465 slack (MET) + 4.088323 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8302,10 +8274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 0.566559 0.399476 2.399476 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.566617 0.000000 2.399476 v gpio_analog_pol[41] (out) - 2.399476 data arrival time + 9 0.317475 0.475864 0.338330 2.338330 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.476279 0.000000 2.338330 v gpio_analog_en[27] (out) + 2.338330 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8315,13 +8287,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399476 data arrival time + -2.338330 data arrival time --------------------------------------------------------------------------------------------- - 4.149476 slack (MET) + 4.088330 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8330,10 +8302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 0.567190 0.399503 2.399503 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.567495 0.000000 2.399503 v gpio_analog_sel[14] (out) - 2.399503 data arrival time + 9 0.319790 0.479156 0.338629 2.338629 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.479308 0.000000 2.338629 v gpio_analog_pol[26] (out) + 2.338629 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8343,13 +8315,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399503 data arrival time + -2.338629 data arrival time --------------------------------------------------------------------------------------------- - 4.149503 slack (MET) + 4.088629 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8358,10 +8330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 0.566444 0.399518 2.399518 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.566505 0.000000 2.399518 v gpio_analog_en[40] (out) - 2.399518 data arrival time + 9 0.317896 0.476981 0.338675 2.338675 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.477504 0.000000 2.338675 v gpio_slow_sel[33] (out) + 2.338675 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8371,13 +8343,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399518 data arrival time + -2.338675 data arrival time --------------------------------------------------------------------------------------------- - 4.149518 slack (MET) + 4.088675 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8386,10 +8358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 0.566559 0.399547 2.399547 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.566618 0.000000 2.399547 v gpio_dm0[41] (out) - 2.399547 data arrival time + 9 0.318314 0.476980 0.338684 2.338684 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.477327 0.000000 2.338684 v gpio_dm0[28] (out) + 2.338684 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8399,13 +8371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399547 data arrival time + -2.338684 data arrival time --------------------------------------------------------------------------------------------- - 4.149547 slack (MET) + 4.088684 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8414,10 +8386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 0.566444 0.399582 2.399582 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.566507 0.000000 2.399582 v gpio_dm1[40] (out) - 2.399582 data arrival time + 9 0.317896 0.476981 0.338823 2.338823 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.477516 0.000000 2.338823 v gpio_analog_en[33] (out) + 2.338823 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8427,13 +8399,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399582 data arrival time + -2.338823 data arrival time --------------------------------------------------------------------------------------------- - 4.149582 slack (MET) + 4.088823 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8442,10 +8414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 0.566559 0.399600 2.399600 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.566620 0.000000 2.399600 v gpio_analog_en[41] (out) - 2.399600 data arrival time + 9 0.319178 0.478511 0.338840 2.338840 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.478855 0.000000 2.338840 v gpio_analog_sel[25] (out) + 2.338840 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8455,13 +8427,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399600 data arrival time + -2.338840 data arrival time --------------------------------------------------------------------------------------------- - 4.149601 slack (MET) + 4.088840 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8470,10 +8442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 0.569214 0.399614 2.399614 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.569515 0.000000 2.399614 v gpio_holdover[33] (out) - 2.399614 data arrival time + 9 0.318314 0.476980 0.338881 2.338881 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.477341 0.000000 2.338881 v gpio_analog_en[28] (out) + 2.338881 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8483,13 +8455,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399614 data arrival time + -2.338881 data arrival time --------------------------------------------------------------------------------------------- - 4.149614 slack (MET) + 4.088881 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8498,10 +8470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 0.569001 0.399613 2.399613 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.569178 0.000000 2.399613 v gpio_out[0] (out) - 2.399613 data arrival time + 9 0.317896 0.476981 0.338883 2.338883 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.477521 0.000000 2.338883 v gpio_dm0[33] (out) + 2.338883 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8511,13 +8483,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399613 data arrival time + -2.338883 data arrival time --------------------------------------------------------------------------------------------- - 4.149612 slack (MET) + 4.088883 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8526,10 +8498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 0.566444 0.399632 2.399632 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.566508 0.000000 2.399632 v gpio_slow_sel[40] (out) - 2.399632 data arrival time + 9 0.317475 0.475864 0.339007 2.339007 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.476331 0.000000 2.339007 v gpio_slow_sel[27] (out) + 2.339007 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8539,13 +8511,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399632 data arrival time + -2.339007 data arrival time --------------------------------------------------------------------------------------------- - 4.149632 slack (MET) + 4.089007 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8554,10 +8526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 0.570285 0.399640 2.399640 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.570545 0.000000 2.399640 v gpio_out[31] (out) - 2.399640 data arrival time + 9 0.319178 0.478511 0.339161 2.339160 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.478877 0.000000 2.339160 v gpio_analog_pol[25] (out) + 2.339160 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8567,13 +8539,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399640 data arrival time + -2.339160 data arrival time --------------------------------------------------------------------------------------------- - 4.149640 slack (MET) + 4.089160 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8582,10 +8554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 0.566559 0.399664 2.399664 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.566621 0.000000 2.399664 v gpio_dm1[41] (out) - 2.399664 data arrival time + 9 0.317896 0.476981 0.339195 2.339195 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.477549 0.000000 2.339195 v gpio_analog_pol[33] (out) + 2.339195 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8595,13 +8567,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399664 data arrival time + -2.339195 data arrival time --------------------------------------------------------------------------------------------- - 4.149664 slack (MET) + 4.089195 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8610,10 +8582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 0.566559 0.399714 2.399714 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.566623 0.000000 2.399714 v gpio_slow_sel[41] (out) - 2.399714 data arrival time + 9 0.319178 0.478511 0.339214 2.339214 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.478881 0.000000 2.339214 v gpio_dm0[25] (out) + 2.339214 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8623,13 +8595,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399714 data arrival time + -2.339214 data arrival time --------------------------------------------------------------------------------------------- - 4.149714 slack (MET) + 4.089214 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8638,10 +8610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 0.568899 0.399732 2.399732 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.568932 0.000000 2.399732 v gpio_ib_mode_sel[42] (out) - 2.399732 data arrival time + 9 0.319178 0.478511 0.339251 2.339251 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.478883 0.000000 2.339251 v gpio_analog_en[25] (out) + 2.339251 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8651,13 +8623,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399732 data arrival time + -2.339251 data arrival time --------------------------------------------------------------------------------------------- - 4.149732 slack (MET) + 4.089251 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8666,10 +8638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 0.571500 0.399765 2.399765 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.571685 0.000000 2.399765 v gpio_out[32] (out) - 2.399765 data arrival time + 9 0.322913 0.483767 0.339287 2.339288 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.483821 0.000000 2.339288 v gpio_oeb[31] (out) + 2.339288 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8679,13 +8651,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399765 data arrival time + -2.339288 data arrival time --------------------------------------------------------------------------------------------- - 4.149765 slack (MET) + 4.089287 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8694,10 +8666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 0.566003 0.399792 2.399792 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.566366 0.000000 2.399792 v gpio_dm2[24] (out) - 2.399792 data arrival time + 9 0.319178 0.478511 0.339340 2.339340 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.478890 0.000000 2.339340 v gpio_slow_sel[25] (out) + 2.339340 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8707,13 +8679,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399792 data arrival time + -2.339340 data arrival time --------------------------------------------------------------------------------------------- - 4.149793 slack (MET) + 4.089340 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8722,10 +8694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 0.567975 0.399805 2.399805 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.568265 0.000000 2.399805 v gpio_dm2[16] (out) - 2.399805 data arrival time + 9 0.318314 0.476980 0.339353 2.339353 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.477374 0.000000 2.339353 v gpio_slow_sel[28] (out) + 2.339353 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8735,13 +8707,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399805 data arrival time + -2.339353 data arrival time --------------------------------------------------------------------------------------------- - 4.149805 slack (MET) + 4.089353 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8750,10 +8722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 0.568894 0.399853 2.399853 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.569126 0.000000 2.399853 v gpio_holdover[18] (out) - 2.399853 data arrival time + 9 0.322913 0.483767 0.339436 2.339436 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.483825 0.000000 2.339436 v gpio_ib_mode_sel[31] (out) + 2.339436 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8763,13 +8735,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399853 data arrival time + -2.339436 data arrival time --------------------------------------------------------------------------------------------- - 4.149853 slack (MET) + 4.089436 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8778,10 +8750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 0.570364 0.399877 2.399877 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.570628 0.000000 2.399877 v gpio_out[34] (out) - 2.399877 data arrival time + 9 0.322913 0.483767 0.339566 2.339566 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.483829 0.000000 2.339566 v gpio_vtrip_sel[31] (out) + 2.339566 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8791,13 +8763,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399877 data arrival time + -2.339566 data arrival time --------------------------------------------------------------------------------------------- - 4.149877 slack (MET) + 4.089566 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8806,10 +8778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 0.568899 0.399911 2.399911 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.568935 0.000000 2.399911 v gpio_vtrip_sel[42] (out) - 2.399911 data arrival time + 9 0.322913 0.483767 0.340802 2.340802 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.483869 0.000000 2.340802 v gpio_holdover[31] (out) + 2.340802 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8819,13 +8791,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399911 data arrival time + -2.340802 data arrival time --------------------------------------------------------------------------------------------- - 4.149911 slack (MET) + 4.090802 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8834,10 +8806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 0.568119 0.399939 2.399939 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.568405 0.000000 2.399939 v gpio_dm2[17] (out) - 2.399939 data arrival time + 9 0.322913 0.483767 0.340980 2.340980 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.483875 0.000000 2.340980 v gpio_analog_sel[31] (out) + 2.340980 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8847,13 +8819,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.399939 data arrival time + -2.340980 data arrival time --------------------------------------------------------------------------------------------- - 4.149939 slack (MET) + 4.090980 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8862,10 +8834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 0.566953 0.400037 2.400037 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.567246 0.000000 2.400037 v gpio_holdover[30] (out) - 2.400037 data arrival time + 9 0.322913 0.483767 0.341308 2.341308 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.483888 0.000000 2.341308 v gpio_analog_pol[31] (out) + 2.341308 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8875,13 +8847,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400037 data arrival time + -2.341308 data arrival time --------------------------------------------------------------------------------------------- - 4.150037 slack (MET) + 4.091308 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8890,10 +8862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 0.567993 0.400074 2.400074 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.568764 0.000000 2.400074 v gpio_analog_sel[13] (out) - 2.400074 data arrival time + 9 0.322913 0.483767 0.341363 2.341363 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.483890 0.000000 2.341363 v gpio_dm0[31] (out) + 2.341363 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8903,13 +8875,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400074 data arrival time + -2.341363 data arrival time --------------------------------------------------------------------------------------------- - 4.150074 slack (MET) + 4.091363 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8918,10 +8890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 0.570032 0.400162 2.400162 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.570271 0.000000 2.400162 v gpio_out[23] (out) - 2.400162 data arrival time + 9 0.322913 0.483767 0.342179 2.342179 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.483925 0.000000 2.342179 v gpio_analog_en[31] (out) + 2.342179 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8931,13 +8903,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400162 data arrival time + -2.342179 data arrival time --------------------------------------------------------------------------------------------- - 4.150162 slack (MET) + 4.092179 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8946,10 +8918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 0.567844 0.400213 2.400213 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.568039 0.000000 2.400213 v gpio_out[43] (out) - 2.400213 data arrival time + 9 0.322913 0.483767 0.342196 2.342196 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.483926 0.000000 2.342196 v gpio_slow_sel[31] (out) + 2.342196 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8959,13 +8931,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400213 data arrival time + -2.342196 data arrival time --------------------------------------------------------------------------------------------- - 4.150213 slack (MET) + 4.092196 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8974,10 +8946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 0.569001 0.400283 2.400283 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.569209 0.000000 2.400283 v gpio_holdover[0] (out) - 2.400283 data arrival time + 11 0.377842 0.567993 0.392787 2.392787 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.568233 0.000000 2.392787 v gpio_ib_mode_sel[13] (out) + 2.392787 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8987,13 +8959,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400283 data arrival time + -2.392787 data arrival time --------------------------------------------------------------------------------------------- - 4.150283 slack (MET) + 4.142787 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9002,10 +8974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 0.569214 0.400293 2.400293 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.569556 0.000000 2.400293 v gpio_dm2[33] (out) - 2.400293 data arrival time + 11 0.378413 0.567190 0.392960 2.392960 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.567233 0.000000 2.392960 v gpio_ib_mode_sel[14] (out) + 2.392960 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9015,13 +8987,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400293 data arrival time + -2.392960 data arrival time --------------------------------------------------------------------------------------------- - 4.150293 slack (MET) + 4.142960 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9030,10 +9002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 0.571080 0.400289 2.400289 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.571344 0.000000 2.400289 v gpio_out[36] (out) - 2.400289 data arrival time + 11 0.377842 0.567993 0.393036 2.393036 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.568246 0.000000 2.393036 v gpio_vtrip_sel[13] (out) + 2.393036 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9043,13 +9015,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400289 data arrival time + -2.393036 data arrival time --------------------------------------------------------------------------------------------- - 4.150289 slack (MET) + 4.143036 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9058,26 +9030,26 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 0.570285 0.400309 2.400309 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.570583 0.000000 2.400309 v gpio_holdover[31] (out) - 2.400309 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) + 11 0.379060 0.568119 0.394586 2.394586 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.568183 0.000000 2.394586 v gpio_ib_mode_sel[17] (out) + 2.394586 data arrival time + + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) 0.250000 0.250000 clock uncertainty 0.000000 0.250000 clock reconvergence pessimism -2.000000 -1.750000 output external delay -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400309 data arrival time + -2.394586 data arrival time --------------------------------------------------------------------------------------------- - 4.150309 slack (MET) + 4.144586 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9086,10 +9058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 0.567844 0.400336 2.400337 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.568045 0.000000 2.400337 v gpio_holdover[43] (out) - 2.400337 data arrival time + 11 0.378937 0.567975 0.394742 2.394742 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.568049 0.000000 2.394742 v gpio_ib_mode_sel[16] (out) + 2.394742 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9099,13 +9071,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400337 data arrival time + -2.394742 data arrival time --------------------------------------------------------------------------------------------- - 4.150336 slack (MET) + 4.144742 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9114,10 +9086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 0.568899 0.400347 2.400347 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.568945 0.000000 2.400347 v gpio_out[42] (out) - 2.400347 data arrival time + 11 0.378413 0.567190 0.395238 2.395238 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.567297 0.000000 2.395238 v gpio_vtrip_sel[14] (out) + 2.395238 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9127,13 +9099,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400347 data arrival time + -2.395238 data arrival time --------------------------------------------------------------------------------------------- - 4.150347 slack (MET) + 4.145237 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9142,10 +9114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 0.571489 0.400355 2.400355 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.571563 0.000000 2.400355 v gpio_ib_mode_sel[35] (out) - 2.400355 data arrival time + 11 0.379060 0.568119 0.395515 2.395515 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.568210 0.000000 2.395515 v gpio_vtrip_sel[17] (out) + 2.395515 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9155,13 +9127,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400355 data arrival time + -2.395515 data arrival time --------------------------------------------------------------------------------------------- - 4.150355 slack (MET) + 4.145515 slack (MET) Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9170,10 +9142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 0.567975 0.400363 2.400363 v gpio_loopback_zero[16] (in) + 11 0.378937 0.567975 0.395672 2.395672 v gpio_loopback_zero[16] (in) gpio_loopback_zero[16] (net) - 0.568298 0.000000 2.400363 v gpio_analog_sel[16] (out) - 2.400363 data arrival time + 0.568078 0.000000 2.395672 v gpio_vtrip_sel[16] (out) + 2.395672 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9183,13 +9155,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400363 data arrival time + -2.395672 data arrival time --------------------------------------------------------------------------------------------- - 4.150363 slack (MET) + 4.145671 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9198,10 +9170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 0.569845 0.400400 2.400400 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.569878 0.000000 2.400400 v gpio_ib_mode_sel[39] (out) - 2.400400 data arrival time + 11 0.379867 0.569001 0.395743 2.395743 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.569049 0.000000 2.395743 v gpio_ib_mode_sel[0] (out) + 2.395743 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9211,13 +9183,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400400 data arrival time + -2.395743 data arrival time --------------------------------------------------------------------------------------------- - 4.150400 slack (MET) + 4.145743 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9226,10 +9198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 0.571269 0.400431 2.400431 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.571537 0.000000 2.400431 v gpio_out[27] (out) - 2.400431 data arrival time + 11 0.379645 0.568894 0.395819 2.395819 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.568967 0.000000 2.395819 v gpio_ib_mode_sel[18] (out) + 2.395819 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9239,13 +9211,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400431 data arrival time + -2.395819 data arrival time --------------------------------------------------------------------------------------------- - 4.150430 slack (MET) + 4.145819 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9254,10 +9226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 0.567844 0.400461 2.400461 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.568051 0.000000 2.400461 v gpio_dm2[43] (out) - 2.400461 data arrival time + 11 0.380920 0.571264 0.395850 2.395850 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.571340 0.000000 2.395850 v gpio_ib_mode_sel[36] (out) + 2.395850 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9267,13 +9239,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400461 data arrival time + -2.395850 data arrival time --------------------------------------------------------------------------------------------- - 4.150461 slack (MET) + 4.145851 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9282,10 +9254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 0.568899 0.400471 2.400471 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.568947 0.000000 2.400471 v gpio_holdover[42] (out) - 2.400471 data arrival time + 11 0.379867 0.569001 0.396077 2.396077 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.569057 0.000000 2.396077 v gpio_vtrip_sel[0] (out) + 2.396077 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9295,13 +9267,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400471 data arrival time + -2.396077 data arrival time --------------------------------------------------------------------------------------------- - 4.150471 slack (MET) + 4.146077 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9310,10 +9282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 0.568119 0.400496 2.400496 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.568437 0.000000 2.400496 v gpio_analog_sel[17] (out) - 2.400496 data arrival time + 11 0.380290 0.570032 0.396093 2.396093 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.570108 0.000000 2.396093 v gpio_ib_mode_sel[23] (out) + 2.396093 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9323,13 +9295,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400496 data arrival time + -2.396093 data arrival time --------------------------------------------------------------------------------------------- - 4.150496 slack (MET) + 4.146093 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9338,10 +9310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 0.568894 0.400503 2.400503 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.569160 0.000000 2.400503 v gpio_dm2[18] (out) - 2.400503 data arrival time + 11 0.381189 0.571441 0.396351 2.396351 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.571504 0.000000 2.396351 v gpio_ib_mode_sel[37] (out) + 2.396351 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9351,13 +9323,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400503 data arrival time + -2.396351 data arrival time --------------------------------------------------------------------------------------------- - 4.150503 slack (MET) + 4.146351 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9366,10 +9338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 0.568719 0.400526 2.400526 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.568856 0.000000 2.400526 v gpio_dm2[38] (out) - 2.400526 data arrival time + 11 0.377842 0.567993 0.396554 2.396554 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.568468 0.000000 2.396554 v gpio_out[13] (out) + 2.396554 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9379,13 +9351,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400526 data arrival time + -2.396554 data arrival time --------------------------------------------------------------------------------------------- - 4.150526 slack (MET) + 4.146554 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9394,10 +9366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 0.570364 0.400546 2.400546 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.570665 0.000000 2.400546 v gpio_holdover[34] (out) - 2.400546 data arrival time + 11 0.379677 0.568719 0.396641 2.396641 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.568747 0.000000 2.396641 v gpio_ib_mode_sel[38] (out) + 2.396641 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9407,13 +9379,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400546 data arrival time + -2.396641 data arrival time --------------------------------------------------------------------------------------------- - 4.150546 slack (MET) + 4.146641 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9422,10 +9394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 0.567844 0.400568 2.400568 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.568056 0.000000 2.400568 v gpio_analog_sel[43] (out) - 2.400568 data arrival time + 11 0.379645 0.568894 0.396749 2.396749 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.568995 0.000000 2.396749 v gpio_vtrip_sel[18] (out) + 2.396749 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9435,13 +9407,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400568 data arrival time + -2.396749 data arrival time --------------------------------------------------------------------------------------------- - 4.150568 slack (MET) + 4.146749 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9450,10 +9422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 0.569845 0.400580 2.400580 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.569882 0.000000 2.400580 v gpio_vtrip_sel[39] (out) - 2.400580 data arrival time + 11 0.379677 0.568719 0.396821 2.396821 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.568750 0.000000 2.396821 v gpio_vtrip_sel[38] (out) + 2.396821 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9463,13 +9435,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400580 data arrival time + -2.396821 data arrival time --------------------------------------------------------------------------------------------- - 4.150580 slack (MET) + 4.146821 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9478,10 +9450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 0.568899 0.400596 2.400596 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.568950 0.000000 2.400596 v gpio_dm2[42] (out) - 2.400596 data arrival time + 11 0.380290 0.570032 0.397022 2.397022 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.570137 0.000000 2.397022 v gpio_vtrip_sel[23] (out) + 2.397022 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9491,13 +9463,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400596 data arrival time + -2.397022 data arrival time --------------------------------------------------------------------------------------------- - 4.150597 slack (MET) + 4.147022 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9506,10 +9478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 0.566548 0.400667 2.400667 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.566876 0.000000 2.400667 v gpio_dm2[28] (out) - 2.400667 data arrival time + 11 0.379270 0.567844 0.397153 2.397153 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.567923 0.000000 2.397153 v gpio_ib_mode_sel[43] (out) + 2.397153 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9519,13 +9491,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400667 data arrival time + -2.397153 data arrival time --------------------------------------------------------------------------------------------- - 4.150667 slack (MET) + 4.147152 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9534,10 +9506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 0.568899 0.400704 2.400704 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.568953 0.000000 2.400704 v gpio_analog_sel[42] (out) - 2.400704 data arrival time + 11 0.377842 0.567993 0.397221 2.397221 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.568519 0.000000 2.397221 v gpio_holdover[13] (out) + 2.397221 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9547,13 +9519,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400704 data arrival time + -2.397221 data arrival time --------------------------------------------------------------------------------------------- - 4.150704 slack (MET) + 4.147221 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9562,11 +9534,11 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 0.567801 0.400760 2.400760 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.568085 0.000000 2.400760 v gpio_out[29] (out) - 2.400760 data arrival time - + 11 0.381283 0.571509 0.397516 2.397516 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.571596 0.000000 2.397516 v gpio_ib_mode_sel[20] (out) + 2.397516 data arrival time + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 0.250000 0.250000 clock uncertainty @@ -9575,13 +9547,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400760 data arrival time + -2.397516 data arrival time --------------------------------------------------------------------------------------------- - 4.150760 slack (MET) + 4.147516 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9590,10 +9562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 0.570032 0.400798 2.400798 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.570305 0.000000 2.400798 v gpio_holdover[23] (out) - 2.400798 data arrival time + 11 0.381448 0.571664 0.397557 2.397557 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.571740 0.000000 2.397557 v gpio_ib_mode_sel[22] (out) + 2.397557 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9603,13 +9575,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400798 data arrival time + -2.397557 data arrival time --------------------------------------------------------------------------------------------- - 4.150797 slack (MET) + 4.147557 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9618,10 +9590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 0.569214 0.400875 2.400875 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.569593 0.000000 2.400875 v gpio_analog_sel[33] (out) - 2.400875 data arrival time + 11 0.381656 0.572156 0.397572 2.397572 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.572242 0.000000 2.397572 v gpio_ib_mode_sel[21] (out) + 2.397572 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9631,13 +9603,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400875 data arrival time + -2.397572 data arrival time --------------------------------------------------------------------------------------------- - 4.150875 slack (MET) + 4.147572 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9646,10 +9618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 0.571509 0.400942 2.400942 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.571735 0.000000 2.400942 v gpio_out[20] (out) - 2.400942 data arrival time + 11 0.378413 0.567190 0.397573 2.397573 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.567393 0.000000 2.397573 v gpio_out[14] (out) + 2.397573 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9659,13 +9631,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400942 data arrival time + -2.397573 data arrival time --------------------------------------------------------------------------------------------- - 4.150942 slack (MET) + 4.147573 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9674,10 +9646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 0.567844 0.400961 2.400961 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.568076 0.000000 2.400961 v gpio_analog_pol[43] (out) - 2.400961 data arrival time + 11 0.381706 0.572177 0.397754 2.397754 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.572262 0.000000 2.397754 v gpio_ib_mode_sel[19] (out) + 2.397754 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9687,13 +9659,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400961 data arrival time + -2.397754 data arrival time --------------------------------------------------------------------------------------------- - 4.150961 slack (MET) + 4.147753 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9702,10 +9674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 0.571080 0.400957 2.400958 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.571381 0.000000 2.400958 v gpio_holdover[36] (out) - 2.400958 data arrival time + 11 0.381694 0.572137 0.397884 2.397884 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.572223 0.000000 2.397884 v gpio_ib_mode_sel[15] (out) + 2.397884 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9715,13 +9687,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400958 data arrival time + -2.397884 data arrival time --------------------------------------------------------------------------------------------- - 4.150958 slack (MET) + 4.147884 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9730,10 +9702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 0.569001 0.400964 2.400964 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.569243 0.000000 2.400964 v gpio_dm2[0] (out) - 2.400964 data arrival time + 11 0.380920 0.571264 0.397988 2.397988 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.571414 0.000000 2.397988 v gpio_vtrip_sel[36] (out) + 2.397988 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9743,13 +9715,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400964 data arrival time + -2.397988 data arrival time --------------------------------------------------------------------------------------------- - 4.150964 slack (MET) + 4.147988 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9758,10 +9730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 0.570285 0.400987 2.400987 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.570623 0.000000 2.400987 v gpio_dm2[31] (out) - 2.400987 data arrival time + 11 0.378716 0.566444 0.398031 2.398031 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.566473 0.000000 2.398031 v gpio_ib_mode_sel[40] (out) + 2.398031 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9771,13 +9743,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.400987 data arrival time + -2.398031 data arrival time --------------------------------------------------------------------------------------------- - 4.150987 slack (MET) + 4.148030 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9786,10 +9758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 0.569845 0.401017 2.401017 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.569891 0.000000 2.401017 v gpio_out[39] (out) - 2.401017 data arrival time + 11 0.378794 0.566559 0.398112 2.398113 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.566587 0.000000 2.398113 v gpio_ib_mode_sel[41] (out) + 2.398113 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9799,13 +9771,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401017 data arrival time + -2.398113 data arrival time --------------------------------------------------------------------------------------------- - 4.151017 slack (MET) + 4.148112 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9814,10 +9786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 0.567844 0.401032 2.401032 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.568079 0.000000 2.401032 v gpio_dm0[43] (out) - 2.401032 data arrival time + 11 0.378716 0.566444 0.398209 2.398209 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.566476 0.000000 2.398209 v gpio_vtrip_sel[40] (out) + 2.398209 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9827,13 +9799,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401032 data arrival time + -2.398209 data arrival time --------------------------------------------------------------------------------------------- - 4.151031 slack (MET) + 4.148209 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9842,10 +9814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 0.571345 0.401041 2.401041 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.571607 0.000000 2.401041 v gpio_out[26] (out) - 2.401041 data arrival time + 11 0.378413 0.567190 0.398242 2.398242 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.567426 0.000000 2.398242 v gpio_holdover[14] (out) + 2.398242 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9855,13 +9827,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401041 data arrival time + -2.398242 data arrival time --------------------------------------------------------------------------------------------- - 4.151042 slack (MET) + 4.148242 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9870,10 +9842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 0.568894 0.401061 2.401061 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.569192 0.000000 2.401061 v gpio_analog_sel[18] (out) - 2.401061 data arrival time + 11 0.378794 0.566559 0.398291 2.398291 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.566591 0.000000 2.398291 v gpio_vtrip_sel[41] (out) + 2.398291 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9883,13 +9855,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401061 data arrival time + -2.398291 data arrival time --------------------------------------------------------------------------------------------- - 4.151061 slack (MET) + 4.148291 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9898,10 +9870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 0.567844 0.401085 2.401085 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.568082 0.000000 2.401085 v gpio_analog_en[43] (out) - 2.401085 data arrival time + 11 0.379677 0.568719 0.398340 2.398340 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.568784 0.000000 2.398340 v gpio_out[38] (out) + 2.398340 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9911,13 +9883,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401085 data arrival time + -2.398340 data arrival time --------------------------------------------------------------------------------------------- - 4.151085 slack (MET) + 4.148340 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9926,10 +9898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 0.568899 0.401098 2.401098 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.568963 0.000000 2.401098 v gpio_analog_pol[42] (out) - 2.401098 data arrival time + 11 0.381448 0.571664 0.398360 2.398360 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.571765 0.000000 2.398360 v gpio_vtrip_sel[22] (out) + 2.398360 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9939,13 +9911,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401098 data arrival time + -2.398360 data arrival time --------------------------------------------------------------------------------------------- - 4.151098 slack (MET) + 4.148360 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9954,10 +9926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 0.571269 0.401099 2.401099 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.571575 0.000000 2.401099 v gpio_holdover[27] (out) - 2.401099 data arrival time + 11 0.381283 0.571509 0.398446 2.398446 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.571627 0.000000 2.398446 v gpio_vtrip_sel[20] (out) + 2.398446 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9967,13 +9939,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401099 data arrival time + -2.398446 data arrival time --------------------------------------------------------------------------------------------- - 4.151099 slack (MET) + 4.148446 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9982,10 +9954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 0.569845 0.401142 2.401142 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.569894 0.000000 2.401142 v gpio_holdover[39] (out) - 2.401142 data arrival time + 11 0.381656 0.572156 0.398503 2.398503 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.572273 0.000000 2.398503 v gpio_vtrip_sel[21] (out) + 2.398503 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9995,13 +9967,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401142 data arrival time + -2.398503 data arrival time --------------------------------------------------------------------------------------------- - 4.151142 slack (MET) + 4.148503 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10010,10 +9982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 0.567844 0.401149 2.401149 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.568086 0.000000 2.401149 v gpio_dm1[43] (out) - 2.401149 data arrival time + 11 0.378937 0.567975 0.398519 2.398520 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.568196 0.000000 2.398520 v gpio_out[16] (out) + 2.398520 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10023,13 +9995,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401149 data arrival time + -2.398520 data arrival time --------------------------------------------------------------------------------------------- - 4.151149 slack (MET) + 4.148520 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10038,10 +10010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 0.568899 0.401170 2.401170 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.568965 0.000000 2.401170 v gpio_dm0[42] (out) - 2.401170 data arrival time + 11 0.377842 0.567993 0.398559 2.398559 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.568628 0.000000 2.398559 v gpio_dm2[13] (out) + 2.398559 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10051,13 +10023,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401170 data arrival time + -2.398559 data arrival time --------------------------------------------------------------------------------------------- - 4.151169 slack (MET) + 4.148560 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10066,10 +10038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 0.567844 0.401198 2.401198 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.568088 0.000000 2.401198 v gpio_slow_sel[43] (out) - 2.401198 data arrival time + 11 0.378716 0.566444 0.398644 2.398643 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.566485 0.000000 2.398643 v gpio_out[40] (out) + 2.398643 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10079,13 +10051,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401198 data arrival time + -2.398643 data arrival time --------------------------------------------------------------------------------------------- - 4.151198 slack (MET) + 4.148643 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10094,10 +10066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 0.571664 0.401212 2.401212 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.571882 0.000000 2.401212 v gpio_out[22] (out) - 2.401212 data arrival time + 11 0.379060 0.568119 0.398655 2.398655 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.568337 0.000000 2.398655 v gpio_out[17] (out) + 2.398655 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10107,13 +10079,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401212 data arrival time + -2.398655 data arrival time --------------------------------------------------------------------------------------------- - 4.151212 slack (MET) + 4.148655 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10122,10 +10094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 0.570364 0.401224 2.401224 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.570706 0.000000 2.401224 v gpio_dm2[34] (out) - 2.401224 data arrival time + 11 0.379270 0.567844 0.398678 2.398678 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.567974 0.000000 2.398678 v gpio_vtrip_sel[43] (out) + 2.398678 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10135,13 +10107,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401224 data arrival time + -2.398678 data arrival time --------------------------------------------------------------------------------------------- - 4.151224 slack (MET) + 4.148678 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10150,10 +10122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 0.568719 0.401238 2.401238 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.568885 0.000000 2.401238 v gpio_analog_sel[38] (out) - 2.401238 data arrival time + 11 0.381706 0.572177 0.398684 2.398684 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.572292 0.000000 2.398684 v gpio_vtrip_sel[19] (out) + 2.398684 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10163,13 +10135,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401238 data arrival time + -2.398684 data arrival time --------------------------------------------------------------------------------------------- - 4.151238 slack (MET) + 4.148684 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10178,10 +10150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 0.568899 0.401248 2.401248 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.568967 0.000000 2.401248 v gpio_analog_en[42] (out) - 2.401248 data arrival time + 11 0.378794 0.566559 0.398726 2.398726 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.566599 0.000000 2.398726 v gpio_out[41] (out) + 2.398726 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10191,13 +10163,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401248 data arrival time + -2.398726 data arrival time --------------------------------------------------------------------------------------------- - 4.151248 slack (MET) + 4.148726 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10206,10 +10178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 0.571441 0.401257 2.401257 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.571699 0.000000 2.401257 v gpio_out[37] (out) - 2.401257 data arrival time + 11 0.378716 0.566444 0.398768 2.398768 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.566487 0.000000 2.398768 v gpio_holdover[40] (out) + 2.398768 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10219,13 +10191,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401257 data arrival time + -2.398768 data arrival time --------------------------------------------------------------------------------------------- - 4.151257 slack (MET) + 4.148767 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10234,10 +10206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 0.569845 0.401267 2.401268 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.569897 0.000000 2.401268 v gpio_dm2[39] (out) - 2.401268 data arrival time + 11 0.381694 0.572137 0.398814 2.398814 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.572254 0.000000 2.398814 v gpio_vtrip_sel[15] (out) + 2.398814 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10247,13 +10219,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401268 data arrival time + -2.398814 data arrival time --------------------------------------------------------------------------------------------- - 4.151268 slack (MET) + 4.148814 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10262,10 +10234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 0.568899 0.401287 2.401287 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.568968 0.000000 2.401287 v gpio_dm1[42] (out) - 2.401287 data arrival time + 11 0.381189 0.571441 0.398825 2.398825 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.571585 0.000000 2.398825 v gpio_vtrip_sel[37] (out) + 2.398825 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10275,13 +10247,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401287 data arrival time + -2.398825 data arrival time --------------------------------------------------------------------------------------------- - 4.151287 slack (MET) + 4.148825 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10290,10 +10262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 0.568899 0.401337 2.401336 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.568969 0.000000 2.401336 v gpio_slow_sel[42] (out) - 2.401336 data arrival time + 11 0.378794 0.566559 0.398850 2.398850 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.566602 0.000000 2.398850 v gpio_holdover[41] (out) + 2.398850 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10303,13 +10275,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401336 data arrival time + -2.398850 data arrival time --------------------------------------------------------------------------------------------- - 4.151336 slack (MET) + 4.148849 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10318,10 +10290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 0.569845 0.401375 2.401375 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.569899 0.000000 2.401375 v gpio_analog_sel[39] (out) - 2.401375 data arrival time + 11 0.378716 0.566444 0.398893 2.398893 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.566490 0.000000 2.398893 v gpio_dm2[40] (out) + 2.398893 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10331,13 +10303,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401375 data arrival time + -2.398893 data arrival time --------------------------------------------------------------------------------------------- - 4.151375 slack (MET) + 4.148893 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10346,10 +10318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 0.572137 0.401389 2.401389 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.572365 0.000000 2.401389 v gpio_out[15] (out) - 2.401389 data arrival time + 11 0.378413 0.567190 0.398920 2.398920 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.567462 0.000000 2.398920 v gpio_dm2[14] (out) + 2.398920 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10359,13 +10331,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401389 data arrival time + -2.398920 data arrival time --------------------------------------------------------------------------------------------- - 4.151389 slack (MET) + 4.148921 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10374,10 +10346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 0.567801 0.401429 2.401429 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.568124 0.000000 2.401429 v gpio_holdover[29] (out) - 2.401429 data arrival time + 11 0.378794 0.566559 0.398975 2.398975 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.566605 0.000000 2.398975 v gpio_dm2[41] (out) + 2.398975 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10387,13 +10359,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401429 data arrival time + -2.398975 data arrival time --------------------------------------------------------------------------------------------- - 4.151429 slack (MET) + 4.148974 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10402,10 +10374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 0.571500 0.401442 2.401442 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.571769 0.000000 2.401442 v gpio_holdover[32] (out) - 2.401442 data arrival time + 11 0.378716 0.566444 0.399000 2.399000 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.566493 0.000000 2.399000 v gpio_analog_sel[40] (out) + 2.399000 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10415,13 +10387,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401442 data arrival time + -2.399000 data arrival time --------------------------------------------------------------------------------------------- - 4.151442 slack (MET) + 4.149000 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10430,10 +10402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 0.570032 0.401447 2.401447 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.570342 0.000000 2.401447 v gpio_dm2[23] (out) - 2.401447 data arrival time + 11 0.378794 0.566559 0.399082 2.399082 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.566607 0.000000 2.399082 v gpio_analog_sel[41] (out) + 2.399082 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10443,13 +10415,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401447 data arrival time + -2.399082 data arrival time --------------------------------------------------------------------------------------------- - 4.151446 slack (MET) + 4.149082 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10458,10 +10430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381656 0.572156 0.401518 2.401517 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.572406 0.000000 2.401517 v gpio_out[21] (out) - 2.401517 data arrival time + 11 0.378937 0.567975 0.399155 2.399155 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.568229 0.000000 2.399155 v gpio_holdover[16] (out) + 2.399155 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10471,13 +10443,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401517 data arrival time + -2.399155 data arrival time --------------------------------------------------------------------------------------------- - 4.151517 slack (MET) + 4.149155 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10486,10 +10458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 0.570285 0.401569 2.401569 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.570660 0.000000 2.401569 v gpio_analog_sel[31] (out) - 2.401569 data arrival time + 11 0.379060 0.568119 0.399290 2.399290 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.568369 0.000000 2.399290 v gpio_holdover[17] (out) + 2.399290 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10499,13 +10471,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401569 data arrival time + -2.399290 data arrival time --------------------------------------------------------------------------------------------- - 4.151569 slack (MET) + 4.149290 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10514,10 +10486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 0.571509 0.401578 2.401578 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.571768 0.000000 2.401578 v gpio_holdover[20] (out) - 2.401578 data arrival time + 11 0.379645 0.568894 0.399322 2.399322 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.569100 0.000000 2.399322 v gpio_out[18] (out) + 2.399322 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10527,13 +10499,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401578 data arrival time + -2.399322 data arrival time --------------------------------------------------------------------------------------------- - 4.151578 slack (MET) + 4.149322 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10542,10 +10514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 0.571080 0.401635 2.401635 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.571422 0.000000 2.401635 v gpio_dm2[36] (out) - 2.401635 data arrival time + 11 0.378716 0.566444 0.399394 2.399394 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.566502 0.000000 2.399394 v gpio_analog_pol[40] (out) + 2.399394 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10555,237 +10527,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401635 data arrival time + -2.399394 data arrival time --------------------------------------------------------------------------------------------- - 4.151636 slack (MET) + 4.149394 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381706 0.572177 0.401632 2.401632 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.572421 0.000000 2.401632 v gpio_out[19] (out) - 2.401632 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.401632 data arrival time ---------------------------------------------------------------------------------------------- - 4.151632 slack (MET) - - -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.378413 0.567190 0.401648 2.401648 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.567635 0.000000 2.401648 v gpio_analog_pol[14] (out) - 2.401648 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.401648 data arrival time ---------------------------------------------------------------------------------------------- - 4.151648 slack (MET) - - -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380944 0.569845 0.401770 2.401770 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.569909 0.000000 2.401770 v gpio_analog_pol[39] (out) - 2.401770 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.401770 data arrival time ---------------------------------------------------------------------------------------------- - 4.151771 slack (MET) - - -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380910 0.571269 0.401777 2.401777 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.571616 0.000000 2.401777 v gpio_dm2[27] (out) - 2.401777 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.401777 data arrival time ---------------------------------------------------------------------------------------------- - 4.151777 slack (MET) - - -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380335 0.570364 0.401807 2.401807 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.570743 0.000000 2.401807 v gpio_analog_sel[34] (out) - 2.401807 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.401807 data arrival time ---------------------------------------------------------------------------------------------- - 4.151807 slack (MET) - - -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380152 0.566953 0.401804 2.401804 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.567356 0.000000 2.401804 v gpio_dm2[30] (out) - 2.401804 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.401804 data arrival time ---------------------------------------------------------------------------------------------- - 4.151804 slack (MET) - - -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381860 0.571489 0.401829 2.401829 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.571611 0.000000 2.401829 v gpio_vtrip_sel[35] (out) - 2.401829 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.401829 data arrival time ---------------------------------------------------------------------------------------------- - 4.151829 slack (MET) - - -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380944 0.569845 0.401842 2.401842 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.569911 0.000000 2.401842 v gpio_dm0[39] (out) - 2.401842 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.401842 data arrival time ---------------------------------------------------------------------------------------------- - 4.151842 slack (MET) - - -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10794,10 +10542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 0.571664 0.401849 2.401849 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.571914 0.000000 2.401849 v gpio_holdover[22] (out) - 2.401849 data arrival time + 11 0.379677 0.568719 0.399455 2.399455 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.568817 0.000000 2.399455 v gpio_holdover[38] (out) + 2.399455 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10807,13 +10555,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401849 data arrival time + -2.399455 data arrival time --------------------------------------------------------------------------------------------- - 4.151849 slack (MET) + 4.149455 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10822,10 +10570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 0.569845 0.401895 2.401896 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.569913 0.000000 2.401896 v gpio_analog_en[39] (out) - 2.401896 data arrival time + 11 0.378716 0.566444 0.399465 2.399465 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.566504 0.000000 2.399465 v gpio_dm0[40] (out) + 2.399465 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10835,13 +10583,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401896 data arrival time + -2.399465 data arrival time --------------------------------------------------------------------------------------------- - 4.151896 slack (MET) + 4.149465 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10850,10 +10598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 0.571441 0.401927 2.401927 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.571736 0.000000 2.401927 v gpio_holdover[37] (out) - 2.401927 data arrival time + 11 0.378794 0.566559 0.399476 2.399476 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.566617 0.000000 2.399476 v gpio_analog_pol[41] (out) + 2.399476 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10863,13 +10611,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401927 data arrival time + -2.399476 data arrival time --------------------------------------------------------------------------------------------- - 4.151927 slack (MET) + 4.149476 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10878,10 +10626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 0.569845 0.401953 2.401953 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.569914 0.000000 2.401953 v gpio_dm1[39] (out) - 2.401953 data arrival time + 11 0.378413 0.567190 0.399503 2.399503 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.567495 0.000000 2.399503 v gpio_analog_sel[14] (out) + 2.399503 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10891,13 +10639,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401953 data arrival time + -2.399503 data arrival time --------------------------------------------------------------------------------------------- - 4.151953 slack (MET) + 4.149503 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10906,10 +10654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 0.570032 0.401975 2.401975 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.570374 0.000000 2.401975 v gpio_analog_sel[23] (out) - 2.401975 data arrival time + 11 0.378716 0.566444 0.399518 2.399518 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.566505 0.000000 2.399518 v gpio_analog_en[40] (out) + 2.399518 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10919,13 +10667,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.401975 data arrival time + -2.399518 data arrival time --------------------------------------------------------------------------------------------- - 4.151975 slack (MET) + 4.149518 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10934,10 +10682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 0.569845 0.402002 2.402002 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.569916 0.000000 2.402002 v gpio_slow_sel[39] (out) - 2.402002 data arrival time + 11 0.378794 0.566559 0.399547 2.399547 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.566618 0.000000 2.399547 v gpio_dm0[41] (out) + 2.399547 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10947,13 +10695,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402002 data arrival time + -2.399547 data arrival time --------------------------------------------------------------------------------------------- - 4.152002 slack (MET) + 4.149547 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10962,10 +10710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 0.572137 0.402025 2.402025 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.572399 0.000000 2.402025 v gpio_holdover[15] (out) - 2.402025 data arrival time + 11 0.378716 0.566444 0.399582 2.399582 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.566507 0.000000 2.399582 v gpio_dm1[40] (out) + 2.399582 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10975,13 +10723,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402025 data arrival time + -2.399582 data arrival time --------------------------------------------------------------------------------------------- - 4.152025 slack (MET) + 4.149582 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10990,10 +10738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 0.571500 0.402100 2.402100 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.571806 0.000000 2.402100 v gpio_dm2[32] (out) - 2.402100 data arrival time + 11 0.378794 0.566559 0.399600 2.399600 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.566620 0.000000 2.399600 v gpio_analog_en[41] (out) + 2.399600 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11003,13 +10751,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402100 data arrival time + -2.399600 data arrival time --------------------------------------------------------------------------------------------- - 4.152100 slack (MET) + 4.149601 slack (MET) Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11018,66 +10766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 0.569001 0.402106 2.402106 v gpio_loopback_zero[0] (in) + 11 0.379867 0.569001 0.399613 2.399613 v gpio_loopback_zero[0] (in) gpio_loopback_zero[0] (net) - 0.569306 0.000000 2.402106 v gpio_analog_sel[0] (out) - 2.402106 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.402106 data arrival time ---------------------------------------------------------------------------------------------- - 4.152105 slack (MET) - - -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.379475 0.566003 0.402104 2.402104 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.566530 0.000000 2.402104 v gpio_analog_sel[24] (out) - 2.402104 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.402104 data arrival time ---------------------------------------------------------------------------------------------- - 4.152104 slack (MET) - - -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380732 0.567801 0.402109 2.402109 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.568167 0.000000 2.402109 v gpio_dm2[29] (out) - 2.402109 data arrival time + 0.569178 0.000000 2.399613 v gpio_out[0] (out) + 2.399613 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11087,13 +10779,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402109 data arrival time + -2.399613 data arrival time --------------------------------------------------------------------------------------------- - 4.152109 slack (MET) + 4.149612 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11102,10 +10794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381656 0.572156 0.402108 2.402108 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.572438 0.000000 2.402108 v gpio_holdover[21] (out) - 2.402108 data arrival time + 11 0.378716 0.566444 0.399632 2.399632 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.566508 0.000000 2.399632 v gpio_slow_sel[40] (out) + 2.399632 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11115,13 +10807,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402108 data arrival time + -2.399632 data arrival time --------------------------------------------------------------------------------------------- - 4.152108 slack (MET) + 4.149632 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11130,10 +10822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 0.567975 0.402159 2.402159 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.568416 0.000000 2.402159 v gpio_analog_pol[16] (out) - 2.402159 data arrival time + 11 0.378794 0.566559 0.399664 2.399664 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.566621 0.000000 2.399664 v gpio_dm1[41] (out) + 2.399664 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11143,13 +10835,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402159 data arrival time + -2.399664 data arrival time --------------------------------------------------------------------------------------------- - 4.152159 slack (MET) + 4.149664 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11158,10 +10850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 0.571080 0.402217 2.402217 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.571459 0.000000 2.402217 v gpio_analog_sel[36] (out) - 2.402217 data arrival time + 11 0.378794 0.566559 0.399714 2.399714 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.566623 0.000000 2.399714 v gpio_slow_sel[41] (out) + 2.399714 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11171,13 +10863,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402217 data arrival time + -2.399714 data arrival time --------------------------------------------------------------------------------------------- - 4.152217 slack (MET) + 4.149714 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11186,10 +10878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 0.571509 0.402228 2.402228 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.571804 0.000000 2.402228 v gpio_dm2[20] (out) - 2.402228 data arrival time + 11 0.380306 0.568899 0.399732 2.399732 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.568932 0.000000 2.399732 v gpio_ib_mode_sel[42] (out) + 2.399732 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11199,13 +10891,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402228 data arrival time + -2.399732 data arrival time --------------------------------------------------------------------------------------------- - 4.152227 slack (MET) + 4.149732 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11214,10 +10906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381706 0.572177 0.402268 2.402268 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.572456 0.000000 2.402268 v gpio_holdover[19] (out) - 2.402268 data arrival time + 11 0.378937 0.567975 0.399805 2.399805 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.568265 0.000000 2.399805 v gpio_dm2[16] (out) + 2.399805 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11227,13 +10919,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402268 data arrival time + -2.399805 data arrival time --------------------------------------------------------------------------------------------- - 4.152268 slack (MET) + 4.149805 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11242,10 +10934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 0.571489 0.402267 2.402267 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.571628 0.000000 2.402267 v gpio_out[35] (out) - 2.402267 data arrival time + 11 0.379645 0.568894 0.399853 2.399853 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.569126 0.000000 2.399853 v gpio_holdover[18] (out) + 2.399853 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11255,13 +10947,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402267 data arrival time + -2.399853 data arrival time --------------------------------------------------------------------------------------------- - 4.152267 slack (MET) + 4.149853 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11270,10 +10962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 0.568719 0.402298 2.402298 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.568934 0.000000 2.402298 v gpio_analog_pol[38] (out) - 2.402298 data arrival time + 11 0.380306 0.568899 0.399911 2.399911 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.568935 0.000000 2.399911 v gpio_vtrip_sel[42] (out) + 2.399911 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11283,13 +10975,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402298 data arrival time + -2.399911 data arrival time --------------------------------------------------------------------------------------------- - 4.152298 slack (MET) + 4.149911 slack (MET) Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11298,10 +10990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 0.568119 0.402345 2.402345 v gpio_loopback_zero[17] (in) + 11 0.379060 0.568119 0.399939 2.399939 v gpio_loopback_zero[17] (in) gpio_loopback_zero[17] (net) - 0.568558 0.000000 2.402345 v gpio_analog_pol[17] (out) - 2.402345 data arrival time + 0.568405 0.000000 2.399939 v gpio_dm2[17] (out) + 2.399939 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11311,13 +11003,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402345 data arrival time + -2.399939 data arrival time --------------------------------------------------------------------------------------------- - 4.152345 slack (MET) + 4.149939 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11326,10 +11018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 0.571269 0.402359 2.402359 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.571653 0.000000 2.402359 v gpio_analog_sel[27] (out) - 2.402359 data arrival time + 11 0.377842 0.567993 0.400074 2.400074 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.568764 0.000000 2.400074 v gpio_analog_sel[13] (out) + 2.400074 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11339,13 +11031,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402359 data arrival time + -2.400074 data arrival time --------------------------------------------------------------------------------------------- - 4.152359 slack (MET) + 4.150074 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11354,10 +11046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 0.568719 0.402369 2.402369 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.568938 0.000000 2.402369 v gpio_dm0[38] (out) - 2.402369 data arrival time + 11 0.380290 0.570032 0.400162 2.400162 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.570271 0.000000 2.400162 v gpio_out[23] (out) + 2.400162 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11367,13 +11059,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402369 data arrival time + -2.400162 data arrival time --------------------------------------------------------------------------------------------- - 4.152369 slack (MET) + 4.150162 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11382,10 +11074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 0.571489 0.402391 2.402391 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.571633 0.000000 2.402391 v gpio_holdover[35] (out) - 2.402391 data arrival time + 11 0.379270 0.567844 0.400213 2.400213 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.568039 0.000000 2.400213 v gpio_out[43] (out) + 2.400213 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11395,13 +11087,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402391 data arrival time + -2.400213 data arrival time --------------------------------------------------------------------------------------------- - 4.152391 slack (MET) + 4.150213 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11410,10 +11102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 0.568719 0.402423 2.402423 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.568940 0.000000 2.402423 v gpio_analog_en[38] (out) - 2.402423 data arrival time + 11 0.379867 0.569001 0.400283 2.400283 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.569209 0.000000 2.400283 v gpio_holdover[0] (out) + 2.400283 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11423,13 +11115,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402423 data arrival time + -2.400283 data arrival time --------------------------------------------------------------------------------------------- - 4.152422 slack (MET) + 4.150283 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11438,10 +11130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 0.568719 0.402486 2.402486 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.568943 0.000000 2.402486 v gpio_dm1[38] (out) - 2.402486 data arrival time + 11 0.379270 0.567844 0.400336 2.400337 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.568045 0.000000 2.400337 v gpio_holdover[43] (out) + 2.400337 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11451,13 +11143,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402486 data arrival time + -2.400337 data arrival time --------------------------------------------------------------------------------------------- - 4.152486 slack (MET) + 4.150336 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11466,10 +11158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 0.571345 0.402486 2.402486 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.571691 0.000000 2.402486 v gpio_holdover[26] (out) - 2.402486 data arrival time + 11 0.380306 0.568899 0.400347 2.400347 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.568945 0.000000 2.400347 v gpio_out[42] (out) + 2.400347 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11479,13 +11171,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402486 data arrival time + -2.400347 data arrival time --------------------------------------------------------------------------------------------- - 4.152486 slack (MET) + 4.150347 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11494,10 +11186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 0.571664 0.402499 2.402499 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.571950 0.000000 2.402499 v gpio_dm2[22] (out) - 2.402499 data arrival time + 11 0.378937 0.567975 0.400363 2.400363 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.568298 0.000000 2.400363 v gpio_analog_sel[16] (out) + 2.400363 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11507,13 +11199,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402499 data arrival time + -2.400363 data arrival time --------------------------------------------------------------------------------------------- - 4.152499 slack (MET) + 4.150363 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11522,10 +11214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 0.571489 0.402517 2.402517 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.571638 0.000000 2.402517 v gpio_dm2[35] (out) - 2.402517 data arrival time + 11 0.380944 0.569845 0.400400 2.400400 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.569878 0.000000 2.400400 v gpio_ib_mode_sel[39] (out) + 2.400400 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11535,13 +11227,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402517 data arrival time + -2.400400 data arrival time --------------------------------------------------------------------------------------------- - 4.152517 slack (MET) + 4.150400 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11550,10 +11242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 0.567975 0.402528 2.402528 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.568443 0.000000 2.402528 v gpio_dm0[16] (out) - 2.402528 data arrival time + 11 0.380920 0.571264 0.400413 2.400413 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.571528 0.000000 2.400413 v gpio_out[36] (out) + 2.400413 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11563,13 +11255,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402528 data arrival time + -2.400413 data arrival time --------------------------------------------------------------------------------------------- - 4.152527 slack (MET) + 4.150414 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11578,10 +11270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 0.568719 0.402536 2.402536 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.568946 0.000000 2.402536 v gpio_slow_sel[38] (out) - 2.402536 data arrival time + 11 0.379270 0.567844 0.400461 2.400461 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.568051 0.000000 2.400461 v gpio_dm2[43] (out) + 2.400461 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11591,13 +11283,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402536 data arrival time + -2.400461 data arrival time --------------------------------------------------------------------------------------------- - 4.152536 slack (MET) + 4.150461 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11606,10 +11298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 0.567190 0.402578 2.402578 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.567704 0.000000 2.402578 v gpio_dm0[14] (out) - 2.402578 data arrival time + 11 0.380306 0.568899 0.400471 2.400471 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.568947 0.000000 2.400471 v gpio_holdover[42] (out) + 2.400471 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11619,13 +11311,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402578 data arrival time + -2.400471 data arrival time --------------------------------------------------------------------------------------------- - 4.152578 slack (MET) + 4.150471 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11634,10 +11326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 0.575019 0.402584 2.402584 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.576424 0.000000 2.402584 v gpio_out[25] (out) - 2.402584 data arrival time + 11 0.379060 0.568119 0.400496 2.400496 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.568437 0.000000 2.400496 v gpio_analog_sel[17] (out) + 2.400496 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11647,13 +11339,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402584 data arrival time + -2.400496 data arrival time --------------------------------------------------------------------------------------------- - 4.152584 slack (MET) + 4.150496 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11662,10 +11354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 0.571489 0.402625 2.402625 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.571642 0.000000 2.402625 v gpio_analog_sel[35] (out) - 2.402625 data arrival time + 11 0.379645 0.568894 0.400503 2.400503 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.569160 0.000000 2.400503 v gpio_dm2[18] (out) + 2.400503 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11675,13 +11367,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402625 data arrival time + -2.400503 data arrival time --------------------------------------------------------------------------------------------- - 4.152625 slack (MET) + 4.150503 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11690,10 +11382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 0.572137 0.402675 2.402675 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.572435 0.000000 2.402675 v gpio_dm2[15] (out) - 2.402675 data arrival time + 11 0.379677 0.568719 0.400526 2.400526 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.568856 0.000000 2.400526 v gpio_dm2[38] (out) + 2.400526 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11703,13 +11395,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402675 data arrival time + -2.400526 data arrival time --------------------------------------------------------------------------------------------- - 4.152675 slack (MET) + 4.150526 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11718,10 +11410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 0.571500 0.402682 2.402682 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.571841 0.000000 2.402682 v gpio_analog_sel[32] (out) - 2.402682 data arrival time + 11 0.379270 0.567844 0.400568 2.400568 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.568056 0.000000 2.400568 v gpio_analog_sel[43] (out) + 2.400568 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11731,13 +11423,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402682 data arrival time + -2.400568 data arrival time --------------------------------------------------------------------------------------------- - 4.152682 slack (MET) + 4.150568 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11746,10 +11438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 0.567801 0.402692 2.402692 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.568205 0.000000 2.402692 v gpio_analog_sel[29] (out) - 2.402692 data arrival time + 11 0.380944 0.569845 0.400580 2.400580 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.569882 0.000000 2.400580 v gpio_vtrip_sel[39] (out) + 2.400580 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11759,13 +11451,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402692 data arrival time + -2.400580 data arrival time --------------------------------------------------------------------------------------------- - 4.152692 slack (MET) + 4.150580 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11774,10 +11466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 0.568894 0.402702 2.402702 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.569294 0.000000 2.402702 v gpio_analog_pol[18] (out) - 2.402702 data arrival time + 11 0.380306 0.568899 0.400596 2.400596 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.568950 0.000000 2.400596 v gpio_dm2[42] (out) + 2.400596 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11787,13 +11479,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402702 data arrival time + -2.400596 data arrival time --------------------------------------------------------------------------------------------- - 4.152702 slack (MET) + 4.150597 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11802,10 +11494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 0.568119 0.402714 2.402714 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.568584 0.000000 2.402714 v gpio_dm0[17] (out) - 2.402714 data arrival time + 11 0.380306 0.568899 0.400704 2.400704 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.568953 0.000000 2.400704 v gpio_analog_sel[42] (out) + 2.400704 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11815,13 +11507,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402714 data arrival time + -2.400704 data arrival time --------------------------------------------------------------------------------------------- - 4.152714 slack (MET) + 4.150704 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11830,10 +11522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381656 0.572156 0.402758 2.402758 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.572476 0.000000 2.402758 v gpio_dm2[21] (out) - 2.402758 data arrival time + 11 0.380290 0.570032 0.400798 2.400798 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.570305 0.000000 2.400798 v gpio_holdover[23] (out) + 2.400798 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11843,13 +11535,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402758 data arrival time + -2.400798 data arrival time --------------------------------------------------------------------------------------------- - 4.152758 slack (MET) + 4.150797 slack (MET) Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11858,10 +11550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 0.571509 0.402786 2.402786 v gpio_loopback_zero[20] (in) + 11 0.381283 0.571509 0.400942 2.400942 v gpio_loopback_zero[20] (in) gpio_loopback_zero[20] (net) - 0.571837 0.000000 2.402786 v gpio_analog_sel[20] (out) - 2.402786 data arrival time + 0.571735 0.000000 2.400942 v gpio_out[20] (out) + 2.400942 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11871,13 +11563,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402786 data arrival time + -2.400942 data arrival time --------------------------------------------------------------------------------------------- - 4.152786 slack (MET) + 4.150942 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11886,10 +11578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 0.567975 0.402804 2.402804 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.568463 0.000000 2.402804 v gpio_analog_en[16] (out) - 2.402804 data arrival time + 11 0.379270 0.567844 0.400961 2.400961 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.568076 0.000000 2.400961 v gpio_analog_pol[43] (out) + 2.400961 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11899,13 +11591,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402804 data arrival time + -2.400961 data arrival time --------------------------------------------------------------------------------------------- - 4.152804 slack (MET) + 4.150961 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11914,10 +11606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 0.567190 0.402867 2.402867 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.567726 0.000000 2.402867 v gpio_analog_en[14] (out) - 2.402867 data arrival time + 11 0.379867 0.569001 0.400964 2.400964 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.569243 0.000000 2.400964 v gpio_dm2[0] (out) + 2.400964 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11927,13 +11619,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402867 data arrival time + -2.400964 data arrival time --------------------------------------------------------------------------------------------- - 4.152867 slack (MET) + 4.150964 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11942,10 +11634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381706 0.572177 0.402919 2.402919 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.572493 0.000000 2.402919 v gpio_dm2[19] (out) - 2.402919 data arrival time + 11 0.380944 0.569845 0.401017 2.401017 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.569891 0.000000 2.401017 v gpio_out[39] (out) + 2.401017 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11955,13 +11647,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402919 data arrival time + -2.401017 data arrival time --------------------------------------------------------------------------------------------- - 4.152918 slack (MET) + 4.151017 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11970,10 +11662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 0.567993 0.402924 2.402924 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.569059 0.000000 2.402924 v gpio_analog_pol[13] (out) - 2.402924 data arrival time + 11 0.379270 0.567844 0.401032 2.401032 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.568079 0.000000 2.401032 v gpio_dm0[43] (out) + 2.401032 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11983,13 +11675,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402924 data arrival time + -2.401032 data arrival time --------------------------------------------------------------------------------------------- - 4.152925 slack (MET) + 4.151031 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11998,10 +11690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 0.568119 0.402992 2.402992 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.568605 0.000000 2.402992 v gpio_analog_en[17] (out) - 2.402992 data arrival time + 11 0.379645 0.568894 0.401061 2.401061 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.569192 0.000000 2.401061 v gpio_analog_sel[18] (out) + 2.401061 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12011,13 +11703,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.402992 data arrival time + -2.401061 data arrival time --------------------------------------------------------------------------------------------- - 4.152992 slack (MET) + 4.151061 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12026,10 +11718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 0.568894 0.403011 2.403011 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.569315 0.000000 2.403011 v gpio_dm0[18] (out) - 2.403011 data arrival time + 11 0.379270 0.567844 0.401085 2.401085 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.568082 0.000000 2.401085 v gpio_analog_en[43] (out) + 2.401085 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12039,13 +11731,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403011 data arrival time + -2.401085 data arrival time --------------------------------------------------------------------------------------------- - 4.153011 slack (MET) + 4.151085 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12054,10 +11746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 0.569214 0.403025 2.403025 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.569747 0.000000 2.403025 v gpio_analog_pol[33] (out) - 2.403025 data arrival time + 11 0.380920 0.571264 0.401082 2.401082 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.571566 0.000000 2.401082 v gpio_holdover[36] (out) + 2.401082 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12067,13 +11759,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403025 data arrival time + -2.401082 data arrival time --------------------------------------------------------------------------------------------- - 4.153025 slack (MET) + 4.151082 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12082,10 +11774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 0.571664 0.403058 2.403058 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.571982 0.000000 2.403058 v gpio_analog_sel[22] (out) - 2.403058 data arrival time + 11 0.380306 0.568899 0.401098 2.401098 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.568963 0.000000 2.401098 v gpio_analog_pol[42] (out) + 2.401098 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12095,13 +11787,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403058 data arrival time + -2.401098 data arrival time --------------------------------------------------------------------------------------------- - 4.153058 slack (MET) + 4.151098 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12110,10 +11802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 0.566548 0.403059 2.403059 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.567038 0.000000 2.403059 v gpio_analog_sel[28] (out) - 2.403059 data arrival time + 11 0.380944 0.569845 0.401142 2.401142 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.569894 0.000000 2.401142 v gpio_holdover[39] (out) + 2.401142 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12123,13 +11815,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403059 data arrival time + -2.401142 data arrival time --------------------------------------------------------------------------------------------- - 4.153059 slack (MET) + 4.151142 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12138,10 +11830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 0.569001 0.403134 2.403134 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.569370 0.000000 2.403134 v gpio_inp_dis[0] (out) - 2.403134 data arrival time + 11 0.379270 0.567844 0.401149 2.401149 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.568086 0.000000 2.401149 v gpio_dm1[43] (out) + 2.401149 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12151,13 +11843,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403134 data arrival time + -2.401149 data arrival time --------------------------------------------------------------------------------------------- - 4.153134 slack (MET) + 4.151149 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12166,10 +11858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 0.566953 0.403152 2.403152 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.567452 0.000000 2.403152 v gpio_analog_sel[30] (out) - 2.403152 data arrival time + 11 0.380306 0.568899 0.401170 2.401170 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.568965 0.000000 2.401170 v gpio_dm0[42] (out) + 2.401170 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12179,13 +11871,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403152 data arrival time + -2.401170 data arrival time --------------------------------------------------------------------------------------------- - 4.153152 slack (MET) + 4.151169 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12194,10 +11886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 0.569001 0.403196 2.403196 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.569374 0.000000 2.403196 v gpio_analog_pol[0] (out) - 2.403196 data arrival time + 11 0.379270 0.567844 0.401198 2.401198 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.568088 0.000000 2.401198 v gpio_slow_sel[43] (out) + 2.401198 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12207,13 +11899,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403196 data arrival time + -2.401198 data arrival time --------------------------------------------------------------------------------------------- - 4.153196 slack (MET) + 4.151198 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12222,10 +11914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 0.567190 0.403218 2.403218 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.567754 0.000000 2.403218 v gpio_dm1[14] (out) - 2.403218 data arrival time + 11 0.381448 0.571664 0.401212 2.401212 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.571882 0.000000 2.401212 v gpio_out[22] (out) + 2.401212 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12235,13 +11927,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403218 data arrival time + -2.401212 data arrival time --------------------------------------------------------------------------------------------- - 4.153218 slack (MET) + 4.151212 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12250,10 +11942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 0.572137 0.403233 2.403233 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.572468 0.000000 2.403233 v gpio_analog_sel[15] (out) - 2.403233 data arrival time + 11 0.382689 0.572731 0.401220 2.401220 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.572805 0.000000 2.401220 v gpio_ib_mode_sel[35] (out) + 2.401220 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12263,13 +11955,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403233 data arrival time + -2.401220 data arrival time --------------------------------------------------------------------------------------------- - 4.153233 slack (MET) + 4.151220 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12278,10 +11970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 0.567975 0.403240 2.403240 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.568496 0.000000 2.403240 v gpio_dm1[16] (out) - 2.403240 data arrival time + 11 0.379677 0.568719 0.401238 2.401238 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.568885 0.000000 2.401238 v gpio_analog_sel[38] (out) + 2.401238 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12291,13 +11983,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403240 data arrival time + -2.401238 data arrival time --------------------------------------------------------------------------------------------- - 4.153240 slack (MET) + 4.151238 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12306,10 +11998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 0.575019 0.403247 2.403247 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.576511 0.000000 2.403247 v gpio_holdover[25] (out) - 2.403247 data arrival time + 11 0.380306 0.568899 0.401248 2.401248 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.568967 0.000000 2.401248 v gpio_analog_en[42] (out) + 2.401248 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12319,13 +12011,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403247 data arrival time + -2.401248 data arrival time --------------------------------------------------------------------------------------------- - 4.153247 slack (MET) + 4.151248 slack (MET) Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12334,10 +12026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 0.571441 0.403267 2.403267 v gpio_loopback_zero[37] (in) + 11 0.381189 0.571441 0.401257 2.401257 v gpio_loopback_zero[37] (in) gpio_loopback_zero[37] (net) - 0.571818 0.000000 2.403267 v gpio_dm2[37] (out) - 2.403267 data arrival time + 0.571699 0.000000 2.401257 v gpio_out[37] (out) + 2.401257 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12347,13 +12039,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403267 data arrival time + -2.401257 data arrival time --------------------------------------------------------------------------------------------- - 4.153267 slack (MET) + 4.151257 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12362,10 +12054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 0.568894 0.403288 2.403288 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.569335 0.000000 2.403288 v gpio_analog_en[18] (out) - 2.403288 data arrival time + 11 0.380944 0.569845 0.401267 2.401268 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.569897 0.000000 2.401268 v gpio_dm2[39] (out) + 2.401268 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12375,13 +12067,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403288 data arrival time + -2.401268 data arrival time --------------------------------------------------------------------------------------------- - 4.153288 slack (MET) + 4.151268 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12390,10 +12082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 0.569001 0.403298 2.403298 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.569380 0.000000 2.403298 v gpio_analog_en[0] (out) - 2.403298 data arrival time + 11 0.380306 0.568899 0.401287 2.401287 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.568968 0.000000 2.401287 v gpio_dm1[42] (out) + 2.401287 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12403,13 +12095,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403298 data arrival time + -2.401287 data arrival time --------------------------------------------------------------------------------------------- - 4.153298 slack (MET) + 4.151287 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12418,10 +12110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 0.567975 0.403306 2.403306 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.568501 0.000000 2.403306 v gpio_slow_sel[16] (out) - 2.403306 data arrival time + 11 0.380306 0.568899 0.401337 2.401336 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.568969 0.000000 2.401336 v gpio_slow_sel[42] (out) + 2.401336 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12431,13 +12123,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403306 data arrival time + -2.401336 data arrival time --------------------------------------------------------------------------------------------- - 4.153306 slack (MET) + 4.151336 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12446,10 +12138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381656 0.572156 0.403316 2.403316 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.572510 0.000000 2.403316 v gpio_analog_sel[21] (out) - 2.403316 data arrival time + 11 0.380944 0.569845 0.401375 2.401375 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.569899 0.000000 2.401375 v gpio_analog_sel[39] (out) + 2.401375 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12459,13 +12151,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403316 data arrival time + -2.401375 data arrival time --------------------------------------------------------------------------------------------- - 4.153316 slack (MET) + 4.151375 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12474,10 +12166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 0.569001 0.403362 2.403362 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.569385 0.000000 2.403362 v gpio_dm1[0] (out) - 2.403362 data arrival time + 11 0.381694 0.572137 0.401389 2.401389 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.572365 0.000000 2.401389 v gpio_out[15] (out) + 2.401389 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12487,13 +12179,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403362 data arrival time + -2.401389 data arrival time --------------------------------------------------------------------------------------------- - 4.153362 slack (MET) + 4.151389 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12502,10 +12194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 0.569001 0.403412 2.403412 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.569388 0.000000 2.403412 v gpio_slow_sel[0] (out) - 2.403412 data arrival time + 11 0.380290 0.570032 0.401447 2.401447 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.570342 0.000000 2.401447 v gpio_dm2[23] (out) + 2.401447 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12515,13 +12207,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403412 data arrival time + -2.401447 data arrival time --------------------------------------------------------------------------------------------- - 4.153411 slack (MET) + 4.151446 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12530,10 +12222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381706 0.572177 0.403424 2.403425 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.572524 0.000000 2.403425 v gpio_analog_sel[19] (out) - 2.403425 data arrival time + 11 0.381656 0.572156 0.401518 2.401517 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.572406 0.000000 2.401517 v gpio_out[21] (out) + 2.401517 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12543,13 +12235,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403425 data arrival time + -2.401517 data arrival time --------------------------------------------------------------------------------------------- - 4.153424 slack (MET) + 4.151517 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12558,10 +12250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 0.567190 0.403486 2.403486 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.567776 0.000000 2.403486 v gpio_slow_sel[14] (out) - 2.403486 data arrival time + 11 0.381283 0.571509 0.401578 2.401578 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.571768 0.000000 2.401578 v gpio_holdover[20] (out) + 2.401578 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12571,13 +12263,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403486 data arrival time + -2.401578 data arrival time --------------------------------------------------------------------------------------------- - 4.153487 slack (MET) + 4.151578 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12586,10 +12278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 0.571489 0.403496 2.403496 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.571680 0.000000 2.403496 v gpio_analog_pol[35] (out) - 2.403496 data arrival time + 11 0.381706 0.572177 0.401632 2.401632 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.572421 0.000000 2.401632 v gpio_out[19] (out) + 2.401632 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12599,13 +12291,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403496 data arrival time + -2.401632 data arrival time --------------------------------------------------------------------------------------------- - 4.153496 slack (MET) + 4.151632 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12614,10 +12306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 0.570032 0.403504 2.403504 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.570476 0.000000 2.403504 v gpio_analog_pol[23] (out) - 2.403504 data arrival time + 11 0.378413 0.567190 0.401648 2.401648 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.567635 0.000000 2.401648 v gpio_analog_pol[14] (out) + 2.401648 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12627,13 +12319,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403504 data arrival time + -2.401648 data arrival time --------------------------------------------------------------------------------------------- - 4.153504 slack (MET) + 4.151648 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12642,10 +12334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 0.568119 0.403532 2.403532 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.568646 0.000000 2.403532 v gpio_dm1[17] (out) - 2.403532 data arrival time + 11 0.380920 0.571264 0.401760 2.401760 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.571607 0.000000 2.401760 v gpio_dm2[36] (out) + 2.401760 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12655,13 +12347,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403532 data arrival time + -2.401760 data arrival time --------------------------------------------------------------------------------------------- - 4.153532 slack (MET) + 4.151760 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12670,10 +12362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 0.571345 0.403550 2.403550 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.571760 0.000000 2.403550 v gpio_dm2[26] (out) - 2.403550 data arrival time + 11 0.380944 0.569845 0.401770 2.401770 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.569909 0.000000 2.401770 v gpio_analog_pol[39] (out) + 2.401770 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12683,13 +12375,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403550 data arrival time + -2.401770 data arrival time --------------------------------------------------------------------------------------------- - 4.153550 slack (MET) + 4.151771 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12698,10 +12390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 0.568119 0.403578 2.403578 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.568650 0.000000 2.403578 v gpio_slow_sel[17] (out) - 2.403578 data arrival time + 11 0.380944 0.569845 0.401842 2.401842 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.569911 0.000000 2.401842 v gpio_dm0[39] (out) + 2.401842 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12711,13 +12403,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403578 data arrival time + -2.401842 data arrival time --------------------------------------------------------------------------------------------- - 4.153578 slack (MET) + 4.151842 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12726,10 +12418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 0.571489 0.403612 2.403612 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.571685 0.000000 2.403612 v gpio_dm0[35] (out) - 2.403612 data arrival time + 11 0.381448 0.571664 0.401849 2.401849 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.571914 0.000000 2.401849 v gpio_holdover[22] (out) + 2.401849 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12739,13 +12431,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403612 data arrival time + -2.401849 data arrival time --------------------------------------------------------------------------------------------- - 4.153612 slack (MET) + 4.151849 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12754,10 +12446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 0.567993 0.403635 2.403635 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.569140 0.000000 2.403635 v gpio_dm0[13] (out) - 2.403635 data arrival time + 11 0.380944 0.569845 0.401895 2.401896 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.569913 0.000000 2.401896 v gpio_analog_en[39] (out) + 2.401896 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12767,13 +12459,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403635 data arrival time + -2.401896 data arrival time --------------------------------------------------------------------------------------------- - 4.153636 slack (MET) + 4.151896 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12782,10 +12474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 0.571345 0.403657 2.403657 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.571768 0.000000 2.403657 v gpio_analog_sel[26] (out) - 2.403657 data arrival time + 11 0.381189 0.571441 0.401927 2.401927 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.571736 0.000000 2.401927 v gpio_holdover[37] (out) + 2.401927 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12795,13 +12487,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403657 data arrival time + -2.401927 data arrival time --------------------------------------------------------------------------------------------- - 4.153657 slack (MET) + 4.151927 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12810,10 +12502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 0.567993 0.403727 2.403727 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.569151 0.000000 2.403727 v gpio_analog_en[13] (out) - 2.403727 data arrival time + 11 0.380944 0.569845 0.401953 2.401953 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.569914 0.000000 2.401953 v gpio_dm1[39] (out) + 2.401953 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12823,13 +12515,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403727 data arrival time + -2.401953 data arrival time --------------------------------------------------------------------------------------------- - 4.153727 slack (MET) + 4.151953 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12838,10 +12530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 0.568894 0.403724 2.403724 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.569366 0.000000 2.403724 v gpio_dm1[18] (out) - 2.403724 data arrival time + 11 0.380290 0.570032 0.401975 2.401975 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.570374 0.000000 2.401975 v gpio_analog_sel[23] (out) + 2.401975 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12851,13 +12543,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403724 data arrival time + -2.401975 data arrival time --------------------------------------------------------------------------------------------- - 4.153725 slack (MET) + 4.151975 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12866,10 +12558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 0.570285 0.403779 2.403779 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.570818 0.000000 2.403779 v gpio_analog_pol[31] (out) - 2.403779 data arrival time + 11 0.380944 0.569845 0.402002 2.402002 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.569916 0.000000 2.402002 v gpio_slow_sel[39] (out) + 2.402002 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12879,13 +12571,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403779 data arrival time + -2.402002 data arrival time --------------------------------------------------------------------------------------------- - 4.153779 slack (MET) + 4.152002 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12894,10 +12586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 0.568894 0.403803 2.403803 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.569372 0.000000 2.403803 v gpio_slow_sel[18] (out) - 2.403803 data arrival time + 11 0.381694 0.572137 0.402025 2.402025 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.572399 0.000000 2.402025 v gpio_holdover[15] (out) + 2.402025 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12907,13 +12599,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403803 data arrival time + -2.402025 data arrival time --------------------------------------------------------------------------------------------- - 4.153804 slack (MET) + 4.152025 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12922,10 +12614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 0.570032 0.403873 2.403873 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.570503 0.000000 2.403873 v gpio_dm0[23] (out) - 2.403873 data arrival time + 11 0.379867 0.569001 0.402106 2.402106 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.569306 0.000000 2.402106 v gpio_analog_sel[0] (out) + 2.402106 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12935,13 +12627,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403873 data arrival time + -2.402106 data arrival time --------------------------------------------------------------------------------------------- - 4.153873 slack (MET) + 4.152105 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12950,10 +12642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 0.575019 0.403920 2.403920 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.576602 0.000000 2.403920 v gpio_dm2[25] (out) - 2.403920 data arrival time + 11 0.381656 0.572156 0.402108 2.402108 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.572438 0.000000 2.402108 v gpio_holdover[21] (out) + 2.402108 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12963,13 +12655,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403920 data arrival time + -2.402108 data arrival time --------------------------------------------------------------------------------------------- - 4.153921 slack (MET) + 4.152108 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12978,10 +12670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 0.569214 0.403954 2.403954 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.569822 0.000000 2.403954 v gpio_dm0[33] (out) - 2.403954 data arrival time + 11 0.378937 0.567975 0.402159 2.402159 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.568416 0.000000 2.402159 v gpio_analog_pol[16] (out) + 2.402159 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12991,13 +12683,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.403954 data arrival time + -2.402159 data arrival time --------------------------------------------------------------------------------------------- - 4.153954 slack (MET) + 4.152159 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13006,10 +12698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 0.570364 0.404037 2.404037 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.570904 0.000000 2.404037 v gpio_analog_pol[34] (out) - 2.404037 data arrival time + 11 0.381283 0.571509 0.402228 2.402228 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.571804 0.000000 2.402228 v gpio_dm2[20] (out) + 2.402228 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13019,13 +12711,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404037 data arrival time + -2.402228 data arrival time --------------------------------------------------------------------------------------------- - 4.154037 slack (MET) + 4.152227 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13034,10 +12726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 0.571345 0.404049 2.404049 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.571795 0.000000 2.404049 v gpio_analog_pol[26] (out) - 2.404049 data arrival time + 11 0.381706 0.572177 0.402268 2.402268 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.572456 0.000000 2.402268 v gpio_holdover[19] (out) + 2.402268 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13047,13 +12739,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404049 data arrival time + -2.402268 data arrival time --------------------------------------------------------------------------------------------- - 4.154049 slack (MET) + 4.152268 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13062,10 +12754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 0.571345 0.404120 2.404120 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.571800 0.000000 2.404120 v gpio_dm0[26] (out) - 2.404120 data arrival time + 11 0.379677 0.568719 0.402298 2.402298 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.568934 0.000000 2.402298 v gpio_analog_pol[38] (out) + 2.402298 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13075,13 +12767,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404120 data arrival time + -2.402298 data arrival time --------------------------------------------------------------------------------------------- - 4.154120 slack (MET) + 4.152298 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13090,10 +12782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 0.571489 0.404131 2.404131 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.571710 0.000000 2.404131 v gpio_analog_en[35] (out) - 2.404131 data arrival time + 11 0.379060 0.568119 0.402345 2.402345 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.568558 0.000000 2.402345 v gpio_analog_pol[17] (out) + 2.402345 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13103,13 +12795,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404131 data arrival time + -2.402345 data arrival time --------------------------------------------------------------------------------------------- - 4.154131 slack (MET) + 4.152345 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13118,10 +12810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 0.570032 0.404151 2.404150 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.570523 0.000000 2.404150 v gpio_analog_en[23] (out) - 2.404150 data arrival time + 11 0.380920 0.571264 0.402342 2.402342 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.571644 0.000000 2.402342 v gpio_analog_sel[36] (out) + 2.402342 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13131,13 +12823,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404150 data arrival time + -2.402342 data arrival time --------------------------------------------------------------------------------------------- - 4.154150 slack (MET) + 4.152343 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13146,10 +12838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 0.571441 0.404149 2.404149 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.571878 0.000000 2.404149 v gpio_analog_sel[37] (out) - 2.404149 data arrival time + 11 0.379677 0.568719 0.402369 2.402369 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.568938 0.000000 2.402369 v gpio_dm0[38] (out) + 2.402369 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13159,13 +12851,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404149 data arrival time + -2.402369 data arrival time --------------------------------------------------------------------------------------------- - 4.154149 slack (MET) + 4.152369 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13174,10 +12866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 0.571345 0.404173 2.404173 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.571804 0.000000 2.404173 v gpio_analog_en[26] (out) - 2.404173 data arrival time + 11 0.379677 0.568719 0.402423 2.402423 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.568940 0.000000 2.402423 v gpio_analog_en[38] (out) + 2.402423 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13187,13 +12879,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404173 data arrival time + -2.402423 data arrival time --------------------------------------------------------------------------------------------- - 4.154173 slack (MET) + 4.152422 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13202,10 +12894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 0.571489 0.404186 2.404186 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.571713 0.000000 2.404186 v gpio_dm1[35] (out) - 2.404186 data arrival time + 11 0.379677 0.568719 0.402486 2.402486 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.568943 0.000000 2.402486 v gpio_dm1[38] (out) + 2.402486 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13215,13 +12907,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404186 data arrival time + -2.402486 data arrival time --------------------------------------------------------------------------------------------- - 4.154186 slack (MET) + 4.152486 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13230,10 +12922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 0.571345 0.404237 2.404237 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.571809 0.000000 2.404237 v gpio_dm1[26] (out) - 2.404237 data arrival time + 11 0.381448 0.571664 0.402499 2.402499 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.571950 0.000000 2.402499 v gpio_dm2[22] (out) + 2.402499 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13243,13 +12935,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404237 data arrival time + -2.402499 data arrival time --------------------------------------------------------------------------------------------- - 4.154237 slack (MET) + 4.152499 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13258,10 +12950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 0.571489 0.404235 2.404235 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.571715 0.000000 2.404235 v gpio_slow_sel[35] (out) - 2.404235 data arrival time + 11 0.378937 0.567975 0.402528 2.402528 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.568443 0.000000 2.402528 v gpio_dm0[16] (out) + 2.402528 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13271,13 +12963,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404235 data arrival time + -2.402528 data arrival time --------------------------------------------------------------------------------------------- - 4.154234 slack (MET) + 4.152527 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13286,10 +12978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 0.569214 0.404243 2.404243 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.569847 0.000000 2.404243 v gpio_analog_en[33] (out) - 2.404243 data arrival time + 11 0.379677 0.568719 0.402536 2.402536 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.568946 0.000000 2.402536 v gpio_slow_sel[38] (out) + 2.402536 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13299,13 +12991,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404243 data arrival time + -2.402536 data arrival time --------------------------------------------------------------------------------------------- - 4.154243 slack (MET) + 4.152536 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13314,10 +13006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 0.571345 0.404286 2.404286 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.571812 0.000000 2.404286 v gpio_slow_sel[26] (out) - 2.404286 data arrival time + 11 0.378413 0.567190 0.402578 2.402578 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.567704 0.000000 2.402578 v gpio_dm0[14] (out) + 2.402578 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13327,13 +13019,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404286 data arrival time + -2.402578 data arrival time --------------------------------------------------------------------------------------------- - 4.154286 slack (MET) + 4.152578 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13342,10 +13034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 0.570364 0.404403 2.404403 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.570933 0.000000 2.404403 v gpio_dm0[34] (out) - 2.404403 data arrival time + 11 0.381694 0.572137 0.402675 2.402675 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.572435 0.000000 2.402675 v gpio_dm2[15] (out) + 2.402675 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13355,13 +13047,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404403 data arrival time + -2.402675 data arrival time --------------------------------------------------------------------------------------------- - 4.154403 slack (MET) + 4.152675 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13370,10 +13062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 0.567993 0.404403 2.404402 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.569231 0.000000 2.404402 v gpio_dm1[13] (out) - 2.404402 data arrival time + 11 0.379645 0.568894 0.402702 2.402702 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.569294 0.000000 2.402702 v gpio_analog_pol[18] (out) + 2.402702 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13383,13 +13075,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404402 data arrival time + -2.402702 data arrival time --------------------------------------------------------------------------------------------- - 4.154402 slack (MET) + 4.152702 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13398,10 +13090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 0.571080 0.404425 2.404425 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.571618 0.000000 2.404425 v gpio_analog_pol[36] (out) - 2.404425 data arrival time + 11 0.382689 0.572731 0.402698 2.402698 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.572853 0.000000 2.402698 v gpio_vtrip_sel[35] (out) + 2.402698 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13411,13 +13103,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404425 data arrival time + -2.402698 data arrival time --------------------------------------------------------------------------------------------- - 4.154425 slack (MET) + 4.152699 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13426,10 +13118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 0.575019 0.404499 2.404499 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.576682 0.000000 2.404499 v gpio_analog_sel[25] (out) - 2.404499 data arrival time + 11 0.379060 0.568119 0.402714 2.402714 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.568584 0.000000 2.402714 v gpio_dm0[17] (out) + 2.402714 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13439,13 +13131,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404499 data arrival time + -2.402714 data arrival time --------------------------------------------------------------------------------------------- - 4.154499 slack (MET) + 4.152714 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13454,10 +13146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 0.570285 0.404496 2.404496 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.570876 0.000000 2.404496 v gpio_dm0[31] (out) - 2.404496 data arrival time + 11 0.381656 0.572156 0.402758 2.402758 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.572476 0.000000 2.402758 v gpio_dm2[21] (out) + 2.402758 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13467,13 +13159,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404496 data arrival time + -2.402758 data arrival time --------------------------------------------------------------------------------------------- - 4.154496 slack (MET) + 4.152758 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13482,10 +13174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 0.571441 0.404540 2.404540 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.571906 0.000000 2.404540 v gpio_analog_pol[37] (out) - 2.404540 data arrival time + 11 0.381283 0.571509 0.402786 2.402786 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.571837 0.000000 2.402786 v gpio_analog_sel[20] (out) + 2.402786 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13495,13 +13187,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404540 data arrival time + -2.402786 data arrival time --------------------------------------------------------------------------------------------- - 4.154540 slack (MET) + 4.152786 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13510,10 +13202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 0.571269 0.404567 2.404567 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.571813 0.000000 2.404567 v gpio_analog_pol[27] (out) - 2.404567 data arrival time + 11 0.378937 0.567975 0.402804 2.402804 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.568463 0.000000 2.402804 v gpio_analog_en[16] (out) + 2.402804 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13523,13 +13215,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404567 data arrival time + -2.402804 data arrival time --------------------------------------------------------------------------------------------- - 4.154567 slack (MET) + 4.152804 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13538,10 +13230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 0.569214 0.404594 2.404594 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.569877 0.000000 2.404594 v gpio_dm1[33] (out) - 2.404594 data arrival time + 11 0.378413 0.567190 0.402867 2.402867 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.567726 0.000000 2.402867 v gpio_analog_en[14] (out) + 2.402867 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13551,13 +13243,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404594 data arrival time + -2.402867 data arrival time --------------------------------------------------------------------------------------------- - 4.154594 slack (MET) + 4.152867 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13566,10 +13258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 0.571441 0.404612 2.404612 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.571911 0.000000 2.404612 v gpio_dm0[37] (out) - 2.404612 data arrival time + 11 0.381706 0.572177 0.402919 2.402919 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.572493 0.000000 2.402919 v gpio_dm2[19] (out) + 2.402919 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13579,13 +13271,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404612 data arrival time + -2.402919 data arrival time --------------------------------------------------------------------------------------------- - 4.154612 slack (MET) + 4.152918 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13594,10 +13286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 0.571509 0.404628 2.404628 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.571958 0.000000 2.404628 v gpio_analog_pol[20] (out) - 2.404628 data arrival time + 11 0.377842 0.567993 0.402924 2.402924 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.569059 0.000000 2.402924 v gpio_analog_pol[13] (out) + 2.402924 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13607,13 +13299,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404628 data arrival time + -2.402924 data arrival time --------------------------------------------------------------------------------------------- - 4.154628 slack (MET) + 4.152925 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13622,10 +13314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 0.571441 0.404665 2.404665 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.571915 0.000000 2.404665 v gpio_analog_en[37] (out) - 2.404665 data arrival time + 11 0.379060 0.568119 0.402992 2.402992 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.568605 0.000000 2.402992 v gpio_analog_en[17] (out) + 2.402992 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13635,13 +13327,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404665 data arrival time + -2.402992 data arrival time --------------------------------------------------------------------------------------------- - 4.154665 slack (MET) + 4.152992 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13650,10 +13342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 0.570032 0.404670 2.404670 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.570563 0.000000 2.404670 v gpio_dm1[23] (out) - 2.404670 data arrival time + 11 0.379645 0.568894 0.403011 2.403011 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.569315 0.000000 2.403011 v gpio_dm0[18] (out) + 2.403011 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13663,13 +13355,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404670 data arrival time + -2.403011 data arrival time --------------------------------------------------------------------------------------------- - 4.154670 slack (MET) + 4.153011 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13678,10 +13370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 0.567993 0.404669 2.404670 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.569266 0.000000 2.404670 v gpio_slow_sel[13] (out) - 2.404670 data arrival time + 11 0.381448 0.571664 0.403058 2.403058 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.571982 0.000000 2.403058 v gpio_analog_sel[22] (out) + 2.403058 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13691,13 +13383,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404670 data arrival time + -2.403058 data arrival time --------------------------------------------------------------------------------------------- - 4.154670 slack (MET) + 4.153058 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13706,10 +13398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 0.571664 0.404714 2.404714 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.572089 0.000000 2.404714 v gpio_analog_pol[22] (out) - 2.404714 data arrival time + 11 0.379867 0.569001 0.403134 2.403134 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.569370 0.000000 2.403134 v gpio_inp_dis[0] (out) + 2.403134 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13719,13 +13411,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404714 data arrival time + -2.403134 data arrival time --------------------------------------------------------------------------------------------- - 4.154714 slack (MET) + 4.153134 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13734,10 +13426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 0.570032 0.404717 2.404717 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.570566 0.000000 2.404717 v gpio_slow_sel[23] (out) - 2.404717 data arrival time + 11 0.382689 0.572731 0.403137 2.403137 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.572869 0.000000 2.403137 v gpio_out[35] (out) + 2.403137 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13747,13 +13439,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404717 data arrival time + -2.403137 data arrival time --------------------------------------------------------------------------------------------- - 4.154717 slack (MET) + 4.153137 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13762,10 +13454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 0.571441 0.404728 2.404728 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.571920 0.000000 2.404728 v gpio_dm1[37] (out) - 2.404728 data arrival time + 11 0.379867 0.569001 0.403196 2.403196 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.569374 0.000000 2.403196 v gpio_analog_pol[0] (out) + 2.403196 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13775,13 +13467,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404728 data arrival time + -2.403196 data arrival time --------------------------------------------------------------------------------------------- - 4.154728 slack (MET) + 4.153196 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13790,10 +13482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 0.571441 0.404778 2.404778 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.571923 0.000000 2.404778 v gpio_slow_sel[37] (out) - 2.404778 data arrival time + 11 0.378413 0.567190 0.403218 2.403218 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.567754 0.000000 2.403218 v gpio_dm1[14] (out) + 2.403218 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13803,13 +13495,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404778 data arrival time + -2.403218 data arrival time --------------------------------------------------------------------------------------------- - 4.154778 slack (MET) + 4.153218 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13818,10 +13510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 0.569214 0.404862 2.404862 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.569901 0.000000 2.404862 v gpio_slow_sel[33] (out) - 2.404862 data arrival time + 11 0.381694 0.572137 0.403233 2.403233 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.572468 0.000000 2.403233 v gpio_analog_sel[15] (out) + 2.403233 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13831,13 +13523,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404862 data arrival time + -2.403233 data arrival time --------------------------------------------------------------------------------------------- - 4.154862 slack (MET) + 4.153233 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13846,10 +13538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 0.571500 0.404890 2.404890 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.571992 0.000000 2.404890 v gpio_analog_pol[32] (out) - 2.404890 data arrival time + 11 0.378937 0.567975 0.403240 2.403240 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.568496 0.000000 2.403240 v gpio_dm1[16] (out) + 2.403240 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13859,13 +13551,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404890 data arrival time + -2.403240 data arrival time --------------------------------------------------------------------------------------------- - 4.154891 slack (MET) + 4.153240 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13874,10 +13566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 0.570364 0.404939 2.404939 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.570977 0.000000 2.404939 v gpio_analog_en[34] (out) - 2.404939 data arrival time + 11 0.382689 0.572731 0.403261 2.403261 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.572874 0.000000 2.403261 v gpio_holdover[35] (out) + 2.403261 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13887,13 +13579,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404939 data arrival time + -2.403261 data arrival time --------------------------------------------------------------------------------------------- - 4.154939 slack (MET) - + 4.153261 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) + +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13902,10 +13594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 0.566003 0.404953 2.404953 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.566776 0.000000 2.404953 v gpio_analog_pol[24] (out) - 2.404953 data arrival time + 11 0.381189 0.571441 0.403267 2.403267 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.571818 0.000000 2.403267 v gpio_dm2[37] (out) + 2.403267 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13915,13 +13607,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404953 data arrival time + -2.403267 data arrival time --------------------------------------------------------------------------------------------- - 4.154953 slack (MET) + 4.153267 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13930,10 +13622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 0.571269 0.404952 2.404952 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.571844 0.000000 2.404952 v gpio_dm0[27] (out) - 2.404952 data arrival time + 11 0.379645 0.568894 0.403288 2.403288 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.569335 0.000000 2.403288 v gpio_analog_en[18] (out) + 2.403288 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13943,13 +13635,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404952 data arrival time + -2.403288 data arrival time --------------------------------------------------------------------------------------------- - 4.154952 slack (MET) + 4.153288 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13958,10 +13650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381706 0.572177 0.404983 2.404983 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.572628 0.000000 2.404983 v gpio_analog_pol[19] (out) - 2.404983 data arrival time + 11 0.379867 0.569001 0.403298 2.403298 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.569380 0.000000 2.403298 v gpio_analog_en[0] (out) + 2.403298 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13971,13 +13663,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404983 data arrival time + -2.403298 data arrival time --------------------------------------------------------------------------------------------- - 4.154982 slack (MET) + 4.153298 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13986,10 +13678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 0.567801 0.404990 2.404990 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.568376 0.000000 2.404990 v gpio_analog_pol[29] (out) - 2.404990 data arrival time + 11 0.378937 0.567975 0.403306 2.403306 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.568501 0.000000 2.403306 v gpio_slow_sel[16] (out) + 2.403306 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13999,13 +13691,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404990 data arrival time + -2.403306 data arrival time --------------------------------------------------------------------------------------------- - 4.154989 slack (MET) + 4.153306 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14014,10 +13706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 0.571509 0.404997 2.404997 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.571985 0.000000 2.404997 v gpio_dm0[20] (out) - 2.404997 data arrival time + 11 0.381656 0.572156 0.403316 2.403316 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.572510 0.000000 2.403316 v gpio_analog_sel[21] (out) + 2.403316 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14027,13 +13719,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.404997 data arrival time + -2.403316 data arrival time --------------------------------------------------------------------------------------------- - 4.154997 slack (MET) + 4.153316 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14042,10 +13734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 0.570285 0.405014 2.405014 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.570919 0.000000 2.405014 v gpio_analog_en[31] (out) - 2.405014 data arrival time + 11 0.379867 0.569001 0.403362 2.403362 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.569385 0.000000 2.403362 v gpio_dm1[0] (out) + 2.403362 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14055,13 +13747,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405014 data arrival time + -2.403362 data arrival time --------------------------------------------------------------------------------------------- - 4.155014 slack (MET) + 4.153362 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14070,10 +13762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 0.572137 0.405076 2.405077 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.572590 0.000000 2.405077 v gpio_analog_pol[15] (out) - 2.405077 data arrival time + 11 0.382689 0.572731 0.403387 2.403387 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.572879 0.000000 2.403387 v gpio_dm2[35] (out) + 2.403387 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14083,13 +13775,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405077 data arrival time + -2.403387 data arrival time --------------------------------------------------------------------------------------------- - 4.155077 slack (MET) + 4.153387 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14098,10 +13790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 0.570285 0.405078 2.405077 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.570925 0.000000 2.405077 v gpio_dm1[31] (out) - 2.405077 data arrival time + 11 0.379867 0.569001 0.403412 2.403412 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.569388 0.000000 2.403412 v gpio_slow_sel[0] (out) + 2.403412 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14111,13 +13803,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405077 data arrival time + -2.403412 data arrival time --------------------------------------------------------------------------------------------- - 4.155077 slack (MET) + 4.153411 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14126,10 +13818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 0.571664 0.405082 2.405082 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.572115 0.000000 2.405082 v gpio_dm0[22] (out) - 2.405082 data arrival time + 11 0.381706 0.572177 0.403424 2.403425 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.572524 0.000000 2.403425 v gpio_analog_sel[19] (out) + 2.403425 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14139,13 +13831,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405082 data arrival time + -2.403425 data arrival time --------------------------------------------------------------------------------------------- - 4.155083 slack (MET) + 4.153424 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14154,10 +13846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 0.570285 0.405127 2.405127 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.570929 0.000000 2.405127 v gpio_slow_sel[31] (out) - 2.405127 data arrival time + 11 0.378413 0.567190 0.403486 2.403486 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.567776 0.000000 2.403486 v gpio_slow_sel[14] (out) + 2.403486 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14167,13 +13859,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405127 data arrival time + -2.403486 data arrival time --------------------------------------------------------------------------------------------- - 4.155127 slack (MET) + 4.153487 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14182,10 +13874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 0.571080 0.405141 2.405141 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.571675 0.000000 2.405141 v gpio_dm0[36] (out) - 2.405141 data arrival time + 11 0.382689 0.572731 0.403495 2.403495 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.572884 0.000000 2.403495 v gpio_analog_sel[35] (out) + 2.403495 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14195,13 +13887,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405141 data arrival time + -2.403495 data arrival time --------------------------------------------------------------------------------------------- - 4.155141 slack (MET) + 4.153495 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14210,10 +13902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381656 0.572156 0.405156 2.405156 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.572636 0.000000 2.405156 v gpio_analog_pol[21] (out) - 2.405156 data arrival time + 11 0.380290 0.570032 0.403504 2.403504 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.570476 0.000000 2.403504 v gpio_analog_pol[23] (out) + 2.403504 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14223,13 +13915,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405156 data arrival time + -2.403504 data arrival time --------------------------------------------------------------------------------------------- - 4.155156 slack (MET) + 4.153504 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14238,10 +13930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 0.571080 0.405233 2.405233 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.571683 0.000000 2.405233 v gpio_analog_en[36] (out) - 2.405233 data arrival time + 11 0.379060 0.568119 0.403532 2.403532 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.568646 0.000000 2.403532 v gpio_dm1[17] (out) + 2.403532 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14251,13 +13943,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405233 data arrival time + -2.403532 data arrival time --------------------------------------------------------------------------------------------- - 4.155233 slack (MET) + 4.153532 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14266,10 +13958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 0.571269 0.405242 2.405242 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.571868 0.000000 2.405242 v gpio_analog_en[27] (out) - 2.405242 data arrival time + 11 0.379060 0.568119 0.403578 2.403578 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.568650 0.000000 2.403578 v gpio_slow_sel[17] (out) + 2.403578 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14279,13 +13971,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405242 data arrival time + -2.403578 data arrival time --------------------------------------------------------------------------------------------- - 4.155241 slack (MET) + 4.153578 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14294,10 +13986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 0.566548 0.405260 2.405260 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.567217 0.000000 2.405260 v gpio_analog_pol[28] (out) - 2.405260 data arrival time + 11 0.377842 0.567993 0.403635 2.403635 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.569140 0.000000 2.403635 v gpio_dm0[13] (out) + 2.403635 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14307,13 +13999,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405260 data arrival time + -2.403635 data arrival time --------------------------------------------------------------------------------------------- - 4.155260 slack (MET) + 4.153636 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14322,10 +14014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 0.571509 0.405274 2.405274 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.572006 0.000000 2.405274 v gpio_analog_en[20] (out) - 2.405274 data arrival time + 11 0.377842 0.567993 0.403727 2.403727 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.569151 0.000000 2.403727 v gpio_analog_en[13] (out) + 2.403727 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14335,13 +14027,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405274 data arrival time + -2.403727 data arrival time --------------------------------------------------------------------------------------------- - 4.155274 slack (MET) + 4.153727 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14350,10 +14042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 0.571500 0.405276 2.405276 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.572021 0.000000 2.405276 v gpio_dm0[32] (out) - 2.405276 data arrival time + 11 0.379645 0.568894 0.403724 2.403724 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.569366 0.000000 2.403724 v gpio_dm1[18] (out) + 2.403724 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14363,13 +14055,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405276 data arrival time + -2.403724 data arrival time --------------------------------------------------------------------------------------------- - 4.155275 slack (MET) + 4.153725 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14378,10 +14070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 0.566003 0.405337 2.405337 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.566813 0.000000 2.405337 v gpio_dm0[24] (out) - 2.405337 data arrival time + 11 0.379645 0.568894 0.403803 2.403803 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.569372 0.000000 2.403803 v gpio_slow_sel[18] (out) + 2.403803 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14391,13 +14083,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405337 data arrival time + -2.403803 data arrival time --------------------------------------------------------------------------------------------- - 4.155337 slack (MET) + 4.153804 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14406,10 +14098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 0.570364 0.405345 2.405345 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.571012 0.000000 2.405345 v gpio_dm1[34] (out) - 2.405345 data arrival time + 11 0.380290 0.570032 0.403873 2.403873 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.570503 0.000000 2.403873 v gpio_dm0[23] (out) + 2.403873 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14419,13 +14111,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405345 data arrival time + -2.403873 data arrival time --------------------------------------------------------------------------------------------- - 4.155344 slack (MET) + 4.153873 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14434,10 +14126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 0.566953 0.405354 2.405354 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.567633 0.000000 2.405354 v gpio_analog_pol[30] (out) - 2.405354 data arrival time + 11 0.380290 0.570032 0.404151 2.404150 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.570523 0.000000 2.404150 v gpio_analog_en[23] (out) + 2.404150 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14447,13 +14139,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405354 data arrival time + -2.404150 data arrival time --------------------------------------------------------------------------------------------- - 4.155354 slack (MET) + 4.154150 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14462,10 +14154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381706 0.572177 0.405352 2.405352 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.572655 0.000000 2.405352 v gpio_dm0[19] (out) - 2.405352 data arrival time + 11 0.381189 0.571441 0.404149 2.404149 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.571878 0.000000 2.404149 v gpio_analog_sel[37] (out) + 2.404149 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14475,13 +14167,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405352 data arrival time + -2.404149 data arrival time --------------------------------------------------------------------------------------------- - 4.155352 slack (MET) + 4.154149 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14490,10 +14182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 0.571664 0.405359 2.405359 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.572135 0.000000 2.405359 v gpio_analog_en[22] (out) - 2.405359 data arrival time + 11 0.382689 0.572731 0.404369 2.404369 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.572922 0.000000 2.404369 v gpio_analog_pol[35] (out) + 2.404369 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14503,13 +14195,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405359 data arrival time + -2.404369 data arrival time --------------------------------------------------------------------------------------------- - 4.155359 slack (MET) + 4.154368 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14518,10 +14210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 0.570364 0.405394 2.405394 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.571016 0.000000 2.405394 v gpio_slow_sel[34] (out) - 2.405394 data arrival time + 11 0.377842 0.567993 0.404403 2.404402 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.569231 0.000000 2.404402 v gpio_dm1[13] (out) + 2.404402 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14531,13 +14223,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405394 data arrival time + -2.404402 data arrival time --------------------------------------------------------------------------------------------- - 4.155395 slack (MET) + 4.154402 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14546,10 +14238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 0.572137 0.405445 2.405446 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.572617 0.000000 2.405446 v gpio_dm0[15] (out) - 2.405446 data arrival time + 11 0.382689 0.572731 0.404485 2.404485 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.572927 0.000000 2.404485 v gpio_dm0[35] (out) + 2.404485 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14559,13 +14251,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405446 data arrival time + -2.404485 data arrival time --------------------------------------------------------------------------------------------- - 4.155446 slack (MET) + 4.154485 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14574,10 +14266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381656 0.572156 0.405524 2.405524 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.572663 0.000000 2.405524 v gpio_dm0[21] (out) - 2.405524 data arrival time + 11 0.381189 0.571441 0.404540 2.404540 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.571906 0.000000 2.404540 v gpio_analog_pol[37] (out) + 2.404540 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14587,13 +14279,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405524 data arrival time + -2.404540 data arrival time --------------------------------------------------------------------------------------------- - 4.155524 slack (MET) + 4.154540 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14602,10 +14294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 0.571500 0.405565 2.405565 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.572044 0.000000 2.405565 v gpio_analog_en[32] (out) - 2.405565 data arrival time + 11 0.380920 0.571264 0.404551 2.404551 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.571803 0.000000 2.404551 v gpio_analog_pol[36] (out) + 2.404551 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14615,13 +14307,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405565 data arrival time + -2.404551 data arrival time --------------------------------------------------------------------------------------------- - 4.155565 slack (MET) + 4.154552 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14630,10 +14322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381706 0.572177 0.405629 2.405629 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.572676 0.000000 2.405629 v gpio_analog_en[19] (out) - 2.405629 data arrival time + 11 0.381189 0.571441 0.404612 2.404612 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.571911 0.000000 2.404612 v gpio_dm0[37] (out) + 2.404612 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14643,13 +14335,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405629 data arrival time + -2.404612 data arrival time --------------------------------------------------------------------------------------------- - 4.155629 slack (MET) + 4.154612 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14658,10 +14350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 0.566003 0.405625 2.405625 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.566841 0.000000 2.405625 v gpio_analog_en[24] (out) - 2.405625 data arrival time + 11 0.381283 0.571509 0.404628 2.404628 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.571958 0.000000 2.404628 v gpio_analog_pol[20] (out) + 2.404628 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14671,13 +14363,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405625 data arrival time + -2.404628 data arrival time --------------------------------------------------------------------------------------------- - 4.155625 slack (MET) + 4.154628 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14686,10 +14378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 0.566548 0.405644 2.405644 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.567252 0.000000 2.405644 v gpio_dm0[28] (out) - 2.405644 data arrival time + 11 0.381189 0.571441 0.404665 2.404665 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.571915 0.000000 2.404665 v gpio_analog_en[37] (out) + 2.404665 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14699,13 +14391,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405644 data arrival time + -2.404665 data arrival time --------------------------------------------------------------------------------------------- - 4.155644 slack (MET) + 4.154665 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14714,10 +14406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 0.567801 0.405706 2.405706 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.568436 0.000000 2.405706 v gpio_dm0[29] (out) - 2.405706 data arrival time + 11 0.380290 0.570032 0.404670 2.404670 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.570563 0.000000 2.404670 v gpio_dm1[23] (out) + 2.404670 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14727,13 +14419,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405706 data arrival time + -2.404670 data arrival time --------------------------------------------------------------------------------------------- - 4.155706 slack (MET) + 4.154670 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14742,10 +14434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 0.572137 0.405723 2.405723 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.572638 0.000000 2.405723 v gpio_analog_en[15] (out) - 2.405723 data arrival time + 11 0.377842 0.567993 0.404669 2.404670 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.569266 0.000000 2.404670 v gpio_slow_sel[13] (out) + 2.404670 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14755,13 +14447,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405723 data arrival time + -2.404670 data arrival time --------------------------------------------------------------------------------------------- - 4.155723 slack (MET) + 4.154670 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14770,10 +14462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 0.566953 0.405738 2.405738 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.567668 0.000000 2.405738 v gpio_dm0[30] (out) - 2.405738 data arrival time + 11 0.381448 0.571664 0.404714 2.404714 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.572089 0.000000 2.404714 v gpio_analog_pol[22] (out) + 2.404714 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14783,13 +14475,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405738 data arrival time + -2.404714 data arrival time --------------------------------------------------------------------------------------------- - 4.155738 slack (MET) + 4.154714 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14798,10 +14490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 0.571509 0.405734 2.405734 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.572041 0.000000 2.405734 v gpio_dm1[20] (out) - 2.405734 data arrival time + 11 0.380290 0.570032 0.404717 2.404717 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.570566 0.000000 2.404717 v gpio_slow_sel[23] (out) + 2.404717 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14811,13 +14503,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405734 data arrival time + -2.404717 data arrival time --------------------------------------------------------------------------------------------- - 4.155734 slack (MET) + 4.154717 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14826,10 +14518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 0.571509 0.405784 2.405784 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.572045 0.000000 2.405784 v gpio_slow_sel[20] (out) - 2.405784 data arrival time + 11 0.381189 0.571441 0.404728 2.404728 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.571920 0.000000 2.404728 v gpio_dm1[37] (out) + 2.404728 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14839,13 +14531,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405784 data arrival time + -2.404728 data arrival time --------------------------------------------------------------------------------------------- - 4.155784 slack (MET) + 4.154728 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14854,10 +14546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 0.571664 0.405795 2.405795 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.572168 0.000000 2.405795 v gpio_dm1[22] (out) - 2.405795 data arrival time + 11 0.381189 0.571441 0.404778 2.404778 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.571923 0.000000 2.404778 v gpio_slow_sel[37] (out) + 2.404778 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14867,13 +14559,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405795 data arrival time + -2.404778 data arrival time --------------------------------------------------------------------------------------------- - 4.155795 slack (MET) + 4.154778 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14882,10 +14574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381656 0.572156 0.405801 2.405801 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.572685 0.000000 2.405801 v gpio_analog_en[21] (out) - 2.405801 data arrival time + 11 0.381706 0.572177 0.404983 2.404983 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.572628 0.000000 2.404983 v gpio_analog_pol[19] (out) + 2.404983 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14895,13 +14587,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405801 data arrival time + -2.404983 data arrival time --------------------------------------------------------------------------------------------- - 4.155800 slack (MET) + 4.154982 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14910,10 +14602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 0.571269 0.405827 2.405827 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.571917 0.000000 2.405827 v gpio_dm1[27] (out) - 2.405827 data arrival time + 11 0.381283 0.571509 0.404997 2.404997 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.571985 0.000000 2.404997 v gpio_dm0[20] (out) + 2.404997 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14923,13 +14615,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405827 data arrival time + -2.404997 data arrival time --------------------------------------------------------------------------------------------- - 4.155827 slack (MET) + 4.154997 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14938,10 +14630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 0.571664 0.405872 2.405872 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.572173 0.000000 2.405872 v gpio_slow_sel[22] (out) - 2.405872 data arrival time + 11 0.382689 0.572731 0.405004 2.405004 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.572952 0.000000 2.405004 v gpio_analog_en[35] (out) + 2.405004 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14951,13 +14643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405872 data arrival time + -2.405004 data arrival time --------------------------------------------------------------------------------------------- - 4.155871 slack (MET) + 4.155004 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14966,10 +14658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 0.571269 0.405874 2.405874 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.571921 0.000000 2.405874 v gpio_slow_sel[27] (out) - 2.405874 data arrival time + 11 0.382689 0.572731 0.405059 2.405059 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.572955 0.000000 2.405059 v gpio_dm1[35] (out) + 2.405059 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14979,13 +14671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405874 data arrival time + -2.405059 data arrival time --------------------------------------------------------------------------------------------- - 4.155874 slack (MET) + 4.155059 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14994,10 +14686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 0.566548 0.405932 2.405932 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.567278 0.000000 2.405932 v gpio_analog_en[28] (out) - 2.405932 data arrival time + 11 0.381694 0.572137 0.405076 2.405077 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.572590 0.000000 2.405077 v gpio_analog_pol[15] (out) + 2.405077 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15007,13 +14699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405932 data arrival time + -2.405077 data arrival time --------------------------------------------------------------------------------------------- - 4.155932 slack (MET) + 4.155077 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15022,10 +14714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 0.566003 0.405976 2.405976 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.566877 0.000000 2.405976 v gpio_dm1[24] (out) - 2.405976 data arrival time + 11 0.381448 0.571664 0.405082 2.405082 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.572115 0.000000 2.405082 v gpio_dm0[22] (out) + 2.405082 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15035,13 +14727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.405976 data arrival time + -2.405082 data arrival time --------------------------------------------------------------------------------------------- - 4.155976 slack (MET) + 4.155083 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15050,10 +14742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 0.566953 0.406026 2.406026 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.567695 0.000000 2.406026 v gpio_analog_en[30] (out) - 2.406026 data arrival time + 11 0.382689 0.572731 0.405107 2.405107 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.572957 0.000000 2.405107 v gpio_slow_sel[35] (out) + 2.405107 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15063,13 +14755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406026 data arrival time + -2.405107 data arrival time --------------------------------------------------------------------------------------------- - 4.156026 slack (MET) + 4.155107 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15078,10 +14770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 0.571500 0.406031 2.406031 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.572081 0.000000 2.406031 v gpio_dm1[32] (out) - 2.406031 data arrival time + 11 0.381656 0.572156 0.405156 2.405156 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.572636 0.000000 2.405156 v gpio_analog_pol[21] (out) + 2.405156 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15091,13 +14783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406031 data arrival time + -2.405156 data arrival time --------------------------------------------------------------------------------------------- - 4.156031 slack (MET) + 4.155156 slack (MET) Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15106,10 +14798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 0.571080 0.406138 2.406138 v gpio_loopback_zero[36] (in) + 11 0.380920 0.571264 0.405268 2.405268 v gpio_loopback_zero[36] (in) gpio_loopback_zero[36] (net) - 0.571761 0.000000 2.406138 v gpio_dm1[36] (out) - 2.406138 data arrival time + 0.571860 0.000000 2.405268 v gpio_dm0[36] (out) + 2.405268 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15119,13 +14811,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406138 data arrival time + -2.405268 data arrival time --------------------------------------------------------------------------------------------- - 4.156138 slack (MET) + 4.155268 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15134,10 +14826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381706 0.572177 0.406176 2.406176 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.572718 0.000000 2.406176 v gpio_dm1[19] (out) - 2.406176 data arrival time + 11 0.381283 0.571509 0.405274 2.405274 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.572006 0.000000 2.405274 v gpio_analog_en[20] (out) + 2.405274 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15147,13 +14839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406176 data arrival time + -2.405274 data arrival time --------------------------------------------------------------------------------------------- - 4.156176 slack (MET) + 4.155274 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15162,10 +14854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381656 0.572156 0.406216 2.406216 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.572717 0.000000 2.406216 v gpio_dm1[21] (out) - 2.406216 data arrival time + 11 0.381706 0.572177 0.405352 2.405352 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.572655 0.000000 2.405352 v gpio_dm0[19] (out) + 2.405352 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15175,13 +14867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406216 data arrival time + -2.405352 data arrival time --------------------------------------------------------------------------------------------- - 4.156216 slack (MET) + 4.155352 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15190,10 +14882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381706 0.572177 0.406214 2.406214 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.572721 0.000000 2.406214 v gpio_slow_sel[19] (out) - 2.406214 data arrival time + 11 0.381448 0.571664 0.405359 2.405359 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.572135 0.000000 2.405359 v gpio_analog_en[22] (out) + 2.405359 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15203,13 +14895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406214 data arrival time + -2.405359 data arrival time --------------------------------------------------------------------------------------------- - 4.156214 slack (MET) + 4.155359 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15218,10 +14910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 0.567801 0.406224 2.406224 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.568481 0.000000 2.406224 v gpio_analog_en[29] (out) - 2.406224 data arrival time + 11 0.380920 0.571264 0.405360 2.405360 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.571868 0.000000 2.405360 v gpio_analog_en[36] (out) + 2.405360 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15231,13 +14923,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406224 data arrival time + -2.405360 data arrival time --------------------------------------------------------------------------------------------- - 4.156224 slack (MET) + 4.155361 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15246,10 +14938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 0.566003 0.406243 2.406243 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.566906 0.000000 2.406243 v gpio_slow_sel[24] (out) - 2.406243 data arrival time + 11 0.381694 0.572137 0.405445 2.405446 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.572617 0.000000 2.405446 v gpio_dm0[15] (out) + 2.405446 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15259,13 +14951,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406243 data arrival time + -2.405446 data arrival time --------------------------------------------------------------------------------------------- - 4.156243 slack (MET) + 4.155446 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15274,10 +14966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 0.572137 0.406249 2.406249 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.572679 0.000000 2.406249 v gpio_dm1[15] (out) - 2.406249 data arrival time + 11 0.381656 0.572156 0.405524 2.405524 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.572663 0.000000 2.405524 v gpio_dm0[21] (out) + 2.405524 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15287,13 +14979,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406249 data arrival time + -2.405524 data arrival time --------------------------------------------------------------------------------------------- - 4.156249 slack (MET) + 4.155524 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15302,10 +14994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 0.566548 0.406283 2.406283 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.567311 0.000000 2.406283 v gpio_dm1[28] (out) - 2.406283 data arrival time + 11 0.381706 0.572177 0.405629 2.405629 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.572676 0.000000 2.405629 v gpio_analog_en[19] (out) + 2.405629 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15315,13 +15007,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406283 data arrival time + -2.405629 data arrival time --------------------------------------------------------------------------------------------- - 4.156283 slack (MET) + 4.155629 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15330,10 +15022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 0.567801 0.406288 2.406288 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.568487 0.000000 2.406288 v gpio_dm1[29] (out) - 2.406288 data arrival time + 11 0.381694 0.572137 0.405723 2.405723 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.572638 0.000000 2.405723 v gpio_analog_en[15] (out) + 2.405723 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15343,13 +15035,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406288 data arrival time + -2.405723 data arrival time --------------------------------------------------------------------------------------------- - 4.156288 slack (MET) + 4.155723 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15358,10 +15050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 0.572137 0.406290 2.406290 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.572682 0.000000 2.406290 v gpio_slow_sel[15] (out) - 2.406290 data arrival time + 11 0.381283 0.571509 0.405734 2.405734 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.572041 0.000000 2.405734 v gpio_dm1[20] (out) + 2.405734 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15371,13 +15063,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406290 data arrival time + -2.405734 data arrival time --------------------------------------------------------------------------------------------- - 4.156290 slack (MET) + 4.155734 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15386,10 +15078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381656 0.572156 0.406295 2.406295 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.572724 0.000000 2.406295 v gpio_slow_sel[21] (out) - 2.406295 data arrival time + 11 0.381283 0.571509 0.405784 2.405784 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.572045 0.000000 2.405784 v gpio_slow_sel[20] (out) + 2.405784 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15399,13 +15091,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406295 data arrival time + -2.405784 data arrival time --------------------------------------------------------------------------------------------- - 4.156295 slack (MET) + 4.155784 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15414,10 +15106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 0.567801 0.406337 2.406337 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.568491 0.000000 2.406337 v gpio_slow_sel[29] (out) - 2.406337 data arrival time + 11 0.381448 0.571664 0.405795 2.405795 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.572168 0.000000 2.405795 v gpio_dm1[22] (out) + 2.405795 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15427,13 +15119,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406337 data arrival time + -2.405795 data arrival time --------------------------------------------------------------------------------------------- - 4.156338 slack (MET) + 4.155795 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15442,10 +15134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 0.566953 0.406377 2.406377 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.567728 0.000000 2.406377 v gpio_dm1[30] (out) - 2.406377 data arrival time + 11 0.381656 0.572156 0.405801 2.405801 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.572685 0.000000 2.405801 v gpio_analog_en[21] (out) + 2.405801 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15455,13 +15147,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406377 data arrival time + -2.405801 data arrival time --------------------------------------------------------------------------------------------- - 4.156377 slack (MET) + 4.155800 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15470,10 +15162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 0.571080 0.406406 2.406406 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.571785 0.000000 2.406406 v gpio_slow_sel[36] (out) - 2.406406 data arrival time + 11 0.381448 0.571664 0.405872 2.405872 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.572173 0.000000 2.405872 v gpio_slow_sel[22] (out) + 2.405872 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15483,13 +15175,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406406 data arrival time + -2.405872 data arrival time --------------------------------------------------------------------------------------------- - 4.156406 slack (MET) + 4.155871 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15498,10 +15190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 0.566548 0.406551 2.406551 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.567336 0.000000 2.406551 v gpio_slow_sel[28] (out) - 2.406551 data arrival time + 11 0.381706 0.572177 0.406176 2.406176 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.572718 0.000000 2.406176 v gpio_dm1[19] (out) + 2.406176 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15511,13 +15203,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406551 data arrival time + -2.406176 data arrival time --------------------------------------------------------------------------------------------- - 4.156551 slack (MET) + 4.156176 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15526,10 +15218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 0.566953 0.406645 2.406645 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.567753 0.000000 2.406645 v gpio_slow_sel[30] (out) - 2.406645 data arrival time + 11 0.381656 0.572156 0.406216 2.406216 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.572717 0.000000 2.406216 v gpio_dm1[21] (out) + 2.406216 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15539,13 +15231,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406645 data arrival time + -2.406216 data arrival time --------------------------------------------------------------------------------------------- - 4.156645 slack (MET) + 4.156216 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15554,10 +15246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 0.571500 0.406668 2.406668 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.572134 0.000000 2.406668 v gpio_slow_sel[32] (out) - 2.406668 data arrival time + 11 0.381706 0.572177 0.406214 2.406214 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.572721 0.000000 2.406214 v gpio_slow_sel[19] (out) + 2.406214 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15567,13 +15259,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.406668 data arrival time + -2.406214 data arrival time --------------------------------------------------------------------------------------------- - 4.156669 slack (MET) + 4.156214 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15582,10 +15274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 0.575019 0.407133 2.407133 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.577077 0.000000 2.407133 v gpio_analog_pol[25] (out) - 2.407133 data arrival time + 11 0.381694 0.572137 0.406249 2.406249 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.572679 0.000000 2.406249 v gpio_dm1[15] (out) + 2.406249 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15595,13 +15287,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407133 data arrival time + -2.406249 data arrival time --------------------------------------------------------------------------------------------- - 4.157133 slack (MET) + 4.156249 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15610,10 +15302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 0.575019 0.407745 2.407744 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.577175 0.000000 2.407744 v gpio_dm0[25] (out) - 2.407744 data arrival time + 11 0.380920 0.571264 0.406266 2.406266 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.571946 0.000000 2.406266 v gpio_dm1[36] (out) + 2.406266 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15623,13 +15315,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407744 data arrival time + -2.406266 data arrival time --------------------------------------------------------------------------------------------- - 4.157744 slack (MET) + 4.156266 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15638,10 +15330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 0.575019 0.407799 2.407799 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.577184 0.000000 2.407799 v gpio_analog_en[25] (out) - 2.407799 data arrival time + 11 0.381694 0.572137 0.406290 2.406290 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.572682 0.000000 2.406290 v gpio_slow_sel[15] (out) + 2.406290 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15651,13 +15343,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407799 data arrival time + -2.406290 data arrival time --------------------------------------------------------------------------------------------- - 4.157799 slack (MET) + 4.156290 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15666,10 +15358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 0.575019 0.407880 2.407880 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.577197 0.000000 2.407880 v gpio_dm1[25] (out) - 2.407880 data arrival time + 11 0.381656 0.572156 0.406295 2.406295 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.572724 0.000000 2.406295 v gpio_slow_sel[21] (out) + 2.406295 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15679,13 +15371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407880 data arrival time + -2.406295 data arrival time --------------------------------------------------------------------------------------------- - 4.157879 slack (MET) + 4.156295 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15694,10 +15386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 0.575019 0.407928 2.407928 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.577205 0.000000 2.407928 v gpio_slow_sel[25] (out) - 2.407928 data arrival time + 11 0.380920 0.571264 0.406534 2.406534 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.571970 0.000000 2.406534 v gpio_slow_sel[36] (out) + 2.406534 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15707,9 +15399,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.407928 data arrival time + -2.406534 data arrival time --------------------------------------------------------------------------------------------- - 4.157928 slack (MET) + 4.156534 slack (MET) diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ff_n40C_1v95/power.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ff_n40C_1v95/power.rpt index 3d34b49..d6ddef9 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ff_n40C_1v95/power.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ff_n40C_1v95/power.rpt @@ -7,12 +7,12 @@ Group Internal Switching Leakage Total Power Power Power Power (Watts) ------------------------------------------------------------------------ -Sequential 1.935003e-05 0.000000e+00 1.869912e-09 1.935190e-05 29.9% -Combinational 1.725819e-05 2.808752e-05 8.410926e-09 4.535412e-05 70.1% -Clock -6.104220e-10 0.000000e+00 9.696502e-09 9.086080e-09 0.0% +Sequential 3.870052e-05 0.000000e+00 3.739831e-09 3.870426e-05 29.8% +Combinational 3.502917e-05 5.617502e-05 1.682189e-08 9.122101e-05 70.2% +Clock -1.916005e-09 0.000000e+00 1.939384e-08 1.747783e-08 0.0% Macro 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 0.0% Pad 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 0.0% ------------------------------------------------------------------------ -Total 3.660763e-05 2.808752e-05 1.997740e-08 6.471512e-05 100.0% - 56.6% 43.4% 0.0% +Total 7.372777e-05 5.617502e-05 3.995672e-08 1.299428e-04 100.0% + 56.7% 43.2% 0.0% diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ff_n40C_1v95/ws.max.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ff_n40C_1v95/ws.max.rpt index 88da780..34767a2 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ff_n40C_1v95/ws.max.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ff_n40C_1v95/ws.max.rpt @@ -2,4 +2,4 @@ =========================================================================== Worst Slack (Setup) ============================================================================ -nom_ff_n40C_1v95: 4.803698019772851 +nom_ff_n40C_1v95: 4.806988720910907 diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ss_100C_1v60/checks.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ss_100C_1v60/checks.rpt index c8dbf31..4c342ba 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ss_100C_1v60/checks.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ss_100C_1v60/checks.rpt @@ -4,8 +4,8 @@ report_checks -unconstrained =========================================================================== ======================= nom_ss_100C_1v60 Corner =================================== -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14,10 +14,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 2.699436 2.007283 4.007284 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.699895 0.000000 4.007284 ^ gpio_slow_sel[25] (out) - 4.007284 data arrival time + 11 0.382689 2.706713 2.008815 4.008815 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.706760 0.000000 4.008815 ^ gpio_slow_sel[35] (out) + 4.008815 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -27,9 +27,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.007284 data arrival time + -4.008815 data arrival time --------------------------------------------------------------------------------------------- - 3.742717 slack (MET) + 3.741185 slack (MET) @@ -51,18 +51,37 @@ max slew Pin Limit Slew Slack ------------------------------------------------------------------------ -gpio_analog_en[35] 0.500000 2.700971 -2.200971 (VIOLATED) -gpio_dm1[35] 0.500000 2.700972 -2.200971 (VIOLATED) -gpio_slow_sel[35] 0.500000 2.700972 -2.200972 (VIOLATED) -gpio_analog_pol[35] 0.500000 2.700964 -2.200964 (VIOLATED) -gpio_dm0[35] 0.500000 2.700966 -2.200966 (VIOLATED) -gpio_analog_sel[35] 0.500000 2.700957 -2.200957 (VIOLATED) -gpio_dm2[35] 0.500000 2.700956 -2.200956 (VIOLATED) -gpio_holdover[35] 0.500000 2.700955 -2.200955 (VIOLATED) -gpio_out[35] 0.500000 2.700953 -2.200953 (VIOLATED) -gpio_vtrip_sel[35] 0.500000 2.700950 -2.200950 (VIOLATED) -gpio_ib_mode_sel[35] 0.500000 2.700940 -2.200940 (VIOLATED) -gpio_loopback_zero[35] 0.500000 2.700925 -2.200925 (VIOLATED) +gpio_out[24] 0.500000 8.006941 -7.506941 (VIOLATED) +mprj2/output2/X 0.500000 7.822866 -7.322866 (VIOLATED) +gpio_out[25] 0.500000 7.304042 -6.804042 (VIOLATED) +mprj2/output4/X 0.500000 7.170140 -6.670140 (VIOLATED) +gpio_out[26] 0.500000 6.027630 -5.527630 (VIOLATED) +mprj2/output5/X 0.500000 5.961515 -5.461515 (VIOLATED) +gpio_out[27] 0.500000 4.565379 -4.065379 (VIOLATED) +mprj2/clkbuf_0_wb_clk_i/A 0.500000 4.549855 -4.049855 (VIOLATED) +mprj2/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 4.549849 -4.049849 (VIOLATED) +mprj/clkbuf_0_wb_clk_i/A 0.500000 4.548316 -4.048316 (VIOLATED) +mprj/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 4.548310 -4.048310 (VIOLATED) +gpio_in[0] 0.500000 4.542655 -4.042655 (VIOLATED) +mprj2/output6/X 0.500000 4.540260 -4.040260 (VIOLATED) +gpio_out[34] 0.500000 3.848693 -3.348693 (VIOLATED) +mprj2/output3/X 0.500000 3.847435 -3.347435 (VIOLATED) +gpio_out[33] 0.500000 3.433883 -2.933883 (VIOLATED) +mprj2/output12/X 0.500000 3.432952 -2.932952 (VIOLATED) +gpio_out[28] 0.500000 3.342622 -2.842622 (VIOLATED) +mprj2/output7/X 0.500000 3.336095 -2.836095 (VIOLATED) +gpio_analog_en[35] 0.500000 2.706759 -2.206759 (VIOLATED) +gpio_dm1[35] 0.500000 2.706760 -2.206760 (VIOLATED) +gpio_slow_sel[35] 0.500000 2.706760 -2.206760 (VIOLATED) +gpio_analog_pol[35] 0.500000 2.706753 -2.206753 (VIOLATED) +gpio_dm0[35] 0.500000 2.706754 -2.206754 (VIOLATED) +gpio_analog_sel[35] 0.500000 2.706745 -2.206745 (VIOLATED) +gpio_dm2[35] 0.500000 2.706744 -2.206744 (VIOLATED) +gpio_holdover[35] 0.500000 2.706743 -2.206743 (VIOLATED) +gpio_out[35] 0.500000 2.706742 -2.206742 (VIOLATED) +gpio_vtrip_sel[35] 0.500000 2.706738 -2.206738 (VIOLATED) +gpio_ib_mode_sel[35] 0.500000 2.706728 -2.206728 (VIOLATED) +gpio_loopback_zero[35] 0.500000 2.706713 -2.206713 (VIOLATED) gpio_dm1[19] 0.500000 2.700830 -2.200830 (VIOLATED) gpio_slow_sel[19] 0.500000 2.700831 -2.200831 (VIOLATED) gpio_analog_en[19] 0.500000 2.700821 -2.200821 (VIOLATED) @@ -99,18 +118,6 @@ gpio_out[21] 0.500000 2.700471 -2.200471 (VIOLAT gpio_vtrip_sel[21] 0.500000 2.700443 -2.200443 (VIOLATED) gpio_ib_mode_sel[21] 0.500000 2.700436 -2.200436 (VIOLATED) gpio_loopback_zero[21] 0.500000 2.700419 -2.200419 (VIOLATED) -gpio_dm1[25] 0.500000 2.699893 -2.199893 (VIOLATED) -gpio_slow_sel[25] 0.500000 2.699895 -2.199895 (VIOLATED) -gpio_analog_en[25] 0.500000 2.699890 -2.199890 (VIOLATED) -gpio_dm0[25] 0.500000 2.699889 -2.199888 (VIOLATED) -gpio_analog_pol[25] 0.500000 2.699868 -2.199868 (VIOLATED) -gpio_analog_sel[25] 0.500000 2.699787 -2.199787 (VIOLATED) -gpio_dm2[25] 0.500000 2.699770 -2.199770 (VIOLATED) -gpio_holdover[25] 0.500000 2.699752 -2.199752 (VIOLATED) -gpio_out[25] 0.500000 2.699734 -2.199733 (VIOLATED) -gpio_vtrip_sel[25] 0.500000 2.699647 -2.199647 (VIOLATED) -gpio_ib_mode_sel[25] 0.500000 2.699577 -2.199577 (VIOLATED) -gpio_loopback_zero[25] 0.500000 2.699436 -2.199436 (VIOLATED) gpio_dm1[22] 0.500000 2.698904 -2.198904 (VIOLATED) gpio_slow_sel[22] 0.500000 2.698905 -2.198905 (VIOLATED) gpio_analog_en[22] 0.500000 2.698897 -2.198897 (VIOLATED) @@ -135,18 +142,6 @@ gpio_out[20] 0.500000 2.697778 -2.197778 (VIOLAT gpio_vtrip_sel[20] 0.500000 2.697755 -2.197755 (VIOLATED) gpio_ib_mode_sel[20] 0.500000 2.697749 -2.197749 (VIOLATED) gpio_loopback_zero[20] 0.500000 2.697731 -2.197731 (VIOLATED) -gpio_slow_sel[32] 0.500000 2.697509 -2.197509 (VIOLATED) -gpio_dm1[32] 0.500000 2.697498 -2.197498 (VIOLATED) -gpio_analog_en[32] 0.500000 2.697490 -2.197490 (VIOLATED) -gpio_dm0[32] 0.500000 2.697486 -2.197486 (VIOLATED) -gpio_analog_pol[32] 0.500000 2.697480 -2.197479 (VIOLATED) -gpio_analog_sel[32] 0.500000 2.697448 -2.197448 (VIOLATED) -gpio_dm2[32] 0.500000 2.697441 -2.197441 (VIOLATED) -gpio_holdover[32] 0.500000 2.697433 -2.197433 (VIOLATED) -gpio_out[32] 0.500000 2.697415 -2.197415 (VIOLATED) -gpio_vtrip_sel[32] 0.500000 2.697403 -2.197403 (VIOLATED) -gpio_ib_mode_sel[32] 0.500000 2.697393 -2.197393 (VIOLATED) -gpio_loopback_zero[32] 0.500000 2.697377 -2.197377 (VIOLATED) gpio_analog_en[37] 0.500000 2.697232 -2.197232 (VIOLATED) gpio_slow_sel[37] 0.500000 2.697234 -2.197234 (VIOLATED) gpio_analog_pol[37] 0.500000 2.697231 -2.197231 (VIOLATED) @@ -159,54 +154,18 @@ gpio_out[37] 0.500000 2.697187 -2.197187 (VIOLAT gpio_vtrip_sel[37] 0.500000 2.697163 -2.197163 (VIOLATED) gpio_ib_mode_sel[37] 0.500000 2.697146 -2.197146 (VIOLATED) gpio_loopback_zero[37] 0.500000 2.697134 -2.197134 (VIOLATED) -gpio_analog_en[26] 0.500000 2.696564 -2.196564 (VIOLATED) -gpio_slow_sel[26] 0.500000 2.696565 -2.196565 (VIOLATED) -gpio_analog_pol[26] 0.500000 2.696562 -2.196562 (VIOLATED) -gpio_dm0[26] 0.500000 2.696563 -2.196563 (VIOLATED) -gpio_dm1[26] 0.500000 2.696565 -2.196565 (VIOLATED) -gpio_analog_sel[26] 0.500000 2.696556 -2.196556 (VIOLATED) -gpio_dm2[26] 0.500000 2.696555 -2.196555 (VIOLATED) -gpio_holdover[26] 0.500000 2.696540 -2.196540 (VIOLATED) -gpio_out[26] 0.500000 2.696522 -2.196522 (VIOLATED) -gpio_vtrip_sel[26] 0.500000 2.696498 -2.196498 (VIOLATED) -gpio_ib_mode_sel[26] 0.500000 2.696493 -2.196493 (VIOLATED) -gpio_loopback_zero[26] 0.500000 2.696468 -2.196468 (VIOLATED) -gpio_dm1[27] 0.500000 2.695540 -2.195539 (VIOLATED) -gpio_slow_sel[27] 0.500000 2.695540 -2.195540 (VIOLATED) -gpio_analog_en[27] 0.500000 2.695529 -2.195529 (VIOLATED) -gpio_dm0[27] 0.500000 2.695524 -2.195524 (VIOLATED) -gpio_analog_pol[27] 0.500000 2.695518 -2.195518 (VIOLATED) -gpio_analog_sel[27] 0.500000 2.695484 -2.195484 (VIOLATED) -gpio_dm2[27] 0.500000 2.695477 -2.195477 (VIOLATED) -gpio_holdover[27] 0.500000 2.695468 -2.195468 (VIOLATED) -gpio_out[27] 0.500000 2.695460 -2.195460 (VIOLATED) -gpio_vtrip_sel[27] 0.500000 2.695436 -2.195436 (VIOLATED) -gpio_ib_mode_sel[27] 0.500000 2.695428 -2.195428 (VIOLATED) -gpio_loopback_zero[27] 0.500000 2.695404 -2.195404 (VIOLATED) -gpio_slow_sel[36] 0.500000 2.694772 -2.194772 (VIOLATED) -gpio_dm1[36] 0.500000 2.694767 -2.194767 (VIOLATED) -gpio_analog_en[36] 0.500000 2.694751 -2.194751 (VIOLATED) -gpio_dm0[36] 0.500000 2.694750 -2.194750 (VIOLATED) -gpio_analog_pol[36] 0.500000 2.694738 -2.194738 (VIOLATED) -gpio_analog_sel[36] 0.500000 2.694704 -2.194704 (VIOLATED) -gpio_dm2[36] 0.500000 2.694696 -2.194696 (VIOLATED) -gpio_holdover[36] 0.500000 2.694688 -2.194688 (VIOLATED) -gpio_out[36] 0.500000 2.694680 -2.194680 (VIOLATED) -gpio_vtrip_sel[36] 0.500000 2.694656 -2.194656 (VIOLATED) -gpio_ib_mode_sel[36] 0.500000 2.694640 -2.194640 (VIOLATED) -gpio_loopback_zero[36] 0.500000 2.694625 -2.194625 (VIOLATED) -gpio_slow_sel[29] 0.500000 2.694412 -2.194412 (VIOLATED) -gpio_analog_en[29] 0.500000 2.694410 -2.194410 (VIOLATED) -gpio_dm1[29] 0.500000 2.694411 -2.194411 (VIOLATED) -gpio_dm0[29] 0.500000 2.694400 -2.194400 (VIOLATED) -gpio_analog_pol[29] 0.500000 2.694388 -2.194388 (VIOLATED) -gpio_analog_sel[29] 0.500000 2.694352 -2.194352 (VIOLATED) -gpio_dm2[29] 0.500000 2.694344 -2.194344 (VIOLATED) -gpio_holdover[29] 0.500000 2.694335 -2.194335 (VIOLATED) -gpio_out[29] 0.500000 2.694327 -2.194327 (VIOLATED) -gpio_vtrip_sel[29] 0.500000 2.694302 -2.194302 (VIOLATED) -gpio_ib_mode_sel[29] 0.500000 2.694294 -2.194294 (VIOLATED) -gpio_loopback_zero[29] 0.500000 2.694268 -2.194268 (VIOLATED) +gpio_slow_sel[36] 0.500000 2.695612 -2.195612 (VIOLATED) +gpio_dm1[36] 0.500000 2.695607 -2.195607 (VIOLATED) +gpio_analog_en[36] 0.500000 2.695591 -2.195591 (VIOLATED) +gpio_dm0[36] 0.500000 2.695589 -2.195589 (VIOLATED) +gpio_analog_pol[36] 0.500000 2.695577 -2.195577 (VIOLATED) +gpio_analog_sel[36] 0.500000 2.695544 -2.195544 (VIOLATED) +gpio_dm2[36] 0.500000 2.695536 -2.195536 (VIOLATED) +gpio_holdover[36] 0.500000 2.695528 -2.195528 (VIOLATED) +gpio_out[36] 0.500000 2.695520 -2.195520 (VIOLATED) +gpio_vtrip_sel[36] 0.500000 2.695496 -2.195496 (VIOLATED) +gpio_ib_mode_sel[36] 0.500000 2.695480 -2.195480 (VIOLATED) +gpio_loopback_zero[36] 0.500000 2.695465 -2.195465 (VIOLATED) gpio_analog_en[39] 0.500000 2.693621 -2.193621 (VIOLATED) gpio_analog_pol[39] 0.500000 2.693620 -2.193620 (VIOLATED) gpio_dm0[39] 0.500000 2.693621 -2.193621 (VIOLATED) @@ -219,54 +178,18 @@ gpio_out[39] 0.500000 2.693617 -2.193616 (VIOLAT gpio_ib_mode_sel[39] 0.500000 2.693614 -2.193614 (VIOLATED) gpio_vtrip_sel[39] 0.500000 2.693615 -2.193615 (VIOLATED) gpio_loopback_zero[39] 0.500000 2.693607 -2.193607 (VIOLATED) -gpio_dm1[34] 0.500000 2.691486 -2.191486 (VIOLATED) -gpio_slow_sel[34] 0.500000 2.691487 -2.191487 (VIOLATED) -gpio_analog_en[34] 0.500000 2.691479 -2.191479 (VIOLATED) -gpio_dm0[34] 0.500000 2.691470 -2.191469 (VIOLATED) -gpio_analog_pol[34] 0.500000 2.691463 -2.191463 (VIOLATED) -gpio_analog_sel[34] 0.500000 2.691430 -2.191430 (VIOLATED) -gpio_dm2[34] 0.500000 2.691422 -2.191422 (VIOLATED) -gpio_holdover[34] 0.500000 2.691413 -2.191413 (VIOLATED) -gpio_out[34] 0.500000 2.691406 -2.191406 (VIOLATED) -gpio_vtrip_sel[34] 0.500000 2.691381 -2.191381 (VIOLATED) -gpio_ib_mode_sel[34] 0.500000 2.691366 -2.191365 (VIOLATED) -gpio_loopback_zero[34] 0.500000 2.691350 -2.191350 (VIOLATED) -gpio_analog_en[31] 0.500000 2.690987 -2.190987 (VIOLATED) -gpio_dm1[31] 0.500000 2.690988 -2.190988 (VIOLATED) -gpio_slow_sel[31] 0.500000 2.690989 -2.190989 (VIOLATED) -gpio_dm0[31] 0.500000 2.690978 -2.190978 (VIOLATED) -gpio_analog_pol[31] 0.500000 2.690965 -2.190965 (VIOLATED) -gpio_analog_sel[31] 0.500000 2.690933 -2.190932 (VIOLATED) -gpio_dm2[31] 0.500000 2.690925 -2.190925 (VIOLATED) -gpio_holdover[31] 0.500000 2.690916 -2.190916 (VIOLATED) -gpio_out[31] 0.500000 2.690908 -2.190908 (VIOLATED) gpio_dm1[23] 0.500000 2.690906 -2.190906 (VIOLATED) gpio_slow_sel[23] 0.500000 2.690907 -2.190907 (VIOLATED) gpio_analog_en[23] 0.500000 2.690897 -2.190897 (VIOLATED) gpio_dm0[23] 0.500000 2.690893 -2.190893 (VIOLATED) gpio_analog_pol[23] 0.500000 2.690888 -2.190887 (VIOLATED) -gpio_vtrip_sel[31] 0.500000 2.690884 -2.190884 (VIOLATED) -gpio_ib_mode_sel[31] 0.500000 2.690877 -2.190877 (VIOLATED) gpio_analog_sel[23] 0.500000 2.690866 -2.190866 (VIOLATED) gpio_dm2[23] 0.500000 2.690859 -2.190859 (VIOLATED) -gpio_loopback_zero[31] 0.500000 2.690854 -2.190854 (VIOLATED) gpio_holdover[23] 0.500000 2.690852 -2.190851 (VIOLATED) gpio_out[23] 0.500000 2.690845 -2.190845 (VIOLATED) gpio_vtrip_sel[23] 0.500000 2.690816 -2.190816 (VIOLATED) gpio_ib_mode_sel[23] 0.500000 2.690810 -2.190810 (VIOLATED) gpio_loopback_zero[23] 0.500000 2.690795 -2.190795 (VIOLATED) -gpio_slow_sel[30] 0.500000 2.690455 -2.190455 (VIOLATED) -gpio_dm1[30] 0.500000 2.690450 -2.190450 (VIOLATED) -gpio_analog_en[30] 0.500000 2.690443 -2.190443 (VIOLATED) -gpio_dm0[30] 0.500000 2.690438 -2.190438 (VIOLATED) -gpio_analog_pol[30] 0.500000 2.690431 -2.190431 (VIOLATED) -gpio_analog_sel[30] 0.500000 2.690393 -2.190393 (VIOLATED) -gpio_dm2[30] 0.500000 2.690373 -2.190373 (VIOLATED) -gpio_holdover[30] 0.500000 2.690350 -2.190350 (VIOLATED) -gpio_out[30] 0.500000 2.690333 -2.190333 (VIOLATED) -gpio_ib_mode_sel[30] 0.500000 2.690311 -2.190311 (VIOLATED) -gpio_vtrip_sel[30] 0.500000 2.690312 -2.190312 (VIOLATED) -gpio_loopback_zero[30] 0.500000 2.690289 -2.190289 (VIOLATED) gpio_analog_en[42] 0.500000 2.689168 -2.189168 (VIOLATED) gpio_analog_pol[42] 0.500000 2.689167 -2.189167 (VIOLATED) gpio_dm0[42] 0.500000 2.689167 -2.189167 (VIOLATED) @@ -279,18 +202,6 @@ gpio_out[42] 0.500000 2.689163 -2.189163 (VIOLAT gpio_ib_mode_sel[42] 0.500000 2.689161 -2.189161 (VIOLATED) gpio_vtrip_sel[42] 0.500000 2.689161 -2.189161 (VIOLATED) gpio_loopback_zero[42] 0.500000 2.689154 -2.189154 (VIOLATED) -gpio_slow_sel[28] 0.500000 2.688592 -2.188592 (VIOLATED) -gpio_dm1[28] 0.500000 2.688587 -2.188587 (VIOLATED) -gpio_analog_en[28] 0.500000 2.688580 -2.188580 (VIOLATED) -gpio_dm0[28] 0.500000 2.688575 -2.188575 (VIOLATED) -gpio_analog_pol[28] 0.500000 2.688567 -2.188567 (VIOLATED) -gpio_analog_sel[28] 0.500000 2.688530 -2.188530 (VIOLATED) -gpio_dm2[28] 0.500000 2.688496 -2.188496 (VIOLATED) -gpio_holdover[28] 0.500000 2.688480 -2.188480 (VIOLATED) -gpio_out[28] 0.500000 2.688473 -2.188473 (VIOLATED) -gpio_ib_mode_sel[28] 0.500000 2.688452 -2.188452 (VIOLATED) -gpio_vtrip_sel[28] 0.500000 2.688443 -2.188443 (VIOLATED) -gpio_loopback_zero[28] 0.500000 2.688428 -2.188428 (VIOLATED) gpio_analog_en[0] 0.500000 2.687551 -2.187551 (VIOLATED) gpio_dm1[0] 0.500000 2.687551 -2.187551 (VIOLATED) gpio_slow_sel[0] 0.500000 2.687552 -2.187552 (VIOLATED) @@ -315,30 +226,6 @@ gpio_out[18] 0.500000 2.686177 -2.186177 (VIOLAT gpio_vtrip_sel[18] 0.500000 2.686155 -2.186155 (VIOLATED) gpio_ib_mode_sel[18] 0.500000 2.686149 -2.186149 (VIOLATED) gpio_loopback_zero[18] 0.500000 2.686134 -2.186134 (VIOLATED) -gpio_slow_sel[33] 0.500000 2.686016 -2.186016 (VIOLATED) -gpio_dm1[33] 0.500000 2.686011 -2.186011 (VIOLATED) -gpio_analog_en[33] 0.500000 2.686005 -2.186005 (VIOLATED) -gpio_dm0[33] 0.500000 2.685999 -2.185999 (VIOLATED) -gpio_analog_pol[33] 0.500000 2.685984 -2.185984 (VIOLATED) -gpio_analog_sel[33] 0.500000 2.685951 -2.185951 (VIOLATED) -gpio_dm2[33] 0.500000 2.685944 -2.185944 (VIOLATED) -gpio_holdover[33] 0.500000 2.685935 -2.185935 (VIOLATED) -gpio_slow_sel[24] 0.500000 2.685937 -2.185937 (VIOLATED) -gpio_dm1[24] 0.500000 2.685931 -2.185931 (VIOLATED) -gpio_out[33] 0.500000 2.685927 -2.185927 (VIOLATED) -gpio_analog_en[24] 0.500000 2.685924 -2.185924 (VIOLATED) -gpio_dm0[24] 0.500000 2.685919 -2.185918 (VIOLATED) -gpio_analog_pol[24] 0.500000 2.685911 -2.185911 (VIOLATED) -gpio_vtrip_sel[33] 0.500000 2.685903 -2.185903 (VIOLATED) -gpio_ib_mode_sel[33] 0.500000 2.685888 -2.185888 (VIOLATED) -gpio_loopback_zero[33] 0.500000 2.685872 -2.185872 (VIOLATED) -gpio_analog_sel[24] 0.500000 2.685859 -2.185859 (VIOLATED) -gpio_dm2[24] 0.500000 2.685825 -2.185825 (VIOLATED) -gpio_holdover[24] 0.500000 2.685816 -2.185816 (VIOLATED) -gpio_out[24] 0.500000 2.685808 -2.185808 (VIOLATED) -gpio_vtrip_sel[24] 0.500000 2.685783 -2.185783 (VIOLATED) -gpio_ib_mode_sel[24] 0.500000 2.685775 -2.185775 (VIOLATED) -gpio_loopback_zero[24] 0.500000 2.685750 -2.185750 (VIOLATED) gpio_analog_en[38] 0.500000 2.685537 -2.185536 (VIOLATED) gpio_slow_sel[38] 0.500000 2.685538 -2.185538 (VIOLATED) gpio_analog_pol[38] 0.500000 2.685535 -2.185535 (VIOLATED) @@ -435,26 +322,135 @@ gpio_out[13] 0.500000 2.675196 -2.175196 (VIOLAT gpio_vtrip_sel[13] 0.500000 2.675149 -2.175148 (VIOLATED) gpio_ib_mode_sel[13] 0.500000 2.675146 -2.175146 (VIOLATED) gpio_loopback_zero[13] 0.500000 2.675096 -2.175096 (VIOLATED) -gpio_analog_en[12] 0.500000 2.234014 -1.734014 (VIOLATED) -gpio_slow_sel[12] 0.500000 2.234012 -1.734012 (VIOLATED) -gpio_analog_pol[12] 0.500000 2.234010 -1.734009 (VIOLATED) -gpio_dm0[12] 0.500000 2.234010 -1.734010 (VIOLATED) -gpio_analog_sel[12] 0.500000 2.234005 -1.734005 (VIOLATED) -gpio_holdover[12] 0.500000 2.234003 -1.734003 (VIOLATED) -gpio_vtrip_sel[12] 0.500000 2.233998 -1.733998 (VIOLATED) -gpio_ib_mode_sel[12] 0.500000 2.233985 -1.733985 (VIOLATED) -gpio_oeb[12] 0.500000 2.233970 -1.733970 (VIOLATED) -gpio_loopback_zero[12] 0.500000 2.233943 -1.733943 (VIOLATED) -gpio_analog_en[11] 0.500000 2.233048 -1.733048 (VIOLATED) -gpio_analog_pol[11] 0.500000 2.233048 -1.733048 (VIOLATED) -gpio_slow_sel[11] 0.500000 2.233049 -1.733049 (VIOLATED) -gpio_analog_sel[11] 0.500000 2.233047 -1.733046 (VIOLATED) -gpio_dm0[11] 0.500000 2.233048 -1.733048 (VIOLATED) -gpio_holdover[11] 0.500000 2.233046 -1.733046 (VIOLATED) -gpio_ib_mode_sel[11] 0.500000 2.233044 -1.733044 (VIOLATED) -gpio_oeb[11] 0.500000 2.233044 -1.733044 (VIOLATED) -gpio_vtrip_sel[11] 0.500000 2.233044 -1.733044 (VIOLATED) -gpio_loopback_zero[11] 0.500000 2.233041 -1.733041 (VIOLATED) +gpio_out[32] 0.500000 2.552340 -2.052340 (VIOLATED) +mprj2/output11/X 0.500000 2.551971 -2.051971 (VIOLATED) +mprj2/ANTENNA_input1_A/DIODE 0.500000 2.473753 -1.973753 (VIOLATED) +mprj2/input1/A 0.500000 2.473753 -1.973753 (VIOLATED) +mprj/ANTENNA_input1_A/DIODE 0.500000 2.473574 -1.973574 (VIOLATED) +mprj/input1/A 0.500000 2.473574 -1.973574 (VIOLATED) +gpio_in[1] 0.500000 2.473468 -1.973468 (VIOLATED) +gpio_out[29] 0.500000 2.456942 -1.956942 (VIOLATED) +mprj2/output8/X 0.500000 2.456732 -1.956732 (VIOLATED) +gpio_analog_en[31] 0.500000 2.288930 -1.788930 (VIOLATED) +gpio_slow_sel[31] 0.500000 2.288930 -1.788930 (VIOLATED) +gpio_analog_pol[31] 0.500000 2.288922 -1.788922 (VIOLATED) +gpio_dm0[31] 0.500000 2.288923 -1.788922 (VIOLATED) +gpio_analog_sel[31] 0.500000 2.288919 -1.788919 (VIOLATED) +gpio_holdover[31] 0.500000 2.288918 -1.788918 (VIOLATED) +gpio_ib_mode_sel[31] 0.500000 2.288909 -1.788909 (VIOLATED) +gpio_oeb[31] 0.500000 2.288908 -1.788908 (VIOLATED) +gpio_vtrip_sel[31] 0.500000 2.288910 -1.788910 (VIOLATED) +gpio_loopback_zero[31] 0.500000 2.288897 -1.788897 (VIOLATED) +gpio_analog_pol[26] 0.500000 2.267170 -1.767170 (VIOLATED) +gpio_analog_en[26] 0.500000 2.267167 -1.767167 (VIOLATED) +gpio_dm0[26] 0.500000 2.267167 -1.767167 (VIOLATED) +gpio_slow_sel[26] 0.500000 2.267167 -1.767167 (VIOLATED) +gpio_analog_sel[26] 0.500000 2.267163 -1.767163 (VIOLATED) +gpio_holdover[26] 0.500000 2.267162 -1.767162 (VIOLATED) +gpio_vtrip_sel[26] 0.500000 2.267154 -1.767154 (VIOLATED) +gpio_ib_mode_sel[26] 0.500000 2.267152 -1.767152 (VIOLATED) +gpio_oeb[26] 0.500000 2.267151 -1.767151 (VIOLATED) +gpio_loopback_zero[26] 0.500000 2.267139 -1.767139 (VIOLATED) +gpio_analog_pol[29] 0.500000 2.264632 -1.764632 (VIOLATED) +gpio_analog_en[29] 0.500000 2.264628 -1.764628 (VIOLATED) +gpio_dm0[29] 0.500000 2.264629 -1.764629 (VIOLATED) +gpio_slow_sel[29] 0.500000 2.264629 -1.764629 (VIOLATED) +gpio_analog_sel[29] 0.500000 2.264624 -1.764624 (VIOLATED) +gpio_holdover[29] 0.500000 2.264623 -1.764623 (VIOLATED) +gpio_vtrip_sel[29] 0.500000 2.264616 -1.764616 (VIOLATED) +gpio_ib_mode_sel[29] 0.500000 2.264614 -1.764614 (VIOLATED) +gpio_oeb[29] 0.500000 2.264613 -1.764613 (VIOLATED) +gpio_loopback_zero[29] 0.500000 2.264602 -1.764602 (VIOLATED) +gpio_analog_en[25] 0.500000 2.263748 -1.763748 (VIOLATED) +gpio_slow_sel[25] 0.500000 2.263749 -1.763749 (VIOLATED) +gpio_analog_pol[25] 0.500000 2.263747 -1.763747 (VIOLATED) +gpio_dm0[25] 0.500000 2.263747 -1.763747 (VIOLATED) +gpio_analog_sel[25] 0.500000 2.263742 -1.763742 (VIOLATED) +gpio_holdover[25] 0.500000 2.263730 -1.763730 (VIOLATED) +gpio_vtrip_sel[25] 0.500000 2.263700 -1.763700 (VIOLATED) +gpio_ib_mode_sel[25] 0.500000 2.263694 -1.763694 (VIOLATED) +gpio_oeb[25] 0.500000 2.263682 -1.763682 (VIOLATED) +gpio_loopback_zero[25] 0.500000 2.263670 -1.763670 (VIOLATED) +gpio_slow_sel[28] 0.500000 2.257495 -1.757495 (VIOLATED) +gpio_analog_en[28] 0.500000 2.257488 -1.757488 (VIOLATED) +gpio_dm0[28] 0.500000 2.257485 -1.757485 (VIOLATED) +gpio_analog_pol[28] 0.500000 2.257475 -1.757475 (VIOLATED) +gpio_analog_sel[28] 0.500000 2.257466 -1.757466 (VIOLATED) +gpio_holdover[28] 0.500000 2.257455 -1.757455 (VIOLATED) +gpio_oeb[28] 0.500000 2.257427 -1.757427 (VIOLATED) +gpio_ib_mode_sel[28] 0.500000 2.257425 -1.757425 (VIOLATED) +gpio_vtrip_sel[28] 0.500000 2.257426 -1.757426 (VIOLATED) +gpio_loopback_zero[28] 0.500000 2.257413 -1.757413 (VIOLATED) +gpio_analog_pol[33] 0.500000 2.255178 -1.755178 (VIOLATED) +gpio_analog_en[33] 0.500000 2.255172 -1.755171 (VIOLATED) +gpio_dm0[33] 0.500000 2.255172 -1.755172 (VIOLATED) +gpio_slow_sel[33] 0.500000 2.255169 -1.755169 (VIOLATED) +gpio_analog_sel[33] 0.500000 2.255149 -1.755149 (VIOLATED) +gpio_holdover[33] 0.500000 2.255128 -1.755128 (VIOLATED) +gpio_vtrip_sel[33] 0.500000 2.255093 -1.755093 (VIOLATED) +gpio_ib_mode_sel[33] 0.500000 2.255091 -1.755091 (VIOLATED) +gpio_oeb[33] 0.500000 2.255072 -1.755072 (VIOLATED) +gpio_loopback_zero[33] 0.500000 2.255059 -1.755059 (VIOLATED) +gpio_slow_sel[27] 0.500000 2.251775 -1.751775 (VIOLATED) +gpio_analog_en[27] 0.500000 2.251764 -1.751764 (VIOLATED) +gpio_dm0[27] 0.500000 2.251761 -1.751761 (VIOLATED) +gpio_analog_pol[27] 0.500000 2.251757 -1.751757 (VIOLATED) +gpio_analog_sel[27] 0.500000 2.251732 -1.751732 (VIOLATED) +gpio_holdover[27] 0.500000 2.251721 -1.751721 (VIOLATED) +gpio_vtrip_sel[27] 0.500000 2.251701 -1.751701 (VIOLATED) +gpio_ib_mode_sel[27] 0.500000 2.251695 -1.751695 (VIOLATED) +gpio_oeb[27] 0.500000 2.251683 -1.751683 (VIOLATED) +gpio_loopback_zero[27] 0.500000 2.251678 -1.751678 (VIOLATED) +gpio_slow_sel[32] 0.500000 2.249732 -1.749732 (VIOLATED) +gpio_analog_en[32] 0.500000 2.249720 -1.749720 (VIOLATED) +gpio_dm0[32] 0.500000 2.249717 -1.749717 (VIOLATED) +gpio_analog_pol[32] 0.500000 2.249713 -1.749713 (VIOLATED) +gpio_analog_sel[32] 0.500000 2.249688 -1.749688 (VIOLATED) +gpio_holdover[32] 0.500000 2.249682 -1.749682 (VIOLATED) +gpio_ib_mode_sel[32] 0.500000 2.249678 -1.749678 (VIOLATED) +gpio_vtrip_sel[32] 0.500000 2.249679 -1.749679 (VIOLATED) +gpio_oeb[32] 0.500000 2.249670 -1.749670 (VIOLATED) +gpio_loopback_zero[32] 0.500000 2.249657 -1.749657 (VIOLATED) +gpio_slow_sel[24] 0.500000 2.238599 -1.738598 (VIOLATED) +gpio_analog_en[24] 0.500000 2.238590 -1.738590 (VIOLATED) +gpio_dm0[24] 0.500000 2.238586 -1.738586 (VIOLATED) +gpio_analog_pol[24] 0.500000 2.238581 -1.738581 (VIOLATED) +gpio_analog_sel[24] 0.500000 2.238545 -1.738545 (VIOLATED) +gpio_holdover[24] 0.500000 2.238527 -1.738527 (VIOLATED) +gpio_ib_mode_sel[24] 0.500000 2.238499 -1.738499 (VIOLATED) +gpio_oeb[24] 0.500000 2.238500 -1.738500 (VIOLATED) +gpio_vtrip_sel[24] 0.500000 2.238500 -1.738500 (VIOLATED) +gpio_loopback_zero[24] 0.500000 2.238477 -1.738477 (VIOLATED) +gpio_slow_sel[34] 0.500000 2.237003 -1.737003 (VIOLATED) +gpio_analog_en[34] 0.500000 2.236993 -1.736993 (VIOLATED) +gpio_analog_pol[34] 0.500000 2.236991 -1.736991 (VIOLATED) +gpio_dm0[34] 0.500000 2.236992 -1.736992 (VIOLATED) +gpio_analog_sel[34] 0.500000 2.236984 -1.736984 (VIOLATED) +gpio_holdover[34] 0.500000 2.236981 -1.736981 (VIOLATED) +gpio_vtrip_sel[34] 0.500000 2.236973 -1.736973 (VIOLATED) +gpio_ib_mode_sel[34] 0.500000 2.236952 -1.736952 (VIOLATED) +gpio_oeb[34] 0.500000 2.236926 -1.736926 (VIOLATED) +gpio_loopback_zero[34] 0.500000 2.236825 -1.736825 (VIOLATED) +gpio_slow_sel[30] 0.500000 2.233683 -1.733683 (VIOLATED) +gpio_analog_en[30] 0.500000 2.233674 -1.733674 (VIOLATED) +gpio_dm0[30] 0.500000 2.233670 -1.733670 (VIOLATED) +gpio_analog_pol[30] 0.500000 2.233665 -1.733665 (VIOLATED) +gpio_analog_sel[30] 0.500000 2.233634 -1.733634 (VIOLATED) +gpio_holdover[30] 0.500000 2.233602 -1.733602 (VIOLATED) +gpio_vtrip_sel[30] 0.500000 2.233573 -1.733573 (VIOLATED) +gpio_ib_mode_sel[30] 0.500000 2.233568 -1.733568 (VIOLATED) +gpio_oeb[30] 0.500000 2.233556 -1.733556 (VIOLATED) +gpio_loopback_zero[30] 0.500000 2.233547 -1.733547 (VIOLATED) +gpio_analog_pol[2] 0.500000 2.229862 -1.729862 (VIOLATED) +gpio_analog_en[2] 0.500000 2.229860 -1.729860 (VIOLATED) +gpio_dm0[2] 0.500000 2.229860 -1.729860 (VIOLATED) +gpio_slow_sel[2] 0.500000 2.229860 -1.729860 (VIOLATED) +gpio_analog_sel[2] 0.500000 2.229857 -1.729857 (VIOLATED) +gpio_holdover[2] 0.500000 2.229857 -1.729857 (VIOLATED) +gpio_ib_mode_sel[2] 0.500000 2.229855 -1.729855 (VIOLATED) +gpio_oeb[2] 0.500000 2.229854 -1.729854 (VIOLATED) +gpio_vtrip_sel[2] 0.500000 2.229856 -1.729855 (VIOLATED) +gpio_loopback_zero[2] 0.500000 2.229851 -1.729851 (VIOLATED) gpio_analog_en[3] 0.500000 2.225392 -1.725392 (VIOLATED) gpio_slow_sel[3] 0.500000 2.225393 -1.725393 (VIOLATED) gpio_analog_pol[3] 0.500000 2.225391 -1.725391 (VIOLATED) @@ -465,36 +461,36 @@ gpio_ib_mode_sel[3] 0.500000 2.225374 -1.725374 (VIOLAT gpio_vtrip_sel[3] 0.500000 2.225375 -1.725375 (VIOLATED) gpio_oeb[3] 0.500000 2.225373 -1.725373 (VIOLATED) gpio_loopback_zero[3] 0.500000 2.225359 -1.725359 (VIOLATED) -gpio_analog_en[9] 0.500000 2.225284 -1.725284 (VIOLATED) -gpio_slow_sel[9] 0.500000 2.225286 -1.725286 (VIOLATED) -gpio_analog_pol[9] 0.500000 2.225284 -1.725284 (VIOLATED) -gpio_dm0[9] 0.500000 2.225284 -1.725284 (VIOLATED) -gpio_analog_sel[9] 0.500000 2.225282 -1.725282 (VIOLATED) -gpio_holdover[9] 0.500000 2.225281 -1.725281 (VIOLATED) -gpio_ib_mode_sel[9] 0.500000 2.225280 -1.725280 (VIOLATED) -gpio_oeb[9] 0.500000 2.225279 -1.725279 (VIOLATED) -gpio_vtrip_sel[9] 0.500000 2.225280 -1.725280 (VIOLATED) -gpio_loopback_zero[9] 0.500000 2.225276 -1.725276 (VIOLATED) -gpio_slow_sel[8] 0.500000 2.222246 -1.722246 (VIOLATED) -gpio_analog_en[8] 0.500000 2.222245 -1.722245 (VIOLATED) -gpio_analog_pol[8] 0.500000 2.222236 -1.722236 (VIOLATED) -gpio_dm0[8] 0.500000 2.222238 -1.722237 (VIOLATED) -gpio_analog_sel[8] 0.500000 2.222215 -1.722215 (VIOLATED) -gpio_holdover[8] 0.500000 2.222194 -1.722194 (VIOLATED) -gpio_vtrip_sel[8] 0.500000 2.222167 -1.722167 (VIOLATED) -gpio_ib_mode_sel[8] 0.500000 2.222160 -1.722160 (VIOLATED) -gpio_oeb[8] 0.500000 2.222152 -1.722152 (VIOLATED) -gpio_loopback_zero[8] 0.500000 2.222124 -1.722124 (VIOLATED) -gpio_slow_sel[10] 0.500000 2.221793 -1.721793 (VIOLATED) -gpio_analog_en[10] 0.500000 2.221784 -1.721784 (VIOLATED) -gpio_analog_pol[10] 0.500000 2.221781 -1.721781 (VIOLATED) -gpio_dm0[10] 0.500000 2.221782 -1.721782 (VIOLATED) -gpio_analog_sel[10] 0.500000 2.221777 -1.721777 (VIOLATED) -gpio_holdover[10] 0.500000 2.221767 -1.721767 (VIOLATED) -gpio_vtrip_sel[10] 0.500000 2.221743 -1.721743 (VIOLATED) -gpio_ib_mode_sel[10] 0.500000 2.221735 -1.721734 (VIOLATED) -gpio_oeb[10] 0.500000 2.221733 -1.721733 (VIOLATED) -gpio_loopback_zero[10] 0.500000 2.221728 -1.721727 (VIOLATED) +gpio_analog_en[9] 0.500000 2.225283 -1.725283 (VIOLATED) +gpio_slow_sel[9] 0.500000 2.225285 -1.725284 (VIOLATED) +gpio_analog_pol[9] 0.500000 2.225282 -1.725282 (VIOLATED) +gpio_dm0[9] 0.500000 2.225283 -1.725283 (VIOLATED) +gpio_analog_sel[9] 0.500000 2.225281 -1.725281 (VIOLATED) +gpio_holdover[9] 0.500000 2.225280 -1.725280 (VIOLATED) +gpio_ib_mode_sel[9] 0.500000 2.225278 -1.725278 (VIOLATED) +gpio_oeb[9] 0.500000 2.225278 -1.725278 (VIOLATED) +gpio_vtrip_sel[9] 0.500000 2.225279 -1.725279 (VIOLATED) +gpio_loopback_zero[9] 0.500000 2.225275 -1.725275 (VIOLATED) +gpio_slow_sel[8] 0.500000 2.221489 -1.721489 (VIOLATED) +gpio_analog_en[8] 0.500000 2.221488 -1.721487 (VIOLATED) +gpio_analog_pol[8] 0.500000 2.221479 -1.721479 (VIOLATED) +gpio_dm0[8] 0.500000 2.221480 -1.721480 (VIOLATED) +gpio_analog_sel[8] 0.500000 2.221458 -1.721458 (VIOLATED) +gpio_holdover[8] 0.500000 2.221437 -1.721437 (VIOLATED) +gpio_vtrip_sel[8] 0.500000 2.221410 -1.721410 (VIOLATED) +gpio_ib_mode_sel[8] 0.500000 2.221402 -1.721402 (VIOLATED) +gpio_oeb[8] 0.500000 2.221395 -1.721395 (VIOLATED) +gpio_loopback_zero[8] 0.500000 2.221367 -1.721367 (VIOLATED) +gpio_slow_sel[10] 0.500000 2.220475 -1.720475 (VIOLATED) +gpio_analog_en[10] 0.500000 2.220467 -1.720466 (VIOLATED) +gpio_analog_pol[10] 0.500000 2.220464 -1.720464 (VIOLATED) +gpio_dm0[10] 0.500000 2.220464 -1.720464 (VIOLATED) +gpio_analog_sel[10] 0.500000 2.220460 -1.720460 (VIOLATED) +gpio_holdover[10] 0.500000 2.220450 -1.720450 (VIOLATED) +gpio_vtrip_sel[10] 0.500000 2.220426 -1.720426 (VIOLATED) +gpio_ib_mode_sel[10] 0.500000 2.220417 -1.720417 (VIOLATED) +gpio_oeb[10] 0.500000 2.220416 -1.720416 (VIOLATED) +gpio_loopback_zero[10] 0.500000 2.220410 -1.720410 (VIOLATED) gpio_analog_en[4] 0.500000 2.219967 -1.719967 (VIOLATED) gpio_slow_sel[4] 0.500000 2.219968 -1.719968 (VIOLATED) gpio_analog_pol[4] 0.500000 2.219965 -1.719965 (VIOLATED) @@ -505,16 +501,16 @@ gpio_vtrip_sel[4] 0.500000 2.219941 -1.719941 (VIOLAT gpio_ib_mode_sel[4] 0.500000 2.219924 -1.719924 (VIOLATED) gpio_oeb[4] 0.500000 2.219916 -1.719916 (VIOLATED) gpio_loopback_zero[4] 0.500000 2.219880 -1.719880 (VIOLATED) -gpio_slow_sel[2] 0.500000 2.218731 -1.718731 (VIOLATED) -gpio_analog_en[2] 0.500000 2.218721 -1.718721 (VIOLATED) -gpio_dm0[2] 0.500000 2.218711 -1.718711 (VIOLATED) -gpio_analog_pol[2] 0.500000 2.218695 -1.718695 (VIOLATED) -gpio_analog_sel[2] 0.500000 2.218654 -1.718654 (VIOLATED) -gpio_holdover[2] 0.500000 2.218637 -1.718637 (VIOLATED) -gpio_vtrip_sel[2] 0.500000 2.218605 -1.718605 (VIOLATED) -gpio_ib_mode_sel[2] 0.500000 2.218596 -1.718596 (VIOLATED) -gpio_oeb[2] 0.500000 2.218577 -1.718577 (VIOLATED) -gpio_loopback_zero[2] 0.500000 2.218541 -1.718541 (VIOLATED) +gpio_analog_en[12] 0.500000 2.218769 -1.718768 (VIOLATED) +gpio_slow_sel[12] 0.500000 2.218766 -1.718767 (VIOLATED) +gpio_analog_pol[12] 0.500000 2.218764 -1.718764 (VIOLATED) +gpio_dm0[12] 0.500000 2.218765 -1.718765 (VIOLATED) +gpio_analog_sel[12] 0.500000 2.218760 -1.718760 (VIOLATED) +gpio_holdover[12] 0.500000 2.218758 -1.718758 (VIOLATED) +gpio_vtrip_sel[12] 0.500000 2.218753 -1.718753 (VIOLATED) +gpio_ib_mode_sel[12] 0.500000 2.218741 -1.718741 (VIOLATED) +gpio_oeb[12] 0.500000 2.218725 -1.718725 (VIOLATED) +gpio_loopback_zero[12] 0.500000 2.218699 -1.718699 (VIOLATED) gpio_slow_sel[7] 0.500000 2.217413 -1.717413 (VIOLATED) gpio_analog_en[7] 0.500000 2.217407 -1.717407 (VIOLATED) gpio_dm0[7] 0.500000 2.217404 -1.717404 (VIOLATED) @@ -555,94 +551,207 @@ gpio_vtrip_sel[6] 0.500000 2.212144 -1.712144 (VIOLAT gpio_ib_mode_sel[6] 0.500000 2.212138 -1.712138 (VIOLATED) gpio_oeb[6] 0.500000 2.212133 -1.712133 (VIOLATED) gpio_loopback_zero[6] 0.500000 2.212119 -1.712119 (VIOLATED) -gpio_out[8] 0.500000 1.301380 -0.801380 (VIOLATED) -mprj/output9/X 0.500000 1.301361 -0.801361 (VIOLATED) -mprj/clkbuf_0_wb_clk_i/A 0.500000 1.294737 -0.794737 (VIOLATED) -mprj/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 1.294719 -0.794719 (VIOLATED) -gpio_in[0] 0.500000 1.278495 -0.778495 (VIOLATED) -gpio_out[7] 0.500000 1.258911 -0.758911 (VIOLATED) -mprj/output8/X 0.500000 1.258892 -0.758892 (VIOLATED) -gpio_out[9] 0.500000 1.174689 -0.674689 (VIOLATED) -mprj/output10/X 0.500000 1.174677 -0.674677 (VIOLATED) -gpio_out[6] 0.500000 1.158447 -0.658447 (VIOLATED) -mprj/output7/X 0.500000 1.158131 -0.658131 (VIOLATED) -gpio_out[5] 0.500000 1.112270 -0.612270 (VIOLATED) -mprj/output6/X 0.500000 1.112259 -0.612259 (VIOLATED) -mprj/output2/A 0.500000 1.095801 -0.595801 (VIOLATED) -mprj/ANTENNA_output2_A/DIODE 0.500000 1.095794 -0.595794 (VIOLATED) -mprj/ANTENNA__578__A2/DIODE 0.500000 1.091411 -0.591411 (VIOLATED) -mprj/_578_/A2 0.500000 1.091411 -0.591411 (VIOLATED) -mprj/ANTENNA__571__A2/DIODE 0.500000 1.091411 -0.591411 (VIOLATED) -mprj/ANTENNA__575__B1/DIODE 0.500000 1.091410 -0.591410 (VIOLATED) -mprj/_571_/A2 0.500000 1.091410 -0.591410 (VIOLATED) -mprj/_575_/B1 0.500000 1.091410 -0.591410 (VIOLATED) -mprj/ANTENNA__580__B1/DIODE 0.500000 1.091409 -0.591409 (VIOLATED) -mprj/_580_/B1 0.500000 1.091410 -0.591410 (VIOLATED) -mprj/ANTENNA__564__X/DIODE 0.500000 1.091402 -0.591402 (VIOLATED) -mprj/_564_/X 0.500000 1.091400 -0.591400 (VIOLATED) -gpio_out[10] 0.500000 1.073095 -0.573095 (VIOLATED) -mprj/output11/X 0.500000 1.073087 -0.573087 (VIOLATED) +gpio_slow_sel[11] 0.500000 2.204836 -1.704836 (VIOLATED) +gpio_analog_en[11] 0.500000 2.204828 -1.704828 (VIOLATED) +gpio_dm0[11] 0.500000 2.204824 -1.704824 (VIOLATED) +gpio_analog_pol[11] 0.500000 2.204811 -1.704811 (VIOLATED) +gpio_analog_sel[11] 0.500000 2.204783 -1.704783 (VIOLATED) +gpio_holdover[11] 0.500000 2.204769 -1.704769 (VIOLATED) +gpio_vtrip_sel[11] 0.500000 2.204743 -1.704743 (VIOLATED) +gpio_ib_mode_sel[11] 0.500000 2.204736 -1.704736 (VIOLATED) +gpio_oeb[11] 0.500000 2.204728 -1.704728 (VIOLATED) +gpio_loopback_zero[11] 0.500000 2.204702 -1.704702 (VIOLATED) +gpio_out[31] 0.500000 1.517629 -1.017629 (VIOLATED) +mprj2/output10/X 0.500000 1.517599 -1.017599 (VIOLATED) +gpio_out[8] 0.500000 1.307687 -0.807687 (VIOLATED) +mprj/output9/X 0.500000 1.307668 -0.807668 (VIOLATED) +gpio_out[7] 0.500000 1.268408 -0.768408 (VIOLATED) +mprj/output8/X 0.500000 1.268389 -0.768389 (VIOLATED) +gpio_out[9] 0.500000 1.184192 -0.684192 (VIOLATED) +mprj/output10/X 0.500000 1.184180 -0.684180 (VIOLATED) +gpio_out[6] 0.500000 1.167928 -0.667928 (VIOLATED) +mprj/output7/X 0.500000 1.167609 -0.667610 (VIOLATED) +gpio_out[5] 0.500000 1.121774 -0.621774 (VIOLATED) +mprj/output6/X 0.500000 1.121762 -0.621762 (VIOLATED) +mprj/output2/A 0.500000 1.095796 -0.595796 (VIOLATED) +mprj2/output2/A 0.500000 1.095796 -0.595796 (VIOLATED) +mprj/ANTENNA_output2_A/DIODE 0.500000 1.095789 -0.595789 (VIOLATED) +mprj2/ANTENNA_output2_A/DIODE 0.500000 1.095789 -0.595789 (VIOLATED) +mprj/ANTENNA__578__A2/DIODE 0.500000 1.091406 -0.591406 (VIOLATED) +mprj/_578_/A2 0.500000 1.091406 -0.591406 (VIOLATED) +mprj2/ANTENNA__578__A2/DIODE 0.500000 1.091406 -0.591406 (VIOLATED) +mprj2/_578_/A2 0.500000 1.091406 -0.591406 (VIOLATED) +mprj/ANTENNA__571__A2/DIODE 0.500000 1.091405 -0.591405 (VIOLATED) +mprj2/ANTENNA__571__A2/DIODE 0.500000 1.091405 -0.591405 (VIOLATED) +mprj/ANTENNA__575__B1/DIODE 0.500000 1.091404 -0.591404 (VIOLATED) +mprj/_571_/A2 0.500000 1.091405 -0.591405 (VIOLATED) +mprj/_575_/B1 0.500000 1.091405 -0.591405 (VIOLATED) +mprj/ANTENNA__580__B1/DIODE 0.500000 1.091404 -0.591404 (VIOLATED) +mprj/_580_/B1 0.500000 1.091404 -0.591404 (VIOLATED) +mprj2/ANTENNA__575__B1/DIODE 0.500000 1.091404 -0.591404 (VIOLATED) +mprj2/_571_/A2 0.500000 1.091405 -0.591405 (VIOLATED) +mprj2/_575_/B1 0.500000 1.091405 -0.591405 (VIOLATED) +mprj2/ANTENNA__580__B1/DIODE 0.500000 1.091404 -0.591404 (VIOLATED) +mprj2/_580_/B1 0.500000 1.091404 -0.591404 (VIOLATED) +mprj/ANTENNA__564__X/DIODE 0.500000 1.091396 -0.591396 (VIOLATED) +mprj2/ANTENNA__564__X/DIODE 0.500000 1.091396 -0.591396 (VIOLATED) +mprj/_564_/X 0.500000 1.091395 -0.591395 (VIOLATED) +mprj2/_564_/X 0.500000 1.091395 -0.591395 (VIOLATED) +gpio_out[10] 0.500000 1.082597 -0.582597 (VIOLATED) +mprj/output11/X 0.500000 1.082588 -0.582588 (VIOLATED) +gpio_out[4] 0.500000 1.034338 -0.534338 (VIOLATED) +mprj/output5/X 0.500000 1.034330 -0.534330 (VIOLATED) gpio_dm0[1] 0.500000 1.027710 -0.527710 (VIOLATED) gpio_dm1[1] 0.500000 1.027710 -0.527710 (VIOLATED) gpio_dm2[1] 0.500000 1.027709 -0.527709 (VIOLATED) gpio_out[1] 0.500000 1.027708 -0.527708 (VIOLATED) gpio_loopback_one[1] 0.500000 1.027706 -0.527706 (VIOLATED) -gpio_out[4] 0.500000 1.024830 -0.524830 (VIOLATED) -mprj/output5/X 0.500000 1.024822 -0.524822 (VIOLATED) -mprj/ANTENNA_fanout25_A/DIODE 0.500000 1.024724 -0.524724 (VIOLATED) -mprj/fanout25/A 0.500000 1.024724 -0.524724 (VIOLATED) -mprj/ANTENNA_fanout19_A/DIODE 0.500000 1.024081 -0.524081 (VIOLATED) -mprj/fanout19/A 0.500000 1.024028 -0.524028 (VIOLATED) -mprj/ANTENNA_input1_X/DIODE 0.500000 1.012983 -0.512983 (VIOLATED) -mprj/input1/X 0.500000 1.012980 -0.512980 (VIOLATED) -gpio_out[11] 0.500000 1.001508 -0.501508 (VIOLATED) -mprj/output12/X 0.500000 1.001498 -0.501498 (VIOLATED) -gpio_out[3] 0.500000 0.967645 -0.467645 (VIOLATED) -mprj/output4/X 0.500000 0.967640 -0.467640 (VIOLATED) -gpio_out[12] 0.500000 0.951039 -0.451039 (VIOLATED) -mprj/output3/X 0.500000 0.951035 -0.451035 (VIOLATED) -mprj/_339_/A 0.500000 0.947272 -0.447272 (VIOLATED) -mprj/_650_/A 0.500000 0.947272 -0.447272 (VIOLATED) -mprj/_592_/A 0.500000 0.947272 -0.447271 (VIOLATED) -mprj/_642_/A 0.500000 0.947272 -0.447271 (VIOLATED) -mprj/_660_/A 0.500000 0.947272 -0.447271 (VIOLATED) -mprj/_662_/A 0.500000 0.947272 -0.447271 (VIOLATED) -mprj/_669_/A 0.500000 0.947272 -0.447271 (VIOLATED) -mprj/_670_/A 0.500000 0.947272 -0.447271 (VIOLATED) -mprj/fanout21/X 0.500000 0.947272 -0.447271 (VIOLATED) -mprj/load_slew22/A 0.500000 0.947272 -0.447271 (VIOLATED) +mprj2/ANTENNA_fanout25_A/DIODE 0.500000 1.026097 -0.526097 (VIOLATED) +mprj2/fanout25/A 0.500000 1.026096 -0.526096 (VIOLATED) +mprj/ANTENNA_fanout25_A/DIODE 0.500000 1.026096 -0.526096 (VIOLATED) +mprj/fanout25/A 0.500000 1.026096 -0.526096 (VIOLATED) +mprj2/ANTENNA_fanout19_A/DIODE 0.500000 1.025454 -0.525454 (VIOLATED) +mprj/ANTENNA_fanout19_A/DIODE 0.500000 1.025453 -0.525453 (VIOLATED) +mprj2/fanout19/A 0.500000 1.025400 -0.525400 (VIOLATED) +mprj/fanout19/A 0.500000 1.025400 -0.525400 (VIOLATED) +gpio_out[30] 0.500000 1.024565 -0.524565 (VIOLATED) +mprj2/output9/X 0.500000 1.024561 -0.524561 (VIOLATED) +mprj2/ANTENNA_input1_X/DIODE 0.500000 1.014336 -0.514336 (VIOLATED) +mprj/ANTENNA_input1_X/DIODE 0.500000 1.014335 -0.514335 (VIOLATED) +mprj2/input1/X 0.500000 1.014334 -0.514334 (VIOLATED) +mprj/input1/X 0.500000 1.014333 -0.514333 (VIOLATED) +gpio_out[11] 0.500000 0.982327 -0.482327 (VIOLATED) +mprj/output12/X 0.500000 0.982322 -0.482322 (VIOLATED) +gpio_out[3] 0.500000 0.968396 -0.468396 (VIOLATED) +mprj/output4/X 0.500000 0.968391 -0.468391 (VIOLATED) +mprj/_339_/A 0.500000 0.947274 -0.447274 (VIOLATED) +mprj/_650_/A 0.500000 0.947275 -0.447275 (VIOLATED) +mprj/_592_/A 0.500000 0.947274 -0.447274 (VIOLATED) +mprj/_642_/A 0.500000 0.947274 -0.447274 (VIOLATED) +mprj/_660_/A 0.500000 0.947274 -0.447274 (VIOLATED) +mprj/_662_/A 0.500000 0.947274 -0.447274 (VIOLATED) +mprj/_669_/A 0.500000 0.947274 -0.447274 (VIOLATED) +mprj/_670_/A 0.500000 0.947274 -0.447274 (VIOLATED) +mprj/fanout21/X 0.500000 0.947274 -0.447274 (VIOLATED) +mprj/load_slew22/A 0.500000 0.947274 -0.447274 (VIOLATED) +mprj2/_339_/A 0.500000 0.947272 -0.447272 (VIOLATED) +mprj2/_650_/A 0.500000 0.947272 -0.447272 (VIOLATED) +mprj2/_592_/A 0.500000 0.947272 -0.447271 (VIOLATED) +mprj2/_642_/A 0.500000 0.947272 -0.447271 (VIOLATED) +mprj2/_660_/A 0.500000 0.947272 -0.447271 (VIOLATED) +mprj2/_662_/A 0.500000 0.947272 -0.447271 (VIOLATED) +mprj2/_669_/A 0.500000 0.947272 -0.447271 (VIOLATED) +mprj2/_670_/A 0.500000 0.947272 -0.447271 (VIOLATED) +mprj2/fanout21/X 0.500000 0.947272 -0.447271 (VIOLATED) +mprj2/load_slew22/A 0.500000 0.947272 -0.447271 (VIOLATED) mprj/output11/A 0.500000 0.943618 -0.443618 (VIOLATED) +mprj2/output11/A 0.500000 0.943618 -0.443618 (VIOLATED) mprj/ANTENNA_output11_A/DIODE 0.500000 0.943610 -0.443610 (VIOLATED) +mprj2/ANTENNA_output11_A/DIODE 0.500000 0.943610 -0.443610 (VIOLATED) mprj/ANTENNA__590__X/DIODE 0.500000 0.938761 -0.438761 (VIOLATED) +mprj2/ANTENNA__590__X/DIODE 0.500000 0.938761 -0.438761 (VIOLATED) mprj/_590_/X 0.500000 0.938759 -0.438759 (VIOLATED) -gpio_out[2] 0.500000 0.900342 -0.400342 (VIOLATED) -mprj/output2/X 0.500000 0.900339 -0.400339 (VIOLATED) +mprj2/_590_/X 0.500000 0.938759 -0.438759 (VIOLATED) +gpio_out[2] 0.500000 0.938682 -0.438682 (VIOLATED) +mprj/output2/X 0.500000 0.938679 -0.438679 (VIOLATED) +gpio_out[12] 0.500000 0.930854 -0.430854 (VIOLATED) +mprj/output3/X 0.500000 0.930851 -0.430851 (VIOLATED) mprj/_665_/A 0.500000 0.862956 -0.362956 (VIOLATED) +mprj2/_665_/A 0.500000 0.862956 -0.362956 (VIOLATED) mprj/_615_/A 0.500000 0.862956 -0.362956 (VIOLATED) mprj/_663_/A 0.500000 0.862956 -0.362956 (VIOLATED) +mprj2/_615_/A 0.500000 0.862956 -0.362956 (VIOLATED) +mprj2/_663_/A 0.500000 0.862956 -0.362956 (VIOLATED) mprj/_614_/A 0.500000 0.862955 -0.362955 (VIOLATED) mprj/_664_/A 0.500000 0.862955 -0.362955 (VIOLATED) +mprj2/_614_/A 0.500000 0.862955 -0.362955 (VIOLATED) +mprj2/_664_/A 0.500000 0.862955 -0.362955 (VIOLATED) mprj/_610_/A 0.500000 0.862954 -0.362954 (VIOLATED) mprj/_611_/A 0.500000 0.862954 -0.362954 (VIOLATED) mprj/_612_/A 0.500000 0.862954 -0.362954 (VIOLATED) mprj/fanout17/X 0.500000 0.862954 -0.362954 (VIOLATED) mprj/max_cap18/A 0.500000 0.862954 -0.362954 (VIOLATED) +mprj2/_610_/A 0.500000 0.862954 -0.362954 (VIOLATED) +mprj2/_611_/A 0.500000 0.862954 -0.362954 (VIOLATED) +mprj2/_612_/A 0.500000 0.862954 -0.362954 (VIOLATED) +mprj2/fanout17/X 0.500000 0.862954 -0.362954 (VIOLATED) +mprj2/max_cap18/A 0.500000 0.862954 -0.362954 (VIOLATED) +gpio_dm1[29] 0.500000 0.847802 -0.347802 (VIOLATED) +gpio_inp_dis[29] 0.500000 0.847802 -0.347802 (VIOLATED) +gpio_dm2[29] 0.500000 0.847801 -0.347801 (VIOLATED) +gpio_loopback_one[29] 0.500000 0.847797 -0.347797 (VIOLATED) mprj/output4/A 0.500000 0.836446 -0.336446 (VIOLATED) +mprj2/output4/A 0.500000 0.836446 -0.336446 (VIOLATED) mprj/ANTENNA_output4_A/DIODE 0.500000 0.836440 -0.336440 (VIOLATED) +mprj2/ANTENNA_output4_A/DIODE 0.500000 0.836440 -0.336440 (VIOLATED) mprj/_386_/A 0.500000 0.833823 -0.333823 (VIOLATED) +mprj2/_386_/A 0.500000 0.833823 -0.333823 (VIOLATED) mprj/ANTENNA__386__A/DIODE 0.500000 0.833797 -0.333797 (VIOLATED) +mprj2/ANTENNA__386__A/DIODE 0.500000 0.833797 -0.333797 (VIOLATED) mprj/_568_/B 0.500000 0.833788 -0.333788 (VIOLATED) mprj/_572_/B 0.500000 0.833788 -0.333788 (VIOLATED) +mprj2/_568_/B 0.500000 0.833788 -0.333788 (VIOLATED) +mprj2/_572_/B 0.500000 0.833788 -0.333788 (VIOLATED) mprj/ANTENNA__568__B/DIODE 0.500000 0.833787 -0.333787 (VIOLATED) mprj/ANTENNA__572__B/DIODE 0.500000 0.833787 -0.333787 (VIOLATED) +mprj2/ANTENNA__568__B/DIODE 0.500000 0.833787 -0.333787 (VIOLATED) +mprj2/ANTENNA__572__B/DIODE 0.500000 0.833787 -0.333787 (VIOLATED) mprj/ANTENNA__579__A2/DIODE 0.500000 0.833784 -0.333784 (VIOLATED) +mprj2/ANTENNA__579__A2/DIODE 0.500000 0.833784 -0.333784 (VIOLATED) mprj/_579_/A2 0.500000 0.833784 -0.333784 (VIOLATED) +mprj2/_579_/A2 0.500000 0.833784 -0.333784 (VIOLATED) mprj/ANTENNA__384__Y/DIODE 0.500000 0.833781 -0.333781 (VIOLATED) +mprj2/ANTENNA__384__Y/DIODE 0.500000 0.833781 -0.333781 (VIOLATED) mprj/_384_/Y 0.500000 0.833779 -0.333779 (VIOLATED) +mprj2/_384_/Y 0.500000 0.833779 -0.333779 (VIOLATED) +gpio_dm1[27] 0.500000 0.826142 -0.326142 (VIOLATED) +gpio_inp_dis[27] 0.500000 0.826142 -0.326142 (VIOLATED) +gpio_dm2[27] 0.500000 0.826141 -0.326141 (VIOLATED) +gpio_loopback_one[27] 0.500000 0.826137 -0.326137 (VIOLATED) +gpio_dm1[28] 0.500000 0.825828 -0.325828 (VIOLATED) +gpio_inp_dis[28] 0.500000 0.825823 -0.325823 (VIOLATED) +gpio_dm2[28] 0.500000 0.825822 -0.325821 (VIOLATED) +gpio_loopback_one[28] 0.500000 0.825818 -0.325818 (VIOLATED) +gpio_dm1[24] 0.500000 0.815599 -0.315599 (VIOLATED) +gpio_inp_dis[24] 0.500000 0.815593 -0.315593 (VIOLATED) +gpio_dm2[24] 0.500000 0.815593 -0.315593 (VIOLATED) +gpio_loopback_one[24] 0.500000 0.815588 -0.315588 (VIOLATED) +gpio_dm1[33] 0.500000 0.813572 -0.313572 (VIOLATED) +gpio_inp_dis[33] 0.500000 0.813572 -0.313572 (VIOLATED) +gpio_dm2[33] 0.500000 0.813570 -0.313570 (VIOLATED) +gpio_loopback_one[33] 0.500000 0.813567 -0.313567 (VIOLATED) +gpio_dm1[26] 0.500000 0.812699 -0.312699 (VIOLATED) +gpio_inp_dis[26] 0.500000 0.812699 -0.312699 (VIOLATED) +gpio_dm2[26] 0.500000 0.812698 -0.312698 (VIOLATED) +gpio_loopback_one[26] 0.500000 0.812694 -0.312694 (VIOLATED) +gpio_dm1[25] 0.500000 0.810623 -0.310623 (VIOLATED) +gpio_inp_dis[25] 0.500000 0.810618 -0.310618 (VIOLATED) +gpio_dm2[25] 0.500000 0.810607 -0.310607 (VIOLATED) +gpio_loopback_one[25] 0.500000 0.810597 -0.310597 (VIOLATED) +gpio_dm1[34] 0.500000 0.810451 -0.310451 (VIOLATED) +gpio_inp_dis[34] 0.500000 0.810446 -0.310446 (VIOLATED) +gpio_dm2[34] 0.500000 0.810434 -0.310434 (VIOLATED) +gpio_loopback_one[34] 0.500000 0.810429 -0.310429 (VIOLATED) gpio_dm1[7] 0.500000 0.804165 -0.304165 (VIOLATED) gpio_inp_dis[7] 0.500000 0.804164 -0.304164 (VIOLATED) gpio_dm2[7] 0.500000 0.804163 -0.304163 (VIOLATED) gpio_loopback_one[7] 0.500000 0.804161 -0.304161 (VIOLATED) +gpio_dm1[32] 0.500000 0.802106 -0.302106 (VIOLATED) +gpio_inp_dis[32] 0.500000 0.802100 -0.302100 (VIOLATED) +gpio_dm2[32] 0.500000 0.802089 -0.302089 (VIOLATED) +gpio_loopback_one[32] 0.500000 0.802083 -0.302083 (VIOLATED) +gpio_dm1[30] 0.500000 0.800901 -0.300901 (VIOLATED) +gpio_inp_dis[30] 0.500000 0.800901 -0.300901 (VIOLATED) +gpio_dm2[30] 0.500000 0.800900 -0.300899 (VIOLATED) +gpio_loopback_one[30] 0.500000 0.800896 -0.300896 (VIOLATED) +gpio_dm1[2] 0.500000 0.799788 -0.299788 (VIOLATED) +gpio_inp_dis[2] 0.500000 0.799782 -0.299782 (VIOLATED) +gpio_dm2[2] 0.500000 0.799778 -0.299778 (VIOLATED) +gpio_loopback_one[2] 0.500000 0.799774 -0.299774 (VIOLATED) +gpio_dm1[31] 0.500000 0.797416 -0.297416 (VIOLATED) +gpio_inp_dis[31] 0.500000 0.797413 -0.297413 (VIOLATED) +gpio_dm2[31] 0.500000 0.797413 -0.297413 (VIOLATED) +gpio_loopback_one[31] 0.500000 0.797409 -0.297410 (VIOLATED) gpio_dm1[3] 0.500000 0.792034 -0.292034 (VIOLATED) gpio_inp_dis[3] 0.500000 0.792033 -0.292033 (VIOLATED) gpio_dm2[3] 0.500000 0.792033 -0.292033 (VIOLATED) @@ -651,42 +760,42 @@ gpio_dm1[8] 0.500000 0.791371 -0.291371 (VIOLAT gpio_inp_dis[8] 0.500000 0.791370 -0.291370 (VIOLATED) gpio_dm2[8] 0.500000 0.791370 -0.291370 (VIOLATED) gpio_loopback_one[8] 0.500000 0.791368 -0.291368 (VIOLATED) -gpio_dm1[11] 0.500000 0.790777 -0.290777 (VIOLATED) -gpio_inp_dis[11] 0.500000 0.790777 -0.290777 (VIOLATED) -gpio_dm2[11] 0.500000 0.790776 -0.290776 (VIOLATED) -gpio_loopback_one[11] 0.500000 0.790774 -0.290774 (VIOLATED) -gpio_dm1[2] 0.500000 0.790265 -0.290265 (VIOLATED) -gpio_inp_dis[2] 0.500000 0.790265 -0.290265 (VIOLATED) -gpio_dm2[2] 0.500000 0.790264 -0.290264 (VIOLATED) -gpio_loopback_one[2] 0.500000 0.790262 -0.290262 (VIOLATED) gpio_dm1[4] 0.500000 0.789348 -0.289348 (VIOLATED) gpio_inp_dis[4] 0.500000 0.789347 -0.289347 (VIOLATED) gpio_dm2[4] 0.500000 0.789347 -0.289347 (VIOLATED) gpio_loopback_one[4] 0.500000 0.789345 -0.289345 (VIOLATED) -gpio_dm1[10] 0.500000 0.786562 -0.286562 (VIOLATED) -gpio_inp_dis[10] 0.500000 0.786557 -0.286557 (VIOLATED) -gpio_dm2[10] 0.500000 0.786542 -0.286542 (VIOLATED) -gpio_loopback_one[10] 0.500000 0.786533 -0.286533 (VIOLATED) +gpio_dm1[12] 0.500000 0.786574 -0.286574 (VIOLATED) +gpio_inp_dis[12] 0.500000 0.786574 -0.286574 (VIOLATED) +gpio_dm2[12] 0.500000 0.786573 -0.286573 (VIOLATED) +gpio_loopback_one[12] 0.500000 0.786572 -0.286572 (VIOLATED) gpio_dm1[5] 0.500000 0.786331 -0.286331 (VIOLATED) gpio_inp_dis[5] 0.500000 0.786328 -0.286328 (VIOLATED) gpio_dm2[5] 0.500000 0.786325 -0.286325 (VIOLATED) gpio_loopback_one[5] 0.500000 0.786321 -0.286321 (VIOLATED) -gpio_dm1[12] 0.500000 0.785933 -0.285933 (VIOLATED) -gpio_inp_dis[12] 0.500000 0.785933 -0.285933 (VIOLATED) -gpio_dm2[12] 0.500000 0.785932 -0.285932 (VIOLATED) -gpio_loopback_one[12] 0.500000 0.785931 -0.285931 (VIOLATED) +gpio_dm1[10] 0.500000 0.785012 -0.285012 (VIOLATED) +gpio_inp_dis[10] 0.500000 0.785007 -0.285007 (VIOLATED) +gpio_dm2[10] 0.500000 0.784992 -0.284992 (VIOLATED) +gpio_loopback_one[10] 0.500000 0.784983 -0.284983 (VIOLATED) gpio_dm1[6] 0.500000 0.784676 -0.284677 (VIOLATED) gpio_inp_dis[6] 0.500000 0.784676 -0.284676 (VIOLATED) gpio_dm2[6] 0.500000 0.784675 -0.284675 (VIOLATED) gpio_loopback_one[6] 0.500000 0.784673 -0.284673 (VIOLATED) +gpio_dm1[11] 0.500000 0.781888 -0.281888 (VIOLATED) +gpio_inp_dis[11] 0.500000 0.781888 -0.281888 (VIOLATED) +gpio_dm2[11] 0.500000 0.781887 -0.281887 (VIOLATED) +gpio_loopback_one[11] 0.500000 0.781885 -0.281885 (VIOLATED) gpio_dm1[9] 0.500000 0.781398 -0.281398 (VIOLATED) gpio_inp_dis[9] 0.500000 0.781393 -0.281393 (VIOLATED) gpio_dm2[9] 0.500000 0.781383 -0.281383 (VIOLATED) gpio_loopback_one[9] 0.500000 0.781380 -0.281380 (VIOLATED) mprj/output10/A 0.500000 0.769538 -0.269538 (VIOLATED) +mprj2/output10/A 0.500000 0.769538 -0.269538 (VIOLATED) mprj/ANTENNA_output10_A/DIODE 0.500000 0.769528 -0.269528 (VIOLATED) +mprj2/ANTENNA_output10_A/DIODE 0.500000 0.769528 -0.269528 (VIOLATED) mprj/ANTENNA__589__X/DIODE 0.500000 0.763687 -0.263687 (VIOLATED) +mprj2/ANTENNA__589__X/DIODE 0.500000 0.763687 -0.263687 (VIOLATED) mprj/_589_/X 0.500000 0.763685 -0.263685 (VIOLATED) +mprj2/_589_/X 0.500000 0.763685 -0.263685 (VIOLATED) mprj/_634_/A 0.500000 0.762465 -0.262465 (VIOLATED) mprj/_635_/A 0.500000 0.762465 -0.262465 (VIOLATED) mprj/_636_/A 0.500000 0.762465 -0.262465 (VIOLATED) @@ -696,6 +805,15 @@ mprj/_640_/A 0.500000 0.762465 -0.262465 (VIOLAT mprj/_641_/A 0.500000 0.762465 -0.262465 (VIOLATED) mprj/fanout15/X 0.500000 0.762465 -0.262465 (VIOLATED) mprj/load_slew16/A 0.500000 0.762465 -0.262465 (VIOLATED) +mprj2/_634_/A 0.500000 0.762465 -0.262465 (VIOLATED) +mprj2/_635_/A 0.500000 0.762465 -0.262465 (VIOLATED) +mprj2/_636_/A 0.500000 0.762465 -0.262465 (VIOLATED) +mprj2/_638_/A 0.500000 0.762465 -0.262465 (VIOLATED) +mprj2/_639_/A 0.500000 0.762465 -0.262465 (VIOLATED) +mprj2/_640_/A 0.500000 0.762465 -0.262465 (VIOLATED) +mprj2/_641_/A 0.500000 0.762465 -0.262465 (VIOLATED) +mprj2/fanout15/X 0.500000 0.762465 -0.262465 (VIOLATED) +mprj2/load_slew16/A 0.500000 0.762465 -0.262465 (VIOLATED) mprj/_593_/A 0.500000 0.744458 -0.244458 (VIOLATED) mprj/_594_/A 0.500000 0.744458 -0.244458 (VIOLATED) mprj/_595_/A 0.500000 0.744458 -0.244458 (VIOLATED) @@ -704,31 +822,64 @@ mprj/_597_/A 0.500000 0.744458 -0.244458 (VIOLAT mprj/_598_/A 0.500000 0.744458 -0.244458 (VIOLATED) mprj/fanout23/X 0.500000 0.744458 -0.244458 (VIOLATED) mprj/wire24/A 0.500000 0.744458 -0.244458 (VIOLATED) -mprj/_652_/A 0.500000 0.695799 -0.195799 (VIOLATED) -mprj/_653_/A 0.500000 0.695799 -0.195799 (VIOLATED) -mprj/_655_/A 0.500000 0.695799 -0.195799 (VIOLATED) -mprj/load_slew26/A 0.500000 0.695799 -0.195799 (VIOLATED) -mprj/_656_/A 0.500000 0.695798 -0.195798 (VIOLATED) -mprj/_658_/A 0.500000 0.695798 -0.195798 (VIOLATED) -mprj/_659_/A 0.500000 0.695798 -0.195798 (VIOLATED) -mprj/fanout21/A 0.500000 0.695798 -0.195798 (VIOLATED) -mprj/fanout25/X 0.500000 0.695798 -0.195798 (VIOLATED) +mprj2/_593_/A 0.500000 0.744458 -0.244458 (VIOLATED) +mprj2/_594_/A 0.500000 0.744458 -0.244458 (VIOLATED) +mprj2/_595_/A 0.500000 0.744458 -0.244458 (VIOLATED) +mprj2/_596_/A 0.500000 0.744458 -0.244458 (VIOLATED) +mprj2/_597_/A 0.500000 0.744458 -0.244458 (VIOLATED) +mprj2/_598_/A 0.500000 0.744458 -0.244458 (VIOLATED) +mprj2/fanout23/X 0.500000 0.744458 -0.244458 (VIOLATED) +mprj2/wire24/A 0.500000 0.744458 -0.244458 (VIOLATED) +mprj/_652_/A 0.500000 0.695798 -0.195798 (VIOLATED) +mprj/_653_/A 0.500000 0.695798 -0.195798 (VIOLATED) +mprj/_655_/A 0.500000 0.695798 -0.195798 (VIOLATED) +mprj/load_slew26/A 0.500000 0.695798 -0.195798 (VIOLATED) +mprj/_656_/A 0.500000 0.695797 -0.195797 (VIOLATED) +mprj/_658_/A 0.500000 0.695797 -0.195797 (VIOLATED) +mprj/_659_/A 0.500000 0.695797 -0.195797 (VIOLATED) +mprj/fanout21/A 0.500000 0.695797 -0.195797 (VIOLATED) +mprj/fanout25/X 0.500000 0.695797 -0.195797 (VIOLATED) +mprj2/_652_/A 0.500000 0.695797 -0.195797 (VIOLATED) +mprj2/_653_/A 0.500000 0.695796 -0.195796 (VIOLATED) +mprj2/_655_/A 0.500000 0.695796 -0.195796 (VIOLATED) +mprj2/load_slew26/A 0.500000 0.695796 -0.195796 (VIOLATED) +mprj2/_656_/A 0.500000 0.695795 -0.195795 (VIOLATED) +mprj2/_658_/A 0.500000 0.695795 -0.195795 (VIOLATED) +mprj2/_659_/A 0.500000 0.695795 -0.195795 (VIOLATED) +mprj2/fanout21/A 0.500000 0.695795 -0.195795 (VIOLATED) +mprj2/fanout25/X 0.500000 0.695795 -0.195795 (VIOLATED) mprj/wire13/A 0.500000 0.657331 -0.157331 (VIOLATED) +mprj2/wire13/A 0.500000 0.657331 -0.157331 (VIOLATED) mprj/ANTENNA_wire13_A/DIODE 0.500000 0.657324 -0.157324 (VIOLATED) +mprj2/ANTENNA_wire13_A/DIODE 0.500000 0.657324 -0.157324 (VIOLATED) mprj/ANTENNA__591__Y/DIODE 0.500000 0.656989 -0.156988 (VIOLATED) +mprj2/ANTENNA__591__Y/DIODE 0.500000 0.656989 -0.156988 (VIOLATED) mprj/_591_/Y 0.500000 0.656987 -0.156987 (VIOLATED) +mprj2/_591_/Y 0.500000 0.656987 -0.156987 (VIOLATED) mprj/output5/A 0.500000 0.644293 -0.144293 (VIOLATED) +mprj2/output5/A 0.500000 0.644293 -0.144293 (VIOLATED) mprj/ANTENNA_output5_A/DIODE 0.500000 0.644289 -0.144289 (VIOLATED) +mprj2/ANTENNA_output5_A/DIODE 0.500000 0.644289 -0.144289 (VIOLATED) mprj/_386_/B 0.500000 0.643402 -0.143402 (VIOLATED) +mprj2/_386_/B 0.500000 0.643402 -0.143402 (VIOLATED) mprj/ANTENNA__386__B/DIODE 0.500000 0.643385 -0.143385 (VIOLATED) +mprj2/ANTENNA__386__B/DIODE 0.500000 0.643385 -0.143385 (VIOLATED) mprj/_580_/A2 0.500000 0.643381 -0.143381 (VIOLATED) +mprj2/_580_/A2 0.500000 0.643381 -0.143381 (VIOLATED) mprj/_572_/C 0.500000 0.643381 -0.143381 (VIOLATED) +mprj2/_572_/C 0.500000 0.643381 -0.143381 (VIOLATED) mprj/ANTENNA__580__A2/DIODE 0.500000 0.643380 -0.143380 (VIOLATED) +mprj2/ANTENNA__580__A2/DIODE 0.500000 0.643380 -0.143380 (VIOLATED) mprj/ANTENNA__572__C/DIODE 0.500000 0.643380 -0.143380 (VIOLATED) +mprj2/ANTENNA__572__C/DIODE 0.500000 0.643380 -0.143380 (VIOLATED) mprj/ANTENNA__568__C/DIODE 0.500000 0.643380 -0.143380 (VIOLATED) mprj/_568_/C 0.500000 0.643380 -0.143380 (VIOLATED) +mprj2/ANTENNA__568__C/DIODE 0.500000 0.643380 -0.143380 (VIOLATED) +mprj2/_568_/C 0.500000 0.643380 -0.143380 (VIOLATED) mprj/ANTENNA__385__Y/DIODE 0.500000 0.643376 -0.143376 (VIOLATED) +mprj2/ANTENNA__385__Y/DIODE 0.500000 0.643376 -0.143376 (VIOLATED) mprj/_385_/Y 0.500000 0.643374 -0.143374 (VIOLATED) +mprj2/_385_/Y 0.500000 0.643374 -0.143374 (VIOLATED) gpio_inp_dis[15] 0.500000 0.559718 -0.059718 (VIOLATED) gpio_oeb[15] 0.500000 0.559717 -0.059717 (VIOLATED) gpio_loopback_one[15] 0.500000 0.559715 -0.059715 (VIOLATED) @@ -744,63 +895,30 @@ gpio_loopback_one[20] 0.500000 0.556962 -0.056962 (VIOLAT gpio_inp_dis[22] 0.500000 0.555612 -0.055612 (VIOLATED) gpio_oeb[22] 0.500000 0.555611 -0.055611 (VIOLATED) gpio_loopback_one[22] 0.500000 0.555610 -0.055610 (VIOLATED) -gpio_inp_dis[27] 0.500000 0.548988 -0.048988 (VIOLATED) -gpio_oeb[27] 0.500000 0.548986 -0.048986 (VIOLATED) -gpio_loopback_one[27] 0.500000 0.548985 -0.048985 (VIOLATED) gpio_inp_dis[23] 0.500000 0.548811 -0.048811 (VIOLATED) gpio_oeb[23] 0.500000 0.548807 -0.048807 (VIOLATED) gpio_loopback_one[23] 0.500000 0.548804 -0.048804 (VIOLATED) gpio_inp_dis[37] 0.500000 0.548618 -0.048618 (VIOLATED) gpio_oeb[37] 0.500000 0.548617 -0.048617 (VIOLATED) gpio_loopback_one[37] 0.500000 0.548616 -0.048616 (VIOLATED) +gpio_inp_dis[35] 0.500000 0.547383 -0.047383 (VIOLATED) +gpio_oeb[35] 0.500000 0.547382 -0.047382 (VIOLATED) +gpio_loopback_one[35] 0.500000 0.547381 -0.047381 (VIOLATED) gpio_inp_dis[36] 0.500000 0.546450 -0.046450 (VIOLATED) gpio_oeb[36] 0.500000 0.546443 -0.046443 (VIOLATED) gpio_loopback_one[36] 0.500000 0.546430 -0.046430 (VIOLATED) -gpio_inp_dis[25] 0.500000 0.545896 -0.045896 (VIOLATED) -gpio_oeb[25] 0.500000 0.545895 -0.045895 (VIOLATED) -gpio_loopback_one[25] 0.500000 0.545894 -0.045894 (VIOLATED) -gpio_inp_dis[30] 0.500000 0.544668 -0.044668 (VIOLATED) -gpio_oeb[30] 0.500000 0.544665 -0.044665 (VIOLATED) -gpio_loopback_one[30] 0.500000 0.544664 -0.044664 (VIOLATED) -gpio_inp_dis[32] 0.500000 0.544591 -0.044591 (VIOLATED) -gpio_oeb[32] 0.500000 0.544590 -0.044590 (VIOLATED) -gpio_loopback_one[32] 0.500000 0.544589 -0.044589 (VIOLATED) -gpio_inp_dis[35] 0.500000 0.543924 -0.043924 (VIOLATED) -gpio_oeb[35] 0.500000 0.543923 -0.043923 (VIOLATED) -gpio_loopback_one[35] 0.500000 0.543922 -0.043922 (VIOLATED) gpio_inp_dis[18] 0.500000 0.543401 -0.043401 (VIOLATED) gpio_oeb[18] 0.500000 0.543397 -0.043397 (VIOLATED) gpio_loopback_one[18] 0.500000 0.543395 -0.043395 (VIOLATED) -gpio_inp_dis[31] 0.500000 0.542154 -0.042154 (VIOLATED) -gpio_oeb[31] 0.500000 0.542153 -0.042153 (VIOLATED) -gpio_loopback_one[31] 0.500000 0.542152 -0.042152 (VIOLATED) -gpio_inp_dis[34] 0.500000 0.540513 -0.040513 (VIOLATED) -gpio_oeb[34] 0.500000 0.540512 -0.040512 (VIOLATED) -gpio_loopback_one[34] 0.500000 0.540510 -0.040510 (VIOLATED) -gpio_oeb[33] 0.500000 0.540436 -0.040436 (VIOLATED) -gpio_inp_dis[33] 0.500000 0.540435 -0.040435 (VIOLATED) -gpio_loopback_one[33] 0.500000 0.540433 -0.040433 (VIOLATED) gpio_inp_dis[17] 0.500000 0.540341 -0.040341 (VIOLATED) gpio_oeb[17] 0.500000 0.540338 -0.040338 (VIOLATED) gpio_loopback_one[17] 0.500000 0.540336 -0.040336 (VIOLATED) gpio_inp_dis[16] 0.500000 0.540271 -0.040271 (VIOLATED) gpio_oeb[16] 0.500000 0.540270 -0.040270 (VIOLATED) gpio_loopback_one[16] 0.500000 0.540268 -0.040268 (VIOLATED) -gpio_inp_dis[26] 0.500000 0.540021 -0.040021 (VIOLATED) -gpio_oeb[26] 0.500000 0.540017 -0.040017 (VIOLATED) -gpio_loopback_one[26] 0.500000 0.540016 -0.040016 (VIOLATED) -gpio_inp_dis[29] 0.500000 0.538988 -0.038988 (VIOLATED) -gpio_oeb[29] 0.500000 0.538975 -0.038975 (VIOLATED) -gpio_loopback_one[29] 0.500000 0.538971 -0.038971 (VIOLATED) gpio_dm0[0] 0.500000 0.538263 -0.038264 (VIOLATED) gpio_oeb[0] 0.500000 0.538253 -0.038253 (VIOLATED) gpio_loopback_one[0] 0.500000 0.538247 -0.038247 (VIOLATED) -gpio_inp_dis[28] 0.500000 0.536826 -0.036826 (VIOLATED) -gpio_oeb[28] 0.500000 0.536825 -0.036825 (VIOLATED) -gpio_loopback_one[28] 0.500000 0.536824 -0.036824 (VIOLATED) -gpio_inp_dis[24] 0.500000 0.535260 -0.035260 (VIOLATED) -gpio_oeb[24] 0.500000 0.535259 -0.035259 (VIOLATED) -gpio_loopback_one[24] 0.500000 0.535258 -0.035258 (VIOLATED) gpio_inp_dis[38] 0.500000 0.534230 -0.034230 (VIOLATED) gpio_loopback_one[38] 0.500000 0.534229 -0.034229 (VIOLATED) gpio_oeb[38] 0.500000 0.534229 -0.034229 (VIOLATED) @@ -826,19 +944,28 @@ gpio_inp_dis[41] 0.500000 0.521934 -0.021934 (VIOLAT gpio_oeb[41] 0.500000 0.521933 -0.021933 (VIOLATED) gpio_loopback_one[41] 0.500000 0.521931 -0.021931 (VIOLATED) mprj/output9/A 0.500000 0.508728 -0.008728 (VIOLATED) +mprj2/output9/A 0.500000 0.508728 -0.008728 (VIOLATED) mprj/ANTENNA_output9_A/DIODE 0.500000 0.508722 -0.008722 (VIOLATED) +mprj2/ANTENNA_output9_A/DIODE 0.500000 0.508722 -0.008722 (VIOLATED) mprj/ANTENNA__586__X/DIODE 0.500000 0.507596 -0.007596 (VIOLATED) +mprj2/ANTENNA__586__X/DIODE 0.500000 0.507596 -0.007596 (VIOLATED) mprj/_586_/X 0.500000 0.507595 -0.007595 (VIOLATED) +mprj2/_586_/X 0.500000 0.507595 -0.007595 (VIOLATED) max fanout Pin Limit Fanout Slack --------------------------------------------------------- mprj/wire20/X 10 19 -9 (VIOLATED) +mprj2/wire20/X 10 19 -9 (VIOLATED) mprj/clkbuf_0_wb_clk_i/X 10 17 -7 (VIOLATED) +mprj2/clkbuf_0_wb_clk_i/X 10 17 -7 (VIOLATED) mprj/load_slew26/X 10 15 -5 (VIOLATED) +mprj2/load_slew26/X 10 15 -5 (VIOLATED) mprj/clkbuf_3_6_0_wb_clk_i/X 10 12 -2 (VIOLATED) mprj/clkbuf_3_7_0_wb_clk_i/X 10 12 -2 (VIOLATED) +mprj2/clkbuf_3_6_0_wb_clk_i/X 10 12 -2 (VIOLATED) +mprj2/clkbuf_3_7_0_wb_clk_i/X 10 12 -2 (VIOLATED) mprj/_384_/Y 10 11 (VIOLATED) mprj/_385_/Y 10 11 (VIOLATED) mprj/_564_/X 10 11 (VIOLATED) @@ -848,36 +975,39 @@ mprj/clkbuf_3_2_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_3_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_4_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_5_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/_384_/Y 10 11 (VIOLATED) +mprj2/_385_/Y 10 11 (VIOLATED) +mprj2/_564_/X 10 11 (VIOLATED) +mprj2/clkbuf_3_0_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_1_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_2_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_3_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_4_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_5_0_wb_clk_i/X 10 11 (VIOLATED) max capacitance Pin Limit Cap Slack ------------------------------------------------------------------------ -gpio_loopback_zero[35] 0.200000 0.381860 -0.181860 (VIOLATED) +gpio_in[0] 0.200000 0.644134 -0.444134 (VIOLATED) +mprj2/output2/X 0.094309 0.496588 -0.402279 (VIOLATED) +mprj2/output4/X 0.094309 0.455360 -0.361051 (VIOLATED) +mprj2/output5/X 0.094309 0.379003 -0.284694 (VIOLATED) +mprj2/output6/X 0.094309 0.289499 -0.195190 (VIOLATED) +gpio_loopback_zero[35] 0.200000 0.382689 -0.182689 (VIOLATED) gpio_loopback_zero[19] 0.200000 0.381706 -0.181706 (VIOLATED) gpio_loopback_zero[15] 0.200000 0.381694 -0.181694 (VIOLATED) gpio_loopback_zero[21] 0.200000 0.381656 -0.181656 (VIOLATED) gpio_loopback_zero[22] 0.200000 0.381448 -0.181448 (VIOLATED) gpio_loopback_zero[20] 0.200000 0.381283 -0.181283 (VIOLATED) -gpio_loopback_zero[32] 0.200000 0.381222 -0.181222 (VIOLATED) gpio_loopback_zero[37] 0.200000 0.381189 -0.181189 (VIOLATED) -gpio_loopback_zero[26] 0.200000 0.381086 -0.181086 (VIOLATED) -gpio_loopback_zero[25] 0.200000 0.381077 -0.181077 (VIOLATED) gpio_loopback_zero[39] 0.200000 0.380944 -0.180944 (VIOLATED) -gpio_loopback_zero[27] 0.200000 0.380910 -0.180909 (VIOLATED) -gpio_loopback_zero[36] 0.200000 0.380800 -0.180800 (VIOLATED) -gpio_loopback_zero[29] 0.200000 0.380732 -0.180732 (VIOLATED) -gpio_loopback_zero[34] 0.200000 0.380335 -0.180335 (VIOLATED) +gpio_loopback_zero[36] 0.200000 0.380920 -0.180920 (VIOLATED) gpio_loopback_zero[42] 0.200000 0.380306 -0.180306 (VIOLATED) gpio_loopback_zero[23] 0.200000 0.380290 -0.180290 (VIOLATED) -gpio_loopback_zero[31] 0.200000 0.380260 -0.180260 (VIOLATED) -gpio_loopback_zero[30] 0.200000 0.380152 -0.180152 (VIOLATED) -gpio_loopback_zero[28] 0.200000 0.379898 -0.179898 (VIOLATED) gpio_loopback_zero[0] 0.200000 0.379867 -0.179867 (VIOLATED) gpio_loopback_zero[38] 0.200000 0.379677 -0.179677 (VIOLATED) gpio_loopback_zero[18] 0.200000 0.379645 -0.179645 (VIOLATED) -gpio_loopback_zero[33] 0.200000 0.379547 -0.179547 (VIOLATED) -gpio_loopback_zero[24] 0.200000 0.379475 -0.179475 (VIOLATED) gpio_loopback_zero[43] 0.200000 0.379270 -0.179270 (VIOLATED) gpio_loopback_zero[17] 0.200000 0.379060 -0.179060 (VIOLATED) gpio_loopback_zero[16] 0.200000 0.378937 -0.178937 (VIOLATED) @@ -885,25 +1015,43 @@ gpio_loopback_zero[41] 0.200000 0.378794 -0.178794 (VIOLAT gpio_loopback_zero[40] 0.200000 0.378716 -0.178716 (VIOLATED) gpio_loopback_zero[14] 0.200000 0.378413 -0.178413 (VIOLATED) gpio_loopback_zero[13] 0.200000 0.377842 -0.177842 (VIOLATED) -gpio_loopback_zero[11] 0.200000 0.315022 -0.115022 (VIOLATED) -gpio_loopback_zero[12] 0.200000 0.314907 -0.114907 (VIOLATED) +mprj2/output3/X 0.094309 0.246632 -0.152323 (VIOLATED) +gpio_in[1] 0.200000 0.348963 -0.148963 (VIOLATED) +mprj2/output12/X 0.094309 0.219838 -0.125529 (VIOLATED) +gpio_loopback_zero[31] 0.200000 0.322913 -0.122913 (VIOLATED) +gpio_loopback_zero[26] 0.200000 0.319790 -0.119790 (VIOLATED) +gpio_loopback_zero[29] 0.200000 0.319433 -0.119433 (VIOLATED) +gpio_loopback_zero[25] 0.200000 0.319178 -0.119178 (VIOLATED) +gpio_loopback_zero[28] 0.200000 0.318314 -0.118314 (VIOLATED) +mprj2/output7/X 0.094309 0.212550 -0.118241 (VIOLATED) +gpio_loopback_zero[33] 0.200000 0.317896 -0.117896 (VIOLATED) +gpio_loopback_zero[27] 0.200000 0.317475 -0.117475 (VIOLATED) +gpio_loopback_zero[32] 0.200000 0.317222 -0.117222 (VIOLATED) +gpio_loopback_zero[24] 0.200000 0.315538 -0.115538 (VIOLATED) +gpio_loopback_zero[34] 0.200000 0.315122 -0.115122 (VIOLATED) +gpio_loopback_zero[30] 0.200000 0.314820 -0.114820 (VIOLATED) +gpio_loopback_zero[2] 0.200000 0.314549 -0.114549 (VIOLATED) gpio_loopback_zero[9] 0.200000 0.313906 -0.113906 (VIOLATED) gpio_loopback_zero[3] 0.200000 0.313798 -0.113798 (VIOLATED) -gpio_loopback_zero[10] 0.200000 0.313232 -0.113232 (VIOLATED) -gpio_loopback_zero[8] 0.200000 0.313160 -0.113160 (VIOLATED) +gpio_loopback_zero[8] 0.200000 0.313051 -0.113051 (VIOLATED) +gpio_loopback_zero[10] 0.200000 0.313043 -0.113043 (VIOLATED) gpio_loopback_zero[4] 0.200000 0.312854 -0.112854 (VIOLATED) -gpio_loopback_zero[2] 0.200000 0.312578 -0.112578 (VIOLATED) +gpio_loopback_zero[12] 0.200000 0.312726 -0.112726 (VIOLATED) gpio_loopback_zero[7] 0.200000 0.312538 -0.112538 (VIOLATED) gpio_loopback_zero[5] 0.200000 0.312042 -0.112042 (VIOLATED) gpio_loopback_zero[6] 0.200000 0.311785 -0.111785 (VIOLATED) gpio_loopback_zero[1] 0.200000 0.311766 -0.111766 (VIOLATED) +gpio_loopback_zero[11] 0.200000 0.310668 -0.110668 (VIOLATED) +mprj2/output11/X 0.094309 0.162949 -0.068640 (VIOLATED) +mprj2/output8/X 0.094309 0.156857 -0.062548 (VIOLATED) +mprj2/output10/X 0.094309 0.096020 -0.001711 (VIOLATED) =========================================================================== report_parasitic_annotation -report_unannotated ============================================================================ -Found 217 unannotated drivers. +Found 223 unannotated drivers. analog_io[0] analog_io[10] analog_io[11] @@ -1121,18 +1269,24 @@ Found 217 unannotated drivers. mprj/clkload3/X mprj/clkload4/X mprj/clkload5/X + mprj2/clkload0/X + mprj2/clkload1/X + mprj2/clkload2/X + mprj2/clkload3/X + mprj2/clkload4/X + mprj2/clkload5/X Found 0 partially unannotated drivers. =========================================================================== -max slew violation count 778 -max fanout violation count 14 -max cap violation count 44 +max slew violation count 900 +max fanout violation count 28 +max cap violation count 56 ============================================================================ =========================================================================== check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks =========================================================================== -Warning: There are 84 unclocked register/latch pins. +Warning: There are 168 unclocked register/latch pins. mprj/_675_/CLK mprj/_676_/CLK mprj/_677_/CLK @@ -1217,7 +1371,91 @@ Warning: There are 84 unclocked register/latch pins. mprj/_756_/CLK mprj/_757_/CLK mprj/_758_/CLK -Warning: There are 183 unconstrained endpoints. + mprj2/_675_/CLK + mprj2/_676_/CLK + mprj2/_677_/CLK + mprj2/_678_/CLK + mprj2/_679_/CLK + mprj2/_680_/CLK + mprj2/_681_/CLK + mprj2/_682_/CLK + mprj2/_683_/CLK + mprj2/_684_/CLK + mprj2/_685_/CLK + mprj2/_686_/CLK + mprj2/_687_/CLK + mprj2/_688_/CLK + mprj2/_689_/CLK + mprj2/_690_/CLK + mprj2/_691_/CLK + mprj2/_692_/CLK + mprj2/_693_/CLK + mprj2/_694_/CLK + mprj2/_695_/CLK + mprj2/_696_/CLK + mprj2/_697_/CLK + mprj2/_698_/CLK + mprj2/_699_/CLK + mprj2/_700_/CLK + mprj2/_701_/CLK + mprj2/_702_/CLK + mprj2/_703_/CLK + mprj2/_704_/CLK + mprj2/_705_/CLK + mprj2/_706_/CLK + mprj2/_707_/CLK + mprj2/_708_/CLK + mprj2/_709_/CLK + mprj2/_710_/CLK + mprj2/_711_/CLK + mprj2/_712_/CLK + mprj2/_713_/CLK + mprj2/_714_/CLK + mprj2/_715_/CLK + mprj2/_716_/CLK + mprj2/_717_/CLK + mprj2/_718_/CLK + mprj2/_719_/CLK + mprj2/_720_/CLK + mprj2/_721_/CLK + mprj2/_722_/CLK + mprj2/_723_/CLK + mprj2/_724_/CLK + mprj2/_725_/CLK + mprj2/_726_/CLK + mprj2/_727_/CLK + mprj2/_728_/CLK + mprj2/_729_/CLK + mprj2/_730_/CLK + mprj2/_731_/CLK + mprj2/_732_/CLK + mprj2/_733_/CLK + mprj2/_734_/CLK + mprj2/_735_/CLK + mprj2/_736_/CLK + mprj2/_737_/CLK + mprj2/_738_/CLK + mprj2/_739_/CLK + mprj2/_740_/CLK + mprj2/_741_/CLK + mprj2/_742_/CLK + mprj2/_743_/CLK + mprj2/_744_/CLK + mprj2/_745_/CLK + mprj2/_746_/CLK + mprj2/_747_/CLK + mprj2/_748_/CLK + mprj2/_749_/CLK + mprj2/_750_/CLK + mprj2/_751_/CLK + mprj2/_752_/CLK + mprj2/_753_/CLK + mprj2/_754_/CLK + mprj2/_755_/CLK + mprj2/_756_/CLK + mprj2/_757_/CLK + mprj2/_758_/CLK +Warning: There are 278 unconstrained endpoints. analog_io[0] analog_io[10] analog_io[11] @@ -1309,7 +1547,18 @@ Warning: There are 183 unconstrained endpoints. gpio_out[10] gpio_out[11] gpio_out[12] + gpio_out[24] + gpio_out[25] + gpio_out[26] + gpio_out[27] + gpio_out[28] + gpio_out[29] gpio_out[2] + gpio_out[30] + gpio_out[31] + gpio_out[32] + gpio_out[33] + gpio_out[34] gpio_out[3] gpio_out[4] gpio_out[5] @@ -1401,3 +1650,87 @@ Warning: There are 183 unconstrained endpoints. mprj/_756_/D mprj/_757_/D mprj/_758_/D + mprj2/_675_/D + mprj2/_676_/D + mprj2/_677_/D + mprj2/_678_/D + mprj2/_679_/D + mprj2/_680_/D + mprj2/_681_/D + mprj2/_682_/D + mprj2/_683_/D + mprj2/_684_/D + mprj2/_685_/D + mprj2/_686_/D + mprj2/_687_/D + mprj2/_688_/D + mprj2/_689_/D + mprj2/_690_/D + mprj2/_691_/D + mprj2/_692_/D + mprj2/_693_/D + mprj2/_694_/D + mprj2/_695_/D + mprj2/_696_/D + mprj2/_697_/D + mprj2/_698_/D + mprj2/_699_/D + mprj2/_700_/D + mprj2/_701_/D + mprj2/_702_/D + mprj2/_703_/D + mprj2/_704_/D + mprj2/_705_/D + mprj2/_706_/D + mprj2/_707_/D + mprj2/_708_/D + mprj2/_709_/D + mprj2/_710_/D + mprj2/_711_/D + mprj2/_712_/D + mprj2/_713_/D + mprj2/_714_/D + mprj2/_715_/D + mprj2/_716_/D + mprj2/_717_/D + mprj2/_718_/D + mprj2/_719_/D + mprj2/_720_/D + mprj2/_721_/D + mprj2/_722_/D + mprj2/_723_/D + mprj2/_724_/D + mprj2/_725_/D + mprj2/_726_/D + mprj2/_727_/D + mprj2/_728_/D + mprj2/_729_/D + mprj2/_730_/D + mprj2/_731_/D + mprj2/_732_/D + mprj2/_733_/D + mprj2/_734_/D + mprj2/_735_/D + mprj2/_736_/D + mprj2/_737_/D + mprj2/_738_/D + mprj2/_739_/D + mprj2/_740_/D + mprj2/_741_/D + mprj2/_742_/D + mprj2/_743_/D + mprj2/_744_/D + mprj2/_745_/D + mprj2/_746_/D + mprj2/_747_/D + mprj2/_748_/D + mprj2/_749_/D + mprj2/_750_/D + mprj2/_751_/D + mprj2/_752_/D + mprj2/_753_/D + mprj2/_754_/D + mprj2/_755_/D + mprj2/_756_/D + mprj2/_757_/D + mprj2/_758_/D diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ss_100C_1v60/clock.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ss_100C_1v60/clock.rpt index b53fba8..873a0e6 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ss_100C_1v60/clock.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ss_100C_1v60/clock.rpt @@ -19,20 +19,20 @@ Clock __VIRTUAL_CLK__ rise -> rise min max 0.000000 0.000000 source latency -3.880650 network latency mprj/_713_/CLK - 4.084083 network latency mprj/_683_/CLK +6.671310 network latency mprj/_713_/CLK + 7.186102 network latency mprj2/_683_/CLK --------------- -3.880650 4.084083 latency - 0.203433 skew +6.671310 7.186102 latency + 0.514792 skew rise -> fall min max 0.000000 0.000000 source latency -3.455468 network latency mprj/_713_/CLK - 3.612646 network latency mprj/_683_/CLK +5.339101 network latency mprj/_713_/CLK + 5.712350 network latency mprj2/_683_/CLK --------------- -3.455468 3.612646 latency - 0.157178 skew +5.339101 5.712350 latency + 0.373249 skew diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ss_100C_1v60/max.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ss_100C_1v60/max.rpt index 7dd9a9b..c556270 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ss_100C_1v60/max.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ss_100C_1v60/max.rpt @@ -4,8 +4,8 @@ report_checks -path_delay max (Setup) ============================================================================ ======================= nom_ss_100C_1v60 Corner =================================== -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14,10 +14,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 2.699436 2.007283 4.007284 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.699895 0.000000 4.007284 ^ gpio_slow_sel[25] (out) - 4.007284 data arrival time + 11 0.382689 2.706713 2.008815 4.008815 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.706760 0.000000 4.008815 ^ gpio_slow_sel[35] (out) + 4.008815 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -27,13 +27,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.007284 data arrival time + -4.008815 data arrival time --------------------------------------------------------------------------------------------- - 3.742717 slack (MET) + 3.741185 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -42,10 +42,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 2.699436 2.007228 4.007228 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.699893 0.000000 4.007228 ^ gpio_dm1[25] (out) - 4.007228 data arrival time + 11 0.382689 2.706713 2.008761 4.008761 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.706760 0.000000 4.008761 ^ gpio_dm1[35] (out) + 4.008761 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -55,13 +55,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.007228 data arrival time + -4.008761 data arrival time --------------------------------------------------------------------------------------------- - 3.742772 slack (MET) + 3.741239 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -70,10 +70,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 2.699436 2.007139 4.007139 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.699890 0.000000 4.007139 ^ gpio_analog_en[25] (out) - 4.007139 data arrival time + 11 0.382689 2.706713 2.008700 4.008700 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.706759 0.000000 4.008700 ^ gpio_analog_en[35] (out) + 4.008700 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -83,13 +83,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.007139 data arrival time + -4.008700 data arrival time --------------------------------------------------------------------------------------------- - 3.742861 slack (MET) + 3.741300 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -98,10 +98,150 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 2.699436 2.007077 4.007077 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.699889 0.000000 4.007077 ^ gpio_dm0[25] (out) - 4.007077 data arrival time + 11 0.382689 2.706713 2.008125 4.008125 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.706754 0.000000 4.008125 ^ gpio_dm0[35] (out) + 4.008125 data arrival time + + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 10.000000 clock network delay (ideal) + -0.250000 9.750000 clock uncertainty + 0.000000 9.750000 clock reconvergence pessimism + -2.000000 7.750000 output external delay + 7.750000 data required time +--------------------------------------------------------------------------------------------- + 7.750000 data required time + -4.008125 data arrival time +--------------------------------------------------------------------------------------------- + 3.741875 slack (MET) + + +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ +Path Type: max + +Fanout Cap Slew Delay Time Description +--------------------------------------------------------------------------------------------- + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 11 0.382689 2.706713 2.007996 4.007996 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.706753 0.000000 4.007996 ^ gpio_analog_pol[35] (out) + 4.007996 data arrival time + + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 10.000000 clock network delay (ideal) + -0.250000 9.750000 clock uncertainty + 0.000000 9.750000 clock reconvergence pessimism + -2.000000 7.750000 output external delay + 7.750000 data required time +--------------------------------------------------------------------------------------------- + 7.750000 data required time + -4.007996 data arrival time +--------------------------------------------------------------------------------------------- + 3.742004 slack (MET) + + +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ +Path Type: max + +Fanout Cap Slew Delay Time Description +--------------------------------------------------------------------------------------------- + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 11 0.382689 2.706713 2.007027 4.007027 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.706745 0.000000 4.007027 ^ gpio_analog_sel[35] (out) + 4.007027 data arrival time + + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 10.000000 clock network delay (ideal) + -0.250000 9.750000 clock uncertainty + 0.000000 9.750000 clock reconvergence pessimism + -2.000000 7.750000 output external delay + 7.750000 data required time +--------------------------------------------------------------------------------------------- + 7.750000 data required time + -4.007027 data arrival time +--------------------------------------------------------------------------------------------- + 3.742973 slack (MET) + + +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ +Path Type: max + +Fanout Cap Slew Delay Time Description +--------------------------------------------------------------------------------------------- + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 11 0.382689 2.706713 2.006907 4.006907 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.706744 0.000000 4.006907 ^ gpio_dm2[35] (out) + 4.006907 data arrival time + + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 10.000000 clock network delay (ideal) + -0.250000 9.750000 clock uncertainty + 0.000000 9.750000 clock reconvergence pessimism + -2.000000 7.750000 output external delay + 7.750000 data required time +--------------------------------------------------------------------------------------------- + 7.750000 data required time + -4.006907 data arrival time +--------------------------------------------------------------------------------------------- + 3.743093 slack (MET) + + +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ +Path Type: max + +Fanout Cap Slew Delay Time Description +--------------------------------------------------------------------------------------------- + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 11 0.382689 2.706713 2.006768 4.006768 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.706743 0.000000 4.006768 ^ gpio_holdover[35] (out) + 4.006768 data arrival time + + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 10.000000 clock network delay (ideal) + -0.250000 9.750000 clock uncertainty + 0.000000 9.750000 clock reconvergence pessimism + -2.000000 7.750000 output external delay + 7.750000 data required time +--------------------------------------------------------------------------------------------- + 7.750000 data required time + -4.006768 data arrival time +--------------------------------------------------------------------------------------------- + 3.743232 slack (MET) + + +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ +Path Type: max + +Fanout Cap Slew Delay Time Description +--------------------------------------------------------------------------------------------- + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 11 0.382689 2.706713 2.006630 4.006630 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.706742 0.000000 4.006630 ^ gpio_out[35] (out) + 4.006630 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -111,9 +251,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.007077 data arrival time + -4.006630 data arrival time --------------------------------------------------------------------------------------------- - 3.742923 slack (MET) + 3.743370 slack (MET) Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) @@ -200,34 +340,6 @@ Fanout Cap Slew Delay Time Description 3.743604 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381077 2.699436 2.006392 4.006392 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.699868 0.000000 4.006392 ^ gpio_analog_pol[25] (out) - 4.006392 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -4.006392 data arrival time ---------------------------------------------------------------------------------------------- - 3.743608 slack (MET) - - Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_dm1[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -312,6 +424,34 @@ Fanout Cap Slew Delay Time Description 3.743766 slack (MET) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ +Path Type: max + +Fanout Cap Slew Delay Time Description +--------------------------------------------------------------------------------------------- + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 11 0.382689 2.706713 2.006144 4.006144 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 2.706738 0.000000 4.006144 ^ gpio_vtrip_sel[35] (out) + 4.006144 data arrival time + + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 10.000000 clock network delay (ideal) + -0.250000 9.750000 clock uncertainty + 0.000000 9.750000 clock reconvergence pessimism + -2.000000 7.750000 output external delay + 7.750000 data required time +--------------------------------------------------------------------------------------------- + 7.750000 data required time + -4.006144 data arrival time +--------------------------------------------------------------------------------------------- + 3.743856 slack (MET) + + Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -564,34 +704,6 @@ Fanout Cap Slew Delay Time Description 3.744957 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381222 2.697377 2.004980 4.004980 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.697509 0.000000 4.004980 ^ gpio_slow_sel[32] (out) - 4.004980 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -4.004980 data arrival time ---------------------------------------------------------------------------------------------- - 3.745020 slack (MET) - - Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_slow_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -649,7 +761,7 @@ Fanout Cap Slew Delay Time Description Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -658,10 +770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 2.700925 2.004499 4.004499 ^ gpio_loopback_zero[35] (in) + 11 0.382689 2.706713 2.004506 4.004506 ^ gpio_loopback_zero[35] (in) gpio_loopback_zero[35] (net) - 2.700972 0.000000 4.004499 ^ gpio_slow_sel[35] (out) - 4.004499 data arrival time + 2.706728 0.000000 4.004506 ^ gpio_ib_mode_sel[35] (out) + 4.004506 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -671,13 +783,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.004499 data arrival time + -4.004506 data arrival time --------------------------------------------------------------------------------------------- - 3.745501 slack (MET) + 3.745494 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -686,10 +798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 2.700925 2.004446 4.004446 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.700972 0.000000 4.004446 ^ gpio_dm1[35] (out) - 4.004446 data arrival time + 11 0.381448 2.698799 2.004372 4.004372 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.698897 0.000000 4.004372 ^ gpio_analog_en[22] (out) + 4.004372 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -699,13 +811,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.004446 data arrival time + -4.004372 data arrival time --------------------------------------------------------------------------------------------- - 3.745554 slack (MET) + 3.745628 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -714,10 +826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 2.700925 2.004384 4.004384 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.700971 0.000000 4.004384 ^ gpio_analog_en[35] (out) - 4.004384 data arrival time + 11 0.381283 2.697731 2.004213 4.004213 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.697843 0.000000 4.004213 ^ gpio_slow_sel[20] (out) + 4.004213 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -727,13 +839,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.004384 data arrival time + -4.004213 data arrival time --------------------------------------------------------------------------------------------- - 3.745616 slack (MET) + 3.745787 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -742,10 +854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 2.698799 2.004372 4.004372 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.698897 0.000000 4.004372 ^ gpio_analog_en[22] (out) - 4.004372 data arrival time + 11 0.381283 2.697731 2.004157 4.004157 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.697842 0.000000 4.004157 ^ gpio_dm1[20] (out) + 4.004157 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -755,13 +867,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.004372 data arrival time + -4.004157 data arrival time --------------------------------------------------------------------------------------------- - 3.745628 slack (MET) + 3.745843 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -770,26 +882,26 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 2.697377 2.004270 4.004270 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.697498 0.000000 4.004270 ^ gpio_dm1[32] (out) - 4.004270 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) + 11 0.381448 2.698799 2.004064 4.004064 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.698893 0.000000 4.004064 ^ gpio_dm0[22] (out) + 4.004064 data arrival time + + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 10.000000 clock network delay (ideal) -0.250000 9.750000 clock uncertainty 0.000000 9.750000 clock reconvergence pessimism -2.000000 7.750000 output external delay 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.004270 data arrival time + -4.004064 data arrival time --------------------------------------------------------------------------------------------- - 3.745730 slack (MET) + 3.745936 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -798,10 +910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 2.697731 2.004213 4.004213 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.697843 0.000000 4.004213 ^ gpio_slow_sel[20] (out) - 4.004213 data arrival time + 11 0.380920 2.695465 2.003695 4.003695 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.695612 0.000000 4.003695 ^ gpio_slow_sel[36] (out) + 4.003695 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -811,13 +923,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.004213 data arrival time + -4.003695 data arrival time --------------------------------------------------------------------------------------------- - 3.745787 slack (MET) + 3.746305 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -826,10 +938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 2.697731 2.004157 4.004157 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.697842 0.000000 4.004157 ^ gpio_dm1[20] (out) - 4.004157 data arrival time + 11 0.381448 2.698799 2.003655 4.003655 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.698888 0.000000 4.003655 ^ gpio_analog_pol[22] (out) + 4.003655 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -839,13 +951,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.004157 data arrival time + -4.003655 data arrival time --------------------------------------------------------------------------------------------- - 3.745843 slack (MET) + 3.746345 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -854,10 +966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 2.698799 2.004064 4.004064 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.698893 0.000000 4.004064 ^ gpio_dm0[22] (out) - 4.004064 data arrival time + 11 0.381283 2.697731 2.003646 4.003646 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.697835 0.000000 4.003646 ^ gpio_analog_en[20] (out) + 4.003646 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -867,13 +979,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.004064 data arrival time + -4.003646 data arrival time --------------------------------------------------------------------------------------------- - 3.745936 slack (MET) + 3.746354 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -882,10 +994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 2.700925 2.003809 4.003809 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.700966 0.000000 4.003809 ^ gpio_dm0[35] (out) - 4.003809 data arrival time + 11 0.380920 2.695465 2.003397 4.003397 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.695607 0.000000 4.003397 ^ gpio_dm1[36] (out) + 4.003397 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -895,13 +1007,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003809 data arrival time + -4.003397 data arrival time --------------------------------------------------------------------------------------------- - 3.746191 slack (MET) + 3.746603 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -910,10 +1022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 2.697377 2.003753 4.003753 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.697490 0.000000 4.003753 ^ gpio_analog_en[32] (out) - 4.003753 data arrival time + 11 0.381283 2.697731 2.003338 4.003338 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.697830 0.000000 4.003338 ^ gpio_dm0[20] (out) + 4.003338 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -923,13 +1035,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003753 data arrival time + -4.003338 data arrival time --------------------------------------------------------------------------------------------- - 3.746247 slack (MET) + 3.746662 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -938,10 +1050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 2.700925 2.003680 4.003680 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.700964 0.000000 4.003680 ^ gpio_analog_pol[35] (out) - 4.003680 data arrival time + 11 0.381706 2.700717 2.003312 4.003312 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 2.700789 0.000000 4.003312 ^ gpio_analog_sel[19] (out) + 4.003312 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -951,13 +1063,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003680 data arrival time + -4.003312 data arrival time --------------------------------------------------------------------------------------------- - 3.746320 slack (MET) + 3.746688 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -966,10 +1078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 2.698799 2.003655 4.003655 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.698888 0.000000 4.003655 ^ gpio_analog_pol[22] (out) - 4.003655 data arrival time + 11 0.381694 2.700616 2.003044 4.003044 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.700686 0.000000 4.003044 ^ gpio_analog_sel[15] (out) + 4.003044 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -979,13 +1091,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003655 data arrival time + -4.003044 data arrival time --------------------------------------------------------------------------------------------- - 3.746345 slack (MET) + 3.746956 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -994,10 +1106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 2.697731 2.003646 4.003646 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.697835 0.000000 4.003646 ^ gpio_analog_en[20] (out) - 4.003646 data arrival time + 11 0.381656 2.700419 2.003011 4.003010 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.700493 0.000000 4.003010 ^ gpio_analog_sel[21] (out) + 4.003010 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1007,13 +1119,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003646 data arrival time + -4.003010 data arrival time --------------------------------------------------------------------------------------------- - 3.746354 slack (MET) + 3.746989 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1022,10 +1134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 2.699436 2.003444 4.003444 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.699787 0.000000 4.003444 ^ gpio_analog_sel[25] (out) - 4.003444 data arrival time + 11 0.381283 2.697731 2.002929 4.002929 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.697825 0.000000 4.002929 ^ gpio_analog_pol[20] (out) + 4.002929 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1035,13 +1147,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003444 data arrival time + -4.002929 data arrival time --------------------------------------------------------------------------------------------- - 3.746556 slack (MET) + 3.747071 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1050,10 +1162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 2.697377 2.003431 4.003430 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.697486 0.000000 4.003430 ^ gpio_dm0[32] (out) - 4.003430 data arrival time + 11 0.381706 2.700717 2.002750 4.002750 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 2.700783 0.000000 4.002750 ^ gpio_dm2[19] (out) + 4.002750 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1063,13 +1175,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003430 data arrival time + -4.002750 data arrival time --------------------------------------------------------------------------------------------- - 3.746569 slack (MET) + 3.747250 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1078,10 +1190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 2.697731 2.003338 4.003338 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.697830 0.000000 4.003338 ^ gpio_dm0[20] (out) - 4.003338 data arrival time + 11 0.381189 2.697134 2.002740 4.002739 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.697234 0.000000 4.002739 ^ gpio_slow_sel[37] (out) + 4.002739 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1091,13 +1203,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003338 data arrival time + -4.002739 data arrival time --------------------------------------------------------------------------------------------- - 3.746662 slack (MET) + 3.747260 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1106,10 +1218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381706 2.700717 2.003312 4.003312 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 2.700789 0.000000 4.003312 ^ gpio_analog_sel[19] (out) - 4.003312 data arrival time + 11 0.381189 2.697134 2.002685 4.002685 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.697234 0.000000 4.002685 ^ gpio_dm1[37] (out) + 4.002685 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1119,13 +1231,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003312 data arrival time + -4.002685 data arrival time --------------------------------------------------------------------------------------------- - 3.746688 slack (MET) + 3.747315 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1134,10 +1246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 2.694625 2.003067 4.003067 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.694772 0.000000 4.003067 ^ gpio_slow_sel[36] (out) - 4.003067 data arrival time + 11 0.381189 2.697134 2.002614 4.002614 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.697232 0.000000 4.002614 ^ gpio_analog_en[37] (out) + 4.002614 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1147,13 +1259,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003067 data arrival time + -4.002614 data arrival time --------------------------------------------------------------------------------------------- - 3.746933 slack (MET) + 3.747386 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1162,10 +1274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381694 2.700616 2.003044 4.003044 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.700686 0.000000 4.003044 ^ gpio_analog_sel[15] (out) - 4.003044 data arrival time + 11 0.381189 2.697134 2.002555 4.002555 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.697232 0.000000 4.002555 ^ gpio_dm0[37] (out) + 4.002555 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1175,13 +1287,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003044 data arrival time + -4.002555 data arrival time --------------------------------------------------------------------------------------------- - 3.746956 slack (MET) + 3.747445 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1190,10 +1302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381656 2.700419 2.003011 4.003010 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.700493 0.000000 4.003010 ^ gpio_analog_sel[21] (out) - 4.003010 data arrival time + 11 0.381189 2.697134 2.002475 4.002475 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.697231 0.000000 4.002475 ^ gpio_analog_pol[37] (out) + 4.002475 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1203,13 +1315,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003010 data arrival time + -4.002475 data arrival time --------------------------------------------------------------------------------------------- - 3.746989 slack (MET) + 3.747524 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1218,10 +1330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 2.697377 2.003002 4.003003 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.697480 0.000000 4.003003 ^ gpio_analog_pol[32] (out) - 4.003003 data arrival time + 11 0.381694 2.700616 2.002425 4.002425 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.700678 0.000000 4.002425 ^ gpio_dm2[15] (out) + 4.002425 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1231,13 +1343,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.003003 data arrival time + -4.002425 data arrival time --------------------------------------------------------------------------------------------- - 3.746998 slack (MET) + 3.747575 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1246,10 +1358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 2.697731 2.002929 4.002929 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.697825 0.000000 4.002929 ^ gpio_analog_pol[20] (out) - 4.002929 data arrival time + 11 0.380920 2.695465 2.002389 4.002389 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.695591 0.000000 4.002389 ^ gpio_analog_en[36] (out) + 4.002389 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1259,13 +1371,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002929 data arrival time + -4.002389 data arrival time --------------------------------------------------------------------------------------------- - 3.747071 slack (MET) + 3.747611 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1274,10 +1386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 2.695404 2.002925 4.002925 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.695540 0.000000 4.002925 ^ gpio_slow_sel[27] (out) - 4.002925 data arrival time + 11 0.381656 2.700419 2.002391 4.002391 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.700486 0.000000 4.002391 ^ gpio_dm2[21] (out) + 4.002391 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1287,13 +1399,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002925 data arrival time + -4.002391 data arrival time --------------------------------------------------------------------------------------------- - 3.747075 slack (MET) + 3.747609 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1302,10 +1414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 2.695404 2.002872 4.002872 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.695540 0.000000 4.002872 ^ gpio_dm1[27] (out) - 4.002872 data arrival time + 11 0.380920 2.695465 2.002287 4.002286 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.695589 0.000000 4.002286 ^ gpio_dm0[36] (out) + 4.002286 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1315,13 +1427,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002872 data arrival time + -4.002286 data arrival time --------------------------------------------------------------------------------------------- - 3.747128 slack (MET) + 3.747713 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1330,26 +1442,26 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 2.699436 2.002797 4.002797 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.699770 0.000000 4.002797 ^ gpio_dm2[25] (out) - 4.002797 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) + 11 0.381189 2.697134 2.002041 4.002041 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.697225 0.000000 4.002041 ^ gpio_analog_sel[37] (out) + 4.002041 data arrival time + + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 10.000000 clock network delay (ideal) -0.250000 9.750000 clock uncertainty 0.000000 9.750000 clock reconvergence pessimism -2.000000 7.750000 output external delay 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002797 data arrival time + -4.002041 data arrival time --------------------------------------------------------------------------------------------- - 3.747203 slack (MET) + 3.747959 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1358,10 +1470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 2.694625 2.002769 4.002769 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.694767 0.000000 4.002769 ^ gpio_dm1[36] (out) - 4.002769 data arrival time + 11 0.381706 2.700717 2.002028 4.002028 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 2.700775 0.000000 4.002028 ^ gpio_holdover[19] (out) + 4.002028 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1371,13 +1483,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002769 data arrival time + -4.002028 data arrival time --------------------------------------------------------------------------------------------- - 3.747231 slack (MET) + 3.747972 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1386,10 +1498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381706 2.700717 2.002750 4.002750 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 2.700783 0.000000 4.002750 ^ gpio_dm2[19] (out) - 4.002750 data arrival time + 11 0.381448 2.698799 2.001815 4.001815 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.698865 0.000000 4.001815 ^ gpio_analog_sel[22] (out) + 4.001815 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1399,13 +1511,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002750 data arrival time + -4.001815 data arrival time --------------------------------------------------------------------------------------------- - 3.747250 slack (MET) + 3.748184 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1414,10 +1526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 2.697134 2.002740 4.002739 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.697234 0.000000 4.002739 ^ gpio_slow_sel[37] (out) - 4.002739 data arrival time + 11 0.381694 2.700616 2.001704 4.001704 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.700671 0.000000 4.001704 ^ gpio_holdover[15] (out) + 4.001704 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1427,13 +1539,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002739 data arrival time + -4.001704 data arrival time --------------------------------------------------------------------------------------------- - 3.747260 slack (MET) + 3.748296 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1442,10 +1554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 2.700925 2.002714 4.002714 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.700957 0.000000 4.002714 ^ gpio_analog_sel[35] (out) - 4.002714 data arrival time + 11 0.381656 2.700419 2.001669 4.001669 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.700478 0.000000 4.001669 ^ gpio_holdover[21] (out) + 4.001669 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1455,13 +1567,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002714 data arrival time + -4.001669 data arrival time --------------------------------------------------------------------------------------------- - 3.747286 slack (MET) + 3.748331 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1470,10 +1582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 2.697134 2.002685 4.002685 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.697234 0.000000 4.002685 ^ gpio_dm1[37] (out) - 4.002685 data arrival time + 11 0.380920 2.695465 2.001489 4.001490 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.695577 0.000000 4.001490 ^ gpio_analog_pol[36] (out) + 4.001490 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1483,13 +1595,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002685 data arrival time + -4.001490 data arrival time --------------------------------------------------------------------------------------------- - 3.747315 slack (MET) + 3.748511 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1498,10 +1610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 2.697134 2.002614 4.002614 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.697232 0.000000 4.002614 ^ gpio_analog_en[37] (out) - 4.002614 data arrival time + 11 0.381706 2.700717 2.001322 4.001322 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 2.700768 0.000000 4.001322 ^ gpio_out[19] (out) + 4.001322 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1511,13 +1623,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002614 data arrival time + -4.001322 data arrival time --------------------------------------------------------------------------------------------- - 3.747386 slack (MET) + 3.748678 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1526,10 +1638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 2.700925 2.002594 4.002594 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.700956 0.000000 4.002594 ^ gpio_dm2[35] (out) - 4.002594 data arrival time + 11 0.381448 2.698799 2.001195 4.001195 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.698858 0.000000 4.001195 ^ gpio_dm2[22] (out) + 4.001195 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1539,13 +1651,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002594 data arrival time + -4.001195 data arrival time --------------------------------------------------------------------------------------------- - 3.747406 slack (MET) + 3.748805 slack (MET) Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1554,10 +1666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 2.697134 2.002555 4.002555 ^ gpio_loopback_zero[37] (in) + 11 0.381189 2.697134 2.001060 4.001060 ^ gpio_loopback_zero[37] (in) gpio_loopback_zero[37] (net) - 2.697232 0.000000 4.002555 ^ gpio_dm0[37] (out) - 4.002555 data arrival time + 2.697212 0.000000 4.001060 ^ gpio_dm2[37] (out) + 4.001060 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1567,13 +1679,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002555 data arrival time + -4.001060 data arrival time --------------------------------------------------------------------------------------------- - 3.747445 slack (MET) + 3.748940 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1582,10 +1694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 2.697134 2.002475 4.002475 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.697231 0.000000 4.002475 ^ gpio_analog_pol[37] (out) - 4.002475 data arrival time + 11 0.381656 2.700419 2.001014 4.001014 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.700471 0.000000 4.001014 ^ gpio_out[21] (out) + 4.001014 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1595,13 +1707,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002475 data arrival time + -4.001014 data arrival time --------------------------------------------------------------------------------------------- - 3.747524 slack (MET) + 3.748986 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1610,10 +1722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 2.700925 2.002455 4.002454 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.700955 0.000000 4.002454 ^ gpio_holdover[35] (out) - 4.002454 data arrival time + 11 0.381694 2.700616 2.000998 4.000998 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.700664 0.000000 4.000998 ^ gpio_out[15] (out) + 4.000998 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1623,13 +1735,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002454 data arrival time + -4.000998 data arrival time --------------------------------------------------------------------------------------------- - 3.747545 slack (MET) + 3.749002 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1638,10 +1750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381694 2.700616 2.002425 4.002425 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.700678 0.000000 4.002425 ^ gpio_dm2[15] (out) - 4.002425 data arrival time + 11 0.381283 2.697731 2.000881 4.000882 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.697799 0.000000 4.000882 ^ gpio_analog_sel[20] (out) + 4.000882 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1651,13 +1763,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002425 data arrival time + -4.000882 data arrival time --------------------------------------------------------------------------------------------- - 3.747575 slack (MET) + 3.749119 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1666,10 +1778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381656 2.700419 2.002391 4.002391 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.700486 0.000000 4.002391 ^ gpio_dm2[21] (out) - 4.002391 data arrival time + 11 0.381448 2.698799 2.000473 4.000473 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.698851 0.000000 4.000473 ^ gpio_holdover[22] (out) + 4.000473 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1679,13 +1791,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002391 data arrival time + -4.000473 data arrival time --------------------------------------------------------------------------------------------- - 3.747609 slack (MET) + 3.749527 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1694,10 +1806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 2.700925 2.002317 4.002317 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.700953 0.000000 4.002317 ^ gpio_out[35] (out) - 4.002317 data arrival time + 11 0.381283 2.697731 2.000262 4.000262 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.697793 0.000000 4.000262 ^ gpio_dm2[20] (out) + 4.000262 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1707,13 +1819,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002317 data arrival time + -4.000262 data arrival time --------------------------------------------------------------------------------------------- - 3.747683 slack (MET) + 3.749738 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1722,10 +1834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 2.695404 2.002221 4.002221 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.695529 0.000000 4.002221 ^ gpio_analog_en[27] (out) - 4.002221 data arrival time + 11 0.381448 2.698799 1.999767 3.999767 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.698844 0.000000 3.999767 ^ gpio_out[22] (out) + 3.999767 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1735,13 +1847,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002221 data arrival time + -3.999767 data arrival time --------------------------------------------------------------------------------------------- - 3.747779 slack (MET) + 3.750233 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1750,10 +1862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 2.694268 2.002094 4.002094 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.694412 0.000000 4.002094 ^ gpio_slow_sel[29] (out) - 4.002094 data arrival time + 11 0.381189 2.697134 1.999572 3.999572 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.697195 0.000000 3.999572 ^ gpio_holdover[37] (out) + 3.999572 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1763,13 +1875,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002094 data arrival time + -3.999572 data arrival time --------------------------------------------------------------------------------------------- - 3.747906 slack (MET) + 3.750428 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1778,10 +1890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 2.697134 2.002041 4.002041 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.697225 0.000000 4.002041 ^ gpio_analog_sel[37] (out) - 4.002041 data arrival time + 11 0.381283 2.697731 1.999541 3.999541 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.697785 0.000000 3.999541 ^ gpio_holdover[20] (out) + 3.999541 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1791,13 +1903,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002041 data arrival time + -3.999541 data arrival time --------------------------------------------------------------------------------------------- - 3.747959 slack (MET) + 3.750459 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1806,10 +1918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 2.699436 2.002044 4.002044 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.699752 0.000000 4.002044 ^ gpio_holdover[25] (out) - 4.002044 data arrival time + 11 0.380920 2.695465 1.999035 3.999035 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.695544 0.000000 3.999035 ^ gpio_analog_sel[36] (out) + 3.999035 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1819,13 +1931,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002044 data arrival time + -3.999035 data arrival time --------------------------------------------------------------------------------------------- - 3.747956 slack (MET) + 3.750965 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1834,10 +1946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 2.694268 2.002039 4.002039 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.694411 0.000000 4.002039 ^ gpio_dm1[29] (out) - 4.002039 data arrival time + 11 0.380290 2.690795 1.999018 3.999018 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.690907 0.000000 3.999018 ^ gpio_slow_sel[23] (out) + 3.999018 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1847,13 +1959,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002039 data arrival time + -3.999018 data arrival time --------------------------------------------------------------------------------------------- - 3.747961 slack (MET) + 3.750982 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1862,10 +1974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381706 2.700717 2.002028 4.002028 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 2.700775 0.000000 4.002028 ^ gpio_holdover[19] (out) - 4.002028 data arrival time + 11 0.380290 2.690795 1.998965 3.998965 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.690906 0.000000 3.998965 ^ gpio_dm1[23] (out) + 3.998965 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1875,13 +1987,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.002028 data arrival time + -3.998965 data arrival time --------------------------------------------------------------------------------------------- - 3.747972 slack (MET) + 3.751035 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1890,10 +2002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 2.694268 2.001968 4.001968 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.694410 0.000000 4.001968 ^ gpio_analog_en[29] (out) - 4.001968 data arrival time + 11 0.381283 2.697731 1.998836 3.998836 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.697778 0.000000 3.998836 ^ gpio_out[20] (out) + 3.998836 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1903,13 +2015,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001968 data arrival time + -3.998836 data arrival time --------------------------------------------------------------------------------------------- - 3.748032 slack (MET) + 3.751164 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1918,10 +2030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 2.695404 2.001899 4.001898 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.695524 0.000000 4.001898 ^ gpio_dm0[27] (out) - 4.001898 data arrival time + 11 0.381189 2.697134 1.998829 3.998829 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.697187 0.000000 3.998829 ^ gpio_out[37] (out) + 3.998829 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1931,13 +2043,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001898 data arrival time + -3.998829 data arrival time --------------------------------------------------------------------------------------------- - 3.748101 slack (MET) + 3.751171 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1946,10 +2058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 2.700925 2.001832 4.001832 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.700950 0.000000 4.001832 ^ gpio_vtrip_sel[35] (out) - 4.001832 data arrival time + 11 0.380290 2.690795 1.998387 3.998388 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.690897 0.000000 3.998388 ^ gpio_analog_en[23] (out) + 3.998388 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1959,13 +2071,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001832 data arrival time + -3.998388 data arrival time --------------------------------------------------------------------------------------------- - 3.748168 slack (MET) + 3.751612 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1974,10 +2086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 2.698799 2.001815 4.001815 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.698865 0.000000 4.001815 ^ gpio_analog_sel[22] (out) - 4.001815 data arrival time + 11 0.380920 2.695465 1.998387 3.998388 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.695536 0.000000 3.998388 ^ gpio_dm2[36] (out) + 3.998388 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1987,13 +2099,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001815 data arrival time + -3.998388 data arrival time --------------------------------------------------------------------------------------------- - 3.748184 slack (MET) + 3.751612 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2002,10 +2114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 2.696468 2.001801 4.001801 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.696565 0.000000 4.001801 ^ gpio_slow_sel[26] (out) - 4.001801 data arrival time + 11 0.381694 2.700616 1.998143 3.998143 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.700640 0.000000 3.998143 ^ gpio_vtrip_sel[15] (out) + 3.998143 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2015,13 +2127,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001801 data arrival time + -3.998143 data arrival time --------------------------------------------------------------------------------------------- - 3.748199 slack (MET) + 3.751857 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2030,10 +2142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 2.694625 2.001763 4.001762 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.694751 0.000000 4.001762 ^ gpio_analog_en[36] (out) - 4.001762 data arrival time + 11 0.380944 2.693607 1.998085 3.998085 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.693622 0.000000 3.998085 ^ gpio_slow_sel[39] (out) + 3.998085 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2043,13 +2155,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001762 data arrival time + -3.998085 data arrival time --------------------------------------------------------------------------------------------- - 3.748237 slack (MET) + 3.751915 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2058,10 +2170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 2.696468 2.001746 4.001746 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.696565 0.000000 4.001746 ^ gpio_dm1[26] (out) - 4.001746 data arrival time + 11 0.380290 2.690795 1.998079 3.998079 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.690893 0.000000 3.998079 ^ gpio_dm0[23] (out) + 3.998079 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2071,13 +2183,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001746 data arrival time + -3.998079 data arrival time --------------------------------------------------------------------------------------------- - 3.748254 slack (MET) + 3.751921 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2086,10 +2198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381694 2.700616 2.001704 4.001704 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.700671 0.000000 4.001704 ^ gpio_holdover[15] (out) - 4.001704 data arrival time + 11 0.381706 2.700717 1.998053 3.998053 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 2.700741 0.000000 3.998053 ^ gpio_vtrip_sel[19] (out) + 3.998053 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2099,13 +2211,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001704 data arrival time + -3.998053 data arrival time --------------------------------------------------------------------------------------------- - 3.748296 slack (MET) + 3.751947 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2114,10 +2226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 2.696468 2.001675 4.001675 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.696564 0.000000 4.001675 ^ gpio_analog_en[26] (out) - 4.001675 data arrival time + 11 0.380944 2.693607 1.998030 3.998030 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.693621 0.000000 3.998030 ^ gpio_dm1[39] (out) + 3.998030 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2127,13 +2239,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001675 data arrival time + -3.998030 data arrival time --------------------------------------------------------------------------------------------- - 3.748325 slack (MET) + 3.751970 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2142,10 +2254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381656 2.700419 2.001669 4.001669 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.700478 0.000000 4.001669 ^ gpio_holdover[21] (out) - 4.001669 data arrival time + 11 0.380944 2.693607 1.997967 3.997967 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.693621 0.000000 3.997967 ^ gpio_analog_en[39] (out) + 3.997967 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2155,13 +2267,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001669 data arrival time + -3.997967 data arrival time --------------------------------------------------------------------------------------------- - 3.748331 slack (MET) + 3.752033 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2170,10 +2282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 2.694625 2.001660 4.001660 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.694750 0.000000 4.001660 ^ gpio_dm0[36] (out) - 4.001660 data arrival time + 11 0.380944 2.693607 1.997907 3.997907 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.693621 0.000000 3.997907 ^ gpio_dm0[39] (out) + 3.997907 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2183,13 +2295,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001660 data arrival time + -3.997907 data arrival time --------------------------------------------------------------------------------------------- - 3.748339 slack (MET) + 3.752093 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2198,10 +2310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 2.696468 2.001616 4.001616 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.696563 0.000000 4.001616 ^ gpio_dm0[26] (out) - 4.001616 data arrival time + 11 0.380944 2.693607 1.997828 3.997828 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.693620 0.000000 3.997828 ^ gpio_analog_pol[39] (out) + 3.997828 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2211,13 +2323,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001616 data arrival time + -3.997828 data arrival time --------------------------------------------------------------------------------------------- - 3.748384 slack (MET) + 3.752172 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2226,10 +2338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 2.696468 2.001537 4.001537 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.696562 0.000000 4.001537 ^ gpio_analog_pol[26] (out) - 4.001537 data arrival time + 11 0.380290 2.690795 1.997670 3.997670 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.690888 0.000000 3.997670 ^ gpio_analog_pol[23] (out) + 3.997670 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2239,13 +2351,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001537 data arrival time + -3.997670 data arrival time --------------------------------------------------------------------------------------------- - 3.748463 slack (MET) + 3.752330 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2254,10 +2366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 2.695404 2.001470 4.001470 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.695518 0.000000 4.001470 ^ gpio_analog_pol[27] (out) - 4.001470 data arrival time + 11 0.381656 2.700419 1.997671 3.997671 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.700443 0.000000 3.997671 ^ gpio_vtrip_sel[21] (out) + 3.997671 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2267,13 +2379,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001470 data arrival time + -3.997671 data arrival time --------------------------------------------------------------------------------------------- - 3.748530 slack (MET) + 3.752329 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2282,10 +2394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 2.694268 2.001391 4.001391 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.694400 0.000000 4.001391 ^ gpio_dm0[29] (out) - 4.001391 data arrival time + 11 0.380920 2.695465 1.997634 3.997634 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.695528 0.000000 3.997634 ^ gpio_holdover[36] (out) + 3.997634 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2295,13 +2407,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001391 data arrival time + -3.997634 data arrival time --------------------------------------------------------------------------------------------- - 3.748609 slack (MET) + 3.752366 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2310,10 +2422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381706 2.700717 2.001322 4.001322 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 2.700768 0.000000 4.001322 ^ gpio_out[19] (out) - 4.001322 data arrival time + 11 0.380944 2.693607 1.997391 3.997391 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.693618 0.000000 3.997391 ^ gpio_analog_sel[39] (out) + 3.997391 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2323,13 +2435,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001322 data arrival time + -3.997391 data arrival time --------------------------------------------------------------------------------------------- - 3.748678 slack (MET) + 3.752609 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2338,10 +2450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 2.699436 2.001303 4.001303 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.699734 0.000000 4.001303 ^ gpio_out[25] (out) - 4.001303 data arrival time + 11 0.380944 2.693607 1.997271 3.997271 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.693618 0.000000 3.997271 ^ gpio_dm2[39] (out) + 3.997271 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2351,13 +2463,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001303 data arrival time + -3.997271 data arrival time --------------------------------------------------------------------------------------------- - 3.748697 slack (MET) + 3.752729 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2366,10 +2478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 2.698799 2.001195 4.001195 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.698858 0.000000 4.001195 ^ gpio_dm2[22] (out) - 4.001195 data arrival time + 11 0.380944 2.693607 1.997132 3.997132 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.693617 0.000000 3.997132 ^ gpio_holdover[39] (out) + 3.997132 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2379,13 +2491,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001195 data arrival time + -3.997132 data arrival time --------------------------------------------------------------------------------------------- - 3.748805 slack (MET) + 3.752868 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2394,10 +2506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 2.696468 2.001101 4.001101 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.696556 0.000000 4.001101 ^ gpio_analog_sel[26] (out) - 4.001101 data arrival time + 11 0.381694 2.700616 1.997112 3.997112 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 2.700634 0.000000 3.997112 ^ gpio_ib_mode_sel[15] (out) + 3.997112 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2407,13 +2519,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001101 data arrival time + -3.997112 data arrival time --------------------------------------------------------------------------------------------- - 3.748899 slack (MET) + 3.752888 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2422,10 +2534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 2.697134 2.001060 4.001060 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.697212 0.000000 4.001060 ^ gpio_dm2[37] (out) - 4.001060 data arrival time + 11 0.381706 2.700717 1.997022 3.997022 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 2.700734 0.000000 3.997022 ^ gpio_ib_mode_sel[19] (out) + 3.997022 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2435,13 +2547,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001060 data arrival time + -3.997022 data arrival time --------------------------------------------------------------------------------------------- - 3.748940 slack (MET) + 3.752978 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2450,10 +2562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381656 2.700419 2.001014 4.001014 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.700471 0.000000 4.001014 ^ gpio_out[21] (out) - 4.001014 data arrival time + 11 0.380944 2.693607 1.996994 3.996994 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.693617 0.000000 3.996994 ^ gpio_out[39] (out) + 3.996994 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2463,13 +2575,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.001014 data arrival time + -3.996994 data arrival time --------------------------------------------------------------------------------------------- - 3.748986 slack (MET) + 3.753006 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2478,10 +2590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381694 2.700616 2.000998 4.000998 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.700664 0.000000 4.000998 ^ gpio_out[15] (out) - 4.000998 data arrival time + 11 0.380920 2.695465 1.996893 3.996893 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.695520 0.000000 3.996893 ^ gpio_out[36] (out) + 3.996893 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2491,13 +2603,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000998 data arrival time + -3.996893 data arrival time --------------------------------------------------------------------------------------------- - 3.749002 slack (MET) + 3.753107 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2506,10 +2618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 2.696468 2.000982 4.000982 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.696555 0.000000 4.000982 ^ gpio_dm2[26] (out) - 4.000982 data arrival time + 11 0.381656 2.700419 1.996640 3.996639 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 2.700436 0.000000 3.996639 ^ gpio_ib_mode_sel[21] (out) + 3.996639 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2519,13 +2631,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000982 data arrival time + -3.996639 data arrival time --------------------------------------------------------------------------------------------- - 3.749018 slack (MET) + 3.753361 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2534,10 +2646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 2.697731 2.000881 4.000882 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.697799 0.000000 4.000882 ^ gpio_analog_sel[20] (out) - 4.000882 data arrival time + 11 0.381448 2.698799 1.996605 3.996605 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.698820 0.000000 3.996605 ^ gpio_vtrip_sel[22] (out) + 3.996605 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2547,13 +2659,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000882 data arrival time + -3.996605 data arrival time --------------------------------------------------------------------------------------------- - 3.749119 slack (MET) + 3.753395 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2562,10 +2674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 2.694625 2.000864 4.000864 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.694738 0.000000 4.000864 ^ gpio_analog_pol[36] (out) - 4.000864 data arrival time + 11 0.380944 2.693607 1.996510 3.996510 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.693615 0.000000 3.996510 ^ gpio_vtrip_sel[39] (out) + 3.996510 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2575,13 +2687,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000864 data arrival time + -3.996510 data arrival time --------------------------------------------------------------------------------------------- - 3.749136 slack (MET) + 3.753490 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2590,10 +2702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 2.694268 2.000594 4.000594 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.694388 0.000000 4.000594 ^ gpio_analog_pol[29] (out) - 4.000594 data arrival time + 11 0.380944 2.693607 1.996312 3.996312 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 2.693614 0.000000 3.996312 ^ gpio_ib_mode_sel[39] (out) + 3.996312 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2603,13 +2715,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000594 data arrival time + -3.996312 data arrival time --------------------------------------------------------------------------------------------- - 3.749406 slack (MET) + 3.753688 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2618,10 +2730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 2.697377 2.000549 4.000549 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.697448 0.000000 4.000549 ^ gpio_analog_sel[32] (out) - 4.000549 data arrival time + 11 0.381189 2.697134 1.996132 3.996132 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.697163 0.000000 3.996132 ^ gpio_vtrip_sel[37] (out) + 3.996132 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2631,13 +2743,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000549 data arrival time + -3.996132 data arrival time --------------------------------------------------------------------------------------------- - 3.749451 slack (MET) + 3.753868 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2646,10 +2758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 2.698799 2.000473 4.000473 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.698851 0.000000 4.000473 ^ gpio_holdover[22] (out) - 4.000473 data arrival time + 11 0.381283 2.697731 1.996068 3.996068 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.697755 0.000000 3.996068 ^ gpio_vtrip_sel[20] (out) + 3.996068 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2659,13 +2771,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000473 data arrival time + -3.996068 data arrival time --------------------------------------------------------------------------------------------- - 3.749527 slack (MET) + 3.753932 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2674,10 +2786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 2.697731 2.000262 4.000262 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.697793 0.000000 4.000262 ^ gpio_dm2[20] (out) - 4.000262 data arrival time + 11 0.380290 2.690795 1.995970 3.995970 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.690866 0.000000 3.995970 ^ gpio_analog_sel[23] (out) + 3.995970 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2687,13 +2799,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000262 data arrival time + -3.995970 data arrival time --------------------------------------------------------------------------------------------- - 3.749738 slack (MET) + 3.754030 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2702,10 +2814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 2.700925 2.000198 4.000198 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 2.700940 0.000000 4.000198 ^ gpio_ib_mode_sel[35] (out) - 4.000198 data arrival time + 11 0.381448 2.698799 1.995715 3.995715 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 2.698814 0.000000 3.995715 ^ gpio_ib_mode_sel[22] (out) + 3.995715 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2715,13 +2827,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000198 data arrival time + -3.995715 data arrival time --------------------------------------------------------------------------------------------- - 3.749802 slack (MET) + 3.754285 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2730,10 +2842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 2.690289 2.000146 4.000145 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.690455 0.000000 4.000145 ^ gpio_slow_sel[30] (out) - 4.000145 data arrival time + 11 0.379867 2.687472 1.995710 3.995710 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.687552 0.000000 3.995710 ^ gpio_slow_sel[0] (out) + 3.995710 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2743,13 +2855,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000145 data arrival time + -3.995710 data arrival time --------------------------------------------------------------------------------------------- - 3.749854 slack (MET) + 3.754290 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2758,10 +2870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 2.691350 2.000054 4.000054 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.691487 0.000000 4.000054 ^ gpio_slow_sel[34] (out) - 4.000054 data arrival time + 11 0.379867 2.687472 1.995655 3.995656 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.687551 0.000000 3.995656 ^ gpio_dm1[0] (out) + 3.995656 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2771,13 +2883,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -4.000054 data arrival time + -3.995656 data arrival time --------------------------------------------------------------------------------------------- - 3.749946 slack (MET) + 3.754344 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2786,10 +2898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 2.691350 1.999999 3.999999 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.691486 0.000000 3.999999 ^ gpio_dm1[34] (out) - 3.999999 data arrival time + 11 0.379867 2.687472 1.995584 3.995584 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.687551 0.000000 3.995584 ^ gpio_analog_en[0] (out) + 3.995584 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2799,13 +2911,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999999 data arrival time + -3.995584 data arrival time --------------------------------------------------------------------------------------------- - 3.750001 slack (MET) + 3.754416 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2814,10 +2926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 2.697377 1.999903 3.999903 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.697441 0.000000 3.999903 ^ gpio_dm2[32] (out) - 3.999903 data arrival time + 11 0.379867 2.687472 1.995471 3.995471 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.687549 0.000000 3.995471 ^ gpio_analog_pol[0] (out) + 3.995471 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2827,13 +2939,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999903 data arrival time + -3.995471 data arrival time --------------------------------------------------------------------------------------------- - 3.750097 slack (MET) + 3.754529 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2842,10 +2954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 2.690289 1.999848 3.999848 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.690450 0.000000 3.999848 ^ gpio_dm1[30] (out) - 3.999848 data arrival time + 11 0.379867 2.687472 1.995402 3.995402 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.687548 0.000000 3.995402 ^ gpio_inp_dis[0] (out) + 3.995402 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2855,13 +2967,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999848 data arrival time + -3.995402 data arrival time --------------------------------------------------------------------------------------------- - 3.750152 slack (MET) + 3.754598 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2870,10 +2982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 2.696468 1.999801 3.999801 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.696540 0.000000 3.999801 ^ gpio_holdover[26] (out) - 3.999801 data arrival time + 11 0.380290 2.690795 1.995384 3.995384 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.690859 0.000000 3.995384 ^ gpio_dm2[23] (out) + 3.995384 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2883,13 +2995,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999801 data arrival time + -3.995384 data arrival time --------------------------------------------------------------------------------------------- - 3.750199 slack (MET) + 3.754616 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2898,10 +3010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 2.698799 1.999767 3.999767 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.698844 0.000000 3.999767 ^ gpio_out[22] (out) - 3.999767 data arrival time + 11 0.379645 2.686134 1.995335 3.995335 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.686234 0.000000 3.995335 ^ gpio_slow_sel[18] (out) + 3.995335 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2911,13 +3023,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999767 data arrival time + -3.995335 data arrival time --------------------------------------------------------------------------------------------- - 3.750233 slack (MET) + 3.754665 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2926,10 +3038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 2.697134 1.999572 3.999572 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.697195 0.000000 3.999572 ^ gpio_holdover[37] (out) - 3.999572 data arrival time + 11 0.379645 2.686134 1.995247 3.995247 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.686233 0.000000 3.995247 ^ gpio_dm1[18] (out) + 3.995247 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2939,13 +3051,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999572 data arrival time + -3.995247 data arrival time --------------------------------------------------------------------------------------------- - 3.750428 slack (MET) + 3.754753 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2954,10 +3066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 2.691350 1.999547 3.999547 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.691479 0.000000 3.999547 ^ gpio_analog_en[34] (out) - 3.999547 data arrival time + 11 0.381283 2.697731 1.995037 3.995037 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 2.697749 0.000000 3.995037 ^ gpio_ib_mode_sel[20] (out) + 3.995037 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2967,13 +3079,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999547 data arrival time + -3.995037 data arrival time --------------------------------------------------------------------------------------------- - 3.750453 slack (MET) + 3.754963 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2982,10 +3094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 2.697731 1.999541 3.999541 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.697785 0.000000 3.999541 ^ gpio_holdover[20] (out) - 3.999541 data arrival time + 11 0.380306 2.689154 1.994770 3.994770 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.689168 0.000000 3.994770 ^ gpio_slow_sel[42] (out) + 3.994770 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2995,13 +3107,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999541 data arrival time + -3.994770 data arrival time --------------------------------------------------------------------------------------------- - 3.750459 slack (MET) + 3.755230 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3010,10 +3122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 2.690854 1.999466 3.999466 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.690989 0.000000 3.999466 ^ gpio_slow_sel[31] (out) - 3.999466 data arrival time + 11 0.379645 2.686134 1.994763 3.994763 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.686226 0.000000 3.994763 ^ gpio_analog_en[18] (out) + 3.994763 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3023,13 +3135,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999466 data arrival time + -3.994763 data arrival time --------------------------------------------------------------------------------------------- - 3.750534 slack (MET) + 3.755237 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3038,11 +3150,11 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 2.690289 1.999457 3.999457 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.690443 0.000000 3.999457 ^ gpio_analog_en[30] (out) - 3.999457 data arrival time - + 11 0.380306 2.689154 1.994714 3.994714 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.689168 0.000000 3.994714 ^ gpio_dm1[42] (out) + 3.994714 data arrival time + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) -0.250000 9.750000 clock uncertainty @@ -3051,13 +3163,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999457 data arrival time + -3.994714 data arrival time --------------------------------------------------------------------------------------------- - 3.750543 slack (MET) + 3.755286 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3066,10 +3178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 2.690854 1.999411 3.999411 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.690988 0.000000 3.999411 ^ gpio_dm1[31] (out) - 3.999411 data arrival time + 11 0.380306 2.689154 1.994671 3.994671 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.689168 0.000000 3.994671 ^ gpio_analog_en[42] (out) + 3.994671 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3079,13 +3191,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999411 data arrival time + -3.994671 data arrival time --------------------------------------------------------------------------------------------- - 3.750589 slack (MET) + 3.755329 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3094,10 +3206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 2.690854 1.999340 3.999340 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.690987 0.000000 3.999340 ^ gpio_analog_en[31] (out) - 3.999340 data arrival time + 11 0.380290 2.690795 1.994663 3.994663 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.690852 0.000000 3.994663 ^ gpio_holdover[23] (out) + 3.994663 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3107,13 +3219,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999340 data arrival time + -3.994663 data arrival time --------------------------------------------------------------------------------------------- - 3.750660 slack (MET) + 3.755337 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3122,10 +3234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 2.697377 1.999172 3.999172 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.697433 0.000000 3.999172 ^ gpio_holdover[32] (out) - 3.999172 data arrival time + 11 0.380306 2.689154 1.994584 3.994584 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.689167 0.000000 3.994584 ^ gpio_dm0[42] (out) + 3.994584 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3135,13 +3247,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999172 data arrival time + -3.994584 data arrival time --------------------------------------------------------------------------------------------- - 3.750828 slack (MET) + 3.755416 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3150,10 +3262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 2.690289 1.999135 3.999135 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.690438 0.000000 3.999135 ^ gpio_dm0[30] (out) - 3.999135 data arrival time + 11 0.380306 2.689154 1.994505 3.994505 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.689167 0.000000 3.994505 ^ gpio_analog_pol[42] (out) + 3.994505 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3163,13 +3275,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999135 data arrival time + -3.994505 data arrival time --------------------------------------------------------------------------------------------- - 3.750865 slack (MET) + 3.755495 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3178,10 +3290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 2.695404 1.999016 3.999016 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.695484 0.000000 3.999016 ^ gpio_analog_sel[27] (out) - 3.999016 data arrival time + 11 0.379645 2.686134 1.994455 3.994455 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.686222 0.000000 3.994455 ^ gpio_dm0[18] (out) + 3.994455 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3191,13 +3303,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999016 data arrival time + -3.994455 data arrival time --------------------------------------------------------------------------------------------- - 3.750984 slack (MET) + 3.755545 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3206,10 +3318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 2.690795 1.999018 3.999018 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.690907 0.000000 3.999018 ^ gpio_slow_sel[23] (out) - 3.999018 data arrival time + 11 0.379867 2.687472 1.994260 3.994260 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.687535 0.000000 3.994260 ^ gpio_analog_sel[0] (out) + 3.994260 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3219,13 +3331,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.999018 data arrival time + -3.994260 data arrival time --------------------------------------------------------------------------------------------- - 3.750982 slack (MET) + 3.755740 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3234,10 +3346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 2.690795 1.998965 3.998965 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.690906 0.000000 3.998965 ^ gpio_dm1[23] (out) - 3.998965 data arrival time + 11 0.380920 2.695465 1.994202 3.994202 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.695496 0.000000 3.994202 ^ gpio_vtrip_sel[36] (out) + 3.994202 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3247,13 +3359,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998965 data arrival time + -3.994202 data arrival time --------------------------------------------------------------------------------------------- - 3.751035 slack (MET) + 3.755798 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3262,10 +3374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 2.688428 1.998957 3.998957 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.688592 0.000000 3.998957 ^ gpio_slow_sel[28] (out) - 3.998957 data arrival time + 11 0.379645 2.686134 1.994111 3.994111 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.686218 0.000000 3.994111 ^ gpio_analog_pol[18] (out) + 3.994111 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3275,13 +3387,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998957 data arrival time + -3.994111 data arrival time --------------------------------------------------------------------------------------------- - 3.751043 slack (MET) + 3.755889 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3290,10 +3402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 2.691350 1.998952 3.998951 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.691470 0.000000 3.998951 ^ gpio_dm0[34] (out) - 3.998951 data arrival time + 11 0.380306 2.689154 1.994069 3.994069 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.689165 0.000000 3.994069 ^ gpio_analog_sel[42] (out) + 3.994069 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3303,13 +3415,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998951 data arrival time + -3.994069 data arrival time --------------------------------------------------------------------------------------------- - 3.751049 slack (MET) + 3.755931 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3318,10 +3430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 2.697731 1.998836 3.998836 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.697778 0.000000 3.998836 ^ gpio_out[20] (out) - 3.998836 data arrival time + 11 0.380290 2.690795 1.993959 3.993959 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.690845 0.000000 3.993959 ^ gpio_out[23] (out) + 3.993959 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3331,13 +3443,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998836 data arrival time + -3.993959 data arrival time --------------------------------------------------------------------------------------------- - 3.751164 slack (MET) + 3.756041 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3346,10 +3458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 2.697134 1.998829 3.998829 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.697187 0.000000 3.998829 ^ gpio_out[37] (out) - 3.998829 data arrival time + 11 0.380306 2.689154 1.993950 3.993950 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.689164 0.000000 3.993950 ^ gpio_dm2[42] (out) + 3.993950 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3359,13 +3471,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998829 data arrival time + -3.993950 data arrival time --------------------------------------------------------------------------------------------- - 3.751171 slack (MET) + 3.756050 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3374,10 +3486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 2.690854 1.998763 3.998763 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.690978 0.000000 3.998763 ^ gpio_dm0[31] (out) - 3.998763 data arrival time + 11 0.380306 2.689154 1.993812 3.993812 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.689164 0.000000 3.993812 ^ gpio_holdover[42] (out) + 3.993812 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3387,13 +3499,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998763 data arrival time + -3.993812 data arrival time --------------------------------------------------------------------------------------------- - 3.751237 slack (MET) + 3.756188 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3402,10 +3514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 2.690289 1.998709 3.998708 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.690431 0.000000 3.998708 ^ gpio_analog_pol[30] (out) - 3.998708 data arrival time + 11 0.379677 2.685491 1.993747 3.993747 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.685538 0.000000 3.993747 ^ gpio_slow_sel[38] (out) + 3.993747 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3415,13 +3527,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998708 data arrival time + -3.993747 data arrival time --------------------------------------------------------------------------------------------- - 3.751291 slack (MET) + 3.756253 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3430,10 +3542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 2.688428 1.998658 3.998658 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.688587 0.000000 3.998658 ^ gpio_dm1[28] (out) - 3.998658 data arrival time + 11 0.379677 2.685491 1.993692 3.993692 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.685537 0.000000 3.993692 ^ gpio_dm1[38] (out) + 3.993692 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3443,13 +3555,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998658 data arrival time + -3.993692 data arrival time --------------------------------------------------------------------------------------------- - 3.751342 slack (MET) + 3.756308 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3458,10 +3570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 2.691350 1.998545 3.998545 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.691463 0.000000 3.998545 ^ gpio_analog_pol[34] (out) - 3.998545 data arrival time + 11 0.380306 2.689154 1.993674 3.993674 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.689163 0.000000 3.993674 ^ gpio_out[42] (out) + 3.993674 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3471,13 +3583,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998545 data arrival time + -3.993674 data arrival time --------------------------------------------------------------------------------------------- - 3.751455 slack (MET) + 3.756326 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3486,10 +3598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 2.694625 1.998411 3.998411 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.694704 0.000000 3.998411 ^ gpio_analog_sel[36] (out) - 3.998411 data arrival time + 11 0.379677 2.685491 1.993622 3.993622 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.685537 0.000000 3.993622 ^ gpio_analog_en[38] (out) + 3.993622 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3499,13 +3611,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998411 data arrival time + -3.993622 data arrival time --------------------------------------------------------------------------------------------- - 3.751589 slack (MET) + 3.756378 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3514,10 +3626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 2.690795 1.998387 3.998388 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.690897 0.000000 3.998388 ^ gpio_analog_en[23] (out) - 3.998388 data arrival time + 11 0.379677 2.685491 1.993562 3.993562 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.685536 0.000000 3.993562 ^ gpio_dm0[38] (out) + 3.993562 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3527,13 +3639,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998388 data arrival time + -3.993562 data arrival time --------------------------------------------------------------------------------------------- - 3.751612 slack (MET) + 3.756438 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3542,10 +3654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 2.695404 1.998370 3.998370 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.695477 0.000000 3.998370 ^ gpio_dm2[27] (out) - 3.998370 data arrival time + 11 0.379677 2.685491 1.993484 3.993484 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.685535 0.000000 3.993484 ^ gpio_analog_pol[38] (out) + 3.993484 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3555,13 +3667,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998370 data arrival time + -3.993484 data arrival time --------------------------------------------------------------------------------------------- - 3.751630 slack (MET) + 3.756516 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3570,10 +3682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 2.688428 1.998268 3.998268 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.688580 0.000000 3.998268 ^ gpio_analog_en[28] (out) - 3.998268 data arrival time + 11 0.381189 2.697134 1.993391 3.993391 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 2.697146 0.000000 3.993391 ^ gpio_ib_mode_sel[37] (out) + 3.993391 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3583,13 +3695,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998268 data arrival time + -3.993391 data arrival time --------------------------------------------------------------------------------------------- - 3.751732 slack (MET) + 3.756609 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3598,10 +3710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 2.696468 1.998197 3.998197 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.696522 0.000000 3.998197 ^ gpio_out[26] (out) - 3.998197 data arrival time + 11 0.380306 2.689154 1.993192 3.993192 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.689161 0.000000 3.993192 ^ gpio_vtrip_sel[42] (out) + 3.993192 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3611,13 +3723,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998197 data arrival time + -3.993192 data arrival time --------------------------------------------------------------------------------------------- - 3.751803 slack (MET) + 3.756808 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3626,12 +3738,12 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381694 2.700616 1.998143 3.998143 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.700640 0.000000 3.998143 ^ gpio_vtrip_sel[15] (out) - 3.998143 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) + 11 0.379867 2.687472 1.992993 3.992993 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.687522 0.000000 3.992993 ^ gpio_dm2[0] (out) + 3.992993 data arrival time + + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) -0.250000 9.750000 clock uncertainty 0.000000 9.750000 clock reconvergence pessimism @@ -3639,13 +3751,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998143 data arrival time + -3.992993 data arrival time --------------------------------------------------------------------------------------------- - 3.751857 slack (MET) + 3.757007 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3654,10 +3766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 2.693607 1.998085 3.998085 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.693622 0.000000 3.998085 ^ gpio_slow_sel[39] (out) - 3.998085 data arrival time + 11 0.380306 2.689154 1.992993 3.992993 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 2.689161 0.000000 3.992993 ^ gpio_ib_mode_sel[42] (out) + 3.992993 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3667,13 +3779,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998085 data arrival time + -3.992993 data arrival time --------------------------------------------------------------------------------------------- - 3.751915 slack (MET) + 3.757007 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3682,10 +3794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 2.690795 1.998079 3.998079 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.690893 0.000000 3.998079 ^ gpio_dm0[23] (out) - 3.998079 data arrival time + 11 0.379060 2.682140 1.992759 3.992759 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.682251 0.000000 3.992759 ^ gpio_slow_sel[17] (out) + 3.992759 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3695,13 +3807,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998079 data arrival time + -3.992759 data arrival time --------------------------------------------------------------------------------------------- - 3.751921 slack (MET) + 3.757241 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3710,10 +3822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381706 2.700717 1.998053 3.998053 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 2.700741 0.000000 3.998053 ^ gpio_vtrip_sel[19] (out) - 3.998053 data arrival time + 11 0.379060 2.682140 1.992708 3.992708 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.682250 0.000000 3.992708 ^ gpio_dm1[17] (out) + 3.992708 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3723,13 +3835,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998053 data arrival time + -3.992708 data arrival time --------------------------------------------------------------------------------------------- - 3.751947 slack (MET) + 3.757292 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3738,10 +3850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 2.694268 1.998039 3.998039 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.694352 0.000000 3.998039 ^ gpio_analog_sel[29] (out) - 3.998039 data arrival time + 11 0.379677 2.685491 1.992308 3.992308 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.685525 0.000000 3.992308 ^ gpio_analog_sel[38] (out) + 3.992308 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3751,13 +3863,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998039 data arrival time + -3.992308 data arrival time --------------------------------------------------------------------------------------------- - 3.751961 slack (MET) + 3.757692 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3766,10 +3878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 2.693607 1.998030 3.998030 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.693621 0.000000 3.998030 ^ gpio_dm1[39] (out) - 3.998030 data arrival time + 11 0.379645 2.686134 1.992288 3.992288 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.686196 0.000000 3.992288 ^ gpio_analog_sel[18] (out) + 3.992288 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3779,13 +3891,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.998030 data arrival time + -3.992288 data arrival time --------------------------------------------------------------------------------------------- - 3.751970 slack (MET) + 3.757712 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3794,10 +3906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 2.693607 1.997967 3.997967 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.693621 0.000000 3.997967 ^ gpio_analog_en[39] (out) - 3.997967 data arrival time + 11 0.379867 2.687472 1.992238 3.992238 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.687515 0.000000 3.992238 ^ gpio_holdover[0] (out) + 3.992238 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3807,13 +3919,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997967 data arrival time + -3.992238 data arrival time --------------------------------------------------------------------------------------------- - 3.752033 slack (MET) + 3.757762 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3822,10 +3934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 2.690854 1.997967 3.997967 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.690965 0.000000 3.997967 ^ gpio_analog_pol[31] (out) - 3.997967 data arrival time + 11 0.379060 2.682140 1.992108 3.992108 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.682242 0.000000 3.992108 ^ gpio_analog_en[17] (out) + 3.992108 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3835,13 +3947,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997967 data arrival time + -3.992108 data arrival time --------------------------------------------------------------------------------------------- - 3.752033 slack (MET) + 3.757892 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3850,10 +3962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 2.688428 1.997947 3.997947 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.688575 0.000000 3.997947 ^ gpio_dm0[28] (out) - 3.997947 data arrival time + 11 0.378937 2.681310 1.991973 3.991973 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.681421 0.000000 3.991973 ^ gpio_slow_sel[16] (out) + 3.991973 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3863,13 +3975,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997947 data arrival time + -3.991973 data arrival time --------------------------------------------------------------------------------------------- - 3.752053 slack (MET) + 3.758027 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3878,10 +3990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 2.693607 1.997907 3.997907 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.693621 0.000000 3.997907 ^ gpio_dm0[39] (out) - 3.997907 data arrival time + 11 0.378937 2.681310 1.991899 3.991899 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.681419 0.000000 3.991899 ^ gpio_dm1[16] (out) + 3.991899 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3891,13 +4003,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997907 data arrival time + -3.991899 data arrival time --------------------------------------------------------------------------------------------- - 3.752093 slack (MET) + 3.758101 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3906,10 +4018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 2.693607 1.997828 3.997828 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.693620 0.000000 3.997828 ^ gpio_analog_pol[39] (out) - 3.997828 data arrival time + 11 0.380920 2.695465 1.991834 3.991834 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 2.695480 0.000000 3.991834 ^ gpio_ib_mode_sel[36] (out) + 3.991834 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3919,13 +4031,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997828 data arrival time + -3.991834 data arrival time --------------------------------------------------------------------------------------------- - 3.752172 slack (MET) + 3.758166 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3934,10 +4046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 2.694625 1.997764 3.997764 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.694696 0.000000 3.997764 ^ gpio_dm2[36] (out) - 3.997764 data arrival time + 11 0.379060 2.682140 1.991799 3.991799 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.682238 0.000000 3.991799 ^ gpio_dm0[17] (out) + 3.991799 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3947,13 +4059,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997764 data arrival time + -3.991799 data arrival time --------------------------------------------------------------------------------------------- - 3.752236 slack (MET) + 3.758201 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3962,10 +4074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 2.690795 1.997670 3.997670 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.690888 0.000000 3.997670 ^ gpio_analog_pol[23] (out) - 3.997670 data arrival time + 11 0.379645 2.686134 1.991669 3.991669 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.686190 0.000000 3.991669 ^ gpio_dm2[18] (out) + 3.991669 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3975,13 +4087,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997670 data arrival time + -3.991669 data arrival time --------------------------------------------------------------------------------------------- - 3.752330 slack (MET) + 3.758331 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3990,10 +4102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381656 2.700419 1.997671 3.997671 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.700443 0.000000 3.997671 ^ gpio_vtrip_sel[21] (out) - 3.997671 data arrival time + 11 0.379677 2.685491 1.991518 3.991518 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.685519 0.000000 3.991518 ^ gpio_dm2[38] (out) + 3.991518 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4003,13 +4115,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997671 data arrival time + -3.991518 data arrival time --------------------------------------------------------------------------------------------- - 3.752329 slack (MET) + 3.758482 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4018,10 +4130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 2.695404 1.997617 3.997617 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.695468 0.000000 3.997617 ^ gpio_holdover[27] (out) - 3.997617 data arrival time + 11 0.379867 2.687472 1.991494 3.991494 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.687508 0.000000 3.991494 ^ gpio_out[0] (out) + 3.991494 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4031,13 +4143,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997617 data arrival time + -3.991494 data arrival time --------------------------------------------------------------------------------------------- - 3.752383 slack (MET) + 3.758506 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4046,10 +4158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 2.688428 1.997520 3.997520 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.688567 0.000000 3.997520 ^ gpio_analog_pol[28] (out) - 3.997520 data arrival time + 11 0.378937 2.681310 1.991415 3.991415 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.681412 0.000000 3.991415 ^ gpio_analog_en[16] (out) + 3.991415 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4059,13 +4171,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997520 data arrival time + -3.991415 data arrival time --------------------------------------------------------------------------------------------- - 3.752480 slack (MET) + 3.758585 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4074,10 +4186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 2.699436 1.997396 3.997396 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.699647 0.000000 3.997396 ^ gpio_vtrip_sel[25] (out) - 3.997396 data arrival time + 11 0.379060 2.682140 1.991389 3.991389 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.682232 0.000000 3.991389 ^ gpio_analog_pol[17] (out) + 3.991389 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4087,13 +4199,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997396 data arrival time + -3.991389 data arrival time --------------------------------------------------------------------------------------------- - 3.752604 slack (MET) + 3.758611 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4102,10 +4214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 2.693607 1.997391 3.997391 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.693618 0.000000 3.997391 ^ gpio_analog_sel[39] (out) - 3.997391 data arrival time + 11 0.378937 2.681310 1.991108 3.991107 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.681408 0.000000 3.991107 ^ gpio_dm0[16] (out) + 3.991107 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4115,13 +4227,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997391 data arrival time + -3.991107 data arrival time --------------------------------------------------------------------------------------------- - 3.752609 slack (MET) + 3.758892 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4130,10 +4242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 2.694268 1.997392 3.997392 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.694344 0.000000 3.997392 ^ gpio_dm2[29] (out) - 3.997392 data arrival time + 11 0.379645 2.686134 1.990948 3.990948 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.686182 0.000000 3.990948 ^ gpio_holdover[18] (out) + 3.990948 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4143,13 +4255,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997392 data arrival time + -3.990948 data arrival time --------------------------------------------------------------------------------------------- - 3.752608 slack (MET) + 3.759052 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4158,10 +4270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 2.697377 1.997311 3.997311 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.697415 0.000000 3.997311 ^ gpio_out[32] (out) - 3.997311 data arrival time + 11 0.379270 2.683046 1.990745 3.990745 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.683096 0.000000 3.990745 ^ gpio_slow_sel[43] (out) + 3.990745 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4171,13 +4283,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997311 data arrival time + -3.990745 data arrival time --------------------------------------------------------------------------------------------- - 3.752689 slack (MET) + 3.759255 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4186,10 +4298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 2.693607 1.997271 3.997271 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.693618 0.000000 3.997271 ^ gpio_dm2[39] (out) - 3.997271 data arrival time + 11 0.378937 2.681310 1.990698 3.990698 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.681403 0.000000 3.990698 ^ gpio_analog_pol[16] (out) + 3.990698 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4199,13 +4311,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997271 data arrival time + -3.990698 data arrival time --------------------------------------------------------------------------------------------- - 3.752729 slack (MET) + 3.759302 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4214,10 +4326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 2.693607 1.997132 3.997132 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.693617 0.000000 3.997132 ^ gpio_holdover[39] (out) - 3.997132 data arrival time + 11 0.379270 2.683046 1.990690 3.990690 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.683096 0.000000 3.990690 ^ gpio_dm1[43] (out) + 3.990690 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4227,13 +4339,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997132 data arrival time + -3.990690 data arrival time --------------------------------------------------------------------------------------------- - 3.752868 slack (MET) + 3.759310 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4242,10 +4354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381694 2.700616 1.997112 3.997112 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 2.700634 0.000000 3.997112 ^ gpio_ib_mode_sel[15] (out) - 3.997112 data arrival time + 11 0.379270 2.683046 1.990620 3.990619 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.683095 0.000000 3.990619 ^ gpio_analog_en[43] (out) + 3.990619 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4255,13 +4367,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997112 data arrival time + -3.990619 data arrival time --------------------------------------------------------------------------------------------- - 3.752888 slack (MET) + 3.759381 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4270,10 +4382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 2.685750 1.997110 3.997110 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.685937 0.000000 3.997110 ^ gpio_slow_sel[24] (out) - 3.997110 data arrival time + 11 0.379270 2.683046 1.990560 3.990560 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.683094 0.000000 3.990560 ^ gpio_dm0[43] (out) + 3.990560 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4283,13 +4395,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997110 data arrival time + -3.990560 data arrival time --------------------------------------------------------------------------------------------- - 3.752890 slack (MET) + 3.759440 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4298,10 +4410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381706 2.700717 1.997022 3.997022 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 2.700734 0.000000 3.997022 ^ gpio_ib_mode_sel[19] (out) - 3.997022 data arrival time + 11 0.379270 2.683046 1.990482 3.990482 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.683094 0.000000 3.990482 ^ gpio_analog_pol[43] (out) + 3.990482 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4311,13 +4423,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997022 data arrival time + -3.990482 data arrival time --------------------------------------------------------------------------------------------- - 3.752978 slack (MET) + 3.759518 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4326,10 +4438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 2.694625 1.997012 3.997012 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.694688 0.000000 3.997012 ^ gpio_holdover[36] (out) - 3.997012 data arrival time + 11 0.380290 2.690795 1.990477 3.990477 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.690816 0.000000 3.990477 ^ gpio_vtrip_sel[23] (out) + 3.990477 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4339,13 +4451,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.997012 data arrival time + -3.990477 data arrival time --------------------------------------------------------------------------------------------- - 3.752988 slack (MET) + 3.759523 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4354,10 +4466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 2.693607 1.996994 3.996994 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.693617 0.000000 3.996994 ^ gpio_out[39] (out) - 3.996994 data arrival time + 11 0.379645 2.686134 1.990358 3.990358 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.686177 0.000000 3.990358 ^ gpio_out[18] (out) + 3.990358 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4367,13 +4479,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996994 data arrival time + -3.990358 data arrival time --------------------------------------------------------------------------------------------- - 3.753006 slack (MET) + 3.759642 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4382,10 +4494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 2.695404 1.996875 3.996875 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.695460 0.000000 3.996875 ^ gpio_out[27] (out) - 3.996875 data arrival time + 11 0.379677 2.685491 1.990333 3.990333 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.685511 0.000000 3.990333 ^ gpio_holdover[38] (out) + 3.990333 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4395,13 +4507,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996875 data arrival time + -3.990333 data arrival time --------------------------------------------------------------------------------------------- - 3.753124 slack (MET) + 3.759667 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4410,10 +4522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 2.685750 1.996813 3.996813 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.685931 0.000000 3.996813 ^ gpio_dm1[24] (out) - 3.996813 data arrival time + 11 0.378413 2.677650 1.990056 3.990057 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.677773 0.000000 3.990057 ^ gpio_slow_sel[14] (out) + 3.990057 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4423,13 +4535,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996813 data arrival time + -3.990057 data arrival time --------------------------------------------------------------------------------------------- - 3.753187 slack (MET) + 3.759943 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4438,10 +4550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 2.694268 1.996637 3.996637 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.694335 0.000000 3.996637 ^ gpio_holdover[29] (out) - 3.996637 data arrival time + 11 0.379270 2.683046 1.990046 3.990046 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.683089 0.000000 3.990046 ^ gpio_analog_sel[43] (out) + 3.990046 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4451,13 +4563,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996637 data arrival time + -3.990046 data arrival time --------------------------------------------------------------------------------------------- - 3.753363 slack (MET) + 3.759954 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4466,10 +4578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381656 2.700419 1.996640 3.996639 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 2.700436 0.000000 3.996639 ^ gpio_ib_mode_sel[21] (out) - 3.996639 data arrival time + 11 0.379270 2.683046 1.989928 3.989928 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.683089 0.000000 3.989928 ^ gpio_dm2[43] (out) + 3.989928 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4479,13 +4591,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996639 data arrival time + -3.989928 data arrival time --------------------------------------------------------------------------------------------- - 3.753361 slack (MET) + 3.760072 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4494,10 +4606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 2.698799 1.996605 3.996605 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.698820 0.000000 3.996605 ^ gpio_vtrip_sel[22] (out) - 3.996605 data arrival time + 11 0.379270 2.683046 1.989789 3.989789 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.683087 0.000000 3.989789 ^ gpio_holdover[43] (out) + 3.989789 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4507,13 +4619,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996605 data arrival time + -3.989789 data arrival time --------------------------------------------------------------------------------------------- - 3.753395 slack (MET) + 3.760211 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4522,10 +4634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 2.693607 1.996510 3.996510 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.693615 0.000000 3.996510 ^ gpio_vtrip_sel[39] (out) - 3.996510 data arrival time + 11 0.378413 2.677650 1.989758 3.989758 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.677768 0.000000 3.989758 ^ gpio_dm1[14] (out) + 3.989758 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4535,13 +4647,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996510 data arrival time + -3.989758 data arrival time --------------------------------------------------------------------------------------------- - 3.753490 slack (MET) + 3.760242 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4550,10 +4662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 2.685750 1.996422 3.996422 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.685924 0.000000 3.996422 ^ gpio_analog_en[24] (out) - 3.996422 data arrival time + 11 0.377842 2.675096 1.989715 3.989715 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.675362 0.000000 3.989715 ^ gpio_slow_sel[13] (out) + 3.989715 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4563,13 +4675,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996422 data arrival time + -3.989715 data arrival time --------------------------------------------------------------------------------------------- - 3.753578 slack (MET) + 3.760285 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4578,10 +4690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 2.693607 1.996312 3.996312 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 2.693614 0.000000 3.996312 ^ gpio_ib_mode_sel[39] (out) - 3.996312 data arrival time + 11 0.379270 2.683046 1.989651 3.989651 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.683086 0.000000 3.989651 ^ gpio_out[43] (out) + 3.989651 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4591,13 +4703,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996312 data arrival time + -3.989651 data arrival time --------------------------------------------------------------------------------------------- - 3.753688 slack (MET) + 3.760349 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4606,10 +4718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 2.685872 1.996291 3.996291 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.686016 0.000000 3.996291 ^ gpio_slow_sel[33] (out) - 3.996291 data arrival time + 11 0.380290 2.690795 1.989448 3.989448 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 2.690810 0.000000 3.989448 ^ gpio_ib_mode_sel[23] (out) + 3.989448 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4619,13 +4731,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996291 data arrival time + -3.989448 data arrival time --------------------------------------------------------------------------------------------- - 3.753709 slack (MET) + 3.760552 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4634,10 +4746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 2.694625 1.996270 3.996270 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.694680 0.000000 3.996270 ^ gpio_out[36] (out) - 3.996270 data arrival time + 11 0.377842 2.675096 1.989417 3.989417 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.675355 0.000000 3.989417 ^ gpio_dm1[13] (out) + 3.989417 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4647,13 +4759,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996270 data arrival time + -3.989417 data arrival time --------------------------------------------------------------------------------------------- - 3.753730 slack (MET) + 3.760583 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4662,10 +4774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 2.690289 1.996260 3.996260 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.690393 0.000000 3.996260 ^ gpio_analog_sel[30] (out) - 3.996260 data arrival time + 11 0.378413 2.677650 1.989368 3.989368 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.677762 0.000000 3.989368 ^ gpio_analog_en[14] (out) + 3.989368 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4675,13 +4787,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996260 data arrival time + -3.989368 data arrival time --------------------------------------------------------------------------------------------- - 3.753740 slack (MET) + 3.760632 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4690,10 +4802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 2.697134 1.996132 3.996132 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.697163 0.000000 3.996132 ^ gpio_vtrip_sel[37] (out) - 3.996132 data arrival time + 11 0.379060 2.682140 1.989336 3.989336 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.682207 0.000000 3.989336 ^ gpio_analog_sel[17] (out) + 3.989336 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4703,13 +4815,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996132 data arrival time + -3.989336 data arrival time --------------------------------------------------------------------------------------------- - 3.753868 slack (MET) + 3.760664 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4718,10 +4830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 2.685750 1.996101 3.996101 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.685919 0.000000 3.996101 ^ gpio_dm0[24] (out) - 3.996101 data arrival time + 11 0.379677 2.685491 1.989097 3.989097 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.685504 0.000000 3.989097 ^ gpio_out[38] (out) + 3.989097 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4731,13 +4843,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996101 data arrival time + -3.989097 data arrival time --------------------------------------------------------------------------------------------- - 3.753899 slack (MET) + 3.760903 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4746,10 +4858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 2.691350 1.996066 3.996066 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.691430 0.000000 3.996066 ^ gpio_analog_sel[34] (out) - 3.996066 data arrival time + 11 0.378413 2.677650 1.989047 3.989047 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.677758 0.000000 3.989047 ^ gpio_dm0[14] (out) + 3.989047 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4759,13 +4871,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996066 data arrival time + -3.989047 data arrival time --------------------------------------------------------------------------------------------- - 3.753934 slack (MET) + 3.760953 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4774,10 +4886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 2.697731 1.996068 3.996068 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.697755 0.000000 3.996068 ^ gpio_vtrip_sel[20] (out) - 3.996068 data arrival time + 11 0.379060 2.682140 1.988717 3.988717 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.682200 0.000000 3.988717 ^ gpio_dm2[17] (out) + 3.988717 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4787,13 +4899,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.996068 data arrival time + -3.988717 data arrival time --------------------------------------------------------------------------------------------- - 3.753932 slack (MET) + 3.761283 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4802,10 +4914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 2.685872 1.995993 3.995993 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.686011 0.000000 3.995993 ^ gpio_dm1[33] (out) - 3.995993 data arrival time + 11 0.378937 2.681310 1.988703 3.988703 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.681378 0.000000 3.988703 ^ gpio_analog_sel[16] (out) + 3.988703 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4815,13 +4927,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995993 data arrival time + -3.988703 data arrival time --------------------------------------------------------------------------------------------- - 3.754007 slack (MET) + 3.761297 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4830,10 +4942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 2.690795 1.995970 3.995970 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.690866 0.000000 3.995970 ^ gpio_analog_sel[23] (out) - 3.995970 data arrival time + 11 0.377842 2.675096 1.988664 3.988664 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.675339 0.000000 3.988664 ^ gpio_analog_en[13] (out) + 3.988664 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4843,13 +4955,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995970 data arrival time + -3.988664 data arrival time --------------------------------------------------------------------------------------------- - 3.754030 slack (MET) + 3.761336 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4858,10 +4970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 2.694268 1.995893 3.995893 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.694327 0.000000 3.995893 ^ gpio_out[29] (out) - 3.995893 data arrival time + 11 0.377842 2.675096 1.988562 3.988562 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.675336 0.000000 3.988562 ^ gpio_dm0[13] (out) + 3.988562 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4871,13 +4983,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995893 data arrival time + -3.988562 data arrival time --------------------------------------------------------------------------------------------- - 3.754107 slack (MET) + 3.761438 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4886,10 +4998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 2.697377 1.995783 3.995783 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.697403 0.000000 3.995783 ^ gpio_vtrip_sel[32] (out) - 3.995783 data arrival time + 11 0.378937 2.681310 1.988083 3.988083 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.681371 0.000000 3.988083 ^ gpio_dm2[16] (out) + 3.988083 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4899,13 +5011,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995783 data arrival time + -3.988083 data arrival time --------------------------------------------------------------------------------------------- - 3.754217 slack (MET) + 3.761917 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4914,10 +5026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 2.698799 1.995715 3.995715 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 2.698814 0.000000 3.995715 ^ gpio_ib_mode_sel[22] (out) - 3.995715 data arrival time + 11 0.378413 2.677650 1.988013 3.988013 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.677743 0.000000 3.988013 ^ gpio_analog_pol[14] (out) + 3.988013 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4927,13 +5039,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995715 data arrival time + -3.988013 data arrival time --------------------------------------------------------------------------------------------- - 3.754285 slack (MET) + 3.761987 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4942,10 +5054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 2.687472 1.995710 3.995710 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.687552 0.000000 3.995710 ^ gpio_slow_sel[0] (out) - 3.995710 data arrival time + 11 0.379060 2.682140 1.987997 3.987997 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.682193 0.000000 3.987997 ^ gpio_holdover[17] (out) + 3.987997 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4955,13 +5067,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995710 data arrival time + -3.987997 data arrival time --------------------------------------------------------------------------------------------- - 3.754290 slack (MET) + 3.762003 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4970,10 +5082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 2.685750 1.995673 3.995673 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.685911 0.000000 3.995673 ^ gpio_analog_pol[24] (out) - 3.995673 data arrival time + 11 0.379270 2.683046 1.987950 3.987950 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.683072 0.000000 3.987950 ^ gpio_vtrip_sel[43] (out) + 3.987950 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4983,13 +5095,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995673 data arrival time + -3.987950 data arrival time --------------------------------------------------------------------------------------------- - 3.754327 slack (MET) + 3.762050 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4998,10 +5110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 2.687472 1.995655 3.995656 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.687551 0.000000 3.995656 ^ gpio_dm1[0] (out) - 3.995656 data arrival time + 11 0.377842 2.675096 1.987768 3.987767 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.675319 0.000000 3.987767 ^ gpio_analog_pol[13] (out) + 3.987767 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5011,13 +5123,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995656 data arrival time + -3.987767 data arrival time --------------------------------------------------------------------------------------------- - 3.754344 slack (MET) + 3.762232 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5026,10 +5138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 2.685872 1.995603 3.995603 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.686005 0.000000 3.995603 ^ gpio_analog_en[33] (out) - 3.995603 data arrival time + 11 0.379867 2.687472 1.987576 3.987576 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 2.687483 0.000000 3.987576 ^ gpio_vtrip_sel[0] (out) + 3.987576 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5039,13 +5151,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995603 data arrival time + -3.987576 data arrival time --------------------------------------------------------------------------------------------- - 3.754397 slack (MET) + 3.762424 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5054,10 +5166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 2.687472 1.995584 3.995584 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.687551 0.000000 3.995584 ^ gpio_analog_en[0] (out) - 3.995584 data arrival time + 11 0.379645 2.686134 1.987506 3.987506 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 2.686155 0.000000 3.987506 ^ gpio_vtrip_sel[18] (out) + 3.987506 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5067,13 +5179,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995584 data arrival time + -3.987506 data arrival time --------------------------------------------------------------------------------------------- - 3.754416 slack (MET) + 3.762494 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5082,10 +5194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 2.690854 1.995511 3.995511 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.690933 0.000000 3.995511 ^ gpio_analog_sel[31] (out) - 3.995511 data arrival time + 11 0.379677 2.685491 1.987415 3.987415 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.685497 0.000000 3.987415 ^ gpio_vtrip_sel[38] (out) + 3.987415 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5095,13 +5207,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995511 data arrival time + -3.987415 data arrival time --------------------------------------------------------------------------------------------- - 3.754489 slack (MET) + 3.762585 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5110,10 +5222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 2.696468 1.995499 3.995499 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.696498 0.000000 3.995499 ^ gpio_vtrip_sel[26] (out) - 3.995499 data arrival time + 11 0.378937 2.681310 1.987363 3.987363 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.681363 0.000000 3.987363 ^ gpio_holdover[16] (out) + 3.987363 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5123,13 +5235,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995499 data arrival time + -3.987363 data arrival time --------------------------------------------------------------------------------------------- - 3.754501 slack (MET) + 3.762637 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5138,10 +5250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 2.687472 1.995471 3.995471 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.687549 0.000000 3.995471 ^ gpio_analog_pol[0] (out) - 3.995471 data arrival time + 11 0.379060 2.682140 1.987292 3.987292 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.682186 0.000000 3.987292 ^ gpio_out[17] (out) + 3.987292 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5151,13 +5263,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995471 data arrival time + -3.987292 data arrival time --------------------------------------------------------------------------------------------- - 3.754529 slack (MET) + 3.762707 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5166,10 +5278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 2.691350 1.995418 3.995418 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.691422 0.000000 3.995418 ^ gpio_dm2[34] (out) - 3.995418 data arrival time + 11 0.379677 2.685491 1.987216 3.987216 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 2.685496 0.000000 3.987216 ^ gpio_ib_mode_sel[38] (out) + 3.987216 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5179,13 +5291,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995418 data arrival time + -3.987216 data arrival time --------------------------------------------------------------------------------------------- - 3.754582 slack (MET) + 3.762784 slack (MET) Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5194,10 +5306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 2.687472 1.995402 3.995402 ^ gpio_loopback_zero[0] (in) + 11 0.379867 2.687472 1.987206 3.987206 ^ gpio_loopback_zero[0] (in) gpio_loopback_zero[0] (net) - 2.687548 0.000000 3.995402 ^ gpio_inp_dis[0] (out) - 3.995402 data arrival time + 2.687481 0.000000 3.987206 ^ gpio_ib_mode_sel[0] (out) + 3.987206 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5207,13 +5319,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.995402 data arrival time + -3.987206 data arrival time --------------------------------------------------------------------------------------------- - 3.754598 slack (MET) + 3.762794 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5222,458 +5334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 2.690795 1.995384 3.995384 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.690859 0.000000 3.995384 ^ gpio_dm2[23] (out) - 3.995384 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.995384 data arrival time ---------------------------------------------------------------------------------------------- - 3.754616 slack (MET) - - -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379645 2.686134 1.995335 3.995335 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.686234 0.000000 3.995335 ^ gpio_slow_sel[18] (out) - 3.995335 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.995335 data arrival time ---------------------------------------------------------------------------------------------- - 3.754665 slack (MET) - - -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379547 2.685872 1.995282 3.995281 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.685999 0.000000 3.995281 ^ gpio_dm0[33] (out) - 3.995281 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.995281 data arrival time ---------------------------------------------------------------------------------------------- - 3.754718 slack (MET) - - -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379645 2.686134 1.995247 3.995247 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.686233 0.000000 3.995247 ^ gpio_dm1[18] (out) - 3.995247 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.995247 data arrival time ---------------------------------------------------------------------------------------------- - 3.754753 slack (MET) - - -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379898 2.688428 1.995072 3.995072 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.688530 0.000000 3.995072 ^ gpio_analog_sel[28] (out) - 3.995072 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.995072 data arrival time ---------------------------------------------------------------------------------------------- - 3.754928 slack (MET) - - -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381283 2.697731 1.995037 3.995037 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 2.697749 0.000000 3.995037 ^ gpio_ib_mode_sel[20] (out) - 3.995037 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.995037 data arrival time ---------------------------------------------------------------------------------------------- - 3.754963 slack (MET) - - -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380260 2.690854 1.994864 3.994864 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.690925 0.000000 3.994864 ^ gpio_dm2[31] (out) - 3.994864 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.994864 data arrival time ---------------------------------------------------------------------------------------------- - 3.755136 slack (MET) - - -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380306 2.689154 1.994770 3.994770 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.689168 0.000000 3.994770 ^ gpio_slow_sel[42] (out) - 3.994770 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.994770 data arrival time ---------------------------------------------------------------------------------------------- - 3.755230 slack (MET) - - -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379645 2.686134 1.994763 3.994763 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.686226 0.000000 3.994763 ^ gpio_analog_en[18] (out) - 3.994763 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.994763 data arrival time ---------------------------------------------------------------------------------------------- - 3.755237 slack (MET) - - -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380152 2.690289 1.994761 3.994761 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.690373 0.000000 3.994761 ^ gpio_dm2[30] (out) - 3.994761 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.994761 data arrival time ---------------------------------------------------------------------------------------------- - 3.755239 slack (MET) - - -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380306 2.689154 1.994714 3.994714 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.689168 0.000000 3.994714 ^ gpio_dm1[42] (out) - 3.994714 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.994714 data arrival time ---------------------------------------------------------------------------------------------- - 3.755286 slack (MET) - - -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381086 2.696468 1.994702 3.994703 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 2.696493 0.000000 3.994703 ^ gpio_ib_mode_sel[26] (out) - 3.994703 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.994703 data arrival time ---------------------------------------------------------------------------------------------- - 3.755297 slack (MET) - - -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380306 2.689154 1.994671 3.994671 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.689168 0.000000 3.994671 ^ gpio_analog_en[42] (out) - 3.994671 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.994671 data arrival time ---------------------------------------------------------------------------------------------- - 3.755329 slack (MET) - - -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380290 2.690795 1.994663 3.994663 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.690852 0.000000 3.994663 ^ gpio_holdover[23] (out) - 3.994663 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.994663 data arrival time ---------------------------------------------------------------------------------------------- - 3.755337 slack (MET) - - -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380335 2.691350 1.994665 3.994665 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.691413 0.000000 3.994665 ^ gpio_holdover[34] (out) - 3.994665 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.994665 data arrival time ---------------------------------------------------------------------------------------------- - 3.755335 slack (MET) - - -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380306 2.689154 1.994584 3.994584 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.689167 0.000000 3.994584 ^ gpio_dm0[42] (out) - 3.994584 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.994584 data arrival time ---------------------------------------------------------------------------------------------- - 3.755416 slack (MET) - - -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380306 2.689154 1.994505 3.994505 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.689167 0.000000 3.994505 ^ gpio_analog_pol[42] (out) - 3.994505 data arrival time + 11 0.378794 2.678527 1.986843 3.986843 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.678540 0.000000 3.986843 ^ gpio_slow_sel[41] (out) + 3.986843 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5683,13 +5347,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994505 data arrival time + -3.986843 data arrival time --------------------------------------------------------------------------------------------- - 3.755495 slack (MET) + 3.763157 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5698,10 +5362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 2.686134 1.994455 3.994455 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.686222 0.000000 3.994455 ^ gpio_dm0[18] (out) - 3.994455 data arrival time + 11 0.378794 2.678527 1.986788 3.986788 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.678540 0.000000 3.986788 ^ gpio_dm1[41] (out) + 3.986788 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5711,13 +5375,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994455 data arrival time + -3.986788 data arrival time --------------------------------------------------------------------------------------------- - 3.755545 slack (MET) + 3.763212 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5726,10 +5390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 2.687472 1.994260 3.994260 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.687535 0.000000 3.994260 ^ gpio_analog_sel[0] (out) - 3.994260 data arrival time + 11 0.378794 2.678527 1.986717 3.986717 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.678539 0.000000 3.986717 ^ gpio_analog_en[41] (out) + 3.986717 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5739,13 +5403,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994260 data arrival time + -3.986717 data arrival time --------------------------------------------------------------------------------------------- - 3.755740 slack (MET) + 3.763283 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5754,10 +5418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 2.685872 1.994248 3.994248 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.685984 0.000000 3.994248 ^ gpio_analog_pol[33] (out) - 3.994248 data arrival time + 11 0.378794 2.678527 1.986658 3.986658 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.678539 0.000000 3.986658 ^ gpio_dm0[41] (out) + 3.986658 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5767,13 +5431,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994248 data arrival time + -3.986658 data arrival time --------------------------------------------------------------------------------------------- - 3.755752 slack (MET) + 3.763342 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5782,10 +5446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 2.695404 1.994186 3.994185 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.695436 0.000000 3.994185 ^ gpio_vtrip_sel[27] (out) - 3.994185 data arrival time + 11 0.378937 2.681310 1.986657 3.986657 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.681356 0.000000 3.986657 ^ gpio_out[16] (out) + 3.986657 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5795,13 +5459,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994185 data arrival time + -3.986657 data arrival time --------------------------------------------------------------------------------------------- - 3.755814 slack (MET) + 3.763343 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5810,10 +5474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 2.697377 1.994157 3.994157 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 2.697393 0.000000 3.994157 ^ gpio_ib_mode_sel[32] (out) - 3.994157 data arrival time + 11 0.378794 2.678527 1.986579 3.986579 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.678539 0.000000 3.986579 ^ gpio_analog_pol[41] (out) + 3.986579 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5823,13 +5487,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994157 data arrival time + -3.986579 data arrival time --------------------------------------------------------------------------------------------- - 3.755843 slack (MET) + 3.763421 slack (MET) Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5838,10 +5502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 2.686134 1.994111 3.994111 ^ gpio_loopback_zero[18] (in) + 11 0.379645 2.686134 1.986476 3.986476 ^ gpio_loopback_zero[18] (in) gpio_loopback_zero[18] (net) - 2.686218 0.000000 3.994111 ^ gpio_analog_pol[18] (out) - 3.994111 data arrival time + 2.686149 0.000000 3.986476 ^ gpio_ib_mode_sel[18] (out) + 3.986476 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5851,13 +5515,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994111 data arrival time + -3.986476 data arrival time --------------------------------------------------------------------------------------------- - 3.755889 slack (MET) + 3.763524 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5866,10 +5530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 2.690854 1.994111 3.994111 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.690916 0.000000 3.994111 ^ gpio_holdover[31] (out) - 3.994111 data arrival time + 11 0.378716 2.677982 1.986436 3.986436 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.677995 0.000000 3.986436 ^ gpio_slow_sel[40] (out) + 3.986436 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5879,13 +5543,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994111 data arrival time + -3.986436 data arrival time --------------------------------------------------------------------------------------------- - 3.755889 slack (MET) + 3.763564 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5894,10 +5558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 2.689154 1.994069 3.994069 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.689165 0.000000 3.994069 ^ gpio_analog_sel[42] (out) - 3.994069 data arrival time + 11 0.378716 2.677982 1.986381 3.986381 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.677995 0.000000 3.986381 ^ gpio_dm1[40] (out) + 3.986381 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5907,13 +5571,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.994069 data arrival time + -3.986381 data arrival time --------------------------------------------------------------------------------------------- - 3.755931 slack (MET) + 3.763619 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5922,10 +5586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 2.690795 1.993959 3.993959 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.690845 0.000000 3.993959 ^ gpio_out[23] (out) - 3.993959 data arrival time + 11 0.378716 2.677982 1.986310 3.986310 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.677994 0.000000 3.986310 ^ gpio_analog_en[40] (out) + 3.986310 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5935,13 +5599,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993959 data arrival time + -3.986310 data arrival time --------------------------------------------------------------------------------------------- - 3.756041 slack (MET) + 3.763690 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5950,10 +5614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 2.689154 1.993950 3.993950 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.689164 0.000000 3.993950 ^ gpio_dm2[42] (out) - 3.993950 data arrival time + 11 0.379270 2.683046 1.986259 3.986259 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 2.683062 0.000000 3.986259 ^ gpio_ib_mode_sel[43] (out) + 3.986259 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5963,13 +5627,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993950 data arrival time + -3.986259 data arrival time --------------------------------------------------------------------------------------------- - 3.756050 slack (MET) + 3.763741 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5978,10 +5642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 2.691350 1.993924 3.993923 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.691406 0.000000 3.993923 ^ gpio_out[34] (out) - 3.993923 data arrival time + 11 0.378716 2.677982 1.986251 3.986251 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.677994 0.000000 3.986251 ^ gpio_dm0[40] (out) + 3.986251 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5991,13 +5655,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993923 data arrival time + -3.986251 data arrival time --------------------------------------------------------------------------------------------- - 3.756076 slack (MET) + 3.763749 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6006,10 +5670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 2.689154 1.993812 3.993812 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.689164 0.000000 3.993812 ^ gpio_holdover[42] (out) - 3.993812 data arrival time + 11 0.378716 2.677982 1.986172 3.986172 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.677994 0.000000 3.986172 ^ gpio_analog_pol[40] (out) + 3.986172 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6019,13 +5683,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993812 data arrival time + -3.986172 data arrival time --------------------------------------------------------------------------------------------- - 3.756188 slack (MET) + 3.763828 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6034,10 +5698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 2.685491 1.993747 3.993747 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.685538 0.000000 3.993747 ^ gpio_slow_sel[38] (out) - 3.993747 data arrival time + 11 0.378794 2.678527 1.986143 3.986144 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.678537 0.000000 3.986144 ^ gpio_analog_sel[41] (out) + 3.986144 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6047,13 +5711,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993747 data arrival time + -3.986144 data arrival time --------------------------------------------------------------------------------------------- - 3.756253 slack (MET) + 3.763856 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6062,10 +5726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 2.685491 1.993692 3.993692 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.685537 0.000000 3.993692 ^ gpio_dm1[38] (out) - 3.993692 data arrival time + 11 0.378794 2.678527 1.986025 3.986025 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.678536 0.000000 3.986025 ^ gpio_dm2[41] (out) + 3.986025 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6075,13 +5739,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993692 data arrival time + -3.986025 data arrival time --------------------------------------------------------------------------------------------- - 3.756308 slack (MET) + 3.763975 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6090,10 +5754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 2.689154 1.993674 3.993674 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.689163 0.000000 3.993674 ^ gpio_out[42] (out) - 3.993674 data arrival time + 11 0.378794 2.678527 1.985886 3.985886 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.678535 0.000000 3.985886 ^ gpio_holdover[41] (out) + 3.985886 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6103,13 +5767,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993674 data arrival time + -3.985886 data arrival time --------------------------------------------------------------------------------------------- - 3.756326 slack (MET) + 3.764114 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6118,10 +5782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 2.685491 1.993622 3.993622 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.685537 0.000000 3.993622 ^ gpio_analog_en[38] (out) - 3.993622 data arrival time + 11 0.378794 2.678527 1.985749 3.985749 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.678535 0.000000 3.985749 ^ gpio_out[41] (out) + 3.985749 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6131,13 +5795,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993622 data arrival time + -3.985749 data arrival time --------------------------------------------------------------------------------------------- - 3.756378 slack (MET) + 3.764251 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6146,10 +5810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 2.694625 1.993581 3.993581 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.694656 0.000000 3.993581 ^ gpio_vtrip_sel[36] (out) - 3.993581 data arrival time + 11 0.378716 2.677982 1.985737 3.985737 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.677992 0.000000 3.985737 ^ gpio_analog_sel[40] (out) + 3.985737 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6159,25 +5823,25 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993581 data arrival time + -3.985737 data arrival time --------------------------------------------------------------------------------------------- - 3.756419 slack (MET) + 3.764263 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379677 2.685491 1.993562 3.993562 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.685536 0.000000 3.993562 ^ gpio_dm0[38] (out) - 3.993562 data arrival time + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 11 0.378413 2.677650 1.985630 3.985630 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.677714 0.000000 3.985630 ^ gpio_analog_sel[14] (out) + 3.985630 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6187,13 +5851,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993562 data arrival time + -3.985630 data arrival time --------------------------------------------------------------------------------------------- - 3.756438 slack (MET) + 3.764370 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6202,10 +5866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 2.699436 1.993552 3.993552 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 2.699577 0.000000 3.993552 ^ gpio_ib_mode_sel[25] (out) - 3.993552 data arrival time + 11 0.378716 2.677982 1.985618 3.985618 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.677991 0.000000 3.985618 ^ gpio_dm2[40] (out) + 3.985618 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6215,13 +5879,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993552 data arrival time + -3.985618 data arrival time --------------------------------------------------------------------------------------------- - 3.756448 slack (MET) + 3.764382 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6230,10 +5894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 2.685491 1.993484 3.993484 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.685535 0.000000 3.993484 ^ gpio_analog_pol[38] (out) - 3.993484 data arrival time + 11 0.378716 2.677982 1.985480 3.985480 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.677991 0.000000 3.985480 ^ gpio_holdover[40] (out) + 3.985480 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6243,13 +5907,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993484 data arrival time + -3.985480 data arrival time --------------------------------------------------------------------------------------------- - 3.756516 slack (MET) + 3.764520 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6258,10 +5922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 2.697134 1.993391 3.993391 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 2.697146 0.000000 3.993391 ^ gpio_ib_mode_sel[37] (out) - 3.993391 data arrival time + 11 0.378716 2.677982 1.985342 3.985342 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.677990 0.000000 3.985342 ^ gpio_out[40] (out) + 3.985342 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6271,13 +5935,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993391 data arrival time + -3.985342 data arrival time --------------------------------------------------------------------------------------------- - 3.756609 slack (MET) + 3.764658 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6286,10 +5950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 2.690854 1.993369 3.993369 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.690908 0.000000 3.993369 ^ gpio_out[31] (out) - 3.993369 data arrival time + 11 0.378794 2.678527 1.985268 3.985268 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.678533 0.000000 3.985268 ^ gpio_vtrip_sel[41] (out) + 3.985268 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6299,13 +5963,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993369 data arrival time + -3.985268 data arrival time --------------------------------------------------------------------------------------------- - 3.756631 slack (MET) + 3.764732 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6314,10 +5978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 2.694268 1.993196 3.993196 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.694302 0.000000 3.993196 ^ gpio_vtrip_sel[29] (out) - 3.993196 data arrival time + 11 0.378794 2.678527 1.985070 3.985070 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 2.678533 0.000000 3.985070 ^ gpio_ib_mode_sel[41] (out) + 3.985070 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6327,13 +5991,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993196 data arrival time + -3.985070 data arrival time --------------------------------------------------------------------------------------------- - 3.756804 slack (MET) + 3.764930 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6342,10 +6006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 2.689154 1.993192 3.993192 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.689161 0.000000 3.993192 ^ gpio_vtrip_sel[42] (out) - 3.993192 data arrival time + 11 0.378413 2.677650 1.984983 3.984983 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.677707 0.000000 3.984983 ^ gpio_dm2[14] (out) + 3.984983 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6355,13 +6019,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993192 data arrival time + -3.984983 data arrival time --------------------------------------------------------------------------------------------- - 3.756808 slack (MET) + 3.765017 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6370,10 +6034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 2.695404 1.993110 3.993110 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 2.695428 0.000000 3.993110 ^ gpio_ib_mode_sel[27] (out) - 3.993110 data arrival time + 11 0.378716 2.677982 1.984861 3.984861 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.677988 0.000000 3.984861 ^ gpio_vtrip_sel[40] (out) + 3.984861 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6383,13 +6047,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.993110 data arrival time + -3.984861 data arrival time --------------------------------------------------------------------------------------------- - 3.756890 slack (MET) + 3.765139 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6398,10 +6062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 2.687472 1.992993 3.992993 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.687522 0.000000 3.992993 ^ gpio_dm2[0] (out) - 3.992993 data arrival time + 11 0.378716 2.677982 1.984663 3.984663 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 2.677988 0.000000 3.984663 ^ gpio_ib_mode_sel[40] (out) + 3.984663 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6411,13 +6075,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992993 data arrival time + -3.984663 data arrival time --------------------------------------------------------------------------------------------- - 3.757007 slack (MET) + 3.765337 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6426,10 +6090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 2.689154 1.992993 3.992993 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 2.689161 0.000000 3.992993 ^ gpio_ib_mode_sel[42] (out) - 3.992993 data arrival time + 11 0.377842 2.675096 1.984591 3.984591 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.675258 0.000000 3.984591 ^ gpio_analog_sel[13] (out) + 3.984591 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6439,13 +6103,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992993 data arrival time + -3.984591 data arrival time --------------------------------------------------------------------------------------------- - 3.757007 slack (MET) + 3.765409 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6454,10 +6118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 2.690289 1.992798 3.992798 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.690350 0.000000 3.992798 ^ gpio_holdover[30] (out) - 3.992798 data arrival time + 11 0.378413 2.677650 1.984230 3.984230 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.677699 0.000000 3.984230 ^ gpio_holdover[14] (out) + 3.984230 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6467,13 +6131,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992798 data arrival time + -3.984230 data arrival time --------------------------------------------------------------------------------------------- - 3.757202 slack (MET) + 3.765770 slack (MET) Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6482,10 +6146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 2.682140 1.992759 3.992759 ^ gpio_loopback_zero[17] (in) + 11 0.379060 2.682140 1.983811 3.983811 ^ gpio_loopback_zero[17] (in) gpio_loopback_zero[17] (net) - 2.682251 0.000000 3.992759 ^ gpio_slow_sel[17] (out) - 3.992759 data arrival time + 2.682159 0.000000 3.983811 ^ gpio_vtrip_sel[17] (out) + 3.983811 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6495,13 +6159,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992759 data arrival time + -3.983811 data arrival time --------------------------------------------------------------------------------------------- - 3.757241 slack (MET) + 3.766189 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6510,10 +6174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 2.682140 1.992708 3.992708 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.682250 0.000000 3.992708 ^ gpio_dm1[17] (out) - 3.992708 data arrival time + 11 0.378937 2.681310 1.983499 3.983499 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.681332 0.000000 3.983499 ^ gpio_vtrip_sel[16] (out) + 3.983499 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6523,13 +6187,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992708 data arrival time + -3.983499 data arrival time --------------------------------------------------------------------------------------------- - 3.757292 slack (MET) + 3.766501 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6538,10 +6202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 2.685750 1.992503 3.992503 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.685859 0.000000 3.992503 ^ gpio_analog_sel[24] (out) - 3.992503 data arrival time + 11 0.378413 2.677650 1.983488 3.983488 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.677692 0.000000 3.983488 ^ gpio_out[14] (out) + 3.983488 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6551,13 +6215,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992503 data arrival time + -3.983488 data arrival time --------------------------------------------------------------------------------------------- - 3.757497 slack (MET) + 3.766512 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6566,10 +6230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 2.688428 1.992413 3.992413 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.688496 0.000000 3.992413 ^ gpio_dm2[28] (out) - 3.992413 data arrival time + 11 0.377842 2.675096 1.982906 3.982906 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.675229 0.000000 3.982906 ^ gpio_dm2[13] (out) + 3.982906 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6579,13 +6243,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992413 data arrival time + -3.982906 data arrival time --------------------------------------------------------------------------------------------- - 3.757587 slack (MET) + 3.767094 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6594,10 +6258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 2.685491 1.992308 3.992308 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.685525 0.000000 3.992308 ^ gpio_analog_sel[38] (out) - 3.992308 data arrival time + 11 0.379060 2.682140 1.982782 3.982782 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 2.682153 0.000000 3.982782 ^ gpio_ib_mode_sel[17] (out) + 3.982782 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6607,13 +6271,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992308 data arrival time + -3.982782 data arrival time --------------------------------------------------------------------------------------------- - 3.757692 slack (MET) + 3.767218 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6622,10 +6286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 2.686134 1.992288 3.992288 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.686196 0.000000 3.992288 ^ gpio_analog_sel[18] (out) - 3.992288 data arrival time + 11 0.378937 2.681310 1.982470 3.982470 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 2.681325 0.000000 3.982470 ^ gpio_ib_mode_sel[16] (out) + 3.982470 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6635,13 +6299,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992288 data arrival time + -3.982470 data arrival time --------------------------------------------------------------------------------------------- - 3.757712 slack (MET) + 3.767530 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6650,10 +6314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 2.687472 1.992238 3.992238 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.687515 0.000000 3.992238 ^ gpio_holdover[0] (out) - 3.992238 data arrival time + 11 0.377842 2.675096 1.981417 3.981417 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.675206 0.000000 3.981417 ^ gpio_holdover[13] (out) + 3.981417 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6663,13 +6327,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992238 data arrival time + -3.981417 data arrival time --------------------------------------------------------------------------------------------- - 3.757762 slack (MET) + 3.768583 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6678,10 +6342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 2.694268 1.992118 3.992118 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 2.694294 0.000000 3.992118 ^ gpio_ib_mode_sel[29] (out) - 3.992118 data arrival time + 11 0.378413 2.677650 1.980899 3.980899 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.677672 0.000000 3.980899 ^ gpio_vtrip_sel[14] (out) + 3.980899 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6691,13 +6355,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992118 data arrival time + -3.980899 data arrival time --------------------------------------------------------------------------------------------- - 3.757882 slack (MET) - + 3.769101 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) + +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6706,10 +6370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 2.682140 1.992108 3.992108 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.682242 0.000000 3.992108 ^ gpio_analog_en[17] (out) - 3.992108 data arrival time + 11 0.377842 2.675096 1.980675 3.980675 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.675196 0.000000 3.980675 ^ gpio_out[13] (out) + 3.980675 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6719,13 +6383,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.992108 data arrival time + -3.980675 data arrival time --------------------------------------------------------------------------------------------- - 3.757892 slack (MET) + 3.769325 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6734,10 +6398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 2.681310 1.991973 3.991973 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.681421 0.000000 3.991973 ^ gpio_slow_sel[16] (out) - 3.991973 data arrival time + 11 0.378413 2.677650 1.978376 3.978376 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 2.677659 0.000000 3.978376 ^ gpio_ib_mode_sel[14] (out) + 3.978376 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6747,13 +6411,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991973 data arrival time + -3.978376 data arrival time --------------------------------------------------------------------------------------------- - 3.758027 slack (MET) + 3.771624 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6762,10 +6426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 2.681310 1.991899 3.991899 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.681419 0.000000 3.991899 ^ gpio_dm1[16] (out) - 3.991899 data arrival time + 11 0.377842 2.675096 1.976768 3.976768 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.675149 0.000000 3.976768 ^ gpio_vtrip_sel[13] (out) + 3.976768 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6775,13 +6439,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991899 data arrival time + -3.976768 data arrival time --------------------------------------------------------------------------------------------- - 3.758101 slack (MET) + 3.773232 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6790,10 +6454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 2.685872 1.991858 3.991858 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.685951 0.000000 3.991858 ^ gpio_analog_sel[33] (out) - 3.991858 data arrival time + 11 0.377842 2.675096 1.976491 3.976491 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 2.675146 0.000000 3.976491 ^ gpio_ib_mode_sel[13] (out) + 3.976491 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6803,13 +6467,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991858 data arrival time + -3.976491 data arrival time --------------------------------------------------------------------------------------------- - 3.758142 slack (MET) + 3.773509 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6818,10 +6482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 2.682140 1.991799 3.991799 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.682238 0.000000 3.991799 ^ gpio_dm0[17] (out) - 3.991799 data arrival time + 9 0.322913 2.288897 1.697454 3.697454 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.288930 0.000000 3.697454 ^ gpio_slow_sel[31] (out) + 3.697454 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6831,13 +6495,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991799 data arrival time + -3.697454 data arrival time --------------------------------------------------------------------------------------------- - 3.758201 slack (MET) + 4.052546 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6846,10 +6510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 2.686134 1.991669 3.991669 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.686190 0.000000 3.991669 ^ gpio_dm2[18] (out) - 3.991669 data arrival time + 9 0.322913 2.288897 1.697434 3.697434 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.288930 0.000000 3.697434 ^ gpio_analog_en[31] (out) + 3.697434 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6859,13 +6523,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991669 data arrival time + -3.697434 data arrival time --------------------------------------------------------------------------------------------- - 3.758331 slack (MET) + 4.052566 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6874,10 +6538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 2.685491 1.991518 3.991518 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.685519 0.000000 3.991518 ^ gpio_dm2[38] (out) - 3.991518 data arrival time + 9 0.322913 2.288897 1.696530 3.696530 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.288923 0.000000 3.696530 ^ gpio_dm0[31] (out) + 3.696530 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6887,13 +6551,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991518 data arrival time + -3.696530 data arrival time --------------------------------------------------------------------------------------------- - 3.758482 slack (MET) + 4.053470 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6902,10 +6566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 2.687472 1.991494 3.991494 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.687508 0.000000 3.991494 ^ gpio_out[0] (out) - 3.991494 data arrival time + 9 0.322913 2.288897 1.696469 3.696469 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.288922 0.000000 3.696469 ^ gpio_analog_pol[31] (out) + 3.696469 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6915,13 +6579,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991494 data arrival time + -3.696469 data arrival time --------------------------------------------------------------------------------------------- - 3.758506 slack (MET) + 4.053531 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6930,10 +6594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 2.681310 1.991415 3.991415 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.681412 0.000000 3.991415 ^ gpio_analog_en[16] (out) - 3.991415 data arrival time + 9 0.322913 2.288897 1.696106 3.696106 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.288919 0.000000 3.696106 ^ gpio_analog_sel[31] (out) + 3.696106 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6943,13 +6607,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991415 data arrival time + -3.696106 data arrival time --------------------------------------------------------------------------------------------- - 3.758585 slack (MET) + 4.053894 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6958,10 +6622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 2.682140 1.991389 3.991389 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.682232 0.000000 3.991389 ^ gpio_analog_pol[17] (out) - 3.991389 data arrival time + 9 0.322913 2.288897 1.695909 3.695909 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.288918 0.000000 3.695909 ^ gpio_holdover[31] (out) + 3.695909 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6971,13 +6635,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991389 data arrival time + -3.695909 data arrival time --------------------------------------------------------------------------------------------- - 3.758611 slack (MET) + 4.054091 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6986,10 +6650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 2.691350 1.991232 3.991232 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.691381 0.000000 3.991232 ^ gpio_vtrip_sel[34] (out) - 3.991232 data arrival time + 9 0.322913 2.288897 1.694539 3.694539 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.288910 0.000000 3.694539 ^ gpio_vtrip_sel[31] (out) + 3.694539 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6999,13 +6663,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991232 data arrival time + -3.694539 data arrival time --------------------------------------------------------------------------------------------- - 3.758768 slack (MET) + 4.055461 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7014,10 +6678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 2.685872 1.991212 3.991212 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.685944 0.000000 3.991212 ^ gpio_dm2[33] (out) - 3.991212 data arrival time + 9 0.322913 2.288897 1.694395 3.694395 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.288909 0.000000 3.694395 ^ gpio_ib_mode_sel[31] (out) + 3.694395 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7027,13 +6691,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991212 data arrival time + -3.694395 data arrival time --------------------------------------------------------------------------------------------- - 3.758788 slack (MET) + 4.055605 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7042,10 +6706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 2.694625 1.991213 3.991213 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 2.694640 0.000000 3.991213 ^ gpio_ib_mode_sel[36] (out) - 3.991213 data arrival time + 9 0.322913 2.288897 1.694230 3.694230 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 2.288908 0.000000 3.694230 ^ gpio_oeb[31] (out) + 3.694230 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7055,13 +6719,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991213 data arrival time + -3.694230 data arrival time --------------------------------------------------------------------------------------------- - 3.758787 slack (MET) + 4.055769 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7070,10 +6734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 2.690289 1.991200 3.991200 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.690333 0.000000 3.991200 ^ gpio_out[30] (out) - 3.991200 data arrival time + 9 0.319790 2.267139 1.680896 3.680896 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.267170 0.000000 3.680896 ^ gpio_analog_pol[26] (out) + 3.680896 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7083,13 +6747,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991200 data arrival time + -3.680896 data arrival time --------------------------------------------------------------------------------------------- - 3.758800 slack (MET) + 4.069104 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7098,10 +6762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 2.681310 1.991108 3.991107 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.681408 0.000000 3.991107 ^ gpio_dm0[16] (out) - 3.991107 data arrival time + 9 0.319790 2.267139 1.680556 3.680556 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.267167 0.000000 3.680556 ^ gpio_slow_sel[26] (out) + 3.680556 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7111,13 +6775,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.991107 data arrival time + -3.680556 data arrival time --------------------------------------------------------------------------------------------- - 3.758892 slack (MET) + 4.069445 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7126,10 +6790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 2.686134 1.990948 3.990948 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.686182 0.000000 3.990948 ^ gpio_holdover[18] (out) - 3.990948 data arrival time + 9 0.319790 2.267139 1.680549 3.680549 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.267167 0.000000 3.680549 ^ gpio_dm0[26] (out) + 3.680549 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7139,13 +6803,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990948 data arrival time + -3.680549 data arrival time --------------------------------------------------------------------------------------------- - 3.759052 slack (MET) + 4.069451 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7154,10 +6818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 2.688428 1.990925 3.990925 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.688480 0.000000 3.990925 ^ gpio_holdover[28] (out) - 3.990925 data arrival time + 9 0.319790 2.267139 1.680459 3.680459 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.267167 0.000000 3.680459 ^ gpio_analog_en[26] (out) + 3.680459 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7167,13 +6831,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990925 data arrival time + -3.680459 data arrival time --------------------------------------------------------------------------------------------- - 3.759075 slack (MET) + 4.069541 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7182,10 +6846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 2.683046 1.990745 3.990745 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.683096 0.000000 3.990745 ^ gpio_slow_sel[43] (out) - 3.990745 data arrival time + 9 0.319790 2.267139 1.679987 3.679987 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.267163 0.000000 3.679987 ^ gpio_analog_sel[26] (out) + 3.679987 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7195,13 +6859,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990745 data arrival time + -3.679987 data arrival time --------------------------------------------------------------------------------------------- - 3.759255 slack (MET) + 4.070013 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7210,10 +6874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 2.681310 1.990698 3.990698 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.681403 0.000000 3.990698 ^ gpio_analog_pol[16] (out) - 3.990698 data arrival time + 9 0.319790 2.267139 1.679794 3.679794 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.267162 0.000000 3.679794 ^ gpio_holdover[26] (out) + 3.679794 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7223,13 +6887,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990698 data arrival time + -3.679794 data arrival time --------------------------------------------------------------------------------------------- - 3.759302 slack (MET) + 4.070207 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7238,10 +6902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 2.683046 1.990690 3.990690 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.683096 0.000000 3.990690 ^ gpio_dm1[43] (out) - 3.990690 data arrival time + 9 0.319178 2.263670 1.679507 3.679507 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.263749 0.000000 3.679507 ^ gpio_slow_sel[25] (out) + 3.679507 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7251,13 +6915,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990690 data arrival time + -3.679507 data arrival time --------------------------------------------------------------------------------------------- - 3.759310 slack (MET) + 4.070492 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7266,10 +6930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 2.690854 1.990679 3.990679 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.690884 0.000000 3.990679 ^ gpio_vtrip_sel[31] (out) - 3.990679 data arrival time + 9 0.319178 2.263670 1.679409 3.679409 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.263748 0.000000 3.679409 ^ gpio_analog_en[25] (out) + 3.679409 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7279,13 +6943,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990679 data arrival time + -3.679409 data arrival time --------------------------------------------------------------------------------------------- - 3.759321 slack (MET) + 4.070591 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7294,10 +6958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 2.683046 1.990620 3.990619 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.683095 0.000000 3.990619 ^ gpio_analog_en[43] (out) - 3.990619 data arrival time + 9 0.319178 2.263670 1.679368 3.679368 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.263747 0.000000 3.679368 ^ gpio_dm0[25] (out) + 3.679368 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7307,13 +6971,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990619 data arrival time + -3.679368 data arrival time --------------------------------------------------------------------------------------------- - 3.759381 slack (MET) + 4.070632 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7322,10 +6986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 2.683046 1.990560 3.990560 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.683094 0.000000 3.990560 ^ gpio_dm0[43] (out) - 3.990560 data arrival time + 9 0.319178 2.263670 1.679308 3.679308 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.263747 0.000000 3.679308 ^ gpio_analog_pol[25] (out) + 3.679308 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7335,13 +6999,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990560 data arrival time + -3.679308 data arrival time --------------------------------------------------------------------------------------------- - 3.759440 slack (MET) + 4.070692 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7350,10 +7014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 2.683046 1.990482 3.990482 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.683094 0.000000 3.990482 ^ gpio_analog_pol[43] (out) - 3.990482 data arrival time + 9 0.319433 2.264602 1.678993 3.678993 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.264632 0.000000 3.678993 ^ gpio_analog_pol[29] (out) + 3.678993 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7363,13 +7027,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990482 data arrival time + -3.678993 data arrival time --------------------------------------------------------------------------------------------- - 3.759518 slack (MET) + 4.071007 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7377,11 +7041,11 @@ Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380290 2.690795 1.990477 3.990477 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.690816 0.000000 3.990477 ^ gpio_vtrip_sel[23] (out) - 3.990477 data arrival time + 2.000000 2.000000 ^ input external delay + 9 0.319178 2.263670 1.678952 3.678952 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.263742 0.000000 3.678952 ^ gpio_analog_sel[25] (out) + 3.678952 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7391,13 +7055,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990477 data arrival time + -3.678952 data arrival time --------------------------------------------------------------------------------------------- - 3.759523 slack (MET) + 4.071048 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7406,10 +7070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 2.685872 1.990459 3.990459 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.685935 0.000000 3.990459 ^ gpio_holdover[33] (out) - 3.990459 data arrival time + 9 0.319433 2.264602 1.678657 3.678657 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.264629 0.000000 3.678657 ^ gpio_slow_sel[29] (out) + 3.678657 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7419,13 +7083,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990459 data arrival time + -3.678657 data arrival time --------------------------------------------------------------------------------------------- - 3.759541 slack (MET) + 4.071343 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7434,10 +7098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 2.686134 1.990358 3.990358 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.686177 0.000000 3.990358 ^ gpio_out[18] (out) - 3.990358 data arrival time + 9 0.319433 2.264602 1.678646 3.678646 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.264629 0.000000 3.678646 ^ gpio_dm0[29] (out) + 3.678646 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7447,13 +7111,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990358 data arrival time + -3.678646 data arrival time --------------------------------------------------------------------------------------------- - 3.759642 slack (MET) + 4.071354 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7462,10 +7126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 2.685491 1.990333 3.990333 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.685511 0.000000 3.990333 ^ gpio_holdover[38] (out) - 3.990333 data arrival time + 9 0.319790 2.267139 1.678638 3.678638 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.267154 0.000000 3.678638 ^ gpio_vtrip_sel[26] (out) + 3.678638 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7475,13 +7139,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990333 data arrival time + -3.678638 data arrival time --------------------------------------------------------------------------------------------- - 3.759667 slack (MET) + 4.071362 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7490,10 +7154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 2.688428 1.990183 3.990183 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.688473 0.000000 3.990183 ^ gpio_out[28] (out) - 3.990183 data arrival time + 9 0.319433 2.264602 1.678556 3.678556 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.264628 0.000000 3.678556 ^ gpio_analog_en[29] (out) + 3.678556 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7503,13 +7167,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990183 data arrival time + -3.678556 data arrival time --------------------------------------------------------------------------------------------- - 3.759817 slack (MET) + 4.071444 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7518,10 +7182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 2.677650 1.990056 3.990057 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.677773 0.000000 3.990057 ^ gpio_slow_sel[14] (out) - 3.990057 data arrival time + 9 0.319790 2.267139 1.678292 3.678292 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.267152 0.000000 3.678292 ^ gpio_ib_mode_sel[26] (out) + 3.678292 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7531,13 +7195,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990057 data arrival time + -3.678292 data arrival time --------------------------------------------------------------------------------------------- - 3.759943 slack (MET) + 4.071708 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7546,10 +7210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 2.683046 1.990046 3.990046 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.683089 0.000000 3.990046 ^ gpio_analog_sel[43] (out) - 3.990046 data arrival time + 9 0.319790 2.267139 1.678120 3.678120 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 2.267151 0.000000 3.678120 ^ gpio_oeb[26] (out) + 3.678120 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7559,13 +7223,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.990046 data arrival time + -3.678120 data arrival time --------------------------------------------------------------------------------------------- - 3.759954 slack (MET) + 4.071880 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7574,10 +7238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 2.685750 1.989934 3.989934 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.685825 0.000000 3.989934 ^ gpio_dm2[24] (out) - 3.989934 data arrival time + 9 0.319433 2.264602 1.678051 3.678051 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.264624 0.000000 3.678051 ^ gpio_analog_sel[29] (out) + 3.678051 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7587,13 +7251,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989934 data arrival time + -3.678051 data arrival time --------------------------------------------------------------------------------------------- - 3.760066 slack (MET) + 4.071949 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7602,10 +7266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 2.683046 1.989928 3.989928 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.683089 0.000000 3.989928 ^ gpio_dm2[43] (out) - 3.989928 data arrival time + 9 0.319178 2.263670 1.677964 3.677963 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.263730 0.000000 3.677963 ^ gpio_holdover[25] (out) + 3.677963 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7615,13 +7279,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989928 data arrival time + -3.677963 data arrival time --------------------------------------------------------------------------------------------- - 3.760072 slack (MET) + 4.072036 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7630,10 +7294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 2.683046 1.989789 3.989789 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.683087 0.000000 3.989789 ^ gpio_holdover[43] (out) - 3.989789 data arrival time + 9 0.319433 2.264602 1.677856 3.677856 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.264623 0.000000 3.677856 ^ gpio_holdover[29] (out) + 3.677856 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7643,13 +7307,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989789 data arrival time + -3.677856 data arrival time --------------------------------------------------------------------------------------------- - 3.760211 slack (MET) + 4.072144 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7658,10 +7322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 2.677650 1.989758 3.989758 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.677768 0.000000 3.989758 ^ gpio_dm1[14] (out) - 3.989758 data arrival time + 9 0.319433 2.264602 1.676741 3.676741 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.264616 0.000000 3.676741 ^ gpio_vtrip_sel[29] (out) + 3.676741 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7671,13 +7335,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989758 data arrival time + -3.676741 data arrival time --------------------------------------------------------------------------------------------- - 3.760242 slack (MET) + 4.073259 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7686,10 +7350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 2.685872 1.989717 3.989717 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.685927 0.000000 3.989717 ^ gpio_out[33] (out) - 3.989717 data arrival time + 9 0.319433 2.264602 1.676394 3.676394 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.264614 0.000000 3.676394 ^ gpio_ib_mode_sel[29] (out) + 3.676394 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7699,13 +7363,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989717 data arrival time + -3.676394 data arrival time --------------------------------------------------------------------------------------------- - 3.760283 slack (MET) + 4.073606 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7714,10 +7378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 2.675096 1.989715 3.989715 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.675362 0.000000 3.989715 ^ gpio_slow_sel[13] (out) - 3.989715 data arrival time + 9 0.319433 2.264602 1.676222 3.676222 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 2.264613 0.000000 3.676222 ^ gpio_oeb[29] (out) + 3.676222 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7727,13 +7391,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989715 data arrival time + -3.676222 data arrival time --------------------------------------------------------------------------------------------- - 3.760285 slack (MET) + 4.073778 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7742,10 +7406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 2.683046 1.989651 3.989651 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.683086 0.000000 3.989651 ^ gpio_out[43] (out) - 3.989651 data arrival time + 9 0.318314 2.257413 1.675939 3.675939 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.257495 0.000000 3.675939 ^ gpio_slow_sel[28] (out) + 3.675939 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7755,13 +7419,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989651 data arrival time + -3.675939 data arrival time --------------------------------------------------------------------------------------------- - 3.760349 slack (MET) + 4.074061 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7770,10 +7434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 2.690854 1.989604 3.989604 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 2.690877 0.000000 3.989604 ^ gpio_ib_mode_sel[31] (out) - 3.989604 data arrival time + 9 0.318314 2.257413 1.675415 3.675415 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.257488 0.000000 3.675415 ^ gpio_analog_en[28] (out) + 3.675415 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7783,13 +7447,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989604 data arrival time + -3.675415 data arrival time --------------------------------------------------------------------------------------------- - 3.760396 slack (MET) + 4.074585 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7798,10 +7462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 2.690795 1.989448 3.989448 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 2.690810 0.000000 3.989448 ^ gpio_ib_mode_sel[23] (out) - 3.989448 data arrival time + 9 0.318314 2.257413 1.675196 3.675196 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.257485 0.000000 3.675196 ^ gpio_dm0[28] (out) + 3.675196 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7811,13 +7475,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989448 data arrival time + -3.675196 data arrival time --------------------------------------------------------------------------------------------- - 3.760552 slack (MET) + 4.074804 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7826,10 +7490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 2.675096 1.989417 3.989417 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.675355 0.000000 3.989417 ^ gpio_dm1[13] (out) - 3.989417 data arrival time + 9 0.319178 2.263670 1.674955 3.674955 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.263700 0.000000 3.674955 ^ gpio_vtrip_sel[25] (out) + 3.674955 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7839,13 +7503,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989417 data arrival time + -3.674955 data arrival time --------------------------------------------------------------------------------------------- - 3.760583 slack (MET) + 4.075045 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7854,10 +7518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 2.677650 1.989368 3.989368 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.677762 0.000000 3.989368 ^ gpio_analog_en[14] (out) - 3.989368 data arrival time + 9 0.318314 2.257413 1.674380 3.674381 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.257475 0.000000 3.674381 ^ gpio_analog_pol[28] (out) + 3.674381 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7867,13 +7531,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989368 data arrival time + -3.674381 data arrival time --------------------------------------------------------------------------------------------- - 3.760632 slack (MET) + 4.075620 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7882,10 +7546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 2.682140 1.989336 3.989336 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.682207 0.000000 3.989336 ^ gpio_analog_sel[17] (out) - 3.989336 data arrival time + 9 0.317896 2.255059 1.674319 3.674320 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.255178 0.000000 3.674320 ^ gpio_analog_pol[33] (out) + 3.674320 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7895,13 +7559,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989336 data arrival time + -3.674320 data arrival time --------------------------------------------------------------------------------------------- - 3.760664 slack (MET) + 4.075680 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7910,10 +7574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 2.685750 1.989160 3.989160 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.685816 0.000000 3.989160 ^ gpio_holdover[24] (out) - 3.989160 data arrival time + 9 0.319178 2.263670 1.674185 3.674185 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.263694 0.000000 3.674185 ^ gpio_ib_mode_sel[25] (out) + 3.674185 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7923,13 +7587,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989160 data arrival time + -3.674185 data arrival time --------------------------------------------------------------------------------------------- - 3.760840 slack (MET) + 4.075815 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7938,10 +7602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 2.685491 1.989097 3.989097 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.685504 0.000000 3.989097 ^ gpio_out[38] (out) - 3.989097 data arrival time + 9 0.317896 2.255059 1.673973 3.673973 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.255172 0.000000 3.673973 ^ gpio_dm0[33] (out) + 3.673973 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7951,13 +7615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989097 data arrival time + -3.673973 data arrival time --------------------------------------------------------------------------------------------- - 3.760903 slack (MET) + 4.076027 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7966,10 +7630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 2.677650 1.989047 3.989047 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.677758 0.000000 3.989047 ^ gpio_dm0[14] (out) - 3.989047 data arrival time + 9 0.317896 2.255059 1.673905 3.673905 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.255172 0.000000 3.673905 ^ gpio_analog_en[33] (out) + 3.673905 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7979,13 +7643,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.989047 data arrival time + -3.673905 data arrival time --------------------------------------------------------------------------------------------- - 3.760953 slack (MET) + 4.076095 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7994,10 +7658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 2.691350 1.988814 3.988814 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 2.691366 0.000000 3.988814 ^ gpio_ib_mode_sel[34] (out) - 3.988814 data arrival time + 9 0.317896 2.255059 1.673741 3.673741 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.255169 0.000000 3.673741 ^ gpio_slow_sel[33] (out) + 3.673741 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8007,13 +7671,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988814 data arrival time + -3.673741 data arrival time --------------------------------------------------------------------------------------------- - 3.761186 slack (MET) + 4.076259 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8022,10 +7686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 2.682140 1.988717 3.988717 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.682200 0.000000 3.988717 ^ gpio_dm2[17] (out) - 3.988717 data arrival time + 9 0.318314 2.257413 1.673610 3.673610 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.257466 0.000000 3.673610 ^ gpio_analog_sel[28] (out) + 3.673610 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8035,13 +7699,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988717 data arrival time + -3.673610 data arrival time --------------------------------------------------------------------------------------------- - 3.761283 slack (MET) + 4.076390 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8050,10 +7714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 2.681310 1.988703 3.988703 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.681378 0.000000 3.988703 ^ gpio_analog_sel[16] (out) - 3.988703 data arrival time + 9 0.318314 2.257413 1.672589 3.672589 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.257455 0.000000 3.672589 ^ gpio_holdover[28] (out) + 3.672589 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8063,13 +7727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988703 data arrival time + -3.672589 data arrival time --------------------------------------------------------------------------------------------- - 3.761297 slack (MET) + 4.077411 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8078,10 +7742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 2.675096 1.988664 3.988664 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.675339 0.000000 3.988664 ^ gpio_analog_en[13] (out) - 3.988664 data arrival time + 9 0.317896 2.255059 1.672474 3.672473 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.255149 0.000000 3.672473 ^ gpio_analog_sel[33] (out) + 3.672473 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8091,13 +7755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988664 data arrival time + -3.672473 data arrival time --------------------------------------------------------------------------------------------- - 3.761336 slack (MET) + 4.077527 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8106,10 +7770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 2.675096 1.988562 3.988562 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.675336 0.000000 3.988562 ^ gpio_dm0[13] (out) - 3.988562 data arrival time + 9 0.319178 2.263670 1.672220 3.672220 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 2.263682 0.000000 3.672220 ^ gpio_oeb[25] (out) + 3.672220 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8119,13 +7783,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988562 data arrival time + -3.672220 data arrival time --------------------------------------------------------------------------------------------- - 3.761438 slack (MET) - + 4.077780 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) + +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8134,10 +7798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 2.690289 1.988510 3.988510 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.690312 0.000000 3.988510 ^ gpio_vtrip_sel[30] (out) - 3.988510 data arrival time + 9 0.317475 2.251678 1.672218 3.672218 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.251775 0.000000 3.672218 ^ gpio_slow_sel[27] (out) + 3.672218 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8147,13 +7811,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988510 data arrival time + -3.672218 data arrival time --------------------------------------------------------------------------------------------- - 3.761490 slack (MET) + 4.077782 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8162,10 +7826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 2.685750 1.988420 3.988420 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.685808 0.000000 3.988420 ^ gpio_out[24] (out) - 3.988420 data arrival time + 9 0.317475 2.251678 1.671466 3.671465 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.251764 0.000000 3.671465 ^ gpio_analog_en[27] (out) + 3.671465 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8175,13 +7839,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988420 data arrival time + -3.671465 data arrival time --------------------------------------------------------------------------------------------- - 3.761580 slack (MET) + 4.078535 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8190,10 +7854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 2.690289 1.988335 3.988335 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 2.690311 0.000000 3.988335 ^ gpio_ib_mode_sel[30] (out) - 3.988335 data arrival time + 9 0.317475 2.251678 1.671282 3.671282 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.251761 0.000000 3.671282 ^ gpio_dm0[27] (out) + 3.671282 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8203,13 +7867,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988335 data arrival time + -3.671282 data arrival time --------------------------------------------------------------------------------------------- - 3.761665 slack (MET) + 4.078718 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8218,10 +7882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 2.681310 1.988083 3.988083 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.681371 0.000000 3.988083 ^ gpio_dm2[16] (out) - 3.988083 data arrival time + 9 0.317475 2.251678 1.670956 3.670956 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.251757 0.000000 3.670956 ^ gpio_analog_pol[27] (out) + 3.670956 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8231,13 +7895,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988083 data arrival time + -3.670956 data arrival time --------------------------------------------------------------------------------------------- - 3.761917 slack (MET) + 4.079044 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8246,10 +7910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 2.677650 1.988013 3.988013 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.677743 0.000000 3.988013 ^ gpio_analog_pol[14] (out) - 3.988013 data arrival time + 9 0.317896 2.255059 1.670884 3.670884 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.255128 0.000000 3.670884 ^ gpio_holdover[33] (out) + 3.670884 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8259,13 +7923,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.988013 data arrival time + -3.670884 data arrival time --------------------------------------------------------------------------------------------- - 3.761987 slack (MET) + 4.079116 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8274,10 +7938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 2.682140 1.987997 3.987997 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.682193 0.000000 3.987997 ^ gpio_holdover[17] (out) - 3.987997 data arrival time + 9 0.317222 2.249657 1.670091 3.670091 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.249732 0.000000 3.670091 ^ gpio_slow_sel[32] (out) + 3.670091 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8287,13 +7951,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987997 data arrival time + -3.670091 data arrival time --------------------------------------------------------------------------------------------- - 3.762003 slack (MET) + 4.079909 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8302,10 +7966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 2.683046 1.987950 3.987950 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.683072 0.000000 3.987950 ^ gpio_vtrip_sel[43] (out) - 3.987950 data arrival time + 9 0.317222 2.249657 1.669156 3.669156 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.249720 0.000000 3.669156 ^ gpio_analog_en[32] (out) + 3.669156 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8315,13 +7979,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987950 data arrival time + -3.669156 data arrival time --------------------------------------------------------------------------------------------- - 3.762050 slack (MET) + 4.080844 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8330,10 +7994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 2.675096 1.987768 3.987767 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.675319 0.000000 3.987767 ^ gpio_analog_pol[13] (out) - 3.987767 data arrival time + 9 0.317475 2.251678 1.668969 3.668969 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.251732 0.000000 3.668969 ^ gpio_analog_sel[27] (out) + 3.668969 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8343,13 +8007,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987767 data arrival time + -3.668969 data arrival time --------------------------------------------------------------------------------------------- - 3.762232 slack (MET) + 4.081031 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8358,10 +8022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 2.688428 1.987602 3.987602 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.688452 0.000000 3.987602 ^ gpio_ib_mode_sel[28] (out) - 3.987602 data arrival time + 9 0.317222 2.249657 1.668938 3.668938 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.249717 0.000000 3.668938 ^ gpio_dm0[32] (out) + 3.668938 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8371,13 +8035,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987602 data arrival time + -3.668938 data arrival time --------------------------------------------------------------------------------------------- - 3.762398 slack (MET) + 4.081062 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8386,10 +8050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 2.687472 1.987576 3.987576 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.687483 0.000000 3.987576 ^ gpio_vtrip_sel[0] (out) - 3.987576 data arrival time + 9 0.318314 2.257413 1.668884 3.668885 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.257427 0.000000 3.668885 ^ gpio_oeb[28] (out) + 3.668885 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8399,13 +8063,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987576 data arrival time + -3.668885 data arrival time --------------------------------------------------------------------------------------------- - 3.762424 slack (MET) + 4.081116 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8414,10 +8078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 2.686134 1.987506 3.987506 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.686155 0.000000 3.987506 ^ gpio_vtrip_sel[18] (out) - 3.987506 data arrival time + 9 0.318314 2.257413 1.668709 3.668709 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.257426 0.000000 3.668709 ^ gpio_vtrip_sel[28] (out) + 3.668709 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8427,13 +8091,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987506 data arrival time + -3.668709 data arrival time --------------------------------------------------------------------------------------------- - 3.762494 slack (MET) + 4.081291 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8442,10 +8106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 2.685491 1.987415 3.987415 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.685497 0.000000 3.987415 ^ gpio_vtrip_sel[38] (out) - 3.987415 data arrival time + 9 0.317222 2.249657 1.668613 3.668613 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.249713 0.000000 3.668613 ^ gpio_analog_pol[32] (out) + 3.668613 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8455,13 +8119,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987415 data arrival time + -3.668613 data arrival time --------------------------------------------------------------------------------------------- - 3.762585 slack (MET) + 4.081387 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8470,10 +8134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 2.681310 1.987363 3.987363 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.681363 0.000000 3.987363 ^ gpio_holdover[16] (out) - 3.987363 data arrival time + 9 0.318314 2.257413 1.668538 3.668539 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 2.257425 0.000000 3.668539 ^ gpio_ib_mode_sel[28] (out) + 3.668539 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8483,13 +8147,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987363 data arrival time + -3.668539 data arrival time --------------------------------------------------------------------------------------------- - 3.762637 slack (MET) + 4.081461 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8498,10 +8162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 2.682140 1.987292 3.987292 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.682186 0.000000 3.987292 ^ gpio_out[17] (out) - 3.987292 data arrival time + 9 0.317475 2.251678 1.667902 3.667902 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.251721 0.000000 3.667902 ^ gpio_holdover[27] (out) + 3.667902 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8511,13 +8175,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987292 data arrival time + -3.667902 data arrival time --------------------------------------------------------------------------------------------- - 3.762707 slack (MET) + 4.082098 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8526,10 +8190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 2.685491 1.987216 3.987216 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 2.685496 0.000000 3.987216 ^ gpio_ib_mode_sel[38] (out) - 3.987216 data arrival time + 9 0.317896 2.255059 1.667629 3.667629 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.255093 0.000000 3.667629 ^ gpio_vtrip_sel[33] (out) + 3.667629 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8539,13 +8203,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987216 data arrival time + -3.667629 data arrival time --------------------------------------------------------------------------------------------- - 3.762784 slack (MET) + 4.082371 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8554,10 +8218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 2.687472 1.987206 3.987206 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 2.687481 0.000000 3.987206 ^ gpio_ib_mode_sel[0] (out) - 3.987206 data arrival time + 9 0.317896 2.255059 1.667383 3.667383 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.255091 0.000000 3.667383 ^ gpio_ib_mode_sel[33] (out) + 3.667383 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8567,13 +8231,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987206 data arrival time + -3.667383 data arrival time --------------------------------------------------------------------------------------------- - 3.762794 slack (MET) + 4.082617 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8582,10 +8246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 2.685872 1.987029 3.987030 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.685903 0.000000 3.987030 ^ gpio_vtrip_sel[33] (out) - 3.987030 data arrival time + 9 0.317222 2.249657 1.666011 3.666011 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.249688 0.000000 3.666011 ^ gpio_analog_sel[32] (out) + 3.666011 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8595,13 +8259,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.987030 data arrival time + -3.666011 data arrival time --------------------------------------------------------------------------------------------- - 3.762970 slack (MET) + 4.083989 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8610,10 +8274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 2.678527 1.986843 3.986843 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.678540 0.000000 3.986843 ^ gpio_slow_sel[41] (out) - 3.986843 data arrival time + 9 0.317475 2.251678 1.665547 3.665547 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.251701 0.000000 3.665547 ^ gpio_vtrip_sel[27] (out) + 3.665547 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8623,13 +8287,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986843 data arrival time + -3.665547 data arrival time --------------------------------------------------------------------------------------------- - 3.763157 slack (MET) + 4.084453 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8638,10 +8302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 2.678527 1.986788 3.986788 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.678540 0.000000 3.986788 ^ gpio_dm1[41] (out) - 3.986788 data arrival time + 9 0.317222 2.249657 1.665295 3.665295 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.249682 0.000000 3.665295 ^ gpio_holdover[32] (out) + 3.665295 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8651,13 +8315,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986788 data arrival time + -3.665295 data arrival time --------------------------------------------------------------------------------------------- - 3.763212 slack (MET) + 4.084705 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8666,10 +8330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 2.678527 1.986717 3.986717 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.678539 0.000000 3.986717 ^ gpio_analog_en[41] (out) - 3.986717 data arrival time + 9 0.317222 2.249657 1.664875 3.664875 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.249679 0.000000 3.664875 ^ gpio_vtrip_sel[32] (out) + 3.664875 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8679,13 +8343,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986717 data arrival time + -3.664875 data arrival time --------------------------------------------------------------------------------------------- - 3.763283 slack (MET) + 4.085125 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8694,10 +8358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 2.678527 1.986658 3.986658 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.678539 0.000000 3.986658 ^ gpio_dm0[41] (out) - 3.986658 data arrival time + 9 0.317475 2.251678 1.664785 3.664785 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.251695 0.000000 3.664785 ^ gpio_ib_mode_sel[27] (out) + 3.664785 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8707,13 +8371,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986658 data arrival time + -3.664785 data arrival time --------------------------------------------------------------------------------------------- - 3.763342 slack (MET) + 4.085216 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8722,10 +8386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 2.681310 1.986657 3.986657 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.681356 0.000000 3.986657 ^ gpio_out[16] (out) - 3.986657 data arrival time + 9 0.317222 2.249657 1.664734 3.664734 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.249678 0.000000 3.664734 ^ gpio_ib_mode_sel[32] (out) + 3.664734 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8735,13 +8399,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986657 data arrival time + -3.664734 data arrival time --------------------------------------------------------------------------------------------- - 3.763343 slack (MET) + 4.085266 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8750,10 +8414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 2.678527 1.986579 3.986579 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.678539 0.000000 3.986579 ^ gpio_analog_pol[41] (out) - 3.986579 data arrival time + 9 0.317896 2.255059 1.664512 3.664512 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 2.255072 0.000000 3.664512 ^ gpio_oeb[33] (out) + 3.664512 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8763,13 +8427,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986579 data arrival time + -3.664512 data arrival time --------------------------------------------------------------------------------------------- - 3.763421 slack (MET) + 4.085488 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8778,10 +8442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 2.686134 1.986476 3.986476 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 2.686149 0.000000 3.986476 ^ gpio_ib_mode_sel[18] (out) - 3.986476 data arrival time + 9 0.317222 2.249657 1.663414 3.663414 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 2.249670 0.000000 3.663414 ^ gpio_oeb[32] (out) + 3.663414 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8791,13 +8455,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986476 data arrival time + -3.663414 data arrival time --------------------------------------------------------------------------------------------- - 3.763524 slack (MET) + 4.086586 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8806,10 +8470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 2.677982 1.986436 3.986436 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.677995 0.000000 3.986436 ^ gpio_slow_sel[40] (out) - 3.986436 data arrival time + 9 0.315538 2.238477 1.662582 3.662582 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.238599 0.000000 3.662582 ^ gpio_slow_sel[24] (out) + 3.662582 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8819,13 +8483,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986436 data arrival time + -3.662582 data arrival time --------------------------------------------------------------------------------------------- - 3.763564 slack (MET) + 4.087418 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8834,10 +8498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 2.677982 1.986381 3.986381 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.677995 0.000000 3.986381 ^ gpio_dm1[40] (out) - 3.986381 data arrival time + 9 0.317475 2.251678 1.662388 3.662388 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 2.251683 0.000000 3.662388 ^ gpio_oeb[27] (out) + 3.662388 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8847,13 +8511,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986381 data arrival time + -3.662388 data arrival time --------------------------------------------------------------------------------------------- - 3.763619 slack (MET) + 4.087612 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8862,10 +8526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 2.677982 1.986310 3.986310 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.677994 0.000000 3.986310 ^ gpio_analog_en[40] (out) - 3.986310 data arrival time + 9 0.315538 2.238477 1.662047 3.662047 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.238590 0.000000 3.662047 ^ gpio_analog_en[24] (out) + 3.662047 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8875,13 +8539,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986310 data arrival time + -3.662047 data arrival time --------------------------------------------------------------------------------------------- - 3.763690 slack (MET) + 4.087952 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8890,10 +8554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 2.683046 1.986259 3.986259 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 2.683062 0.000000 3.986259 ^ gpio_ib_mode_sel[43] (out) - 3.986259 data arrival time + 9 0.315538 2.238477 1.661852 3.661852 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.238586 0.000000 3.661852 ^ gpio_dm0[24] (out) + 3.661852 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8903,13 +8567,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986259 data arrival time + -3.661852 data arrival time --------------------------------------------------------------------------------------------- - 3.763741 slack (MET) + 4.088148 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8918,10 +8582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 2.677982 1.986251 3.986251 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.677994 0.000000 3.986251 ^ gpio_dm0[40] (out) - 3.986251 data arrival time + 9 0.315538 2.238477 1.661507 3.661507 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.238581 0.000000 3.661507 ^ gpio_analog_pol[24] (out) + 3.661507 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8931,13 +8595,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986251 data arrival time + -3.661507 data arrival time --------------------------------------------------------------------------------------------- - 3.763749 slack (MET) + 4.088493 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8946,10 +8610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 2.677982 1.986172 3.986172 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.677994 0.000000 3.986172 ^ gpio_analog_pol[40] (out) - 3.986172 data arrival time + 9 0.314820 2.233547 1.659392 3.659392 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.233683 0.000000 3.659392 ^ gpio_slow_sel[30] (out) + 3.659392 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8959,13 +8623,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986172 data arrival time + -3.659392 data arrival time --------------------------------------------------------------------------------------------- - 3.763828 slack (MET) + 4.090608 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8974,10 +8638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 2.688428 1.986153 3.986153 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 2.688443 0.000000 3.986153 ^ gpio_vtrip_sel[28] (out) - 3.986153 data arrival time + 9 0.315122 2.236825 1.659124 3.659124 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.237003 0.000000 3.659124 ^ gpio_slow_sel[34] (out) + 3.659124 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8987,13 +8651,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986153 data arrival time + -3.659124 data arrival time --------------------------------------------------------------------------------------------- - 3.763847 slack (MET) + 4.090875 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9002,10 +8666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 2.678527 1.986143 3.986144 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.678537 0.000000 3.986144 ^ gpio_analog_sel[41] (out) - 3.986144 data arrival time + 9 0.315538 2.238477 1.658944 3.658944 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.238545 0.000000 3.658944 ^ gpio_analog_sel[24] (out) + 3.658944 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9015,13 +8679,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986144 data arrival time + -3.658944 data arrival time --------------------------------------------------------------------------------------------- - 3.763856 slack (MET) + 4.091055 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9030,10 +8694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 2.678527 1.986025 3.986025 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.678536 0.000000 3.986025 ^ gpio_dm2[41] (out) - 3.986025 data arrival time + 9 0.314820 2.233547 1.658894 3.658894 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.233674 0.000000 3.658894 ^ gpio_analog_en[30] (out) + 3.658894 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9043,13 +8707,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.986025 data arrival time + -3.658894 data arrival time --------------------------------------------------------------------------------------------- - 3.763975 slack (MET) + 4.091105 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9058,10 +8722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 2.678527 1.985886 3.985886 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.678535 0.000000 3.985886 ^ gpio_holdover[41] (out) - 3.985886 data arrival time + 9 0.314820 2.233547 1.658677 3.658678 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.233670 0.000000 3.658678 ^ gpio_dm0[30] (out) + 3.658678 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9071,13 +8735,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.985886 data arrival time + -3.658678 data arrival time --------------------------------------------------------------------------------------------- - 3.764114 slack (MET) + 4.091322 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9086,10 +8750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 2.678527 1.985749 3.985749 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.678535 0.000000 3.985749 ^ gpio_out[41] (out) - 3.985749 data arrival time + 9 0.315122 2.236825 1.658639 3.658639 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.236993 0.000000 3.658639 ^ gpio_analog_en[34] (out) + 3.658639 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9099,13 +8763,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.985749 data arrival time + -3.658639 data arrival time --------------------------------------------------------------------------------------------- - 3.764251 slack (MET) + 4.091361 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9114,10 +8778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 2.677982 1.985737 3.985737 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.677992 0.000000 3.985737 ^ gpio_analog_sel[40] (out) - 3.985737 data arrival time + 9 0.315122 2.236825 1.658596 3.658596 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.236992 0.000000 3.658596 ^ gpio_dm0[34] (out) + 3.658596 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9127,13 +8791,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.985737 data arrival time + -3.658596 data arrival time --------------------------------------------------------------------------------------------- - 3.764263 slack (MET) + 4.091404 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9142,10 +8806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 2.685750 1.985735 3.985735 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 2.685783 0.000000 3.985735 ^ gpio_vtrip_sel[24] (out) - 3.985735 data arrival time + 9 0.315122 2.236825 1.658534 3.658534 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.236991 0.000000 3.658534 ^ gpio_analog_pol[34] (out) + 3.658534 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9155,13 +8819,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.985735 data arrival time + -3.658534 data arrival time --------------------------------------------------------------------------------------------- - 3.764265 slack (MET) + 4.091466 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9170,10 +8834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 2.677650 1.985630 3.985630 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.677714 0.000000 3.985630 ^ gpio_analog_sel[14] (out) - 3.985630 data arrival time + 9 0.314820 2.233547 1.658354 3.658354 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.233665 0.000000 3.658354 ^ gpio_analog_pol[30] (out) + 3.658354 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9183,13 +8847,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.985630 data arrival time + -3.658354 data arrival time --------------------------------------------------------------------------------------------- - 3.764370 slack (MET) + 4.091645 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9198,10 +8862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 2.677982 1.985618 3.985618 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.677991 0.000000 3.985618 ^ gpio_dm2[40] (out) - 3.985618 data arrival time + 9 0.315122 2.236825 1.658188 3.658188 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.236984 0.000000 3.658188 ^ gpio_analog_sel[34] (out) + 3.658188 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9211,13 +8875,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.985618 data arrival time + -3.658188 data arrival time --------------------------------------------------------------------------------------------- - 3.764382 slack (MET) + 4.091812 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9226,10 +8890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 2.677982 1.985480 3.985480 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.677991 0.000000 3.985480 ^ gpio_holdover[40] (out) - 3.985480 data arrival time + 9 0.315122 2.236825 1.657987 3.657987 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.236981 0.000000 3.657987 ^ gpio_holdover[34] (out) + 3.657987 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9239,13 +8903,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.985480 data arrival time + -3.657987 data arrival time --------------------------------------------------------------------------------------------- - 3.764520 slack (MET) + 4.092012 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9254,10 +8918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 2.677982 1.985342 3.985342 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.677990 0.000000 3.985342 ^ gpio_out[40] (out) - 3.985342 data arrival time + 9 0.315122 2.236825 1.657580 3.657580 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.236973 0.000000 3.657580 ^ gpio_vtrip_sel[34] (out) + 3.657580 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9267,13 +8931,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.985342 data arrival time + -3.657580 data arrival time --------------------------------------------------------------------------------------------- - 3.764658 slack (MET) + 4.092420 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9282,10 +8946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 2.678527 1.985268 3.985268 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.678533 0.000000 3.985268 ^ gpio_vtrip_sel[41] (out) - 3.985268 data arrival time + 9 0.315538 2.238477 1.657431 3.657431 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.238527 0.000000 3.657431 ^ gpio_holdover[24] (out) + 3.657431 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9295,13 +8959,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.985268 data arrival time + -3.657431 data arrival time --------------------------------------------------------------------------------------------- - 3.764732 slack (MET) + 4.092569 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9310,10 +8974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 2.678527 1.985070 3.985070 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 2.678533 0.000000 3.985070 ^ gpio_ib_mode_sel[41] (out) - 3.985070 data arrival time + 9 0.315122 2.236825 1.656393 3.656393 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.236952 0.000000 3.656393 ^ gpio_ib_mode_sel[34] (out) + 3.656393 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9323,13 +8987,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.985070 data arrival time + -3.656393 data arrival time --------------------------------------------------------------------------------------------- - 3.764930 slack (MET) + 4.093607 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9338,10 +9002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 2.677650 1.984983 3.984983 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.677707 0.000000 3.984983 ^ gpio_dm2[14] (out) - 3.984983 data arrival time + 9 0.314820 2.233547 1.656383 3.656383 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.233634 0.000000 3.656383 ^ gpio_analog_sel[30] (out) + 3.656383 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9351,13 +9015,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984983 data arrival time + -3.656383 data arrival time --------------------------------------------------------------------------------------------- - 3.765017 slack (MET) + 4.093616 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9366,10 +9030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 2.677982 1.984861 3.984861 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.677988 0.000000 3.984861 ^ gpio_vtrip_sel[40] (out) - 3.984861 data arrival time + 9 0.315122 2.236825 1.654815 3.654815 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 2.236926 0.000000 3.654815 ^ gpio_oeb[34] (out) + 3.654815 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9379,13 +9043,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984861 data arrival time + -3.654815 data arrival time --------------------------------------------------------------------------------------------- - 3.765139 slack (MET) + 4.095185 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9394,10 +9058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 2.685872 1.984678 3.984678 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 2.685888 0.000000 3.984678 ^ gpio_ib_mode_sel[33] (out) - 3.984678 data arrival time + 9 0.315538 2.238477 1.654462 3.654462 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.238500 0.000000 3.654462 ^ gpio_vtrip_sel[24] (out) + 3.654462 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9407,13 +9071,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984678 data arrival time + -3.654462 data arrival time --------------------------------------------------------------------------------------------- - 3.765322 slack (MET) + 4.095538 slack (MET) Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9422,10 +9086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 2.685750 1.984662 3.984662 ^ gpio_loopback_zero[24] (in) + 9 0.315538 2.238477 1.654404 3.654403 ^ gpio_loopback_zero[24] (in) gpio_loopback_zero[24] (net) - 2.685775 0.000000 3.984662 ^ gpio_ib_mode_sel[24] (out) - 3.984662 data arrival time + 2.238500 0.000000 3.654403 ^ gpio_oeb[24] (out) + 3.654403 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9435,13 +9099,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984662 data arrival time + -3.654403 data arrival time --------------------------------------------------------------------------------------------- - 3.765338 slack (MET) + 4.095596 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9450,10 +9114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 2.677982 1.984663 3.984663 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 2.677988 0.000000 3.984663 ^ gpio_ib_mode_sel[40] (out) - 3.984663 data arrival time + 9 0.315538 2.238477 1.654319 3.654319 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 2.238499 0.000000 3.654319 ^ gpio_ib_mode_sel[24] (out) + 3.654319 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9463,13 +9127,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984663 data arrival time + -3.654319 data arrival time --------------------------------------------------------------------------------------------- - 3.765337 slack (MET) + 4.095681 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9478,10 +9142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 2.675096 1.984591 3.984591 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.675258 0.000000 3.984591 ^ gpio_analog_sel[13] (out) - 3.984591 data arrival time + 9 0.314820 2.233547 1.653830 3.653830 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.233602 0.000000 3.653830 ^ gpio_holdover[30] (out) + 3.653830 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9491,13 +9155,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984591 data arrival time + -3.653830 data arrival time --------------------------------------------------------------------------------------------- - 3.765409 slack (MET) + 4.096170 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9506,10 +9170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 2.677650 1.984230 3.984230 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.677699 0.000000 3.984230 ^ gpio_holdover[14] (out) - 3.984230 data arrival time + 9 0.314549 2.229851 1.652717 3.652717 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.229862 0.000000 3.652717 ^ gpio_analog_pol[2] (out) + 3.652717 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9519,13 +9183,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.984230 data arrival time + -3.652717 data arrival time --------------------------------------------------------------------------------------------- - 3.765770 slack (MET) + 4.097283 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9534,10 +9198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 2.682140 1.983811 3.983811 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.682159 0.000000 3.983811 ^ gpio_vtrip_sel[17] (out) - 3.983811 data arrival time + 9 0.314549 2.229851 1.652370 3.652370 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.229860 0.000000 3.652370 ^ gpio_dm0[2] (out) + 3.652370 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9547,13 +9211,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.983811 data arrival time + -3.652370 data arrival time --------------------------------------------------------------------------------------------- - 3.766189 slack (MET) + 4.097630 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9562,10 +9226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 2.681310 1.983499 3.983499 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.681332 0.000000 3.983499 ^ gpio_vtrip_sel[16] (out) - 3.983499 data arrival time + 9 0.314549 2.229851 1.652370 3.652370 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.229860 0.000000 3.652370 ^ gpio_slow_sel[2] (out) + 3.652370 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9575,13 +9239,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.983499 data arrival time + -3.652370 data arrival time --------------------------------------------------------------------------------------------- - 3.766501 slack (MET) + 4.097630 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9590,10 +9254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 2.677650 1.983488 3.983488 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.677692 0.000000 3.983488 ^ gpio_out[14] (out) - 3.983488 data arrival time + 9 0.314549 2.229851 1.652279 3.652279 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.229860 0.000000 3.652279 ^ gpio_analog_en[2] (out) + 3.652279 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9603,13 +9267,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.983488 data arrival time + -3.652279 data arrival time --------------------------------------------------------------------------------------------- - 3.766512 slack (MET) + 4.097721 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9618,10 +9282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 2.675096 1.982906 3.982906 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.675229 0.000000 3.982906 ^ gpio_dm2[13] (out) - 3.982906 data arrival time + 9 0.314549 2.229851 1.651785 3.651784 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.229857 0.000000 3.651784 ^ gpio_analog_sel[2] (out) + 3.651784 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9631,13 +9295,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.982906 data arrival time + -3.651784 data arrival time --------------------------------------------------------------------------------------------- - 3.767094 slack (MET) + 4.098215 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9646,10 +9310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 2.682140 1.982782 3.982782 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 2.682153 0.000000 3.982782 ^ gpio_ib_mode_sel[17] (out) - 3.982782 data arrival time + 9 0.314549 2.229851 1.651593 3.651593 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.229857 0.000000 3.651593 ^ gpio_holdover[2] (out) + 3.651593 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9659,13 +9323,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.982782 data arrival time + -3.651593 data arrival time --------------------------------------------------------------------------------------------- - 3.767218 slack (MET) + 4.098407 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9674,10 +9338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 2.681310 1.982470 3.982470 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 2.681325 0.000000 3.982470 ^ gpio_ib_mode_sel[16] (out) - 3.982470 data arrival time + 9 0.314549 2.229851 1.651172 3.651172 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.229856 0.000000 3.651172 ^ gpio_vtrip_sel[2] (out) + 3.651172 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9687,13 +9351,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.982470 data arrival time + -3.651172 data arrival time --------------------------------------------------------------------------------------------- - 3.767530 slack (MET) + 4.098828 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9702,10 +9366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 2.675096 1.981417 3.981417 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.675206 0.000000 3.981417 ^ gpio_holdover[13] (out) - 3.981417 data arrival time + 9 0.314549 2.229851 1.651031 3.651031 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.229855 0.000000 3.651031 ^ gpio_ib_mode_sel[2] (out) + 3.651031 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9715,13 +9379,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.981417 data arrival time + -3.651031 data arrival time --------------------------------------------------------------------------------------------- - 3.768583 slack (MET) + 4.098969 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9730,10 +9394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 2.677650 1.980899 3.980899 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.677672 0.000000 3.980899 ^ gpio_vtrip_sel[14] (out) - 3.980899 data arrival time + 9 0.314549 2.229851 1.650871 3.650871 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 2.229854 0.000000 3.650871 ^ gpio_oeb[2] (out) + 3.650871 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9743,13 +9407,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.980899 data arrival time + -3.650871 data arrival time --------------------------------------------------------------------------------------------- - 3.769101 slack (MET) + 4.099129 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9758,10 +9422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 2.675096 1.980675 3.980675 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.675196 0.000000 3.980675 ^ gpio_out[13] (out) - 3.980675 data arrival time + 9 0.314820 2.233547 1.650855 3.650855 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.233573 0.000000 3.650855 ^ gpio_vtrip_sel[30] (out) + 3.650855 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9771,13 +9435,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.980675 data arrival time + -3.650855 data arrival time --------------------------------------------------------------------------------------------- - 3.769325 slack (MET) + 4.099145 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9786,10 +9450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 2.677650 1.978376 3.978376 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 2.677659 0.000000 3.978376 ^ gpio_ib_mode_sel[14] (out) - 3.978376 data arrival time + 9 0.314820 2.233547 1.650094 3.650094 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.233568 0.000000 3.650094 ^ gpio_ib_mode_sel[30] (out) + 3.650094 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9799,13 +9463,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.978376 data arrival time + -3.650094 data arrival time --------------------------------------------------------------------------------------------- - 3.771624 slack (MET) + 4.099906 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9814,10 +9478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 2.675096 1.976768 3.976768 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.675149 0.000000 3.976768 ^ gpio_vtrip_sel[13] (out) - 3.976768 data arrival time + 9 0.313798 2.225359 1.649797 3.649797 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 2.225393 0.000000 3.649797 ^ gpio_slow_sel[3] (out) + 3.649797 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9827,13 +9491,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.976768 data arrival time + -3.649797 data arrival time --------------------------------------------------------------------------------------------- - 3.773232 slack (MET) + 4.100203 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9842,10 +9506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 2.675096 1.976491 3.976491 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 2.675146 0.000000 3.976491 ^ gpio_ib_mode_sel[13] (out) - 3.976491 data arrival time + 9 0.313798 2.225359 1.649704 3.649704 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 2.225392 0.000000 3.649704 ^ gpio_analog_en[3] (out) + 3.649704 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9855,13 +9519,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.976491 data arrival time + -3.649704 data arrival time --------------------------------------------------------------------------------------------- - 3.773509 slack (MET) + 4.100296 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9870,10 +9534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 2.233943 1.656286 3.656286 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.234014 0.000000 3.656286 ^ gpio_analog_en[12] (out) - 3.656286 data arrival time + 9 0.313798 2.225359 1.649664 3.649664 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 2.225391 0.000000 3.649664 ^ gpio_dm0[3] (out) + 3.649664 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9883,13 +9547,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.656286 data arrival time + -3.649664 data arrival time --------------------------------------------------------------------------------------------- - 4.093714 slack (MET) + 4.100336 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9898,10 +9562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 2.233943 1.656134 3.656134 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.234012 0.000000 3.656134 ^ gpio_slow_sel[12] (out) - 3.656134 data arrival time + 9 0.313798 2.225359 1.649604 3.649604 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 2.225391 0.000000 3.649604 ^ gpio_analog_pol[3] (out) + 3.649604 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9911,13 +9575,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.656134 data arrival time + -3.649604 data arrival time --------------------------------------------------------------------------------------------- - 4.093866 slack (MET) + 4.100396 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9926,10 +9590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 2.233943 1.655985 3.655985 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.234010 0.000000 3.655985 ^ gpio_dm0[12] (out) - 3.655985 data arrival time + 9 0.313906 2.225275 1.649277 3.649277 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.225285 0.000000 3.649277 ^ gpio_slow_sel[9] (out) + 3.649277 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9939,13 +9603,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.655985 data arrival time + -3.649277 data arrival time --------------------------------------------------------------------------------------------- - 4.094015 slack (MET) + 4.100722 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9954,10 +9618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 2.233943 1.655933 3.655933 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.234010 0.000000 3.655933 ^ gpio_analog_pol[12] (out) - 3.655933 data arrival time + 9 0.313906 2.225275 1.648919 3.648919 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.225283 0.000000 3.648919 ^ gpio_analog_en[9] (out) + 3.648919 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9967,13 +9631,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.655933 data arrival time + -3.648919 data arrival time --------------------------------------------------------------------------------------------- - 4.094067 slack (MET) + 4.101081 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9982,10 +9646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 2.233943 1.655564 3.655564 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.234005 0.000000 3.655564 ^ gpio_analog_sel[12] (out) - 3.655564 data arrival time + 9 0.313906 2.225275 1.648872 3.648872 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.225283 0.000000 3.648872 ^ gpio_dm0[9] (out) + 3.648872 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9995,13 +9659,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.655564 data arrival time + -3.648872 data arrival time --------------------------------------------------------------------------------------------- - 4.094436 slack (MET) + 4.101128 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10010,10 +9674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 2.233943 1.655378 3.655378 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.234003 0.000000 3.655378 ^ gpio_holdover[12] (out) - 3.655378 data arrival time + 9 0.313051 2.221367 1.648824 3.648824 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 2.221489 0.000000 3.648824 ^ gpio_slow_sel[8] (out) + 3.648824 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10023,13 +9687,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.655378 data arrival time + -3.648824 data arrival time --------------------------------------------------------------------------------------------- - 4.094623 slack (MET) + 4.101175 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10038,10 +9702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 2.233943 1.654943 3.654943 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.233998 0.000000 3.654943 ^ gpio_vtrip_sel[12] (out) - 3.654943 data arrival time + 9 0.313906 2.225275 1.648804 3.648803 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.225282 0.000000 3.648803 ^ gpio_analog_pol[9] (out) + 3.648803 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10051,13 +9715,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.654943 data arrival time + -3.648803 data arrival time --------------------------------------------------------------------------------------------- - 4.095057 slack (MET) + 4.101196 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10066,10 +9730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 2.233041 1.654789 3.654789 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.233049 0.000000 3.654789 ^ gpio_slow_sel[11] (out) - 3.654789 data arrival time + 9 0.313051 2.221367 1.648726 3.648726 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 2.221488 0.000000 3.648726 ^ gpio_analog_en[8] (out) + 3.648726 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10079,13 +9743,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.654789 data arrival time + -3.648726 data arrival time --------------------------------------------------------------------------------------------- - 4.095212 slack (MET) + 4.101274 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10094,10 +9758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 2.233041 1.654690 3.654690 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.233048 0.000000 3.654690 ^ gpio_analog_en[11] (out) - 3.654690 data arrival time + 9 0.313798 2.225359 1.648560 3.648560 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 2.225382 0.000000 3.648560 ^ gpio_analog_sel[3] (out) + 3.648560 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10107,13 +9771,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.654690 data arrival time + -3.648560 data arrival time --------------------------------------------------------------------------------------------- - 4.095310 slack (MET) + 4.101440 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10122,10 +9786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 2.233041 1.654649 3.654649 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.233048 0.000000 3.654649 ^ gpio_dm0[11] (out) - 3.654649 data arrival time + 9 0.313906 2.225275 1.648420 3.648420 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.225281 0.000000 3.648420 ^ gpio_analog_sel[9] (out) + 3.648420 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10135,13 +9799,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.654649 data arrival time + -3.648420 data arrival time --------------------------------------------------------------------------------------------- - 4.095351 slack (MET) + 4.101580 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10150,10 +9814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 2.233041 1.654589 3.654589 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.233048 0.000000 3.654589 ^ gpio_analog_pol[11] (out) - 3.654589 data arrival time + 9 0.313051 2.221367 1.648294 3.648294 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 2.221480 0.000000 3.648294 ^ gpio_dm0[8] (out) + 3.648294 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10163,13 +9827,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.654589 data arrival time + -3.648294 data arrival time --------------------------------------------------------------------------------------------- - 4.095411 slack (MET) + 4.101706 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10178,10 +9842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 2.233041 1.654231 3.654232 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.233047 0.000000 3.654232 ^ gpio_analog_sel[11] (out) - 3.654232 data arrival time + 9 0.313051 2.221367 1.648228 3.648228 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 2.221479 0.000000 3.648228 ^ gpio_analog_pol[8] (out) + 3.648228 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10191,13 +9855,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.654232 data arrival time + -3.648228 data arrival time --------------------------------------------------------------------------------------------- - 4.095768 slack (MET) + 4.101772 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10206,10 +9870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 2.233041 1.654037 3.654037 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.233046 0.000000 3.654037 ^ gpio_holdover[11] (out) - 3.654037 data arrival time + 9 0.313906 2.225275 1.648197 3.648197 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.225280 0.000000 3.648197 ^ gpio_holdover[9] (out) + 3.648197 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10219,13 +9883,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.654037 data arrival time + -3.648197 data arrival time --------------------------------------------------------------------------------------------- - 4.095963 slack (MET) + 4.101802 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10234,10 +9898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 2.233943 1.653785 3.653785 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.233985 0.000000 3.653785 ^ gpio_ib_mode_sel[12] (out) - 3.653785 data arrival time + 9 0.314820 2.233547 1.648122 3.648122 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 2.233556 0.000000 3.648122 ^ gpio_oeb[30] (out) + 3.648122 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10247,13 +9911,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.653785 data arrival time + -3.648122 data arrival time --------------------------------------------------------------------------------------------- - 4.096215 slack (MET) + 4.101878 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10262,10 +9926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 2.233041 1.653612 3.653612 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.233044 0.000000 3.653612 ^ gpio_vtrip_sel[11] (out) - 3.653612 data arrival time + 9 0.313798 2.225359 1.647831 3.647831 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 2.225378 0.000000 3.647831 ^ gpio_holdover[3] (out) + 3.647831 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10275,13 +9939,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.653612 data arrival time + -3.647831 data arrival time --------------------------------------------------------------------------------------------- - 4.096388 slack (MET) + 4.102169 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10290,10 +9954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 2.233041 1.653470 3.653470 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.233044 0.000000 3.653470 ^ gpio_ib_mode_sel[11] (out) - 3.653470 data arrival time + 9 0.313043 2.220410 1.647815 3.647815 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 2.220475 0.000000 3.647815 ^ gpio_slow_sel[10] (out) + 3.647815 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10303,13 +9967,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.653470 data arrival time + -3.647815 data arrival time --------------------------------------------------------------------------------------------- - 4.096530 slack (MET) + 4.102184 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10318,10 +9982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 2.233041 1.653309 3.653309 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 2.233044 0.000000 3.653309 ^ gpio_oeb[11] (out) - 3.653309 data arrival time + 9 0.313906 2.225275 1.647776 3.647776 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.225279 0.000000 3.647776 ^ gpio_vtrip_sel[9] (out) + 3.647776 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10331,13 +9995,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.653309 data arrival time + -3.647776 data arrival time --------------------------------------------------------------------------------------------- - 4.096691 slack (MET) - + 4.102224 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) + +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10346,10 +10010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 2.233943 1.652027 3.652027 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 2.233970 0.000000 3.652027 ^ gpio_oeb[12] (out) - 3.652027 data arrival time + 9 0.313906 2.225275 1.647635 3.647635 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.225278 0.000000 3.647635 ^ gpio_ib_mode_sel[9] (out) + 3.647635 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10359,13 +10023,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.652027 data arrival time + -3.647635 data arrival time --------------------------------------------------------------------------------------------- - 4.097973 slack (MET) + 4.102365 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10374,10 +10038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 2.225359 1.649797 3.649797 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 2.225393 0.000000 3.649797 ^ gpio_slow_sel[3] (out) - 3.649797 data arrival time + 9 0.313906 2.225275 1.647475 3.647475 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 2.225278 0.000000 3.647475 ^ gpio_oeb[9] (out) + 3.647475 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10387,13 +10051,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.649797 data arrival time + -3.647475 data arrival time --------------------------------------------------------------------------------------------- - 4.100203 slack (MET) + 4.102525 slack (MET) Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10402,10 +10066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 2.225359 1.649704 3.649704 ^ gpio_loopback_zero[3] (in) + 9 0.313798 2.225359 1.647423 3.647423 ^ gpio_loopback_zero[3] (in) gpio_loopback_zero[3] (net) - 2.225392 0.000000 3.649704 ^ gpio_analog_en[3] (out) - 3.649704 data arrival time + 2.225375 0.000000 3.647423 ^ gpio_vtrip_sel[3] (out) + 3.647423 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10415,13 +10079,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.649704 data arrival time + -3.647423 data arrival time --------------------------------------------------------------------------------------------- - 4.100296 slack (MET) + 4.102577 slack (MET) Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10430,10 +10094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 2.225359 1.649664 3.649664 ^ gpio_loopback_zero[3] (in) + 9 0.313798 2.225359 1.647274 3.647274 ^ gpio_loopback_zero[3] (in) gpio_loopback_zero[3] (net) - 2.225391 0.000000 3.649664 ^ gpio_dm0[3] (out) - 3.649664 data arrival time + 2.225374 0.000000 3.647274 ^ gpio_ib_mode_sel[3] (out) + 3.647274 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10443,13 +10107,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.649664 data arrival time + -3.647274 data arrival time --------------------------------------------------------------------------------------------- - 4.100336 slack (MET) + 4.102726 slack (MET) Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10458,10 +10122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 2.225359 1.649604 3.649604 ^ gpio_loopback_zero[3] (in) + 9 0.313798 2.225359 1.647106 3.647106 ^ gpio_loopback_zero[3] (in) gpio_loopback_zero[3] (net) - 2.225391 0.000000 3.649604 ^ gpio_analog_pol[3] (out) - 3.649604 data arrival time + 2.225373 0.000000 3.647106 ^ gpio_oeb[3] (out) + 3.647106 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10471,13 +10135,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.649604 data arrival time + -3.647106 data arrival time --------------------------------------------------------------------------------------------- - 4.100396 slack (MET) + 4.102894 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10486,10 +10150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 2.222124 1.649389 3.649389 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 2.222246 0.000000 3.649389 ^ gpio_slow_sel[8] (out) - 3.649389 data arrival time + 9 0.313043 2.220410 1.647076 3.647076 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 2.220467 0.000000 3.647076 ^ gpio_analog_en[10] (out) + 3.647076 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10499,13 +10163,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.649389 data arrival time + -3.647076 data arrival time --------------------------------------------------------------------------------------------- - 4.100611 slack (MET) + 4.102924 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10514,10 +10178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 2.222124 1.649291 3.649291 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 2.222245 0.000000 3.649291 ^ gpio_analog_en[8] (out) - 3.649291 data arrival time + 9 0.313043 2.220410 1.646906 3.646906 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 2.220464 0.000000 3.646906 ^ gpio_dm0[10] (out) + 3.646906 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10527,13 +10191,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.649291 data arrival time + -3.646906 data arrival time --------------------------------------------------------------------------------------------- - 4.100709 slack (MET) + 4.103094 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10542,10 +10206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 2.225276 1.649278 3.649278 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.225286 0.000000 3.649278 ^ gpio_slow_sel[9] (out) - 3.649278 data arrival time + 9 0.313043 2.220410 1.646847 3.646847 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 2.220464 0.000000 3.646847 ^ gpio_analog_pol[10] (out) + 3.646847 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10555,13 +10219,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.649278 data arrival time + -3.646847 data arrival time --------------------------------------------------------------------------------------------- - 4.100722 slack (MET) + 4.103154 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10570,10 +10234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 2.225276 1.648920 3.648920 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.225284 0.000000 3.648920 ^ gpio_analog_en[9] (out) - 3.648920 data arrival time + 9 0.313051 2.221367 1.646833 3.646833 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 2.221458 0.000000 3.646833 ^ gpio_analog_sel[8] (out) + 3.646833 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10583,13 +10247,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648920 data arrival time + -3.646833 data arrival time --------------------------------------------------------------------------------------------- - 4.101080 slack (MET) + 4.103167 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10598,10 +10262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 2.225276 1.648873 3.648873 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.225284 0.000000 3.648873 ^ gpio_dm0[9] (out) - 3.648873 data arrival time + 9 0.313043 2.220410 1.646477 3.646477 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 2.220460 0.000000 3.646477 ^ gpio_analog_sel[10] (out) + 3.646477 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10611,13 +10275,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648873 data arrival time + -3.646477 data arrival time --------------------------------------------------------------------------------------------- - 4.101127 slack (MET) + 4.103523 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10626,10 +10290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 2.222124 1.648860 3.648860 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 2.222238 0.000000 3.648860 ^ gpio_dm0[8] (out) - 3.648860 data arrival time + 9 0.312538 2.217316 1.646102 3.646102 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 2.217413 0.000000 3.646102 ^ gpio_slow_sel[7] (out) + 3.646102 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10639,13 +10303,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648860 data arrival time + -3.646102 data arrival time --------------------------------------------------------------------------------------------- - 4.101140 slack (MET) + 4.103898 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10654,10 +10318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 2.225276 1.648804 3.648804 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.225284 0.000000 3.648804 ^ gpio_analog_pol[9] (out) - 3.648804 data arrival time + 9 0.312854 2.219880 1.646021 3.646021 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.219968 0.000000 3.646021 ^ gpio_slow_sel[4] (out) + 3.646021 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10667,13 +10331,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648804 data arrival time + -3.646021 data arrival time --------------------------------------------------------------------------------------------- - 4.101195 slack (MET) + 4.103979 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10682,10 +10346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 2.221728 1.648800 3.648800 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 2.221793 0.000000 3.648800 ^ gpio_slow_sel[10] (out) - 3.648800 data arrival time + 9 0.312854 2.219880 1.645931 3.645931 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.219967 0.000000 3.645931 ^ gpio_analog_en[4] (out) + 3.645931 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10695,13 +10359,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648800 data arrival time + -3.645931 data arrival time --------------------------------------------------------------------------------------------- - 4.101201 slack (MET) + 4.104069 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10710,10 +10374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 2.222124 1.648793 3.648793 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 2.222236 0.000000 3.648793 ^ gpio_analog_pol[8] (out) - 3.648793 data arrival time + 9 0.312854 2.219880 1.645888 3.645888 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.219966 0.000000 3.645888 ^ gpio_dm0[4] (out) + 3.645888 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10723,13 +10387,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648793 data arrival time + -3.645888 data arrival time --------------------------------------------------------------------------------------------- - 4.101207 slack (MET) + 4.104112 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10738,10 +10402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 2.225359 1.648560 3.648560 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 2.225382 0.000000 3.648560 ^ gpio_analog_sel[3] (out) - 3.648560 data arrival time + 9 0.312854 2.219880 1.645826 3.645826 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.219965 0.000000 3.645826 ^ gpio_analog_pol[4] (out) + 3.645826 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10751,13 +10415,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648560 data arrival time + -3.645826 data arrival time --------------------------------------------------------------------------------------------- - 4.101440 slack (MET) + 4.104174 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10766,10 +10430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 2.225276 1.648421 3.648421 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.225282 0.000000 3.648421 ^ gpio_analog_sel[9] (out) - 3.648421 data arrival time + 9 0.312538 2.217316 1.645696 3.645696 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 2.217407 0.000000 3.645696 ^ gpio_analog_en[7] (out) + 3.645696 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10779,13 +10443,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648421 data arrival time + -3.645696 data arrival time --------------------------------------------------------------------------------------------- - 4.101579 slack (MET) + 4.104305 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10794,10 +10458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 2.218541 1.648233 3.648233 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.218731 0.000000 3.648233 ^ gpio_slow_sel[2] (out) - 3.648233 data arrival time + 9 0.312854 2.219880 1.645478 3.645478 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.219960 0.000000 3.645478 ^ gpio_analog_sel[4] (out) + 3.645478 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10807,13 +10471,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648233 data arrival time + -3.645478 data arrival time --------------------------------------------------------------------------------------------- - 4.101767 slack (MET) + 4.104522 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10822,10 +10486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 2.225276 1.648198 3.648198 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.225281 0.000000 3.648198 ^ gpio_holdover[9] (out) - 3.648198 data arrival time + 9 0.312538 2.217316 1.645476 3.645477 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 2.217404 0.000000 3.645477 ^ gpio_dm0[7] (out) + 3.645477 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10835,13 +10499,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648198 data arrival time + -3.645477 data arrival time --------------------------------------------------------------------------------------------- - 4.101802 slack (MET) + 4.104524 slack (MET) Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10850,10 +10514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 2.221728 1.648060 3.648060 ^ gpio_loopback_zero[10] (in) + 9 0.313043 2.220410 1.645476 3.645477 ^ gpio_loopback_zero[10] (in) gpio_loopback_zero[10] (net) - 2.221784 0.000000 3.648060 ^ gpio_analog_en[10] (out) - 3.648060 data arrival time + 2.220450 0.000000 3.645477 ^ gpio_holdover[10] (out) + 3.645477 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10863,13 +10527,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.648060 data arrival time + -3.645477 data arrival time --------------------------------------------------------------------------------------------- - 4.101940 slack (MET) + 4.104524 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10878,10 +10542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 2.221728 1.647891 3.647891 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 2.221782 0.000000 3.647891 ^ gpio_dm0[10] (out) - 3.647891 data arrival time + 9 0.313051 2.221367 1.645294 3.645294 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 2.221437 0.000000 3.645294 ^ gpio_holdover[8] (out) + 3.645294 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10891,13 +10555,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.647891 data arrival time + -3.645294 data arrival time --------------------------------------------------------------------------------------------- - 4.102109 slack (MET) + 4.104706 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10906,10 +10570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 2.221728 1.647831 3.647831 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 2.221781 0.000000 3.647831 ^ gpio_analog_pol[10] (out) - 3.647831 data arrival time + 9 0.312854 2.219880 1.645277 3.645277 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.219958 0.000000 3.645277 ^ gpio_holdover[4] (out) + 3.645277 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10919,13 +10583,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.647831 data arrival time + -3.645277 data arrival time --------------------------------------------------------------------------------------------- - 4.102169 slack (MET) + 4.104723 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10934,10 +10598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 2.225359 1.647831 3.647831 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 2.225378 0.000000 3.647831 ^ gpio_holdover[3] (out) - 3.647831 data arrival time + 9 0.312538 2.217316 1.645151 3.645151 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 2.217399 0.000000 3.645151 ^ gpio_analog_pol[7] (out) + 3.645151 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10947,13 +10611,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.647831 data arrival time + -3.645151 data arrival time --------------------------------------------------------------------------------------------- - 4.102169 slack (MET) + 4.104849 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10962,10 +10626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 2.225276 1.647777 3.647777 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.225280 0.000000 3.647777 ^ gpio_vtrip_sel[9] (out) - 3.647777 data arrival time + 9 0.312726 2.218699 1.644922 3.644922 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.218769 0.000000 3.644922 ^ gpio_analog_en[12] (out) + 3.644922 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10975,13 +10639,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.647777 data arrival time + -3.644922 data arrival time --------------------------------------------------------------------------------------------- - 4.102223 slack (MET) + 4.105078 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10990,10 +10654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 2.218541 1.647740 3.647740 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.218721 0.000000 3.647740 ^ gpio_analog_en[2] (out) - 3.647740 data arrival time + 9 0.312726 2.218699 1.644763 3.644763 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.218766 0.000000 3.644763 ^ gpio_slow_sel[12] (out) + 3.644763 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11003,13 +10667,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.647740 data arrival time + -3.644763 data arrival time --------------------------------------------------------------------------------------------- - 4.102260 slack (MET) + 4.105237 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11018,10 +10682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 2.225276 1.647636 3.647636 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.225280 0.000000 3.647636 ^ gpio_ib_mode_sel[9] (out) - 3.647636 data arrival time + 9 0.312042 2.214818 1.644668 3.644668 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.214993 0.000000 3.644668 ^ gpio_slow_sel[5] (out) + 3.644668 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11031,13 +10695,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.647636 data arrival time + -3.644668 data arrival time --------------------------------------------------------------------------------------------- - 4.102364 slack (MET) + 4.105332 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11046,10 +10710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 2.225276 1.647476 3.647476 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 2.225279 0.000000 3.647476 ^ gpio_oeb[9] (out) - 3.647476 data arrival time + 9 0.312726 2.218699 1.644621 3.644621 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.218765 0.000000 3.644621 ^ gpio_dm0[12] (out) + 3.644621 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11059,13 +10723,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.647476 data arrival time + -3.644621 data arrival time --------------------------------------------------------------------------------------------- - 4.102524 slack (MET) + 4.105379 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11074,10 +10738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 2.221728 1.647462 3.647462 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 2.221777 0.000000 3.647462 ^ gpio_analog_sel[10] (out) - 3.647462 data arrival time + 9 0.312726 2.218699 1.644569 3.644569 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.218764 0.000000 3.644569 ^ gpio_analog_pol[12] (out) + 3.644569 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11087,13 +10751,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.647462 data arrival time + -3.644569 data arrival time --------------------------------------------------------------------------------------------- - 4.102539 slack (MET) + 4.105431 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11102,10 +10766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 2.225359 1.647423 3.647423 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 2.225375 0.000000 3.647423 ^ gpio_vtrip_sel[3] (out) - 3.647423 data arrival time + 9 0.312726 2.218699 1.644206 3.644206 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.218760 0.000000 3.644206 ^ gpio_analog_sel[12] (out) + 3.644206 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11115,13 +10779,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.647423 data arrival time + -3.644206 data arrival time --------------------------------------------------------------------------------------------- - 4.102577 slack (MET) + 4.105794 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11130,10 +10794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 2.222124 1.647397 3.647397 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 2.222215 0.000000 3.647397 ^ gpio_analog_sel[8] (out) - 3.647397 data arrival time + 9 0.312042 2.214818 1.644130 3.644130 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.214983 0.000000 3.644130 ^ gpio_analog_en[5] (out) + 3.644130 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11143,13 +10807,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.647397 data arrival time + -3.644130 data arrival time --------------------------------------------------------------------------------------------- - 4.102603 slack (MET) + 4.105870 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11158,10 +10822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 2.225359 1.647274 3.647274 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 2.225374 0.000000 3.647274 ^ gpio_ib_mode_sel[3] (out) - 3.647274 data arrival time + 9 0.312042 2.214818 1.644044 3.644044 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.214981 0.000000 3.644044 ^ gpio_dm0[5] (out) + 3.644044 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11171,13 +10835,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.647274 data arrival time + -3.644044 data arrival time --------------------------------------------------------------------------------------------- - 4.102726 slack (MET) + 4.105956 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11186,10 +10850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 2.218541 1.647255 3.647255 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.218711 0.000000 3.647255 ^ gpio_dm0[2] (out) - 3.647255 data arrival time + 9 0.312726 2.218699 1.644021 3.644022 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.218758 0.000000 3.644022 ^ gpio_holdover[12] (out) + 3.644022 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11199,13 +10863,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.647255 data arrival time + -3.644022 data arrival time --------------------------------------------------------------------------------------------- - 4.102746 slack (MET) + 4.105979 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11214,10 +10878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 2.225359 1.647106 3.647106 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 2.225373 0.000000 3.647106 ^ gpio_oeb[3] (out) - 3.647106 data arrival time + 9 0.312854 2.219880 1.643975 3.643975 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.219941 0.000000 3.643975 ^ gpio_vtrip_sel[4] (out) + 3.643975 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11227,13 +10891,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.647106 data arrival time + -3.643975 data arrival time --------------------------------------------------------------------------------------------- - 4.102894 slack (MET) + 4.106025 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11242,10 +10906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 2.221728 1.646461 3.646461 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 2.221767 0.000000 3.646461 ^ gpio_holdover[10] (out) - 3.646461 data arrival time + 9 0.311766 2.212789 1.643629 3.643629 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.212965 0.000000 3.643629 ^ gpio_slow_sel[1] (out) + 3.643629 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11255,13 +10919,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.646461 data arrival time + -3.643629 data arrival time --------------------------------------------------------------------------------------------- - 4.103539 slack (MET) + 4.106371 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11270,10 +10934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 2.218541 1.646414 3.646414 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.218695 0.000000 3.646414 ^ gpio_analog_pol[2] (out) - 3.646414 data arrival time + 9 0.312726 2.218699 1.643591 3.643591 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.218753 0.000000 3.643591 ^ gpio_vtrip_sel[12] (out) + 3.643591 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11283,13 +10947,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.646414 data arrival time + -3.643591 data arrival time --------------------------------------------------------------------------------------------- - 4.103586 slack (MET) + 4.106409 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11298,10 +10962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 2.217316 1.646102 3.646102 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 2.217413 0.000000 3.646102 ^ gpio_slow_sel[7] (out) - 3.646102 data arrival time + 9 0.312042 2.214818 1.643183 3.643183 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.214964 0.000000 3.643183 ^ gpio_analog_pol[5] (out) + 3.643183 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11311,13 +10975,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.646102 data arrival time + -3.643183 data arrival time --------------------------------------------------------------------------------------------- - 4.103898 slack (MET) + 4.106817 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11326,10 +10990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 2.219880 1.646021 3.646021 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.219968 0.000000 3.646021 ^ gpio_slow_sel[4] (out) - 3.646021 data arrival time + 9 0.312538 2.217316 1.643168 3.643168 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 2.217374 0.000000 3.643168 ^ gpio_analog_sel[7] (out) + 3.643168 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11339,13 +11003,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.646021 data arrival time + -3.643168 data arrival time --------------------------------------------------------------------------------------------- - 4.103979 slack (MET) + 4.106832 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11354,10 +11018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 2.219880 1.645931 3.645931 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.219967 0.000000 3.645931 ^ gpio_analog_en[4] (out) - 3.645931 data arrival time + 9 0.311766 2.212789 1.643012 3.643012 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.212953 0.000000 3.643012 ^ gpio_analog_en[1] (out) + 3.643012 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11367,13 +11031,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.645931 data arrival time + -3.643012 data arrival time --------------------------------------------------------------------------------------------- - 4.104069 slack (MET) + 4.106988 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11382,10 +11046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 2.219880 1.645888 3.645888 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.219966 0.000000 3.645888 ^ gpio_dm0[4] (out) - 3.645888 data arrival time + 9 0.313051 2.221367 1.642928 3.642928 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 2.221410 0.000000 3.642928 ^ gpio_vtrip_sel[8] (out) + 3.642928 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11395,13 +11059,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.645888 data arrival time + -3.642928 data arrival time --------------------------------------------------------------------------------------------- - 4.104112 slack (MET) + 4.107072 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11410,10 +11074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 2.222124 1.645857 3.645858 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 2.222194 0.000000 3.645858 ^ gpio_holdover[8] (out) - 3.645858 data arrival time + 9 0.311785 2.212119 1.642628 3.642628 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 2.212226 0.000000 3.642628 ^ gpio_slow_sel[6] (out) + 3.642628 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11423,13 +11087,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.645858 data arrival time + -3.642628 data arrival time --------------------------------------------------------------------------------------------- - 4.104143 slack (MET) + 4.107372 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11438,10 +11102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 2.219880 1.645826 3.645826 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.219965 0.000000 3.645826 ^ gpio_analog_pol[4] (out) - 3.645826 data arrival time + 9 0.313043 2.220410 1.642482 3.642482 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 2.220426 0.000000 3.642482 ^ gpio_vtrip_sel[10] (out) + 3.642482 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11451,13 +11115,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.645826 data arrival time + -3.642482 data arrival time --------------------------------------------------------------------------------------------- - 4.104174 slack (MET) + 4.107518 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11466,10 +11130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 2.217316 1.645696 3.645696 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 2.217407 0.000000 3.645696 ^ gpio_analog_en[7] (out) - 3.645696 data arrival time + 9 0.312854 2.219880 1.642462 3.642462 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 2.219924 0.000000 3.642462 ^ gpio_ib_mode_sel[4] (out) + 3.642462 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11479,13 +11143,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.645696 data arrival time + -3.642462 data arrival time --------------------------------------------------------------------------------------------- - 4.104305 slack (MET) + 4.107538 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11494,10 +11158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 2.219880 1.645478 3.645478 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.219960 0.000000 3.645478 ^ gpio_analog_sel[4] (out) - 3.645478 data arrival time + 9 0.311766 2.212789 1.642457 3.642457 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.212942 0.000000 3.642457 ^ gpio_analog_pol[1] (out) + 3.642457 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11507,13 +11171,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.645478 data arrival time + -3.642457 data arrival time --------------------------------------------------------------------------------------------- - 4.104522 slack (MET) + 4.107543 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11522,10 +11186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 2.217316 1.645476 3.645477 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 2.217404 0.000000 3.645477 ^ gpio_dm0[7] (out) - 3.645477 data arrival time + 9 0.312726 2.218699 1.642442 3.642442 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.218741 0.000000 3.642442 ^ gpio_ib_mode_sel[12] (out) + 3.642442 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11535,13 +11199,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.645477 data arrival time + -3.642442 data arrival time --------------------------------------------------------------------------------------------- - 4.104524 slack (MET) + 4.107558 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11550,10 +11214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 2.219880 1.645277 3.645277 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.219958 0.000000 3.645277 ^ gpio_holdover[4] (out) - 3.645277 data arrival time + 9 0.311766 2.212789 1.642176 3.642176 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.212937 0.000000 3.642176 ^ gpio_inp_dis[1] (out) + 3.642176 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11563,13 +11227,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.645277 data arrival time + -3.642176 data arrival time --------------------------------------------------------------------------------------------- - 4.104723 slack (MET) + 4.107823 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11578,10 +11242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 2.217316 1.645151 3.645151 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 2.217399 0.000000 3.645151 ^ gpio_analog_pol[7] (out) - 3.645151 data arrival time + 9 0.313051 2.221367 1.642163 3.642163 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 2.221402 0.000000 3.642163 ^ gpio_ib_mode_sel[8] (out) + 3.642163 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11591,13 +11255,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.645151 data arrival time + -3.642163 data arrival time --------------------------------------------------------------------------------------------- - 4.104849 slack (MET) + 4.107837 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11606,10 +11270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 2.214818 1.644668 3.644668 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.214993 0.000000 3.644668 ^ gpio_slow_sel[5] (out) - 3.644668 data arrival time + 9 0.311785 2.212119 1.642136 3.642136 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 2.212218 0.000000 3.642136 ^ gpio_analog_en[6] (out) + 3.642136 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11619,13 +11283,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.644668 data arrival time + -3.642136 data arrival time --------------------------------------------------------------------------------------------- - 4.105332 slack (MET) + 4.107864 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11634,10 +11298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 2.214818 1.644130 3.644130 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.214983 0.000000 3.644130 ^ gpio_analog_en[5] (out) - 3.644130 data arrival time + 9 0.312538 2.217316 1.642103 3.642103 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 2.217362 0.000000 3.642103 ^ gpio_holdover[7] (out) + 3.642103 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11647,13 +11311,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.644130 data arrival time + -3.642103 data arrival time --------------------------------------------------------------------------------------------- - 4.105870 slack (MET) + 4.107897 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11662,10 +11326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 2.218541 1.644082 3.644082 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.218654 0.000000 3.644082 ^ gpio_analog_sel[2] (out) - 3.644082 data arrival time + 9 0.311785 2.212119 1.641919 3.641920 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 2.212215 0.000000 3.641920 ^ gpio_dm0[6] (out) + 3.641920 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11675,13 +11339,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.644082 data arrival time + -3.641920 data arrival time --------------------------------------------------------------------------------------------- - 4.105918 slack (MET) + 4.108080 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11690,10 +11354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 2.214818 1.644044 3.644044 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.214981 0.000000 3.644044 ^ gpio_dm0[5] (out) - 3.644044 data arrival time + 9 0.311785 2.212119 1.641598 3.641598 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 2.212210 0.000000 3.641598 ^ gpio_analog_pol[6] (out) + 3.641598 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11703,13 +11367,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.644044 data arrival time + -3.641598 data arrival time --------------------------------------------------------------------------------------------- - 4.105956 slack (MET) + 4.108403 slack (MET) Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11718,10 +11382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 2.219880 1.643975 3.643975 ^ gpio_loopback_zero[4] (in) + 9 0.312854 2.219880 1.641591 3.641591 ^ gpio_loopback_zero[4] (in) gpio_loopback_zero[4] (net) - 2.219941 0.000000 3.643975 ^ gpio_vtrip_sel[4] (out) - 3.643975 data arrival time + 2.219916 0.000000 3.641591 ^ gpio_oeb[4] (out) + 3.641591 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11731,13 +11395,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.643975 data arrival time + -3.641591 data arrival time --------------------------------------------------------------------------------------------- - 4.106025 slack (MET) + 4.108409 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11746,10 +11410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 2.212789 1.643629 3.643629 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.212965 0.000000 3.643629 ^ gpio_slow_sel[1] (out) - 3.643629 data arrival time + 9 0.312042 2.214818 1.641574 3.641574 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.214936 0.000000 3.641574 ^ gpio_analog_sel[5] (out) + 3.641574 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11759,13 +11423,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.643629 data arrival time + -3.641574 data arrival time --------------------------------------------------------------------------------------------- - 4.106371 slack (MET) + 4.108426 slack (MET) Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11774,10 +11438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 2.222124 1.643490 3.643490 ^ gpio_loopback_zero[8] (in) + 9 0.313051 2.221367 1.641292 3.641292 ^ gpio_loopback_zero[8] (in) gpio_loopback_zero[8] (net) - 2.222167 0.000000 3.643490 ^ gpio_vtrip_sel[8] (out) - 3.643490 data arrival time + 2.221395 0.000000 3.641292 ^ gpio_oeb[8] (out) + 3.641292 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11787,13 +11451,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.643490 data arrival time + -3.641292 data arrival time --------------------------------------------------------------------------------------------- - 4.106510 slack (MET) + 4.108708 slack (MET) Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11802,10 +11466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 2.221728 1.643466 3.643466 ^ gpio_loopback_zero[10] (in) + 9 0.313043 2.220410 1.640727 3.640727 ^ gpio_loopback_zero[10] (in) gpio_loopback_zero[10] (net) - 2.221743 0.000000 3.643466 ^ gpio_vtrip_sel[10] (out) - 3.643466 data arrival time + 2.220417 0.000000 3.640727 ^ gpio_ib_mode_sel[10] (out) + 3.640727 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11815,13 +11479,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.643466 data arrival time + -3.640727 data arrival time --------------------------------------------------------------------------------------------- - 4.106534 slack (MET) + 4.109273 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11830,10 +11494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 2.214818 1.643183 3.643183 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.214964 0.000000 3.643183 ^ gpio_analog_pol[5] (out) - 3.643183 data arrival time + 9 0.312726 2.218699 1.640699 3.640699 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 2.218725 0.000000 3.640699 ^ gpio_oeb[12] (out) + 3.640699 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11843,13 +11507,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.643183 data arrival time + -3.640699 data arrival time --------------------------------------------------------------------------------------------- - 4.106817 slack (MET) + 4.109301 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11858,10 +11522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 2.217316 1.643168 3.643168 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 2.217374 0.000000 3.643168 ^ gpio_analog_sel[7] (out) - 3.643168 data arrival time + 9 0.311766 2.212789 1.640556 3.640556 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.212908 0.000000 3.640556 ^ gpio_analog_sel[1] (out) + 3.640556 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11871,13 +11535,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.643168 data arrival time + -3.640556 data arrival time --------------------------------------------------------------------------------------------- - 4.106832 slack (MET) + 4.109444 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11886,10 +11550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 2.218541 1.643018 3.643018 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.218637 0.000000 3.643018 ^ gpio_holdover[2] (out) - 3.643018 data arrival time + 9 0.312042 2.214818 1.640507 3.640507 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.214919 0.000000 3.640507 ^ gpio_holdover[5] (out) + 3.640507 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11899,13 +11563,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.643018 data arrival time + -3.640507 data arrival time --------------------------------------------------------------------------------------------- - 4.106982 slack (MET) + 4.109493 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11914,10 +11578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 2.212789 1.643012 3.643012 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.212953 0.000000 3.643012 ^ gpio_analog_en[1] (out) - 3.643012 data arrival time + 9 0.313043 2.220410 1.640449 3.640449 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 2.220416 0.000000 3.640449 ^ gpio_oeb[10] (out) + 3.640449 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11927,13 +11591,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.643012 data arrival time + -3.640449 data arrival time --------------------------------------------------------------------------------------------- - 4.106988 slack (MET) + 4.109551 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11942,10 +11606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 2.222124 1.642724 3.642725 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 2.222160 0.000000 3.642725 ^ gpio_ib_mode_sel[8] (out) - 3.642725 data arrival time + 9 0.312538 2.217316 1.639751 3.639751 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 2.217341 0.000000 3.639751 ^ gpio_vtrip_sel[7] (out) + 3.639751 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11955,13 +11619,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.642725 data arrival time + -3.639751 data arrival time --------------------------------------------------------------------------------------------- - 4.107275 slack (MET) + 4.110248 slack (MET) Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11970,10 +11634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 2.212119 1.642628 3.642628 ^ gpio_loopback_zero[6] (in) + 9 0.311785 2.212119 1.639049 3.639049 ^ gpio_loopback_zero[6] (in) gpio_loopback_zero[6] (net) - 2.212226 0.000000 3.642628 ^ gpio_slow_sel[6] (out) - 3.642628 data arrival time + 2.212177 0.000000 3.639049 ^ gpio_analog_sel[6] (out) + 3.639049 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11983,13 +11647,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.642628 data arrival time + -3.639049 data arrival time --------------------------------------------------------------------------------------------- - 4.107372 slack (MET) + 4.110951 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11998,10 +11662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 2.219880 1.642462 3.642462 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.219924 0.000000 3.642462 ^ gpio_ib_mode_sel[4] (out) - 3.642462 data arrival time + 9 0.312538 2.217316 1.638991 3.638991 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 2.217335 0.000000 3.638991 ^ gpio_ib_mode_sel[7] (out) + 3.638991 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12011,13 +11675,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.642462 data arrival time + -3.638991 data arrival time --------------------------------------------------------------------------------------------- - 4.107538 slack (MET) + 4.111010 slack (MET) Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12026,10 +11690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 2.212789 1.642457 3.642457 ^ gpio_loopback_zero[1] (in) + 9 0.311766 2.212789 1.638760 3.638760 ^ gpio_loopback_zero[1] (in) gpio_loopback_zero[1] (net) - 2.212942 0.000000 3.642457 ^ gpio_analog_pol[1] (out) - 3.642457 data arrival time + 2.212880 0.000000 3.638760 ^ gpio_holdover[1] (out) + 3.638760 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12039,13 +11703,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.642457 data arrival time + -3.638760 data arrival time --------------------------------------------------------------------------------------------- - 4.107543 slack (MET) + 4.111240 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12054,10 +11718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 2.212789 1.642176 3.642176 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.212937 0.000000 3.642176 ^ gpio_inp_dis[1] (out) - 3.642176 data arrival time + 9 0.312042 2.214818 1.638153 3.638153 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.214886 0.000000 3.638153 ^ gpio_vtrip_sel[5] (out) + 3.638153 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12067,13 +11731,41 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.642176 data arrival time + -3.638153 data arrival time --------------------------------------------------------------------------------------------- - 4.107823 slack (MET) + 4.111847 slack (MET) + + +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ +Path Type: max + +Fanout Cap Slew Delay Time Description +--------------------------------------------------------------------------------------------- + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 9 0.312538 2.217316 1.638123 3.638123 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 2.217330 0.000000 3.638123 ^ gpio_oeb[7] (out) + 3.638123 data arrival time + + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 10.000000 clock network delay (ideal) + -0.250000 9.750000 clock uncertainty + 0.000000 9.750000 clock reconvergence pessimism + -2.000000 7.750000 output external delay + 7.750000 data required time +--------------------------------------------------------------------------------------------- + 7.750000 data required time + -3.638123 data arrival time +--------------------------------------------------------------------------------------------- + 4.111877 slack (MET) Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12082,10 +11774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 2.212119 1.642136 3.642136 ^ gpio_loopback_zero[6] (in) + 9 0.311785 2.212119 1.637989 3.637989 ^ gpio_loopback_zero[6] (in) gpio_loopback_zero[6] (net) - 2.212218 0.000000 3.642136 ^ gpio_analog_en[6] (out) - 3.642136 data arrival time + 2.212165 0.000000 3.637989 ^ gpio_holdover[6] (out) + 3.637989 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12095,13 +11787,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.642136 data arrival time + -3.637989 data arrival time --------------------------------------------------------------------------------------------- - 4.107864 slack (MET) + 4.112011 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12110,10 +11802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 2.217316 1.642103 3.642103 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 2.217362 0.000000 3.642103 ^ gpio_holdover[7] (out) - 3.642103 data arrival time + 9 0.312042 2.214818 1.637391 3.637391 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.214877 0.000000 3.637391 ^ gpio_ib_mode_sel[5] (out) + 3.637391 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12123,13 +11815,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.642103 data arrival time + -3.637391 data arrival time --------------------------------------------------------------------------------------------- - 4.107897 slack (MET) + 4.112609 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12138,10 +11830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 2.212119 1.641919 3.641920 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 2.212215 0.000000 3.641920 ^ gpio_dm0[6] (out) - 3.641920 data arrival time + 9 0.310668 2.204702 1.637140 3.637140 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.204836 0.000000 3.637140 ^ gpio_slow_sel[11] (out) + 3.637140 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12151,13 +11843,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.641920 data arrival time + -3.637140 data arrival time --------------------------------------------------------------------------------------------- - 4.108080 slack (MET) + 4.112860 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12166,10 +11858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 2.222124 1.641853 3.641853 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 2.222152 0.000000 3.641853 ^ gpio_oeb[8] (out) - 3.641853 data arrival time + 9 0.310668 2.204702 1.636647 3.636647 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.204828 0.000000 3.636647 ^ gpio_analog_en[11] (out) + 3.636647 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12179,13 +11871,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.641853 data arrival time + -3.636647 data arrival time --------------------------------------------------------------------------------------------- - 4.108147 slack (MET) + 4.113353 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12194,10 +11886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 2.221728 1.641711 3.641711 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 2.221735 0.000000 3.641711 ^ gpio_ib_mode_sel[10] (out) - 3.641711 data arrival time + 9 0.312042 2.214818 1.636523 3.636523 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 2.214867 0.000000 3.636523 ^ gpio_oeb[5] (out) + 3.636523 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12207,13 +11899,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.641711 data arrival time + -3.636523 data arrival time --------------------------------------------------------------------------------------------- - 4.108289 slack (MET) + 4.113477 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12222,10 +11914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 2.212119 1.641598 3.641598 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 2.212210 0.000000 3.641598 ^ gpio_analog_pol[6] (out) - 3.641598 data arrival time + 9 0.310668 2.204702 1.636431 3.636431 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.204824 0.000000 3.636431 ^ gpio_dm0[11] (out) + 3.636431 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12235,13 +11927,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.641598 data arrival time + -3.636431 data arrival time --------------------------------------------------------------------------------------------- - 4.108403 slack (MET) + 4.113569 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12250,10 +11942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 2.219880 1.641591 3.641591 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 2.219916 0.000000 3.641591 ^ gpio_oeb[4] (out) - 3.641591 data arrival time + 9 0.311766 2.212789 1.636057 3.636057 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.212845 0.000000 3.636057 ^ gpio_vtrip_sel[1] (out) + 3.636057 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12263,13 +11955,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.641591 data arrival time + -3.636057 data arrival time --------------------------------------------------------------------------------------------- - 4.108409 slack (MET) + 4.113943 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12278,10 +11970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 2.214818 1.641574 3.641574 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.214936 0.000000 3.641574 ^ gpio_analog_sel[5] (out) - 3.641574 data arrival time + 9 0.311785 2.212119 1.635706 3.635706 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 2.212144 0.000000 3.635706 ^ gpio_vtrip_sel[6] (out) + 3.635706 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12291,13 +11983,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.641574 data arrival time + -3.635706 data arrival time --------------------------------------------------------------------------------------------- - 4.108426 slack (MET) + 4.114295 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12306,10 +11998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 2.221728 1.641433 3.641433 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 2.221733 0.000000 3.641433 ^ gpio_oeb[10] (out) - 3.641433 data arrival time + 9 0.310668 2.204702 1.635623 3.635623 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.204811 0.000000 3.635623 ^ gpio_analog_pol[11] (out) + 3.635623 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12319,13 +12011,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.641433 data arrival time + -3.635623 data arrival time --------------------------------------------------------------------------------------------- - 4.108567 slack (MET) + 4.114377 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12334,10 +12026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 2.218541 1.640666 3.640666 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.218605 0.000000 3.640666 ^ gpio_vtrip_sel[2] (out) - 3.640666 data arrival time + 9 0.311766 2.212789 1.635297 3.635297 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.212836 0.000000 3.635297 ^ gpio_ib_mode_sel[1] (out) + 3.635297 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12347,13 +12039,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.640666 data arrival time + -3.635297 data arrival time --------------------------------------------------------------------------------------------- - 4.109334 slack (MET) + 4.114703 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12362,10 +12054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 2.212789 1.640556 3.640556 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.212908 0.000000 3.640556 ^ gpio_analog_sel[1] (out) - 3.640556 data arrival time + 9 0.311785 2.212119 1.634877 3.634877 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 2.212138 0.000000 3.634877 ^ gpio_ib_mode_sel[6] (out) + 3.634877 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12375,13 +12067,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.640556 data arrival time + -3.634877 data arrival time --------------------------------------------------------------------------------------------- - 4.109444 slack (MET) + 4.115123 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12390,10 +12082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 2.214818 1.640507 3.640507 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.214919 0.000000 3.640507 ^ gpio_holdover[5] (out) - 3.640507 data arrival time + 9 0.311766 2.212789 1.634430 3.634430 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 2.212827 0.000000 3.634430 ^ gpio_oeb[1] (out) + 3.634430 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12403,13 +12095,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.640507 data arrival time + -3.634430 data arrival time --------------------------------------------------------------------------------------------- - 4.109493 slack (MET) + 4.115570 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12418,10 +12110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 2.218541 1.639905 3.639905 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.218596 0.000000 3.639905 ^ gpio_ib_mode_sel[2] (out) - 3.639905 data arrival time + 9 0.311785 2.212119 1.634033 3.634033 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 2.212133 0.000000 3.634033 ^ gpio_oeb[6] (out) + 3.634033 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12431,13 +12123,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.639905 data arrival time + -3.634033 data arrival time --------------------------------------------------------------------------------------------- - 4.110095 slack (MET) + 4.115967 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12446,10 +12138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 2.217316 1.639751 3.639751 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 2.217341 0.000000 3.639751 ^ gpio_vtrip_sel[7] (out) - 3.639751 data arrival time + 9 0.310668 2.204702 1.633745 3.633745 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.204783 0.000000 3.633745 ^ gpio_analog_sel[11] (out) + 3.633745 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12459,13 +12151,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.639751 data arrival time + -3.633745 data arrival time --------------------------------------------------------------------------------------------- - 4.110248 slack (MET) + 4.116254 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12474,10 +12166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 2.212119 1.639049 3.639049 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 2.212177 0.000000 3.639049 ^ gpio_analog_sel[6] (out) - 3.639049 data arrival time + 9 0.310668 2.204702 1.632685 3.632685 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.204769 0.000000 3.632685 ^ gpio_holdover[11] (out) + 3.632685 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12487,13 +12179,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.639049 data arrival time + -3.632685 data arrival time --------------------------------------------------------------------------------------------- - 4.110951 slack (MET) + 4.117315 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12502,10 +12194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 2.217316 1.638991 3.638991 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 2.217335 0.000000 3.638991 ^ gpio_ib_mode_sel[7] (out) - 3.638991 data arrival time + 9 0.310668 2.204702 1.630340 3.630340 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.204743 0.000000 3.630340 ^ gpio_vtrip_sel[11] (out) + 3.630340 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12515,13 +12207,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.638991 data arrival time + -3.630340 data arrival time --------------------------------------------------------------------------------------------- - 4.111010 slack (MET) + 4.119660 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12530,10 +12222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 2.212789 1.638760 3.638760 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.212880 0.000000 3.638760 ^ gpio_holdover[1] (out) - 3.638760 data arrival time + 9 0.310668 2.204702 1.629581 3.629581 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.204736 0.000000 3.629581 ^ gpio_ib_mode_sel[11] (out) + 3.629581 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12543,13 +12235,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.638760 data arrival time + -3.629581 data arrival time --------------------------------------------------------------------------------------------- - 4.111240 slack (MET) + 4.120419 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12558,10 +12250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 2.214818 1.638153 3.638153 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.214886 0.000000 3.638153 ^ gpio_vtrip_sel[5] (out) - 3.638153 data arrival time + 9 0.310668 2.204702 1.628716 3.628716 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 2.204728 0.000000 3.628716 ^ gpio_oeb[11] (out) + 3.628716 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12571,13 +12263,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.638153 data arrival time + -3.628716 data arrival time --------------------------------------------------------------------------------------------- - 4.111847 slack (MET) + 4.121284 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12586,10 +12278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 2.217316 1.638123 3.638123 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 2.217330 0.000000 3.638123 ^ gpio_oeb[7] (out) - 3.638123 data arrival time + 4 0.143336 1.027706 0.755326 2.755326 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 1.027710 0.000000 2.755326 ^ gpio_dm1[1] (out) + 2.755326 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12599,13 +12291,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.638123 data arrival time + -2.755326 data arrival time --------------------------------------------------------------------------------------------- - 4.111877 slack (MET) + 4.994674 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12614,10 +12306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 2.212119 1.637989 3.637989 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 2.212165 0.000000 3.637989 ^ gpio_holdover[6] (out) - 3.637989 data arrival time + 4 0.143336 1.027706 0.755269 2.755269 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 1.027710 0.000000 2.755269 ^ gpio_dm0[1] (out) + 2.755269 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12627,13 +12319,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.637989 data arrival time + -2.755269 data arrival time --------------------------------------------------------------------------------------------- - 4.112011 slack (MET) + 4.994731 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12642,10 +12334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 2.218541 1.637984 3.637984 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 2.218577 0.000000 3.637984 ^ gpio_oeb[2] (out) - 3.637984 data arrival time + 4 0.143336 1.027706 0.755015 2.755015 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 1.027709 0.000000 2.755015 ^ gpio_dm2[1] (out) + 2.755015 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12655,13 +12347,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.637984 data arrival time + -2.755015 data arrival time --------------------------------------------------------------------------------------------- - 4.112016 slack (MET) + 4.994985 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12670,10 +12362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 2.214818 1.637391 3.637391 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.214877 0.000000 3.637391 ^ gpio_ib_mode_sel[5] (out) - 3.637391 data arrival time + 4 0.143336 1.027706 0.754907 2.754907 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 1.027708 0.000000 2.754907 ^ gpio_out[1] (out) + 2.754907 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12683,13 +12375,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.637391 data arrival time + -2.754907 data arrival time --------------------------------------------------------------------------------------------- - 4.112609 slack (MET) + 4.995093 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12698,10 +12390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 2.214818 1.636523 3.636523 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 2.214867 0.000000 3.636523 ^ gpio_oeb[5] (out) - 3.636523 data arrival time + 3 0.118195 0.847797 0.622411 2.622411 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.847802 0.000000 2.622411 ^ gpio_dm1[29] (out) + 2.622411 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12711,13 +12403,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.636523 data arrival time + -2.622411 data arrival time --------------------------------------------------------------------------------------------- - 4.113477 slack (MET) + 5.127588 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12726,10 +12418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 2.212789 1.636057 3.636057 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.212845 0.000000 3.636057 ^ gpio_vtrip_sel[1] (out) - 3.636057 data arrival time + 3 0.118195 0.847797 0.622310 2.622310 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.847802 0.000000 2.622310 ^ gpio_inp_dis[29] (out) + 2.622310 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12739,13 +12431,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.636057 data arrival time + -2.622310 data arrival time --------------------------------------------------------------------------------------------- - 4.113943 slack (MET) + 5.127690 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12754,10 +12446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 2.212119 1.635706 3.635706 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 2.212144 0.000000 3.635706 ^ gpio_vtrip_sel[6] (out) - 3.635706 data arrival time + 3 0.118195 0.847797 0.622109 2.622109 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.847801 0.000000 2.622109 ^ gpio_dm2[29] (out) + 2.622109 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12767,13 +12459,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.635706 data arrival time + -2.622109 data arrival time --------------------------------------------------------------------------------------------- - 4.114295 slack (MET) + 5.127890 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12782,10 +12474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 2.212789 1.635297 3.635297 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.212836 0.000000 3.635297 ^ gpio_ib_mode_sel[1] (out) - 3.635297 data arrival time + 3 0.115115 0.825818 0.606682 2.606682 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.825828 0.000000 2.606682 ^ gpio_dm1[28] (out) + 2.606682 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12795,13 +12487,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.635297 data arrival time + -2.606682 data arrival time --------------------------------------------------------------------------------------------- - 4.114703 slack (MET) + 5.143318 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12810,10 +12502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 2.212119 1.634877 3.634877 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 2.212138 0.000000 3.634877 ^ gpio_ib_mode_sel[6] (out) - 3.634877 data arrival time + 3 0.115170 0.826137 0.606399 2.606399 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.826142 0.000000 2.606399 ^ gpio_dm1[27] (out) + 2.606399 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12823,13 +12515,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.634877 data arrival time + -2.606399 data arrival time --------------------------------------------------------------------------------------------- - 4.115123 slack (MET) + 5.143601 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12838,10 +12530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 2.212789 1.634430 3.634430 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 2.212827 0.000000 3.634430 ^ gpio_oeb[1] (out) - 3.634430 data arrival time + 3 0.115170 0.826137 0.606301 2.606302 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.826142 0.000000 2.606302 ^ gpio_inp_dis[27] (out) + 2.606302 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12851,13 +12543,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.634430 data arrival time + -2.606302 data arrival time --------------------------------------------------------------------------------------------- - 4.115570 slack (MET) + 5.143699 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12866,10 +12558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 2.212119 1.634033 3.634033 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 2.212133 0.000000 3.634033 ^ gpio_oeb[6] (out) - 3.634033 data arrival time + 3 0.115170 0.826137 0.606114 2.606114 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.826141 0.000000 2.606114 ^ gpio_dm2[27] (out) + 2.606114 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12879,13 +12571,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.634033 data arrival time + -2.606114 data arrival time --------------------------------------------------------------------------------------------- - 4.115967 slack (MET) + 5.143887 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12894,10 +12586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.143336 1.027706 0.755326 2.755326 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 1.027710 0.000000 2.755326 ^ gpio_dm1[1] (out) - 2.755326 data arrival time + 3 0.115115 0.825818 0.605940 2.605940 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.825823 0.000000 2.605940 ^ gpio_inp_dis[28] (out) + 2.605940 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12907,13 +12599,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.755326 data arrival time + -2.605940 data arrival time --------------------------------------------------------------------------------------------- - 4.994674 slack (MET) + 5.144060 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12922,10 +12614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.143336 1.027706 0.755269 2.755269 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 1.027710 0.000000 2.755269 ^ gpio_dm0[1] (out) - 2.755269 data arrival time + 3 0.115115 0.825818 0.605597 2.605597 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.825822 0.000000 2.605597 ^ gpio_dm2[28] (out) + 2.605597 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12935,13 +12627,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.755269 data arrival time + -2.605597 data arrival time --------------------------------------------------------------------------------------------- - 4.994731 slack (MET) + 5.144403 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12950,10 +12642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.143336 1.027706 0.755015 2.755015 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 1.027709 0.000000 2.755015 ^ gpio_dm2[1] (out) - 2.755015 data arrival time + 3 0.113682 0.815588 0.599069 2.599069 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.815599 0.000000 2.599069 ^ gpio_dm1[24] (out) + 2.599069 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12963,13 +12655,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.755015 data arrival time + -2.599069 data arrival time --------------------------------------------------------------------------------------------- - 4.994985 slack (MET) + 5.150931 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12978,10 +12670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.143336 1.027706 0.754907 2.754907 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 1.027708 0.000000 2.754907 ^ gpio_out[1] (out) - 2.754907 data arrival time + 3 0.113682 0.815588 0.598297 2.598297 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.815593 0.000000 2.598297 ^ gpio_inp_dis[24] (out) + 2.598297 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12991,13 +12683,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.754907 data arrival time + -2.598297 data arrival time --------------------------------------------------------------------------------------------- - 4.995093 slack (MET) + 5.151703 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13006,10 +12698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.112113 0.804161 0.590137 2.590137 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.804165 0.000000 2.590137 ^ gpio_dm1[7] (out) - 2.590137 data arrival time + 3 0.113682 0.815588 0.598214 2.598214 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.815593 0.000000 2.598214 ^ gpio_dm2[24] (out) + 2.598214 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13019,13 +12711,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.590137 data arrival time + -2.598214 data arrival time --------------------------------------------------------------------------------------------- - 5.159863 slack (MET) + 5.151786 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13034,10 +12726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.112113 0.804161 0.590035 2.590035 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.804164 0.000000 2.590035 ^ gpio_inp_dis[7] (out) - 2.590035 data arrival time + 3 0.113414 0.813567 0.597128 2.597128 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.813572 0.000000 2.597128 ^ gpio_dm1[33] (out) + 2.597128 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13047,13 +12739,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.590035 data arrival time + -2.597128 data arrival time --------------------------------------------------------------------------------------------- - 5.159965 slack (MET) + 5.152872 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13062,10 +12754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.112113 0.804161 0.589845 2.589845 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.804163 0.000000 2.589845 ^ gpio_dm2[7] (out) - 2.589845 data arrival time + 3 0.113414 0.813567 0.597032 2.597032 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.813572 0.000000 2.597032 ^ gpio_inp_dis[33] (out) + 2.597032 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13075,13 +12767,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.589845 data arrival time + -2.597032 data arrival time --------------------------------------------------------------------------------------------- - 5.160155 slack (MET) + 5.152968 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13090,10 +12782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110418 0.792031 0.581176 2.581176 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.792034 0.000000 2.581176 ^ gpio_dm1[3] (out) - 2.581176 data arrival time + 3 0.113414 0.813567 0.596822 2.596822 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.813570 0.000000 2.596822 ^ gpio_dm2[33] (out) + 2.596822 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13103,13 +12795,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.581176 data arrival time + -2.596822 data arrival time --------------------------------------------------------------------------------------------- - 5.168824 slack (MET) + 5.153178 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13118,10 +12810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110418 0.792031 0.581080 2.581080 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.792033 0.000000 2.581080 ^ gpio_inp_dis[3] (out) - 2.581080 data arrival time + 3 0.113291 0.812694 0.596468 2.596468 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.812699 0.000000 2.596468 ^ gpio_dm1[26] (out) + 2.596468 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13131,13 +12823,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.581080 data arrival time + -2.596468 data arrival time --------------------------------------------------------------------------------------------- - 5.168920 slack (MET) + 5.153532 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13146,10 +12838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110418 0.792031 0.580893 2.580893 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.792033 0.000000 2.580893 ^ gpio_dm2[3] (out) - 2.580893 data arrival time + 3 0.113291 0.812694 0.596376 2.596376 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.812699 0.000000 2.596376 ^ gpio_inp_dis[26] (out) + 2.596376 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13159,13 +12851,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.580893 data arrival time + -2.596376 data arrival time --------------------------------------------------------------------------------------------- - 5.169107 slack (MET) + 5.153625 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13174,10 +12866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110326 0.791368 0.580684 2.580684 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.791371 0.000000 2.580684 ^ gpio_dm1[8] (out) - 2.580684 data arrival time + 3 0.113291 0.812694 0.596190 2.596190 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.812698 0.000000 2.596190 ^ gpio_dm2[26] (out) + 2.596190 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13187,13 +12879,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.580684 data arrival time + -2.596190 data arrival time --------------------------------------------------------------------------------------------- - 5.169316 slack (MET) + 5.153810 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13202,10 +12894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110326 0.791368 0.580590 2.580590 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.791370 0.000000 2.580590 ^ gpio_inp_dis[8] (out) - 2.580590 data arrival time + 3 0.112943 0.810597 0.595556 2.595556 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.810623 0.000000 2.595556 ^ gpio_dm1[25] (out) + 2.595556 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13215,13 +12907,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.580590 data arrival time + -2.595556 data arrival time --------------------------------------------------------------------------------------------- - 5.169410 slack (MET) + 5.154444 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13230,10 +12922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110326 0.791368 0.580402 2.580402 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.791370 0.000000 2.580402 ^ gpio_dm2[8] (out) - 2.580402 data arrival time + 3 0.112934 0.810429 0.595534 2.595534 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.810451 0.000000 2.595534 ^ gpio_dm1[34] (out) + 2.595534 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13243,13 +12935,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.580402 data arrival time + -2.595534 data arrival time --------------------------------------------------------------------------------------------- - 5.169597 slack (MET) + 5.154466 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13258,10 +12950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110244 0.790774 0.580245 2.580245 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.790777 0.000000 2.580245 ^ gpio_dm1[11] (out) - 2.580245 data arrival time + 3 0.112943 0.810597 0.595185 2.595185 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.810618 0.000000 2.595185 ^ gpio_inp_dis[25] (out) + 2.595185 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13271,13 +12963,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.580245 data arrival time + -2.595185 data arrival time --------------------------------------------------------------------------------------------- - 5.169755 slack (MET) + 5.154815 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13286,10 +12978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110244 0.790774 0.580149 2.580149 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.790777 0.000000 2.580149 ^ gpio_inp_dis[11] (out) - 2.580149 data arrival time + 3 0.112934 0.810429 0.595170 2.595170 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.810446 0.000000 2.595170 ^ gpio_inp_dis[34] (out) + 2.595170 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13299,13 +12991,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.580149 data arrival time + -2.595170 data arrival time --------------------------------------------------------------------------------------------- - 5.169851 slack (MET) + 5.154830 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13314,10 +13006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110244 0.790774 0.579961 2.579962 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.790776 0.000000 2.579962 ^ gpio_dm2[11] (out) - 2.579962 data arrival time + 3 0.112943 0.810597 0.594000 2.594000 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.810607 0.000000 2.594000 ^ gpio_dm2[25] (out) + 2.594000 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13327,13 +13019,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.579962 data arrival time + -2.594000 data arrival time --------------------------------------------------------------------------------------------- - 5.170039 slack (MET) + 5.155999 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13342,10 +13034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110170 0.790262 0.579877 2.579877 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.790265 0.000000 2.579877 ^ gpio_dm1[2] (out) - 2.579877 data arrival time + 3 0.112934 0.810429 0.593605 2.593606 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.810434 0.000000 2.593606 ^ gpio_dm2[34] (out) + 2.593606 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13355,13 +13047,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.579877 data arrival time + -2.593606 data arrival time --------------------------------------------------------------------------------------------- - 5.170123 slack (MET) + 5.156394 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13370,10 +13062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110170 0.790262 0.579781 2.579781 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.790265 0.000000 2.579781 ^ gpio_inp_dis[2] (out) - 2.579781 data arrival time + 3 0.112113 0.804161 0.590137 2.590137 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.804165 0.000000 2.590137 ^ gpio_dm1[7] (out) + 2.590137 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13383,13 +13075,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.579781 data arrival time + -2.590137 data arrival time --------------------------------------------------------------------------------------------- - 5.170219 slack (MET) + 5.159863 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13398,10 +13090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110170 0.790262 0.579596 2.579596 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.790264 0.000000 2.579596 ^ gpio_dm2[2] (out) - 2.579596 data arrival time + 3 0.112113 0.804161 0.590035 2.590035 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.804164 0.000000 2.590035 ^ gpio_inp_dis[7] (out) + 2.590035 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13411,13 +13103,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.579596 data arrival time + -2.590035 data arrival time --------------------------------------------------------------------------------------------- - 5.170405 slack (MET) + 5.159965 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13426,10 +13118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110043 0.789345 0.579195 2.579195 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.789348 0.000000 2.579195 ^ gpio_dm1[4] (out) - 2.579195 data arrival time + 3 0.112113 0.804161 0.589845 2.589845 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.804163 0.000000 2.589845 ^ gpio_dm2[7] (out) + 2.589845 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13439,13 +13131,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.579195 data arrival time + -2.589845 data arrival time --------------------------------------------------------------------------------------------- - 5.170805 slack (MET) + 5.160155 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13454,10 +13146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110043 0.789345 0.579099 2.579099 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.789347 0.000000 2.579099 ^ gpio_inp_dis[4] (out) - 2.579099 data arrival time + 3 0.111769 0.802083 0.589409 2.589409 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.802106 0.000000 2.589409 ^ gpio_dm1[32] (out) + 2.589409 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13467,13 +13159,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.579099 data arrival time + -2.589409 data arrival time --------------------------------------------------------------------------------------------- - 5.170901 slack (MET) + 5.160591 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13482,10 +13174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110043 0.789345 0.578912 2.578912 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.789347 0.000000 2.578912 ^ gpio_dm2[4] (out) - 2.578912 data arrival time + 3 0.111769 0.802083 0.588900 2.588900 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.802100 0.000000 2.588900 ^ gpio_inp_dis[32] (out) + 2.588900 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13495,13 +13187,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.578912 data arrival time + -2.588900 data arrival time --------------------------------------------------------------------------------------------- - 5.171088 slack (MET) + 5.161100 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13510,10 +13202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109577 0.786533 0.577866 2.577867 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.786562 0.000000 2.577867 ^ gpio_dm1[10] (out) - 2.577867 data arrival time + 3 0.111645 0.800896 0.587752 2.587752 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.800901 0.000000 2.587752 ^ gpio_dm1[30] (out) + 2.587752 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13523,13 +13215,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.577867 data arrival time + -2.587752 data arrival time --------------------------------------------------------------------------------------------- - 5.172133 slack (MET) + 5.162248 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13538,10 +13230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109577 0.786533 0.577508 2.577507 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.786557 0.000000 2.577507 ^ gpio_inp_dis[10] (out) - 2.577507 data arrival time + 3 0.111645 0.800896 0.587670 2.587670 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.800901 0.000000 2.587670 ^ gpio_inp_dis[30] (out) + 2.587670 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13551,13 +13243,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.577507 data arrival time + -2.587670 data arrival time --------------------------------------------------------------------------------------------- - 5.172493 slack (MET) + 5.162330 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13566,10 +13258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109597 0.786321 0.577379 2.577379 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.786331 0.000000 2.577379 ^ gpio_dm1[5] (out) - 2.577379 data arrival time + 3 0.111469 0.799774 0.587546 2.587547 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.799788 0.000000 2.587547 ^ gpio_dm1[2] (out) + 2.587547 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13579,13 +13271,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.577379 data arrival time + -2.587547 data arrival time --------------------------------------------------------------------------------------------- - 5.172621 slack (MET) + 5.162454 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13594,10 +13286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109597 0.786321 0.576910 2.576910 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.786328 0.000000 2.576910 ^ gpio_inp_dis[5] (out) - 2.576910 data arrival time + 3 0.111769 0.802083 0.587486 2.587486 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.802089 0.000000 2.587486 ^ gpio_dm2[32] (out) + 2.587486 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13607,13 +13299,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.576910 data arrival time + -2.587486 data arrival time --------------------------------------------------------------------------------------------- - 5.173090 slack (MET) + 5.162514 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13622,10 +13314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109569 0.785931 0.576668 2.576668 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.785933 0.000000 2.576668 ^ gpio_dm1[12] (out) - 2.576668 data arrival time + 3 0.111645 0.800896 0.587449 2.587449 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.800900 0.000000 2.587449 ^ gpio_dm2[30] (out) + 2.587449 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13635,13 +13327,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.576668 data arrival time + -2.587449 data arrival time --------------------------------------------------------------------------------------------- - 5.173332 slack (MET) + 5.162551 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13650,10 +13342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109569 0.785931 0.576572 2.576572 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.785933 0.000000 2.576572 ^ gpio_inp_dis[12] (out) - 2.576572 data arrival time + 3 0.111469 0.799774 0.586827 2.586827 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.799782 0.000000 2.586827 ^ gpio_inp_dis[2] (out) + 2.586827 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13663,13 +13355,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.576572 data arrival time + -2.586827 data arrival time --------------------------------------------------------------------------------------------- - 5.173428 slack (MET) + 5.163173 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13678,10 +13370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109569 0.785931 0.576385 2.576385 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.785932 0.000000 2.576385 ^ gpio_dm2[12] (out) - 2.576385 data arrival time + 3 0.111469 0.799774 0.586089 2.586089 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.799778 0.000000 2.586089 ^ gpio_dm2[2] (out) + 2.586089 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13691,13 +13383,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.576385 data arrival time + -2.586089 data arrival time --------------------------------------------------------------------------------------------- - 5.173615 slack (MET) + 5.163911 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13706,10 +13398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109597 0.786321 0.576329 2.576329 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.786325 0.000000 2.576329 ^ gpio_dm2[5] (out) - 2.576329 data arrival time + 3 0.111156 0.797409 0.585423 2.585423 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.797416 0.000000 2.585423 ^ gpio_dm1[31] (out) + 2.585423 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13719,13 +13411,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.576329 data arrival time + -2.585423 data arrival time --------------------------------------------------------------------------------------------- - 5.173671 slack (MET) + 5.164577 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13734,10 +13426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109577 0.786533 0.575972 2.575972 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.786542 0.000000 2.575972 ^ gpio_dm2[10] (out) - 2.575972 data arrival time + 3 0.111156 0.797409 0.584953 2.584953 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.797413 0.000000 2.584953 ^ gpio_inp_dis[31] (out) + 2.584953 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13747,13 +13439,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.575972 data arrival time + -2.584953 data arrival time --------------------------------------------------------------------------------------------- - 5.174027 slack (MET) + 5.165047 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13762,10 +13454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109391 0.784673 0.575742 2.575742 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.784676 0.000000 2.575742 ^ gpio_dm1[6] (out) - 2.575742 data arrival time + 3 0.111156 0.797409 0.584769 2.584769 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.797413 0.000000 2.584769 ^ gpio_dm2[31] (out) + 2.584769 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13775,13 +13467,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.575742 data arrival time + -2.584769 data arrival time --------------------------------------------------------------------------------------------- - 5.174258 slack (MET) + 5.165231 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13790,10 +13482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109391 0.784673 0.575650 2.575650 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.784676 0.000000 2.575650 ^ gpio_inp_dis[6] (out) - 2.575650 data arrival time + 3 0.110418 0.792031 0.581176 2.581176 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.792034 0.000000 2.581176 ^ gpio_dm1[3] (out) + 2.581176 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13803,13 +13495,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.575650 data arrival time + -2.581176 data arrival time --------------------------------------------------------------------------------------------- - 5.174350 slack (MET) + 5.168824 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13818,10 +13510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109391 0.784673 0.575465 2.575465 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.784675 0.000000 2.575465 ^ gpio_dm2[6] (out) - 2.575465 data arrival time + 3 0.110418 0.792031 0.581080 2.581080 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.792033 0.000000 2.581080 ^ gpio_inp_dis[3] (out) + 2.581080 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13831,13 +13523,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.575465 data arrival time + -2.581080 data arrival time --------------------------------------------------------------------------------------------- - 5.174535 slack (MET) + 5.168920 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13846,10 +13538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108889 0.781380 0.574060 2.574060 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.781398 0.000000 2.574060 ^ gpio_dm1[9] (out) - 2.574060 data arrival time + 3 0.110418 0.792031 0.580893 2.580893 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.792033 0.000000 2.580893 ^ gpio_dm2[3] (out) + 2.580893 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13859,13 +13551,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.574060 data arrival time + -2.580893 data arrival time --------------------------------------------------------------------------------------------- - 5.175940 slack (MET) + 5.169107 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13874,10 +13566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108889 0.781380 0.573566 2.573566 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.781393 0.000000 2.573566 ^ gpio_inp_dis[9] (out) - 2.573566 data arrival time + 3 0.110326 0.791368 0.580684 2.580684 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.791371 0.000000 2.580684 ^ gpio_dm1[8] (out) + 2.580684 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13887,13 +13579,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.573566 data arrival time + -2.580684 data arrival time --------------------------------------------------------------------------------------------- - 5.176434 slack (MET) + 5.169316 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13902,10 +13594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108889 0.781380 0.572167 2.572167 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.781383 0.000000 2.572167 ^ gpio_dm2[9] (out) - 2.572167 data arrival time + 3 0.110326 0.791368 0.580590 2.580590 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.791370 0.000000 2.580590 ^ gpio_inp_dis[8] (out) + 2.580590 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13915,13 +13607,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.572167 data arrival time + -2.580590 data arrival time --------------------------------------------------------------------------------------------- - 5.177833 slack (MET) + 5.169410 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13930,10 +13622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077970 0.559715 0.409574 2.409574 ^ gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.559718 0.000000 2.409574 ^ gpio_inp_dis[15] (out) - 2.409574 data arrival time + 3 0.110326 0.791368 0.580402 2.580402 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.791370 0.000000 2.580402 ^ gpio_dm2[8] (out) + 2.580402 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13943,13 +13635,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.409574 data arrival time + -2.580402 data arrival time --------------------------------------------------------------------------------------------- - 5.340425 slack (MET) + 5.169597 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13958,10 +13650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077970 0.559715 0.409337 2.409337 ^ gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.559717 0.000000 2.409337 ^ gpio_oeb[15] (out) - 2.409337 data arrival time + 3 0.110043 0.789345 0.579195 2.579195 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.789348 0.000000 2.579195 ^ gpio_dm1[4] (out) + 2.579195 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13971,13 +13663,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.409337 data arrival time + -2.579195 data arrival time --------------------------------------------------------------------------------------------- - 5.340663 slack (MET) + 5.170805 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13986,10 +13678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077907 0.559262 0.409237 2.409237 ^ gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.559265 0.000000 2.409237 ^ gpio_inp_dis[19] (out) - 2.409237 data arrival time + 3 0.110043 0.789345 0.579099 2.579099 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.789347 0.000000 2.579099 ^ gpio_inp_dis[4] (out) + 2.579099 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13999,13 +13691,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.409237 data arrival time + -2.579099 data arrival time --------------------------------------------------------------------------------------------- - 5.340763 slack (MET) + 5.170901 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14014,10 +13706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077907 0.559262 0.409006 2.409006 ^ gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.559264 0.000000 2.409006 ^ gpio_oeb[19] (out) - 2.409006 data arrival time + 3 0.110043 0.789345 0.578912 2.578912 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.789347 0.000000 2.578912 ^ gpio_dm2[4] (out) + 2.578912 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14027,13 +13719,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.409006 data arrival time + -2.578912 data arrival time --------------------------------------------------------------------------------------------- - 5.340994 slack (MET) + 5.171088 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14042,10 +13734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077653 0.557437 0.407893 2.407893 ^ gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.557440 0.000000 2.407893 ^ gpio_inp_dis[21] (out) - 2.407893 data arrival time + 3 0.109597 0.786321 0.577379 2.577379 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.786331 0.000000 2.577379 ^ gpio_dm1[5] (out) + 2.577379 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14055,13 +13747,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.407893 data arrival time + -2.577379 data arrival time --------------------------------------------------------------------------------------------- - 5.342107 slack (MET) - + 5.172621 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) + +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14070,10 +13762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077574 0.556962 0.407752 2.407752 ^ gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.556968 0.000000 2.407752 ^ gpio_inp_dis[20] (out) - 2.407752 data arrival time + 3 0.109658 0.786572 0.577141 2.577141 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.786574 0.000000 2.577141 ^ gpio_dm1[12] (out) + 2.577141 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14083,13 +13775,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.407752 data arrival time + -2.577141 data arrival time --------------------------------------------------------------------------------------------- - 5.342248 slack (MET) + 5.172860 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14098,10 +13790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077653 0.557437 0.407637 2.407637 ^ gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.557439 0.000000 2.407637 ^ gpio_oeb[21] (out) - 2.407637 data arrival time + 3 0.109658 0.786572 0.577045 2.577045 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.786574 0.000000 2.577045 ^ gpio_inp_dis[12] (out) + 2.577045 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14111,13 +13803,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.407637 data arrival time + -2.577045 data arrival time --------------------------------------------------------------------------------------------- - 5.342363 slack (MET) + 5.172956 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14126,10 +13818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077574 0.556962 0.407100 2.407100 ^ gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.556964 0.000000 2.407100 ^ gpio_oeb[20] (out) - 2.407100 data arrival time + 3 0.109597 0.786321 0.576910 2.576910 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.786328 0.000000 2.576910 ^ gpio_inp_dis[5] (out) + 2.576910 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14139,13 +13831,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.407100 data arrival time + -2.576910 data arrival time --------------------------------------------------------------------------------------------- - 5.342900 slack (MET) + 5.173090 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14154,10 +13846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077397 0.555610 0.406536 2.406536 ^ gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.555612 0.000000 2.406536 ^ gpio_inp_dis[22] (out) - 2.406536 data arrival time + 3 0.109658 0.786572 0.576858 2.576858 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.786573 0.000000 2.576858 ^ gpio_dm2[12] (out) + 2.576858 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14167,13 +13859,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.406536 data arrival time + -2.576858 data arrival time --------------------------------------------------------------------------------------------- - 5.343463 slack (MET) + 5.173142 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14182,10 +13874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077397 0.555610 0.406301 2.406301 ^ gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.555611 0.000000 2.406301 ^ gpio_oeb[22] (out) - 2.406301 data arrival time + 3 0.109360 0.784983 0.576718 2.576719 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.785012 0.000000 2.576719 ^ gpio_dm1[10] (out) + 2.576719 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14195,13 +13887,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.406301 data arrival time + -2.576719 data arrival time --------------------------------------------------------------------------------------------- - 5.343699 slack (MET) + 5.173282 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14210,10 +13902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076434 0.548804 0.401728 2.401728 ^ gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.548811 0.000000 2.401728 ^ gpio_inp_dis[23] (out) - 2.401728 data arrival time + 3 0.109360 0.784983 0.576360 2.576360 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.785007 0.000000 2.576360 ^ gpio_inp_dis[10] (out) + 2.576360 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14223,13 +13915,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.401728 data arrival time + -2.576360 data arrival time --------------------------------------------------------------------------------------------- - 5.348272 slack (MET) + 5.173640 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14238,10 +13930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076475 0.548985 0.401648 2.401648 ^ gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.548988 0.000000 2.401648 ^ gpio_inp_dis[27] (out) - 2.401648 data arrival time + 3 0.109597 0.786321 0.576329 2.576329 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.786325 0.000000 2.576329 ^ gpio_dm2[5] (out) + 2.576329 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14251,13 +13943,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.401648 data arrival time + -2.576329 data arrival time --------------------------------------------------------------------------------------------- - 5.348352 slack (MET) + 5.173671 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14266,10 +13958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076475 0.548985 0.401397 2.401397 ^ gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.548986 0.000000 2.401397 ^ gpio_oeb[27] (out) - 2.401397 data arrival time + 3 0.109391 0.784673 0.575742 2.575742 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.784676 0.000000 2.575742 ^ gpio_dm1[6] (out) + 2.575742 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14279,13 +13971,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.401397 data arrival time + -2.575742 data arrival time --------------------------------------------------------------------------------------------- - 5.348603 slack (MET) + 5.174258 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14294,10 +13986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076424 0.548616 0.401381 2.401381 ^ gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.548618 0.000000 2.401381 ^ gpio_inp_dis[37] (out) - 2.401381 data arrival time + 3 0.109391 0.784673 0.575650 2.575650 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.784676 0.000000 2.575650 ^ gpio_inp_dis[6] (out) + 2.575650 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14307,13 +13999,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.401381 data arrival time + -2.575650 data arrival time --------------------------------------------------------------------------------------------- - 5.348619 slack (MET) + 5.174350 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14322,10 +14014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076424 0.548616 0.401110 2.401110 ^ gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.548617 0.000000 2.401110 ^ gpio_oeb[37] (out) - 2.401110 data arrival time + 3 0.109391 0.784673 0.575465 2.575465 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.784675 0.000000 2.575465 ^ gpio_dm2[6] (out) + 2.575465 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14335,13 +14027,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.401110 data arrival time + -2.575465 data arrival time --------------------------------------------------------------------------------------------- - 5.348889 slack (MET) + 5.174535 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14350,10 +14042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076434 0.548804 0.401074 2.401074 ^ gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.548807 0.000000 2.401074 ^ gpio_oeb[23] (out) - 2.401074 data arrival time + 3 0.109360 0.784983 0.574824 2.574824 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.784992 0.000000 2.574824 ^ gpio_dm2[10] (out) + 2.574824 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14363,13 +14055,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.401074 data arrival time + -2.574824 data arrival time --------------------------------------------------------------------------------------------- - 5.348927 slack (MET) + 5.175176 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14378,10 +14070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076060 0.546430 0.399998 2.399998 ^ gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.546450 0.000000 2.399998 ^ gpio_inp_dis[36] (out) - 2.399998 data arrival time + 3 0.108889 0.781380 0.574060 2.574060 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.781398 0.000000 2.574060 ^ gpio_dm1[9] (out) + 2.574060 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14391,13 +14083,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.399998 data arrival time + -2.574060 data arrival time --------------------------------------------------------------------------------------------- - 5.350002 slack (MET) + 5.175940 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14406,10 +14098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076060 0.546430 0.399485 2.399485 ^ gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.546443 0.000000 2.399485 ^ gpio_oeb[36] (out) - 2.399485 data arrival time + 3 0.109004 0.781885 0.573680 2.573680 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.781888 0.000000 2.573680 ^ gpio_dm1[11] (out) + 2.573680 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14419,13 +14111,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.399485 data arrival time + -2.573680 data arrival time --------------------------------------------------------------------------------------------- - 5.350515 slack (MET) + 5.176320 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14434,10 +14126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076043 0.545894 0.399362 2.399362 ^ gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.545896 0.000000 2.399362 ^ gpio_inp_dis[25] (out) - 2.399362 data arrival time + 3 0.109004 0.781885 0.573588 2.573588 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.781888 0.000000 2.573588 ^ gpio_inp_dis[11] (out) + 2.573588 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14447,13 +14139,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.399362 data arrival time + -2.573588 data arrival time --------------------------------------------------------------------------------------------- - 5.350638 slack (MET) + 5.176412 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14462,10 +14154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076043 0.545894 0.399127 2.399127 ^ gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.545895 0.000000 2.399127 ^ gpio_oeb[25] (out) - 2.399127 data arrival time + 3 0.108889 0.781380 0.573566 2.573566 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.781393 0.000000 2.573566 ^ gpio_inp_dis[9] (out) + 2.573566 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14475,13 +14167,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.399127 data arrival time + -2.573566 data arrival time --------------------------------------------------------------------------------------------- - 5.350873 slack (MET) + 5.176434 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14490,10 +14182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075862 0.544664 0.398588 2.398588 ^ gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.544668 0.000000 2.398588 ^ gpio_inp_dis[30] (out) - 2.398588 data arrival time + 3 0.109004 0.781885 0.573402 2.573402 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.781887 0.000000 2.573402 ^ gpio_dm2[11] (out) + 2.573402 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14503,13 +14195,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.398588 data arrival time + -2.573402 data arrival time --------------------------------------------------------------------------------------------- - 5.351412 slack (MET) + 5.176598 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14518,10 +14210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075860 0.544589 0.398393 2.398393 ^ gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.544591 0.000000 2.398393 ^ gpio_inp_dis[32] (out) - 2.398393 data arrival time + 3 0.108889 0.781380 0.572167 2.572167 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.781383 0.000000 2.572167 ^ gpio_dm2[9] (out) + 2.572167 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14531,13 +14223,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.398393 data arrival time + -2.572167 data arrival time --------------------------------------------------------------------------------------------- - 5.351607 slack (MET) + 5.177833 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14546,10 +14238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075860 0.544589 0.398160 2.398160 ^ gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.544590 0.000000 2.398160 ^ gpio_oeb[32] (out) - 2.398160 data arrival time + 2 0.077970 0.559715 0.409574 2.409574 ^ gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.559718 0.000000 2.409574 ^ gpio_inp_dis[15] (out) + 2.409574 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14559,13 +14251,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.398160 data arrival time + -2.409574 data arrival time --------------------------------------------------------------------------------------------- - 5.351840 slack (MET) + 5.340425 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14574,10 +14266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075862 0.544664 0.398080 2.398080 ^ gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.544665 0.000000 2.398080 ^ gpio_oeb[30] (out) - 2.398080 data arrival time + 2 0.077970 0.559715 0.409337 2.409337 ^ gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.559717 0.000000 2.409337 ^ gpio_oeb[15] (out) + 2.409337 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14587,13 +14279,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.398080 data arrival time + -2.409337 data arrival time --------------------------------------------------------------------------------------------- - 5.351921 slack (MET) + 5.340663 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14602,10 +14294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075767 0.543922 0.397900 2.397900 ^ gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.543924 0.000000 2.397900 ^ gpio_inp_dis[35] (out) - 2.397900 data arrival time + 2 0.077907 0.559262 0.409237 2.409237 ^ gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.559265 0.000000 2.409237 ^ gpio_inp_dis[19] (out) + 2.409237 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14615,13 +14307,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.397900 data arrival time + -2.409237 data arrival time --------------------------------------------------------------------------------------------- - 5.352100 slack (MET) + 5.340763 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14630,10 +14322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075681 0.543395 0.397705 2.397705 ^ gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.543401 0.000000 2.397705 ^ gpio_inp_dis[18] (out) - 2.397705 data arrival time + 2 0.077907 0.559262 0.409006 2.409006 ^ gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.559264 0.000000 2.409006 ^ gpio_oeb[19] (out) + 2.409006 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14643,13 +14335,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.397705 data arrival time + -2.409006 data arrival time --------------------------------------------------------------------------------------------- - 5.352295 slack (MET) + 5.340994 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14658,10 +14350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075767 0.543922 0.397655 2.397655 ^ gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.543923 0.000000 2.397655 ^ gpio_oeb[35] (out) - 2.397655 data arrival time + 2 0.077653 0.557437 0.407893 2.407893 ^ gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.557440 0.000000 2.407893 ^ gpio_inp_dis[21] (out) + 2.407893 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14671,13 +14363,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.397655 data arrival time + -2.407893 data arrival time --------------------------------------------------------------------------------------------- - 5.352345 slack (MET) + 5.342107 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14686,10 +14378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075681 0.543395 0.397077 2.397077 ^ gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.543397 0.000000 2.397077 ^ gpio_oeb[18] (out) - 2.397077 data arrival time + 2 0.077574 0.556962 0.407752 2.407752 ^ gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.556968 0.000000 2.407752 ^ gpio_inp_dis[20] (out) + 2.407752 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14699,13 +14391,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.397077 data arrival time + -2.407752 data arrival time --------------------------------------------------------------------------------------------- - 5.352923 slack (MET) + 5.342248 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14714,10 +14406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075523 0.542152 0.396587 2.396587 ^ gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.542154 0.000000 2.396587 ^ gpio_inp_dis[31] (out) - 2.396587 data arrival time + 2 0.077653 0.557437 0.407637 2.407637 ^ gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.557439 0.000000 2.407637 ^ gpio_oeb[21] (out) + 2.407637 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14727,13 +14419,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.396587 data arrival time + -2.407637 data arrival time --------------------------------------------------------------------------------------------- - 5.353414 slack (MET) + 5.342363 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14742,10 +14434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075523 0.542152 0.396353 2.396353 ^ gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.542153 0.000000 2.396353 ^ gpio_oeb[31] (out) - 2.396353 data arrival time + 2 0.077574 0.556962 0.407100 2.407100 ^ gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.556964 0.000000 2.407100 ^ gpio_oeb[20] (out) + 2.407100 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14755,13 +14447,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.396353 data arrival time + -2.407100 data arrival time --------------------------------------------------------------------------------------------- - 5.353647 slack (MET) + 5.342900 slack (MET) -Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14770,10 +14462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075256 0.540336 0.395427 2.395427 ^ gpio_loopback_one[17] (in) - gpio_loopback_one[17] (net) - 0.540341 0.000000 2.395427 ^ gpio_inp_dis[17] (out) - 2.395427 data arrival time + 2 0.077397 0.555610 0.406536 2.406536 ^ gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.555612 0.000000 2.406536 ^ gpio_inp_dis[22] (out) + 2.406536 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14783,13 +14475,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.395427 data arrival time + -2.406536 data arrival time --------------------------------------------------------------------------------------------- - 5.354573 slack (MET) + 5.343463 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14798,10 +14490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075291 0.540510 0.395378 2.395378 ^ gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.540513 0.000000 2.395378 ^ gpio_inp_dis[34] (out) - 2.395378 data arrival time + 2 0.077397 0.555610 0.406301 2.406301 ^ gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.555611 0.000000 2.406301 ^ gpio_oeb[22] (out) + 2.406301 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14811,13 +14503,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.395378 data arrival time + -2.406301 data arrival time --------------------------------------------------------------------------------------------- - 5.354622 slack (MET) + 5.343699 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14826,10 +14518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075274 0.540433 0.395275 2.395275 ^ gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.540436 0.000000 2.395275 ^ gpio_oeb[33] (out) - 2.395275 data arrival time + 2 0.076434 0.548804 0.401728 2.401728 ^ gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.548811 0.000000 2.401728 ^ gpio_inp_dis[23] (out) + 2.401728 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14839,13 +14531,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.395275 data arrival time + -2.401728 data arrival time --------------------------------------------------------------------------------------------- - 5.354725 slack (MET) + 5.348272 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14854,10 +14546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075215 0.540016 0.395231 2.395231 ^ gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.540021 0.000000 2.395231 ^ gpio_inp_dis[26] (out) - 2.395231 data arrival time + 2 0.076424 0.548616 0.401381 2.401381 ^ gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.548618 0.000000 2.401381 ^ gpio_inp_dis[37] (out) + 2.401381 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14867,13 +14559,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.395231 data arrival time + -2.401381 data arrival time --------------------------------------------------------------------------------------------- - 5.354768 slack (MET) + 5.348619 slack (MET) -Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14882,10 +14574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075255 0.540268 0.395216 2.395216 ^ gpio_loopback_one[16] (in) - gpio_loopback_one[16] (net) - 0.540271 0.000000 2.395216 ^ gpio_inp_dis[16] (out) - 2.395216 data arrival time + 2 0.076424 0.548616 0.401110 2.401110 ^ gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.548617 0.000000 2.401110 ^ gpio_oeb[37] (out) + 2.401110 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14895,13 +14587,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.395216 data arrival time + -2.401110 data arrival time --------------------------------------------------------------------------------------------- - 5.354784 slack (MET) + 5.348889 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14910,10 +14602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075274 0.540433 0.395184 2.395184 ^ gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.540435 0.000000 2.395184 ^ gpio_inp_dis[33] (out) - 2.395184 data arrival time + 2 0.076434 0.548804 0.401074 2.401074 ^ gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.548807 0.000000 2.401074 ^ gpio_oeb[23] (out) + 2.401074 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14923,13 +14615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.395184 data arrival time + -2.401074 data arrival time --------------------------------------------------------------------------------------------- - 5.354816 slack (MET) + 5.348927 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14938,10 +14630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075291 0.540510 0.395143 2.395143 ^ gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.540512 0.000000 2.395143 ^ gpio_oeb[34] (out) - 2.395143 data arrival time + 2 0.076250 0.547381 0.400456 2.400456 ^ gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.547383 0.000000 2.400456 ^ gpio_inp_dis[35] (out) + 2.400456 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14951,13 +14643,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.395143 data arrival time + -2.400456 data arrival time --------------------------------------------------------------------------------------------- - 5.354857 slack (MET) + 5.349544 slack (MET) -Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14966,10 +14658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075255 0.540268 0.394939 2.394938 ^ gpio_loopback_one[16] (in) - gpio_loopback_one[16] (net) - 0.540270 0.000000 2.394938 ^ gpio_oeb[16] (out) - 2.394938 data arrival time + 2 0.076250 0.547381 0.400211 2.400211 ^ gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.547382 0.000000 2.400211 ^ gpio_oeb[35] (out) + 2.400211 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14979,13 +14671,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.394938 data arrival time + -2.400211 data arrival time --------------------------------------------------------------------------------------------- - 5.355062 slack (MET) + 5.349788 slack (MET) -Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14994,10 +14686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075256 0.540336 0.394833 2.394833 ^ gpio_loopback_one[17] (in) - gpio_loopback_one[17] (net) - 0.540338 0.000000 2.394833 ^ gpio_oeb[17] (out) - 2.394833 data arrival time + 2 0.076060 0.546430 0.399998 2.399998 ^ gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.546450 0.000000 2.399998 ^ gpio_inp_dis[36] (out) + 2.399998 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15007,13 +14699,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.394833 data arrival time + -2.399998 data arrival time --------------------------------------------------------------------------------------------- - 5.355167 slack (MET) + 5.350002 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15022,10 +14714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075039 0.538971 0.394827 2.394827 ^ gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.538988 0.000000 2.394827 ^ gpio_inp_dis[29] (out) - 2.394827 data arrival time + 2 0.076060 0.546430 0.399485 2.399485 ^ gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.546443 0.000000 2.399485 ^ gpio_oeb[36] (out) + 2.399485 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15035,13 +14727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.394827 data arrival time + -2.399485 data arrival time --------------------------------------------------------------------------------------------- - 5.355173 slack (MET) + 5.350515 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15050,10 +14742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075215 0.540016 0.394577 2.394577 ^ gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.540017 0.000000 2.394577 ^ gpio_oeb[26] (out) - 2.394577 data arrival time + 2 0.075681 0.543395 0.397705 2.397705 ^ gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.543401 0.000000 2.397705 ^ gpio_inp_dis[18] (out) + 2.397705 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15063,13 +14755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.394577 data arrival time + -2.397705 data arrival time --------------------------------------------------------------------------------------------- - 5.355423 slack (MET) + 5.352295 slack (MET) -Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15078,10 +14770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074931 0.538247 0.394149 2.394149 ^ gpio_loopback_one[0] (in) - gpio_loopback_one[0] (net) - 0.538263 0.000000 2.394149 ^ gpio_dm0[0] (out) - 2.394149 data arrival time + 2 0.075681 0.543395 0.397077 2.397077 ^ gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.543397 0.000000 2.397077 ^ gpio_oeb[18] (out) + 2.397077 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15091,13 +14783,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.394149 data arrival time + -2.397077 data arrival time --------------------------------------------------------------------------------------------- - 5.355851 slack (MET) + 5.352923 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15106,10 +14798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075039 0.538971 0.393510 2.393510 ^ gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.538975 0.000000 2.393510 ^ gpio_oeb[29] (out) - 2.393510 data arrival time + 2 0.075256 0.540336 0.395427 2.395427 ^ gpio_loopback_one[17] (in) + gpio_loopback_one[17] (net) + 0.540341 0.000000 2.395427 ^ gpio_inp_dis[17] (out) + 2.395427 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15119,13 +14811,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.393510 data arrival time + -2.395427 data arrival time --------------------------------------------------------------------------------------------- - 5.356491 slack (MET) + 5.354573 slack (MET) -Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15134,10 +14826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074931 0.538247 0.393131 2.393131 ^ gpio_loopback_one[0] (in) - gpio_loopback_one[0] (net) - 0.538253 0.000000 2.393131 ^ gpio_oeb[0] (out) - 2.393131 data arrival time + 2 0.075255 0.540268 0.395216 2.395216 ^ gpio_loopback_one[16] (in) + gpio_loopback_one[16] (net) + 0.540271 0.000000 2.395216 ^ gpio_inp_dis[16] (out) + 2.395216 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15147,13 +14839,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.393131 data arrival time + -2.395216 data arrival time --------------------------------------------------------------------------------------------- - 5.356869 slack (MET) + 5.354784 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15162,10 +14854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074777 0.536824 0.392651 2.392652 ^ gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.536826 0.000000 2.392652 ^ gpio_inp_dis[28] (out) - 2.392652 data arrival time + 2 0.075255 0.540268 0.394939 2.394938 ^ gpio_loopback_one[16] (in) + gpio_loopback_one[16] (net) + 0.540270 0.000000 2.394938 ^ gpio_oeb[16] (out) + 2.394938 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15175,13 +14867,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.392652 data arrival time + -2.394938 data arrival time --------------------------------------------------------------------------------------------- - 5.357348 slack (MET) + 5.355062 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15190,10 +14882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074777 0.536824 0.392417 2.392417 ^ gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.536825 0.000000 2.392417 ^ gpio_oeb[28] (out) - 2.392417 data arrival time + 2 0.075256 0.540336 0.394833 2.394833 ^ gpio_loopback_one[17] (in) + gpio_loopback_one[17] (net) + 0.540338 0.000000 2.394833 ^ gpio_oeb[17] (out) + 2.394833 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15203,13 +14895,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.392417 data arrival time + -2.394833 data arrival time --------------------------------------------------------------------------------------------- - 5.357583 slack (MET) + 5.355167 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15218,10 +14910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074558 0.535258 0.391496 2.391496 ^ gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.535260 0.000000 2.391496 ^ gpio_inp_dis[24] (out) - 2.391496 data arrival time + 2 0.074931 0.538247 0.394149 2.394149 ^ gpio_loopback_one[0] (in) + gpio_loopback_one[0] (net) + 0.538263 0.000000 2.394149 ^ gpio_dm0[0] (out) + 2.394149 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15231,13 +14923,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.391496 data arrival time + -2.394149 data arrival time --------------------------------------------------------------------------------------------- - 5.358504 slack (MET) + 5.355851 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15246,10 +14938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074558 0.535258 0.391267 2.391267 ^ gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.535259 0.000000 2.391267 ^ gpio_oeb[24] (out) - 2.391267 data arrival time + 2 0.074931 0.538247 0.393131 2.393131 ^ gpio_loopback_one[0] (in) + gpio_loopback_one[0] (net) + 0.538253 0.000000 2.393131 ^ gpio_oeb[0] (out) + 2.393131 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15259,9 +14951,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.391267 data arrival time + -2.393131 data arrival time --------------------------------------------------------------------------------------------- - 5.358733 slack (MET) + 5.356869 slack (MET) Startpoint: gpio_loopback_one[38] (input port clocked by __VIRTUAL_CLK__) diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ss_100C_1v60/min.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ss_100C_1v60/min.rpt index f7978dd..a981d08 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ss_100C_1v60/min.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ss_100C_1v60/min.rpt @@ -452,8 +452,8 @@ Fanout Cap Slew Delay Time Description 3.966394 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -462,10 +462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074558 0.318861 0.216621 2.216621 v gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.318864 0.000000 2.216621 v gpio_oeb[24] (out) - 2.216621 data arrival time + 2 0.074931 0.320760 0.217581 2.217581 v gpio_loopback_one[0] (in) + gpio_loopback_one[0] (net) + 0.320771 0.000000 2.217581 v gpio_oeb[0] (out) + 2.217581 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -475,13 +475,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.216621 data arrival time + -2.217581 data arrival time --------------------------------------------------------------------------------------------- - 3.966621 slack (MET) + 3.967581 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -490,10 +490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074558 0.318861 0.216828 2.216828 v gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.318865 0.000000 2.216828 v gpio_inp_dis[24] (out) - 2.216828 data arrival time + 2 0.074931 0.320760 0.218501 2.218501 v gpio_loopback_one[0] (in) + gpio_loopback_one[0] (net) + 0.320789 0.000000 2.218501 v gpio_dm0[0] (out) + 2.218501 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -503,13 +503,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.216828 data arrival time + -2.218501 data arrival time --------------------------------------------------------------------------------------------- - 3.966828 slack (MET) + 3.968501 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -518,10 +518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074777 0.319757 0.217244 2.217244 v gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.319760 0.000000 2.217244 v gpio_oeb[28] (out) - 2.217244 data arrival time + 2 0.075256 0.321825 0.218513 2.218513 v gpio_loopback_one[17] (in) + gpio_loopback_one[17] (net) + 0.321828 0.000000 2.218513 v gpio_oeb[17] (out) + 2.218513 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -531,13 +531,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.217244 data arrival time + -2.218513 data arrival time --------------------------------------------------------------------------------------------- - 3.967244 slack (MET) + 3.968513 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -546,10 +546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074777 0.319757 0.217456 2.217456 v gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.319761 0.000000 2.217456 v gpio_inp_dis[28] (out) - 2.217456 data arrival time + 2 0.075255 0.321752 0.218614 2.218614 v gpio_loopback_one[16] (in) + gpio_loopback_one[16] (net) + 0.321755 0.000000 2.218614 v gpio_oeb[16] (out) + 2.218614 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -559,13 +559,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.217456 data arrival time + -2.218614 data arrival time --------------------------------------------------------------------------------------------- - 3.967456 slack (MET) + 3.968614 slack (MET) -Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -574,10 +574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074931 0.320760 0.217581 2.217581 v gpio_loopback_one[0] (in) - gpio_loopback_one[0] (net) - 0.320771 0.000000 2.217581 v gpio_oeb[0] (out) - 2.217581 data arrival time + 2 0.075255 0.321752 0.218865 2.218865 v gpio_loopback_one[16] (in) + gpio_loopback_one[16] (net) + 0.321757 0.000000 2.218865 v gpio_inp_dis[16] (out) + 2.218865 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -587,13 +587,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.217581 data arrival time + -2.218865 data arrival time --------------------------------------------------------------------------------------------- - 3.967581 slack (MET) + 3.968865 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -602,10 +602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075039 0.321149 0.217720 2.217720 v gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.321156 0.000000 2.217720 v gpio_oeb[29] (out) - 2.217720 data arrival time + 2 0.075256 0.321825 0.219049 2.219049 v gpio_loopback_one[17] (in) + gpio_loopback_one[17] (net) + 0.321833 0.000000 2.219049 v gpio_inp_dis[17] (out) + 2.219049 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -615,13 +615,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.217720 data arrival time + -2.219049 data arrival time --------------------------------------------------------------------------------------------- - 3.967720 slack (MET) + 3.969049 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -630,10 +630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075215 0.321625 0.218360 2.218360 v gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.321627 0.000000 2.218360 v gpio_oeb[26] (out) - 2.218360 data arrival time + 2 0.075681 0.323595 0.219733 2.219733 v gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.323599 0.000000 2.219733 v gpio_oeb[18] (out) + 2.219733 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -643,13 +643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.218360 data arrival time + -2.219733 data arrival time --------------------------------------------------------------------------------------------- - 3.968360 slack (MET) + 3.969733 slack (MET) -Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -658,10 +658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074931 0.320760 0.218501 2.218501 v gpio_loopback_one[0] (in) - gpio_loopback_one[0] (net) - 0.320789 0.000000 2.218501 v gpio_dm0[0] (out) - 2.218501 data arrival time + 2 0.075681 0.323595 0.220301 2.220301 v gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.323605 0.000000 2.220301 v gpio_inp_dis[18] (out) + 2.220301 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -671,13 +671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.218501 data arrival time + -2.220301 data arrival time --------------------------------------------------------------------------------------------- - 3.968501 slack (MET) + 3.970302 slack (MET) -Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -686,10 +686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075256 0.321825 0.218513 2.218513 v gpio_loopback_one[17] (in) - gpio_loopback_one[17] (net) - 0.321828 0.000000 2.218513 v gpio_oeb[17] (out) - 2.218513 data arrival time + 2 0.076060 0.325525 0.221175 2.221175 v gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.325547 0.000000 2.221175 v gpio_oeb[36] (out) + 2.221175 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -699,13 +699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.218513 data arrival time + -2.221175 data arrival time --------------------------------------------------------------------------------------------- - 3.968513 slack (MET) + 3.971175 slack (MET) -Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -714,10 +714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075255 0.321752 0.218614 2.218614 v gpio_loopback_one[16] (in) - gpio_loopback_one[16] (net) - 0.321755 0.000000 2.218614 v gpio_oeb[16] (out) - 2.218614 data arrival time + 2 0.076250 0.325832 0.221490 2.221490 v gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.325834 0.000000 2.221490 v gpio_oeb[35] (out) + 2.221490 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -727,13 +727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.218614 data arrival time + -2.221490 data arrival time --------------------------------------------------------------------------------------------- - 3.968614 slack (MET) + 3.971490 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -742,10 +742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075291 0.321880 0.218730 2.218730 v gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.321882 0.000000 2.218730 v gpio_oeb[34] (out) - 2.218730 data arrival time + 2 0.076060 0.325525 0.221638 2.221638 v gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.325558 0.000000 2.221638 v gpio_inp_dis[36] (out) + 2.221638 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -755,13 +755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.218730 data arrival time + -2.221638 data arrival time --------------------------------------------------------------------------------------------- - 3.968730 slack (MET) + 3.971638 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -770,10 +770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075274 0.321864 0.218798 2.218798 v gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.321868 0.000000 2.218798 v gpio_inp_dis[33] (out) - 2.218798 data arrival time + 2 0.076250 0.325832 0.221711 2.221711 v gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.325836 0.000000 2.221711 v gpio_inp_dis[35] (out) + 2.221711 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -783,13 +783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.218798 data arrival time + -2.221711 data arrival time --------------------------------------------------------------------------------------------- - 3.968798 slack (MET) + 3.971711 slack (MET) -Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -798,10 +798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075255 0.321752 0.218865 2.218865 v gpio_loopback_one[16] (in) - gpio_loopback_one[16] (net) - 0.321757 0.000000 2.218865 v gpio_inp_dis[16] (out) - 2.218865 data arrival time + 2 0.076434 0.326717 0.221915 2.221915 v gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.326722 0.000000 2.221915 v gpio_oeb[23] (out) + 2.221915 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -811,13 +811,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.218865 data arrival time + -2.221915 data arrival time --------------------------------------------------------------------------------------------- - 3.968865 slack (MET) + 3.971915 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -826,10 +826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075274 0.321864 0.218881 2.218881 v gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.321869 0.000000 2.218881 v gpio_oeb[33] (out) - 2.218881 data arrival time + 2 0.076424 0.326538 0.221974 2.221974 v gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.326540 0.000000 2.221974 v gpio_oeb[37] (out) + 2.221974 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -839,13 +839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.218881 data arrival time + -2.221974 data arrival time --------------------------------------------------------------------------------------------- - 3.968881 slack (MET) + 3.971974 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -854,10 +854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075039 0.321149 0.218911 2.218911 v gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.321177 0.000000 2.218911 v gpio_inp_dis[29] (out) - 2.218911 data arrival time + 2 0.076424 0.326538 0.222218 2.222218 v gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.326542 0.000000 2.222218 v gpio_inp_dis[37] (out) + 2.222218 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -867,13 +867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.218911 data arrival time + -2.222218 data arrival time --------------------------------------------------------------------------------------------- - 3.968911 slack (MET) + 3.972218 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -882,10 +882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075291 0.321880 0.218944 2.218944 v gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.321884 0.000000 2.218944 v gpio_inp_dis[34] (out) - 2.218944 data arrival time + 2 0.076434 0.326717 0.222507 2.222507 v gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.326729 0.000000 2.222507 v gpio_inp_dis[23] (out) + 2.222507 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -895,13 +895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.218944 data arrival time + -2.222507 data arrival time --------------------------------------------------------------------------------------------- - 3.968944 slack (MET) + 3.972507 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -910,10 +910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075215 0.321625 0.218952 2.218952 v gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.321633 0.000000 2.218952 v gpio_inp_dis[26] (out) - 2.218952 data arrival time + 2 0.077397 0.330576 0.224816 2.224816 v gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.330579 0.000000 2.224816 v gpio_oeb[22] (out) + 2.224816 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -923,13 +923,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.218952 data arrival time + -2.224816 data arrival time --------------------------------------------------------------------------------------------- - 3.968952 slack (MET) + 3.974816 slack (MET) -Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -938,10 +938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075256 0.321825 0.219049 2.219049 v gpio_loopback_one[17] (in) - gpio_loopback_one[17] (net) - 0.321833 0.000000 2.219049 v gpio_inp_dis[17] (out) - 2.219049 data arrival time + 2 0.077397 0.330576 0.225028 2.225029 v gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.330581 0.000000 2.225029 v gpio_inp_dis[22] (out) + 2.225029 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -951,13 +951,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.219049 data arrival time + -2.225029 data arrival time --------------------------------------------------------------------------------------------- - 3.969049 slack (MET) + 3.975029 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -966,10 +966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075523 0.322814 0.219386 2.219386 v gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.322816 0.000000 2.219386 v gpio_oeb[31] (out) - 2.219386 data arrival time + 2 0.077574 0.331402 0.225195 2.225195 v gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.331406 0.000000 2.225195 v gpio_oeb[20] (out) + 2.225195 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -979,13 +979,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.219386 data arrival time + -2.225195 data arrival time --------------------------------------------------------------------------------------------- - 3.969386 slack (MET) + 3.975195 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -994,10 +994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075523 0.322814 0.219597 2.219597 v gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.322818 0.000000 2.219597 v gpio_inp_dis[31] (out) - 2.219597 data arrival time + 2 0.077653 0.331623 0.225537 2.225537 v gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.331626 0.000000 2.225537 v gpio_oeb[21] (out) + 2.225537 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1007,13 +1007,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.219597 data arrival time + -2.225537 data arrival time --------------------------------------------------------------------------------------------- - 3.969597 slack (MET) + 3.975536 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1022,10 +1022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075681 0.323595 0.219733 2.219733 v gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.323599 0.000000 2.219733 v gpio_oeb[18] (out) - 2.219733 data arrival time + 2 0.077653 0.331623 0.225769 2.225769 v gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.331628 0.000000 2.225769 v gpio_inp_dis[21] (out) + 2.225769 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1035,13 +1035,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.219733 data arrival time + -2.225769 data arrival time --------------------------------------------------------------------------------------------- - 3.969733 slack (MET) + 3.975768 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1050,10 +1050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075767 0.323843 0.220097 2.220097 v gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.323846 0.000000 2.220097 v gpio_oeb[35] (out) - 2.220097 data arrival time + 2 0.077574 0.331402 0.225785 2.225785 v gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.331413 0.000000 2.225785 v gpio_inp_dis[20] (out) + 2.225785 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1063,13 +1063,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220097 data arrival time + -2.225785 data arrival time --------------------------------------------------------------------------------------------- - 3.970097 slack (MET) + 3.975785 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1078,10 +1078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075862 0.324307 0.220297 2.220297 v gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.324310 0.000000 2.220297 v gpio_oeb[30] (out) - 2.220297 data arrival time + 2 0.077907 0.332677 0.226291 2.226291 v gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.332680 0.000000 2.226291 v gpio_oeb[19] (out) + 2.226291 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1091,13 +1091,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220297 data arrival time + -2.226291 data arrival time --------------------------------------------------------------------------------------------- - 3.970297 slack (MET) + 3.976291 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1106,10 +1106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075681 0.323595 0.220301 2.220301 v gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.323605 0.000000 2.220301 v gpio_inp_dis[18] (out) - 2.220301 data arrival time + 2 0.077970 0.332938 0.226472 2.226471 v gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.332941 0.000000 2.226471 v gpio_oeb[15] (out) + 2.226471 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1119,13 +1119,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220301 data arrival time + -2.226471 data arrival time --------------------------------------------------------------------------------------------- - 3.970302 slack (MET) + 3.976472 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1134,10 +1134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075767 0.323843 0.220318 2.220318 v gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.323848 0.000000 2.220318 v gpio_inp_dis[35] (out) - 2.220318 data arrival time + 2 0.077907 0.332677 0.226501 2.226501 v gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.332682 0.000000 2.226501 v gpio_inp_dis[19] (out) + 2.226501 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1147,13 +1147,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220318 data arrival time + -2.226501 data arrival time --------------------------------------------------------------------------------------------- - 3.970318 slack (MET) + 3.976501 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1162,10 +1162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075860 0.324230 0.220377 2.220377 v gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.324233 0.000000 2.220377 v gpio_oeb[32] (out) - 2.220377 data arrival time + 2 0.077970 0.332938 0.226686 2.226686 v gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.332943 0.000000 2.226686 v gpio_inp_dis[15] (out) + 2.226686 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1175,13 +1175,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220377 data arrival time + -2.226686 data arrival time --------------------------------------------------------------------------------------------- - 3.970377 slack (MET) + 3.976686 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1190,10 +1190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075860 0.324230 0.220588 2.220588 v gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.324235 0.000000 2.220588 v gpio_inp_dis[32] (out) - 2.220588 data arrival time + 3 0.108889 0.460600 0.314888 2.314888 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.460606 0.000000 2.314888 v gpio_dm2[9] (out) + 2.314888 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1203,13 +1203,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220588 data arrival time + -2.314888 data arrival time --------------------------------------------------------------------------------------------- - 3.970588 slack (MET) + 4.064888 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1218,10 +1218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075862 0.324307 0.220757 2.220757 v gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.324314 0.000000 2.220757 v gpio_inp_dis[30] (out) - 2.220757 data arrival time + 3 0.109004 0.460687 0.315822 2.315822 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.460690 0.000000 2.315822 v gpio_dm2[11] (out) + 2.315822 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1231,13 +1231,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220757 data arrival time + -2.315822 data arrival time --------------------------------------------------------------------------------------------- - 3.970756 slack (MET) + 4.065822 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1246,10 +1246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076043 0.324975 0.220903 2.220903 v gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.324977 0.000000 2.220903 v gpio_oeb[25] (out) - 2.220903 data arrival time + 3 0.109004 0.460687 0.315990 2.315990 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.460691 0.000000 2.315990 v gpio_inp_dis[11] (out) + 2.315990 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1259,13 +1259,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220903 data arrival time + -2.315990 data arrival time --------------------------------------------------------------------------------------------- - 3.970903 slack (MET) + 4.065990 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1274,10 +1274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076043 0.324975 0.221116 2.221116 v gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.324979 0.000000 2.221116 v gpio_inp_dis[25] (out) - 2.221116 data arrival time + 3 0.109004 0.460687 0.316073 2.316073 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.460692 0.000000 2.316073 v gpio_dm1[11] (out) + 2.316073 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1287,13 +1287,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.221116 data arrival time + -2.316073 data arrival time --------------------------------------------------------------------------------------------- - 3.971116 slack (MET) + 4.066073 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1302,10 +1302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076060 0.325525 0.221175 2.221175 v gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.325547 0.000000 2.221175 v gpio_oeb[36] (out) - 2.221175 data arrival time + 3 0.108889 0.460600 0.316153 2.316153 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.460622 0.000000 2.316153 v gpio_inp_dis[9] (out) + 2.316153 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1315,13 +1315,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.221175 data arrival time + -2.316153 data arrival time --------------------------------------------------------------------------------------------- - 3.971175 slack (MET) + 4.066153 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1330,10 +1330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076060 0.325525 0.221638 2.221638 v gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.325558 0.000000 2.221638 v gpio_inp_dis[36] (out) - 2.221638 data arrival time + 3 0.109360 0.462812 0.316370 2.316370 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.462827 0.000000 2.316370 v gpio_dm2[10] (out) + 2.316370 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1343,13 +1343,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.221638 data arrival time + -2.316370 data arrival time --------------------------------------------------------------------------------------------- - 3.971638 slack (MET) + 4.066370 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1358,10 +1358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076434 0.326717 0.221915 2.221915 v gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.326722 0.000000 2.221915 v gpio_oeb[23] (out) - 2.221915 data arrival time + 3 0.108889 0.460600 0.316599 2.316599 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.460630 0.000000 2.316599 v gpio_dm1[9] (out) + 2.316599 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1371,13 +1371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.221915 data arrival time + -2.316599 data arrival time --------------------------------------------------------------------------------------------- - 3.971915 slack (MET) + 4.066600 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1386,10 +1386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076424 0.326538 0.221974 2.221974 v gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.326540 0.000000 2.221974 v gpio_oeb[37] (out) - 2.221974 data arrival time + 3 0.109391 0.462299 0.316949 2.316949 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.462302 0.000000 2.316949 v gpio_dm2[6] (out) + 2.316949 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1399,13 +1399,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.221974 data arrival time + -2.316949 data arrival time --------------------------------------------------------------------------------------------- - 3.971974 slack (MET) + 4.066949 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1414,10 +1414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076475 0.326752 0.222135 2.222135 v gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.326754 0.000000 2.222135 v gpio_oeb[27] (out) - 2.222135 data arrival time + 3 0.109391 0.462299 0.317116 2.317116 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.462304 0.000000 2.317116 v gpio_inp_dis[6] (out) + 2.317116 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1427,13 +1427,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.222135 data arrival time + -2.317116 data arrival time --------------------------------------------------------------------------------------------- - 3.972135 slack (MET) + 4.067117 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1442,10 +1442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076424 0.326538 0.222218 2.222218 v gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.326542 0.000000 2.222218 v gpio_inp_dis[37] (out) - 2.222218 data arrival time + 3 0.109391 0.462299 0.317199 2.317199 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.462304 0.000000 2.317199 v gpio_dm1[6] (out) + 2.317199 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1455,13 +1455,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.222218 data arrival time + -2.317199 data arrival time --------------------------------------------------------------------------------------------- - 3.972218 slack (MET) + 4.067199 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1470,10 +1470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076475 0.326752 0.222361 2.222362 v gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.326756 0.000000 2.222362 v gpio_inp_dis[27] (out) - 2.222362 data arrival time + 3 0.109597 0.463362 0.317319 2.317319 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.463368 0.000000 2.317319 v gpio_dm2[5] (out) + 2.317319 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1483,13 +1483,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.222362 data arrival time + -2.317319 data arrival time --------------------------------------------------------------------------------------------- - 3.972361 slack (MET) + 4.067319 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1498,10 +1498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076434 0.326717 0.222507 2.222507 v gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.326729 0.000000 2.222507 v gpio_inp_dis[23] (out) - 2.222507 data arrival time + 3 0.109658 0.463384 0.317703 2.317703 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.463387 0.000000 2.317703 v gpio_dm2[12] (out) + 2.317703 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1511,13 +1511,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.222507 data arrival time + -2.317703 data arrival time --------------------------------------------------------------------------------------------- - 3.972507 slack (MET) + 4.067703 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1526,10 +1526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077397 0.330576 0.224816 2.224816 v gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.330579 0.000000 2.224816 v gpio_oeb[22] (out) - 2.224816 data arrival time + 3 0.109360 0.462812 0.317758 2.317758 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.462853 0.000000 2.317758 v gpio_inp_dis[10] (out) + 2.317758 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1539,13 +1539,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.224816 data arrival time + -2.317758 data arrival time --------------------------------------------------------------------------------------------- - 3.974816 slack (MET) + 4.067758 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1554,10 +1554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077397 0.330576 0.225028 2.225029 v gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.330581 0.000000 2.225029 v gpio_inp_dis[22] (out) - 2.225029 data arrival time + 3 0.109597 0.463362 0.317845 2.317845 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.463373 0.000000 2.317845 v gpio_inp_dis[5] (out) + 2.317845 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1567,13 +1567,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.225029 data arrival time + -2.317845 data arrival time --------------------------------------------------------------------------------------------- - 3.975029 slack (MET) + 4.067845 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1582,10 +1582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077574 0.331402 0.225195 2.225195 v gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.331406 0.000000 2.225195 v gpio_oeb[20] (out) - 2.225195 data arrival time + 3 0.109658 0.463384 0.317872 2.317872 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.463388 0.000000 2.317872 v gpio_inp_dis[12] (out) + 2.317872 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1595,13 +1595,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.225195 data arrival time + -2.317872 data arrival time --------------------------------------------------------------------------------------------- - 3.975195 slack (MET) + 4.067872 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1610,10 +1610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077653 0.331623 0.225537 2.225537 v gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.331626 0.000000 2.225537 v gpio_oeb[21] (out) - 2.225537 data arrival time + 3 0.109658 0.463384 0.317958 2.317958 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.463389 0.000000 2.317958 v gpio_dm1[12] (out) + 2.317958 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1623,13 +1623,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.225537 data arrival time + -2.317958 data arrival time --------------------------------------------------------------------------------------------- - 3.975536 slack (MET) + 4.067958 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1638,10 +1638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077653 0.331623 0.225769 2.225769 v gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.331628 0.000000 2.225769 v gpio_inp_dis[21] (out) - 2.225769 data arrival time + 3 0.109360 0.462812 0.318082 2.318083 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.462861 0.000000 2.318083 v gpio_dm1[10] (out) + 2.318083 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1651,13 +1651,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.225769 data arrival time + -2.318083 data arrival time --------------------------------------------------------------------------------------------- - 3.975768 slack (MET) + 4.068082 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1666,10 +1666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077574 0.331402 0.225785 2.225785 v gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.331413 0.000000 2.225785 v gpio_inp_dis[20] (out) - 2.225785 data arrival time + 3 0.109597 0.463362 0.318269 2.318269 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.463379 0.000000 2.318269 v gpio_dm1[5] (out) + 2.318269 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1679,13 +1679,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.225785 data arrival time + -2.318269 data arrival time --------------------------------------------------------------------------------------------- - 3.975785 slack (MET) + 4.068269 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1694,10 +1694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077907 0.332677 0.226291 2.226291 v gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.332680 0.000000 2.226291 v gpio_oeb[19] (out) - 2.226291 data arrival time + 3 0.110043 0.464991 0.318827 2.318826 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.464994 0.000000 2.318826 v gpio_dm2[4] (out) + 2.318826 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1707,13 +1707,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.226291 data arrival time + -2.318826 data arrival time --------------------------------------------------------------------------------------------- - 3.976291 slack (MET) + 4.068826 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1722,10 +1722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077970 0.332938 0.226472 2.226471 v gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.332941 0.000000 2.226471 v gpio_oeb[15] (out) - 2.226471 data arrival time + 3 0.110043 0.464991 0.318995 2.318995 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.464995 0.000000 2.318995 v gpio_inp_dis[4] (out) + 2.318995 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1735,13 +1735,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.226471 data arrival time + -2.318995 data arrival time --------------------------------------------------------------------------------------------- - 3.976472 slack (MET) + 4.068995 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1750,10 +1750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077907 0.332677 0.226501 2.226501 v gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.332682 0.000000 2.226501 v gpio_inp_dis[19] (out) - 2.226501 data arrival time + 3 0.110043 0.464991 0.319082 2.319082 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.464996 0.000000 2.319082 v gpio_dm1[4] (out) + 2.319082 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1763,13 +1763,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.226501 data arrival time + -2.319082 data arrival time --------------------------------------------------------------------------------------------- - 3.976501 slack (MET) + 4.069082 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1778,10 +1778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077970 0.332938 0.226686 2.226686 v gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.332943 0.000000 2.226686 v gpio_inp_dis[15] (out) - 2.226686 data arrival time + 3 0.110326 0.466149 0.319636 2.319636 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.466153 0.000000 2.319636 v gpio_dm2[8] (out) + 2.319636 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1791,13 +1791,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.226686 data arrival time + -2.319636 data arrival time --------------------------------------------------------------------------------------------- - 3.976686 slack (MET) + 4.069635 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1806,10 +1806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108889 0.460600 0.314888 2.314888 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.460606 0.000000 2.314888 v gpio_dm2[9] (out) - 2.314888 data arrival time + 3 0.110326 0.466149 0.319805 2.319805 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.466154 0.000000 2.319805 v gpio_inp_dis[8] (out) + 2.319805 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1819,13 +1819,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.314888 data arrival time + -2.319805 data arrival time --------------------------------------------------------------------------------------------- - 4.064888 slack (MET) + 4.069805 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1834,10 +1834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108889 0.460600 0.316153 2.316153 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.460622 0.000000 2.316153 v gpio_inp_dis[9] (out) - 2.316153 data arrival time + 3 0.110326 0.466149 0.319891 2.319891 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.466154 0.000000 2.319891 v gpio_dm1[8] (out) + 2.319891 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1847,13 +1847,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.316153 data arrival time + -2.319891 data arrival time --------------------------------------------------------------------------------------------- - 4.066153 slack (MET) + 4.069891 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1862,10 +1862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108889 0.460600 0.316599 2.316599 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.460630 0.000000 2.316599 v gpio_dm1[9] (out) - 2.316599 data arrival time + 3 0.110418 0.466536 0.319905 2.319905 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.466539 0.000000 2.319905 v gpio_dm2[3] (out) + 2.319905 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1875,13 +1875,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.316599 data arrival time + -2.319905 data arrival time --------------------------------------------------------------------------------------------- - 4.066600 slack (MET) + 4.069904 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1890,10 +1890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109391 0.462299 0.316949 2.316949 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.462302 0.000000 2.316949 v gpio_dm2[6] (out) - 2.316949 data arrival time + 3 0.110418 0.466536 0.320074 2.320074 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.466541 0.000000 2.320074 v gpio_inp_dis[3] (out) + 2.320074 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1903,13 +1903,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.316949 data arrival time + -2.320074 data arrival time --------------------------------------------------------------------------------------------- - 4.066949 slack (MET) + 4.070073 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1918,10 +1918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109577 0.463703 0.316996 2.316996 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.463718 0.000000 2.316996 v gpio_dm2[10] (out) - 2.316996 data arrival time + 3 0.110418 0.466536 0.320161 2.320161 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.466541 0.000000 2.320161 v gpio_dm1[3] (out) + 2.320161 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1931,13 +1931,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.316996 data arrival time + -2.320161 data arrival time --------------------------------------------------------------------------------------------- - 4.066996 slack (MET) + 4.070161 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1946,10 +1946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109391 0.462299 0.317116 2.317116 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.462304 0.000000 2.317116 v gpio_inp_dis[6] (out) - 2.317116 data arrival time + 3 0.111156 0.469690 0.321995 2.321995 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.469695 0.000000 2.321995 v gpio_dm2[31] (out) + 2.321995 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1959,13 +1959,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.317116 data arrival time + -2.321995 data arrival time --------------------------------------------------------------------------------------------- - 4.067117 slack (MET) + 4.071994 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1974,10 +1974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109391 0.462299 0.317199 2.317199 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.462304 0.000000 2.317199 v gpio_dm1[6] (out) - 2.317199 data arrival time + 3 0.111156 0.469690 0.322162 2.322162 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.469696 0.000000 2.322162 v gpio_inp_dis[31] (out) + 2.322162 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1987,13 +1987,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.317199 data arrival time + -2.322162 data arrival time --------------------------------------------------------------------------------------------- - 4.067199 slack (MET) + 4.072161 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2002,10 +2002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109597 0.463362 0.317319 2.317319 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.463368 0.000000 2.317319 v gpio_dm2[5] (out) - 2.317319 data arrival time + 3 0.111469 0.471131 0.322579 2.322579 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.471137 0.000000 2.322579 v gpio_dm2[2] (out) + 2.322579 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2015,13 +2015,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.317319 data arrival time + -2.322579 data arrival time --------------------------------------------------------------------------------------------- - 4.067319 slack (MET) + 4.072579 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2030,10 +2030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109569 0.463016 0.317445 2.317445 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.463020 0.000000 2.317445 v gpio_dm2[12] (out) - 2.317445 data arrival time + 3 0.111156 0.469690 0.322587 2.322587 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.469701 0.000000 2.322587 v gpio_dm1[31] (out) + 2.322587 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2043,13 +2043,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.317445 data arrival time + -2.322587 data arrival time --------------------------------------------------------------------------------------------- - 4.067445 slack (MET) + 4.072587 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2058,10 +2058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109569 0.463016 0.317614 2.317614 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.463021 0.000000 2.317614 v gpio_inp_dis[12] (out) - 2.317614 data arrival time + 3 0.111469 0.471131 0.323247 2.323247 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.471144 0.000000 2.323247 v gpio_inp_dis[2] (out) + 2.323247 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2071,13 +2071,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.317614 data arrival time + -2.323247 data arrival time --------------------------------------------------------------------------------------------- - 4.067614 slack (MET) + 4.073247 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2086,10 +2086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109569 0.463016 0.317701 2.317701 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.463021 0.000000 2.317701 v gpio_dm1[12] (out) - 2.317701 data arrival time + 3 0.111769 0.472564 0.323255 2.323255 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.472572 0.000000 2.323255 v gpio_dm2[32] (out) + 2.323255 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2099,13 +2099,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.317701 data arrival time + -2.323255 data arrival time --------------------------------------------------------------------------------------------- - 4.067700 slack (MET) + 4.073255 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2114,10 +2114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109597 0.463362 0.317845 2.317845 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.463373 0.000000 2.317845 v gpio_inp_dis[5] (out) - 2.317845 data arrival time + 3 0.111645 0.471689 0.323490 2.323490 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.471695 0.000000 2.323490 v gpio_dm2[30] (out) + 2.323490 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2127,13 +2127,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.317845 data arrival time + -2.323490 data arrival time --------------------------------------------------------------------------------------------- - 4.067845 slack (MET) + 4.073490 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2142,10 +2142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109597 0.463362 0.318269 2.318269 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.463379 0.000000 2.318269 v gpio_dm1[5] (out) - 2.318269 data arrival time + 3 0.111645 0.471689 0.323690 2.323690 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.471697 0.000000 2.323690 v gpio_inp_dis[30] (out) + 2.323690 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2155,13 +2155,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.318269 data arrival time + -2.323690 data arrival time --------------------------------------------------------------------------------------------- - 4.068269 slack (MET) + 4.073690 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2170,10 +2170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109577 0.463703 0.318384 2.318384 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.463745 0.000000 2.318384 v gpio_inp_dis[10] (out) - 2.318384 data arrival time + 3 0.111645 0.471689 0.323765 2.323765 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.471697 0.000000 2.323765 v gpio_dm1[30] (out) + 2.323765 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2183,13 +2183,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.318384 data arrival time + -2.323765 data arrival time --------------------------------------------------------------------------------------------- - 4.068385 slack (MET) + 4.073764 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2198,10 +2198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109577 0.463703 0.318709 2.318709 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.463753 0.000000 2.318709 v gpio_dm1[10] (out) - 2.318709 data arrival time + 3 0.111469 0.471131 0.323898 2.323898 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.471154 0.000000 2.323898 v gpio_dm1[2] (out) + 2.323898 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2211,13 +2211,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.318709 data arrival time + -2.323898 data arrival time --------------------------------------------------------------------------------------------- - 4.068709 slack (MET) + 4.073898 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2226,10 +2226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110043 0.464991 0.318827 2.318826 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.464994 0.000000 2.318826 v gpio_dm2[4] (out) - 2.318826 data arrival time + 3 0.111769 0.472564 0.324533 2.324533 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.472592 0.000000 2.324533 v gpio_inp_dis[32] (out) + 2.324533 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2239,13 +2239,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.318826 data arrival time + -2.324533 data arrival time --------------------------------------------------------------------------------------------- - 4.068826 slack (MET) + 4.074533 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2254,10 +2254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110043 0.464991 0.318995 2.318995 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.464995 0.000000 2.318995 v gpio_inp_dis[4] (out) - 2.318995 data arrival time + 3 0.112113 0.473510 0.324777 2.324777 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.473513 0.000000 2.324777 v gpio_dm2[7] (out) + 2.324777 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2267,13 +2267,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.318995 data arrival time + -2.324777 data arrival time --------------------------------------------------------------------------------------------- - 4.068995 slack (MET) + 4.074777 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2282,10 +2282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110043 0.464991 0.319082 2.319082 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.464996 0.000000 2.319082 v gpio_dm1[4] (out) - 2.319082 data arrival time + 3 0.112113 0.473510 0.324949 2.324949 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.473515 0.000000 2.324949 v gpio_inp_dis[7] (out) + 2.324949 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2295,13 +2295,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.319082 data arrival time + -2.324949 data arrival time --------------------------------------------------------------------------------------------- - 4.069082 slack (MET) + 4.074949 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2310,10 +2310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110170 0.465521 0.319202 2.319201 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.465524 0.000000 2.319201 v gpio_dm2[2] (out) - 2.319201 data arrival time + 3 0.111769 0.472564 0.324993 2.324993 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.472601 0.000000 2.324993 v gpio_dm1[32] (out) + 2.324993 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2323,13 +2323,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.319201 data arrival time + -2.324993 data arrival time --------------------------------------------------------------------------------------------- - 4.069201 slack (MET) + 4.074993 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2338,10 +2338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110170 0.465521 0.319369 2.319369 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.465526 0.000000 2.319369 v gpio_inp_dis[2] (out) - 2.319369 data arrival time + 3 0.112113 0.473510 0.325041 2.325041 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.473515 0.000000 2.325041 v gpio_dm1[7] (out) + 2.325041 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2351,13 +2351,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.319369 data arrival time + -2.325041 data arrival time --------------------------------------------------------------------------------------------- - 4.069369 slack (MET) + 4.075041 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2366,10 +2366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110244 0.465806 0.319394 2.319394 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.465809 0.000000 2.319394 v gpio_dm2[11] (out) - 2.319394 data arrival time + 3 0.112934 0.477365 0.326571 2.326571 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.477374 0.000000 2.326571 v gpio_dm2[34] (out) + 2.326571 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2379,13 +2379,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.319394 data arrival time + -2.326571 data arrival time --------------------------------------------------------------------------------------------- - 4.069394 slack (MET) + 4.076571 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2394,10 +2394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110170 0.465521 0.319456 2.319456 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.465526 0.000000 2.319456 v gpio_dm1[2] (out) - 2.319456 data arrival time + 3 0.112943 0.477523 0.326899 2.326899 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.477539 0.000000 2.326899 v gpio_dm2[25] (out) + 2.326899 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2407,13 +2407,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.319456 data arrival time + -2.326899 data arrival time --------------------------------------------------------------------------------------------- - 4.069456 slack (MET) + 4.076899 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2422,10 +2422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110244 0.465806 0.319564 2.319563 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.465811 0.000000 2.319563 v gpio_inp_dis[11] (out) - 2.319563 data arrival time + 3 0.112943 0.477523 0.327971 2.327971 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.477558 0.000000 2.327971 v gpio_inp_dis[25] (out) + 2.327971 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2435,13 +2435,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.319563 data arrival time + -2.327971 data arrival time --------------------------------------------------------------------------------------------- - 4.069563 slack (MET) + 4.077971 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2450,10 +2450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110326 0.466149 0.319636 2.319636 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.466153 0.000000 2.319636 v gpio_dm2[8] (out) - 2.319636 data arrival time + 3 0.112934 0.477365 0.327986 2.327986 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.477396 0.000000 2.327986 v gpio_inp_dis[34] (out) + 2.327986 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2463,13 +2463,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.319636 data arrival time + -2.327986 data arrival time --------------------------------------------------------------------------------------------- - 4.069635 slack (MET) + 4.077986 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2478,10 +2478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110244 0.465806 0.319651 2.319651 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.465811 0.000000 2.319651 v gpio_dm1[11] (out) - 2.319651 data arrival time + 3 0.113291 0.478481 0.328263 2.328263 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.478488 0.000000 2.328263 v gpio_dm2[26] (out) + 2.328263 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2491,13 +2491,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.319651 data arrival time + -2.328263 data arrival time --------------------------------------------------------------------------------------------- - 4.069651 slack (MET) + 4.078263 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2506,10 +2506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110326 0.466149 0.319805 2.319805 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.466154 0.000000 2.319805 v gpio_inp_dis[8] (out) - 2.319805 data arrival time + 3 0.112943 0.477523 0.328306 2.328306 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.477566 0.000000 2.328306 v gpio_dm1[25] (out) + 2.328306 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2519,13 +2519,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.319805 data arrival time + -2.328306 data arrival time --------------------------------------------------------------------------------------------- - 4.069805 slack (MET) + 4.078306 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2534,10 +2534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110326 0.466149 0.319891 2.319891 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.466154 0.000000 2.319891 v gpio_dm1[8] (out) - 2.319891 data arrival time + 3 0.112934 0.477365 0.328315 2.328315 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.477402 0.000000 2.328315 v gpio_dm1[34] (out) + 2.328315 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2547,13 +2547,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.319891 data arrival time + -2.328315 data arrival time --------------------------------------------------------------------------------------------- - 4.069891 slack (MET) + 4.078316 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2562,10 +2562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110418 0.466536 0.319905 2.319905 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.466539 0.000000 2.319905 v gpio_dm2[3] (out) - 2.319905 data arrival time + 3 0.113291 0.478481 0.328431 2.328431 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.478489 0.000000 2.328431 v gpio_inp_dis[26] (out) + 2.328431 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2575,13 +2575,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.319905 data arrival time + -2.328431 data arrival time --------------------------------------------------------------------------------------------- - 4.069904 slack (MET) + 4.078431 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2590,10 +2590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110418 0.466536 0.320074 2.320074 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.466541 0.000000 2.320074 v gpio_inp_dis[3] (out) - 2.320074 data arrival time + 3 0.113291 0.478481 0.328515 2.328515 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.478490 0.000000 2.328515 v gpio_dm1[26] (out) + 2.328515 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2603,13 +2603,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.320074 data arrival time + -2.328515 data arrival time --------------------------------------------------------------------------------------------- - 4.070073 slack (MET) + 4.078515 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2618,10 +2618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110418 0.466536 0.320161 2.320161 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.466541 0.000000 2.320161 v gpio_dm1[3] (out) - 2.320161 data arrival time + 3 0.113414 0.478980 0.328601 2.328601 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.478986 0.000000 2.328601 v gpio_dm2[33] (out) + 2.328601 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2631,13 +2631,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.320161 data arrival time + -2.328601 data arrival time --------------------------------------------------------------------------------------------- - 4.070161 slack (MET) + 4.078601 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2646,10 +2646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.112113 0.473510 0.324777 2.324777 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.473513 0.000000 2.324777 v gpio_dm2[7] (out) - 2.324777 data arrival time + 3 0.113414 0.478980 0.328791 2.328791 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.478988 0.000000 2.328791 v gpio_inp_dis[33] (out) + 2.328791 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2659,13 +2659,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.324777 data arrival time + -2.328791 data arrival time --------------------------------------------------------------------------------------------- - 4.074777 slack (MET) + 4.078791 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2674,10 +2674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.112113 0.473510 0.324949 2.324949 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.473515 0.000000 2.324949 v gpio_inp_dis[7] (out) - 2.324949 data arrival time + 3 0.113414 0.478980 0.328878 2.328878 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.478989 0.000000 2.328878 v gpio_dm1[33] (out) + 2.328878 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2687,13 +2687,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.324949 data arrival time + -2.328878 data arrival time --------------------------------------------------------------------------------------------- - 4.074949 slack (MET) + 4.078878 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2702,10 +2702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.112113 0.473510 0.325041 2.325041 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.473515 0.000000 2.325041 v gpio_dm1[7] (out) - 2.325041 data arrival time + 3 0.113682 0.480207 0.329339 2.329339 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.480215 0.000000 2.329339 v gpio_dm2[24] (out) + 2.329339 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2715,13 +2715,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.325041 data arrival time + -2.329339 data arrival time --------------------------------------------------------------------------------------------- - 4.075041 slack (MET) + 4.079339 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2730,10 +2730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.143336 0.602092 0.414669 2.414669 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.602096 0.000000 2.414669 v gpio_out[1] (out) - 2.414669 data arrival time + 3 0.113682 0.480207 0.329414 2.329414 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.480216 0.000000 2.329414 v gpio_inp_dis[24] (out) + 2.329414 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2743,13 +2743,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.414669 data arrival time + -2.329414 data arrival time --------------------------------------------------------------------------------------------- - 4.164669 slack (MET) + 4.079413 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2758,10 +2758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.143336 0.602092 0.414767 2.414767 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.602097 0.000000 2.414767 v gpio_dm2[1] (out) - 2.414767 data arrival time + 3 0.113682 0.480207 0.330112 2.330112 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.480226 0.000000 2.330112 v gpio_dm1[24] (out) + 2.330112 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2771,13 +2771,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.414767 data arrival time + -2.330112 data arrival time --------------------------------------------------------------------------------------------- - 4.164767 slack (MET) + 4.080112 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2786,10 +2786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.143336 0.602092 0.414996 2.414996 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.602098 0.000000 2.414996 v gpio_dm0[1] (out) - 2.414996 data arrival time + 3 0.115115 0.486073 0.333294 2.333294 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.486080 0.000000 2.333294 v gpio_dm2[28] (out) + 2.333294 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2799,13 +2799,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.414996 data arrival time + -2.333294 data arrival time --------------------------------------------------------------------------------------------- - 4.164996 slack (MET) + 4.083294 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2814,10 +2814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.143336 0.602092 0.415048 2.415048 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.602099 0.000000 2.415048 v gpio_dm1[1] (out) - 2.415048 data arrival time + 3 0.115115 0.486073 0.333604 2.333604 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.486083 0.000000 2.333604 v gpio_inp_dis[28] (out) + 2.333604 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2827,13 +2827,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.415048 data arrival time + -2.333604 data arrival time --------------------------------------------------------------------------------------------- - 4.165048 slack (MET) + 4.083604 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2842,10 +2842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 1.293924 0.893042 2.893042 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.293948 0.000000 2.893042 v gpio_oeb[6] (out) - 2.893042 data arrival time + 3 0.115170 0.486206 0.333665 2.333665 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.486212 0.000000 2.333665 v gpio_dm2[27] (out) + 2.333665 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2855,13 +2855,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.893042 data arrival time + -2.333665 data arrival time --------------------------------------------------------------------------------------------- - 4.643042 slack (MET) + 4.083665 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2870,10 +2870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 1.294739 0.893301 2.893301 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.294806 0.000000 2.893301 v gpio_oeb[1] (out) - 2.893301 data arrival time + 3 0.115170 0.486206 0.333835 2.333835 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.486214 0.000000 2.333835 v gpio_inp_dis[27] (out) + 2.333835 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2883,13 +2883,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.893301 data arrival time + -2.333835 data arrival time --------------------------------------------------------------------------------------------- - 4.643301 slack (MET) + 4.083835 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2898,10 +2898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 1.293924 0.893805 2.893805 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.293957 0.000000 2.893805 v gpio_ib_mode_sel[6] (out) - 2.893805 data arrival time + 3 0.115170 0.486206 0.333923 2.333923 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.486215 0.000000 2.333923 v gpio_dm1[27] (out) + 2.333923 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2911,13 +2911,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.893805 data arrival time + -2.333923 data arrival time --------------------------------------------------------------------------------------------- - 4.643806 slack (MET) + 4.083923 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2926,10 +2926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 1.294739 0.894084 2.894084 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.294820 0.000000 2.894084 v gpio_ib_mode_sel[1] (out) - 2.894084 data arrival time + 3 0.115115 0.486073 0.334275 2.334275 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.486092 0.000000 2.334275 v gpio_dm1[28] (out) + 2.334275 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2939,13 +2939,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.894084 data arrival time + -2.334275 data arrival time --------------------------------------------------------------------------------------------- - 4.644084 slack (MET) + 4.084275 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2954,10 +2954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 1.293924 0.894554 2.894554 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.293967 0.000000 2.894554 v gpio_vtrip_sel[6] (out) - 2.894554 data arrival time + 3 0.118195 0.498667 0.342377 2.342377 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.498673 0.000000 2.342377 v gpio_dm2[29] (out) + 2.342377 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2967,13 +2967,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.894554 data arrival time + -2.342377 data arrival time --------------------------------------------------------------------------------------------- - 4.644554 slack (MET) + 4.092377 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2982,10 +2982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 1.295985 0.894662 2.894662 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.296068 0.000000 2.894662 v gpio_oeb[5] (out) - 2.894662 data arrival time + 3 0.118195 0.498667 0.342558 2.342558 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.498675 0.000000 2.342558 v gpio_inp_dis[29] (out) + 2.342558 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2995,13 +2995,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.894662 data arrival time + -2.342558 data arrival time --------------------------------------------------------------------------------------------- - 4.644662 slack (MET) + 4.092558 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3010,10 +3010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 1.294739 0.894772 2.894772 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.294835 0.000000 2.894772 v gpio_vtrip_sel[1] (out) - 2.894772 data arrival time + 3 0.118195 0.498667 0.342650 2.342650 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.498676 0.000000 2.342650 v gpio_dm1[29] (out) + 2.342650 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3023,13 +3023,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.894772 data arrival time + -2.342650 data arrival time --------------------------------------------------------------------------------------------- - 4.644772 slack (MET) + 4.092650 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3038,10 +3038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 1.298164 0.894988 2.894988 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.298225 0.000000 2.894988 v gpio_oeb[2] (out) - 2.894988 data arrival time + 4 0.143336 0.602092 0.414669 2.414669 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.602096 0.000000 2.414669 v gpio_out[1] (out) + 2.414669 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3051,13 +3051,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.894988 data arrival time + -2.414669 data arrival time --------------------------------------------------------------------------------------------- - 4.644988 slack (MET) + 4.164669 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3066,10 +3066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 1.296951 0.895349 2.895349 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.296975 0.000000 2.895349 v gpio_oeb[7] (out) - 2.895349 data arrival time + 4 0.143336 0.602092 0.414767 2.414767 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.602097 0.000000 2.414767 v gpio_dm2[1] (out) + 2.414767 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3079,13 +3079,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.895349 data arrival time + -2.414767 data arrival time --------------------------------------------------------------------------------------------- - 4.645349 slack (MET) + 4.164767 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3094,10 +3094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 1.295985 0.895446 2.895446 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.296085 0.000000 2.895446 v gpio_ib_mode_sel[5] (out) - 2.895446 data arrival time + 4 0.143336 0.602092 0.414996 2.414996 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.602098 0.000000 2.414996 v gpio_dm0[1] (out) + 2.414996 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3107,13 +3107,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.895446 data arrival time + -2.414996 data arrival time --------------------------------------------------------------------------------------------- - 4.645446 slack (MET) + 4.164996 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3122,10 +3122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 1.296951 0.896133 2.896133 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.296984 0.000000 2.896133 v gpio_ib_mode_sel[7] (out) - 2.896133 data arrival time + 4 0.143336 0.602092 0.415048 2.415048 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.602099 0.000000 2.415048 v gpio_dm1[1] (out) + 2.415048 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3135,13 +3135,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.896133 data arrival time + -2.415048 data arrival time --------------------------------------------------------------------------------------------- - 4.646133 slack (MET) + 4.165048 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3150,10 +3150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 1.295985 0.896135 2.896135 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.296101 0.000000 2.896135 v gpio_vtrip_sel[5] (out) - 2.896135 data arrival time + 9 0.310668 1.289763 0.890249 2.890249 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.289808 0.000000 2.890249 v gpio_oeb[11] (out) + 2.890249 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3163,13 +3163,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.896135 data arrival time + -2.890249 data arrival time --------------------------------------------------------------------------------------------- - 4.646135 slack (MET) + 4.640249 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3178,10 +3178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 1.293924 0.896619 2.896619 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.294003 0.000000 2.896619 v gpio_holdover[6] (out) - 2.896619 data arrival time + 9 0.310668 1.289763 0.891032 2.891032 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.289821 0.000000 2.891032 v gpio_ib_mode_sel[11] (out) + 2.891032 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3191,13 +3191,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.896619 data arrival time + -2.891032 data arrival time --------------------------------------------------------------------------------------------- - 4.646619 slack (MET) + 4.641032 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3206,10 +3206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 1.298164 0.896725 2.896725 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.298258 0.000000 2.896725 v gpio_ib_mode_sel[2] (out) - 2.896725 data arrival time + 9 0.310668 1.289763 0.891718 2.891718 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.289833 0.000000 2.891718 v gpio_vtrip_sel[11] (out) + 2.891718 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3219,13 +3219,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.896725 data arrival time + -2.891718 data arrival time --------------------------------------------------------------------------------------------- - 4.646725 slack (MET) + 4.641718 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3234,10 +3234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 1.296951 0.896822 2.896821 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.296993 0.000000 2.896821 v gpio_vtrip_sel[7] (out) - 2.896821 data arrival time + 9 0.311785 1.293924 0.893042 2.893042 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.293948 0.000000 2.893042 v gpio_oeb[6] (out) + 2.893042 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3247,13 +3247,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.896821 data arrival time + -2.893042 data arrival time --------------------------------------------------------------------------------------------- - 4.646821 slack (MET) + 4.643042 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3262,10 +3262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 1.299308 0.897124 2.897124 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.299318 0.000000 2.897124 v gpio_oeb[10] (out) - 2.897124 data arrival time + 9 0.311766 1.294739 0.893301 2.893301 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.294806 0.000000 2.893301 v gpio_oeb[1] (out) + 2.893301 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3275,13 +3275,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.897124 data arrival time + -2.893301 data arrival time --------------------------------------------------------------------------------------------- - 4.647124 slack (MET) + 4.643301 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3290,10 +3290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 1.294739 0.897214 2.897214 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.294894 0.000000 2.897214 v gpio_holdover[1] (out) - 2.897214 data arrival time + 9 0.311785 1.293924 0.893805 2.893805 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.293957 0.000000 2.893805 v gpio_ib_mode_sel[6] (out) + 2.893805 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3303,13 +3303,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.897214 data arrival time + -2.893805 data arrival time --------------------------------------------------------------------------------------------- - 4.647214 slack (MET) + 4.643806 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3318,10 +3318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 1.299308 0.897375 2.897375 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.299320 0.000000 2.897375 v gpio_ib_mode_sel[10] (out) - 2.897375 data arrival time + 9 0.310668 1.289763 0.893837 2.893837 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.289877 0.000000 2.893837 v gpio_holdover[11] (out) + 2.893837 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3331,13 +3331,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.897375 data arrival time + -2.893837 data arrival time --------------------------------------------------------------------------------------------- - 4.647375 slack (MET) + 4.643837 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3346,10 +3346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 1.298164 0.897413 2.897413 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.298273 0.000000 2.897413 v gpio_vtrip_sel[2] (out) - 2.897413 data arrival time + 9 0.311766 1.294739 0.894084 2.894084 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.294820 0.000000 2.894084 v gpio_ib_mode_sel[1] (out) + 2.894084 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3359,13 +3359,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.897413 data arrival time + -2.894084 data arrival time --------------------------------------------------------------------------------------------- - 4.647413 slack (MET) + 4.644084 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3374,10 +3374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 1.300019 0.897485 2.897485 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.300067 0.000000 2.897485 v gpio_oeb[8] (out) - 2.897485 data arrival time + 9 0.311785 1.293924 0.894554 2.894554 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.293967 0.000000 2.894554 v gpio_vtrip_sel[6] (out) + 2.894554 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3387,13 +3387,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.897485 data arrival time + -2.894554 data arrival time --------------------------------------------------------------------------------------------- - 4.647485 slack (MET) + 4.644554 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3402,10 +3402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 1.293924 0.897578 2.897578 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.294022 0.000000 2.897578 v gpio_analog_sel[6] (out) - 2.897578 data arrival time + 9 0.312042 1.295985 0.894662 2.894662 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.296068 0.000000 2.894662 v gpio_oeb[5] (out) + 2.894662 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3415,13 +3415,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.897578 data arrival time + -2.894662 data arrival time --------------------------------------------------------------------------------------------- - 4.647578 slack (MET) + 4.644662 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3430,10 +3430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 1.298653 0.897836 2.897836 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.298715 0.000000 2.897836 v gpio_oeb[4] (out) - 2.897836 data arrival time + 9 0.311766 1.294739 0.894772 2.894772 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.294835 0.000000 2.894772 v gpio_vtrip_sel[1] (out) + 2.894772 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3443,13 +3443,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.897836 data arrival time + -2.894772 data arrival time --------------------------------------------------------------------------------------------- - 4.647836 slack (MET) + 4.644772 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3458,10 +3458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 1.295985 0.898263 2.898263 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.296157 0.000000 2.898263 v gpio_holdover[5] (out) - 2.898263 data arrival time + 9 0.310668 1.289763 0.894796 2.894796 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.289901 0.000000 2.894796 v gpio_analog_sel[11] (out) + 2.894796 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3471,13 +3471,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898263 data arrival time + -2.894796 data arrival time --------------------------------------------------------------------------------------------- - 4.648263 slack (MET) + 4.644797 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3486,10 +3486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 1.300019 0.898274 2.898274 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.300080 0.000000 2.898274 v gpio_ib_mode_sel[8] (out) - 2.898274 data arrival time + 9 0.312538 1.296951 0.895349 2.895349 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.296975 0.000000 2.895349 v gpio_oeb[7] (out) + 2.895349 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3499,13 +3499,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898274 data arrival time + -2.895349 data arrival time --------------------------------------------------------------------------------------------- - 4.648274 slack (MET) + 4.645349 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3514,26 +3514,26 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 1.298653 0.898623 2.898623 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.298730 0.000000 2.898623 v gpio_ib_mode_sel[4] (out) - 2.898623 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) + 9 0.312042 1.295985 0.895446 2.895446 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.296085 0.000000 2.895446 v gpio_ib_mode_sel[5] (out) + 2.895446 data arrival time + + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) 0.250000 0.250000 clock uncertainty 0.000000 0.250000 clock reconvergence pessimism -2.000000 -1.750000 output external delay -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898623 data arrival time + -2.895446 data arrival time --------------------------------------------------------------------------------------------- - 4.648623 slack (MET) + 4.645446 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3542,10 +3542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 1.294739 0.898838 2.898838 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.294942 0.000000 2.898838 v gpio_analog_sel[1] (out) - 2.898838 data arrival time + 9 0.312538 1.296951 0.896133 2.896133 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.296984 0.000000 2.896133 v gpio_ib_mode_sel[7] (out) + 2.896133 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3555,13 +3555,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898838 data arrival time + -2.896133 data arrival time --------------------------------------------------------------------------------------------- - 4.648838 slack (MET) + 4.646133 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3570,10 +3570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 1.296951 0.898948 2.898948 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.297029 0.000000 2.898948 v gpio_holdover[7] (out) - 2.898948 data arrival time + 9 0.312042 1.295985 0.896135 2.896135 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.296101 0.000000 2.896135 v gpio_vtrip_sel[5] (out) + 2.896135 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3583,13 +3583,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898948 data arrival time + -2.896135 data arrival time --------------------------------------------------------------------------------------------- - 4.648948 slack (MET) + 4.646135 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3598,10 +3598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 1.299308 0.898962 2.898962 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.299335 0.000000 2.898962 v gpio_vtrip_sel[10] (out) - 2.898962 data arrival time + 9 0.310668 1.289763 0.896493 2.896493 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.289948 0.000000 2.896493 v gpio_analog_pol[11] (out) + 2.896493 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3611,13 +3611,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898962 data arrival time + -2.896493 data arrival time --------------------------------------------------------------------------------------------- - 4.648962 slack (MET) + 4.646493 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3626,10 +3626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 1.300019 0.898966 2.898966 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.300093 0.000000 2.898966 v gpio_vtrip_sel[8] (out) - 2.898966 data arrival time + 9 0.313043 1.298520 0.896585 2.896585 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.298531 0.000000 2.896585 v gpio_oeb[10] (out) + 2.896585 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3639,13 +3639,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.898966 data arrival time + -2.896585 data arrival time --------------------------------------------------------------------------------------------- - 4.648966 slack (MET) + 4.646585 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3654,10 +3654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 1.295985 0.899227 2.899227 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.296186 0.000000 2.899227 v gpio_analog_sel[5] (out) - 2.899227 data arrival time + 9 0.311785 1.293924 0.896619 2.896619 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.294003 0.000000 2.896619 v gpio_holdover[6] (out) + 2.896619 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3667,13 +3667,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899227 data arrival time + -2.896619 data arrival time --------------------------------------------------------------------------------------------- - 4.649227 slack (MET) + 4.646619 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3682,10 +3682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 1.298164 0.899538 2.899538 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.298327 0.000000 2.899538 v gpio_holdover[2] (out) - 2.899538 data arrival time + 9 0.312538 1.296951 0.896822 2.896821 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.296993 0.000000 2.896821 v gpio_vtrip_sel[7] (out) + 2.896821 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3695,13 +3695,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899538 data arrival time + -2.896821 data arrival time --------------------------------------------------------------------------------------------- - 4.649538 slack (MET) + 4.646821 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3710,10 +3710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 1.293924 0.899881 2.899881 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.294079 0.000000 2.899881 v gpio_analog_pol[6] (out) - 2.899881 data arrival time + 9 0.313043 1.298520 0.896836 2.896836 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.298533 0.000000 2.896836 v gpio_ib_mode_sel[10] (out) + 2.896836 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3723,13 +3723,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899881 data arrival time + -2.896836 data arrival time --------------------------------------------------------------------------------------------- - 4.649881 slack (MET) + 4.646836 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3738,10 +3738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 1.296951 0.899911 2.899911 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.297049 0.000000 2.899911 v gpio_analog_sel[7] (out) - 2.899911 data arrival time + 9 0.313051 1.299585 0.897180 2.897180 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.299634 0.000000 2.897180 v gpio_oeb[8] (out) + 2.897180 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3751,13 +3751,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899911 data arrival time + -2.897180 data arrival time --------------------------------------------------------------------------------------------- - 4.649911 slack (MET) + 4.647180 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3766,10 +3766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 1.298653 0.899991 2.899991 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.298758 0.000000 2.899991 v gpio_vtrip_sel[4] (out) - 2.899991 data arrival time + 9 0.311766 1.294739 0.897214 2.897214 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.294894 0.000000 2.897214 v gpio_holdover[1] (out) + 2.897214 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3779,13 +3779,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.899991 data arrival time + -2.897214 data arrival time --------------------------------------------------------------------------------------------- - 4.649991 slack (MET) + 4.647214 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3794,10 +3794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 1.293924 0.900172 2.900172 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.294087 0.000000 2.900172 v gpio_dm0[6] (out) - 2.900172 data arrival time + 9 0.310668 1.289763 0.897223 2.897223 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.289971 0.000000 2.897223 v gpio_dm0[11] (out) + 2.897223 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3807,13 +3807,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.900172 data arrival time + -2.897223 data arrival time --------------------------------------------------------------------------------------------- - 4.650172 slack (MET) + 4.647223 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3822,10 +3822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 1.294739 0.900302 2.900302 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.294991 0.000000 2.900302 v gpio_inp_dis[1] (out) - 2.900302 data arrival time + 9 0.312726 1.297807 0.897317 2.897317 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.297852 0.000000 2.897317 v gpio_oeb[12] (out) + 2.897317 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3835,13 +3835,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.900302 data arrival time + -2.897317 data arrival time --------------------------------------------------------------------------------------------- - 4.650302 slack (MET) + 4.647316 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3850,10 +3850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 1.293924 0.900367 2.900367 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.294093 0.000000 2.900367 v gpio_analog_en[6] (out) - 2.900367 data arrival time + 9 0.310668 1.289763 0.897418 2.897418 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.289977 0.000000 2.897418 v gpio_analog_en[11] (out) + 2.897418 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3863,13 +3863,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.900367 data arrival time + -2.897418 data arrival time --------------------------------------------------------------------------------------------- - 4.650367 slack (MET) + 4.647418 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3878,10 +3878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 1.298164 0.900500 2.900500 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.298356 0.000000 2.900500 v gpio_analog_sel[2] (out) - 2.900500 data arrival time + 9 0.311785 1.293924 0.897578 2.897578 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.294022 0.000000 2.897578 v gpio_analog_sel[6] (out) + 2.897578 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3891,13 +3891,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.900500 data arrival time + -2.897578 data arrival time --------------------------------------------------------------------------------------------- - 4.650500 slack (MET) + 4.647578 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3906,10 +3906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 1.294739 0.900555 2.900555 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.295000 0.000000 2.900555 v gpio_analog_pol[1] (out) - 2.900555 data arrival time + 9 0.312854 1.298653 0.897836 2.897836 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.298715 0.000000 2.897836 v gpio_oeb[4] (out) + 2.897836 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3919,13 +3919,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.900555 data arrival time + -2.897836 data arrival time --------------------------------------------------------------------------------------------- - 4.650556 slack (MET) + 4.647836 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3934,10 +3934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 1.295985 0.900681 2.900681 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.296234 0.000000 2.900681 v gpio_analog_pol[5] (out) - 2.900681 data arrival time + 9 0.310668 1.289763 0.897864 2.897864 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.289992 0.000000 2.897864 v gpio_slow_sel[11] (out) + 2.897864 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3947,13 +3947,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.900681 data arrival time + -2.897864 data arrival time --------------------------------------------------------------------------------------------- - 4.650681 slack (MET) + 4.647863 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3962,10 +3962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 1.293924 0.900813 2.900813 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.294106 0.000000 2.900813 v gpio_slow_sel[6] (out) - 2.900813 data arrival time + 9 0.313051 1.299585 0.897968 2.897968 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.299646 0.000000 2.897968 v gpio_ib_mode_sel[8] (out) + 2.897968 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3975,13 +3975,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.900813 data arrival time + -2.897968 data arrival time --------------------------------------------------------------------------------------------- - 4.650812 slack (MET) + 4.647967 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3990,10 +3990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 1.294739 0.901057 2.901057 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.295019 0.000000 2.901057 v gpio_analog_en[1] (out) - 2.901057 data arrival time + 9 0.312042 1.295985 0.898263 2.898263 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.296157 0.000000 2.898263 v gpio_holdover[5] (out) + 2.898263 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4003,13 +4003,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901057 data arrival time + -2.898263 data arrival time --------------------------------------------------------------------------------------------- - 4.651057 slack (MET) + 4.648263 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4018,10 +4018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 1.300019 0.901106 2.901106 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.300138 0.000000 2.901106 v gpio_holdover[8] (out) - 2.901106 data arrival time + 9 0.313043 1.298520 0.898423 2.898423 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.298548 0.000000 2.898423 v gpio_vtrip_sel[10] (out) + 2.898423 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4031,13 +4031,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901106 data arrival time + -2.898423 data arrival time --------------------------------------------------------------------------------------------- - 4.651106 slack (MET) + 4.648423 slack (MET) Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4046,10 +4046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 1.298653 0.901168 2.901168 v gpio_loopback_zero[4] (in) + 9 0.312854 1.298653 0.898623 2.898623 v gpio_loopback_zero[4] (in) gpio_loopback_zero[4] (net) - 1.298786 0.000000 2.901168 v gpio_holdover[4] (out) - 2.901168 data arrival time + 1.298730 0.000000 2.898623 v gpio_ib_mode_sel[4] (out) + 2.898623 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4059,13 +4059,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901168 data arrival time + -2.898623 data arrival time --------------------------------------------------------------------------------------------- - 4.651167 slack (MET) + 4.648623 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4074,10 +4074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 1.301261 0.901254 2.901253 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.301285 0.000000 2.901253 v gpio_oeb[3] (out) - 2.901253 data arrival time + 9 0.313051 1.299585 0.898659 2.898659 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.299659 0.000000 2.898659 v gpio_vtrip_sel[8] (out) + 2.898659 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4087,13 +4087,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901253 data arrival time + -2.898659 data arrival time --------------------------------------------------------------------------------------------- - 4.651254 slack (MET) + 4.648659 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4102,11 +4102,11 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 1.298653 0.901350 2.901350 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.298791 0.000000 2.901350 v gpio_analog_sel[4] (out) - 2.901350 data arrival time - + 9 0.311766 1.294739 0.898838 2.898838 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.294942 0.000000 2.898838 v gpio_analog_sel[1] (out) + 2.898838 data arrival time + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 0.250000 0.250000 clock uncertainty @@ -4115,13 +4115,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901350 data arrival time + -2.898838 data arrival time --------------------------------------------------------------------------------------------- - 4.651350 slack (MET) + 4.648838 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4130,10 +4130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 1.301261 0.901405 2.901405 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.301287 0.000000 2.901405 v gpio_ib_mode_sel[3] (out) - 2.901405 data arrival time + 9 0.312726 1.297807 0.898893 2.898893 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.297879 0.000000 2.898893 v gpio_ib_mode_sel[12] (out) + 2.898893 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4143,13 +4143,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901405 data arrival time + -2.898893 data arrival time --------------------------------------------------------------------------------------------- - 4.651406 slack (MET) + 4.648893 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4158,10 +4158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 1.295985 0.901459 2.901459 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.296262 0.000000 2.901459 v gpio_dm0[5] (out) - 2.901459 data arrival time + 9 0.312538 1.296951 0.898948 2.898948 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.297029 0.000000 2.898948 v gpio_holdover[7] (out) + 2.898948 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4171,13 +4171,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901459 data arrival time + -2.898948 data arrival time --------------------------------------------------------------------------------------------- - 4.651459 slack (MET) + 4.648948 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4186,10 +4186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 1.300712 0.901530 2.901530 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.300717 0.000000 2.901530 v gpio_oeb[9] (out) - 2.901530 data arrival time + 9 0.312042 1.295985 0.899227 2.899227 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.296186 0.000000 2.899227 v gpio_analog_sel[5] (out) + 2.899227 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4199,13 +4199,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901530 data arrival time + -2.899227 data arrival time --------------------------------------------------------------------------------------------- - 4.651530 slack (MET) + 4.649227 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4214,10 +4214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 1.295985 0.901537 2.901537 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.296265 0.000000 2.901537 v gpio_analog_en[5] (out) - 2.901537 data arrival time + 9 0.311785 1.293924 0.899881 2.899881 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.294079 0.000000 2.899881 v gpio_analog_pol[6] (out) + 2.899881 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4227,13 +4227,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901537 data arrival time + -2.899881 data arrival time --------------------------------------------------------------------------------------------- - 4.651537 slack (MET) + 4.649881 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4242,10 +4242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 1.301261 0.901540 2.901540 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.301288 0.000000 2.901540 v gpio_vtrip_sel[3] (out) - 2.901540 data arrival time + 9 0.312538 1.296951 0.899911 2.899911 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.297049 0.000000 2.899911 v gpio_analog_sel[7] (out) + 2.899911 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4255,13 +4255,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901540 data arrival time + -2.899911 data arrival time --------------------------------------------------------------------------------------------- - 4.651540 slack (MET) + 4.649911 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4270,10 +4270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 1.294739 0.901614 2.901614 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.295040 0.000000 2.901614 v gpio_slow_sel[1] (out) - 2.901614 data arrival time + 9 0.312726 1.297807 0.899932 2.899932 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.297899 0.000000 2.899932 v gpio_vtrip_sel[12] (out) + 2.899932 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4283,13 +4283,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901614 data arrival time + -2.899932 data arrival time --------------------------------------------------------------------------------------------- - 4.651614 slack (MET) + 4.649932 slack (MET) Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4298,10 +4298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 1.298653 0.901664 2.901664 v gpio_loopback_zero[4] (in) + 9 0.312854 1.298653 0.899991 2.899991 v gpio_loopback_zero[4] (in) gpio_loopback_zero[4] (net) - 1.298799 0.000000 2.901664 v gpio_analog_pol[4] (out) - 2.901664 data arrival time + 1.298758 0.000000 2.899991 v gpio_vtrip_sel[4] (out) + 2.899991 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4311,13 +4311,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901664 data arrival time + -2.899991 data arrival time --------------------------------------------------------------------------------------------- - 4.651664 slack (MET) + 4.649991 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4326,10 +4326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 1.299308 0.901670 2.901670 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.299375 0.000000 2.901670 v gpio_holdover[10] (out) - 2.901670 data arrival time + 9 0.314820 1.306663 0.900091 2.900091 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.306679 0.000000 2.900091 v gpio_oeb[30] (out) + 2.900091 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4339,13 +4339,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901670 data arrival time + -2.900091 data arrival time --------------------------------------------------------------------------------------------- - 4.651670 slack (MET) + 4.650091 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4354,10 +4354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 1.300712 0.901675 2.901675 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.300717 0.000000 2.901675 v gpio_ib_mode_sel[9] (out) - 2.901675 data arrival time + 9 0.311785 1.293924 0.900172 2.900172 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.294087 0.000000 2.900172 v gpio_dm0[6] (out) + 2.900172 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4367,13 +4367,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901675 data arrival time + -2.900172 data arrival time --------------------------------------------------------------------------------------------- - 4.651675 slack (MET) + 4.650172 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4382,10 +4382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 1.296951 0.901703 2.901703 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.297092 0.000000 2.901703 v gpio_analog_pol[7] (out) - 2.901703 data arrival time + 9 0.311766 1.294739 0.900302 2.900302 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.294991 0.000000 2.900302 v gpio_inp_dis[1] (out) + 2.900302 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4395,13 +4395,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901703 data arrival time + -2.900302 data arrival time --------------------------------------------------------------------------------------------- - 4.651703 slack (MET) + 4.650302 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4410,10 +4410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 1.298653 0.901721 2.901721 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.298801 0.000000 2.901721 v gpio_dm0[4] (out) - 2.901721 data arrival time + 9 0.312726 1.297807 0.900321 2.900321 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.297908 0.000000 2.900321 v gpio_holdover[12] (out) + 2.900321 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4423,13 +4423,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901721 data arrival time + -2.900321 data arrival time --------------------------------------------------------------------------------------------- - 4.651721 slack (MET) + 4.650320 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4438,10 +4438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 1.298653 0.901760 2.901760 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.298802 0.000000 2.901760 v gpio_analog_en[4] (out) - 2.901760 data arrival time + 9 0.311785 1.293924 0.900367 2.900367 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.294093 0.000000 2.900367 v gpio_analog_en[6] (out) + 2.900367 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4451,13 +4451,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901760 data arrival time + -2.900367 data arrival time --------------------------------------------------------------------------------------------- - 4.651760 slack (MET) + 4.650367 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4466,10 +4466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 1.300712 0.901802 2.901802 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.300718 0.000000 2.901802 v gpio_vtrip_sel[9] (out) - 2.901802 data arrival time + 9 0.312726 1.297807 0.900487 2.900487 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.297911 0.000000 2.900487 v gpio_analog_sel[12] (out) + 2.900487 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4479,13 +4479,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901802 data arrival time + -2.900487 data arrival time --------------------------------------------------------------------------------------------- - 4.651802 slack (MET) + 4.650487 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4494,10 +4494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 1.298653 0.901841 2.901841 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.298804 0.000000 2.901841 v gpio_slow_sel[4] (out) - 2.901841 data arrival time + 9 0.311766 1.294739 0.900555 2.900555 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.295000 0.000000 2.900555 v gpio_analog_pol[1] (out) + 2.900555 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4507,13 +4507,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901841 data arrival time + -2.900555 data arrival time --------------------------------------------------------------------------------------------- - 4.651841 slack (MET) + 4.650556 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4522,10 +4522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 1.301261 0.901909 2.901909 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.301293 0.000000 2.901909 v gpio_holdover[3] (out) - 2.901909 data arrival time + 9 0.312042 1.295985 0.900681 2.900681 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.296234 0.000000 2.900681 v gpio_analog_pol[5] (out) + 2.900681 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4535,13 +4535,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901909 data arrival time + -2.900681 data arrival time --------------------------------------------------------------------------------------------- - 4.651909 slack (MET) + 4.650681 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4550,10 +4550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 1.296951 0.901997 2.901997 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.297100 0.000000 2.901997 v gpio_dm0[7] (out) - 2.901997 data arrival time + 9 0.313051 1.299585 0.900798 2.900798 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.299705 0.000000 2.900798 v gpio_holdover[8] (out) + 2.900798 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4563,13 +4563,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.901997 data arrival time + -2.900798 data arrival time --------------------------------------------------------------------------------------------- - 4.651997 slack (MET) + 4.650798 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4578,10 +4578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 1.295985 0.902023 2.902023 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.296283 0.000000 2.902023 v gpio_slow_sel[5] (out) - 2.902023 data arrival time + 9 0.312726 1.297807 0.900816 2.900816 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.297919 0.000000 2.900816 v gpio_analog_pol[12] (out) + 2.900816 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4591,13 +4591,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902023 data arrival time + -2.900816 data arrival time --------------------------------------------------------------------------------------------- - 4.652023 slack (MET) + 4.650816 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4606,10 +4606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 1.300712 0.902183 2.902183 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.300720 0.000000 2.902183 v gpio_holdover[9] (out) - 2.902183 data arrival time + 9 0.311785 1.293924 0.900813 2.900813 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.294106 0.000000 2.900813 v gpio_slow_sel[6] (out) + 2.900813 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4619,13 +4619,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902183 data arrival time + -2.900813 data arrival time --------------------------------------------------------------------------------------------- - 4.652183 slack (MET) + 4.650812 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4634,10 +4634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 1.296951 0.902195 2.902195 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.297106 0.000000 2.902195 v gpio_analog_en[7] (out) - 2.902195 data arrival time + 9 0.312726 1.297807 0.900863 2.900863 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.297920 0.000000 2.900863 v gpio_dm0[12] (out) + 2.900863 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4647,13 +4647,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902195 data arrival time + -2.900863 data arrival time --------------------------------------------------------------------------------------------- - 4.652195 slack (MET) + 4.650863 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4662,10 +4662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 1.300712 0.902385 2.902385 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.300722 0.000000 2.902385 v gpio_analog_sel[9] (out) - 2.902385 data arrival time + 9 0.312726 1.297807 0.900991 2.900991 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.297923 0.000000 2.900991 v gpio_slow_sel[12] (out) + 2.900991 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4675,13 +4675,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902385 data arrival time + -2.900991 data arrival time --------------------------------------------------------------------------------------------- - 4.652385 slack (MET) + 4.650991 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4690,10 +4690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 1.300019 0.902497 2.902498 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.300174 0.000000 2.902498 v gpio_analog_sel[8] (out) - 2.902498 data arrival time + 9 0.311766 1.294739 0.901057 2.901057 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.295019 0.000000 2.901057 v gpio_analog_en[1] (out) + 2.901057 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4703,13 +4703,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902498 data arrival time + -2.901057 data arrival time --------------------------------------------------------------------------------------------- - 4.652497 slack (MET) + 4.651057 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4718,10 +4718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 1.296951 0.902563 2.902563 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.297116 0.000000 2.902563 v gpio_slow_sel[7] (out) - 2.902563 data arrival time + 9 0.312726 1.297807 0.901135 2.901134 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.297926 0.000000 2.901134 v gpio_analog_en[12] (out) + 2.901134 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4731,13 +4731,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902563 data arrival time + -2.901134 data arrival time --------------------------------------------------------------------------------------------- - 4.652563 slack (MET) + 4.651134 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4746,10 +4746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 1.301261 0.902568 2.902568 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.301301 0.000000 2.902568 v gpio_analog_sel[3] (out) - 2.902568 data arrival time + 9 0.313043 1.298520 0.901131 2.901131 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.298588 0.000000 2.901131 v gpio_holdover[10] (out) + 2.901131 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4759,13 +4759,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902568 data arrival time + -2.901131 data arrival time --------------------------------------------------------------------------------------------- - 4.652568 slack (MET) + 4.651131 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4774,10 +4774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 1.299308 0.902575 2.902575 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.299393 0.000000 2.902575 v gpio_analog_sel[10] (out) - 2.902575 data arrival time + 9 0.312854 1.298653 0.901168 2.901168 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.298786 0.000000 2.901168 v gpio_holdover[4] (out) + 2.901168 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4787,13 +4787,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902575 data arrival time + -2.901168 data arrival time --------------------------------------------------------------------------------------------- - 4.652575 slack (MET) + 4.651167 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4802,10 +4802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 1.298164 0.902608 2.902608 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.298426 0.000000 2.902608 v gpio_analog_pol[2] (out) - 2.902608 data arrival time + 9 0.313798 1.301261 0.901254 2.901253 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.301285 0.000000 2.901253 v gpio_oeb[3] (out) + 2.901253 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4815,13 +4815,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902608 data arrival time + -2.901253 data arrival time --------------------------------------------------------------------------------------------- - 4.652608 slack (MET) + 4.651254 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4830,10 +4830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 1.300712 0.902732 2.902732 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.300724 0.000000 2.902732 v gpio_analog_pol[9] (out) - 2.902732 data arrival time + 9 0.312854 1.298653 0.901350 2.901350 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.298791 0.000000 2.901350 v gpio_analog_sel[4] (out) + 2.901350 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4843,13 +4843,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902732 data arrival time + -2.901350 data arrival time --------------------------------------------------------------------------------------------- - 4.652732 slack (MET) + 4.651350 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4858,10 +4858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 1.300712 0.902794 2.902794 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.300725 0.000000 2.902794 v gpio_dm0[9] (out) - 2.902794 data arrival time + 9 0.313798 1.301261 0.901405 2.901405 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.301287 0.000000 2.901405 v gpio_ib_mode_sel[3] (out) + 2.901405 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4871,13 +4871,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902794 data arrival time + -2.901405 data arrival time --------------------------------------------------------------------------------------------- - 4.652794 slack (MET) + 4.651406 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4886,10 +4886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 1.300712 0.902836 2.902836 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.300725 0.000000 2.902836 v gpio_analog_en[9] (out) - 2.902836 data arrival time + 9 0.312042 1.295985 0.901459 2.901459 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.296262 0.000000 2.901459 v gpio_dm0[5] (out) + 2.901459 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4899,13 +4899,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902836 data arrival time + -2.901459 data arrival time --------------------------------------------------------------------------------------------- - 4.652836 slack (MET) + 4.651459 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4914,10 +4914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 1.299308 0.902909 2.902909 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.299399 0.000000 2.902909 v gpio_analog_pol[10] (out) - 2.902909 data arrival time + 9 0.313906 1.300711 0.901529 2.901529 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.300716 0.000000 2.901529 v gpio_oeb[9] (out) + 2.901529 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4927,13 +4927,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902909 data arrival time + -2.901529 data arrival time --------------------------------------------------------------------------------------------- - 4.652908 slack (MET) + 4.651529 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4942,10 +4942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 1.299308 0.902963 2.902963 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.299401 0.000000 2.902963 v gpio_dm0[10] (out) - 2.902963 data arrival time + 9 0.312042 1.295985 0.901537 2.901537 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.296265 0.000000 2.901537 v gpio_analog_en[5] (out) + 2.901537 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4955,13 +4955,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.902963 data arrival time + -2.901537 data arrival time --------------------------------------------------------------------------------------------- - 4.652963 slack (MET) + 4.651537 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4970,10 +4970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 1.299308 0.903116 2.903116 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.299404 0.000000 2.903116 v gpio_analog_en[10] (out) - 2.903116 data arrival time + 9 0.313798 1.301261 0.901540 2.901540 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.301288 0.000000 2.901540 v gpio_vtrip_sel[3] (out) + 2.901540 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4983,13 +4983,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.903116 data arrival time + -2.901540 data arrival time --------------------------------------------------------------------------------------------- - 4.653116 slack (MET) + 4.651540 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4998,10 +4998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 1.300712 0.903160 2.903160 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.300728 0.000000 2.903160 v gpio_slow_sel[9] (out) - 2.903160 data arrival time + 9 0.311766 1.294739 0.901614 2.901614 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.295040 0.000000 2.901614 v gpio_slow_sel[1] (out) + 2.901614 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5011,13 +5011,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.903160 data arrival time + -2.901614 data arrival time --------------------------------------------------------------------------------------------- - 4.653160 slack (MET) + 4.651614 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5026,10 +5026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 1.298164 0.903367 2.903367 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.298453 0.000000 2.903367 v gpio_dm0[2] (out) - 2.903367 data arrival time + 9 0.312854 1.298653 0.901664 2.901664 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.298799 0.000000 2.901664 v gpio_analog_pol[4] (out) + 2.901664 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5039,13 +5039,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.903367 data arrival time + -2.901664 data arrival time --------------------------------------------------------------------------------------------- - 4.653367 slack (MET) + 4.651664 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5054,10 +5054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 1.306788 0.903497 2.903497 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.306834 0.000000 2.903497 v gpio_oeb[12] (out) - 2.903497 data arrival time + 9 0.313906 1.300711 0.901674 2.901674 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.300717 0.000000 2.901674 v gpio_ib_mode_sel[9] (out) + 2.901674 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5067,13 +5067,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.903497 data arrival time + -2.901674 data arrival time --------------------------------------------------------------------------------------------- - 4.653497 slack (MET) + 4.651674 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5082,10 +5082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 1.301261 0.903513 2.903513 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.301316 0.000000 2.903513 v gpio_analog_pol[3] (out) - 2.903513 data arrival time + 9 0.312538 1.296951 0.901703 2.901703 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.297092 0.000000 2.901703 v gpio_analog_pol[7] (out) + 2.901703 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5095,13 +5095,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.903513 data arrival time + -2.901703 data arrival time --------------------------------------------------------------------------------------------- - 4.653512 slack (MET) + 4.651703 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5110,10 +5110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 1.301261 0.903567 2.903567 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.301316 0.000000 2.903567 v gpio_dm0[3] (out) - 2.903567 data arrival time + 9 0.312854 1.298653 0.901721 2.901721 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.298801 0.000000 2.901721 v gpio_dm0[4] (out) + 2.901721 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5123,13 +5123,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.903567 data arrival time + -2.901721 data arrival time --------------------------------------------------------------------------------------------- - 4.653566 slack (MET) + 4.651721 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5138,10 +5138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 1.301261 0.903603 2.903603 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.301317 0.000000 2.903603 v gpio_analog_en[3] (out) - 2.903603 data arrival time + 9 0.312854 1.298653 0.901760 2.901760 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.298802 0.000000 2.901760 v gpio_analog_en[4] (out) + 2.901760 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5151,13 +5151,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.903603 data arrival time + -2.901760 data arrival time --------------------------------------------------------------------------------------------- - 4.653603 slack (MET) + 4.651760 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5166,10 +5166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 1.301261 0.903687 2.903687 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.301318 0.000000 2.903687 v gpio_slow_sel[3] (out) - 2.903687 data arrival time + 9 0.313906 1.300711 0.901802 2.901802 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.300717 0.000000 2.901802 v gpio_vtrip_sel[9] (out) + 2.901802 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5179,13 +5179,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.903687 data arrival time + -2.901802 data arrival time --------------------------------------------------------------------------------------------- - 4.653687 slack (MET) + 4.651802 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5194,10 +5194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 1.300019 0.903759 2.903759 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.300211 0.000000 2.903759 v gpio_analog_pol[8] (out) - 2.903759 data arrival time + 9 0.312854 1.298653 0.901841 2.901841 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.298804 0.000000 2.901841 v gpio_slow_sel[4] (out) + 2.901841 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5207,13 +5207,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.903759 data arrival time + -2.901841 data arrival time --------------------------------------------------------------------------------------------- - 4.653759 slack (MET) + 4.651841 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5222,10 +5222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 1.299308 0.903784 2.903785 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.299419 0.000000 2.903785 v gpio_slow_sel[10] (out) - 2.903785 data arrival time + 9 0.314820 1.306663 0.901875 2.901875 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.306699 0.000000 2.901875 v gpio_ib_mode_sel[30] (out) + 2.901875 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5235,13 +5235,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.903785 data arrival time + -2.901875 data arrival time --------------------------------------------------------------------------------------------- - 4.653784 slack (MET) + 4.651875 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5250,10 +5250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 1.298164 0.903805 2.903805 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.298470 0.000000 2.903805 v gpio_analog_en[2] (out) - 2.903805 data arrival time + 9 0.313798 1.301261 0.901909 2.901909 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.301293 0.000000 2.901909 v gpio_holdover[3] (out) + 2.901909 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5263,13 +5263,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.903805 data arrival time + -2.901909 data arrival time --------------------------------------------------------------------------------------------- - 4.653805 slack (MET) + 4.651909 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5278,10 +5278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 1.300019 0.903819 2.903819 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.300213 0.000000 2.903819 v gpio_dm0[8] (out) - 2.903819 data arrival time + 9 0.312538 1.296951 0.901997 2.901997 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.297100 0.000000 2.901997 v gpio_dm0[7] (out) + 2.901997 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5291,13 +5291,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.903819 data arrival time + -2.901997 data arrival time --------------------------------------------------------------------------------------------- - 4.653819 slack (MET) + 4.651997 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5306,10 +5306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 1.300019 0.904209 2.904209 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.300225 0.000000 2.904209 v gpio_analog_en[8] (out) - 2.904209 data arrival time + 9 0.312042 1.295985 0.902023 2.902023 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.296283 0.000000 2.902023 v gpio_slow_sel[5] (out) + 2.902023 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5319,13 +5319,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.904209 data arrival time + -2.902023 data arrival time --------------------------------------------------------------------------------------------- - 4.654209 slack (MET) + 4.652023 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5334,10 +5334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 1.298164 0.904251 2.904250 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.298488 0.000000 2.904250 v gpio_slow_sel[2] (out) - 2.904250 data arrival time + 9 0.313043 1.298520 0.902036 2.902036 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.298605 0.000000 2.902036 v gpio_analog_sel[10] (out) + 2.902036 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5347,13 +5347,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.904250 data arrival time + -2.902036 data arrival time --------------------------------------------------------------------------------------------- - 4.654251 slack (MET) + 4.652036 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5362,10 +5362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 1.300019 0.904298 2.904298 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.300228 0.000000 2.904298 v gpio_slow_sel[8] (out) - 2.904298 data arrival time + 9 0.313906 1.300711 0.902183 2.902183 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.300720 0.000000 2.902183 v gpio_holdover[9] (out) + 2.902183 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5375,13 +5375,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.904298 data arrival time + -2.902183 data arrival time --------------------------------------------------------------------------------------------- - 4.654298 slack (MET) + 4.652183 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5390,10 +5390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 1.305265 0.904731 2.904731 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.305270 0.000000 2.904731 v gpio_oeb[11] (out) - 2.904731 data arrival time + 9 0.313051 1.299585 0.902189 2.902189 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.299741 0.000000 2.902189 v gpio_analog_sel[8] (out) + 2.902189 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5403,13 +5403,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.904731 data arrival time + -2.902189 data arrival time --------------------------------------------------------------------------------------------- - 4.654731 slack (MET) + 4.652189 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5418,10 +5418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 1.305265 0.904877 2.904877 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.305270 0.000000 2.904877 v gpio_ib_mode_sel[11] (out) - 2.904877 data arrival time + 9 0.312538 1.296951 0.902195 2.902195 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.297106 0.000000 2.902195 v gpio_analog_en[7] (out) + 2.902195 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5431,13 +5431,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.904877 data arrival time + -2.902195 data arrival time --------------------------------------------------------------------------------------------- - 4.654877 slack (MET) + 4.652195 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5446,10 +5446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 1.305265 0.905005 2.905005 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.305271 0.000000 2.905005 v gpio_vtrip_sel[11] (out) - 2.905005 data arrival time + 9 0.313043 1.298520 0.902370 2.902370 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.298612 0.000000 2.902370 v gpio_analog_pol[10] (out) + 2.902370 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5459,13 +5459,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.905005 data arrival time + -2.902370 data arrival time --------------------------------------------------------------------------------------------- - 4.655005 slack (MET) + 4.652370 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5474,10 +5474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 1.306788 0.905086 2.905086 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.306861 0.000000 2.905086 v gpio_ib_mode_sel[12] (out) - 2.905086 data arrival time + 9 0.313906 1.300711 0.902385 2.902385 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.300721 0.000000 2.902385 v gpio_analog_sel[9] (out) + 2.902385 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5487,13 +5487,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.905086 data arrival time + -2.902385 data arrival time --------------------------------------------------------------------------------------------- - 4.655086 slack (MET) + 4.652384 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5502,10 +5502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 1.305265 0.905390 2.905390 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.305274 0.000000 2.905390 v gpio_holdover[11] (out) - 2.905390 data arrival time + 9 0.313043 1.298520 0.902424 2.902424 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.298613 0.000000 2.902424 v gpio_dm0[10] (out) + 2.902424 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5515,13 +5515,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.905390 data arrival time + -2.902424 data arrival time --------------------------------------------------------------------------------------------- - 4.655390 slack (MET) + 4.652424 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5530,10 +5530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 1.305265 0.905566 2.905566 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.305275 0.000000 2.905566 v gpio_analog_sel[11] (out) - 2.905566 data arrival time + 9 0.312538 1.296951 0.902563 2.902563 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.297116 0.000000 2.902563 v gpio_slow_sel[7] (out) + 2.902563 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5543,13 +5543,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.905566 data arrival time + -2.902563 data arrival time --------------------------------------------------------------------------------------------- - 4.655566 slack (MET) + 4.652563 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5558,10 +5558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 1.305265 0.905889 2.905889 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.305277 0.000000 2.905889 v gpio_analog_pol[11] (out) - 2.905889 data arrival time + 9 0.314820 1.306663 0.902563 2.902563 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.306709 0.000000 2.902563 v gpio_vtrip_sel[30] (out) + 2.902563 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5571,13 +5571,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.905889 data arrival time + -2.902563 data arrival time --------------------------------------------------------------------------------------------- - 4.655889 slack (MET) + 4.652563 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5586,10 +5586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 1.305265 0.905944 2.905944 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.305277 0.000000 2.905944 v gpio_dm0[11] (out) - 2.905944 data arrival time + 9 0.313798 1.301261 0.902568 2.902568 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.301301 0.000000 2.902568 v gpio_analog_sel[3] (out) + 2.902568 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5599,13 +5599,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.905944 data arrival time + -2.902568 data arrival time --------------------------------------------------------------------------------------------- - 4.655943 slack (MET) + 4.652568 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5614,10 +5614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 1.305265 0.905980 2.905980 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.305278 0.000000 2.905980 v gpio_analog_en[11] (out) - 2.905980 data arrival time + 9 0.313043 1.298520 0.902577 2.902577 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.298617 0.000000 2.902577 v gpio_analog_en[10] (out) + 2.902577 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5627,13 +5627,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.905980 data arrival time + -2.902577 data arrival time --------------------------------------------------------------------------------------------- - 4.655981 slack (MET) + 4.652577 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5642,10 +5642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 1.305265 0.906070 2.906070 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.305278 0.000000 2.906070 v gpio_slow_sel[11] (out) - 2.906070 data arrival time + 9 0.313906 1.300711 0.902731 2.902731 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.300724 0.000000 2.902731 v gpio_analog_pol[9] (out) + 2.902731 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5655,13 +5655,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.906070 data arrival time + -2.902731 data arrival time --------------------------------------------------------------------------------------------- - 4.656069 slack (MET) + 4.652731 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5670,10 +5670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 1.306788 0.906133 2.906133 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.306882 0.000000 2.906133 v gpio_vtrip_sel[12] (out) - 2.906133 data arrival time + 9 0.313906 1.300711 0.902793 2.902793 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.300724 0.000000 2.902793 v gpio_dm0[9] (out) + 2.902793 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5683,13 +5683,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.906133 data arrival time + -2.902793 data arrival time --------------------------------------------------------------------------------------------- - 4.656133 slack (MET) + 4.652793 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5698,10 +5698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 1.306788 0.906526 2.906526 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.306890 0.000000 2.906526 v gpio_holdover[12] (out) - 2.906526 data arrival time + 9 0.313906 1.300711 0.902835 2.902835 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.300724 0.000000 2.902835 v gpio_analog_en[9] (out) + 2.902835 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5711,13 +5711,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.906526 data arrival time + -2.902835 data arrival time --------------------------------------------------------------------------------------------- - 4.656526 slack (MET) + 4.652835 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5726,10 +5726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 1.306788 0.906695 2.906695 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.306894 0.000000 2.906695 v gpio_analog_sel[12] (out) - 2.906695 data arrival time + 9 0.313906 1.300711 0.903160 2.903160 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.300727 0.000000 2.903160 v gpio_slow_sel[9] (out) + 2.903160 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5739,13 +5739,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.906695 data arrival time + -2.903160 data arrival time --------------------------------------------------------------------------------------------- - 4.656695 slack (MET) + 4.653160 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5754,10 +5754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 1.306788 0.907028 2.907028 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.306901 0.000000 2.907028 v gpio_analog_pol[12] (out) - 2.907028 data arrival time + 9 0.313043 1.298520 0.903246 2.903246 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.298632 0.000000 2.903246 v gpio_slow_sel[10] (out) + 2.903246 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5767,13 +5767,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.907028 data arrival time + -2.903246 data arrival time --------------------------------------------------------------------------------------------- - 4.657028 slack (MET) + 4.653246 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5782,10 +5782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 1.306788 0.907075 2.907075 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.306903 0.000000 2.907075 v gpio_dm0[12] (out) - 2.907075 data arrival time + 9 0.314549 1.303455 0.903387 2.903387 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.303461 0.000000 2.903387 v gpio_oeb[2] (out) + 2.903387 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5795,13 +5795,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.907075 data arrival time + -2.903387 data arrival time --------------------------------------------------------------------------------------------- - 4.657075 slack (MET) + 4.653387 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5810,10 +5810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 1.306788 0.907209 2.907209 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.306906 0.000000 2.907209 v gpio_slow_sel[12] (out) - 2.907209 data arrival time + 9 0.313051 1.299585 0.903450 2.903450 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.299777 0.000000 2.903450 v gpio_analog_pol[8] (out) + 2.903450 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5823,13 +5823,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.907209 data arrival time + -2.903450 data arrival time --------------------------------------------------------------------------------------------- - 4.657209 slack (MET) + 4.653450 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5838,10 +5838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 1.306788 0.907347 2.907347 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.306909 0.000000 2.907347 v gpio_analog_en[12] (out) - 2.907347 data arrival time + 9 0.313798 1.301261 0.903513 2.903513 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.301316 0.000000 2.903513 v gpio_analog_pol[3] (out) + 2.903513 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5851,13 +5851,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.907347 data arrival time + -2.903513 data arrival time --------------------------------------------------------------------------------------------- - 4.657348 slack (MET) + 4.653512 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5866,10 +5866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 1.567343 1.079440 3.079440 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.567430 0.000000 3.079440 v gpio_ib_mode_sel[13] (out) - 3.079440 data arrival time + 9 0.313051 1.299585 0.903510 2.903510 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.299779 0.000000 2.903510 v gpio_dm0[8] (out) + 2.903510 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5879,13 +5879,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.079440 data arrival time + -2.903510 data arrival time --------------------------------------------------------------------------------------------- - 4.829440 slack (MET) + 4.653510 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5894,10 +5894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 1.567343 1.079690 3.079690 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.567434 0.000000 3.079690 v gpio_vtrip_sel[13] (out) - 3.079690 data arrival time + 9 0.314549 1.303455 0.903532 2.903532 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.303462 0.000000 2.903532 v gpio_ib_mode_sel[2] (out) + 2.903532 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5907,13 +5907,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.079690 data arrival time + -2.903532 data arrival time --------------------------------------------------------------------------------------------- - 4.829690 slack (MET) + 4.653533 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5922,10 +5922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 1.568109 1.080313 3.080313 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.568124 0.000000 3.080313 v gpio_ib_mode_sel[14] (out) - 3.080313 data arrival time + 9 0.313798 1.301261 0.903567 2.903567 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.301316 0.000000 2.903567 v gpio_dm0[3] (out) + 2.903567 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5935,13 +5935,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.080313 data arrival time + -2.903567 data arrival time --------------------------------------------------------------------------------------------- - 4.830313 slack (MET) + 4.653566 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5950,10 +5950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 1.568109 1.082596 3.082596 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.568147 0.000000 3.082596 v gpio_vtrip_sel[14] (out) - 3.082596 data arrival time + 9 0.313798 1.301261 0.903603 2.903603 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.301317 0.000000 2.903603 v gpio_analog_en[3] (out) + 2.903603 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5963,13 +5963,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.082596 data arrival time + -2.903603 data arrival time --------------------------------------------------------------------------------------------- - 4.832596 slack (MET) + 4.653603 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5978,10 +5978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 1.570264 1.083039 3.083039 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.570290 0.000000 3.083039 v gpio_ib_mode_sel[16] (out) - 3.083039 data arrival time + 9 0.314549 1.303455 0.903660 2.903660 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.303463 0.000000 2.903660 v gpio_vtrip_sel[2] (out) + 2.903660 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5991,13 +5991,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083039 data arrival time + -2.903660 data arrival time --------------------------------------------------------------------------------------------- - 4.833039 slack (MET) + 4.653660 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6006,10 +6006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 1.570751 1.083097 3.083097 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.570774 0.000000 3.083097 v gpio_ib_mode_sel[17] (out) - 3.083097 data arrival time + 9 0.313798 1.301261 0.903687 2.903687 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.301318 0.000000 2.903687 v gpio_slow_sel[3] (out) + 2.903687 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6019,13 +6019,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083097 data arrival time + -2.903687 data arrival time --------------------------------------------------------------------------------------------- - 4.833097 slack (MET) + 4.653687 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6034,10 +6034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 1.567343 1.083222 3.083222 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.567514 0.000000 3.083222 v gpio_out[13] (out) - 3.083222 data arrival time + 9 0.313051 1.299585 0.903900 2.903900 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.299791 0.000000 2.903900 v gpio_analog_en[8] (out) + 2.903900 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6047,13 +6047,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083222 data arrival time + -2.903900 data arrival time --------------------------------------------------------------------------------------------- - 4.833222 slack (MET) + 4.653900 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6062,10 +6062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 1.573125 1.083851 3.083851 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.573152 0.000000 3.083851 v gpio_ib_mode_sel[33] (out) - 3.083851 data arrival time + 9 0.313051 1.299585 0.903989 2.903989 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.299794 0.000000 2.903989 v gpio_slow_sel[8] (out) + 2.903989 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6075,13 +6075,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083851 data arrival time + -2.903989 data arrival time --------------------------------------------------------------------------------------------- - 4.833851 slack (MET) + 4.653988 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6090,10 +6090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 1.567343 1.083893 3.083893 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.567532 0.000000 3.083893 v gpio_holdover[13] (out) - 3.083893 data arrival time + 9 0.314549 1.303455 0.904041 2.904041 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.303465 0.000000 2.904041 v gpio_holdover[2] (out) + 2.904041 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6103,13 +6103,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083893 data arrival time + -2.904041 data arrival time --------------------------------------------------------------------------------------------- - 4.833892 slack (MET) + 4.654041 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6118,10 +6118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 1.573247 1.083909 3.083909 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.573291 0.000000 3.083909 v gpio_ib_mode_sel[24] (out) - 3.083909 data arrival time + 9 0.314549 1.303455 0.904214 2.904214 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.303466 0.000000 2.904214 v gpio_analog_sel[2] (out) + 2.904214 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6131,13 +6131,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083909 data arrival time + -2.904214 data arrival time --------------------------------------------------------------------------------------------- - 4.833910 slack (MET) + 4.654214 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6146,10 +6146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 1.570264 1.083970 3.083970 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.570301 0.000000 3.083970 v gpio_vtrip_sel[16] (out) - 3.083970 data arrival time + 9 0.315538 1.309524 0.904372 2.904372 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.309562 0.000000 2.904372 v gpio_ib_mode_sel[24] (out) + 2.904372 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6159,13 +6159,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.083970 data arrival time + -2.904372 data arrival time --------------------------------------------------------------------------------------------- - 4.833970 slack (MET) + 4.654372 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6174,10 +6174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 1.570751 1.084027 3.084027 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.570783 0.000000 3.084027 v gpio_vtrip_sel[17] (out) - 3.084027 data arrival time + 9 0.315538 1.309524 0.904449 2.904449 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.309563 0.000000 2.904449 v gpio_oeb[24] (out) + 2.904449 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6187,13 +6187,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084027 data arrival time + -2.904449 data arrival time --------------------------------------------------------------------------------------------- - 4.834028 slack (MET) + 4.654449 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6202,10 +6202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 1.574683 1.084515 3.084515 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.574710 0.000000 3.084515 v gpio_vtrip_sel[28] (out) - 3.084515 data arrival time + 9 0.315538 1.309524 0.904502 2.904502 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.309564 0.000000 2.904502 v gpio_vtrip_sel[24] (out) + 2.904502 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6215,13 +6215,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084515 data arrival time + -2.904502 data arrival time --------------------------------------------------------------------------------------------- - 4.834515 slack (MET) + 4.654502 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6230,10 +6230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 1.573247 1.084880 3.084880 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.573305 0.000000 3.084880 v gpio_vtrip_sel[24] (out) - 3.084880 data arrival time + 9 0.314549 1.303455 0.904661 2.904661 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.303470 0.000000 2.904661 v gpio_analog_en[2] (out) + 2.904661 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6243,13 +6243,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084880 data arrival time + -2.904661 data arrival time --------------------------------------------------------------------------------------------- - 4.834880 slack (MET) + 4.654662 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6258,10 +6258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 1.568109 1.084937 3.084937 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.568181 0.000000 3.084937 v gpio_out[14] (out) - 3.084937 data arrival time + 9 0.314549 1.303455 0.904744 2.904744 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.303471 0.000000 2.904744 v gpio_dm0[2] (out) + 2.904744 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6271,13 +6271,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.084937 data arrival time + -2.904744 data arrival time --------------------------------------------------------------------------------------------- - 4.834937 slack (MET) + 4.654743 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6286,10 +6286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 1.567343 1.085238 3.085238 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.567571 0.000000 3.085238 v gpio_dm2[13] (out) - 3.085238 data arrival time + 9 0.314549 1.303455 0.904744 2.904744 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.303471 0.000000 2.904744 v gpio_slow_sel[2] (out) + 2.904744 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6299,13 +6299,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085238 data arrival time + -2.904744 data arrival time --------------------------------------------------------------------------------------------- - 4.835238 slack (MET) + 4.654744 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6314,10 +6314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 1.573054 1.085362 3.085362 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.573079 0.000000 3.085362 v gpio_ib_mode_sel[18] (out) - 3.085362 data arrival time + 9 0.314549 1.303455 0.905058 2.905058 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.303474 0.000000 2.905058 v gpio_analog_pol[2] (out) + 2.905058 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6327,13 +6327,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085362 data arrival time + -2.905058 data arrival time --------------------------------------------------------------------------------------------- - 4.835362 slack (MET) + 4.655058 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6342,10 +6342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 1.568109 1.085607 3.085608 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.568193 0.000000 3.085608 v gpio_holdover[14] (out) - 3.085608 data arrival time + 9 0.314820 1.306663 0.905253 2.905253 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.306757 0.000000 2.905253 v gpio_holdover[30] (out) + 2.905253 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6355,13 +6355,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085608 data arrival time + -2.905253 data arrival time --------------------------------------------------------------------------------------------- - 4.835608 slack (MET) + 4.655253 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6370,10 +6370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 1.573726 1.085644 3.085644 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.573742 0.000000 3.085644 v gpio_ib_mode_sel[0] (out) - 3.085644 data arrival time + 9 0.315122 1.309180 0.905381 2.905381 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.309352 0.000000 2.905381 v gpio_oeb[34] (out) + 2.905381 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6383,13 +6383,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085644 data arrival time + -2.905381 data arrival time --------------------------------------------------------------------------------------------- - 4.835644 slack (MET) + 4.655381 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6398,10 +6398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 1.567302 1.085724 3.085724 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.567311 0.000000 3.085724 v gpio_ib_mode_sel[40] (out) - 3.085724 data arrival time + 9 0.315122 1.309180 0.906806 2.906806 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.309396 0.000000 2.906806 v gpio_ib_mode_sel[34] (out) + 2.906806 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6411,13 +6411,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085724 data arrival time + -2.906806 data arrival time --------------------------------------------------------------------------------------------- - 4.835724 slack (MET) + 4.656806 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6426,10 +6426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 1.574683 1.085825 3.085825 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.574725 0.000000 3.085825 v gpio_ib_mode_sel[28] (out) - 3.085825 data arrival time + 9 0.315538 1.309524 0.907187 2.907187 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.309610 0.000000 2.907187 v gpio_holdover[24] (out) + 2.907187 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6439,13 +6439,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085825 data arrival time + -2.907187 data arrival time --------------------------------------------------------------------------------------------- - 4.835825 slack (MET) + 4.657187 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6454,10 +6454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 1.567302 1.085903 3.085903 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.567313 0.000000 3.085903 v gpio_vtrip_sel[40] (out) - 3.085903 data arrival time + 9 0.314820 1.306663 0.907561 2.907561 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.306813 0.000000 2.907561 v gpio_analog_sel[30] (out) + 2.907561 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6467,13 +6467,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085903 data arrival time + -2.907561 data arrival time --------------------------------------------------------------------------------------------- - 4.835903 slack (MET) + 4.657561 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6482,10 +6482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 1.567621 1.085946 3.085946 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.567631 0.000000 3.085946 v gpio_ib_mode_sel[41] (out) - 3.085946 data arrival time + 9 0.315122 1.309180 0.907879 2.907879 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.309432 0.000000 2.907879 v gpio_vtrip_sel[34] (out) + 2.907879 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6495,13 +6495,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085946 data arrival time + -2.907879 data arrival time --------------------------------------------------------------------------------------------- - 4.835946 slack (MET) + 4.657879 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6510,10 +6510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 1.570979 1.085941 3.085941 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.571007 0.000000 3.085941 v gpio_ib_mode_sel[43] (out) - 3.085941 data arrival time + 9 0.317475 1.317120 0.908117 2.908117 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.317130 0.000000 2.908117 v gpio_oeb[27] (out) + 2.908117 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6523,13 +6523,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085941 data arrival time + -2.908117 data arrival time --------------------------------------------------------------------------------------------- - 4.835942 slack (MET) + 4.658118 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6538,10 +6538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 1.573726 1.085978 3.085978 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.573745 0.000000 3.085978 v gpio_vtrip_sel[0] (out) - 3.085978 data arrival time + 9 0.315122 1.309180 0.908247 2.908247 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.309445 0.000000 2.908247 v gpio_holdover[34] (out) + 2.908247 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6551,13 +6551,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085978 data arrival time + -2.908247 data arrival time --------------------------------------------------------------------------------------------- - 4.835978 slack (MET) + 4.658247 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6566,10 +6566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 1.573125 1.085978 3.085978 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.573178 0.000000 3.085978 v gpio_vtrip_sel[33] (out) - 3.085978 data arrival time + 9 0.315122 1.309180 0.908428 2.908428 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.309451 0.000000 2.908428 v gpio_analog_sel[34] (out) + 2.908428 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6579,13 +6579,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.085978 data arrival time + -2.908428 data arrival time --------------------------------------------------------------------------------------------- - 4.835978 slack (MET) + 4.658428 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6594,10 +6594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 1.575823 1.086000 3.086000 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.575861 0.000000 3.086000 v gpio_ib_mode_sel[30] (out) - 3.086000 data arrival time + 9 0.315538 1.309524 0.908554 2.908554 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.309640 0.000000 2.908554 v gpio_analog_sel[24] (out) + 2.908554 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6607,13 +6607,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086000 data arrival time + -2.908554 data arrival time --------------------------------------------------------------------------------------------- - 4.836000 slack (MET) + 4.658555 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6622,10 +6622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 1.572175 1.086112 3.086112 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.572184 0.000000 3.086112 v gpio_ib_mode_sel[38] (out) - 3.086112 data arrival time + 9 0.315122 1.309180 0.908741 2.908741 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.309463 0.000000 2.908741 v gpio_analog_pol[34] (out) + 2.908741 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6635,13 +6635,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086112 data arrival time + -2.908741 data arrival time --------------------------------------------------------------------------------------------- - 4.836112 slack (MET) + 4.658741 slack (MET) Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6650,10 +6650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 1.576336 1.086128 3.086128 v gpio_loopback_zero[34] (in) + 9 0.315122 1.309180 0.908797 2.908797 v gpio_loopback_zero[34] (in) gpio_loopback_zero[34] (net) - 1.576362 0.000000 3.086128 v gpio_ib_mode_sel[34] (out) - 3.086128 data arrival time + 1.309465 0.000000 2.908797 v gpio_dm0[34] (out) + 2.908797 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6663,13 +6663,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086128 data arrival time + -2.908797 data arrival time --------------------------------------------------------------------------------------------- - 4.836128 slack (MET) + 4.658797 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6678,10 +6678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 1.567621 1.086125 3.086125 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.567632 0.000000 3.086125 v gpio_vtrip_sel[41] (out) - 3.086125 data arrival time + 9 0.315122 1.309180 0.908836 2.908836 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.309466 0.000000 2.908836 v gpio_analog_en[34] (out) + 2.908836 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6691,13 +6691,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086125 data arrival time + -2.908836 data arrival time --------------------------------------------------------------------------------------------- - 4.836125 slack (MET) + 4.658836 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6706,10 +6706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 1.575823 1.086159 3.086159 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.575863 0.000000 3.086159 v gpio_vtrip_sel[30] (out) - 3.086159 data arrival time + 9 0.317896 1.319347 0.909179 2.909179 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.319368 0.000000 2.909179 v gpio_oeb[33] (out) + 2.909179 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6719,13 +6719,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086159 data arrival time + -2.909179 data arrival time --------------------------------------------------------------------------------------------- - 4.836159 slack (MET) + 4.659179 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6734,10 +6734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 1.568109 1.086288 3.086288 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.568206 0.000000 3.086288 v gpio_dm2[14] (out) - 3.086288 data arrival time + 9 0.315122 1.309180 0.909274 2.909274 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.309483 0.000000 2.909274 v gpio_slow_sel[34] (out) + 2.909274 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6747,13 +6747,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086288 data arrival time + -2.909274 data arrival time --------------------------------------------------------------------------------------------- - 4.836288 slack (MET) + 4.659274 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6762,10 +6762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 1.573054 1.086295 3.086295 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.573089 0.000000 3.086295 v gpio_vtrip_sel[18] (out) - 3.086295 data arrival time + 9 0.314820 1.306663 0.909342 2.909342 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.306864 0.000000 2.909342 v gpio_analog_pol[30] (out) + 2.909342 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6775,13 +6775,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086295 data arrival time + -2.909342 data arrival time --------------------------------------------------------------------------------------------- - 4.836295 slack (MET) + 4.659342 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6790,10 +6790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 1.572175 1.086292 3.086292 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.572185 0.000000 3.086292 v gpio_vtrip_sel[38] (out) - 3.086292 data arrival time + 9 0.317222 1.315788 0.909559 2.909559 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.315810 0.000000 2.909559 v gpio_oeb[32] (out) + 2.909559 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6803,13 +6803,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086292 data arrival time + -2.909559 data arrival time --------------------------------------------------------------------------------------------- - 4.836291 slack (MET) + 4.659559 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6818,10 +6818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 1.567302 1.086337 3.086338 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.567316 0.000000 3.086338 v gpio_out[40] (out) - 3.086338 data arrival time + 9 0.314820 1.306663 0.909634 2.909634 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.306874 0.000000 2.909634 v gpio_dm0[30] (out) + 2.909634 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6831,13 +6831,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086338 data arrival time + -2.909634 data arrival time --------------------------------------------------------------------------------------------- - 4.836338 slack (MET) + 4.659634 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6846,10 +6846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 1.567302 1.086462 3.086462 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.567317 0.000000 3.086462 v gpio_holdover[40] (out) - 3.086462 data arrival time + 9 0.314820 1.306663 0.909830 2.909830 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.306880 0.000000 2.909830 v gpio_analog_en[30] (out) + 2.909830 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6859,13 +6859,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086462 data arrival time + -2.909830 data arrival time --------------------------------------------------------------------------------------------- - 4.836462 slack (MET) + 4.659830 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6874,10 +6874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 1.567621 1.086560 3.086560 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.567635 0.000000 3.086560 v gpio_out[41] (out) - 3.086560 data arrival time + 9 0.317475 1.317120 0.910285 2.910285 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.317151 0.000000 2.910285 v gpio_ib_mode_sel[27] (out) + 2.910285 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6887,13 +6887,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086560 data arrival time + -2.910285 data arrival time --------------------------------------------------------------------------------------------- - 4.836560 slack (MET) + 4.660285 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6902,10 +6902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 1.567302 1.086587 3.086587 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.567317 0.000000 3.086587 v gpio_dm2[40] (out) - 3.086587 data arrival time + 9 0.314820 1.306663 0.910280 2.910280 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.306895 0.000000 2.910280 v gpio_slow_sel[30] (out) + 2.910280 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6915,13 +6915,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086587 data arrival time + -2.910280 data arrival time --------------------------------------------------------------------------------------------- - 4.836587 slack (MET) + 4.660280 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6930,10 +6930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 1.567621 1.086684 3.086684 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.567636 0.000000 3.086684 v gpio_holdover[41] (out) - 3.086684 data arrival time + 9 0.317222 1.315788 0.910753 2.910753 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.315824 0.000000 2.910753 v gpio_ib_mode_sel[32] (out) + 2.910753 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6943,13 +6943,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086684 data arrival time + -2.910753 data arrival time --------------------------------------------------------------------------------------------- - 4.836684 slack (MET) + 4.660753 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6958,10 +6958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 1.567302 1.086695 3.086695 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.567318 0.000000 3.086695 v gpio_analog_sel[40] (out) - 3.086695 data arrival time + 9 0.315538 1.309524 0.910871 2.910871 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.309701 0.000000 2.910871 v gpio_analog_pol[24] (out) + 2.910871 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6971,13 +6971,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086695 data arrival time + -2.910871 data arrival time --------------------------------------------------------------------------------------------- - 4.836695 slack (MET) + 4.660871 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6986,10 +6986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 1.567343 1.086761 3.086761 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.567620 0.000000 3.086761 v gpio_analog_sel[13] (out) - 3.086761 data arrival time + 9 0.317222 1.315788 0.910880 2.910880 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.315826 0.000000 2.910880 v gpio_vtrip_sel[32] (out) + 2.910880 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6999,13 +6999,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086761 data arrival time + -2.910880 data arrival time --------------------------------------------------------------------------------------------- - 4.836761 slack (MET) + 4.660880 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7014,10 +7014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 1.567621 1.086810 3.086810 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.567637 0.000000 3.086810 v gpio_dm2[41] (out) - 3.086810 data arrival time + 9 0.317475 1.317120 0.910974 2.910974 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.317159 0.000000 2.910974 v gpio_vtrip_sel[27] (out) + 2.910974 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7027,13 +7027,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086810 data arrival time + -2.910974 data arrival time --------------------------------------------------------------------------------------------- - 4.836809 slack (MET) + 4.660974 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7042,10 +7042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 1.575882 1.086824 3.086824 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.575909 0.000000 3.086824 v gpio_ib_mode_sel[23] (out) - 3.086824 data arrival time + 9 0.315538 1.309524 0.911183 2.911183 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.309711 0.000000 2.911183 v gpio_dm0[24] (out) + 2.911183 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7055,13 +7055,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086824 data arrival time + -2.911183 data arrival time --------------------------------------------------------------------------------------------- - 4.836823 slack (MET) + 4.661183 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7070,10 +7070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 1.570264 1.086825 3.086826 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.570343 0.000000 3.086826 v gpio_out[16] (out) - 3.086826 data arrival time + 9 0.317222 1.315788 0.911260 2.911260 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.315831 0.000000 2.911260 v gpio_holdover[32] (out) + 2.911260 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7083,13 +7083,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086826 data arrival time + -2.911260 data arrival time --------------------------------------------------------------------------------------------- - 4.836825 slack (MET) + 4.661261 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7098,10 +7098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 1.568109 1.086873 3.086873 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.568218 0.000000 3.086873 v gpio_analog_sel[14] (out) - 3.086873 data arrival time + 9 0.315538 1.309524 0.911359 2.911359 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.309716 0.000000 2.911359 v gpio_analog_en[24] (out) + 2.911359 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7111,13 +7111,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086873 data arrival time + -2.911359 data arrival time --------------------------------------------------------------------------------------------- - 4.836873 slack (MET) + 4.661359 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7126,10 +7126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 1.567621 1.086917 3.086917 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.567638 0.000000 3.086917 v gpio_analog_sel[41] (out) - 3.086917 data arrival time + 9 0.317896 1.319347 0.911776 2.911776 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.319401 0.000000 2.911776 v gpio_ib_mode_sel[33] (out) + 2.911776 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7139,13 +7139,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086917 data arrival time + -2.911776 data arrival time --------------------------------------------------------------------------------------------- - 4.836917 slack (MET) + 4.661776 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7154,10 +7154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 1.576044 1.086978 3.086978 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.576083 0.000000 3.086978 v gpio_ib_mode_sel[31] (out) - 3.086978 data arrival time + 9 0.315538 1.309524 0.911842 2.911842 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.309731 0.000000 2.911842 v gpio_slow_sel[24] (out) + 2.911842 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7167,13 +7167,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.086978 data arrival time + -2.911842 data arrival time --------------------------------------------------------------------------------------------- - 4.836978 slack (MET) + 4.661842 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7182,10 +7182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 1.567302 1.087089 3.087089 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.567322 0.000000 3.087089 v gpio_analog_pol[40] (out) - 3.087089 data arrival time + 9 0.317222 1.315788 0.911907 2.911907 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.315840 0.000000 2.911907 v gpio_analog_sel[32] (out) + 2.911907 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7195,13 +7195,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087089 data arrival time + -2.911907 data arrival time --------------------------------------------------------------------------------------------- - 4.837089 slack (MET) + 4.661908 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7210,10 +7210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 1.567302 1.087160 3.087160 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.567322 0.000000 3.087160 v gpio_dm0[40] (out) - 3.087160 data arrival time + 9 0.317896 1.319347 0.911998 2.911998 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.319405 0.000000 2.911998 v gpio_vtrip_sel[33] (out) + 2.911998 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7223,13 +7223,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087160 data arrival time + -2.911998 data arrival time --------------------------------------------------------------------------------------------- - 4.837160 slack (MET) + 4.661998 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7238,10 +7238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 1.570751 1.087175 3.087175 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.570829 0.000000 3.087175 v gpio_out[17] (out) - 3.087175 data arrival time + 9 0.318314 1.320427 0.912138 2.912138 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.320448 0.000000 2.912138 v gpio_ib_mode_sel[28] (out) + 2.912138 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7251,13 +7251,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087175 data arrival time + -2.912138 data arrival time --------------------------------------------------------------------------------------------- - 4.837175 slack (MET) + 4.662138 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7266,10 +7266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 1.567302 1.087214 3.087214 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.567323 0.000000 3.087214 v gpio_analog_en[40] (out) - 3.087214 data arrival time + 9 0.318314 1.320427 0.912292 2.912292 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.320450 0.000000 2.912292 v gpio_vtrip_sel[28] (out) + 2.912292 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7279,13 +7279,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087214 data arrival time + -2.912292 data arrival time --------------------------------------------------------------------------------------------- - 4.837214 slack (MET) + 4.662292 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7294,10 +7294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 1.567302 1.087277 3.087277 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.567324 0.000000 3.087277 v gpio_dm1[40] (out) - 3.087277 data arrival time + 9 0.318314 1.320427 0.912450 2.912450 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.320451 0.000000 2.912450 v gpio_oeb[28] (out) + 2.912450 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7307,13 +7307,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087277 data arrival time + -2.912450 data arrival time --------------------------------------------------------------------------------------------- - 4.837277 slack (MET) + 4.662450 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7322,10 +7322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 1.567621 1.087311 3.087311 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.567641 0.000000 3.087311 v gpio_analog_pol[41] (out) - 3.087311 data arrival time + 9 0.317475 1.317120 0.913104 2.913104 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.317194 0.000000 2.913104 v gpio_holdover[27] (out) + 2.913104 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7335,13 +7335,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087311 data arrival time + -2.913104 data arrival time --------------------------------------------------------------------------------------------- - 4.837311 slack (MET) + 4.663104 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7350,10 +7350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 1.573247 1.087308 3.087308 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.573347 0.000000 3.087308 v gpio_out[24] (out) - 3.087308 data arrival time + 9 0.319178 1.324233 0.913820 2.913820 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.324253 0.000000 2.913820 v gpio_oeb[25] (out) + 2.913820 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7363,13 +7363,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087308 data arrival time + -2.913820 data arrival time --------------------------------------------------------------------------------------------- - 4.837307 slack (MET) + 4.663820 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7378,10 +7378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 1.567302 1.087327 3.087327 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.567324 0.000000 3.087327 v gpio_slow_sel[40] (out) - 3.087327 data arrival time + 9 0.317475 1.317120 0.914068 2.914068 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.317213 0.000000 2.914068 v gpio_analog_sel[27] (out) + 2.914068 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7391,13 +7391,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087327 data arrival time + -2.914068 data arrival time --------------------------------------------------------------------------------------------- - 4.837327 slack (MET) + 4.664068 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7406,10 +7406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 1.567621 1.087382 3.087383 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.567642 0.000000 3.087383 v gpio_dm0[41] (out) - 3.087383 data arrival time + 9 0.317222 1.315788 0.914260 2.914260 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.315884 0.000000 2.914260 v gpio_analog_pol[32] (out) + 2.914260 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7419,13 +7419,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087383 data arrival time + -2.914260 data arrival time --------------------------------------------------------------------------------------------- - 4.837382 slack (MET) + 4.664260 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7434,10 +7434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 1.578277 1.087426 3.087426 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.578303 0.000000 3.087426 v gpio_ib_mode_sel[36] (out) - 3.087426 data arrival time + 9 0.317222 1.315788 0.914554 2.914554 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.315891 0.000000 2.914554 v gpio_dm0[32] (out) + 2.914554 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7447,13 +7447,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087426 data arrival time + -2.914554 data arrival time --------------------------------------------------------------------------------------------- - 4.837427 slack (MET) + 4.664554 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7462,10 +7462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 1.567621 1.087436 3.087436 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.567642 0.000000 3.087436 v gpio_analog_en[41] (out) - 3.087436 data arrival time + 9 0.317222 1.315788 0.914751 2.914751 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.315895 0.000000 2.914751 v gpio_analog_en[32] (out) + 2.914751 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7475,13 +7475,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087436 data arrival time + -2.914751 data arrival time --------------------------------------------------------------------------------------------- - 4.837436 slack (MET) + 4.664751 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7490,10 +7490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 1.570264 1.087463 3.087463 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.570355 0.000000 3.087463 v gpio_holdover[16] (out) - 3.087463 data arrival time + 9 0.317896 1.319347 0.914941 2.914941 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.319464 0.000000 2.914941 v gpio_holdover[33] (out) + 2.914941 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7503,13 +7503,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087463 data arrival time + -2.914941 data arrival time --------------------------------------------------------------------------------------------- - 4.837463 slack (MET) + 4.664940 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7518,10 +7518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 1.570979 1.087470 3.087470 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.571025 0.000000 3.087470 v gpio_vtrip_sel[43] (out) - 3.087470 data arrival time + 9 0.319178 1.324233 0.915596 2.915596 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.324274 0.000000 2.915596 v gpio_ib_mode_sel[25] (out) + 2.915596 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7531,14 +7531,14 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087470 data arrival time + -2.915596 data arrival time --------------------------------------------------------------------------------------------- - 4.837470 slack (MET) + 4.665596 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ Path Type: min Fanout Cap Slew Delay Time Description @@ -7546,10 +7546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 1.567621 1.087500 3.087500 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.567643 0.000000 3.087500 v gpio_dm1[41] (out) - 3.087500 data arrival time + 9 0.317222 1.315788 0.915596 2.915596 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.315915 0.000000 2.915596 v gpio_slow_sel[32] (out) + 2.915596 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7559,13 +7559,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087500 data arrival time + -2.915596 data arrival time --------------------------------------------------------------------------------------------- - 4.837500 slack (MET) + 4.665596 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7574,10 +7574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 1.567621 1.087549 3.087549 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.567643 0.000000 3.087549 v gpio_slow_sel[41] (out) - 3.087549 data arrival time + 9 0.318314 1.320427 0.915800 2.915800 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.320500 0.000000 2.915800 v gpio_holdover[28] (out) + 2.915800 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7587,13 +7587,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087549 data arrival time + -2.915800 data arrival time --------------------------------------------------------------------------------------------- - 4.837549 slack (MET) + 4.665800 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7602,10 +7602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 1.575882 1.087755 3.087754 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.575919 0.000000 3.087754 v gpio_vtrip_sel[23] (out) - 3.087754 data arrival time + 9 0.317475 1.317120 0.915864 2.915864 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.317255 0.000000 2.915864 v gpio_analog_pol[27] (out) + 2.915864 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7615,13 +7615,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087754 data arrival time + -2.915864 data arrival time --------------------------------------------------------------------------------------------- - 4.837754 slack (MET) + 4.665864 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7630,10 +7630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 1.570751 1.087812 3.087812 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.570840 0.000000 3.087812 v gpio_holdover[17] (out) - 3.087812 data arrival time + 9 0.317475 1.317120 0.916159 2.916159 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.317263 0.000000 2.916159 v gpio_dm0[27] (out) + 2.916159 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7643,13 +7643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087812 data arrival time + -2.916159 data arrival time --------------------------------------------------------------------------------------------- - 4.837812 slack (MET) + 4.666159 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7658,10 +7658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 1.572175 1.087813 3.087813 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.572198 0.000000 3.087813 v gpio_out[38] (out) - 3.087813 data arrival time + 9 0.319178 1.324233 0.916293 2.916293 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.324284 0.000000 2.916293 v gpio_vtrip_sel[25] (out) + 2.916293 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7671,13 +7671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087813 data arrival time + -2.916293 data arrival time --------------------------------------------------------------------------------------------- - 4.837813 slack (MET) + 4.666293 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7686,10 +7686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 1.576044 1.087950 3.087950 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.576096 0.000000 3.087950 v gpio_vtrip_sel[31] (out) - 3.087950 data arrival time + 9 0.317475 1.317120 0.916325 2.916325 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.317267 0.000000 2.916325 v gpio_analog_en[27] (out) + 2.916325 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7699,13 +7699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087950 data arrival time + -2.916325 data arrival time --------------------------------------------------------------------------------------------- - 4.837950 slack (MET) + 4.666325 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7714,10 +7714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 1.573247 1.087977 3.087977 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.573361 0.000000 3.087977 v gpio_holdover[24] (out) - 3.087977 data arrival time + 9 0.317896 1.319347 0.916377 2.916378 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.319501 0.000000 2.916378 v gpio_analog_sel[33] (out) + 2.916378 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7727,13 +7727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.087977 data arrival time + -2.916378 data arrival time --------------------------------------------------------------------------------------------- - 4.837977 slack (MET) + 4.666378 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7742,10 +7742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 1.570264 1.088115 3.088115 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.570368 0.000000 3.088115 v gpio_dm2[16] (out) - 3.088115 data arrival time + 9 0.318314 1.320427 0.916724 2.916724 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.320518 0.000000 2.916724 v gpio_analog_sel[28] (out) + 2.916724 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7755,13 +7755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088115 data arrival time + -2.916724 data arrival time --------------------------------------------------------------------------------------------- - 4.838115 slack (MET) + 4.666724 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7770,10 +7770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 1.574683 1.088160 3.088160 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.574761 0.000000 3.088160 v gpio_out[28] (out) - 3.088160 data arrival time + 9 0.317475 1.317120 0.917005 2.917005 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.317286 0.000000 2.917005 v gpio_slow_sel[27] (out) + 2.917005 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7783,13 +7783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088160 data arrival time + -2.917005 data arrival time --------------------------------------------------------------------------------------------- - 4.838160 slack (MET) + 4.667006 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7798,10 +7798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 1.576336 1.088315 3.088315 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.576389 0.000000 3.088315 v gpio_vtrip_sel[34] (out) - 3.088315 data arrival time + 9 0.319433 1.324301 0.917107 2.917107 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.324320 0.000000 2.917107 v gpio_oeb[29] (out) + 2.917107 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7811,9 +7811,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088315 data arrival time + -2.917107 data arrival time --------------------------------------------------------------------------------------------- - 4.838315 slack (MET) + 4.667107 slack (MET) Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) @@ -7826,10 +7826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 1.578115 1.088354 3.088354 v gpio_loopback_zero[29] (in) + 9 0.319433 1.324301 0.917262 2.917263 v gpio_loopback_zero[29] (in) gpio_loopback_zero[29] (net) - 1.578159 0.000000 3.088354 v gpio_ib_mode_sel[29] (out) - 3.088354 data arrival time + 1.324322 0.000000 2.917263 v gpio_ib_mode_sel[29] (out) + 2.917263 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7839,13 +7839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088354 data arrival time + -2.917263 data arrival time --------------------------------------------------------------------------------------------- - 4.838354 slack (MET) + 4.667262 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7854,10 +7854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 1.573125 1.088408 3.088408 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.573220 0.000000 3.088408 v gpio_out[33] (out) - 3.088408 data arrival time + 9 0.318314 1.320427 0.917420 2.917420 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.320534 0.000000 2.917420 v gpio_analog_pol[28] (out) + 2.917420 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7867,13 +7867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088408 data arrival time + -2.917420 data arrival time --------------------------------------------------------------------------------------------- - 4.838408 slack (MET) + 4.667419 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7882,10 +7882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 1.570751 1.088463 3.088463 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.570853 0.000000 3.088463 v gpio_dm2[17] (out) - 3.088463 data arrival time + 9 0.317896 1.319347 0.917523 2.917523 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.319533 0.000000 2.917523 v gpio_slow_sel[33] (out) + 2.917523 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7895,13 +7895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088463 data arrival time + -2.917523 data arrival time --------------------------------------------------------------------------------------------- - 4.838463 slack (MET) + 4.667523 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7910,10 +7910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 1.582429 1.088548 3.088548 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.582668 0.000000 3.088548 v gpio_ib_mode_sel[25] (out) - 3.088548 data arrival time + 9 0.319433 1.324301 0.917576 2.917576 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.324325 0.000000 2.917576 v gpio_vtrip_sel[29] (out) + 2.917576 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7923,13 +7923,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088548 data arrival time + -2.917576 data arrival time --------------------------------------------------------------------------------------------- - 4.838548 slack (MET) + 4.667576 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7938,10 +7938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 1.575823 1.088592 3.088592 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.575900 0.000000 3.088592 v gpio_out[30] (out) - 3.088592 data arrival time + 9 0.317896 1.319347 0.917671 2.917671 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.319538 0.000000 2.917671 v gpio_analog_en[33] (out) + 2.917671 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7951,13 +7951,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088592 data arrival time + -2.917671 data arrival time --------------------------------------------------------------------------------------------- - 4.838592 slack (MET) + 4.667671 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7966,10 +7966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 1.570264 1.088675 3.088675 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.570379 0.000000 3.088675 v gpio_analog_sel[16] (out) - 3.088675 data arrival time + 9 0.317896 1.319347 0.917732 2.917732 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.319540 0.000000 2.917732 v gpio_dm0[33] (out) + 2.917732 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7979,13 +7979,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088675 data arrival time + -2.917732 data arrival time --------------------------------------------------------------------------------------------- - 4.838675 slack (MET) + 4.667732 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7994,10 +7994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 1.573247 1.088676 3.088676 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.573376 0.000000 3.088676 v gpio_dm2[24] (out) - 3.088676 data arrival time + 9 0.317896 1.319347 0.918046 2.918046 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.319549 0.000000 2.918046 v gpio_analog_pol[33] (out) + 2.918046 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8007,13 +8007,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088676 data arrival time + -2.918046 data arrival time --------------------------------------------------------------------------------------------- - 4.838676 slack (MET) + 4.668046 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8022,10 +8022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 1.579647 1.088706 3.088706 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.579669 0.000000 3.088706 v gpio_ib_mode_sel[37] (out) - 3.088706 data arrival time + 9 0.319790 1.325821 0.918151 2.918151 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.325842 0.000000 2.918151 v gpio_oeb[26] (out) + 2.918151 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8035,13 +8035,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088706 data arrival time + -2.918151 data arrival time --------------------------------------------------------------------------------------------- - 4.838706 slack (MET) + 4.668150 slack (MET) Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8050,10 +8050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 1.574683 1.088830 3.088830 v gpio_loopback_zero[28] (in) + 9 0.318314 1.320427 0.918157 2.918157 v gpio_loopback_zero[28] (in) gpio_loopback_zero[28] (net) - 1.574773 0.000000 3.088830 v gpio_holdover[28] (out) - 3.088830 data arrival time + 1.320551 0.000000 2.918157 v gpio_dm0[28] (out) + 2.918157 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8063,13 +8063,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088830 data arrival time + -2.918157 data arrival time --------------------------------------------------------------------------------------------- - 4.838830 slack (MET) + 4.668157 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8078,10 +8078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 1.573054 1.088874 3.088874 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.573127 0.000000 3.088874 v gpio_out[18] (out) - 3.088874 data arrival time + 9 0.319790 1.325821 0.918306 2.918306 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.325844 0.000000 2.918306 v gpio_ib_mode_sel[26] (out) + 2.918306 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8091,13 +8091,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088874 data arrival time + -2.918306 data arrival time --------------------------------------------------------------------------------------------- - 4.838873 slack (MET) + 4.668306 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8106,10 +8106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 1.572175 1.088930 3.088930 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.572209 0.000000 3.088930 v gpio_holdover[38] (out) - 3.088930 data arrival time + 9 0.318314 1.320427 0.918355 2.918355 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.320556 0.000000 2.918355 v gpio_analog_en[28] (out) + 2.918355 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8119,13 +8119,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088930 data arrival time + -2.918355 data arrival time --------------------------------------------------------------------------------------------- - 4.838930 slack (MET) + 4.668355 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8134,10 +8134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 1.578744 1.088937 3.088937 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.578785 0.000000 3.088937 v gpio_ib_mode_sel[27] (out) - 3.088937 data arrival time + 9 0.319433 1.324301 0.918585 2.918585 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.324337 0.000000 2.918585 v gpio_holdover[29] (out) + 2.918585 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8147,13 +8147,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.088937 data arrival time + -2.918585 data arrival time --------------------------------------------------------------------------------------------- - 4.838936 slack (MET) + 4.668585 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8162,10 +8162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 1.570979 1.089008 3.089008 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.571048 0.000000 3.089008 v gpio_out[43] (out) - 3.089008 data arrival time + 9 0.319790 1.325821 0.918620 2.918620 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.325847 0.000000 2.918620 v gpio_vtrip_sel[26] (out) + 2.918620 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8175,13 +8175,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089008 data arrival time + -2.918620 data arrival time --------------------------------------------------------------------------------------------- - 4.839008 slack (MET) + 4.668620 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8190,10 +8190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 1.568109 1.089027 3.089027 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.568268 0.000000 3.089027 v gpio_analog_pol[14] (out) - 3.089027 data arrival time + 9 0.319433 1.324301 0.918761 2.918761 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.324339 0.000000 2.918761 v gpio_analog_sel[29] (out) + 2.918761 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8203,13 +8203,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089027 data arrival time + -2.918761 data arrival time --------------------------------------------------------------------------------------------- - 4.839027 slack (MET) + 4.668761 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8218,10 +8218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 1.570751 1.089023 3.089022 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.570865 0.000000 3.089022 v gpio_analog_sel[17] (out) - 3.089022 data arrival time + 9 0.318314 1.320427 0.918829 2.918829 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.320568 0.000000 2.918829 v gpio_slow_sel[28] (out) + 2.918829 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8231,13 +8231,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089022 data arrival time + -2.918829 data arrival time --------------------------------------------------------------------------------------------- - 4.839023 slack (MET) + 4.668829 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8246,10 +8246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 1.573125 1.089078 3.089078 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.573233 0.000000 3.089078 v gpio_holdover[33] (out) - 3.089078 data arrival time + 9 0.319178 1.324233 0.919013 2.919013 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.324335 0.000000 2.919013 v gpio_holdover[25] (out) + 2.919013 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8259,13 +8259,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089078 data arrival time + -2.919013 data arrival time --------------------------------------------------------------------------------------------- - 4.839078 slack (MET) + 4.669013 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8274,10 +8274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 1.570979 1.089133 3.089133 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.571050 0.000000 3.089133 v gpio_holdover[43] (out) - 3.089133 data arrival time + 9 0.319433 1.324301 0.919218 2.919218 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.324346 0.000000 2.919218 v gpio_analog_en[29] (out) + 2.919218 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8287,13 +8287,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089133 data arrival time + -2.919218 data arrival time --------------------------------------------------------------------------------------------- - 4.839133 slack (MET) + 4.669218 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8302,10 +8302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 1.570979 1.089258 3.089258 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.571052 0.000000 3.089258 v gpio_dm2[43] (out) - 3.089258 data arrival time + 9 0.319433 1.324301 0.919299 2.919299 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.324347 0.000000 2.919299 v gpio_dm0[29] (out) + 2.919299 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8315,13 +8315,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089258 data arrival time + -2.919299 data arrival time --------------------------------------------------------------------------------------------- - 4.839258 slack (MET) + 4.669299 slack (MET) Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8330,10 +8330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 1.578115 1.089328 3.089329 v gpio_loopback_zero[29] (in) + 9 0.319433 1.324301 0.919309 2.919309 v gpio_loopback_zero[29] (in) gpio_loopback_zero[29] (net) - 1.578173 0.000000 3.089329 v gpio_vtrip_sel[29] (out) - 3.089329 data arrival time + 1.324347 0.000000 2.919309 v gpio_slow_sel[29] (out) + 2.919309 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8343,13 +8343,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089329 data arrival time + -2.919309 data arrival time --------------------------------------------------------------------------------------------- - 4.839328 slack (MET) + 4.669309 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8358,10 +8358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 1.579781 1.089335 3.089335 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.579809 0.000000 3.089335 v gpio_ib_mode_sel[32] (out) - 3.089335 data arrival time + 9 0.319433 1.324301 0.919612 2.919612 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.324352 0.000000 2.919612 v gpio_analog_pol[29] (out) + 2.919612 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8371,13 +8371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089335 data arrival time + -2.919612 data arrival time --------------------------------------------------------------------------------------------- - 4.839335 slack (MET) + 4.669612 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8386,10 +8386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 1.570979 1.089365 3.089365 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.571054 0.000000 3.089365 v gpio_analog_sel[43] (out) - 3.089365 data arrival time + 9 0.319790 1.325821 0.919665 2.919665 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.325860 0.000000 2.919665 v gpio_holdover[26] (out) + 2.919665 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8399,14 +8399,14 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089365 data arrival time + -2.919665 data arrival time --------------------------------------------------------------------------------------------- - 4.839365 slack (MET) + 4.669665 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ Path Type: min Fanout Cap Slew Delay Time Description @@ -8414,10 +8414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 1.573054 1.089406 3.089406 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.573136 0.000000 3.089406 v gpio_holdover[18] (out) - 3.089406 data arrival time + 9 0.319790 1.325821 0.919840 2.919840 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.325862 0.000000 2.919840 v gpio_analog_sel[26] (out) + 2.919840 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8427,13 +8427,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089406 data arrival time + -2.919840 data arrival time --------------------------------------------------------------------------------------------- - 4.839406 slack (MET) + 4.669840 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8442,10 +8442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 1.573726 1.089521 3.089521 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.573789 0.000000 3.089521 v gpio_out[0] (out) - 3.089521 data arrival time + 9 0.319178 1.324233 0.919907 2.919907 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.324356 0.000000 2.919907 v gpio_analog_sel[25] (out) + 2.919907 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8455,13 +8455,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089521 data arrival time + -2.919907 data arrival time --------------------------------------------------------------------------------------------- - 4.839521 slack (MET) + 4.669906 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8470,10 +8470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 1.578277 1.089568 3.089568 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.578330 0.000000 3.089568 v gpio_vtrip_sel[36] (out) - 3.089568 data arrival time + 9 0.319178 1.324233 0.920228 2.920228 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.324363 0.000000 2.920228 v gpio_analog_pol[25] (out) + 2.920228 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8483,13 +8483,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089568 data arrival time + -2.920228 data arrival time --------------------------------------------------------------------------------------------- - 4.839568 slack (MET) + 4.670228 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8498,10 +8498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 1.567343 1.089631 3.089631 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.567724 0.000000 3.089631 v gpio_analog_pol[13] (out) - 3.089631 data arrival time + 9 0.319790 1.325821 0.920266 2.920266 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.325869 0.000000 2.920266 v gpio_analog_en[26] (out) + 2.920266 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8511,13 +8511,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089631 data arrival time + -2.920266 data arrival time --------------------------------------------------------------------------------------------- - 4.839631 slack (MET) + 4.670266 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8526,10 +8526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 1.570979 1.089759 3.089759 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.571061 0.000000 3.089759 v gpio_analog_pol[43] (out) - 3.089759 data arrival time + 9 0.319178 1.324233 0.920283 2.920283 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.324365 0.000000 2.920283 v gpio_dm0[25] (out) + 2.920283 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8539,13 +8539,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089759 data arrival time + -2.920283 data arrival time --------------------------------------------------------------------------------------------- - 4.839759 slack (MET) + 4.670283 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8554,10 +8554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 1.573125 1.089759 3.089759 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.573247 0.000000 3.089759 v gpio_dm2[33] (out) - 3.089759 data arrival time + 9 0.319178 1.324233 0.920320 2.920320 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.324366 0.000000 2.920320 v gpio_analog_en[25] (out) + 2.920320 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8567,13 +8567,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089759 data arrival time + -2.920320 data arrival time --------------------------------------------------------------------------------------------- - 4.839759 slack (MET) + 4.670320 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8582,10 +8582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 1.570979 1.089830 3.089830 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.571062 0.000000 3.089830 v gpio_dm0[43] (out) - 3.089830 data arrival time + 9 0.319790 1.325821 0.920348 2.920348 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.325870 0.000000 2.920348 v gpio_dm0[26] (out) + 2.920348 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8595,13 +8595,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089830 data arrival time + -2.920348 data arrival time --------------------------------------------------------------------------------------------- - 4.839830 slack (MET) + 4.670348 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8610,10 +8610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 1.570979 1.089884 3.089884 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.571063 0.000000 3.089884 v gpio_analog_en[43] (out) - 3.089884 data arrival time + 9 0.319790 1.325821 0.920354 2.920354 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.325870 0.000000 2.920354 v gpio_slow_sel[26] (out) + 2.920354 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8623,13 +8623,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089884 data arrival time + -2.920354 data arrival time --------------------------------------------------------------------------------------------- - 4.839884 slack (MET) + 4.670354 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8638,10 +8638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 1.578744 1.089909 3.089909 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.578799 0.000000 3.089909 v gpio_vtrip_sel[27] (out) - 3.089909 data arrival time + 9 0.319178 1.324233 0.920408 2.920408 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.324368 0.000000 2.920408 v gpio_slow_sel[25] (out) + 2.920408 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8651,13 +8651,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089909 data arrival time + -2.920408 data arrival time --------------------------------------------------------------------------------------------- - 4.839909 slack (MET) + 4.670408 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8666,10 +8666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 1.570979 1.089947 3.089947 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.571065 0.000000 3.089947 v gpio_dm1[43] (out) - 3.089947 data arrival time + 9 0.319790 1.325821 0.920661 2.920661 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.325875 0.000000 2.920661 v gpio_analog_pol[26] (out) + 2.920661 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8679,13 +8679,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089947 data arrival time + -2.920661 data arrival time --------------------------------------------------------------------------------------------- - 4.839947 slack (MET) + 4.670661 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8694,10 +8694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 1.568109 1.089961 3.089961 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.568292 0.000000 3.089961 v gpio_dm0[14] (out) - 3.089961 data arrival time + 9 0.322913 1.338602 0.926912 2.926912 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.338621 0.000000 2.926912 v gpio_oeb[31] (out) + 2.926912 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8707,13 +8707,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089961 data arrival time + -2.926912 data arrival time --------------------------------------------------------------------------------------------- - 4.839961 slack (MET) + 4.676912 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8722,10 +8722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 1.570979 1.089997 3.089997 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.571066 0.000000 3.089997 v gpio_slow_sel[43] (out) - 3.089997 data arrival time + 9 0.322913 1.338602 0.927061 2.927061 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.338623 0.000000 2.927061 v gpio_ib_mode_sel[31] (out) + 2.927061 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8735,13 +8735,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.089997 data arrival time + -2.927061 data arrival time --------------------------------------------------------------------------------------------- - 4.839997 slack (MET) + 4.677061 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8750,10 +8750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 1.572175 1.090003 3.090003 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.572223 0.000000 3.090003 v gpio_dm2[38] (out) - 3.090003 data arrival time + 9 0.322913 1.338602 0.927191 2.927191 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.338624 0.000000 2.927191 v gpio_vtrip_sel[31] (out) + 2.927191 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8763,13 +8763,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090003 data arrival time + -2.927191 data arrival time --------------------------------------------------------------------------------------------- - 4.840003 slack (MET) + 4.677191 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8778,10 +8778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 1.579966 1.090029 3.090029 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.579997 0.000000 3.090029 v gpio_ib_mode_sel[20] (out) - 3.090029 data arrival time + 9 0.322913 1.338602 0.928430 2.928430 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.338638 0.000000 2.928430 v gpio_holdover[31] (out) + 2.928430 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8791,13 +8791,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090029 data arrival time + -2.928430 data arrival time --------------------------------------------------------------------------------------------- - 4.840029 slack (MET) + 4.678430 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8806,10 +8806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 1.575823 1.090037 3.090037 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.575927 0.000000 3.090037 v gpio_holdover[30] (out) - 3.090037 data arrival time + 9 0.322913 1.338602 0.928608 2.928608 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.338641 0.000000 2.928608 v gpio_analog_sel[31] (out) + 2.928608 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8819,13 +8819,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090037 data arrival time + -2.928608 data arrival time --------------------------------------------------------------------------------------------- - 4.840037 slack (MET) + 4.678608 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8834,10 +8834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 1.573054 1.090059 3.090059 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.573148 0.000000 3.090059 v gpio_dm2[18] (out) - 3.090059 data arrival time + 9 0.322913 1.338602 0.928937 2.928937 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.338645 0.000000 2.928937 v gpio_analog_pol[31] (out) + 2.928937 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8847,13 +8847,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090059 data arrival time + -2.928937 data arrival time --------------------------------------------------------------------------------------------- - 4.840058 slack (MET) + 4.678937 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8862,10 +8862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 1.579284 1.090075 3.090075 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.579326 0.000000 3.090075 v gpio_ib_mode_sel[26] (out) - 3.090075 data arrival time + 9 0.322913 1.338602 0.928992 2.928992 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.338646 0.000000 2.928992 v gpio_dm0[31] (out) + 2.928992 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8875,13 +8875,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090075 data arrival time + -2.928992 data arrival time --------------------------------------------------------------------------------------------- - 4.840075 slack (MET) + 4.678992 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8890,10 +8890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 1.574683 1.090176 3.090176 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.574800 0.000000 3.090176 v gpio_dm2[28] (out) - 3.090176 data arrival time + 9 0.322913 1.338602 0.929810 2.929810 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.338658 0.000000 2.929810 v gpio_analog_en[31] (out) + 2.929810 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8903,13 +8903,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090176 data arrival time + -2.929810 data arrival time --------------------------------------------------------------------------------------------- - 4.840176 slack (MET) + 4.679810 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8918,10 +8918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 1.573726 1.090194 3.090194 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.573800 0.000000 3.090194 v gpio_holdover[0] (out) - 3.090194 data arrival time + 9 0.322913 1.338602 0.929827 2.929827 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.338659 0.000000 2.929827 v gpio_slow_sel[31] (out) + 2.929827 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8931,13 +8931,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090194 data arrival time + -2.929827 data arrival time --------------------------------------------------------------------------------------------- - 4.840194 slack (MET) + 4.679827 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8946,10 +8946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 1.568109 1.090251 3.090251 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.568300 0.000000 3.090251 v gpio_analog_en[14] (out) - 3.090251 data arrival time + 11 0.377842 1.567343 1.079440 3.079440 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.567430 0.000000 3.079440 v gpio_ib_mode_sel[13] (out) + 3.079440 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8959,13 +8959,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090251 data arrival time + -3.079440 data arrival time --------------------------------------------------------------------------------------------- - 4.840251 slack (MET) + 4.829440 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8974,10 +8974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 1.573919 1.090284 3.090284 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.573930 0.000000 3.090284 v gpio_ib_mode_sel[42] (out) - 3.090284 data arrival time + 11 0.377842 1.567343 1.079690 3.079690 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.567434 0.000000 3.079690 v gpio_vtrip_sel[13] (out) + 3.079690 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8987,13 +8987,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090284 data arrival time + -3.079690 data arrival time --------------------------------------------------------------------------------------------- - 4.840284 slack (MET) + 4.829690 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9002,10 +9002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 1.573125 1.090344 3.090344 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.573261 0.000000 3.090344 v gpio_analog_sel[33] (out) - 3.090344 data arrival time + 11 0.378413 1.568109 1.080313 3.080313 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.568124 0.000000 3.080313 v gpio_ib_mode_sel[14] (out) + 3.080313 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9015,13 +9015,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090344 data arrival time + -3.080313 data arrival time --------------------------------------------------------------------------------------------- - 4.840344 slack (MET) + 4.830313 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9030,10 +9030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 1.567343 1.090348 3.090348 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.567753 0.000000 3.090348 v gpio_dm0[13] (out) - 3.090348 data arrival time + 11 0.378413 1.568109 1.082596 3.082596 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.568147 0.000000 3.082596 v gpio_vtrip_sel[14] (out) + 3.082596 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9043,13 +9043,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090348 data arrival time + -3.082596 data arrival time --------------------------------------------------------------------------------------------- - 4.840348 slack (MET) + 4.832596 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9058,10 +9058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 1.580551 1.090348 3.090348 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.580577 0.000000 3.090348 v gpio_ib_mode_sel[22] (out) - 3.090348 data arrival time + 11 0.378937 1.570264 1.083039 3.083039 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.570290 0.000000 3.083039 v gpio_ib_mode_sel[16] (out) + 3.083039 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9071,13 +9071,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090348 data arrival time + -3.083039 data arrival time --------------------------------------------------------------------------------------------- - 4.840349 slack (MET) + 4.833039 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9086,10 +9086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 1.576044 1.090382 3.090382 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.576137 0.000000 3.090382 v gpio_out[31] (out) - 3.090382 data arrival time + 11 0.379060 1.570751 1.083097 3.083097 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.570774 0.000000 3.083097 v gpio_ib_mode_sel[17] (out) + 3.083097 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9099,13 +9099,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090382 data arrival time + -3.083097 data arrival time --------------------------------------------------------------------------------------------- - 4.840383 slack (MET) + 4.833097 slack (MET) Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9114,10 +9114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 1.567343 1.090440 3.090440 v gpio_loopback_zero[13] (in) + 11 0.377842 1.567343 1.083222 3.083222 v gpio_loopback_zero[13] (in) gpio_loopback_zero[13] (net) - 1.567757 0.000000 3.090440 v gpio_analog_en[13] (out) - 3.090440 data arrival time + 1.567514 0.000000 3.083222 v gpio_out[13] (out) + 3.083222 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9127,13 +9127,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090440 data arrival time + -3.083222 data arrival time --------------------------------------------------------------------------------------------- - 4.840440 slack (MET) + 4.833222 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9142,10 +9142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 1.573919 1.090463 3.090463 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.573932 0.000000 3.090463 v gpio_vtrip_sel[42] (out) - 3.090463 data arrival time + 11 0.377842 1.567343 1.083893 3.083893 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.567532 0.000000 3.083893 v gpio_holdover[13] (out) + 3.083893 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9155,13 +9155,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090463 data arrival time + -3.083893 data arrival time --------------------------------------------------------------------------------------------- - 4.840463 slack (MET) + 4.833892 slack (MET) Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9170,10 +9170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 1.570264 1.090479 3.090479 v gpio_loopback_zero[16] (in) + 11 0.378937 1.570264 1.083970 3.083970 v gpio_loopback_zero[16] (in) gpio_loopback_zero[16] (net) - 1.570421 0.000000 3.090479 v gpio_analog_pol[16] (out) - 3.090479 data arrival time + 1.570301 0.000000 3.083970 v gpio_vtrip_sel[16] (out) + 3.083970 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9183,13 +9183,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090479 data arrival time + -3.083970 data arrival time --------------------------------------------------------------------------------------------- - 4.840478 slack (MET) + 4.833970 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9198,10 +9198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 1.568109 1.090605 3.090605 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.568310 0.000000 3.090605 v gpio_dm1[14] (out) - 3.090605 data arrival time + 11 0.379060 1.570751 1.084027 3.084027 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.570783 0.000000 3.084027 v gpio_vtrip_sel[17] (out) + 3.084027 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9211,13 +9211,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090605 data arrival time + -3.084027 data arrival time --------------------------------------------------------------------------------------------- - 4.840604 slack (MET) + 4.834028 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9226,10 +9226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 1.573054 1.090618 3.090619 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.573160 0.000000 3.090619 v gpio_analog_sel[18] (out) - 3.090619 data arrival time + 11 0.378413 1.568109 1.084937 3.084937 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.568181 0.000000 3.084937 v gpio_out[14] (out) + 3.084937 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9239,13 +9239,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090619 data arrival time + -3.084937 data arrival time --------------------------------------------------------------------------------------------- - 4.840619 slack (MET) + 4.834937 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9254,10 +9254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 1.572175 1.090717 3.090717 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.572234 0.000000 3.090717 v gpio_analog_sel[38] (out) - 3.090717 data arrival time + 11 0.377842 1.567343 1.085238 3.085238 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.567571 0.000000 3.085238 v gpio_dm2[13] (out) + 3.085238 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9267,13 +9267,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090717 data arrival time + -3.085238 data arrival time --------------------------------------------------------------------------------------------- - 4.840717 slack (MET) + 4.835238 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9282,10 +9282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 1.576336 1.090748 3.090748 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.576431 0.000000 3.090748 v gpio_out[34] (out) - 3.090748 data arrival time + 11 0.379645 1.573054 1.085362 3.085362 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.573079 0.000000 3.085362 v gpio_ib_mode_sel[18] (out) + 3.085362 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9295,13 +9295,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090748 data arrival time + -3.085362 data arrival time --------------------------------------------------------------------------------------------- - 4.840747 slack (MET) + 4.835362 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9310,10 +9310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381656 1.581592 1.090770 3.090770 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.581623 0.000000 3.090770 v gpio_ib_mode_sel[21] (out) - 3.090770 data arrival time + 11 0.378413 1.568109 1.085607 3.085608 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.568193 0.000000 3.085608 v gpio_holdover[14] (out) + 3.085608 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9323,13 +9323,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090770 data arrival time + -3.085608 data arrival time --------------------------------------------------------------------------------------------- - 4.840770 slack (MET) + 4.835608 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9338,10 +9338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 1.579284 1.090795 3.090795 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.579336 0.000000 3.090795 v gpio_vtrip_sel[26] (out) - 3.090795 data arrival time + 11 0.379867 1.573726 1.085644 3.085644 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.573742 0.000000 3.085644 v gpio_ib_mode_sel[0] (out) + 3.085644 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9351,13 +9351,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090795 data arrival time + -3.085644 data arrival time --------------------------------------------------------------------------------------------- - 4.840796 slack (MET) + 4.835644 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9366,10 +9366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 1.579781 1.090806 3.090806 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.579826 0.000000 3.090806 v gpio_vtrip_sel[32] (out) - 3.090806 data arrival time + 11 0.378716 1.567302 1.085724 3.085724 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.567311 0.000000 3.085724 v gpio_ib_mode_sel[40] (out) + 3.085724 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9379,13 +9379,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090806 data arrival time + -3.085724 data arrival time --------------------------------------------------------------------------------------------- - 4.840806 slack (MET) + 4.835724 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9394,10 +9394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 1.570264 1.090849 3.090849 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.570431 0.000000 3.090849 v gpio_dm0[16] (out) - 3.090849 data arrival time + 11 0.378716 1.567302 1.085903 3.085903 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.567313 0.000000 3.085903 v gpio_vtrip_sel[40] (out) + 3.085903 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9407,13 +9407,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090849 data arrival time + -3.085903 data arrival time --------------------------------------------------------------------------------------------- - 4.840849 slack (MET) + 4.835903 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9422,10 +9422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 1.570751 1.090879 3.090879 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.570908 0.000000 3.090879 v gpio_analog_pol[17] (out) - 3.090879 data arrival time + 11 0.378794 1.567621 1.085946 3.085946 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.567631 0.000000 3.085946 v gpio_ib_mode_sel[41] (out) + 3.085946 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9435,13 +9435,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090879 data arrival time + -3.085946 data arrival time --------------------------------------------------------------------------------------------- - 4.840879 slack (MET) + 4.835946 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9450,10 +9450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 1.573726 1.090877 3.090877 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.573812 0.000000 3.090877 v gpio_dm2[0] (out) - 3.090877 data arrival time + 11 0.379270 1.570979 1.085941 3.085941 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.571007 0.000000 3.085941 v gpio_ib_mode_sel[43] (out) + 3.085941 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9463,13 +9463,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090877 data arrival time + -3.085941 data arrival time --------------------------------------------------------------------------------------------- - 4.840877 slack (MET) + 4.835942 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9478,10 +9478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 1.568109 1.090874 3.090874 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.568318 0.000000 3.090874 v gpio_slow_sel[14] (out) - 3.090874 data arrival time + 11 0.379867 1.573726 1.085978 3.085978 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.573745 0.000000 3.085978 v gpio_vtrip_sel[0] (out) + 3.085978 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9491,13 +9491,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090874 data arrival time + -3.085978 data arrival time --------------------------------------------------------------------------------------------- - 4.840874 slack (MET) + 4.835978 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9506,10 +9506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 1.575882 1.090903 3.090903 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.575968 0.000000 3.090903 v gpio_out[23] (out) - 3.090903 data arrival time + 11 0.379677 1.572175 1.086112 3.086112 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.572184 0.000000 3.086112 v gpio_ib_mode_sel[38] (out) + 3.086112 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9519,13 +9519,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090903 data arrival time + -3.086112 data arrival time --------------------------------------------------------------------------------------------- - 4.840903 slack (MET) + 4.836112 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9534,10 +9534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 1.573919 1.090899 3.090899 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.573935 0.000000 3.090899 v gpio_out[42] (out) - 3.090899 data arrival time + 11 0.378794 1.567621 1.086125 3.086125 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.567632 0.000000 3.086125 v gpio_vtrip_sel[41] (out) + 3.086125 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9547,13 +9547,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090899 data arrival time + -3.086125 data arrival time --------------------------------------------------------------------------------------------- - 4.840899 slack (MET) + 4.836125 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9562,10 +9562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 1.579966 1.090961 3.090961 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.580008 0.000000 3.090961 v gpio_vtrip_sel[20] (out) - 3.090961 data arrival time + 11 0.378413 1.568109 1.086288 3.086288 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.568206 0.000000 3.086288 v gpio_dm2[14] (out) + 3.086288 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9575,125 +9575,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.090961 data arrival time + -3.086288 data arrival time --------------------------------------------------------------------------------------------- - 4.840961 slack (MET) - - -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.379475 1.573247 1.090999 3.090999 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.573435 0.000000 3.090999 v gpio_analog_sel[24] (out) - 3.090999 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.090999 data arrival time ---------------------------------------------------------------------------------------------- - 4.840999 slack (MET) - - -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380306 1.573919 1.091024 3.091024 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.573936 0.000000 3.091024 v gpio_holdover[42] (out) - 3.091024 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.091024 data arrival time ---------------------------------------------------------------------------------------------- - 4.841024 slack (MET) - - -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381706 1.581742 1.091031 3.091031 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.581772 0.000000 3.091031 v gpio_ib_mode_sel[19] (out) - 3.091031 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.091031 data arrival time ---------------------------------------------------------------------------------------------- - 4.841031 slack (MET) - - -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380260 1.576044 1.091053 3.091053 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.576150 0.000000 3.091053 v gpio_holdover[31] (out) - 3.091053 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.091053 data arrival time ---------------------------------------------------------------------------------------------- - 4.841053 slack (MET) + 4.836288 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9702,10 +9590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 1.567343 1.091121 3.091121 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.567785 0.000000 3.091121 v gpio_dm1[13] (out) - 3.091121 data arrival time + 11 0.379645 1.573054 1.086295 3.086295 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.573089 0.000000 3.086295 v gpio_vtrip_sel[18] (out) + 3.086295 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9715,13 +9603,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091121 data arrival time + -3.086295 data arrival time --------------------------------------------------------------------------------------------- - 4.841121 slack (MET) + 4.836295 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9730,10 +9618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 1.570264 1.091127 3.091127 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.570438 0.000000 3.091127 v gpio_analog_en[16] (out) - 3.091127 data arrival time + 11 0.379677 1.572175 1.086292 3.086292 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.572185 0.000000 3.086292 v gpio_vtrip_sel[38] (out) + 3.086292 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9743,13 +9631,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091127 data arrival time + -3.086292 data arrival time --------------------------------------------------------------------------------------------- - 4.841127 slack (MET) + 4.836291 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9758,10 +9646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 1.581671 1.091137 3.091137 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.581702 0.000000 3.091137 v gpio_ib_mode_sel[15] (out) - 3.091137 data arrival time + 11 0.378716 1.567302 1.086337 3.086338 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.567316 0.000000 3.086338 v gpio_out[40] (out) + 3.086338 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9771,13 +9659,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091137 data arrival time + -3.086338 data arrival time --------------------------------------------------------------------------------------------- - 4.841137 slack (MET) + 4.836338 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9786,10 +9674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 1.573919 1.091149 3.091149 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.573937 0.000000 3.091149 v gpio_dm2[42] (out) - 3.091149 data arrival time + 11 0.378716 1.567302 1.086462 3.086462 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.567317 0.000000 3.086462 v gpio_holdover[40] (out) + 3.086462 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9799,13 +9687,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091149 data arrival time + -3.086462 data arrival time --------------------------------------------------------------------------------------------- - 4.841149 slack (MET) + 4.836462 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9814,10 +9702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 1.580551 1.091153 3.091153 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.580586 0.000000 3.091153 v gpio_vtrip_sel[22] (out) - 3.091153 data arrival time + 11 0.378794 1.567621 1.086560 3.086560 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.567635 0.000000 3.086560 v gpio_out[41] (out) + 3.086560 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9827,13 +9715,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091153 data arrival time + -3.086560 data arrival time --------------------------------------------------------------------------------------------- - 4.841153 slack (MET) + 4.836560 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9842,10 +9730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 1.579647 1.091185 3.091185 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.579698 0.000000 3.091185 v gpio_vtrip_sel[37] (out) - 3.091185 data arrival time + 11 0.378716 1.567302 1.086587 3.086587 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.567317 0.000000 3.086587 v gpio_dm2[40] (out) + 3.086587 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9855,13 +9743,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091185 data arrival time + -3.086587 data arrival time --------------------------------------------------------------------------------------------- - 4.841185 slack (MET) + 4.836587 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9870,10 +9758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 1.570751 1.091250 3.091250 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.570917 0.000000 3.091250 v gpio_dm0[17] (out) - 3.091250 data arrival time + 11 0.378794 1.567621 1.086684 3.086684 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.567636 0.000000 3.086684 v gpio_holdover[41] (out) + 3.086684 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9883,13 +9771,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091250 data arrival time + -3.086684 data arrival time --------------------------------------------------------------------------------------------- - 4.841250 slack (MET) + 4.836684 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9898,10 +9786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 1.573919 1.091257 3.091257 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.573938 0.000000 3.091257 v gpio_analog_sel[42] (out) - 3.091257 data arrival time + 11 0.378716 1.567302 1.086695 3.086695 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.567318 0.000000 3.086695 v gpio_analog_sel[40] (out) + 3.086695 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9911,13 +9799,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091257 data arrival time + -3.086695 data arrival time --------------------------------------------------------------------------------------------- - 4.841257 slack (MET) + 4.836695 slack (MET) Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9926,38 +9814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 1.567343 1.091390 3.091390 v gpio_loopback_zero[13] (in) + 11 0.377842 1.567343 1.086761 3.086761 v gpio_loopback_zero[13] (in) gpio_loopback_zero[13] (net) - 1.567796 0.000000 3.091390 v gpio_slow_sel[13] (out) - 3.091390 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.091390 data arrival time ---------------------------------------------------------------------------------------------- - 4.841390 slack (MET) - - -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380335 1.576336 1.091419 3.091419 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.576444 0.000000 3.091419 v gpio_holdover[34] (out) - 3.091419 data arrival time + 1.567620 0.000000 3.086761 v gpio_analog_sel[13] (out) + 3.086761 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9967,13 +9827,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091419 data arrival time + -3.086761 data arrival time --------------------------------------------------------------------------------------------- - 4.841419 slack (MET) + 4.836761 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9982,10 +9842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 1.570751 1.091528 3.091528 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.570924 0.000000 3.091528 v gpio_analog_en[17] (out) - 3.091528 data arrival time + 11 0.378794 1.567621 1.086810 3.086810 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.567637 0.000000 3.086810 v gpio_dm2[41] (out) + 3.086810 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9995,13 +9855,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091528 data arrival time + -3.086810 data arrival time --------------------------------------------------------------------------------------------- - 4.841528 slack (MET) + 4.836809 slack (MET) Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10010,234 +9870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 1.575882 1.091540 3.091540 v gpio_loopback_zero[23] (in) + 11 0.380290 1.575882 1.086824 3.086824 v gpio_loopback_zero[23] (in) gpio_loopback_zero[23] (net) - 1.575980 0.000000 3.091540 v gpio_holdover[23] (out) - 3.091540 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.091540 data arrival time ---------------------------------------------------------------------------------------------- - 4.841540 slack (MET) - - -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.378937 1.570264 1.091564 3.091564 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.570450 0.000000 3.091564 v gpio_dm1[16] (out) - 3.091564 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.091564 data arrival time ---------------------------------------------------------------------------------------------- - 4.841565 slack (MET) - - -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.378937 1.570264 1.091631 3.091631 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.570452 0.000000 3.091631 v gpio_slow_sel[16] (out) - 3.091631 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.091631 data arrival time ---------------------------------------------------------------------------------------------- - 4.841631 slack (MET) - - -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380306 1.573919 1.091651 3.091651 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.573941 0.000000 3.091651 v gpio_analog_pol[42] (out) - 3.091651 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.091651 data arrival time ---------------------------------------------------------------------------------------------- - 4.841651 slack (MET) - - -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381656 1.581592 1.091703 3.091702 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.581634 0.000000 3.091702 v gpio_vtrip_sel[21] (out) - 3.091702 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.091702 data arrival time ---------------------------------------------------------------------------------------------- - 4.841702 slack (MET) - - -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380306 1.573919 1.091723 3.091723 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.573942 0.000000 3.091723 v gpio_dm0[42] (out) - 3.091723 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.091723 data arrival time ---------------------------------------------------------------------------------------------- - 4.841723 slack (MET) - - -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380260 1.576044 1.091734 3.091734 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.576165 0.000000 3.091734 v gpio_dm2[31] (out) - 3.091734 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.091734 data arrival time ---------------------------------------------------------------------------------------------- - 4.841733 slack (MET) - - -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[29] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380732 1.578115 1.091767 3.091767 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.578216 0.000000 3.091767 v gpio_out[29] (out) - 3.091767 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.091767 data arrival time ---------------------------------------------------------------------------------------------- - 4.841767 slack (MET) - - -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.379677 1.572175 1.091780 3.091780 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.572251 0.000000 3.091780 v gpio_analog_pol[38] (out) - 3.091780 data arrival time + 1.575909 0.000000 3.086824 v gpio_ib_mode_sel[23] (out) + 3.086824 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10247,13 +9883,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091780 data arrival time + -3.086824 data arrival time --------------------------------------------------------------------------------------------- - 4.841780 slack (MET) + 4.836823 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10262,10 +9898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 1.573919 1.091802 3.091802 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.573943 0.000000 3.091802 v gpio_analog_en[42] (out) - 3.091802 data arrival time + 11 0.378937 1.570264 1.086825 3.086826 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.570343 0.000000 3.086826 v gpio_out[16] (out) + 3.086826 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10275,13 +9911,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091802 data arrival time + -3.086826 data arrival time --------------------------------------------------------------------------------------------- - 4.841802 slack (MET) + 4.836825 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10290,10 +9926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 1.575823 1.091811 3.091811 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.575966 0.000000 3.091811 v gpio_dm2[30] (out) - 3.091811 data arrival time + 11 0.378413 1.568109 1.086873 3.086873 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.568218 0.000000 3.086873 v gpio_analog_sel[14] (out) + 3.086873 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10303,13 +9939,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091811 data arrival time + -3.086873 data arrival time --------------------------------------------------------------------------------------------- - 4.841812 slack (MET) + 4.836873 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10318,10 +9954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 1.573919 1.091841 3.091841 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.573943 0.000000 3.091841 v gpio_dm1[42] (out) - 3.091841 data arrival time + 11 0.378794 1.567621 1.086917 3.086917 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.567638 0.000000 3.086917 v gpio_analog_sel[41] (out) + 3.086917 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10331,13 +9967,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091841 data arrival time + -3.086917 data arrival time --------------------------------------------------------------------------------------------- - 4.841841 slack (MET) + 4.836917 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10346,10 +9982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 1.572175 1.091851 3.091851 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.572252 0.000000 3.091851 v gpio_dm0[38] (out) - 3.091851 data arrival time + 11 0.378716 1.567302 1.087089 3.087089 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.567322 0.000000 3.087089 v gpio_analog_pol[40] (out) + 3.087089 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10359,13 +9995,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091851 data arrival time + -3.087089 data arrival time --------------------------------------------------------------------------------------------- - 4.841852 slack (MET) + 4.837089 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10374,10 +10010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 1.573919 1.091890 3.091890 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.573944 0.000000 3.091890 v gpio_slow_sel[42] (out) - 3.091890 data arrival time + 11 0.378716 1.567302 1.087160 3.087160 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.567322 0.000000 3.087160 v gpio_dm0[40] (out) + 3.087160 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10387,13 +10023,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091890 data arrival time + -3.087160 data arrival time --------------------------------------------------------------------------------------------- - 4.841891 slack (MET) + 4.837160 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10402,10 +10038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 1.572175 1.091905 3.091905 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.572253 0.000000 3.091905 v gpio_analog_en[38] (out) - 3.091905 data arrival time + 11 0.379060 1.570751 1.087175 3.087175 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.570829 0.000000 3.087175 v gpio_out[17] (out) + 3.087175 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10415,13 +10051,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091905 data arrival time + -3.087175 data arrival time --------------------------------------------------------------------------------------------- - 4.841905 slack (MET) + 4.837175 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10430,10 +10066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381706 1.581742 1.091963 3.091963 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.581783 0.000000 3.091963 v gpio_vtrip_sel[19] (out) - 3.091963 data arrival time + 11 0.378716 1.567302 1.087214 3.087214 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.567323 0.000000 3.087214 v gpio_analog_en[40] (out) + 3.087214 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10443,13 +10079,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091963 data arrival time + -3.087214 data arrival time --------------------------------------------------------------------------------------------- - 4.841963 slack (MET) + 4.837214 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10458,10 +10094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 1.572175 1.091969 3.091969 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.572255 0.000000 3.091969 v gpio_dm1[38] (out) - 3.091969 data arrival time + 11 0.378716 1.567302 1.087277 3.087277 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.567324 0.000000 3.087277 v gpio_dm1[40] (out) + 3.087277 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10471,13 +10107,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091969 data arrival time + -3.087277 data arrival time --------------------------------------------------------------------------------------------- - 4.841969 slack (MET) + 4.837277 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10486,10 +10122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 1.578277 1.091999 3.091999 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.578371 0.000000 3.091999 v gpio_out[36] (out) - 3.091999 data arrival time + 11 0.378794 1.567621 1.087311 3.087311 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.567641 0.000000 3.087311 v gpio_analog_pol[41] (out) + 3.087311 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10499,13 +10135,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.091999 data arrival time + -3.087311 data arrival time --------------------------------------------------------------------------------------------- - 4.842000 slack (MET) + 4.837311 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10514,10 +10150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 1.573726 1.092022 3.092022 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.573835 0.000000 3.092022 v gpio_analog_sel[0] (out) - 3.092022 data arrival time + 11 0.378716 1.567302 1.087327 3.087327 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.567324 0.000000 3.087327 v gpio_slow_sel[40] (out) + 3.087327 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10527,13 +10163,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092022 data arrival time + -3.087327 data arrival time --------------------------------------------------------------------------------------------- - 4.842022 slack (MET) + 4.837327 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10542,10 +10178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 1.572175 1.092018 3.092018 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.572255 0.000000 3.092018 v gpio_slow_sel[38] (out) - 3.092018 data arrival time + 11 0.378794 1.567621 1.087382 3.087383 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.567642 0.000000 3.087383 v gpio_dm0[41] (out) + 3.087383 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10555,13 +10191,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092018 data arrival time + -3.087383 data arrival time --------------------------------------------------------------------------------------------- - 4.842019 slack (MET) + 4.837382 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10570,10 +10206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 1.582429 1.092021 3.092021 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.582787 0.000000 3.092021 v gpio_vtrip_sel[25] (out) - 3.092021 data arrival time + 11 0.378794 1.567621 1.087436 3.087436 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.567642 0.000000 3.087436 v gpio_analog_en[41] (out) + 3.087436 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10583,13 +10219,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092021 data arrival time + -3.087436 data arrival time --------------------------------------------------------------------------------------------- - 4.842020 slack (MET) + 4.837436 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10598,10 +10234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 1.570751 1.092072 3.092072 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.570939 0.000000 3.092072 v gpio_dm1[17] (out) - 3.092072 data arrival time + 11 0.378937 1.570264 1.087463 3.087463 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.570355 0.000000 3.087463 v gpio_holdover[16] (out) + 3.087463 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10611,13 +10247,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092072 data arrival time + -3.087463 data arrival time --------------------------------------------------------------------------------------------- - 4.842072 slack (MET) + 4.837463 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10626,10 +10262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 1.581671 1.092069 3.092069 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.581713 0.000000 3.092069 v gpio_vtrip_sel[15] (out) - 3.092069 data arrival time + 11 0.379270 1.570979 1.087470 3.087470 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.571025 0.000000 3.087470 v gpio_vtrip_sel[43] (out) + 3.087470 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10639,13 +10275,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092069 data arrival time + -3.087470 data arrival time --------------------------------------------------------------------------------------------- - 4.842069 slack (MET) + 4.837470 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10654,10 +10290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 1.576336 1.092100 3.092100 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.576459 0.000000 3.092100 v gpio_dm2[34] (out) - 3.092100 data arrival time + 11 0.378794 1.567621 1.087500 3.087500 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.567643 0.000000 3.087500 v gpio_dm1[41] (out) + 3.087500 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10667,13 +10303,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092100 data arrival time + -3.087500 data arrival time --------------------------------------------------------------------------------------------- - 4.842100 slack (MET) + 4.837500 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10682,10 +10318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 1.576540 1.092096 3.092096 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.576551 0.000000 3.092096 v gpio_ib_mode_sel[39] (out) - 3.092096 data arrival time + 11 0.378794 1.567621 1.087549 3.087549 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.567643 0.000000 3.087549 v gpio_slow_sel[41] (out) + 3.087549 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10695,13 +10331,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092096 data arrival time + -3.087549 data arrival time --------------------------------------------------------------------------------------------- - 4.842097 slack (MET) + 4.837549 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10710,10 +10346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 1.570751 1.092118 3.092118 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.570940 0.000000 3.092118 v gpio_slow_sel[17] (out) - 3.092118 data arrival time + 11 0.380290 1.575882 1.087755 3.087754 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.575919 0.000000 3.087754 v gpio_vtrip_sel[23] (out) + 3.087754 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10723,13 +10359,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092118 data arrival time + -3.087754 data arrival time --------------------------------------------------------------------------------------------- - 4.842117 slack (MET) - + 4.837754 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) + +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10738,10 +10374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 1.575882 1.092191 3.092191 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.575993 0.000000 3.092191 v gpio_dm2[23] (out) - 3.092191 data arrival time + 11 0.380920 1.578772 1.087764 3.087764 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.578798 0.000000 3.087764 v gpio_ib_mode_sel[36] (out) + 3.087764 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10751,13 +10387,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092191 data arrival time + -3.087764 data arrival time --------------------------------------------------------------------------------------------- - 4.842192 slack (MET) + 4.837764 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10766,10 +10402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 1.579781 1.092188 3.092187 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.579847 0.000000 3.092187 v gpio_out[32] (out) - 3.092187 data arrival time + 11 0.379060 1.570751 1.087812 3.087812 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.570840 0.000000 3.087812 v gpio_holdover[17] (out) + 3.087812 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10779,13 +10415,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092187 data arrival time + -3.087812 data arrival time --------------------------------------------------------------------------------------------- - 4.842187 slack (MET) + 4.837812 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10794,10 +10430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 1.573054 1.092266 3.092266 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.573196 0.000000 3.092266 v gpio_analog_pol[18] (out) - 3.092266 data arrival time + 11 0.379677 1.572175 1.087813 3.087813 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.572198 0.000000 3.087813 v gpio_out[38] (out) + 3.087813 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10807,13 +10443,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092266 data arrival time + -3.087813 data arrival time --------------------------------------------------------------------------------------------- - 4.842266 slack (MET) + 4.837813 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10822,10 +10458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 1.576540 1.092277 3.092277 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.576552 0.000000 3.092277 v gpio_vtrip_sel[39] (out) - 3.092277 data arrival time + 11 0.378937 1.570264 1.088115 3.088115 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.570368 0.000000 3.088115 v gpio_dm2[16] (out) + 3.088115 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10835,13 +10471,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092277 data arrival time + -3.088115 data arrival time --------------------------------------------------------------------------------------------- - 4.842277 slack (MET) + 4.838115 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10850,10 +10486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 1.576044 1.092319 3.092319 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.576178 0.000000 3.092319 v gpio_analog_sel[31] (out) - 3.092319 data arrival time + 11 0.379060 1.570751 1.088463 3.088463 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.570853 0.000000 3.088463 v gpio_dm2[17] (out) + 3.088463 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10863,13 +10499,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092319 data arrival time + -3.088463 data arrival time --------------------------------------------------------------------------------------------- - 4.842319 slack (MET) + 4.838463 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10878,10 +10514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 1.578744 1.092341 3.092341 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.578840 0.000000 3.092341 v gpio_out[27] (out) - 3.092341 data arrival time + 11 0.378937 1.570264 1.088675 3.088675 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.570379 0.000000 3.088675 v gpio_analog_sel[16] (out) + 3.088675 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10891,13 +10527,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092341 data arrival time + -3.088675 data arrival time --------------------------------------------------------------------------------------------- - 4.842341 slack (MET) + 4.838675 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10906,10 +10542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 1.578115 1.092439 3.092439 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.578230 0.000000 3.092439 v gpio_holdover[29] (out) - 3.092439 data arrival time + 11 0.381189 1.579647 1.088706 3.088706 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.579669 0.000000 3.088706 v gpio_ib_mode_sel[37] (out) + 3.088706 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10919,13 +10555,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092439 data arrival time + -3.088706 data arrival time --------------------------------------------------------------------------------------------- - 4.842440 slack (MET) + 4.838706 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10934,10 +10570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 1.573125 1.092504 3.092504 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.573316 0.000000 3.092504 v gpio_analog_pol[33] (out) - 3.092504 data arrival time + 11 0.379645 1.573054 1.088874 3.088874 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.573127 0.000000 3.088874 v gpio_out[18] (out) + 3.088874 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10947,13 +10583,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092504 data arrival time + -3.088874 data arrival time --------------------------------------------------------------------------------------------- - 4.842504 slack (MET) + 4.838873 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10962,10 +10598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 1.574683 1.092579 3.092579 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.574858 0.000000 3.092579 v gpio_analog_sel[28] (out) - 3.092579 data arrival time + 11 0.379677 1.572175 1.088930 3.088930 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.572209 0.000000 3.088930 v gpio_holdover[38] (out) + 3.088930 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10975,13 +10611,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092579 data arrival time + -3.088930 data arrival time --------------------------------------------------------------------------------------------- - 4.842579 slack (MET) + 4.838930 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10990,10 +10626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 1.573054 1.092577 3.092577 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.573204 0.000000 3.092577 v gpio_dm0[18] (out) - 3.092577 data arrival time + 11 0.379270 1.570979 1.089008 3.089008 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.571048 0.000000 3.089008 v gpio_out[43] (out) + 3.089008 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11003,13 +10639,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092577 data arrival time + -3.089008 data arrival time --------------------------------------------------------------------------------------------- - 4.842576 slack (MET) + 4.839008 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11018,10 +10654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 1.578277 1.092670 3.092670 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.578385 0.000000 3.092670 v gpio_holdover[36] (out) - 3.092670 data arrival time + 11 0.378413 1.568109 1.089027 3.089027 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.568268 0.000000 3.089027 v gpio_analog_pol[14] (out) + 3.089027 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11031,13 +10667,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092670 data arrival time + -3.089027 data arrival time --------------------------------------------------------------------------------------------- - 4.842669 slack (MET) + 4.839027 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11046,10 +10682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 1.576336 1.092685 3.092685 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.576472 0.000000 3.092685 v gpio_analog_sel[34] (out) - 3.092685 data arrival time + 11 0.379060 1.570751 1.089023 3.089022 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.570865 0.000000 3.089022 v gpio_analog_sel[17] (out) + 3.089022 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11059,13 +10695,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092685 data arrival time + -3.089022 data arrival time --------------------------------------------------------------------------------------------- - 4.842685 slack (MET) + 4.839023 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11074,10 +10710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 1.576540 1.092714 3.092714 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.576556 0.000000 3.092714 v gpio_out[39] (out) - 3.092714 data arrival time + 11 0.379270 1.570979 1.089133 3.089133 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.571050 0.000000 3.089133 v gpio_holdover[43] (out) + 3.089133 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11087,13 +10723,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092714 data arrival time + -3.089133 data arrival time --------------------------------------------------------------------------------------------- - 4.842714 slack (MET) + 4.839133 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11102,10 +10738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 1.575882 1.092721 3.092721 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.576004 0.000000 3.092721 v gpio_analog_sel[23] (out) - 3.092721 data arrival time + 11 0.379270 1.570979 1.089258 3.089258 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.571052 0.000000 3.089258 v gpio_dm2[43] (out) + 3.089258 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11115,13 +10751,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092721 data arrival time + -3.089258 data arrival time --------------------------------------------------------------------------------------------- - 4.842721 slack (MET) + 4.839258 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11130,10 +10766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 1.576540 1.092839 3.092839 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.576557 0.000000 3.092839 v gpio_holdover[39] (out) - 3.092839 data arrival time + 11 0.379270 1.570979 1.089365 3.089365 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.571054 0.000000 3.089365 v gpio_analog_sel[43] (out) + 3.089365 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11143,13 +10779,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092839 data arrival time + -3.089365 data arrival time --------------------------------------------------------------------------------------------- - 4.842838 slack (MET) + 4.839365 slack (MET) Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11158,10 +10794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 1.573054 1.092855 3.092855 v gpio_loopback_zero[18] (in) + 11 0.379645 1.573054 1.089406 3.089406 v gpio_loopback_zero[18] (in) gpio_loopback_zero[18] (net) - 1.573211 0.000000 3.092855 v gpio_analog_en[18] (out) - 3.092855 data arrival time + 1.573136 0.000000 3.089406 v gpio_holdover[18] (out) + 3.089406 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11171,13 +10807,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092855 data arrival time + -3.089406 data arrival time --------------------------------------------------------------------------------------------- - 4.842855 slack (MET) + 4.839406 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11186,10 +10822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 1.576540 1.092965 3.092965 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.576558 0.000000 3.092965 v gpio_dm2[39] (out) - 3.092965 data arrival time + 11 0.379867 1.573726 1.089521 3.089521 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.573789 0.000000 3.089521 v gpio_out[0] (out) + 3.089521 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11199,13 +10835,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.092965 data arrival time + -3.089521 data arrival time --------------------------------------------------------------------------------------------- - 4.842964 slack (MET) + 4.839521 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11214,10 +10850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 1.578744 1.093011 3.093011 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.578854 0.000000 3.093011 v gpio_holdover[27] (out) - 3.093011 data arrival time + 11 0.377842 1.567343 1.089631 3.089631 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.567724 0.000000 3.089631 v gpio_analog_pol[13] (out) + 3.089631 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11227,13 +10863,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093011 data arrival time + -3.089631 data arrival time --------------------------------------------------------------------------------------------- - 4.843011 slack (MET) + 4.839631 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11242,10 +10878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 1.573726 1.093054 3.093054 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.573857 0.000000 3.093054 v gpio_inp_dis[0] (out) - 3.093054 data arrival time + 11 0.379270 1.570979 1.089759 3.089759 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.571061 0.000000 3.089759 v gpio_analog_pol[43] (out) + 3.089759 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11255,13 +10891,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093054 data arrival time + -3.089759 data arrival time --------------------------------------------------------------------------------------------- - 4.843054 slack (MET) + 4.839759 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11269,11 +10905,11 @@ Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380944 1.576540 1.093073 3.093073 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.576559 0.000000 3.093073 v gpio_analog_sel[39] (out) - 3.093073 data arrival time + 2.000000 2.000000 v input external delay + 11 0.379270 1.570979 1.089830 3.089830 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.571062 0.000000 3.089830 v gpio_dm0[43] (out) + 3.089830 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11283,13 +10919,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093073 data arrival time + -3.089830 data arrival time --------------------------------------------------------------------------------------------- - 4.843073 slack (MET) + 4.839830 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11298,10 +10934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 1.573726 1.093117 3.093117 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.573858 0.000000 3.093117 v gpio_analog_pol[0] (out) - 3.093117 data arrival time + 11 0.379270 1.570979 1.089884 3.089884 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.571063 0.000000 3.089884 v gpio_analog_en[43] (out) + 3.089884 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11311,13 +10947,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093117 data arrival time + -3.089884 data arrival time --------------------------------------------------------------------------------------------- - 4.843116 slack (MET) + 4.839884 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11326,10 +10962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 1.578115 1.093122 3.093122 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.578245 0.000000 3.093122 v gpio_dm2[29] (out) - 3.093122 data arrival time + 11 0.380920 1.578772 1.089906 3.089906 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.578825 0.000000 3.089906 v gpio_vtrip_sel[36] (out) + 3.089906 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11339,13 +10975,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093122 data arrival time + -3.089906 data arrival time --------------------------------------------------------------------------------------------- - 4.843122 slack (MET) + 4.839906 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11354,10 +10990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 1.575823 1.093166 3.093166 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.576001 0.000000 3.093166 v gpio_analog_sel[30] (out) - 3.093166 data arrival time + 11 0.379270 1.570979 1.089947 3.089947 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.571065 0.000000 3.089947 v gpio_dm1[43] (out) + 3.089947 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11367,13 +11003,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093166 data arrival time + -3.089947 data arrival time --------------------------------------------------------------------------------------------- - 4.843166 slack (MET) + 4.839947 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11382,10 +11018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 1.573726 1.093220 3.093220 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.573861 0.000000 3.093220 v gpio_analog_en[0] (out) - 3.093220 data arrival time + 11 0.378413 1.568109 1.089961 3.089961 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.568292 0.000000 3.089961 v gpio_dm0[14] (out) + 3.089961 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11395,13 +11031,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093220 data arrival time + -3.089961 data arrival time --------------------------------------------------------------------------------------------- - 4.843219 slack (MET) + 4.839961 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11410,10 +11046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 1.579284 1.093234 3.093234 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.579377 0.000000 3.093234 v gpio_out[26] (out) - 3.093234 data arrival time + 11 0.379270 1.570979 1.089997 3.089997 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.571066 0.000000 3.089997 v gpio_slow_sel[43] (out) + 3.089997 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11423,13 +11059,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093234 data arrival time + -3.089997 data arrival time --------------------------------------------------------------------------------------------- - 4.843235 slack (MET) + 4.839997 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11438,10 +11074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 1.573726 1.093284 3.093283 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.573862 0.000000 3.093283 v gpio_dm1[0] (out) - 3.093283 data arrival time + 11 0.379677 1.572175 1.090003 3.090003 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.572223 0.000000 3.090003 v gpio_dm2[38] (out) + 3.090003 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11451,13 +11087,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093283 data arrival time + -3.090003 data arrival time --------------------------------------------------------------------------------------------- - 4.843283 slack (MET) + 4.840003 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11466,10 +11102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 1.573054 1.093293 3.093293 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.573222 0.000000 3.093293 v gpio_dm1[18] (out) - 3.093293 data arrival time + 11 0.381283 1.579966 1.090029 3.090029 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.579997 0.000000 3.090029 v gpio_ib_mode_sel[20] (out) + 3.090029 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11479,13 +11115,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093293 data arrival time + -3.090029 data arrival time --------------------------------------------------------------------------------------------- - 4.843293 slack (MET) + 4.840029 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11494,10 +11130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 1.573726 1.093333 3.093333 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.573864 0.000000 3.093333 v gpio_slow_sel[0] (out) - 3.093333 data arrival time + 11 0.379645 1.573054 1.090059 3.090059 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.573148 0.000000 3.090059 v gpio_dm2[18] (out) + 3.090059 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11507,13 +11143,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093333 data arrival time + -3.090059 data arrival time --------------------------------------------------------------------------------------------- - 4.843333 slack (MET) + 4.840058 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11522,10 +11158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 1.578277 1.093350 3.093350 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.578399 0.000000 3.093350 v gpio_dm2[36] (out) - 3.093350 data arrival time + 11 0.379867 1.573726 1.090194 3.090194 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.573800 0.000000 3.090194 v gpio_holdover[0] (out) + 3.090194 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11535,13 +11171,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093350 data arrival time + -3.090194 data arrival time --------------------------------------------------------------------------------------------- - 4.843350 slack (MET) + 4.840194 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11550,10 +11186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 1.573054 1.093372 3.093372 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.573224 0.000000 3.093372 v gpio_slow_sel[18] (out) - 3.093372 data arrival time + 11 0.378413 1.568109 1.090251 3.090251 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.568300 0.000000 3.090251 v gpio_analog_en[14] (out) + 3.090251 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11563,13 +11199,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093372 data arrival time + -3.090251 data arrival time --------------------------------------------------------------------------------------------- - 4.843372 slack (MET) + 4.840251 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11578,10 +11214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 1.573125 1.093438 3.093438 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.573342 0.000000 3.093438 v gpio_dm0[33] (out) - 3.093438 data arrival time + 11 0.380306 1.573919 1.090284 3.090284 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.573930 0.000000 3.090284 v gpio_ib_mode_sel[42] (out) + 3.090284 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11591,13 +11227,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093438 data arrival time + -3.090284 data arrival time --------------------------------------------------------------------------------------------- - 4.843438 slack (MET) + 4.840284 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11606,10 +11242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 1.579966 1.093464 3.093464 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.580046 0.000000 3.093464 v gpio_out[20] (out) - 3.093464 data arrival time + 11 0.377842 1.567343 1.090348 3.090348 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.567753 0.000000 3.090348 v gpio_dm0[13] (out) + 3.090348 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11619,13 +11255,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093464 data arrival time + -3.090348 data arrival time --------------------------------------------------------------------------------------------- - 4.843463 slack (MET) + 4.840348 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11634,10 +11270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 1.576540 1.093468 3.093468 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.576562 0.000000 3.093468 v gpio_analog_pol[39] (out) - 3.093468 data arrival time + 11 0.381448 1.580551 1.090348 3.090348 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.580577 0.000000 3.090348 v gpio_ib_mode_sel[22] (out) + 3.090348 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11647,13 +11283,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093468 data arrival time + -3.090348 data arrival time --------------------------------------------------------------------------------------------- - 4.843469 slack (MET) + 4.840349 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11662,10 +11298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 1.576540 1.093540 3.093540 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.576563 0.000000 3.093540 v gpio_dm0[39] (out) - 3.093540 data arrival time + 11 0.377842 1.567343 1.090440 3.090440 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.567757 0.000000 3.090440 v gpio_analog_en[13] (out) + 3.090440 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11675,13 +11311,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093540 data arrival time + -3.090440 data arrival time --------------------------------------------------------------------------------------------- - 4.843540 slack (MET) + 4.840440 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11690,10 +11326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 1.576540 1.093593 3.093593 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.576563 0.000000 3.093593 v gpio_analog_en[39] (out) - 3.093593 data arrival time + 11 0.380306 1.573919 1.090463 3.090463 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.573932 0.000000 3.090463 v gpio_vtrip_sel[42] (out) + 3.090463 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11703,13 +11339,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093593 data arrival time + -3.090463 data arrival time --------------------------------------------------------------------------------------------- - 4.843593 slack (MET) + 4.840463 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11718,10 +11354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 1.579647 1.093623 3.093623 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.579739 0.000000 3.093623 v gpio_out[37] (out) - 3.093623 data arrival time + 11 0.378937 1.570264 1.090479 3.090479 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.570421 0.000000 3.090479 v gpio_analog_pol[16] (out) + 3.090479 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11731,13 +11367,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093623 data arrival time + -3.090479 data arrival time --------------------------------------------------------------------------------------------- - 4.843623 slack (MET) + 4.840478 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11746,10 +11382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 1.576540 1.093651 3.093651 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.576564 0.000000 3.093651 v gpio_dm1[39] (out) - 3.093651 data arrival time + 11 0.378413 1.568109 1.090605 3.090605 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.568310 0.000000 3.090605 v gpio_dm1[14] (out) + 3.090605 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11759,13 +11395,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093651 data arrival time + -3.090605 data arrival time --------------------------------------------------------------------------------------------- - 4.843651 slack (MET) + 4.840604 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11774,10 +11410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 1.578744 1.093692 3.093692 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.578868 0.000000 3.093692 v gpio_dm2[27] (out) - 3.093692 data arrival time + 11 0.379645 1.573054 1.090618 3.090619 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.573160 0.000000 3.090619 v gpio_analog_sel[18] (out) + 3.090619 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11787,13 +11423,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093692 data arrival time + -3.090619 data arrival time --------------------------------------------------------------------------------------------- - 4.843692 slack (MET) + 4.840619 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11802,10 +11438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 1.576540 1.093701 3.093701 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.576564 0.000000 3.093701 v gpio_slow_sel[39] (out) - 3.093701 data arrival time + 11 0.379677 1.572175 1.090717 3.090717 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.572234 0.000000 3.090717 v gpio_analog_sel[38] (out) + 3.090717 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11815,13 +11451,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093701 data arrival time + -3.090717 data arrival time --------------------------------------------------------------------------------------------- - 4.843701 slack (MET) + 4.840717 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11830,10 +11466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 1.578115 1.093708 3.093708 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.578259 0.000000 3.093708 v gpio_analog_sel[29] (out) - 3.093708 data arrival time + 11 0.381656 1.581592 1.090770 3.090770 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.581623 0.000000 3.090770 v gpio_ib_mode_sel[21] (out) + 3.090770 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11843,13 +11479,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093708 data arrival time + -3.090770 data arrival time --------------------------------------------------------------------------------------------- - 4.843708 slack (MET) + 4.840770 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11858,10 +11494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 1.573125 1.093728 3.093728 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.573351 0.000000 3.093728 v gpio_analog_en[33] (out) - 3.093728 data arrival time + 11 0.378937 1.570264 1.090849 3.090849 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.570431 0.000000 3.090849 v gpio_dm0[16] (out) + 3.090849 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11871,13 +11507,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093728 data arrival time + -3.090849 data arrival time --------------------------------------------------------------------------------------------- - 4.843728 slack (MET) + 4.840849 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11886,10 +11522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 1.581384 1.093756 3.093755 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.581410 0.000000 3.093755 v gpio_ib_mode_sel[35] (out) - 3.093755 data arrival time + 11 0.378413 1.568109 1.090874 3.090874 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.568318 0.000000 3.090874 v gpio_slow_sel[14] (out) + 3.090874 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11899,13 +11535,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093755 data arrival time + -3.090874 data arrival time --------------------------------------------------------------------------------------------- - 4.843756 slack (MET) + 4.840874 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11914,10 +11550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 1.573247 1.093864 3.093864 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.573522 0.000000 3.093864 v gpio_analog_pol[24] (out) - 3.093864 data arrival time + 11 0.379060 1.570751 1.090879 3.090879 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.570908 0.000000 3.090879 v gpio_analog_pol[17] (out) + 3.090879 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11927,13 +11563,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093864 data arrival time + -3.090879 data arrival time --------------------------------------------------------------------------------------------- - 4.843863 slack (MET) + 4.840879 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11942,10 +11578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 1.579781 1.093870 3.093870 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.579877 0.000000 3.093870 v gpio_holdover[32] (out) - 3.093870 data arrival time + 11 0.379867 1.573726 1.090877 3.090877 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.573812 0.000000 3.090877 v gpio_dm2[0] (out) + 3.090877 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11955,13 +11591,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093870 data arrival time + -3.090877 data arrival time --------------------------------------------------------------------------------------------- - 4.843869 slack (MET) + 4.840877 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11970,10 +11606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 1.578277 1.093935 3.093935 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.578412 0.000000 3.093935 v gpio_analog_sel[36] (out) - 3.093935 data arrival time + 11 0.380290 1.575882 1.090903 3.090903 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.575968 0.000000 3.090903 v gpio_out[23] (out) + 3.090903 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11983,13 +11619,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.093935 data arrival time + -3.090903 data arrival time --------------------------------------------------------------------------------------------- - 4.843934 slack (MET) + 4.840903 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11998,10 +11634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 1.580551 1.094012 3.094012 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.580628 0.000000 3.094012 v gpio_out[22] (out) - 3.094012 data arrival time + 11 0.380306 1.573919 1.090899 3.090899 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.573935 0.000000 3.090899 v gpio_out[42] (out) + 3.090899 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12011,13 +11647,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094012 data arrival time + -3.090899 data arrival time --------------------------------------------------------------------------------------------- - 4.844012 slack (MET) + 4.840899 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12026,10 +11662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 1.573125 1.094081 3.094081 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.573362 0.000000 3.094081 v gpio_dm1[33] (out) - 3.094081 data arrival time + 11 0.381283 1.579966 1.090961 3.090961 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.580008 0.000000 3.090961 v gpio_vtrip_sel[20] (out) + 3.090961 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12039,13 +11675,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094081 data arrival time + -3.090961 data arrival time --------------------------------------------------------------------------------------------- - 4.844081 slack (MET) + 4.840961 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12054,10 +11690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 1.579966 1.094101 3.094101 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.580058 0.000000 3.094101 v gpio_holdover[20] (out) - 3.094101 data arrival time + 11 0.380306 1.573919 1.091024 3.091024 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.573936 0.000000 3.091024 v gpio_holdover[42] (out) + 3.091024 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12067,13 +11703,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094101 data arrival time + -3.091024 data arrival time --------------------------------------------------------------------------------------------- - 4.844101 slack (MET) + 4.841024 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12082,10 +11718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 1.573247 1.094250 3.094250 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.573535 0.000000 3.094250 v gpio_dm0[24] (out) - 3.094250 data arrival time + 11 0.381706 1.581742 1.091031 3.091031 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.581772 0.000000 3.091031 v gpio_ib_mode_sel[19] (out) + 3.091031 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12095,13 +11731,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094250 data arrival time + -3.091031 data arrival time --------------------------------------------------------------------------------------------- - 4.844250 slack (MET) + 4.841031 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12110,10 +11746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 1.575882 1.094258 3.094258 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.576041 0.000000 3.094258 v gpio_analog_pol[23] (out) - 3.094258 data arrival time + 11 0.377842 1.567343 1.091121 3.091121 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.567785 0.000000 3.091121 v gpio_dm1[13] (out) + 3.091121 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12123,13 +11759,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094258 data arrival time + -3.091121 data arrival time --------------------------------------------------------------------------------------------- - 4.844257 slack (MET) + 4.841121 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12138,10 +11774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 1.578744 1.094276 3.094276 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.578882 0.000000 3.094276 v gpio_analog_sel[27] (out) - 3.094276 data arrival time + 11 0.378937 1.570264 1.091127 3.091127 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.570438 0.000000 3.091127 v gpio_analog_en[16] (out) + 3.091127 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12151,13 +11787,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094276 data arrival time + -3.091127 data arrival time --------------------------------------------------------------------------------------------- - 4.844276 slack (MET) + 4.841127 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12166,10 +11802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 1.579647 1.094295 3.094295 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.579752 0.000000 3.094295 v gpio_holdover[37] (out) - 3.094295 data arrival time + 11 0.381694 1.581671 1.091137 3.091137 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.581702 0.000000 3.091137 v gpio_ib_mode_sel[15] (out) + 3.091137 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12179,13 +11815,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094295 data arrival time + -3.091137 data arrival time --------------------------------------------------------------------------------------------- - 4.844295 slack (MET) + 4.841137 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12194,10 +11830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 1.573125 1.094351 3.094351 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.573370 0.000000 3.094351 v gpio_slow_sel[33] (out) - 3.094351 data arrival time + 11 0.380306 1.573919 1.091149 3.091149 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.573937 0.000000 3.091149 v gpio_dm2[42] (out) + 3.091149 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12207,13 +11843,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094351 data arrival time + -3.091149 data arrival time --------------------------------------------------------------------------------------------- - 4.844351 slack (MET) + 4.841149 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12222,10 +11858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 1.579781 1.094530 3.094531 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.579890 0.000000 3.094531 v gpio_dm2[32] (out) - 3.094531 data arrival time + 11 0.381448 1.580551 1.091153 3.091153 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.580586 0.000000 3.091153 v gpio_vtrip_sel[22] (out) + 3.091153 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12235,13 +11871,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094531 data arrival time + -3.091153 data arrival time --------------------------------------------------------------------------------------------- - 4.844530 slack (MET) + 4.841153 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12250,10 +11886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 1.573247 1.094540 3.094540 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.573545 0.000000 3.094540 v gpio_analog_en[24] (out) - 3.094540 data arrival time + 11 0.381189 1.579647 1.091185 3.091185 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.579698 0.000000 3.091185 v gpio_vtrip_sel[37] (out) + 3.091185 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12263,13 +11899,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094540 data arrival time + -3.091185 data arrival time --------------------------------------------------------------------------------------------- - 4.844540 slack (MET) + 4.841185 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12278,10 +11914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 1.576044 1.094538 3.094538 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.576234 0.000000 3.094538 v gpio_analog_pol[31] (out) - 3.094538 data arrival time + 11 0.379060 1.570751 1.091250 3.091250 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.570917 0.000000 3.091250 v gpio_dm0[17] (out) + 3.091250 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12291,13 +11927,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094538 data arrival time + -3.091250 data arrival time --------------------------------------------------------------------------------------------- - 4.844538 slack (MET) + 4.841250 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12306,10 +11942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 1.575882 1.094628 3.094628 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.576050 0.000000 3.094628 v gpio_dm0[23] (out) - 3.094628 data arrival time + 11 0.380306 1.573919 1.091257 3.091257 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.573938 0.000000 3.091257 v gpio_analog_sel[42] (out) + 3.091257 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12319,13 +11955,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094628 data arrival time + -3.091257 data arrival time --------------------------------------------------------------------------------------------- - 4.844628 slack (MET) + 4.841257 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12334,10 +11970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 1.580551 1.094651 3.094651 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.580640 0.000000 3.094651 v gpio_holdover[22] (out) - 3.094651 data arrival time + 11 0.377842 1.567343 1.091390 3.091390 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.567796 0.000000 3.091390 v gpio_slow_sel[13] (out) + 3.091390 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12347,13 +11983,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094651 data arrival time + -3.091390 data arrival time --------------------------------------------------------------------------------------------- - 4.844651 slack (MET) + 4.841390 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12362,10 +11998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 1.581671 1.094651 3.094651 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.581753 0.000000 3.094651 v gpio_out[15] (out) - 3.094651 data arrival time + 11 0.379060 1.570751 1.091528 3.091528 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.570924 0.000000 3.091528 v gpio_analog_en[17] (out) + 3.091528 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12375,13 +12011,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094651 data arrival time + -3.091528 data arrival time --------------------------------------------------------------------------------------------- - 4.844651 slack (MET) + 4.841528 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12390,10 +12026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 1.579284 1.094685 3.094685 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.579407 0.000000 3.094685 v gpio_holdover[26] (out) - 3.094685 data arrival time + 11 0.380290 1.575882 1.091540 3.091540 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.575980 0.000000 3.091540 v gpio_holdover[23] (out) + 3.091540 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12403,13 +12039,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094685 data arrival time + -3.091540 data arrival time --------------------------------------------------------------------------------------------- - 4.844685 slack (MET) + 4.841540 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12418,10 +12054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381656 1.581592 1.094725 3.094725 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.581681 0.000000 3.094725 v gpio_out[21] (out) - 3.094725 data arrival time + 11 0.378937 1.570264 1.091564 3.091564 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.570450 0.000000 3.091564 v gpio_dm1[16] (out) + 3.091564 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12431,13 +12067,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094725 data arrival time + -3.091564 data arrival time --------------------------------------------------------------------------------------------- - 4.844726 slack (MET) + 4.841565 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12446,10 +12082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 1.579966 1.094753 3.094753 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.580071 0.000000 3.094753 v gpio_dm2[20] (out) - 3.094753 data arrival time + 11 0.378937 1.570264 1.091631 3.091631 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.570452 0.000000 3.091631 v gpio_slow_sel[16] (out) + 3.091631 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12459,13 +12095,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094753 data arrival time + -3.091631 data arrival time --------------------------------------------------------------------------------------------- - 4.844753 slack (MET) + 4.841631 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12474,10 +12110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 1.574683 1.094791 3.094791 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.574921 0.000000 3.094791 v gpio_analog_pol[28] (out) - 3.094791 data arrival time + 11 0.380306 1.573919 1.091651 3.091651 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.573941 0.000000 3.091651 v gpio_analog_pol[42] (out) + 3.091651 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12487,13 +12123,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094791 data arrival time + -3.091651 data arrival time --------------------------------------------------------------------------------------------- - 4.844791 slack (MET) + 4.841651 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12502,10 +12138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 1.573247 1.094893 3.094893 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.573557 0.000000 3.094893 v gpio_dm1[24] (out) - 3.094893 data arrival time + 11 0.381656 1.581592 1.091703 3.091702 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.581634 0.000000 3.091702 v gpio_vtrip_sel[21] (out) + 3.091702 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12515,13 +12151,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094893 data arrival time + -3.091702 data arrival time --------------------------------------------------------------------------------------------- - 4.844893 slack (MET) + 4.841702 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12530,10 +12166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 1.575882 1.094907 3.094907 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.576057 0.000000 3.094907 v gpio_analog_en[23] (out) - 3.094907 data arrival time + 11 0.380306 1.573919 1.091723 3.091723 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.573942 0.000000 3.091723 v gpio_dm0[42] (out) + 3.091723 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12543,13 +12179,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094907 data arrival time + -3.091723 data arrival time --------------------------------------------------------------------------------------------- - 4.844907 slack (MET) + 4.841723 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12558,10 +12194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381706 1.581742 1.094920 3.094919 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.581829 0.000000 3.094919 v gpio_out[19] (out) - 3.094919 data arrival time + 11 0.379677 1.572175 1.091780 3.091780 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.572251 0.000000 3.091780 v gpio_analog_pol[38] (out) + 3.091780 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12571,13 +12207,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094919 data arrival time + -3.091780 data arrival time --------------------------------------------------------------------------------------------- - 4.844919 slack (MET) + 4.841780 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12586,10 +12222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 1.576336 1.094925 3.094925 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.576529 0.000000 3.094925 v gpio_analog_pol[34] (out) - 3.094925 data arrival time + 11 0.380306 1.573919 1.091802 3.091802 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.573943 0.000000 3.091802 v gpio_analog_en[42] (out) + 3.091802 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12599,13 +12235,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.094925 data arrival time + -3.091802 data arrival time --------------------------------------------------------------------------------------------- - 4.844925 slack (MET) + 4.841802 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12614,10 +12250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 1.579781 1.095115 3.095115 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.579903 0.000000 3.095115 v gpio_analog_sel[32] (out) - 3.095115 data arrival time + 11 0.380306 1.573919 1.091841 3.091841 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.573943 0.000000 3.091841 v gpio_dm1[42] (out) + 3.091841 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12627,13 +12263,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095115 data arrival time + -3.091841 data arrival time --------------------------------------------------------------------------------------------- - 4.845115 slack (MET) + 4.841841 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12642,10 +12278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 1.573247 1.095162 3.095162 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.573567 0.000000 3.095162 v gpio_slow_sel[24] (out) - 3.095162 data arrival time + 11 0.379677 1.572175 1.091851 3.091851 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.572252 0.000000 3.091851 v gpio_dm0[38] (out) + 3.091851 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12655,13 +12291,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095162 data arrival time + -3.091851 data arrival time --------------------------------------------------------------------------------------------- - 4.845163 slack (MET) + 4.841852 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12670,10 +12306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 1.574683 1.095177 3.095177 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.574933 0.000000 3.095177 v gpio_dm0[28] (out) - 3.095177 data arrival time + 11 0.380306 1.573919 1.091890 3.091890 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.573944 0.000000 3.091890 v gpio_slow_sel[42] (out) + 3.091890 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12683,13 +12319,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095177 data arrival time + -3.091890 data arrival time --------------------------------------------------------------------------------------------- - 4.845177 slack (MET) + 4.841891 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12698,10 +12334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 1.581384 1.095233 3.095233 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.581427 0.000000 3.095233 v gpio_vtrip_sel[35] (out) - 3.095233 data arrival time + 11 0.379677 1.572175 1.091905 3.091905 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.572253 0.000000 3.091905 v gpio_analog_en[38] (out) + 3.091905 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12711,13 +12347,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095233 data arrival time + -3.091905 data arrival time --------------------------------------------------------------------------------------------- - 4.845234 slack (MET) + 4.841905 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12726,10 +12362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 1.576044 1.095258 3.095258 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.576254 0.000000 3.095258 v gpio_dm0[31] (out) - 3.095258 data arrival time + 11 0.381706 1.581742 1.091963 3.091963 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.581783 0.000000 3.091963 v gpio_vtrip_sel[19] (out) + 3.091963 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12739,13 +12375,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095258 data arrival time + -3.091963 data arrival time --------------------------------------------------------------------------------------------- - 4.845259 slack (MET) + 4.841963 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12754,10 +12390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 1.576336 1.095293 3.095293 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.576539 0.000000 3.095293 v gpio_dm0[34] (out) - 3.095293 data arrival time + 11 0.379677 1.572175 1.091969 3.091969 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.572255 0.000000 3.091969 v gpio_dm1[38] (out) + 3.091969 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12767,13 +12403,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095293 data arrival time + -3.091969 data arrival time --------------------------------------------------------------------------------------------- - 4.845293 slack (MET) + 4.841969 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12782,10 +12418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 1.581671 1.095289 3.095289 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.581765 0.000000 3.095289 v gpio_holdover[15] (out) - 3.095289 data arrival time + 11 0.379867 1.573726 1.092022 3.092022 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.573835 0.000000 3.092022 v gpio_analog_sel[0] (out) + 3.092022 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12795,13 +12431,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095289 data arrival time + -3.092022 data arrival time --------------------------------------------------------------------------------------------- - 4.845289 slack (MET) + 4.842022 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12810,10 +12446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 1.580551 1.095304 3.095304 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.580652 0.000000 3.095304 v gpio_dm2[22] (out) - 3.095304 data arrival time + 11 0.379677 1.572175 1.092018 3.092018 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.572255 0.000000 3.092018 v gpio_slow_sel[38] (out) + 3.092018 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12823,13 +12459,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095304 data arrival time + -3.092018 data arrival time --------------------------------------------------------------------------------------------- - 4.845304 slack (MET) + 4.842019 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12838,10 +12474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 1.579966 1.095313 3.095313 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.580083 0.000000 3.095313 v gpio_analog_sel[20] (out) - 3.095313 data arrival time + 11 0.379060 1.570751 1.092072 3.092072 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.570939 0.000000 3.092072 v gpio_dm1[17] (out) + 3.092072 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12851,13 +12487,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095313 data arrival time + -3.092072 data arrival time --------------------------------------------------------------------------------------------- - 4.845313 slack (MET) + 4.842072 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12866,10 +12502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381656 1.581592 1.095318 3.095318 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.581693 0.000000 3.095318 v gpio_holdover[21] (out) - 3.095318 data arrival time + 11 0.381694 1.581671 1.092069 3.092069 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.581713 0.000000 3.092069 v gpio_vtrip_sel[15] (out) + 3.092069 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12879,13 +12515,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095318 data arrival time + -3.092069 data arrival time --------------------------------------------------------------------------------------------- - 4.845318 slack (MET) + 4.842069 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12894,10 +12530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 1.575823 1.095379 3.095379 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.576065 0.000000 3.095379 v gpio_analog_pol[30] (out) - 3.095379 data arrival time + 11 0.380944 1.576540 1.092096 3.092096 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.576551 0.000000 3.092096 v gpio_ib_mode_sel[39] (out) + 3.092096 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12907,13 +12543,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095379 data arrival time + -3.092096 data arrival time --------------------------------------------------------------------------------------------- - 4.845378 slack (MET) + 4.842097 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12922,10 +12558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 1.575882 1.095428 3.095428 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.576071 0.000000 3.095428 v gpio_dm1[23] (out) - 3.095428 data arrival time + 11 0.379060 1.570751 1.092118 3.092118 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.570940 0.000000 3.092118 v gpio_slow_sel[17] (out) + 3.092118 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12935,13 +12571,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095428 data arrival time + -3.092118 data arrival time --------------------------------------------------------------------------------------------- - 4.845428 slack (MET) + 4.842117 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12950,10 +12586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 1.574683 1.095467 3.095467 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.574943 0.000000 3.095467 v gpio_analog_en[28] (out) - 3.095467 data arrival time + 11 0.380290 1.575882 1.092191 3.092191 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.575993 0.000000 3.092191 v gpio_dm2[23] (out) + 3.092191 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12963,13 +12599,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095467 data arrival time + -3.092191 data arrival time --------------------------------------------------------------------------------------------- - 4.845467 slack (MET) + 4.842192 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12978,10 +12614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 1.575882 1.095476 3.095476 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.576073 0.000000 3.095476 v gpio_slow_sel[23] (out) - 3.095476 data arrival time + 11 0.379645 1.573054 1.092266 3.092266 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.573196 0.000000 3.092266 v gpio_analog_pol[18] (out) + 3.092266 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12991,13 +12627,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095476 data arrival time + -3.092266 data arrival time --------------------------------------------------------------------------------------------- - 4.845476 slack (MET) + 4.842266 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13006,10 +12642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 1.582429 1.095550 3.095550 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.582934 0.000000 3.095550 v gpio_out[25] (out) - 3.095550 data arrival time + 11 0.380944 1.576540 1.092277 3.092277 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.576552 0.000000 3.092277 v gpio_vtrip_sel[39] (out) + 3.092277 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13019,13 +12655,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095550 data arrival time + -3.092277 data arrival time --------------------------------------------------------------------------------------------- - 4.845550 slack (MET) + 4.842277 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13034,10 +12670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381706 1.581742 1.095558 3.095558 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.581841 0.000000 3.095558 v gpio_holdover[19] (out) - 3.095558 data arrival time + 11 0.380920 1.578772 1.092339 3.092339 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.578866 0.000000 3.092339 v gpio_out[36] (out) + 3.092339 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13047,13 +12683,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095558 data arrival time + -3.092339 data arrival time --------------------------------------------------------------------------------------------- - 4.845558 slack (MET) + 4.842339 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13062,10 +12698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 1.579647 1.095641 3.095640 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.579782 0.000000 3.095640 v gpio_dm2[37] (out) - 3.095640 data arrival time + 11 0.379645 1.573054 1.092577 3.092577 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.573204 0.000000 3.092577 v gpio_dm0[18] (out) + 3.092577 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13075,13 +12711,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095640 data arrival time + -3.092577 data arrival time --------------------------------------------------------------------------------------------- - 4.845641 slack (MET) + 4.842576 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13090,10 +12726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 1.581384 1.095672 3.095672 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.581433 0.000000 3.095672 v gpio_out[35] (out) - 3.095672 data arrival time + 11 0.380944 1.576540 1.092714 3.092714 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.576556 0.000000 3.092714 v gpio_out[39] (out) + 3.092714 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13103,13 +12739,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095672 data arrival time + -3.092714 data arrival time --------------------------------------------------------------------------------------------- - 4.845672 slack (MET) + 4.842714 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13118,10 +12754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 1.579284 1.095752 3.095752 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.579432 0.000000 3.095752 v gpio_dm2[26] (out) - 3.095752 data arrival time + 11 0.380290 1.575882 1.092721 3.092721 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.576004 0.000000 3.092721 v gpio_analog_sel[23] (out) + 3.092721 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13131,13 +12767,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095752 data arrival time + -3.092721 data arrival time --------------------------------------------------------------------------------------------- - 4.845752 slack (MET) + 4.842721 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13146,10 +12782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 1.575823 1.095765 3.095765 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.576077 0.000000 3.095765 v gpio_dm0[30] (out) - 3.095765 data arrival time + 11 0.380944 1.576540 1.092839 3.092839 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.576557 0.000000 3.092839 v gpio_holdover[39] (out) + 3.092839 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13159,13 +12795,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095765 data arrival time + -3.092839 data arrival time --------------------------------------------------------------------------------------------- - 4.845765 slack (MET) + 4.842838 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13174,10 +12810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 1.576044 1.095780 3.095779 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.576270 0.000000 3.095779 v gpio_analog_en[31] (out) - 3.095779 data arrival time + 11 0.379645 1.573054 1.092855 3.092855 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.573211 0.000000 3.092855 v gpio_analog_en[18] (out) + 3.092855 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13187,13 +12823,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095779 data arrival time + -3.092855 data arrival time --------------------------------------------------------------------------------------------- - 4.845779 slack (MET) + 4.842855 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13202,10 +12838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 1.581384 1.095796 3.095796 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.581435 0.000000 3.095796 v gpio_holdover[35] (out) - 3.095796 data arrival time + 11 0.380944 1.576540 1.092965 3.092965 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.576558 0.000000 3.092965 v gpio_dm2[39] (out) + 3.092965 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13215,13 +12851,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095796 data arrival time + -3.092965 data arrival time --------------------------------------------------------------------------------------------- - 4.845796 slack (MET) + 4.842964 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13230,10 +12866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 1.574683 1.095820 3.095820 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.574954 0.000000 3.095820 v gpio_dm1[28] (out) - 3.095820 data arrival time + 11 0.380920 1.578772 1.093009 3.093009 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.578879 0.000000 3.093009 v gpio_holdover[36] (out) + 3.093009 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13243,13 +12879,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095820 data arrival time + -3.093009 data arrival time --------------------------------------------------------------------------------------------- - 4.845820 slack (MET) + 4.843009 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13258,10 +12894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 1.576336 1.095832 3.095832 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.576555 0.000000 3.095832 v gpio_analog_en[34] (out) - 3.095832 data arrival time + 11 0.379867 1.573726 1.093054 3.093054 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.573857 0.000000 3.093054 v gpio_inp_dis[0] (out) + 3.093054 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13271,13 +12907,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095832 data arrival time + -3.093054 data arrival time --------------------------------------------------------------------------------------------- - 4.845831 slack (MET) + 4.843054 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13286,10 +12922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 1.576044 1.095843 3.095843 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.576272 0.000000 3.095843 v gpio_dm1[31] (out) - 3.095843 data arrival time + 11 0.380944 1.576540 1.093073 3.093073 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.576559 0.000000 3.093073 v gpio_analog_sel[39] (out) + 3.093073 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13299,13 +12935,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095843 data arrival time + -3.093073 data arrival time --------------------------------------------------------------------------------------------- - 4.845843 slack (MET) + 4.843073 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13314,10 +12950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 1.580551 1.095864 3.095864 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.580664 0.000000 3.095864 v gpio_analog_sel[22] (out) - 3.095864 data arrival time + 11 0.379867 1.573726 1.093117 3.093117 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.573858 0.000000 3.093117 v gpio_analog_pol[0] (out) + 3.093117 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13327,13 +12963,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095864 data arrival time + -3.093117 data arrival time --------------------------------------------------------------------------------------------- - 4.845864 slack (MET) + 4.843116 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13342,10 +12978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 1.579284 1.095860 3.095860 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.579435 0.000000 3.095860 v gpio_analog_sel[26] (out) - 3.095860 data arrival time + 11 0.379867 1.573726 1.093220 3.093220 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.573861 0.000000 3.093220 v gpio_analog_en[0] (out) + 3.093220 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13355,13 +12991,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095860 data arrival time + -3.093220 data arrival time --------------------------------------------------------------------------------------------- - 4.845860 slack (MET) + 4.843219 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13370,10 +13006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 1.576044 1.095893 3.095893 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.576273 0.000000 3.095893 v gpio_slow_sel[31] (out) - 3.095893 data arrival time + 11 0.379867 1.573726 1.093284 3.093283 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.573862 0.000000 3.093283 v gpio_dm1[0] (out) + 3.093283 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13383,13 +13019,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095893 data arrival time + -3.093283 data arrival time --------------------------------------------------------------------------------------------- - 4.845893 slack (MET) + 4.843283 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13398,10 +13034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 1.581384 1.095922 3.095922 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.581437 0.000000 3.095922 v gpio_dm2[35] (out) - 3.095922 data arrival time + 11 0.379645 1.573054 1.093293 3.093293 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.573222 0.000000 3.093293 v gpio_dm1[18] (out) + 3.093293 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13411,13 +13047,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095922 data arrival time + -3.093293 data arrival time --------------------------------------------------------------------------------------------- - 4.845922 slack (MET) + 4.843293 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13426,10 +13062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 1.581671 1.095941 3.095941 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.581778 0.000000 3.095941 v gpio_dm2[15] (out) - 3.095941 data arrival time + 11 0.379867 1.573726 1.093333 3.093333 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.573864 0.000000 3.093333 v gpio_slow_sel[0] (out) + 3.093333 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13439,13 +13075,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095941 data arrival time + -3.093333 data arrival time --------------------------------------------------------------------------------------------- - 4.845941 slack (MET) + 4.843333 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13454,10 +13090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381656 1.581592 1.095970 3.095970 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.581706 0.000000 3.095970 v gpio_dm2[21] (out) - 3.095970 data arrival time + 11 0.379645 1.573054 1.093372 3.093372 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.573224 0.000000 3.093372 v gpio_slow_sel[18] (out) + 3.093372 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13467,13 +13103,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.095970 data arrival time + -3.093372 data arrival time --------------------------------------------------------------------------------------------- - 4.845970 slack (MET) + 4.843372 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13482,10 +13118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 1.578115 1.096016 3.096016 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.578319 0.000000 3.096016 v gpio_analog_pol[29] (out) - 3.096016 data arrival time + 11 0.381283 1.579966 1.093464 3.093464 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.580046 0.000000 3.093464 v gpio_out[20] (out) + 3.093464 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13495,13 +13131,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096016 data arrival time + -3.093464 data arrival time --------------------------------------------------------------------------------------------- - 4.846016 slack (MET) + 4.843463 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13510,10 +13146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 1.581384 1.096030 3.096030 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.581439 0.000000 3.096030 v gpio_analog_sel[35] (out) - 3.096030 data arrival time + 11 0.380944 1.576540 1.093468 3.093468 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.576562 0.000000 3.093468 v gpio_analog_pol[39] (out) + 3.093468 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13523,13 +13159,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096030 data arrival time + -3.093468 data arrival time --------------------------------------------------------------------------------------------- - 4.846030 slack (MET) + 4.843469 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13538,10 +13174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 1.575823 1.096055 3.096055 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.576086 0.000000 3.096055 v gpio_analog_en[30] (out) - 3.096055 data arrival time + 11 0.380944 1.576540 1.093540 3.093540 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.576563 0.000000 3.093540 v gpio_dm0[39] (out) + 3.093540 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13551,13 +13187,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096055 data arrival time + -3.093540 data arrival time --------------------------------------------------------------------------------------------- - 4.846055 slack (MET) + 4.843540 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13566,10 +13202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 1.574683 1.096090 3.096090 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.574963 0.000000 3.096090 v gpio_slow_sel[28] (out) - 3.096090 data arrival time + 11 0.380944 1.576540 1.093593 3.093593 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.576563 0.000000 3.093593 v gpio_analog_en[39] (out) + 3.093593 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13579,13 +13215,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096090 data arrival time + -3.093593 data arrival time --------------------------------------------------------------------------------------------- - 4.846090 slack (MET) + 4.843593 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13594,10 +13230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 1.578277 1.096152 3.096152 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.578469 0.000000 3.096152 v gpio_analog_pol[36] (out) - 3.096152 data arrival time + 11 0.381189 1.579647 1.093623 3.093623 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.579739 0.000000 3.093623 v gpio_out[37] (out) + 3.093623 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13607,13 +13243,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096152 data arrival time + -3.093623 data arrival time --------------------------------------------------------------------------------------------- - 4.846152 slack (MET) + 4.843623 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13622,10 +13258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381706 1.581742 1.096210 3.096210 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.581855 0.000000 3.096210 v gpio_dm2[19] (out) - 3.096210 data arrival time + 11 0.380944 1.576540 1.093651 3.093651 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.576564 0.000000 3.093651 v gpio_dm1[39] (out) + 3.093651 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13635,13 +13271,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096210 data arrival time + -3.093651 data arrival time --------------------------------------------------------------------------------------------- - 4.846210 slack (MET) + 4.843651 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13650,10 +13286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 1.582429 1.096219 3.096219 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.582964 0.000000 3.096219 v gpio_holdover[25] (out) - 3.096219 data arrival time + 11 0.380920 1.578772 1.093691 3.093690 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.578894 0.000000 3.093690 v gpio_dm2[36] (out) + 3.093690 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13663,13 +13299,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096219 data arrival time + -3.093690 data arrival time --------------------------------------------------------------------------------------------- - 4.846220 slack (MET) + 4.843690 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13678,10 +13314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 1.576336 1.096239 3.096239 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.576567 0.000000 3.096239 v gpio_dm1[34] (out) - 3.096239 data arrival time + 11 0.380944 1.576540 1.093701 3.093701 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.576564 0.000000 3.093701 v gpio_slow_sel[39] (out) + 3.093701 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13691,13 +13327,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096239 data arrival time + -3.093701 data arrival time --------------------------------------------------------------------------------------------- - 4.846239 slack (MET) + 4.843701 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13706,10 +13342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 1.579284 1.096254 3.096254 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.579444 0.000000 3.096254 v gpio_analog_pol[26] (out) - 3.096254 data arrival time + 11 0.381448 1.580551 1.094012 3.094012 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.580628 0.000000 3.094012 v gpio_out[22] (out) + 3.094012 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13719,13 +13355,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096254 data arrival time + -3.094012 data arrival time --------------------------------------------------------------------------------------------- - 4.846254 slack (MET) + 4.844012 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13734,10 +13370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 1.576336 1.096289 3.096289 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.576569 0.000000 3.096289 v gpio_slow_sel[34] (out) - 3.096289 data arrival time + 11 0.381283 1.579966 1.094101 3.094101 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.580058 0.000000 3.094101 v gpio_holdover[20] (out) + 3.094101 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13747,13 +13383,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096289 data arrival time + -3.094101 data arrival time --------------------------------------------------------------------------------------------- - 4.846289 slack (MET) + 4.844101 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13762,10 +13398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 1.579284 1.096325 3.096325 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.579446 0.000000 3.096325 v gpio_dm0[26] (out) - 3.096325 data arrival time + 11 0.380290 1.575882 1.094258 3.094258 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.576041 0.000000 3.094258 v gpio_analog_pol[23] (out) + 3.094258 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13775,13 +13411,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096325 data arrival time + -3.094258 data arrival time --------------------------------------------------------------------------------------------- - 4.846325 slack (MET) + 4.844257 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13790,10 +13426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 1.579284 1.096379 3.096379 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.579448 0.000000 3.096379 v gpio_analog_en[26] (out) - 3.096379 data arrival time + 11 0.380920 1.578772 1.094275 3.094275 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.578907 0.000000 3.094275 v gpio_analog_sel[36] (out) + 3.094275 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13803,13 +13439,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096379 data arrival time + -3.094275 data arrival time --------------------------------------------------------------------------------------------- - 4.846378 slack (MET) + 4.844275 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13818,10 +13454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 1.575823 1.096408 3.096408 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.576098 0.000000 3.096408 v gpio_dm1[30] (out) - 3.096408 data arrival time + 11 0.381189 1.579647 1.094295 3.094295 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.579752 0.000000 3.094295 v gpio_holdover[37] (out) + 3.094295 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13831,13 +13467,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096408 data arrival time + -3.094295 data arrival time --------------------------------------------------------------------------------------------- - 4.846408 slack (MET) + 4.844295 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13846,10 +13482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 1.579284 1.096443 3.096443 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.579449 0.000000 3.096443 v gpio_dm1[26] (out) - 3.096443 data arrival time + 11 0.380290 1.575882 1.094628 3.094628 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.576050 0.000000 3.094628 v gpio_dm0[23] (out) + 3.094628 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13859,13 +13495,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096443 data arrival time + -3.094628 data arrival time --------------------------------------------------------------------------------------------- - 4.846443 slack (MET) + 4.844628 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13874,10 +13510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 1.578744 1.096494 3.096494 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.578939 0.000000 3.096494 v gpio_analog_pol[27] (out) - 3.096494 data arrival time + 11 0.381448 1.580551 1.094651 3.094651 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.580640 0.000000 3.094651 v gpio_holdover[22] (out) + 3.094651 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13887,13 +13523,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096494 data arrival time + -3.094651 data arrival time --------------------------------------------------------------------------------------------- - 4.846494 slack (MET) + 4.844651 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13902,10 +13538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 1.579284 1.096492 3.096492 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.579450 0.000000 3.096492 v gpio_slow_sel[26] (out) - 3.096492 data arrival time + 11 0.381694 1.581671 1.094651 3.094651 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.581753 0.000000 3.094651 v gpio_out[15] (out) + 3.094651 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13915,13 +13551,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096492 data arrival time + -3.094651 data arrival time --------------------------------------------------------------------------------------------- - 4.846492 slack (MET) + 4.844651 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13930,10 +13566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 1.581671 1.096501 3.096501 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.581790 0.000000 3.096501 v gpio_analog_sel[15] (out) - 3.096501 data arrival time + 11 0.381656 1.581592 1.094725 3.094725 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.581681 0.000000 3.094725 v gpio_out[21] (out) + 3.094725 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13943,13 +13579,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096501 data arrival time + -3.094725 data arrival time --------------------------------------------------------------------------------------------- - 4.846501 slack (MET) + 4.844726 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13958,10 +13594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381656 1.581592 1.096530 3.096530 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.581719 0.000000 3.096530 v gpio_analog_sel[21] (out) - 3.096530 data arrival time + 11 0.381283 1.579966 1.094753 3.094753 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.580071 0.000000 3.094753 v gpio_dm2[20] (out) + 3.094753 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13971,13 +13607,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096530 data arrival time + -3.094753 data arrival time --------------------------------------------------------------------------------------------- - 4.846530 slack (MET) + 4.844753 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13986,10 +13622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 1.579647 1.096527 3.096527 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.579803 0.000000 3.096527 v gpio_analog_sel[37] (out) - 3.096527 data arrival time + 11 0.380290 1.575882 1.094907 3.094907 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.576057 0.000000 3.094907 v gpio_analog_en[23] (out) + 3.094907 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13999,13 +13635,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096527 data arrival time + -3.094907 data arrival time --------------------------------------------------------------------------------------------- - 4.846527 slack (MET) + 4.844907 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14014,10 +13650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 1.575823 1.096677 3.096678 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.576107 0.000000 3.096678 v gpio_slow_sel[30] (out) - 3.096678 data arrival time + 11 0.381706 1.581742 1.094920 3.094919 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.581829 0.000000 3.094919 v gpio_out[19] (out) + 3.094919 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14027,13 +13663,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096678 data arrival time + -3.094919 data arrival time --------------------------------------------------------------------------------------------- - 4.846677 slack (MET) + 4.844919 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14042,10 +13678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381706 1.581742 1.096718 3.096718 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.581866 0.000000 3.096718 v gpio_analog_sel[19] (out) - 3.096718 data arrival time + 11 0.381694 1.581671 1.095289 3.095289 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.581765 0.000000 3.095289 v gpio_holdover[15] (out) + 3.095289 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14055,13 +13691,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096718 data arrival time + -3.095289 data arrival time --------------------------------------------------------------------------------------------- - 4.846718 slack (MET) + 4.845289 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14070,10 +13706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 1.578115 1.096737 3.096737 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.578340 0.000000 3.096737 v gpio_dm0[29] (out) - 3.096737 data arrival time + 11 0.381448 1.580551 1.095304 3.095304 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.580652 0.000000 3.095304 v gpio_dm2[22] (out) + 3.095304 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14083,13 +13719,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096737 data arrival time + -3.095304 data arrival time --------------------------------------------------------------------------------------------- - 4.846736 slack (MET) + 4.845304 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14098,10 +13734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 1.578277 1.096872 3.096872 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.578489 0.000000 3.096872 v gpio_dm0[36] (out) - 3.096872 data arrival time + 11 0.381283 1.579966 1.095313 3.095313 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.580083 0.000000 3.095313 v gpio_analog_sel[20] (out) + 3.095313 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14111,13 +13747,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096872 data arrival time + -3.095313 data arrival time --------------------------------------------------------------------------------------------- - 4.846871 slack (MET) + 4.845313 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14126,10 +13762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 1.578744 1.096882 3.096881 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.578950 0.000000 3.096881 v gpio_dm0[27] (out) - 3.096881 data arrival time + 11 0.381656 1.581592 1.095318 3.095318 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.581693 0.000000 3.095318 v gpio_holdover[21] (out) + 3.095318 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14139,13 +13775,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096881 data arrival time + -3.095318 data arrival time --------------------------------------------------------------------------------------------- - 4.846881 slack (MET) + 4.845318 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14154,10 +13790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 1.582429 1.096899 3.096899 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.582996 0.000000 3.096899 v gpio_dm2[25] (out) - 3.096899 data arrival time + 11 0.380290 1.575882 1.095428 3.095428 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.576071 0.000000 3.095428 v gpio_dm1[23] (out) + 3.095428 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14167,13 +13803,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096899 data arrival time + -3.095428 data arrival time --------------------------------------------------------------------------------------------- - 4.846899 slack (MET) + 4.845428 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14182,10 +13818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 1.581384 1.096904 3.096904 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.581452 0.000000 3.096904 v gpio_analog_pol[35] (out) - 3.096904 data arrival time + 11 0.380290 1.575882 1.095476 3.095476 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.576073 0.000000 3.095476 v gpio_slow_sel[23] (out) + 3.095476 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14195,13 +13831,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096904 data arrival time + -3.095476 data arrival time --------------------------------------------------------------------------------------------- - 4.846904 slack (MET) + 4.845476 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14210,10 +13846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 1.579647 1.096919 3.096919 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.579813 0.000000 3.096919 v gpio_analog_pol[37] (out) - 3.096919 data arrival time + 11 0.381706 1.581742 1.095558 3.095558 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.581841 0.000000 3.095558 v gpio_holdover[19] (out) + 3.095558 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14223,13 +13859,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096919 data arrival time + -3.095558 data arrival time --------------------------------------------------------------------------------------------- - 4.846920 slack (MET) + 4.845558 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14238,10 +13874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 1.578277 1.096965 3.096965 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.578492 0.000000 3.096965 v gpio_analog_en[36] (out) - 3.096965 data arrival time + 11 0.381189 1.579647 1.095641 3.095640 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.579782 0.000000 3.095640 v gpio_dm2[37] (out) + 3.095640 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14251,13 +13887,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096965 data arrival time + -3.095640 data arrival time --------------------------------------------------------------------------------------------- - 4.846965 slack (MET) + 4.845641 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14266,10 +13902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 1.579647 1.096991 3.096991 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.579815 0.000000 3.096991 v gpio_dm0[37] (out) - 3.096991 data arrival time + 11 0.381448 1.580551 1.095864 3.095864 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.580664 0.000000 3.095864 v gpio_analog_sel[22] (out) + 3.095864 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14279,13 +13915,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.096991 data arrival time + -3.095864 data arrival time --------------------------------------------------------------------------------------------- - 4.846992 slack (MET) + 4.845864 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14294,10 +13930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 1.581384 1.097021 3.097020 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.581454 0.000000 3.097020 v gpio_dm0[35] (out) - 3.097020 data arrival time + 11 0.381694 1.581671 1.095941 3.095941 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.581778 0.000000 3.095941 v gpio_dm2[15] (out) + 3.095941 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14307,13 +13943,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097020 data arrival time + -3.095941 data arrival time --------------------------------------------------------------------------------------------- - 4.847021 slack (MET) + 4.845941 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14322,10 +13958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 1.579647 1.097045 3.097045 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.579816 0.000000 3.097045 v gpio_analog_en[37] (out) - 3.097045 data arrival time + 11 0.381656 1.581592 1.095970 3.095970 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.581706 0.000000 3.095970 v gpio_dm2[21] (out) + 3.095970 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14335,13 +13971,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097045 data arrival time + -3.095970 data arrival time --------------------------------------------------------------------------------------------- - 4.847044 slack (MET) + 4.845970 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14350,10 +13986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 1.579647 1.097108 3.097108 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.579818 0.000000 3.097108 v gpio_dm1[37] (out) - 3.097108 data arrival time + 11 0.382689 1.584793 1.096108 3.096108 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.584819 0.000000 3.096108 v gpio_ib_mode_sel[35] (out) + 3.096108 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14363,13 +13999,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097108 data arrival time + -3.096108 data arrival time --------------------------------------------------------------------------------------------- - 4.847109 slack (MET) + 4.846107 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14378,10 +14014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 1.579647 1.097158 3.097158 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.579819 0.000000 3.097158 v gpio_slow_sel[37] (out) - 3.097158 data arrival time + 11 0.381706 1.581742 1.096210 3.096210 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.581855 0.000000 3.096210 v gpio_dm2[19] (out) + 3.096210 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14391,13 +14027,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097158 data arrival time + -3.096210 data arrival time --------------------------------------------------------------------------------------------- - 4.847158 slack (MET) + 4.846210 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14406,10 +14042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 1.579966 1.097163 3.097163 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.580126 0.000000 3.097163 v gpio_analog_pol[20] (out) - 3.097163 data arrival time + 11 0.380920 1.578772 1.096494 3.096494 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.578964 0.000000 3.096494 v gpio_analog_pol[36] (out) + 3.096494 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14419,13 +14055,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097163 data arrival time + -3.096494 data arrival time --------------------------------------------------------------------------------------------- - 4.847163 slack (MET) + 4.846494 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14434,10 +14070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 1.578744 1.097173 3.097173 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.578958 0.000000 3.097173 v gpio_analog_en[27] (out) - 3.097173 data arrival time + 11 0.381694 1.581671 1.096501 3.096501 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.581790 0.000000 3.096501 v gpio_analog_sel[15] (out) + 3.096501 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14447,13 +14083,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097173 data arrival time + -3.096501 data arrival time --------------------------------------------------------------------------------------------- - 4.847173 slack (MET) + 4.846501 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14462,10 +14098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 1.578115 1.097258 3.097258 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.578356 0.000000 3.097258 v gpio_analog_en[29] (out) - 3.097258 data arrival time + 11 0.381656 1.581592 1.096530 3.096530 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.581719 0.000000 3.096530 v gpio_analog_sel[21] (out) + 3.096530 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14475,13 +14111,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097258 data arrival time + -3.096530 data arrival time --------------------------------------------------------------------------------------------- - 4.847258 slack (MET) + 4.846530 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14490,10 +14126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 1.578115 1.097322 3.097322 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.578358 0.000000 3.097322 v gpio_dm1[29] (out) - 3.097322 data arrival time + 11 0.381189 1.579647 1.096527 3.096527 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.579803 0.000000 3.096527 v gpio_analog_sel[37] (out) + 3.096527 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14503,13 +14139,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097322 data arrival time + -3.096527 data arrival time --------------------------------------------------------------------------------------------- - 4.847322 slack (MET) + 4.846527 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14518,10 +14154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 1.579781 1.097332 3.097332 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.579956 0.000000 3.097332 v gpio_analog_pol[32] (out) - 3.097332 data arrival time + 11 0.381706 1.581742 1.096718 3.096718 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.581866 0.000000 3.096718 v gpio_analog_sel[19] (out) + 3.096718 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14531,13 +14167,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097332 data arrival time + -3.096718 data arrival time --------------------------------------------------------------------------------------------- - 4.847332 slack (MET) + 4.846718 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14546,10 +14182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 1.578115 1.097371 3.097371 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.578360 0.000000 3.097371 v gpio_slow_sel[29] (out) - 3.097371 data arrival time + 11 0.381189 1.579647 1.096919 3.096919 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.579813 0.000000 3.096919 v gpio_analog_pol[37] (out) + 3.096919 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14559,13 +14195,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097371 data arrival time + -3.096919 data arrival time --------------------------------------------------------------------------------------------- - 4.847372 slack (MET) + 4.846920 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14574,10 +14210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 1.582429 1.097483 3.097483 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.583025 0.000000 3.097483 v gpio_analog_sel[25] (out) - 3.097483 data arrival time + 11 0.381189 1.579647 1.096991 3.096991 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.579815 0.000000 3.096991 v gpio_dm0[37] (out) + 3.096991 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14587,13 +14223,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097483 data arrival time + -3.096991 data arrival time --------------------------------------------------------------------------------------------- - 4.847483 slack (MET) + 4.846992 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14602,10 +14238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 1.580551 1.097527 3.097527 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.580702 0.000000 3.097527 v gpio_analog_pol[22] (out) - 3.097527 data arrival time + 11 0.381189 1.579647 1.097045 3.097045 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.579816 0.000000 3.097045 v gpio_analog_en[37] (out) + 3.097045 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14615,13 +14251,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097527 data arrival time + -3.097045 data arrival time --------------------------------------------------------------------------------------------- - 4.847527 slack (MET) + 4.847044 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14630,10 +14266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 1.579966 1.097534 3.097534 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.580135 0.000000 3.097534 v gpio_dm0[20] (out) - 3.097534 data arrival time + 11 0.381189 1.579647 1.097108 3.097108 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.579818 0.000000 3.097108 v gpio_dm1[37] (out) + 3.097108 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14643,13 +14279,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097534 data arrival time + -3.097108 data arrival time --------------------------------------------------------------------------------------------- - 4.847534 slack (MET) + 4.847109 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14658,10 +14294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 1.581384 1.097541 3.097541 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.581463 0.000000 3.097541 v gpio_analog_en[35] (out) - 3.097541 data arrival time + 11 0.381189 1.579647 1.097158 3.097158 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.579819 0.000000 3.097158 v gpio_slow_sel[37] (out) + 3.097158 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14671,13 +14307,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097541 data arrival time + -3.097158 data arrival time --------------------------------------------------------------------------------------------- - 4.847541 slack (MET) + 4.847158 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14686,10 +14322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 1.581384 1.097597 3.097596 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.581464 0.000000 3.097596 v gpio_dm1[35] (out) - 3.097596 data arrival time + 11 0.381283 1.579966 1.097163 3.097163 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.580126 0.000000 3.097163 v gpio_analog_pol[20] (out) + 3.097163 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14699,13 +14335,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097596 data arrival time + -3.097163 data arrival time --------------------------------------------------------------------------------------------- - 4.847596 slack (MET) + 4.847163 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14714,10 +14350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 1.581384 1.097645 3.097645 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.581465 0.000000 3.097645 v gpio_slow_sel[35] (out) - 3.097645 data arrival time + 11 0.380920 1.578772 1.097215 3.097214 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.578984 0.000000 3.097214 v gpio_dm0[36] (out) + 3.097214 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14727,13 +14363,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097645 data arrival time + -3.097214 data arrival time --------------------------------------------------------------------------------------------- - 4.847645 slack (MET) + 4.847214 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14742,10 +14378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 1.579781 1.097720 3.097719 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.579967 0.000000 3.097719 v gpio_dm0[32] (out) - 3.097719 data arrival time + 11 0.380920 1.578772 1.097307 3.097307 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.578987 0.000000 3.097307 v gpio_analog_en[36] (out) + 3.097307 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14755,13 +14391,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097719 data arrival time + -3.097307 data arrival time --------------------------------------------------------------------------------------------- - 4.847720 slack (MET) + 4.847308 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14770,10 +14406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 1.578744 1.097762 3.097762 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.578976 0.000000 3.097762 v gpio_dm1[27] (out) - 3.097762 data arrival time + 11 0.381448 1.580551 1.097527 3.097527 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.580702 0.000000 3.097527 v gpio_analog_pol[22] (out) + 3.097527 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14783,13 +14419,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097762 data arrival time + -3.097527 data arrival time --------------------------------------------------------------------------------------------- - 4.847762 slack (MET) + 4.847527 slack (MET) Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14798,10 +14434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 1.579966 1.097812 3.097812 v gpio_loopback_zero[20] (in) + 11 0.381283 1.579966 1.097534 3.097534 v gpio_loopback_zero[20] (in) gpio_loopback_zero[20] (net) - 1.580143 0.000000 3.097812 v gpio_analog_en[20] (out) - 3.097812 data arrival time + 1.580135 0.000000 3.097534 v gpio_dm0[20] (out) + 3.097534 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14811,13 +14447,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097812 data arrival time + -3.097534 data arrival time --------------------------------------------------------------------------------------------- - 4.847812 slack (MET) + 4.847534 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14826,10 +14462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 1.578744 1.097809 3.097809 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.578977 0.000000 3.097809 v gpio_slow_sel[27] (out) - 3.097809 data arrival time + 11 0.382689 1.584793 1.097589 3.097589 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.584836 0.000000 3.097589 v gpio_vtrip_sel[35] (out) + 3.097589 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14839,13 +14475,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097809 data arrival time + -3.097589 data arrival time --------------------------------------------------------------------------------------------- - 4.847809 slack (MET) + 4.847589 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14854,10 +14490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 1.578277 1.097874 3.097874 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.578520 0.000000 3.097874 v gpio_dm1[36] (out) - 3.097874 data arrival time + 11 0.381283 1.579966 1.097812 3.097812 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.580143 0.000000 3.097812 v gpio_analog_en[20] (out) + 3.097812 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14867,9 +14503,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.097874 data arrival time + -3.097812 data arrival time --------------------------------------------------------------------------------------------- - 4.847874 slack (MET) + 4.847812 slack (MET) Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) @@ -14900,8 +14536,8 @@ Fanout Cap Slew Delay Time Description 4.847897 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14910,10 +14546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 1.579781 1.098011 3.098011 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.579975 0.000000 3.098011 v gpio_analog_en[32] (out) - 3.098011 data arrival time + 11 0.382689 1.584793 1.098028 3.098028 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.584842 0.000000 3.098028 v gpio_out[35] (out) + 3.098028 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14923,13 +14559,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.098011 data arrival time + -3.098028 data arrival time --------------------------------------------------------------------------------------------- - 4.848011 slack (MET) + 4.848028 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14938,10 +14574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 1.578277 1.098144 3.098144 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.578528 0.000000 3.098144 v gpio_slow_sel[36] (out) - 3.098144 data arrival time + 11 0.382689 1.584793 1.098153 3.098153 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.584844 0.000000 3.098153 v gpio_holdover[35] (out) + 3.098153 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14951,9 +14587,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.098144 data arrival time + -3.098153 data arrival time --------------------------------------------------------------------------------------------- - 4.848144 slack (MET) + 4.848153 slack (MET) Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) @@ -14984,6 +14620,34 @@ Fanout Cap Slew Delay Time Description 4.848176 slack (MET) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ +Path Type: min + +Fanout Cap Slew Delay Time Description +--------------------------------------------------------------------------------------------- + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 v input external delay + 11 0.380920 1.578772 1.098218 3.098218 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.579015 0.000000 3.098218 v gpio_dm1[36] (out) + 3.098218 data arrival time + + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 0.250000 0.250000 clock uncertainty + 0.000000 0.250000 clock reconvergence pessimism + -2.000000 -1.750000 output external delay + -1.750000 data required time +--------------------------------------------------------------------------------------------- + -1.750000 data required time + -3.098218 data arrival time +--------------------------------------------------------------------------------------------- + 4.848218 slack (MET) + + Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_dm1[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -15040,6 +14704,34 @@ Fanout Cap Slew Delay Time Description 4.848283 slack (MET) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ +Path Type: min + +Fanout Cap Slew Delay Time Description +--------------------------------------------------------------------------------------------- + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 v input external delay + 11 0.382689 1.584793 1.098279 3.098279 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.584845 0.000000 3.098279 v gpio_dm2[35] (out) + 3.098279 data arrival time + + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 0.250000 0.250000 clock uncertainty + 0.000000 0.250000 clock reconvergence pessimism + -2.000000 -1.750000 output external delay + -1.750000 data required time +--------------------------------------------------------------------------------------------- + -1.750000 data required time + -3.098279 data arrival time +--------------------------------------------------------------------------------------------- + 4.848279 slack (MET) + + Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -15124,8 +14816,8 @@ Fanout Cap Slew Delay Time Description 4.848378 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15134,10 +14826,38 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 1.579781 1.098478 3.098479 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.579988 0.000000 3.098479 v gpio_dm1[32] (out) - 3.098479 data arrival time + 11 0.382689 1.584793 1.098387 3.098387 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.584847 0.000000 3.098387 v gpio_analog_sel[35] (out) + 3.098387 data arrival time + + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 0.250000 0.250000 clock uncertainty + 0.000000 0.250000 clock reconvergence pessimism + -2.000000 -1.750000 output external delay + -1.750000 data required time +--------------------------------------------------------------------------------------------- + -1.750000 data required time + -3.098387 data arrival time +--------------------------------------------------------------------------------------------- + 4.848388 slack (MET) + + +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ +Path Type: min + +Fanout Cap Slew Delay Time Description +--------------------------------------------------------------------------------------------- + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 v input external delay + 11 0.380920 1.578772 1.098487 3.098487 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.579023 0.000000 3.098487 v gpio_slow_sel[36] (out) + 3.098487 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15147,9 +14867,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.098479 data arrival time + -3.098487 data arrival time --------------------------------------------------------------------------------------------- - 4.848478 slack (MET) + 4.848487 slack (MET) Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) @@ -15376,8 +15096,8 @@ Fanout Cap Slew Delay Time Description 4.849026 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15386,10 +15106,38 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 1.579781 1.099120 3.099119 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.580007 0.000000 3.099119 v gpio_slow_sel[32] (out) - 3.099119 data arrival time + 11 0.382689 1.584793 1.099264 3.099264 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.584861 0.000000 3.099264 v gpio_analog_pol[35] (out) + 3.099264 data arrival time + + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 0.250000 0.250000 clock uncertainty + 0.000000 0.250000 clock reconvergence pessimism + -2.000000 -1.750000 output external delay + -1.750000 data required time +--------------------------------------------------------------------------------------------- + -1.750000 data required time + -3.099264 data arrival time +--------------------------------------------------------------------------------------------- + 4.849263 slack (MET) + + +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ +Path Type: min + +Fanout Cap Slew Delay Time Description +--------------------------------------------------------------------------------------------- + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 v input external delay + 11 0.382689 1.584793 1.099380 3.099380 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.584862 0.000000 3.099380 v gpio_dm0[35] (out) + 3.099380 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15399,9 +15147,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.099119 data arrival time + -3.099380 data arrival time --------------------------------------------------------------------------------------------- - 4.849120 slack (MET) + 4.849380 slack (MET) Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) @@ -15572,64 +15320,8 @@ Fanout Cap Slew Delay Time Description 4.849572 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381077 1.582429 1.100145 3.100145 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.583163 0.000000 3.100145 v gpio_analog_pol[25] (out) - 3.100145 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.100145 data arrival time ---------------------------------------------------------------------------------------------- - 4.850144 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381077 1.582429 1.100763 3.100763 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.583197 0.000000 3.100763 v gpio_dm0[25] (out) - 3.100763 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -3.100763 data arrival time ---------------------------------------------------------------------------------------------- - 4.850763 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15638,10 +15330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 1.582429 1.100819 3.100819 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.583200 0.000000 3.100819 v gpio_analog_en[25] (out) - 3.100819 data arrival time + 11 0.382689 1.584793 1.099900 3.099900 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.584871 0.000000 3.099900 v gpio_analog_en[35] (out) + 3.099900 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15651,13 +15343,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100819 data arrival time + -3.099900 data arrival time --------------------------------------------------------------------------------------------- - 4.850819 slack (MET) + 4.849900 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15666,10 +15358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 1.582429 1.100900 3.100900 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.583205 0.000000 3.100900 v gpio_dm1[25] (out) - 3.100900 data arrival time + 11 0.382689 1.584793 1.099955 3.099956 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.584872 0.000000 3.099956 v gpio_dm1[35] (out) + 3.099956 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15679,13 +15371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100900 data arrival time + -3.099956 data arrival time --------------------------------------------------------------------------------------------- - 4.850900 slack (MET) + 4.849955 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15694,10 +15386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 1.582429 1.100949 3.100949 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.583208 0.000000 3.100949 v gpio_slow_sel[25] (out) - 3.100949 data arrival time + 11 0.382689 1.584793 1.100004 3.100004 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.584873 0.000000 3.100004 v gpio_slow_sel[35] (out) + 3.100004 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15707,9 +15399,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -3.100949 data arrival time + -3.100004 data arrival time --------------------------------------------------------------------------------------------- - 4.850949 slack (MET) + 4.850004 slack (MET) diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ss_100C_1v60/power.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ss_100C_1v60/power.rpt index dc4c458..14ba42a 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ss_100C_1v60/power.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ss_100C_1v60/power.rpt @@ -7,12 +7,12 @@ Group Internal Switching Leakage Total Power Power Power Power (Watts) ------------------------------------------------------------------------ -Sequential 1.266568e-05 0.000000e+00 1.588522e-06 1.425420e-05 30.4% -Combinational 1.095223e-05 1.849306e-05 3.248738e-06 3.269403e-05 69.6% -Clock -2.875841e-10 0.000000e+00 7.860183e-09 7.572599e-09 0.0% +Sequential 2.533124e-05 0.000000e+00 3.177037e-06 2.850827e-05 30.4% +Combinational 2.189261e-05 3.698613e-05 6.497426e-06 6.537617e-05 69.6% +Clock -7.718204e-10 0.000000e+00 1.572018e-08 1.494836e-08 0.0% Macro 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 0.0% Pad 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 0.0% ------------------------------------------------------------------------ -Total 2.361763e-05 1.849306e-05 4.845084e-06 4.695578e-05 100.0% +Total 4.722307e-05 3.698613e-05 9.690593e-06 9.389979e-05 100.0% 50.3% 39.4% 10.3% diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ss_100C_1v60/ws.max.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ss_100C_1v60/ws.max.rpt index 22d08a9..58d04c8 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ss_100C_1v60/ws.max.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_ss_100C_1v60/ws.max.rpt @@ -2,4 +2,4 @@ =========================================================================== Worst Slack (Setup) ============================================================================ -nom_ss_100C_1v60: 3.742716464907681 +nom_ss_100C_1v60: 3.741185245268812 diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_tt_025C_1v80/checks.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_tt_025C_1v80/checks.rpt index c77f61a..07ff1a4 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_tt_025C_1v80/checks.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_tt_025C_1v80/checks.rpt @@ -4,8 +4,8 @@ report_checks -unconstrained =========================================================================== ======================= nom_tt_025C_1v80 Corner =================================== -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14,10 +14,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 1.692547 1.239471 3.239471 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.693293 0.000000 3.239471 ^ gpio_slow_sel[25] (out) - 3.239471 data arrival time + 11 0.382689 1.704689 1.236146 3.236146 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.704766 0.000000 3.236146 ^ gpio_slow_sel[35] (out) + 3.236146 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -27,9 +27,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239471 data arrival time + -3.236146 data arrival time --------------------------------------------------------------------------------------------- - 4.510529 slack (MET) + 4.513854 slack (MET) @@ -51,31 +51,50 @@ max slew Pin Limit Slew Slack ------------------------------------------------------------------------ +gpio_out[24] 0.500000 5.196639 -4.696639 (VIOLATED) +mprj2/output2/X 0.500000 4.896616 -4.396616 (VIOLATED) +gpio_out[25] 0.500000 4.733016 -4.233016 (VIOLATED) +mprj2/output4/X 0.500000 4.515533 -4.015533 (VIOLATED) +gpio_out[26] 0.500000 3.885165 -3.385165 (VIOLATED) +mprj2/output5/X 0.500000 3.778543 -3.278543 (VIOLATED) +gpio_out[27] 0.500000 2.926300 -2.426300 (VIOLATED) +mprj2/output6/X 0.500000 2.885996 -2.385996 (VIOLATED) +mprj2/clkbuf_0_wb_clk_i/A 0.500000 2.863703 -2.363703 (VIOLATED) +mprj2/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 2.863693 -2.363693 (VIOLATED) +mprj/clkbuf_0_wb_clk_i/A 0.500000 2.861175 -2.361175 (VIOLATED) +mprj/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 2.861166 -2.361166 (VIOLATED) +gpio_in[0] 0.500000 2.851949 -2.351949 (VIOLATED) +gpio_out[34] 0.500000 2.435942 -1.935942 (VIOLATED) +mprj2/output3/X 0.500000 2.433924 -1.933924 (VIOLATED) +gpio_out[33] 0.500000 2.163287 -1.663287 (VIOLATED) +mprj2/output12/X 0.500000 2.161792 -1.661792 (VIOLATED) +gpio_out[28] 0.500000 2.110356 -1.610356 (VIOLATED) +mprj2/output7/X 0.500000 2.099792 -1.599792 (VIOLATED) +gpio_analog_en[35] 0.500000 1.704765 -1.204764 (VIOLATED) +gpio_dm1[35] 0.500000 1.704766 -1.204766 (VIOLATED) +gpio_slow_sel[35] 0.500000 1.704766 -1.204766 (VIOLATED) +gpio_dm0[35] 0.500000 1.704756 -1.204756 (VIOLATED) +gpio_analog_pol[35] 0.500000 1.704754 -1.204754 (VIOLATED) +gpio_analog_sel[35] 0.500000 1.704741 -1.204741 (VIOLATED) +gpio_dm2[35] 0.500000 1.704740 -1.204740 (VIOLATED) +gpio_holdover[35] 0.500000 1.704738 -1.204738 (VIOLATED) +gpio_out[35] 0.500000 1.704736 -1.204736 (VIOLATED) +gpio_vtrip_sel[35] 0.500000 1.704731 -1.204731 (VIOLATED) +gpio_ib_mode_sel[35] 0.500000 1.704714 -1.204714 (VIOLATED) +gpio_loopback_zero[35] 0.500000 1.704689 -1.204690 (VIOLATED) gpio_dm1[19] 0.500000 1.701106 -1.201106 (VIOLATED) gpio_slow_sel[19] 0.500000 1.701107 -1.201107 (VIOLATED) gpio_analog_en[19] 0.500000 1.701092 -1.201092 (VIOLATED) gpio_dm0[19] 0.500000 1.701085 -1.201085 (VIOLATED) -gpio_slow_sel[35] 0.500000 1.701082 -1.201082 (VIOLATED) -gpio_analog_en[35] 0.500000 1.701080 -1.201080 (VIOLATED) -gpio_dm1[35] 0.500000 1.701081 -1.201081 (VIOLATED) gpio_analog_pol[19] 0.500000 1.701076 -1.201076 (VIOLATED) -gpio_dm0[35] 0.500000 1.701072 -1.201072 (VIOLATED) -gpio_analog_pol[35] 0.500000 1.701070 -1.201070 (VIOLATED) -gpio_analog_sel[35] 0.500000 1.701057 -1.201057 (VIOLATED) gpio_dm1[15] 0.500000 1.701055 -1.201055 (VIOLATED) -gpio_dm2[35] 0.500000 1.701055 -1.201055 (VIOLATED) gpio_slow_sel[15] 0.500000 1.701056 -1.201056 (VIOLATED) -gpio_holdover[35] 0.500000 1.701054 -1.201054 (VIOLATED) -gpio_out[35] 0.500000 1.701052 -1.201052 (VIOLATED) -gpio_vtrip_sel[35] 0.500000 1.701046 -1.201046 (VIOLATED) gpio_analog_en[15] 0.500000 1.701041 -1.201041 (VIOLATED) gpio_analog_sel[19] 0.500000 1.701040 -1.201040 (VIOLATED) gpio_dm0[15] 0.500000 1.701034 -1.201034 (VIOLATED) gpio_dm2[19] 0.500000 1.701030 -1.201030 (VIOLATED) -gpio_ib_mode_sel[35] 0.500000 1.701030 -1.201030 (VIOLATED) gpio_analog_pol[15] 0.500000 1.701025 -1.201025 (VIOLATED) gpio_holdover[19] 0.500000 1.701017 -1.201017 (VIOLATED) -gpio_loopback_zero[35] 0.500000 1.701005 -1.201005 (VIOLATED) gpio_out[19] 0.500000 1.701005 -1.201005 (VIOLATED) gpio_analog_sel[15] 0.500000 1.700983 -1.200983 (VIOLATED) gpio_dm2[15] 0.500000 1.700972 -1.200972 (VIOLATED) @@ -123,83 +142,35 @@ gpio_out[20] 0.500000 1.699116 -1.199116 (VIOLAT gpio_vtrip_sel[20] 0.500000 1.699080 -1.199080 (VIOLATED) gpio_ib_mode_sel[20] 0.500000 1.699069 -1.199069 (VIOLATED) gpio_loopback_zero[20] 0.500000 1.699039 -1.199039 (VIOLATED) -gpio_slow_sel[32] 0.500000 1.699020 -1.199020 (VIOLATED) -gpio_dm1[32] 0.500000 1.699001 -1.199001 (VIOLATED) -gpio_analog_en[32] 0.500000 1.698989 -1.198989 (VIOLATED) -gpio_dm0[32] 0.500000 1.698981 -1.198981 (VIOLATED) -gpio_analog_pol[32] 0.500000 1.698971 -1.198971 (VIOLATED) -gpio_analog_sel[32] 0.500000 1.698920 -1.198920 (VIOLATED) -gpio_dm2[32] 0.500000 1.698908 -1.198908 (VIOLATED) -gpio_holdover[32] 0.500000 1.698895 -1.198895 (VIOLATED) -gpio_out[32] 0.500000 1.698866 -1.198867 (VIOLATED) -gpio_vtrip_sel[32] 0.500000 1.698847 -1.198847 (VIOLATED) -gpio_ib_mode_sel[32] 0.500000 1.698830 -1.198830 (VIOLATED) gpio_slow_sel[37] 0.500000 1.698827 -1.198827 (VIOLATED) gpio_dm1[37] 0.500000 1.698826 -1.198826 (VIOLATED) gpio_analog_en[37] 0.500000 1.698824 -1.198824 (VIOLATED) gpio_dm0[37] 0.500000 1.698823 -1.198823 (VIOLATED) gpio_analog_pol[37] 0.500000 1.698821 -1.198821 (VIOLATED) gpio_analog_sel[37] 0.500000 1.698812 -1.198812 (VIOLATED) -gpio_loopback_zero[32] 0.500000 1.698804 -1.198804 (VIOLATED) gpio_dm2[37] 0.500000 1.698792 -1.198792 (VIOLATED) gpio_holdover[37] 0.500000 1.698763 -1.198763 (VIOLATED) gpio_out[37] 0.500000 1.698751 -1.198751 (VIOLATED) gpio_vtrip_sel[37] 0.500000 1.698712 -1.198712 (VIOLATED) gpio_ib_mode_sel[37] 0.500000 1.698684 -1.198684 (VIOLATED) gpio_loopback_zero[37] 0.500000 1.698663 -1.198663 (VIOLATED) -gpio_slow_sel[26] 0.500000 1.698403 -1.198403 (VIOLATED) -gpio_dm1[26] 0.500000 1.698401 -1.198401 (VIOLATED) -gpio_analog_en[26] 0.500000 1.698400 -1.198400 (VIOLATED) -gpio_dm0[26] 0.500000 1.698399 -1.198398 (VIOLATED) -gpio_analog_pol[26] 0.500000 1.698397 -1.198397 (VIOLATED) -gpio_analog_sel[26] 0.500000 1.698388 -1.198387 (VIOLATED) -gpio_dm2[26] 0.500000 1.698385 -1.198385 (VIOLATED) -gpio_holdover[26] 0.500000 1.698361 -1.198361 (VIOLATED) -gpio_out[26] 0.500000 1.698333 -1.198333 (VIOLATED) -gpio_vtrip_sel[26] 0.500000 1.698293 -1.198293 (VIOLATED) -gpio_ib_mode_sel[26] 0.500000 1.698284 -1.198284 (VIOLATED) -gpio_loopback_zero[26] 0.500000 1.698243 -1.198243 (VIOLATED) -gpio_slow_sel[27] 0.500000 1.697794 -1.197794 (VIOLATED) -gpio_dm1[27] 0.500000 1.697793 -1.197793 (VIOLATED) -gpio_analog_en[27] 0.500000 1.697776 -1.197776 (VIOLATED) -gpio_dm0[27] 0.500000 1.697768 -1.197768 (VIOLATED) -gpio_analog_pol[27] 0.500000 1.697757 -1.197757 (VIOLATED) -gpio_analog_sel[27] 0.500000 1.697703 -1.197703 (VIOLATED) -gpio_dm2[27] 0.500000 1.697690 -1.197690 (VIOLATED) -gpio_holdover[27] 0.500000 1.697676 -1.197676 (VIOLATED) -gpio_out[27] 0.500000 1.697664 -1.197664 (VIOLATED) -gpio_vtrip_sel[27] 0.500000 1.697624 -1.197624 (VIOLATED) -gpio_ib_mode_sel[27] 0.500000 1.697611 -1.197611 (VIOLATED) -gpio_loopback_zero[27] 0.500000 1.697572 -1.197572 (VIOLATED) -gpio_slow_sel[36] 0.500000 1.697317 -1.197317 (VIOLATED) -gpio_dm1[36] 0.500000 1.697308 -1.197309 (VIOLATED) -gpio_analog_en[36] 0.500000 1.697282 -1.197282 (VIOLATED) -gpio_dm0[36] 0.500000 1.697279 -1.197279 (VIOLATED) -gpio_analog_pol[36] 0.500000 1.697260 -1.197260 (VIOLATED) -gpio_analog_sel[36] 0.500000 1.697206 -1.197206 (VIOLATED) -gpio_dm2[36] 0.500000 1.697193 -1.197193 (VIOLATED) -gpio_holdover[36] 0.500000 1.697179 -1.197179 (VIOLATED) -gpio_out[36] 0.500000 1.697167 -1.197167 (VIOLATED) -gpio_vtrip_sel[36] 0.500000 1.697127 -1.197127 (VIOLATED) -gpio_ib_mode_sel[36] 0.500000 1.697102 -1.197102 (VIOLATED) -gpio_loopback_zero[36] 0.500000 1.697076 -1.197076 (VIOLATED) -gpio_slow_sel[29] 0.500000 1.697075 -1.197075 (VIOLATED) -gpio_dm1[29] 0.500000 1.697073 -1.197073 (VIOLATED) -gpio_analog_en[29] 0.500000 1.697072 -1.197072 (VIOLATED) -gpio_dm0[29] 0.500000 1.697056 -1.197056 (VIOLATED) -gpio_analog_pol[29] 0.500000 1.697036 -1.197036 (VIOLATED) -gpio_analog_sel[29] 0.500000 1.696978 -1.196978 (VIOLATED) -gpio_dm2[29] 0.500000 1.696965 -1.196965 (VIOLATED) -gpio_holdover[29] 0.500000 1.696951 -1.196951 (VIOLATED) -gpio_out[29] 0.500000 1.696937 -1.196937 (VIOLATED) -gpio_vtrip_sel[29] 0.500000 1.696896 -1.196896 (VIOLATED) -gpio_ib_mode_sel[29] 0.500000 1.696883 -1.196883 (VIOLATED) -gpio_loopback_zero[29] 0.500000 1.696841 -1.196841 (VIOLATED) +gpio_slow_sel[36] 0.500000 1.697849 -1.197849 (VIOLATED) +gpio_dm1[36] 0.500000 1.697841 -1.197841 (VIOLATED) +gpio_analog_en[36] 0.500000 1.697815 -1.197815 (VIOLATED) +gpio_dm0[36] 0.500000 1.697812 -1.197812 (VIOLATED) +gpio_analog_pol[36] 0.500000 1.697793 -1.197793 (VIOLATED) +gpio_analog_sel[36] 0.500000 1.697738 -1.197738 (VIOLATED) +gpio_dm2[36] 0.500000 1.697726 -1.197726 (VIOLATED) +gpio_holdover[36] 0.500000 1.697712 -1.197712 (VIOLATED) +gpio_out[36] 0.500000 1.697699 -1.197699 (VIOLATED) +gpio_vtrip_sel[36] 0.500000 1.697660 -1.197660 (VIOLATED) +gpio_ib_mode_sel[36] 0.500000 1.697634 -1.197634 (VIOLATED) +gpio_loopback_zero[36] 0.500000 1.697609 -1.197609 (VIOLATED) gpio_analog_en[39] 0.500000 1.696296 -1.196296 (VIOLATED) -gpio_dm1[39] 0.500000 1.696297 -1.196297 (VIOLATED) -gpio_slow_sel[39] 0.500000 1.696297 -1.196297 (VIOLATED) gpio_analog_pol[39] 0.500000 1.696295 -1.196295 (VIOLATED) gpio_dm0[39] 0.500000 1.696296 -1.196296 (VIOLATED) +gpio_dm1[39] 0.500000 1.696297 -1.196297 (VIOLATED) +gpio_slow_sel[39] 0.500000 1.696297 -1.196297 (VIOLATED) gpio_analog_sel[39] 0.500000 1.696292 -1.196292 (VIOLATED) gpio_dm2[39] 0.500000 1.696291 -1.196291 (VIOLATED) gpio_holdover[39] 0.500000 1.696290 -1.196290 (VIOLATED) @@ -207,59 +178,23 @@ gpio_out[39] 0.500000 1.696289 -1.196289 (VIOLAT gpio_ib_mode_sel[39] 0.500000 1.696285 -1.196285 (VIOLATED) gpio_vtrip_sel[39] 0.500000 1.696286 -1.196286 (VIOLATED) gpio_loopback_zero[39] 0.500000 1.696274 -1.196274 (VIOLATED) -gpio_slow_sel[34] 0.500000 1.695221 -1.195221 (VIOLATED) -gpio_dm1[34] 0.500000 1.695219 -1.195219 (VIOLATED) -gpio_analog_en[34] 0.500000 1.695208 -1.195207 (VIOLATED) -gpio_dm0[34] 0.500000 1.695193 -1.195193 (VIOLATED) -gpio_analog_pol[34] 0.500000 1.695183 -1.195183 (VIOLATED) -gpio_analog_sel[34] 0.500000 1.695128 -1.195128 (VIOLATED) -gpio_dm2[34] 0.500000 1.695115 -1.195115 (VIOLATED) -gpio_holdover[34] 0.500000 1.695101 -1.195102 (VIOLATED) -gpio_out[34] 0.500000 1.695089 -1.195089 (VIOLATED) -gpio_vtrip_sel[34] 0.500000 1.695049 -1.195049 (VIOLATED) -gpio_ib_mode_sel[34] 0.500000 1.695024 -1.195024 (VIOLATED) -gpio_loopback_zero[34] 0.500000 1.694999 -1.194999 (VIOLATED) -gpio_slow_sel[31] 0.500000 1.694892 -1.194892 (VIOLATED) -gpio_dm1[31] 0.500000 1.694890 -1.194890 (VIOLATED) -gpio_analog_en[31] 0.500000 1.694888 -1.194888 (VIOLATED) -gpio_dm0[31] 0.500000 1.694874 -1.194874 (VIOLATED) -gpio_analog_pol[31] 0.500000 1.694854 -1.194854 (VIOLATED) gpio_slow_sel[23] 0.500000 1.694821 -1.194821 (VIOLATED) gpio_dm1[23] 0.500000 1.694820 -1.194820 (VIOLATED) gpio_analog_en[23] 0.500000 1.694806 -1.194806 (VIOLATED) -gpio_analog_sel[31] 0.500000 1.694800 -1.194800 (VIOLATED) gpio_dm0[23] 0.500000 1.694799 -1.194799 (VIOLATED) gpio_analog_pol[23] 0.500000 1.694790 -1.194790 (VIOLATED) -gpio_dm2[31] 0.500000 1.694788 -1.194788 (VIOLATED) -gpio_holdover[31] 0.500000 1.694774 -1.194774 (VIOLATED) -gpio_out[31] 0.500000 1.694761 -1.194761 (VIOLATED) gpio_analog_sel[23] 0.500000 1.694756 -1.194756 (VIOLATED) gpio_dm2[23] 0.500000 1.694745 -1.194745 (VIOLATED) gpio_holdover[23] 0.500000 1.694732 -1.194732 (VIOLATED) -gpio_vtrip_sel[31] 0.500000 1.694722 -1.194722 (VIOLATED) gpio_out[23] 0.500000 1.694720 -1.194720 (VIOLATED) -gpio_ib_mode_sel[31] 0.500000 1.694710 -1.194710 (VIOLATED) gpio_vtrip_sel[23] 0.500000 1.694674 -1.194674 (VIOLATED) -gpio_loopback_zero[31] 0.500000 1.694672 -1.194672 (VIOLATED) gpio_ib_mode_sel[23] 0.500000 1.694664 -1.194664 (VIOLATED) gpio_loopback_zero[23] 0.500000 1.694639 -1.194639 (VIOLATED) -gpio_slow_sel[30] 0.500000 1.694599 -1.194599 (VIOLATED) -gpio_dm1[30] 0.500000 1.694591 -1.194591 (VIOLATED) -gpio_analog_en[30] 0.500000 1.694580 -1.194580 (VIOLATED) -gpio_dm0[30] 0.500000 1.694571 -1.194571 (VIOLATED) -gpio_analog_pol[30] 0.500000 1.694559 -1.194559 (VIOLATED) -gpio_analog_sel[30] 0.500000 1.694498 -1.194498 (VIOLATED) -gpio_dm2[30] 0.500000 1.694465 -1.194465 (VIOLATED) -gpio_holdover[30] 0.500000 1.694427 -1.194427 (VIOLATED) -gpio_out[30] 0.500000 1.694402 -1.194402 (VIOLATED) -gpio_vtrip_sel[30] 0.500000 1.694366 -1.194366 (VIOLATED) -gpio_ib_mode_sel[30] 0.500000 1.694365 -1.194365 (VIOLATED) -gpio_loopback_zero[30] 0.500000 1.694328 -1.194328 (VIOLATED) gpio_analog_en[42] 0.500000 1.693484 -1.193484 (VIOLATED) -gpio_dm1[42] 0.500000 1.693484 -1.193484 (VIOLATED) -gpio_slow_sel[42] 0.500000 1.693485 -1.193485 (VIOLATED) gpio_analog_pol[42] 0.500000 1.693482 -1.193482 (VIOLATED) gpio_dm0[42] 0.500000 1.693483 -1.193483 (VIOLATED) +gpio_dm1[42] 0.500000 1.693484 -1.193484 (VIOLATED) +gpio_slow_sel[42] 0.500000 1.693485 -1.193485 (VIOLATED) gpio_analog_sel[42] 0.500000 1.693479 -1.193479 (VIOLATED) gpio_dm2[42] 0.500000 1.693478 -1.193478 (VIOLATED) gpio_holdover[42] 0.500000 1.693477 -1.193477 (VIOLATED) @@ -267,29 +202,6 @@ gpio_out[42] 0.500000 1.693476 -1.193476 (VIOLAT gpio_vtrip_sel[42] 0.500000 1.693473 -1.193473 (VIOLATED) gpio_ib_mode_sel[42] 0.500000 1.693472 -1.193472 (VIOLATED) gpio_loopback_zero[42] 0.500000 1.693461 -1.193461 (VIOLATED) -gpio_slow_sel[28] 0.500000 1.693412 -1.193413 (VIOLATED) -gpio_dm1[28] 0.500000 1.693404 -1.193404 (VIOLATED) -gpio_analog_en[28] 0.500000 1.693393 -1.193393 (VIOLATED) -gpio_dm0[28] 0.500000 1.693384 -1.193384 (VIOLATED) -gpio_analog_pol[28] 0.500000 1.693372 -1.193372 (VIOLATED) -gpio_analog_sel[28] 0.500000 1.693312 -1.193312 (VIOLATED) -gpio_slow_sel[25] 0.500000 1.693293 -1.193293 (VIOLATED) -gpio_dm1[25] 0.500000 1.693290 -1.193290 (VIOLATED) -gpio_analog_en[25] 0.500000 1.693286 -1.193286 (VIOLATED) -gpio_dm0[25] 0.500000 1.693283 -1.193283 (VIOLATED) -gpio_dm2[28] 0.500000 1.693257 -1.193257 (VIOLATED) -gpio_analog_pol[25] 0.500000 1.693250 -1.193250 (VIOLATED) -gpio_holdover[28] 0.500000 1.693231 -1.193231 (VIOLATED) -gpio_out[28] 0.500000 1.693219 -1.193219 (VIOLATED) -gpio_ib_mode_sel[28] 0.500000 1.693185 -1.193185 (VIOLATED) -gpio_vtrip_sel[28] 0.500000 1.693171 -1.193171 (VIOLATED) -gpio_loopback_zero[28] 0.500000 1.693145 -1.193145 (VIOLATED) -gpio_analog_sel[25] 0.500000 1.693118 -1.193118 (VIOLATED) -gpio_dm2[25] 0.500000 1.693091 -1.193091 (VIOLATED) -gpio_holdover[25] 0.500000 1.693060 -1.193060 (VIOLATED) -gpio_out[25] 0.500000 1.693030 -1.193030 (VIOLATED) -gpio_vtrip_sel[25] 0.500000 1.692890 -1.192890 (VIOLATED) -gpio_ib_mode_sel[25] 0.500000 1.692776 -1.192776 (VIOLATED) gpio_dm1[0] 0.500000 1.692644 -1.192644 (VIOLATED) gpio_slow_sel[0] 0.500000 1.692645 -1.192645 (VIOLATED) gpio_analog_en[0] 0.500000 1.692642 -1.192642 (VIOLATED) @@ -299,7 +211,6 @@ gpio_analog_sel[0] 0.500000 1.692617 -1.192617 (VIOLAT gpio_dm2[0] 0.500000 1.692595 -1.192595 (VIOLATED) gpio_holdover[0] 0.500000 1.692584 -1.192584 (VIOLATED) gpio_out[0] 0.500000 1.692573 -1.192573 (VIOLATED) -gpio_loopback_zero[25] 0.500000 1.692547 -1.192547 (VIOLATED) gpio_vtrip_sel[0] 0.500000 1.692532 -1.192532 (VIOLATED) gpio_ib_mode_sel[0] 0.500000 1.692529 -1.192529 (VIOLATED) gpio_loopback_zero[0] 0.500000 1.692513 -1.192513 (VIOLATED) @@ -309,39 +220,15 @@ gpio_analog_en[18] 0.500000 1.691813 -1.191813 (VIOLAT gpio_dm0[18] 0.500000 1.691807 -1.191807 (VIOLATED) gpio_analog_pol[18] 0.500000 1.691800 -1.191800 (VIOLATED) gpio_analog_sel[18] 0.500000 1.691765 -1.191764 (VIOLATED) -gpio_slow_sel[33] 0.500000 1.691758 -1.191758 (VIOLATED) -gpio_slow_sel[24] 0.500000 1.691756 -1.191756 (VIOLATED) gpio_dm2[18] 0.500000 1.691754 -1.191754 (VIOLATED) -gpio_dm1[33] 0.500000 1.691750 -1.191750 (VIOLATED) -gpio_dm1[24] 0.500000 1.691747 -1.191747 (VIOLATED) gpio_holdover[18] 0.500000 1.691742 -1.191742 (VIOLATED) -gpio_analog_en[33] 0.500000 1.691739 -1.191739 (VIOLATED) -gpio_analog_en[24] 0.500000 1.691735 -1.191735 (VIOLATED) gpio_out[18] 0.500000 1.691733 -1.191733 (VIOLATED) -gpio_dm0[33] 0.500000 1.691731 -1.191731 (VIOLATED) -gpio_dm0[24] 0.500000 1.691725 -1.191725 (VIOLATED) -gpio_analog_pol[24] 0.500000 1.691713 -1.191713 (VIOLATED) -gpio_analog_pol[33] 0.500000 1.691706 -1.191706 (VIOLATED) gpio_vtrip_sel[18] 0.500000 1.691697 -1.191697 (VIOLATED) gpio_ib_mode_sel[18] 0.500000 1.691688 -1.191688 (VIOLATED) gpio_loopback_zero[18] 0.500000 1.691663 -1.191663 (VIOLATED) -gpio_analog_sel[33] 0.500000 1.691653 -1.191653 (VIOLATED) -gpio_dm2[33] 0.500000 1.691640 -1.191640 (VIOLATED) -gpio_analog_sel[24] 0.500000 1.691630 -1.191630 (VIOLATED) -gpio_holdover[33] 0.500000 1.691627 -1.191627 (VIOLATED) -gpio_out[33] 0.500000 1.691614 -1.191614 (VIOLATED) -gpio_dm2[24] 0.500000 1.691574 -1.191574 (VIOLATED) -gpio_vtrip_sel[33] 0.500000 1.691574 -1.191574 (VIOLATED) -gpio_holdover[24] 0.500000 1.691559 -1.191559 (VIOLATED) -gpio_ib_mode_sel[33] 0.500000 1.691549 -1.191549 (VIOLATED) -gpio_out[24] 0.500000 1.691546 -1.191546 (VIOLATED) -gpio_loopback_zero[33] 0.500000 1.691524 -1.191524 (VIOLATED) -gpio_vtrip_sel[24] 0.500000 1.691506 -1.191506 (VIOLATED) -gpio_ib_mode_sel[24] 0.500000 1.691492 -1.191492 (VIOLATED) -gpio_loopback_zero[24] 0.500000 1.691450 -1.191450 (VIOLATED) -gpio_slow_sel[38] 0.500000 1.691274 -1.191274 (VIOLATED) gpio_analog_en[38] 0.500000 1.691272 -1.191272 (VIOLATED) gpio_dm1[38] 0.500000 1.691274 -1.191274 (VIOLATED) +gpio_slow_sel[38] 0.500000 1.691274 -1.191274 (VIOLATED) gpio_analog_pol[38] 0.500000 1.691270 -1.191270 (VIOLATED) gpio_dm0[38] 0.500000 1.691272 -1.191272 (VIOLATED) gpio_analog_sel[38] 0.500000 1.691254 -1.191254 (VIOLATED) @@ -351,9 +238,9 @@ gpio_out[38] 0.500000 1.691219 -1.191219 (VIOLAT gpio_ib_mode_sel[38] 0.500000 1.691206 -1.191206 (VIOLATED) gpio_vtrip_sel[38] 0.500000 1.691207 -1.191207 (VIOLATED) gpio_loopback_zero[38] 0.500000 1.691197 -1.191197 (VIOLATED) -gpio_slow_sel[43] 0.500000 1.689762 -1.189762 (VIOLATED) gpio_analog_en[43] 0.500000 1.689760 -1.189760 (VIOLATED) gpio_dm1[43] 0.500000 1.689761 -1.189761 (VIOLATED) +gpio_slow_sel[43] 0.500000 1.689762 -1.189762 (VIOLATED) gpio_analog_pol[43] 0.500000 1.689758 -1.189758 (VIOLATED) gpio_dm0[43] 0.500000 1.689759 -1.189759 (VIOLATED) gpio_analog_sel[43] 0.500000 1.689751 -1.189751 (VIOLATED) @@ -388,10 +275,10 @@ gpio_vtrip_sel[16] 0.500000 1.688656 -1.188656 (VIOLAT gpio_ib_mode_sel[16] 0.500000 1.688646 -1.188646 (VIOLATED) gpio_loopback_zero[16] 0.500000 1.688621 -1.188621 (VIOLATED) gpio_analog_en[41] 0.500000 1.686732 -1.186732 (VIOLATED) -gpio_dm1[41] 0.500000 1.686732 -1.186732 (VIOLATED) -gpio_slow_sel[41] 0.500000 1.686733 -1.186733 (VIOLATED) gpio_analog_pol[41] 0.500000 1.686731 -1.186731 (VIOLATED) gpio_dm0[41] 0.500000 1.686731 -1.186731 (VIOLATED) +gpio_dm1[41] 0.500000 1.686732 -1.186732 (VIOLATED) +gpio_slow_sel[41] 0.500000 1.686733 -1.186733 (VIOLATED) gpio_analog_sel[41] 0.500000 1.686728 -1.186727 (VIOLATED) gpio_dm2[41] 0.500000 1.686727 -1.186727 (VIOLATED) gpio_holdover[41] 0.500000 1.686726 -1.186726 (VIOLATED) @@ -407,10 +294,10 @@ gpio_analog_pol[14] 0.500000 1.686449 -1.186449 (VIOLAT gpio_analog_sel[14] 0.500000 1.686402 -1.186402 (VIOLATED) gpio_dm2[14] 0.500000 1.686390 -1.186390 (VIOLATED) gpio_analog_en[40] 0.500000 1.686386 -1.186387 (VIOLATED) -gpio_dm1[40] 0.500000 1.686387 -1.186387 (VIOLATED) -gpio_slow_sel[40] 0.500000 1.686388 -1.186387 (VIOLATED) gpio_analog_pol[40] 0.500000 1.686386 -1.186386 (VIOLATED) gpio_dm0[40] 0.500000 1.686386 -1.186386 (VIOLATED) +gpio_dm1[40] 0.500000 1.686387 -1.186387 (VIOLATED) +gpio_slow_sel[40] 0.500000 1.686388 -1.186387 (VIOLATED) gpio_analog_sel[40] 0.500000 1.686382 -1.186382 (VIOLATED) gpio_dm2[40] 0.500000 1.686381 -1.186381 (VIOLATED) gpio_holdover[40] 0.500000 1.686380 -1.186380 (VIOLATED) @@ -435,26 +322,135 @@ gpio_out[13] 0.500000 1.684844 -1.184844 (VIOLAT gpio_vtrip_sel[13] 0.500000 1.684768 -1.184768 (VIOLATED) gpio_ib_mode_sel[13] 0.500000 1.684763 -1.184763 (VIOLATED) gpio_loopback_zero[13] 0.500000 1.684681 -1.184681 (VIOLATED) -gpio_analog_en[12] 0.500000 1.404928 -0.904928 (VIOLATED) -gpio_slow_sel[12] 0.500000 1.404925 -0.904925 (VIOLATED) -gpio_dm0[12] 0.500000 1.404922 -0.904922 (VIOLATED) -gpio_analog_pol[12] 0.500000 1.404921 -0.904921 (VIOLATED) -gpio_analog_sel[12] 0.500000 1.404913 -0.904913 (VIOLATED) -gpio_holdover[12] 0.500000 1.404910 -0.904910 (VIOLATED) -gpio_vtrip_sel[12] 0.500000 1.404902 -0.904902 (VIOLATED) -gpio_ib_mode_sel[12] 0.500000 1.404882 -0.904882 (VIOLATED) -gpio_oeb[12] 0.500000 1.404856 -0.904856 (VIOLATED) -gpio_loopback_zero[12] 0.500000 1.404813 -0.904813 (VIOLATED) -gpio_analog_en[11] 0.500000 1.404089 -0.904089 (VIOLATED) -gpio_slow_sel[11] 0.500000 1.404090 -0.904090 (VIOLATED) -gpio_analog_pol[11] 0.500000 1.404089 -0.904089 (VIOLATED) -gpio_dm0[11] 0.500000 1.404089 -0.904089 (VIOLATED) -gpio_analog_sel[11] 0.500000 1.404087 -0.904087 (VIOLATED) -gpio_holdover[11] 0.500000 1.404085 -0.904085 (VIOLATED) -gpio_ib_mode_sel[11] 0.500000 1.404083 -0.904083 (VIOLATED) -gpio_vtrip_sel[11] 0.500000 1.404083 -0.904083 (VIOLATED) -gpio_oeb[11] 0.500000 1.404082 -0.904082 (VIOLATED) -gpio_loopback_zero[11] 0.500000 1.404077 -0.904077 (VIOLATED) +gpio_out[32] 0.500000 1.606141 -1.106141 (VIOLATED) +mprj2/output11/X 0.500000 1.605546 -1.105546 (VIOLATED) +mprj2/ANTENNA_input1_A/DIODE 0.500000 1.556734 -1.056734 (VIOLATED) +mprj2/input1/A 0.500000 1.556734 -1.056734 (VIOLATED) +mprj/ANTENNA_input1_A/DIODE 0.500000 1.556444 -1.056444 (VIOLATED) +mprj/input1/A 0.500000 1.556444 -1.056444 (VIOLATED) +gpio_in[1] 0.500000 1.556271 -1.056272 (VIOLATED) +gpio_out[29] 0.500000 1.552290 -1.052290 (VIOLATED) +mprj2/output8/X 0.500000 1.551953 -1.051953 (VIOLATED) +gpio_analog_en[31] 0.500000 1.439661 -0.939661 (VIOLATED) +gpio_slow_sel[31] 0.500000 1.439661 -0.939661 (VIOLATED) +gpio_analog_pol[31] 0.500000 1.439648 -0.939648 (VIOLATED) +gpio_dm0[31] 0.500000 1.439649 -0.939649 (VIOLATED) +gpio_analog_sel[31] 0.500000 1.439644 -0.939644 (VIOLATED) +gpio_holdover[31] 0.500000 1.439642 -0.939642 (VIOLATED) +gpio_vtrip_sel[31] 0.500000 1.439628 -0.939628 (VIOLATED) +gpio_ib_mode_sel[31] 0.500000 1.439627 -0.939627 (VIOLATED) +gpio_oeb[31] 0.500000 1.439626 -0.939626 (VIOLATED) +gpio_loopback_zero[31] 0.500000 1.439607 -0.939607 (VIOLATED) +gpio_analog_pol[26] 0.500000 1.425850 -0.925850 (VIOLATED) +gpio_dm0[26] 0.500000 1.425846 -0.925846 (VIOLATED) +gpio_slow_sel[26] 0.500000 1.425846 -0.925846 (VIOLATED) +gpio_analog_en[26] 0.500000 1.425844 -0.925844 (VIOLATED) +gpio_analog_sel[26] 0.500000 1.425838 -0.925838 (VIOLATED) +gpio_holdover[26] 0.500000 1.425836 -0.925836 (VIOLATED) +gpio_vtrip_sel[26] 0.500000 1.425824 -0.925824 (VIOLATED) +gpio_ib_mode_sel[26] 0.500000 1.425820 -0.925821 (VIOLATED) +gpio_oeb[26] 0.500000 1.425819 -0.925819 (VIOLATED) +gpio_loopback_zero[26] 0.500000 1.425799 -0.925799 (VIOLATED) +gpio_analog_pol[29] 0.500000 1.424244 -0.924244 (VIOLATED) +gpio_dm0[29] 0.500000 1.424240 -0.924240 (VIOLATED) +gpio_slow_sel[29] 0.500000 1.424240 -0.924240 (VIOLATED) +gpio_analog_en[29] 0.500000 1.424239 -0.924239 (VIOLATED) +gpio_analog_sel[29] 0.500000 1.424232 -0.924232 (VIOLATED) +gpio_holdover[29] 0.500000 1.424230 -0.924230 (VIOLATED) +gpio_vtrip_sel[29] 0.500000 1.424219 -0.924219 (VIOLATED) +gpio_ib_mode_sel[29] 0.500000 1.424216 -0.924216 (VIOLATED) +gpio_oeb[29] 0.500000 1.424214 -0.924214 (VIOLATED) +gpio_loopback_zero[29] 0.500000 1.424195 -0.924195 (VIOLATED) +gpio_slow_sel[25] 0.500000 1.423793 -0.923793 (VIOLATED) +gpio_analog_en[25] 0.500000 1.423791 -0.923791 (VIOLATED) +gpio_dm0[25] 0.500000 1.423790 -0.923790 (VIOLATED) +gpio_analog_pol[25] 0.500000 1.423789 -0.923789 (VIOLATED) +gpio_analog_sel[25] 0.500000 1.423781 -0.923781 (VIOLATED) +gpio_holdover[25] 0.500000 1.423762 -0.923762 (VIOLATED) +gpio_vtrip_sel[25] 0.500000 1.423713 -0.923713 (VIOLATED) +gpio_ib_mode_sel[25] 0.500000 1.423703 -0.923703 (VIOLATED) +gpio_oeb[25] 0.500000 1.423683 -0.923683 (VIOLATED) +gpio_loopback_zero[25] 0.500000 1.423664 -0.923664 (VIOLATED) +gpio_slow_sel[28] 0.500000 1.419816 -0.919816 (VIOLATED) +gpio_analog_en[28] 0.500000 1.419804 -0.919804 (VIOLATED) +gpio_dm0[28] 0.500000 1.419800 -0.919800 (VIOLATED) +gpio_analog_pol[28] 0.500000 1.419783 -0.919783 (VIOLATED) +gpio_analog_sel[28] 0.500000 1.419769 -0.919769 (VIOLATED) +gpio_holdover[28] 0.500000 1.419751 -0.919751 (VIOLATED) +gpio_oeb[28] 0.500000 1.419704 -0.919704 (VIOLATED) +gpio_vtrip_sel[28] 0.500000 1.419703 -0.919703 (VIOLATED) +gpio_ib_mode_sel[28] 0.500000 1.419701 -0.919701 (VIOLATED) +gpio_loopback_zero[28] 0.500000 1.419681 -0.919681 (VIOLATED) +gpio_analog_pol[33] 0.500000 1.418396 -0.918396 (VIOLATED) +gpio_dm0[33] 0.500000 1.418386 -0.918386 (VIOLATED) +gpio_analog_en[33] 0.500000 1.418385 -0.918385 (VIOLATED) +gpio_slow_sel[33] 0.500000 1.418380 -0.918380 (VIOLATED) +gpio_analog_sel[33] 0.500000 1.418349 -0.918349 (VIOLATED) +gpio_holdover[33] 0.500000 1.418314 -0.918314 (VIOLATED) +gpio_vtrip_sel[33] 0.500000 1.418258 -0.918258 (VIOLATED) +gpio_ib_mode_sel[33] 0.500000 1.418254 -0.918254 (VIOLATED) +gpio_oeb[33] 0.500000 1.418222 -0.918222 (VIOLATED) +gpio_loopback_zero[33] 0.500000 1.418202 -0.918202 (VIOLATED) +gpio_slow_sel[27] 0.500000 1.416208 -0.916208 (VIOLATED) +gpio_analog_en[27] 0.500000 1.416190 -0.916190 (VIOLATED) +gpio_dm0[27] 0.500000 1.416186 -0.916186 (VIOLATED) +gpio_analog_pol[27] 0.500000 1.416179 -0.916179 (VIOLATED) +gpio_analog_sel[27] 0.500000 1.416139 -0.916139 (VIOLATED) +gpio_holdover[27] 0.500000 1.416121 -0.916121 (VIOLATED) +gpio_vtrip_sel[27] 0.500000 1.416087 -0.916087 (VIOLATED) +gpio_ib_mode_sel[27] 0.500000 1.416079 -0.916079 (VIOLATED) +gpio_oeb[27] 0.500000 1.416059 -0.916059 (VIOLATED) +gpio_loopback_zero[27] 0.500000 1.416049 -0.916049 (VIOLATED) +gpio_slow_sel[32] 0.500000 1.414876 -0.914876 (VIOLATED) +gpio_analog_en[32] 0.500000 1.414856 -0.914856 (VIOLATED) +gpio_dm0[32] 0.500000 1.414852 -0.914852 (VIOLATED) +gpio_analog_pol[32] 0.500000 1.414846 -0.914846 (VIOLATED) +gpio_analog_sel[32] 0.500000 1.414804 -0.914804 (VIOLATED) +gpio_holdover[32] 0.500000 1.414795 -0.914795 (VIOLATED) +gpio_vtrip_sel[32] 0.500000 1.414790 -0.914790 (VIOLATED) +gpio_ib_mode_sel[32] 0.500000 1.414788 -0.914788 (VIOLATED) +gpio_oeb[32] 0.500000 1.414775 -0.914775 (VIOLATED) +gpio_loopback_zero[32] 0.500000 1.414754 -0.914754 (VIOLATED) +gpio_slow_sel[24] 0.500000 1.407887 -0.907888 (VIOLATED) +gpio_analog_en[24] 0.500000 1.407873 -0.907873 (VIOLATED) +gpio_dm0[24] 0.500000 1.407868 -0.907868 (VIOLATED) +gpio_analog_pol[24] 0.500000 1.407859 -0.907859 (VIOLATED) +gpio_analog_sel[24] 0.500000 1.407801 -0.907801 (VIOLATED) +gpio_holdover[24] 0.500000 1.407772 -0.907772 (VIOLATED) +gpio_oeb[24] 0.500000 1.407727 -0.907727 (VIOLATED) +gpio_vtrip_sel[24] 0.500000 1.407728 -0.907728 (VIOLATED) +gpio_ib_mode_sel[24] 0.500000 1.407726 -0.907726 (VIOLATED) +gpio_loopback_zero[24] 0.500000 1.407689 -0.907689 (VIOLATED) +gpio_slow_sel[34] 0.500000 1.406918 -0.906918 (VIOLATED) +gpio_analog_en[34] 0.500000 1.406902 -0.906902 (VIOLATED) +gpio_dm0[34] 0.500000 1.406901 -0.906901 (VIOLATED) +gpio_analog_pol[34] 0.500000 1.406899 -0.906899 (VIOLATED) +gpio_analog_sel[34] 0.500000 1.406888 -0.906888 (VIOLATED) +gpio_holdover[34] 0.500000 1.406882 -0.906882 (VIOLATED) +gpio_vtrip_sel[34] 0.500000 1.406869 -0.906869 (VIOLATED) +gpio_ib_mode_sel[34] 0.500000 1.406835 -0.906835 (VIOLATED) +gpio_oeb[34] 0.500000 1.406793 -0.906793 (VIOLATED) +gpio_loopback_zero[34] 0.500000 1.406628 -0.906628 (VIOLATED) +gpio_slow_sel[30] 0.500000 1.404783 -0.904783 (VIOLATED) +gpio_analog_en[30] 0.500000 1.404769 -0.904769 (VIOLATED) +gpio_dm0[30] 0.500000 1.404763 -0.904763 (VIOLATED) +gpio_analog_pol[30] 0.500000 1.404754 -0.904754 (VIOLATED) +gpio_analog_sel[30] 0.500000 1.404705 -0.904705 (VIOLATED) +gpio_holdover[30] 0.500000 1.404652 -0.904652 (VIOLATED) +gpio_vtrip_sel[30] 0.500000 1.404606 -0.904606 (VIOLATED) +gpio_ib_mode_sel[30] 0.500000 1.404596 -0.904596 (VIOLATED) +gpio_oeb[30] 0.500000 1.404578 -0.904578 (VIOLATED) +gpio_loopback_zero[30] 0.500000 1.404562 -0.904562 (VIOLATED) +gpio_analog_pol[2] 0.500000 1.402096 -0.902096 (VIOLATED) +gpio_analog_en[2] 0.500000 1.402093 -0.902093 (VIOLATED) +gpio_dm0[2] 0.500000 1.402093 -0.902093 (VIOLATED) +gpio_slow_sel[2] 0.500000 1.402093 -0.902093 (VIOLATED) +gpio_analog_sel[2] 0.500000 1.402089 -0.902089 (VIOLATED) +gpio_holdover[2] 0.500000 1.402088 -0.902088 (VIOLATED) +gpio_ib_mode_sel[2] 0.500000 1.402085 -0.902085 (VIOLATED) +gpio_vtrip_sel[2] 0.500000 1.402086 -0.902086 (VIOLATED) +gpio_oeb[2] 0.500000 1.402084 -0.902084 (VIOLATED) +gpio_loopback_zero[2] 0.500000 1.402078 -0.902078 (VIOLATED) gpio_slow_sel[3] 0.500000 1.399355 -0.899355 (VIOLATED) gpio_analog_en[3] 0.500000 1.399354 -0.899354 (VIOLATED) gpio_analog_pol[3] 0.500000 1.399353 -0.899353 (VIOLATED) @@ -465,36 +461,36 @@ gpio_vtrip_sel[3] 0.500000 1.399326 -0.899326 (VIOLAT gpio_ib_mode_sel[3] 0.500000 1.399325 -0.899325 (VIOLATED) gpio_oeb[3] 0.500000 1.399323 -0.899323 (VIOLATED) gpio_loopback_zero[3] 0.500000 1.399300 -0.899300 (VIOLATED) -gpio_slow_sel[9] 0.500000 1.399171 -0.899171 (VIOLATED) -gpio_analog_en[9] 0.500000 1.399168 -0.899168 (VIOLATED) -gpio_analog_pol[9] 0.500000 1.399168 -0.899167 (VIOLATED) -gpio_dm0[9] 0.500000 1.399168 -0.899168 (VIOLATED) -gpio_analog_sel[9] 0.500000 1.399165 -0.899165 (VIOLATED) -gpio_holdover[9] 0.500000 1.399164 -0.899164 (VIOLATED) -gpio_ib_mode_sel[9] 0.500000 1.399161 -0.899161 (VIOLATED) -gpio_vtrip_sel[9] 0.500000 1.399162 -0.899162 (VIOLATED) -gpio_oeb[9] 0.500000 1.399160 -0.899160 (VIOLATED) -gpio_loopback_zero[9] 0.500000 1.399155 -0.899155 (VIOLATED) -gpio_slow_sel[8] 0.500000 1.397523 -0.897523 (VIOLATED) -gpio_analog_en[8] 0.500000 1.397520 -0.897520 (VIOLATED) -gpio_dm0[8] 0.500000 1.397509 -0.897509 (VIOLATED) -gpio_analog_pol[8] 0.500000 1.397507 -0.897507 (VIOLATED) -gpio_analog_sel[8] 0.500000 1.397472 -0.897472 (VIOLATED) -gpio_holdover[8] 0.500000 1.397438 -0.897438 (VIOLATED) -gpio_vtrip_sel[8] 0.500000 1.397394 -0.897394 (VIOLATED) -gpio_ib_mode_sel[8] 0.500000 1.397382 -0.897382 (VIOLATED) -gpio_oeb[8] 0.500000 1.397370 -0.897370 (VIOLATED) -gpio_loopback_zero[8] 0.500000 1.397323 -0.897323 (VIOLATED) -gpio_slow_sel[10] 0.500000 1.397127 -0.897127 (VIOLATED) -gpio_analog_en[10] 0.500000 1.397112 -0.897112 (VIOLATED) -gpio_dm0[10] 0.500000 1.397109 -0.897109 (VIOLATED) -gpio_analog_pol[10] 0.500000 1.397108 -0.897108 (VIOLATED) -gpio_analog_sel[10] 0.500000 1.397102 -0.897101 (VIOLATED) -gpio_holdover[10] 0.500000 1.397085 -0.897085 (VIOLATED) -gpio_vtrip_sel[10] 0.500000 1.397047 -0.897047 (VIOLATED) -gpio_ib_mode_sel[10] 0.500000 1.397032 -0.897032 (VIOLATED) -gpio_oeb[10] 0.500000 1.397030 -0.897030 (VIOLATED) -gpio_loopback_zero[10] 0.500000 1.397020 -0.897020 (VIOLATED) +gpio_slow_sel[9] 0.500000 1.399180 -0.899180 (VIOLATED) +gpio_analog_en[9] 0.500000 1.399178 -0.899178 (VIOLATED) +gpio_analog_pol[9] 0.500000 1.399177 -0.899177 (VIOLATED) +gpio_dm0[9] 0.500000 1.399177 -0.899177 (VIOLATED) +gpio_analog_sel[9] 0.500000 1.399174 -0.899174 (VIOLATED) +gpio_holdover[9] 0.500000 1.399173 -0.899173 (VIOLATED) +gpio_ib_mode_sel[9] 0.500000 1.399170 -0.899170 (VIOLATED) +gpio_vtrip_sel[9] 0.500000 1.399171 -0.899171 (VIOLATED) +gpio_oeb[9] 0.500000 1.399169 -0.899170 (VIOLATED) +gpio_loopback_zero[9] 0.500000 1.399165 -0.899165 (VIOLATED) +gpio_slow_sel[8] 0.500000 1.397043 -0.897043 (VIOLATED) +gpio_analog_en[8] 0.500000 1.397040 -0.897040 (VIOLATED) +gpio_dm0[8] 0.500000 1.397028 -0.897028 (VIOLATED) +gpio_analog_pol[8] 0.500000 1.397026 -0.897026 (VIOLATED) +gpio_analog_sel[8] 0.500000 1.396991 -0.896991 (VIOLATED) +gpio_holdover[8] 0.500000 1.396957 -0.896957 (VIOLATED) +gpio_vtrip_sel[8] 0.500000 1.396913 -0.896913 (VIOLATED) +gpio_ib_mode_sel[8] 0.500000 1.396901 -0.896902 (VIOLATED) +gpio_oeb[8] 0.500000 1.396889 -0.896889 (VIOLATED) +gpio_loopback_zero[8] 0.500000 1.396843 -0.896843 (VIOLATED) +gpio_slow_sel[10] 0.500000 1.396301 -0.896301 (VIOLATED) +gpio_analog_en[10] 0.500000 1.396287 -0.896287 (VIOLATED) +gpio_dm0[10] 0.500000 1.396284 -0.896284 (VIOLATED) +gpio_analog_pol[10] 0.500000 1.396283 -0.896283 (VIOLATED) +gpio_analog_sel[10] 0.500000 1.396276 -0.896276 (VIOLATED) +gpio_holdover[10] 0.500000 1.396260 -0.896260 (VIOLATED) +gpio_vtrip_sel[10] 0.500000 1.396221 -0.896221 (VIOLATED) +gpio_ib_mode_sel[10] 0.500000 1.396207 -0.896207 (VIOLATED) +gpio_oeb[10] 0.500000 1.396205 -0.896205 (VIOLATED) +gpio_loopback_zero[10] 0.500000 1.396195 -0.896195 (VIOLATED) gpio_slow_sel[4] 0.500000 1.396044 -0.896044 (VIOLATED) gpio_analog_en[4] 0.500000 1.396042 -0.896042 (VIOLATED) gpio_dm0[4] 0.500000 1.396041 -0.896041 (VIOLATED) @@ -505,16 +501,16 @@ gpio_vtrip_sel[4] 0.500000 1.396000 -0.896000 (VIOLAT gpio_ib_mode_sel[4] 0.500000 1.395973 -0.895973 (VIOLATED) gpio_oeb[4] 0.500000 1.395959 -0.895959 (VIOLATED) gpio_loopback_zero[4] 0.500000 1.395900 -0.895900 (VIOLATED) -gpio_slow_sel[2] 0.500000 1.395349 -0.895349 (VIOLATED) -gpio_analog_en[2] 0.500000 1.395332 -0.895332 (VIOLATED) -gpio_dm0[2] 0.500000 1.395316 -0.895316 (VIOLATED) -gpio_analog_pol[2] 0.500000 1.395289 -0.895289 (VIOLATED) -gpio_analog_sel[2] 0.500000 1.395222 -0.895222 (VIOLATED) -gpio_holdover[2] 0.500000 1.395195 -0.895195 (VIOLATED) -gpio_vtrip_sel[2] 0.500000 1.395144 -0.895144 (VIOLATED) -gpio_ib_mode_sel[2] 0.500000 1.395129 -0.895129 (VIOLATED) -gpio_oeb[2] 0.500000 1.395097 -0.895097 (VIOLATED) -gpio_loopback_zero[2] 0.500000 1.395040 -0.895040 (VIOLATED) +gpio_analog_en[12] 0.500000 1.395255 -0.895255 (VIOLATED) +gpio_slow_sel[12] 0.500000 1.395252 -0.895252 (VIOLATED) +gpio_dm0[12] 0.500000 1.395249 -0.895249 (VIOLATED) +gpio_analog_pol[12] 0.500000 1.395248 -0.895248 (VIOLATED) +gpio_analog_sel[12] 0.500000 1.395241 -0.895241 (VIOLATED) +gpio_holdover[12] 0.500000 1.395237 -0.895237 (VIOLATED) +gpio_vtrip_sel[12] 0.500000 1.395229 -0.895229 (VIOLATED) +gpio_ib_mode_sel[12] 0.500000 1.395210 -0.895210 (VIOLATED) +gpio_oeb[12] 0.500000 1.395184 -0.895184 (VIOLATED) +gpio_loopback_zero[12] 0.500000 1.395141 -0.895141 (VIOLATED) gpio_slow_sel[7] 0.500000 1.394415 -0.894415 (VIOLATED) gpio_analog_en[7] 0.500000 1.394405 -0.894406 (VIOLATED) gpio_dm0[7] 0.500000 1.394400 -0.894400 (VIOLATED) @@ -555,104 +551,222 @@ gpio_vtrip_sel[6] 0.500000 1.391004 -0.891004 (VIOLAT gpio_ib_mode_sel[6] 0.500000 1.390995 -0.890995 (VIOLATED) gpio_oeb[6] 0.500000 1.390986 -0.890986 (VIOLATED) gpio_loopback_zero[6] 0.500000 1.390963 -0.890963 (VIOLATED) -mprj/clkbuf_0_wb_clk_i/A 0.500000 0.822616 -0.322616 (VIOLATED) -mprj/ANTENNA_clkbuf_0_wb_clk_i_A/DIODE 0.500000 0.822587 -0.322587 (VIOLATED) -gpio_out[8] 0.500000 0.815395 -0.315395 (VIOLATED) -mprj/output9/X 0.500000 0.815318 -0.315318 (VIOLATED) -gpio_in[0] 0.500000 0.795680 -0.295680 (VIOLATED) -gpio_out[7] 0.500000 0.789766 -0.289766 (VIOLATED) -mprj/output8/X 0.500000 0.789690 -0.289690 (VIOLATED) -gpio_out[9] 0.500000 0.735001 -0.235001 (VIOLATED) -mprj/output10/X 0.500000 0.734753 -0.234753 (VIOLATED) -gpio_out[6] 0.500000 0.726654 -0.226654 (VIOLATED) -mprj/output7/X 0.500000 0.726592 -0.226592 (VIOLATED) +gpio_slow_sel[11] 0.500000 1.386478 -0.886478 (VIOLATED) +gpio_analog_en[11] 0.500000 1.386464 -0.886464 (VIOLATED) +gpio_dm0[11] 0.500000 1.386458 -0.886458 (VIOLATED) +gpio_analog_pol[11] 0.500000 1.386437 -0.886437 (VIOLATED) +gpio_analog_sel[11] 0.500000 1.386391 -0.886391 (VIOLATED) +gpio_holdover[11] 0.500000 1.386368 -0.886368 (VIOLATED) +gpio_vtrip_sel[11] 0.500000 1.386326 -0.886326 (VIOLATED) +gpio_ib_mode_sel[11] 0.500000 1.386314 -0.886314 (VIOLATED) +gpio_oeb[11] 0.500000 1.386303 -0.886303 (VIOLATED) +gpio_loopback_zero[11] 0.500000 1.386260 -0.886260 (VIOLATED) +gpio_out[31] 0.500000 0.951205 -0.451205 (VIOLATED) +mprj2/output10/X 0.500000 0.951098 -0.451098 (VIOLATED) +gpio_out[8] 0.500000 0.819358 -0.319358 (VIOLATED) +mprj/output9/X 0.500000 0.819281 -0.319281 (VIOLATED) +gpio_out[7] 0.500000 0.795745 -0.295745 (VIOLATED) +mprj/output8/X 0.500000 0.795668 -0.295668 (VIOLATED) +gpio_out[9] 0.500000 0.740960 -0.240960 (VIOLATED) +mprj/output10/X 0.500000 0.740711 -0.240711 (VIOLATED) +gpio_out[6] 0.500000 0.732600 -0.232600 (VIOLATED) +mprj/output7/X 0.500000 0.732538 -0.232538 (VIOLATED) +gpio_out[5] 0.500000 0.702879 -0.202879 (VIOLATED) mprj/output2/A 0.500000 0.702678 -0.202678 (VIOLATED) +mprj2/output2/A 0.500000 0.702678 -0.202678 (VIOLATED) mprj/ANTENNA_output2_A/DIODE 0.500000 0.702667 -0.202667 (VIOLATED) -gpio_out[5] 0.500000 0.696896 -0.196896 (VIOLATED) -mprj/output6/X 0.500000 0.696661 -0.196661 (VIOLATED) +mprj2/ANTENNA_output2_A/DIODE 0.500000 0.702667 -0.202667 (VIOLATED) +mprj/output6/X 0.500000 0.702642 -0.202642 (VIOLATED) mprj/_578_/A2 0.500000 0.695654 -0.195654 (VIOLATED) +mprj2/_578_/A2 0.500000 0.695654 -0.195654 (VIOLATED) mprj/ANTENNA__578__A2/DIODE 0.500000 0.695654 -0.195654 (VIOLATED) +mprj2/ANTENNA__578__A2/DIODE 0.500000 0.695654 -0.195654 (VIOLATED) mprj/ANTENNA__571__A2/DIODE 0.500000 0.695653 -0.195653 (VIOLATED) +mprj2/ANTENNA__571__A2/DIODE 0.500000 0.695653 -0.195653 (VIOLATED) mprj/_571_/A2 0.500000 0.695652 -0.195652 (VIOLATED) mprj/_575_/B1 0.500000 0.695652 -0.195652 (VIOLATED) +mprj2/_571_/A2 0.500000 0.695652 -0.195652 (VIOLATED) +mprj2/_575_/B1 0.500000 0.695652 -0.195652 (VIOLATED) mprj/ANTENNA__575__B1/DIODE 0.500000 0.695652 -0.195652 (VIOLATED) mprj/_580_/B1 0.500000 0.695652 -0.195652 (VIOLATED) +mprj2/ANTENNA__575__B1/DIODE 0.500000 0.695652 -0.195652 (VIOLATED) +mprj2/_580_/B1 0.500000 0.695652 -0.195652 (VIOLATED) mprj/ANTENNA__580__B1/DIODE 0.500000 0.695651 -0.195651 (VIOLATED) +mprj2/ANTENNA__580__B1/DIODE 0.500000 0.695651 -0.195651 (VIOLATED) mprj/ANTENNA__564__X/DIODE 0.500000 0.695639 -0.195639 (VIOLATED) +mprj2/ANTENNA__564__X/DIODE 0.500000 0.695639 -0.195639 (VIOLATED) mprj/_564_/X 0.500000 0.695636 -0.195636 (VIOLATED) -gpio_out[10] 0.500000 0.670974 -0.170974 (VIOLATED) -mprj/output11/X 0.500000 0.670950 -0.170950 (VIOLATED) -mprj/fanout25/A 0.500000 0.660734 -0.160734 (VIOLATED) -mprj/ANTENNA_fanout25_A/DIODE 0.500000 0.660733 -0.160733 (VIOLATED) -mprj/ANTENNA_fanout19_A/DIODE 0.500000 0.659725 -0.159725 (VIOLATED) -mprj/fanout19/A 0.500000 0.659641 -0.159641 (VIOLATED) +mprj2/_564_/X 0.500000 0.695636 -0.195636 (VIOLATED) +gpio_out[10] 0.500000 0.676918 -0.176918 (VIOLATED) +mprj/output11/X 0.500000 0.676893 -0.176893 (VIOLATED) +mprj/fanout25/A 0.500000 0.657241 -0.157241 (VIOLATED) +mprj/ANTENNA_fanout25_A/DIODE 0.500000 0.657240 -0.157240 (VIOLATED) +mprj2/fanout25/A 0.500000 0.657238 -0.157238 (VIOLATED) +mprj2/ANTENNA_fanout25_A/DIODE 0.500000 0.657238 -0.157238 (VIOLATED) +mprj/ANTENNA_fanout19_A/DIODE 0.500000 0.656229 -0.156229 (VIOLATED) +mprj2/ANTENNA_fanout19_A/DIODE 0.500000 0.656226 -0.156226 (VIOLATED) +mprj/fanout19/A 0.500000 0.656145 -0.156145 (VIOLATED) +mprj2/fanout19/A 0.500000 0.656142 -0.156142 (VIOLATED) +gpio_out[4] 0.500000 0.646745 -0.146745 (VIOLATED) +mprj/output5/X 0.500000 0.646721 -0.146721 (VIOLATED) gpio_dm1[1] 0.500000 0.643732 -0.143732 (VIOLATED) gpio_dm0[1] 0.500000 0.643732 -0.143732 (VIOLATED) gpio_dm2[1] 0.500000 0.643730 -0.143730 (VIOLATED) gpio_out[1] 0.500000 0.643729 -0.143729 (VIOLATED) gpio_loopback_one[1] 0.500000 0.643726 -0.143726 (VIOLATED) -mprj/ANTENNA_input1_X/DIODE 0.500000 0.641936 -0.141936 (VIOLATED) -mprj/input1/X 0.500000 0.641932 -0.141932 (VIOLATED) -gpio_out[4] 0.500000 0.640779 -0.140780 (VIOLATED) -mprj/output5/X 0.500000 0.640756 -0.140756 (VIOLATED) -gpio_out[11] 0.500000 0.626445 -0.126445 (VIOLATED) -mprj/output12/X 0.500000 0.626234 -0.126234 (VIOLATED) +gpio_out[30] 0.500000 0.640753 -0.140753 (VIOLATED) +mprj2/output9/X 0.500000 0.640737 -0.140737 (VIOLATED) +mprj/ANTENNA_input1_X/DIODE 0.500000 0.638210 -0.138210 (VIOLATED) +mprj2/ANTENNA_input1_X/DIODE 0.500000 0.638208 -0.138208 (VIOLATED) +mprj/input1/X 0.500000 0.638207 -0.138207 (VIOLATED) +mprj2/input1/X 0.500000 0.638204 -0.138204 (VIOLATED) mprj/output11/A 0.500000 0.618269 -0.118269 (VIOLATED) +mprj2/output11/A 0.500000 0.618269 -0.118269 (VIOLATED) mprj/ANTENNA_output11_A/DIODE 0.500000 0.618256 -0.118256 (VIOLATED) +mprj2/ANTENNA_output11_A/DIODE 0.500000 0.618256 -0.118256 (VIOLATED) +gpio_out[11] 0.500000 0.614200 -0.114200 (VIOLATED) +mprj/output12/X 0.500000 0.614182 -0.114182 (VIOLATED) mprj/ANTENNA__590__X/DIODE 0.500000 0.610624 -0.110624 (VIOLATED) +mprj2/ANTENNA__590__X/DIODE 0.500000 0.610624 -0.110624 (VIOLATED) mprj/_590_/X 0.500000 0.610621 -0.110621 (VIOLATED) -gpio_out[3] 0.500000 0.605278 -0.105278 (VIOLATED) -mprj/output4/X 0.500000 0.605260 -0.105260 (VIOLATED) +mprj2/_590_/X 0.500000 0.610621 -0.110621 (VIOLATED) +gpio_out[3] 0.500000 0.605748 -0.105748 (VIOLATED) +mprj/output4/X 0.500000 0.605731 -0.105731 (VIOLATED) +mprj2/_650_/A 0.500000 0.595145 -0.095145 (VIOLATED) mprj/_650_/A 0.500000 0.595144 -0.095144 (VIOLATED) +mprj2/_339_/A 0.500000 0.595144 -0.095144 (VIOLATED) mprj/_339_/A 0.500000 0.595143 -0.095143 (VIOLATED) +mprj2/_592_/A 0.500000 0.595142 -0.095142 (VIOLATED) mprj/_592_/A 0.500000 0.595141 -0.095141 (VIOLATED) +mprj2/_642_/A 0.500000 0.595138 -0.095138 (VIOLATED) mprj/_642_/A 0.500000 0.595137 -0.095137 (VIOLATED) +mprj2/_660_/A 0.500000 0.595136 -0.095136 (VIOLATED) +mprj2/_662_/A 0.500000 0.595136 -0.095136 (VIOLATED) +mprj2/_669_/A 0.500000 0.595136 -0.095136 (VIOLATED) +mprj2/_670_/A 0.500000 0.595136 -0.095136 (VIOLATED) +mprj2/fanout21/X 0.500000 0.595136 -0.095136 (VIOLATED) +mprj2/load_slew22/A 0.500000 0.595136 -0.095136 (VIOLATED) mprj/_660_/A 0.500000 0.595135 -0.095135 (VIOLATED) mprj/_662_/A 0.500000 0.595135 -0.095135 (VIOLATED) mprj/_669_/A 0.500000 0.595135 -0.095135 (VIOLATED) mprj/_670_/A 0.500000 0.595135 -0.095135 (VIOLATED) mprj/fanout21/X 0.500000 0.595135 -0.095135 (VIOLATED) mprj/load_slew22/A 0.500000 0.595135 -0.095135 (VIOLATED) -gpio_out[12] 0.500000 0.594483 -0.094483 (VIOLATED) -mprj/output3/X 0.500000 0.594468 -0.094468 (VIOLATED) -gpio_out[2] 0.500000 0.563573 -0.063573 (VIOLATED) -mprj/output2/X 0.500000 0.563561 -0.063561 (VIOLATED) +gpio_out[2] 0.500000 0.587225 -0.087225 (VIOLATED) +mprj/output2/X 0.500000 0.587212 -0.087212 (VIOLATED) +gpio_out[12] 0.500000 0.581981 -0.081981 (VIOLATED) +mprj/output3/X 0.500000 0.581968 -0.081968 (VIOLATED) mprj/output4/A 0.500000 0.562376 -0.062376 (VIOLATED) +mprj2/output4/A 0.500000 0.562376 -0.062376 (VIOLATED) mprj/ANTENNA_output4_A/DIODE 0.500000 0.562366 -0.062366 (VIOLATED) +mprj2/ANTENNA_output4_A/DIODE 0.500000 0.562366 -0.062366 (VIOLATED) mprj/_386_/A 0.500000 0.558395 -0.058395 (VIOLATED) +mprj2/_386_/A 0.500000 0.558395 -0.058395 (VIOLATED) mprj/ANTENNA__386__A/DIODE 0.500000 0.558358 -0.058358 (VIOLATED) +mprj2/ANTENNA__386__A/DIODE 0.500000 0.558358 -0.058358 (VIOLATED) mprj/_572_/B 0.500000 0.558344 -0.058344 (VIOLATED) +mprj2/_572_/B 0.500000 0.558344 -0.058344 (VIOLATED) mprj/_568_/B 0.500000 0.558344 -0.058344 (VIOLATED) +mprj2/_568_/B 0.500000 0.558344 -0.058344 (VIOLATED) mprj/ANTENNA__572__B/DIODE 0.500000 0.558343 -0.058343 (VIOLATED) +mprj2/ANTENNA__572__B/DIODE 0.500000 0.558343 -0.058343 (VIOLATED) mprj/ANTENNA__568__B/DIODE 0.500000 0.558343 -0.058343 (VIOLATED) +mprj2/ANTENNA__568__B/DIODE 0.500000 0.558343 -0.058343 (VIOLATED) mprj/ANTENNA__579__A2/DIODE 0.500000 0.558339 -0.058339 (VIOLATED) +mprj2/ANTENNA__579__A2/DIODE 0.500000 0.558339 -0.058339 (VIOLATED) mprj/_579_/A2 0.500000 0.558338 -0.058338 (VIOLATED) +mprj2/_579_/A2 0.500000 0.558338 -0.058338 (VIOLATED) mprj/ANTENNA__384__Y/DIODE 0.500000 0.558334 -0.058334 (VIOLATED) +mprj2/ANTENNA__384__Y/DIODE 0.500000 0.558334 -0.058334 (VIOLATED) mprj/_384_/Y 0.500000 0.558331 -0.058331 (VIOLATED) +mprj2/_384_/Y 0.500000 0.558331 -0.058331 (VIOLATED) mprj/_665_/A 0.500000 0.542174 -0.042174 (VIOLATED) +mprj2/_665_/A 0.500000 0.542174 -0.042174 (VIOLATED) mprj/_663_/A 0.500000 0.542173 -0.042173 (VIOLATED) +mprj2/_663_/A 0.500000 0.542173 -0.042173 (VIOLATED) mprj/_615_/A 0.500000 0.542173 -0.042173 (VIOLATED) +mprj2/_615_/A 0.500000 0.542173 -0.042173 (VIOLATED) mprj/_614_/A 0.500000 0.542172 -0.042172 (VIOLATED) +mprj2/_614_/A 0.500000 0.542172 -0.042172 (VIOLATED) mprj/_664_/A 0.500000 0.542171 -0.042171 (VIOLATED) +mprj2/_664_/A 0.500000 0.542171 -0.042171 (VIOLATED) mprj/_610_/A 0.500000 0.542168 -0.042168 (VIOLATED) +mprj2/_610_/A 0.500000 0.542168 -0.042168 (VIOLATED) mprj/_611_/A 0.500000 0.542166 -0.042166 (VIOLATED) +mprj2/_611_/A 0.500000 0.542166 -0.042166 (VIOLATED) mprj/_612_/A 0.500000 0.542164 -0.042164 (VIOLATED) mprj/fanout17/X 0.500000 0.542164 -0.042164 (VIOLATED) mprj/max_cap18/A 0.500000 0.542164 -0.042164 (VIOLATED) +mprj2/_612_/A 0.500000 0.542164 -0.042164 (VIOLATED) +mprj2/fanout17/X 0.500000 0.542164 -0.042164 (VIOLATED) +mprj2/max_cap18/A 0.500000 0.542164 -0.042164 (VIOLATED) +gpio_dm1[29] 0.500000 0.532465 -0.032465 (VIOLATED) +gpio_inp_dis[29] 0.500000 0.532464 -0.032464 (VIOLATED) +gpio_dm2[29] 0.500000 0.532463 -0.032463 (VIOLATED) +gpio_loopback_one[29] 0.500000 0.532456 -0.032456 (VIOLATED) +gpio_dm1[27] 0.500000 0.519067 -0.019067 (VIOLATED) +gpio_inp_dis[27] 0.500000 0.519066 -0.019066 (VIOLATED) +gpio_dm2[27] 0.500000 0.519065 -0.019065 (VIOLATED) +gpio_loopback_one[27] 0.500000 0.519059 -0.019059 (VIOLATED) +gpio_dm1[28] 0.500000 0.518886 -0.018886 (VIOLATED) +gpio_inp_dis[28] 0.500000 0.518877 -0.018877 (VIOLATED) +gpio_dm2[28] 0.500000 0.518874 -0.018874 (VIOLATED) +gpio_loopback_one[28] 0.500000 0.518868 -0.018868 (VIOLATED) +gpio_dm1[24] 0.500000 0.512562 -0.012562 (VIOLATED) +gpio_inp_dis[24] 0.500000 0.512553 -0.012553 (VIOLATED) +gpio_dm2[24] 0.500000 0.512553 -0.012553 (VIOLATED) +gpio_loopback_one[24] 0.500000 0.512544 -0.012544 (VIOLATED) +gpio_dm1[33] 0.500000 0.511294 -0.011294 (VIOLATED) +gpio_inp_dis[33] 0.500000 0.511293 -0.011293 (VIOLATED) +gpio_dm2[33] 0.500000 0.511292 -0.011292 (VIOLATED) +gpio_loopback_one[33] 0.500000 0.511286 -0.011286 (VIOLATED) +gpio_dm1[26] 0.500000 0.510754 -0.010754 (VIOLATED) +gpio_inp_dis[26] 0.500000 0.510753 -0.010753 (VIOLATED) +gpio_dm2[26] 0.500000 0.510752 -0.010752 (VIOLATED) +gpio_loopback_one[26] 0.500000 0.510745 -0.010745 (VIOLATED) +gpio_dm1[25] 0.500000 0.509515 -0.009515 (VIOLATED) +gpio_inp_dis[25] 0.500000 0.509507 -0.009507 (VIOLATED) +gpio_dm2[25] 0.500000 0.509489 -0.009489 (VIOLATED) +gpio_loopback_one[25] 0.500000 0.509473 -0.009473 (VIOLATED) +gpio_dm1[34] 0.500000 0.509401 -0.009401 (VIOLATED) +gpio_inp_dis[34] 0.500000 0.509395 -0.009395 (VIOLATED) +gpio_dm2[34] 0.500000 0.509374 -0.009374 (VIOLATED) +gpio_loopback_one[34] 0.500000 0.509365 -0.009366 (VIOLATED) gpio_dm1[7] 0.500000 0.505526 -0.005526 (VIOLATED) gpio_inp_dis[7] 0.500000 0.505525 -0.005525 (VIOLATED) gpio_dm2[7] 0.500000 0.505524 -0.005524 (VIOLATED) gpio_loopback_one[7] 0.500000 0.505521 -0.005521 (VIOLATED) +gpio_dm1[32] 0.500000 0.504489 -0.004489 (VIOLATED) +gpio_inp_dis[32] 0.500000 0.504479 -0.004479 (VIOLATED) +gpio_dm2[32] 0.500000 0.504461 -0.004461 (VIOLATED) +gpio_loopback_one[32] 0.500000 0.504452 -0.004452 (VIOLATED) +gpio_dm1[30] 0.500000 0.503775 -0.003775 (VIOLATED) +gpio_inp_dis[30] 0.500000 0.503774 -0.003774 (VIOLATED) +gpio_dm2[30] 0.500000 0.503772 -0.003772 (VIOLATED) +gpio_loopback_one[30] 0.500000 0.503766 -0.003766 (VIOLATED) +gpio_dm1[2] 0.500000 0.503202 -0.003202 (VIOLATED) +gpio_inp_dis[2] 0.500000 0.503192 -0.003192 (VIOLATED) +gpio_dm2[2] 0.500000 0.503185 -0.003185 (VIOLATED) +gpio_loopback_one[2] 0.500000 0.503179 -0.003179 (VIOLATED) +gpio_dm1[31] 0.500000 0.501838 -0.001838 (VIOLATED) +gpio_inp_dis[31] 0.500000 0.501834 -0.001834 (VIOLATED) +gpio_dm2[31] 0.500000 0.501832 -0.001832 (VIOLATED) +gpio_loopback_one[31] 0.500000 0.501827 -0.001827 (VIOLATED) max fanout Pin Limit Fanout Slack --------------------------------------------------------- mprj/wire20/X 10 19 -9 (VIOLATED) +mprj2/wire20/X 10 19 -9 (VIOLATED) mprj/clkbuf_0_wb_clk_i/X 10 17 -7 (VIOLATED) +mprj2/clkbuf_0_wb_clk_i/X 10 17 -7 (VIOLATED) mprj/load_slew26/X 10 15 -5 (VIOLATED) +mprj2/load_slew26/X 10 15 -5 (VIOLATED) mprj/clkbuf_3_6_0_wb_clk_i/X 10 12 -2 (VIOLATED) mprj/clkbuf_3_7_0_wb_clk_i/X 10 12 -2 (VIOLATED) +mprj2/clkbuf_3_6_0_wb_clk_i/X 10 12 -2 (VIOLATED) +mprj2/clkbuf_3_7_0_wb_clk_i/X 10 12 -2 (VIOLATED) mprj/_384_/Y 10 11 (VIOLATED) mprj/_385_/Y 10 11 (VIOLATED) mprj/_564_/X 10 11 (VIOLATED) @@ -662,36 +776,38 @@ mprj/clkbuf_3_2_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_3_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_4_0_wb_clk_i/X 10 11 (VIOLATED) mprj/clkbuf_3_5_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/_384_/Y 10 11 (VIOLATED) +mprj2/_385_/Y 10 11 (VIOLATED) +mprj2/_564_/X 10 11 (VIOLATED) +mprj2/clkbuf_3_0_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_1_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_2_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_3_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_4_0_wb_clk_i/X 10 11 (VIOLATED) +mprj2/clkbuf_3_5_0_wb_clk_i/X 10 11 (VIOLATED) max capacitance Pin Limit Cap Slack ------------------------------------------------------------------------ -gpio_loopback_zero[35] 0.200000 0.381860 -0.181860 (VIOLATED) +gpio_in[0] 0.200000 0.643920 -0.443920 (VIOLATED) +mprj2/output2/X 0.151987 0.496588 -0.344601 (VIOLATED) +mprj2/output4/X 0.151987 0.455360 -0.303373 (VIOLATED) +mprj2/output5/X 0.151987 0.379003 -0.227016 (VIOLATED) +gpio_loopback_zero[35] 0.200000 0.382689 -0.182689 (VIOLATED) gpio_loopback_zero[19] 0.200000 0.381706 -0.181706 (VIOLATED) gpio_loopback_zero[15] 0.200000 0.381694 -0.181694 (VIOLATED) gpio_loopback_zero[21] 0.200000 0.381656 -0.181656 (VIOLATED) gpio_loopback_zero[22] 0.200000 0.381448 -0.181448 (VIOLATED) gpio_loopback_zero[20] 0.200000 0.381283 -0.181283 (VIOLATED) -gpio_loopback_zero[32] 0.200000 0.381222 -0.181222 (VIOLATED) gpio_loopback_zero[37] 0.200000 0.381189 -0.181189 (VIOLATED) -gpio_loopback_zero[26] 0.200000 0.381086 -0.181086 (VIOLATED) -gpio_loopback_zero[25] 0.200000 0.381077 -0.181077 (VIOLATED) gpio_loopback_zero[39] 0.200000 0.380944 -0.180944 (VIOLATED) -gpio_loopback_zero[27] 0.200000 0.380910 -0.180909 (VIOLATED) -gpio_loopback_zero[36] 0.200000 0.380800 -0.180800 (VIOLATED) -gpio_loopback_zero[29] 0.200000 0.380732 -0.180732 (VIOLATED) -gpio_loopback_zero[34] 0.200000 0.380335 -0.180335 (VIOLATED) +gpio_loopback_zero[36] 0.200000 0.380920 -0.180920 (VIOLATED) gpio_loopback_zero[42] 0.200000 0.380306 -0.180306 (VIOLATED) gpio_loopback_zero[23] 0.200000 0.380290 -0.180290 (VIOLATED) -gpio_loopback_zero[31] 0.200000 0.380260 -0.180260 (VIOLATED) -gpio_loopback_zero[30] 0.200000 0.380152 -0.180152 (VIOLATED) -gpio_loopback_zero[28] 0.200000 0.379898 -0.179898 (VIOLATED) gpio_loopback_zero[0] 0.200000 0.379867 -0.179867 (VIOLATED) gpio_loopback_zero[38] 0.200000 0.379677 -0.179677 (VIOLATED) gpio_loopback_zero[18] 0.200000 0.379645 -0.179645 (VIOLATED) -gpio_loopback_zero[33] 0.200000 0.379547 -0.179547 (VIOLATED) -gpio_loopback_zero[24] 0.200000 0.379475 -0.179475 (VIOLATED) gpio_loopback_zero[43] 0.200000 0.379270 -0.179270 (VIOLATED) gpio_loopback_zero[17] 0.200000 0.379060 -0.179060 (VIOLATED) gpio_loopback_zero[16] 0.200000 0.378937 -0.178937 (VIOLATED) @@ -699,25 +815,43 @@ gpio_loopback_zero[41] 0.200000 0.378794 -0.178794 (VIOLAT gpio_loopback_zero[40] 0.200000 0.378716 -0.178716 (VIOLATED) gpio_loopback_zero[14] 0.200000 0.378413 -0.178413 (VIOLATED) gpio_loopback_zero[13] 0.200000 0.377842 -0.177842 (VIOLATED) -gpio_loopback_zero[11] 0.200000 0.315022 -0.115022 (VIOLATED) -gpio_loopback_zero[12] 0.200000 0.314907 -0.114907 (VIOLATED) +gpio_in[1] 0.200000 0.348857 -0.148857 (VIOLATED) +mprj2/output6/X 0.151987 0.289499 -0.137512 (VIOLATED) +gpio_loopback_zero[31] 0.200000 0.322913 -0.122913 (VIOLATED) +gpio_loopback_zero[26] 0.200000 0.319790 -0.119790 (VIOLATED) +gpio_loopback_zero[29] 0.200000 0.319433 -0.119433 (VIOLATED) +gpio_loopback_zero[25] 0.200000 0.319178 -0.119178 (VIOLATED) +gpio_loopback_zero[28] 0.200000 0.318314 -0.118314 (VIOLATED) +gpio_loopback_zero[33] 0.200000 0.317896 -0.117896 (VIOLATED) +gpio_loopback_zero[27] 0.200000 0.317475 -0.117475 (VIOLATED) +gpio_loopback_zero[32] 0.200000 0.317222 -0.117222 (VIOLATED) +gpio_loopback_zero[24] 0.200000 0.315538 -0.115538 (VIOLATED) +gpio_loopback_zero[34] 0.200000 0.315122 -0.115122 (VIOLATED) +gpio_loopback_zero[30] 0.200000 0.314820 -0.114820 (VIOLATED) +gpio_loopback_zero[2] 0.200000 0.314549 -0.114549 (VIOLATED) gpio_loopback_zero[9] 0.200000 0.313906 -0.113906 (VIOLATED) gpio_loopback_zero[3] 0.200000 0.313798 -0.113798 (VIOLATED) -gpio_loopback_zero[10] 0.200000 0.313232 -0.113232 (VIOLATED) -gpio_loopback_zero[8] 0.200000 0.313160 -0.113160 (VIOLATED) +gpio_loopback_zero[8] 0.200000 0.313051 -0.113051 (VIOLATED) +gpio_loopback_zero[10] 0.200000 0.313043 -0.113043 (VIOLATED) gpio_loopback_zero[4] 0.200000 0.312854 -0.112854 (VIOLATED) -gpio_loopback_zero[2] 0.200000 0.312578 -0.112578 (VIOLATED) +gpio_loopback_zero[12] 0.200000 0.312726 -0.112726 (VIOLATED) gpio_loopback_zero[7] 0.200000 0.312538 -0.112538 (VIOLATED) gpio_loopback_zero[5] 0.200000 0.312042 -0.112042 (VIOLATED) gpio_loopback_zero[6] 0.200000 0.311785 -0.111785 (VIOLATED) gpio_loopback_zero[1] 0.200000 0.311766 -0.111766 (VIOLATED) +gpio_loopback_zero[11] 0.200000 0.310668 -0.110668 (VIOLATED) +mprj2/output3/X 0.151987 0.246632 -0.094645 (VIOLATED) +mprj2/output12/X 0.151987 0.219838 -0.067851 (VIOLATED) +mprj2/output7/X 0.151987 0.212550 -0.060563 (VIOLATED) +mprj2/output11/X 0.151987 0.162949 -0.010962 (VIOLATED) +mprj2/output8/X 0.151987 0.156857 -0.004870 (VIOLATED) =========================================================================== report_parasitic_annotation -report_unannotated ============================================================================ -Found 217 unannotated drivers. +Found 223 unannotated drivers. analog_io[0] analog_io[10] analog_io[11] @@ -935,18 +1069,24 @@ Found 217 unannotated drivers. mprj/clkload3/X mprj/clkload4/X mprj/clkload5/X + mprj2/clkload0/X + mprj2/clkload1/X + mprj2/clkload2/X + mprj2/clkload3/X + mprj2/clkload4/X + mprj2/clkload5/X Found 0 partially unannotated drivers. =========================================================================== -max slew violation count 592 -max fanout violation count 14 -max cap violation count 44 +max slew violation count 701 +max fanout violation count 28 +max cap violation count 55 ============================================================================ =========================================================================== check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks =========================================================================== -Warning: There are 84 unclocked register/latch pins. +Warning: There are 168 unclocked register/latch pins. mprj/_675_/CLK mprj/_676_/CLK mprj/_677_/CLK @@ -1031,7 +1171,91 @@ Warning: There are 84 unclocked register/latch pins. mprj/_756_/CLK mprj/_757_/CLK mprj/_758_/CLK -Warning: There are 183 unconstrained endpoints. + mprj2/_675_/CLK + mprj2/_676_/CLK + mprj2/_677_/CLK + mprj2/_678_/CLK + mprj2/_679_/CLK + mprj2/_680_/CLK + mprj2/_681_/CLK + mprj2/_682_/CLK + mprj2/_683_/CLK + mprj2/_684_/CLK + mprj2/_685_/CLK + mprj2/_686_/CLK + mprj2/_687_/CLK + mprj2/_688_/CLK + mprj2/_689_/CLK + mprj2/_690_/CLK + mprj2/_691_/CLK + mprj2/_692_/CLK + mprj2/_693_/CLK + mprj2/_694_/CLK + mprj2/_695_/CLK + mprj2/_696_/CLK + mprj2/_697_/CLK + mprj2/_698_/CLK + mprj2/_699_/CLK + mprj2/_700_/CLK + mprj2/_701_/CLK + mprj2/_702_/CLK + mprj2/_703_/CLK + mprj2/_704_/CLK + mprj2/_705_/CLK + mprj2/_706_/CLK + mprj2/_707_/CLK + mprj2/_708_/CLK + mprj2/_709_/CLK + mprj2/_710_/CLK + mprj2/_711_/CLK + mprj2/_712_/CLK + mprj2/_713_/CLK + mprj2/_714_/CLK + mprj2/_715_/CLK + mprj2/_716_/CLK + mprj2/_717_/CLK + mprj2/_718_/CLK + mprj2/_719_/CLK + mprj2/_720_/CLK + mprj2/_721_/CLK + mprj2/_722_/CLK + mprj2/_723_/CLK + mprj2/_724_/CLK + mprj2/_725_/CLK + mprj2/_726_/CLK + mprj2/_727_/CLK + mprj2/_728_/CLK + mprj2/_729_/CLK + mprj2/_730_/CLK + mprj2/_731_/CLK + mprj2/_732_/CLK + mprj2/_733_/CLK + mprj2/_734_/CLK + mprj2/_735_/CLK + mprj2/_736_/CLK + mprj2/_737_/CLK + mprj2/_738_/CLK + mprj2/_739_/CLK + mprj2/_740_/CLK + mprj2/_741_/CLK + mprj2/_742_/CLK + mprj2/_743_/CLK + mprj2/_744_/CLK + mprj2/_745_/CLK + mprj2/_746_/CLK + mprj2/_747_/CLK + mprj2/_748_/CLK + mprj2/_749_/CLK + mprj2/_750_/CLK + mprj2/_751_/CLK + mprj2/_752_/CLK + mprj2/_753_/CLK + mprj2/_754_/CLK + mprj2/_755_/CLK + mprj2/_756_/CLK + mprj2/_757_/CLK + mprj2/_758_/CLK +Warning: There are 278 unconstrained endpoints. analog_io[0] analog_io[10] analog_io[11] @@ -1123,7 +1347,18 @@ Warning: There are 183 unconstrained endpoints. gpio_out[10] gpio_out[11] gpio_out[12] + gpio_out[24] + gpio_out[25] + gpio_out[26] + gpio_out[27] + gpio_out[28] + gpio_out[29] gpio_out[2] + gpio_out[30] + gpio_out[31] + gpio_out[32] + gpio_out[33] + gpio_out[34] gpio_out[3] gpio_out[4] gpio_out[5] @@ -1215,3 +1450,87 @@ Warning: There are 183 unconstrained endpoints. mprj/_756_/D mprj/_757_/D mprj/_758_/D + mprj2/_675_/D + mprj2/_676_/D + mprj2/_677_/D + mprj2/_678_/D + mprj2/_679_/D + mprj2/_680_/D + mprj2/_681_/D + mprj2/_682_/D + mprj2/_683_/D + mprj2/_684_/D + mprj2/_685_/D + mprj2/_686_/D + mprj2/_687_/D + mprj2/_688_/D + mprj2/_689_/D + mprj2/_690_/D + mprj2/_691_/D + mprj2/_692_/D + mprj2/_693_/D + mprj2/_694_/D + mprj2/_695_/D + mprj2/_696_/D + mprj2/_697_/D + mprj2/_698_/D + mprj2/_699_/D + mprj2/_700_/D + mprj2/_701_/D + mprj2/_702_/D + mprj2/_703_/D + mprj2/_704_/D + mprj2/_705_/D + mprj2/_706_/D + mprj2/_707_/D + mprj2/_708_/D + mprj2/_709_/D + mprj2/_710_/D + mprj2/_711_/D + mprj2/_712_/D + mprj2/_713_/D + mprj2/_714_/D + mprj2/_715_/D + mprj2/_716_/D + mprj2/_717_/D + mprj2/_718_/D + mprj2/_719_/D + mprj2/_720_/D + mprj2/_721_/D + mprj2/_722_/D + mprj2/_723_/D + mprj2/_724_/D + mprj2/_725_/D + mprj2/_726_/D + mprj2/_727_/D + mprj2/_728_/D + mprj2/_729_/D + mprj2/_730_/D + mprj2/_731_/D + mprj2/_732_/D + mprj2/_733_/D + mprj2/_734_/D + mprj2/_735_/D + mprj2/_736_/D + mprj2/_737_/D + mprj2/_738_/D + mprj2/_739_/D + mprj2/_740_/D + mprj2/_741_/D + mprj2/_742_/D + mprj2/_743_/D + mprj2/_744_/D + mprj2/_745_/D + mprj2/_746_/D + mprj2/_747_/D + mprj2/_748_/D + mprj2/_749_/D + mprj2/_750_/D + mprj2/_751_/D + mprj2/_752_/D + mprj2/_753_/D + mprj2/_754_/D + mprj2/_755_/D + mprj2/_756_/D + mprj2/_757_/D + mprj2/_758_/D diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_tt_025C_1v80/clock.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_tt_025C_1v80/clock.rpt index 21d3912..fdef13b 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_tt_025C_1v80/clock.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_tt_025C_1v80/clock.rpt @@ -19,20 +19,20 @@ Clock __VIRTUAL_CLK__ rise -> rise min max 0.000000 0.000000 source latency -3.065372 network latency mprj/_713_/CLK - 3.181131 network latency mprj/_683_/CLK +4.625051 network latency mprj/_713_/CLK + 4.922487 network latency mprj2/_683_/CLK --------------- -3.065372 3.181131 latency - 0.115760 skew +4.625051 4.922487 latency + 0.297435 skew rise -> fall min max 0.000000 0.000000 source latency -2.815292 network latency mprj/_701_/CLK - 2.904012 network latency mprj/_683_/CLK +3.829702 network latency mprj/_701_/CLK + 4.043410 network latency mprj2/_683_/CLK --------------- -2.815292 2.904012 latency - 0.088720 skew +3.829702 4.043410 latency + 0.213708 skew diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_tt_025C_1v80/max.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_tt_025C_1v80/max.rpt index 9d05429..970b2a2 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_tt_025C_1v80/max.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_tt_025C_1v80/max.rpt @@ -4,64 +4,8 @@ report_checks -path_delay max (Setup) ============================================================================ ======================= nom_tt_025C_1v80 Corner =================================== -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381077 1.692547 1.239471 3.239471 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.693293 0.000000 3.239471 ^ gpio_slow_sel[25] (out) - 3.239471 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.239471 data arrival time ---------------------------------------------------------------------------------------------- - 4.510529 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381077 1.692547 1.239417 3.239417 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.693290 0.000000 3.239417 ^ gpio_dm1[25] (out) - 3.239417 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.239417 data arrival time ---------------------------------------------------------------------------------------------- - 4.510583 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -70,10 +14,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 1.692547 1.239327 3.239327 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.693286 0.000000 3.239327 ^ gpio_analog_en[25] (out) - 3.239327 data arrival time + 11 0.382689 1.704689 1.236146 3.236146 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.704766 0.000000 3.236146 ^ gpio_slow_sel[35] (out) + 3.236146 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -83,13 +27,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239327 data arrival time + -3.236146 data arrival time --------------------------------------------------------------------------------------------- - 4.510674 slack (MET) + 4.513854 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -98,10 +42,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 1.692547 1.239266 3.239266 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.693283 0.000000 3.239266 ^ gpio_dm0[25] (out) - 3.239266 data arrival time + 11 0.382689 1.704689 1.236093 3.236093 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.704766 0.000000 3.236093 ^ gpio_dm1[35] (out) + 3.236093 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -111,13 +55,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.239266 data arrival time + -3.236093 data arrival time --------------------------------------------------------------------------------------------- - 4.510734 slack (MET) + 4.513907 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -126,10 +70,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 1.692547 1.238582 3.238581 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.693250 0.000000 3.238581 ^ gpio_analog_pol[25] (out) - 3.238581 data arrival time + 11 0.382689 1.704689 1.236031 3.236031 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.704765 0.000000 3.236031 ^ gpio_analog_en[35] (out) + 3.236031 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -139,9 +83,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.238581 data arrival time + -3.236031 data arrival time --------------------------------------------------------------------------------------------- - 4.511418 slack (MET) + 4.513969 slack (MET) Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) @@ -312,8 +256,8 @@ Fanout Cap Slew Delay Time Description 4.514237 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -322,10 +266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 1.692547 1.235637 3.235637 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.693118 0.000000 3.235637 ^ gpio_analog_sel[25] (out) - 3.235637 data arrival time + 11 0.382689 1.704689 1.235456 3.235456 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.704756 0.000000 3.235456 ^ gpio_dm0[35] (out) + 3.235456 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -335,13 +279,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.235637 data arrival time + -3.235456 data arrival time --------------------------------------------------------------------------------------------- - 4.514362 slack (MET) + 4.514544 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -350,10 +294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 1.698804 1.235376 3.235376 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.699020 0.000000 3.235376 ^ gpio_slow_sel[32] (out) - 3.235376 data arrival time + 11 0.382689 1.704689 1.235327 3.235327 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.704754 0.000000 3.235327 ^ gpio_analog_pol[35] (out) + 3.235327 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -363,9 +307,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.235376 data arrival time + -3.235327 data arrival time --------------------------------------------------------------------------------------------- - 4.514625 slack (MET) + 4.514672 slack (MET) Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) @@ -480,34 +424,6 @@ Fanout Cap Slew Delay Time Description 4.515006 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381077 1.692547 1.234992 3.234992 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.693091 0.000000 3.234992 ^ gpio_dm2[25] (out) - 3.234992 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.234992 data arrival time ---------------------------------------------------------------------------------------------- - 4.515008 slack (MET) - - Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -620,8 +536,8 @@ Fanout Cap Slew Delay Time Description 4.515223 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -630,10 +546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 1.698804 1.234667 3.234667 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.699001 0.000000 3.234667 ^ gpio_dm1[32] (out) - 3.234667 data arrival time + 11 0.380920 1.697609 1.234722 3.234722 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.697849 0.000000 3.234722 ^ gpio_slow_sel[36] (out) + 3.234722 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -643,9 +559,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234667 data arrival time + -3.234722 data arrival time --------------------------------------------------------------------------------------------- - 4.515333 slack (MET) + 4.515278 slack (MET) Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) @@ -789,7 +705,7 @@ Fanout Cap Slew Delay Time Description Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[36] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -798,10 +714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 1.697076 1.234334 3.234334 ^ gpio_loopback_zero[36] (in) + 11 0.380920 1.697609 1.234424 3.234424 ^ gpio_loopback_zero[36] (in) gpio_loopback_zero[36] (net) - 1.697317 0.000000 3.234334 ^ gpio_slow_sel[36] (out) - 3.234334 data arrival time + 1.697841 0.000000 3.234424 ^ gpio_dm1[36] (out) + 3.234424 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -811,13 +727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234334 data arrival time + -3.234424 data arrival time --------------------------------------------------------------------------------------------- - 4.515666 slack (MET) + 4.515576 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -826,10 +742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 1.699713 1.234294 3.234294 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.699874 0.000000 3.234294 ^ gpio_analog_en[22] (out) - 3.234294 data arrival time + 11 0.382689 1.704689 1.234359 3.234359 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.704741 0.000000 3.234359 ^ gpio_analog_sel[35] (out) + 3.234359 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -839,13 +755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234294 data arrival time + -3.234359 data arrival time --------------------------------------------------------------------------------------------- - 4.515706 slack (MET) + 4.515641 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -854,10 +770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 1.692547 1.234240 3.234240 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.693060 0.000000 3.234240 ^ gpio_holdover[25] (out) - 3.234240 data arrival time + 11 0.381448 1.699713 1.234294 3.234294 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.699874 0.000000 3.234294 ^ gpio_analog_en[22] (out) + 3.234294 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -867,13 +783,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234240 data arrival time + -3.234294 data arrival time --------------------------------------------------------------------------------------------- - 4.515760 slack (MET) + 4.515706 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -882,10 +798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 1.698804 1.234149 3.234149 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.698989 0.000000 3.234149 ^ gpio_analog_en[32] (out) - 3.234149 data arrival time + 11 0.382689 1.704689 1.234239 3.234239 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.704740 0.000000 3.234239 ^ gpio_dm2[35] (out) + 3.234239 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -895,13 +811,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234149 data arrival time + -3.234239 data arrival time --------------------------------------------------------------------------------------------- - 4.515851 slack (MET) + 4.515761 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -910,10 +826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 1.697076 1.234036 3.234036 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.697308 0.000000 3.234036 ^ gpio_dm1[36] (out) - 3.234036 data arrival time + 11 0.382689 1.704689 1.234100 3.234100 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.704738 0.000000 3.234100 ^ gpio_holdover[35] (out) + 3.234100 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -923,9 +839,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.234036 data arrival time + -3.234100 data arrival time --------------------------------------------------------------------------------------------- - 4.515964 slack (MET) + 4.515900 slack (MET) Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) @@ -956,36 +872,8 @@ Fanout Cap Slew Delay Time Description 4.516014 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380910 1.697572 1.233976 3.233976 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.697794 0.000000 3.233976 ^ gpio_slow_sel[27] (out) - 3.233976 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.233976 data arrival time ---------------------------------------------------------------------------------------------- - 4.516024 slack (MET) - - -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -994,10 +882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 1.697572 1.233924 3.233924 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.697793 0.000000 3.233924 ^ gpio_dm1[27] (out) - 3.233924 data arrival time + 11 0.382689 1.704689 1.233962 3.233962 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.704736 0.000000 3.233962 ^ gpio_out[35] (out) + 3.233962 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1007,9 +895,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233924 data arrival time + -3.233962 data arrival time --------------------------------------------------------------------------------------------- - 4.516077 slack (MET) + 4.516038 slack (MET) Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) @@ -1040,34 +928,6 @@ Fanout Cap Slew Delay Time Description 4.516090 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.381222 1.698804 1.233827 3.233828 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.698981 0.000000 3.233828 ^ gpio_dm0[32] (out) - 3.233828 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.233828 data arrival time ---------------------------------------------------------------------------------------------- - 4.516172 slack (MET) - - Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -1124,8 +984,8 @@ Fanout Cap Slew Delay Time Description 4.516423 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1134,10 +994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 1.696841 1.233516 3.233516 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.697075 0.000000 3.233516 ^ gpio_slow_sel[29] (out) - 3.233516 data arrival time + 11 0.382689 1.704689 1.233476 3.233476 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.704731 0.000000 3.233476 ^ gpio_vtrip_sel[35] (out) + 3.233476 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1147,13 +1007,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233516 data arrival time + -3.233476 data arrival time --------------------------------------------------------------------------------------------- - 4.516484 slack (MET) + 4.516524 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1162,10 +1022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 1.692547 1.233500 3.233500 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.693030 0.000000 3.233500 ^ gpio_out[25] (out) - 3.233500 data arrival time + 11 0.380920 1.697609 1.233417 3.233417 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.697815 0.000000 3.233417 ^ gpio_analog_en[36] (out) + 3.233417 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1175,13 +1035,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233500 data arrival time + -3.233417 data arrival time --------------------------------------------------------------------------------------------- - 4.516500 slack (MET) + 4.516583 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1190,10 +1050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 1.701005 1.233487 3.233487 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.701082 0.000000 3.233487 ^ gpio_slow_sel[35] (out) - 3.233487 data arrival time + 11 0.380920 1.697609 1.233315 3.233315 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.697812 0.000000 3.233315 ^ gpio_dm0[36] (out) + 3.233315 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1203,13 +1063,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233487 data arrival time + -3.233315 data arrival time --------------------------------------------------------------------------------------------- - 4.516512 slack (MET) + 4.516685 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1218,10 +1078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 1.696841 1.233461 3.233461 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.697073 0.000000 3.233461 ^ gpio_dm1[29] (out) - 3.233461 data arrival time + 11 0.381189 1.698663 1.233201 3.233201 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.698827 0.000000 3.233201 ^ gpio_slow_sel[37] (out) + 3.233201 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1231,13 +1091,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233461 data arrival time + -3.233201 data arrival time --------------------------------------------------------------------------------------------- - 4.516539 slack (MET) + 4.516799 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1246,10 +1106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 1.701005 1.233434 3.233434 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.701081 0.000000 3.233434 ^ gpio_dm1[35] (out) - 3.233434 data arrival time + 11 0.381283 1.699039 1.233192 3.233192 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.699193 0.000000 3.233192 ^ gpio_analog_pol[20] (out) + 3.233192 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1259,13 +1119,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233434 data arrival time + -3.233192 data arrival time --------------------------------------------------------------------------------------------- - 4.516566 slack (MET) + 4.516808 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1274,10 +1134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 1.698804 1.233400 3.233400 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.698971 0.000000 3.233400 ^ gpio_analog_pol[32] (out) - 3.233400 data arrival time + 11 0.381189 1.698663 1.233146 3.233146 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.698826 0.000000 3.233146 ^ gpio_dm1[37] (out) + 3.233146 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1287,13 +1147,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233400 data arrival time + -3.233146 data arrival time --------------------------------------------------------------------------------------------- - 4.516601 slack (MET) + 4.516854 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1302,10 +1162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 1.696841 1.233391 3.233391 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.697072 0.000000 3.233391 ^ gpio_analog_en[29] (out) - 3.233391 data arrival time + 11 0.381189 1.698663 1.233075 3.233075 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.698824 0.000000 3.233075 ^ gpio_analog_en[37] (out) + 3.233075 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1315,13 +1175,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233391 data arrival time + -3.233075 data arrival time --------------------------------------------------------------------------------------------- - 4.516610 slack (MET) + 4.516925 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1330,10 +1190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 1.701005 1.233372 3.233372 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.701080 0.000000 3.233372 ^ gpio_analog_en[35] (out) - 3.233372 data arrival time + 11 0.381189 1.698663 1.233016 3.233016 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.698823 0.000000 3.233016 ^ gpio_dm0[37] (out) + 3.233016 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1343,13 +1203,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233372 data arrival time + -3.233016 data arrival time --------------------------------------------------------------------------------------------- - 4.516628 slack (MET) + 4.516984 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1358,10 +1218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 1.697572 1.233273 3.233273 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.697776 0.000000 3.233273 ^ gpio_analog_en[27] (out) - 3.233273 data arrival time + 11 0.381189 1.698663 1.232937 3.232937 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.698821 0.000000 3.232937 ^ gpio_analog_pol[37] (out) + 3.232937 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1371,13 +1231,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233273 data arrival time + -3.232937 data arrival time --------------------------------------------------------------------------------------------- - 4.516727 slack (MET) + 4.517063 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1386,10 +1246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 1.698663 1.233201 3.233201 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.698827 0.000000 3.233201 ^ gpio_slow_sel[37] (out) - 3.233201 data arrival time + 11 0.381706 1.700922 1.232737 3.232737 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.701040 0.000000 3.232737 ^ gpio_analog_sel[19] (out) + 3.232737 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1399,13 +1259,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233201 data arrival time + -3.232737 data arrival time --------------------------------------------------------------------------------------------- - 4.516799 slack (MET) + 4.517263 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1414,10 +1274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 1.699039 1.233192 3.233192 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.699193 0.000000 3.233192 ^ gpio_analog_pol[20] (out) - 3.233192 data arrival time + 11 0.381656 1.700747 1.232542 3.232542 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.700868 0.000000 3.232542 ^ gpio_analog_sel[21] (out) + 3.232542 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1427,13 +1287,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233192 data arrival time + -3.232542 data arrival time --------------------------------------------------------------------------------------------- - 4.516808 slack (MET) + 4.517458 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1442,10 +1302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 1.698663 1.233146 3.233146 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.698826 0.000000 3.233146 ^ gpio_dm1[37] (out) - 3.233146 data arrival time + 11 0.380920 1.697609 1.232518 3.232518 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.697793 0.000000 3.232518 ^ gpio_analog_pol[36] (out) + 3.232518 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1455,13 +1315,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233146 data arrival time + -3.232518 data arrival time --------------------------------------------------------------------------------------------- - 4.516854 slack (MET) + 4.517482 slack (MET) Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1470,10 +1330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 1.698663 1.233075 3.233075 ^ gpio_loopback_zero[37] (in) + 11 0.381189 1.698663 1.232502 3.232502 ^ gpio_loopback_zero[37] (in) gpio_loopback_zero[37] (net) - 1.698824 0.000000 3.233075 ^ gpio_analog_en[37] (out) - 3.233075 data arrival time + 1.698812 0.000000 3.232502 ^ gpio_analog_sel[37] (out) + 3.232502 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1483,13 +1343,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233075 data arrival time + -3.232502 data arrival time --------------------------------------------------------------------------------------------- - 4.516925 slack (MET) + 4.517498 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1498,10 +1358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 1.697076 1.233030 3.233030 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.697282 0.000000 3.233030 ^ gpio_analog_en[36] (out) - 3.233030 data arrival time + 11 0.381694 1.700870 1.232489 3.232489 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.700983 0.000000 3.232489 ^ gpio_analog_sel[15] (out) + 3.232489 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1511,13 +1371,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233030 data arrival time + -3.232489 data arrival time --------------------------------------------------------------------------------------------- - 4.516970 slack (MET) + 4.517511 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1526,10 +1386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 1.698663 1.233016 3.233016 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.698823 0.000000 3.233016 ^ gpio_dm0[37] (out) - 3.233016 data arrival time + 11 0.381706 1.700922 1.232175 3.232175 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.701030 0.000000 3.232175 ^ gpio_dm2[19] (out) + 3.232175 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1539,13 +1399,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.233016 data arrival time + -3.232175 data arrival time --------------------------------------------------------------------------------------------- - 4.516984 slack (MET) + 4.517825 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1554,10 +1414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 1.697572 1.232951 3.232951 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.697768 0.000000 3.232951 ^ gpio_dm0[27] (out) - 3.232951 data arrival time + 11 0.381656 1.700747 1.231923 3.231923 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.700856 0.000000 3.231923 ^ gpio_dm2[21] (out) + 3.231923 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1567,13 +1427,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232951 data arrival time + -3.231923 data arrival time --------------------------------------------------------------------------------------------- - 4.517049 slack (MET) + 4.518077 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1582,10 +1442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 1.698663 1.232937 3.232937 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.698821 0.000000 3.232937 ^ gpio_analog_pol[37] (out) - 3.232937 data arrival time + 11 0.381694 1.700870 1.231870 3.231869 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.700972 0.000000 3.231869 ^ gpio_dm2[15] (out) + 3.231869 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1595,13 +1455,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232937 data arrival time + -3.231869 data arrival time --------------------------------------------------------------------------------------------- - 4.517063 slack (MET) + 4.518130 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1610,10 +1470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 1.697076 1.232928 3.232928 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.697279 0.000000 3.232928 ^ gpio_dm0[36] (out) - 3.232928 data arrival time + 11 0.382689 1.704689 1.231839 3.231839 ^ gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 1.704714 0.000000 3.231839 ^ gpio_ib_mode_sel[35] (out) + 3.231839 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1623,13 +1483,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232928 data arrival time + -3.231839 data arrival time --------------------------------------------------------------------------------------------- - 4.517072 slack (MET) + 4.518161 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1638,10 +1498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 1.696841 1.232815 3.232815 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.697056 0.000000 3.232815 ^ gpio_dm0[29] (out) - 3.232815 data arrival time + 11 0.381448 1.699713 1.231739 3.231739 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.699822 0.000000 3.231739 ^ gpio_analog_sel[22] (out) + 3.231739 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1651,13 +1511,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232815 data arrival time + -3.231739 data arrival time --------------------------------------------------------------------------------------------- - 4.517185 slack (MET) + 4.518261 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1666,10 +1526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 1.701005 1.232797 3.232797 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.701072 0.000000 3.232797 ^ gpio_dm0[35] (out) - 3.232797 data arrival time + 11 0.381189 1.698663 1.231523 3.231523 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.698792 0.000000 3.231523 ^ gpio_dm2[37] (out) + 3.231523 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1679,13 +1539,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232797 data arrival time + -3.231523 data arrival time --------------------------------------------------------------------------------------------- - 4.517203 slack (MET) + 4.518477 slack (MET) Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1694,10 +1554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381706 1.700922 1.232737 3.232737 ^ gpio_loopback_zero[19] (in) + 11 0.381706 1.700922 1.231454 3.231454 ^ gpio_loopback_zero[19] (in) gpio_loopback_zero[19] (net) - 1.701040 0.000000 3.232737 ^ gpio_analog_sel[19] (out) - 3.232737 data arrival time + 1.701017 0.000000 3.231454 ^ gpio_holdover[19] (out) + 3.231454 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1707,13 +1567,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232737 data arrival time + -3.231454 data arrival time --------------------------------------------------------------------------------------------- - 4.517263 slack (MET) + 4.518546 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1722,10 +1582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 1.694328 1.232738 3.232738 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.694599 0.000000 3.232738 ^ gpio_slow_sel[30] (out) - 3.232738 data arrival time + 11 0.380290 1.694639 1.231267 3.231267 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.694821 0.000000 3.231267 ^ gpio_slow_sel[23] (out) + 3.231267 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1735,13 +1595,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232738 data arrival time + -3.231267 data arrival time --------------------------------------------------------------------------------------------- - 4.517262 slack (MET) + 4.518733 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1750,10 +1610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 1.701005 1.232669 3.232669 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.701070 0.000000 3.232669 ^ gpio_analog_pol[35] (out) - 3.232669 data arrival time + 11 0.380290 1.694639 1.231214 3.231214 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.694820 0.000000 3.231214 ^ gpio_dm1[23] (out) + 3.231214 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1763,13 +1623,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232669 data arrival time + -3.231214 data arrival time --------------------------------------------------------------------------------------------- - 4.517332 slack (MET) + 4.518786 slack (MET) Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1778,10 +1638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381656 1.700747 1.232542 3.232542 ^ gpio_loopback_zero[21] (in) + 11 0.381656 1.700747 1.231202 3.231202 ^ gpio_loopback_zero[21] (in) gpio_loopback_zero[21] (net) - 1.700868 0.000000 3.232542 ^ gpio_analog_sel[21] (out) - 3.232542 data arrival time + 1.700843 0.000000 3.231202 ^ gpio_holdover[21] (out) + 3.231202 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1791,13 +1651,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232542 data arrival time + -3.231202 data arrival time --------------------------------------------------------------------------------------------- - 4.517458 slack (MET) + 4.518798 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1806,10 +1666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 1.697572 1.232522 3.232522 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.697757 0.000000 3.232522 ^ gpio_analog_pol[27] (out) - 3.232522 data arrival time + 11 0.381283 1.699039 1.231146 3.231146 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.699151 0.000000 3.231146 ^ gpio_analog_sel[20] (out) + 3.231146 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1819,13 +1679,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232522 data arrival time + -3.231146 data arrival time --------------------------------------------------------------------------------------------- - 4.517478 slack (MET) + 4.518854 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1834,10 +1694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 1.698663 1.232502 3.232502 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.698812 0.000000 3.232502 ^ gpio_analog_sel[37] (out) - 3.232502 data arrival time + 11 0.381694 1.700870 1.231149 3.231149 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.700959 0.000000 3.231149 ^ gpio_holdover[15] (out) + 3.231149 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1847,13 +1707,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232502 data arrival time + -3.231149 data arrival time --------------------------------------------------------------------------------------------- - 4.517498 slack (MET) + 4.518851 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1862,10 +1722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381694 1.700870 1.232489 3.232489 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.700983 0.000000 3.232489 ^ gpio_analog_sel[15] (out) - 3.232489 data arrival time + 11 0.381448 1.699713 1.231120 3.231119 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.699811 0.000000 3.231119 ^ gpio_dm2[22] (out) + 3.231119 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1875,13 +1735,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232489 data arrival time + -3.231119 data arrival time --------------------------------------------------------------------------------------------- - 4.517511 slack (MET) + 4.518880 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1890,10 +1750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 1.698243 1.232476 3.232476 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.698403 0.000000 3.232476 ^ gpio_slow_sel[26] (out) - 3.232476 data arrival time + 11 0.381706 1.700922 1.230748 3.230748 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.701005 0.000000 3.230748 ^ gpio_out[19] (out) + 3.230748 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1903,13 +1763,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232476 data arrival time + -3.230748 data arrival time --------------------------------------------------------------------------------------------- - 4.517524 slack (MET) + 4.519252 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1918,10 +1778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 1.694328 1.232440 3.232440 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.694591 0.000000 3.232440 ^ gpio_dm1[30] (out) - 3.232440 data arrival time + 11 0.380290 1.694639 1.230637 3.230637 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.694806 0.000000 3.230637 ^ gpio_analog_en[23] (out) + 3.230637 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1931,13 +1791,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232440 data arrival time + -3.230637 data arrival time --------------------------------------------------------------------------------------------- - 4.517560 slack (MET) + 4.519363 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1946,10 +1806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 1.698243 1.232421 3.232421 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.698401 0.000000 3.232421 ^ gpio_dm1[26] (out) - 3.232421 data arrival time + 11 0.381656 1.700747 1.230547 3.230546 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.700832 0.000000 3.230546 ^ gpio_out[21] (out) + 3.230546 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1959,13 +1819,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232421 data arrival time + -3.230546 data arrival time --------------------------------------------------------------------------------------------- - 4.517580 slack (MET) + 4.519454 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -1974,10 +1834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 1.698243 1.232350 3.232350 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.698400 0.000000 3.232350 ^ gpio_analog_en[26] (out) - 3.232350 data arrival time + 11 0.381283 1.699039 1.230527 3.230527 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.699140 0.000000 3.230527 ^ gpio_dm2[20] (out) + 3.230527 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -1987,13 +1847,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232350 data arrival time + -3.230527 data arrival time --------------------------------------------------------------------------------------------- - 4.517650 slack (MET) + 4.519473 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2002,10 +1862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 1.698243 1.232291 3.232291 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.698399 0.000000 3.232291 ^ gpio_dm0[26] (out) - 3.232291 data arrival time + 11 0.381694 1.700870 1.230444 3.230443 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.700948 0.000000 3.230443 ^ gpio_out[15] (out) + 3.230443 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2015,13 +1875,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232291 data arrival time + -3.230443 data arrival time --------------------------------------------------------------------------------------------- - 4.517709 slack (MET) + 4.519557 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2030,10 +1890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 1.694999 1.232248 3.232248 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.695221 0.000000 3.232248 ^ gpio_slow_sel[34] (out) - 3.232248 data arrival time + 11 0.381448 1.699713 1.230397 3.230397 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.699798 0.000000 3.230397 ^ gpio_holdover[22] (out) + 3.230397 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2043,13 +1903,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232248 data arrival time + -3.230397 data arrival time --------------------------------------------------------------------------------------------- - 4.517753 slack (MET) + 4.519603 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2058,10 +1918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 1.698243 1.232212 3.232212 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.698397 0.000000 3.232212 ^ gpio_analog_pol[26] (out) - 3.232212 data arrival time + 11 0.380290 1.694639 1.230329 3.230329 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.694799 0.000000 3.230329 ^ gpio_dm0[23] (out) + 3.230329 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2071,13 +1931,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232212 data arrival time + -3.230329 data arrival time --------------------------------------------------------------------------------------------- - 4.517788 slack (MET) + 4.519671 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2086,10 +1946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 1.694999 1.232193 3.232193 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.695219 0.000000 3.232193 ^ gpio_dm1[34] (out) - 3.232193 data arrival time + 11 0.380920 1.697609 1.230065 3.230065 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.697738 0.000000 3.230065 ^ gpio_analog_sel[36] (out) + 3.230065 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2099,13 +1959,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232193 data arrival time + -3.230065 data arrival time --------------------------------------------------------------------------------------------- - 4.517807 slack (MET) + 4.519935 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2114,10 +1974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381706 1.700922 1.232175 3.232175 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.701030 0.000000 3.232175 ^ gpio_dm2[19] (out) - 3.232175 data arrival time + 11 0.381189 1.698663 1.230035 3.230036 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.698763 0.000000 3.230036 ^ gpio_holdover[37] (out) + 3.230036 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2127,13 +1987,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232175 data arrival time + -3.230036 data arrival time --------------------------------------------------------------------------------------------- - 4.517825 slack (MET) + 4.519965 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2142,10 +2002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 1.697076 1.232132 3.232132 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.697260 0.000000 3.232132 ^ gpio_analog_pol[36] (out) - 3.232132 data arrival time + 11 0.380290 1.694639 1.229919 3.229919 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.694790 0.000000 3.229919 ^ gpio_analog_pol[23] (out) + 3.229919 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2155,13 +2015,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232132 data arrival time + -3.229919 data arrival time --------------------------------------------------------------------------------------------- - 4.517868 slack (MET) + 4.520081 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2170,10 +2030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 1.694328 1.232050 3.232050 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.694580 0.000000 3.232050 ^ gpio_analog_en[30] (out) - 3.232050 data arrival time + 11 0.381283 1.699039 1.229807 3.229807 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.699127 0.000000 3.229807 ^ gpio_holdover[20] (out) + 3.229807 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2183,13 +2043,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232050 data arrival time + -3.229807 data arrival time --------------------------------------------------------------------------------------------- - 4.517950 slack (MET) + 4.520193 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2198,10 +2058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 1.693145 1.232045 3.232045 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.693412 0.000000 3.232045 ^ gpio_slow_sel[28] (out) - 3.232045 data arrival time + 11 0.381448 1.699713 1.229691 3.229691 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.699787 0.000000 3.229691 ^ gpio_out[22] (out) + 3.229691 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2211,13 +2071,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232045 data arrival time + -3.229691 data arrival time --------------------------------------------------------------------------------------------- - 4.517955 slack (MET) + 4.520308 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2226,10 +2086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 1.696841 1.232018 3.232018 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.697036 0.000000 3.232018 ^ gpio_analog_pol[29] (out) - 3.232018 data arrival time + 11 0.380920 1.697609 1.229418 3.229418 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.697726 0.000000 3.229418 ^ gpio_dm2[36] (out) + 3.229418 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2239,13 +2099,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.232018 data arrival time + -3.229418 data arrival time --------------------------------------------------------------------------------------------- - 4.517982 slack (MET) + 4.520582 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2254,10 +2114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381656 1.700747 1.231923 3.231923 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.700856 0.000000 3.231923 ^ gpio_dm2[21] (out) - 3.231923 data arrival time + 11 0.381189 1.698663 1.229292 3.229292 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.698751 0.000000 3.229292 ^ gpio_out[37] (out) + 3.229292 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2267,13 +2127,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231923 data arrival time + -3.229292 data arrival time --------------------------------------------------------------------------------------------- - 4.518077 slack (MET) + 4.520708 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2282,10 +2142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381694 1.700870 1.231870 3.231869 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.700972 0.000000 3.231869 ^ gpio_dm2[15] (out) - 3.231869 data arrival time + 11 0.381283 1.699039 1.229102 3.229102 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.699116 0.000000 3.229102 ^ gpio_out[20] (out) + 3.229102 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2295,13 +2155,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231869 data arrival time + -3.229102 data arrival time --------------------------------------------------------------------------------------------- - 4.518130 slack (MET) + 4.520898 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2310,10 +2170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 1.694672 1.231814 3.231814 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.694892 0.000000 3.231814 ^ gpio_slow_sel[31] (out) - 3.231814 data arrival time + 11 0.379645 1.691663 1.228850 3.228850 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.691826 0.000000 3.228850 ^ gpio_slow_sel[18] (out) + 3.228850 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2323,13 +2183,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231814 data arrival time + -3.228850 data arrival time --------------------------------------------------------------------------------------------- - 4.518186 slack (MET) + 4.521150 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2338,10 +2198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 1.698243 1.231776 3.231776 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.698388 0.000000 3.231776 ^ gpio_analog_sel[26] (out) - 3.231776 data arrival time + 11 0.380944 1.696274 1.228781 3.228781 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.696297 0.000000 3.228781 ^ gpio_slow_sel[39] (out) + 3.228781 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2351,13 +2211,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231776 data arrival time + -3.228781 data arrival time --------------------------------------------------------------------------------------------- - 4.518223 slack (MET) + 4.521219 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2366,10 +2226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 1.694672 1.231759 3.231759 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.694890 0.000000 3.231759 ^ gpio_dm1[31] (out) - 3.231759 data arrival time + 11 0.379645 1.691663 1.228762 3.228762 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.691824 0.000000 3.228762 ^ gpio_dm1[18] (out) + 3.228762 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2379,13 +2239,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231759 data arrival time + -3.228762 data arrival time --------------------------------------------------------------------------------------------- - 4.518240 slack (MET) + 4.521238 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2394,10 +2254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 1.693145 1.231747 3.231747 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.693404 0.000000 3.231747 ^ gpio_dm1[28] (out) - 3.231747 data arrival time + 11 0.379867 1.692513 1.228751 3.228751 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.692645 0.000000 3.228751 ^ gpio_slow_sel[0] (out) + 3.228751 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2407,13 +2267,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231747 data arrival time + -3.228751 data arrival time --------------------------------------------------------------------------------------------- - 4.518253 slack (MET) + 4.521249 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2422,10 +2282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 1.694999 1.231742 3.231742 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.695208 0.000000 3.231742 ^ gpio_analog_en[34] (out) - 3.231742 data arrival time + 11 0.380944 1.696274 1.228726 3.228726 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.696297 0.000000 3.228726 ^ gpio_dm1[39] (out) + 3.228726 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2435,13 +2295,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231742 data arrival time + -3.228726 data arrival time --------------------------------------------------------------------------------------------- - 4.518259 slack (MET) + 4.521274 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2450,10 +2310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 1.699713 1.231739 3.231739 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.699822 0.000000 3.231739 ^ gpio_analog_sel[22] (out) - 3.231739 data arrival time + 11 0.379867 1.692513 1.228696 3.228696 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.692644 0.000000 3.228696 ^ gpio_dm1[0] (out) + 3.228696 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2463,13 +2323,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231739 data arrival time + -3.228696 data arrival time --------------------------------------------------------------------------------------------- - 4.518261 slack (MET) + 4.521304 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2478,10 +2338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 1.694328 1.231729 3.231729 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.694571 0.000000 3.231729 ^ gpio_dm0[30] (out) - 3.231729 data arrival time + 11 0.380944 1.696274 1.228662 3.228662 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.696296 0.000000 3.228662 ^ gpio_analog_en[39] (out) + 3.228662 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2491,13 +2351,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231729 data arrival time + -3.228662 data arrival time --------------------------------------------------------------------------------------------- - 4.518271 slack (MET) + 4.521338 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2506,10 +2366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 1.701005 1.231702 3.231702 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.701057 0.000000 3.231702 ^ gpio_analog_sel[35] (out) - 3.231702 data arrival time + 11 0.380920 1.697609 1.228665 3.228665 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.697712 0.000000 3.228665 ^ gpio_holdover[36] (out) + 3.228665 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2519,13 +2379,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231702 data arrival time + -3.228665 data arrival time --------------------------------------------------------------------------------------------- - 4.518298 slack (MET) + 4.521335 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2534,26 +2394,26 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 1.694672 1.231689 3.231689 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.694888 0.000000 3.231689 ^ gpio_analog_en[31] (out) - 3.231689 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) + 11 0.379867 1.692513 1.228625 3.228626 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.692642 0.000000 3.228626 ^ gpio_analog_en[0] (out) + 3.228626 data arrival time + + 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 10.000000 clock network delay (ideal) -0.250000 9.750000 clock uncertainty 0.000000 9.750000 clock reconvergence pessimism -2.000000 7.750000 output external delay 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231689 data arrival time + -3.228626 data arrival time --------------------------------------------------------------------------------------------- - 4.518311 slack (MET) + 4.521375 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2562,10 +2422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 1.698243 1.231657 3.231657 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.698385 0.000000 3.231657 ^ gpio_dm2[26] (out) - 3.231657 data arrival time + 11 0.380944 1.696274 1.228603 3.228603 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.696296 0.000000 3.228603 ^ gpio_dm0[39] (out) + 3.228603 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2575,13 +2435,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231657 data arrival time + -3.228603 data arrival time --------------------------------------------------------------------------------------------- - 4.518342 slack (MET) + 4.521397 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2590,10 +2450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 1.701005 1.231583 3.231583 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.701055 0.000000 3.231583 ^ gpio_dm2[35] (out) - 3.231583 data arrival time + 11 0.380944 1.696274 1.228524 3.228524 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.696295 0.000000 3.228524 ^ gpio_analog_pol[39] (out) + 3.228524 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2603,13 +2463,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231583 data arrival time + -3.228524 data arrival time --------------------------------------------------------------------------------------------- - 4.518417 slack (MET) + 4.521476 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2618,10 +2478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 1.698663 1.231523 3.231523 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.698792 0.000000 3.231523 ^ gpio_dm2[37] (out) - 3.231523 data arrival time + 11 0.379867 1.692513 1.228512 3.228512 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.692640 0.000000 3.228512 ^ gpio_analog_pol[0] (out) + 3.228512 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2631,13 +2491,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231523 data arrival time + -3.228512 data arrival time --------------------------------------------------------------------------------------------- - 4.518477 slack (MET) + 4.521488 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2646,10 +2506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381706 1.700922 1.231454 3.231454 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.701017 0.000000 3.231454 ^ gpio_holdover[19] (out) - 3.231454 data arrival time + 11 0.379867 1.692513 1.228443 3.228443 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.692639 0.000000 3.228443 ^ gpio_inp_dis[0] (out) + 3.228443 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2659,13 +2519,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231454 data arrival time + -3.228443 data arrival time --------------------------------------------------------------------------------------------- - 4.518546 slack (MET) + 4.521556 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2674,10 +2534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 1.701005 1.231444 3.231444 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.701054 0.000000 3.231444 ^ gpio_holdover[35] (out) - 3.231444 data arrival time + 11 0.379645 1.691663 1.228278 3.228278 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.691813 0.000000 3.228278 ^ gpio_analog_en[18] (out) + 3.228278 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2687,13 +2547,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231444 data arrival time + -3.228278 data arrival time --------------------------------------------------------------------------------------------- - 4.518556 slack (MET) + 4.521722 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2702,10 +2562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 1.693145 1.231357 3.231357 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.693393 0.000000 3.231357 ^ gpio_analog_en[28] (out) - 3.231357 data arrival time + 11 0.380290 1.694639 1.228221 3.228221 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.694756 0.000000 3.228221 ^ gpio_analog_sel[23] (out) + 3.228221 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2715,13 +2575,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231357 data arrival time + -3.228221 data arrival time --------------------------------------------------------------------------------------------- - 4.518643 slack (MET) + 4.521779 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2730,10 +2590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 1.694328 1.231302 3.231302 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.694559 0.000000 3.231302 ^ gpio_analog_pol[30] (out) - 3.231302 data arrival time + 11 0.380944 1.696274 1.228086 3.228086 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.696292 0.000000 3.228086 ^ gpio_analog_sel[39] (out) + 3.228086 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2743,13 +2603,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231302 data arrival time + -3.228086 data arrival time --------------------------------------------------------------------------------------------- - 4.518698 slack (MET) + 4.521914 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2758,10 +2618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 1.701005 1.231306 3.231306 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.701052 0.000000 3.231306 ^ gpio_out[35] (out) - 3.231306 data arrival time + 11 0.379645 1.691663 1.227970 3.227970 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.691807 0.000000 3.227970 ^ gpio_dm0[18] (out) + 3.227970 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2771,13 +2631,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231306 data arrival time + -3.227970 data arrival time --------------------------------------------------------------------------------------------- - 4.518694 slack (MET) + 4.522030 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2786,10 +2646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 1.694639 1.231267 3.231267 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.694821 0.000000 3.231267 ^ gpio_slow_sel[23] (out) - 3.231267 data arrival time + 11 0.380944 1.696274 1.227967 3.227967 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.696291 0.000000 3.227967 ^ gpio_dm2[39] (out) + 3.227967 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2799,13 +2659,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231267 data arrival time + -3.227967 data arrival time --------------------------------------------------------------------------------------------- - 4.518733 slack (MET) + 4.522033 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2814,10 +2674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 1.694639 1.231214 3.231214 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.694820 0.000000 3.231214 ^ gpio_dm1[23] (out) - 3.231214 data arrival time + 11 0.380920 1.697609 1.227924 3.227924 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.697699 0.000000 3.227924 ^ gpio_out[36] (out) + 3.227924 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2827,13 +2687,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231214 data arrival time + -3.227924 data arrival time --------------------------------------------------------------------------------------------- - 4.518786 slack (MET) + 4.522076 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2842,10 +2702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381656 1.700747 1.231202 3.231202 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.700843 0.000000 3.231202 ^ gpio_holdover[21] (out) - 3.231202 data arrival time + 11 0.380944 1.696274 1.227828 3.227828 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.696290 0.000000 3.227828 ^ gpio_holdover[39] (out) + 3.227828 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2855,13 +2715,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231202 data arrival time + -3.227828 data arrival time --------------------------------------------------------------------------------------------- - 4.518798 slack (MET) + 4.522172 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2870,10 +2730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 1.699039 1.231146 3.231146 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.699151 0.000000 3.231146 ^ gpio_analog_sel[20] (out) - 3.231146 data arrival time + 11 0.380944 1.696274 1.227690 3.227690 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.696289 0.000000 3.227690 ^ gpio_out[39] (out) + 3.227690 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2883,13 +2743,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231146 data arrival time + -3.227690 data arrival time --------------------------------------------------------------------------------------------- - 4.518854 slack (MET) + 4.522310 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2898,10 +2758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 1.694999 1.231147 3.231147 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.695193 0.000000 3.231147 ^ gpio_dm0[34] (out) - 3.231147 data arrival time + 11 0.380290 1.694639 1.227635 3.227635 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.694745 0.000000 3.227635 ^ gpio_dm2[23] (out) + 3.227635 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2911,13 +2771,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231147 data arrival time + -3.227635 data arrival time --------------------------------------------------------------------------------------------- - 4.518853 slack (MET) + 4.522365 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2926,10 +2786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381694 1.700870 1.231149 3.231149 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.700959 0.000000 3.231149 ^ gpio_holdover[15] (out) - 3.231149 data arrival time + 11 0.379645 1.691663 1.227627 3.227627 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.691800 0.000000 3.227627 ^ gpio_analog_pol[18] (out) + 3.227627 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2939,13 +2799,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231149 data arrival time + -3.227627 data arrival time --------------------------------------------------------------------------------------------- - 4.518851 slack (MET) + 4.522373 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2954,10 +2814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 1.699713 1.231120 3.231119 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.699811 0.000000 3.231119 ^ gpio_dm2[22] (out) - 3.231119 data arrival time + 11 0.381694 1.700870 1.227589 3.227589 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.700910 0.000000 3.227589 ^ gpio_vtrip_sel[15] (out) + 3.227589 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2967,13 +2827,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231119 data arrival time + -3.227589 data arrival time --------------------------------------------------------------------------------------------- - 4.518880 slack (MET) + 4.522410 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -2982,10 +2842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 1.694672 1.231113 3.231112 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.694874 0.000000 3.231112 ^ gpio_dm0[31] (out) - 3.231112 data arrival time + 11 0.381706 1.700922 1.227480 3.227480 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.700961 0.000000 3.227480 ^ gpio_vtrip_sel[19] (out) + 3.227480 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -2995,13 +2855,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231112 data arrival time + -3.227480 data arrival time --------------------------------------------------------------------------------------------- - 4.518888 slack (MET) + 4.522520 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3010,10 +2870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 1.691450 1.231086 3.231086 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.691756 0.000000 3.231086 ^ gpio_slow_sel[24] (out) - 3.231086 data arrival time + 11 0.379060 1.689146 1.227457 3.227457 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.689326 0.000000 3.227457 ^ gpio_slow_sel[17] (out) + 3.227457 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3023,13 +2883,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231086 data arrival time + -3.227457 data arrival time --------------------------------------------------------------------------------------------- - 4.518914 slack (MET) + 4.522543 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3038,10 +2898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 1.693145 1.231036 3.231036 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.693384 0.000000 3.231036 ^ gpio_dm0[28] (out) - 3.231036 data arrival time + 11 0.379060 1.689146 1.227406 3.227406 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.689325 0.000000 3.227406 ^ gpio_dm1[17] (out) + 3.227406 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3051,13 +2911,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.231036 data arrival time + -3.227406 data arrival time --------------------------------------------------------------------------------------------- - 4.518964 slack (MET) + 4.522594 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3066,10 +2926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 1.698804 1.230948 3.230948 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.698920 0.000000 3.230948 ^ gpio_analog_sel[32] (out) - 3.230948 data arrival time + 11 0.379867 1.692513 1.227302 3.227302 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.692617 0.000000 3.227302 ^ gpio_analog_sel[0] (out) + 3.227302 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3079,14 +2939,14 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230948 data arrival time + -3.227302 data arrival time --------------------------------------------------------------------------------------------- - 4.519052 slack (MET) + 4.522698 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ Path Type: max Fanout Cap Slew Delay Time Description @@ -3094,10 +2954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 1.701005 1.230821 3.230821 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.701046 0.000000 3.230821 ^ gpio_vtrip_sel[35] (out) - 3.230821 data arrival time + 11 0.381656 1.700747 1.227205 3.227205 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.700787 0.000000 3.227205 ^ gpio_vtrip_sel[21] (out) + 3.227205 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3107,13 +2967,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230821 data arrival time + -3.227205 data arrival time --------------------------------------------------------------------------------------------- - 4.519178 slack (MET) + 4.522795 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3122,10 +2982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 1.691450 1.230788 3.230788 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.691747 0.000000 3.230788 ^ gpio_dm1[24] (out) - 3.230788 data arrival time + 11 0.380944 1.696274 1.227206 3.227206 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.696286 0.000000 3.227206 ^ gpio_vtrip_sel[39] (out) + 3.227206 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3135,13 +2995,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230788 data arrival time + -3.227206 data arrival time --------------------------------------------------------------------------------------------- - 4.519212 slack (MET) + 4.522794 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3150,10 +3010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381706 1.700922 1.230748 3.230748 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.701005 0.000000 3.230748 ^ gpio_out[19] (out) - 3.230748 data arrival time + 11 0.377842 1.684681 1.227072 3.227072 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.685114 0.000000 3.227072 ^ gpio_slow_sel[13] (out) + 3.227072 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3163,13 +3023,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230748 data arrival time + -3.227072 data arrival time --------------------------------------------------------------------------------------------- - 4.519252 slack (MET) + 4.522928 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3178,10 +3038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 1.694999 1.230739 3.230739 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.695183 0.000000 3.230739 ^ gpio_analog_pol[34] (out) - 3.230739 data arrival time + 11 0.379677 1.691197 1.227074 3.227074 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.691274 0.000000 3.227074 ^ gpio_slow_sel[38] (out) + 3.227074 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3191,13 +3051,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230739 data arrival time + -3.227074 data arrival time --------------------------------------------------------------------------------------------- - 4.519261 slack (MET) + 4.522926 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3206,10 +3066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 1.694639 1.230637 3.230637 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.694806 0.000000 3.230637 ^ gpio_analog_en[23] (out) - 3.230637 data arrival time + 11 0.379677 1.691197 1.227019 3.227019 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.691274 0.000000 3.227019 ^ gpio_dm1[38] (out) + 3.227019 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3219,13 +3079,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230637 data arrival time + -3.227019 data arrival time --------------------------------------------------------------------------------------------- - 4.519363 slack (MET) + 4.522981 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3234,10 +3094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 1.693145 1.230609 3.230609 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.693372 0.000000 3.230609 ^ gpio_analog_pol[28] (out) - 3.230609 data arrival time + 11 0.380944 1.696274 1.227007 3.227007 ^ gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 1.696285 0.000000 3.227007 ^ gpio_ib_mode_sel[39] (out) + 3.227007 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3247,13 +3107,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230609 data arrival time + -3.227007 data arrival time --------------------------------------------------------------------------------------------- - 4.519391 slack (MET) + 4.522993 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3262,10 +3122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381656 1.700747 1.230547 3.230546 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.700832 0.000000 3.230546 ^ gpio_out[21] (out) - 3.230546 data arrival time + 11 0.379677 1.691197 1.226949 3.226948 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.691272 0.000000 3.226948 ^ gpio_analog_en[38] (out) + 3.226948 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3275,13 +3135,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230546 data arrival time + -3.226948 data arrival time --------------------------------------------------------------------------------------------- - 4.519454 slack (MET) + 4.523051 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3290,10 +3150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 1.699039 1.230527 3.230527 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.699140 0.000000 3.230527 ^ gpio_dm2[20] (out) - 3.230527 data arrival time + 11 0.378937 1.688621 1.226921 3.226921 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.688800 0.000000 3.226921 ^ gpio_slow_sel[16] (out) + 3.226921 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3303,13 +3163,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230527 data arrival time + -3.226921 data arrival time --------------------------------------------------------------------------------------------- - 4.519473 slack (MET) + 4.523079 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3318,10 +3178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 1.698243 1.230477 3.230477 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.698361 0.000000 3.230477 ^ gpio_holdover[26] (out) - 3.230477 data arrival time + 11 0.380290 1.694639 1.226915 3.226915 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.694732 0.000000 3.226915 ^ gpio_holdover[23] (out) + 3.226915 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3331,13 +3191,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230477 data arrival time + -3.226915 data arrival time --------------------------------------------------------------------------------------------- - 4.519523 slack (MET) + 4.523085 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3346,10 +3206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381694 1.700870 1.230444 3.230443 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.700948 0.000000 3.230443 ^ gpio_out[15] (out) - 3.230443 data arrival time + 11 0.379677 1.691197 1.226889 3.226890 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.691272 0.000000 3.226890 ^ gpio_dm0[38] (out) + 3.226890 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3359,13 +3219,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230443 data arrival time + -3.226890 data arrival time --------------------------------------------------------------------------------------------- - 4.519557 slack (MET) + 4.523110 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3374,10 +3234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 1.691450 1.230397 3.230397 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.691735 0.000000 3.230397 ^ gpio_analog_en[24] (out) - 3.230397 data arrival time + 11 0.378937 1.688621 1.226848 3.226848 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.688798 0.000000 3.226848 ^ gpio_dm1[16] (out) + 3.226848 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3387,13 +3247,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230397 data arrival time + -3.226848 data arrival time --------------------------------------------------------------------------------------------- - 4.519603 slack (MET) + 4.523152 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3402,10 +3262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 1.699713 1.230397 3.230397 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.699798 0.000000 3.230397 ^ gpio_holdover[22] (out) - 3.230397 data arrival time + 11 0.379677 1.691197 1.226811 3.226811 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.691270 0.000000 3.226811 ^ gpio_analog_pol[38] (out) + 3.226811 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3415,13 +3275,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230397 data arrival time + -3.226811 data arrival time --------------------------------------------------------------------------------------------- - 4.519603 slack (MET) + 4.523189 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3430,10 +3290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 1.694639 1.230329 3.230329 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.694799 0.000000 3.230329 ^ gpio_dm0[23] (out) - 3.230329 data arrival time + 11 0.379060 1.689146 1.226806 3.226806 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.689311 0.000000 3.226806 ^ gpio_analog_en[17] (out) + 3.226806 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3443,13 +3303,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230329 data arrival time + -3.226806 data arrival time --------------------------------------------------------------------------------------------- - 4.519671 slack (MET) + 4.523194 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3458,10 +3318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 1.694672 1.230316 3.230316 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.694854 0.000000 3.230316 ^ gpio_analog_pol[31] (out) - 3.230316 data arrival time + 11 0.377842 1.684681 1.226775 3.226775 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.685103 0.000000 3.226775 ^ gpio_dm1[13] (out) + 3.226775 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3471,13 +3331,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230316 data arrival time + -3.226775 data arrival time --------------------------------------------------------------------------------------------- - 4.519684 slack (MET) + 4.523225 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3486,10 +3346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 1.698804 1.230302 3.230302 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.698908 0.000000 3.230302 ^ gpio_dm2[32] (out) - 3.230302 data arrival time + 11 0.380306 1.693461 1.226741 3.226741 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.693485 0.000000 3.226741 ^ gpio_slow_sel[42] (out) + 3.226741 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3499,13 +3359,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230302 data arrival time + -3.226741 data arrival time --------------------------------------------------------------------------------------------- - 4.519698 slack (MET) + 4.523259 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3514,10 +3374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 1.691450 1.230076 3.230076 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.691725 0.000000 3.230076 ^ gpio_dm0[24] (out) - 3.230076 data arrival time + 11 0.380306 1.693461 1.226686 3.226686 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.693484 0.000000 3.226686 ^ gpio_dm1[42] (out) + 3.226686 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3527,13 +3387,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230076 data arrival time + -3.226686 data arrival time --------------------------------------------------------------------------------------------- - 4.519924 slack (MET) + 4.523314 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3542,10 +3402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 1.697572 1.230070 3.230070 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.697703 0.000000 3.230070 ^ gpio_analog_sel[27] (out) - 3.230070 data arrival time + 11 0.380306 1.693461 1.226643 3.226643 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.693484 0.000000 3.226643 ^ gpio_analog_en[42] (out) + 3.226643 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3555,13 +3415,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230070 data arrival time + -3.226643 data arrival time --------------------------------------------------------------------------------------------- - 4.519930 slack (MET) + 4.523357 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3570,10 +3430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 1.691524 1.230066 3.230066 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.691758 0.000000 3.230066 ^ gpio_slow_sel[33] (out) - 3.230066 data arrival time + 11 0.381189 1.698663 1.226596 3.226596 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.698712 0.000000 3.226596 ^ gpio_vtrip_sel[37] (out) + 3.226596 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3583,13 +3443,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230066 data arrival time + -3.226596 data arrival time --------------------------------------------------------------------------------------------- - 4.519934 slack (MET) + 4.523404 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3598,10 +3458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 1.698663 1.230035 3.230036 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.698763 0.000000 3.230036 ^ gpio_holdover[37] (out) - 3.230036 data arrival time + 11 0.380306 1.693461 1.226556 3.226556 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.693483 0.000000 3.226556 ^ gpio_dm0[42] (out) + 3.226556 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3611,13 +3471,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.230036 data arrival time + -3.226556 data arrival time --------------------------------------------------------------------------------------------- - 4.519965 slack (MET) + 4.523444 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3626,10 +3486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 1.694639 1.229919 3.229919 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.694790 0.000000 3.229919 ^ gpio_analog_pol[23] (out) - 3.229919 data arrival time + 11 0.381694 1.700870 1.226559 3.226559 ^ gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 1.700899 0.000000 3.226559 ^ gpio_ib_mode_sel[15] (out) + 3.226559 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3639,13 +3499,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229919 data arrival time + -3.226559 data arrival time --------------------------------------------------------------------------------------------- - 4.520081 slack (MET) + 4.523441 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3654,10 +3514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 1.699039 1.229807 3.229807 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.699127 0.000000 3.229807 ^ gpio_holdover[20] (out) - 3.229807 data arrival time + 11 0.381448 1.699713 1.226531 3.226531 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.699747 0.000000 3.226531 ^ gpio_vtrip_sel[22] (out) + 3.226531 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3667,13 +3527,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229807 data arrival time + -3.226531 data arrival time --------------------------------------------------------------------------------------------- - 4.520193 slack (MET) + 4.523469 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3682,10 +3542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 1.691524 1.229768 3.229768 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.691750 0.000000 3.229768 ^ gpio_dm1[33] (out) - 3.229768 data arrival time + 11 0.379060 1.689146 1.226497 3.226497 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.689304 0.000000 3.226497 ^ gpio_dm0[17] (out) + 3.226497 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3695,13 +3555,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229768 data arrival time + -3.226497 data arrival time --------------------------------------------------------------------------------------------- - 4.520232 slack (MET) + 4.523503 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3710,10 +3570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 1.699713 1.229691 3.229691 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.699787 0.000000 3.229691 ^ gpio_out[22] (out) - 3.229691 data arrival time + 11 0.380306 1.693461 1.226477 3.226477 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.693482 0.000000 3.226477 ^ gpio_analog_pol[42] (out) + 3.226477 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3723,13 +3583,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229691 data arrival time + -3.226477 data arrival time --------------------------------------------------------------------------------------------- - 4.520308 slack (MET) + 4.523523 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3738,10 +3598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 1.697076 1.229681 3.229681 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.697206 0.000000 3.229681 ^ gpio_analog_sel[36] (out) - 3.229681 data arrival time + 11 0.381706 1.700922 1.226450 3.226450 ^ gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 1.700951 0.000000 3.226450 ^ gpio_ib_mode_sel[19] (out) + 3.226450 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3751,13 +3611,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229681 data arrival time + -3.226450 data arrival time --------------------------------------------------------------------------------------------- - 4.520319 slack (MET) + 4.523551 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3766,10 +3626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 1.691450 1.229650 3.229650 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.691713 0.000000 3.229650 ^ gpio_analog_pol[24] (out) - 3.229650 data arrival time + 11 0.378937 1.688621 1.226364 3.226364 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.688787 0.000000 3.226364 ^ gpio_analog_en[16] (out) + 3.226364 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3779,13 +3639,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229650 data arrival time + -3.226364 data arrival time --------------------------------------------------------------------------------------------- - 4.520350 slack (MET) + 4.523636 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3794,10 +3654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 1.692547 1.229597 3.229597 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.692890 0.000000 3.229597 ^ gpio_vtrip_sel[25] (out) - 3.229597 data arrival time + 11 0.381283 1.699039 1.226334 3.226334 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.699080 0.000000 3.226334 ^ gpio_vtrip_sel[20] (out) + 3.226334 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3807,13 +3667,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229597 data arrival time + -3.226334 data arrival time --------------------------------------------------------------------------------------------- - 4.520403 slack (MET) + 4.523665 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3822,10 +3682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 1.698804 1.229571 3.229571 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.698895 0.000000 3.229571 ^ gpio_holdover[32] (out) - 3.229571 data arrival time + 11 0.380290 1.694639 1.226210 3.226211 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.694720 0.000000 3.226211 ^ gpio_out[23] (out) + 3.226211 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3835,13 +3695,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229571 data arrival time + -3.226211 data arrival time --------------------------------------------------------------------------------------------- - 4.520429 slack (MET) + 4.523789 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3850,10 +3710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 1.696841 1.229465 3.229465 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.696978 0.000000 3.229465 ^ gpio_analog_sel[29] (out) - 3.229465 data arrival time + 11 0.381656 1.700747 1.226174 3.226174 ^ gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 1.700776 0.000000 3.226174 ^ gpio_ib_mode_sel[21] (out) + 3.226174 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3863,13 +3723,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229465 data arrival time + -3.226174 data arrival time --------------------------------------------------------------------------------------------- - 4.520535 slack (MET) + 4.523826 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3878,10 +3738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 1.697572 1.229424 3.229424 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.697690 0.000000 3.229424 ^ gpio_dm2[27] (out) - 3.229424 data arrival time + 11 0.379060 1.689146 1.226087 3.226088 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.689295 0.000000 3.226088 ^ gpio_analog_pol[17] (out) + 3.226088 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3891,13 +3751,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229424 data arrival time + -3.226088 data arrival time --------------------------------------------------------------------------------------------- - 4.520576 slack (MET) + 4.523912 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3906,10 +3766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 1.691524 1.229377 3.229377 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.691739 0.000000 3.229377 ^ gpio_analog_en[33] (out) - 3.229377 data arrival time + 11 0.378937 1.688621 1.226057 3.226057 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.688780 0.000000 3.226057 ^ gpio_dm0[16] (out) + 3.226057 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3919,13 +3779,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229377 data arrival time + -3.226057 data arrival time --------------------------------------------------------------------------------------------- - 4.520623 slack (MET) + 4.523943 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3934,10 +3794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 1.698663 1.229292 3.229292 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.698751 0.000000 3.229292 ^ gpio_out[37] (out) - 3.229292 data arrival time + 11 0.378413 1.686297 1.226053 3.226053 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.686497 0.000000 3.226053 ^ gpio_slow_sel[14] (out) + 3.226053 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3947,13 +3807,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229292 data arrival time + -3.226053 data arrival time --------------------------------------------------------------------------------------------- - 4.520708 slack (MET) + 4.523947 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3962,10 +3822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381860 1.701005 1.229188 3.229188 ^ gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 1.701030 0.000000 3.229188 ^ gpio_ib_mode_sel[35] (out) - 3.229188 data arrival time + 11 0.380306 1.693461 1.226041 3.226041 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.693479 0.000000 3.226041 ^ gpio_analog_sel[42] (out) + 3.226041 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -3975,13 +3835,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229188 data arrival time + -3.226041 data arrival time --------------------------------------------------------------------------------------------- - 4.520813 slack (MET) + 4.523959 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -3990,10 +3850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 1.699039 1.229102 3.229102 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.699116 0.000000 3.229102 ^ gpio_out[20] (out) - 3.229102 data arrival time + 11 0.379867 1.692513 1.226036 3.226036 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.692595 0.000000 3.226036 ^ gpio_dm2[0] (out) + 3.226036 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4003,13 +3863,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229102 data arrival time + -3.226036 data arrival time --------------------------------------------------------------------------------------------- - 4.520898 slack (MET) + 4.523964 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4018,10 +3878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 1.691524 1.229056 3.229056 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.691731 0.000000 3.229056 ^ gpio_dm0[33] (out) - 3.229056 data arrival time + 11 0.377842 1.684681 1.226022 3.226022 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.685076 0.000000 3.226022 ^ gpio_analog_en[13] (out) + 3.226022 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4031,13 +3891,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229056 data arrival time + -3.226022 data arrival time --------------------------------------------------------------------------------------------- - 4.520944 slack (MET) + 4.523978 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4046,10 +3906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 1.697076 1.229034 3.229034 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.697193 0.000000 3.229034 ^ gpio_dm2[36] (out) - 3.229034 data arrival time + 11 0.377842 1.684681 1.225920 3.225920 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.685072 0.000000 3.225920 ^ gpio_dm0[13] (out) + 3.225920 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4059,13 +3919,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.229034 data arrival time + -3.225920 data arrival time --------------------------------------------------------------------------------------------- - 4.520966 slack (MET) + 4.524080 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4074,10 +3934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 1.698243 1.228873 3.228873 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.698333 0.000000 3.228873 ^ gpio_out[26] (out) - 3.228873 data arrival time + 11 0.380306 1.693461 1.225922 3.225922 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.693478 0.000000 3.225922 ^ gpio_dm2[42] (out) + 3.225922 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4087,13 +3947,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228873 data arrival time + -3.225922 data arrival time --------------------------------------------------------------------------------------------- - 4.521127 slack (MET) + 4.524078 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4102,10 +3962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 1.694328 1.228855 3.228856 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.694498 0.000000 3.228856 ^ gpio_analog_sel[30] (out) - 3.228856 data arrival time + 11 0.379645 1.691663 1.225805 3.225805 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.691765 0.000000 3.225805 ^ gpio_analog_sel[18] (out) + 3.225805 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4115,13 +3975,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228856 data arrival time + -3.225805 data arrival time --------------------------------------------------------------------------------------------- - 4.521144 slack (MET) + 4.524195 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4130,10 +3990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 1.691663 1.228850 3.228850 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.691826 0.000000 3.228850 ^ gpio_slow_sel[18] (out) - 3.228850 data arrival time + 11 0.380306 1.693461 1.225783 3.225783 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.693477 0.000000 3.225783 ^ gpio_holdover[42] (out) + 3.225783 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4143,13 +4003,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228850 data arrival time + -3.225783 data arrival time --------------------------------------------------------------------------------------------- - 4.521150 slack (MET) + 4.524217 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4158,10 +4018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 1.696841 1.228817 3.228817 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.696965 0.000000 3.228817 ^ gpio_dm2[29] (out) - 3.228817 data arrival time + 11 0.378413 1.686297 1.225755 3.225755 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.686490 0.000000 3.225755 ^ gpio_dm1[14] (out) + 3.225755 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4171,13 +4031,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228817 data arrival time + -3.225755 data arrival time --------------------------------------------------------------------------------------------- - 4.521183 slack (MET) + 4.524245 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4186,10 +4046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 1.696274 1.228781 3.228781 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.696297 0.000000 3.228781 ^ gpio_slow_sel[39] (out) - 3.228781 data arrival time + 11 0.378937 1.688621 1.225647 3.225647 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.688771 0.000000 3.225647 ^ gpio_analog_pol[16] (out) + 3.225647 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4199,13 +4059,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228781 data arrival time + -3.225647 data arrival time --------------------------------------------------------------------------------------------- - 4.521219 slack (MET) + 4.524353 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4214,10 +4074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 1.691663 1.228762 3.228762 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.691824 0.000000 3.228762 ^ gpio_dm1[18] (out) - 3.228762 data arrival time + 11 0.381448 1.699713 1.225641 3.225641 ^ gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 1.699739 0.000000 3.225641 ^ gpio_ib_mode_sel[22] (out) + 3.225641 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4227,13 +4087,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228762 data arrival time + -3.225641 data arrival time --------------------------------------------------------------------------------------------- - 4.521238 slack (MET) + 4.524359 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4242,10 +4102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 1.692513 1.228751 3.228751 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.692645 0.000000 3.228751 ^ gpio_slow_sel[0] (out) - 3.228751 data arrival time + 11 0.380306 1.693461 1.225645 3.225645 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.693476 0.000000 3.225645 ^ gpio_out[42] (out) + 3.225645 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4255,13 +4115,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228751 data arrival time + -3.225645 data arrival time --------------------------------------------------------------------------------------------- - 4.521249 slack (MET) + 4.524354 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4270,10 +4130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 1.696274 1.228726 3.228726 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.696297 0.000000 3.228726 ^ gpio_dm1[39] (out) - 3.228726 data arrival time + 11 0.379677 1.691197 1.225636 3.225636 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.691254 0.000000 3.225636 ^ gpio_analog_sel[38] (out) + 3.225636 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4283,13 +4143,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228726 data arrival time + -3.225636 data arrival time --------------------------------------------------------------------------------------------- - 4.521274 slack (MET) + 4.524364 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4298,10 +4158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 1.692513 1.228696 3.228696 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.692644 0.000000 3.228696 ^ gpio_dm1[0] (out) - 3.228696 data arrival time + 11 0.378413 1.686297 1.225365 3.225365 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.686480 0.000000 3.225365 ^ gpio_analog_en[14] (out) + 3.225365 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4311,13 +4171,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228696 data arrival time + -3.225365 data arrival time --------------------------------------------------------------------------------------------- - 4.521304 slack (MET) + 4.524635 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4326,10 +4186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 1.697572 1.228672 3.228672 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.697676 0.000000 3.228672 ^ gpio_holdover[27] (out) - 3.228672 data arrival time + 11 0.381283 1.699039 1.225305 3.225305 ^ gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 1.699069 0.000000 3.225305 ^ gpio_ib_mode_sel[20] (out) + 3.225305 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4339,13 +4199,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228672 data arrival time + -3.225305 data arrival time --------------------------------------------------------------------------------------------- - 4.521328 slack (MET) + 4.524695 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4354,10 +4214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 1.696274 1.228662 3.228662 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.696296 0.000000 3.228662 ^ gpio_analog_en[39] (out) - 3.228662 data arrival time + 11 0.379867 1.692513 1.225281 3.225281 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.692584 0.000000 3.225281 ^ gpio_holdover[0] (out) + 3.225281 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4367,13 +4227,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228662 data arrival time + -3.225281 data arrival time --------------------------------------------------------------------------------------------- - 4.521338 slack (MET) + 4.524719 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4382,10 +4242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 1.692513 1.228625 3.228626 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.692642 0.000000 3.228626 ^ gpio_analog_en[0] (out) - 3.228626 data arrival time + 11 0.380920 1.697609 1.225235 3.225235 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.697660 0.000000 3.225235 ^ gpio_vtrip_sel[36] (out) + 3.225235 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4395,13 +4255,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228626 data arrival time + -3.225235 data arrival time --------------------------------------------------------------------------------------------- - 4.521375 slack (MET) + 4.524765 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4410,10 +4270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 1.696274 1.228603 3.228603 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.696296 0.000000 3.228603 ^ gpio_dm0[39] (out) - 3.228603 data arrival time + 11 0.379645 1.691663 1.225186 3.225186 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.691754 0.000000 3.225186 ^ gpio_dm2[18] (out) + 3.225186 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4423,13 +4283,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228603 data arrival time + -3.225186 data arrival time --------------------------------------------------------------------------------------------- - 4.521397 slack (MET) + 4.524814 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4438,10 +4298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 1.696274 1.228524 3.228524 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.696295 0.000000 3.228524 ^ gpio_analog_pol[39] (out) - 3.228524 data arrival time + 11 0.380306 1.693461 1.225163 3.225163 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.693473 0.000000 3.225163 ^ gpio_vtrip_sel[42] (out) + 3.225163 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4451,13 +4311,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228524 data arrival time + -3.225163 data arrival time --------------------------------------------------------------------------------------------- - 4.521476 slack (MET) + 4.524837 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4466,10 +4326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 1.692513 1.228512 3.228512 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.692640 0.000000 3.228512 ^ gpio_analog_pol[0] (out) - 3.228512 data arrival time + 11 0.377842 1.684681 1.225127 3.225127 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.685045 0.000000 3.225127 ^ gpio_analog_pol[13] (out) + 3.225127 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4479,13 +4339,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228512 data arrival time + -3.225127 data arrival time --------------------------------------------------------------------------------------------- - 4.521488 slack (MET) + 4.524873 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4494,10 +4354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 1.692513 1.228443 3.228443 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.692639 0.000000 3.228443 ^ gpio_inp_dis[0] (out) - 3.228443 data arrival time + 11 0.378413 1.686297 1.225044 3.225044 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.686473 0.000000 3.225044 ^ gpio_dm0[14] (out) + 3.225044 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4507,13 +4367,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228443 data arrival time + -3.225044 data arrival time --------------------------------------------------------------------------------------------- - 4.521556 slack (MET) + 4.524956 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4522,10 +4382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 1.691663 1.228278 3.228278 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.691813 0.000000 3.228278 ^ gpio_analog_en[18] (out) - 3.228278 data arrival time + 11 0.380306 1.693461 1.224965 3.224965 ^ gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 1.693472 0.000000 3.224965 ^ gpio_ib_mode_sel[42] (out) + 3.224965 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4535,13 +4395,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228278 data arrival time + -3.224965 data arrival time --------------------------------------------------------------------------------------------- - 4.521722 slack (MET) + 4.525035 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4550,10 +4410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 1.697076 1.228282 3.228282 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.697179 0.000000 3.228282 ^ gpio_holdover[36] (out) - 3.228282 data arrival time + 11 0.379270 1.689679 1.224944 3.224943 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.689762 0.000000 3.224943 ^ gpio_slow_sel[43] (out) + 3.224943 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4563,13 +4423,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228282 data arrival time + -3.224943 data arrival time --------------------------------------------------------------------------------------------- - 4.521718 slack (MET) + 4.525056 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4578,10 +4438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 1.694999 1.228262 3.228262 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.695128 0.000000 3.228262 ^ gpio_analog_sel[34] (out) - 3.228262 data arrival time + 11 0.379270 1.689679 1.224888 3.224889 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.689761 0.000000 3.224889 ^ gpio_dm1[43] (out) + 3.224889 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4591,13 +4451,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228262 data arrival time + -3.224889 data arrival time --------------------------------------------------------------------------------------------- - 4.521738 slack (MET) + 4.525112 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4606,10 +4466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 1.694639 1.228221 3.228221 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.694756 0.000000 3.228221 ^ gpio_analog_sel[23] (out) - 3.228221 data arrival time + 11 0.379677 1.691197 1.224846 3.224846 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.691244 0.000000 3.224846 ^ gpio_dm2[38] (out) + 3.224846 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4619,13 +4479,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228221 data arrival time + -3.224846 data arrival time --------------------------------------------------------------------------------------------- - 4.521779 slack (MET) + 4.525154 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4634,10 +4494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 1.693145 1.228163 3.228163 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.693312 0.000000 3.228163 ^ gpio_analog_sel[28] (out) - 3.228163 data arrival time + 11 0.379270 1.689679 1.224818 3.224818 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.689760 0.000000 3.224818 ^ gpio_analog_en[43] (out) + 3.224818 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4647,13 +4507,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228163 data arrival time + -3.224818 data arrival time --------------------------------------------------------------------------------------------- - 4.521837 slack (MET) + 4.525182 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4662,10 +4522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 1.696274 1.228086 3.228086 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.696292 0.000000 3.228086 ^ gpio_analog_sel[39] (out) - 3.228086 data arrival time + 11 0.379270 1.689679 1.224759 3.224759 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.689759 0.000000 3.224759 ^ gpio_dm0[43] (out) + 3.224759 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4675,13 +4535,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228086 data arrival time + -3.224759 data arrival time --------------------------------------------------------------------------------------------- - 4.521914 slack (MET) + 4.525241 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4690,10 +4550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 1.696841 1.228063 3.228063 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.696951 0.000000 3.228063 ^ gpio_holdover[29] (out) - 3.228063 data arrival time + 11 0.379270 1.689679 1.224680 3.224680 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.689758 0.000000 3.224680 ^ gpio_analog_pol[43] (out) + 3.224680 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4703,13 +4563,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228063 data arrival time + -3.224680 data arrival time --------------------------------------------------------------------------------------------- - 4.521937 slack (MET) + 4.525320 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4718,10 +4578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 1.691524 1.228024 3.228024 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.691706 0.000000 3.228024 ^ gpio_analog_pol[33] (out) - 3.228024 data arrival time + 11 0.379867 1.692513 1.224537 3.224537 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.692573 0.000000 3.224537 ^ gpio_out[0] (out) + 3.224537 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4731,13 +4591,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.228024 data arrival time + -3.224537 data arrival time --------------------------------------------------------------------------------------------- - 4.521976 slack (MET) + 4.525463 slack (MET) Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4746,10 +4606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 1.691663 1.227970 3.227970 ^ gpio_loopback_zero[18] (in) + 11 0.379645 1.691663 1.224465 3.224465 ^ gpio_loopback_zero[18] (in) gpio_loopback_zero[18] (net) - 1.691807 0.000000 3.227970 ^ gpio_dm0[18] (out) - 3.227970 data arrival time + 1.691742 0.000000 3.224465 ^ gpio_holdover[18] (out) + 3.224465 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4759,13 +4619,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227970 data arrival time + -3.224465 data arrival time --------------------------------------------------------------------------------------------- - 4.522030 slack (MET) + 4.525535 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4774,10 +4634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 1.696274 1.227967 3.227967 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.696291 0.000000 3.227967 ^ gpio_dm2[39] (out) - 3.227967 data arrival time + 11 0.379270 1.689679 1.224245 3.224245 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.689751 0.000000 3.224245 ^ gpio_analog_sel[43] (out) + 3.224245 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4787,13 +4647,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227967 data arrival time + -3.224245 data arrival time --------------------------------------------------------------------------------------------- - 4.522033 slack (MET) + 4.525755 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4802,10 +4662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 1.697572 1.227930 3.227931 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.697664 0.000000 3.227931 ^ gpio_out[27] (out) - 3.227931 data arrival time + 11 0.379270 1.689679 1.224126 3.224126 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.689749 0.000000 3.224126 ^ gpio_dm2[43] (out) + 3.224126 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4815,13 +4675,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227931 data arrival time + -3.224126 data arrival time --------------------------------------------------------------------------------------------- - 4.522069 slack (MET) + 4.525874 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4830,10 +4690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 1.694672 1.227862 3.227862 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.694800 0.000000 3.227862 ^ gpio_analog_sel[31] (out) - 3.227862 data arrival time + 11 0.379060 1.689146 1.224035 3.224035 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.689254 0.000000 3.224035 ^ gpio_analog_sel[17] (out) + 3.224035 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4843,13 +4703,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227862 data arrival time + -3.224035 data arrival time --------------------------------------------------------------------------------------------- - 4.522138 slack (MET) + 4.525965 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4858,10 +4718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 1.696274 1.227828 3.227828 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.696290 0.000000 3.227828 ^ gpio_holdover[39] (out) - 3.227828 data arrival time + 11 0.378413 1.686297 1.224011 3.224011 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.686449 0.000000 3.224011 ^ gpio_analog_pol[14] (out) + 3.224011 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4871,13 +4731,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227828 data arrival time + -3.224011 data arrival time --------------------------------------------------------------------------------------------- - 4.522172 slack (MET) + 4.525989 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4886,10 +4746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 1.698804 1.227712 3.227712 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.698866 0.000000 3.227712 ^ gpio_out[32] (out) - 3.227712 data arrival time + 11 0.379270 1.689679 1.223988 3.223988 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.689747 0.000000 3.223988 ^ gpio_holdover[43] (out) + 3.223988 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4899,13 +4759,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227712 data arrival time + -3.223988 data arrival time --------------------------------------------------------------------------------------------- - 4.522288 slack (MET) + 4.526012 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4914,10 +4774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 1.696274 1.227690 3.227690 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.696289 0.000000 3.227690 ^ gpio_out[39] (out) - 3.227690 data arrival time + 11 0.379645 1.691663 1.223876 3.223876 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.691733 0.000000 3.223876 ^ gpio_out[18] (out) + 3.223876 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4927,13 +4787,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227690 data arrival time + -3.223876 data arrival time --------------------------------------------------------------------------------------------- - 4.522310 slack (MET) + 4.526124 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4942,10 +4802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 1.694639 1.227635 3.227635 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.694745 0.000000 3.227635 ^ gpio_dm2[23] (out) - 3.227635 data arrival time + 11 0.381189 1.698663 1.223856 3.223856 ^ gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 1.698684 0.000000 3.223856 ^ gpio_ib_mode_sel[37] (out) + 3.223856 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4955,13 +4815,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227635 data arrival time + -3.223856 data arrival time --------------------------------------------------------------------------------------------- - 4.522365 slack (MET) + 4.526144 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4970,10 +4830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 1.691663 1.227627 3.227627 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.691800 0.000000 3.227627 ^ gpio_analog_pol[18] (out) - 3.227627 data arrival time + 11 0.379270 1.689679 1.223850 3.223850 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.689745 0.000000 3.223850 ^ gpio_out[43] (out) + 3.223850 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -4983,13 +4843,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227627 data arrival time + -3.223850 data arrival time --------------------------------------------------------------------------------------------- - 4.522373 slack (MET) + 4.526150 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -4998,10 +4858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 1.694999 1.227616 3.227616 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.695115 0.000000 3.227616 ^ gpio_dm2[34] (out) - 3.227616 data arrival time + 11 0.379677 1.691197 1.223661 3.223660 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.691231 0.000000 3.223660 ^ gpio_holdover[38] (out) + 3.223660 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5011,13 +4871,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227616 data arrival time + -3.223660 data arrival time --------------------------------------------------------------------------------------------- - 4.522384 slack (MET) + 4.526340 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5026,10 +4886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381694 1.700870 1.227589 3.227589 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.700910 0.000000 3.227589 ^ gpio_vtrip_sel[15] (out) - 3.227589 data arrival time + 11 0.378937 1.688621 1.223653 3.223653 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.688731 0.000000 3.223653 ^ gpio_analog_sel[16] (out) + 3.223653 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5039,13 +4899,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227589 data arrival time + -3.223653 data arrival time --------------------------------------------------------------------------------------------- - 4.522410 slack (MET) + 4.526347 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5054,10 +4914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 1.697076 1.227541 3.227541 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.697167 0.000000 3.227541 ^ gpio_out[36] (out) - 3.227541 data arrival time + 11 0.379060 1.689146 1.223417 3.223417 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.689243 0.000000 3.223417 ^ gpio_dm2[17] (out) + 3.223417 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5067,13 +4927,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227541 data arrival time + -3.223417 data arrival time --------------------------------------------------------------------------------------------- - 4.522459 slack (MET) + 4.526583 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5082,10 +4942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381706 1.700922 1.227480 3.227480 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.700961 0.000000 3.227480 ^ gpio_vtrip_sel[19] (out) - 3.227480 data arrival time + 11 0.378937 1.688621 1.223034 3.223034 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.688720 0.000000 3.223034 ^ gpio_dm2[16] (out) + 3.223034 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5095,13 +4955,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227480 data arrival time + -3.223034 data arrival time --------------------------------------------------------------------------------------------- - 4.522520 slack (MET) + 4.526966 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5110,10 +4970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 1.689146 1.227457 3.227457 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.689326 0.000000 3.227457 ^ gpio_slow_sel[17] (out) - 3.227457 data arrival time + 11 0.380920 1.697609 1.222867 3.222867 ^ gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 1.697634 0.000000 3.222867 ^ gpio_ib_mode_sel[36] (out) + 3.222867 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5123,13 +4983,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227457 data arrival time + -3.222867 data arrival time --------------------------------------------------------------------------------------------- - 4.522543 slack (MET) + 4.527133 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5138,10 +4998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 1.689146 1.227406 3.227406 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.689325 0.000000 3.227406 ^ gpio_dm1[17] (out) - 3.227406 data arrival time + 11 0.380290 1.694639 1.222730 3.222730 ^ gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 1.694674 0.000000 3.222730 ^ gpio_vtrip_sel[23] (out) + 3.222730 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5151,13 +5011,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227406 data arrival time + -3.222730 data arrival time --------------------------------------------------------------------------------------------- - 4.522594 slack (MET) + 4.527270 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5166,10 +5026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 1.694328 1.227358 3.227358 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.694465 0.000000 3.227358 ^ gpio_dm2[30] (out) - 3.227358 data arrival time + 11 0.379060 1.689146 1.222697 3.222697 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.689231 0.000000 3.222697 ^ gpio_holdover[17] (out) + 3.222697 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5179,13 +5039,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227358 data arrival time + -3.222697 data arrival time --------------------------------------------------------------------------------------------- - 4.522642 slack (MET) + 4.527303 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5194,10 +5054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 1.696841 1.227320 3.227320 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.696937 0.000000 3.227320 ^ gpio_out[29] (out) - 3.227320 data arrival time + 11 0.379677 1.691197 1.222425 3.222425 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.691219 0.000000 3.222425 ^ gpio_out[38] (out) + 3.222425 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5207,13 +5067,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227320 data arrival time + -3.222425 data arrival time --------------------------------------------------------------------------------------------- - 4.522680 slack (MET) + 4.527575 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5222,10 +5082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 1.692513 1.227302 3.227302 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.692617 0.000000 3.227302 ^ gpio_analog_sel[0] (out) - 3.227302 data arrival time + 11 0.378937 1.688621 1.222313 3.222313 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.688708 0.000000 3.222313 ^ gpio_holdover[16] (out) + 3.222313 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5235,41 +5095,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227302 data arrival time + -3.222313 data arrival time --------------------------------------------------------------------------------------------- - 4.522698 slack (MET) - - -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.380260 1.694672 1.227216 3.227216 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.694788 0.000000 3.227216 ^ gpio_dm2[31] (out) - 3.227216 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.227216 data arrival time ---------------------------------------------------------------------------------------------- - 4.522785 slack (MET) + 4.527687 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5278,10 +5110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381656 1.700747 1.227205 3.227205 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.700787 0.000000 3.227205 ^ gpio_vtrip_sel[21] (out) - 3.227205 data arrival time + 11 0.379270 1.689679 1.222150 3.222150 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.689723 0.000000 3.222150 ^ gpio_vtrip_sel[43] (out) + 3.222150 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5291,13 +5123,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227205 data arrival time + -3.222150 data arrival time --------------------------------------------------------------------------------------------- - 4.522795 slack (MET) + 4.527850 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5306,10 +5138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 1.696274 1.227206 3.227206 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.696286 0.000000 3.227206 ^ gpio_vtrip_sel[39] (out) - 3.227206 data arrival time + 11 0.379060 1.689146 1.221993 3.221993 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.689220 0.000000 3.221993 ^ gpio_out[17] (out) + 3.221993 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5319,13 +5151,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227206 data arrival time + -3.221993 data arrival time --------------------------------------------------------------------------------------------- - 4.522794 slack (MET) + 4.528008 slack (MET) Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5334,66 +5166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 1.684681 1.227072 3.227072 ^ gpio_loopback_zero[13] (in) + 11 0.377842 1.684681 1.221954 3.221953 ^ gpio_loopback_zero[13] (in) gpio_loopback_zero[13] (net) - 1.685114 0.000000 3.227072 ^ gpio_slow_sel[13] (out) - 3.227072 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.227072 data arrival time ---------------------------------------------------------------------------------------------- - 4.522928 slack (MET) - - -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379677 1.691197 1.227074 3.227074 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.691274 0.000000 3.227074 ^ gpio_slow_sel[38] (out) - 3.227074 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.227074 data arrival time ---------------------------------------------------------------------------------------------- - 4.522926 slack (MET) - - -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379677 1.691197 1.227019 3.227019 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.691274 0.000000 3.227019 ^ gpio_dm1[38] (out) - 3.227019 data arrival time + 1.684945 0.000000 3.221953 ^ gpio_analog_sel[13] (out) + 3.221953 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5403,13 +5179,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227019 data arrival time + -3.221953 data arrival time --------------------------------------------------------------------------------------------- - 4.522981 slack (MET) + 4.528047 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5418,10 +5194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380944 1.696274 1.227007 3.227007 ^ gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 1.696285 0.000000 3.227007 ^ gpio_ib_mode_sel[39] (out) - 3.227007 data arrival time + 11 0.378794 1.686711 1.221828 3.221828 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.686733 0.000000 3.221828 ^ gpio_slow_sel[41] (out) + 3.221828 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5431,13 +5207,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.227007 data arrival time + -3.221828 data arrival time --------------------------------------------------------------------------------------------- - 4.522993 slack (MET) + 4.528172 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5446,10 +5222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 1.691197 1.226949 3.226948 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.691272 0.000000 3.226948 ^ gpio_analog_en[38] (out) - 3.226948 data arrival time + 11 0.378794 1.686711 1.221774 3.221774 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.686732 0.000000 3.221774 ^ gpio_dm1[41] (out) + 3.221774 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5459,13 +5235,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226948 data arrival time + -3.221774 data arrival time --------------------------------------------------------------------------------------------- - 4.523051 slack (MET) + 4.528226 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5474,10 +5250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 1.688621 1.226921 3.226921 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.688800 0.000000 3.226921 ^ gpio_slow_sel[16] (out) - 3.226921 data arrival time + 11 0.378794 1.686711 1.221703 3.221703 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.686732 0.000000 3.221703 ^ gpio_analog_en[41] (out) + 3.221703 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5487,13 +5263,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226921 data arrival time + -3.221703 data arrival time --------------------------------------------------------------------------------------------- - 4.523079 slack (MET) + 4.528297 slack (MET) Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5502,10 +5278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 1.694639 1.226915 3.226915 ^ gpio_loopback_zero[23] (in) + 11 0.380290 1.694639 1.221701 3.221701 ^ gpio_loopback_zero[23] (in) gpio_loopback_zero[23] (net) - 1.694732 0.000000 3.226915 ^ gpio_holdover[23] (out) - 3.226915 data arrival time + 1.694664 0.000000 3.221701 ^ gpio_ib_mode_sel[23] (out) + 3.221701 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5515,13 +5291,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226915 data arrival time + -3.221701 data arrival time --------------------------------------------------------------------------------------------- - 4.523085 slack (MET) + 4.528299 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5530,10 +5306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 1.691197 1.226889 3.226890 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.691272 0.000000 3.226890 ^ gpio_dm0[38] (out) - 3.226890 data arrival time + 11 0.378794 1.686711 1.221644 3.221644 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.686731 0.000000 3.221644 ^ gpio_dm0[41] (out) + 3.221644 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5543,13 +5319,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226890 data arrival time + -3.221644 data arrival time --------------------------------------------------------------------------------------------- - 4.523110 slack (MET) + 4.528357 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5558,10 +5334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 1.694999 1.226862 3.226862 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.695101 0.000000 3.226862 ^ gpio_holdover[34] (out) - 3.226862 data arrival time + 11 0.378413 1.686297 1.221630 3.221630 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.686402 0.000000 3.221630 ^ gpio_analog_sel[14] (out) + 3.221630 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5571,13 +5347,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226862 data arrival time + -3.221630 data arrival time --------------------------------------------------------------------------------------------- - 4.523138 slack (MET) + 4.528370 slack (MET) Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5586,94 +5362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 1.688621 1.226848 3.226848 ^ gpio_loopback_zero[16] (in) + 11 0.378937 1.688621 1.221608 3.221608 ^ gpio_loopback_zero[16] (in) gpio_loopback_zero[16] (net) - 1.688798 0.000000 3.226848 ^ gpio_dm1[16] (out) - 3.226848 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.226848 data arrival time ---------------------------------------------------------------------------------------------- - 4.523152 slack (MET) - - -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379677 1.691197 1.226811 3.226811 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.691270 0.000000 3.226811 ^ gpio_analog_pol[38] (out) - 3.226811 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.226811 data arrival time ---------------------------------------------------------------------------------------------- - 4.523189 slack (MET) - - -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.379060 1.689146 1.226806 3.226806 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.689311 0.000000 3.226806 ^ gpio_analog_en[17] (out) - 3.226806 data arrival time - - 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 10.000000 clock network delay (ideal) - -0.250000 9.750000 clock uncertainty - 0.000000 9.750000 clock reconvergence pessimism - -2.000000 7.750000 output external delay - 7.750000 data required time ---------------------------------------------------------------------------------------------- - 7.750000 data required time - -3.226806 data arrival time ---------------------------------------------------------------------------------------------- - 4.523194 slack (MET) - - -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: max - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.377842 1.684681 1.226775 3.226775 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.685103 0.000000 3.226775 ^ gpio_dm1[13] (out) - 3.226775 data arrival time + 1.688696 0.000000 3.221608 ^ gpio_out[16] (out) + 3.221608 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5683,13 +5375,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226775 data arrival time + -3.221608 data arrival time --------------------------------------------------------------------------------------------- - 4.523225 slack (MET) + 4.528391 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5698,10 +5390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 1.693461 1.226741 3.226741 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.693485 0.000000 3.226741 ^ gpio_slow_sel[42] (out) - 3.226741 data arrival time + 11 0.378716 1.686366 1.221578 3.221578 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.686388 0.000000 3.221578 ^ gpio_slow_sel[40] (out) + 3.221578 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5711,13 +5403,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226741 data arrival time + -3.221578 data arrival time --------------------------------------------------------------------------------------------- - 4.523259 slack (MET) + 4.528421 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5726,10 +5418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 1.693461 1.226686 3.226686 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.693484 0.000000 3.226686 ^ gpio_dm1[42] (out) - 3.226686 data arrival time + 11 0.378794 1.686711 1.221565 3.221565 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.686731 0.000000 3.221565 ^ gpio_analog_pol[41] (out) + 3.221565 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5739,13 +5431,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226686 data arrival time + -3.221565 data arrival time --------------------------------------------------------------------------------------------- - 4.523314 slack (MET) + 4.528435 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5754,10 +5446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 1.693461 1.226643 3.226643 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.693484 0.000000 3.226643 ^ gpio_analog_en[42] (out) - 3.226643 data arrival time + 11 0.378716 1.686366 1.221523 3.221523 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.686387 0.000000 3.221523 ^ gpio_dm1[40] (out) + 3.221523 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5767,13 +5459,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226643 data arrival time + -3.221523 data arrival time --------------------------------------------------------------------------------------------- - 4.523357 slack (MET) + 4.528476 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5782,10 +5474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 1.698663 1.226596 3.226596 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.698712 0.000000 3.226596 ^ gpio_vtrip_sel[37] (out) - 3.226596 data arrival time + 11 0.378716 1.686366 1.221453 3.221453 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.686386 0.000000 3.221453 ^ gpio_analog_en[40] (out) + 3.221453 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5795,13 +5487,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226596 data arrival time + -3.221453 data arrival time --------------------------------------------------------------------------------------------- - 4.523404 slack (MET) + 4.528547 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5810,10 +5502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 1.693461 1.226556 3.226556 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.693483 0.000000 3.226556 ^ gpio_dm0[42] (out) - 3.226556 data arrival time + 11 0.378716 1.686366 1.221394 3.221394 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.686386 0.000000 3.221394 ^ gpio_dm0[40] (out) + 3.221394 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5823,13 +5515,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226556 data arrival time + -3.221394 data arrival time --------------------------------------------------------------------------------------------- - 4.523444 slack (MET) + 4.528606 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5838,10 +5530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381694 1.700870 1.226559 3.226559 ^ gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 1.700899 0.000000 3.226559 ^ gpio_ib_mode_sel[15] (out) - 3.226559 data arrival time + 11 0.378716 1.686366 1.221315 3.221315 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.686386 0.000000 3.221315 ^ gpio_analog_pol[40] (out) + 3.221315 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5851,13 +5543,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226559 data arrival time + -3.221315 data arrival time --------------------------------------------------------------------------------------------- - 4.523441 slack (MET) + 4.528685 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5866,10 +5558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 1.699713 1.226531 3.226531 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.699747 0.000000 3.226531 ^ gpio_vtrip_sel[22] (out) - 3.226531 data arrival time + 11 0.378794 1.686711 1.221129 3.221129 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.686728 0.000000 3.221129 ^ gpio_analog_sel[41] (out) + 3.221129 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5879,13 +5571,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226531 data arrival time + -3.221129 data arrival time --------------------------------------------------------------------------------------------- - 4.523469 slack (MET) + 4.528871 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5894,10 +5586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 1.689146 1.226497 3.226497 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.689304 0.000000 3.226497 ^ gpio_dm0[17] (out) - 3.226497 data arrival time + 11 0.379645 1.691663 1.221025 3.221025 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.691697 0.000000 3.221025 ^ gpio_vtrip_sel[18] (out) + 3.221025 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5907,13 +5599,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226497 data arrival time + -3.221025 data arrival time --------------------------------------------------------------------------------------------- - 4.523503 slack (MET) + 4.528975 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5922,10 +5614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 1.693461 1.226477 3.226477 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.693482 0.000000 3.226477 ^ gpio_analog_pol[42] (out) - 3.226477 data arrival time + 11 0.378794 1.686711 1.221011 3.221011 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.686727 0.000000 3.221011 ^ gpio_dm2[41] (out) + 3.221011 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5935,13 +5627,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226477 data arrival time + -3.221011 data arrival time --------------------------------------------------------------------------------------------- - 4.523523 slack (MET) + 4.528989 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5950,10 +5642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 1.691450 1.226481 3.226481 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.691630 0.000000 3.226481 ^ gpio_analog_sel[24] (out) - 3.226481 data arrival time + 11 0.378413 1.686297 1.220983 3.220983 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.686390 0.000000 3.220983 ^ gpio_dm2[14] (out) + 3.220983 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5963,13 +5655,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226481 data arrival time + -3.220983 data arrival time --------------------------------------------------------------------------------------------- - 4.523519 slack (MET) + 4.529016 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -5978,10 +5670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 1.694672 1.226463 3.226463 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.694774 0.000000 3.226463 ^ gpio_holdover[31] (out) - 3.226463 data arrival time + 11 0.378716 1.686366 1.220880 3.220880 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.686382 0.000000 3.220880 ^ gpio_analog_sel[40] (out) + 3.220880 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -5991,13 +5683,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226463 data arrival time + -3.220880 data arrival time --------------------------------------------------------------------------------------------- - 4.523537 slack (MET) + 4.529120 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6006,10 +5698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381706 1.700922 1.226450 3.226450 ^ gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 1.700951 0.000000 3.226450 ^ gpio_ib_mode_sel[19] (out) - 3.226450 data arrival time + 11 0.378794 1.686711 1.220872 3.220872 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.686726 0.000000 3.220872 ^ gpio_holdover[41] (out) + 3.220872 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6019,13 +5711,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226450 data arrival time + -3.220872 data arrival time --------------------------------------------------------------------------------------------- - 4.523551 slack (MET) + 4.529128 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6034,10 +5726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 1.688621 1.226364 3.226364 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.688787 0.000000 3.226364 ^ gpio_analog_en[16] (out) - 3.226364 data arrival time + 11 0.378716 1.686366 1.220761 3.220761 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.686381 0.000000 3.220761 ^ gpio_dm2[40] (out) + 3.220761 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6047,13 +5739,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226364 data arrival time + -3.220761 data arrival time --------------------------------------------------------------------------------------------- - 4.523636 slack (MET) + 4.529239 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6062,10 +5754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 1.699039 1.226334 3.226334 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.699080 0.000000 3.226334 ^ gpio_vtrip_sel[20] (out) - 3.226334 data arrival time + 11 0.379677 1.691197 1.220744 3.220744 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.691207 0.000000 3.220744 ^ gpio_vtrip_sel[38] (out) + 3.220744 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6075,13 +5767,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226334 data arrival time + -3.220744 data arrival time --------------------------------------------------------------------------------------------- - 4.523665 slack (MET) + 4.529256 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6090,10 +5782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 1.694639 1.226210 3.226211 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.694720 0.000000 3.226211 ^ gpio_out[23] (out) - 3.226211 data arrival time + 11 0.378794 1.686711 1.220734 3.220734 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.686725 0.000000 3.220734 ^ gpio_out[41] (out) + 3.220734 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6103,13 +5795,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226211 data arrival time + -3.220734 data arrival time --------------------------------------------------------------------------------------------- - 4.523789 slack (MET) + 4.529265 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6118,10 +5810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 1.698804 1.226184 3.226184 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.698847 0.000000 3.226184 ^ gpio_vtrip_sel[32] (out) - 3.226184 data arrival time + 11 0.378716 1.686366 1.220622 3.220622 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.686380 0.000000 3.220622 ^ gpio_holdover[40] (out) + 3.220622 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6131,13 +5823,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226184 data arrival time + -3.220622 data arrival time --------------------------------------------------------------------------------------------- - 4.523816 slack (MET) + 4.529378 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6146,10 +5838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381656 1.700747 1.226174 3.226174 ^ gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 1.700776 0.000000 3.226174 ^ gpio_ib_mode_sel[21] (out) - 3.226174 data arrival time + 11 0.379867 1.692513 1.220620 3.220620 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.692532 0.000000 3.220620 ^ gpio_vtrip_sel[0] (out) + 3.220620 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6159,13 +5851,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226174 data arrival time + -3.220620 data arrival time --------------------------------------------------------------------------------------------- - 4.523826 slack (MET) + 4.529380 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6174,10 +5866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 1.698243 1.226177 3.226177 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.698293 0.000000 3.226177 ^ gpio_vtrip_sel[26] (out) - 3.226177 data arrival time + 11 0.379677 1.691197 1.220545 3.220545 ^ gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 1.691206 0.000000 3.220545 ^ gpio_ib_mode_sel[38] (out) + 3.220545 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6187,13 +5879,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226177 data arrival time + -3.220545 data arrival time --------------------------------------------------------------------------------------------- - 4.523823 slack (MET) + 4.529455 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6202,10 +5894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 1.694999 1.226121 3.226121 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.695089 0.000000 3.226121 ^ gpio_out[34] (out) - 3.226121 data arrival time + 11 0.378716 1.686366 1.220485 3.220485 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.686380 0.000000 3.220485 ^ gpio_out[40] (out) + 3.220485 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6215,13 +5907,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226121 data arrival time + -3.220485 data arrival time --------------------------------------------------------------------------------------------- - 4.523879 slack (MET) + 4.529516 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6230,10 +5922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 1.689146 1.226087 3.226088 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.689295 0.000000 3.226088 ^ gpio_analog_pol[17] (out) - 3.226088 data arrival time + 11 0.379270 1.689679 1.220460 3.220460 ^ gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 1.689705 0.000000 3.220460 ^ gpio_ib_mode_sel[43] (out) + 3.220460 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6243,13 +5935,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226088 data arrival time + -3.220460 data arrival time --------------------------------------------------------------------------------------------- - 4.523912 slack (MET) + 4.529541 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6258,10 +5950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 1.688621 1.226057 3.226057 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.688780 0.000000 3.226057 ^ gpio_dm0[16] (out) - 3.226057 data arrival time + 11 0.377842 1.684681 1.220269 3.220269 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.684899 0.000000 3.220269 ^ gpio_dm2[13] (out) + 3.220269 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6271,13 +5963,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226057 data arrival time + -3.220269 data arrival time --------------------------------------------------------------------------------------------- - 4.523943 slack (MET) + 4.529730 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6286,10 +5978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 1.686297 1.226053 3.226053 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.686497 0.000000 3.226053 ^ gpio_slow_sel[14] (out) - 3.226053 data arrival time + 11 0.379867 1.692513 1.220251 3.220251 ^ gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 1.692529 0.000000 3.220251 ^ gpio_ib_mode_sel[0] (out) + 3.220251 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6299,13 +5991,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226053 data arrival time + -3.220251 data arrival time --------------------------------------------------------------------------------------------- - 4.523947 slack (MET) + 4.529749 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6314,10 +6006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 1.693461 1.226041 3.226041 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.693479 0.000000 3.226041 ^ gpio_analog_sel[42] (out) - 3.226041 data arrival time + 11 0.378794 1.686711 1.220254 3.220254 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.686722 0.000000 3.220254 ^ gpio_vtrip_sel[41] (out) + 3.220254 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6327,13 +6019,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226041 data arrival time + -3.220254 data arrival time --------------------------------------------------------------------------------------------- - 4.523959 slack (MET) + 4.529746 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6342,10 +6034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 1.692513 1.226036 3.226036 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.692595 0.000000 3.226036 ^ gpio_dm2[0] (out) - 3.226036 data arrival time + 11 0.378413 1.686297 1.220230 3.220230 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.686378 0.000000 3.220230 ^ gpio_holdover[14] (out) + 3.220230 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6355,13 +6047,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226036 data arrival time + -3.220230 data arrival time --------------------------------------------------------------------------------------------- - 4.523964 slack (MET) + 4.529769 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6370,10 +6062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 1.684681 1.226022 3.226022 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.685076 0.000000 3.226022 ^ gpio_analog_en[13] (out) - 3.226022 data arrival time + 11 0.378794 1.686711 1.220056 3.220056 ^ gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 1.686721 0.000000 3.220056 ^ gpio_ib_mode_sel[41] (out) + 3.220056 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6383,13 +6075,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.226022 data arrival time + -3.220056 data arrival time --------------------------------------------------------------------------------------------- - 4.523978 slack (MET) + 4.529943 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6398,10 +6090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 1.684681 1.225920 3.225920 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.685072 0.000000 3.225920 ^ gpio_dm0[13] (out) - 3.225920 data arrival time + 11 0.378716 1.686366 1.220004 3.220004 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.686377 0.000000 3.220004 ^ gpio_vtrip_sel[40] (out) + 3.220004 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6411,13 +6103,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225920 data arrival time + -3.220004 data arrival time --------------------------------------------------------------------------------------------- - 4.524080 slack (MET) + 4.529996 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6426,10 +6118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 1.693461 1.225922 3.225922 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.693478 0.000000 3.225922 ^ gpio_dm2[42] (out) - 3.225922 data arrival time + 11 0.379645 1.691663 1.219995 3.219995 ^ gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 1.691688 0.000000 3.219995 ^ gpio_ib_mode_sel[18] (out) + 3.219995 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6439,13 +6131,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225922 data arrival time + -3.219995 data arrival time --------------------------------------------------------------------------------------------- - 4.524078 slack (MET) + 4.530005 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6454,10 +6146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 1.691663 1.225805 3.225805 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.691765 0.000000 3.225805 ^ gpio_analog_sel[18] (out) - 3.225805 data arrival time + 11 0.378716 1.686366 1.219806 3.219806 ^ gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 1.686375 0.000000 3.219806 ^ gpio_ib_mode_sel[40] (out) + 3.219806 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6467,13 +6159,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225805 data arrival time + -3.219806 data arrival time --------------------------------------------------------------------------------------------- - 4.524195 slack (MET) + 4.530194 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6482,10 +6174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 1.693461 1.225783 3.225783 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.693477 0.000000 3.225783 ^ gpio_holdover[42] (out) - 3.225783 data arrival time + 11 0.378413 1.686297 1.219489 3.219489 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.686367 0.000000 3.219489 ^ gpio_out[14] (out) + 3.219489 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6495,13 +6187,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225783 data arrival time + -3.219489 data arrival time --------------------------------------------------------------------------------------------- - 4.524217 slack (MET) + 4.530511 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6510,10 +6202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 1.686297 1.225755 3.225755 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.686490 0.000000 3.225755 ^ gpio_dm1[14] (out) - 3.225755 data arrival time + 11 0.377842 1.684681 1.218782 3.218781 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.684861 0.000000 3.218781 ^ gpio_holdover[13] (out) + 3.218781 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6523,13 +6215,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225755 data arrival time + -3.218781 data arrival time --------------------------------------------------------------------------------------------- - 4.524245 slack (MET) + 4.531218 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6538,10 +6230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381077 1.692547 1.225757 3.225757 ^ gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 1.692776 0.000000 3.225757 ^ gpio_ib_mode_sel[25] (out) - 3.225757 data arrival time + 11 0.379060 1.689146 1.218513 3.218513 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.689176 0.000000 3.218513 ^ gpio_vtrip_sel[17] (out) + 3.218513 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6551,13 +6243,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225757 data arrival time + -3.218513 data arrival time --------------------------------------------------------------------------------------------- - 4.524243 slack (MET) + 4.531487 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6566,10 +6258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 1.694672 1.225722 3.225722 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.694761 0.000000 3.225722 ^ gpio_out[31] (out) - 3.225722 data arrival time + 11 0.378937 1.688621 1.218452 3.218452 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.688656 0.000000 3.218452 ^ gpio_vtrip_sel[16] (out) + 3.218452 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6579,13 +6271,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225722 data arrival time + -3.218452 data arrival time --------------------------------------------------------------------------------------------- - 4.524279 slack (MET) + 4.531548 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6594,10 +6286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 1.688621 1.225647 3.225647 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.688771 0.000000 3.225647 ^ gpio_analog_pol[16] (out) - 3.225647 data arrival time + 11 0.377842 1.684681 1.218041 3.218041 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.684844 0.000000 3.218041 ^ gpio_out[13] (out) + 3.218041 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6607,13 +6299,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225647 data arrival time + -3.218041 data arrival time --------------------------------------------------------------------------------------------- - 4.524353 slack (MET) + 4.531960 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6622,10 +6314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381448 1.699713 1.225641 3.225641 ^ gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 1.699739 0.000000 3.225641 ^ gpio_ib_mode_sel[22] (out) - 3.225641 data arrival time + 11 0.379060 1.689146 1.217484 3.217484 ^ gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 1.689167 0.000000 3.217484 ^ gpio_ib_mode_sel[17] (out) + 3.217484 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6635,13 +6327,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225641 data arrival time + -3.217484 data arrival time --------------------------------------------------------------------------------------------- - 4.524359 slack (MET) + 4.532516 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6650,10 +6342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 1.693461 1.225645 3.225645 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.693476 0.000000 3.225645 ^ gpio_out[42] (out) - 3.225645 data arrival time + 11 0.378937 1.688621 1.217422 3.217422 ^ gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 1.688646 0.000000 3.217422 ^ gpio_ib_mode_sel[16] (out) + 3.217422 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6663,13 +6355,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225645 data arrival time + -3.217422 data arrival time --------------------------------------------------------------------------------------------- - 4.524354 slack (MET) + 4.532578 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6678,10 +6370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 1.691524 1.225636 3.225636 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.691653 0.000000 3.225636 ^ gpio_analog_sel[33] (out) - 3.225636 data arrival time + 11 0.378413 1.686297 1.216901 3.216901 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.686334 0.000000 3.216901 ^ gpio_vtrip_sel[14] (out) + 3.216901 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6691,13 +6383,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225636 data arrival time + -3.216901 data arrival time --------------------------------------------------------------------------------------------- - 4.524364 slack (MET) + 4.533099 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6706,10 +6398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 1.691197 1.225636 3.225636 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.691254 0.000000 3.225636 ^ gpio_analog_sel[38] (out) - 3.225636 data arrival time + 11 0.378413 1.686297 1.214378 3.214378 ^ gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 1.686312 0.000000 3.214378 ^ gpio_ib_mode_sel[14] (out) + 3.214378 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6719,13 +6411,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225636 data arrival time + -3.214378 data arrival time --------------------------------------------------------------------------------------------- - 4.524364 slack (MET) + 4.535622 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6734,10 +6426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 1.693145 1.225506 3.225506 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.693257 0.000000 3.225506 ^ gpio_dm2[28] (out) - 3.225506 data arrival time + 11 0.377842 1.684681 1.214135 3.214135 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.684768 0.000000 3.214135 ^ gpio_vtrip_sel[13] (out) + 3.214135 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6747,13 +6439,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225506 data arrival time + -3.214135 data arrival time --------------------------------------------------------------------------------------------- - 4.524494 slack (MET) + 4.535865 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6762,10 +6454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 1.694328 1.225396 3.225396 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.694427 0.000000 3.225396 ^ gpio_holdover[30] (out) - 3.225396 data arrival time + 11 0.377842 1.684681 1.213859 3.213859 ^ gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 1.684763 0.000000 3.213859 ^ gpio_ib_mode_sel[13] (out) + 3.213859 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6775,13 +6467,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225396 data arrival time + -3.213859 data arrival time --------------------------------------------------------------------------------------------- - 4.524604 slack (MET) + 4.536141 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6790,10 +6482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381086 1.698243 1.225381 3.225381 ^ gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 1.698284 0.000000 3.225381 ^ gpio_ib_mode_sel[26] (out) - 3.225381 data arrival time + 9 0.322913 1.439607 1.044256 3.044256 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.439661 0.000000 3.044256 ^ gpio_slow_sel[31] (out) + 3.044256 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6803,13 +6495,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225381 data arrival time + -3.044256 data arrival time --------------------------------------------------------------------------------------------- - 4.524619 slack (MET) + 4.705744 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6818,10 +6510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 1.686297 1.225365 3.225365 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.686480 0.000000 3.225365 ^ gpio_analog_en[14] (out) - 3.225365 data arrival time + 9 0.322913 1.439607 1.044237 3.044236 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.439661 0.000000 3.044236 ^ gpio_analog_en[31] (out) + 3.044236 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6831,13 +6523,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225365 data arrival time + -3.044236 data arrival time --------------------------------------------------------------------------------------------- - 4.524635 slack (MET) + 4.705763 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6846,10 +6538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381283 1.699039 1.225305 3.225305 ^ gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 1.699069 0.000000 3.225305 ^ gpio_ib_mode_sel[20] (out) - 3.225305 data arrival time + 9 0.322913 1.439607 1.043333 3.043333 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.439649 0.000000 3.043333 ^ gpio_dm0[31] (out) + 3.043333 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6859,13 +6551,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225305 data arrival time + -3.043333 data arrival time --------------------------------------------------------------------------------------------- - 4.524695 slack (MET) + 4.706667 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6874,10 +6566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 1.692513 1.225281 3.225281 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.692584 0.000000 3.225281 ^ gpio_holdover[0] (out) - 3.225281 data arrival time + 9 0.322913 1.439607 1.043272 3.043272 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.439648 0.000000 3.043272 ^ gpio_analog_pol[31] (out) + 3.043272 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6887,13 +6579,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225281 data arrival time + -3.043272 data arrival time --------------------------------------------------------------------------------------------- - 4.524719 slack (MET) + 4.706728 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6902,10 +6594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 1.697572 1.225242 3.225242 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.697624 0.000000 3.225242 ^ gpio_vtrip_sel[27] (out) - 3.225242 data arrival time + 9 0.322913 1.439607 1.042908 3.042908 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.439644 0.000000 3.042908 ^ gpio_analog_sel[31] (out) + 3.042908 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6915,13 +6607,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225242 data arrival time + -3.042908 data arrival time --------------------------------------------------------------------------------------------- - 4.524758 slack (MET) + 4.707092 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6930,10 +6622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 1.691663 1.225186 3.225186 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.691754 0.000000 3.225186 ^ gpio_dm2[18] (out) - 3.225186 data arrival time + 9 0.322913 1.439607 1.042711 3.042711 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.439642 0.000000 3.042711 ^ gpio_holdover[31] (out) + 3.042711 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6943,13 +6635,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225186 data arrival time + -3.042711 data arrival time --------------------------------------------------------------------------------------------- - 4.524814 slack (MET) + 4.707289 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6958,10 +6650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 1.693461 1.225163 3.225163 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.693473 0.000000 3.225163 ^ gpio_vtrip_sel[42] (out) - 3.225163 data arrival time + 9 0.322913 1.439607 1.041342 3.041342 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.439628 0.000000 3.041342 ^ gpio_vtrip_sel[31] (out) + 3.041342 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6971,13 +6663,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225163 data arrival time + -3.041342 data arrival time --------------------------------------------------------------------------------------------- - 4.524837 slack (MET) + 4.708658 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -6986,10 +6678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 1.684681 1.225127 3.225127 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.685045 0.000000 3.225127 ^ gpio_analog_pol[13] (out) - 3.225127 data arrival time + 9 0.322913 1.439607 1.041198 3.041198 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.439627 0.000000 3.041198 ^ gpio_ib_mode_sel[31] (out) + 3.041198 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -6999,13 +6691,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225127 data arrival time + -3.041198 data arrival time --------------------------------------------------------------------------------------------- - 4.524873 slack (MET) + 4.708802 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7014,10 +6706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 1.686297 1.225044 3.225044 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.686473 0.000000 3.225044 ^ gpio_dm0[14] (out) - 3.225044 data arrival time + 9 0.322913 1.439607 1.041034 3.041034 ^ gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 1.439626 0.000000 3.041034 ^ gpio_oeb[31] (out) + 3.041034 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7027,13 +6719,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.225044 data arrival time + -3.041034 data arrival time --------------------------------------------------------------------------------------------- - 4.524956 slack (MET) + 4.708967 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7042,10 +6734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 1.691524 1.224990 3.224989 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.691640 0.000000 3.224989 ^ gpio_dm2[33] (out) - 3.224989 data arrival time + 9 0.319790 1.425799 1.033948 3.033948 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.425850 0.000000 3.033948 ^ gpio_analog_pol[26] (out) + 3.033948 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7055,13 +6747,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224989 data arrival time + -3.033948 data arrival time --------------------------------------------------------------------------------------------- - 4.525011 slack (MET) + 4.716052 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7070,10 +6762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380306 1.693461 1.224965 3.224965 ^ gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 1.693472 0.000000 3.224965 ^ gpio_ib_mode_sel[42] (out) - 3.224965 data arrival time + 9 0.319178 1.423664 1.033891 3.033891 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.423793 0.000000 3.033891 ^ gpio_slow_sel[25] (out) + 3.033891 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7083,13 +6775,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224965 data arrival time + -3.033891 data arrival time --------------------------------------------------------------------------------------------- - 4.525035 slack (MET) + 4.716108 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7098,10 +6790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 1.689679 1.224944 3.224943 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.689762 0.000000 3.224943 ^ gpio_slow_sel[43] (out) - 3.224943 data arrival time + 9 0.319178 1.423664 1.033793 3.033793 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.423791 0.000000 3.033793 ^ gpio_analog_en[25] (out) + 3.033793 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7111,13 +6803,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224943 data arrival time + -3.033793 data arrival time --------------------------------------------------------------------------------------------- - 4.525056 slack (MET) + 4.716207 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7126,10 +6818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 1.689679 1.224888 3.224889 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.689761 0.000000 3.224889 ^ gpio_dm1[43] (out) - 3.224889 data arrival time + 9 0.319178 1.423664 1.033752 3.033752 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.423790 0.000000 3.033752 ^ gpio_dm0[25] (out) + 3.033752 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7139,13 +6831,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224889 data arrival time + -3.033752 data arrival time --------------------------------------------------------------------------------------------- - 4.525112 slack (MET) + 4.716248 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7154,10 +6846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 1.697076 1.224853 3.224853 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.697127 0.000000 3.224853 ^ gpio_vtrip_sel[36] (out) - 3.224853 data arrival time + 9 0.319178 1.423664 1.033692 3.033693 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.423789 0.000000 3.033693 ^ gpio_analog_pol[25] (out) + 3.033693 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7167,13 +6859,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224853 data arrival time + -3.033693 data arrival time --------------------------------------------------------------------------------------------- - 4.525147 slack (MET) + 4.716308 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7182,10 +6874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 1.691197 1.224846 3.224846 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.691244 0.000000 3.224846 ^ gpio_dm2[38] (out) - 3.224846 data arrival time + 9 0.319790 1.425799 1.033608 3.033608 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.425846 0.000000 3.033608 ^ gpio_slow_sel[26] (out) + 3.033608 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7195,13 +6887,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224846 data arrival time + -3.033608 data arrival time --------------------------------------------------------------------------------------------- - 4.525154 slack (MET) + 4.716392 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7210,10 +6902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 1.689679 1.224818 3.224818 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.689760 0.000000 3.224818 ^ gpio_analog_en[43] (out) - 3.224818 data arrival time + 9 0.319790 1.425799 1.033601 3.033601 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.425846 0.000000 3.033601 ^ gpio_dm0[26] (out) + 3.033601 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7223,13 +6915,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224818 data arrival time + -3.033601 data arrival time --------------------------------------------------------------------------------------------- - 4.525182 slack (MET) + 4.716399 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7238,10 +6930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 1.689679 1.224759 3.224759 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.689759 0.000000 3.224759 ^ gpio_dm0[43] (out) - 3.224759 data arrival time + 9 0.319790 1.425799 1.033511 3.033511 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.425844 0.000000 3.033511 ^ gpio_analog_en[26] (out) + 3.033511 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7251,13 +6943,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224759 data arrival time + -3.033511 data arrival time --------------------------------------------------------------------------------------------- - 4.525241 slack (MET) + 4.716489 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7266,10 +6958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 1.689679 1.224680 3.224680 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.689758 0.000000 3.224680 ^ gpio_analog_pol[43] (out) - 3.224680 data arrival time + 9 0.319178 1.423664 1.033337 3.033337 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.423781 0.000000 3.033337 ^ gpio_analog_sel[25] (out) + 3.033337 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7279,13 +6971,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224680 data arrival time + -3.033337 data arrival time --------------------------------------------------------------------------------------------- - 4.525320 slack (MET) + 4.716663 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7294,10 +6986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 1.696841 1.224624 3.224624 ^ gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 1.696896 0.000000 3.224624 ^ gpio_vtrip_sel[29] (out) - 3.224624 data arrival time + 9 0.319790 1.425799 1.033040 3.033040 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.425838 0.000000 3.033040 ^ gpio_analog_sel[26] (out) + 3.033040 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7307,13 +6999,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224624 data arrival time + -3.033040 data arrival time --------------------------------------------------------------------------------------------- - 4.525376 slack (MET) + 4.716960 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7322,10 +7014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381222 1.698804 1.224558 3.224559 ^ gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 1.698830 0.000000 3.224559 ^ gpio_ib_mode_sel[32] (out) - 3.224559 data arrival time + 9 0.319790 1.425799 1.032846 3.032846 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.425836 0.000000 3.032846 ^ gpio_holdover[26] (out) + 3.032846 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7335,13 +7027,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224559 data arrival time + -3.032846 data arrival time --------------------------------------------------------------------------------------------- - 4.525442 slack (MET) + 4.717154 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7350,10 +7042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 1.692513 1.224537 3.224537 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.692573 0.000000 3.224537 ^ gpio_out[0] (out) - 3.224537 data arrival time + 9 0.319433 1.424195 1.032752 3.032752 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.424244 0.000000 3.032752 ^ gpio_analog_pol[29] (out) + 3.032752 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7363,13 +7055,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224537 data arrival time + -3.032752 data arrival time --------------------------------------------------------------------------------------------- - 4.525463 slack (MET) - + 4.717247 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) + +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7378,10 +7070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 1.691663 1.224465 3.224465 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.691742 0.000000 3.224465 ^ gpio_holdover[18] (out) - 3.224465 data arrival time + 9 0.319433 1.424195 1.032417 3.032417 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.424240 0.000000 3.032417 ^ gpio_slow_sel[29] (out) + 3.032417 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7391,13 +7083,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224465 data arrival time + -3.032417 data arrival time --------------------------------------------------------------------------------------------- - 4.525535 slack (MET) + 4.717583 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7406,10 +7098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 1.689679 1.224245 3.224245 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.689751 0.000000 3.224245 ^ gpio_analog_sel[43] (out) - 3.224245 data arrival time + 9 0.319433 1.424195 1.032405 3.032406 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.424240 0.000000 3.032406 ^ gpio_dm0[29] (out) + 3.032406 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7419,13 +7111,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224245 data arrival time + -3.032406 data arrival time --------------------------------------------------------------------------------------------- - 4.525755 slack (MET) + 4.717595 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7434,10 +7126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 1.691524 1.224237 3.224237 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.691627 0.000000 3.224237 ^ gpio_holdover[33] (out) - 3.224237 data arrival time + 9 0.319178 1.423664 1.032349 3.032349 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.423762 0.000000 3.032349 ^ gpio_holdover[25] (out) + 3.032349 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7447,13 +7139,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224237 data arrival time + -3.032349 data arrival time --------------------------------------------------------------------------------------------- - 4.525763 slack (MET) + 4.717651 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7462,10 +7154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380910 1.697572 1.224167 3.224167 ^ gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 1.697611 0.000000 3.224167 ^ gpio_ib_mode_sel[27] (out) - 3.224167 data arrival time + 9 0.319433 1.424195 1.032316 3.032315 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.424239 0.000000 3.032315 ^ gpio_analog_en[29] (out) + 3.032315 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7475,13 +7167,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224167 data arrival time + -3.032315 data arrival time --------------------------------------------------------------------------------------------- - 4.525833 slack (MET) + 4.717684 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7490,10 +7182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 1.689679 1.224126 3.224126 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.689749 0.000000 3.224126 ^ gpio_dm2[43] (out) - 3.224126 data arrival time + 9 0.318314 1.419681 1.032021 3.032021 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.419816 0.000000 3.032021 ^ gpio_slow_sel[28] (out) + 3.032021 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7503,13 +7195,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224126 data arrival time + -3.032021 data arrival time --------------------------------------------------------------------------------------------- - 4.525874 slack (MET) + 4.717978 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7518,10 +7210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 1.689146 1.224035 3.224035 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.689254 0.000000 3.224035 ^ gpio_analog_sel[17] (out) - 3.224035 data arrival time + 9 0.319433 1.424195 1.031811 3.031811 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.424232 0.000000 3.031811 ^ gpio_analog_sel[29] (out) + 3.031811 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7531,13 +7223,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224035 data arrival time + -3.031811 data arrival time --------------------------------------------------------------------------------------------- - 4.525965 slack (MET) + 4.718189 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7546,10 +7238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 1.693145 1.224018 3.224019 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.693231 0.000000 3.224019 ^ gpio_holdover[28] (out) - 3.224019 data arrival time + 9 0.319790 1.425799 1.031691 3.031691 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.425824 0.000000 3.031691 ^ gpio_vtrip_sel[26] (out) + 3.031691 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7559,13 +7251,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224019 data arrival time + -3.031691 data arrival time --------------------------------------------------------------------------------------------- - 4.525981 slack (MET) + 4.718308 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7574,10 +7266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 1.686297 1.224011 3.224011 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.686449 0.000000 3.224011 ^ gpio_analog_pol[14] (out) - 3.224011 data arrival time + 9 0.319433 1.424195 1.031616 3.031616 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.424230 0.000000 3.031616 ^ gpio_holdover[29] (out) + 3.031616 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7587,13 +7279,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.224011 data arrival time + -3.031616 data arrival time --------------------------------------------------------------------------------------------- - 4.525989 slack (MET) + 4.718384 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7602,10 +7294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 1.689679 1.223988 3.223988 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.689747 0.000000 3.223988 ^ gpio_holdover[43] (out) - 3.223988 data arrival time + 9 0.318314 1.419681 1.031497 3.031497 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.419804 0.000000 3.031497 ^ gpio_analog_en[28] (out) + 3.031497 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7615,13 +7307,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223988 data arrival time + -3.031497 data arrival time --------------------------------------------------------------------------------------------- - 4.526012 slack (MET) + 4.718503 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7630,10 +7322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 1.691450 1.223913 3.223913 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.691574 0.000000 3.223913 ^ gpio_dm2[24] (out) - 3.223913 data arrival time + 9 0.319790 1.425799 1.031345 3.031345 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.425820 0.000000 3.031345 ^ gpio_ib_mode_sel[26] (out) + 3.031345 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7643,13 +7335,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223913 data arrival time + -3.031345 data arrival time --------------------------------------------------------------------------------------------- - 4.526086 slack (MET) + 4.718656 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7658,10 +7350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 1.691663 1.223876 3.223876 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.691733 0.000000 3.223876 ^ gpio_out[18] (out) - 3.223876 data arrival time + 9 0.317896 1.418202 1.031315 3.031315 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.418396 0.000000 3.031315 ^ gpio_analog_pol[33] (out) + 3.031315 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7671,13 +7363,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223876 data arrival time + -3.031315 data arrival time --------------------------------------------------------------------------------------------- - 4.526124 slack (MET) + 4.718685 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7686,10 +7378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.381189 1.698663 1.223856 3.223856 ^ gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 1.698684 0.000000 3.223856 ^ gpio_ib_mode_sel[37] (out) - 3.223856 data arrival time + 9 0.318314 1.419681 1.031278 3.031278 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.419800 0.000000 3.031278 ^ gpio_dm0[28] (out) + 3.031278 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7699,13 +7391,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223856 data arrival time + -3.031278 data arrival time --------------------------------------------------------------------------------------------- - 4.526144 slack (MET) + 4.718721 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7714,10 +7406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 1.689679 1.223850 3.223850 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.689745 0.000000 3.223850 ^ gpio_out[43] (out) - 3.223850 data arrival time + 9 0.319790 1.425799 1.031173 3.031173 ^ gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 1.425819 0.000000 3.031173 ^ gpio_oeb[26] (out) + 3.031173 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7727,13 +7419,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223850 data arrival time + -3.031173 data arrival time --------------------------------------------------------------------------------------------- - 4.526150 slack (MET) + 4.718827 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7742,10 +7434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 1.694328 1.223798 3.223798 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.694402 0.000000 3.223798 ^ gpio_out[30] (out) - 3.223798 data arrival time + 9 0.317896 1.418202 1.030969 3.030969 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.418386 0.000000 3.030969 ^ gpio_dm0[33] (out) + 3.030969 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7755,13 +7447,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223798 data arrival time + -3.030969 data arrival time --------------------------------------------------------------------------------------------- - 4.526202 slack (MET) + 4.719031 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7770,10 +7462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 1.691197 1.223661 3.223660 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.691231 0.000000 3.223660 ^ gpio_holdover[38] (out) - 3.223660 data arrival time + 9 0.317896 1.418202 1.030901 3.030901 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.418385 0.000000 3.030901 ^ gpio_analog_en[33] (out) + 3.030901 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7783,13 +7475,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223660 data arrival time + -3.030901 data arrival time --------------------------------------------------------------------------------------------- - 4.526340 slack (MET) + 4.719099 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7798,10 +7490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 1.688621 1.223653 3.223653 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.688731 0.000000 3.223653 ^ gpio_analog_sel[16] (out) - 3.223653 data arrival time + 9 0.317896 1.418202 1.030737 3.030737 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.418380 0.000000 3.030737 ^ gpio_slow_sel[33] (out) + 3.030737 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7811,13 +7503,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223653 data arrival time + -3.030737 data arrival time --------------------------------------------------------------------------------------------- - 4.526347 slack (MET) + 4.719263 slack (MET) Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7826,10 +7518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380732 1.696841 1.223546 3.223546 ^ gpio_loopback_zero[29] (in) + 9 0.319433 1.424195 1.030501 3.030501 ^ gpio_loopback_zero[29] (in) gpio_loopback_zero[29] (net) - 1.696883 0.000000 3.223546 ^ gpio_ib_mode_sel[29] (out) - 3.223546 data arrival time + 1.424219 0.000000 3.030501 ^ gpio_vtrip_sel[29] (out) + 3.030501 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7839,13 +7531,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223546 data arrival time + -3.030501 data arrival time --------------------------------------------------------------------------------------------- - 4.526454 slack (MET) + 4.719499 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7854,10 +7546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 1.691524 1.223495 3.223495 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.691614 0.000000 3.223495 ^ gpio_out[33] (out) - 3.223495 data arrival time + 9 0.318314 1.419681 1.030463 3.030463 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.419783 0.000000 3.030463 ^ gpio_analog_pol[28] (out) + 3.030463 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7867,13 +7559,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223495 data arrival time + -3.030463 data arrival time --------------------------------------------------------------------------------------------- - 4.526505 slack (MET) + 4.719537 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7882,10 +7574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 1.694999 1.223431 3.223431 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.695049 0.000000 3.223431 ^ gpio_vtrip_sel[34] (out) - 3.223431 data arrival time + 9 0.319433 1.424195 1.030155 3.030155 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.424216 0.000000 3.030155 ^ gpio_ib_mode_sel[29] (out) + 3.030155 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7895,13 +7587,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223431 data arrival time + -3.030155 data arrival time --------------------------------------------------------------------------------------------- - 4.526568 slack (MET) + 4.719845 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7910,10 +7602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 1.689146 1.223417 3.223417 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.689243 0.000000 3.223417 ^ gpio_dm2[17] (out) - 3.223417 data arrival time + 9 0.317475 1.416049 1.029995 3.029995 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.416208 0.000000 3.029995 ^ gpio_slow_sel[27] (out) + 3.029995 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7923,13 +7615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223417 data arrival time + -3.029995 data arrival time --------------------------------------------------------------------------------------------- - 4.526583 slack (MET) + 4.720005 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7938,10 +7630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 1.693145 1.223278 3.223278 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.693219 0.000000 3.223278 ^ gpio_out[28] (out) - 3.223278 data arrival time + 9 0.319433 1.424195 1.029982 3.029982 ^ gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 1.424214 0.000000 3.029982 ^ gpio_oeb[29] (out) + 3.029982 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7951,13 +7643,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223278 data arrival time + -3.029982 data arrival time --------------------------------------------------------------------------------------------- - 4.526722 slack (MET) + 4.720018 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7966,10 +7658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 1.691450 1.223141 3.223141 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.691559 0.000000 3.223141 ^ gpio_holdover[24] (out) - 3.223141 data arrival time + 9 0.318314 1.419681 1.029694 3.029694 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.419769 0.000000 3.029694 ^ gpio_analog_sel[28] (out) + 3.029694 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -7979,13 +7671,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223141 data arrival time + -3.029694 data arrival time --------------------------------------------------------------------------------------------- - 4.526859 slack (MET) + 4.720306 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -7994,10 +7686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 1.688621 1.223034 3.223034 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.688720 0.000000 3.223034 ^ gpio_dm2[16] (out) - 3.223034 data arrival time + 9 0.317896 1.418202 1.029471 3.029470 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.418349 0.000000 3.029470 ^ gpio_analog_sel[33] (out) + 3.029470 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8007,13 +7699,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223034 data arrival time + -3.029470 data arrival time --------------------------------------------------------------------------------------------- - 4.526966 slack (MET) + 4.720530 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8022,10 +7714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 1.694672 1.223033 3.223033 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.694722 0.000000 3.223033 ^ gpio_vtrip_sel[31] (out) - 3.223033 data arrival time + 9 0.319178 1.423664 1.029342 3.029342 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.423713 0.000000 3.029342 ^ gpio_vtrip_sel[25] (out) + 3.029342 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8035,13 +7727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.223033 data arrival time + -3.029342 data arrival time --------------------------------------------------------------------------------------------- - 4.526968 slack (MET) + 4.720658 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8050,10 +7742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 1.694639 1.222730 3.222730 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.694674 0.000000 3.222730 ^ gpio_vtrip_sel[23] (out) - 3.222730 data arrival time + 9 0.317475 1.416049 1.029243 3.029243 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.416190 0.000000 3.029243 ^ gpio_analog_en[27] (out) + 3.029243 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8063,13 +7755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222730 data arrival time + -3.029243 data arrival time --------------------------------------------------------------------------------------------- - 4.527270 slack (MET) + 4.720757 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8078,10 +7770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 1.689146 1.222697 3.222697 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.689231 0.000000 3.222697 ^ gpio_holdover[17] (out) - 3.222697 data arrival time + 9 0.317475 1.416049 1.029060 3.029060 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.416186 0.000000 3.029060 ^ gpio_dm0[27] (out) + 3.029060 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8091,13 +7783,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222697 data arrival time + -3.029060 data arrival time --------------------------------------------------------------------------------------------- - 4.527303 slack (MET) + 4.720940 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8106,10 +7798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380800 1.697076 1.222485 3.222486 ^ gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 1.697102 0.000000 3.222486 ^ gpio_ib_mode_sel[36] (out) - 3.222486 data arrival time + 9 0.317475 1.416049 1.028734 3.028733 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.416179 0.000000 3.028733 ^ gpio_analog_pol[27] (out) + 3.028733 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8119,13 +7811,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222486 data arrival time + -3.028733 data arrival time --------------------------------------------------------------------------------------------- - 4.527514 slack (MET) + 4.721266 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8134,10 +7826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 1.691197 1.222425 3.222425 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.691219 0.000000 3.222425 ^ gpio_out[38] (out) - 3.222425 data arrival time + 9 0.318314 1.419681 1.028673 3.028673 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.419751 0.000000 3.028673 ^ gpio_holdover[28] (out) + 3.028673 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8147,13 +7839,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222425 data arrival time + -3.028673 data arrival time --------------------------------------------------------------------------------------------- - 4.527575 slack (MET) + 4.721327 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8162,10 +7854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 1.691450 1.222401 3.222401 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.691546 0.000000 3.222401 ^ gpio_out[24] (out) - 3.222401 data arrival time + 9 0.319178 1.423664 1.028572 3.028572 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.423703 0.000000 3.028572 ^ gpio_ib_mode_sel[25] (out) + 3.028572 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8175,25 +7867,25 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222401 data arrival time + -3.028572 data arrival time --------------------------------------------------------------------------------------------- - 4.527599 slack (MET) + 4.721428 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 11 0.378937 1.688621 1.222313 3.222313 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.688708 0.000000 3.222313 ^ gpio_holdover[16] (out) - 3.222313 data arrival time + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 ^ input external delay + 9 0.317222 1.414754 1.028338 3.028338 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.414876 0.000000 3.028338 ^ gpio_slow_sel[32] (out) + 3.028338 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8203,13 +7895,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222313 data arrival time + -3.028338 data arrival time --------------------------------------------------------------------------------------------- - 4.527687 slack (MET) + 4.721663 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8218,10 +7910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 1.689679 1.222150 3.222150 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.689723 0.000000 3.222150 ^ gpio_vtrip_sel[43] (out) - 3.222150 data arrival time + 9 0.317896 1.418202 1.027882 3.027882 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.418314 0.000000 3.027882 ^ gpio_holdover[33] (out) + 3.027882 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8231,13 +7923,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.222150 data arrival time + -3.027882 data arrival time --------------------------------------------------------------------------------------------- - 4.527850 slack (MET) + 4.722118 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8246,10 +7938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 1.689146 1.221993 3.221993 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.689220 0.000000 3.221993 ^ gpio_out[17] (out) - 3.221993 data arrival time + 9 0.317222 1.414754 1.027403 3.027404 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.414856 0.000000 3.027404 ^ gpio_analog_en[32] (out) + 3.027404 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8259,13 +7951,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221993 data arrival time + -3.027404 data arrival time --------------------------------------------------------------------------------------------- - 4.528008 slack (MET) + 4.722597 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8274,10 +7966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 1.684681 1.221954 3.221953 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.684945 0.000000 3.221953 ^ gpio_analog_sel[13] (out) - 3.221953 data arrival time + 9 0.317222 1.414754 1.027185 3.027185 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.414852 0.000000 3.027185 ^ gpio_dm0[32] (out) + 3.027185 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8287,13 +7979,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221953 data arrival time + -3.027185 data arrival time --------------------------------------------------------------------------------------------- - 4.528047 slack (MET) + 4.722815 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8302,10 +7994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380260 1.694672 1.221958 3.221958 ^ gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 1.694710 0.000000 3.221958 ^ gpio_ib_mode_sel[31] (out) - 3.221958 data arrival time + 9 0.317222 1.414754 1.026861 3.026861 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.414846 0.000000 3.026861 ^ gpio_analog_pol[32] (out) + 3.026861 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8315,13 +8007,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221958 data arrival time + -3.026861 data arrival time --------------------------------------------------------------------------------------------- - 4.528042 slack (MET) + 4.723139 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8330,10 +8022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 1.686711 1.221828 3.221828 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.686733 0.000000 3.221828 ^ gpio_slow_sel[41] (out) - 3.221828 data arrival time + 9 0.317475 1.416049 1.026748 3.026748 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.416139 0.000000 3.026748 ^ gpio_analog_sel[27] (out) + 3.026748 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8343,13 +8035,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221828 data arrival time + -3.026748 data arrival time --------------------------------------------------------------------------------------------- - 4.528172 slack (MET) + 4.723252 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8358,10 +8050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 1.686711 1.221774 3.221774 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.686732 0.000000 3.221774 ^ gpio_dm1[41] (out) - 3.221774 data arrival time + 9 0.319178 1.423664 1.026608 3.026608 ^ gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 1.423683 0.000000 3.026608 ^ gpio_oeb[25] (out) + 3.026608 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8371,13 +8063,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221774 data arrival time + -3.026608 data arrival time --------------------------------------------------------------------------------------------- - 4.528226 slack (MET) + 4.723392 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8386,10 +8078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 1.686711 1.221703 3.221703 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.686732 0.000000 3.221703 ^ gpio_analog_en[41] (out) - 3.221703 data arrival time + 9 0.317475 1.416049 1.025682 3.025681 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.416121 0.000000 3.025681 ^ gpio_holdover[27] (out) + 3.025681 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8399,13 +8091,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221703 data arrival time + -3.025681 data arrival time --------------------------------------------------------------------------------------------- - 4.528297 slack (MET) + 4.724319 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8414,10 +8106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380290 1.694639 1.221701 3.221701 ^ gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 1.694664 0.000000 3.221701 ^ gpio_ib_mode_sel[23] (out) - 3.221701 data arrival time + 9 0.318314 1.419681 1.024970 3.024970 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.419704 0.000000 3.024970 ^ gpio_oeb[28] (out) + 3.024970 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8427,13 +8119,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221701 data arrival time + -3.024970 data arrival time --------------------------------------------------------------------------------------------- - 4.528299 slack (MET) + 4.725030 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8442,10 +8134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 1.686711 1.221644 3.221644 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.686731 0.000000 3.221644 ^ gpio_dm0[41] (out) - 3.221644 data arrival time + 9 0.318314 1.419681 1.024794 3.024794 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.419703 0.000000 3.024794 ^ gpio_vtrip_sel[28] (out) + 3.024794 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8455,13 +8147,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221644 data arrival time + -3.024794 data arrival time --------------------------------------------------------------------------------------------- - 4.528357 slack (MET) + 4.725206 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8470,10 +8162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 1.686297 1.221630 3.221630 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.686402 0.000000 3.221630 ^ gpio_analog_sel[14] (out) - 3.221630 data arrival time + 9 0.318314 1.419681 1.024624 3.024624 ^ gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 1.419701 0.000000 3.024624 ^ gpio_ib_mode_sel[28] (out) + 3.024624 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8483,13 +8175,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221630 data arrival time + -3.024624 data arrival time --------------------------------------------------------------------------------------------- - 4.528370 slack (MET) + 4.725376 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8498,10 +8190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 1.688621 1.221608 3.221608 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.688696 0.000000 3.221608 ^ gpio_out[16] (out) - 3.221608 data arrival time + 9 0.317896 1.418202 1.024629 3.024629 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.418258 0.000000 3.024629 ^ gpio_vtrip_sel[33] (out) + 3.024629 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8511,13 +8203,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221608 data arrival time + -3.024629 data arrival time --------------------------------------------------------------------------------------------- - 4.528391 slack (MET) + 4.725371 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8526,10 +8218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 1.686366 1.221578 3.221578 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.686388 0.000000 3.221578 ^ gpio_slow_sel[40] (out) - 3.221578 data arrival time + 9 0.317896 1.418202 1.024383 3.024383 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.418254 0.000000 3.024383 ^ gpio_ib_mode_sel[33] (out) + 3.024383 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8539,13 +8231,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221578 data arrival time + -3.024383 data arrival time --------------------------------------------------------------------------------------------- - 4.528421 slack (MET) + 4.725617 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8554,10 +8246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 1.686711 1.221565 3.221565 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.686731 0.000000 3.221565 ^ gpio_analog_pol[41] (out) - 3.221565 data arrival time + 9 0.315538 1.407689 1.024276 3.024276 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.407887 0.000000 3.024276 ^ gpio_slow_sel[24] (out) + 3.024276 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8567,13 +8259,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221565 data arrival time + -3.024276 data arrival time --------------------------------------------------------------------------------------------- - 4.528435 slack (MET) + 4.725724 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8582,10 +8274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 1.686366 1.221523 3.221523 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.686387 0.000000 3.221523 ^ gpio_dm1[40] (out) - 3.221523 data arrival time + 9 0.317222 1.414754 1.024260 3.024260 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.414804 0.000000 3.024260 ^ gpio_analog_sel[32] (out) + 3.024260 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8595,13 +8287,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221523 data arrival time + -3.024260 data arrival time --------------------------------------------------------------------------------------------- - 4.528476 slack (MET) + 4.725740 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8610,10 +8302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 1.686366 1.221453 3.221453 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.686386 0.000000 3.221453 ^ gpio_analog_en[40] (out) - 3.221453 data arrival time + 9 0.315538 1.407689 1.023742 3.023742 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.407873 0.000000 3.023742 ^ gpio_analog_en[24] (out) + 3.023742 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8623,13 +8315,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221453 data arrival time + -3.023742 data arrival time --------------------------------------------------------------------------------------------- - 4.528547 slack (MET) + 4.726258 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8638,10 +8330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 1.686366 1.221394 3.221394 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.686386 0.000000 3.221394 ^ gpio_dm0[40] (out) - 3.221394 data arrival time + 9 0.315538 1.407689 1.023547 3.023547 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.407868 0.000000 3.023547 ^ gpio_dm0[24] (out) + 3.023547 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8651,13 +8343,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221394 data arrival time + -3.023547 data arrival time --------------------------------------------------------------------------------------------- - 4.528606 slack (MET) + 4.726453 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8666,10 +8358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 1.686366 1.221315 3.221315 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.686386 0.000000 3.221315 ^ gpio_analog_pol[40] (out) - 3.221315 data arrival time + 9 0.317222 1.414754 1.023545 3.023545 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.414795 0.000000 3.023545 ^ gpio_holdover[32] (out) + 3.023545 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8679,13 +8371,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221315 data arrival time + -3.023545 data arrival time --------------------------------------------------------------------------------------------- - 4.528685 slack (MET) + 4.726455 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8694,10 +8386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 1.686711 1.221129 3.221129 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.686728 0.000000 3.221129 ^ gpio_analog_sel[41] (out) - 3.221129 data arrival time + 9 0.317475 1.416049 1.023327 3.023327 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.416087 0.000000 3.023327 ^ gpio_vtrip_sel[27] (out) + 3.023327 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8707,13 +8399,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221129 data arrival time + -3.023327 data arrival time --------------------------------------------------------------------------------------------- - 4.528871 slack (MET) + 4.726673 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8722,10 +8414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 1.694328 1.221110 3.221110 ^ gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 1.694366 0.000000 3.221110 ^ gpio_vtrip_sel[30] (out) - 3.221110 data arrival time + 9 0.315538 1.407689 1.023202 3.023202 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.407859 0.000000 3.023202 ^ gpio_analog_pol[24] (out) + 3.023202 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8735,13 +8427,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221110 data arrival time + -3.023202 data arrival time --------------------------------------------------------------------------------------------- - 4.528890 slack (MET) + 4.726798 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8750,10 +8442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 1.691663 1.221025 3.221025 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.691697 0.000000 3.221025 ^ gpio_vtrip_sel[18] (out) - 3.221025 data arrival time + 9 0.317222 1.414754 1.023124 3.023124 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.414790 0.000000 3.023124 ^ gpio_vtrip_sel[32] (out) + 3.023124 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8763,13 +8455,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221025 data arrival time + -3.023124 data arrival time --------------------------------------------------------------------------------------------- - 4.528975 slack (MET) + 4.726876 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8778,10 +8470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 1.686711 1.221011 3.221011 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.686727 0.000000 3.221011 ^ gpio_dm2[41] (out) - 3.221011 data arrival time + 9 0.317222 1.414754 1.022983 3.022983 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.414788 0.000000 3.022983 ^ gpio_ib_mode_sel[32] (out) + 3.022983 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8791,13 +8483,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221011 data arrival time + -3.022983 data arrival time --------------------------------------------------------------------------------------------- - 4.528989 slack (MET) + 4.727017 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8806,10 +8498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380335 1.694999 1.221014 3.221014 ^ gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 1.695024 0.000000 3.221014 ^ gpio_ib_mode_sel[34] (out) - 3.221014 data arrival time + 9 0.317475 1.416049 1.022565 3.022565 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.416079 0.000000 3.022565 ^ gpio_ib_mode_sel[27] (out) + 3.022565 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8819,13 +8511,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.221014 data arrival time + -3.022565 data arrival time --------------------------------------------------------------------------------------------- - 4.528986 slack (MET) + 4.727435 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8834,10 +8526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 1.686297 1.220983 3.220983 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.686390 0.000000 3.220983 ^ gpio_dm2[14] (out) - 3.220983 data arrival time + 9 0.314820 1.404562 1.022533 3.022532 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.404783 0.000000 3.022532 ^ gpio_slow_sel[30] (out) + 3.022532 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8847,13 +8539,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220983 data arrival time + -3.022532 data arrival time --------------------------------------------------------------------------------------------- - 4.529016 slack (MET) + 4.727468 slack (MET) Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8862,10 +8554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.380152 1.694328 1.220934 3.220934 ^ gpio_loopback_zero[30] (in) + 9 0.314820 1.404562 1.022035 3.022035 ^ gpio_loopback_zero[30] (in) gpio_loopback_zero[30] (net) - 1.694365 0.000000 3.220934 ^ gpio_ib_mode_sel[30] (out) - 3.220934 data arrival time + 1.404769 0.000000 3.022035 ^ gpio_analog_en[30] (out) + 3.022035 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8875,13 +8567,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220934 data arrival time + -3.022035 data arrival time --------------------------------------------------------------------------------------------- - 4.529066 slack (MET) + 4.727965 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8890,10 +8582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 1.686366 1.220880 3.220880 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.686382 0.000000 3.220880 ^ gpio_analog_sel[40] (out) - 3.220880 data arrival time + 9 0.315122 1.406628 1.021835 3.021835 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.406918 0.000000 3.021835 ^ gpio_slow_sel[34] (out) + 3.021835 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8903,13 +8595,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220880 data arrival time + -3.021835 data arrival time --------------------------------------------------------------------------------------------- - 4.529120 slack (MET) + 4.728165 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8918,10 +8610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 1.686711 1.220872 3.220872 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.686726 0.000000 3.220872 ^ gpio_holdover[41] (out) - 3.220872 data arrival time + 9 0.314820 1.404562 1.021818 3.021818 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.404763 0.000000 3.021818 ^ gpio_dm0[30] (out) + 3.021818 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8931,13 +8623,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220872 data arrival time + -3.021818 data arrival time --------------------------------------------------------------------------------------------- - 4.529128 slack (MET) + 4.728181 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8946,10 +8638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 1.691524 1.220809 3.220809 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.691574 0.000000 3.220809 ^ gpio_vtrip_sel[33] (out) - 3.220809 data arrival time + 9 0.317222 1.414754 1.021664 3.021664 ^ gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 1.414775 0.000000 3.021664 ^ gpio_oeb[32] (out) + 3.021664 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8959,13 +8651,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220809 data arrival time + -3.021664 data arrival time --------------------------------------------------------------------------------------------- - 4.529191 slack (MET) + 4.728336 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -8974,10 +8666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 1.686366 1.220761 3.220761 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.686381 0.000000 3.220761 ^ gpio_dm2[40] (out) - 3.220761 data arrival time + 9 0.317896 1.418202 1.021513 3.021513 ^ gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 1.418222 0.000000 3.021513 ^ gpio_oeb[33] (out) + 3.021513 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -8987,13 +8679,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220761 data arrival time + -3.021513 data arrival time --------------------------------------------------------------------------------------------- - 4.529239 slack (MET) + 4.728487 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9002,10 +8694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 1.691197 1.220744 3.220744 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.691207 0.000000 3.220744 ^ gpio_vtrip_sel[38] (out) - 3.220744 data arrival time + 9 0.314820 1.404562 1.021496 3.021496 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.404754 0.000000 3.021496 ^ gpio_analog_pol[30] (out) + 3.021496 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9015,13 +8707,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220744 data arrival time + -3.021496 data arrival time --------------------------------------------------------------------------------------------- - 4.529256 slack (MET) + 4.728504 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9030,10 +8722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 1.686711 1.220734 3.220734 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.686725 0.000000 3.220734 ^ gpio_out[41] (out) - 3.220734 data arrival time + 9 0.315122 1.406628 1.021350 3.021350 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.406902 0.000000 3.021350 ^ gpio_analog_en[34] (out) + 3.021350 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9043,13 +8735,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220734 data arrival time + -3.021350 data arrival time --------------------------------------------------------------------------------------------- - 4.529265 slack (MET) + 4.728650 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9058,10 +8750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 1.693145 1.220697 3.220697 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.693185 0.000000 3.220697 ^ gpio_ib_mode_sel[28] (out) - 3.220697 data arrival time + 9 0.315122 1.406628 1.021307 3.021307 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.406901 0.000000 3.021307 ^ gpio_dm0[34] (out) + 3.021307 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9071,13 +8763,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220697 data arrival time + -3.021307 data arrival time --------------------------------------------------------------------------------------------- - 4.529303 slack (MET) + 4.728693 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9086,10 +8778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 1.686366 1.220622 3.220622 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.686380 0.000000 3.220622 ^ gpio_holdover[40] (out) - 3.220622 data arrival time + 9 0.315122 1.406628 1.021245 3.021245 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.406899 0.000000 3.021245 ^ gpio_analog_pol[34] (out) + 3.021245 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9099,13 +8791,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220622 data arrival time + -3.021245 data arrival time --------------------------------------------------------------------------------------------- - 4.529378 slack (MET) + 4.728755 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9114,10 +8806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 1.692513 1.220620 3.220620 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.692532 0.000000 3.220620 ^ gpio_vtrip_sel[0] (out) - 3.220620 data arrival time + 9 0.315122 1.406628 1.020899 3.020899 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.406888 0.000000 3.020899 ^ gpio_analog_sel[34] (out) + 3.020899 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9127,13 +8819,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220620 data arrival time + -3.020899 data arrival time --------------------------------------------------------------------------------------------- - 4.529380 slack (MET) + 4.729101 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9142,10 +8834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379677 1.691197 1.220545 3.220545 ^ gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 1.691206 0.000000 3.220545 ^ gpio_ib_mode_sel[38] (out) - 3.220545 data arrival time + 9 0.315122 1.406628 1.020699 3.020699 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.406882 0.000000 3.020699 ^ gpio_holdover[34] (out) + 3.020699 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9155,13 +8847,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220545 data arrival time + -3.020699 data arrival time --------------------------------------------------------------------------------------------- - 4.529455 slack (MET) + 4.729301 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9170,10 +8862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 1.686366 1.220485 3.220485 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.686380 0.000000 3.220485 ^ gpio_out[40] (out) - 3.220485 data arrival time + 9 0.315538 1.407689 1.020641 3.020641 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.407801 0.000000 3.020641 ^ gpio_analog_sel[24] (out) + 3.020641 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9183,13 +8875,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220485 data arrival time + -3.020641 data arrival time --------------------------------------------------------------------------------------------- - 4.529516 slack (MET) + 4.729359 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9198,10 +8890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379270 1.689679 1.220460 3.220460 ^ gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 1.689705 0.000000 3.220460 ^ gpio_ib_mode_sel[43] (out) - 3.220460 data arrival time + 9 0.315122 1.406628 1.020293 3.020293 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.406869 0.000000 3.020293 ^ gpio_vtrip_sel[34] (out) + 3.020293 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9211,13 +8903,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220460 data arrival time + -3.020293 data arrival time --------------------------------------------------------------------------------------------- - 4.529541 slack (MET) + 4.729707 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9226,10 +8918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 1.684681 1.220269 3.220269 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.684899 0.000000 3.220269 ^ gpio_dm2[13] (out) - 3.220269 data arrival time + 9 0.317475 1.416049 1.020169 3.020169 ^ gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 1.416059 0.000000 3.020169 ^ gpio_oeb[27] (out) + 3.020169 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9239,13 +8931,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220269 data arrival time + -3.020169 data arrival time --------------------------------------------------------------------------------------------- - 4.529730 slack (MET) + 4.729830 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9254,10 +8946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379867 1.692513 1.220251 3.220251 ^ gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 1.692529 0.000000 3.220251 ^ gpio_ib_mode_sel[0] (out) - 3.220251 data arrival time + 9 0.314820 1.404562 1.019526 3.019526 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.404705 0.000000 3.019526 ^ gpio_analog_sel[30] (out) + 3.019526 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9267,13 +8959,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220251 data arrival time + -3.019526 data arrival time --------------------------------------------------------------------------------------------- - 4.529749 slack (MET) + 4.730474 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9282,10 +8974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 1.686711 1.220254 3.220254 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.686722 0.000000 3.220254 ^ gpio_vtrip_sel[41] (out) - 3.220254 data arrival time + 9 0.315538 1.407689 1.019128 3.019128 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.407772 0.000000 3.019128 ^ gpio_holdover[24] (out) + 3.019128 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9295,13 +8987,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220254 data arrival time + -3.019128 data arrival time --------------------------------------------------------------------------------------------- - 4.529746 slack (MET) + 4.730872 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9310,10 +9002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 1.686297 1.220230 3.220230 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.686378 0.000000 3.220230 ^ gpio_holdover[14] (out) - 3.220230 data arrival time + 9 0.315122 1.406628 1.019106 3.019106 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.406835 0.000000 3.019106 ^ gpio_ib_mode_sel[34] (out) + 3.019106 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9323,13 +9015,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220230 data arrival time + -3.019106 data arrival time --------------------------------------------------------------------------------------------- - 4.529769 slack (MET) + 4.730894 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9338,10 +9030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378794 1.686711 1.220056 3.220056 ^ gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 1.686721 0.000000 3.220056 ^ gpio_ib_mode_sel[41] (out) - 3.220056 data arrival time + 9 0.315122 1.406628 1.017530 3.017530 ^ gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 1.406793 0.000000 3.017530 ^ gpio_oeb[34] (out) + 3.017530 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9351,13 +9043,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220056 data arrival time + -3.017530 data arrival time --------------------------------------------------------------------------------------------- - 4.529943 slack (MET) + 4.732470 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9366,10 +9058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 1.686366 1.220004 3.220004 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.686377 0.000000 3.220004 ^ gpio_vtrip_sel[40] (out) - 3.220004 data arrival time + 9 0.314820 1.404562 1.016974 3.016974 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.404652 0.000000 3.016974 ^ gpio_holdover[30] (out) + 3.016974 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9379,13 +9071,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.220004 data arrival time + -3.016974 data arrival time --------------------------------------------------------------------------------------------- - 4.529996 slack (MET) + 4.733026 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9394,10 +9086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379645 1.691663 1.219995 3.219995 ^ gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 1.691688 0.000000 3.219995 ^ gpio_ib_mode_sel[18] (out) - 3.219995 data arrival time + 9 0.314549 1.402078 1.016161 3.016161 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.402096 0.000000 3.016161 ^ gpio_analog_pol[2] (out) + 3.016161 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9407,13 +9099,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219995 data arrival time + -3.016161 data arrival time --------------------------------------------------------------------------------------------- - 4.530005 slack (MET) + 4.733839 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9422,10 +9114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378716 1.686366 1.219806 3.219806 ^ gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 1.686375 0.000000 3.219806 ^ gpio_ib_mode_sel[40] (out) - 3.219806 data arrival time + 9 0.315538 1.407689 1.016160 3.016160 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.407728 0.000000 3.016160 ^ gpio_vtrip_sel[24] (out) + 3.016160 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9435,13 +9127,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219806 data arrival time + -3.016160 data arrival time --------------------------------------------------------------------------------------------- - 4.530194 slack (MET) + 4.733840 slack (MET) Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9450,10 +9142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 1.691450 1.219717 3.219717 ^ gpio_loopback_zero[24] (in) + 9 0.315538 1.407689 1.016102 3.016102 ^ gpio_loopback_zero[24] (in) gpio_loopback_zero[24] (net) - 1.691506 0.000000 3.219717 ^ gpio_vtrip_sel[24] (out) - 3.219717 data arrival time + 1.407727 0.000000 3.016102 ^ gpio_oeb[24] (out) + 3.016102 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9463,13 +9155,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219717 data arrival time + -3.016102 data arrival time --------------------------------------------------------------------------------------------- - 4.530283 slack (MET) + 4.733898 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9478,10 +9170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 1.686297 1.219489 3.219489 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.686367 0.000000 3.219489 ^ gpio_out[14] (out) - 3.219489 data arrival time + 9 0.315538 1.407689 1.016017 3.016017 ^ gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 1.407726 0.000000 3.016017 ^ gpio_ib_mode_sel[24] (out) + 3.016017 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9491,13 +9183,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219489 data arrival time + -3.016017 data arrival time --------------------------------------------------------------------------------------------- - 4.530511 slack (MET) + 4.733983 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9506,10 +9198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379898 1.693145 1.219249 3.219249 ^ gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 1.693171 0.000000 3.219249 ^ gpio_vtrip_sel[28] (out) - 3.219249 data arrival time + 9 0.314549 1.402078 1.015814 3.015814 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.402093 0.000000 3.015814 ^ gpio_dm0[2] (out) + 3.015814 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9519,13 +9211,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.219249 data arrival time + -3.015814 data arrival time --------------------------------------------------------------------------------------------- - 4.530751 slack (MET) + 4.734186 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9534,10 +9226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 1.684681 1.218782 3.218781 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.684861 0.000000 3.218781 ^ gpio_holdover[13] (out) - 3.218781 data arrival time + 9 0.314549 1.402078 1.015814 3.015814 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.402093 0.000000 3.015814 ^ gpio_slow_sel[2] (out) + 3.015814 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9547,13 +9239,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218781 data arrival time + -3.015814 data arrival time --------------------------------------------------------------------------------------------- - 4.531218 slack (MET) + 4.734186 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9562,10 +9254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379475 1.691450 1.218644 3.218644 ^ gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 1.691492 0.000000 3.218644 ^ gpio_ib_mode_sel[24] (out) - 3.218644 data arrival time + 9 0.314549 1.402078 1.015723 3.015723 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.402093 0.000000 3.015723 ^ gpio_analog_en[2] (out) + 3.015723 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9575,13 +9267,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218644 data arrival time + -3.015723 data arrival time --------------------------------------------------------------------------------------------- - 4.531356 slack (MET) + 4.734277 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9590,10 +9282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 1.689146 1.218513 3.218513 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.689176 0.000000 3.218513 ^ gpio_vtrip_sel[17] (out) - 3.218513 data arrival time + 9 0.313051 1.396843 1.015527 3.015527 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.397043 0.000000 3.015527 ^ gpio_slow_sel[8] (out) + 3.015527 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9603,13 +9295,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218513 data arrival time + -3.015527 data arrival time --------------------------------------------------------------------------------------------- - 4.531487 slack (MET) + 4.734473 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9618,10 +9310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379547 1.691524 1.218458 3.218458 ^ gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 1.691549 0.000000 3.218458 ^ gpio_ib_mode_sel[33] (out) - 3.218458 data arrival time + 9 0.313051 1.396843 1.015428 3.015428 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.397040 0.000000 3.015428 ^ gpio_analog_en[8] (out) + 3.015428 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9631,13 +9323,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218458 data arrival time + -3.015428 data arrival time --------------------------------------------------------------------------------------------- - 4.531542 slack (MET) - + 4.734572 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) + +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9646,10 +9338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 1.688621 1.218452 3.218452 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.688656 0.000000 3.218452 ^ gpio_vtrip_sel[16] (out) - 3.218452 data arrival time + 9 0.314549 1.402078 1.015229 3.015229 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.402089 0.000000 3.015229 ^ gpio_analog_sel[2] (out) + 3.015229 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9659,13 +9351,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218452 data arrival time + -3.015229 data arrival time --------------------------------------------------------------------------------------------- - 4.531548 slack (MET) + 4.734771 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9674,10 +9366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 1.684681 1.218041 3.218041 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.684844 0.000000 3.218041 ^ gpio_out[13] (out) - 3.218041 data arrival time + 9 0.314549 1.402078 1.015037 3.015037 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.402088 0.000000 3.015037 ^ gpio_holdover[2] (out) + 3.015037 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9687,13 +9379,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.218041 data arrival time + -3.015037 data arrival time --------------------------------------------------------------------------------------------- - 4.531960 slack (MET) + 4.734963 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9702,10 +9394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.379060 1.689146 1.217484 3.217484 ^ gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 1.689167 0.000000 3.217484 ^ gpio_ib_mode_sel[17] (out) - 3.217484 data arrival time + 9 0.313051 1.396843 1.014997 3.014997 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.397028 0.000000 3.014997 ^ gpio_dm0[8] (out) + 3.014997 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9715,13 +9407,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217484 data arrival time + -3.014997 data arrival time --------------------------------------------------------------------------------------------- - 4.532516 slack (MET) + 4.735003 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9730,10 +9422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378937 1.688621 1.217422 3.217422 ^ gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 1.688646 0.000000 3.217422 ^ gpio_ib_mode_sel[16] (out) - 3.217422 data arrival time + 9 0.313051 1.396843 1.014931 3.014931 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.397026 0.000000 3.014931 ^ gpio_analog_pol[8] (out) + 3.014931 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9743,13 +9435,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.217422 data arrival time + -3.014931 data arrival time --------------------------------------------------------------------------------------------- - 4.532578 slack (MET) + 4.735069 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9758,10 +9450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 1.686297 1.216901 3.216901 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.686334 0.000000 3.216901 ^ gpio_vtrip_sel[14] (out) - 3.216901 data arrival time + 9 0.313798 1.399300 1.014838 3.014838 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.399355 0.000000 3.014838 ^ gpio_slow_sel[3] (out) + 3.014838 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9771,13 +9463,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.216901 data arrival time + -3.014838 data arrival time --------------------------------------------------------------------------------------------- - 4.533099 slack (MET) + 4.735162 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9786,10 +9478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.378413 1.686297 1.214378 3.214378 ^ gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 1.686312 0.000000 3.214378 ^ gpio_ib_mode_sel[14] (out) - 3.214378 data arrival time + 9 0.313798 1.399300 1.014745 3.014745 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.399354 0.000000 3.014745 ^ gpio_analog_en[3] (out) + 3.014745 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9799,13 +9491,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.214378 data arrival time + -3.014745 data arrival time --------------------------------------------------------------------------------------------- - 4.535622 slack (MET) + 4.735255 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9814,10 +9506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 1.684681 1.214135 3.214135 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.684768 0.000000 3.214135 ^ gpio_vtrip_sel[13] (out) - 3.214135 data arrival time + 9 0.313798 1.399300 1.014705 3.014705 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.399354 0.000000 3.014705 ^ gpio_dm0[3] (out) + 3.014705 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9827,13 +9519,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.214135 data arrival time + -3.014705 data arrival time --------------------------------------------------------------------------------------------- - 4.535865 slack (MET) + 4.735295 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9842,10 +9534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 11 0.377842 1.684681 1.213859 3.213859 ^ gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 1.684763 0.000000 3.213859 ^ gpio_ib_mode_sel[13] (out) - 3.213859 data arrival time + 9 0.313798 1.399300 1.014645 3.014645 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.399353 0.000000 3.014645 ^ gpio_analog_pol[3] (out) + 3.014645 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9855,13 +9547,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.213859 data arrival time + -3.014645 data arrival time --------------------------------------------------------------------------------------------- - 4.536141 slack (MET) + 4.735354 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9870,10 +9562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 1.404813 1.019225 3.019225 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.404928 0.000000 3.019225 ^ gpio_analog_en[12] (out) - 3.019225 data arrival time + 9 0.314549 1.402078 1.014616 3.014616 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.402086 0.000000 3.014616 ^ gpio_vtrip_sel[2] (out) + 3.014616 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9883,13 +9575,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.019225 data arrival time + -3.014616 data arrival time --------------------------------------------------------------------------------------------- - 4.730774 slack (MET) + 4.735384 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9898,10 +9590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 1.404813 1.019073 3.019073 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.404925 0.000000 3.019073 ^ gpio_slow_sel[12] (out) - 3.019073 data arrival time + 9 0.314549 1.402078 1.014475 3.014475 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.402085 0.000000 3.014475 ^ gpio_ib_mode_sel[2] (out) + 3.014475 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9911,13 +9603,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.019073 data arrival time + -3.014475 data arrival time --------------------------------------------------------------------------------------------- - 4.730927 slack (MET) + 4.735525 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9926,10 +9618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 1.404813 1.018924 3.018924 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.404922 0.000000 3.018924 ^ gpio_dm0[12] (out) - 3.018924 data arrival time + 9 0.313043 1.396195 1.014409 3.014409 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.396301 0.000000 3.014409 ^ gpio_slow_sel[10] (out) + 3.014409 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9939,13 +9631,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.018924 data arrival time + -3.014409 data arrival time --------------------------------------------------------------------------------------------- - 4.731076 slack (MET) + 4.735591 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9954,10 +9646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 1.404813 1.018872 3.018872 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.404921 0.000000 3.018872 ^ gpio_analog_pol[12] (out) - 3.018872 data arrival time + 9 0.314549 1.402078 1.014315 3.014315 ^ gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 1.402084 0.000000 3.014315 ^ gpio_oeb[2] (out) + 3.014315 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9967,13 +9659,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.018872 data arrival time + -3.014315 data arrival time --------------------------------------------------------------------------------------------- - 4.731128 slack (MET) + 4.735685 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -9982,10 +9674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 1.404813 1.018504 3.018503 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.404913 0.000000 3.018503 ^ gpio_analog_sel[12] (out) - 3.018503 data arrival time + 9 0.313906 1.399165 1.013999 3.013999 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.399180 0.000000 3.013999 ^ gpio_slow_sel[9] (out) + 3.013999 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -9995,13 +9687,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.018503 data arrival time + -3.013999 data arrival time --------------------------------------------------------------------------------------------- - 4.731496 slack (MET) + 4.736001 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10010,10 +9702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 1.404813 1.018317 3.018317 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.404910 0.000000 3.018317 ^ gpio_holdover[12] (out) - 3.018317 data arrival time + 9 0.314820 1.404562 1.014000 3.014000 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.404606 0.000000 3.014000 ^ gpio_vtrip_sel[30] (out) + 3.014000 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10023,13 +9715,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.018317 data arrival time + -3.014000 data arrival time --------------------------------------------------------------------------------------------- - 4.731683 slack (MET) + 4.735999 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10038,10 +9730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 1.404813 1.017883 3.017883 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.404902 0.000000 3.017883 ^ gpio_vtrip_sel[12] (out) - 3.017883 data arrival time + 9 0.312538 1.394257 1.013764 3.013764 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.394415 0.000000 3.013764 ^ gpio_slow_sel[7] (out) + 3.013764 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10051,13 +9743,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.017883 data arrival time + -3.013764 data arrival time --------------------------------------------------------------------------------------------- - 4.732117 slack (MET) + 4.736236 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10066,10 +9758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 1.404077 1.017274 3.017275 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.404090 0.000000 3.017275 ^ gpio_slow_sel[11] (out) - 3.017275 data arrival time + 9 0.313043 1.396195 1.013670 3.013670 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.396287 0.000000 3.013670 ^ gpio_analog_en[10] (out) + 3.013670 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10079,13 +9771,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.017275 data arrival time + -3.013670 data arrival time --------------------------------------------------------------------------------------------- - 4.732726 slack (MET) + 4.736330 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10094,10 +9786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 1.404077 1.017176 3.017176 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.404089 0.000000 3.017176 ^ gpio_analog_en[11] (out) - 3.017176 data arrival time + 9 0.313906 1.399165 1.013640 3.013640 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.399178 0.000000 3.013640 ^ gpio_analog_en[9] (out) + 3.013640 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10107,13 +9799,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.017176 data arrival time + -3.013640 data arrival time --------------------------------------------------------------------------------------------- - 4.732824 slack (MET) + 4.736360 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10122,10 +9814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 1.404077 1.017135 3.017135 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.404089 0.000000 3.017135 ^ gpio_dm0[11] (out) - 3.017135 data arrival time + 9 0.313798 1.399300 1.013601 3.013601 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.399339 0.000000 3.013601 ^ gpio_analog_sel[3] (out) + 3.013601 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10135,13 +9827,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.017135 data arrival time + -3.013601 data arrival time --------------------------------------------------------------------------------------------- - 4.732865 slack (MET) + 4.736399 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10150,10 +9842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 1.404077 1.017075 3.017075 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.404089 0.000000 3.017075 ^ gpio_analog_pol[11] (out) - 3.017075 data arrival time + 9 0.313906 1.399165 1.013593 3.013593 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.399177 0.000000 3.013593 ^ gpio_dm0[9] (out) + 3.013593 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10163,13 +9855,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.017075 data arrival time + -3.013593 data arrival time --------------------------------------------------------------------------------------------- - 4.732925 slack (MET) + 4.736406 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10178,10 +9870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 1.404813 1.016725 3.016725 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.404882 0.000000 3.016725 ^ gpio_ib_mode_sel[12] (out) - 3.016725 data arrival time + 9 0.313051 1.396843 1.013537 3.013537 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.396991 0.000000 3.013537 ^ gpio_analog_sel[8] (out) + 3.013537 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10191,13 +9883,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.016725 data arrival time + -3.013537 data arrival time --------------------------------------------------------------------------------------------- - 4.733275 slack (MET) + 4.736464 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10206,10 +9898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 1.404077 1.016717 3.016717 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.404087 0.000000 3.016717 ^ gpio_analog_sel[11] (out) - 3.016717 data arrival time + 9 0.313906 1.399165 1.013525 3.013525 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.399177 0.000000 3.013525 ^ gpio_analog_pol[9] (out) + 3.013525 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10219,13 +9911,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.016717 data arrival time + -3.013525 data arrival time --------------------------------------------------------------------------------------------- - 4.733283 slack (MET) + 4.736475 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10234,10 +9926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 1.404077 1.016523 3.016523 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.404085 0.000000 3.016523 ^ gpio_holdover[11] (out) - 3.016523 data arrival time + 9 0.313043 1.396195 1.013501 3.013501 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.396284 0.000000 3.013501 ^ gpio_dm0[10] (out) + 3.013501 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10247,13 +9939,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.016523 data arrival time + -3.013501 data arrival time --------------------------------------------------------------------------------------------- - 4.733477 slack (MET) + 4.736499 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10262,10 +9954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 1.404077 1.016098 3.016098 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.404083 0.000000 3.016098 ^ gpio_vtrip_sel[11] (out) - 3.016098 data arrival time + 9 0.312042 1.392679 1.013462 3.013462 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.392964 0.000000 3.013462 ^ gpio_slow_sel[5] (out) + 3.013462 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10275,13 +9967,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.016098 data arrival time + -3.013462 data arrival time --------------------------------------------------------------------------------------------- - 4.733902 slack (MET) + 4.736538 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10290,10 +9982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 1.404077 1.015956 3.015956 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.404083 0.000000 3.015956 ^ gpio_ib_mode_sel[11] (out) - 3.015956 data arrival time + 9 0.313043 1.396195 1.013441 3.013441 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.396283 0.000000 3.013441 ^ gpio_analog_pol[10] (out) + 3.013441 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10303,13 +9995,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.015956 data arrival time + -3.013441 data arrival time --------------------------------------------------------------------------------------------- - 4.734044 slack (MET) + 4.736559 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10318,10 +10010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 1.395040 1.015950 3.015950 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.395349 0.000000 3.015950 ^ gpio_slow_sel[2] (out) - 3.015950 data arrival time + 9 0.312538 1.394257 1.013358 3.013358 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.394405 0.000000 3.013358 ^ gpio_analog_en[7] (out) + 3.013358 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10331,13 +10023,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.015950 data arrival time + -3.013358 data arrival time --------------------------------------------------------------------------------------------- - 4.734050 slack (MET) + 4.736642 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10346,10 +10038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 1.397323 1.015875 3.015875 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.397523 0.000000 3.015875 ^ gpio_slow_sel[8] (out) - 3.015875 data arrival time + 9 0.314820 1.404562 1.013240 3.013240 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.404596 0.000000 3.013240 ^ gpio_ib_mode_sel[30] (out) + 3.013240 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10359,13 +10051,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.015875 data arrival time + -3.013240 data arrival time --------------------------------------------------------------------------------------------- - 4.734125 slack (MET) + 4.736761 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10374,10 +10066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.315022 1.404077 1.015795 3.015795 ^ gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 1.404082 0.000000 3.015795 ^ gpio_oeb[11] (out) - 3.015795 data arrival time + 9 0.313906 1.399165 1.013142 3.013142 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.399174 0.000000 3.013142 ^ gpio_analog_sel[9] (out) + 3.013142 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10387,13 +10079,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.015795 data arrival time + -3.013142 data arrival time --------------------------------------------------------------------------------------------- - 4.734205 slack (MET) + 4.736858 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10402,10 +10094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 1.397323 1.015777 3.015777 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.397520 0.000000 3.015777 ^ gpio_analog_en[8] (out) - 3.015777 data arrival time + 9 0.312538 1.394257 1.013139 3.013139 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.394400 0.000000 3.013139 ^ gpio_dm0[7] (out) + 3.013139 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10415,13 +10107,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.015777 data arrival time + -3.013139 data arrival time --------------------------------------------------------------------------------------------- - 4.734223 slack (MET) + 4.736861 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10430,10 +10122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 1.395040 1.015458 3.015458 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.395332 0.000000 3.015458 ^ gpio_analog_en[2] (out) - 3.015458 data arrival time + 9 0.312854 1.395900 1.013102 3.013102 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.396044 0.000000 3.013102 ^ gpio_slow_sel[4] (out) + 3.013102 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10443,13 +10135,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.015458 data arrival time + -3.013102 data arrival time --------------------------------------------------------------------------------------------- - 4.734542 slack (MET) + 4.736897 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10458,10 +10150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 1.397323 1.015346 3.015346 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.397509 0.000000 3.015346 ^ gpio_dm0[8] (out) - 3.015346 data arrival time + 9 0.313043 1.396195 1.013072 3.013072 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.396276 0.000000 3.013072 ^ gpio_analog_sel[10] (out) + 3.013072 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10471,13 +10163,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.015346 data arrival time + -3.013072 data arrival time --------------------------------------------------------------------------------------------- - 4.734654 slack (MET) + 4.736928 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10486,10 +10178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 1.397323 1.015279 3.015279 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.397507 0.000000 3.015279 ^ gpio_analog_pol[8] (out) - 3.015279 data arrival time + 9 0.312854 1.395900 1.013012 3.013012 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.396042 0.000000 3.013012 ^ gpio_analog_en[4] (out) + 3.013012 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10499,13 +10191,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.015279 data arrival time + -3.013012 data arrival time --------------------------------------------------------------------------------------------- - 4.734721 slack (MET) + 4.736988 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10514,10 +10206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 1.397020 1.015016 3.015016 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.397127 0.000000 3.015016 ^ gpio_slow_sel[10] (out) - 3.015016 data arrival time + 9 0.312854 1.395900 1.012969 3.012969 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.396041 0.000000 3.012969 ^ gpio_dm0[4] (out) + 3.012969 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10527,13 +10219,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.015016 data arrival time + -3.012969 data arrival time --------------------------------------------------------------------------------------------- - 4.734984 slack (MET) + 4.737031 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10542,10 +10234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 1.395040 1.014973 3.014973 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.395316 0.000000 3.014973 ^ gpio_dm0[2] (out) - 3.014973 data arrival time + 9 0.311766 1.391402 1.012959 3.012959 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.391689 0.000000 3.012959 ^ gpio_slow_sel[1] (out) + 3.012959 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10555,13 +10247,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.014973 data arrival time + -3.012959 data arrival time --------------------------------------------------------------------------------------------- - 4.735027 slack (MET) + 4.737041 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10570,10 +10262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.314907 1.404813 1.014968 3.014968 ^ gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 1.404856 0.000000 3.014968 ^ gpio_oeb[12] (out) - 3.014968 data arrival time + 9 0.312042 1.392679 1.012925 3.012925 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.392947 0.000000 3.012925 ^ gpio_analog_en[5] (out) + 3.012925 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10583,13 +10275,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.014968 data arrival time + -3.012925 data arrival time --------------------------------------------------------------------------------------------- - 4.735032 slack (MET) + 4.737075 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10598,10 +10290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 1.399300 1.014838 3.014838 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.399355 0.000000 3.014838 ^ gpio_slow_sel[3] (out) - 3.014838 data arrival time + 9 0.313906 1.399165 1.012919 3.012919 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.399173 0.000000 3.012919 ^ gpio_holdover[9] (out) + 3.012919 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10611,13 +10303,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.014838 data arrival time + -3.012919 data arrival time --------------------------------------------------------------------------------------------- - 4.735162 slack (MET) + 4.737081 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10626,10 +10318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 1.399300 1.014745 3.014745 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.399354 0.000000 3.014745 ^ gpio_analog_en[3] (out) - 3.014745 data arrival time + 9 0.312854 1.395900 1.012907 3.012907 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.396040 0.000000 3.012907 ^ gpio_analog_pol[4] (out) + 3.012907 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10639,13 +10331,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.014745 data arrival time + -3.012907 data arrival time --------------------------------------------------------------------------------------------- - 4.735255 slack (MET) + 4.737092 slack (MET) Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10654,10 +10346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 1.399300 1.014705 3.014705 ^ gpio_loopback_zero[3] (in) + 9 0.313798 1.399300 1.012873 3.012873 ^ gpio_loopback_zero[3] (in) gpio_loopback_zero[3] (net) - 1.399354 0.000000 3.014705 ^ gpio_dm0[3] (out) - 3.014705 data arrival time + 1.399331 0.000000 3.012873 ^ gpio_holdover[3] (out) + 3.012873 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10667,13 +10359,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.014705 data arrival time + -3.012873 data arrival time --------------------------------------------------------------------------------------------- - 4.735295 slack (MET) + 4.737127 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10682,10 +10374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 1.399300 1.014645 3.014645 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.399353 0.000000 3.014645 ^ gpio_analog_pol[3] (out) - 3.014645 data arrival time + 9 0.312042 1.392679 1.012838 3.012839 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.392944 0.000000 3.012839 ^ gpio_dm0[5] (out) + 3.012839 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10695,13 +10387,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.014645 data arrival time + -3.012839 data arrival time --------------------------------------------------------------------------------------------- - 4.735354 slack (MET) + 4.737162 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10710,10 +10402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 1.397020 1.014277 3.014277 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.397112 0.000000 3.014277 ^ gpio_analog_en[10] (out) - 3.014277 data arrival time + 9 0.312538 1.394257 1.012813 3.012813 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.394393 0.000000 3.012813 ^ gpio_analog_pol[7] (out) + 3.012813 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10723,13 +10415,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.014277 data arrival time + -3.012813 data arrival time --------------------------------------------------------------------------------------------- - 4.735723 slack (MET) + 4.737187 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10738,10 +10430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 1.395040 1.014133 3.014133 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.395289 0.000000 3.014133 ^ gpio_analog_pol[2] (out) - 3.014133 data arrival time + 9 0.312854 1.395900 1.012559 3.012559 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.396032 0.000000 3.012559 ^ gpio_analog_sel[4] (out) + 3.012559 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10751,13 +10443,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.014133 data arrival time + -3.012559 data arrival time --------------------------------------------------------------------------------------------- - 4.735867 slack (MET) + 4.737441 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10766,10 +10458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 1.397020 1.014108 3.014108 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.397109 0.000000 3.014108 ^ gpio_dm0[10] (out) - 3.014108 data arrival time + 9 0.313906 1.399165 1.012497 3.012497 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.399171 0.000000 3.012497 ^ gpio_vtrip_sel[9] (out) + 3.012497 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10779,13 +10471,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.014108 data arrival time + -3.012497 data arrival time --------------------------------------------------------------------------------------------- - 4.735892 slack (MET) + 4.737503 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10794,10 +10486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 1.397020 1.014048 3.014048 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.397108 0.000000 3.014048 ^ gpio_analog_pol[10] (out) - 3.014048 data arrival time + 9 0.313798 1.399300 1.012465 3.012465 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.399326 0.000000 3.012465 ^ gpio_vtrip_sel[3] (out) + 3.012465 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10807,13 +10499,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.014048 data arrival time + -3.012465 data arrival time --------------------------------------------------------------------------------------------- - 4.735952 slack (MET) + 4.737535 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10822,10 +10514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 1.399155 1.013999 3.013999 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.399171 0.000000 3.013999 ^ gpio_slow_sel[9] (out) - 3.013999 data arrival time + 9 0.312854 1.395900 1.012358 3.012358 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.396027 0.000000 3.012358 ^ gpio_holdover[4] (out) + 3.012358 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10835,13 +10527,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.013999 data arrival time + -3.012358 data arrival time --------------------------------------------------------------------------------------------- - 4.736001 slack (MET) + 4.737641 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10850,10 +10542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 1.397323 1.013884 3.013884 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.397472 0.000000 3.013884 ^ gpio_analog_sel[8] (out) - 3.013884 data arrival time + 9 0.313906 1.399165 1.012357 3.012357 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.399170 0.000000 3.012357 ^ gpio_ib_mode_sel[9] (out) + 3.012357 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10863,13 +10555,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.013884 data arrival time + -3.012357 data arrival time --------------------------------------------------------------------------------------------- - 4.736115 slack (MET) + 4.737643 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10878,10 +10570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 1.394257 1.013764 3.013764 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.394415 0.000000 3.013764 ^ gpio_slow_sel[7] (out) - 3.013764 data arrival time + 9 0.311766 1.391402 1.012342 3.012342 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.391669 0.000000 3.012342 ^ gpio_analog_en[1] (out) + 3.012342 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10891,13 +10583,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.013764 data arrival time + -3.012342 data arrival time --------------------------------------------------------------------------------------------- - 4.736236 slack (MET) + 4.737658 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10906,10 +10598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 1.397020 1.013679 3.013679 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.397102 0.000000 3.013679 ^ gpio_analog_sel[10] (out) - 3.013679 data arrival time + 9 0.313798 1.399300 1.012316 3.012316 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.399325 0.000000 3.012316 ^ gpio_ib_mode_sel[3] (out) + 3.012316 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10919,13 +10611,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.013679 data arrival time + -3.012316 data arrival time --------------------------------------------------------------------------------------------- - 4.736322 slack (MET) + 4.737684 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10934,10 +10626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 1.399155 1.013641 3.013641 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.399168 0.000000 3.013641 ^ gpio_analog_en[9] (out) - 3.013641 data arrival time + 9 0.312726 1.395141 1.012220 3.012220 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.395255 0.000000 3.012220 ^ gpio_analog_en[12] (out) + 3.012220 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10947,13 +10639,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.013641 data arrival time + -3.012220 data arrival time --------------------------------------------------------------------------------------------- - 4.736359 slack (MET) + 4.737780 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10962,10 +10654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 1.399300 1.013601 3.013601 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.399339 0.000000 3.013601 ^ gpio_analog_sel[3] (out) - 3.013601 data arrival time + 9 0.313906 1.399165 1.012196 3.012196 ^ gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 1.399169 0.000000 3.012196 ^ gpio_oeb[9] (out) + 3.012196 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -10975,13 +10667,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.013601 data arrival time + -3.012196 data arrival time --------------------------------------------------------------------------------------------- - 4.736399 slack (MET) + 4.737803 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -10990,10 +10682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 1.399155 1.013594 3.013594 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.399168 0.000000 3.013594 ^ gpio_dm0[9] (out) - 3.013594 data arrival time + 9 0.313798 1.399300 1.012148 3.012148 ^ gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 1.399323 0.000000 3.012148 ^ gpio_oeb[3] (out) + 3.012148 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11003,13 +10695,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.013594 data arrival time + -3.012148 data arrival time --------------------------------------------------------------------------------------------- - 4.736406 slack (MET) + 4.737852 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11018,10 +10710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 1.399155 1.013525 3.013525 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.399168 0.000000 3.013525 ^ gpio_analog_pol[9] (out) - 3.013525 data arrival time + 9 0.313043 1.396195 1.012071 3.012071 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.396260 0.000000 3.012071 ^ gpio_holdover[10] (out) + 3.012071 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11031,13 +10723,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.013525 data arrival time + -3.012071 data arrival time --------------------------------------------------------------------------------------------- - 4.736475 slack (MET) + 4.737929 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11046,10 +10738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 1.392679 1.013462 3.013462 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.392964 0.000000 3.013462 ^ gpio_slow_sel[5] (out) - 3.013462 data arrival time + 9 0.312726 1.395141 1.012061 3.012061 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.395252 0.000000 3.012061 ^ gpio_slow_sel[12] (out) + 3.012061 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11059,13 +10751,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.013462 data arrival time + -3.012061 data arrival time --------------------------------------------------------------------------------------------- - 4.736538 slack (MET) + 4.737939 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11074,10 +10766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 1.394257 1.013358 3.013358 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.394405 0.000000 3.013358 ^ gpio_analog_en[7] (out) - 3.013358 data arrival time + 9 0.313051 1.396843 1.011999 3.011999 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.396957 0.000000 3.011999 ^ gpio_holdover[8] (out) + 3.011999 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11087,13 +10779,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.013358 data arrival time + -3.011999 data arrival time --------------------------------------------------------------------------------------------- - 4.736642 slack (MET) + 4.738001 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11102,10 +10794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 1.399155 1.013142 3.013142 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.399165 0.000000 3.013142 ^ gpio_analog_sel[9] (out) - 3.013142 data arrival time + 9 0.312042 1.392679 1.011978 3.011978 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.392917 0.000000 3.011978 ^ gpio_analog_pol[5] (out) + 3.011978 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11115,13 +10807,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.013142 data arrival time + -3.011978 data arrival time --------------------------------------------------------------------------------------------- - 4.736858 slack (MET) + 4.738022 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11130,10 +10822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 1.394257 1.013139 3.013139 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.394400 0.000000 3.013139 ^ gpio_dm0[7] (out) - 3.013139 data arrival time + 9 0.312726 1.395141 1.011920 3.011920 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.395249 0.000000 3.011920 ^ gpio_dm0[12] (out) + 3.011920 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11143,13 +10835,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.013139 data arrival time + -3.011920 data arrival time --------------------------------------------------------------------------------------------- - 4.736861 slack (MET) + 4.738081 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11158,10 +10850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 1.395900 1.013102 3.013102 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.396044 0.000000 3.013102 ^ gpio_slow_sel[4] (out) - 3.013102 data arrival time + 9 0.312726 1.395141 1.011868 3.011868 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.395248 0.000000 3.011868 ^ gpio_analog_pol[12] (out) + 3.011868 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11171,13 +10863,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.013102 data arrival time + -3.011868 data arrival time --------------------------------------------------------------------------------------------- - 4.736897 slack (MET) + 4.738132 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11186,10 +10878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 1.395900 1.013012 3.013012 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.396042 0.000000 3.013012 ^ gpio_analog_en[4] (out) - 3.013012 data arrival time + 9 0.311785 1.390963 1.011804 3.011804 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.391137 0.000000 3.011804 ^ gpio_slow_sel[6] (out) + 3.011804 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11199,13 +10891,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.013012 data arrival time + -3.011804 data arrival time --------------------------------------------------------------------------------------------- - 4.736988 slack (MET) + 4.738197 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11214,10 +10906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 1.395900 1.012969 3.012969 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.396041 0.000000 3.012969 ^ gpio_dm0[4] (out) - 3.012969 data arrival time + 9 0.311766 1.391402 1.011788 3.011788 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.391652 0.000000 3.011788 ^ gpio_analog_pol[1] (out) + 3.011788 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11227,13 +10919,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012969 data arrival time + -3.011788 data arrival time --------------------------------------------------------------------------------------------- - 4.737031 slack (MET) + 4.738212 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11242,10 +10934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 1.391402 1.012959 3.012959 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.391689 0.000000 3.012959 ^ gpio_slow_sel[1] (out) - 3.012959 data arrival time + 9 0.312726 1.395141 1.011504 3.011504 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.395241 0.000000 3.011504 ^ gpio_analog_sel[12] (out) + 3.011504 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11255,13 +10947,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012959 data arrival time + -3.011504 data arrival time --------------------------------------------------------------------------------------------- - 4.737041 slack (MET) + 4.738495 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11270,10 +10962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 1.392679 1.012925 3.012925 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.392947 0.000000 3.012925 ^ gpio_analog_en[5] (out) - 3.012925 data arrival time + 9 0.311766 1.391402 1.011508 3.011508 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.391643 0.000000 3.011508 ^ gpio_inp_dis[1] (out) + 3.011508 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11283,13 +10975,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012925 data arrival time + -3.011508 data arrival time --------------------------------------------------------------------------------------------- - 4.737075 slack (MET) + 4.738492 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11298,10 +10990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 1.399155 1.012919 3.012919 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.399164 0.000000 3.012919 ^ gpio_holdover[9] (out) - 3.012919 data arrival time + 9 0.312726 1.395141 1.011320 3.011320 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.395237 0.000000 3.011320 ^ gpio_holdover[12] (out) + 3.011320 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11311,13 +11003,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012919 data arrival time + -3.011320 data arrival time --------------------------------------------------------------------------------------------- - 4.737081 slack (MET) + 4.738680 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11326,10 +11018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 1.395900 1.012907 3.012907 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.396040 0.000000 3.012907 ^ gpio_analog_pol[4] (out) - 3.012907 data arrival time + 9 0.311785 1.390963 1.011311 3.011311 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.391124 0.000000 3.011311 ^ gpio_analog_en[6] (out) + 3.011311 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11339,13 +11031,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012907 data arrival time + -3.011311 data arrival time --------------------------------------------------------------------------------------------- - 4.737092 slack (MET) + 4.738688 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11354,10 +11046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 1.399300 1.012873 3.012873 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.399331 0.000000 3.012873 ^ gpio_holdover[3] (out) - 3.012873 data arrival time + 9 0.314820 1.404562 1.011268 3.011268 ^ gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 1.404578 0.000000 3.011268 ^ gpio_oeb[30] (out) + 3.011268 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11367,13 +11059,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012873 data arrival time + -3.011268 data arrival time --------------------------------------------------------------------------------------------- - 4.737127 slack (MET) + 4.738732 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11382,10 +11074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 1.392679 1.012838 3.012839 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.392944 0.000000 3.012839 ^ gpio_dm0[5] (out) - 3.012839 data arrival time + 9 0.311785 1.390963 1.011095 3.011096 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.391119 0.000000 3.011096 ^ gpio_dm0[6] (out) + 3.011096 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11395,13 +11087,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012839 data arrival time + -3.011096 data arrival time --------------------------------------------------------------------------------------------- - 4.737162 slack (MET) + 4.738904 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11410,10 +11102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 1.394257 1.012813 3.012813 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.394393 0.000000 3.012813 ^ gpio_analog_pol[7] (out) - 3.012813 data arrival time + 9 0.312854 1.395900 1.011057 3.011057 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.396000 0.000000 3.011057 ^ gpio_vtrip_sel[4] (out) + 3.011057 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11423,13 +11115,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012813 data arrival time + -3.011057 data arrival time --------------------------------------------------------------------------------------------- - 4.737187 slack (MET) + 4.738943 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11438,10 +11130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 1.397020 1.012678 3.012678 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.397085 0.000000 3.012678 ^ gpio_holdover[10] (out) - 3.012678 data arrival time + 9 0.312726 1.395141 1.010890 3.010890 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.395229 0.000000 3.010890 ^ gpio_vtrip_sel[12] (out) + 3.010890 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11451,13 +11143,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012678 data arrival time + -3.010890 data arrival time --------------------------------------------------------------------------------------------- - 4.737322 slack (MET) + 4.739110 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11466,10 +11158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 1.395900 1.012559 3.012559 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.396032 0.000000 3.012559 ^ gpio_analog_sel[4] (out) - 3.012559 data arrival time + 9 0.312538 1.394257 1.010832 3.010832 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.394352 0.000000 3.010832 ^ gpio_analog_sel[7] (out) + 3.010832 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11479,13 +11171,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012559 data arrival time + -3.010832 data arrival time --------------------------------------------------------------------------------------------- - 4.737441 slack (MET) + 4.739168 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11494,10 +11186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 1.399155 1.012498 3.012498 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.399162 0.000000 3.012498 ^ gpio_vtrip_sel[9] (out) - 3.012498 data arrival time + 9 0.311785 1.390963 1.010774 3.010774 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.391111 0.000000 3.010774 ^ gpio_analog_pol[6] (out) + 3.010774 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11507,13 +11199,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012498 data arrival time + -3.010774 data arrival time --------------------------------------------------------------------------------------------- - 4.737502 slack (MET) + 4.739226 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11522,10 +11214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 1.399300 1.012465 3.012465 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.399326 0.000000 3.012465 ^ gpio_vtrip_sel[3] (out) - 3.012465 data arrival time + 9 0.312042 1.392679 1.010371 3.010371 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.392871 0.000000 3.010371 ^ gpio_analog_sel[5] (out) + 3.010371 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11535,13 +11227,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012465 data arrival time + -3.010371 data arrival time --------------------------------------------------------------------------------------------- - 4.737535 slack (MET) + 4.739629 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11550,10 +11242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 1.395900 1.012358 3.012358 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.396027 0.000000 3.012358 ^ gpio_holdover[4] (out) - 3.012358 data arrival time + 9 0.311766 1.391402 1.009889 3.009889 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.391596 0.000000 3.009889 ^ gpio_analog_sel[1] (out) + 3.009889 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11563,13 +11255,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012358 data arrival time + -3.009889 data arrival time --------------------------------------------------------------------------------------------- - 4.737641 slack (MET) + 4.740111 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11578,10 +11270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 1.399155 1.012357 3.012357 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.399161 0.000000 3.012357 ^ gpio_ib_mode_sel[9] (out) - 3.012357 data arrival time + 9 0.312538 1.394257 1.009767 3.009767 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.394333 0.000000 3.009767 ^ gpio_holdover[7] (out) + 3.009767 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11591,13 +11283,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012357 data arrival time + -3.009767 data arrival time --------------------------------------------------------------------------------------------- - 4.737642 slack (MET) + 4.740232 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11606,10 +11298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 1.391402 1.012342 3.012342 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.391669 0.000000 3.012342 ^ gpio_analog_en[1] (out) - 3.012342 data arrival time + 9 0.312726 1.395141 1.009742 3.009742 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.395210 0.000000 3.009742 ^ gpio_ib_mode_sel[12] (out) + 3.009742 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11619,13 +11311,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012342 data arrival time + -3.009742 data arrival time --------------------------------------------------------------------------------------------- - 4.737658 slack (MET) + 4.740258 slack (MET) Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11634,10 +11326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 1.397323 1.012346 3.012346 ^ gpio_loopback_zero[8] (in) + 9 0.313051 1.396843 1.009634 3.009634 ^ gpio_loopback_zero[8] (in) gpio_loopback_zero[8] (net) - 1.397438 0.000000 3.012346 ^ gpio_holdover[8] (out) - 3.012346 data arrival time + 1.396913 0.000000 3.009634 ^ gpio_vtrip_sel[8] (out) + 3.009634 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11647,13 +11339,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012346 data arrival time + -3.009634 data arrival time --------------------------------------------------------------------------------------------- - 4.737654 slack (MET) + 4.740366 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11662,10 +11354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 1.399300 1.012316 3.012316 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.399325 0.000000 3.012316 ^ gpio_ib_mode_sel[3] (out) - 3.012316 data arrival time + 9 0.312854 1.395900 1.009545 3.009545 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.395973 0.000000 3.009545 ^ gpio_ib_mode_sel[4] (out) + 3.009545 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11675,13 +11367,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012316 data arrival time + -3.009545 data arrival time --------------------------------------------------------------------------------------------- - 4.737684 slack (MET) + 4.740455 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11690,10 +11382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313906 1.399155 1.012197 3.012197 ^ gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 1.399160 0.000000 3.012197 ^ gpio_oeb[9] (out) - 3.012197 data arrival time + 9 0.312042 1.392679 1.009304 3.009304 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.392843 0.000000 3.009304 ^ gpio_holdover[5] (out) + 3.009304 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11703,13 +11395,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012197 data arrival time + -3.009304 data arrival time --------------------------------------------------------------------------------------------- - 4.737803 slack (MET) + 4.740696 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11718,10 +11410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313798 1.399300 1.012148 3.012148 ^ gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 1.399323 0.000000 3.012148 ^ gpio_oeb[3] (out) - 3.012148 data arrival time + 9 0.313043 1.396195 1.009078 3.009078 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.396221 0.000000 3.009078 ^ gpio_vtrip_sel[10] (out) + 3.009078 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11731,13 +11423,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.012148 data arrival time + -3.009078 data arrival time --------------------------------------------------------------------------------------------- - 4.737852 slack (MET) + 4.740922 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11746,10 +11438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 1.392679 1.011978 3.011978 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.392917 0.000000 3.011978 ^ gpio_analog_pol[5] (out) - 3.011978 data arrival time + 9 0.313051 1.396843 1.008869 3.008869 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.396901 0.000000 3.008869 ^ gpio_ib_mode_sel[8] (out) + 3.008869 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11759,13 +11451,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.011978 data arrival time + -3.008869 data arrival time --------------------------------------------------------------------------------------------- - 4.738022 slack (MET) + 4.741130 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11774,10 +11466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 1.395040 1.011802 3.011802 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.395222 0.000000 3.011802 ^ gpio_analog_sel[2] (out) - 3.011802 data arrival time + 9 0.312854 1.395900 1.008675 3.008675 ^ gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 1.395959 0.000000 3.008675 ^ gpio_oeb[4] (out) + 3.008675 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11787,13 +11479,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.011802 data arrival time + -3.008675 data arrival time --------------------------------------------------------------------------------------------- - 4.738197 slack (MET) + 4.741325 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11802,10 +11494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 1.390963 1.011804 3.011804 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.391137 0.000000 3.011804 ^ gpio_slow_sel[6] (out) - 3.011804 data arrival time + 9 0.310668 1.386260 1.008604 3.008604 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.386478 0.000000 3.008604 ^ gpio_slow_sel[11] (out) + 3.008604 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11815,13 +11507,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.011804 data arrival time + -3.008604 data arrival time --------------------------------------------------------------------------------------------- - 4.738197 slack (MET) + 4.741396 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11830,10 +11522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 1.391402 1.011788 3.011788 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.391652 0.000000 3.011788 ^ gpio_analog_pol[1] (out) - 3.011788 data arrival time + 9 0.311785 1.390963 1.008227 3.008227 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.391057 0.000000 3.008227 ^ gpio_analog_sel[6] (out) + 3.008227 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11843,13 +11535,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.011788 data arrival time + -3.008227 data arrival time --------------------------------------------------------------------------------------------- - 4.738212 slack (MET) + 4.741773 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11858,10 +11550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 1.391402 1.011508 3.011508 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.391643 0.000000 3.011508 ^ gpio_inp_dis[1] (out) - 3.011508 data arrival time + 9 0.310668 1.386260 1.008111 3.008111 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.386464 0.000000 3.008111 ^ gpio_analog_en[11] (out) + 3.008111 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11871,13 +11563,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.011508 data arrival time + -3.008111 data arrival time --------------------------------------------------------------------------------------------- - 4.738492 slack (MET) + 4.741889 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11886,10 +11578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 1.390963 1.011311 3.011311 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.391124 0.000000 3.011311 ^ gpio_analog_en[6] (out) - 3.011311 data arrival time + 9 0.311766 1.391402 1.008094 3.008094 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.391550 0.000000 3.008094 ^ gpio_holdover[1] (out) + 3.008094 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11899,13 +11591,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.011311 data arrival time + -3.008094 data arrival time --------------------------------------------------------------------------------------------- - 4.738688 slack (MET) + 4.741906 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11914,10 +11606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 1.390963 1.011095 3.011096 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.391119 0.000000 3.011096 ^ gpio_dm0[6] (out) - 3.011096 data arrival time + 9 0.312726 1.395141 1.008000 3.008000 ^ gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 1.395184 0.000000 3.008000 ^ gpio_oeb[12] (out) + 3.008000 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11927,13 +11619,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.011096 data arrival time + -3.008000 data arrival time --------------------------------------------------------------------------------------------- - 4.738904 slack (MET) + 4.742000 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11942,10 +11634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 1.395900 1.011057 3.011057 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.396000 0.000000 3.011057 ^ gpio_vtrip_sel[4] (out) - 3.011057 data arrival time + 9 0.313051 1.396843 1.007998 3.007998 ^ gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 1.396889 0.000000 3.007998 ^ gpio_oeb[8] (out) + 3.007998 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11955,13 +11647,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.011057 data arrival time + -3.007998 data arrival time --------------------------------------------------------------------------------------------- - 4.738943 slack (MET) + 4.742002 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11970,10 +11662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 1.394257 1.010832 3.010832 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.394352 0.000000 3.010832 ^ gpio_analog_sel[7] (out) - 3.010832 data arrival time + 9 0.310668 1.386260 1.007896 3.007896 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.386458 0.000000 3.007896 ^ gpio_dm0[11] (out) + 3.007896 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -11983,13 +11675,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010832 data arrival time + -3.007896 data arrival time --------------------------------------------------------------------------------------------- - 4.739168 slack (MET) + 4.742104 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -11998,10 +11690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 1.390963 1.010774 3.010774 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.391111 0.000000 3.010774 ^ gpio_analog_pol[6] (out) - 3.010774 data arrival time + 9 0.312538 1.394257 1.007417 3.007417 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.394298 0.000000 3.007417 ^ gpio_vtrip_sel[7] (out) + 3.007417 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12011,13 +11703,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010774 data arrival time + -3.007417 data arrival time --------------------------------------------------------------------------------------------- - 4.739226 slack (MET) + 4.742583 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12026,10 +11718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 1.395040 1.010739 3.010739 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.395195 0.000000 3.010739 ^ gpio_holdover[2] (out) - 3.010739 data arrival time + 9 0.313043 1.396195 1.007323 3.007323 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.396207 0.000000 3.007323 ^ gpio_ib_mode_sel[10] (out) + 3.007323 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12039,13 +11731,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010739 data arrival time + -3.007323 data arrival time --------------------------------------------------------------------------------------------- - 4.739261 slack (MET) + 4.742677 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12054,10 +11746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 1.392679 1.010371 3.010371 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.392871 0.000000 3.010371 ^ gpio_analog_sel[5] (out) - 3.010371 data arrival time + 9 0.311785 1.390963 1.007167 3.007167 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.391038 0.000000 3.007167 ^ gpio_holdover[6] (out) + 3.007167 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12067,13 +11759,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.010371 data arrival time + -3.007167 data arrival time --------------------------------------------------------------------------------------------- - 4.739629 slack (MET) + 4.742833 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12082,10 +11774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 1.397323 1.009979 3.009979 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.397394 0.000000 3.009979 ^ gpio_vtrip_sel[8] (out) - 3.009979 data arrival time + 9 0.310668 1.386260 1.007088 3.007088 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.386437 0.000000 3.007088 ^ gpio_analog_pol[11] (out) + 3.007088 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12095,13 +11787,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009979 data arrival time + -3.007088 data arrival time --------------------------------------------------------------------------------------------- - 4.740020 slack (MET) + 4.742911 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12110,10 +11802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 1.391402 1.009889 3.009889 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.391596 0.000000 3.009889 ^ gpio_analog_sel[1] (out) - 3.009889 data arrival time + 9 0.313043 1.396195 1.007046 3.007046 ^ gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 1.396205 0.000000 3.007046 ^ gpio_oeb[10] (out) + 3.007046 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12123,13 +11815,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009889 data arrival time + -3.007046 data arrival time --------------------------------------------------------------------------------------------- - 4.740111 slack (MET) + 4.742954 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12138,10 +11830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 1.394257 1.009767 3.009767 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.394333 0.000000 3.009767 ^ gpio_holdover[7] (out) - 3.009767 data arrival time + 9 0.312042 1.392679 1.006951 3.006951 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.392790 0.000000 3.006951 ^ gpio_vtrip_sel[5] (out) + 3.006951 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12151,13 +11843,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009767 data arrival time + -3.006951 data arrival time --------------------------------------------------------------------------------------------- - 4.740232 slack (MET) + 4.743049 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12166,10 +11858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 1.397020 1.009685 3.009685 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.397047 0.000000 3.009685 ^ gpio_vtrip_sel[10] (out) - 3.009685 data arrival time + 9 0.312538 1.394257 1.006656 3.006656 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.394289 0.000000 3.006656 ^ gpio_ib_mode_sel[7] (out) + 3.006656 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12179,13 +11871,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009685 data arrival time + -3.006656 data arrival time --------------------------------------------------------------------------------------------- - 4.740315 slack (MET) + 4.743344 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12193,11 +11885,11 @@ Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 ^ input external delay - 9 0.312854 1.395900 1.009545 3.009545 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.395973 0.000000 3.009545 ^ gpio_ib_mode_sel[4] (out) - 3.009545 data arrival time + 2.000000 2.000000 ^ input external delay + 9 0.312042 1.392679 1.006191 3.006191 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.392775 0.000000 3.006191 ^ gpio_ib_mode_sel[5] (out) + 3.006191 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12207,13 +11899,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009545 data arrival time + -3.006191 data arrival time --------------------------------------------------------------------------------------------- - 4.740455 slack (MET) + 4.743810 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12222,10 +11914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 1.392679 1.009304 3.009304 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.392843 0.000000 3.009304 ^ gpio_holdover[5] (out) - 3.009304 data arrival time + 9 0.312538 1.394257 1.005789 3.005789 ^ gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 1.394281 0.000000 3.005789 ^ gpio_oeb[7] (out) + 3.005789 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12235,13 +11927,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009304 data arrival time + -3.005789 data arrival time --------------------------------------------------------------------------------------------- - 4.740696 slack (MET) + 4.744211 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12250,10 +11942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 1.397323 1.009215 3.009214 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.397382 0.000000 3.009214 ^ gpio_ib_mode_sel[8] (out) - 3.009214 data arrival time + 9 0.311766 1.391402 1.005393 3.005393 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.391493 0.000000 3.005393 ^ gpio_vtrip_sel[1] (out) + 3.005393 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12263,13 +11955,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.009214 data arrival time + -3.005393 data arrival time --------------------------------------------------------------------------------------------- - 4.740786 slack (MET) + 4.744606 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12278,10 +11970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312854 1.395900 1.008675 3.008675 ^ gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 1.395959 0.000000 3.008675 ^ gpio_oeb[4] (out) - 3.008675 data arrival time + 9 0.312042 1.392679 1.005323 3.005323 ^ gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 1.392759 0.000000 3.005323 ^ gpio_oeb[5] (out) + 3.005323 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12291,13 +11983,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.008675 data arrival time + -3.005323 data arrival time --------------------------------------------------------------------------------------------- - 4.741325 slack (MET) + 4.744677 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12306,10 +11998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 1.395040 1.008389 3.008389 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.395144 0.000000 3.008389 ^ gpio_vtrip_sel[2] (out) - 3.008389 data arrival time + 9 0.310668 1.386260 1.005212 3.005212 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.386391 0.000000 3.005212 ^ gpio_analog_sel[11] (out) + 3.005212 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12319,13 +12011,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.008389 data arrival time + -3.005212 data arrival time --------------------------------------------------------------------------------------------- - 4.741611 slack (MET) + 4.744788 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12334,10 +12026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313160 1.397323 1.008343 3.008343 ^ gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 1.397370 0.000000 3.008343 ^ gpio_oeb[8] (out) - 3.008343 data arrival time + 9 0.311785 1.390963 1.004885 3.004885 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.391004 0.000000 3.004885 ^ gpio_vtrip_sel[6] (out) + 3.004885 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12347,13 +12039,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.008343 data arrival time + -3.004885 data arrival time --------------------------------------------------------------------------------------------- - 4.741657 slack (MET) + 4.745115 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12362,10 +12054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 1.390963 1.008227 3.008227 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.391057 0.000000 3.008227 ^ gpio_analog_sel[6] (out) - 3.008227 data arrival time + 9 0.311766 1.391402 1.004633 3.004633 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.391480 0.000000 3.004633 ^ gpio_ib_mode_sel[1] (out) + 3.004633 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12375,13 +12067,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.008227 data arrival time + -3.004633 data arrival time --------------------------------------------------------------------------------------------- - 4.741773 slack (MET) + 4.745367 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12390,10 +12082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 1.391402 1.008094 3.008094 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.391550 0.000000 3.008094 ^ gpio_holdover[1] (out) - 3.008094 data arrival time + 9 0.310668 1.386260 1.004152 3.004152 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.386368 0.000000 3.004152 ^ gpio_holdover[11] (out) + 3.004152 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12403,13 +12095,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.008094 data arrival time + -3.004152 data arrival time --------------------------------------------------------------------------------------------- - 4.741906 slack (MET) + 4.745848 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12418,10 +12110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 1.397020 1.007930 3.007930 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.397032 0.000000 3.007930 ^ gpio_ib_mode_sel[10] (out) - 3.007930 data arrival time + 9 0.311785 1.390963 1.004056 3.004056 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.390995 0.000000 3.004056 ^ gpio_ib_mode_sel[6] (out) + 3.004056 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12431,13 +12123,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.007930 data arrival time + -3.004056 data arrival time --------------------------------------------------------------------------------------------- - 4.742070 slack (MET) + 4.745944 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12446,10 +12138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.313232 1.397020 1.007652 3.007653 ^ gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 1.397030 0.000000 3.007653 ^ gpio_oeb[10] (out) - 3.007653 data arrival time + 9 0.311766 1.391402 1.003767 3.003767 ^ gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 1.391466 0.000000 3.003767 ^ gpio_oeb[1] (out) + 3.003767 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12459,13 +12151,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.007653 data arrival time + -3.003767 data arrival time --------------------------------------------------------------------------------------------- - 4.742348 slack (MET) + 4.746233 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12474,10 +12166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 1.395040 1.007629 3.007629 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.395129 0.000000 3.007629 ^ gpio_ib_mode_sel[2] (out) - 3.007629 data arrival time + 9 0.311785 1.390963 1.003213 3.003213 ^ gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 1.390986 0.000000 3.003213 ^ gpio_oeb[6] (out) + 3.003213 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12487,13 +12179,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.007629 data arrival time + -3.003213 data arrival time --------------------------------------------------------------------------------------------- - 4.742371 slack (MET) + 4.746787 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12502,10 +12194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 1.394257 1.007417 3.007417 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.394298 0.000000 3.007417 ^ gpio_vtrip_sel[7] (out) - 3.007417 data arrival time + 9 0.310668 1.386260 1.001809 3.001809 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.386326 0.000000 3.001809 ^ gpio_vtrip_sel[11] (out) + 3.001809 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12515,13 +12207,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.007417 data arrival time + -3.001809 data arrival time --------------------------------------------------------------------------------------------- - 4.742583 slack (MET) + 4.748191 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12530,10 +12222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 1.390963 1.007167 3.007167 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.391038 0.000000 3.007167 ^ gpio_holdover[6] (out) - 3.007167 data arrival time + 9 0.310668 1.386260 1.001050 3.001050 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.386314 0.000000 3.001050 ^ gpio_ib_mode_sel[11] (out) + 3.001050 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12543,13 +12235,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.007167 data arrival time + -3.001050 data arrival time --------------------------------------------------------------------------------------------- - 4.742833 slack (MET) + 4.748950 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12558,10 +12250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 1.392679 1.006951 3.006951 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.392790 0.000000 3.006951 ^ gpio_vtrip_sel[5] (out) - 3.006951 data arrival time + 9 0.310668 1.386260 1.000185 3.000185 ^ gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 1.386303 0.000000 3.000185 ^ gpio_oeb[11] (out) + 3.000185 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12571,13 +12263,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.006951 data arrival time + -3.000185 data arrival time --------------------------------------------------------------------------------------------- - 4.743049 slack (MET) + 4.749815 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12586,10 +12278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 1.394257 1.006656 3.006656 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.394289 0.000000 3.006656 ^ gpio_ib_mode_sel[7] (out) - 3.006656 data arrival time + 4 0.143336 0.643726 0.466956 2.466956 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.643732 0.000000 2.466956 ^ gpio_dm1[1] (out) + 2.466956 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12599,13 +12291,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.006656 data arrival time + -2.466956 data arrival time --------------------------------------------------------------------------------------------- - 4.743344 slack (MET) + 5.283044 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12614,10 +12306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 1.392679 1.006191 3.006191 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.392775 0.000000 3.006191 ^ gpio_ib_mode_sel[5] (out) - 3.006191 data arrival time + 4 0.143336 0.643726 0.466899 2.466898 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.643732 0.000000 2.466898 ^ gpio_dm0[1] (out) + 2.466898 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12627,13 +12319,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.006191 data arrival time + -2.466898 data arrival time --------------------------------------------------------------------------------------------- - 4.743810 slack (MET) + 5.283101 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12642,10 +12334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312538 1.394257 1.005789 3.005789 ^ gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 1.394281 0.000000 3.005789 ^ gpio_oeb[7] (out) - 3.005789 data arrival time + 4 0.143336 0.643726 0.466646 2.466646 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.643730 0.000000 2.466646 ^ gpio_dm2[1] (out) + 2.466646 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12655,13 +12347,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.005789 data arrival time + -2.466646 data arrival time --------------------------------------------------------------------------------------------- - 4.744211 slack (MET) + 5.283354 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12670,10 +12362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312578 1.395040 1.005709 3.005709 ^ gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 1.395097 0.000000 3.005709 ^ gpio_oeb[2] (out) - 3.005709 data arrival time + 4 0.143336 0.643726 0.466537 2.466537 ^ gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.643729 0.000000 2.466537 ^ gpio_out[1] (out) + 2.466537 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12683,13 +12375,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.005709 data arrival time + -2.466537 data arrival time --------------------------------------------------------------------------------------------- - 4.744291 slack (MET) + 5.283463 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12698,10 +12390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 1.391402 1.005393 3.005393 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.391493 0.000000 3.005393 ^ gpio_vtrip_sel[1] (out) - 3.005393 data arrival time + 3 0.118195 0.532456 0.386497 2.386497 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.532465 0.000000 2.386497 ^ gpio_dm1[29] (out) + 2.386497 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12711,13 +12403,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.005393 data arrival time + -2.386497 data arrival time --------------------------------------------------------------------------------------------- - 4.744606 slack (MET) + 5.363503 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12726,10 +12418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.312042 1.392679 1.005323 3.005323 ^ gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 1.392759 0.000000 3.005323 ^ gpio_oeb[5] (out) - 3.005323 data arrival time + 3 0.118195 0.532456 0.386395 2.386395 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.532464 0.000000 2.386395 ^ gpio_inp_dis[29] (out) + 2.386395 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12739,13 +12431,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.005323 data arrival time + -2.386395 data arrival time --------------------------------------------------------------------------------------------- - 4.744677 slack (MET) + 5.363605 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12754,10 +12446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 1.390963 1.004885 3.004885 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.391004 0.000000 3.004885 ^ gpio_vtrip_sel[6] (out) - 3.004885 data arrival time + 3 0.118195 0.532456 0.386195 2.386195 ^ gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.532463 0.000000 2.386195 ^ gpio_dm2[29] (out) + 2.386195 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12767,13 +12459,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.004885 data arrival time + -2.386195 data arrival time --------------------------------------------------------------------------------------------- - 4.745115 slack (MET) + 5.363805 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12782,10 +12474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 1.391402 1.004633 3.004633 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.391480 0.000000 3.004633 ^ gpio_ib_mode_sel[1] (out) - 3.004633 data arrival time + 3 0.115115 0.518868 0.377208 2.377208 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.518886 0.000000 2.377208 ^ gpio_dm1[28] (out) + 2.377208 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12795,13 +12487,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.004633 data arrival time + -2.377208 data arrival time --------------------------------------------------------------------------------------------- - 4.745367 slack (MET) + 5.372792 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12810,10 +12502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 1.390963 1.004056 3.004056 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.390995 0.000000 3.004056 ^ gpio_ib_mode_sel[6] (out) - 3.004056 data arrival time + 3 0.115170 0.519059 0.376793 2.376793 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.519067 0.000000 2.376793 ^ gpio_dm1[27] (out) + 2.376793 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12823,13 +12515,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.004056 data arrival time + -2.376793 data arrival time --------------------------------------------------------------------------------------------- - 4.745944 slack (MET) + 5.373208 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12838,10 +12530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311766 1.391402 1.003767 3.003767 ^ gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 1.391466 0.000000 3.003767 ^ gpio_oeb[1] (out) - 3.003767 data arrival time + 3 0.115170 0.519059 0.376695 2.376695 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.519066 0.000000 2.376695 ^ gpio_inp_dis[27] (out) + 2.376695 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12851,13 +12543,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.003767 data arrival time + -2.376695 data arrival time --------------------------------------------------------------------------------------------- - 4.746233 slack (MET) + 5.373305 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12866,10 +12558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 9 0.311785 1.390963 1.003213 3.003213 ^ gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 1.390986 0.000000 3.003213 ^ gpio_oeb[6] (out) - 3.003213 data arrival time + 3 0.115170 0.519059 0.376507 2.376508 ^ gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.519065 0.000000 2.376508 ^ gpio_dm2[27] (out) + 2.376508 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12879,13 +12571,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -3.003213 data arrival time + -2.376508 data arrival time --------------------------------------------------------------------------------------------- - 4.746787 slack (MET) + 5.373492 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12894,10 +12586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.143336 0.643726 0.466956 2.466956 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.643732 0.000000 2.466956 ^ gpio_dm1[1] (out) - 2.466956 data arrival time + 3 0.115115 0.518868 0.376466 2.376466 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.518877 0.000000 2.376466 ^ gpio_inp_dis[28] (out) + 2.376466 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12907,13 +12599,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.466956 data arrival time + -2.376466 data arrival time --------------------------------------------------------------------------------------------- - 5.283044 slack (MET) + 5.373534 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12922,10 +12614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.143336 0.643726 0.466899 2.466898 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.643732 0.000000 2.466898 ^ gpio_dm0[1] (out) - 2.466898 data arrival time + 3 0.115115 0.518868 0.376123 2.376123 ^ gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.518874 0.000000 2.376123 ^ gpio_dm2[28] (out) + 2.376123 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12935,13 +12627,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.466898 data arrival time + -2.376123 data arrival time --------------------------------------------------------------------------------------------- - 5.283101 slack (MET) + 5.373877 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12950,10 +12642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.143336 0.643726 0.466646 2.466646 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.643730 0.000000 2.466646 ^ gpio_dm2[1] (out) - 2.466646 data arrival time + 3 0.113682 0.512544 0.372589 2.372589 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.512562 0.000000 2.372589 ^ gpio_dm1[24] (out) + 2.372589 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12963,13 +12655,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.466646 data arrival time + -2.372589 data arrival time --------------------------------------------------------------------------------------------- - 5.283354 slack (MET) + 5.377411 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -12978,10 +12670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 4 0.143336 0.643726 0.466537 2.466537 ^ gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.643729 0.000000 2.466537 ^ gpio_out[1] (out) - 2.466537 data arrival time + 3 0.113682 0.512544 0.371817 2.371817 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.512553 0.000000 2.371817 ^ gpio_inp_dis[24] (out) + 2.371817 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -12991,13 +12683,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.466537 data arrival time + -2.371817 data arrival time --------------------------------------------------------------------------------------------- - 5.283463 slack (MET) + 5.378183 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13006,10 +12698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.112113 0.505521 0.366880 2.366880 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.505526 0.000000 2.366880 ^ gpio_dm1[7] (out) - 2.366880 data arrival time + 3 0.113682 0.512544 0.371734 2.371734 ^ gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.512553 0.000000 2.371734 ^ gpio_dm2[24] (out) + 2.371734 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13019,13 +12711,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.366880 data arrival time + -2.371734 data arrival time --------------------------------------------------------------------------------------------- - 5.383121 slack (MET) + 5.378266 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13034,10 +12726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.112113 0.505521 0.366778 2.366777 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.505525 0.000000 2.366777 ^ gpio_inp_dis[7] (out) - 2.366777 data arrival time + 3 0.113414 0.511286 0.371185 2.371185 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.511294 0.000000 2.371185 ^ gpio_dm1[33] (out) + 2.371185 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13047,13 +12739,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.366777 data arrival time + -2.371185 data arrival time --------------------------------------------------------------------------------------------- - 5.383223 slack (MET) + 5.378815 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13062,10 +12754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.112113 0.505521 0.366587 2.366587 ^ gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.505524 0.000000 2.366587 ^ gpio_dm2[7] (out) - 2.366587 data arrival time + 3 0.113414 0.511286 0.371089 2.371089 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.511293 0.000000 2.371089 ^ gpio_inp_dis[33] (out) + 2.371089 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13075,13 +12767,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.366587 data arrival time + -2.371089 data arrival time --------------------------------------------------------------------------------------------- - 5.383413 slack (MET) + 5.378911 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13090,10 +12782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110418 0.498467 0.361420 2.361420 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.498472 0.000000 2.361420 ^ gpio_dm1[3] (out) - 2.361420 data arrival time + 3 0.113414 0.511286 0.370879 2.370879 ^ gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.511292 0.000000 2.370879 ^ gpio_dm2[33] (out) + 2.370879 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13103,13 +12795,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.361420 data arrival time + -2.370879 data arrival time --------------------------------------------------------------------------------------------- - 5.388580 slack (MET) + 5.379121 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13118,10 +12810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110418 0.498467 0.361323 2.361323 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.498471 0.000000 2.361323 ^ gpio_inp_dis[3] (out) - 2.361323 data arrival time + 3 0.113291 0.510745 0.370784 2.370784 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.510754 0.000000 2.370784 ^ gpio_dm1[26] (out) + 2.370784 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13131,13 +12823,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.361323 data arrival time + -2.370784 data arrival time --------------------------------------------------------------------------------------------- - 5.388677 slack (MET) + 5.379216 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13146,10 +12838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110418 0.498467 0.361136 2.361136 ^ gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.498470 0.000000 2.361136 ^ gpio_dm2[3] (out) - 2.361136 data arrival time + 3 0.113291 0.510745 0.370691 2.370691 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.510753 0.000000 2.370691 ^ gpio_inp_dis[26] (out) + 2.370691 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13159,13 +12851,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.361136 data arrival time + -2.370691 data arrival time --------------------------------------------------------------------------------------------- - 5.388864 slack (MET) + 5.379309 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13174,10 +12866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110326 0.498052 0.361115 2.361115 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.498057 0.000000 2.361115 ^ gpio_dm1[8] (out) - 2.361115 data arrival time + 3 0.112943 0.509473 0.370683 2.370683 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.509515 0.000000 2.370683 ^ gpio_dm1[25] (out) + 2.370683 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13187,13 +12879,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.361115 data arrival time + -2.370683 data arrival time --------------------------------------------------------------------------------------------- - 5.388885 slack (MET) + 5.379317 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13202,10 +12894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110326 0.498052 0.361020 2.361020 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.498056 0.000000 2.361020 ^ gpio_inp_dis[8] (out) - 2.361020 data arrival time + 3 0.112934 0.509365 0.370659 2.370659 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.509401 0.000000 2.370659 ^ gpio_dm1[34] (out) + 2.370659 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13215,13 +12907,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.361020 data arrival time + -2.370659 data arrival time --------------------------------------------------------------------------------------------- - 5.388979 slack (MET) + 5.379341 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13230,10 +12922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110244 0.497682 0.360845 2.360845 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.497687 0.000000 2.360845 ^ gpio_dm1[11] (out) - 2.360845 data arrival time + 3 0.113291 0.510745 0.370505 2.370505 ^ gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.510752 0.000000 2.370505 ^ gpio_dm2[26] (out) + 2.370505 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13243,13 +12935,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.360845 data arrival time + -2.370505 data arrival time --------------------------------------------------------------------------------------------- - 5.389154 slack (MET) + 5.379494 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13258,10 +12950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110326 0.498052 0.360833 2.360833 ^ gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.498055 0.000000 2.360833 ^ gpio_dm2[8] (out) - 2.360833 data arrival time + 3 0.112943 0.509473 0.370312 2.370312 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.509507 0.000000 2.370312 ^ gpio_inp_dis[25] (out) + 2.370312 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13271,13 +12963,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.360833 data arrival time + -2.370312 data arrival time --------------------------------------------------------------------------------------------- - 5.389167 slack (MET) + 5.379688 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13286,10 +12978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110244 0.497682 0.360749 2.360749 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.497686 0.000000 2.360749 ^ gpio_inp_dis[11] (out) - 2.360749 data arrival time + 3 0.112934 0.509365 0.370295 2.370295 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.509395 0.000000 2.370295 ^ gpio_inp_dis[34] (out) + 2.370295 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13299,13 +12991,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.360749 data arrival time + -2.370295 data arrival time --------------------------------------------------------------------------------------------- - 5.389251 slack (MET) + 5.379705 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13314,10 +13006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110170 0.497364 0.360633 2.360633 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.497370 0.000000 2.360633 ^ gpio_dm1[2] (out) - 2.360633 data arrival time + 3 0.112943 0.509473 0.369127 2.369128 ^ gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.509489 0.000000 2.369128 ^ gpio_dm2[25] (out) + 2.369128 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13327,13 +13019,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.360633 data arrival time + -2.369128 data arrival time --------------------------------------------------------------------------------------------- - 5.389367 slack (MET) + 5.380873 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13342,10 +13034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110244 0.497682 0.360562 2.360562 ^ gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.497685 0.000000 2.360562 ^ gpio_dm2[11] (out) - 2.360562 data arrival time + 3 0.112934 0.509365 0.368731 2.368731 ^ gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.509374 0.000000 2.368731 ^ gpio_dm2[34] (out) + 2.368731 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13355,13 +13047,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.360562 data arrival time + -2.368731 data arrival time --------------------------------------------------------------------------------------------- - 5.389438 slack (MET) + 5.381269 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13370,10 +13062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110170 0.497364 0.360536 2.360537 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.497369 0.000000 2.360537 ^ gpio_inp_dis[2] (out) - 2.360537 data arrival time + 3 0.111769 0.504452 0.366939 2.366939 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.504489 0.000000 2.366939 ^ gpio_dm1[32] (out) + 2.366939 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13383,13 +13075,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.360537 data arrival time + -2.366939 data arrival time --------------------------------------------------------------------------------------------- - 5.389463 slack (MET) + 5.383061 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13398,10 +13090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110170 0.497364 0.360351 2.360351 ^ gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.497368 0.000000 2.360351 ^ gpio_dm2[2] (out) - 2.360351 data arrival time + 3 0.112113 0.505521 0.366880 2.366880 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.505526 0.000000 2.366880 ^ gpio_dm1[7] (out) + 2.366880 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13411,13 +13103,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.360351 data arrival time + -2.366880 data arrival time --------------------------------------------------------------------------------------------- - 5.389649 slack (MET) + 5.383121 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13426,10 +13118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110043 0.496792 0.360213 2.360213 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.496798 0.000000 2.360213 ^ gpio_dm1[4] (out) - 2.360213 data arrival time + 3 0.112113 0.505521 0.366778 2.366777 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.505525 0.000000 2.366777 ^ gpio_inp_dis[7] (out) + 2.366777 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13439,13 +13131,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.360213 data arrival time + -2.366777 data arrival time --------------------------------------------------------------------------------------------- - 5.389788 slack (MET) + 5.383223 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13454,10 +13146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110043 0.496792 0.360117 2.360117 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.496797 0.000000 2.360117 ^ gpio_inp_dis[4] (out) - 2.360117 data arrival time + 3 0.112113 0.505521 0.366587 2.366587 ^ gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.505524 0.000000 2.366587 ^ gpio_dm2[7] (out) + 2.366587 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13467,13 +13159,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.360117 data arrival time + -2.366587 data arrival time --------------------------------------------------------------------------------------------- - 5.389884 slack (MET) + 5.383413 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13482,10 +13174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109577 0.495080 0.359951 2.359951 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.495128 0.000000 2.359951 ^ gpio_dm1[10] (out) - 2.359951 data arrival time + 3 0.111769 0.504452 0.366430 2.366430 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.504479 0.000000 2.366430 ^ gpio_inp_dis[32] (out) + 2.366430 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13495,13 +13187,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.359951 data arrival time + -2.366430 data arrival time --------------------------------------------------------------------------------------------- - 5.390049 slack (MET) + 5.383570 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13510,10 +13202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.110043 0.496792 0.359930 2.359930 ^ gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.496796 0.000000 2.359930 ^ gpio_dm2[4] (out) - 2.359930 data arrival time + 3 0.111469 0.503179 0.365660 2.365660 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.503202 0.000000 2.365660 ^ gpio_dm1[2] (out) + 2.365660 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13523,13 +13215,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.359930 data arrival time + -2.365660 data arrival time --------------------------------------------------------------------------------------------- - 5.390070 slack (MET) + 5.384339 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13538,10 +13230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109577 0.495080 0.359593 2.359593 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.495120 0.000000 2.359593 ^ gpio_inp_dis[10] (out) - 2.359593 data arrival time + 3 0.111645 0.503766 0.365477 2.365477 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.503775 0.000000 2.365477 ^ gpio_dm1[30] (out) + 2.365477 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13551,13 +13243,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.359593 data arrival time + -2.365477 data arrival time --------------------------------------------------------------------------------------------- - 5.390408 slack (MET) + 5.384523 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13566,10 +13258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109597 0.494926 0.359351 2.359351 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.494943 0.000000 2.359351 ^ gpio_dm1[5] (out) - 2.359351 data arrival time + 3 0.111645 0.503766 0.365395 2.365395 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.503774 0.000000 2.365395 ^ gpio_inp_dis[30] (out) + 2.365395 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13579,13 +13271,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.359351 data arrival time + -2.365395 data arrival time --------------------------------------------------------------------------------------------- - 5.390648 slack (MET) + 5.384605 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13594,10 +13286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109597 0.494926 0.358883 2.358883 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.494937 0.000000 2.358883 ^ gpio_inp_dis[5] (out) - 2.358883 data arrival time + 3 0.111645 0.503766 0.365173 2.365173 ^ gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.503772 0.000000 2.365173 ^ gpio_dm2[30] (out) + 2.365173 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13607,13 +13299,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.358883 data arrival time + -2.365173 data arrival time --------------------------------------------------------------------------------------------- - 5.391117 slack (MET) + 5.384827 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13622,10 +13314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109569 0.494665 0.358662 2.358662 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.494670 0.000000 2.358662 ^ gpio_dm1[12] (out) - 2.358662 data arrival time + 3 0.111769 0.504452 0.365017 2.365017 ^ gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.504461 0.000000 2.365017 ^ gpio_dm2[32] (out) + 2.365017 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13635,13 +13327,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.358662 data arrival time + -2.365017 data arrival time --------------------------------------------------------------------------------------------- - 5.391338 slack (MET) + 5.384983 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13650,10 +13342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109569 0.494665 0.358566 2.358566 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.494670 0.000000 2.358566 ^ gpio_inp_dis[12] (out) - 2.358566 data arrival time + 3 0.111469 0.503179 0.364941 2.364941 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.503192 0.000000 2.364941 ^ gpio_inp_dis[2] (out) + 2.364941 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13663,13 +13355,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.358566 data arrival time + -2.364941 data arrival time --------------------------------------------------------------------------------------------- - 5.391434 slack (MET) + 5.385059 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13678,10 +13370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109569 0.494665 0.358380 2.358380 ^ gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.494668 0.000000 2.358380 ^ gpio_dm2[12] (out) - 2.358380 data arrival time + 3 0.111469 0.503179 0.364203 2.364203 ^ gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.503185 0.000000 2.364203 ^ gpio_dm2[2] (out) + 2.364203 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13691,13 +13383,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.358380 data arrival time + -2.364203 data arrival time --------------------------------------------------------------------------------------------- - 5.391621 slack (MET) + 5.385797 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13706,10 +13398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109597 0.494926 0.358302 2.358302 ^ gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.494932 0.000000 2.358302 ^ gpio_dm2[5] (out) - 2.358302 data arrival time + 3 0.111156 0.501827 0.364158 2.364158 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.501838 0.000000 2.364158 ^ gpio_dm1[31] (out) + 2.364158 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13719,13 +13411,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.358302 data arrival time + -2.364158 data arrival time --------------------------------------------------------------------------------------------- - 5.391698 slack (MET) + 5.385841 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13734,10 +13426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109391 0.493881 0.358105 2.358105 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.493886 0.000000 2.358105 ^ gpio_dm1[6] (out) - 2.358105 data arrival time + 3 0.111156 0.501827 0.363688 2.363688 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.501834 0.000000 2.363688 ^ gpio_inp_dis[31] (out) + 2.363688 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13747,13 +13439,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.358105 data arrival time + -2.363688 data arrival time --------------------------------------------------------------------------------------------- - 5.391895 slack (MET) + 5.386312 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13762,10 +13454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109577 0.495080 0.358058 2.358057 ^ gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.495095 0.000000 2.358057 ^ gpio_dm2[10] (out) - 2.358057 data arrival time + 3 0.111156 0.501827 0.363504 2.363504 ^ gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.501832 0.000000 2.363504 ^ gpio_dm2[31] (out) + 2.363504 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13775,13 +13467,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.358057 data arrival time + -2.363504 data arrival time --------------------------------------------------------------------------------------------- - 5.391942 slack (MET) + 5.386496 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13790,10 +13482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109391 0.493881 0.358013 2.358013 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.493886 0.000000 2.358013 ^ gpio_inp_dis[6] (out) - 2.358013 data arrival time + 3 0.110418 0.498467 0.361420 2.361420 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.498472 0.000000 2.361420 ^ gpio_dm1[3] (out) + 2.361420 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13803,13 +13495,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.358013 data arrival time + -2.361420 data arrival time --------------------------------------------------------------------------------------------- - 5.391987 slack (MET) + 5.388580 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13818,10 +13510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.109391 0.493881 0.357828 2.357828 ^ gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.493885 0.000000 2.357828 ^ gpio_dm2[6] (out) - 2.357828 data arrival time + 3 0.110418 0.498467 0.361323 2.361323 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.498471 0.000000 2.361323 ^ gpio_inp_dis[3] (out) + 2.361323 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13831,13 +13523,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.357828 data arrival time + -2.361323 data arrival time --------------------------------------------------------------------------------------------- - 5.392172 slack (MET) + 5.388677 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13846,10 +13538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108889 0.491858 0.357518 2.357518 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.491887 0.000000 2.357518 ^ gpio_dm1[9] (out) - 2.357518 data arrival time + 3 0.110418 0.498467 0.361136 2.361136 ^ gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.498470 0.000000 2.361136 ^ gpio_dm2[3] (out) + 2.361136 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13859,13 +13551,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.357518 data arrival time + -2.361136 data arrival time --------------------------------------------------------------------------------------------- - 5.392481 slack (MET) + 5.388864 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13874,10 +13566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108889 0.491858 0.357025 2.357025 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.491879 0.000000 2.357025 ^ gpio_inp_dis[9] (out) - 2.357025 data arrival time + 3 0.110326 0.498052 0.361115 2.361115 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.498057 0.000000 2.361115 ^ gpio_dm1[8] (out) + 2.361115 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13887,13 +13579,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.357025 data arrival time + -2.361115 data arrival time --------------------------------------------------------------------------------------------- - 5.392975 slack (MET) + 5.388885 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13902,10 +13594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 3 0.108889 0.491858 0.355627 2.355627 ^ gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.491864 0.000000 2.355627 ^ gpio_dm2[9] (out) - 2.355627 data arrival time + 3 0.110326 0.498052 0.361020 2.361020 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.498056 0.000000 2.361020 ^ gpio_inp_dis[8] (out) + 2.361020 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13915,13 +13607,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.355627 data arrival time + -2.361020 data arrival time --------------------------------------------------------------------------------------------- - 5.394373 slack (MET) + 5.388979 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13930,10 +13622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077970 0.353732 0.256863 2.256863 ^ gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.353737 0.000000 2.256863 ^ gpio_inp_dis[15] (out) - 2.256863 data arrival time + 3 0.110326 0.498052 0.360833 2.360833 ^ gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.498055 0.000000 2.360833 ^ gpio_dm2[8] (out) + 2.360833 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13943,13 +13635,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.256863 data arrival time + -2.360833 data arrival time --------------------------------------------------------------------------------------------- - 5.493137 slack (MET) + 5.389167 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13958,10 +13650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077907 0.353450 0.256654 2.256655 ^ gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.353455 0.000000 2.256655 ^ gpio_inp_dis[19] (out) - 2.256655 data arrival time + 3 0.110043 0.496792 0.360213 2.360213 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.496798 0.000000 2.360213 ^ gpio_dm1[4] (out) + 2.360213 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13971,13 +13663,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.256655 data arrival time + -2.360213 data arrival time --------------------------------------------------------------------------------------------- - 5.493345 slack (MET) + 5.389788 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -13986,10 +13678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077970 0.353732 0.256625 2.256625 ^ gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.353735 0.000000 2.256625 ^ gpio_oeb[15] (out) - 2.256625 data arrival time + 3 0.110043 0.496792 0.360117 2.360117 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.496797 0.000000 2.360117 ^ gpio_inp_dis[4] (out) + 2.360117 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -13999,13 +13691,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.256625 data arrival time + -2.360117 data arrival time --------------------------------------------------------------------------------------------- - 5.493375 slack (MET) + 5.389884 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14014,10 +13706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077907 0.353450 0.256423 2.256423 ^ gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.353453 0.000000 2.256423 ^ gpio_oeb[19] (out) - 2.256423 data arrival time + 3 0.110043 0.496792 0.359930 2.359930 ^ gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.496796 0.000000 2.359930 ^ gpio_dm2[4] (out) + 2.359930 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14027,13 +13719,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.256423 data arrival time + -2.359930 data arrival time --------------------------------------------------------------------------------------------- - 5.493577 slack (MET) + 5.390070 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14042,10 +13734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077574 0.352024 0.255873 2.255873 ^ gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.352034 0.000000 2.255873 ^ gpio_inp_dis[20] (out) - 2.255873 data arrival time + 3 0.109597 0.494926 0.359351 2.359351 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.494943 0.000000 2.359351 ^ gpio_dm1[5] (out) + 2.359351 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14055,13 +13747,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.255873 data arrival time + -2.359351 data arrival time --------------------------------------------------------------------------------------------- - 5.494127 slack (MET) - + 5.390648 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) + +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14070,10 +13762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077653 0.352312 0.255833 2.255833 ^ gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.352317 0.000000 2.255833 ^ gpio_inp_dis[21] (out) - 2.255833 data arrival time + 3 0.109360 0.494115 0.359251 2.359251 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.494163 0.000000 2.359251 ^ gpio_dm1[10] (out) + 2.359251 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14083,13 +13775,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.255833 data arrival time + -2.359251 data arrival time --------------------------------------------------------------------------------------------- - 5.494166 slack (MET) + 5.390749 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14098,10 +13790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077653 0.352312 0.255577 2.255577 ^ gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.352315 0.000000 2.255577 ^ gpio_oeb[21] (out) - 2.255577 data arrival time + 3 0.109658 0.495063 0.358950 2.358950 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.495067 0.000000 2.358950 ^ gpio_dm1[12] (out) + 2.358950 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14111,13 +13803,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.255577 data arrival time + -2.358950 data arrival time --------------------------------------------------------------------------------------------- - 5.494423 slack (MET) + 5.391049 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14126,10 +13818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077574 0.352024 0.255221 2.255221 ^ gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.352027 0.000000 2.255221 ^ gpio_oeb[20] (out) - 2.255221 data arrival time + 3 0.109360 0.494115 0.358892 2.358892 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.494155 0.000000 2.358892 ^ gpio_inp_dis[10] (out) + 2.358892 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14139,13 +13831,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.255221 data arrival time + -2.358892 data arrival time --------------------------------------------------------------------------------------------- - 5.494779 slack (MET) + 5.391108 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14154,10 +13846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077397 0.351175 0.255008 2.255008 ^ gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.351179 0.000000 2.255008 ^ gpio_inp_dis[22] (out) - 2.255008 data arrival time + 3 0.109597 0.494926 0.358883 2.358883 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.494937 0.000000 2.358883 ^ gpio_inp_dis[5] (out) + 2.358883 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14167,13 +13859,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.255008 data arrival time + -2.358883 data arrival time --------------------------------------------------------------------------------------------- - 5.494992 slack (MET) + 5.391117 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14182,10 +13874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.077397 0.351175 0.254772 2.254772 ^ gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.351178 0.000000 2.254772 ^ gpio_oeb[22] (out) - 2.254772 data arrival time + 3 0.109658 0.495063 0.358855 2.358855 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.495067 0.000000 2.358855 ^ gpio_inp_dis[12] (out) + 2.358855 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14195,13 +13887,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.254772 data arrival time + -2.358855 data arrival time --------------------------------------------------------------------------------------------- - 5.495227 slack (MET) + 5.391145 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14210,10 +13902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076434 0.346942 0.252209 2.252209 ^ gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.346953 0.000000 2.252209 ^ gpio_inp_dis[23] (out) - 2.252209 data arrival time + 3 0.109658 0.495063 0.358668 2.358668 ^ gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.495066 0.000000 2.358668 ^ gpio_dm2[12] (out) + 2.358668 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14223,13 +13915,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.252209 data arrival time + -2.358668 data arrival time --------------------------------------------------------------------------------------------- - 5.497791 slack (MET) + 5.391332 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14238,10 +13930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076475 0.347045 0.252017 2.252017 ^ gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.347049 0.000000 2.252017 ^ gpio_inp_dis[27] (out) - 2.252017 data arrival time + 3 0.109597 0.494926 0.358302 2.358302 ^ gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.494932 0.000000 2.358302 ^ gpio_dm2[5] (out) + 2.358302 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14251,13 +13943,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.252017 data arrival time + -2.358302 data arrival time --------------------------------------------------------------------------------------------- - 5.497983 slack (MET) + 5.391698 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14266,10 +13958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076424 0.346814 0.251857 2.251857 ^ gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.346818 0.000000 2.251857 ^ gpio_inp_dis[37] (out) - 2.251857 data arrival time + 3 0.109391 0.493881 0.358105 2.358105 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.493886 0.000000 2.358105 ^ gpio_dm1[6] (out) + 2.358105 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14279,13 +13971,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.251857 data arrival time + -2.358105 data arrival time --------------------------------------------------------------------------------------------- - 5.498143 slack (MET) + 5.391895 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14294,10 +13986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076475 0.347045 0.251767 2.251767 ^ gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.347047 0.000000 2.251767 ^ gpio_oeb[27] (out) - 2.251767 data arrival time + 3 0.109391 0.493881 0.358013 2.358013 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.493886 0.000000 2.358013 ^ gpio_inp_dis[6] (out) + 2.358013 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14307,13 +13999,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.251767 data arrival time + -2.358013 data arrival time --------------------------------------------------------------------------------------------- - 5.498233 slack (MET) + 5.391987 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14322,10 +14014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076424 0.346814 0.251587 2.251586 ^ gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.346817 0.000000 2.251586 ^ gpio_oeb[37] (out) - 2.251586 data arrival time + 3 0.109391 0.493881 0.357828 2.357828 ^ gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.493885 0.000000 2.357828 ^ gpio_dm2[6] (out) + 2.357828 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14335,13 +14027,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.251586 data arrival time + -2.357828 data arrival time --------------------------------------------------------------------------------------------- - 5.498414 slack (MET) + 5.392172 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14350,10 +14042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076434 0.346942 0.251554 2.251554 ^ gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.346946 0.000000 2.251554 ^ gpio_oeb[23] (out) - 2.251554 data arrival time + 3 0.108889 0.491858 0.357518 2.357518 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.491887 0.000000 2.357518 ^ gpio_dm1[9] (out) + 2.357518 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14363,13 +14055,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.251554 data arrival time + -2.357518 data arrival time --------------------------------------------------------------------------------------------- - 5.498446 slack (MET) + 5.392481 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14378,10 +14070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076060 0.345476 0.251319 2.251319 ^ gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.345508 0.000000 2.251319 ^ gpio_inp_dis[36] (out) - 2.251319 data arrival time + 3 0.109360 0.494115 0.357357 2.357357 ^ gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.494130 0.000000 2.357357 ^ gpio_dm2[10] (out) + 2.357357 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14391,13 +14083,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.251319 data arrival time + -2.357357 data arrival time --------------------------------------------------------------------------------------------- - 5.498681 slack (MET) + 5.392643 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14406,10 +14098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076060 0.345476 0.250807 2.250807 ^ gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.345498 0.000000 2.250807 ^ gpio_oeb[36] (out) - 2.250807 data arrival time + 3 0.108889 0.491858 0.357025 2.357025 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.491879 0.000000 2.357025 ^ gpio_inp_dis[9] (out) + 2.357025 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14419,13 +14111,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.250807 data arrival time + -2.357025 data arrival time --------------------------------------------------------------------------------------------- - 5.499192 slack (MET) + 5.392975 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14434,10 +14126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076043 0.345120 0.250624 2.250624 ^ gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.345123 0.000000 2.250624 ^ gpio_inp_dis[25] (out) - 2.250624 data arrival time + 3 0.109004 0.492143 0.356841 2.356841 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.492147 0.000000 2.356841 ^ gpio_dm1[11] (out) + 2.356841 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14447,13 +14139,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.250624 data arrival time + -2.356841 data arrival time --------------------------------------------------------------------------------------------- - 5.499376 slack (MET) + 5.393159 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14462,10 +14154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.076043 0.345120 0.250389 2.250389 ^ gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.345122 0.000000 2.250389 ^ gpio_oeb[25] (out) - 2.250389 data arrival time + 3 0.109004 0.492143 0.356749 2.356749 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.492147 0.000000 2.356749 ^ gpio_inp_dis[11] (out) + 2.356749 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14475,13 +14167,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.250389 data arrival time + -2.356749 data arrival time --------------------------------------------------------------------------------------------- - 5.499611 slack (MET) + 5.393251 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14490,10 +14182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075862 0.344359 0.250238 2.250238 ^ gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.344366 0.000000 2.250238 ^ gpio_inp_dis[30] (out) - 2.250238 data arrival time + 3 0.109004 0.492143 0.356563 2.356564 ^ gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.492146 0.000000 2.356564 ^ gpio_dm2[11] (out) + 2.356564 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14503,13 +14195,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.250238 data arrival time + -2.356564 data arrival time --------------------------------------------------------------------------------------------- - 5.499762 slack (MET) + 5.393436 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14518,10 +14210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075860 0.344307 0.250037 2.250037 ^ gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.344311 0.000000 2.250037 ^ gpio_inp_dis[32] (out) - 2.250037 data arrival time + 3 0.108889 0.491858 0.355627 2.355627 ^ gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.491864 0.000000 2.355627 ^ gpio_dm2[9] (out) + 2.355627 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14531,13 +14223,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.250037 data arrival time + -2.355627 data arrival time --------------------------------------------------------------------------------------------- - 5.499963 slack (MET) + 5.394373 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14546,10 +14238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075860 0.344307 0.249803 2.249803 ^ gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.344309 0.000000 2.249803 ^ gpio_oeb[32] (out) - 2.249803 data arrival time + 2 0.077970 0.353732 0.256863 2.256863 ^ gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.353737 0.000000 2.256863 ^ gpio_inp_dis[15] (out) + 2.256863 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14559,13 +14251,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.249803 data arrival time + -2.256863 data arrival time --------------------------------------------------------------------------------------------- - 5.500197 slack (MET) + 5.493137 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14574,10 +14266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075681 0.343571 0.249736 2.249736 ^ gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.343580 0.000000 2.249736 ^ gpio_inp_dis[18] (out) - 2.249736 data arrival time + 2 0.077907 0.353450 0.256654 2.256655 ^ gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.353455 0.000000 2.256655 ^ gpio_inp_dis[19] (out) + 2.256655 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14587,13 +14279,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.249736 data arrival time + -2.256655 data arrival time --------------------------------------------------------------------------------------------- - 5.500264 slack (MET) + 5.493345 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14602,10 +14294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075767 0.343891 0.249733 2.249733 ^ gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.343895 0.000000 2.249733 ^ gpio_inp_dis[35] (out) - 2.249733 data arrival time + 2 0.077970 0.353732 0.256625 2.256625 ^ gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.353735 0.000000 2.256625 ^ gpio_oeb[15] (out) + 2.256625 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14615,13 +14307,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.249733 data arrival time + -2.256625 data arrival time --------------------------------------------------------------------------------------------- - 5.500267 slack (MET) + 5.493375 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14630,10 +14322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075862 0.344359 0.249730 2.249730 ^ gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.344362 0.000000 2.249730 ^ gpio_oeb[30] (out) - 2.249730 data arrival time + 2 0.077907 0.353450 0.256423 2.256423 ^ gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.353453 0.000000 2.256423 ^ gpio_oeb[19] (out) + 2.256423 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14643,13 +14335,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.249730 data arrival time + -2.256423 data arrival time --------------------------------------------------------------------------------------------- - 5.500270 slack (MET) + 5.493577 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14658,10 +14350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075767 0.343891 0.249489 2.249489 ^ gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.343894 0.000000 2.249489 ^ gpio_oeb[35] (out) - 2.249489 data arrival time + 2 0.077574 0.352024 0.255873 2.255873 ^ gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.352034 0.000000 2.255873 ^ gpio_inp_dis[20] (out) + 2.255873 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14671,13 +14363,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.249489 data arrival time + -2.255873 data arrival time --------------------------------------------------------------------------------------------- - 5.500511 slack (MET) + 5.494127 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14686,10 +14378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075681 0.343571 0.249108 2.249108 ^ gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.343574 0.000000 2.249108 ^ gpio_oeb[18] (out) - 2.249108 data arrival time + 2 0.077653 0.352312 0.255833 2.255833 ^ gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.352317 0.000000 2.255833 ^ gpio_inp_dis[21] (out) + 2.255833 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14699,13 +14391,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.249108 data arrival time + -2.255833 data arrival time --------------------------------------------------------------------------------------------- - 5.500892 slack (MET) + 5.494166 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14714,10 +14406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075523 0.342787 0.248921 2.248921 ^ gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.342790 0.000000 2.248921 ^ gpio_inp_dis[31] (out) - 2.248921 data arrival time + 2 0.077653 0.352312 0.255577 2.255577 ^ gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.352315 0.000000 2.255577 ^ gpio_oeb[21] (out) + 2.255577 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14727,13 +14419,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.248921 data arrival time + -2.255577 data arrival time --------------------------------------------------------------------------------------------- - 5.501079 slack (MET) + 5.494423 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14742,10 +14434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075523 0.342787 0.248688 2.248688 ^ gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.342789 0.000000 2.248688 ^ gpio_oeb[31] (out) - 2.248688 data arrival time + 2 0.077574 0.352024 0.255221 2.255221 ^ gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.352027 0.000000 2.255221 ^ gpio_oeb[20] (out) + 2.255221 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14755,13 +14447,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.248688 data arrival time + -2.255221 data arrival time --------------------------------------------------------------------------------------------- - 5.501312 slack (MET) + 5.494779 slack (MET) -Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14770,10 +14462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075256 0.341663 0.248331 2.248331 ^ gpio_loopback_one[17] (in) - gpio_loopback_one[17] (net) - 0.341672 0.000000 2.248331 ^ gpio_inp_dis[17] (out) - 2.248331 data arrival time + 2 0.077397 0.351175 0.255008 2.255008 ^ gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.351179 0.000000 2.255008 ^ gpio_inp_dis[22] (out) + 2.255008 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14783,13 +14475,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.248331 data arrival time + -2.255008 data arrival time --------------------------------------------------------------------------------------------- - 5.501669 slack (MET) + 5.494992 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14798,10 +14490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075039 0.340824 0.248222 2.248222 ^ gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.340850 0.000000 2.248222 ^ gpio_inp_dis[29] (out) - 2.248222 data arrival time + 2 0.077397 0.351175 0.254772 2.254772 ^ gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.351178 0.000000 2.254772 ^ gpio_oeb[22] (out) + 2.254772 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14811,13 +14503,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.248222 data arrival time + -2.254772 data arrival time --------------------------------------------------------------------------------------------- - 5.501778 slack (MET) + 5.495227 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14826,10 +14518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075215 0.341462 0.248215 2.248215 ^ gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.341469 0.000000 2.248215 ^ gpio_inp_dis[26] (out) - 2.248215 data arrival time + 2 0.076434 0.346942 0.252209 2.252209 ^ gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.346953 0.000000 2.252209 ^ gpio_inp_dis[23] (out) + 2.252209 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14839,13 +14531,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.248215 data arrival time + -2.252209 data arrival time --------------------------------------------------------------------------------------------- - 5.501785 slack (MET) + 5.497791 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14854,10 +14546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075291 0.341766 0.248195 2.248195 ^ gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.341770 0.000000 2.248195 ^ gpio_inp_dis[34] (out) - 2.248195 data arrival time + 2 0.076424 0.346814 0.251857 2.251857 ^ gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.346818 0.000000 2.251857 ^ gpio_inp_dis[37] (out) + 2.251857 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14867,13 +14559,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.248195 data arrival time + -2.251857 data arrival time --------------------------------------------------------------------------------------------- - 5.501805 slack (MET) + 5.498143 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14882,10 +14574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075274 0.341722 0.248138 2.248138 ^ gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.341727 0.000000 2.248138 ^ gpio_oeb[33] (out) - 2.248138 data arrival time + 2 0.076424 0.346814 0.251587 2.251586 ^ gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.346817 0.000000 2.251586 ^ gpio_oeb[37] (out) + 2.251586 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14895,13 +14587,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.248138 data arrival time + -2.251586 data arrival time --------------------------------------------------------------------------------------------- - 5.501862 slack (MET) + 5.498414 slack (MET) -Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14910,10 +14602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075255 0.341616 0.248112 2.248112 ^ gpio_loopback_one[16] (in) - gpio_loopback_one[16] (net) - 0.341621 0.000000 2.248112 ^ gpio_inp_dis[16] (out) - 2.248112 data arrival time + 2 0.076434 0.346942 0.251554 2.251554 ^ gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.346946 0.000000 2.251554 ^ gpio_oeb[23] (out) + 2.251554 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14923,13 +14615,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.248112 data arrival time + -2.251554 data arrival time --------------------------------------------------------------------------------------------- - 5.501888 slack (MET) + 5.498446 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14938,10 +14630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075274 0.341722 0.248046 2.248046 ^ gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.341726 0.000000 2.248046 ^ gpio_inp_dis[33] (out) - 2.248046 data arrival time + 2 0.076060 0.345476 0.251319 2.251319 ^ gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.345508 0.000000 2.251319 ^ gpio_inp_dis[36] (out) + 2.251319 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14951,13 +14643,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.248046 data arrival time + -2.251319 data arrival time --------------------------------------------------------------------------------------------- - 5.501954 slack (MET) + 5.498681 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14966,10 +14658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075291 0.341766 0.247959 2.247959 ^ gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.341768 0.000000 2.247959 ^ gpio_oeb[34] (out) - 2.247959 data arrival time + 2 0.076250 0.346046 0.251291 2.251291 ^ gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.346050 0.000000 2.251291 ^ gpio_inp_dis[35] (out) + 2.251291 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -14979,13 +14671,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.247959 data arrival time + -2.251291 data arrival time --------------------------------------------------------------------------------------------- - 5.502041 slack (MET) + 5.498709 slack (MET) -Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -14994,10 +14686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075255 0.341616 0.247834 2.247834 ^ gpio_loopback_one[16] (in) - gpio_loopback_one[16] (net) - 0.341619 0.000000 2.247834 ^ gpio_oeb[16] (out) - 2.247834 data arrival time + 2 0.076250 0.346046 0.251047 2.251047 ^ gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.346049 0.000000 2.251047 ^ gpio_oeb[35] (out) + 2.251047 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15007,13 +14699,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.247834 data arrival time + -2.251047 data arrival time --------------------------------------------------------------------------------------------- - 5.502166 slack (MET) + 5.498953 slack (MET) -Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15022,10 +14714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074931 0.340374 0.247779 2.247779 ^ gpio_loopback_one[0] (in) - gpio_loopback_one[0] (net) - 0.340402 0.000000 2.247779 ^ gpio_dm0[0] (out) - 2.247779 data arrival time + 2 0.076060 0.345476 0.250807 2.250807 ^ gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.345498 0.000000 2.250807 ^ gpio_oeb[36] (out) + 2.250807 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15035,13 +14727,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.247779 data arrival time + -2.250807 data arrival time --------------------------------------------------------------------------------------------- - 5.502221 slack (MET) + 5.499192 slack (MET) -Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15050,10 +14742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075256 0.341663 0.247737 2.247737 ^ gpio_loopback_one[17] (in) - gpio_loopback_one[17] (net) - 0.341666 0.000000 2.247737 ^ gpio_oeb[17] (out) - 2.247737 data arrival time + 2 0.075681 0.343571 0.249736 2.249736 ^ gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.343580 0.000000 2.249736 ^ gpio_inp_dis[18] (out) + 2.249736 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15063,13 +14755,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.247737 data arrival time + -2.249736 data arrival time --------------------------------------------------------------------------------------------- - 5.502263 slack (MET) + 5.500264 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15078,10 +14770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075215 0.341462 0.247560 2.247561 ^ gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.341464 0.000000 2.247561 ^ gpio_oeb[26] (out) - 2.247561 data arrival time + 2 0.075681 0.343571 0.249108 2.249108 ^ gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.343574 0.000000 2.249108 ^ gpio_oeb[18] (out) + 2.249108 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15091,13 +14783,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.247561 data arrival time + -2.249108 data arrival time --------------------------------------------------------------------------------------------- - 5.502439 slack (MET) + 5.500892 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15106,10 +14798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.075039 0.340824 0.246905 2.246905 ^ gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.340830 0.000000 2.246905 ^ gpio_oeb[29] (out) - 2.246905 data arrival time + 2 0.075256 0.341663 0.248331 2.248331 ^ gpio_loopback_one[17] (in) + gpio_loopback_one[17] (net) + 0.341672 0.000000 2.248331 ^ gpio_inp_dis[17] (out) + 2.248331 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15119,13 +14811,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.246905 data arrival time + -2.248331 data arrival time --------------------------------------------------------------------------------------------- - 5.503095 slack (MET) + 5.501669 slack (MET) -Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15134,10 +14826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074931 0.340374 0.246761 2.246761 ^ gpio_loopback_one[0] (in) - gpio_loopback_one[0] (net) - 0.340385 0.000000 2.246761 ^ gpio_oeb[0] (out) - 2.246761 data arrival time + 2 0.075255 0.341616 0.248112 2.248112 ^ gpio_loopback_one[16] (in) + gpio_loopback_one[16] (net) + 0.341621 0.000000 2.248112 ^ gpio_inp_dis[16] (out) + 2.248112 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15147,13 +14839,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.246761 data arrival time + -2.248112 data arrival time --------------------------------------------------------------------------------------------- - 5.503239 slack (MET) + 5.501888 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15162,10 +14854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074777 0.339469 0.246530 2.246530 ^ gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.339472 0.000000 2.246530 ^ gpio_inp_dis[28] (out) - 2.246530 data arrival time + 2 0.075255 0.341616 0.247834 2.247834 ^ gpio_loopback_one[16] (in) + gpio_loopback_one[16] (net) + 0.341619 0.000000 2.247834 ^ gpio_oeb[16] (out) + 2.247834 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15175,13 +14867,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.246530 data arrival time + -2.247834 data arrival time --------------------------------------------------------------------------------------------- - 5.503470 slack (MET) + 5.502166 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15190,10 +14882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074777 0.339469 0.246296 2.246296 ^ gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.339471 0.000000 2.246296 ^ gpio_oeb[28] (out) - 2.246296 data arrival time + 2 0.074931 0.340374 0.247779 2.247779 ^ gpio_loopback_one[0] (in) + gpio_loopback_one[0] (net) + 0.340402 0.000000 2.247779 ^ gpio_dm0[0] (out) + 2.247779 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15203,13 +14895,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.246296 data arrival time + -2.247779 data arrival time --------------------------------------------------------------------------------------------- - 5.503705 slack (MET) + 5.502221 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15218,10 +14910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074558 0.338494 0.245828 2.245828 ^ gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.338498 0.000000 2.245828 ^ gpio_inp_dis[24] (out) - 2.245828 data arrival time + 2 0.075256 0.341663 0.247737 2.247737 ^ gpio_loopback_one[17] (in) + gpio_loopback_one[17] (net) + 0.341666 0.000000 2.247737 ^ gpio_oeb[17] (out) + 2.247737 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15231,13 +14923,13 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.245828 data arrival time + -2.247737 data arrival time --------------------------------------------------------------------------------------------- - 5.504171 slack (MET) + 5.502263 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: max @@ -15246,10 +14938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 ^ input external delay - 2 0.074558 0.338494 0.245599 2.245599 ^ gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.338496 0.000000 2.245599 ^ gpio_oeb[24] (out) - 2.245599 data arrival time + 2 0.074931 0.340374 0.246761 2.246761 ^ gpio_loopback_one[0] (in) + gpio_loopback_one[0] (net) + 0.340385 0.000000 2.246761 ^ gpio_oeb[0] (out) + 2.246761 data arrival time 0.000000 10.000000 10.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 10.000000 clock network delay (ideal) @@ -15259,9 +14951,9 @@ Fanout Cap Slew Delay Time Description 7.750000 data required time --------------------------------------------------------------------------------------------- 7.750000 data required time - -2.245599 data arrival time + -2.246761 data arrival time --------------------------------------------------------------------------------------------- - 5.504401 slack (MET) + 5.503239 slack (MET) Startpoint: gpio_loopback_one[39] (input port clocked by __VIRTUAL_CLK__) diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_tt_025C_1v80/min.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_tt_025C_1v80/min.rpt index e34518b..088df21 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_tt_025C_1v80/min.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_tt_025C_1v80/min.rpt @@ -452,8 +452,8 @@ Fanout Cap Slew Delay Time Description 3.863883 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -462,10 +462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074558 0.164217 0.113913 2.113913 v gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.164222 0.000000 2.113913 v gpio_oeb[24] (out) - 2.113913 data arrival time + 2 0.074931 0.165411 0.114312 2.114312 v gpio_loopback_one[0] (in) + gpio_loopback_one[0] (net) + 0.165433 0.000000 2.114312 v gpio_oeb[0] (out) + 2.114312 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -475,13 +475,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.113913 data arrival time + -2.114312 data arrival time --------------------------------------------------------------------------------------------- - 3.863913 slack (MET) + 3.864312 slack (MET) -Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -490,10 +490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074558 0.164217 0.114120 2.114120 v gpio_loopback_one[24] (in) - gpio_loopback_one[24] (net) - 0.164225 0.000000 2.114120 v gpio_inp_dis[24] (out) - 2.114120 data arrival time + 2 0.075256 0.165822 0.114853 2.114853 v gpio_loopback_one[17] (in) + gpio_loopback_one[17] (net) + 0.165828 0.000000 2.114853 v gpio_oeb[17] (out) + 2.114853 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -503,13 +503,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114120 data arrival time + -2.114853 data arrival time --------------------------------------------------------------------------------------------- - 3.864120 slack (MET) + 3.864853 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -518,10 +518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074777 0.164684 0.114244 2.114244 v gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.164688 0.000000 2.114244 v gpio_oeb[28] (out) - 2.114244 data arrival time + 2 0.075255 0.165744 0.114968 2.114968 v gpio_loopback_one[16] (in) + gpio_loopback_one[16] (net) + 0.165749 0.000000 2.114968 v gpio_oeb[16] (out) + 2.114968 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -531,13 +531,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114244 data arrival time + -2.114968 data arrival time --------------------------------------------------------------------------------------------- - 3.864243 slack (MET) + 3.864968 slack (MET) -Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -546,10 +546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074931 0.165411 0.114312 2.114312 v gpio_loopback_one[0] (in) - gpio_loopback_one[0] (net) - 0.165433 0.000000 2.114312 v gpio_oeb[0] (out) - 2.114312 data arrival time + 2 0.075255 0.165744 0.115219 2.115219 v gpio_loopback_one[16] (in) + gpio_loopback_one[16] (net) + 0.165754 0.000000 2.115219 v gpio_inp_dis[16] (out) + 2.115219 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -559,13 +559,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114312 data arrival time + -2.115219 data arrival time --------------------------------------------------------------------------------------------- - 3.864312 slack (MET) + 3.865219 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -574,10 +574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075039 0.165587 0.114316 2.114316 v gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.165600 0.000000 2.114316 v gpio_oeb[29] (out) - 2.114316 data arrival time + 2 0.074931 0.165411 0.115231 2.115231 v gpio_loopback_one[0] (in) + gpio_loopback_one[0] (net) + 0.165467 0.000000 2.115231 v gpio_dm0[0] (out) + 2.115231 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -587,13 +587,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114316 data arrival time + -2.115231 data arrival time --------------------------------------------------------------------------------------------- - 3.864316 slack (MET) + 3.865231 slack (MET) -Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -602,10 +602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074777 0.164684 0.114455 2.114455 v gpio_loopback_one[28] (in) - gpio_loopback_one[28] (net) - 0.164691 0.000000 2.114455 v gpio_inp_dis[28] (out) - 2.114455 data arrival time + 2 0.075256 0.165822 0.115389 2.115390 v gpio_loopback_one[17] (in) + gpio_loopback_one[17] (net) + 0.165838 0.000000 2.115390 v gpio_inp_dis[17] (out) + 2.115390 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -615,13 +615,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114455 data arrival time + -2.115390 data arrival time --------------------------------------------------------------------------------------------- - 3.864455 slack (MET) + 3.865389 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -630,10 +630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075215 0.165699 0.114761 2.114761 v gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.165703 0.000000 2.114761 v gpio_oeb[26] (out) - 2.114761 data arrival time + 2 0.075681 0.166762 0.115501 2.115501 v gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.166769 0.000000 2.115501 v gpio_oeb[18] (out) + 2.115501 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -643,13 +643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114761 data arrival time + -2.115501 data arrival time --------------------------------------------------------------------------------------------- - 3.864761 slack (MET) + 3.865501 slack (MET) -Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -658,10 +658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075256 0.165822 0.114853 2.114853 v gpio_loopback_one[17] (in) - gpio_loopback_one[17] (net) - 0.165828 0.000000 2.114853 v gpio_oeb[17] (out) - 2.114853 data arrival time + 2 0.075681 0.166762 0.116068 2.116069 v gpio_loopback_one[18] (in) + gpio_loopback_one[18] (net) + 0.166781 0.000000 2.116069 v gpio_inp_dis[18] (out) + 2.116069 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -671,13 +671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114853 data arrival time + -2.116069 data arrival time --------------------------------------------------------------------------------------------- - 3.864853 slack (MET) + 3.866068 slack (MET) -Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -686,10 +686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075255 0.165744 0.114968 2.114968 v gpio_loopback_one[16] (in) - gpio_loopback_one[16] (net) - 0.165749 0.000000 2.114968 v gpio_oeb[16] (out) - 2.114968 data arrival time + 2 0.076060 0.167772 0.116372 2.116372 v gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.167816 0.000000 2.116372 v gpio_oeb[36] (out) + 2.116372 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -699,13 +699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.114968 data arrival time + -2.116372 data arrival time --------------------------------------------------------------------------------------------- - 3.864968 slack (MET) + 3.866372 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -714,10 +714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075291 0.165798 0.115039 2.115039 v gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.165803 0.000000 2.115039 v gpio_oeb[34] (out) - 2.115039 data arrival time + 2 0.076250 0.167870 0.116512 2.116512 v gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.167875 0.000000 2.116512 v gpio_oeb[35] (out) + 2.116512 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -727,13 +727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115039 data arrival time + -2.116512 data arrival time --------------------------------------------------------------------------------------------- - 3.865039 slack (MET) + 3.866512 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -742,10 +742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075274 0.165823 0.115121 2.115121 v gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.165832 0.000000 2.115121 v gpio_inp_dis[33] (out) - 2.115121 data arrival time + 2 0.076434 0.168411 0.116670 2.116670 v gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.168420 0.000000 2.116670 v gpio_oeb[23] (out) + 2.116670 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -755,13 +755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115121 data arrival time + -2.116670 data arrival time --------------------------------------------------------------------------------------------- - 3.865121 slack (MET) + 3.866670 slack (MET) -Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -770,10 +770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075274 0.165823 0.115203 2.115203 v gpio_loopback_one[33] (in) - gpio_loopback_one[33] (net) - 0.165834 0.000000 2.115203 v gpio_oeb[33] (out) - 2.115203 data arrival time + 2 0.076250 0.167870 0.116733 2.116733 v gpio_loopback_one[35] (in) + gpio_loopback_one[35] (net) + 0.167879 0.000000 2.116733 v gpio_inp_dis[35] (out) + 2.116733 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -783,13 +783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115203 data arrival time + -2.116733 data arrival time --------------------------------------------------------------------------------------------- - 3.865203 slack (MET) + 3.866733 slack (MET) -Startpoint: gpio_loopback_one[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -798,10 +798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075255 0.165744 0.115219 2.115219 v gpio_loopback_one[16] (in) - gpio_loopback_one[16] (net) - 0.165754 0.000000 2.115219 v gpio_inp_dis[16] (out) - 2.115219 data arrival time + 2 0.076424 0.168237 0.116765 2.116765 v gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.168241 0.000000 2.116765 v gpio_oeb[37] (out) + 2.116765 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -811,13 +811,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115219 data arrival time + -2.116765 data arrival time --------------------------------------------------------------------------------------------- - 3.865219 slack (MET) + 3.866765 slack (MET) -Startpoint: gpio_loopback_one[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -826,10 +826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.074931 0.165411 0.115231 2.115231 v gpio_loopback_one[0] (in) - gpio_loopback_one[0] (net) - 0.165467 0.000000 2.115231 v gpio_dm0[0] (out) - 2.115231 data arrival time + 2 0.076060 0.167772 0.116834 2.116834 v gpio_loopback_one[36] (in) + gpio_loopback_one[36] (net) + 0.167837 0.000000 2.116834 v gpio_inp_dis[36] (out) + 2.116834 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -839,13 +839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115231 data arrival time + -2.116834 data arrival time --------------------------------------------------------------------------------------------- - 3.865231 slack (MET) + 3.866834 slack (MET) -Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -854,10 +854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075291 0.165798 0.115252 2.115252 v gpio_loopback_one[34] (in) - gpio_loopback_one[34] (net) - 0.165806 0.000000 2.115252 v gpio_inp_dis[34] (out) - 2.115252 data arrival time + 2 0.076424 0.168237 0.117009 2.117009 v gpio_loopback_one[37] (in) + gpio_loopback_one[37] (net) + 0.168245 0.000000 2.117009 v gpio_inp_dis[37] (out) + 2.117009 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -867,13 +867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115252 data arrival time + -2.117009 data arrival time --------------------------------------------------------------------------------------------- - 3.865252 slack (MET) + 3.867009 slack (MET) -Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -882,10 +882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075215 0.165699 0.115353 2.115353 v gpio_loopback_one[26] (in) - gpio_loopback_one[26] (net) - 0.165714 0.000000 2.115353 v gpio_inp_dis[26] (out) - 2.115353 data arrival time + 2 0.076434 0.168411 0.117262 2.117262 v gpio_loopback_one[23] (in) + gpio_loopback_one[23] (net) + 0.168433 0.000000 2.117262 v gpio_inp_dis[23] (out) + 2.117262 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -895,13 +895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115353 data arrival time + -2.117262 data arrival time --------------------------------------------------------------------------------------------- - 3.865353 slack (MET) + 3.867261 slack (MET) -Startpoint: gpio_loopback_one[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -910,10 +910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075256 0.165822 0.115389 2.115390 v gpio_loopback_one[17] (in) - gpio_loopback_one[17] (net) - 0.165838 0.000000 2.115390 v gpio_inp_dis[17] (out) - 2.115390 data arrival time + 2 0.077397 0.170371 0.118297 2.118297 v gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.170377 0.000000 2.118297 v gpio_oeb[22] (out) + 2.118297 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -923,13 +923,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115390 data arrival time + -2.118297 data arrival time --------------------------------------------------------------------------------------------- - 3.865389 slack (MET) + 3.868297 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -938,10 +938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075523 0.166276 0.115388 2.115388 v gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.166280 0.000000 2.115388 v gpio_oeb[31] (out) - 2.115388 data arrival time + 2 0.077574 0.170859 0.118423 2.118423 v gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.170867 0.000000 2.118423 v gpio_oeb[20] (out) + 2.118423 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -951,13 +951,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115388 data arrival time + -2.118423 data arrival time --------------------------------------------------------------------------------------------- - 3.865388 slack (MET) + 3.868423 slack (MET) -Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -966,10 +966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075039 0.165587 0.115505 2.115505 v gpio_loopback_one[29] (in) - gpio_loopback_one[29] (net) - 0.165640 0.000000 2.115505 v gpio_inp_dis[29] (out) - 2.115505 data arrival time + 2 0.077397 0.170371 0.118510 2.118510 v gpio_loopback_one[22] (in) + gpio_loopback_one[22] (net) + 0.170380 0.000000 2.118510 v gpio_inp_dis[22] (out) + 2.118510 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -979,13 +979,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115505 data arrival time + -2.118510 data arrival time --------------------------------------------------------------------------------------------- - 3.865505 slack (MET) + 3.868510 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -994,10 +994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075681 0.166762 0.115501 2.115501 v gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.166769 0.000000 2.115501 v gpio_oeb[18] (out) - 2.115501 data arrival time + 2 0.077653 0.170914 0.118676 2.118676 v gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.170920 0.000000 2.118676 v gpio_oeb[21] (out) + 2.118676 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1007,13 +1007,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115501 data arrival time + -2.118676 data arrival time --------------------------------------------------------------------------------------------- - 3.865501 slack (MET) + 3.868676 slack (MET) -Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1022,10 +1022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075523 0.166276 0.115598 2.115598 v gpio_loopback_one[31] (in) - gpio_loopback_one[31] (net) - 0.166283 0.000000 2.115598 v gpio_inp_dis[31] (out) - 2.115598 data arrival time + 2 0.077653 0.170914 0.118908 2.118908 v gpio_loopback_one[21] (in) + gpio_loopback_one[21] (net) + 0.170923 0.000000 2.118908 v gpio_inp_dis[21] (out) + 2.118908 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1035,13 +1035,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115598 data arrival time + -2.118908 data arrival time --------------------------------------------------------------------------------------------- - 3.865599 slack (MET) + 3.868908 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1050,10 +1050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075767 0.166829 0.115767 2.115767 v gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.166834 0.000000 2.115767 v gpio_oeb[35] (out) - 2.115767 data arrival time + 2 0.077574 0.170859 0.119012 2.119012 v gpio_loopback_one[20] (in) + gpio_loopback_one[20] (net) + 0.170880 0.000000 2.119012 v gpio_inp_dis[20] (out) + 2.119012 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1063,13 +1063,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115767 data arrival time + -2.119012 data arrival time --------------------------------------------------------------------------------------------- - 3.865767 slack (MET) + 3.869012 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1078,10 +1078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075862 0.167116 0.115827 2.115827 v gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.167122 0.000000 2.115827 v gpio_oeb[30] (out) - 2.115827 data arrival time + 2 0.077907 0.171471 0.119089 2.119089 v gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.171478 0.000000 2.119089 v gpio_oeb[19] (out) + 2.119089 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1091,13 +1091,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115827 data arrival time + -2.119089 data arrival time --------------------------------------------------------------------------------------------- - 3.865827 slack (MET) + 3.869089 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1106,10 +1106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075860 0.167036 0.115922 2.115922 v gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.167041 0.000000 2.115922 v gpio_oeb[32] (out) - 2.115922 data arrival time + 2 0.077970 0.171611 0.119184 2.119184 v gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.171617 0.000000 2.119184 v gpio_oeb[15] (out) + 2.119184 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1119,13 +1119,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115922 data arrival time + -2.119184 data arrival time --------------------------------------------------------------------------------------------- - 3.865922 slack (MET) + 3.869184 slack (MET) -Startpoint: gpio_loopback_one[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1134,10 +1134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075767 0.166829 0.115988 2.115988 v gpio_loopback_one[35] (in) - gpio_loopback_one[35] (net) - 0.166838 0.000000 2.115988 v gpio_inp_dis[35] (out) - 2.115988 data arrival time + 2 0.077907 0.171471 0.119298 2.119298 v gpio_loopback_one[19] (in) + gpio_loopback_one[19] (net) + 0.171481 0.000000 2.119298 v gpio_inp_dis[19] (out) + 2.119298 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1147,13 +1147,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.115988 data arrival time + -2.119298 data arrival time --------------------------------------------------------------------------------------------- - 3.865988 slack (MET) + 3.869298 slack (MET) -Startpoint: gpio_loopback_one[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1162,10 +1162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075681 0.166762 0.116068 2.116069 v gpio_loopback_one[18] (in) - gpio_loopback_one[18] (net) - 0.166781 0.000000 2.116069 v gpio_inp_dis[18] (out) - 2.116069 data arrival time + 2 0.077970 0.171611 0.119399 2.119399 v gpio_loopback_one[15] (in) + gpio_loopback_one[15] (net) + 0.171621 0.000000 2.119399 v gpio_inp_dis[15] (out) + 2.119399 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1175,13 +1175,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116069 data arrival time + -2.119399 data arrival time --------------------------------------------------------------------------------------------- - 3.866068 slack (MET) + 3.869399 slack (MET) -Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1190,10 +1190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075860 0.167036 0.116133 2.116133 v gpio_loopback_one[32] (in) - gpio_loopback_one[32] (net) - 0.167044 0.000000 2.116133 v gpio_inp_dis[32] (out) - 2.116133 data arrival time + 3 0.108889 0.238661 0.166105 2.166105 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.238671 0.000000 2.166105 v gpio_dm2[9] (out) + 2.166105 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1203,13 +1203,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116133 data arrival time + -2.166105 data arrival time --------------------------------------------------------------------------------------------- - 3.866133 slack (MET) + 3.916105 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1218,10 +1218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076043 0.167420 0.116204 2.116204 v gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.167424 0.000000 2.116204 v gpio_oeb[25] (out) - 2.116204 data arrival time + 3 0.109360 0.239948 0.166919 2.166919 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.239977 0.000000 2.166919 v gpio_dm2[10] (out) + 2.166919 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1231,13 +1231,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116204 data arrival time + -2.166919 data arrival time --------------------------------------------------------------------------------------------- - 3.866204 slack (MET) + 3.916919 slack (MET) -Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1246,10 +1246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.075862 0.167116 0.116287 2.116287 v gpio_loopback_one[30] (in) - gpio_loopback_one[30] (net) - 0.167131 0.000000 2.116287 v gpio_inp_dis[30] (out) - 2.116287 data arrival time + 3 0.109004 0.238496 0.166938 2.166938 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.238502 0.000000 2.166938 v gpio_dm2[11] (out) + 2.166938 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1259,13 +1259,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116287 data arrival time + -2.166938 data arrival time --------------------------------------------------------------------------------------------- - 3.866287 slack (MET) + 3.916938 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1274,10 +1274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076060 0.167772 0.116372 2.116372 v gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.167816 0.000000 2.116372 v gpio_oeb[36] (out) - 2.116372 data arrival time + 3 0.109004 0.238496 0.167106 2.167106 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.238504 0.000000 2.167106 v gpio_inp_dis[11] (out) + 2.167106 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1287,13 +1287,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116372 data arrival time + -2.167106 data arrival time --------------------------------------------------------------------------------------------- - 3.866372 slack (MET) + 3.917106 slack (MET) -Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1302,10 +1302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076043 0.167420 0.116416 2.116416 v gpio_loopback_one[25] (in) - gpio_loopback_one[25] (net) - 0.167428 0.000000 2.116416 v gpio_inp_dis[25] (out) - 2.116416 data arrival time + 3 0.109004 0.238496 0.167189 2.167189 v gpio_loopback_one[11] (in) + gpio_loopback_one[11] (net) + 0.238505 0.000000 2.167189 v gpio_dm1[11] (out) + 2.167189 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1315,13 +1315,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116416 data arrival time + -2.167189 data arrival time --------------------------------------------------------------------------------------------- - 3.866416 slack (MET) + 3.917189 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1330,10 +1330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076434 0.168411 0.116670 2.116670 v gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.168420 0.000000 2.116670 v gpio_oeb[23] (out) - 2.116670 data arrival time + 3 0.108889 0.238661 0.167368 2.167368 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.238703 0.000000 2.167368 v gpio_inp_dis[9] (out) + 2.167368 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1343,13 +1343,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116670 data arrival time + -2.167368 data arrival time --------------------------------------------------------------------------------------------- - 3.866670 slack (MET) + 3.917368 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1358,10 +1358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076424 0.168237 0.116765 2.116765 v gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.168241 0.000000 2.116765 v gpio_oeb[37] (out) - 2.116765 data arrival time + 3 0.109391 0.239350 0.167543 2.167543 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.239357 0.000000 2.167543 v gpio_dm2[6] (out) + 2.167543 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1371,13 +1371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116765 data arrival time + -2.167543 data arrival time --------------------------------------------------------------------------------------------- - 3.866765 slack (MET) + 3.917543 slack (MET) -Startpoint: gpio_loopback_one[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1386,10 +1386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076060 0.167772 0.116834 2.116834 v gpio_loopback_one[36] (in) - gpio_loopback_one[36] (net) - 0.167837 0.000000 2.116834 v gpio_inp_dis[36] (out) - 2.116834 data arrival time + 3 0.109597 0.240030 0.167608 2.167608 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.240041 0.000000 2.167608 v gpio_dm2[5] (out) + 2.167608 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1399,13 +1399,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116834 data arrival time + -2.167608 data arrival time --------------------------------------------------------------------------------------------- - 3.866834 slack (MET) + 3.917608 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1414,10 +1414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076475 0.168349 0.116857 2.116857 v gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.168353 0.000000 2.116857 v gpio_oeb[27] (out) - 2.116857 data arrival time + 3 0.109391 0.239350 0.167710 2.167710 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.239360 0.000000 2.167710 v gpio_inp_dis[6] (out) + 2.167710 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1427,13 +1427,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.116857 data arrival time + -2.167710 data arrival time --------------------------------------------------------------------------------------------- - 3.866857 slack (MET) + 3.917710 slack (MET) -Startpoint: gpio_loopback_one[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1442,10 +1442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076424 0.168237 0.117009 2.117009 v gpio_loopback_one[37] (in) - gpio_loopback_one[37] (net) - 0.168245 0.000000 2.117009 v gpio_inp_dis[37] (out) - 2.117009 data arrival time + 3 0.109391 0.239350 0.167793 2.167793 v gpio_loopback_one[6] (in) + gpio_loopback_one[6] (net) + 0.239361 0.000000 2.167793 v gpio_dm1[6] (out) + 2.167793 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1455,13 +1455,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117009 data arrival time + -2.167793 data arrival time --------------------------------------------------------------------------------------------- - 3.867009 slack (MET) + 3.917793 slack (MET) -Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1470,10 +1470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076475 0.168349 0.117083 2.117084 v gpio_loopback_one[27] (in) - gpio_loopback_one[27] (net) - 0.168357 0.000000 2.117084 v gpio_inp_dis[27] (out) - 2.117084 data arrival time + 3 0.108889 0.238661 0.167814 2.167814 v gpio_loopback_one[9] (in) + gpio_loopback_one[9] (net) + 0.238719 0.000000 2.167814 v gpio_dm1[9] (out) + 2.167814 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1483,13 +1483,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117084 data arrival time + -2.167814 data arrival time --------------------------------------------------------------------------------------------- - 3.867084 slack (MET) + 3.917814 slack (MET) -Startpoint: gpio_loopback_one[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1498,10 +1498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.076434 0.168411 0.117262 2.117262 v gpio_loopback_one[23] (in) - gpio_loopback_one[23] (net) - 0.168433 0.000000 2.117262 v gpio_inp_dis[23] (out) - 2.117262 data arrival time + 3 0.109658 0.239911 0.167941 2.167941 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.239917 0.000000 2.167941 v gpio_dm2[12] (out) + 2.167941 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1511,13 +1511,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.117262 data arrival time + -2.167941 data arrival time --------------------------------------------------------------------------------------------- - 3.867261 slack (MET) + 3.917942 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1526,10 +1526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077397 0.170371 0.118297 2.118297 v gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.170377 0.000000 2.118297 v gpio_oeb[22] (out) - 2.118297 data arrival time + 3 0.109658 0.239911 0.168110 2.168110 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.239919 0.000000 2.168110 v gpio_inp_dis[12] (out) + 2.168110 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1539,13 +1539,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.118297 data arrival time + -2.168110 data arrival time --------------------------------------------------------------------------------------------- - 3.868297 slack (MET) + 3.918110 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1554,10 +1554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077574 0.170859 0.118423 2.118423 v gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.170867 0.000000 2.118423 v gpio_oeb[20] (out) - 2.118423 data arrival time + 3 0.109597 0.240030 0.168133 2.168133 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.240052 0.000000 2.168133 v gpio_inp_dis[5] (out) + 2.168133 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1567,13 +1567,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.118423 data arrival time + -2.168133 data arrival time --------------------------------------------------------------------------------------------- - 3.868423 slack (MET) + 3.918133 slack (MET) -Startpoint: gpio_loopback_one[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1582,10 +1582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077397 0.170371 0.118510 2.118510 v gpio_loopback_one[22] (in) - gpio_loopback_one[22] (net) - 0.170380 0.000000 2.118510 v gpio_inp_dis[22] (out) - 2.118510 data arrival time + 3 0.109658 0.239911 0.168197 2.168197 v gpio_loopback_one[12] (in) + gpio_loopback_one[12] (net) + 0.239920 0.000000 2.168197 v gpio_dm1[12] (out) + 2.168197 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1595,13 +1595,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.118510 data arrival time + -2.168197 data arrival time --------------------------------------------------------------------------------------------- - 3.868510 slack (MET) + 3.918196 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1610,10 +1610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077653 0.170914 0.118676 2.118676 v gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.170920 0.000000 2.118676 v gpio_oeb[21] (out) - 2.118676 data arrival time + 3 0.109360 0.239948 0.168305 2.168305 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.240028 0.000000 2.168305 v gpio_inp_dis[10] (out) + 2.168305 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1623,13 +1623,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.118676 data arrival time + -2.168305 data arrival time --------------------------------------------------------------------------------------------- - 3.868676 slack (MET) + 3.918305 slack (MET) -Startpoint: gpio_loopback_one[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1638,12 +1638,12 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077653 0.170914 0.118908 2.118908 v gpio_loopback_one[21] (in) - gpio_loopback_one[21] (net) - 0.170923 0.000000 2.118908 v gpio_inp_dis[21] (out) - 2.118908 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 3 0.110043 0.240764 0.168546 2.168546 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.240770 0.000000 2.168546 v gpio_dm2[4] (out) + 2.168546 data arrival time + + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 0.250000 0.250000 clock uncertainty 0.000000 0.250000 clock reconvergence pessimism @@ -1651,13 +1651,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.118908 data arrival time + -2.168546 data arrival time --------------------------------------------------------------------------------------------- - 3.868908 slack (MET) + 3.918546 slack (MET) -Startpoint: gpio_loopback_one[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1666,10 +1666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077574 0.170859 0.119012 2.119012 v gpio_loopback_one[20] (in) - gpio_loopback_one[20] (net) - 0.170880 0.000000 2.119012 v gpio_inp_dis[20] (out) - 2.119012 data arrival time + 3 0.109597 0.240030 0.168557 2.168557 v gpio_loopback_one[5] (in) + gpio_loopback_one[5] (net) + 0.240063 0.000000 2.168557 v gpio_dm1[5] (out) + 2.168557 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1679,13 +1679,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.119012 data arrival time + -2.168557 data arrival time --------------------------------------------------------------------------------------------- - 3.869012 slack (MET) + 3.918557 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1694,10 +1694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077907 0.171471 0.119089 2.119089 v gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.171478 0.000000 2.119089 v gpio_oeb[19] (out) - 2.119089 data arrival time + 3 0.109360 0.239948 0.168629 2.168629 v gpio_loopback_one[10] (in) + gpio_loopback_one[10] (net) + 0.240044 0.000000 2.168629 v gpio_dm1[10] (out) + 2.168629 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1707,13 +1707,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.119089 data arrival time + -2.168629 data arrival time --------------------------------------------------------------------------------------------- - 3.869089 slack (MET) + 3.918629 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1722,10 +1722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077970 0.171611 0.119184 2.119184 v gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.171617 0.000000 2.119184 v gpio_oeb[15] (out) - 2.119184 data arrival time + 3 0.110043 0.240764 0.168715 2.168715 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.240773 0.000000 2.168715 v gpio_inp_dis[4] (out) + 2.168715 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1735,13 +1735,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.119184 data arrival time + -2.168715 data arrival time --------------------------------------------------------------------------------------------- - 3.869184 slack (MET) + 3.918714 slack (MET) -Startpoint: gpio_loopback_one[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1750,10 +1750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077907 0.171471 0.119298 2.119298 v gpio_loopback_one[19] (in) - gpio_loopback_one[19] (net) - 0.171481 0.000000 2.119298 v gpio_inp_dis[19] (out) - 2.119298 data arrival time + 3 0.110043 0.240764 0.168801 2.168801 v gpio_loopback_one[4] (in) + gpio_loopback_one[4] (net) + 0.240774 0.000000 2.168801 v gpio_dm1[4] (out) + 2.168801 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1763,13 +1763,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.119298 data arrival time + -2.168801 data arrival time --------------------------------------------------------------------------------------------- - 3.869298 slack (MET) + 3.918801 slack (MET) -Startpoint: gpio_loopback_one[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1778,10 +1778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 2 0.077970 0.171611 0.119399 2.119399 v gpio_loopback_one[15] (in) - gpio_loopback_one[15] (net) - 0.171621 0.000000 2.119399 v gpio_inp_dis[15] (out) - 2.119399 data arrival time + 3 0.110326 0.241366 0.168976 2.168976 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.241373 0.000000 2.168976 v gpio_dm2[8] (out) + 2.168976 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1791,13 +1791,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.119399 data arrival time + -2.168976 data arrival time --------------------------------------------------------------------------------------------- - 3.869399 slack (MET) + 3.918976 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1806,10 +1806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108889 0.238661 0.166105 2.166105 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.238671 0.000000 2.166105 v gpio_dm2[9] (out) - 2.166105 data arrival time + 3 0.110418 0.241575 0.169121 2.169121 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.241582 0.000000 2.169121 v gpio_dm2[3] (out) + 2.169121 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1819,13 +1819,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.166105 data arrival time + -2.169121 data arrival time --------------------------------------------------------------------------------------------- - 3.916105 slack (MET) + 3.919121 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1834,10 +1834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109577 0.240416 0.167255 2.167255 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.240445 0.000000 2.167255 v gpio_dm2[10] (out) - 2.167255 data arrival time + 3 0.110326 0.241366 0.169145 2.169145 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.241376 0.000000 2.169145 v gpio_inp_dis[8] (out) + 2.169145 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1847,13 +1847,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167255 data arrival time + -2.169145 data arrival time --------------------------------------------------------------------------------------------- - 3.917255 slack (MET) + 3.919145 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1862,10 +1862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108889 0.238661 0.167368 2.167368 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.238703 0.000000 2.167368 v gpio_inp_dis[9] (out) - 2.167368 data arrival time + 3 0.110326 0.241366 0.169231 2.169231 v gpio_loopback_one[8] (in) + gpio_loopback_one[8] (net) + 0.241377 0.000000 2.169231 v gpio_dm1[8] (out) + 2.169231 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1875,13 +1875,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167368 data arrival time + -2.169231 data arrival time --------------------------------------------------------------------------------------------- - 3.917368 slack (MET) + 3.919231 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1890,10 +1890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109391 0.239350 0.167543 2.167543 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.239357 0.000000 2.167543 v gpio_dm2[6] (out) - 2.167543 data arrival time + 3 0.110418 0.241575 0.169290 2.169290 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.241584 0.000000 2.169290 v gpio_inp_dis[3] (out) + 2.169290 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1903,13 +1903,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167543 data arrival time + -2.169290 data arrival time --------------------------------------------------------------------------------------------- - 3.917543 slack (MET) + 3.919290 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1918,10 +1918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109597 0.240030 0.167608 2.167608 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.240041 0.000000 2.167608 v gpio_dm2[5] (out) - 2.167608 data arrival time + 3 0.110418 0.241575 0.169377 2.169377 v gpio_loopback_one[3] (in) + gpio_loopback_one[3] (net) + 0.241586 0.000000 2.169377 v gpio_dm1[3] (out) + 2.169377 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1931,13 +1931,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167608 data arrival time + -2.169377 data arrival time --------------------------------------------------------------------------------------------- - 3.917608 slack (MET) + 3.919377 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1946,10 +1946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109391 0.239350 0.167710 2.167710 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.239360 0.000000 2.167710 v gpio_inp_dis[6] (out) - 2.167710 data arrival time + 3 0.111156 0.243291 0.170206 2.170206 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.243302 0.000000 2.170206 v gpio_dm2[31] (out) + 2.170206 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1959,13 +1959,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167710 data arrival time + -2.170206 data arrival time --------------------------------------------------------------------------------------------- - 3.917710 slack (MET) + 3.920206 slack (MET) -Startpoint: gpio_loopback_one[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -1974,10 +1974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109391 0.239350 0.167793 2.167793 v gpio_loopback_one[6] (in) - gpio_loopback_one[6] (net) - 0.239361 0.000000 2.167793 v gpio_dm1[6] (out) - 2.167793 data arrival time + 3 0.111469 0.244169 0.170350 2.170350 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.244180 0.000000 2.170350 v gpio_dm2[2] (out) + 2.170350 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -1987,13 +1987,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167793 data arrival time + -2.170350 data arrival time --------------------------------------------------------------------------------------------- - 3.917793 slack (MET) + 3.920350 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2002,10 +2002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109569 0.239719 0.167803 2.167803 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.239725 0.000000 2.167803 v gpio_dm2[12] (out) - 2.167803 data arrival time + 3 0.111156 0.243291 0.170372 2.170372 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.243305 0.000000 2.170372 v gpio_inp_dis[31] (out) + 2.170372 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2015,13 +2015,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167803 data arrival time + -2.170372 data arrival time --------------------------------------------------------------------------------------------- - 3.917803 slack (MET) + 3.920372 slack (MET) -Startpoint: gpio_loopback_one[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2030,10 +2030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.108889 0.238661 0.167814 2.167814 v gpio_loopback_one[9] (in) - gpio_loopback_one[9] (net) - 0.238719 0.000000 2.167814 v gpio_dm1[9] (out) - 2.167814 data arrival time + 3 0.111769 0.245077 0.170596 2.170596 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.245094 0.000000 2.170596 v gpio_dm2[32] (out) + 2.170596 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2043,13 +2043,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167814 data arrival time + -2.170596 data arrival time --------------------------------------------------------------------------------------------- - 3.917814 slack (MET) + 3.920596 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2058,10 +2058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109569 0.239719 0.167972 2.167972 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.239727 0.000000 2.167972 v gpio_inp_dis[12] (out) - 2.167972 data arrival time + 3 0.111156 0.243291 0.170797 2.170797 v gpio_loopback_one[31] (in) + gpio_loopback_one[31] (net) + 0.243314 0.000000 2.170797 v gpio_dm1[31] (out) + 2.170797 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2071,13 +2071,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.167972 data arrival time + -2.170797 data arrival time --------------------------------------------------------------------------------------------- - 3.917972 slack (MET) + 3.920797 slack (MET) -Startpoint: gpio_loopback_one[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2086,10 +2086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109569 0.239719 0.168058 2.168058 v gpio_loopback_one[12] (in) - gpio_loopback_one[12] (net) - 0.239728 0.000000 2.168058 v gpio_dm1[12] (out) - 2.168058 data arrival time + 3 0.111469 0.244169 0.171017 2.171017 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.244194 0.000000 2.171017 v gpio_inp_dis[2] (out) + 2.171017 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2099,13 +2099,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.168058 data arrival time + -2.171017 data arrival time --------------------------------------------------------------------------------------------- - 3.918058 slack (MET) + 3.921016 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2114,10 +2114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109597 0.240030 0.168133 2.168133 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.240052 0.000000 2.168133 v gpio_inp_dis[5] (out) - 2.168133 data arrival time + 3 0.111645 0.244402 0.171047 2.171047 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.244413 0.000000 2.171047 v gpio_dm2[30] (out) + 2.171047 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2127,13 +2127,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.168133 data arrival time + -2.171047 data arrival time --------------------------------------------------------------------------------------------- - 3.918133 slack (MET) + 3.921047 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2142,10 +2142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110043 0.240764 0.168546 2.168546 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.240770 0.000000 2.168546 v gpio_dm2[4] (out) - 2.168546 data arrival time + 3 0.111645 0.244402 0.171247 2.171247 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.244417 0.000000 2.171247 v gpio_inp_dis[30] (out) + 2.171247 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2155,13 +2155,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.168546 data arrival time + -2.171247 data arrival time --------------------------------------------------------------------------------------------- - 3.918546 slack (MET) + 3.921247 slack (MET) -Startpoint: gpio_loopback_one[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2170,10 +2170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109597 0.240030 0.168557 2.168557 v gpio_loopback_one[5] (in) - gpio_loopback_one[5] (net) - 0.240063 0.000000 2.168557 v gpio_dm1[5] (out) - 2.168557 data arrival time + 3 0.111645 0.244402 0.171321 2.171321 v gpio_loopback_one[30] (in) + gpio_loopback_one[30] (net) + 0.244419 0.000000 2.171321 v gpio_dm1[30] (out) + 2.171321 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2183,13 +2183,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.168557 data arrival time + -2.171321 data arrival time --------------------------------------------------------------------------------------------- - 3.918557 slack (MET) + 3.921321 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2198,10 +2198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109577 0.240416 0.168641 2.168641 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.240496 0.000000 2.168641 v gpio_inp_dis[10] (out) - 2.168641 data arrival time + 3 0.111469 0.244169 0.171666 2.171666 v gpio_loopback_one[2] (in) + gpio_loopback_one[2] (net) + 0.244214 0.000000 2.171666 v gpio_dm1[2] (out) + 2.171666 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2211,13 +2211,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.168641 data arrival time + -2.171666 data arrival time --------------------------------------------------------------------------------------------- - 3.918641 slack (MET) + 3.921667 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2226,10 +2226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110043 0.240764 0.168715 2.168715 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.240773 0.000000 2.168715 v gpio_inp_dis[4] (out) - 2.168715 data arrival time + 3 0.112113 0.245376 0.171720 2.171721 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.245383 0.000000 2.171721 v gpio_dm2[7] (out) + 2.171721 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2239,13 +2239,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.168715 data arrival time + -2.171721 data arrival time --------------------------------------------------------------------------------------------- - 3.918714 slack (MET) + 3.921721 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2254,10 +2254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110170 0.241046 0.168749 2.168749 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.241053 0.000000 2.168749 v gpio_dm2[2] (out) - 2.168749 data arrival time + 3 0.111769 0.245077 0.171873 2.171873 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.245131 0.000000 2.171873 v gpio_inp_dis[32] (out) + 2.171873 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2267,13 +2267,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.168749 data arrival time + -2.171873 data arrival time --------------------------------------------------------------------------------------------- - 3.918749 slack (MET) + 3.921873 slack (MET) -Startpoint: gpio_loopback_one[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2282,10 +2282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110043 0.240764 0.168801 2.168801 v gpio_loopback_one[4] (in) - gpio_loopback_one[4] (net) - 0.240774 0.000000 2.168801 v gpio_dm1[4] (out) - 2.168801 data arrival time + 3 0.112113 0.245376 0.171893 2.171893 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.245385 0.000000 2.171893 v gpio_inp_dis[7] (out) + 2.171893 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2295,13 +2295,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.168801 data arrival time + -2.171893 data arrival time --------------------------------------------------------------------------------------------- - 3.918801 slack (MET) + 3.921893 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2310,10 +2310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110244 0.241183 0.168846 2.168846 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.241189 0.000000 2.168846 v gpio_dm2[11] (out) - 2.168846 data arrival time + 3 0.112113 0.245376 0.171985 2.171985 v gpio_loopback_one[7] (in) + gpio_loopback_one[7] (net) + 0.245387 0.000000 2.171985 v gpio_dm1[7] (out) + 2.171985 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2323,13 +2323,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.168846 data arrival time + -2.171985 data arrival time --------------------------------------------------------------------------------------------- - 3.918846 slack (MET) + 3.921985 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2338,10 +2338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110170 0.241046 0.168917 2.168917 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.241056 0.000000 2.168917 v gpio_inp_dis[2] (out) - 2.168917 data arrival time + 3 0.111769 0.245077 0.172332 2.172332 v gpio_loopback_one[32] (in) + gpio_loopback_one[32] (net) + 0.245150 0.000000 2.172332 v gpio_dm1[32] (out) + 2.172332 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2351,13 +2351,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.168917 data arrival time + -2.172332 data arrival time --------------------------------------------------------------------------------------------- - 3.918917 slack (MET) + 3.922332 slack (MET) -Startpoint: gpio_loopback_one[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2366,10 +2366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.109577 0.240416 0.168965 2.168965 v gpio_loopback_one[10] (in) - gpio_loopback_one[10] (net) - 0.240511 0.000000 2.168965 v gpio_dm1[10] (out) - 2.168965 data arrival time + 3 0.112934 0.247681 0.172350 2.172350 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.247698 0.000000 2.172350 v gpio_dm2[34] (out) + 2.172350 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2379,13 +2379,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.168965 data arrival time + -2.172350 data arrival time --------------------------------------------------------------------------------------------- - 3.918965 slack (MET) + 3.922350 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2394,10 +2394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110326 0.241366 0.168976 2.168976 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.241373 0.000000 2.168976 v gpio_dm2[8] (out) - 2.168976 data arrival time + 3 0.112943 0.247820 0.172649 2.172649 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.247851 0.000000 2.172649 v gpio_dm2[25] (out) + 2.172649 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2407,13 +2407,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.168976 data arrival time + -2.172649 data arrival time --------------------------------------------------------------------------------------------- - 3.918976 slack (MET) + 3.922648 slack (MET) -Startpoint: gpio_loopback_one[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2422,10 +2422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110170 0.241046 0.169004 2.169004 v gpio_loopback_one[2] (in) - gpio_loopback_one[2] (net) - 0.241057 0.000000 2.169004 v gpio_dm1[2] (out) - 2.169004 data arrival time + 3 0.113291 0.248077 0.173611 2.173611 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.248089 0.000000 2.173611 v gpio_dm2[26] (out) + 2.173611 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2435,13 +2435,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.169004 data arrival time + -2.173611 data arrival time --------------------------------------------------------------------------------------------- - 3.919004 slack (MET) + 3.923611 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2450,10 +2450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110244 0.241183 0.169015 2.169015 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.241192 0.000000 2.169015 v gpio_inp_dis[11] (out) - 2.169015 data arrival time + 3 0.112943 0.247820 0.173718 2.173718 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.247888 0.000000 2.173718 v gpio_inp_dis[25] (out) + 2.173718 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2463,13 +2463,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.169015 data arrival time + -2.173718 data arrival time --------------------------------------------------------------------------------------------- - 3.919015 slack (MET) + 3.923718 slack (MET) -Startpoint: gpio_loopback_one[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2478,10 +2478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110244 0.241183 0.169102 2.169102 v gpio_loopback_one[11] (in) - gpio_loopback_one[11] (net) - 0.241193 0.000000 2.169102 v gpio_dm1[11] (out) - 2.169102 data arrival time + 3 0.112934 0.247681 0.173763 2.173763 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.247739 0.000000 2.173763 v gpio_inp_dis[34] (out) + 2.173763 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2491,13 +2491,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.169102 data arrival time + -2.173763 data arrival time --------------------------------------------------------------------------------------------- - 3.919102 slack (MET) + 3.923763 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2506,10 +2506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110418 0.241575 0.169121 2.169121 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.241582 0.000000 2.169121 v gpio_dm2[3] (out) - 2.169121 data arrival time + 3 0.113291 0.248077 0.173779 2.173779 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.248093 0.000000 2.173779 v gpio_inp_dis[26] (out) + 2.173779 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2519,13 +2519,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.169121 data arrival time + -2.173779 data arrival time --------------------------------------------------------------------------------------------- - 3.919121 slack (MET) + 3.923779 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2534,10 +2534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110326 0.241366 0.169145 2.169145 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.241376 0.000000 2.169145 v gpio_inp_dis[8] (out) - 2.169145 data arrival time + 3 0.113414 0.248334 0.173786 2.173786 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.248346 0.000000 2.173786 v gpio_dm2[33] (out) + 2.173786 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2547,13 +2547,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.169145 data arrival time + -2.173786 data arrival time --------------------------------------------------------------------------------------------- - 3.919145 slack (MET) + 3.923786 slack (MET) -Startpoint: gpio_loopback_one[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2562,10 +2562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110326 0.241366 0.169231 2.169231 v gpio_loopback_one[8] (in) - gpio_loopback_one[8] (net) - 0.241377 0.000000 2.169231 v gpio_dm1[8] (out) - 2.169231 data arrival time + 3 0.113291 0.248077 0.173863 2.173863 v gpio_loopback_one[26] (in) + gpio_loopback_one[26] (net) + 0.248094 0.000000 2.173863 v gpio_dm1[26] (out) + 2.173863 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2575,13 +2575,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.169231 data arrival time + -2.173863 data arrival time --------------------------------------------------------------------------------------------- - 3.919231 slack (MET) + 3.923863 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2590,10 +2590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110418 0.241575 0.169290 2.169290 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.241584 0.000000 2.169290 v gpio_inp_dis[3] (out) - 2.169290 data arrival time + 3 0.113414 0.248334 0.173976 2.173976 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.248350 0.000000 2.173976 v gpio_inp_dis[33] (out) + 2.173976 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2603,13 +2603,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.169290 data arrival time + -2.173976 data arrival time --------------------------------------------------------------------------------------------- - 3.919290 slack (MET) + 3.923976 slack (MET) -Startpoint: gpio_loopback_one[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2618,10 +2618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.110418 0.241575 0.169377 2.169377 v gpio_loopback_one[3] (in) - gpio_loopback_one[3] (net) - 0.241586 0.000000 2.169377 v gpio_dm1[3] (out) - 2.169377 data arrival time + 3 0.112943 0.247820 0.174053 2.174053 v gpio_loopback_one[25] (in) + gpio_loopback_one[25] (net) + 0.247903 0.000000 2.174053 v gpio_dm1[25] (out) + 2.174053 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2631,13 +2631,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.169377 data arrival time + -2.174053 data arrival time --------------------------------------------------------------------------------------------- - 3.919377 slack (MET) + 3.924053 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2646,10 +2646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.112113 0.245376 0.171720 2.171721 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.245383 0.000000 2.171721 v gpio_dm2[7] (out) - 2.171721 data arrival time + 3 0.113414 0.248334 0.174063 2.174062 v gpio_loopback_one[33] (in) + gpio_loopback_one[33] (net) + 0.248351 0.000000 2.174062 v gpio_dm1[33] (out) + 2.174062 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2659,13 +2659,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.171721 data arrival time + -2.174062 data arrival time --------------------------------------------------------------------------------------------- - 3.921721 slack (MET) + 3.924062 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2674,10 +2674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.112113 0.245376 0.171893 2.171893 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.245385 0.000000 2.171893 v gpio_inp_dis[7] (out) - 2.171893 data arrival time + 3 0.112934 0.247681 0.174091 2.174091 v gpio_loopback_one[34] (in) + gpio_loopback_one[34] (net) + 0.247753 0.000000 2.174091 v gpio_dm1[34] (out) + 2.174091 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2687,13 +2687,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.171893 data arrival time + -2.174091 data arrival time --------------------------------------------------------------------------------------------- - 3.921893 slack (MET) + 3.924091 slack (MET) -Startpoint: gpio_loopback_one[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2702,10 +2702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 3 0.112113 0.245376 0.171985 2.171985 v gpio_loopback_one[7] (in) - gpio_loopback_one[7] (net) - 0.245387 0.000000 2.171985 v gpio_dm1[7] (out) - 2.171985 data arrival time + 3 0.113682 0.249047 0.174147 2.174147 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.249064 0.000000 2.174147 v gpio_dm2[24] (out) + 2.174147 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2715,13 +2715,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.171985 data arrival time + -2.174147 data arrival time --------------------------------------------------------------------------------------------- - 3.921985 slack (MET) + 3.924147 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2730,10 +2730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.143336 0.312856 0.219876 2.219876 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.312864 0.000000 2.219876 v gpio_out[1] (out) - 2.219876 data arrival time + 3 0.113682 0.249047 0.174222 2.174222 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.249065 0.000000 2.174222 v gpio_inp_dis[24] (out) + 2.174222 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2743,13 +2743,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.219876 data arrival time + -2.174222 data arrival time --------------------------------------------------------------------------------------------- - 3.969876 slack (MET) + 3.924222 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2758,10 +2758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.143336 0.312856 0.219974 2.219974 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.312865 0.000000 2.219974 v gpio_dm2[1] (out) - 2.219974 data arrival time + 3 0.113682 0.249047 0.174919 2.174919 v gpio_loopback_one[24] (in) + gpio_loopback_one[24] (net) + 0.249083 0.000000 2.174919 v gpio_dm1[24] (out) + 2.174919 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2771,13 +2771,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.219974 data arrival time + -2.174919 data arrival time --------------------------------------------------------------------------------------------- - 3.969974 slack (MET) + 3.924919 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2786,10 +2786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.143336 0.312856 0.220203 2.220203 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.312868 0.000000 2.220203 v gpio_dm0[1] (out) - 2.220203 data arrival time + 3 0.115115 0.252107 0.176193 2.176193 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.252119 0.000000 2.176193 v gpio_dm2[28] (out) + 2.176193 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2799,13 +2799,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220203 data arrival time + -2.176193 data arrival time --------------------------------------------------------------------------------------------- - 3.970203 slack (MET) + 3.926193 slack (MET) -Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2814,10 +2814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 4 0.143336 0.312856 0.220254 2.220254 v gpio_loopback_one[1] (in) - gpio_loopback_one[1] (net) - 0.312869 0.000000 2.220254 v gpio_dm1[1] (out) - 2.220254 data arrival time + 3 0.115170 0.252122 0.176503 2.176503 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.252134 0.000000 2.176503 v gpio_dm2[27] (out) + 2.176503 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2827,13 +2827,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.220254 data arrival time + -2.176503 data arrival time --------------------------------------------------------------------------------------------- - 3.970254 slack (MET) + 3.926503 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2842,10 +2842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 0.678101 0.476636 2.476636 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.678148 0.000000 2.476636 v gpio_oeb[6] (out) - 2.476636 data arrival time + 3 0.115115 0.252107 0.176503 2.176503 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.252125 0.000000 2.176503 v gpio_inp_dis[28] (out) + 2.176503 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2855,13 +2855,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.476636 data arrival time + -2.176503 data arrival time --------------------------------------------------------------------------------------------- - 4.226636 slack (MET) + 3.926503 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2870,10 +2870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 0.679071 0.476661 2.476661 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.679197 0.000000 2.476661 v gpio_oeb[1] (out) - 2.476661 data arrival time + 3 0.115170 0.252122 0.176673 2.176673 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.252137 0.000000 2.176673 v gpio_inp_dis[27] (out) + 2.176673 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2883,13 +2883,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.476661 data arrival time + -2.176673 data arrival time --------------------------------------------------------------------------------------------- - 4.226661 slack (MET) + 3.926673 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2898,10 +2898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 0.680927 0.477267 2.477267 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.681042 0.000000 2.477267 v gpio_oeb[2] (out) - 2.477267 data arrival time + 3 0.115170 0.252122 0.176761 2.176761 v gpio_loopback_one[27] (in) + gpio_loopback_one[27] (net) + 0.252139 0.000000 2.176761 v gpio_dm1[27] (out) + 2.176761 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2911,13 +2911,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.477267 data arrival time + -2.176761 data arrival time --------------------------------------------------------------------------------------------- - 4.227268 slack (MET) + 3.926761 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2926,10 +2926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 0.678101 0.477398 2.477398 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.678165 0.000000 2.477398 v gpio_ib_mode_sel[6] (out) - 2.477398 data arrival time + 3 0.115115 0.252107 0.177172 2.177172 v gpio_loopback_one[28] (in) + gpio_loopback_one[28] (net) + 0.252142 0.000000 2.177172 v gpio_dm1[28] (out) + 2.177172 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2939,13 +2939,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.477398 data arrival time + -2.177172 data arrival time --------------------------------------------------------------------------------------------- - 4.227398 slack (MET) + 3.927172 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2954,10 +2954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 0.679071 0.477443 2.477443 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.679225 0.000000 2.477443 v gpio_ib_mode_sel[1] (out) - 2.477443 data arrival time + 3 0.118195 0.258663 0.181172 2.181172 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.258675 0.000000 2.181172 v gpio_dm2[29] (out) + 2.181172 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2967,13 +2967,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.477443 data arrival time + -2.181172 data arrival time --------------------------------------------------------------------------------------------- - 4.227443 slack (MET) + 3.931172 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -2982,10 +2982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 0.679809 0.477627 2.477627 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.679969 0.000000 2.477627 v gpio_oeb[5] (out) - 2.477627 data arrival time + 3 0.118195 0.258663 0.181353 2.181353 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.258678 0.000000 2.181353 v gpio_inp_dis[29] (out) + 2.181353 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -2995,13 +2995,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.477627 data arrival time + -2.181353 data arrival time --------------------------------------------------------------------------------------------- - 4.227626 slack (MET) + 3.931353 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3010,10 +3010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 0.679656 0.477983 2.477983 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.679703 0.000000 2.477983 v gpio_oeb[7] (out) - 2.477983 data arrival time + 3 0.118195 0.258663 0.181445 2.181445 v gpio_loopback_one[29] (in) + gpio_loopback_one[29] (net) + 0.258680 0.000000 2.181445 v gpio_dm1[29] (out) + 2.181445 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3023,13 +3023,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.477983 data arrival time + -2.181445 data arrival time --------------------------------------------------------------------------------------------- - 4.227983 slack (MET) + 3.931445 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3038,10 +3038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 0.679071 0.478129 2.478129 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.679252 0.000000 2.478129 v gpio_vtrip_sel[1] (out) - 2.478129 data arrival time + 4 0.143336 0.312856 0.219876 2.219876 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.312864 0.000000 2.219876 v gpio_out[1] (out) + 2.219876 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3051,13 +3051,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.478129 data arrival time + -2.219876 data arrival time --------------------------------------------------------------------------------------------- - 4.228129 slack (MET) + 3.969876 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3066,10 +3066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 0.678101 0.478147 2.478147 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.678184 0.000000 2.478147 v gpio_vtrip_sel[6] (out) - 2.478147 data arrival time + 4 0.143336 0.312856 0.219974 2.219974 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.312865 0.000000 2.219974 v gpio_dm2[1] (out) + 2.219974 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3079,13 +3079,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.478147 data arrival time + -2.219974 data arrival time --------------------------------------------------------------------------------------------- - 4.228147 slack (MET) + 3.969974 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3094,10 +3094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 0.679809 0.478410 2.478410 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.680000 0.000000 2.478410 v gpio_ib_mode_sel[5] (out) - 2.478410 data arrival time + 4 0.143336 0.312856 0.220203 2.220203 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.312868 0.000000 2.220203 v gpio_dm0[1] (out) + 2.220203 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3107,13 +3107,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.478410 data arrival time + -2.220203 data arrival time --------------------------------------------------------------------------------------------- - 4.228410 slack (MET) + 3.970203 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_one[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3122,10 +3122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 0.679656 0.478766 2.478766 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.679720 0.000000 2.478766 v gpio_ib_mode_sel[7] (out) - 2.478766 data arrival time + 4 0.143336 0.312856 0.220254 2.220254 v gpio_loopback_one[1] (in) + gpio_loopback_one[1] (net) + 0.312869 0.000000 2.220254 v gpio_dm1[1] (out) + 2.220254 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3135,13 +3135,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.478766 data arrival time + -2.220254 data arrival time --------------------------------------------------------------------------------------------- - 4.228766 slack (MET) + 3.970254 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3150,10 +3150,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 0.681540 0.478901 2.478901 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.681561 0.000000 2.478901 v gpio_oeb[10] (out) - 2.478901 data arrival time + 9 0.310668 0.676161 0.475175 2.475175 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.676247 0.000000 2.475175 v gpio_oeb[11] (out) + 2.475175 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3163,13 +3163,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.478901 data arrival time + -2.475175 data arrival time --------------------------------------------------------------------------------------------- - 4.228901 slack (MET) + 4.225174 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3178,10 +3178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 0.680927 0.479001 2.479001 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.681105 0.000000 2.479001 v gpio_ib_mode_sel[2] (out) - 2.479001 data arrival time + 9 0.310668 0.676161 0.475956 2.475956 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.676270 0.000000 2.475956 v gpio_ib_mode_sel[11] (out) + 2.475956 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3191,13 +3191,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.479001 data arrival time + -2.475956 data arrival time --------------------------------------------------------------------------------------------- - 4.229001 slack (MET) + 4.225955 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3206,10 +3206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 0.679809 0.479097 2.479097 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.680030 0.000000 2.479097 v gpio_vtrip_sel[5] (out) - 2.479097 data arrival time + 9 0.311785 0.678101 0.476636 2.476636 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.678148 0.000000 2.476636 v gpio_oeb[6] (out) + 2.476636 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3219,13 +3219,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.479097 data arrival time + -2.476636 data arrival time --------------------------------------------------------------------------------------------- - 4.229096 slack (MET) + 4.226636 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3234,10 +3234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 0.681540 0.479153 2.479152 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.681564 0.000000 2.479152 v gpio_ib_mode_sel[10] (out) - 2.479152 data arrival time + 9 0.310668 0.676161 0.476641 2.476641 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.676293 0.000000 2.476641 v gpio_vtrip_sel[11] (out) + 2.476641 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3247,13 +3247,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.479152 data arrival time + -2.476641 data arrival time --------------------------------------------------------------------------------------------- - 4.229152 slack (MET) + 4.226641 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3262,10 +3262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 0.681570 0.479170 2.479170 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.681662 0.000000 2.479170 v gpio_oeb[8] (out) - 2.479170 data arrival time + 9 0.311766 0.679071 0.476661 2.476661 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.679197 0.000000 2.476661 v gpio_oeb[1] (out) + 2.476661 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3275,13 +3275,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.479170 data arrival time + -2.476661 data arrival time --------------------------------------------------------------------------------------------- - 4.229169 slack (MET) + 4.226661 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3290,10 +3290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 0.679656 0.479454 2.479454 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.679738 0.000000 2.479454 v gpio_vtrip_sel[7] (out) - 2.479454 data arrival time + 9 0.311785 0.678101 0.477398 2.477398 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.678165 0.000000 2.477398 v gpio_ib_mode_sel[6] (out) + 2.477398 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3303,13 +3303,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.479454 data arrival time + -2.477398 data arrival time --------------------------------------------------------------------------------------------- - 4.229454 slack (MET) + 4.227398 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3318,10 +3318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 0.680927 0.479688 2.479688 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.681134 0.000000 2.479688 v gpio_vtrip_sel[2] (out) - 2.479688 data arrival time + 9 0.311766 0.679071 0.477443 2.477443 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.679225 0.000000 2.477443 v gpio_ib_mode_sel[1] (out) + 2.477443 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3331,13 +3331,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.479688 data arrival time + -2.477443 data arrival time --------------------------------------------------------------------------------------------- - 4.229688 slack (MET) + 4.227443 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3346,10 +3346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 0.680775 0.479950 2.479950 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.680894 0.000000 2.479950 v gpio_oeb[4] (out) - 2.479950 data arrival time + 9 0.312042 0.679809 0.477627 2.477627 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.679969 0.000000 2.477627 v gpio_oeb[5] (out) + 2.477627 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3359,13 +3359,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.479950 data arrival time + -2.477627 data arrival time --------------------------------------------------------------------------------------------- - 4.229950 slack (MET) + 4.227626 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3374,10 +3374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 0.681570 0.479957 2.479957 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.681687 0.000000 2.479957 v gpio_ib_mode_sel[8] (out) - 2.479957 data arrival time + 9 0.312538 0.679656 0.477983 2.477983 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.679703 0.000000 2.477983 v gpio_oeb[7] (out) + 2.477983 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3387,13 +3387,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.479957 data arrival time + -2.477983 data arrival time --------------------------------------------------------------------------------------------- - 4.229957 slack (MET) + 4.227983 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3402,10 +3402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 0.678101 0.480208 2.480208 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.678251 0.000000 2.480208 v gpio_holdover[6] (out) - 2.480208 data arrival time + 9 0.311766 0.679071 0.478129 2.478129 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.679252 0.000000 2.478129 v gpio_vtrip_sel[1] (out) + 2.478129 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3415,13 +3415,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.480208 data arrival time + -2.478129 data arrival time --------------------------------------------------------------------------------------------- - 4.230207 slack (MET) + 4.228129 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3430,10 +3430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 0.679071 0.480566 2.480566 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.679366 0.000000 2.480566 v gpio_holdover[1] (out) - 2.480566 data arrival time + 9 0.311785 0.678101 0.478147 2.478147 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.678184 0.000000 2.478147 v gpio_vtrip_sel[6] (out) + 2.478147 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3443,13 +3443,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.480566 data arrival time + -2.478147 data arrival time --------------------------------------------------------------------------------------------- - 4.230566 slack (MET) + 4.228147 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3458,10 +3458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 0.681570 0.480647 2.480647 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.681710 0.000000 2.480647 v gpio_vtrip_sel[8] (out) - 2.480647 data arrival time + 9 0.312042 0.679809 0.478410 2.478410 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.680000 0.000000 2.478410 v gpio_ib_mode_sel[5] (out) + 2.478410 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3471,13 +3471,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.480647 data arrival time + -2.478410 data arrival time --------------------------------------------------------------------------------------------- - 4.230647 slack (MET) + 4.228410 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3486,10 +3486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 0.680775 0.480736 2.480736 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.680921 0.000000 2.480736 v gpio_ib_mode_sel[4] (out) - 2.480736 data arrival time + 9 0.313043 0.681126 0.478608 2.478608 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.681146 0.000000 2.478608 v gpio_oeb[10] (out) + 2.478608 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3499,13 +3499,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.480736 data arrival time + -2.478608 data arrival time --------------------------------------------------------------------------------------------- - 4.230736 slack (MET) + 4.228608 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3514,10 +3514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 0.681540 0.480738 2.480738 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.681593 0.000000 2.480738 v gpio_vtrip_sel[10] (out) - 2.480738 data arrival time + 9 0.310668 0.676161 0.478756 2.478756 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.676377 0.000000 2.478756 v gpio_holdover[11] (out) + 2.478756 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3527,13 +3527,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.480738 data arrival time + -2.478756 data arrival time --------------------------------------------------------------------------------------------- - 4.230739 slack (MET) + 4.228756 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3542,10 +3542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 0.678101 0.481165 2.481165 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.678289 0.000000 2.481165 v gpio_analog_sel[6] (out) - 2.481165 data arrival time + 9 0.312538 0.679656 0.478766 2.478766 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.679720 0.000000 2.478766 v gpio_ib_mode_sel[7] (out) + 2.478766 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3555,13 +3555,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481165 data arrival time + -2.478766 data arrival time --------------------------------------------------------------------------------------------- - 4.231165 slack (MET) + 4.228766 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3570,10 +3570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 0.679809 0.481219 2.481219 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.680137 0.000000 2.481219 v gpio_holdover[5] (out) - 2.481219 data arrival time + 9 0.313043 0.681126 0.478859 2.478859 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.681150 0.000000 2.478859 v gpio_ib_mode_sel[10] (out) + 2.478859 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3583,13 +3583,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481219 data arrival time + -2.478859 data arrival time --------------------------------------------------------------------------------------------- - 4.231219 slack (MET) + 4.228859 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3598,10 +3598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 0.679656 0.481577 2.481577 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.679806 0.000000 2.481577 v gpio_holdover[7] (out) - 2.481577 data arrival time + 9 0.313051 0.681335 0.479005 2.479005 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.681427 0.000000 2.479005 v gpio_oeb[8] (out) + 2.479005 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3611,13 +3611,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481577 data arrival time + -2.479005 data arrival time --------------------------------------------------------------------------------------------- - 4.231577 slack (MET) + 4.229005 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3626,10 +3626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 0.680927 0.481808 2.481807 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.681237 0.000000 2.481807 v gpio_holdover[2] (out) - 2.481807 data arrival time + 9 0.312042 0.679809 0.479097 2.479097 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.680030 0.000000 2.479097 v gpio_vtrip_sel[5] (out) + 2.479097 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3639,13 +3639,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.481807 data arrival time + -2.479097 data arrival time --------------------------------------------------------------------------------------------- - 4.231807 slack (MET) + 4.229096 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3654,10 +3654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 0.680775 0.482101 2.482101 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.680975 0.000000 2.482101 v gpio_vtrip_sel[4] (out) - 2.482101 data arrival time + 9 0.312538 0.679656 0.479454 2.479454 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.679738 0.000000 2.479454 v gpio_vtrip_sel[7] (out) + 2.479454 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3667,13 +3667,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482101 data arrival time + -2.479454 data arrival time --------------------------------------------------------------------------------------------- - 4.232101 slack (MET) + 4.229454 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3682,10 +3682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 0.679809 0.482181 2.482181 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.680192 0.000000 2.482181 v gpio_analog_sel[5] (out) - 2.482181 data arrival time + 9 0.314820 0.684935 0.479678 2.479678 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.684967 0.000000 2.479678 v gpio_oeb[30] (out) + 2.479678 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3695,13 +3695,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482181 data arrival time + -2.479678 data arrival time --------------------------------------------------------------------------------------------- - 4.232181 slack (MET) + 4.229678 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3710,10 +3710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 0.679071 0.482185 2.482185 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.679457 0.000000 2.482185 v gpio_analog_sel[1] (out) - 2.482185 data arrival time + 9 0.312726 0.680161 0.479683 2.479683 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.680248 0.000000 2.479683 v gpio_oeb[12] (out) + 2.479683 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3723,13 +3723,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482185 data arrival time + -2.479683 data arrival time --------------------------------------------------------------------------------------------- - 4.232185 slack (MET) + 4.229683 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3738,10 +3738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 0.682354 0.482354 2.482354 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.682401 0.000000 2.482354 v gpio_oeb[3] (out) - 2.482354 data arrival time + 9 0.310668 0.676161 0.479713 2.479713 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.676423 0.000000 2.479713 v gpio_analog_sel[11] (out) + 2.479713 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3751,13 +3751,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482354 data arrival time + -2.479713 data arrival time --------------------------------------------------------------------------------------------- - 4.232354 slack (MET) + 4.229712 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3766,10 +3766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 0.682354 0.482505 2.482505 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.682404 0.000000 2.482505 v gpio_ib_mode_sel[3] (out) - 2.482505 data arrival time + 9 0.313051 0.681335 0.479792 2.479792 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.681451 0.000000 2.479792 v gpio_ib_mode_sel[8] (out) + 2.479792 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3779,13 +3779,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482505 data arrival time + -2.479792 data arrival time --------------------------------------------------------------------------------------------- - 4.232505 slack (MET) + 4.229792 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3794,10 +3794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 0.679656 0.482537 2.482537 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.679844 0.000000 2.482537 v gpio_analog_sel[7] (out) - 2.482537 data arrival time + 9 0.312854 0.680775 0.479950 2.479950 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.680894 0.000000 2.479950 v gpio_oeb[4] (out) + 2.479950 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3807,13 +3807,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482537 data arrival time + -2.479950 data arrival time --------------------------------------------------------------------------------------------- - 4.232537 slack (MET) + 4.229950 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3822,10 +3822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 0.682354 0.482640 2.482640 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.682407 0.000000 2.482640 v gpio_vtrip_sel[3] (out) - 2.482640 data arrival time + 9 0.311785 0.678101 0.480208 2.480208 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.678251 0.000000 2.480208 v gpio_holdover[6] (out) + 2.480208 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3835,13 +3835,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482640 data arrival time + -2.480208 data arrival time --------------------------------------------------------------------------------------------- - 4.232640 slack (MET) + 4.230207 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3850,10 +3850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 0.681459 0.482655 2.482656 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.681469 0.000000 2.482656 v gpio_oeb[9] (out) - 2.482656 data arrival time + 9 0.313043 0.681126 0.480445 2.480445 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.681179 0.000000 2.480445 v gpio_vtrip_sel[10] (out) + 2.480445 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3863,13 +3863,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482656 data arrival time + -2.480445 data arrival time --------------------------------------------------------------------------------------------- - 4.232655 slack (MET) + 4.230444 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3878,10 +3878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 0.680927 0.482767 2.482766 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.681291 0.000000 2.482766 v gpio_analog_sel[2] (out) - 2.482766 data arrival time + 9 0.313051 0.681335 0.480482 2.480482 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.681475 0.000000 2.480482 v gpio_vtrip_sel[8] (out) + 2.480482 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3891,13 +3891,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482766 data arrival time + -2.480482 data arrival time --------------------------------------------------------------------------------------------- - 4.232766 slack (MET) + 4.230482 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3906,10 +3906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 0.681570 0.482783 2.482783 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.681797 0.000000 2.482783 v gpio_holdover[8] (out) - 2.482783 data arrival time + 9 0.311766 0.679071 0.480566 2.480566 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.679366 0.000000 2.480566 v gpio_holdover[1] (out) + 2.480566 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3919,13 +3919,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482783 data arrival time + -2.480566 data arrival time --------------------------------------------------------------------------------------------- - 4.232783 slack (MET) + 4.230566 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3934,10 +3934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 0.681459 0.482800 2.482800 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.681471 0.000000 2.482800 v gpio_ib_mode_sel[9] (out) - 2.482800 data arrival time + 9 0.312854 0.680775 0.480736 2.480736 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.680921 0.000000 2.480736 v gpio_ib_mode_sel[4] (out) + 2.480736 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3947,13 +3947,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482800 data arrival time + -2.480736 data arrival time --------------------------------------------------------------------------------------------- - 4.232800 slack (MET) + 4.230736 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3962,10 +3962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 0.681459 0.482928 2.482928 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.681472 0.000000 2.482928 v gpio_vtrip_sel[9] (out) - 2.482928 data arrival time + 9 0.311785 0.678101 0.481165 2.481165 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.678289 0.000000 2.481165 v gpio_analog_sel[6] (out) + 2.481165 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -3975,13 +3975,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.482928 data arrival time + -2.481165 data arrival time --------------------------------------------------------------------------------------------- - 4.232928 slack (MET) + 4.231165 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -3990,10 +3990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 0.682354 0.483009 2.483009 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.682415 0.000000 2.483009 v gpio_holdover[3] (out) - 2.483009 data arrival time + 9 0.312042 0.679809 0.481219 2.481219 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.680137 0.000000 2.481219 v gpio_holdover[5] (out) + 2.481219 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4003,13 +4003,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483009 data arrival time + -2.481219 data arrival time --------------------------------------------------------------------------------------------- - 4.233009 slack (MET) + 4.231219 slack (MET) Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[12] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4018,10 +4018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 0.684880 0.483029 2.483028 v gpio_loopback_zero[12] (in) + 9 0.312726 0.680161 0.481257 2.481257 v gpio_loopback_zero[12] (in) gpio_loopback_zero[12] (net) - 0.684968 0.000000 2.483028 v gpio_oeb[12] (out) - 2.483028 data arrival time + 0.680298 0.000000 2.481257 v gpio_ib_mode_sel[12] (out) + 2.481257 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4031,13 +4031,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483028 data arrival time + -2.481257 data arrival time --------------------------------------------------------------------------------------------- - 4.233028 slack (MET) + 4.231257 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4046,10 +4046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 0.680775 0.483275 2.483275 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.681029 0.000000 2.483275 v gpio_holdover[4] (out) - 2.483275 data arrival time + 9 0.310668 0.676161 0.481405 2.481405 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.676513 0.000000 2.481405 v gpio_analog_pol[11] (out) + 2.481405 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4059,13 +4059,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483275 data arrival time + -2.481405 data arrival time --------------------------------------------------------------------------------------------- - 4.233275 slack (MET) + 4.231406 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4074,10 +4074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 0.681459 0.483308 2.483308 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.681477 0.000000 2.483308 v gpio_holdover[9] (out) - 2.483308 data arrival time + 9 0.314820 0.684935 0.481460 2.481460 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.685004 0.000000 2.481460 v gpio_ib_mode_sel[30] (out) + 2.481460 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4087,13 +4087,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483308 data arrival time + -2.481460 data arrival time --------------------------------------------------------------------------------------------- - 4.233308 slack (MET) + 4.231460 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4102,10 +4102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 0.681540 0.483442 2.483442 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.681669 0.000000 2.483442 v gpio_holdover[10] (out) - 2.483442 data arrival time + 9 0.312538 0.679656 0.481577 2.481577 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.679806 0.000000 2.481577 v gpio_holdover[7] (out) + 2.481577 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4115,13 +4115,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483442 data arrival time + -2.481577 data arrival time --------------------------------------------------------------------------------------------- - 4.233442 slack (MET) + 4.231577 slack (MET) Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4130,10 +4130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 0.680775 0.483456 2.483456 v gpio_loopback_zero[4] (in) + 9 0.312854 0.680775 0.482101 2.482101 v gpio_loopback_zero[4] (in) gpio_loopback_zero[4] (net) - 0.681038 0.000000 2.483456 v gpio_analog_sel[4] (out) - 2.483456 data arrival time + 0.680975 0.000000 2.482101 v gpio_vtrip_sel[4] (out) + 2.482101 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4143,13 +4143,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483456 data arrival time + -2.482101 data arrival time --------------------------------------------------------------------------------------------- - 4.233456 slack (MET) + 4.232101 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4158,10 +4158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 0.678101 0.483463 2.483463 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.678397 0.000000 2.483463 v gpio_analog_pol[6] (out) - 2.483463 data arrival time + 9 0.310668 0.676161 0.482133 2.482133 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.676557 0.000000 2.482133 v gpio_dm0[11] (out) + 2.482133 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4171,13 +4171,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483463 data arrival time + -2.482133 data arrival time --------------------------------------------------------------------------------------------- - 4.233463 slack (MET) + 4.232133 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4186,10 +4186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 0.681459 0.483510 2.483510 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.681479 0.000000 2.483510 v gpio_analog_sel[9] (out) - 2.483510 data arrival time + 9 0.314820 0.684935 0.482147 2.482147 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.685022 0.000000 2.482147 v gpio_vtrip_sel[30] (out) + 2.482147 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4199,13 +4199,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483510 data arrival time + -2.482147 data arrival time --------------------------------------------------------------------------------------------- - 4.233510 slack (MET) + 4.232147 slack (MET) Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4214,10 +4214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 0.679809 0.483629 2.483629 v gpio_loopback_zero[5] (in) + 9 0.312042 0.679809 0.482181 2.482181 v gpio_loopback_zero[5] (in) gpio_loopback_zero[5] (net) - 0.680284 0.000000 2.483629 v gpio_analog_pol[5] (out) - 2.483629 data arrival time + 0.680192 0.000000 2.482181 v gpio_analog_sel[5] (out) + 2.482181 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4227,13 +4227,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483629 data arrival time + -2.482181 data arrival time --------------------------------------------------------------------------------------------- - 4.233630 slack (MET) + 4.232181 slack (MET) Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4242,10 +4242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 0.679071 0.483644 2.483644 v gpio_loopback_zero[1] (in) + 9 0.311766 0.679071 0.482185 2.482185 v gpio_loopback_zero[1] (in) gpio_loopback_zero[1] (net) - 0.679551 0.000000 2.483644 v gpio_inp_dis[1] (out) - 2.483644 data arrival time + 0.679457 0.000000 2.482185 v gpio_analog_sel[1] (out) + 2.482185 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4255,13 +4255,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483644 data arrival time + -2.482185 data arrival time --------------------------------------------------------------------------------------------- - 4.233644 slack (MET) + 4.232185 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4270,10 +4270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 0.682354 0.483667 2.483667 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.682432 0.000000 2.483667 v gpio_analog_sel[3] (out) - 2.483667 data arrival time + 9 0.312726 0.680161 0.482294 2.482294 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.680337 0.000000 2.482294 v gpio_vtrip_sel[12] (out) + 2.482294 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4283,13 +4283,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483667 data arrival time + -2.482294 data arrival time --------------------------------------------------------------------------------------------- - 4.233667 slack (MET) + 4.232294 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4298,10 +4298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 0.678101 0.483753 2.483753 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.678413 0.000000 2.483753 v gpio_dm0[6] (out) - 2.483753 data arrival time + 9 0.310668 0.676161 0.482328 2.482328 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.676569 0.000000 2.482328 v gpio_analog_en[11] (out) + 2.482328 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4311,13 +4311,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483753 data arrival time + -2.482328 data arrival time --------------------------------------------------------------------------------------------- - 4.233753 slack (MET) + 4.232327 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4326,10 +4326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 0.680775 0.483770 2.483770 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.681054 0.000000 2.483770 v gpio_analog_pol[4] (out) - 2.483770 data arrival time + 9 0.313798 0.682354 0.482354 2.482354 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.682401 0.000000 2.482354 v gpio_oeb[3] (out) + 2.482354 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4339,13 +4339,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483770 data arrival time + -2.482354 data arrival time --------------------------------------------------------------------------------------------- - 4.233770 slack (MET) + 4.232354 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4354,10 +4354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 0.680775 0.483826 2.483826 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.681057 0.000000 2.483826 v gpio_dm0[4] (out) - 2.483826 data arrival time + 9 0.313798 0.682354 0.482505 2.482505 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.682404 0.000000 2.482505 v gpio_ib_mode_sel[3] (out) + 2.482505 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4367,13 +4367,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483826 data arrival time + -2.482505 data arrival time --------------------------------------------------------------------------------------------- - 4.233826 slack (MET) + 4.232505 slack (MET) -Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4382,10 +4382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 0.681459 0.483857 2.483857 v gpio_loopback_zero[9] (in) - gpio_loopback_zero[9] (net) - 0.681484 0.000000 2.483857 v gpio_analog_pol[9] (out) - 2.483857 data arrival time + 9 0.312538 0.679656 0.482537 2.482537 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.679844 0.000000 2.482537 v gpio_analog_sel[7] (out) + 2.482537 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4395,13 +4395,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483857 data arrival time + -2.482537 data arrival time --------------------------------------------------------------------------------------------- - 4.233857 slack (MET) + 4.232537 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4410,10 +4410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 0.680775 0.483865 2.483865 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.681059 0.000000 2.483865 v gpio_analog_en[4] (out) - 2.483865 data arrival time + 9 0.313051 0.681335 0.482617 2.482617 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.681562 0.000000 2.482617 v gpio_holdover[8] (out) + 2.482617 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4423,13 +4423,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483865 data arrival time + -2.482617 data arrival time --------------------------------------------------------------------------------------------- - 4.233865 slack (MET) + 4.232617 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4438,10 +4438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 0.679071 0.483897 2.483897 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.679568 0.000000 2.483897 v gpio_analog_pol[1] (out) - 2.483897 data arrival time + 9 0.313798 0.682354 0.482640 2.482640 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.682407 0.000000 2.482640 v gpio_vtrip_sel[3] (out) + 2.482640 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4451,13 +4451,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483897 data arrival time + -2.482640 data arrival time --------------------------------------------------------------------------------------------- - 4.233897 slack (MET) + 4.232640 slack (MET) Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4466,10 +4466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 0.681459 0.483919 2.483919 v gpio_loopback_zero[9] (in) + 9 0.313906 0.681459 0.482655 2.482655 v gpio_loopback_zero[9] (in) gpio_loopback_zero[9] (net) - 0.681485 0.000000 2.483919 v gpio_dm0[9] (out) - 2.483919 data arrival time + 0.681469 0.000000 2.482655 v gpio_oeb[9] (out) + 2.482655 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4479,13 +4479,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483919 data arrival time + -2.482655 data arrival time --------------------------------------------------------------------------------------------- - 4.233919 slack (MET) + 4.232655 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4494,10 +4494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 0.678101 0.483948 2.483948 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.678423 0.000000 2.483948 v gpio_analog_en[6] (out) - 2.483948 data arrival time + 9 0.312726 0.680161 0.482682 2.482682 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.680353 0.000000 2.482682 v gpio_holdover[12] (out) + 2.482682 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4507,13 +4507,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483948 data arrival time + -2.482682 data arrival time --------------------------------------------------------------------------------------------- - 4.233948 slack (MET) + 4.232682 slack (MET) -Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4522,10 +4522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312854 0.680775 0.483946 2.483946 v gpio_loopback_zero[4] (in) - gpio_loopback_zero[4] (net) - 0.681063 0.000000 2.483946 v gpio_slow_sel[4] (out) - 2.483946 data arrival time + 9 0.310668 0.676161 0.482772 2.482772 v gpio_loopback_zero[11] (in) + gpio_loopback_zero[11] (net) + 0.676597 0.000000 2.482772 v gpio_slow_sel[11] (out) + 2.482772 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4535,13 +4535,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483946 data arrival time + -2.482772 data arrival time --------------------------------------------------------------------------------------------- - 4.233946 slack (MET) + 4.232771 slack (MET) Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4550,10 +4550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 0.681459 0.483961 2.483961 v gpio_loopback_zero[9] (in) + 9 0.313906 0.681459 0.482800 2.482800 v gpio_loopback_zero[9] (in) gpio_loopback_zero[9] (net) - 0.681486 0.000000 2.483961 v gpio_analog_en[9] (out) - 2.483961 data arrival time + 0.681470 0.000000 2.482800 v gpio_ib_mode_sel[9] (out) + 2.482800 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4563,13 +4563,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.483961 data arrival time + -2.482800 data arrival time --------------------------------------------------------------------------------------------- - 4.233961 slack (MET) + 4.232800 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4578,10 +4578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 0.681570 0.484171 2.484171 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.681866 0.000000 2.484171 v gpio_analog_sel[8] (out) - 2.484171 data arrival time + 9 0.312726 0.680161 0.482848 2.482848 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.680360 0.000000 2.482848 v gpio_analog_sel[12] (out) + 2.482848 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4591,13 +4591,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484171 data arrival time + -2.482848 data arrival time --------------------------------------------------------------------------------------------- - 4.234171 slack (MET) + 4.232848 slack (MET) Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4606,10 +4606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313906 0.681459 0.484285 2.484285 v gpio_loopback_zero[9] (in) + 9 0.313906 0.681459 0.482928 2.482928 v gpio_loopback_zero[9] (in) gpio_loopback_zero[9] (net) - 0.681491 0.000000 2.484285 v gpio_slow_sel[9] (out) - 2.484285 data arrival time + 0.681472 0.000000 2.482928 v gpio_vtrip_sel[9] (out) + 2.482928 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4619,13 +4619,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484285 data arrival time + -2.482928 data arrival time --------------------------------------------------------------------------------------------- - 4.234285 slack (MET) + 4.232927 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4634,10 +4634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 0.679656 0.484326 2.484326 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.679926 0.000000 2.484326 v gpio_analog_pol[7] (out) - 2.484326 data arrival time + 9 0.313798 0.682354 0.483009 2.483009 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.682415 0.000000 2.483009 v gpio_holdover[3] (out) + 2.483009 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4647,13 +4647,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484326 data arrival time + -2.483009 data arrival time --------------------------------------------------------------------------------------------- - 4.234326 slack (MET) + 4.233009 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4662,10 +4662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 0.681540 0.484346 2.484346 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.681702 0.000000 2.484346 v gpio_analog_sel[10] (out) - 2.484346 data arrival time + 9 0.315538 0.686397 0.483049 2.483049 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.686471 0.000000 2.483049 v gpio_ib_mode_sel[24] (out) + 2.483049 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4675,13 +4675,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484346 data arrival time + -2.483049 data arrival time --------------------------------------------------------------------------------------------- - 4.234345 slack (MET) + 4.233049 slack (MET) -Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4690,10 +4690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311785 0.678101 0.484392 2.484392 v gpio_loopback_zero[6] (in) - gpio_loopback_zero[6] (net) - 0.678448 0.000000 2.484392 v gpio_slow_sel[6] (out) - 2.484392 data arrival time + 9 0.315538 0.686397 0.483126 2.483126 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.686473 0.000000 2.483126 v gpio_oeb[24] (out) + 2.483126 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4703,13 +4703,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484392 data arrival time + -2.483126 data arrival time --------------------------------------------------------------------------------------------- - 4.234392 slack (MET) + 4.233126 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4718,10 +4718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 0.679071 0.484396 2.484396 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.679603 0.000000 2.484396 v gpio_analog_en[1] (out) - 2.484396 data arrival time + 9 0.313043 0.681126 0.483149 2.483149 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.681255 0.000000 2.483149 v gpio_holdover[10] (out) + 2.483149 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4731,13 +4731,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484396 data arrival time + -2.483149 data arrival time --------------------------------------------------------------------------------------------- - 4.234396 slack (MET) + 4.233149 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4746,10 +4746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 0.679809 0.484405 2.484405 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.680338 0.000000 2.484405 v gpio_dm0[5] (out) - 2.484405 data arrival time + 9 0.312726 0.680161 0.483176 2.483176 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.680375 0.000000 2.483176 v gpio_analog_pol[12] (out) + 2.483176 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4759,13 +4759,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484405 data arrival time + -2.483176 data arrival time --------------------------------------------------------------------------------------------- - 4.234405 slack (MET) + 4.233177 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_oeb[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4774,10 +4774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 0.683832 0.484413 2.484413 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.683842 0.000000 2.484413 v gpio_oeb[11] (out) - 2.484413 data arrival time + 9 0.315538 0.686397 0.483179 2.483179 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.686474 0.000000 2.483179 v gpio_vtrip_sel[24] (out) + 2.483179 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4787,13 +4787,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484413 data arrival time + -2.483179 data arrival time --------------------------------------------------------------------------------------------- - 4.234413 slack (MET) + 4.233178 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4802,10 +4802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 0.679809 0.484483 2.484483 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.680343 0.000000 2.484483 v gpio_analog_en[5] (out) - 2.484483 data arrival time + 9 0.312726 0.680161 0.483223 2.483223 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.680377 0.000000 2.483223 v gpio_dm0[12] (out) + 2.483223 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4815,13 +4815,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484483 data arrival time + -2.483223 data arrival time --------------------------------------------------------------------------------------------- - 4.234483 slack (MET) + 4.233223 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4830,10 +4830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 0.683832 0.484559 2.484559 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.683843 0.000000 2.484559 v gpio_ib_mode_sel[11] (out) - 2.484559 data arrival time + 9 0.312854 0.680775 0.483275 2.483275 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.681029 0.000000 2.483275 v gpio_holdover[4] (out) + 2.483275 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4843,13 +4843,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484559 data arrival time + -2.483275 data arrival time --------------------------------------------------------------------------------------------- - 4.234559 slack (MET) + 4.233275 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4858,10 +4858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 0.682354 0.484610 2.484610 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.682459 0.000000 2.484610 v gpio_analog_pol[3] (out) - 2.484610 data arrival time + 9 0.313906 0.681459 0.483308 2.483308 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.681476 0.000000 2.483308 v gpio_holdover[9] (out) + 2.483308 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4871,13 +4871,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484610 data arrival time + -2.483308 data arrival time --------------------------------------------------------------------------------------------- - 4.234610 slack (MET) + 4.233308 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4886,10 +4886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 0.679656 0.484619 2.484619 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.679941 0.000000 2.484619 v gpio_dm0[7] (out) - 2.484619 data arrival time + 9 0.312726 0.680161 0.483351 2.483351 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.680383 0.000000 2.483351 v gpio_slow_sel[12] (out) + 2.483351 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4899,13 +4899,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484619 data arrival time + -2.483351 data arrival time --------------------------------------------------------------------------------------------- - 4.234619 slack (MET) + 4.233351 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4914,10 +4914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 0.684880 0.484615 2.484615 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.685018 0.000000 2.484615 v gpio_ib_mode_sel[12] (out) - 2.484615 data arrival time + 9 0.312854 0.680775 0.483456 2.483456 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.681038 0.000000 2.483456 v gpio_analog_sel[4] (out) + 2.483456 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4927,13 +4927,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484615 data arrival time + -2.483456 data arrival time --------------------------------------------------------------------------------------------- - 4.234615 slack (MET) + 4.233456 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4942,10 +4942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 0.682354 0.484664 2.484664 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.682460 0.000000 2.484664 v gpio_dm0[3] (out) - 2.484664 data arrival time + 9 0.311785 0.678101 0.483463 2.483463 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.678397 0.000000 2.483463 v gpio_analog_pol[6] (out) + 2.483463 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4955,13 +4955,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484664 data arrival time + -2.483463 data arrival time --------------------------------------------------------------------------------------------- - 4.234664 slack (MET) + 4.233463 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4970,10 +4970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 0.681540 0.484679 2.484679 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.681716 0.000000 2.484679 v gpio_analog_pol[10] (out) - 2.484679 data arrival time + 9 0.312726 0.680161 0.483494 2.483494 v gpio_loopback_zero[12] (in) + gpio_loopback_zero[12] (net) + 0.680389 0.000000 2.483494 v gpio_analog_en[12] (out) + 2.483494 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -4983,13 +4983,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484679 data arrival time + -2.483494 data arrival time --------------------------------------------------------------------------------------------- - 4.234679 slack (MET) + 4.233494 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -4998,10 +4998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 0.683832 0.484687 2.484687 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.683845 0.000000 2.484687 v gpio_vtrip_sel[11] (out) - 2.484687 data arrival time + 9 0.313906 0.681459 0.483510 2.483510 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.681479 0.000000 2.483510 v gpio_analog_sel[9] (out) + 2.483510 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5011,13 +5011,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484687 data arrival time + -2.483510 data arrival time --------------------------------------------------------------------------------------------- - 4.234687 slack (MET) + 4.233510 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5026,10 +5026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 0.682354 0.484701 2.484700 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.682462 0.000000 2.484700 v gpio_analog_en[3] (out) - 2.484700 data arrival time + 9 0.312042 0.679809 0.483629 2.483629 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.680284 0.000000 2.483629 v gpio_analog_pol[5] (out) + 2.483629 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5039,13 +5039,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484700 data arrival time + -2.483629 data arrival time --------------------------------------------------------------------------------------------- - 4.234701 slack (MET) + 4.233630 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5054,10 +5054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 0.681540 0.484733 2.484733 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.681718 0.000000 2.484733 v gpio_dm0[10] (out) - 2.484733 data arrival time + 9 0.311766 0.679071 0.483644 2.483644 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.679551 0.000000 2.483644 v gpio_inp_dis[1] (out) + 2.483644 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5067,13 +5067,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484733 data arrival time + -2.483644 data arrival time --------------------------------------------------------------------------------------------- - 4.234733 slack (MET) + 4.233644 slack (MET) -Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5082,10 +5082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313798 0.682354 0.484784 2.484784 v gpio_loopback_zero[3] (in) - gpio_loopback_zero[3] (net) - 0.682464 0.000000 2.484784 v gpio_slow_sel[3] (out) - 2.484784 data arrival time + 9 0.314549 0.682965 0.483661 2.483661 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.682978 0.000000 2.483661 v gpio_oeb[2] (out) + 2.483661 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5095,13 +5095,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484784 data arrival time + -2.483661 data arrival time --------------------------------------------------------------------------------------------- - 4.234784 slack (MET) + 4.233661 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5110,10 +5110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 0.679656 0.484817 2.484817 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.679951 0.000000 2.484817 v gpio_analog_en[7] (out) - 2.484817 data arrival time + 9 0.313798 0.682354 0.483667 2.483667 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.682432 0.000000 2.483667 v gpio_analog_sel[3] (out) + 2.483667 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5123,13 +5123,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484817 data arrival time + -2.483667 data arrival time --------------------------------------------------------------------------------------------- - 4.234817 slack (MET) + 4.233667 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5138,10 +5138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 0.680927 0.484868 2.484868 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.681424 0.000000 2.484868 v gpio_analog_pol[2] (out) - 2.484868 data arrival time + 9 0.311785 0.678101 0.483753 2.483753 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.678413 0.000000 2.483753 v gpio_dm0[6] (out) + 2.483753 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5151,13 +5151,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484868 data arrival time + -2.483753 data arrival time --------------------------------------------------------------------------------------------- - 4.234868 slack (MET) + 4.233753 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5166,10 +5166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 0.681540 0.484886 2.484886 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.681724 0.000000 2.484886 v gpio_analog_en[10] (out) - 2.484886 data arrival time + 9 0.312854 0.680775 0.483770 2.483770 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.681054 0.000000 2.483770 v gpio_analog_pol[4] (out) + 2.483770 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5179,13 +5179,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484886 data arrival time + -2.483770 data arrival time --------------------------------------------------------------------------------------------- - 4.234886 slack (MET) + 4.233770 slack (MET) -Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5194,10 +5194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.311766 0.679071 0.484951 2.484951 v gpio_loopback_zero[1] (in) - gpio_loopback_zero[1] (net) - 0.679643 0.000000 2.484951 v gpio_slow_sel[1] (out) - 2.484951 data arrival time + 9 0.314549 0.682965 0.483805 2.483805 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.682979 0.000000 2.483805 v gpio_ib_mode_sel[2] (out) + 2.483805 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5207,13 +5207,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484951 data arrival time + -2.483805 data arrival time --------------------------------------------------------------------------------------------- - 4.234951 slack (MET) + 4.233806 slack (MET) -Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5222,10 +5222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312042 0.679809 0.484967 2.484967 v gpio_loopback_zero[5] (in) - gpio_loopback_zero[5] (net) - 0.680378 0.000000 2.484967 v gpio_slow_sel[5] (out) - 2.484967 data arrival time + 9 0.312854 0.680775 0.483826 2.483826 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.681057 0.000000 2.483826 v gpio_dm0[4] (out) + 2.483826 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5235,13 +5235,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.484967 data arrival time + -2.483826 data arrival time --------------------------------------------------------------------------------------------- - 4.234966 slack (MET) + 4.233826 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5250,10 +5250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 0.683832 0.485072 2.485072 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.683849 0.000000 2.485072 v gpio_holdover[11] (out) - 2.485072 data arrival time + 9 0.313906 0.681459 0.483857 2.483856 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.681484 0.000000 2.483856 v gpio_analog_pol[9] (out) + 2.483856 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5263,13 +5263,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.485072 data arrival time + -2.483856 data arrival time --------------------------------------------------------------------------------------------- - 4.235072 slack (MET) + 4.233857 slack (MET) -Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5278,10 +5278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312538 0.679656 0.485184 2.485184 v gpio_loopback_zero[7] (in) - gpio_loopback_zero[7] (net) - 0.679971 0.000000 2.485184 v gpio_slow_sel[7] (out) - 2.485184 data arrival time + 9 0.312854 0.680775 0.483865 2.483865 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.681059 0.000000 2.483865 v gpio_analog_en[4] (out) + 2.483865 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5291,13 +5291,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.485184 data arrival time + -2.483865 data arrival time --------------------------------------------------------------------------------------------- - 4.235184 slack (MET) + 4.233865 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5306,10 +5306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 0.683832 0.485247 2.485247 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.683851 0.000000 2.485247 v gpio_analog_sel[11] (out) - 2.485247 data arrival time + 9 0.311766 0.679071 0.483897 2.483897 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.679568 0.000000 2.483897 v gpio_analog_pol[1] (out) + 2.483897 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5319,13 +5319,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.485247 data arrival time + -2.483897 data arrival time --------------------------------------------------------------------------------------------- - 4.235247 slack (MET) + 4.233897 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5334,10 +5334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 0.681570 0.485430 2.485430 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.681935 0.000000 2.485430 v gpio_analog_pol[8] (out) - 2.485430 data arrival time + 9 0.313906 0.681459 0.483918 2.483918 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.681485 0.000000 2.483918 v gpio_dm0[9] (out) + 2.483918 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5347,13 +5347,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.485430 data arrival time + -2.483918 data arrival time --------------------------------------------------------------------------------------------- - 4.235430 slack (MET) + 4.233918 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5362,10 +5362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 0.681570 0.485489 2.485489 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.681939 0.000000 2.485489 v gpio_dm0[8] (out) - 2.485489 data arrival time + 9 0.314549 0.682965 0.483933 2.483933 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.682981 0.000000 2.483933 v gpio_vtrip_sel[2] (out) + 2.483933 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5375,13 +5375,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.485489 data arrival time + -2.483933 data arrival time --------------------------------------------------------------------------------------------- - 4.235489 slack (MET) + 4.233933 slack (MET) -Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5390,10 +5390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313232 0.681540 0.485553 2.485553 v gpio_loopback_zero[10] (in) - gpio_loopback_zero[10] (net) - 0.681752 0.000000 2.485553 v gpio_slow_sel[10] (out) - 2.485553 data arrival time + 9 0.311785 0.678101 0.483948 2.483948 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.678423 0.000000 2.483948 v gpio_analog_en[6] (out) + 2.483948 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5403,13 +5403,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.485553 data arrival time + -2.483948 data arrival time --------------------------------------------------------------------------------------------- - 4.235553 slack (MET) + 4.233948 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[4] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[4] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5418,10 +5418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 0.683832 0.485570 2.485570 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.683856 0.000000 2.485570 v gpio_analog_pol[11] (out) - 2.485570 data arrival time + 9 0.312854 0.680775 0.483946 2.483946 v gpio_loopback_zero[4] (in) + gpio_loopback_zero[4] (net) + 0.681063 0.000000 2.483946 v gpio_slow_sel[4] (out) + 2.483946 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5431,13 +5431,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.485570 data arrival time + -2.483946 data arrival time --------------------------------------------------------------------------------------------- - 4.235570 slack (MET) + 4.233946 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5446,10 +5446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 0.683832 0.485625 2.485625 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.683856 0.000000 2.485625 v gpio_dm0[11] (out) - 2.485625 data arrival time + 9 0.313906 0.681459 0.483961 2.483961 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.681485 0.000000 2.483961 v gpio_analog_en[9] (out) + 2.483961 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5459,13 +5459,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.485625 data arrival time + -2.483961 data arrival time --------------------------------------------------------------------------------------------- - 4.235625 slack (MET) + 4.233961 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5474,10 +5474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 0.680927 0.485624 2.485624 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.681477 0.000000 2.485624 v gpio_dm0[2] (out) - 2.485624 data arrival time + 9 0.313051 0.681335 0.484004 2.484004 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.681630 0.000000 2.484004 v gpio_analog_sel[8] (out) + 2.484004 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5487,13 +5487,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.485624 data arrival time + -2.484004 data arrival time --------------------------------------------------------------------------------------------- - 4.235624 slack (MET) + 4.234004 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5502,10 +5502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 0.683832 0.485662 2.485662 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.683857 0.000000 2.485662 v gpio_analog_en[11] (out) - 2.485662 data arrival time + 9 0.313043 0.681126 0.484052 2.484052 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.681288 0.000000 2.484052 v gpio_analog_sel[10] (out) + 2.484052 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5515,13 +5515,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.485662 data arrival time + -2.484052 data arrival time --------------------------------------------------------------------------------------------- - 4.235662 slack (MET) + 4.234052 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5530,10 +5530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 0.684880 0.485660 2.485660 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.685058 0.000000 2.485660 v gpio_vtrip_sel[12] (out) - 2.485660 data arrival time + 9 0.315122 0.687129 0.484160 2.484160 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.687456 0.000000 2.484160 v gpio_oeb[34] (out) + 2.484160 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5543,13 +5543,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.485660 data arrival time + -2.484160 data arrival time --------------------------------------------------------------------------------------------- - 4.235661 slack (MET) + 4.234160 slack (MET) -Startpoint: gpio_loopback_zero[11] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[11] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[9] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[9] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5558,10 +5558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.315022 0.683832 0.485751 2.485751 v gpio_loopback_zero[11] (in) - gpio_loopback_zero[11] (net) - 0.683858 0.000000 2.485751 v gpio_slow_sel[11] (out) - 2.485751 data arrival time + 9 0.313906 0.681459 0.484284 2.484284 v gpio_loopback_zero[9] (in) + gpio_loopback_zero[9] (net) + 0.681490 0.000000 2.484284 v gpio_slow_sel[9] (out) + 2.484284 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5571,13 +5571,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.485751 data arrival time + -2.484284 data arrival time --------------------------------------------------------------------------------------------- - 4.235751 slack (MET) + 4.234284 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5586,10 +5586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 0.681570 0.485878 2.485878 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.681962 0.000000 2.485878 v gpio_analog_en[8] (out) - 2.485878 data arrival time + 9 0.314549 0.682965 0.484313 2.484313 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.682986 0.000000 2.484313 v gpio_holdover[2] (out) + 2.484313 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5599,13 +5599,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.485878 data arrival time + -2.484313 data arrival time --------------------------------------------------------------------------------------------- - 4.235878 slack (MET) + 4.234313 slack (MET) -Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5614,10 +5614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.313160 0.681570 0.485967 2.485967 v gpio_loopback_zero[8] (in) - gpio_loopback_zero[8] (net) - 0.681968 0.000000 2.485967 v gpio_slow_sel[8] (out) - 2.485967 data arrival time + 9 0.312538 0.679656 0.484326 2.484326 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.679926 0.000000 2.484326 v gpio_analog_pol[7] (out) + 2.484326 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5627,13 +5627,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.485967 data arrival time + -2.484326 data arrival time --------------------------------------------------------------------------------------------- - 4.235967 slack (MET) + 4.234326 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5642,10 +5642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 0.684880 0.486053 2.486053 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.685074 0.000000 2.486053 v gpio_holdover[12] (out) - 2.486053 data arrival time + 9 0.317475 0.690189 0.484376 2.484376 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.690209 0.000000 2.484376 v gpio_oeb[27] (out) + 2.484376 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5655,13 +5655,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.486053 data arrival time + -2.484376 data arrival time --------------------------------------------------------------------------------------------- - 4.236053 slack (MET) + 4.234375 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5670,10 +5670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 0.680927 0.486061 2.486061 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.681509 0.000000 2.486061 v gpio_analog_en[2] (out) - 2.486061 data arrival time + 9 0.313043 0.681126 0.484385 2.484385 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.681301 0.000000 2.484385 v gpio_analog_pol[10] (out) + 2.484385 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5683,13 +5683,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.486061 data arrival time + -2.484385 data arrival time --------------------------------------------------------------------------------------------- - 4.236062 slack (MET) + 4.234385 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[6] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[6] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5698,10 +5698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 0.684880 0.486221 2.486221 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.685081 0.000000 2.486221 v gpio_analog_sel[12] (out) - 2.486221 data arrival time + 9 0.311785 0.678101 0.484392 2.484392 v gpio_loopback_zero[6] (in) + gpio_loopback_zero[6] (net) + 0.678448 0.000000 2.484392 v gpio_slow_sel[6] (out) + 2.484392 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5711,13 +5711,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.486221 data arrival time + -2.484392 data arrival time --------------------------------------------------------------------------------------------- - 4.236221 slack (MET) + 4.234392 slack (MET) -Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5726,10 +5726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.312578 0.680927 0.486504 2.486504 v gpio_loopback_zero[2] (in) - gpio_loopback_zero[2] (net) - 0.681543 0.000000 2.486504 v gpio_slow_sel[2] (out) - 2.486504 data arrival time + 9 0.311766 0.679071 0.484396 2.484396 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.679603 0.000000 2.484396 v gpio_analog_en[1] (out) + 2.484396 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5739,13 +5739,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.486504 data arrival time + -2.484396 data arrival time --------------------------------------------------------------------------------------------- - 4.236505 slack (MET) + 4.234396 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5754,10 +5754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 0.684880 0.486554 2.486554 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.685096 0.000000 2.486554 v gpio_analog_pol[12] (out) - 2.486554 data arrival time + 9 0.312042 0.679809 0.484405 2.484405 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.680338 0.000000 2.484405 v gpio_dm0[5] (out) + 2.484405 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5767,13 +5767,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.486554 data arrival time + -2.484405 data arrival time --------------------------------------------------------------------------------------------- - 4.236554 slack (MET) + 4.234405 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5782,10 +5782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 0.684880 0.486601 2.486601 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.685098 0.000000 2.486601 v gpio_dm0[12] (out) - 2.486601 data arrival time + 9 0.313043 0.681126 0.484439 2.484439 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.681303 0.000000 2.484439 v gpio_dm0[10] (out) + 2.484439 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5795,13 +5795,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.486601 data arrival time + -2.484439 data arrival time --------------------------------------------------------------------------------------------- - 4.236600 slack (MET) + 4.234439 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5810,10 +5810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 0.684880 0.486734 2.486734 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.685104 0.000000 2.486734 v gpio_slow_sel[12] (out) - 2.486734 data arrival time + 9 0.312042 0.679809 0.484483 2.484483 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.680343 0.000000 2.484483 v gpio_analog_en[5] (out) + 2.484483 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5823,13 +5823,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.486734 data arrival time + -2.484483 data arrival time --------------------------------------------------------------------------------------------- - 4.236735 slack (MET) + 4.234483 slack (MET) -Startpoint: gpio_loopback_zero[12] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[12] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5838,10 +5838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 9 0.314907 0.684880 0.486872 2.486872 v gpio_loopback_zero[12] (in) - gpio_loopback_zero[12] (net) - 0.685110 0.000000 2.486872 v gpio_analog_en[12] (out) - 2.486872 data arrival time + 9 0.314549 0.682965 0.484487 2.484487 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.682988 0.000000 2.484487 v gpio_analog_sel[2] (out) + 2.484487 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5851,13 +5851,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.486872 data arrival time + -2.484487 data arrival time --------------------------------------------------------------------------------------------- - 4.236872 slack (MET) + 4.234487 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5866,10 +5866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 0.822893 0.576757 2.576757 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.823057 0.000000 2.576757 v gpio_ib_mode_sel[13] (out) - 2.576757 data arrival time + 9 0.313043 0.681126 0.484592 2.484592 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.681310 0.000000 2.484592 v gpio_analog_en[10] (out) + 2.484592 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5879,13 +5879,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.576757 data arrival time + -2.484592 data arrival time --------------------------------------------------------------------------------------------- - 4.326757 slack (MET) + 4.234592 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5894,10 +5894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 0.822893 0.577006 2.577006 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.823066 0.000000 2.577006 v gpio_vtrip_sel[13] (out) - 2.577006 data arrival time + 9 0.313798 0.682354 0.484610 2.484610 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.682459 0.000000 2.484610 v gpio_analog_pol[3] (out) + 2.484610 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5907,13 +5907,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.577006 data arrival time + -2.484610 data arrival time --------------------------------------------------------------------------------------------- - 4.327006 slack (MET) + 4.234610 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5922,10 +5922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 0.822320 0.577353 2.577353 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.822349 0.000000 2.577353 v gpio_ib_mode_sel[14] (out) - 2.577353 data arrival time + 9 0.312538 0.679656 0.484619 2.484619 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.679941 0.000000 2.484619 v gpio_dm0[7] (out) + 2.484619 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5935,13 +5935,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.577353 data arrival time + -2.484619 data arrival time --------------------------------------------------------------------------------------------- - 4.327353 slack (MET) + 4.234619 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5950,10 +5950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 0.823674 0.579304 2.579304 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.823718 0.000000 2.579304 v gpio_ib_mode_sel[17] (out) - 2.579304 data arrival time + 9 0.313798 0.682354 0.484664 2.484664 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.682460 0.000000 2.484664 v gpio_dm0[3] (out) + 2.484664 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5963,13 +5963,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.579304 data arrival time + -2.484664 data arrival time --------------------------------------------------------------------------------------------- - 4.329304 slack (MET) + 4.234664 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -5978,10 +5978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 0.825131 0.579330 2.579330 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.825182 0.000000 2.579330 v gpio_ib_mode_sel[33] (out) - 2.579330 data arrival time + 9 0.313798 0.682354 0.484701 2.484700 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.682462 0.000000 2.484700 v gpio_analog_en[3] (out) + 2.484700 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -5991,13 +5991,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.579330 data arrival time + -2.484700 data arrival time --------------------------------------------------------------------------------------------- - 4.329330 slack (MET) + 4.234701 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6006,10 +6006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 0.825431 0.579364 2.579364 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.825515 0.000000 2.579364 v gpio_ib_mode_sel[24] (out) - 2.579364 data arrival time + 9 0.317896 0.691622 0.484763 2.484763 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.691662 0.000000 2.484763 v gpio_oeb[33] (out) + 2.484763 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6019,13 +6019,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.579364 data arrival time + -2.484763 data arrival time --------------------------------------------------------------------------------------------- - 4.329365 slack (MET) + 4.234763 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[3] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[3] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6034,10 +6034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 0.823445 0.579396 2.579396 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.823495 0.000000 2.579396 v gpio_ib_mode_sel[16] (out) - 2.579396 data arrival time + 9 0.313798 0.682354 0.484784 2.484784 v gpio_loopback_zero[3] (in) + gpio_loopback_zero[3] (net) + 0.682464 0.000000 2.484784 v gpio_slow_sel[3] (out) + 2.484784 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6047,13 +6047,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.579396 data arrival time + -2.484784 data arrival time --------------------------------------------------------------------------------------------- - 4.329397 slack (MET) + 4.234784 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6062,10 +6062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 0.826005 0.579508 2.579509 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.826056 0.000000 2.579509 v gpio_vtrip_sel[28] (out) - 2.579509 data arrival time + 9 0.312538 0.679656 0.484817 2.484817 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.679951 0.000000 2.484817 v gpio_analog_en[7] (out) + 2.484817 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6075,13 +6075,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.579509 data arrival time + -2.484817 data arrival time --------------------------------------------------------------------------------------------- - 4.329508 slack (MET) + 4.234817 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6090,10 +6090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 0.822320 0.579633 2.579633 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.822393 0.000000 2.579633 v gpio_vtrip_sel[14] (out) - 2.579633 data arrival time + 9 0.314820 0.684935 0.484832 2.484833 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.685114 0.000000 2.484833 v gpio_holdover[30] (out) + 2.484833 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6103,13 +6103,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.579633 data arrival time + -2.484833 data arrival time --------------------------------------------------------------------------------------------- - 4.329633 slack (MET) + 4.234832 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6118,10 +6118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 0.823674 0.580233 2.580233 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.823736 0.000000 2.580233 v gpio_vtrip_sel[17] (out) - 2.580233 data arrival time + 9 0.314549 0.682965 0.484934 2.484934 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.682995 0.000000 2.484934 v gpio_analog_en[2] (out) + 2.484934 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6131,13 +6131,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580233 data arrival time + -2.484934 data arrival time --------------------------------------------------------------------------------------------- - 4.330233 slack (MET) + 4.234934 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[1] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[1] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6146,10 +6146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 0.823445 0.580327 2.580327 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.823515 0.000000 2.580327 v gpio_vtrip_sel[16] (out) - 2.580327 data arrival time + 9 0.311766 0.679071 0.484951 2.484951 v gpio_loopback_zero[1] (in) + gpio_loopback_zero[1] (net) + 0.679643 0.000000 2.484951 v gpio_slow_sel[1] (out) + 2.484951 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6159,13 +6159,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580327 data arrival time + -2.484951 data arrival time --------------------------------------------------------------------------------------------- - 4.330327 slack (MET) + 4.234951 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[5] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[5] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6174,10 +6174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 0.825431 0.580334 2.580334 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.825541 0.000000 2.580334 v gpio_vtrip_sel[24] (out) - 2.580334 data arrival time + 9 0.312042 0.679809 0.484967 2.484967 v gpio_loopback_zero[5] (in) + gpio_loopback_zero[5] (net) + 0.680378 0.000000 2.484967 v gpio_slow_sel[5] (out) + 2.484967 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6187,13 +6187,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580334 data arrival time + -2.484967 data arrival time --------------------------------------------------------------------------------------------- - 4.330334 slack (MET) + 4.234966 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6202,10 +6202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 0.822893 0.580531 2.580531 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.823217 0.000000 2.580531 v gpio_out[13] (out) - 2.580531 data arrival time + 9 0.314549 0.682965 0.485016 2.485016 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.682996 0.000000 2.485016 v gpio_dm0[2] (out) + 2.485016 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6215,13 +6215,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580531 data arrival time + -2.485016 data arrival time --------------------------------------------------------------------------------------------- - 4.330531 slack (MET) + 4.235016 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6230,10 +6230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 0.826793 0.580592 2.580592 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.826843 0.000000 2.580592 v gpio_ib_mode_sel[34] (out) - 2.580592 data arrival time + 9 0.314549 0.682965 0.485016 2.485016 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.682996 0.000000 2.485016 v gpio_slow_sel[2] (out) + 2.485016 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6243,13 +6243,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580592 data arrival time + -2.485016 data arrival time --------------------------------------------------------------------------------------------- - 4.330592 slack (MET) + 4.235016 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[7] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[7] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6258,10 +6258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 0.826659 0.580636 2.580637 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.826732 0.000000 2.580637 v gpio_ib_mode_sel[30] (out) - 2.580637 data arrival time + 9 0.312538 0.679656 0.485184 2.485184 v gpio_loopback_zero[7] (in) + gpio_loopback_zero[7] (net) + 0.679971 0.000000 2.485184 v gpio_slow_sel[7] (out) + 2.485184 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6271,13 +6271,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580637 data arrival time + -2.485184 data arrival time --------------------------------------------------------------------------------------------- - 4.330637 slack (MET) + 4.235184 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6286,10 +6286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 0.826659 0.580795 2.580795 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.826736 0.000000 2.580795 v gpio_vtrip_sel[30] (out) - 2.580795 data arrival time + 9 0.313051 0.681335 0.485261 2.485261 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.681700 0.000000 2.485261 v gpio_analog_pol[8] (out) + 2.485261 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6299,13 +6299,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580795 data arrival time + -2.485261 data arrival time --------------------------------------------------------------------------------------------- - 4.330795 slack (MET) + 4.235261 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[10] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[10] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6314,10 +6314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 0.826157 0.580814 2.580814 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.826189 0.000000 2.580814 v gpio_ib_mode_sel[0] (out) - 2.580814 data arrival time + 9 0.313043 0.681126 0.485259 2.485259 v gpio_loopback_zero[10] (in) + gpio_loopback_zero[10] (net) + 0.681338 0.000000 2.485259 v gpio_slow_sel[10] (out) + 2.485259 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6327,13 +6327,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580814 data arrival time + -2.485259 data arrival time --------------------------------------------------------------------------------------------- - 4.330814 slack (MET) + 4.235260 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6342,10 +6342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 0.826005 0.580817 2.580817 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.826085 0.000000 2.580817 v gpio_ib_mode_sel[28] (out) - 2.580817 data arrival time + 9 0.313051 0.681335 0.485321 2.485321 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.681704 0.000000 2.485321 v gpio_dm0[8] (out) + 2.485321 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6355,13 +6355,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580817 data arrival time + -2.485321 data arrival time --------------------------------------------------------------------------------------------- - 4.330817 slack (MET) + 4.235321 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[2] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[2] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6370,10 +6370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 0.824841 0.580835 2.580835 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.824891 0.000000 2.580835 v gpio_ib_mode_sel[18] (out) - 2.580835 data arrival time + 9 0.314549 0.682965 0.485330 2.485330 v gpio_loopback_zero[2] (in) + gpio_loopback_zero[2] (net) + 0.683002 0.000000 2.485330 v gpio_analog_pol[2] (out) + 2.485330 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6383,13 +6383,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580835 data arrival time + -2.485330 data arrival time --------------------------------------------------------------------------------------------- - 4.330834 slack (MET) + 4.235330 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6398,10 +6398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 0.832406 0.580964 2.580964 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.832858 0.000000 2.580964 v gpio_ib_mode_sel[25] (out) - 2.580964 data arrival time + 9 0.315122 0.687129 0.485581 2.485581 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.687539 0.000000 2.485581 v gpio_ib_mode_sel[34] (out) + 2.485581 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6411,13 +6411,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.580964 data arrival time + -2.485581 data arrival time --------------------------------------------------------------------------------------------- - 4.330964 slack (MET) + 4.235581 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6426,10 +6426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 0.826157 0.581148 2.581148 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.826194 0.000000 2.581148 v gpio_vtrip_sel[0] (out) - 2.581148 data arrival time + 9 0.313051 0.681335 0.485710 2.485710 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.681727 0.000000 2.485710 v gpio_analog_en[8] (out) + 2.485710 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6439,13 +6439,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581148 data arrival time + -2.485710 data arrival time --------------------------------------------------------------------------------------------- - 4.331148 slack (MET) + 4.235710 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[8] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[8] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6454,10 +6454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 0.822893 0.581199 2.581199 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.823251 0.000000 2.581199 v gpio_holdover[13] (out) - 2.581199 data arrival time + 9 0.313051 0.681335 0.485799 2.485799 v gpio_loopback_zero[8] (in) + gpio_loopback_zero[8] (net) + 0.681732 0.000000 2.485799 v gpio_slow_sel[8] (out) + 2.485799 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6467,13 +6467,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581199 data arrival time + -2.485799 data arrival time --------------------------------------------------------------------------------------------- - 4.331200 slack (MET) + 4.235798 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6482,10 +6482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 0.827827 0.581279 2.581279 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.827878 0.000000 2.581279 v gpio_ib_mode_sel[36] (out) - 2.581279 data arrival time + 9 0.315538 0.686397 0.485859 2.485859 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.686561 0.000000 2.485859 v gpio_holdover[24] (out) + 2.485859 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6495,13 +6495,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581279 data arrival time + -2.485859 data arrival time --------------------------------------------------------------------------------------------- - 4.331279 slack (MET) + 4.235859 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6510,10 +6510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 0.826410 0.581415 2.581415 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.826461 0.000000 2.581415 v gpio_ib_mode_sel[23] (out) - 2.581415 data arrival time + 9 0.317222 0.690246 0.486142 2.486142 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.690288 0.000000 2.486142 v gpio_oeb[32] (out) + 2.486142 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6523,13 +6523,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581415 data arrival time + -2.486142 data arrival time --------------------------------------------------------------------------------------------- - 4.331415 slack (MET) + 4.236142 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6538,10 +6538,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 0.825131 0.581455 2.581455 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.825232 0.000000 2.581455 v gpio_vtrip_sel[33] (out) - 2.581455 data arrival time + 9 0.317475 0.690189 0.486541 2.486542 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.690248 0.000000 2.486542 v gpio_ib_mode_sel[27] (out) + 2.486542 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6551,13 +6551,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581455 data arrival time + -2.486542 data arrival time --------------------------------------------------------------------------------------------- - 4.331454 slack (MET) + 4.236541 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6566,10 +6566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 0.826665 0.581529 2.581530 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.826740 0.000000 2.581530 v gpio_ib_mode_sel[31] (out) - 2.581530 data arrival time + 9 0.315122 0.687129 0.486650 2.486650 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.687607 0.000000 2.486650 v gpio_vtrip_sel[34] (out) + 2.486650 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6579,13 +6579,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581530 data arrival time + -2.486650 data arrival time --------------------------------------------------------------------------------------------- - 4.331530 slack (MET) + 4.236650 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6594,10 +6594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 0.824936 0.581645 2.581645 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.824954 0.000000 2.581645 v gpio_ib_mode_sel[38] (out) - 2.581645 data arrival time + 9 0.315122 0.687129 0.487017 2.487017 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.687632 0.000000 2.487017 v gpio_holdover[34] (out) + 2.487017 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6607,13 +6607,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581645 data arrival time + -2.487017 data arrival time --------------------------------------------------------------------------------------------- - 4.331645 slack (MET) + 4.237017 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6622,10 +6622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 0.824841 0.581766 2.581766 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.824910 0.000000 2.581766 v gpio_vtrip_sel[18] (out) - 2.581766 data arrival time + 9 0.314820 0.684935 0.487135 2.487135 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.685219 0.000000 2.487135 v gpio_analog_sel[30] (out) + 2.487135 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6635,13 +6635,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581766 data arrival time + -2.487135 data arrival time --------------------------------------------------------------------------------------------- - 4.331766 slack (MET) + 4.237135 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6650,10 +6650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 0.824936 0.581825 2.581825 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.824957 0.000000 2.581825 v gpio_vtrip_sel[38] (out) - 2.581825 data arrival time + 9 0.315122 0.687129 0.487197 2.487197 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.687645 0.000000 2.487197 v gpio_analog_sel[34] (out) + 2.487197 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6663,13 +6663,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581825 data arrival time + -2.487197 data arrival time --------------------------------------------------------------------------------------------- - 4.331825 slack (MET) + 4.237197 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6678,10 +6678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 0.824559 0.581930 2.581930 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.824613 0.000000 2.581930 v gpio_ib_mode_sel[43] (out) - 2.581930 data arrival time + 9 0.315538 0.686397 0.487224 2.487224 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.686618 0.000000 2.487224 v gpio_analog_sel[24] (out) + 2.487224 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6691,13 +6691,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581930 data arrival time + -2.487224 data arrival time --------------------------------------------------------------------------------------------- - 4.331930 slack (MET) + 4.237224 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6706,10 +6706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 0.822320 0.581971 2.581970 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.822458 0.000000 2.581970 v gpio_out[14] (out) - 2.581970 data arrival time + 9 0.317475 0.690189 0.487230 2.487230 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.690265 0.000000 2.487230 v gpio_vtrip_sel[27] (out) + 2.487230 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6719,13 +6719,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.581970 data arrival time + -2.487230 data arrival time --------------------------------------------------------------------------------------------- - 4.331971 slack (MET) + 4.237230 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6734,10 +6734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 0.828425 0.582113 2.582113 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.828467 0.000000 2.582113 v gpio_ib_mode_sel[37] (out) - 2.582113 data arrival time + 9 0.318314 0.692766 0.487280 2.487280 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.692806 0.000000 2.487280 v gpio_ib_mode_sel[28] (out) + 2.487280 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6747,13 +6747,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582113 data arrival time + -2.487280 data arrival time --------------------------------------------------------------------------------------------- - 4.332113 slack (MET) + 4.237280 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6762,10 +6762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 0.827836 0.582257 2.582257 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.827921 0.000000 2.582257 v gpio_ib_mode_sel[29] (out) - 2.582257 data arrival time + 9 0.317222 0.690246 0.487334 2.487334 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.690315 0.000000 2.487334 v gpio_ib_mode_sel[32] (out) + 2.487334 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6775,13 +6775,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582257 data arrival time + -2.487334 data arrival time --------------------------------------------------------------------------------------------- - 4.332256 slack (MET) + 4.237334 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6790,10 +6790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 0.826410 0.582345 2.582345 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.826481 0.000000 2.582345 v gpio_vtrip_sel[23] (out) - 2.582345 data arrival time + 9 0.317896 0.691622 0.487356 2.487356 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.691726 0.000000 2.487356 v gpio_ib_mode_sel[33] (out) + 2.487356 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6803,13 +6803,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582345 data arrival time + -2.487356 data arrival time --------------------------------------------------------------------------------------------- - 4.332345 slack (MET) + 4.237356 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6818,10 +6818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 0.826665 0.582501 2.582500 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.826765 0.000000 2.582500 v gpio_vtrip_sel[31] (out) - 2.582500 data arrival time + 9 0.318314 0.692766 0.487433 2.487433 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.692809 0.000000 2.487433 v gpio_vtrip_sel[28] (out) + 2.487433 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6831,13 +6831,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582500 data arrival time + -2.487433 data arrival time --------------------------------------------------------------------------------------------- - 4.332501 slack (MET) + 4.237433 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6846,10 +6846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 0.822893 0.582541 2.582541 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.823325 0.000000 2.582541 v gpio_dm2[13] (out) - 2.582541 data arrival time + 9 0.317222 0.690246 0.487462 2.487462 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.690318 0.000000 2.487462 v gpio_vtrip_sel[32] (out) + 2.487462 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6859,13 +6859,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582541 data arrival time + -2.487462 data arrival time --------------------------------------------------------------------------------------------- - 4.332541 slack (MET) + 4.237462 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6874,10 +6874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 0.822320 0.582640 2.582640 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.822481 0.000000 2.582640 v gpio_holdover[14] (out) - 2.582640 data arrival time + 9 0.315122 0.687129 0.487509 2.487509 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.687667 0.000000 2.487509 v gpio_analog_pol[34] (out) + 2.487509 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6887,13 +6887,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582640 data arrival time + -2.487509 data arrival time --------------------------------------------------------------------------------------------- - 4.332640 slack (MET) + 4.237509 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6902,10 +6902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 0.828093 0.582641 2.582641 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.828171 0.000000 2.582641 v gpio_ib_mode_sel[27] (out) - 2.582641 data arrival time + 9 0.315122 0.687129 0.487565 2.487565 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.687671 0.000000 2.487565 v gpio_dm0[34] (out) + 2.487565 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6915,13 +6915,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582641 data arrival time + -2.487565 data arrival time --------------------------------------------------------------------------------------------- - 4.332641 slack (MET) + 4.237565 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6930,10 +6930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 0.821812 0.582655 2.582655 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.821831 0.000000 2.582655 v gpio_ib_mode_sel[40] (out) - 2.582655 data arrival time + 9 0.317896 0.691622 0.487578 2.487578 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.691733 0.000000 2.487578 v gpio_vtrip_sel[33] (out) + 2.487578 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6943,13 +6943,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582655 data arrival time + -2.487578 data arrival time --------------------------------------------------------------------------------------------- - 4.332655 slack (MET) + 4.237577 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6958,10 +6958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 0.828518 0.582696 2.582696 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.828571 0.000000 2.582696 v gpio_ib_mode_sel[32] (out) - 2.582696 data arrival time + 9 0.318314 0.692766 0.487592 2.487592 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.692812 0.000000 2.487592 v gpio_oeb[28] (out) + 2.487592 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6971,13 +6971,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582696 data arrival time + -2.487592 data arrival time --------------------------------------------------------------------------------------------- - 4.332696 slack (MET) + 4.237592 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -6986,10 +6986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 0.825431 0.582758 2.582758 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.825622 0.000000 2.582758 v gpio_out[24] (out) - 2.582758 data arrival time + 9 0.315122 0.687129 0.487604 2.487604 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.687674 0.000000 2.487604 v gpio_analog_en[34] (out) + 2.487604 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -6999,13 +6999,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582758 data arrival time + -2.487604 data arrival time --------------------------------------------------------------------------------------------- - 4.332757 slack (MET) + 4.237604 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7014,10 +7014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 0.821970 0.582776 2.582776 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.821989 0.000000 2.582776 v gpio_ib_mode_sel[41] (out) - 2.582776 data arrival time + 9 0.317222 0.690246 0.487842 2.487842 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.690328 0.000000 2.487842 v gpio_holdover[32] (out) + 2.487842 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7027,13 +7027,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582776 data arrival time + -2.487842 data arrival time --------------------------------------------------------------------------------------------- - 4.332776 slack (MET) + 4.237841 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7042,10 +7042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 0.826793 0.582776 2.582776 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.826894 0.000000 2.582776 v gpio_vtrip_sel[34] (out) - 2.582776 data arrival time + 9 0.319178 0.693990 0.487839 2.487839 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.694028 0.000000 2.487839 v gpio_oeb[25] (out) + 2.487839 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7055,13 +7055,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582776 data arrival time + -2.487839 data arrival time --------------------------------------------------------------------------------------------- - 4.332776 slack (MET) + 4.237839 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7070,10 +7070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 0.821812 0.582834 2.582834 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.821833 0.000000 2.582834 v gpio_vtrip_sel[40] (out) - 2.582834 data arrival time + 9 0.315122 0.687129 0.488041 2.488041 v gpio_loopback_zero[34] (in) + gpio_loopback_zero[34] (net) + 0.687705 0.000000 2.488041 v gpio_slow_sel[34] (out) + 2.488041 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7083,13 +7083,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582834 data arrival time + -2.488041 data arrival time --------------------------------------------------------------------------------------------- - 4.332834 slack (MET) + 4.238041 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7098,10 +7098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 0.821970 0.582955 2.582955 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.821991 0.000000 2.582955 v gpio_vtrip_sel[41] (out) - 2.582955 data arrival time + 9 0.317222 0.690246 0.488488 2.488488 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.690346 0.000000 2.488488 v gpio_analog_sel[32] (out) + 2.488488 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7111,13 +7111,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.582955 data arrival time + -2.488488 data arrival time --------------------------------------------------------------------------------------------- - 4.332955 slack (MET) + 4.238488 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7126,10 +7126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 0.826005 0.583148 2.583148 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.826152 0.000000 2.583148 v gpio_out[28] (out) - 2.583148 data arrival time + 9 0.314820 0.684935 0.488912 2.488912 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.685318 0.000000 2.488912 v gpio_analog_pol[30] (out) + 2.488912 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7139,13 +7139,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583148 data arrival time + -2.488912 data arrival time --------------------------------------------------------------------------------------------- - 4.333148 slack (MET) + 4.238912 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7154,10 +7154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 0.823445 0.583178 2.583178 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.823596 0.000000 2.583178 v gpio_out[16] (out) - 2.583178 data arrival time + 9 0.314820 0.684935 0.489203 2.489203 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.685336 0.000000 2.489203 v gpio_dm0[30] (out) + 2.489203 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7167,13 +7167,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583178 data arrival time + -2.489203 data arrival time --------------------------------------------------------------------------------------------- - 4.333179 slack (MET) + 4.239203 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7182,10 +7182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 0.826659 0.583224 2.583224 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.826805 0.000000 2.583224 v gpio_out[30] (out) - 2.583224 data arrival time + 9 0.317475 0.690189 0.489356 2.489356 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.690331 0.000000 2.489356 v gpio_holdover[27] (out) + 2.489356 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7195,13 +7195,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583224 data arrival time + -2.489356 data arrival time --------------------------------------------------------------------------------------------- - 4.333224 slack (MET) + 4.239357 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7210,10 +7210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 0.827836 0.583230 2.583230 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.827947 0.000000 2.583230 v gpio_vtrip_sel[29] (out) - 2.583230 data arrival time + 9 0.314820 0.684935 0.489398 2.489398 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.685348 0.000000 2.489398 v gpio_analog_en[30] (out) + 2.489398 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7223,13 +7223,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583230 data arrival time + -2.489398 data arrival time --------------------------------------------------------------------------------------------- - 4.333230 slack (MET) + 4.239398 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7238,10 +7238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 0.821812 0.583268 2.583268 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.821839 0.000000 2.583268 v gpio_out[40] (out) - 2.583268 data arrival time + 9 0.315538 0.686397 0.489535 2.489535 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.686735 0.000000 2.489535 v gpio_analog_pol[24] (out) + 2.489535 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7251,13 +7251,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583268 data arrival time + -2.489535 data arrival time --------------------------------------------------------------------------------------------- - 4.333268 slack (MET) + 4.239535 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7266,10 +7266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 0.822320 0.583320 2.583320 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.822505 0.000000 2.583320 v gpio_dm2[14] (out) - 2.583320 data arrival time + 9 0.319178 0.693990 0.489614 2.489614 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.694068 0.000000 2.489614 v gpio_ib_mode_sel[25] (out) + 2.489614 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7279,13 +7279,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583320 data arrival time + -2.489614 data arrival time --------------------------------------------------------------------------------------------- - 4.333320 slack (MET) + 4.239614 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7294,10 +7294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 0.828555 0.583331 2.583330 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.828615 0.000000 2.583330 v gpio_ib_mode_sel[20] (out) - 2.583330 data arrival time + 9 0.315538 0.686397 0.489846 2.489846 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.686753 0.000000 2.489846 v gpio_dm0[24] (out) + 2.489846 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7307,13 +7307,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583330 data arrival time + -2.489846 data arrival time --------------------------------------------------------------------------------------------- - 4.333330 slack (MET) + 4.239846 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7322,10 +7322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 0.824936 0.583345 2.583345 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.824980 0.000000 2.583345 v gpio_out[38] (out) - 2.583345 data arrival time + 9 0.314820 0.684935 0.489847 2.489847 v gpio_loopback_zero[30] (in) + gpio_loopback_zero[30] (net) + 0.685376 0.000000 2.489847 v gpio_slow_sel[30] (out) + 2.489847 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7335,13 +7335,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583345 data arrival time + -2.489847 data arrival time --------------------------------------------------------------------------------------------- - 4.333345 slack (MET) + 4.239847 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7350,10 +7350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 0.823674 0.583377 2.583377 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.823822 0.000000 2.583377 v gpio_out[17] (out) - 2.583377 data arrival time + 9 0.315538 0.686397 0.490022 2.490022 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.686763 0.000000 2.490022 v gpio_analog_en[24] (out) + 2.490022 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7363,13 +7363,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583377 data arrival time + -2.490022 data arrival time --------------------------------------------------------------------------------------------- - 4.333377 slack (MET) + 4.240022 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7378,10 +7378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 0.821812 0.583393 2.583393 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.821841 0.000000 2.583393 v gpio_holdover[40] (out) - 2.583393 data arrival time + 9 0.319178 0.693990 0.490309 2.490309 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.694087 0.000000 2.490309 v gpio_vtrip_sel[25] (out) + 2.490309 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7391,13 +7391,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583393 data arrival time + -2.490309 data arrival time --------------------------------------------------------------------------------------------- - 4.333393 slack (MET) + 4.240309 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7406,10 +7406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 0.821970 0.583390 2.583390 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.821997 0.000000 2.583390 v gpio_out[41] (out) - 2.583390 data arrival time + 9 0.317475 0.690189 0.490319 2.490319 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.690367 0.000000 2.490319 v gpio_analog_sel[27] (out) + 2.490319 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7419,13 +7419,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583390 data arrival time + -2.490319 data arrival time --------------------------------------------------------------------------------------------- - 4.333390 slack (MET) + 4.240319 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7434,10 +7434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 0.827827 0.583418 2.583418 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.827928 0.000000 2.583418 v gpio_vtrip_sel[36] (out) - 2.583418 data arrival time + 9 0.315538 0.686397 0.490503 2.490503 v gpio_loopback_zero[24] (in) + gpio_loopback_zero[24] (net) + 0.686792 0.000000 2.490503 v gpio_slow_sel[24] (out) + 2.490503 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7447,13 +7447,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583418 data arrival time + -2.490503 data arrival time --------------------------------------------------------------------------------------------- - 4.333418 slack (MET) + 4.240503 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7462,10 +7462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 0.825431 0.583426 2.583426 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.825648 0.000000 2.583426 v gpio_holdover[24] (out) - 2.583426 data arrival time + 9 0.317896 0.691622 0.490515 2.490515 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.691845 0.000000 2.490515 v gpio_holdover[33] (out) + 2.490515 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7475,13 +7475,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583426 data arrival time + -2.490515 data arrival time --------------------------------------------------------------------------------------------- - 4.333426 slack (MET) + 4.240515 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7490,10 +7490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 0.828815 0.583460 2.583460 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.828866 0.000000 2.583460 v gpio_ib_mode_sel[22] (out) - 2.583460 data arrival time + 9 0.317222 0.690246 0.490837 2.490836 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.690429 0.000000 2.490836 v gpio_analog_pol[32] (out) + 2.490836 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7503,13 +7503,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583460 data arrival time + -2.490836 data arrival time --------------------------------------------------------------------------------------------- - 4.333460 slack (MET) + 4.240836 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7518,10 +7518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 0.824559 0.583457 2.583457 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.824647 0.000000 2.583457 v gpio_vtrip_sel[43] (out) - 2.583457 data arrival time + 9 0.319433 0.694402 0.490910 2.490910 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.694440 0.000000 2.490910 v gpio_oeb[29] (out) + 2.490910 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7531,13 +7531,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583457 data arrival time + -2.490910 data arrival time --------------------------------------------------------------------------------------------- - 4.333457 slack (MET) + 4.240910 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7546,10 +7546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 0.821812 0.583518 2.583518 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.821843 0.000000 2.583518 v gpio_dm2[40] (out) - 2.583518 data arrival time + 9 0.318314 0.692766 0.490938 2.490938 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.692905 0.000000 2.490938 v gpio_holdover[28] (out) + 2.490938 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7559,13 +7559,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583518 data arrival time + -2.490938 data arrival time --------------------------------------------------------------------------------------------- - 4.333518 slack (MET) + 4.240938 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7574,10 +7574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 0.821970 0.583514 2.583514 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.821999 0.000000 2.583514 v gpio_holdover[41] (out) - 2.583514 data arrival time + 9 0.319433 0.694402 0.491065 2.491065 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.694443 0.000000 2.491065 v gpio_ib_mode_sel[29] (out) + 2.491065 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7587,13 +7587,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583514 data arrival time + -2.491065 data arrival time --------------------------------------------------------------------------------------------- - 4.333514 slack (MET) + 4.241066 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7602,10 +7602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381656 0.829459 0.583564 2.583564 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.829518 0.000000 2.583564 v gpio_ib_mode_sel[21] (out) - 2.583564 data arrival time + 9 0.317222 0.690246 0.491129 2.491129 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.690442 0.000000 2.491129 v gpio_dm0[32] (out) + 2.491129 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7615,13 +7615,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583564 data arrival time + -2.491129 data arrival time --------------------------------------------------------------------------------------------- - 4.333564 slack (MET) + 4.241129 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7630,10 +7630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 0.828276 0.583599 2.583599 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.828357 0.000000 2.583599 v gpio_ib_mode_sel[26] (out) - 2.583599 data arrival time + 9 0.317222 0.690246 0.491326 2.491326 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.690450 0.000000 2.491326 v gpio_analog_en[32] (out) + 2.491326 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7643,13 +7643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583599 data arrival time + -2.491326 data arrival time --------------------------------------------------------------------------------------------- - 4.333599 slack (MET) + 4.241326 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7658,10 +7658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 0.828093 0.583612 2.583612 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.828197 0.000000 2.583612 v gpio_vtrip_sel[27] (out) - 2.583612 data arrival time + 9 0.319433 0.694402 0.491379 2.491379 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.694449 0.000000 2.491379 v gpio_vtrip_sel[29] (out) + 2.491379 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7671,13 +7671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583612 data arrival time + -2.491379 data arrival time --------------------------------------------------------------------------------------------- - 4.333612 slack (MET) + 4.241379 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7686,10 +7686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 0.821812 0.583625 2.583625 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.821845 0.000000 2.583625 v gpio_analog_sel[40] (out) - 2.583625 data arrival time + 9 0.319790 0.695240 0.491481 2.491481 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.695281 0.000000 2.491481 v gpio_oeb[26] (out) + 2.491481 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7699,13 +7699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583625 data arrival time + -2.491481 data arrival time --------------------------------------------------------------------------------------------- - 4.333625 slack (MET) + 4.241481 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7714,10 +7714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 0.821970 0.583639 2.583639 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.822001 0.000000 2.583639 v gpio_dm2[41] (out) - 2.583639 data arrival time + 9 0.319790 0.695240 0.491637 2.491637 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.695284 0.000000 2.491637 v gpio_ib_mode_sel[26] (out) + 2.491637 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7727,13 +7727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583639 data arrival time + -2.491637 data arrival time --------------------------------------------------------------------------------------------- - 4.333639 slack (MET) + 4.241636 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7742,10 +7742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 0.821970 0.583747 2.583747 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.822003 0.000000 2.583747 v gpio_analog_sel[41] (out) - 2.583747 data arrival time + 9 0.318314 0.692766 0.491859 2.491859 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.692939 0.000000 2.491859 v gpio_analog_sel[28] (out) + 2.491859 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7755,13 +7755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583747 data arrival time + -2.491859 data arrival time --------------------------------------------------------------------------------------------- - 4.333747 slack (MET) + 4.241859 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7770,10 +7770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381706 0.829509 0.583775 2.583775 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.829567 0.000000 2.583775 v gpio_ib_mode_sel[19] (out) - 2.583775 data arrival time + 9 0.317896 0.691622 0.491948 2.491949 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.691915 0.000000 2.491949 v gpio_analog_sel[33] (out) + 2.491949 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7783,13 +7783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583775 data arrival time + -2.491949 data arrival time --------------------------------------------------------------------------------------------- - 4.333775 slack (MET) + 4.241948 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7798,10 +7798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 0.823445 0.583815 2.583815 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.823618 0.000000 2.583815 v gpio_holdover[16] (out) - 2.583815 data arrival time + 9 0.319790 0.695240 0.491950 2.491950 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.695290 0.000000 2.491950 v gpio_vtrip_sel[26] (out) + 2.491950 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7811,13 +7811,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583815 data arrival time + -2.491950 data arrival time --------------------------------------------------------------------------------------------- - 4.333815 slack (MET) + 4.241950 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7826,10 +7826,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 0.826005 0.583817 2.583817 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.826175 0.000000 2.583817 v gpio_holdover[28] (out) - 2.583817 data arrival time + 9 0.317475 0.690189 0.492111 2.492111 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.690447 0.000000 2.492111 v gpio_analog_pol[27] (out) + 2.492111 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7839,13 +7839,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583817 data arrival time + -2.492111 data arrival time --------------------------------------------------------------------------------------------- - 4.333817 slack (MET) + 4.242111 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7854,10 +7854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 0.825131 0.583881 2.583881 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.825310 0.000000 2.583881 v gpio_out[33] (out) - 2.583881 data arrival time + 9 0.317222 0.690246 0.492169 2.492169 v gpio_loopback_zero[32] (in) + gpio_loopback_zero[32] (net) + 0.690488 0.000000 2.492169 v gpio_slow_sel[32] (out) + 2.492169 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7867,13 +7867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583881 data arrival time + -2.492169 data arrival time --------------------------------------------------------------------------------------------- - 4.333881 slack (MET) + 4.242169 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7882,10 +7882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 0.822320 0.583904 2.583904 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.822528 0.000000 2.583904 v gpio_analog_sel[14] (out) - 2.583904 data arrival time + 9 0.319433 0.694402 0.492386 2.492386 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.694472 0.000000 2.492386 v gpio_holdover[29] (out) + 2.492386 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7895,13 +7895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583904 data arrival time + -2.492386 data arrival time --------------------------------------------------------------------------------------------- - 4.333904 slack (MET) + 4.242386 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7910,10 +7910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 0.829459 0.583901 2.583901 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.829518 0.000000 2.583901 v gpio_ib_mode_sel[15] (out) - 2.583901 data arrival time + 9 0.317475 0.690189 0.492405 2.492405 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.690462 0.000000 2.492405 v gpio_dm0[27] (out) + 2.492405 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7923,13 +7923,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.583901 data arrival time + -2.492405 data arrival time --------------------------------------------------------------------------------------------- - 4.333901 slack (MET) + 4.242405 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7938,10 +7938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 0.823674 0.584013 2.584013 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.823844 0.000000 2.584013 v gpio_holdover[17] (out) - 2.584013 data arrival time + 9 0.318314 0.692766 0.492554 2.492554 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.692968 0.000000 2.492554 v gpio_analog_pol[28] (out) + 2.492554 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7951,13 +7951,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584013 data arrival time + -2.492554 data arrival time --------------------------------------------------------------------------------------------- - 4.334013 slack (MET) + 4.242554 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7966,10 +7966,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 0.821812 0.584019 2.584019 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.821851 0.000000 2.584019 v gpio_analog_pol[40] (out) - 2.584019 data arrival time + 9 0.319433 0.694402 0.492562 2.492562 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.694476 0.000000 2.492562 v gpio_analog_sel[29] (out) + 2.492562 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -7979,13 +7979,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584019 data arrival time + -2.492562 data arrival time --------------------------------------------------------------------------------------------- - 4.334019 slack (MET) + 4.242562 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -7994,10 +7994,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 0.822893 0.584060 2.584060 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.823418 0.000000 2.584060 v gpio_analog_sel[13] (out) - 2.584060 data arrival time + 9 0.317475 0.690189 0.492571 2.492571 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.690470 0.000000 2.492571 v gpio_analog_en[27] (out) + 2.492571 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8007,13 +8007,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584060 data arrival time + -2.492571 data arrival time --------------------------------------------------------------------------------------------- - 4.334059 slack (MET) + 4.242571 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8022,10 +8022,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 0.821812 0.584090 2.584090 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.821852 0.000000 2.584090 v gpio_dm0[40] (out) - 2.584090 data arrival time + 9 0.319790 0.695240 0.492994 2.492994 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.695315 0.000000 2.492994 v gpio_holdover[26] (out) + 2.492994 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8035,13 +8035,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584090 data arrival time + -2.492994 data arrival time --------------------------------------------------------------------------------------------- - 4.334091 slack (MET) + 4.242994 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8050,10 +8050,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 0.825431 0.584123 2.584123 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.825677 0.000000 2.584123 v gpio_dm2[24] (out) - 2.584123 data arrival time + 9 0.319433 0.694402 0.493018 2.493018 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.694488 0.000000 2.493018 v gpio_analog_en[29] (out) + 2.493018 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8063,13 +8063,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584123 data arrival time + -2.493018 data arrival time --------------------------------------------------------------------------------------------- - 4.334123 slack (MET) + 4.243018 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8078,10 +8078,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 0.821812 0.584144 2.584144 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.821853 0.000000 2.584144 v gpio_analog_en[40] (out) - 2.584144 data arrival time + 9 0.319178 0.693990 0.493025 2.493025 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.694184 0.000000 2.493025 v gpio_holdover[25] (out) + 2.493025 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8091,13 +8091,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584144 data arrival time + -2.493025 data arrival time --------------------------------------------------------------------------------------------- - 4.334144 slack (MET) + 4.243025 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8106,10 +8106,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 0.821970 0.584140 2.584140 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.822009 0.000000 2.584140 v gpio_analog_pol[41] (out) - 2.584140 data arrival time + 9 0.317896 0.691622 0.493091 2.493091 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.691977 0.000000 2.493091 v gpio_slow_sel[33] (out) + 2.493091 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8119,13 +8119,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584140 data arrival time + -2.493091 data arrival time --------------------------------------------------------------------------------------------- - 4.334140 slack (MET) + 4.243091 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8134,10 +8134,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 0.828518 0.584165 2.584165 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.828604 0.000000 2.584165 v gpio_vtrip_sel[32] (out) - 2.584165 data arrival time + 9 0.319433 0.694402 0.493099 2.493099 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.694491 0.000000 2.493099 v gpio_dm0[29] (out) + 2.493099 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8147,13 +8147,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584165 data arrival time + -2.493099 data arrival time --------------------------------------------------------------------------------------------- - 4.334165 slack (MET) + 4.243099 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8162,10 +8162,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 0.821970 0.584211 2.584211 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.822010 0.000000 2.584211 v gpio_dm0[41] (out) - 2.584211 data arrival time + 9 0.319433 0.694402 0.493109 2.493109 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.694491 0.000000 2.493109 v gpio_slow_sel[29] (out) + 2.493109 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8175,13 +8175,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584211 data arrival time + -2.493109 data arrival time --------------------------------------------------------------------------------------------- - 4.334211 slack (MET) + 4.243109 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8190,10 +8190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 0.821812 0.584208 2.584208 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.821854 0.000000 2.584208 v gpio_dm1[40] (out) - 2.584208 data arrival time + 9 0.319790 0.695240 0.493169 2.493169 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.695319 0.000000 2.493169 v gpio_analog_sel[26] (out) + 2.493169 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8203,13 +8203,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584208 data arrival time + -2.493169 data arrival time --------------------------------------------------------------------------------------------- - 4.334208 slack (MET) + 4.243169 slack (MET) -Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8218,10 +8218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378716 0.821812 0.584257 2.584257 v gpio_loopback_zero[40] (in) - gpio_loopback_zero[40] (net) - 0.821855 0.000000 2.584257 v gpio_slow_sel[40] (out) - 2.584257 data arrival time + 9 0.317896 0.691622 0.493239 2.493239 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.691985 0.000000 2.493239 v gpio_analog_en[33] (out) + 2.493239 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8231,13 +8231,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584257 data arrival time + -2.493239 data arrival time --------------------------------------------------------------------------------------------- - 4.334258 slack (MET) + 4.243239 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8246,10 +8246,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 0.821970 0.584265 2.584265 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.822011 0.000000 2.584265 v gpio_analog_en[41] (out) - 2.584265 data arrival time + 9 0.317475 0.690189 0.493249 2.493249 v gpio_loopback_zero[27] (in) + gpio_loopback_zero[27] (net) + 0.690506 0.000000 2.493249 v gpio_slow_sel[27] (out) + 2.493249 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8259,13 +8259,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584265 data arrival time + -2.493249 data arrival time --------------------------------------------------------------------------------------------- - 4.334265 slack (MET) + 4.243249 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8274,10 +8274,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 0.828555 0.584261 2.584261 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.828636 0.000000 2.584261 v gpio_vtrip_sel[20] (out) - 2.584261 data arrival time + 9 0.318314 0.692766 0.493290 2.493290 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.693001 0.000000 2.493290 v gpio_dm0[28] (out) + 2.493290 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8287,13 +8287,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584261 data arrival time + -2.493290 data arrival time --------------------------------------------------------------------------------------------- - 4.334261 slack (MET) + 4.243289 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8302,10 +8302,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 0.828815 0.584264 2.584264 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.828883 0.000000 2.584264 v gpio_vtrip_sel[22] (out) - 2.584264 data arrival time + 9 0.317896 0.691622 0.493300 2.493300 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.691989 0.000000 2.493300 v gpio_dm0[33] (out) + 2.493300 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8315,13 +8315,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584264 data arrival time + -2.493300 data arrival time --------------------------------------------------------------------------------------------- - 4.334264 slack (MET) + 4.243299 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8330,10 +8330,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 0.828276 0.584318 2.584318 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.828375 0.000000 2.584318 v gpio_vtrip_sel[26] (out) - 2.584318 data arrival time + 9 0.319433 0.694402 0.493413 2.493413 v gpio_loopback_zero[29] (in) + gpio_loopback_zero[29] (net) + 0.694500 0.000000 2.493413 v gpio_analog_pol[29] (out) + 2.493413 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8343,13 +8343,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584318 data arrival time + -2.493413 data arrival time --------------------------------------------------------------------------------------------- - 4.334318 slack (MET) + 4.243413 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8358,10 +8358,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 0.821970 0.584329 2.584329 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.822012 0.000000 2.584329 v gpio_dm1[41] (out) - 2.584329 data arrival time + 9 0.318314 0.692766 0.493487 2.493487 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.693010 0.000000 2.493487 v gpio_analog_en[28] (out) + 2.493487 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8371,13 +8371,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584329 data arrival time + -2.493487 data arrival time --------------------------------------------------------------------------------------------- - 4.334329 slack (MET) + 4.243487 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8386,10 +8386,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 0.824841 0.584341 2.584341 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.824981 0.000000 2.584341 v gpio_out[18] (out) - 2.584341 data arrival time + 9 0.319790 0.695240 0.493594 2.493594 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.695331 0.000000 2.493594 v gpio_analog_en[26] (out) + 2.493594 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8399,13 +8399,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584341 data arrival time + -2.493594 data arrival time --------------------------------------------------------------------------------------------- - 4.334341 slack (MET) + 4.243594 slack (MET) -Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8414,10 +8414,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378794 0.821970 0.584378 2.584378 v gpio_loopback_zero[41] (in) - gpio_loopback_zero[41] (net) - 0.822013 0.000000 2.584378 v gpio_slow_sel[41] (out) - 2.584378 data arrival time + 9 0.317896 0.691622 0.493612 2.493612 v gpio_loopback_zero[33] (in) + gpio_loopback_zero[33] (net) + 0.692007 0.000000 2.493612 v gpio_analog_pol[33] (out) + 2.493612 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8427,13 +8427,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584378 data arrival time + -2.493612 data arrival time --------------------------------------------------------------------------------------------- - 4.334378 slack (MET) + 4.243612 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8442,10 +8442,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 0.832406 0.584425 2.584425 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.833084 0.000000 2.584425 v gpio_vtrip_sel[25] (out) - 2.584425 data arrival time + 9 0.319790 0.695240 0.493676 2.493676 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.695333 0.000000 2.493676 v gpio_dm0[26] (out) + 2.493676 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8455,13 +8455,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584425 data arrival time + -2.493676 data arrival time --------------------------------------------------------------------------------------------- - 4.334425 slack (MET) + 4.243676 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8470,10 +8470,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 0.823445 0.584466 2.584466 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.823642 0.000000 2.584466 v gpio_dm2[16] (out) - 2.584466 data arrival time + 9 0.319790 0.695240 0.493682 2.493682 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.695334 0.000000 2.493682 v gpio_slow_sel[26] (out) + 2.493682 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8483,13 +8483,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584466 data arrival time + -2.493682 data arrival time --------------------------------------------------------------------------------------------- - 4.334466 slack (MET) + 4.243682 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8498,10 +8498,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 0.824936 0.584461 2.584461 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.825003 0.000000 2.584461 v gpio_holdover[38] (out) - 2.584461 data arrival time + 9 0.319178 0.693990 0.493916 2.493916 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.694224 0.000000 2.493916 v gpio_analog_sel[25] (out) + 2.493916 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8511,13 +8511,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584461 data arrival time + -2.493916 data arrival time --------------------------------------------------------------------------------------------- - 4.334461 slack (MET) + 4.243917 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8526,10 +8526,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381656 0.829459 0.584496 2.584496 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.829539 0.000000 2.584496 v gpio_vtrip_sel[21] (out) - 2.584496 data arrival time + 9 0.318314 0.692766 0.493960 2.493960 v gpio_loopback_zero[28] (in) + gpio_loopback_zero[28] (net) + 0.693033 0.000000 2.493960 v gpio_slow_sel[28] (out) + 2.493960 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8539,13 +8539,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584496 data arrival time + -2.493960 data arrival time --------------------------------------------------------------------------------------------- - 4.334496 slack (MET) + 4.243960 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8554,10 +8554,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 0.825131 0.584550 2.584550 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.825336 0.000000 2.584550 v gpio_holdover[33] (out) - 2.584550 data arrival time + 9 0.319790 0.695240 0.493989 2.493989 v gpio_loopback_zero[26] (in) + gpio_loopback_zero[26] (net) + 0.695343 0.000000 2.493989 v gpio_analog_pol[26] (out) + 2.493989 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8567,13 +8567,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584550 data arrival time + -2.493989 data arrival time --------------------------------------------------------------------------------------------- - 4.334550 slack (MET) + 4.243989 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8582,10 +8582,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 0.828425 0.584589 2.584589 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.828523 0.000000 2.584589 v gpio_vtrip_sel[37] (out) - 2.584589 data arrival time + 9 0.319178 0.693990 0.494237 2.494237 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.694239 0.000000 2.494237 v gpio_analog_pol[25] (out) + 2.494237 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8595,13 +8595,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584589 data arrival time + -2.494237 data arrival time --------------------------------------------------------------------------------------------- - 4.334589 slack (MET) + 4.244237 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8610,10 +8610,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 0.823674 0.584663 2.584663 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.823868 0.000000 2.584663 v gpio_dm2[17] (out) - 2.584663 data arrival time + 9 0.319178 0.693990 0.494291 2.494291 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.694241 0.000000 2.494291 v gpio_dm0[25] (out) + 2.494291 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8623,13 +8623,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584663 data arrival time + -2.494291 data arrival time --------------------------------------------------------------------------------------------- - 4.334663 slack (MET) + 4.244291 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8638,10 +8638,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 0.826659 0.584666 2.584666 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.826857 0.000000 2.584666 v gpio_holdover[30] (out) - 2.584666 data arrival time + 9 0.319178 0.693990 0.494328 2.494328 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.694243 0.000000 2.494328 v gpio_analog_en[25] (out) + 2.494328 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8651,13 +8651,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584666 data arrival time + -2.494328 data arrival time --------------------------------------------------------------------------------------------- - 4.334666 slack (MET) + 4.244328 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8666,10 +8666,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 0.826157 0.584687 2.584687 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.826277 0.000000 2.584687 v gpio_out[0] (out) - 2.584687 data arrival time + 9 0.319178 0.693990 0.494417 2.494417 v gpio_loopback_zero[25] (in) + gpio_loopback_zero[25] (net) + 0.694247 0.000000 2.494417 v gpio_slow_sel[25] (out) + 2.494417 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8679,13 +8679,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584687 data arrival time + -2.494417 data arrival time --------------------------------------------------------------------------------------------- - 4.334687 slack (MET) + 4.244417 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_oeb[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8694,10 +8694,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381706 0.829509 0.584706 2.584706 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.829587 0.000000 2.584706 v gpio_vtrip_sel[19] (out) - 2.584706 data arrival time + 9 0.322913 0.701931 0.496197 2.496197 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.701968 0.000000 2.496197 v gpio_oeb[31] (out) + 2.496197 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8707,13 +8707,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584706 data arrival time + -2.496197 data arrival time --------------------------------------------------------------------------------------------- - 4.334706 slack (MET) + 4.246197 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8722,10 +8722,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 0.829459 0.584832 2.584832 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.829539 0.000000 2.584832 v gpio_vtrip_sel[15] (out) - 2.584832 data arrival time + 9 0.322913 0.701931 0.496345 2.496346 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.701970 0.000000 2.496346 v gpio_ib_mode_sel[31] (out) + 2.496346 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8735,13 +8735,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584832 data arrival time + -2.496346 data arrival time --------------------------------------------------------------------------------------------- - 4.334832 slack (MET) + 4.246346 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8750,10 +8750,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 0.824841 0.584873 2.584873 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.824999 0.000000 2.584873 v gpio_holdover[18] (out) - 2.584873 data arrival time + 9 0.322913 0.701931 0.496476 2.496476 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.701973 0.000000 2.496476 v gpio_vtrip_sel[31] (out) + 2.496476 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8763,13 +8763,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584873 data arrival time + -2.496476 data arrival time --------------------------------------------------------------------------------------------- - 4.334873 slack (MET) + 4.246476 slack (MET) Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[31] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8778,10 +8778,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 0.826665 0.584929 2.584929 v gpio_loopback_zero[31] (in) + 9 0.322913 0.701931 0.497713 2.497713 v gpio_loopback_zero[31] (in) gpio_loopback_zero[31] (net) - 0.826842 0.000000 2.584929 v gpio_out[31] (out) - 2.584929 data arrival time + 0.702000 0.000000 2.497713 v gpio_holdover[31] (out) + 2.497713 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8791,13 +8791,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584929 data arrival time + -2.497713 data arrival time --------------------------------------------------------------------------------------------- - 4.334929 slack (MET) + 4.247713 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8806,10 +8806,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 0.824559 0.584993 2.584993 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.824692 0.000000 2.584993 v gpio_out[43] (out) - 2.584993 data arrival time + 9 0.322913 0.701931 0.497891 2.497891 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.702004 0.000000 2.497891 v gpio_analog_sel[31] (out) + 2.497891 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8819,13 +8819,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.584993 data arrival time + -2.497891 data arrival time --------------------------------------------------------------------------------------------- - 4.334993 slack (MET) + 4.247891 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8834,10 +8834,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 0.823445 0.585024 2.585024 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.823665 0.000000 2.585024 v gpio_analog_sel[16] (out) - 2.585024 data arrival time + 9 0.322913 0.701931 0.498219 2.498219 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.702013 0.000000 2.498219 v gpio_analog_pol[31] (out) + 2.498219 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8847,13 +8847,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585024 data arrival time + -2.498219 data arrival time --------------------------------------------------------------------------------------------- - 4.335024 slack (MET) + 4.248219 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8862,10 +8862,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 0.824559 0.585117 2.585117 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.824696 0.000000 2.585117 v gpio_holdover[43] (out) - 2.585117 data arrival time + 9 0.322913 0.701931 0.498275 2.498275 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.702015 0.000000 2.498275 v gpio_dm0[31] (out) + 2.498275 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8875,13 +8875,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585117 data arrival time + -2.498275 data arrival time --------------------------------------------------------------------------------------------- - 4.335117 slack (MET) + 4.248275 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8890,10 +8890,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 0.825344 0.585136 2.585136 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.825366 0.000000 2.585136 v gpio_ib_mode_sel[42] (out) - 2.585136 data arrival time + 9 0.322913 0.701931 0.499091 2.499091 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.702038 0.000000 2.499091 v gpio_analog_en[31] (out) + 2.499091 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8903,13 +8903,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585136 data arrival time + -2.499091 data arrival time --------------------------------------------------------------------------------------------- - 4.335136 slack (MET) + 4.249091 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8918,10 +8918,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 0.826005 0.585160 2.585160 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.826227 0.000000 2.585160 v gpio_dm2[28] (out) - 2.585160 data arrival time + 9 0.322913 0.701931 0.499109 2.499109 v gpio_loopback_zero[31] (in) + gpio_loopback_zero[31] (net) + 0.702039 0.000000 2.499109 v gpio_slow_sel[31] (out) + 2.499109 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8931,13 +8931,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585160 data arrival time + -2.499109 data arrival time --------------------------------------------------------------------------------------------- - 4.335160 slack (MET) + 4.249109 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8946,10 +8946,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 0.826793 0.585205 2.585206 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.826972 0.000000 2.585206 v gpio_out[34] (out) - 2.585206 data arrival time + 11 0.377842 0.822893 0.576757 2.576757 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.823057 0.000000 2.576757 v gpio_ib_mode_sel[13] (out) + 2.576757 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8959,13 +8959,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585206 data arrival time + -2.576757 data arrival time --------------------------------------------------------------------------------------------- - 4.335205 slack (MET) + 4.326757 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -8974,10 +8974,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 0.823674 0.585221 2.585221 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.823891 0.000000 2.585221 v gpio_analog_sel[17] (out) - 2.585221 data arrival time + 11 0.377842 0.822893 0.577006 2.577006 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.823066 0.000000 2.577006 v gpio_vtrip_sel[13] (out) + 2.577006 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -8987,13 +8987,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585221 data arrival time + -2.577006 data arrival time --------------------------------------------------------------------------------------------- - 4.335221 slack (MET) + 4.327006 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9002,10 +9002,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 0.825131 0.585229 2.585229 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.825364 0.000000 2.585229 v gpio_dm2[33] (out) - 2.585229 data arrival time + 11 0.378413 0.822320 0.577353 2.577353 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.822349 0.000000 2.577353 v gpio_ib_mode_sel[14] (out) + 2.577353 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9015,13 +9015,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585229 data arrival time + -2.577353 data arrival time --------------------------------------------------------------------------------------------- - 4.335229 slack (MET) + 4.327353 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9030,10 +9030,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 0.824559 0.585242 2.585242 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.824700 0.000000 2.585242 v gpio_dm2[43] (out) - 2.585242 data arrival time + 11 0.379060 0.823674 0.579304 2.579304 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.823718 0.000000 2.579304 v gpio_ib_mode_sel[17] (out) + 2.579304 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9043,13 +9043,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585242 data arrival time + -2.579304 data arrival time --------------------------------------------------------------------------------------------- - 4.335243 slack (MET) + 4.329304 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9058,10 +9058,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 0.825344 0.585316 2.585316 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.825368 0.000000 2.585316 v gpio_vtrip_sel[42] (out) - 2.585316 data arrival time + 11 0.378937 0.823445 0.579396 2.579396 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.823495 0.000000 2.579396 v gpio_ib_mode_sel[16] (out) + 2.579396 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9071,13 +9071,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585316 data arrival time + -2.579396 data arrival time --------------------------------------------------------------------------------------------- - 4.335316 slack (MET) + 4.329397 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9086,10 +9086,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 0.824559 0.585350 2.585350 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.824703 0.000000 2.585350 v gpio_analog_sel[43] (out) - 2.585350 data arrival time + 11 0.378413 0.822320 0.579633 2.579633 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.822393 0.000000 2.579633 v gpio_vtrip_sel[14] (out) + 2.579633 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9099,13 +9099,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585350 data arrival time + -2.579633 data arrival time --------------------------------------------------------------------------------------------- - 4.335350 slack (MET) + 4.329633 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9114,10 +9114,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 0.826157 0.585359 2.585359 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.826298 0.000000 2.585359 v gpio_holdover[0] (out) - 2.585359 data arrival time + 11 0.379060 0.823674 0.580233 2.580233 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.823736 0.000000 2.580233 v gpio_vtrip_sel[17] (out) + 2.580233 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9127,13 +9127,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585359 data arrival time + -2.580233 data arrival time --------------------------------------------------------------------------------------------- - 4.335359 slack (MET) + 4.330233 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9142,10 +9142,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 0.826410 0.585489 2.585489 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.826572 0.000000 2.585489 v gpio_out[23] (out) - 2.585489 data arrival time + 11 0.378937 0.823445 0.580327 2.580327 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.823515 0.000000 2.580327 v gpio_vtrip_sel[16] (out) + 2.580327 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9155,13 +9155,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585489 data arrival time + -2.580327 data arrival time --------------------------------------------------------------------------------------------- - 4.335489 slack (MET) + 4.330327 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9170,10 +9170,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 0.824841 0.585524 2.585524 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.825022 0.000000 2.585524 v gpio_dm2[18] (out) - 2.585524 data arrival time + 11 0.377842 0.822893 0.580531 2.580531 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.823217 0.000000 2.580531 v gpio_out[13] (out) + 2.580531 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9183,13 +9183,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585524 data arrival time + -2.580531 data arrival time --------------------------------------------------------------------------------------------- - 4.335524 slack (MET) + 4.330531 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9198,10 +9198,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 0.824936 0.585533 2.585533 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.825029 0.000000 2.585533 v gpio_dm2[38] (out) - 2.585533 data arrival time + 11 0.379867 0.826157 0.580814 2.580814 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.826189 0.000000 2.580814 v gpio_ib_mode_sel[0] (out) + 2.580814 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9211,13 +9211,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585533 data arrival time + -2.580814 data arrival time --------------------------------------------------------------------------------------------- - 4.335533 slack (MET) + 4.330814 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9226,10 +9226,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 0.828518 0.585545 2.585545 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.828643 0.000000 2.585545 v gpio_out[32] (out) - 2.585545 data arrival time + 11 0.379645 0.824841 0.580835 2.580835 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.824891 0.000000 2.580835 v gpio_ib_mode_sel[18] (out) + 2.580835 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9239,13 +9239,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585545 data arrival time + -2.580835 data arrival time --------------------------------------------------------------------------------------------- - 4.335545 slack (MET) + 4.330834 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9254,10 +9254,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 0.826665 0.585598 2.585598 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.826868 0.000000 2.585598 v gpio_holdover[31] (out) - 2.585598 data arrival time + 11 0.379867 0.826157 0.581148 2.581148 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.826194 0.000000 2.581148 v gpio_vtrip_sel[0] (out) + 2.581148 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9267,13 +9267,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585598 data arrival time + -2.581148 data arrival time --------------------------------------------------------------------------------------------- - 4.335598 slack (MET) + 4.331148 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9282,10 +9282,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 0.827836 0.585665 2.585665 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.828029 0.000000 2.585665 v gpio_out[29] (out) - 2.585665 data arrival time + 11 0.377842 0.822893 0.581199 2.581199 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.823251 0.000000 2.581199 v gpio_holdover[13] (out) + 2.581199 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9295,13 +9295,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585665 data arrival time + -2.581199 data arrival time --------------------------------------------------------------------------------------------- - 4.335665 slack (MET) + 4.331200 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9310,10 +9310,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 0.824559 0.585743 2.585742 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.824716 0.000000 2.585742 v gpio_analog_pol[43] (out) - 2.585742 data arrival time + 11 0.380290 0.826410 0.581415 2.581415 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.826461 0.000000 2.581415 v gpio_ib_mode_sel[23] (out) + 2.581415 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9323,13 +9323,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585742 data arrival time + -2.581415 data arrival time --------------------------------------------------------------------------------------------- - 4.335742 slack (MET) + 4.331415 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9338,10 +9338,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 0.825344 0.585752 2.585752 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.825374 0.000000 2.585752 v gpio_out[42] (out) - 2.585752 data arrival time + 11 0.380920 0.828096 0.581461 2.581461 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.828147 0.000000 2.581461 v gpio_ib_mode_sel[36] (out) + 2.581461 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9351,13 +9351,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585752 data arrival time + -2.581461 data arrival time --------------------------------------------------------------------------------------------- - 4.335752 slack (MET) + 4.331460 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9366,10 +9366,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 0.825131 0.585813 2.585813 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.825389 0.000000 2.585813 v gpio_analog_sel[33] (out) - 2.585813 data arrival time + 11 0.379677 0.824936 0.581645 2.581645 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.824954 0.000000 2.581645 v gpio_ib_mode_sel[38] (out) + 2.581645 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9379,13 +9379,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585813 data arrival time + -2.581645 data arrival time --------------------------------------------------------------------------------------------- - 4.335813 slack (MET) + 4.331645 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9394,10 +9394,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 0.824559 0.585814 2.585814 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.824719 0.000000 2.585814 v gpio_dm0[43] (out) - 2.585814 data arrival time + 11 0.379645 0.824841 0.581766 2.581766 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.824910 0.000000 2.581766 v gpio_vtrip_sel[18] (out) + 2.581766 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9407,13 +9407,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585814 data arrival time + -2.581766 data arrival time --------------------------------------------------------------------------------------------- - 4.335814 slack (MET) + 4.331766 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9422,10 +9422,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 0.827827 0.585846 2.585846 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.828007 0.000000 2.585846 v gpio_out[36] (out) - 2.585846 data arrival time + 11 0.379677 0.824936 0.581825 2.581825 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.824957 0.000000 2.581825 v gpio_vtrip_sel[38] (out) + 2.581825 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9435,13 +9435,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585846 data arrival time + -2.581825 data arrival time --------------------------------------------------------------------------------------------- - 4.335845 slack (MET) + 4.331825 slack (MET) Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9450,10 +9450,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 0.824559 0.585867 2.585867 v gpio_loopback_zero[43] (in) + 11 0.379270 0.824559 0.581930 2.581930 v gpio_loopback_zero[43] (in) gpio_loopback_zero[43] (net) - 0.824721 0.000000 2.585867 v gpio_analog_en[43] (out) - 2.585867 data arrival time + 0.824613 0.000000 2.581930 v gpio_ib_mode_sel[43] (out) + 2.581930 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9463,13 +9463,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585867 data arrival time + -2.581930 data arrival time --------------------------------------------------------------------------------------------- - 4.335867 slack (MET) + 4.331930 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9478,10 +9478,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 0.826793 0.585875 2.585875 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.826998 0.000000 2.585875 v gpio_holdover[34] (out) - 2.585875 data arrival time + 11 0.378413 0.822320 0.581971 2.581970 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.822458 0.000000 2.581970 v gpio_out[14] (out) + 2.581970 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9491,13 +9491,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585875 data arrival time + -2.581970 data arrival time --------------------------------------------------------------------------------------------- - 4.335875 slack (MET) + 4.331971 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9506,10 +9506,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 0.825344 0.585876 2.585876 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.825376 0.000000 2.585876 v gpio_holdover[42] (out) - 2.585876 data arrival time + 11 0.381189 0.828425 0.582113 2.582113 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.828467 0.000000 2.582113 v gpio_ib_mode_sel[37] (out) + 2.582113 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9519,13 +9519,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585876 data arrival time + -2.582113 data arrival time --------------------------------------------------------------------------------------------- - 4.335876 slack (MET) + 4.332113 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9534,10 +9534,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 0.824559 0.585931 2.585931 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.824723 0.000000 2.585931 v gpio_dm1[43] (out) - 2.585931 data arrival time + 11 0.380290 0.826410 0.582345 2.582345 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.826481 0.000000 2.582345 v gpio_vtrip_sel[23] (out) + 2.582345 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9547,13 +9547,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585931 data arrival time + -2.582345 data arrival time --------------------------------------------------------------------------------------------- - 4.335931 slack (MET) + 4.332345 slack (MET) -Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9562,10 +9562,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379270 0.824559 0.585980 2.585980 v gpio_loopback_zero[43] (in) - gpio_loopback_zero[43] (net) - 0.824725 0.000000 2.585980 v gpio_slow_sel[43] (out) - 2.585980 data arrival time + 11 0.377842 0.822893 0.582541 2.582541 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.823325 0.000000 2.582541 v gpio_dm2[13] (out) + 2.582541 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9575,13 +9575,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.585980 data arrival time + -2.582541 data arrival time --------------------------------------------------------------------------------------------- - 4.335980 slack (MET) + 4.332541 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9590,10 +9590,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 0.825344 0.586002 2.586001 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.825378 0.000000 2.586001 v gpio_dm2[42] (out) - 2.586001 data arrival time + 11 0.378413 0.822320 0.582640 2.582640 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.822481 0.000000 2.582640 v gpio_holdover[14] (out) + 2.582640 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9603,13 +9603,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586001 data arrival time + -2.582640 data arrival time --------------------------------------------------------------------------------------------- - 4.336001 slack (MET) + 4.332640 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9618,10 +9618,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 0.826157 0.586041 2.586041 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.826321 0.000000 2.586041 v gpio_dm2[0] (out) - 2.586041 data arrival time + 11 0.378716 0.821812 0.582655 2.582655 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.821831 0.000000 2.582655 v gpio_ib_mode_sel[40] (out) + 2.582655 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9631,13 +9631,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586041 data arrival time + -2.582655 data arrival time --------------------------------------------------------------------------------------------- - 4.336041 slack (MET) + 4.332655 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9646,10 +9646,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 0.828093 0.586040 2.586040 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.828276 0.000000 2.586040 v gpio_out[27] (out) - 2.586040 data arrival time + 11 0.378794 0.821970 0.582776 2.582776 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.821989 0.000000 2.582776 v gpio_ib_mode_sel[41] (out) + 2.582776 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9659,13 +9659,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586040 data arrival time + -2.582776 data arrival time --------------------------------------------------------------------------------------------- - 4.336040 slack (MET) + 4.332776 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9674,10 +9674,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 0.822320 0.586053 2.586053 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.822622 0.000000 2.586053 v gpio_analog_pol[14] (out) - 2.586053 data arrival time + 11 0.378716 0.821812 0.582834 2.582834 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.821833 0.000000 2.582834 v gpio_vtrip_sel[40] (out) + 2.582834 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9687,13 +9687,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586053 data arrival time + -2.582834 data arrival time --------------------------------------------------------------------------------------------- - 4.336053 slack (MET) + 4.332834 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9702,10 +9702,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 0.824841 0.586083 2.586083 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.825043 0.000000 2.586083 v gpio_analog_sel[18] (out) - 2.586083 data arrival time + 11 0.378794 0.821970 0.582955 2.582955 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.821991 0.000000 2.582955 v gpio_vtrip_sel[41] (out) + 2.582955 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9715,13 +9715,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586083 data arrival time + -2.582955 data arrival time --------------------------------------------------------------------------------------------- - 4.336083 slack (MET) + 4.332955 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9730,10 +9730,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 0.825344 0.586109 2.586109 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.825380 0.000000 2.586109 v gpio_analog_sel[42] (out) - 2.586109 data arrival time + 11 0.378937 0.823445 0.583178 2.583178 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.823596 0.000000 2.583178 v gpio_out[16] (out) + 2.583178 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9743,13 +9743,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586109 data arrival time + -2.583178 data arrival time --------------------------------------------------------------------------------------------- - 4.336109 slack (MET) + 4.333179 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9758,10 +9758,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 0.826721 0.586121 2.586121 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.826743 0.000000 2.586121 v gpio_ib_mode_sel[39] (out) - 2.586121 data arrival time + 11 0.378716 0.821812 0.583268 2.583268 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.821839 0.000000 2.583268 v gpio_out[40] (out) + 2.583268 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9771,13 +9771,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586121 data arrival time + -2.583268 data arrival time --------------------------------------------------------------------------------------------- - 4.336121 slack (MET) + 4.333268 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9786,10 +9786,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 0.826410 0.586125 2.586125 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.826596 0.000000 2.586125 v gpio_holdover[23] (out) - 2.586125 data arrival time + 11 0.378413 0.822320 0.583320 2.583320 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.822505 0.000000 2.583320 v gpio_dm2[14] (out) + 2.583320 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9799,13 +9799,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586125 data arrival time + -2.583320 data arrival time --------------------------------------------------------------------------------------------- - 4.336125 slack (MET) + 4.333320 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9814,10 +9814,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 0.824936 0.586246 2.586246 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.825049 0.000000 2.586246 v gpio_analog_sel[38] (out) - 2.586246 data arrival time + 11 0.381283 0.828555 0.583331 2.583330 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.828615 0.000000 2.583330 v gpio_ib_mode_sel[20] (out) + 2.583330 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9827,13 +9827,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586246 data arrival time + -2.583330 data arrival time --------------------------------------------------------------------------------------------- - 4.336246 slack (MET) + 4.333330 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9842,10 +9842,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 0.826665 0.586278 2.586278 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.826895 0.000000 2.586278 v gpio_dm2[31] (out) - 2.586278 data arrival time + 11 0.379677 0.824936 0.583345 2.583345 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.824980 0.000000 2.583345 v gpio_out[38] (out) + 2.583345 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9855,13 +9855,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586278 data arrival time + -2.583345 data arrival time --------------------------------------------------------------------------------------------- - 4.336277 slack (MET) + 4.333345 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9870,10 +9870,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 0.826721 0.586301 2.586301 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.826745 0.000000 2.586301 v gpio_vtrip_sel[39] (out) - 2.586301 data arrival time + 11 0.379060 0.823674 0.583377 2.583377 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.823822 0.000000 2.583377 v gpio_out[17] (out) + 2.583377 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9883,13 +9883,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586301 data arrival time + -2.583377 data arrival time --------------------------------------------------------------------------------------------- - 4.336301 slack (MET) + 4.333377 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9898,10 +9898,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 0.827836 0.586336 2.586336 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.828055 0.000000 2.586336 v gpio_holdover[29] (out) - 2.586336 data arrival time + 11 0.378716 0.821812 0.583393 2.583393 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.821841 0.000000 2.583393 v gpio_holdover[40] (out) + 2.583393 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9911,13 +9911,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586336 data arrival time + -2.583393 data arrival time --------------------------------------------------------------------------------------------- - 4.336336 slack (MET) + 4.333393 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9926,10 +9926,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 0.829899 0.586418 2.586418 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.829949 0.000000 2.586418 v gpio_ib_mode_sel[35] (out) - 2.586418 data arrival time + 11 0.378794 0.821970 0.583390 2.583390 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.821997 0.000000 2.583390 v gpio_out[41] (out) + 2.583390 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9939,13 +9939,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586418 data arrival time + -2.583390 data arrival time --------------------------------------------------------------------------------------------- - 4.336418 slack (MET) + 4.333390 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9954,10 +9954,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 0.825431 0.586440 2.586440 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.825788 0.000000 2.586440 v gpio_analog_sel[24] (out) - 2.586440 data arrival time + 11 0.381448 0.828815 0.583460 2.583460 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.828866 0.000000 2.583460 v gpio_ib_mode_sel[22] (out) + 2.583460 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9967,13 +9967,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586440 data arrival time + -2.583460 data arrival time --------------------------------------------------------------------------------------------- - 4.336440 slack (MET) + 4.333460 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -9982,10 +9982,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 0.826659 0.586437 2.586437 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.826932 0.000000 2.586437 v gpio_dm2[30] (out) - 2.586437 data arrival time + 11 0.379270 0.824559 0.583457 2.583457 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.824647 0.000000 2.583457 v gpio_vtrip_sel[43] (out) + 2.583457 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -9995,13 +9995,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586437 data arrival time + -2.583457 data arrival time --------------------------------------------------------------------------------------------- - 4.336437 slack (MET) + 4.333457 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10010,10 +10010,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 0.825344 0.586503 2.586503 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.825387 0.000000 2.586503 v gpio_analog_pol[42] (out) - 2.586503 data arrival time + 11 0.378716 0.821812 0.583518 2.583518 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.821843 0.000000 2.583518 v gpio_dm2[40] (out) + 2.583518 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10023,13 +10023,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586503 data arrival time + -2.583518 data arrival time --------------------------------------------------------------------------------------------- - 4.336504 slack (MET) + 4.333518 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10038,10 +10038,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 0.827827 0.586515 2.586515 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.828032 0.000000 2.586515 v gpio_holdover[36] (out) - 2.586515 data arrival time + 11 0.378794 0.821970 0.583514 2.583514 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.821999 0.000000 2.583514 v gpio_holdover[41] (out) + 2.583514 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10051,13 +10051,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586515 data arrival time + -2.583514 data arrival time --------------------------------------------------------------------------------------------- - 4.336515 slack (MET) + 4.333514 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10066,10 +10066,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 0.826793 0.586555 2.586555 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.827026 0.000000 2.586555 v gpio_dm2[34] (out) - 2.586555 data arrival time + 11 0.381656 0.829459 0.583564 2.583564 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.829518 0.000000 2.583564 v gpio_ib_mode_sel[21] (out) + 2.583564 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10079,13 +10079,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586555 data arrival time + -2.583564 data arrival time --------------------------------------------------------------------------------------------- - 4.336555 slack (MET) + 4.333564 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10094,10 +10094,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 0.825344 0.586575 2.586575 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.825388 0.000000 2.586575 v gpio_dm0[42] (out) - 2.586575 data arrival time + 11 0.380920 0.828096 0.583600 2.583600 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.828198 0.000000 2.583600 v gpio_vtrip_sel[36] (out) + 2.583600 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10107,13 +10107,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586575 data arrival time + -2.583600 data arrival time --------------------------------------------------------------------------------------------- - 4.336575 slack (MET) + 4.333600 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10122,10 +10122,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 0.825344 0.586653 2.586653 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.825390 0.000000 2.586653 v gpio_analog_en[42] (out) - 2.586653 data arrival time + 11 0.378716 0.821812 0.583625 2.583625 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.821845 0.000000 2.583625 v gpio_analog_sel[40] (out) + 2.583625 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10135,13 +10135,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586653 data arrival time + -2.583625 data arrival time --------------------------------------------------------------------------------------------- - 4.336653 slack (MET) + 4.333625 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10150,26 +10150,26 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 0.825344 0.586692 2.586692 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.825390 0.000000 2.586692 v gpio_dm1[42] (out) - 2.586692 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) + 11 0.378794 0.821970 0.583639 2.583639 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.822001 0.000000 2.583639 v gpio_dm2[41] (out) + 2.583639 data arrival time + + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) 0.250000 0.250000 clock uncertainty 0.000000 0.250000 clock reconvergence pessimism -2.000000 -1.750000 output external delay -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586692 data arrival time + -2.583639 data arrival time --------------------------------------------------------------------------------------------- - 4.336692 slack (MET) + 4.333639 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10178,10 +10178,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 0.828093 0.586709 2.586709 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.828301 0.000000 2.586709 v gpio_holdover[27] (out) - 2.586709 data arrival time + 11 0.378794 0.821970 0.583747 2.583747 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.822003 0.000000 2.583747 v gpio_analog_sel[41] (out) + 2.583747 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10191,13 +10191,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586709 data arrival time + -2.583747 data arrival time --------------------------------------------------------------------------------------------- - 4.336709 slack (MET) + 4.333747 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10206,10 +10206,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 0.826721 0.586738 2.586738 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.826752 0.000000 2.586738 v gpio_out[39] (out) - 2.586738 data arrival time + 11 0.381706 0.829509 0.583775 2.583775 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.829567 0.000000 2.583775 v gpio_ib_mode_sel[19] (out) + 2.583775 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10219,13 +10219,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586738 data arrival time + -2.583775 data arrival time --------------------------------------------------------------------------------------------- - 4.336738 slack (MET) + 4.333775 slack (MET) -Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10234,10 +10234,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380306 0.825344 0.586742 2.586742 v gpio_loopback_zero[42] (in) - gpio_loopback_zero[42] (net) - 0.825391 0.000000 2.586742 v gpio_slow_sel[42] (out) - 2.586742 data arrival time + 11 0.378937 0.823445 0.583815 2.583815 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.823618 0.000000 2.583815 v gpio_holdover[16] (out) + 2.583815 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10247,13 +10247,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586742 data arrival time + -2.583815 data arrival time --------------------------------------------------------------------------------------------- - 4.336742 slack (MET) + 4.333815 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10262,10 +10262,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 0.828276 0.586753 2.586753 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.828453 0.000000 2.586753 v gpio_out[26] (out) - 2.586753 data arrival time + 11 0.378413 0.822320 0.583904 2.583904 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.822528 0.000000 2.583904 v gpio_analog_sel[14] (out) + 2.583904 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10275,13 +10275,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586753 data arrival time + -2.583904 data arrival time --------------------------------------------------------------------------------------------- - 4.336753 slack (MET) + 4.333904 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10290,10 +10290,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 0.828555 0.586761 2.586761 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.828709 0.000000 2.586761 v gpio_out[20] (out) - 2.586761 data arrival time + 11 0.381694 0.829459 0.583901 2.583901 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.829518 0.000000 2.583901 v gpio_ib_mode_sel[15] (out) + 2.583901 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10303,13 +10303,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586761 data arrival time + -2.583901 data arrival time --------------------------------------------------------------------------------------------- - 4.336761 slack (MET) + 4.333901 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10318,10 +10318,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 0.826410 0.586775 2.586775 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.826621 0.000000 2.586775 v gpio_dm2[23] (out) - 2.586775 data arrival time + 11 0.379060 0.823674 0.584013 2.584013 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.823844 0.000000 2.584013 v gpio_holdover[17] (out) + 2.584013 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10331,13 +10331,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586775 data arrival time + -2.584013 data arrival time --------------------------------------------------------------------------------------------- - 4.336775 slack (MET) + 4.334013 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10346,10 +10346,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 0.823445 0.586824 2.586824 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.823745 0.000000 2.586824 v gpio_analog_pol[16] (out) - 2.586824 data arrival time + 11 0.378716 0.821812 0.584019 2.584019 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.821851 0.000000 2.584019 v gpio_analog_pol[40] (out) + 2.584019 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10359,13 +10359,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586824 data arrival time + -2.584019 data arrival time --------------------------------------------------------------------------------------------- - 4.336824 slack (MET) + 4.334019 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10374,10 +10374,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 0.826665 0.586861 2.586861 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.826920 0.000000 2.586861 v gpio_analog_sel[31] (out) - 2.586861 data arrival time + 11 0.377842 0.822893 0.584060 2.584060 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.823418 0.000000 2.584060 v gpio_analog_sel[13] (out) + 2.584060 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10387,13 +10387,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586861 data arrival time + -2.584060 data arrival time --------------------------------------------------------------------------------------------- - 4.336861 slack (MET) + 4.334059 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10402,10 +10402,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 0.826721 0.586863 2.586863 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.826754 0.000000 2.586863 v gpio_holdover[39] (out) - 2.586863 data arrival time + 11 0.378716 0.821812 0.584090 2.584090 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.821852 0.000000 2.584090 v gpio_dm0[40] (out) + 2.584090 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10415,13 +10415,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586863 data arrival time + -2.584090 data arrival time --------------------------------------------------------------------------------------------- - 4.336863 slack (MET) + 4.334091 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10430,10 +10430,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 0.822893 0.586919 2.586919 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.823617 0.000000 2.586919 v gpio_analog_pol[13] (out) - 2.586919 data arrival time + 11 0.378716 0.821812 0.584144 2.584144 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.821853 0.000000 2.584144 v gpio_analog_en[40] (out) + 2.584144 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10443,13 +10443,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586919 data arrival time + -2.584144 data arrival time --------------------------------------------------------------------------------------------- - 4.336919 slack (MET) + 4.334144 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10458,10 +10458,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 0.822320 0.586984 2.586984 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.822669 0.000000 2.586984 v gpio_dm0[14] (out) - 2.586984 data arrival time + 11 0.378794 0.821970 0.584140 2.584140 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.822009 0.000000 2.584140 v gpio_analog_pol[41] (out) + 2.584140 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10471,13 +10471,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586984 data arrival time + -2.584140 data arrival time --------------------------------------------------------------------------------------------- - 4.336984 slack (MET) + 4.334140 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10486,10 +10486,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 0.826721 0.586989 2.586989 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.826756 0.000000 2.586989 v gpio_dm2[39] (out) - 2.586989 data arrival time + 11 0.378794 0.821970 0.584211 2.584211 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.822010 0.000000 2.584211 v gpio_dm0[41] (out) + 2.584211 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10499,13 +10499,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.586989 data arrival time + -2.584211 data arrival time --------------------------------------------------------------------------------------------- - 4.336988 slack (MET) + 4.334211 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10514,10 +10514,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 0.827836 0.587017 2.587017 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.828084 0.000000 2.587017 v gpio_dm2[29] (out) - 2.587017 data arrival time + 11 0.378716 0.821812 0.584208 2.584208 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.821854 0.000000 2.584208 v gpio_dm1[40] (out) + 2.584208 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10527,13 +10527,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587017 data arrival time + -2.584208 data arrival time --------------------------------------------------------------------------------------------- - 4.337017 slack (MET) + 4.334208 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[40] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[40] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10542,10 +10542,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 0.828425 0.587024 2.587024 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.828600 0.000000 2.587024 v gpio_out[37] (out) - 2.587024 data arrival time + 11 0.378716 0.821812 0.584257 2.584257 v gpio_loopback_zero[40] (in) + gpio_loopback_zero[40] (net) + 0.821855 0.000000 2.584257 v gpio_slow_sel[40] (out) + 2.584257 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10555,13 +10555,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587024 data arrival time + -2.584257 data arrival time --------------------------------------------------------------------------------------------- - 4.337024 slack (MET) + 4.334258 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10570,10 +10570,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 0.823674 0.587073 2.587073 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.823972 0.000000 2.587073 v gpio_analog_pol[17] (out) - 2.587073 data arrival time + 11 0.378794 0.821970 0.584265 2.584265 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.822011 0.000000 2.584265 v gpio_analog_en[41] (out) + 2.584265 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10583,13 +10583,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587073 data arrival time + -2.584265 data arrival time --------------------------------------------------------------------------------------------- - 4.337073 slack (MET) + 4.334265 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10598,10 +10598,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 0.826721 0.587097 2.587097 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.826757 0.000000 2.587097 v gpio_analog_sel[39] (out) - 2.587097 data arrival time + 11 0.381283 0.828555 0.584261 2.584261 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.828636 0.000000 2.584261 v gpio_vtrip_sel[20] (out) + 2.584261 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10611,13 +10611,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587097 data arrival time + -2.584261 data arrival time --------------------------------------------------------------------------------------------- - 4.337097 slack (MET) + 4.334261 slack (MET) Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10626,10 +10626,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 0.828815 0.587119 2.587119 v gpio_loopback_zero[22] (in) + 11 0.381448 0.828815 0.584264 2.584264 v gpio_loopback_zero[22] (in) gpio_loopback_zero[22] (net) - 0.828963 0.000000 2.587119 v gpio_out[22] (out) - 2.587119 data arrival time + 0.828883 0.000000 2.584264 v gpio_vtrip_sel[22] (out) + 2.584264 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10639,13 +10639,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587119 data arrival time + -2.584264 data arrival time --------------------------------------------------------------------------------------------- - 4.337118 slack (MET) + 4.334264 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10654,10 +10654,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 0.826793 0.587138 2.587138 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.827051 0.000000 2.587138 v gpio_analog_sel[34] (out) - 2.587138 data arrival time + 11 0.378794 0.821970 0.584329 2.584329 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.822012 0.000000 2.584329 v gpio_dm1[41] (out) + 2.584329 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10667,13 +10667,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587138 data arrival time + -2.584329 data arrival time --------------------------------------------------------------------------------------------- - 4.337138 slack (MET) + 4.334329 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10682,10 +10682,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 0.826157 0.587184 2.587184 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.826364 0.000000 2.587184 v gpio_analog_sel[0] (out) - 2.587184 data arrival time + 11 0.379645 0.824841 0.584341 2.584341 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.824981 0.000000 2.584341 v gpio_out[18] (out) + 2.584341 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10695,13 +10695,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587184 data arrival time + -2.584341 data arrival time --------------------------------------------------------------------------------------------- - 4.337184 slack (MET) + 4.334341 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[41] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[41] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10710,10 +10710,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 0.823445 0.587193 2.587193 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.823763 0.000000 2.587193 v gpio_dm0[16] (out) - 2.587193 data arrival time + 11 0.378794 0.821970 0.584378 2.584378 v gpio_loopback_zero[41] (in) + gpio_loopback_zero[41] (net) + 0.822013 0.000000 2.584378 v gpio_slow_sel[41] (out) + 2.584378 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10723,13 +10723,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587193 data arrival time + -2.584378 data arrival time --------------------------------------------------------------------------------------------- - 4.337193 slack (MET) + 4.334378 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10738,10 +10738,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 0.827827 0.587194 2.587194 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.828060 0.000000 2.587194 v gpio_dm2[36] (out) - 2.587194 data arrival time + 11 0.378937 0.823445 0.584466 2.584466 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.823642 0.000000 2.584466 v gpio_dm2[16] (out) + 2.584466 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10751,13 +10751,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587194 data arrival time + -2.584466 data arrival time --------------------------------------------------------------------------------------------- - 4.337194 slack (MET) + 4.334466 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10766,10 +10766,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 0.828518 0.587224 2.587224 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.828700 0.000000 2.587224 v gpio_holdover[32] (out) - 2.587224 data arrival time + 11 0.379677 0.824936 0.584461 2.584461 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.825003 0.000000 2.584461 v gpio_holdover[38] (out) + 2.584461 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10779,13 +10779,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587224 data arrival time + -2.584461 data arrival time --------------------------------------------------------------------------------------------- - 4.337224 slack (MET) + 4.334461 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10794,10 +10794,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 0.822320 0.587274 2.587274 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.822684 0.000000 2.587274 v gpio_analog_en[14] (out) - 2.587274 data arrival time + 11 0.381656 0.829459 0.584496 2.584496 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.829539 0.000000 2.584496 v gpio_vtrip_sel[21] (out) + 2.584496 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10807,13 +10807,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587274 data arrival time + -2.584496 data arrival time --------------------------------------------------------------------------------------------- - 4.337274 slack (MET) + 4.334496 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10822,10 +10822,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 0.824936 0.587307 2.587307 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.825082 0.000000 2.587307 v gpio_analog_pol[38] (out) - 2.587307 data arrival time + 11 0.381189 0.828425 0.584589 2.584589 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.828523 0.000000 2.584589 v gpio_vtrip_sel[37] (out) + 2.584589 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10835,13 +10835,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587307 data arrival time + -2.584589 data arrival time --------------------------------------------------------------------------------------------- - 4.337307 slack (MET) + 4.334589 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10850,10 +10850,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 0.826410 0.587304 2.587304 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.826642 0.000000 2.587304 v gpio_analog_sel[23] (out) - 2.587304 data arrival time + 11 0.379060 0.823674 0.584663 2.584663 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.823868 0.000000 2.584663 v gpio_dm2[17] (out) + 2.584663 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10863,13 +10863,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587304 data arrival time + -2.584663 data arrival time --------------------------------------------------------------------------------------------- - 4.337304 slack (MET) + 4.334663 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10878,10 +10878,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 0.824936 0.587378 2.587379 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.825084 0.000000 2.587379 v gpio_dm0[38] (out) - 2.587379 data arrival time + 11 0.379867 0.826157 0.584687 2.584687 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.826277 0.000000 2.584687 v gpio_out[0] (out) + 2.584687 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10891,13 +10891,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587379 data arrival time + -2.584687 data arrival time --------------------------------------------------------------------------------------------- - 4.337379 slack (MET) + 4.334687 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10906,10 +10906,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 0.828093 0.587389 2.587389 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.828329 0.000000 2.587389 v gpio_dm2[27] (out) - 2.587389 data arrival time + 11 0.381706 0.829509 0.584706 2.584706 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.829587 0.000000 2.584706 v gpio_vtrip_sel[19] (out) + 2.584706 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10919,13 +10919,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587389 data arrival time + -2.584706 data arrival time --------------------------------------------------------------------------------------------- - 4.337389 slack (MET) + 4.334706 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10934,10 +10934,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 0.828555 0.587397 2.587398 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.828731 0.000000 2.587398 v gpio_holdover[20] (out) - 2.587398 data arrival time + 11 0.381694 0.829459 0.584832 2.584832 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.829539 0.000000 2.584832 v gpio_vtrip_sel[15] (out) + 2.584832 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10947,13 +10947,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587398 data arrival time + -2.584832 data arrival time --------------------------------------------------------------------------------------------- - 4.337397 slack (MET) + 4.334832 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10962,10 +10962,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 0.829459 0.587410 2.587410 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.829615 0.000000 2.587410 v gpio_out[15] (out) - 2.587410 data arrival time + 11 0.379645 0.824841 0.584873 2.584873 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.824999 0.000000 2.584873 v gpio_holdover[18] (out) + 2.584873 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -10975,13 +10975,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587410 data arrival time + -2.584873 data arrival time --------------------------------------------------------------------------------------------- - 4.337410 slack (MET) + 4.334873 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -10990,10 +10990,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 0.824936 0.587432 2.587432 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.825086 0.000000 2.587432 v gpio_analog_en[38] (out) - 2.587432 data arrival time + 11 0.379270 0.824559 0.584993 2.584993 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.824692 0.000000 2.584993 v gpio_out[43] (out) + 2.584993 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11003,13 +11003,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587432 data arrival time + -2.584993 data arrival time --------------------------------------------------------------------------------------------- - 4.337432 slack (MET) + 4.334993 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11018,10 +11018,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 0.823674 0.587443 2.587443 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.823990 0.000000 2.587443 v gpio_dm0[17] (out) - 2.587443 data arrival time + 11 0.378937 0.823445 0.585024 2.585024 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.823665 0.000000 2.585024 v gpio_analog_sel[16] (out) + 2.585024 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11031,13 +11031,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587443 data arrival time + -2.585024 data arrival time --------------------------------------------------------------------------------------------- - 4.337443 slack (MET) + 4.335024 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11046,10 +11046,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 0.823445 0.587471 2.587471 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.823777 0.000000 2.587471 v gpio_analog_en[16] (out) - 2.587471 data arrival time + 11 0.379270 0.824559 0.585117 2.585117 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.824696 0.000000 2.585117 v gpio_holdover[43] (out) + 2.585117 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11059,13 +11059,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587471 data arrival time + -2.585117 data arrival time --------------------------------------------------------------------------------------------- - 4.337471 slack (MET) + 4.335117 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11074,10 +11074,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 0.826721 0.587492 2.587492 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.826764 0.000000 2.587492 v gpio_analog_pol[39] (out) - 2.587492 data arrival time + 11 0.380306 0.825344 0.585136 2.585136 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.825366 0.000000 2.585136 v gpio_ib_mode_sel[42] (out) + 2.585136 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11087,13 +11087,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587492 data arrival time + -2.585136 data arrival time --------------------------------------------------------------------------------------------- - 4.337492 slack (MET) + 4.335136 slack (MET) -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11102,10 +11102,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379677 0.824936 0.587495 2.587495 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.825088 0.000000 2.587495 v gpio_dm1[38] (out) - 2.587495 data arrival time + 11 0.379060 0.823674 0.585221 2.585221 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.823891 0.000000 2.585221 v gpio_analog_sel[17] (out) + 2.585221 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11115,153 +11115,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587495 data arrival time + -2.585221 data arrival time --------------------------------------------------------------------------------------------- - 4.337495 slack (MET) + 4.335221 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381656 0.829459 0.587514 2.587514 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.829629 0.000000 2.587514 v gpio_out[21] (out) - 2.587514 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.587514 data arrival time ---------------------------------------------------------------------------------------------- - 4.337514 slack (MET) - - -Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.379677 0.824936 0.587545 2.587545 v gpio_loopback_zero[38] (in) - gpio_loopback_zero[38] (net) - 0.825090 0.000000 2.587545 v gpio_slow_sel[38] (out) - 2.587545 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.587545 data arrival time ---------------------------------------------------------------------------------------------- - 4.337544 slack (MET) - - -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[28] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.379898 0.826005 0.587558 2.587558 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.826336 0.000000 2.587558 v gpio_analog_sel[28] (out) - 2.587558 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.587558 data arrival time ---------------------------------------------------------------------------------------------- - 4.337557 slack (MET) - - -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380944 0.826721 0.587564 2.587564 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.826765 0.000000 2.587564 v gpio_dm0[39] (out) - 2.587564 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.587564 data arrival time ---------------------------------------------------------------------------------------------- - 4.337564 slack (MET) - - -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[29] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380732 0.827836 0.587601 2.587601 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.828110 0.000000 2.587601 v gpio_analog_sel[29] (out) - 2.587601 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.587601 data arrival time ---------------------------------------------------------------------------------------------- - 4.337601 slack (MET) - - -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11270,10 +11130,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 0.826721 0.587617 2.587617 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.826766 0.000000 2.587617 v gpio_analog_en[39] (out) - 2.587617 data arrival time + 11 0.379270 0.824559 0.585242 2.585242 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.824700 0.000000 2.585242 v gpio_dm2[43] (out) + 2.585242 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11283,13 +11143,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587617 data arrival time + -2.585242 data arrival time --------------------------------------------------------------------------------------------- - 4.337617 slack (MET) + 4.335243 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11298,10 +11158,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 0.822320 0.587626 2.587626 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.822703 0.000000 2.587626 v gpio_dm1[14] (out) - 2.587626 data arrival time + 11 0.380306 0.825344 0.585316 2.585316 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.825368 0.000000 2.585316 v gpio_vtrip_sel[42] (out) + 2.585316 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11311,13 +11171,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587626 data arrival time + -2.585316 data arrival time --------------------------------------------------------------------------------------------- - 4.337626 slack (MET) + 4.335316 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11326,10 +11186,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 0.822893 0.587633 2.587633 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.823672 0.000000 2.587633 v gpio_dm0[13] (out) - 2.587633 data arrival time + 11 0.379270 0.824559 0.585350 2.585350 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.824703 0.000000 2.585350 v gpio_analog_sel[43] (out) + 2.585350 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11339,13 +11199,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587633 data arrival time + -2.585350 data arrival time --------------------------------------------------------------------------------------------- - 4.337634 slack (MET) + 4.335350 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11354,10 +11214,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381706 0.829509 0.587658 2.587658 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.829675 0.000000 2.587658 v gpio_out[19] (out) - 2.587658 data arrival time + 11 0.379867 0.826157 0.585359 2.585359 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.826298 0.000000 2.585359 v gpio_holdover[0] (out) + 2.585359 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11367,13 +11227,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587658 data arrival time + -2.585359 data arrival time --------------------------------------------------------------------------------------------- - 4.337657 slack (MET) + 4.335359 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11382,10 +11242,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 0.826721 0.587675 2.587675 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.826768 0.000000 2.587675 v gpio_dm1[39] (out) - 2.587675 data arrival time + 11 0.380290 0.826410 0.585489 2.585489 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.826572 0.000000 2.585489 v gpio_out[23] (out) + 2.585489 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11395,13 +11255,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587675 data arrival time + -2.585489 data arrival time --------------------------------------------------------------------------------------------- - 4.337674 slack (MET) + 4.335489 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11410,10 +11270,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 0.828425 0.587695 2.587695 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.828625 0.000000 2.587695 v gpio_holdover[37] (out) - 2.587695 data arrival time + 11 0.379645 0.824841 0.585524 2.585524 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.825022 0.000000 2.585524 v gpio_dm2[18] (out) + 2.585524 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11423,13 +11283,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587695 data arrival time + -2.585524 data arrival time --------------------------------------------------------------------------------------------- - 4.337695 slack (MET) + 4.335524 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11438,10 +11298,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 0.822893 0.587725 2.587725 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.823679 0.000000 2.587725 v gpio_analog_en[13] (out) - 2.587725 data arrival time + 11 0.379677 0.824936 0.585533 2.585533 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.825029 0.000000 2.585533 v gpio_dm2[38] (out) + 2.585533 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11451,13 +11311,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587725 data arrival time + -2.585533 data arrival time --------------------------------------------------------------------------------------------- - 4.337725 slack (MET) + 4.335533 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11466,10 +11326,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 0.823674 0.587721 2.587721 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.824004 0.000000 2.587721 v gpio_analog_en[17] (out) - 2.587721 data arrival time + 11 0.379270 0.824559 0.585743 2.585742 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.824716 0.000000 2.585742 v gpio_analog_pol[43] (out) + 2.585742 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11479,13 +11339,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587721 data arrival time + -2.585742 data arrival time --------------------------------------------------------------------------------------------- - 4.337721 slack (MET) + 4.335742 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11494,10 +11354,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 0.824841 0.587727 2.587727 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.825113 0.000000 2.587727 v gpio_analog_pol[18] (out) - 2.587727 data arrival time + 11 0.380306 0.825344 0.585752 2.585752 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.825374 0.000000 2.585752 v gpio_out[42] (out) + 2.585752 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11507,13 +11367,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587727 data arrival time + -2.585752 data arrival time --------------------------------------------------------------------------------------------- - 4.337727 slack (MET) + 4.335752 slack (MET) -Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11522,10 +11382,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380944 0.826721 0.587724 2.587724 v gpio_loopback_zero[39] (in) - gpio_loopback_zero[39] (net) - 0.826768 0.000000 2.587724 v gpio_slow_sel[39] (out) - 2.587724 data arrival time + 11 0.379270 0.824559 0.585814 2.585814 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.824719 0.000000 2.585814 v gpio_dm0[43] (out) + 2.585814 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11535,13 +11395,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587724 data arrival time + -2.585814 data arrival time --------------------------------------------------------------------------------------------- - 4.337724 slack (MET) + 4.335814 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11550,10 +11410,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 0.828815 0.587756 2.587756 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.828985 0.000000 2.587756 v gpio_holdover[22] (out) - 2.587756 data arrival time + 11 0.379270 0.824559 0.585867 2.585867 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.824721 0.000000 2.585867 v gpio_analog_en[43] (out) + 2.585867 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11563,13 +11423,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587756 data arrival time + -2.585867 data arrival time --------------------------------------------------------------------------------------------- - 4.337756 slack (MET) + 4.335867 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11578,10 +11438,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 0.827827 0.587777 2.587777 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.828085 0.000000 2.587777 v gpio_analog_sel[36] (out) - 2.587777 data arrival time + 11 0.380306 0.825344 0.585876 2.585876 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.825376 0.000000 2.585876 v gpio_holdover[42] (out) + 2.585876 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11591,13 +11451,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587777 data arrival time + -2.585876 data arrival time --------------------------------------------------------------------------------------------- - 4.337777 slack (MET) + 4.335876 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11606,10 +11466,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 0.826659 0.587788 2.587788 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.826997 0.000000 2.587788 v gpio_analog_sel[30] (out) - 2.587788 data arrival time + 11 0.379270 0.824559 0.585931 2.585931 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.824723 0.000000 2.585931 v gpio_dm1[43] (out) + 2.585931 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11619,13 +11479,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587788 data arrival time + -2.585931 data arrival time --------------------------------------------------------------------------------------------- - 4.337788 slack (MET) + 4.335931 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[43] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[43] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11634,10 +11494,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 0.828518 0.587884 2.587884 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.828725 0.000000 2.587884 v gpio_dm2[32] (out) - 2.587884 data arrival time + 11 0.379270 0.824559 0.585980 2.585980 v gpio_loopback_zero[43] (in) + gpio_loopback_zero[43] (net) + 0.824725 0.000000 2.585980 v gpio_slow_sel[43] (out) + 2.585980 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11647,13 +11507,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587884 data arrival time + -2.585980 data arrival time --------------------------------------------------------------------------------------------- - 4.337884 slack (MET) + 4.335980 slack (MET) -Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11662,10 +11522,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378413 0.822320 0.587895 2.587895 v gpio_loopback_zero[14] (in) - gpio_loopback_zero[14] (net) - 0.822718 0.000000 2.587895 v gpio_slow_sel[14] (out) - 2.587895 data arrival time + 11 0.380306 0.825344 0.586002 2.586001 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.825378 0.000000 2.586001 v gpio_dm2[42] (out) + 2.586001 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11675,13 +11535,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587895 data arrival time + -2.586001 data arrival time --------------------------------------------------------------------------------------------- - 4.337894 slack (MET) + 4.336001 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11690,10 +11550,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 0.829899 0.587894 2.587894 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.829981 0.000000 2.587894 v gpio_vtrip_sel[35] (out) - 2.587894 data arrival time + 11 0.380920 0.828096 0.586029 2.586029 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.828276 0.000000 2.586029 v gpio_out[36] (out) + 2.586029 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11703,13 +11563,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587894 data arrival time + -2.586029 data arrival time --------------------------------------------------------------------------------------------- - 4.337893 slack (MET) + 4.336029 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11718,10 +11578,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 0.823445 0.587907 2.587907 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.823799 0.000000 2.587907 v gpio_dm1[16] (out) - 2.587907 data arrival time + 11 0.379867 0.826157 0.586041 2.586041 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.826321 0.000000 2.586041 v gpio_dm2[0] (out) + 2.586041 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11731,13 +11591,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587907 data arrival time + -2.586041 data arrival time --------------------------------------------------------------------------------------------- - 4.337907 slack (MET) + 4.336041 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11746,10 +11606,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 0.832406 0.587939 2.587939 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.833363 0.000000 2.587939 v gpio_out[25] (out) - 2.587939 data arrival time + 11 0.378413 0.822320 0.586053 2.586053 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.822622 0.000000 2.586053 v gpio_analog_pol[14] (out) + 2.586053 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11759,13 +11619,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587939 data arrival time + -2.586053 data arrival time --------------------------------------------------------------------------------------------- - 4.337939 slack (MET) + 4.336053 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11774,10 +11634,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 0.825131 0.587967 2.587967 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.825493 0.000000 2.587967 v gpio_analog_pol[33] (out) - 2.587967 data arrival time + 11 0.379645 0.824841 0.586083 2.586083 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.825043 0.000000 2.586083 v gpio_analog_sel[18] (out) + 2.586083 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11787,13 +11647,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587967 data arrival time + -2.586083 data arrival time --------------------------------------------------------------------------------------------- - 4.337967 slack (MET) + 4.336083 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11802,10 +11662,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 0.828093 0.587972 2.587972 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.828354 0.000000 2.587972 v gpio_analog_sel[27] (out) - 2.587972 data arrival time + 11 0.380306 0.825344 0.586109 2.586109 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.825380 0.000000 2.586109 v gpio_analog_sel[42] (out) + 2.586109 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11815,13 +11675,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587972 data arrival time + -2.586109 data arrival time --------------------------------------------------------------------------------------------- - 4.337972 slack (MET) + 4.336109 slack (MET) -Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11830,10 +11690,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.378937 0.823445 0.587973 2.587973 v gpio_loopback_zero[16] (in) - gpio_loopback_zero[16] (net) - 0.823803 0.000000 2.587973 v gpio_slow_sel[16] (out) - 2.587973 data arrival time + 11 0.380944 0.826721 0.586121 2.586121 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.826743 0.000000 2.586121 v gpio_ib_mode_sel[39] (out) + 2.586121 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11843,13 +11703,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.587973 data arrival time + -2.586121 data arrival time --------------------------------------------------------------------------------------------- - 4.337974 slack (MET) + 4.336121 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11858,10 +11718,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 0.824841 0.588037 2.588037 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.825127 0.000000 2.588037 v gpio_dm0[18] (out) - 2.588037 data arrival time + 11 0.380290 0.826410 0.586125 2.586125 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.826596 0.000000 2.586125 v gpio_holdover[23] (out) + 2.586125 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11871,13 +11731,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588037 data arrival time + -2.586125 data arrival time --------------------------------------------------------------------------------------------- - 4.338037 slack (MET) + 4.336125 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11886,10 +11746,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 0.828555 0.588048 2.588048 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.828756 0.000000 2.588048 v gpio_dm2[20] (out) - 2.588048 data arrival time + 11 0.379677 0.824936 0.586246 2.586246 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.825049 0.000000 2.586246 v gpio_analog_sel[38] (out) + 2.586246 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11899,13 +11759,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588048 data arrival time + -2.586246 data arrival time --------------------------------------------------------------------------------------------- - 4.338048 slack (MET) + 4.336246 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11914,10 +11774,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 0.829459 0.588047 2.588047 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.829638 0.000000 2.588047 v gpio_holdover[15] (out) - 2.588047 data arrival time + 11 0.380944 0.826721 0.586301 2.586301 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.826745 0.000000 2.586301 v gpio_vtrip_sel[39] (out) + 2.586301 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11927,13 +11787,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588047 data arrival time + -2.586301 data arrival time --------------------------------------------------------------------------------------------- - 4.338047 slack (MET) + 4.336301 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11942,10 +11802,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381656 0.829459 0.588106 2.588106 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.829651 0.000000 2.588106 v gpio_holdover[21] (out) - 2.588106 data arrival time + 11 0.380306 0.825344 0.586503 2.586503 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.825387 0.000000 2.586503 v gpio_analog_pol[42] (out) + 2.586503 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11955,13 +11815,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588106 data arrival time + -2.586503 data arrival time --------------------------------------------------------------------------------------------- - 4.338106 slack (MET) + 4.336504 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11970,10 +11830,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 0.828276 0.588201 2.588201 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.828510 0.000000 2.588201 v gpio_holdover[26] (out) - 2.588201 data arrival time + 11 0.380306 0.825344 0.586575 2.586575 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.825388 0.000000 2.586575 v gpio_dm0[42] (out) + 2.586575 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -11983,13 +11843,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588201 data arrival time + -2.586575 data arrival time --------------------------------------------------------------------------------------------- - 4.338201 slack (MET) + 4.336575 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -11998,10 +11858,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 0.826157 0.588214 2.588214 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.826407 0.000000 2.588214 v gpio_inp_dis[0] (out) - 2.588214 data arrival time + 11 0.380306 0.825344 0.586653 2.586653 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.825390 0.000000 2.586653 v gpio_analog_en[42] (out) + 2.586653 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12011,13 +11871,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588214 data arrival time + -2.586653 data arrival time --------------------------------------------------------------------------------------------- - 4.338214 slack (MET) + 4.336653 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12026,10 +11886,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 0.823674 0.588263 2.588263 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.824032 0.000000 2.588263 v gpio_dm1[17] (out) - 2.588263 data arrival time + 11 0.380306 0.825344 0.586692 2.586692 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.825390 0.000000 2.586692 v gpio_dm1[42] (out) + 2.586692 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12039,13 +11899,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588263 data arrival time + -2.586692 data arrival time --------------------------------------------------------------------------------------------- - 4.338263 slack (MET) + 4.336692 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12054,10 +11914,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 0.826157 0.588276 2.588276 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.826410 0.000000 2.588276 v gpio_analog_pol[0] (out) - 2.588276 data arrival time + 11 0.380920 0.828096 0.586698 2.586699 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.828301 0.000000 2.586699 v gpio_holdover[36] (out) + 2.586699 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12067,13 +11927,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588276 data arrival time + -2.586699 data arrival time --------------------------------------------------------------------------------------------- - 4.338276 slack (MET) + 4.336698 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12082,10 +11942,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381706 0.829509 0.588295 2.588295 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.829699 0.000000 2.588295 v gpio_holdover[19] (out) - 2.588295 data arrival time + 11 0.380944 0.826721 0.586738 2.586738 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.826752 0.000000 2.586738 v gpio_out[39] (out) + 2.586738 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12095,13 +11955,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588295 data arrival time + -2.586738 data arrival time --------------------------------------------------------------------------------------------- - 4.338295 slack (MET) + 4.336738 slack (MET) -Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[42] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[42] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12110,10 +11970,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379060 0.823674 0.588309 2.588309 v gpio_loopback_zero[17] (in) - gpio_loopback_zero[17] (net) - 0.824034 0.000000 2.588309 v gpio_slow_sel[17] (out) - 2.588309 data arrival time + 11 0.380306 0.825344 0.586742 2.586742 v gpio_loopback_zero[42] (in) + gpio_loopback_zero[42] (net) + 0.825391 0.000000 2.586742 v gpio_slow_sel[42] (out) + 2.586742 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12123,13 +11983,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588309 data arrival time + -2.586742 data arrival time --------------------------------------------------------------------------------------------- - 4.338309 slack (MET) + 4.336742 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12138,10 +11998,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 0.824841 0.588315 2.588315 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.825141 0.000000 2.588315 v gpio_analog_en[18] (out) - 2.588315 data arrival time + 11 0.381283 0.828555 0.586761 2.586761 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.828709 0.000000 2.586761 v gpio_out[20] (out) + 2.586761 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12151,13 +12011,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588315 data arrival time + -2.586761 data arrival time --------------------------------------------------------------------------------------------- - 4.338315 slack (MET) + 4.336761 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12166,10 +12026,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 0.829899 0.588332 2.588332 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.829992 0.000000 2.588332 v gpio_out[35] (out) - 2.588332 data arrival time + 11 0.380290 0.826410 0.586775 2.586775 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.826621 0.000000 2.586775 v gpio_dm2[23] (out) + 2.586775 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12179,13 +12039,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588332 data arrival time + -2.586775 data arrival time --------------------------------------------------------------------------------------------- - 4.338332 slack (MET) + 4.336775 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12194,10 +12054,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 0.826157 0.588379 2.588379 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.826414 0.000000 2.588379 v gpio_analog_en[0] (out) - 2.588379 data arrival time + 11 0.378937 0.823445 0.586824 2.586824 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.823745 0.000000 2.586824 v gpio_analog_pol[16] (out) + 2.586824 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12207,13 +12067,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588379 data arrival time + -2.586824 data arrival time --------------------------------------------------------------------------------------------- - 4.338379 slack (MET) + 4.336824 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12222,10 +12082,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 0.822893 0.588403 2.588403 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.823733 0.000000 2.588403 v gpio_dm1[13] (out) - 2.588403 data arrival time + 11 0.380944 0.826721 0.586863 2.586863 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.826754 0.000000 2.586863 v gpio_holdover[39] (out) + 2.586863 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12235,13 +12095,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588403 data arrival time + -2.586863 data arrival time --------------------------------------------------------------------------------------------- - 4.338403 slack (MET) + 4.336863 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12250,10 +12110,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 0.828815 0.588408 2.588408 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.829009 0.000000 2.588408 v gpio_dm2[22] (out) - 2.588408 data arrival time + 11 0.377842 0.822893 0.586919 2.586919 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.823617 0.000000 2.586919 v gpio_analog_pol[13] (out) + 2.586919 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12263,13 +12123,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588408 data arrival time + -2.586919 data arrival time --------------------------------------------------------------------------------------------- - 4.338408 slack (MET) + 4.336919 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12278,10 +12138,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 0.826157 0.588442 2.588442 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.826417 0.000000 2.588442 v gpio_dm1[0] (out) - 2.588442 data arrival time + 11 0.378413 0.822320 0.586984 2.586984 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.822669 0.000000 2.586984 v gpio_dm0[14] (out) + 2.586984 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12291,13 +12151,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588442 data arrival time + -2.586984 data arrival time --------------------------------------------------------------------------------------------- - 4.338443 slack (MET) + 4.336984 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12306,10 +12166,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 0.829899 0.588456 2.588456 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.829996 0.000000 2.588456 v gpio_holdover[35] (out) - 2.588456 data arrival time + 11 0.380944 0.826721 0.586989 2.586989 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.826756 0.000000 2.586989 v gpio_dm2[39] (out) + 2.586989 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12319,13 +12179,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588456 data arrival time + -2.586989 data arrival time --------------------------------------------------------------------------------------------- - 4.338456 slack (MET) + 4.336988 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12334,10 +12194,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 0.828518 0.588467 2.588467 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.828749 0.000000 2.588467 v gpio_analog_sel[32] (out) - 2.588467 data arrival time + 11 0.381189 0.828425 0.587024 2.587024 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.828600 0.000000 2.587024 v gpio_out[37] (out) + 2.587024 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12347,13 +12207,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588467 data arrival time + -2.587024 data arrival time --------------------------------------------------------------------------------------------- - 4.338467 slack (MET) + 4.337024 slack (MET) -Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12362,10 +12222,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379867 0.826157 0.588492 2.588492 v gpio_loopback_zero[0] (in) - gpio_loopback_zero[0] (net) - 0.826419 0.000000 2.588492 v gpio_slow_sel[0] (out) - 2.588492 data arrival time + 11 0.379060 0.823674 0.587073 2.587073 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.823972 0.000000 2.587073 v gpio_analog_pol[17] (out) + 2.587073 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12375,13 +12235,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588492 data arrival time + -2.587073 data arrival time --------------------------------------------------------------------------------------------- - 4.338492 slack (MET) + 4.337073 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12390,10 +12250,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 0.829899 0.588582 2.588582 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.829999 0.000000 2.588582 v gpio_dm2[35] (out) - 2.588582 data arrival time + 11 0.380944 0.826721 0.587097 2.587097 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.826757 0.000000 2.587097 v gpio_analog_sel[39] (out) + 2.587097 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12403,13 +12263,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588582 data arrival time + -2.587097 data arrival time --------------------------------------------------------------------------------------------- - 4.338582 slack (MET) + 4.337097 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12418,10 +12278,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 0.828555 0.588607 2.588607 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.828778 0.000000 2.588607 v gpio_analog_sel[20] (out) - 2.588607 data arrival time + 11 0.381448 0.828815 0.587119 2.587119 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.828963 0.000000 2.587119 v gpio_out[22] (out) + 2.587119 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12431,13 +12291,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588607 data arrival time + -2.587119 data arrival time --------------------------------------------------------------------------------------------- - 4.338607 slack (MET) + 4.337118 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_holdover[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12446,10 +12306,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 0.832406 0.588606 2.588606 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.833422 0.000000 2.588606 v gpio_holdover[25] (out) - 2.588606 data arrival time + 11 0.379867 0.826157 0.587184 2.587184 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.826364 0.000000 2.587184 v gpio_analog_sel[0] (out) + 2.587184 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12459,13 +12319,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588606 data arrival time + -2.587184 data arrival time --------------------------------------------------------------------------------------------- - 4.338605 slack (MET) + 4.337184 slack (MET) -Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12474,10 +12334,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.377842 0.822893 0.588671 2.588671 v gpio_loopback_zero[13] (in) - gpio_loopback_zero[13] (net) - 0.823755 0.000000 2.588671 v gpio_slow_sel[13] (out) - 2.588671 data arrival time + 11 0.378937 0.823445 0.587193 2.587193 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.823763 0.000000 2.587193 v gpio_dm0[16] (out) + 2.587193 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12487,13 +12347,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588671 data arrival time + -2.587193 data arrival time --------------------------------------------------------------------------------------------- - 4.338671 slack (MET) + 4.337193 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12502,10 +12362,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 0.829899 0.588690 2.588690 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.830002 0.000000 2.588690 v gpio_analog_sel[35] (out) - 2.588690 data arrival time + 11 0.378413 0.822320 0.587274 2.587274 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.822684 0.000000 2.587274 v gpio_analog_en[14] (out) + 2.587274 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12515,13 +12375,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588690 data arrival time + -2.587274 data arrival time --------------------------------------------------------------------------------------------- - 4.338689 slack (MET) + 4.337274 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12530,10 +12390,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 0.829459 0.588698 2.588698 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.829662 0.000000 2.588698 v gpio_dm2[15] (out) - 2.588698 data arrival time + 11 0.379677 0.824936 0.587307 2.587307 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.825082 0.000000 2.587307 v gpio_analog_pol[38] (out) + 2.587307 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12543,13 +12403,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588698 data arrival time + -2.587307 data arrival time --------------------------------------------------------------------------------------------- - 4.338697 slack (MET) + 4.337307 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12558,10 +12418,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 0.824841 0.588752 2.588752 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.825162 0.000000 2.588752 v gpio_dm1[18] (out) - 2.588752 data arrival time + 11 0.380290 0.826410 0.587304 2.587304 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.826642 0.000000 2.587304 v gpio_analog_sel[23] (out) + 2.587304 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12571,13 +12431,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588752 data arrival time + -2.587304 data arrival time --------------------------------------------------------------------------------------------- - 4.338752 slack (MET) + 4.337304 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12586,10 +12446,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381656 0.829459 0.588757 2.588757 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.829676 0.000000 2.588757 v gpio_dm2[21] (out) - 2.588757 data arrival time + 11 0.379677 0.824936 0.587378 2.587379 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.825084 0.000000 2.587379 v gpio_dm0[38] (out) + 2.587379 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12599,13 +12459,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588757 data arrival time + -2.587379 data arrival time --------------------------------------------------------------------------------------------- - 4.338757 slack (MET) + 4.337379 slack (MET) -Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12614,10 +12474,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379645 0.824841 0.588831 2.588831 v gpio_loopback_zero[18] (in) - gpio_loopback_zero[18] (net) - 0.825166 0.000000 2.588831 v gpio_slow_sel[18] (out) - 2.588831 data arrival time + 11 0.380920 0.828096 0.587378 2.587378 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.828329 0.000000 2.587378 v gpio_dm2[36] (out) + 2.587378 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12627,13 +12487,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588831 data arrival time + -2.587378 data arrival time --------------------------------------------------------------------------------------------- - 4.338831 slack (MET) + 4.337378 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12642,10 +12502,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 0.826410 0.588837 2.588837 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.826711 0.000000 2.588837 v gpio_analog_pol[23] (out) - 2.588837 data arrival time + 11 0.381283 0.828555 0.587397 2.587398 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.828731 0.000000 2.587398 v gpio_holdover[20] (out) + 2.587398 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12655,13 +12515,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588837 data arrival time + -2.587398 data arrival time --------------------------------------------------------------------------------------------- - 4.338837 slack (MET) + 4.337397 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12670,10 +12530,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 0.825131 0.588899 2.588899 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.825544 0.000000 2.588899 v gpio_dm0[33] (out) - 2.588899 data arrival time + 11 0.381694 0.829459 0.587410 2.587410 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.829615 0.000000 2.587410 v gpio_out[15] (out) + 2.587410 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12683,13 +12543,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588899 data arrival time + -2.587410 data arrival time --------------------------------------------------------------------------------------------- - 4.338899 slack (MET) + 4.337410 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12698,10 +12558,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381706 0.829509 0.588946 2.588946 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.829724 0.000000 2.588946 v gpio_dm2[19] (out) - 2.588946 data arrival time + 11 0.379677 0.824936 0.587432 2.587432 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.825086 0.000000 2.587432 v gpio_analog_en[38] (out) + 2.587432 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12711,13 +12571,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588946 data arrival time + -2.587432 data arrival time --------------------------------------------------------------------------------------------- - 4.338946 slack (MET) + 4.337432 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12726,10 +12586,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 0.828815 0.588967 2.588967 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.829031 0.000000 2.588967 v gpio_analog_sel[22] (out) - 2.588967 data arrival time + 11 0.379060 0.823674 0.587443 2.587443 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.823990 0.000000 2.587443 v gpio_dm0[17] (out) + 2.587443 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12739,13 +12599,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.588967 data arrival time + -2.587443 data arrival time --------------------------------------------------------------------------------------------- - 4.338967 slack (MET) + 4.337443 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12754,10 +12614,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 0.828425 0.589038 2.589038 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.828681 0.000000 2.589038 v gpio_dm2[37] (out) - 2.589038 data arrival time + 11 0.378937 0.823445 0.587471 2.587471 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.823777 0.000000 2.587471 v gpio_analog_en[16] (out) + 2.587471 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12767,13 +12627,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589038 data arrival time + -2.587471 data arrival time --------------------------------------------------------------------------------------------- - 4.339038 slack (MET) + 4.337471 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12782,10 +12642,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 0.826665 0.589075 2.589075 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.827028 0.000000 2.589075 v gpio_analog_pol[31] (out) - 2.589075 data arrival time + 11 0.380944 0.826721 0.587492 2.587492 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.826764 0.000000 2.587492 v gpio_analog_pol[39] (out) + 2.587492 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12795,13 +12655,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589075 data arrival time + -2.587492 data arrival time --------------------------------------------------------------------------------------------- - 4.339075 slack (MET) + 4.337492 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12810,10 +12670,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 0.825131 0.589188 2.589188 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.825561 0.000000 2.589188 v gpio_analog_en[33] (out) - 2.589188 data arrival time + 11 0.379677 0.824936 0.587495 2.587495 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.825088 0.000000 2.587495 v gpio_dm1[38] (out) + 2.587495 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12823,13 +12683,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589188 data arrival time + -2.587495 data arrival time --------------------------------------------------------------------------------------------- - 4.339188 slack (MET) + 4.337495 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12838,10 +12698,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 0.826410 0.589206 2.589206 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.826730 0.000000 2.589206 v gpio_dm0[23] (out) - 2.589206 data arrival time + 11 0.381656 0.829459 0.587514 2.587514 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.829629 0.000000 2.587514 v gpio_out[21] (out) + 2.587514 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12851,13 +12711,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589206 data arrival time + -2.587514 data arrival time --------------------------------------------------------------------------------------------- - 4.339206 slack (MET) + 4.337514 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[38] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[38] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12866,10 +12726,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 0.829459 0.589257 2.589257 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.829685 0.000000 2.589257 v gpio_analog_sel[15] (out) - 2.589257 data arrival time + 11 0.379677 0.824936 0.587545 2.587545 v gpio_loopback_zero[38] (in) + gpio_loopback_zero[38] (net) + 0.825090 0.000000 2.587545 v gpio_slow_sel[38] (out) + 2.587545 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12879,13 +12739,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589257 data arrival time + -2.587545 data arrival time --------------------------------------------------------------------------------------------- - 4.339257 slack (MET) + 4.337544 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12894,10 +12754,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 0.828276 0.589266 2.589266 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.828558 0.000000 2.589266 v gpio_dm2[26] (out) - 2.589266 data arrival time + 11 0.380944 0.826721 0.587564 2.587564 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.826765 0.000000 2.587564 v gpio_dm0[39] (out) + 2.587564 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12907,13 +12767,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589266 data arrival time + -2.587564 data arrival time --------------------------------------------------------------------------------------------- - 4.339266 slack (MET) + 4.337564 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm2[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12922,10 +12782,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 0.832406 0.589282 2.589282 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.833483 0.000000 2.589282 v gpio_dm2[25] (out) - 2.589282 data arrival time + 11 0.380944 0.826721 0.587617 2.587617 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.826766 0.000000 2.587617 v gpio_analog_en[39] (out) + 2.587617 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12935,13 +12795,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589282 data arrival time + -2.587617 data arrival time --------------------------------------------------------------------------------------------- - 4.339282 slack (MET) + 4.337617 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12950,10 +12810,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 0.825431 0.589297 2.589297 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.825954 0.000000 2.589297 v gpio_analog_pol[24] (out) - 2.589297 data arrival time + 11 0.378413 0.822320 0.587626 2.587626 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.822703 0.000000 2.587626 v gpio_dm1[14] (out) + 2.587626 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12963,13 +12823,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589297 data arrival time + -2.587626 data arrival time --------------------------------------------------------------------------------------------- - 4.339297 slack (MET) + 4.337626 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -12978,10 +12838,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381656 0.829459 0.589315 2.589315 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.829700 0.000000 2.589315 v gpio_analog_sel[21] (out) - 2.589315 data arrival time + 11 0.377842 0.822893 0.587633 2.587633 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.823672 0.000000 2.587633 v gpio_dm0[13] (out) + 2.587633 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -12991,13 +12851,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589315 data arrival time + -2.587633 data arrival time --------------------------------------------------------------------------------------------- - 4.339315 slack (MET) + 4.337634 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13006,10 +12866,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 0.826793 0.589373 2.589373 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.827160 0.000000 2.589373 v gpio_analog_pol[34] (out) - 2.589373 data arrival time + 11 0.381706 0.829509 0.587658 2.587658 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.829675 0.000000 2.587658 v gpio_out[19] (out) + 2.587658 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13019,13 +12879,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589373 data arrival time + -2.587658 data arrival time --------------------------------------------------------------------------------------------- - 4.339374 slack (MET) + 4.337657 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13034,10 +12894,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 0.828276 0.589374 2.589374 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.828562 0.000000 2.589374 v gpio_analog_sel[26] (out) - 2.589374 data arrival time + 11 0.380944 0.826721 0.587675 2.587675 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.826768 0.000000 2.587675 v gpio_dm1[39] (out) + 2.587675 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13047,13 +12907,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589374 data arrival time + -2.587675 data arrival time --------------------------------------------------------------------------------------------- - 4.339374 slack (MET) + 4.337674 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13062,10 +12922,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381706 0.829509 0.589453 2.589453 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.829745 0.000000 2.589453 v gpio_analog_sel[19] (out) - 2.589453 data arrival time + 11 0.381189 0.828425 0.587695 2.587695 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.828625 0.000000 2.587695 v gpio_holdover[37] (out) + 2.587695 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13075,13 +12935,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589453 data arrival time + -2.587695 data arrival time --------------------------------------------------------------------------------------------- - 4.339452 slack (MET) + 4.337695 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_ib_mode_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13090,10 +12950,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 0.826410 0.589484 2.589484 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.826743 0.000000 2.589484 v gpio_analog_en[23] (out) - 2.589484 data arrival time + 11 0.382689 0.831693 0.587694 2.587694 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.831743 0.000000 2.587694 v gpio_ib_mode_sel[35] (out) + 2.587694 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13103,13 +12963,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589484 data arrival time + -2.587694 data arrival time --------------------------------------------------------------------------------------------- - 4.339484 slack (MET) + 4.337694 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13118,10 +12978,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 0.825131 0.589540 2.589540 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.825581 0.000000 2.589540 v gpio_dm1[33] (out) - 2.589540 data arrival time + 11 0.377842 0.822893 0.587725 2.587725 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.823679 0.000000 2.587725 v gpio_analog_en[13] (out) + 2.587725 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13131,13 +12991,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589540 data arrival time + -2.587725 data arrival time --------------------------------------------------------------------------------------------- - 4.339540 slack (MET) + 4.337725 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13146,10 +13006,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 0.829899 0.589563 2.589563 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.830028 0.000000 2.589563 v gpio_analog_pol[35] (out) - 2.589563 data arrival time + 11 0.379060 0.823674 0.587721 2.587721 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.824004 0.000000 2.587721 v gpio_analog_en[17] (out) + 2.587721 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13159,13 +13019,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589563 data arrival time + -2.587721 data arrival time --------------------------------------------------------------------------------------------- - 4.339562 slack (MET) + 4.337721 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13174,10 +13034,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 0.825431 0.589682 2.589682 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.825979 0.000000 2.589682 v gpio_dm0[24] (out) - 2.589682 data arrival time + 11 0.379645 0.824841 0.587727 2.587727 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.825113 0.000000 2.587727 v gpio_analog_pol[18] (out) + 2.587727 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13187,13 +13047,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589682 data arrival time + -2.587727 data arrival time --------------------------------------------------------------------------------------------- - 4.339682 slack (MET) + 4.337727 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[39] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[39] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13202,10 +13062,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 0.829899 0.589679 2.589679 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.830032 0.000000 2.589679 v gpio_dm0[35] (out) - 2.589679 data arrival time + 11 0.380944 0.826721 0.587724 2.587724 v gpio_loopback_zero[39] (in) + gpio_loopback_zero[39] (net) + 0.826768 0.000000 2.587724 v gpio_slow_sel[39] (out) + 2.587724 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13215,13 +13075,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589679 data arrival time + -2.587724 data arrival time --------------------------------------------------------------------------------------------- - 4.339679 slack (MET) + 4.337724 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13230,10 +13090,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 0.826793 0.589741 2.589741 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.827179 0.000000 2.589741 v gpio_dm0[34] (out) - 2.589741 data arrival time + 11 0.381448 0.828815 0.587756 2.587756 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.828985 0.000000 2.587756 v gpio_holdover[22] (out) + 2.587756 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13243,13 +13103,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589741 data arrival time + -2.587756 data arrival time --------------------------------------------------------------------------------------------- - 4.339740 slack (MET) + 4.337756 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[14] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[14] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13258,10 +13118,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 0.828276 0.589767 2.589767 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.828581 0.000000 2.589767 v gpio_analog_pol[26] (out) - 2.589767 data arrival time + 11 0.378413 0.822320 0.587895 2.587895 v gpio_loopback_zero[14] (in) + gpio_loopback_zero[14] (net) + 0.822718 0.000000 2.587895 v gpio_slow_sel[14] (out) + 2.587895 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13271,13 +13131,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589767 data arrival time + -2.587895 data arrival time --------------------------------------------------------------------------------------------- - 4.339767 slack (MET) + 4.337894 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13286,10 +13146,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 0.826005 0.589764 2.589764 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.826457 0.000000 2.589764 v gpio_analog_pol[28] (out) - 2.589764 data arrival time + 11 0.378937 0.823445 0.587907 2.587907 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.823799 0.000000 2.587907 v gpio_dm1[16] (out) + 2.587907 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13299,13 +13159,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589764 data arrival time + -2.587907 data arrival time --------------------------------------------------------------------------------------------- - 4.339764 slack (MET) + 4.337907 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13314,10 +13174,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 0.826665 0.589794 2.589794 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.827066 0.000000 2.589794 v gpio_dm0[31] (out) - 2.589794 data arrival time + 11 0.380920 0.828096 0.587961 2.587961 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.828354 0.000000 2.587961 v gpio_analog_sel[36] (out) + 2.587961 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13327,13 +13187,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589794 data arrival time + -2.587961 data arrival time --------------------------------------------------------------------------------------------- - 4.339794 slack (MET) + 4.337961 slack (MET) -Startpoint: gpio_loopback_zero[33] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[33] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[16] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[16] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13342,10 +13202,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379547 0.825131 0.589809 2.589809 v gpio_loopback_zero[33] (in) - gpio_loopback_zero[33] (net) - 0.825597 0.000000 2.589809 v gpio_slow_sel[33] (out) - 2.589809 data arrival time + 11 0.378937 0.823445 0.587973 2.587973 v gpio_loopback_zero[16] (in) + gpio_loopback_zero[16] (net) + 0.823803 0.000000 2.587973 v gpio_slow_sel[16] (out) + 2.587973 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13355,13 +13215,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589809 data arrival time + -2.587973 data arrival time --------------------------------------------------------------------------------------------- - 4.339808 slack (MET) + 4.337974 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13370,10 +13230,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 0.828276 0.589838 2.589838 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.828585 0.000000 2.589838 v gpio_dm0[26] (out) - 2.589838 data arrival time + 11 0.379645 0.824841 0.588037 2.588037 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.825127 0.000000 2.588037 v gpio_dm0[18] (out) + 2.588037 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13383,13 +13243,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589838 data arrival time + -2.588037 data arrival time --------------------------------------------------------------------------------------------- - 4.339838 slack (MET) + 4.338037 slack (MET) -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[25] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13398,10 +13258,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381077 0.832406 0.589863 2.589863 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.833537 0.000000 2.589863 v gpio_analog_sel[25] (out) - 2.589863 data arrival time + 11 0.381283 0.828555 0.588048 2.588048 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.828756 0.000000 2.588048 v gpio_dm2[20] (out) + 2.588048 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13411,13 +13271,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589863 data arrival time + -2.588048 data arrival time --------------------------------------------------------------------------------------------- - 4.339863 slack (MET) + 4.338048 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13426,10 +13286,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 0.828276 0.589891 2.589891 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.828587 0.000000 2.589891 v gpio_analog_en[26] (out) - 2.589891 data arrival time + 11 0.381694 0.829459 0.588047 2.588047 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.829638 0.000000 2.588047 v gpio_holdover[15] (out) + 2.588047 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13439,13 +13299,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589891 data arrival time + -2.588047 data arrival time --------------------------------------------------------------------------------------------- - 4.339891 slack (MET) + 4.338047 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13454,10 +13314,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 0.827836 0.589904 2.589904 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.828226 0.000000 2.589904 v gpio_analog_pol[29] (out) - 2.589904 data arrival time + 11 0.381656 0.829459 0.588106 2.588106 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.829651 0.000000 2.588106 v gpio_holdover[21] (out) + 2.588106 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13467,13 +13327,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589904 data arrival time + -2.588106 data arrival time --------------------------------------------------------------------------------------------- - 4.339904 slack (MET) + 4.338106 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_inp_dis[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13482,10 +13342,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 0.828425 0.589922 2.589922 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.828722 0.000000 2.589922 v gpio_analog_sel[37] (out) - 2.589922 data arrival time + 11 0.379867 0.826157 0.588214 2.588214 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.826407 0.000000 2.588214 v gpio_inp_dis[0] (out) + 2.588214 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13495,13 +13355,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589922 data arrival time + -2.588214 data arrival time --------------------------------------------------------------------------------------------- - 4.339922 slack (MET) + 4.338214 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13510,10 +13370,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 0.828276 0.589955 2.589955 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.828590 0.000000 2.589955 v gpio_dm1[26] (out) - 2.589955 data arrival time + 11 0.379060 0.823674 0.588263 2.588263 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.824032 0.000000 2.588263 v gpio_dm1[17] (out) + 2.588263 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13523,13 +13383,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589955 data arrival time + -2.588263 data arrival time --------------------------------------------------------------------------------------------- - 4.339955 slack (MET) + 4.338263 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13538,10 +13398,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 0.825431 0.589971 2.589971 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.825998 0.000000 2.589971 v gpio_analog_en[24] (out) - 2.589971 data arrival time + 11 0.379867 0.826157 0.588276 2.588276 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.826410 0.000000 2.588276 v gpio_analog_pol[0] (out) + 2.588276 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13551,13 +13411,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589971 data arrival time + -2.588276 data arrival time --------------------------------------------------------------------------------------------- - 4.339971 slack (MET) + 4.338276 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13566,10 +13426,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 0.827827 0.589989 2.589989 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.828192 0.000000 2.589989 v gpio_analog_pol[36] (out) - 2.589989 data arrival time + 11 0.381706 0.829509 0.588295 2.588295 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.829699 0.000000 2.588295 v gpio_holdover[19] (out) + 2.588295 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13579,13 +13439,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589989 data arrival time + -2.588295 data arrival time --------------------------------------------------------------------------------------------- - 4.339989 slack (MET) + 4.338295 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[17] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[17] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13594,10 +13454,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 0.826659 0.589995 2.589995 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.827119 0.000000 2.589995 v gpio_analog_pol[30] (out) - 2.589995 data arrival time + 11 0.379060 0.823674 0.588309 2.588309 v gpio_loopback_zero[17] (in) + gpio_loopback_zero[17] (net) + 0.824034 0.000000 2.588309 v gpio_slow_sel[17] (out) + 2.588309 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13607,13 +13467,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.589995 data arrival time + -2.588309 data arrival time --------------------------------------------------------------------------------------------- - 4.339995 slack (MET) + 4.338309 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13622,10 +13482,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380290 0.826410 0.590005 2.590005 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.826770 0.000000 2.590005 v gpio_dm1[23] (out) - 2.590005 data arrival time + 11 0.379645 0.824841 0.588315 2.588315 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.825141 0.000000 2.588315 v gpio_analog_en[18] (out) + 2.588315 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13635,13 +13495,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590005 data arrival time + -2.588315 data arrival time --------------------------------------------------------------------------------------------- - 4.340005 slack (MET) + 4.338315 slack (MET) -Startpoint: gpio_loopback_zero[26] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[26] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13650,10 +13510,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381086 0.828276 0.590005 2.590004 v gpio_loopback_zero[26] (in) - gpio_loopback_zero[26] (net) - 0.828593 0.000000 2.590004 v gpio_slow_sel[26] (out) - 2.590004 data arrival time + 11 0.379867 0.826157 0.588379 2.588379 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.826414 0.000000 2.588379 v gpio_analog_en[0] (out) + 2.588379 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13663,13 +13523,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590004 data arrival time + -2.588379 data arrival time --------------------------------------------------------------------------------------------- - 4.340004 slack (MET) + 4.338379 slack (MET) -Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13677,11 +13537,11 @@ Fanout Cap Slew Delay Time Description --------------------------------------------------------------------------------------------- 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380290 0.826410 0.590053 2.590053 v gpio_loopback_zero[23] (in) - gpio_loopback_zero[23] (net) - 0.826773 0.000000 2.590053 v gpio_slow_sel[23] (out) - 2.590053 data arrival time + 2.000000 2.000000 v input external delay + 11 0.377842 0.822893 0.588403 2.588403 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.823733 0.000000 2.588403 v gpio_dm1[13] (out) + 2.588403 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13691,13 +13551,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590053 data arrival time + -2.588403 data arrival time --------------------------------------------------------------------------------------------- - 4.340053 slack (MET) + 4.338403 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13706,10 +13566,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 0.826005 0.590149 2.590149 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.826480 0.000000 2.590149 v gpio_dm0[28] (out) - 2.590149 data arrival time + 11 0.381448 0.828815 0.588408 2.588408 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.829009 0.000000 2.588408 v gpio_dm2[22] (out) + 2.588408 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13719,13 +13579,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590149 data arrival time + -2.588408 data arrival time --------------------------------------------------------------------------------------------- - 4.340149 slack (MET) + 4.338408 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13734,10 +13594,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 0.828093 0.590184 2.590184 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.828463 0.000000 2.590184 v gpio_analog_pol[27] (out) - 2.590184 data arrival time + 11 0.379867 0.826157 0.588442 2.588442 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.826417 0.000000 2.588442 v gpio_dm1[0] (out) + 2.588442 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13747,13 +13607,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590184 data arrival time + -2.588442 data arrival time --------------------------------------------------------------------------------------------- - 4.340184 slack (MET) + 4.338443 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[0] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[0] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13762,10 +13622,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 0.829899 0.590198 2.590198 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.830048 0.000000 2.590198 v gpio_analog_en[35] (out) - 2.590198 data arrival time + 11 0.379867 0.826157 0.588492 2.588492 v gpio_loopback_zero[0] (in) + gpio_loopback_zero[0] (net) + 0.826419 0.000000 2.588492 v gpio_slow_sel[0] (out) + 2.588492 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13775,13 +13635,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590198 data arrival time + -2.588492 data arrival time --------------------------------------------------------------------------------------------- - 4.340199 slack (MET) + 4.338492 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13790,10 +13650,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 0.829899 0.590254 2.590254 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.830050 0.000000 2.590254 v gpio_dm1[35] (out) - 2.590254 data arrival time + 11 0.381283 0.828555 0.588607 2.588607 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.828778 0.000000 2.588607 v gpio_analog_sel[20] (out) + 2.588607 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13803,13 +13663,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590254 data arrival time + -2.588607 data arrival time --------------------------------------------------------------------------------------------- - 4.340254 slack (MET) + 4.338607 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[13] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[13] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13818,10 +13678,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 0.826793 0.590277 2.590277 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.827209 0.000000 2.590277 v gpio_analog_en[34] (out) - 2.590277 data arrival time + 11 0.377842 0.822893 0.588671 2.588671 v gpio_loopback_zero[13] (in) + gpio_loopback_zero[13] (net) + 0.823755 0.000000 2.588671 v gpio_slow_sel[13] (out) + 2.588671 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13831,13 +13691,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590277 data arrival time + -2.588671 data arrival time --------------------------------------------------------------------------------------------- - 4.340278 slack (MET) + 4.338671 slack (MET) -Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13846,10 +13706,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381860 0.829899 0.590302 2.590302 v gpio_loopback_zero[35] (in) - gpio_loopback_zero[35] (net) - 0.830052 0.000000 2.590302 v gpio_slow_sel[35] (out) - 2.590302 data arrival time + 11 0.381694 0.829459 0.588698 2.588698 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.829662 0.000000 2.588698 v gpio_dm2[15] (out) + 2.588698 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13859,13 +13719,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590302 data arrival time + -2.588698 data arrival time --------------------------------------------------------------------------------------------- - 4.340302 slack (MET) + 4.338697 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13874,10 +13734,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 0.826665 0.590313 2.590313 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.827096 0.000000 2.590313 v gpio_analog_en[31] (out) - 2.590313 data arrival time + 11 0.379645 0.824841 0.588752 2.588752 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.825162 0.000000 2.588752 v gpio_dm1[18] (out) + 2.588752 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13887,13 +13747,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590313 data arrival time + -2.588752 data arrival time --------------------------------------------------------------------------------------------- - 4.340313 slack (MET) + 4.338752 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13902,10 +13762,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 0.828425 0.590313 2.590313 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.828741 0.000000 2.590313 v gpio_analog_pol[37] (out) - 2.590313 data arrival time + 11 0.381656 0.829459 0.588757 2.588757 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.829676 0.000000 2.588757 v gpio_dm2[21] (out) + 2.588757 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13915,13 +13775,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590313 data arrival time + -2.588757 data arrival time --------------------------------------------------------------------------------------------- - 4.340313 slack (MET) + 4.338757 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[18] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[18] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13930,10 +13790,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 0.825431 0.590323 2.590323 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.826022 0.000000 2.590323 v gpio_dm1[24] (out) - 2.590323 data arrival time + 11 0.379645 0.824841 0.588831 2.588831 v gpio_loopback_zero[18] (in) + gpio_loopback_zero[18] (net) + 0.825166 0.000000 2.588831 v gpio_slow_sel[18] (out) + 2.588831 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13943,13 +13803,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590323 data arrival time + -2.588831 data arrival time --------------------------------------------------------------------------------------------- - 4.340323 slack (MET) + 4.338831 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13958,10 +13818,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 0.826659 0.590380 2.590380 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.827142 0.000000 2.590380 v gpio_dm0[30] (out) - 2.590380 data arrival time + 11 0.380290 0.826410 0.588837 2.588837 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.826711 0.000000 2.588837 v gpio_analog_pol[23] (out) + 2.588837 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13971,13 +13831,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590380 data arrival time + -2.588837 data arrival time --------------------------------------------------------------------------------------------- - 4.340380 slack (MET) + 4.338837 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -13986,10 +13846,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 0.826665 0.590377 2.590377 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.827100 0.000000 2.590377 v gpio_dm1[31] (out) - 2.590377 data arrival time + 11 0.381706 0.829509 0.588946 2.588946 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.829724 0.000000 2.588946 v gpio_dm2[19] (out) + 2.588946 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -13999,13 +13859,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590377 data arrival time + -2.588946 data arrival time --------------------------------------------------------------------------------------------- - 4.340377 slack (MET) + 4.338946 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14014,10 +13874,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 0.828425 0.590385 2.590385 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.828744 0.000000 2.590385 v gpio_dm0[37] (out) - 2.590385 data arrival time + 11 0.381448 0.828815 0.588967 2.588967 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.829031 0.000000 2.588967 v gpio_analog_sel[22] (out) + 2.588967 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14027,13 +13887,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590385 data arrival time + -2.588967 data arrival time --------------------------------------------------------------------------------------------- - 4.340385 slack (MET) + 4.338967 slack (MET) -Startpoint: gpio_loopback_zero[31] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[31] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14042,10 +13902,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380260 0.826665 0.590427 2.590427 v gpio_loopback_zero[31] (in) - gpio_loopback_zero[31] (net) - 0.827102 0.000000 2.590427 v gpio_slow_sel[31] (out) - 2.590427 data arrival time + 11 0.381189 0.828425 0.589038 2.589038 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.828681 0.000000 2.589038 v gpio_dm2[37] (out) + 2.589038 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14055,13 +13915,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590427 data arrival time + -2.589038 data arrival time --------------------------------------------------------------------------------------------- - 4.340427 slack (MET) + 4.339038 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_vtrip_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14070,10 +13930,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 0.826005 0.590438 2.590438 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.826498 0.000000 2.590438 v gpio_analog_en[28] (out) - 2.590438 data arrival time + 11 0.382689 0.831693 0.589173 2.589173 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.831775 0.000000 2.589173 v gpio_vtrip_sel[35] (out) + 2.589173 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14083,13 +13943,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590438 data arrival time + -2.589173 data arrival time --------------------------------------------------------------------------------------------- - 4.340438 slack (MET) + 4.339173 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14098,10 +13958,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 0.828425 0.590439 2.590439 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.828747 0.000000 2.590439 v gpio_analog_en[37] (out) - 2.590439 data arrival time + 11 0.380290 0.826410 0.589206 2.589206 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.826730 0.000000 2.589206 v gpio_dm0[23] (out) + 2.589206 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14111,13 +13971,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590439 data arrival time + -2.589206 data arrival time --------------------------------------------------------------------------------------------- - 4.340438 slack (MET) + 4.339206 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14126,10 +13986,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 0.828555 0.590453 2.590453 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.828861 0.000000 2.590453 v gpio_analog_pol[20] (out) - 2.590453 data arrival time + 11 0.381694 0.829459 0.589257 2.589257 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.829685 0.000000 2.589257 v gpio_analog_sel[15] (out) + 2.589257 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14139,13 +13999,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590453 data arrival time + -2.589257 data arrival time --------------------------------------------------------------------------------------------- - 4.340453 slack (MET) + 4.339257 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14154,10 +14014,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 0.828425 0.590502 2.590502 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.828750 0.000000 2.590502 v gpio_dm1[37] (out) - 2.590502 data arrival time + 11 0.381656 0.829459 0.589315 2.589315 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.829700 0.000000 2.589315 v gpio_analog_sel[21] (out) + 2.589315 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14167,13 +14027,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590502 data arrival time + -2.589315 data arrival time --------------------------------------------------------------------------------------------- - 4.340502 slack (MET) + 4.339315 slack (MET) -Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14182,10 +14042,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381189 0.828425 0.590552 2.590552 v gpio_loopback_zero[37] (in) - gpio_loopback_zero[37] (net) - 0.828752 0.000000 2.590552 v gpio_slow_sel[37] (out) - 2.590552 data arrival time + 11 0.381706 0.829509 0.589453 2.589453 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.829745 0.000000 2.589453 v gpio_analog_sel[19] (out) + 2.589453 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14195,13 +14055,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590552 data arrival time + -2.589453 data arrival time --------------------------------------------------------------------------------------------- - 4.340551 slack (MET) + 4.339452 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14210,10 +14070,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 0.828093 0.590571 2.590570 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.828484 0.000000 2.590570 v gpio_dm0[27] (out) - 2.590570 data arrival time + 11 0.380290 0.826410 0.589484 2.589484 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.826743 0.000000 2.589484 v gpio_analog_en[23] (out) + 2.589484 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14223,13 +14083,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590570 data arrival time + -2.589484 data arrival time --------------------------------------------------------------------------------------------- - 4.340571 slack (MET) + 4.339484 slack (MET) -Startpoint: gpio_loopback_zero[24] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[24] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_out[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14238,10 +14098,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379475 0.825431 0.590591 2.590591 v gpio_loopback_zero[24] (in) - gpio_loopback_zero[24] (net) - 0.826040 0.000000 2.590591 v gpio_slow_sel[24] (out) - 2.590591 data arrival time + 11 0.382689 0.831693 0.589612 2.589612 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.831787 0.000000 2.589612 v gpio_out[35] (out) + 2.589612 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14251,13 +14111,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590591 data arrival time + -2.589612 data arrival time --------------------------------------------------------------------------------------------- - 4.340591 slack (MET) + 4.339612 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_holdover[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14266,10 +14126,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 0.828815 0.590626 2.590626 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.829104 0.000000 2.590626 v gpio_analog_pol[22] (out) - 2.590626 data arrival time + 11 0.382689 0.831693 0.589737 2.589737 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.831790 0.000000 2.589737 v gpio_holdover[35] (out) + 2.589737 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14279,13 +14139,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590626 data arrival time + -2.589737 data arrival time --------------------------------------------------------------------------------------------- - 4.340627 slack (MET) + 4.339736 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm2[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14294,10 +14154,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 0.827836 0.590623 2.590623 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.828266 0.000000 2.590623 v gpio_dm0[29] (out) - 2.590623 data arrival time + 11 0.382689 0.831693 0.589863 2.589863 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.831793 0.000000 2.589863 v gpio_dm2[35] (out) + 2.589863 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14307,13 +14167,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590623 data arrival time + -2.589863 data arrival time --------------------------------------------------------------------------------------------- - 4.340622 slack (MET) + 4.339863 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14322,10 +14182,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 0.826659 0.590670 2.590670 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.827160 0.000000 2.590670 v gpio_analog_en[30] (out) - 2.590670 data arrival time + 11 0.381189 0.828425 0.589922 2.589922 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.828722 0.000000 2.589922 v gpio_analog_sel[37] (out) + 2.589922 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14335,13 +14195,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590670 data arrival time + -2.589922 data arrival time --------------------------------------------------------------------------------------------- - 4.340669 slack (MET) + 4.339922 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_sel[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14350,10 +14210,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 0.828518 0.590679 2.590679 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.828852 0.000000 2.590679 v gpio_analog_pol[32] (out) - 2.590679 data arrival time + 11 0.382689 0.831693 0.589971 2.589971 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.831796 0.000000 2.589971 v gpio_analog_sel[35] (out) + 2.589971 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14363,13 +14223,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590679 data arrival time + -2.589971 data arrival time --------------------------------------------------------------------------------------------- - 4.340679 slack (MET) + 4.339971 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14378,10 +14238,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 0.826793 0.590684 2.590684 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.827233 0.000000 2.590684 v gpio_dm1[34] (out) - 2.590684 data arrival time + 11 0.380290 0.826410 0.590005 2.590005 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.826770 0.000000 2.590005 v gpio_dm1[23] (out) + 2.590005 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14391,13 +14251,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590684 data arrival time + -2.590005 data arrival time --------------------------------------------------------------------------------------------- - 4.340684 slack (MET) + 4.340005 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[23] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[23] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14406,10 +14266,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 0.827827 0.590707 2.590707 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.828232 0.000000 2.590707 v gpio_dm0[36] (out) - 2.590707 data arrival time + 11 0.380290 0.826410 0.590053 2.590053 v gpio_loopback_zero[23] (in) + gpio_loopback_zero[23] (net) + 0.826773 0.000000 2.590053 v gpio_slow_sel[23] (out) + 2.590053 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14419,13 +14279,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590707 data arrival time + -2.590053 data arrival time --------------------------------------------------------------------------------------------- - 4.340706 slack (MET) + 4.340053 slack (MET) -Startpoint: gpio_loopback_zero[34] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[34] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14434,10 +14294,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380335 0.826793 0.590733 2.590734 v gpio_loopback_zero[34] (in) - gpio_loopback_zero[34] (net) - 0.827236 0.000000 2.590734 v gpio_slow_sel[34] (out) - 2.590734 data arrival time + 11 0.380920 0.828096 0.590175 2.590175 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.828462 0.000000 2.590175 v gpio_analog_pol[36] (out) + 2.590175 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14447,13 +14307,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590734 data arrival time + -2.590175 data arrival time --------------------------------------------------------------------------------------------- - 4.340733 slack (MET) + 4.340175 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14462,10 +14322,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 0.826005 0.590790 2.590790 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.826520 0.000000 2.590790 v gpio_dm1[28] (out) - 2.590790 data arrival time + 11 0.381189 0.828425 0.590313 2.590313 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.828741 0.000000 2.590313 v gpio_analog_pol[37] (out) + 2.590313 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14475,13 +14335,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590790 data arrival time + -2.590313 data arrival time --------------------------------------------------------------------------------------------- - 4.340790 slack (MET) + 4.340313 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14490,10 +14350,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 0.827827 0.590799 2.590799 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.828237 0.000000 2.590799 v gpio_analog_en[36] (out) - 2.590799 data arrival time + 11 0.381189 0.828425 0.590385 2.590385 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.828744 0.000000 2.590385 v gpio_dm0[37] (out) + 2.590385 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14503,13 +14363,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590799 data arrival time + -2.590385 data arrival time --------------------------------------------------------------------------------------------- - 4.340799 slack (MET) + 4.340385 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14518,10 +14378,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 0.828555 0.590823 2.590823 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.828879 0.000000 2.590823 v gpio_dm0[20] (out) - 2.590823 data arrival time + 11 0.381189 0.828425 0.590439 2.590439 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.828747 0.000000 2.590439 v gpio_analog_en[37] (out) + 2.590439 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14531,13 +14391,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590823 data arrival time + -2.590439 data arrival time --------------------------------------------------------------------------------------------- - 4.340823 slack (MET) + 4.340438 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14546,10 +14406,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 0.828093 0.590861 2.590861 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.828500 0.000000 2.590861 v gpio_analog_en[27] (out) - 2.590861 data arrival time + 11 0.381283 0.828555 0.590453 2.590453 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.828861 0.000000 2.590453 v gpio_analog_pol[20] (out) + 2.590453 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14559,13 +14419,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590861 data arrival time + -2.590453 data arrival time --------------------------------------------------------------------------------------------- - 4.340861 slack (MET) + 4.340453 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14574,10 +14434,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 0.828815 0.590996 2.590996 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.829121 0.000000 2.590996 v gpio_dm0[22] (out) - 2.590996 data arrival time + 11 0.381189 0.828425 0.590502 2.590502 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.828750 0.000000 2.590502 v gpio_dm1[37] (out) + 2.590502 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14587,13 +14447,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.590996 data arrival time + -2.590502 data arrival time --------------------------------------------------------------------------------------------- - 4.340996 slack (MET) + 4.340502 slack (MET) -Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[37] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[37] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14602,10 +14462,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381706 0.829509 0.591014 2.591014 v gpio_loopback_zero[19] (in) - gpio_loopback_zero[19] (net) - 0.829816 0.000000 2.591014 v gpio_analog_pol[19] (out) - 2.591014 data arrival time + 11 0.381189 0.828425 0.590552 2.590552 v gpio_loopback_zero[37] (in) + gpio_loopback_zero[37] (net) + 0.828752 0.000000 2.590552 v gpio_slow_sel[37] (out) + 2.590552 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14615,13 +14475,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591014 data arrival time + -2.590552 data arrival time --------------------------------------------------------------------------------------------- - 4.341014 slack (MET) + 4.340551 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14630,10 +14490,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 0.826659 0.591021 2.591021 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.827182 0.000000 2.591021 v gpio_dm1[30] (out) - 2.591021 data arrival time + 11 0.381448 0.828815 0.590626 2.590626 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.829104 0.000000 2.590626 v gpio_analog_pol[22] (out) + 2.590626 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14643,13 +14503,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591021 data arrival time + -2.590626 data arrival time --------------------------------------------------------------------------------------------- - 4.341021 slack (MET) + 4.340627 slack (MET) -Startpoint: gpio_loopback_zero[28] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[28] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14658,10 +14518,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.379898 0.826005 0.591059 2.591058 v gpio_loopback_zero[28] (in) - gpio_loopback_zero[28] (net) - 0.826537 0.000000 2.591058 v gpio_slow_sel[28] (out) - 2.591058 data arrival time + 11 0.381283 0.828555 0.590823 2.590823 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.828879 0.000000 2.590823 v gpio_dm0[20] (out) + 2.590823 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14671,13 +14531,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591058 data arrival time + -2.590823 data arrival time --------------------------------------------------------------------------------------------- - 4.341058 slack (MET) + 4.340823 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14686,10 +14546,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 0.828518 0.591065 2.591065 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.828871 0.000000 2.591065 v gpio_dm0[32] (out) - 2.591065 data arrival time + 11 0.382689 0.831693 0.590846 2.590846 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.831822 0.000000 2.590846 v gpio_analog_pol[35] (out) + 2.590846 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14699,13 +14559,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591065 data arrival time + -2.590846 data arrival time --------------------------------------------------------------------------------------------- - 4.341065 slack (MET) + 4.340846 slack (MET) -Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14714,10 +14574,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381283 0.828555 0.591101 2.591101 v gpio_loopback_zero[20] (in) - gpio_loopback_zero[20] (net) - 0.828893 0.000000 2.591101 v gpio_analog_en[20] (out) - 2.591101 data arrival time + 11 0.380920 0.828096 0.590893 2.590893 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.828501 0.000000 2.590893 v gpio_dm0[36] (out) + 2.590893 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14727,13 +14587,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591101 data arrival time + -2.590893 data arrival time --------------------------------------------------------------------------------------------- - 4.341101 slack (MET) + 4.340893 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14742,10 +14602,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 0.829459 0.591104 2.591104 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.829768 0.000000 2.591104 v gpio_analog_pol[15] (out) - 2.591104 data arrival time + 11 0.382689 0.831693 0.590962 2.590962 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.831826 0.000000 2.590962 v gpio_dm0[35] (out) + 2.590962 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14755,13 +14615,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591104 data arrival time + -2.590962 data arrival time --------------------------------------------------------------------------------------------- - 4.341104 slack (MET) + 4.340961 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14770,10 +14630,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 0.827836 0.591142 2.591142 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.828296 0.000000 2.591142 v gpio_analog_en[29] (out) - 2.591142 data arrival time + 11 0.380920 0.828096 0.590986 2.590986 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.828506 0.000000 2.590986 v gpio_analog_en[36] (out) + 2.590986 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14783,13 +14643,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591142 data arrival time + -2.590986 data arrival time --------------------------------------------------------------------------------------------- - 4.341142 slack (MET) + 4.340986 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14798,10 +14658,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381656 0.829459 0.591159 2.591159 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.829785 0.000000 2.591159 v gpio_analog_pol[21] (out) - 2.591159 data arrival time + 11 0.381448 0.828815 0.590996 2.590996 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.829121 0.000000 2.590996 v gpio_dm0[22] (out) + 2.590996 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14811,13 +14671,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591159 data arrival time + -2.590996 data arrival time --------------------------------------------------------------------------------------------- - 4.341159 slack (MET) + 4.340996 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[19] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14826,10 +14686,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 0.827836 0.591206 2.591206 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.828300 0.000000 2.591206 v gpio_dm1[29] (out) - 2.591206 data arrival time + 11 0.381706 0.829509 0.591014 2.591014 v gpio_loopback_zero[19] (in) + gpio_loopback_zero[19] (net) + 0.829816 0.000000 2.591014 v gpio_analog_pol[19] (out) + 2.591014 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14839,13 +14699,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591206 data arrival time + -2.591014 data arrival time --------------------------------------------------------------------------------------------- - 4.341206 slack (MET) + 4.341014 slack (MET) -Startpoint: gpio_loopback_zero[29] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[29] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14854,10 +14714,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380732 0.827836 0.591255 2.591255 v gpio_loopback_zero[29] (in) - gpio_loopback_zero[29] (net) - 0.828303 0.000000 2.591255 v gpio_slow_sel[29] (out) - 2.591255 data arrival time + 11 0.381283 0.828555 0.591101 2.591101 v gpio_loopback_zero[20] (in) + gpio_loopback_zero[20] (net) + 0.828893 0.000000 2.591101 v gpio_analog_en[20] (out) + 2.591101 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14867,13 +14727,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591255 data arrival time + -2.591101 data arrival time --------------------------------------------------------------------------------------------- - 4.341256 slack (MET) + 4.341101 slack (MET) -Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14882,10 +14742,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381448 0.828815 0.591273 2.591273 v gpio_loopback_zero[22] (in) - gpio_loopback_zero[22] (net) - 0.829135 0.000000 2.591273 v gpio_analog_en[22] (out) - 2.591273 data arrival time + 11 0.381694 0.829459 0.591104 2.591104 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.829768 0.000000 2.591104 v gpio_analog_pol[15] (out) + 2.591104 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14895,13 +14755,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591273 data arrival time + -2.591104 data arrival time --------------------------------------------------------------------------------------------- - 4.341273 slack (MET) + 4.341104 slack (MET) -Startpoint: gpio_loopback_zero[30] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[30] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_pol[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14910,10 +14770,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380152 0.826659 0.591290 2.591290 v gpio_loopback_zero[30] (in) - gpio_loopback_zero[30] (net) - 0.827200 0.000000 2.591290 v gpio_slow_sel[30] (out) - 2.591290 data arrival time + 11 0.381656 0.829459 0.591159 2.591159 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.829785 0.000000 2.591159 v gpio_analog_pol[21] (out) + 2.591159 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14923,13 +14783,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591290 data arrival time + -2.591159 data arrival time --------------------------------------------------------------------------------------------- - 4.341290 slack (MET) + 4.341159 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[22] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[22] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14938,10 +14798,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 0.828518 0.591356 2.591356 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.828887 0.000000 2.591356 v gpio_analog_en[32] (out) - 2.591356 data arrival time + 11 0.381448 0.828815 0.591273 2.591273 v gpio_loopback_zero[22] (in) + gpio_loopback_zero[22] (net) + 0.829135 0.000000 2.591273 v gpio_analog_en[22] (out) + 2.591273 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -14951,9 +14811,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591356 data arrival time + -2.591273 data arrival time --------------------------------------------------------------------------------------------- - 4.341356 slack (MET) + 4.341273 slack (MET) Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) @@ -14984,8 +14844,8 @@ Fanout Cap Slew Delay Time Description 4.341384 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -14994,10 +14854,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 0.828093 0.591448 2.591448 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.828533 0.000000 2.591448 v gpio_dm1[27] (out) - 2.591448 data arrival time + 11 0.381694 0.829459 0.591474 2.591474 v gpio_loopback_zero[15] (in) + gpio_loopback_zero[15] (net) + 0.829786 0.000000 2.591474 v gpio_dm0[15] (out) + 2.591474 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15007,13 +14867,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591448 data arrival time + -2.591474 data arrival time --------------------------------------------------------------------------------------------- - 4.341448 slack (MET) + 4.341474 slack (MET) -Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[15] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_analog_en[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15022,10 +14882,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381694 0.829459 0.591474 2.591474 v gpio_loopback_zero[15] (in) - gpio_loopback_zero[15] (net) - 0.829786 0.000000 2.591474 v gpio_dm0[15] (out) - 2.591474 data arrival time + 11 0.382689 0.831693 0.591481 2.591481 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.831843 0.000000 2.591481 v gpio_analog_en[35] (out) + 2.591481 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15035,13 +14895,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591474 data arrival time + -2.591481 data arrival time --------------------------------------------------------------------------------------------- - 4.341474 slack (MET) + 4.341481 slack (MET) -Startpoint: gpio_loopback_zero[27] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[27] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm0[21] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15050,10 +14910,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380910 0.828093 0.591496 2.591496 v gpio_loopback_zero[27] (in) - gpio_loopback_zero[27] (net) - 0.828536 0.000000 2.591496 v gpio_slow_sel[27] (out) - 2.591496 data arrival time + 11 0.381656 0.829459 0.591528 2.591528 v gpio_loopback_zero[21] (in) + gpio_loopback_zero[21] (net) + 0.829804 0.000000 2.591528 v gpio_dm0[21] (out) + 2.591528 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15063,13 +14923,13 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591496 data arrival time + -2.591528 data arrival time --------------------------------------------------------------------------------------------- - 4.341496 slack (MET) + 4.341528 slack (MET) -Startpoint: gpio_loopback_zero[21] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[21] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[35] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15078,10 +14938,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381656 0.829459 0.591528 2.591528 v gpio_loopback_zero[21] (in) - gpio_loopback_zero[21] (net) - 0.829804 0.000000 2.591528 v gpio_dm0[21] (out) - 2.591528 data arrival time + 11 0.382689 0.831693 0.591537 2.591537 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.831845 0.000000 2.591537 v gpio_dm1[35] (out) + 2.591537 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15091,9 +14951,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591528 data arrival time + -2.591537 data arrival time --------------------------------------------------------------------------------------------- - 4.341528 slack (MET) + 4.341537 slack (MET) Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) @@ -15124,6 +14984,34 @@ Fanout Cap Slew Delay Time Description 4.341561 slack (MET) +Startpoint: gpio_loopback_zero[35] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_slow_sel[35] (output port clocked by __VIRTUAL_CLK__) +Path Group: __VIRTUAL_CLK__ +Path Type: min + +Fanout Cap Slew Delay Time Description +--------------------------------------------------------------------------------------------- + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 2.000000 2.000000 v input external delay + 11 0.382689 0.831693 0.591585 2.591585 v gpio_loopback_zero[35] (in) + gpio_loopback_zero[35] (net) + 0.831846 0.000000 2.591585 v gpio_slow_sel[35] (out) + 2.591585 data arrival time + + 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) + 0.000000 0.000000 clock network delay (ideal) + 0.250000 0.250000 clock uncertainty + 0.000000 0.250000 clock reconvergence pessimism + -2.000000 -1.750000 output external delay + -1.750000 data required time +--------------------------------------------------------------------------------------------- + -1.750000 data required time + -2.591585 data arrival time +--------------------------------------------------------------------------------------------- + 4.341585 slack (MET) + + Startpoint: gpio_loopback_zero[20] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_slow_sel[20] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -15208,34 +15096,6 @@ Fanout Cap Slew Delay Time Description 4.341709 slack (MET) -Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.380800 0.827827 0.591706 2.591707 v gpio_loopback_zero[36] (in) - gpio_loopback_zero[36] (net) - 0.828289 0.000000 2.591707 v gpio_dm1[36] (out) - 2.591707 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.591707 data arrival time ---------------------------------------------------------------------------------------------- - 4.341707 slack (MET) - - Startpoint: gpio_loopback_zero[15] (input port clocked by __VIRTUAL_CLK__) Endpoint: gpio_analog_en[15] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ @@ -15320,8 +15180,8 @@ Fanout Cap Slew Delay Time Description 4.341805 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[32] (output port clocked by __VIRTUAL_CLK__) +Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) +Endpoint: gpio_dm1[36] (output port clocked by __VIRTUAL_CLK__) Path Group: __VIRTUAL_CLK__ Path Type: min @@ -15330,10 +15190,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.381222 0.828518 0.591822 2.591822 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.828912 0.000000 2.591822 v gpio_dm1[32] (out) - 2.591822 data arrival time + 11 0.380920 0.828096 0.591894 2.591894 v gpio_loopback_zero[36] (in) + gpio_loopback_zero[36] (net) + 0.828559 0.000000 2.591894 v gpio_dm1[36] (out) + 2.591894 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15343,9 +15203,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591822 data arrival time + -2.591894 data arrival time --------------------------------------------------------------------------------------------- - 4.341822 slack (MET) + 4.341894 slack (MET) Startpoint: gpio_loopback_zero[36] (input port clocked by __VIRTUAL_CLK__) @@ -15358,10 +15218,10 @@ Fanout Cap Slew Delay Time Description 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) 2.000000 2.000000 v input external delay - 11 0.380800 0.827827 0.591975 2.591975 v gpio_loopback_zero[36] (in) + 11 0.380920 0.828096 0.592162 2.592162 v gpio_loopback_zero[36] (in) gpio_loopback_zero[36] (net) - 0.828305 0.000000 2.591975 v gpio_slow_sel[36] (out) - 2.591975 data arrival time + 0.828575 0.000000 2.592162 v gpio_slow_sel[36] (out) + 2.592162 data arrival time 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) 0.000000 0.000000 clock network delay (ideal) @@ -15371,9 +15231,9 @@ Fanout Cap Slew Delay Time Description -1.750000 data required time --------------------------------------------------------------------------------------------- -1.750000 data required time - -2.591975 data arrival time + -2.592162 data arrival time --------------------------------------------------------------------------------------------- - 4.341975 slack (MET) + 4.342162 slack (MET) Startpoint: gpio_loopback_zero[19] (input port clocked by __VIRTUAL_CLK__) @@ -15544,172 +15404,4 @@ Fanout Cap Slew Delay Time Description 4.342320 slack (MET) -Startpoint: gpio_loopback_zero[32] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[32] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381222 0.828518 0.592462 2.592462 v gpio_loopback_zero[32] (in) - gpio_loopback_zero[32] (net) - 0.828948 0.000000 2.592462 v gpio_slow_sel[32] (out) - 2.592462 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.592462 data arrival time ---------------------------------------------------------------------------------------------- - 4.342462 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_pol[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381077 0.832406 0.592510 2.592510 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.833802 0.000000 2.592510 v gpio_analog_pol[25] (out) - 2.592510 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.592510 data arrival time ---------------------------------------------------------------------------------------------- - 4.342511 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm0[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381077 0.832406 0.593125 2.593125 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.833867 0.000000 2.593125 v gpio_dm0[25] (out) - 2.593125 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.593125 data arrival time ---------------------------------------------------------------------------------------------- - 4.343125 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_analog_en[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381077 0.832406 0.593180 2.593180 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.833873 0.000000 2.593180 v gpio_analog_en[25] (out) - 2.593180 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.593180 data arrival time ---------------------------------------------------------------------------------------------- - 4.343180 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_dm1[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381077 0.832406 0.593261 2.593261 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.833882 0.000000 2.593261 v gpio_dm1[25] (out) - 2.593261 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.593261 data arrival time ---------------------------------------------------------------------------------------------- - 4.343261 slack (MET) - - -Startpoint: gpio_loopback_zero[25] (input port clocked by __VIRTUAL_CLK__) -Endpoint: gpio_slow_sel[25] (output port clocked by __VIRTUAL_CLK__) -Path Group: __VIRTUAL_CLK__ -Path Type: min - -Fanout Cap Slew Delay Time Description ---------------------------------------------------------------------------------------------- - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 2.000000 2.000000 v input external delay - 11 0.381077 0.832406 0.593310 2.593310 v gpio_loopback_zero[25] (in) - gpio_loopback_zero[25] (net) - 0.833887 0.000000 2.593310 v gpio_slow_sel[25] (out) - 2.593310 data arrival time - - 0.000000 0.000000 0.000000 clock __VIRTUAL_CLK__ (rise edge) - 0.000000 0.000000 clock network delay (ideal) - 0.250000 0.250000 clock uncertainty - 0.000000 0.250000 clock reconvergence pessimism - -2.000000 -1.750000 output external delay - -1.750000 data required time ---------------------------------------------------------------------------------------------- - -1.750000 data required time - -2.593310 data arrival time ---------------------------------------------------------------------------------------------- - 4.343310 slack (MET) - - diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_tt_025C_1v80/power.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_tt_025C_1v80/power.rpt index 07a2eda..470a1a2 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_tt_025C_1v80/power.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_tt_025C_1v80/power.rpt @@ -7,12 +7,12 @@ Group Internal Switching Leakage Total Power Power Power Power (Watts) ------------------------------------------------------------------------ -Sequential 1.662538e-05 0.000000e+00 1.011502e-09 1.662639e-05 30.7% -Combinational 1.375380e-05 2.383276e-05 2.779206e-09 3.758934e-05 69.3% -Clock -5.953742e-11 0.000000e+00 8.262692e-09 8.203155e-09 0.0% +Sequential 3.325081e-05 0.000000e+00 2.023004e-09 3.325284e-05 30.6% +Combinational 2.763763e-05 4.766553e-05 5.558418e-09 7.530872e-05 69.4% +Clock -8.426341e-10 0.000000e+00 1.652541e-08 1.568277e-08 0.0% Macro 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 0.0% Pad 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 0.0% ------------------------------------------------------------------------ -Total 3.037913e-05 2.383276e-05 1.205345e-08 5.422395e-05 100.0% - 56.0% 44.0% 0.0% +Total 6.088761e-05 4.766553e-05 2.410692e-08 1.085772e-04 100.0% + 56.1% 43.9% 0.0% diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_tt_025C_1v80/ws.max.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_tt_025C_1v80/ws.max.rpt index 3131465..e286289 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_tt_025C_1v80/ws.max.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/nom_tt_025C_1v80/ws.max.rpt @@ -2,4 +2,4 @@ =========================================================================== Worst Slack (Setup) ============================================================================ -nom_tt_025C_1v80: 4.510528522796044 +nom_tt_025C_1v80: 4.5138538628934475 diff --git a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/summary.rpt b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/summary.rpt index 8276d80..30f5ea3 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/summary.rpt +++ b/signoff/openframe_project_wrapper/openlane-signoff/timing-reports/summary.rpt @@ -3,14 +3,14 @@ ┃ ┃ Worst ┃ Reg ┃ ┃ Hold Vio ┃ reg to ┃ Worst ┃ Reg to ┃ Setup ┃ Setup Vio ┃ reg to ┃ Max Cap ┃ Max Slew ┃ ┃ Corner/Group ┃ Slack ┃ Paths ┃ Hold TNS ┃ Count ┃ reg ┃ Slack ┃ Reg Paths ┃ TNS ┃ Count ┃ reg ┃ Violatio… ┃ Violati… ┃ ┡━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━╇━━━━━━━━━━╇━━━━━━━━━━╇━━━━━━━━━━╇━━━━━━━━━━━╇━━━━━━━━━━╇━━━━━━━━━━━╇━━━━━━━━━━╇━━━━━━━━━━━╇━━━━━━━━━━╇━━━━━━━━━━━╇━━━━━━━━━━┩ -│ Overall │ 3.8254 │ N/A │ 0.0000 │ 0 │ 0 │ 3.7351 │ N/A │ 0.0000 │ 0 │ 0 │ 45 │ 780 │ -│ nom_tt_025C_1v80 │ 3.8610 │ N/A │ 0.0000 │ 0 │ 0 │ 4.5105 │ N/A │ 0.0000 │ 0 │ 0 │ 44 │ 592 │ -│ nom_ss_100C_1v60 │ 3.9612 │ N/A │ 0.0000 │ 0 │ 0 │ 3.7427 │ N/A │ 0.0000 │ 0 │ 0 │ 44 │ 778 │ -│ nom_ff_n40C_1v95 │ 3.8260 │ N/A │ 0.0000 │ 0 │ 0 │ 4.8037 │ N/A │ 0.0000 │ 0 │ 0 │ 44 │ 535 │ -│ min_tt_025C_1v80 │ 3.8602 │ N/A │ 0.0000 │ 0 │ 0 │ 4.5179 │ N/A │ 0.0000 │ 0 │ 0 │ 44 │ 592 │ -│ min_ss_100C_1v60 │ 3.9596 │ N/A │ 0.0000 │ 0 │ 0 │ 3.7504 │ N/A │ 0.0000 │ 0 │ 0 │ 44 │ 774 │ -│ min_ff_n40C_1v95 │ 3.8254 │ N/A │ 0.0000 │ 0 │ 0 │ 4.8099 │ N/A │ 0.0000 │ 0 │ 0 │ 44 │ 519 │ -│ max_tt_025C_1v80 │ 3.8613 │ N/A │ 0.0000 │ 0 │ 0 │ 4.5045 │ N/A │ 0.0000 │ 0 │ 0 │ 45 │ 612 │ -│ max_ss_100C_1v60 │ 3.9616 │ N/A │ 0.0000 │ 0 │ 0 │ 3.7351 │ N/A │ 0.0000 │ 0 │ 0 │ 45 │ 780 │ -│ max_ff_n40C_1v95 │ 3.8262 │ N/A │ 0.0000 │ 0 │ 0 │ 4.7990 │ N/A │ 0.0000 │ 0 │ 0 │ 45 │ 541 │ +│ Overall │ 3.8254 │ N/A │ 0.0000 │ 0 │ 0 │ 3.7324 │ N/A │ 0.0000 │ 0 │ 0 │ 58 │ 904 │ +│ nom_tt_025C_1v80 │ 3.8610 │ N/A │ 0.0000 │ 0 │ 0 │ 4.5139 │ N/A │ 0.0000 │ 0 │ 0 │ 55 │ 701 │ +│ nom_ss_100C_1v60 │ 3.9612 │ N/A │ 0.0000 │ 0 │ 0 │ 3.7412 │ N/A │ 0.0000 │ 0 │ 0 │ 56 │ 900 │ +│ nom_ff_n40C_1v95 │ 3.8260 │ N/A │ 0.0000 │ 0 │ 0 │ 4.8070 │ N/A │ 0.0000 │ 0 │ 0 │ 53 │ 556 │ +│ min_tt_025C_1v80 │ 3.8602 │ N/A │ 0.0000 │ 0 │ 0 │ 4.5189 │ N/A │ 0.0000 │ 0 │ 0 │ 54 │ 693 │ +│ min_ss_100C_1v60 │ 3.9596 │ N/A │ 0.0000 │ 0 │ 0 │ 3.7479 │ N/A │ 0.0000 │ 0 │ 0 │ 55 │ 892 │ +│ min_ff_n40C_1v95 │ 3.8254 │ N/A │ 0.0000 │ 0 │ 0 │ 4.8115 │ N/A │ 0.0000 │ 0 │ 0 │ 53 │ 526 │ +│ max_tt_025C_1v80 │ 3.8613 │ N/A │ 0.0000 │ 0 │ 0 │ 4.5070 │ N/A │ 0.0000 │ 0 │ 0 │ 57 │ 717 │ +│ max_ss_100C_1v60 │ 3.9616 │ N/A │ 0.0000 │ 0 │ 0 │ 3.7324 │ N/A │ 0.0000 │ 0 │ 0 │ 58 │ 904 │ +│ max_ff_n40C_1v95 │ 3.8262 │ N/A │ 0.0000 │ 0 │ 0 │ 4.8007 │ N/A │ 0.0000 │ 0 │ 0 │ 55 │ 570 │ └──────────────────────┴──────────┴──────────┴──────────┴──────────┴───────────┴──────────┴───────────┴──────────┴───────────┴──────────┴───────────┴──────────┘ diff --git a/signoff/openframe_project_wrapper/openlane-signoff/warning.log b/signoff/openframe_project_wrapper/openlane-signoff/warning.log index 180e571..a46e4bc 100644 --- a/signoff/openframe_project_wrapper/openlane-signoff/warning.log +++ b/signoff/openframe_project_wrapper/openlane-signoff/warning.log @@ -1,1582 +1,1604 @@ -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1626: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1627: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1628: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1629: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1630: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1631: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1632: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1633: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1634: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1635: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1636: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1637: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1638: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1639: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1640: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1641: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1642: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1643: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1644: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1645: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1646: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1647: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1648: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1649: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1650: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1651: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1652: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1653: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1654: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1655: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1656: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1657: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1658: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1659: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1660: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1661: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1662: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1663: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1664: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1665: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1666: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1667: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1668: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1669: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1670: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1671: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1672: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1673: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1674: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1675: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1676: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1677: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1678: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1679: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1680: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1681: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1682: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1683: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1684: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1685: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1686: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1687: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1688: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1689: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1690: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1691: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1692: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1693: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1694: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1695: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1696: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1697: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1698: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1699: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1700: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1701: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1702: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1703: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1704: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1705: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1706: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1707: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1708: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1709: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1710: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1711: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1712: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1713: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1714: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1715: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1716: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1717: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1718: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1719: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1720: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1721: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1722: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1723: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1724: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1725: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1726: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1727: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1728: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1729: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1730: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1731: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1732: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1733: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1734: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1735: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1736: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1737: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1738: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1739: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1740: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1741: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1742: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1743: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1744: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1745: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1746: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1747: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1748: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1749: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1750: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1751: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1752: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1753: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1754: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1755: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1756: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1757: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1758: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1759: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1760: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1761: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1762: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1763: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1764: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1765: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1766: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1767: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1768: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1769: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1770: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1771: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1772: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1773: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1774: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1775: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1776: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1777: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1778: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1779: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1780: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1781: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1782: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1783: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1784: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1785: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1786: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1787: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1788: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1789: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1790: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1791: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1792: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1793: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1794: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1795: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1796: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1797: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1798: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1799: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1800: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1801: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1802: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1803: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1804: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1805: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1806: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1807: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1808: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1809: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1810: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1811: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1812: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1813: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1814: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1815: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1816: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1817: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1818: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1819: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1820: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1821: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1822: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1823: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1824: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1825: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1826: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1827: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1828: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1829: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1830: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1831: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1832: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1833: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1834: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1835: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1836: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1837: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1838: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1839: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1840: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1841: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1842: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1843: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1844: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1845: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1846: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1847: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1848: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1849: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1850: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1851: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1852: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1853: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1854: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1855: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1856: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1857: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1858: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1859: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1860: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1861: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1862: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1863: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1864: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1865: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1866: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1867: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1868: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1869: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1870: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1871: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1872: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1873: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1874: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1875: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1876: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1877: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1878: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1879: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1880: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1881: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1882: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1883: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1884: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1885: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1886: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1887: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1888: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1889: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1890: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1891: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1892: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1893: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1894: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1895: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1896: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1897: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1898: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1899: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1900: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1901: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1902: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1903: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1904: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1905: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1906: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1907: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1908: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1909: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1910: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1911: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1912: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1913: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1914: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1915: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1916: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1917: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1918: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1919: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1920: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1921: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1922: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1923: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1924: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1925: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1926: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1927: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1928: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1929: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1930: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1931: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1932: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1933: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1934: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1935: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1936: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1937: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1938: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1939: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1940: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1941: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1942: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1943: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1944: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1945: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1946: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1947: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1948: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1949: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1950: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1951: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1952: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1953: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1954: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1955: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1956: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1957: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1958: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1959: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1960: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1961: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1962: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1963: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1964: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1965: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1966: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1967: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1968: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1969: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1970: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1971: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1972: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1973: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1974: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1975: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1976: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1977: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1978: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1979: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1980: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1981: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1982: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1983: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1984: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1985: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1986: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1987: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1988: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1989: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1990: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1991: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1992: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1993: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1994: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1995: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1996: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1997: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1998: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:1999: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2000: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2001: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2002: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2003: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2004: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2005: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2006: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2007: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2008: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2009: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2010: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2011: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2012: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2013: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2014: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2015: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2016: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2017: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2018: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2019: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2020: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2021: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2022: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2023: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2024: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2025: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2026: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2027: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2028: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2029: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2030: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2031: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2032: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2033: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2034: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2035: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2036: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2037: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2038: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2039: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2040: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2041: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2042: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2043: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2044: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2045: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2046: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2047: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2048: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2049: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2050: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2051: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2052: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2053: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2054: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2055: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2056: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2057: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2058: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2059: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2060: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2061: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2062: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2063: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2064: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2065: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2066: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2067: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2068: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2069: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2070: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2071: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2072: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2073: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2074: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2075: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2076: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2077: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2078: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2079: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2080: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2081: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2082: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2083: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2084: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2085: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2086: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2087: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2088: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2089: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2090: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2091: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2092: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2093: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2094: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2095: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2096: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2097: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2098: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2099: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2100: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2101: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2102: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2103: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2104: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2105: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2106: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2107: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2108: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2109: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2110: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2111: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2112: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2113: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2114: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2115: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2116: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2117: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2118: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2119: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2120: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2121: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2122: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2123: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2124: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2125: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2126: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2127: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2128: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2129: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2130: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2131: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2132: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2133: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2134: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2135: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2136: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2137: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2138: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2139: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2140: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2141: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2142: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2143: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2144: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2145: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2146: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2147: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2148: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2149: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2150: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2151: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2152: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2153: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2154: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2155: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2156: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2157: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2158: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2159: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2160: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2161: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2162: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2163: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2164: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2165: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2166: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2167: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2168: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2169: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2170: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2171: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2172: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2173: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2174: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2175: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2176: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2177: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2178: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2179: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2180: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2181: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2182: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2183: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2184: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2185: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2186: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2187: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2188: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2189: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2190: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2191: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2192: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2193: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2194: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2195: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2196: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2197: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2198: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2199: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2200: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2201: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2202: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2203: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2204: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2205: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2206: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2207: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2208: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2209: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2210: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2211: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2212: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2213: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2214: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2215: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2216: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2217: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2218: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2219: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2220: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2221: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2222: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2223: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2224: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2225: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2226: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2227: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2228: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2229: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2230: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2231: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2232: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2233: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2234: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2235: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2236: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2237: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2238: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2239: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2240: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2241: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2242: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2243: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2244: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2245: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2246: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2247: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2248: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2249: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2250: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2251: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2252: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2253: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2254: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2255: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2256: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2257: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2258: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2259: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2260: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2261: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2262: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2263: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2264: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2265: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2266: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2267: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2268: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2269: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2270: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2271: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2272: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2273: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2274: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2275: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2276: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2277: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2278: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2279: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2280: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2281: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2282: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2283: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2284: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2285: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2286: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2287: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2288: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2289: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2290: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2291: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2292: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2293: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2294: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2295: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2296: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2297: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2298: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2299: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2300: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2301: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2302: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2303: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2304: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2305: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2306: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2307: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2308: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2309: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2310: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2311: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2312: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2313: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2314: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2315: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2316: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2317: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2318: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2319: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2320: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2321: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2322: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2323: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2324: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2325: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2326: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2327: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2328: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2329: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2330: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2331: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2332: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2333: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2334: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2335: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2336: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2337: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2338: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2339: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2340: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2341: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2342: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2343: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2344: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2345: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2346: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2347: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2348: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2349: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2350: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2351: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2352: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2353: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2354: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2355: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2356: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2357: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2358: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2359: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2360: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2361: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2362: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2363: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2364: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2365: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2366: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2367: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2368: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2369: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2370: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2371: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2372: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2373: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2374: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2375: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2376: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2377: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2378: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2379: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2380: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2381: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2382: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2383: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2384: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2385: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2386: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2387: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2388: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2389: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2390: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2391: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2392: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2393: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2394: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2395: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2396: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2397: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2398: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2399: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2400: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2401: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2402: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2403: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2404: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2405: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2406: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2407: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2408: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2409: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2410: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2411: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2412: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2413: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2414: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2415: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2416: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2417: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2418: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2419: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2420: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2421: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2422: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2423: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2424: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2425: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2426: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2427: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2428: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2429: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2430: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2431: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2432: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2433: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2434: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2435: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2436: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2437: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2438: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2439: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2440: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2441: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2442: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2443: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2444: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2445: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2446: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2447: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2448: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2449: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2450: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2451: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2452: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2453: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2454: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2455: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2456: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2457: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2458: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2459: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2460: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2461: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2462: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2463: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2464: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2465: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2466: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2467: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2468: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2469: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2470: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2471: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2472: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2473: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2474: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2475: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2476: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2477: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2478: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2479: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2480: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2481: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2482: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2483: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2484: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2485: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2486: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2487: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2488: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2489: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2490: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2491: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2492: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2493: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2494: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2495: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2496: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2497: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2498: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2499: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2500: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2501: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2502: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2503: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2504: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2505: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2506: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2507: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2508: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2509: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2510: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2511: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2512: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2513: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2514: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2515: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2516: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2517: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2518: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2519: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2520: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2521: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2522: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2523: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2524: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2525: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2526: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2527: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2528: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2529: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2530: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2531: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2532: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2533: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2534: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2535: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2536: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2537: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2538: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2539: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2540: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2541: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2542: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2543: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2544: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2545: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2546: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2547: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2548: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2549: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2550: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2551: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2552: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2553: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2554: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2555: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2556: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2557: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2558: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2559: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2560: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2561: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2562: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2563: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2564: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2565: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2566: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2567: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2568: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2569: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2570: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2571: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2572: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2573: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2574: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2575: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2576: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2577: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2578: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2579: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2580: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2581: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2582: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2583: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2584: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2585: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2586: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2587: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2588: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2589: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2590: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2591: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2592: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2593: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2594: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2595: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2596: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2597: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2598: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2599: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2600: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2601: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2602: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2603: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2604: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2605: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2606: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2607: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2608: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2609: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2610: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2611: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2612: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2613: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2614: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2615: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2616: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2617: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2618: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2619: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2620: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2621: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2622: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2623: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2624: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2625: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2626: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2627: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2628: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2629: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2630: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2631: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2632: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2633: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2634: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2635: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2636: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2637: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2638: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2639: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2640: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2641: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2642: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2643: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2644: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2645: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2646: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2647: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2648: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2649: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2650: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2651: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2652: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2653: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2654: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2655: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2656: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2657: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2658: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2659: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2660: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2661: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2662: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2663: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2664: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2665: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2666: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2667: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2668: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2669: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2670: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2671: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2672: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2673: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2674: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2675: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2676: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2677: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2678: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2679: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2680: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2681: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2682: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2683: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2684: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2685: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2686: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2687: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2688: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2689: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2690: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2691: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2692: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2693: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2694: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2695: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2696: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2697: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2698: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2699: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2700: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2701: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2702: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2703: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2704: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2705: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2706: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2707: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2708: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2709: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2710: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2711: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2712: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2713: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2714: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2715: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2716: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2717: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2718: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2719: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2720: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2721: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2722: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2723: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2724: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2725: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2726: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2727: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2728: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2729: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2730: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2731: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2732: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2733: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2734: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2735: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2736: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2737: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2738: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2739: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2740: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2741: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2742: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2743: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2744: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2745: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2746: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2747: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2748: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2749: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2750: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2751: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2752: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2753: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2754: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2755: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2756: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2757: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2758: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2759: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2760: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2761: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2762: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2763: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2764: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2765: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2766: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2767: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2768: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2769: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2770: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2771: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2772: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2773: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2774: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2775: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2776: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2777: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2778: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2779: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2780: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2781: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2782: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2783: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2784: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2785: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2786: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2787: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2788: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2789: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2790: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2791: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2792: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2793: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2794: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2795: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2796: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2797: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2798: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2799: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2800: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2801: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2802: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2803: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2804: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2805: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2806: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2807: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2808: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2809: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2810: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2811: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2812: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2813: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2814: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2815: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2816: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2817: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2818: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2819: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2820: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2821: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2822: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2823: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2824: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2825: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2826: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2827: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2828: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2829: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2830: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2831: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2832: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2833: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2834: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2835: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2836: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2837: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2838: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2839: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2840: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2841: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2842: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2843: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2844: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2845: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2846: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2847: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2848: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2849: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2850: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2851: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2852: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2853: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2854: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2855: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2856: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2857: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2858: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2859: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2860: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2861: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2862: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2863: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2864: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2865: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2866: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2867: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2868: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2869: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2870: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2871: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2872: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2873: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2874: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2875: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2876: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2877: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2878: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2879: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2880: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2881: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2882: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2883: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2884: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2885: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2886: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2887: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2888: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2889: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2890: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2891: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2892: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2893: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2894: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2895: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2896: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2897: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2898: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2899: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2900: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2901: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2902: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2903: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2904: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2905: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2906: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2907: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2908: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2909: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2910: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2911: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2912: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2913: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2914: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2915: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2916: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2917: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2918: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2919: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2920: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2921: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2922: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2923: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2924: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2925: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2926: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2927: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2928: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2929: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2930: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2931: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2932: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2933: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2934: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2935: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2936: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2937: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2938: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2939: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2940: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2941: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2942: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2943: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2944: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2945: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2946: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2947: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2948: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2949: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2950: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2951: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2952: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2953: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2954: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2955: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2956: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2957: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2958: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2959: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2960: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2961: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2962: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2963: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2964: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2965: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2966: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2967: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2968: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2969: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2970: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2971: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2972: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2973: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2974: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2975: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2976: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2977: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2978: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2979: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2980: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2981: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2982: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2983: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2984: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2985: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2986: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2987: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2988: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2989: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2990: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2991: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2992: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2993: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2994: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2995: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2996: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2997: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2998: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:2999: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3000: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3001: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3002: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3003: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3004: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3005: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3006: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3007: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3008: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3009: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3010: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3011: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3012: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3013: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3014: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3015: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3016: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3017: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3018: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3019: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3020: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3021: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3022: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3023: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3024: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3025: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3026: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3027: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3028: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3029: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3030: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3031: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3032: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3033: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3034: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3035: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3036: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3037: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3038: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3039: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3040: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3041: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3042: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3043: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3044: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3045: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3046: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3047: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3048: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3049: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3050: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3051: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3052: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3053: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3054: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3055: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3056: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3057: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3058: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3059: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3060: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3061: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3062: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3063: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3064: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3065: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3066: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3067: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3068: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3069: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3070: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3071: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3072: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3073: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3074: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3075: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3076: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3077: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3078: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3079: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3080: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3081: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3082: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3083: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3084: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3085: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3086: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3087: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3088: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3089: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3090: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3091: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3092: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3093: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3094: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3095: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3096: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3097: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3098: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3099: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3100: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3101: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3102: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3103: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3104: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3105: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3106: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3107: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3108: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3109: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3110: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3111: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3112: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3113: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3114: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3115: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3116: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3117: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3118: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3119: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3120: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3121: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3122: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3123: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3124: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3125: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3126: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3127: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3128: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3129: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3130: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3131: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3132: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3133: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3134: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3135: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3136: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3137: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3138: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3139: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3140: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3141: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3142: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3143: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3144: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3145: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3146: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3147: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3148: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3149: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3150: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3151: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3152: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3153: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3154: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3155: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3156: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3157: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3158: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3159: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3160: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3161: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3162: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3163: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3164: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3165: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3166: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3167: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3168: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3169: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3170: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3171: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3172: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3173: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3174: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3175: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3176: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3177: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3178: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3179: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3180: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3181: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3182: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3183: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3184: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3185: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3186: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3187: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3188: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3189: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3190: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3191: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3192: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3193: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3194: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3195: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3196: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3197: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3198: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3199: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3200: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3201: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3202: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3203: assign statement found in netlist -openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_project_wrapper.nl.v:3204: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1653: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1654: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1655: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1656: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1657: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1658: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1659: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1660: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1661: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1662: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1663: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1664: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1665: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1666: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1667: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1668: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1669: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1670: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1671: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1672: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1673: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1674: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1675: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1676: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1677: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1678: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1679: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1680: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1681: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1682: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1683: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1684: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1685: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1686: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1687: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1688: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1689: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1690: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1691: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1692: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1693: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1694: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1695: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1696: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1697: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1698: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1699: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1700: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1701: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1702: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1703: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1704: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1705: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1706: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1707: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1708: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1709: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1710: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1711: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1712: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1713: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1714: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1715: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1716: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1717: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1718: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1719: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1720: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1721: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1722: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1723: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1724: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1725: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1726: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1727: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1728: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1729: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1730: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1731: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1732: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1733: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1734: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1735: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1736: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1737: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1738: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1739: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1740: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1741: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1742: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1743: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1744: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1745: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1746: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1747: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1748: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1749: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1750: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1751: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1752: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1753: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1754: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1755: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1756: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1757: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1758: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1759: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1760: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1761: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1762: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1763: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1764: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1765: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1766: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1767: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1768: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1769: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1770: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1771: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1772: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1773: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1774: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1775: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1776: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1777: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1778: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1779: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1780: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1781: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1782: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1783: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1784: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1785: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1786: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1787: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1788: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1789: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1790: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1791: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1792: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1793: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1794: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1795: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1796: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1797: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1798: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1799: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1800: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1801: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1802: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1803: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1804: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1805: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1806: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1807: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1808: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1809: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1810: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1811: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1812: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1813: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1814: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1815: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1816: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1817: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1818: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1819: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1820: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1821: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1822: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1823: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1824: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1825: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1826: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1827: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1828: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1829: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1830: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1831: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1832: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1833: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1834: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1835: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1836: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1837: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1838: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1839: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1840: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1841: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1842: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1843: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1844: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1845: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1846: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1847: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1848: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1849: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1850: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1851: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1852: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1853: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1854: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1855: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1856: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1857: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1858: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1859: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1860: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1861: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1862: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1863: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1864: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1865: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1866: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1867: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1868: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1869: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1870: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1871: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1872: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1873: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1874: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1875: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1876: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1877: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1878: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1879: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1880: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1881: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1882: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1883: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1884: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1885: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1886: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1887: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1888: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1889: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1890: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1891: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1892: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1893: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1894: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1895: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1896: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1897: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1898: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1899: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1900: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1901: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1902: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1903: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1904: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1905: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1906: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1907: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1908: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1909: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1910: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1911: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1912: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1913: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1914: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1915: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1916: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1917: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1918: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1919: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1920: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1921: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1922: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1923: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1924: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1925: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1926: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1927: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1928: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1929: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1930: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1931: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1932: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1933: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1934: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1935: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1936: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1937: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1938: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1939: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1940: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1941: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1942: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1943: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1944: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1945: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1946: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1947: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1948: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1949: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1950: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1951: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1952: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1953: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1954: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1955: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1956: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1957: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1958: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1959: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1960: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1961: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1962: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1963: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1964: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1965: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1966: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1967: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1968: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1969: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1970: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1971: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1972: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1973: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1974: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1975: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1976: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1977: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1978: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1979: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1980: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1981: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1982: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1983: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1984: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1985: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1986: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1987: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1988: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1989: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1990: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1991: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1992: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1993: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1994: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1995: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1996: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1997: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1998: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:1999: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2000: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2001: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2002: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2003: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2004: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2005: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2006: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2007: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2008: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2009: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2010: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2011: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2012: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2013: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2014: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2015: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2016: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2017: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2018: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2019: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2020: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2021: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2022: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2023: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2024: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2025: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2026: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2027: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2028: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2029: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2030: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2031: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2032: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2033: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2034: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2035: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2036: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2037: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2038: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2039: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2040: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2041: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2042: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2043: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2044: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2045: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2046: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2047: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2048: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2049: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2050: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2051: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2052: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2053: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2054: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2055: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2056: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2057: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2058: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2059: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2060: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2061: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2062: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2063: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2064: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2065: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2066: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2067: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2068: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2069: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2070: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2071: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2072: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2073: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2074: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2075: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2076: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2077: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2078: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2079: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2080: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2081: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2082: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2083: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2084: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2085: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2086: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2087: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2088: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2089: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2090: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2091: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2092: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2093: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2094: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2095: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2096: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2097: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2098: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2099: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2100: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2101: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2102: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2103: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2104: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2105: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2106: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2107: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2108: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2109: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2110: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2111: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2112: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2113: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2114: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2115: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2116: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2117: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2118: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2119: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2120: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2121: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2122: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2123: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2124: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2125: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2126: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2127: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2128: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2129: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2130: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2131: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2132: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2133: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2134: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2135: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2136: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2137: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2138: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2139: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2140: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2141: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2142: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2143: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2144: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2145: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2146: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2147: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2148: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2149: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2150: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2151: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2152: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2153: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2154: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2155: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2156: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2157: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2158: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2159: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2160: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2161: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2162: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2163: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2164: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2165: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2166: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2167: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2168: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2169: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2170: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2171: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2172: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2173: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2174: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2175: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2176: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2177: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2178: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2179: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2180: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2181: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2182: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2183: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2184: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2185: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2186: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2187: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2188: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2189: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2190: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2191: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2192: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2193: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2194: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2195: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2196: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2197: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2198: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2199: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2200: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2201: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2202: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2203: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2204: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2205: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2206: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2207: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2208: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2209: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2210: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2211: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2212: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2213: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2214: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2215: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2216: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2217: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2218: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2219: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2220: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2221: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2222: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2223: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2224: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2225: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2226: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2227: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2228: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2229: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2230: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2231: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2232: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2233: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2234: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2235: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2236: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2237: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2238: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2239: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2240: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2241: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2242: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2243: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2244: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2245: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2246: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2247: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2248: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2249: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2250: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2251: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2252: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2253: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2254: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2255: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2256: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2257: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2258: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2259: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2260: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2261: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2262: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2263: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2264: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2265: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2266: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2267: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2268: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2269: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2270: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2271: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2272: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2273: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2274: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2275: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2276: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2277: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2278: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2279: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2280: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2281: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2282: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2283: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2284: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2285: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2286: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2287: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2288: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2289: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2290: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2291: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2292: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2293: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2294: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2295: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2296: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2297: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2298: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2299: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2300: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2301: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2302: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2303: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2304: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2305: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2306: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2307: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2308: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2309: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2310: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2311: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2312: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2313: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2314: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2315: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2316: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2317: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2318: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2319: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2320: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2321: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2322: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2323: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2324: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2325: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2326: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2327: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2328: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2329: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2330: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2331: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2332: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2333: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2334: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2335: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2336: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2337: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2338: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2339: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2340: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2341: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2342: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2343: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2344: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2345: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2346: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2347: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2348: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2349: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2350: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2351: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2352: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2353: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2354: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2355: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2356: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2357: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2358: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2359: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2360: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2361: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2362: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2363: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2364: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2365: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2366: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2367: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2368: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2369: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2370: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2371: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2372: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2373: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2374: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2375: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2376: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2377: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2378: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2379: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2380: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2381: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2382: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2383: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2384: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2385: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2386: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2387: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2388: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2389: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2390: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2391: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2392: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2393: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2394: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2395: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2396: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2397: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2398: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2399: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2400: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2401: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2402: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2403: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2404: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2405: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2406: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2407: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2408: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2409: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2410: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2411: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2412: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2413: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2414: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2415: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2416: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2417: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2418: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2419: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2420: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2421: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2422: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2423: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2424: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2425: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2426: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2427: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2428: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2429: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2430: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2431: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2432: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2433: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2434: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2435: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2436: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2437: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2438: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2439: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2440: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2441: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2442: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2443: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2444: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2445: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2446: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2447: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2448: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2449: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2450: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2451: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2452: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2453: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2454: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2455: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2456: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2457: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2458: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2459: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2460: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2461: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2462: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2463: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2464: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2465: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2466: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2467: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2468: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2469: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2470: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2471: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2472: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2473: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2474: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2475: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2476: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2477: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2478: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2479: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2480: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2481: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2482: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2483: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2484: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2485: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2486: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2487: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2488: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2489: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2490: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2491: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2492: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2493: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2494: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2495: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2496: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2497: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2498: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2499: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2500: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2501: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2502: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2503: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2504: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2505: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2506: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2507: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2508: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2509: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2510: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2511: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2512: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2513: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2514: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2515: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2516: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2517: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2518: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2519: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2520: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2521: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2522: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2523: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2524: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2525: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2526: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2527: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2528: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2529: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2530: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2531: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2532: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2533: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2534: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2535: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2536: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2537: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2538: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2539: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2540: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2541: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2542: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2543: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2544: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2545: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2546: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2547: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2548: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2549: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2550: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2551: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2552: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2553: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2554: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2555: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2556: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2557: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2558: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2559: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2560: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2561: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2562: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2563: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2564: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2565: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2566: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2567: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2568: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2569: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2570: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2571: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2572: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2573: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2574: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2575: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2576: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2577: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2578: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2579: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2580: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2581: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2582: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2583: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2584: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2585: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2586: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2587: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2588: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2589: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2590: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2591: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2592: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2593: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2594: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2595: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2596: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2597: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2598: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2599: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2600: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2601: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2602: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2603: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2604: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2605: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2606: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2607: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2608: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2609: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2610: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2611: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2612: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2613: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2614: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2615: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2616: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2617: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2618: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2619: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2620: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2621: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2622: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2623: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2624: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2625: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2626: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2627: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2628: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2629: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2630: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2631: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2632: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2633: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2634: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2635: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2636: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2637: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2638: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2639: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2640: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2641: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2642: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2643: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2644: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2645: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2646: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2647: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2648: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2649: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2650: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2651: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2652: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2653: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2654: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2655: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2656: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2657: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2658: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2659: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2660: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2661: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2662: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2663: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2664: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2665: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2666: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2667: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2668: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2669: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2670: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2671: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2672: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2673: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2674: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2675: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2676: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2677: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2678: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2679: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2680: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2681: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2682: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2683: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2684: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2685: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2686: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2687: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2688: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2689: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2690: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2691: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2692: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2693: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2694: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2695: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2696: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2697: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2698: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2699: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2700: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2701: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2702: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2703: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2704: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2705: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2706: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2707: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2708: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2709: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2710: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2711: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2712: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2713: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2714: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2715: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2716: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2717: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2718: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2719: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2720: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2721: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2722: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2723: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2724: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2725: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2726: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2727: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2728: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2729: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2730: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2731: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2732: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2733: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2734: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2735: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2736: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2737: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2738: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2739: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2740: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2741: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2742: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2743: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2744: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2745: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2746: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2747: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2748: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2749: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2750: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2751: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2752: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2753: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2754: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2755: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2756: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2757: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2758: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2759: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2760: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2761: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2762: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2763: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2764: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2765: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2766: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2767: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2768: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2769: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2770: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2771: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2772: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2773: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2774: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2775: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2776: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2777: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2778: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2779: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2780: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2781: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2782: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2783: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2784: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2785: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2786: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2787: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2788: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2789: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2790: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2791: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2792: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2793: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2794: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2795: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2796: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2797: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2798: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2799: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2800: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2801: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2802: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2803: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2804: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2805: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2806: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2807: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2808: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2809: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2810: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2811: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2812: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2813: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2814: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2815: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2816: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2817: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2818: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2819: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2820: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2821: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2822: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2823: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2824: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2825: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2826: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2827: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2828: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2829: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2830: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2831: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2832: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2833: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2834: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2835: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2836: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2837: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2838: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2839: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2840: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2841: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2842: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2843: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2844: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2845: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2846: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2847: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2848: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2849: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2850: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2851: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2852: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2853: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2854: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2855: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2856: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2857: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2858: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2859: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2860: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2861: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2862: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2863: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2864: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2865: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2866: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2867: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2868: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2869: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2870: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2871: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2872: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2873: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2874: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2875: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2876: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2877: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2878: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2879: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2880: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2881: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2882: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2883: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2884: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2885: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2886: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2887: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2888: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2889: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2890: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2891: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2892: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2893: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2894: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2895: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2896: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2897: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2898: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2899: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2900: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2901: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2902: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2903: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2904: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2905: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2906: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2907: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2908: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2909: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2910: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2911: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2912: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2913: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2914: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2915: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2916: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2917: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2918: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2919: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2920: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2921: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2922: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2923: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2924: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2925: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2926: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2927: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2928: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2929: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2930: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2931: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2932: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2933: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2934: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2935: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2936: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2937: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2938: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2939: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2940: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2941: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2942: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2943: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2944: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2945: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2946: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2947: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2948: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2949: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2950: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2951: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2952: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2953: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2954: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2955: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2956: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2957: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2958: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2959: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2960: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2961: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2962: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2963: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2964: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2965: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2966: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2967: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2968: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2969: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2970: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2971: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2972: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2973: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2974: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2975: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2976: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2977: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2978: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2979: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2980: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2981: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2982: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2983: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2984: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2985: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2986: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2987: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2988: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2989: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2990: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2991: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2992: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2993: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2994: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2995: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2996: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2997: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2998: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:2999: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3000: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3001: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3002: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3003: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3004: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3005: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3006: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3007: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3008: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3009: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3010: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3011: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3012: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3013: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3014: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3015: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3016: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3017: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3018: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3019: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3020: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3021: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3022: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3023: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3024: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3025: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3026: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3027: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3028: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3029: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3030: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3031: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3032: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3033: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3034: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3035: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3036: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3037: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3038: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3039: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3040: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3041: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3042: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3043: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3044: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3045: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3046: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3047: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3048: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3049: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3050: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3051: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3052: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3053: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3054: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3055: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3056: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3057: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3058: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3059: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3060: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3061: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3062: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3063: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3064: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3065: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3066: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3067: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3068: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3069: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3070: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3071: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3072: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3073: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3074: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3075: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3076: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3077: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3078: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3079: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3080: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3081: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3082: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3083: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3084: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3085: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3086: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3087: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3088: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3089: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3090: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3091: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3092: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3093: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3094: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3095: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3096: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3097: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3098: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3099: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3100: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3101: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3102: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3103: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3104: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3105: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3106: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3107: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3108: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3109: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3110: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3111: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3112: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3113: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3114: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3115: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3116: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3117: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3118: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3119: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3120: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3121: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3122: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3123: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3124: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3125: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3126: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3127: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3128: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3129: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3130: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3131: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3132: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3133: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3134: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3135: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3136: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3137: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3138: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3139: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3140: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3141: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3142: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3143: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3144: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3145: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3146: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3147: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3148: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3149: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3150: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3151: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3152: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3153: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3154: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3155: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3156: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3157: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3158: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3159: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3160: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3161: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3162: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3163: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3164: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3165: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3166: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3167: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3168: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3169: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3170: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3171: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3172: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3173: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3174: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3175: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3176: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3177: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3178: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3179: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3180: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3181: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3182: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3183: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3184: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3185: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3186: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3187: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3188: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3189: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3190: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3191: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3192: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3193: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3194: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3195: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3196: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3197: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3198: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3199: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3200: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3201: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3202: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3203: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3204: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3205: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3206: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3207: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3208: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3209: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3210: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3211: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3212: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3213: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3214: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3215: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3216: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3217: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3218: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3219: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3220: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3221: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3222: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3223: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3224: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3225: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3226: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3227: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3228: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3229: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3230: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3231: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3232: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3233: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3234: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3235: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3236: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3237: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3238: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3239: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3240: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3241: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3242: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3243: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3244: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3245: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3246: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3247: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3248: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3249: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3250: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3251: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3252: assign statement found in netlist +openlane/openframe_project_wrapper/runs/full3/02-yosys-synthesis/openframe_project_wrapper.nl.v:3253: assign statement found in netlist 'PNR_SDC_FILE' is not defined. Using generic fallback SDC for OpenROAD PnR steps. 'SIGNOFF_SDC_FILE' is not defined. Using generic fallback SDC for OpenROAD PnR steps. [STA-0366] port '__VIRTUAL_CLK__' not found. @@ -2077,42 +2099,54 @@ openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_proje [GRT-0036] Pin gpio_loopback_one[23] is outside die area. [GRT-0036] Pin gpio_inp_dis[23] is outside die area. [GRT-0036] Pin gpio_inp_dis[23] is outside die area. -[GRT-0036] Pin gpio_oeb[24] is outside die area. -[GRT-0036] Pin gpio_oeb[24] is outside die area. [GRT-0036] Pin gpio_loopback_one[24] is outside die area. [GRT-0036] Pin gpio_loopback_one[24] is outside die area. [GRT-0036] Pin gpio_inp_dis[24] is outside die area. [GRT-0036] Pin gpio_inp_dis[24] is outside die area. -[GRT-0036] Pin gpio_oeb[25] is outside die area. -[GRT-0036] Pin gpio_oeb[25] is outside die area. +[GRT-0036] Pin gpio_dm2[24] is outside die area. +[GRT-0036] Pin gpio_dm2[24] is outside die area. +[GRT-0036] Pin gpio_dm1[24] is outside die area. +[GRT-0036] Pin gpio_dm1[24] is outside die area. [GRT-0036] Pin gpio_loopback_one[25] is outside die area. [GRT-0036] Pin gpio_loopback_one[25] is outside die area. [GRT-0036] Pin gpio_inp_dis[25] is outside die area. [GRT-0036] Pin gpio_inp_dis[25] is outside die area. -[GRT-0036] Pin gpio_oeb[26] is outside die area. -[GRT-0036] Pin gpio_oeb[26] is outside die area. +[GRT-0036] Pin gpio_dm2[25] is outside die area. +[GRT-0036] Pin gpio_dm2[25] is outside die area. +[GRT-0036] Pin gpio_dm1[25] is outside die area. +[GRT-0036] Pin gpio_dm1[25] is outside die area. [GRT-0036] Pin gpio_loopback_one[26] is outside die area. [GRT-0036] Pin gpio_loopback_one[26] is outside die area. [GRT-0036] Pin gpio_inp_dis[26] is outside die area. [GRT-0036] Pin gpio_inp_dis[26] is outside die area. -[GRT-0036] Pin gpio_oeb[27] is outside die area. -[GRT-0036] Pin gpio_oeb[27] is outside die area. +[GRT-0036] Pin gpio_dm2[26] is outside die area. +[GRT-0036] Pin gpio_dm2[26] is outside die area. +[GRT-0036] Pin gpio_dm1[26] is outside die area. +[GRT-0036] Pin gpio_dm1[26] is outside die area. [GRT-0036] Pin gpio_loopback_one[27] is outside die area. [GRT-0036] Pin gpio_loopback_one[27] is outside die area. [GRT-0036] Pin gpio_inp_dis[27] is outside die area. [GRT-0036] Pin gpio_inp_dis[27] is outside die area. -[GRT-0036] Pin gpio_oeb[28] is outside die area. -[GRT-0036] Pin gpio_oeb[28] is outside die area. +[GRT-0036] Pin gpio_dm2[27] is outside die area. +[GRT-0036] Pin gpio_dm2[27] is outside die area. +[GRT-0036] Pin gpio_dm1[27] is outside die area. +[GRT-0036] Pin gpio_dm1[27] is outside die area. [GRT-0036] Pin gpio_loopback_one[28] is outside die area. [GRT-0036] Pin gpio_loopback_one[28] is outside die area. [GRT-0036] Pin gpio_inp_dis[28] is outside die area. [GRT-0036] Pin gpio_inp_dis[28] is outside die area. -[GRT-0036] Pin gpio_oeb[29] is outside die area. -[GRT-0036] Pin gpio_oeb[29] is outside die area. +[GRT-0036] Pin gpio_dm2[28] is outside die area. +[GRT-0036] Pin gpio_dm2[28] is outside die area. +[GRT-0036] Pin gpio_dm1[28] is outside die area. +[GRT-0036] Pin gpio_dm1[28] is outside die area. [GRT-0036] Pin gpio_loopback_one[29] is outside die area. [GRT-0036] Pin gpio_loopback_one[29] is outside die area. [GRT-0036] Pin gpio_inp_dis[29] is outside die area. [GRT-0036] Pin gpio_inp_dis[29] is outside die area. +[GRT-0036] Pin gpio_dm2[29] is outside die area. +[GRT-0036] Pin gpio_dm2[29] is outside die area. +[GRT-0036] Pin gpio_dm1[29] is outside die area. +[GRT-0036] Pin gpio_dm1[29] is outside die area. [GRT-0036] Pin gpio_loopback_one[2] is outside die area. [GRT-0036] Pin gpio_loopback_one[2] is outside die area. [GRT-0036] Pin gpio_inp_dis[2] is outside die area. @@ -2121,36 +2155,46 @@ openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_proje [GRT-0036] Pin gpio_dm2[2] is outside die area. [GRT-0036] Pin gpio_dm1[2] is outside die area. [GRT-0036] Pin gpio_dm1[2] is outside die area. -[GRT-0036] Pin gpio_oeb[30] is outside die area. -[GRT-0036] Pin gpio_oeb[30] is outside die area. [GRT-0036] Pin gpio_loopback_one[30] is outside die area. [GRT-0036] Pin gpio_loopback_one[30] is outside die area. [GRT-0036] Pin gpio_inp_dis[30] is outside die area. [GRT-0036] Pin gpio_inp_dis[30] is outside die area. -[GRT-0036] Pin gpio_oeb[31] is outside die area. -[GRT-0036] Pin gpio_oeb[31] is outside die area. +[GRT-0036] Pin gpio_dm2[30] is outside die area. +[GRT-0036] Pin gpio_dm2[30] is outside die area. +[GRT-0036] Pin gpio_dm1[30] is outside die area. +[GRT-0036] Pin gpio_dm1[30] is outside die area. [GRT-0036] Pin gpio_loopback_one[31] is outside die area. [GRT-0036] Pin gpio_loopback_one[31] is outside die area. [GRT-0036] Pin gpio_inp_dis[31] is outside die area. [GRT-0036] Pin gpio_inp_dis[31] is outside die area. -[GRT-0036] Pin gpio_oeb[32] is outside die area. -[GRT-0036] Pin gpio_oeb[32] is outside die area. +[GRT-0036] Pin gpio_dm2[31] is outside die area. +[GRT-0036] Pin gpio_dm2[31] is outside die area. +[GRT-0036] Pin gpio_dm1[31] is outside die area. +[GRT-0036] Pin gpio_dm1[31] is outside die area. [GRT-0036] Pin gpio_loopback_one[32] is outside die area. [GRT-0036] Pin gpio_loopback_one[32] is outside die area. [GRT-0036] Pin gpio_inp_dis[32] is outside die area. [GRT-0036] Pin gpio_inp_dis[32] is outside die area. -[GRT-0036] Pin gpio_oeb[33] is outside die area. -[GRT-0036] Pin gpio_oeb[33] is outside die area. +[GRT-0036] Pin gpio_dm2[32] is outside die area. +[GRT-0036] Pin gpio_dm2[32] is outside die area. +[GRT-0036] Pin gpio_dm1[32] is outside die area. +[GRT-0036] Pin gpio_dm1[32] is outside die area. [GRT-0036] Pin gpio_loopback_one[33] is outside die area. [GRT-0036] Pin gpio_loopback_one[33] is outside die area. [GRT-0036] Pin gpio_inp_dis[33] is outside die area. [GRT-0036] Pin gpio_inp_dis[33] is outside die area. -[GRT-0036] Pin gpio_oeb[34] is outside die area. -[GRT-0036] Pin gpio_oeb[34] is outside die area. +[GRT-0036] Pin gpio_dm2[33] is outside die area. +[GRT-0036] Pin gpio_dm2[33] is outside die area. +[GRT-0036] Pin gpio_dm1[33] is outside die area. +[GRT-0036] Pin gpio_dm1[33] is outside die area. [GRT-0036] Pin gpio_loopback_one[34] is outside die area. [GRT-0036] Pin gpio_loopback_one[34] is outside die area. [GRT-0036] Pin gpio_inp_dis[34] is outside die area. [GRT-0036] Pin gpio_inp_dis[34] is outside die area. +[GRT-0036] Pin gpio_dm2[34] is outside die area. +[GRT-0036] Pin gpio_dm2[34] is outside die area. +[GRT-0036] Pin gpio_dm1[34] is outside die area. +[GRT-0036] Pin gpio_dm1[34] is outside die area. [GRT-0036] Pin gpio_oeb[35] is outside die area. [GRT-0036] Pin gpio_oeb[35] is outside die area. [GRT-0036] Pin gpio_loopback_one[35] is outside die area. @@ -2597,28 +2641,6 @@ openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_proje [GRT-0036] Pin gpio_dm2[22] is outside die area. [GRT-0036] Pin gpio_dm1[22] is outside die area. [GRT-0036] Pin gpio_dm1[22] is outside die area. -[GRT-0036] Pin gpio_dm0[22] is outside die area. -[GRT-0036] Pin gpio_dm0[22] is outside die area. -[GRT-0036] Pin gpio_analog_sel[22] is outside die area. -[GRT-0036] Pin gpio_analog_sel[22] is outside die area. -[GRT-0036] Pin gpio_analog_pol[22] is outside die area. -[GRT-0036] Pin gpio_analog_pol[22] is outside die area. -[GRT-0036] Pin gpio_analog_en[22] is outside die area. -[GRT-0036] Pin gpio_analog_en[22] is outside die area. -[GRT-0036] Pin gpio_vtrip_sel[23] is outside die area. -[GRT-0036] Pin gpio_vtrip_sel[23] is outside die area. -[GRT-0036] Pin gpio_slow_sel[23] is outside die area. -[GRT-0036] Pin gpio_slow_sel[23] is outside die area. -[GRT-0036] Pin gpio_out[23] is outside die area. -[GRT-0036] Pin gpio_out[23] is outside die area. -[GRT-0036] Pin gpio_loopback_zero[23] is outside die area. -[GRT-0036] Pin gpio_loopback_zero[23] is outside die area. -[GRT-0036] Pin gpio_ib_mode_sel[23] is outside die area. -[GRT-0036] Pin gpio_ib_mode_sel[23] is outside die area. -[GRT-0036] Pin gpio_holdover[23] is outside die area. -[GRT-0036] Pin gpio_holdover[23] is outside die area. -[GRT-0036] Pin gpio_dm2[23] is outside die area. -[GRT-0036] Pin gpio_dm2[23] is outside die area. [GRT-0036] message limit (1000) reached. This message will no longer print. [STA-0366] port '__VIRTUAL_CLK__' not found. [STA-0366] port '__VIRTUAL_CLK__' not found. @@ -2677,7 +2699,27 @@ openlane/openframe_project_wrapper/runs/final/02-yosys-synthesis/openframe_proje Threshold for Threshold-surpassing long wires is not set. The checker will be skipped. Cell 'openframe_project_wrapper' has (88) inout pin(s) without antenna gate information not antenna diffusion information. They might be disconnected. Cell 'openframe_project_wrapper' has (211) input pin(s) without antenna gate information. They might not be connected to a gate. -Cell 'openframe_project_wrapper' has (561) output pin(s) without antenna diffusion information. They might not be driven. +Cell 'openframe_project_wrapper' has (550) output pin(s) without antenna diffusion information. They might not be driven. +Max Slew violations found in the following corners: +* max_ff_n40C_1v95 +* max_ss_100C_1v60 +* max_tt_025C_1v80 +* min_ff_n40C_1v95 +* min_ss_100C_1v60 +* min_tt_025C_1v80 +* nom_ff_n40C_1v95 +* nom_ss_100C_1v60 +* nom_tt_025C_1v80 +Max Cap violations found in the following corners: +* max_ff_n40C_1v95 +* max_ss_100C_1v60 +* max_tt_025C_1v80 +* min_ff_n40C_1v95 +* min_ss_100C_1v60 +* min_tt_025C_1v80 +* nom_ff_n40C_1v95 +* nom_ss_100C_1v60 +* nom_tt_025C_1v80 Max Slew violations found in the following corners: * max_ff_n40C_1v95 * max_ss_100C_1v60 diff --git a/signoff/openframe_project_wrapper/sdf/max_ff_n40C_1v95/openframe_project_wrapper.sdf b/signoff/openframe_project_wrapper/sdf/max_ff_n40C_1v95/openframe_project_wrapper.sdf index b0135f8..cdc5471 100644 --- a/signoff/openframe_project_wrapper/sdf/max_ff_n40C_1v95/openframe_project_wrapper.sdf +++ b/signoff/openframe_project_wrapper/sdf/max_ff_n40C_1v95/openframe_project_wrapper.sdf @@ -1,7 +1,7 @@ (DELAYFILE (SDFVERSION "3.0") (DESIGN "openframe_project_wrapper") - (DATE "Thu Sep 24 11:25:23 2026") + (DATE "Thu Sep 24 10:41:33 2026") (VENDOR "Parallax") (PROGRAM "STA") (VERSION "2.7.0") @@ -15,10 +15,14 @@ (INSTANCE) (DELAY (ABSOLUTE - (INTERCONNECT gpio_in[1] mprj.ANTENNA_input1_A.DIODE (0.071:0.071:0.071) (0.032:0.032:0.032)) - (INTERCONNECT gpio_in[1] mprj.input1.A (0.072:0.072:0.072) (0.032:0.032:0.032)) - (INTERCONNECT gpio_in[0] mprj.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (0.528:0.528:0.528) (0.286:0.286:0.286)) - (INTERCONNECT gpio_in[0] mprj.clkbuf_0_wb_clk_i.A (0.528:0.528:0.528) (0.286:0.286:0.286)) + (INTERCONNECT gpio_in[1] mprj.ANTENNA_input1_A.DIODE (0.919:0.919:0.919) (0.432:0.432:0.432)) + (INTERCONNECT gpio_in[1] mprj.input1.A (0.919:0.919:0.919) (0.432:0.432:0.432)) + (INTERCONNECT gpio_in[1] mprj2.ANTENNA_input1_A.DIODE (0.931:0.931:0.931) (0.445:0.445:0.445)) + (INTERCONNECT gpio_in[1] mprj2.input1.A (0.931:0.931:0.931) (0.445:0.445:0.445)) + (INTERCONNECT gpio_in[0] mprj.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (1.779:1.779:1.779) (0.883:0.883:0.883)) + (INTERCONNECT gpio_in[0] mprj.clkbuf_0_wb_clk_i.A (1.779:1.779:1.779) (0.883:0.883:0.883)) + (INTERCONNECT gpio_in[0] mprj2.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (1.802:1.802:1.802) (0.905:0.905:0.905)) + (INTERCONNECT gpio_in[0] mprj2.clkbuf_0_wb_clk_i.A (1.802:1.802:1.802) (0.905:0.905:0.905)) (INTERCONNECT gpio_loopback_one[43] gpio_inp_dis[43] (0.172:0.172:0.172) (0.081:0.081:0.081)) (INTERCONNECT gpio_loopback_one[43] gpio_oeb[43] (0.172:0.172:0.172) (0.081:0.081:0.081)) (INTERCONNECT gpio_loopback_one[42] gpio_inp_dis[42] (0.174:0.174:0.174) (0.082:0.082:0.082)) @@ -35,30 +39,41 @@ (INTERCONNECT gpio_loopback_one[37] gpio_oeb[37] (0.181:0.181:0.181) (0.085:0.085:0.085)) (INTERCONNECT gpio_loopback_one[36] gpio_inp_dis[36] (0.180:0.180:0.180) (0.085:0.085:0.085)) (INTERCONNECT gpio_loopback_one[36] gpio_oeb[36] (0.179:0.179:0.179) (0.084:0.084:0.084)) - (INTERCONNECT gpio_loopback_one[35] gpio_inp_dis[35] (0.180:0.180:0.180) (0.085:0.085:0.085)) - (INTERCONNECT gpio_loopback_one[35] gpio_oeb[35] (0.180:0.180:0.180) (0.084:0.084:0.084)) - (INTERCONNECT gpio_loopback_one[34] gpio_inp_dis[34] (0.178:0.178:0.178) (0.084:0.084:0.084)) - (INTERCONNECT gpio_loopback_one[34] gpio_oeb[34] (0.178:0.178:0.178) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[33] gpio_inp_dis[33] (0.178:0.178:0.178) (0.084:0.084:0.084)) - (INTERCONNECT gpio_loopback_one[33] gpio_oeb[33] (0.178:0.178:0.178) (0.084:0.084:0.084)) - (INTERCONNECT gpio_loopback_one[32] gpio_inp_dis[32] (0.180:0.180:0.180) (0.085:0.085:0.085)) - (INTERCONNECT gpio_loopback_one[32] gpio_oeb[32] (0.180:0.180:0.180) (0.084:0.084:0.084)) - (INTERCONNECT gpio_loopback_one[31] gpio_inp_dis[31] (0.178:0.178:0.178) (0.084:0.084:0.084)) - (INTERCONNECT gpio_loopback_one[31] gpio_oeb[31] (0.178:0.178:0.178) (0.084:0.084:0.084)) - (INTERCONNECT gpio_loopback_one[30] gpio_inp_dis[30] (0.180:0.180:0.180) (0.085:0.085:0.085)) - (INTERCONNECT gpio_loopback_one[30] gpio_oeb[30] (0.179:0.179:0.179) (0.084:0.084:0.084)) - (INTERCONNECT gpio_loopback_one[29] gpio_inp_dis[29] (0.179:0.179:0.179) (0.085:0.085:0.085)) - (INTERCONNECT gpio_loopback_one[29] gpio_oeb[29] (0.178:0.178:0.178) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[28] gpio_inp_dis[28] (0.177:0.177:0.177) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[28] gpio_oeb[28] (0.176:0.176:0.176) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[27] gpio_inp_dis[27] (0.181:0.181:0.181) (0.085:0.085:0.085)) - (INTERCONNECT gpio_loopback_one[27] gpio_oeb[27] (0.181:0.181:0.181) (0.085:0.085:0.085)) - (INTERCONNECT gpio_loopback_one[26] gpio_inp_dis[26] (0.179:0.179:0.179) (0.084:0.084:0.084)) - (INTERCONNECT gpio_loopback_one[26] gpio_oeb[26] (0.178:0.178:0.178) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[25] gpio_inp_dis[25] (0.179:0.179:0.179) (0.084:0.084:0.084)) - (INTERCONNECT gpio_loopback_one[25] gpio_oeb[25] (0.179:0.179:0.179) (0.084:0.084:0.084)) - (INTERCONNECT gpio_loopback_one[24] gpio_inp_dis[24] (0.176:0.176:0.176) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[24] gpio_oeb[24] (0.176:0.176:0.176) (0.083:0.083:0.083)) + (INTERCONNECT gpio_loopback_one[35] gpio_inp_dis[35] (0.181:0.181:0.181) (0.085:0.085:0.085)) + (INTERCONNECT gpio_loopback_one[35] gpio_oeb[35] (0.181:0.181:0.181) (0.085:0.085:0.085)) + (INTERCONNECT gpio_loopback_one[34] gpio_dm1[34] (0.267:0.267:0.267) (0.128:0.128:0.128)) + (INTERCONNECT gpio_loopback_one[34] gpio_dm2[34] (0.264:0.264:0.264) (0.125:0.125:0.125)) + (INTERCONNECT gpio_loopback_one[34] gpio_inp_dis[34] (0.267:0.267:0.267) (0.127:0.127:0.127)) + (INTERCONNECT gpio_loopback_one[33] gpio_dm1[33] (0.267:0.267:0.267) (0.128:0.128:0.128)) + (INTERCONNECT gpio_loopback_one[33] gpio_dm2[33] (0.267:0.267:0.267) (0.127:0.127:0.127)) + (INTERCONNECT gpio_loopback_one[33] gpio_inp_dis[33] (0.267:0.267:0.267) (0.127:0.127:0.127)) + (INTERCONNECT gpio_loopback_one[32] gpio_dm1[32] (0.265:0.265:0.265) (0.127:0.127:0.127)) + (INTERCONNECT gpio_loopback_one[32] gpio_dm2[32] (0.263:0.263:0.263) (0.124:0.124:0.124)) + (INTERCONNECT gpio_loopback_one[32] gpio_inp_dis[32] (0.265:0.265:0.265) (0.126:0.126:0.126)) + (INTERCONNECT gpio_loopback_one[31] gpio_dm1[31] (0.263:0.263:0.263) (0.126:0.126:0.126)) + (INTERCONNECT gpio_loopback_one[31] gpio_dm2[31] (0.262:0.262:0.262) (0.125:0.125:0.125)) + (INTERCONNECT gpio_loopback_one[31] gpio_inp_dis[31] (0.262:0.262:0.262) (0.125:0.125:0.125)) + (INTERCONNECT gpio_loopback_one[30] gpio_dm1[30] (0.263:0.263:0.263) (0.125:0.125:0.125)) + (INTERCONNECT gpio_loopback_one[30] gpio_dm2[30] (0.263:0.263:0.263) (0.125:0.125:0.125)) + (INTERCONNECT gpio_loopback_one[30] gpio_inp_dis[30] (0.263:0.263:0.263) (0.125:0.125:0.125)) + (INTERCONNECT gpio_loopback_one[29] gpio_dm1[29] (0.277:0.277:0.277) (0.132:0.132:0.132)) + (INTERCONNECT gpio_loopback_one[29] gpio_dm2[29] (0.276:0.276:0.276) (0.132:0.132:0.132)) + (INTERCONNECT gpio_loopback_one[29] gpio_inp_dis[29] (0.276:0.276:0.276) (0.132:0.132:0.132)) + (INTERCONNECT gpio_loopback_one[28] gpio_dm1[28] (0.270:0.270:0.270) (0.130:0.130:0.130)) + (INTERCONNECT gpio_loopback_one[28] gpio_dm2[28] (0.269:0.269:0.269) (0.128:0.128:0.128)) + (INTERCONNECT gpio_loopback_one[28] gpio_inp_dis[28] (0.269:0.269:0.269) (0.128:0.128:0.128)) + (INTERCONNECT gpio_loopback_one[27] gpio_dm1[27] (0.271:0.271:0.271) (0.129:0.129:0.129)) + (INTERCONNECT gpio_loopback_one[27] gpio_dm2[27] (0.271:0.271:0.271) (0.129:0.129:0.129)) + (INTERCONNECT gpio_loopback_one[27] gpio_inp_dis[27] (0.271:0.271:0.271) (0.129:0.129:0.129)) + (INTERCONNECT gpio_loopback_one[26] gpio_dm1[26] (0.267:0.267:0.267) (0.127:0.127:0.127)) + (INTERCONNECT gpio_loopback_one[26] gpio_dm2[26] (0.266:0.266:0.266) (0.127:0.127:0.127)) + (INTERCONNECT gpio_loopback_one[26] gpio_inp_dis[26] (0.267:0.267:0.267) (0.127:0.127:0.127)) + (INTERCONNECT gpio_loopback_one[25] gpio_dm1[25] (0.268:0.268:0.268) (0.129:0.129:0.129)) + (INTERCONNECT gpio_loopback_one[25] gpio_dm2[25] (0.266:0.266:0.266) (0.126:0.126:0.126)) + (INTERCONNECT gpio_loopback_one[25] gpio_inp_dis[25] (0.268:0.268:0.268) (0.128:0.128:0.128)) + (INTERCONNECT gpio_loopback_one[24] gpio_dm1[24] (0.269:0.269:0.269) (0.129:0.129:0.129)) + (INTERCONNECT gpio_loopback_one[24] gpio_dm2[24] (0.268:0.268:0.268) (0.128:0.128:0.128)) + (INTERCONNECT gpio_loopback_one[24] gpio_inp_dis[24] (0.268:0.268:0.268) (0.127:0.127:0.127)) (INTERCONNECT gpio_loopback_one[23] gpio_inp_dis[23] (0.181:0.181:0.181) (0.085:0.085:0.085)) (INTERCONNECT gpio_loopback_one[23] gpio_oeb[23] (0.180:0.180:0.180) (0.084:0.084:0.084)) (INTERCONNECT gpio_loopback_one[22] gpio_inp_dis[22] (0.183:0.183:0.183) (0.086:0.086:0.086)) @@ -82,13 +97,13 @@ (INTERCONNECT gpio_loopback_one[13] gpio_inp_dis[13] (0.174:0.174:0.174) (0.082:0.082:0.082)) (INTERCONNECT gpio_loopback_one[13] gpio_oeb[13] (0.173:0.173:0.173) (0.081:0.081:0.081)) (INTERCONNECT gpio_loopback_one[12] gpio_dm1[12] (0.258:0.258:0.258) (0.123:0.123:0.123)) - (INTERCONNECT gpio_loopback_one[12] gpio_dm2[12] (0.257:0.257:0.257) (0.123:0.123:0.123)) + (INTERCONNECT gpio_loopback_one[12] gpio_dm2[12] (0.258:0.258:0.258) (0.123:0.123:0.123)) (INTERCONNECT gpio_loopback_one[12] gpio_inp_dis[12] (0.258:0.258:0.258) (0.123:0.123:0.123)) - (INTERCONNECT gpio_loopback_one[11] gpio_dm1[11] (0.260:0.260:0.260) (0.124:0.124:0.124)) - (INTERCONNECT gpio_loopback_one[11] gpio_dm2[11] (0.259:0.259:0.259) (0.124:0.124:0.124)) - (INTERCONNECT gpio_loopback_one[11] gpio_inp_dis[11] (0.260:0.260:0.260) (0.124:0.124:0.124)) + (INTERCONNECT gpio_loopback_one[11] gpio_dm1[11] (0.256:0.256:0.256) (0.122:0.122:0.122)) + (INTERCONNECT gpio_loopback_one[11] gpio_dm2[11] (0.255:0.255:0.255) (0.122:0.122:0.122)) + (INTERCONNECT gpio_loopback_one[11] gpio_inp_dis[11] (0.256:0.256:0.256) (0.122:0.122:0.122)) (INTERCONNECT gpio_loopback_one[10] gpio_dm1[10] (0.260:0.260:0.260) (0.124:0.124:0.124)) - (INTERCONNECT gpio_loopback_one[10] gpio_dm2[10] (0.257:0.257:0.257) (0.122:0.122:0.122)) + (INTERCONNECT gpio_loopback_one[10] gpio_dm2[10] (0.257:0.257:0.257) (0.121:0.121:0.121)) (INTERCONNECT gpio_loopback_one[10] gpio_inp_dis[10] (0.259:0.259:0.259) (0.124:0.124:0.124)) (INTERCONNECT gpio_loopback_one[9] gpio_dm1[9] (0.258:0.258:0.258) (0.123:0.123:0.123)) (INTERCONNECT gpio_loopback_one[9] gpio_dm2[9] (0.255:0.255:0.255) (0.121:0.121:0.121)) @@ -111,9 +126,9 @@ (INTERCONNECT gpio_loopback_one[3] gpio_dm1[3] (0.260:0.260:0.260) (0.124:0.124:0.124)) (INTERCONNECT gpio_loopback_one[3] gpio_dm2[3] (0.260:0.260:0.260) (0.124:0.124:0.124)) (INTERCONNECT gpio_loopback_one[3] gpio_inp_dis[3] (0.260:0.260:0.260) (0.124:0.124:0.124)) - (INTERCONNECT gpio_loopback_one[2] gpio_dm1[2] (0.259:0.259:0.259) (0.124:0.124:0.124)) - (INTERCONNECT gpio_loopback_one[2] gpio_dm2[2] (0.259:0.259:0.259) (0.123:0.123:0.123)) - (INTERCONNECT gpio_loopback_one[2] gpio_inp_dis[2] (0.259:0.259:0.259) (0.123:0.123:0.123)) + (INTERCONNECT gpio_loopback_one[2] gpio_dm1[2] (0.264:0.264:0.264) (0.127:0.127:0.127)) + (INTERCONNECT gpio_loopback_one[2] gpio_dm2[2] (0.262:0.262:0.262) (0.124:0.124:0.124)) + (INTERCONNECT gpio_loopback_one[2] gpio_inp_dis[2] (0.263:0.263:0.263) (0.125:0.125:0.125)) (INTERCONNECT gpio_loopback_one[1] gpio_dm0[1] (0.335:0.335:0.335) (0.161:0.161:0.161)) (INTERCONNECT gpio_loopback_one[1] gpio_dm1[1] (0.335:0.335:0.335) (0.161:0.161:0.161)) (INTERCONNECT gpio_loopback_one[1] gpio_dm2[1] (0.335:0.335:0.335) (0.161:0.161:0.161)) @@ -199,8 +214,8 @@ (INTERCONNECT gpio_loopback_zero[37] gpio_vtrip_sel[37] (0.892:0.892:0.892) (0.420:0.420:0.420)) (INTERCONNECT gpio_loopback_zero[36] gpio_analog_en[36] (0.900:0.900:0.900) (0.429:0.429:0.429)) (INTERCONNECT gpio_loopback_zero[36] gpio_analog_pol[36] (0.898:0.898:0.898) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[36] gpio_analog_sel[36] (0.895:0.895:0.895) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[36] gpio_dm0[36] (0.899:0.899:0.899) (0.429:0.429:0.429)) + (INTERCONNECT gpio_loopback_zero[36] gpio_analog_sel[36] (0.896:0.896:0.896) (0.425:0.425:0.425)) + (INTERCONNECT gpio_loopback_zero[36] gpio_dm0[36] (0.900:0.900:0.900) (0.429:0.429:0.429)) (INTERCONNECT gpio_loopback_zero[36] gpio_dm1[36] (0.902:0.902:0.902) (0.431:0.431:0.431)) (INTERCONNECT gpio_loopback_zero[36] gpio_dm2[36] (0.895:0.895:0.895) (0.424:0.424:0.424)) (INTERCONNECT gpio_loopback_zero[36] gpio_holdover[36] (0.894:0.894:0.894) (0.423:0.423:0.423)) @@ -208,138 +223,116 @@ (INTERCONNECT gpio_loopback_zero[36] gpio_out[36] (0.893:0.893:0.893) (0.422:0.422:0.422)) (INTERCONNECT gpio_loopback_zero[36] gpio_slow_sel[36] (0.902:0.902:0.902) (0.431:0.431:0.431)) (INTERCONNECT gpio_loopback_zero[36] gpio_vtrip_sel[36] (0.890:0.890:0.890) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_en[35] (0.901:0.901:0.901) (0.429:0.429:0.429)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_pol[35] (0.900:0.900:0.900) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_sel[35] (0.898:0.898:0.898) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm0[35] (0.900:0.900:0.900) (0.428:0.428:0.428)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm1[35] (0.901:0.901:0.901) (0.429:0.429:0.429)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm2[35] (0.898:0.898:0.898) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[35] gpio_holdover[35] (0.898:0.898:0.898) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[35] gpio_ib_mode_sel[35] (0.894:0.894:0.894) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[35] gpio_out[35] (0.898:0.898:0.898) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[35] gpio_slow_sel[35] (0.901:0.901:0.901) (0.429:0.429:0.429)) - (INTERCONNECT gpio_loopback_zero[35] gpio_vtrip_sel[35] (0.897:0.897:0.897) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_en[34] (0.899:0.899:0.899) (0.429:0.429:0.429)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_pol[34] (0.898:0.898:0.898) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_sel[34] (0.895:0.895:0.895) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm0[34] (0.898:0.898:0.898) (0.428:0.428:0.428)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm1[34] (0.900:0.900:0.900) (0.430:0.430:0.430)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm2[34] (0.895:0.895:0.895) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[34] gpio_holdover[34] (0.894:0.894:0.894) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[34] gpio_ib_mode_sel[34] (0.886:0.886:0.886) (0.415:0.415:0.415)) - (INTERCONNECT gpio_loopback_zero[34] gpio_out[34] (0.893:0.893:0.893) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[34] gpio_slow_sel[34] (0.900:0.900:0.900) (0.430:0.430:0.430)) - (INTERCONNECT gpio_loopback_zero[34] gpio_vtrip_sel[34] (0.890:0.890:0.890) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_en[33] (0.900:0.900:0.900) (0.430:0.430:0.430)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_pol[33] (0.898:0.898:0.898) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_sel[33] (0.893:0.893:0.893) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm0[33] (0.900:0.900:0.900) (0.429:0.429:0.429)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm1[33] (0.901:0.901:0.901) (0.430:0.430:0.430)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm2[33] (0.893:0.893:0.893) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[33] gpio_holdover[33] (0.892:0.892:0.892) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[33] gpio_ib_mode_sel[33] (0.884:0.884:0.884) (0.414:0.414:0.414)) - (INTERCONNECT gpio_loopback_zero[33] gpio_out[33] (0.891:0.891:0.891) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[33] gpio_slow_sel[33] (0.901:0.901:0.901) (0.430:0.430:0.430)) - (INTERCONNECT gpio_loopback_zero[33] gpio_vtrip_sel[33] (0.888:0.888:0.888) (0.418:0.418:0.418)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_en[32] (0.903:0.903:0.903) (0.430:0.430:0.430)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_pol[32] (0.902:0.902:0.902) (0.429:0.429:0.429)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_sel[32] (0.900:0.900:0.900) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm0[32] (0.903:0.903:0.903) (0.430:0.430:0.430)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm1[32] (0.904:0.904:0.904) (0.431:0.431:0.431)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm2[32] (0.899:0.899:0.899) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[32] gpio_holdover[32] (0.898:0.898:0.898) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[32] gpio_ib_mode_sel[32] (0.889:0.889:0.889) (0.416:0.416:0.416)) - (INTERCONNECT gpio_loopback_zero[32] gpio_out[32] (0.895:0.895:0.895) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[32] gpio_slow_sel[32] (0.905:0.905:0.905) (0.432:0.432:0.432)) - (INTERCONNECT gpio_loopback_zero[32] gpio_vtrip_sel[32] (0.892:0.892:0.892) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_en[31] (0.901:0.901:0.901) (0.429:0.429:0.429)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_pol[31] (0.898:0.898:0.898) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_sel[31] (0.896:0.896:0.896) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm0[31] (0.900:0.900:0.900) (0.428:0.428:0.428)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm1[31] (0.901:0.901:0.901) (0.429:0.429:0.429)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm2[31] (0.895:0.895:0.895) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[31] gpio_holdover[31] (0.894:0.894:0.894) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[31] gpio_ib_mode_sel[31] (0.889:0.889:0.889) (0.418:0.418:0.418)) - (INTERCONNECT gpio_loopback_zero[31] gpio_out[31] (0.893:0.893:0.893) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[31] gpio_slow_sel[31] (0.901:0.901:0.901) (0.429:0.429:0.429)) - (INTERCONNECT gpio_loopback_zero[31] gpio_vtrip_sel[31] (0.890:0.890:0.890) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_en[30] (0.903:0.903:0.903) (0.431:0.431:0.431)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_pol[30] (0.902:0.902:0.902) (0.430:0.430:0.430)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_sel[30] (0.899:0.899:0.899) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm0[30] (0.902:0.902:0.902) (0.431:0.431:0.431)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm1[30] (0.903:0.903:0.903) (0.431:0.431:0.431)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm2[30] (0.896:0.896:0.896) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[30] gpio_holdover[30] (0.892:0.892:0.892) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[30] gpio_ib_mode_sel[30] (0.886:0.886:0.886) (0.415:0.415:0.415)) - (INTERCONNECT gpio_loopback_zero[30] gpio_out[30] (0.890:0.890:0.890) (0.418:0.418:0.418)) - (INTERCONNECT gpio_loopback_zero[30] gpio_slow_sel[30] (0.903:0.903:0.903) (0.432:0.432:0.432)) - (INTERCONNECT gpio_loopback_zero[30] gpio_vtrip_sel[30] (0.887:0.887:0.887) (0.415:0.415:0.415)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_en[29] (0.903:0.903:0.903) (0.430:0.430:0.430)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_pol[29] (0.900:0.900:0.900) (0.428:0.428:0.428)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_sel[29] (0.898:0.898:0.898) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm0[29] (0.902:0.902:0.902) (0.429:0.429:0.429)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm1[29] (0.903:0.903:0.903) (0.430:0.430:0.430)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm2[29] (0.897:0.897:0.897) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[29] gpio_holdover[29] (0.896:0.896:0.896) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[29] gpio_ib_mode_sel[29] (0.891:0.891:0.891) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[29] gpio_out[29] (0.895:0.895:0.895) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[29] gpio_slow_sel[29] (0.903:0.903:0.903) (0.431:0.431:0.431)) - (INTERCONNECT gpio_loopback_zero[29] gpio_vtrip_sel[29] (0.892:0.892:0.892) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_en[28] (0.902:0.902:0.902) (0.431:0.431:0.431)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_pol[28] (0.901:0.901:0.901) (0.430:0.430:0.430)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_sel[28] (0.898:0.898:0.898) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm0[28] (0.901:0.901:0.901) (0.430:0.430:0.430)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm1[28] (0.902:0.902:0.902) (0.431:0.431:0.431)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm2[28] (0.893:0.893:0.893) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[28] gpio_holdover[28] (0.890:0.890:0.890) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[28] gpio_ib_mode_sel[28] (0.887:0.887:0.887) (0.416:0.416:0.416)) - (INTERCONNECT gpio_loopback_zero[28] gpio_out[28] (0.889:0.889:0.889) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[28] gpio_slow_sel[28] (0.902:0.902:0.902) (0.432:0.432:0.432)) - (INTERCONNECT gpio_loopback_zero[28] gpio_vtrip_sel[28] (0.883:0.883:0.883) (0.413:0.413:0.413)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_en[27] (0.900:0.900:0.900) (0.429:0.429:0.429)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_pol[27] (0.899:0.899:0.899) (0.428:0.428:0.428)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_sel[27] (0.897:0.897:0.897) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm0[27] (0.900:0.900:0.900) (0.428:0.428:0.428)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm1[27] (0.901:0.901:0.901) (0.430:0.430:0.430)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm2[27] (0.896:0.896:0.896) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[27] gpio_holdover[27] (0.895:0.895:0.895) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[27] gpio_ib_mode_sel[27] (0.890:0.890:0.890) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[27] gpio_out[27] (0.894:0.894:0.894) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[27] gpio_slow_sel[27] (0.901:0.901:0.901) (0.430:0.430:0.430)) - (INTERCONNECT gpio_loopback_zero[27] gpio_vtrip_sel[27] (0.891:0.891:0.891) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_en[26] (0.902:0.902:0.902) (0.429:0.429:0.429)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_pol[26] (0.902:0.902:0.902) (0.429:0.429:0.429)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_sel[26] (0.901:0.901:0.901) (0.428:0.428:0.428)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm0[26] (0.902:0.902:0.902) (0.429:0.429:0.429)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm1[26] (0.902:0.902:0.902) (0.429:0.429:0.429)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm2[26] (0.901:0.901:0.901) (0.428:0.428:0.428)) - (INTERCONNECT gpio_loopback_zero[26] gpio_holdover[26] (0.898:0.898:0.898) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[26] gpio_ib_mode_sel[26] (0.892:0.892:0.892) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[26] gpio_out[26] (0.896:0.896:0.896) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[26] gpio_slow_sel[26] (0.902:0.902:0.902) (0.429:0.429:0.429)) - (INTERCONNECT gpio_loopback_zero[26] gpio_vtrip_sel[26] (0.893:0.893:0.893) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_en[25] (0.906:0.906:0.906) (0.432:0.432:0.432)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_pol[25] (0.904:0.904:0.904) (0.431:0.431:0.431)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_sel[25] (0.900:0.900:0.900) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm0[25] (0.906:0.906:0.906) (0.432:0.432:0.432)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm1[25] (0.906:0.906:0.906) (0.433:0.433:0.433)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm2[25] (0.900:0.900:0.900) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[25] gpio_holdover[25] (0.899:0.899:0.899) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[25] gpio_ib_mode_sel[25] (0.884:0.884:0.884) (0.411:0.411:0.411)) - (INTERCONNECT gpio_loopback_zero[25] gpio_out[25] (0.898:0.898:0.898) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[25] gpio_slow_sel[25] (0.906:0.906:0.906) (0.433:0.433:0.433)) - (INTERCONNECT gpio_loopback_zero[25] gpio_vtrip_sel[25] (0.892:0.892:0.892) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_en[24] (0.901:0.901:0.901) (0.431:0.431:0.431)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_pol[24] (0.900:0.900:0.900) (0.430:0.430:0.430)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_sel[24] (0.896:0.896:0.896) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm0[24] (0.901:0.901:0.901) (0.430:0.430:0.430)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm1[24] (0.902:0.902:0.902) (0.431:0.431:0.431)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm2[24] (0.891:0.891:0.891) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[24] gpio_holdover[24] (0.890:0.890:0.890) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[24] gpio_ib_mode_sel[24] (0.885:0.885:0.885) (0.415:0.415:0.415)) - (INTERCONNECT gpio_loopback_zero[24] gpio_out[24] (0.889:0.889:0.889) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[24] gpio_slow_sel[24] (0.902:0.902:0.902) (0.431:0.431:0.431)) - (INTERCONNECT gpio_loopback_zero[24] gpio_vtrip_sel[24] (0.886:0.886:0.886) (0.416:0.416:0.416)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_en[35] (0.903:0.903:0.903) (0.430:0.430:0.430)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_pol[35] (0.902:0.902:0.902) (0.428:0.428:0.428)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_sel[35] (0.900:0.900:0.900) (0.427:0.427:0.427)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm0[35] (0.902:0.902:0.902) (0.428:0.428:0.428)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm1[35] (0.903:0.903:0.903) (0.430:0.430:0.430)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm2[35] (0.900:0.900:0.900) (0.426:0.426:0.426)) + (INTERCONNECT gpio_loopback_zero[35] gpio_holdover[35] (0.900:0.900:0.900) (0.426:0.426:0.426)) + (INTERCONNECT gpio_loopback_zero[35] gpio_ib_mode_sel[35] (0.896:0.896:0.896) (0.422:0.422:0.422)) + (INTERCONNECT gpio_loopback_zero[35] gpio_out[35] (0.900:0.900:0.900) (0.426:0.426:0.426)) + (INTERCONNECT gpio_loopback_zero[35] gpio_slow_sel[35] (0.903:0.903:0.903) (0.430:0.430:0.430)) + (INTERCONNECT gpio_loopback_zero[35] gpio_vtrip_sel[35] (0.899:0.899:0.899) (0.426:0.426:0.426)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_en[34] (0.745:0.745:0.745) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_pol[34] (0.745:0.745:0.745) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_sel[34] (0.744:0.744:0.744) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[34] gpio_dm0[34] (0.745:0.745:0.745) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[34] gpio_holdover[34] (0.744:0.744:0.744) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[34] gpio_ib_mode_sel[34] (0.741:0.741:0.741) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[34] gpio_oeb[34] (0.739:0.739:0.739) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_zero[34] gpio_slow_sel[34] (0.746:0.746:0.746) (0.355:0.355:0.355)) + (INTERCONNECT gpio_loopback_zero[34] gpio_vtrip_sel[34] (0.744:0.744:0.744) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_en[33] (0.754:0.754:0.754) (0.360:0.360:0.360)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_pol[33] (0.755:0.755:0.755) (0.361:0.361:0.361)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_sel[33] (0.752:0.752:0.752) (0.358:0.358:0.358)) + (INTERCONNECT gpio_loopback_zero[33] gpio_dm0[33] (0.754:0.754:0.754) (0.361:0.361:0.361)) + (INTERCONNECT gpio_loopback_zero[33] gpio_holdover[33] (0.749:0.749:0.749) (0.356:0.356:0.356)) + (INTERCONNECT gpio_loopback_zero[33] gpio_ib_mode_sel[33] (0.744:0.744:0.744) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[33] gpio_oeb[33] (0.739:0.739:0.739) (0.345:0.345:0.345)) + (INTERCONNECT gpio_loopback_zero[33] gpio_slow_sel[33] (0.754:0.754:0.754) (0.360:0.360:0.360)) + (INTERCONNECT gpio_loopback_zero[33] gpio_vtrip_sel[33] (0.745:0.745:0.745) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_en[32] (0.750:0.750:0.750) (0.358:0.358:0.358)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_pol[32] (0.749:0.749:0.749) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_sel[32] (0.746:0.746:0.746) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[32] gpio_dm0[32] (0.750:0.750:0.750) (0.358:0.358:0.358)) + (INTERCONNECT gpio_loopback_zero[32] gpio_holdover[32] (0.745:0.745:0.745) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[32] gpio_ib_mode_sel[32] (0.744:0.744:0.744) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[32] gpio_oeb[32] (0.741:0.741:0.741) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_zero[32] gpio_slow_sel[32] (0.752:0.752:0.752) (0.360:0.360:0.360)) + (INTERCONNECT gpio_loopback_zero[32] gpio_vtrip_sel[32] (0.744:0.744:0.744) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_en[31] (0.760:0.760:0.760) (0.362:0.362:0.362)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_pol[31] (0.758:0.758:0.758) (0.360:0.360:0.360)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_sel[31] (0.758:0.758:0.758) (0.360:0.360:0.360)) + (INTERCONNECT gpio_loopback_zero[31] gpio_dm0[31] (0.758:0.758:0.758) (0.360:0.360:0.360)) + (INTERCONNECT gpio_loopback_zero[31] gpio_holdover[31] (0.757:0.757:0.757) (0.360:0.360:0.360)) + (INTERCONNECT gpio_loopback_zero[31] gpio_ib_mode_sel[31] (0.755:0.755:0.755) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[31] gpio_oeb[31] (0.755:0.755:0.755) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[31] gpio_slow_sel[31] (0.760:0.760:0.760) (0.362:0.362:0.362)) + (INTERCONNECT gpio_loopback_zero[31] gpio_vtrip_sel[31] (0.755:0.755:0.755) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_en[30] (0.748:0.748:0.748) (0.358:0.358:0.358)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_pol[30] (0.747:0.747:0.747) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_sel[30] (0.745:0.745:0.745) (0.355:0.355:0.355)) + (INTERCONNECT gpio_loopback_zero[30] gpio_dm0[30] (0.748:0.748:0.748) (0.358:0.358:0.358)) + (INTERCONNECT gpio_loopback_zero[30] gpio_holdover[30] (0.740:0.740:0.740) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[30] gpio_ib_mode_sel[30] (0.735:0.735:0.735) (0.345:0.345:0.345)) + (INTERCONNECT gpio_loopback_zero[30] gpio_oeb[30] (0.732:0.732:0.732) (0.342:0.342:0.342)) + (INTERCONNECT gpio_loopback_zero[30] gpio_slow_sel[30] (0.748:0.748:0.748) (0.359:0.359:0.359)) + (INTERCONNECT gpio_loopback_zero[30] gpio_vtrip_sel[30] (0.736:0.736:0.736) (0.346:0.346:0.346)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_en[29] (0.753:0.753:0.753) (0.358:0.358:0.358)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_pol[29] (0.754:0.754:0.754) (0.359:0.359:0.359)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_sel[29] (0.753:0.753:0.753) (0.358:0.358:0.358)) + (INTERCONNECT gpio_loopback_zero[29] gpio_dm0[29] (0.754:0.754:0.754) (0.359:0.359:0.359)) + (INTERCONNECT gpio_loopback_zero[29] gpio_holdover[29] (0.753:0.753:0.753) (0.358:0.358:0.358)) + (INTERCONNECT gpio_loopback_zero[29] gpio_ib_mode_sel[29] (0.750:0.750:0.750) (0.355:0.355:0.355)) + (INTERCONNECT gpio_loopback_zero[29] gpio_oeb[29] (0.750:0.750:0.750) (0.355:0.355:0.355)) + (INTERCONNECT gpio_loopback_zero[29] gpio_slow_sel[29] (0.753:0.753:0.753) (0.358:0.358:0.358)) + (INTERCONNECT gpio_loopback_zero[29] gpio_vtrip_sel[29] (0.751:0.751:0.751) (0.356:0.356:0.356)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_en[28] (0.754:0.754:0.754) (0.361:0.361:0.361)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_pol[28] (0.753:0.753:0.753) (0.359:0.359:0.359)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_sel[28] (0.751:0.751:0.751) (0.358:0.358:0.358)) + (INTERCONNECT gpio_loopback_zero[28] gpio_dm0[28] (0.754:0.754:0.754) (0.361:0.361:0.361)) + (INTERCONNECT gpio_loopback_zero[28] gpio_holdover[28] (0.749:0.749:0.749) (0.356:0.356:0.356)) + (INTERCONNECT gpio_loopback_zero[28] gpio_ib_mode_sel[28] (0.743:0.743:0.743) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[28] gpio_oeb[28] (0.744:0.744:0.744) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[28] gpio_slow_sel[28] (0.755:0.755:0.755) (0.361:0.361:0.361)) + (INTERCONNECT gpio_loopback_zero[28] gpio_vtrip_sel[28] (0.743:0.743:0.743) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_en[27] (0.751:0.751:0.751) (0.359:0.359:0.359)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_pol[27] (0.750:0.750:0.750) (0.358:0.358:0.358)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_sel[27] (0.748:0.748:0.748) (0.356:0.356:0.356)) + (INTERCONNECT gpio_loopback_zero[27] gpio_dm0[27] (0.751:0.751:0.751) (0.358:0.358:0.358)) + (INTERCONNECT gpio_loopback_zero[27] gpio_holdover[27] (0.747:0.747:0.747) (0.355:0.355:0.355)) + (INTERCONNECT gpio_loopback_zero[27] gpio_ib_mode_sel[27] (0.744:0.744:0.744) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[27] gpio_oeb[27] (0.739:0.739:0.739) (0.346:0.346:0.346)) + (INTERCONNECT gpio_loopback_zero[27] gpio_slow_sel[27] (0.752:0.752:0.752) (0.360:0.360:0.360)) + (INTERCONNECT gpio_loopback_zero[27] gpio_vtrip_sel[27] (0.745:0.745:0.745) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_en[26] (0.754:0.754:0.754) (0.359:0.359:0.359)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_pol[26] (0.755:0.755:0.755) (0.360:0.360:0.360)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_sel[26] (0.754:0.754:0.754) (0.358:0.358:0.358)) + (INTERCONNECT gpio_loopback_zero[26] gpio_dm0[26] (0.755:0.755:0.755) (0.359:0.359:0.359)) + (INTERCONNECT gpio_loopback_zero[26] gpio_holdover[26] (0.754:0.754:0.754) (0.358:0.358:0.358)) + (INTERCONNECT gpio_loopback_zero[26] gpio_ib_mode_sel[26] (0.751:0.751:0.751) (0.355:0.355:0.355)) + (INTERCONNECT gpio_loopback_zero[26] gpio_oeb[26] (0.751:0.751:0.751) (0.355:0.355:0.355)) + (INTERCONNECT gpio_loopback_zero[26] gpio_slow_sel[26] (0.755:0.755:0.755) (0.359:0.359:0.359)) + (INTERCONNECT gpio_loopback_zero[26] gpio_vtrip_sel[26] (0.752:0.752:0.752) (0.356:0.356:0.356)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_en[25] (0.756:0.756:0.756) (0.361:0.361:0.361)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_pol[25] (0.756:0.756:0.756) (0.361:0.361:0.361)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_sel[25] (0.755:0.755:0.755) (0.360:0.360:0.360)) + (INTERCONNECT gpio_loopback_zero[25] gpio_dm0[25] (0.756:0.756:0.756) (0.361:0.361:0.361)) + (INTERCONNECT gpio_loopback_zero[25] gpio_holdover[25] (0.753:0.753:0.753) (0.358:0.358:0.358)) + (INTERCONNECT gpio_loopback_zero[25] gpio_ib_mode_sel[25] (0.748:0.748:0.748) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[25] gpio_oeb[25] (0.745:0.745:0.745) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[25] gpio_slow_sel[25] (0.756:0.756:0.756) (0.361:0.361:0.361)) + (INTERCONNECT gpio_loopback_zero[25] gpio_vtrip_sel[25] (0.749:0.749:0.749) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_en[24] (0.749:0.749:0.749) (0.358:0.358:0.358)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_pol[24] (0.749:0.749:0.749) (0.358:0.358:0.358)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_sel[24] (0.745:0.745:0.745) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[24] gpio_dm0[24] (0.749:0.749:0.749) (0.358:0.358:0.358)) + (INTERCONNECT gpio_loopback_zero[24] gpio_holdover[24] (0.742:0.742:0.742) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[24] gpio_ib_mode_sel[24] (0.738:0.738:0.738) (0.347:0.347:0.347)) + (INTERCONNECT gpio_loopback_zero[24] gpio_oeb[24] (0.738:0.738:0.738) (0.347:0.347:0.347)) + (INTERCONNECT gpio_loopback_zero[24] gpio_slow_sel[24] (0.750:0.750:0.750) (0.359:0.359:0.359)) + (INTERCONNECT gpio_loopback_zero[24] gpio_vtrip_sel[24] (0.738:0.738:0.738) (0.347:0.347:0.347)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_en[23] (0.899:0.899:0.899) (0.428:0.428:0.428)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_pol[23] (0.898:0.898:0.898) (0.428:0.428:0.428)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_sel[23] (0.894:0.894:0.894) (0.424:0.424:0.424)) @@ -461,31 +454,31 @@ (INTERCONNECT gpio_loopback_zero[13] gpio_out[13] (0.886:0.886:0.886) (0.417:0.417:0.417)) (INTERCONNECT gpio_loopback_zero[13] gpio_slow_sel[13] (0.900:0.900:0.900) (0.431:0.431:0.431)) (INTERCONNECT gpio_loopback_zero[13] gpio_vtrip_sel[13] (0.880:0.880:0.880) (0.411:0.411:0.411)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_en[12] (0.743:0.743:0.743) (0.354:0.354:0.354)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_pol[12] (0.742:0.742:0.742) (0.353:0.353:0.353)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_sel[12] (0.742:0.742:0.742) (0.353:0.353:0.353)) - (INTERCONNECT gpio_loopback_zero[12] gpio_dm0[12] (0.742:0.742:0.742) (0.353:0.353:0.353)) - (INTERCONNECT gpio_loopback_zero[12] gpio_holdover[12] (0.742:0.742:0.742) (0.353:0.353:0.353)) - (INTERCONNECT gpio_loopback_zero[12] gpio_ib_mode_sel[12] (0.739:0.739:0.739) (0.350:0.350:0.350)) - (INTERCONNECT gpio_loopback_zero[12] gpio_oeb[12] (0.736:0.736:0.736) (0.347:0.347:0.347)) - (INTERCONNECT gpio_loopback_zero[12] gpio_slow_sel[12] (0.743:0.743:0.743) (0.354:0.354:0.354)) - (INTERCONNECT gpio_loopback_zero[12] gpio_vtrip_sel[12] (0.741:0.741:0.741) (0.352:0.352:0.352)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_en[11] (0.740:0.740:0.740) (0.352:0.352:0.352)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_pol[11] (0.740:0.740:0.740) (0.352:0.352:0.352)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_sel[11] (0.740:0.740:0.740) (0.351:0.351:0.351)) - (INTERCONNECT gpio_loopback_zero[11] gpio_dm0[11] (0.740:0.740:0.740) (0.352:0.352:0.352)) - (INTERCONNECT gpio_loopback_zero[11] gpio_holdover[11] (0.739:0.739:0.739) (0.351:0.351:0.351)) - (INTERCONNECT gpio_loopback_zero[11] gpio_ib_mode_sel[11] (0.739:0.739:0.739) (0.350:0.350:0.350)) - (INTERCONNECT gpio_loopback_zero[11] gpio_oeb[11] (0.739:0.739:0.739) (0.350:0.350:0.350)) - (INTERCONNECT gpio_loopback_zero[11] gpio_slow_sel[11] (0.740:0.740:0.740) (0.352:0.352:0.352)) - (INTERCONNECT gpio_loopback_zero[11] gpio_vtrip_sel[11] (0.739:0.739:0.739) (0.351:0.351:0.351)) - (INTERCONNECT gpio_loopback_zero[10] gpio_analog_en[10] (0.740:0.740:0.740) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_en[12] (0.738:0.738:0.738) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_pol[12] (0.737:0.737:0.737) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_sel[12] (0.736:0.736:0.736) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[12] gpio_dm0[12] (0.737:0.737:0.737) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[12] gpio_holdover[12] (0.736:0.736:0.736) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[12] gpio_ib_mode_sel[12] (0.733:0.733:0.733) (0.347:0.347:0.347)) + (INTERCONNECT gpio_loopback_zero[12] gpio_oeb[12] (0.730:0.730:0.730) (0.344:0.344:0.344)) + (INTERCONNECT gpio_loopback_zero[12] gpio_slow_sel[12] (0.737:0.737:0.737) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[12] gpio_vtrip_sel[12] (0.736:0.736:0.736) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_en[11] (0.735:0.735:0.735) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_pol[11] (0.733:0.733:0.733) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_sel[11] (0.730:0.730:0.730) (0.346:0.346:0.346)) + (INTERCONNECT gpio_loopback_zero[11] gpio_dm0[11] (0.735:0.735:0.735) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[11] gpio_holdover[11] (0.729:0.729:0.729) (0.345:0.345:0.345)) + (INTERCONNECT gpio_loopback_zero[11] gpio_ib_mode_sel[11] (0.725:0.725:0.725) (0.342:0.342:0.342)) + (INTERCONNECT gpio_loopback_zero[11] gpio_oeb[11] (0.724:0.724:0.724) (0.341:0.341:0.341)) + (INTERCONNECT gpio_loopback_zero[11] gpio_slow_sel[11] (0.736:0.736:0.736) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[11] gpio_vtrip_sel[11] (0.726:0.726:0.726) (0.343:0.343:0.343)) + (INTERCONNECT gpio_loopback_zero[10] gpio_analog_en[10] (0.739:0.739:0.739) (0.353:0.353:0.353)) (INTERCONNECT gpio_loopback_zero[10] gpio_analog_pol[10] (0.739:0.739:0.739) (0.353:0.353:0.353)) (INTERCONNECT gpio_loopback_zero[10] gpio_analog_sel[10] (0.739:0.739:0.739) (0.352:0.352:0.352)) (INTERCONNECT gpio_loopback_zero[10] gpio_dm0[10] (0.739:0.739:0.739) (0.353:0.353:0.353)) (INTERCONNECT gpio_loopback_zero[10] gpio_holdover[10] (0.737:0.737:0.737) (0.350:0.350:0.350)) (INTERCONNECT gpio_loopback_zero[10] gpio_ib_mode_sel[10] (0.730:0.730:0.730) (0.343:0.343:0.343)) - (INTERCONNECT gpio_loopback_zero[10] gpio_oeb[10] (0.730:0.730:0.730) (0.343:0.343:0.343)) + (INTERCONNECT gpio_loopback_zero[10] gpio_oeb[10] (0.729:0.729:0.729) (0.343:0.343:0.343)) (INTERCONNECT gpio_loopback_zero[10] gpio_slow_sel[10] (0.741:0.741:0.741) (0.354:0.354:0.354)) (INTERCONNECT gpio_loopback_zero[10] gpio_vtrip_sel[10] (0.733:0.733:0.733) (0.346:0.346:0.346)) (INTERCONNECT gpio_loopback_zero[9] gpio_analog_en[9] (0.738:0.738:0.738) (0.351:0.351:0.351)) @@ -551,15 +544,15 @@ (INTERCONNECT gpio_loopback_zero[3] gpio_oeb[3] (0.736:0.736:0.736) (0.349:0.349:0.349)) (INTERCONNECT gpio_loopback_zero[3] gpio_slow_sel[3] (0.740:0.740:0.740) (0.353:0.353:0.353)) (INTERCONNECT gpio_loopback_zero[3] gpio_vtrip_sel[3] (0.736:0.736:0.736) (0.349:0.349:0.349)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_en[2] (0.743:0.743:0.743) (0.356:0.356:0.356)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_pol[2] (0.740:0.740:0.740) (0.353:0.353:0.353)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_sel[2] (0.737:0.737:0.737) (0.350:0.350:0.350)) - (INTERCONNECT gpio_loopback_zero[2] gpio_dm0[2] (0.742:0.742:0.742) (0.355:0.355:0.355)) - (INTERCONNECT gpio_loopback_zero[2] gpio_holdover[2] (0.736:0.736:0.736) (0.349:0.349:0.349)) - (INTERCONNECT gpio_loopback_zero[2] gpio_ib_mode_sel[2] (0.733:0.733:0.733) (0.345:0.345:0.345)) - (INTERCONNECT gpio_loopback_zero[2] gpio_oeb[2] (0.729:0.729:0.729) (0.342:0.342:0.342)) - (INTERCONNECT gpio_loopback_zero[2] gpio_slow_sel[2] (0.743:0.743:0.743) (0.356:0.356:0.356)) - (INTERCONNECT gpio_loopback_zero[2] gpio_vtrip_sel[2] (0.733:0.733:0.733) (0.346:0.346:0.346)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_en[2] (0.739:0.739:0.739) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_pol[2] (0.740:0.740:0.740) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_sel[2] (0.739:0.739:0.739) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[2] gpio_dm0[2] (0.740:0.740:0.740) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[2] gpio_holdover[2] (0.739:0.739:0.739) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[2] gpio_ib_mode_sel[2] (0.738:0.738:0.738) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[2] gpio_oeb[2] (0.738:0.738:0.738) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[2] gpio_slow_sel[2] (0.739:0.739:0.739) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[2] gpio_vtrip_sel[2] (0.738:0.738:0.738) (0.350:0.350:0.350)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_en[1] (0.739:0.739:0.739) (0.354:0.354:0.354)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_pol[1] (0.739:0.739:0.739) (0.353:0.353:0.353)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_sel[1] (0.737:0.737:0.737) (0.351:0.351:0.351)) @@ -1824,11 +1817,11 @@ (INTERCONNECT mprj.hold99.X mprj._519_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002)) (INTERCONNECT mprj.hold99.X mprj._520_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) (INTERCONNECT mprj.hold99.X mprj._525_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) - (INTERCONNECT mprj.input1.X mprj.ANTENNA_fanout19_A.DIODE (0.108:0.108:0.108) (0.104:0.104:0.104)) - (INTERCONNECT mprj.input1.X mprj.ANTENNA_fanout25_A.DIODE (0.111:0.111:0.111) (0.107:0.107:0.107)) + (INTERCONNECT mprj.input1.X mprj.ANTENNA_fanout19_A.DIODE (0.108:0.108:0.108) (0.103:0.103:0.103)) + (INTERCONNECT mprj.input1.X mprj.ANTENNA_fanout25_A.DIODE (0.111:0.111:0.111) (0.106:0.106:0.106)) (INTERCONNECT mprj.input1.X mprj.ANTENNA_input1_X.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) - (INTERCONNECT mprj.input1.X mprj.fanout19.A (0.107:0.107:0.107) (0.103:0.103:0.103)) - (INTERCONNECT mprj.input1.X mprj.fanout25.A (0.111:0.111:0.111) (0.107:0.107:0.107)) + (INTERCONNECT mprj.input1.X mprj.fanout19.A (0.107:0.107:0.107) (0.102:0.102:0.102)) + (INTERCONNECT mprj.input1.X mprj.fanout25.A (0.111:0.111:0.111) (0.106:0.106:0.106)) (INTERCONNECT mprj.load_slew16.X mprj._622_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) (INTERCONNECT mprj.load_slew16.X mprj._624_.A (0.007:0.007:0.007) (0.006:0.006:0.006)) (INTERCONNECT mprj.load_slew16.X mprj._625_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) @@ -1871,11 +1864,11 @@ (INTERCONNECT mprj.max_cap18.X mprj._623_.A (0.009:0.009:0.009) (0.009:0.009:0.009)) (INTERCONNECT mprj.output10.X gpio_out[9] (0.009:0.009:0.009) (0.009:0.009:0.009)) (INTERCONNECT mprj.output11.X gpio_out[10] (0.008:0.008:0.008) (0.008:0.008:0.008)) - (INTERCONNECT mprj.output12.X gpio_out[11] (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj.output12.X gpio_out[11] (0.007:0.007:0.007) (0.007:0.007:0.007)) (INTERCONNECT mprj.output2.X gpio_out[2] (0.006:0.006:0.006) (0.006:0.006:0.006)) (INTERCONNECT mprj.output3.X gpio_out[12] (0.006:0.006:0.006) (0.006:0.006:0.006)) (INTERCONNECT mprj.output4.X gpio_out[3] (0.007:0.007:0.007) (0.007:0.007:0.007)) - (INTERCONNECT mprj.output5.X gpio_out[4] (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj.output5.X gpio_out[4] (0.008:0.008:0.008) (0.008:0.008:0.008)) (INTERCONNECT mprj.output6.X gpio_out[5] (0.009:0.009:0.009) (0.009:0.009:0.009)) (INTERCONNECT mprj.output7.X gpio_out[6] (0.009:0.009:0.009) (0.009:0.009:0.009)) (INTERCONNECT mprj.output8.X gpio_out[7] (0.011:0.011:0.011) (0.011:0.011:0.011)) @@ -1915,6 +1908,1341 @@ (INTERCONNECT mprj.wire24.X mprj._645_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) (INTERCONNECT mprj.wire24.X mprj._646_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) (INTERCONNECT mprj.wire24.X mprj._651_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._332_.Y mprj2._361_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._332_.Y mprj2._574_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._333_.Y mprj2._570_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._334_.Y mprj2._501_.A1 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._335_.Y mprj2._527_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._336_.Y mprj2._429_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._337_.Y mprj2._433_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._337_.Y mprj2._434_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._338_.Y mprj2._440_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._339_.Y mprj2._675_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._340_.X mprj2._348_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._340_.X mprj2._350_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._341_.X mprj2._342_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._341_.X mprj2._345_.A3 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._341_.X mprj2._346_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._341_.X mprj2._347_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._342_.Y mprj2._345_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._343_.X mprj2._344_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._343_.X mprj2._347_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._343_.X mprj2._356_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._344_.X mprj2._345_.C1 (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._344_.X mprj2._351_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._344_.X mprj2._357_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._344_.X mprj2._359_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._344_.X mprj2._361_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._345_.Y mprj2.hold113.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._346_.X mprj2.hold143.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._347_.Y mprj2._348_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._348_.X mprj2.hold157.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._349_.Y mprj2.hold106.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._350_.Y mprj2.hold107.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._351_.X mprj2._352_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._351_.X mprj2._354_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._351_.X mprj2._360_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._352_.Y mprj2._353_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._352_.Y mprj2.hold182.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._353_.Y mprj2.hold78.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._354_.X mprj2._358_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._355_.Y mprj2._356_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._355_.Y mprj2._357_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._362_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._363_.D (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._356_.X mprj2._367_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._356_.X mprj2._369_.A3 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._356_.X mprj2._373_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._356_.X mprj2._374_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._357_.Y mprj2._358_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._357_.Y mprj2._360_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._357_.Y mprj2._371_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._358_.X mprj2.hold183.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._359_.X mprj2._360_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._360_.X mprj2._686_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._361_.Y mprj2.hold175.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._362_.Y mprj2._372_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._363_.X mprj2._365_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._363_.X mprj2._370_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._364_.X mprj2._367_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._364_.X mprj2._371_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._364_.X mprj2._374_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._365_.Y mprj2.hold159.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._367_.C (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._372_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._366_.X mprj2._374_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._367_.X mprj2._368_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._367_.X mprj2._382_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._368_.Y mprj2.hold160.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._369_.X mprj2.hold171.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._370_.X mprj2._683_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._371_.Y mprj2._372_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._372_.X mprj2.hold140.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._373_.X mprj2.hold145.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._374_.X mprj2._375_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._374_.X mprj2._377_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._374_.X mprj2._379_.B1 (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._374_.X mprj2._381_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._374_.X mprj2._383_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._375_.X mprj2._376_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._376_.X mprj2.hold46.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._377_.Y mprj2._380_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._378_.X mprj2._379_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._379_.X mprj2._380_.A2 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._379_.X mprj2._381_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._380_.Y mprj2.hold34.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._381_.X mprj2.hold153.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._382_.Y mprj2.hold68.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._383_.Y mprj2.hold69.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__384__Y.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__386__A.DIODE (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__568__B.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__572__B.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__579__A2.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA_output4_A.DIODE (0.056:0.056:0.056) (0.055:0.055:0.055)) + (INTERCONNECT mprj2._384_.Y mprj2._386_.A (0.014:0.014:0.014) (0.014:0.014:0.014)) + (INTERCONNECT mprj2._384_.Y mprj2._568_.B (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2._384_.Y mprj2._572_.B (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2._384_.Y mprj2._579_.A2 (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2._384_.Y mprj2.output4.A (0.056:0.056:0.056) (0.055:0.055:0.055)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__385__Y.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__386__B.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__568__C.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__572__C.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__580__A2.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA_output5_A.DIODE (0.031:0.031:0.031) (0.030:0.030:0.030)) + (INTERCONNECT mprj2._385_.Y mprj2._386_.B (0.010:0.010:0.010) (0.010:0.010:0.010)) + (INTERCONNECT mprj2._385_.Y mprj2._568_.C (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._385_.Y mprj2._572_.C (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._385_.Y mprj2._580_.A2 (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._385_.Y mprj2.output5.A (0.031:0.031:0.031) (0.030:0.030:0.030)) + (INTERCONNECT mprj2._386_.Y mprj2._387_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._387_.X mprj2.hold151.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._388_.X mprj2.hold44.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._389_.X mprj2._393_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._390_.X mprj2._392_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._391_.X mprj2._392_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._392_.X mprj2._393_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._393_.X mprj2._399_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._394_.X mprj2._396_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._395_.Y mprj2.hold122.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._396_.X mprj2._399_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._397_.X mprj2._399_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._398_.X mprj2._399_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._399_.X mprj2._400_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._399_.X mprj2._488_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._399_.X mprj2._493_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._399_.X mprj2._498_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._400_.Y mprj2._726_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._401_.X mprj2._405_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._402_.X mprj2._405_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._403_.X mprj2._405_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._404_.X mprj2._405_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._405_.X mprj2._411_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._406_.X mprj2._408_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._406_.X mprj2._415_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._407_.X mprj2.hold195.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._408_.X mprj2._411_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._409_.X mprj2._411_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._410_.X mprj2._411_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._412_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._411_.X mprj2._422_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._411_.X mprj2._426_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._411_.X mprj2._431_.C1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._411_.X mprj2._433_.B1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._411_.X mprj2._437_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._412_.Y mprj2._413_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._412_.Y mprj2._429_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._412_.Y mprj2._693_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._413_.Y mprj2.hold28.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._414_.Y mprj2._415_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._414_.Y mprj2._416_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._415_.X mprj2._728_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._416_.Y mprj2.hold60.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._417_.X mprj2._419_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._420_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._417_.X mprj2._421_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._417_.X mprj2._424_.A3 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._417_.X mprj2._425_.D (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._417_.X mprj2._428_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._417_.X mprj2._439_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._417_.X mprj2._445_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._418_.X mprj2.hold167.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._419_.X mprj2.hold168.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._420_.Y mprj2._422_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._420_.Y mprj2._423_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._421_.X mprj2._422_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._422_.X mprj2._731_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._423_.Y mprj2.hold109.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._424_.X mprj2.hold178.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._425_.Y mprj2._426_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._425_.Y mprj2._429_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._426_.X mprj2.hold179.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._427_.X mprj2._428_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._427_.X mprj2._439_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._427_.X mprj2._445_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._428_.X mprj2._429_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._428_.X mprj2._430_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._431_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._428_.X mprj2._432_.C (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._429_.Y mprj2.hold149.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._430_.Y mprj2._431_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._430_.Y mprj2._433_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._430_.Y mprj2._434_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._431_.X mprj2.hold162.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._432_.X mprj2._435_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._432_.X mprj2._436_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._433_.Y mprj2._434_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._434_.Y mprj2.hold155.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._435_.X mprj2._437_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._436_.Y mprj2._437_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._436_.Y mprj2._440_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._437_.X mprj2.hold191.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._438_.X mprj2._439_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._438_.X mprj2._445_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._439_.X mprj2._440_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._439_.X mprj2._441_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._439_.X mprj2._442_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._440_.Y mprj2.hold136.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._441_.X mprj2._443_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._441_.X mprj2._446_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._442_.Y mprj2.hold97.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._443_.Y mprj2.hold98.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._444_.X mprj2._445_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._445_.X mprj2._446_.B1_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._445_.X mprj2._447_.B (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._445_.X mprj2._448_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._445_.X mprj2._450_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._445_.X mprj2._452_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._445_.X mprj2._455_.C (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._445_.X mprj2._460_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._445_.X mprj2._471_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._445_.X mprj2._478_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._446_.X mprj2.hold95.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._447_.X mprj2.hold88.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._448_.Y mprj2.hold104.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._450_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._452_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._455_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._460_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._471_.B (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._478_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._450_.X mprj2._451_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._450_.X mprj2._453_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._451_.Y mprj2._742_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._452_.X mprj2._454_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._452_.X mprj2._456_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._453_.Y mprj2._454_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._454_.Y mprj2._743_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._455_.X mprj2._457_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._455_.X mprj2._458_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._456_.X mprj2.hold54.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._457_.X mprj2._461_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._458_.X mprj2.hold52.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._459_.X mprj2._460_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._459_.X mprj2._470_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._460_.X mprj2._461_.B1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._460_.X mprj2._462_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._460_.X mprj2._463_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._460_.X mprj2._464_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._460_.X mprj2._466_.D (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._461_.X mprj2.hold82.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._462_.Y mprj2._465_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._463_.X mprj2.hold125.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._464_.X mprj2._467_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._465_.Y mprj2.hold66.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._466_.X mprj2._468_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._467_.X mprj2.hold64.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._468_.X mprj2.hold40.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._469_.X mprj2._470_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._470_.X mprj2._471_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._470_.X mprj2._478_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._471_.X mprj2._472_.B (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._471_.X mprj2._473_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._471_.X mprj2._474_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._471_.X mprj2._479_.A4 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._472_.Y mprj2._475_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._473_.X mprj2._751_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._474_.X mprj2._476_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._475_.Y mprj2.hold80.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._476_.X mprj2.hold56.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._477_.X mprj2._478_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._478_.X mprj2._480_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._478_.X mprj2._481_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._478_.X mprj2._482_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._478_.X mprj2._483_.A2 (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._478_.X mprj2._485_.D (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._479_.X mprj2._480_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._480_.X mprj2._754_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._481_.X mprj2.hold102.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._482_.X mprj2._484_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._482_.X mprj2._486_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._483_.Y mprj2.hold73.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._484_.Y mprj2.hold74.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._485_.X mprj2._487_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._486_.X mprj2.hold42.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._487_.X mprj2.hold32.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._488_.X mprj2.hold173.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._489_.X mprj2._490_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._489_.X mprj2._491_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._489_.X mprj2._492_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._490_.Y mprj2.hold123.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._491_.X mprj2._493_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._492_.Y mprj2._493_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._492_.Y mprj2._495_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._493_.X mprj2._696_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._496_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._497_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._500_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._502_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._506_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._516_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._495_.Y mprj2.hold38.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._496_.X mprj2.hold187.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._497_.Y mprj2._498_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._497_.Y mprj2._501_.A2 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._498_.X mprj2.hold188.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._500_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._499_.X mprj2._502_.C (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._506_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._516_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._500_.X mprj2._501_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._500_.X mprj2._503_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._501_.Y mprj2.hold130.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._502_.X mprj2._504_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._502_.X mprj2._507_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._503_.Y mprj2.hold90.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._504_.Y mprj2.hold91.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._505_.X mprj2._506_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._505_.X mprj2._516_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._507_.B1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._506_.X mprj2._508_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._506_.X mprj2._509_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._506_.X mprj2._513_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._507_.X mprj2.hold93.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._508_.X mprj2._510_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._508_.X mprj2._511_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._508_.X mprj2._512_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._509_.Y mprj2.hold115.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._510_.Y mprj2.hold116.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._511_.X mprj2.hold111.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._512_.Y mprj2._514_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._513_.X mprj2._514_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._513_.X mprj2._517_.A2 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._514_.Y mprj2.hold138.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._515_.X mprj2._516_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._516_.X mprj2._517_.B1_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._516_.X mprj2._518_.B (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._516_.X mprj2._519_.A2 (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._516_.X mprj2._520_.C (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._516_.X mprj2._526_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._516_.X mprj2._537_.B (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._516_.X mprj2._546_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._516_.X mprj2._554_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._517_.X mprj2.hold84.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._518_.X mprj2.hold100.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._519_.Y mprj2.hold128.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._520_.X mprj2._521_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._520_.X mprj2._522_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._520_.X mprj2._523_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._521_.Y mprj2._707_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._522_.Y mprj2._524_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._523_.Y mprj2._524_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._523_.Y mprj2._527_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._524_.X mprj2._708_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._525_.X mprj2._526_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._525_.X mprj2._537_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._525_.X mprj2._546_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._525_.X mprj2._554_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._526_.X mprj2._527_.B1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._526_.X mprj2._528_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._526_.X mprj2._529_.A2 (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._526_.X mprj2._530_.C (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._526_.X mprj2._532_.D (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._526_.X mprj2._535_.A (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._527_.Y mprj2.hold120.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._528_.X mprj2.hold132.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._529_.Y mprj2.hold147.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._530_.X mprj2._531_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._530_.X mprj2._533_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._531_.Y mprj2._711_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._532_.X mprj2._536_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._533_.X mprj2.hold58.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._535_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._537_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._545_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._535_.Y mprj2._536_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._535_.Y mprj2._538_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._536_.X mprj2.hold62.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._537_.X mprj2._539_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._537_.X mprj2._540_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._537_.X mprj2._542_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._538_.Y mprj2.hold48.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._539_.Y mprj2.hold185.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._540_.Y mprj2._541_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._540_.Y mprj2._543_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._541_.X mprj2._715_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._542_.X mprj2._547_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._543_.Y mprj2.hold50.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._544_.X mprj2._545_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._545_.X mprj2._546_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._545_.X mprj2._554_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._547_.B1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._546_.X mprj2._548_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._546_.X mprj2._549_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._546_.X mprj2._550_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._546_.X mprj2._555_.A4 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._547_.X mprj2.hold86.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._548_.Y mprj2._551_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._549_.X mprj2.hold134.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._550_.X mprj2._552_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._551_.Y mprj2.hold76.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._552_.X mprj2.hold71.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._553_.X mprj2._554_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._554_.X mprj2._556_.A_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._554_.X mprj2._557_.B (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._554_.X mprj2._558_.C (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._554_.X mprj2._559_.A2 (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._554_.X mprj2._561_.D (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._555_.X mprj2._556_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._556_.X mprj2.hold164.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._557_.X mprj2.hold118.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._558_.Y mprj2._560_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._558_.Y mprj2._562_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._559_.X mprj2._560_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._560_.X mprj2._723_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._561_.X mprj2._563_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._562_.Y mprj2.hold36.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._563_.X mprj2.hold30.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__564__X.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__571__A2.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__575__B1.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__578__A2.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__580__B1.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA_output2_A.DIODE (0.074:0.074:0.074) (0.070:0.070:0.070)) + (INTERCONNECT mprj2._564_.X mprj2._571_.A2 (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._564_.X mprj2._575_.B1 (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._564_.X mprj2._578_.A2 (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._564_.X mprj2._580_.B1 (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._564_.X mprj2.output2.A (0.074:0.074:0.074) (0.070:0.070:0.070)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA__565__Y.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA__579__B1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA_output6_A.DIODE (0.009:0.009:0.009) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._565_.Y mprj2._579_.B1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._565_.Y mprj2.output6.A (0.009:0.009:0.009) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._566_.X mprj2._567_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._566_.X mprj2._585_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._566_.X mprj2._587_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._566_.X mprj2._588_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._567_.Y mprj2._576_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._567_.Y mprj2._577_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._567_.Y mprj2._578_.C1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._568_.X mprj2._571_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._568_.X mprj2._578_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._569_.Y mprj2._570_.A2_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._570_.X mprj2._571_.B2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._570_.X mprj2._578_.B2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._571_.X mprj2._576_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._571_.X mprj2._577_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._571_.X mprj2._583_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._571_.X mprj2._585_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._572_.X mprj2._575_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._573_.X mprj2._575_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._574_.Y mprj2._575_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._575_.X mprj2._577_.A2 (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._575_.X mprj2._583_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._575_.X mprj2._586_.A1_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._575_.X mprj2._587_.B (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._575_.X mprj2._590_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._576_.Y mprj2._586_.A2_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._582_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._577_.Y mprj2._584_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._577_.Y mprj2._589_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._577_.Y mprj2._591_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._578_.X mprj2._581_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._578_.X mprj2._590_.C_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._579_.X mprj2._580_.C1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._580_.X mprj2._581_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._580_.X mprj2._584_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._580_.X mprj2._586_.B1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._580_.X mprj2._590_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._580_.X mprj2._591_.A_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._581_.X mprj2._582_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._581_.X mprj2._588_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._581_.X mprj2._589_.C1 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._582_.X mprj2.output7.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._584_.C_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._583_.X mprj2._588_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._583_.X mprj2._589_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._583_.X mprj2._591_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._584_.X mprj2.ANTENNA__584__X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._584_.X mprj2.ANTENNA_output8_A.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._584_.X mprj2.output8.A (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._585_.X mprj2._586_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._586_.X mprj2.ANTENNA__586__X.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._586_.X mprj2.ANTENNA_output9_A.DIODE (0.027:0.027:0.027) (0.026:0.026:0.026)) + (INTERCONNECT mprj2._586_.X mprj2.output9.A (0.027:0.027:0.027) (0.026:0.026:0.026)) + (INTERCONNECT mprj2._587_.Y mprj2._588_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._587_.Y mprj2._589_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._588_.X mprj2.ANTENNA__588__X.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._588_.X mprj2.ANTENNA_wire14_A.DIODE (0.020:0.020:0.020) (0.019:0.019:0.019)) + (INTERCONNECT mprj2._588_.X mprj2.wire14.A (0.020:0.020:0.020) (0.020:0.020:0.020)) + (INTERCONNECT mprj2._589_.X mprj2.ANTENNA__589__X.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._589_.X mprj2.ANTENNA_output10_A.DIODE (0.070:0.070:0.070) (0.067:0.067:0.067)) + (INTERCONNECT mprj2._589_.X mprj2.output10.A (0.070:0.070:0.070) (0.067:0.067:0.067)) + (INTERCONNECT mprj2._590_.X mprj2.ANTENNA__590__X.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._590_.X mprj2.ANTENNA_output11_A.DIODE (0.070:0.070:0.070) (0.067:0.067:0.067)) + (INTERCONNECT mprj2._590_.X mprj2.output11.A (0.071:0.071:0.071) (0.068:0.068:0.068)) + (INTERCONNECT mprj2._591_.Y mprj2.ANTENNA__591__Y.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._591_.Y mprj2.ANTENNA_wire13_A.DIODE (0.018:0.018:0.018) (0.018:0.018:0.018)) + (INTERCONNECT mprj2._591_.Y mprj2.wire13.A (0.019:0.019:0.019) (0.018:0.018:0.018)) + (INTERCONNECT mprj2._592_.Y mprj2._676_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._593_.Y mprj2._677_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._594_.Y mprj2._678_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._595_.Y mprj2._679_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._596_.Y mprj2._680_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._597_.Y mprj2._681_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._598_.Y mprj2._682_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._599_.Y mprj2._683_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._600_.Y mprj2._684_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._601_.Y mprj2._685_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._602_.Y mprj2._686_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._603_.Y mprj2._687_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._604_.Y mprj2._688_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._605_.Y mprj2._689_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._606_.Y mprj2._690_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._607_.Y mprj2._691_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._608_.Y mprj2._692_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._609_.Y mprj2._693_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._610_.Y mprj2._694_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._611_.Y mprj2._695_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._612_.Y mprj2._696_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._613_.Y mprj2._697_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._614_.Y mprj2._698_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._615_.Y mprj2._699_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._616_.Y mprj2._700_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._617_.Y mprj2._701_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._618_.Y mprj2._702_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._619_.Y mprj2._703_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._620_.Y mprj2._704_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._621_.Y mprj2._705_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._622_.Y mprj2._706_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._623_.Y mprj2._707_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._624_.Y mprj2._708_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._625_.Y mprj2._709_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._626_.Y mprj2._710_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._627_.Y mprj2._711_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._628_.Y mprj2._712_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._629_.Y mprj2._713_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._630_.Y mprj2._714_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._631_.Y mprj2._715_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._632_.Y mprj2._716_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._633_.Y mprj2._717_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._634_.Y mprj2._718_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._635_.Y mprj2._719_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._636_.Y mprj2._720_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._637_.Y mprj2._721_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._638_.Y mprj2._722_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._639_.Y mprj2._723_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._640_.Y mprj2._724_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._641_.Y mprj2._725_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._642_.Y mprj2._726_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._643_.Y mprj2._727_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._644_.Y mprj2._728_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._645_.Y mprj2._729_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._646_.Y mprj2._730_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._647_.Y mprj2._731_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._648_.Y mprj2._732_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._649_.Y mprj2._733_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._650_.Y mprj2._734_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._651_.Y mprj2._735_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._652_.Y mprj2._736_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._653_.Y mprj2._737_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._654_.Y mprj2._738_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._655_.Y mprj2._739_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._656_.Y mprj2._740_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._657_.Y mprj2._741_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._658_.Y mprj2._742_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._659_.Y mprj2._743_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._660_.Y mprj2._744_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._661_.Y mprj2._745_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._662_.Y mprj2._746_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._663_.Y mprj2._747_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._664_.Y mprj2._748_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._665_.Y mprj2._749_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._666_.Y mprj2._750_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._667_.Y mprj2._751_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._668_.Y mprj2._752_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._669_.Y mprj2._753_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._670_.Y mprj2._754_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._671_.Y mprj2._755_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._672_.Y mprj2._756_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._673_.Y mprj2._757_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._674_.Y mprj2._758_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._675_.Q mprj2._384_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._675_.Q mprj2._385_.A_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._675_.Q mprj2._388_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._675_.Q mprj2._564_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._675_.Q mprj2._565_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._675_.Q mprj2._566_.S0 (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._675_.Q mprj2._570_.A1_N (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._675_.Q mprj2._573_.A_N (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._675_.Q mprj2._574_.A2 (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._676_.Q mprj2._333_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._676_.Q mprj2._384_.A_N (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._676_.Q mprj2._564_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._676_.Q mprj2._565_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._676_.Q mprj2._566_.S1 (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._676_.Q mprj2._569_.A_N (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._676_.Q mprj2._573_.B (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._676_.Q mprj2._574_.B1 (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._676_.Q mprj2.hold150.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._677_.Q mprj2._572_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._677_.Q mprj2.hold67.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2._375_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._678_.Q mprj2._377_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._678_.Q mprj2._568_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._678_.Q mprj2.hold152.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._679_.Q mprj2._566_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._679_.Q mprj2.hold33.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._680_.Q mprj2._579_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._680_.Q mprj2.hold45.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._681_.Q mprj2._362_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._681_.Q mprj2._573_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._681_.Q mprj2.hold144.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._682_.Q mprj2._570_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._682_.Q mprj2.hold139.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._683_.Q mprj2._364_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._683_.Q mprj2._566_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._683_.Q mprj2.hold170.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._684_.Q mprj2._580_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._684_.Q mprj2.hold158.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._685_.Q mprj2._356_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._685_.Q mprj2.hold174.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._686_.Q mprj2._569_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._686_.Q mprj2.hold192.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._687_.Q mprj2._566_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._687_.Q mprj2.hold181.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._688_.Q mprj2._579_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._688_.Q mprj2.hold77.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._340_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._689_.Q mprj2._341_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._689_.Q mprj2._343_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._689_.Q mprj2._349_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._689_.Q mprj2._575_.B2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._690_.Q mprj2._571_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._690_.Q mprj2._578_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._690_.Q mprj2.hold156.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._691_.Q mprj2._342_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._691_.Q mprj2._566_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2.hold142.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2.hold196.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._692_.Q mprj2._580_.B2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._692_.Q mprj2.hold112.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._693_.Q mprj2.hold105.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._694_.Q mprj2._395_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._694_.Q mprj2.hold172.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._695_.Q mprj2.hold121.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._696_.Q mprj2._494_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._696_.Q mprj2.hold189.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._697_.Q mprj2.hold37.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._698_.Q mprj2._499_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._698_.Q mprj2.hold186.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._699_.Q mprj2.hold129.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._700_.Q mprj2.hold89.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._701_.Q mprj2.hold92.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._702_.Q mprj2.hold114.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._703_.Q mprj2._515_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._703_.Q mprj2.hold110.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._704_.Q mprj2._515_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._704_.Q mprj2.hold137.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._705_.Q mprj2.hold83.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._706_.Q mprj2.hold99.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._707_.Q mprj2.hold127.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._708_.Q mprj2._525_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._708_.Q mprj2.hold176.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._709_.Q mprj2.hold119.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2._532_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2._534_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._710_.Q mprj2.hold131.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._711_.Q mprj2._532_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._711_.Q mprj2._534_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._711_.Q mprj2.hold146.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._712_.Q mprj2.hold57.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._713_.Q mprj2.hold61.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._714_.Q mprj2.hold47.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._715_.Q mprj2._542_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._715_.Q mprj2._544_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._715_.Q mprj2.hold184.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._716_.Q mprj2.hold49.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._717_.Q mprj2.hold85.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2._548_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._718_.Q mprj2._550_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._718_.Q mprj2._553_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._718_.Q mprj2.hold133.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._719_.Q mprj2._550_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._719_.Q mprj2.hold75.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._720_.Q mprj2.hold70.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._721_.Q mprj2._553_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._721_.Q mprj2.hold163.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._722_.Q mprj2._561_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._722_.Q mprj2.hold117.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._723_.Q mprj2._561_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._723_.Q mprj2.hold169.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._724_.Q mprj2._561_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._724_.Q mprj2.hold35.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._725_.Q mprj2.hold29.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._726_.Q mprj2.hold43.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._727_.Q mprj2.hold27.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._728_.Q mprj2._418_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._728_.Q mprj2.hold180.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._729_.Q mprj2.hold59.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._730_.Q mprj2.hold166.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._731_.Q mprj2._424_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._731_.Q mprj2._425_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._731_.Q mprj2._427_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._731_.Q mprj2.hold193.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._732_.Q mprj2.hold108.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._733_.Q mprj2._427_.C (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._733_.Q mprj2.hold177.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._734_.Q mprj2.hold148.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._734_.Q mprj2.hold194.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2._407_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2._438_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._735_.Q mprj2.hold161.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._736_.Q mprj2._407_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._736_.Q mprj2._438_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._736_.Q mprj2.hold154.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._737_.Q mprj2._438_.D (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._737_.Q mprj2.hold190.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._738_.Q mprj2.hold135.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._739_.Q mprj2.hold96.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._740_.Q mprj2.hold94.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._741_.Q mprj2.hold87.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._742_.Q mprj2.hold103.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._743_.Q mprj2._455_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._743_.Q mprj2.hold126.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._744_.Q mprj2.hold53.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._745_.Q mprj2.hold51.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._746_.Q mprj2.hold81.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2._462_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._747_.Q mprj2._464_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._747_.Q mprj2._466_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._747_.Q mprj2.hold124.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._748_.Q mprj2._464_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._748_.Q mprj2._466_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._748_.Q mprj2.hold65.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._749_.Q mprj2._466_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._749_.Q mprj2.hold63.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._750_.Q mprj2.hold39.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2._472_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._751_.Q mprj2._474_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._751_.Q mprj2._477_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._751_.Q mprj2.hold141.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._752_.Q mprj2._474_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._752_.Q mprj2.hold79.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._753_.Q mprj2.hold55.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._754_.Q mprj2.hold165.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2._482_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._755_.Q mprj2._483_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._755_.Q mprj2._485_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._755_.Q mprj2.hold101.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._756_.Q mprj2._485_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._756_.Q mprj2.hold72.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._757_.Q mprj2._485_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._757_.Q mprj2.hold41.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._758_.Q mprj2.hold31.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_0_wb_clk_i_X.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_0_0_wb_clk_i_A.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_1_0_wb_clk_i_A.DIODE (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_2_0_wb_clk_i_A.DIODE (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_3_0_wb_clk_i_A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_4_0_wb_clk_i_A.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_5_0_wb_clk_i_A.DIODE (0.008:0.008:0.008) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_6_0_wb_clk_i_A.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_7_0_wb_clk_i_A.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_0_0_wb_clk_i.A (0.008:0.008:0.008) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_1_0_wb_clk_i.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_2_0_wb_clk_i.A (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_3_0_wb_clk_i.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_4_0_wb_clk_i.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_5_0_wb_clk_i.A (0.008:0.008:0.008) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_6_0_wb_clk_i.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_7_0_wb_clk_i.A (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._709_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._710_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._711_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._712_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._713_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._714_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._721_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._722_.CLK (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._723_.CLK (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._724_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2.clkload0.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._694_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._695_.CLK (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._696_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._697_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._698_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._707_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._708_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._747_.CLK (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._748_.CLK (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._749_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2.clkload1.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._703_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._704_.CLK (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._706_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._715_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._716_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._717_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._718_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._719_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._720_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._725_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2.clkload2.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._699_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._700_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._701_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._702_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._705_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._750_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._755_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._756_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._757_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._758_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2.clkload3.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._675_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._676_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._726_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._736_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._739_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._740_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._742_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._743_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._744_.CLK (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._746_.CLK (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2.clkload4.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._677_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._678_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._679_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._680_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._683_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._684_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._685_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._686_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._687_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._735_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2.clkload5.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._731_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._732_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._733_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._734_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._737_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._738_.CLK (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._741_.CLK (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._745_.CLK (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._751_.CLK (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._752_.CLK (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._753_.CLK (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._754_.CLK (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._681_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._682_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._688_.CLK (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._689_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._690_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._691_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._692_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._693_.CLK (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._727_.CLK (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._728_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._729_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._730_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout15.X mprj2._634_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.fanout15.X mprj2._635_.A (0.005:0.005:0.005) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.fanout15.X mprj2._636_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.fanout15.X mprj2._638_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout15.X mprj2._639_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2._640_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout15.X mprj2._641_.A (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout15.X mprj2.load_slew16.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout17.X mprj2._610_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout17.X mprj2._611_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.fanout17.X mprj2._612_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout17.X mprj2._614_.A (0.006:0.006:0.006) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout17.X mprj2._615_.A (0.006:0.006:0.006) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout17.X mprj2._663_.A (0.006:0.006:0.006) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout17.X mprj2._664_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout17.X mprj2._665_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.fanout17.X mprj2.max_cap18.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout19.X mprj2.fanout15.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout19.X mprj2.wire20.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout21.X mprj2._339_.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.fanout21.X mprj2._592_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.fanout21.X mprj2._642_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout21.X mprj2._650_.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.fanout21.X mprj2._660_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.fanout21.X mprj2._662_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout21.X mprj2._669_.A (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout21.X mprj2._670_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout21.X mprj2.load_slew22.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout23.X mprj2._593_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout23.X mprj2._594_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout23.X mprj2._595_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout23.X mprj2._596_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout23.X mprj2._597_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.fanout23.X mprj2._598_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.fanout23.X mprj2.wire24.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout25.X mprj2._652_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout25.X mprj2._653_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout25.X mprj2._655_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout25.X mprj2._656_.A (0.005:0.005:0.005) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.fanout25.X mprj2._658_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout25.X mprj2._659_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout25.X mprj2.fanout21.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout25.X mprj2.load_slew26.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.hold100.X mprj2._706_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold101.X mprj2._404_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold101.X mprj2._481_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold102.X mprj2._755_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold103.X mprj2._409_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold103.X mprj2._448_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold103.X mprj2._449_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold104.X mprj2._451_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._340_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold105.X mprj2._341_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold105.X mprj2._343_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold105.X mprj2._349_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold106.X mprj2._350_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold107.X mprj2._689_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._410_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold108.X mprj2._423_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold108.X mprj2._424_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold108.X mprj2._425_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold108.X mprj2._427_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold109.X mprj2._732_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold110.X mprj2._398_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold110.X mprj2._511_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold110.X mprj2._512_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold110.X mprj2._513_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold111.X mprj2._703_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold112.X mprj2._342_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold112.X mprj2._343_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold112.X mprj2._345_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold113.X mprj2._692_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._398_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold114.X mprj2._508_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._509_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold114.X mprj2._513_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold114.X mprj2._515_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold115.X mprj2._510_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold116.X mprj2._702_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold117.X mprj2._390_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold117.X mprj2._557_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold117.X mprj2._558_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold117.X mprj2._559_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold118.X mprj2._722_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold119.X mprj2._335_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold119.X mprj2._397_.D (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold119.X mprj2._525_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold120.X mprj2._709_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold121.X mprj2._395_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold121.X mprj2._489_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold121.X mprj2._494_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold122.X mprj2._396_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold122.X mprj2._490_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold123.X mprj2._695_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold124.X mprj2._401_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold124.X mprj2._463_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold124.X mprj2._469_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold125.X mprj2._747_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._402_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold126.X mprj2._452_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._453_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._459_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold127.X mprj2._397_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold127.X mprj2._519_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold127.X mprj2._520_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._525_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold128.X mprj2._521_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold129.X mprj2._334_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold129.X mprj2._394_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold129.X mprj2._499_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold130.X mprj2._699_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold131.X mprj2._393_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold131.X mprj2._528_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold131.X mprj2._529_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold131.X mprj2._530_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold132.X mprj2._710_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold133.X mprj2._392_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold133.X mprj2._549_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold133.X mprj2._555_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold134.X mprj2._718_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold135.X mprj2._338_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold135.X mprj2._410_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold135.X mprj2._438_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold136.X mprj2._738_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold137.X mprj2._398_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold137.X mprj2._512_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold137.X mprj2._513_.C (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold138.X mprj2._704_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._363_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold139.X mprj2._366_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._369_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold139.X mprj2._372_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold140.X mprj2._682_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold141.X mprj2._403_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold141.X mprj2._473_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold141.X mprj2._479_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold142.X mprj2._343_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold142.X mprj2._346_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold143.X mprj2._691_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold144.X mprj2._363_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.hold144.X mprj2._366_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.hold144.X mprj2._369_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.hold144.X mprj2._373_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold145.X mprj2._681_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold146.X mprj2._391_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold146.X mprj2._529_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold146.X mprj2._530_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold147.X mprj2._531_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold148.X mprj2._336_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold148.X mprj2._427_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold149.X mprj2._734_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold150.X mprj2._385_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold150.X mprj2._387_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold151.X mprj2._676_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold152.X mprj2._379_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold152.X mprj2._381_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold153.X mprj2._678_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold154.X mprj2._337_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold154.X mprj2._432_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold155.X mprj2._736_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._341_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold156.X mprj2._344_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold156.X mprj2._348_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold156.X mprj2._356_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold157.X mprj2._690_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold158.X mprj2._364_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold158.X mprj2._365_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold159.X mprj2._368_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold160.X mprj2._684_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold161.X mprj2._430_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold161.X mprj2._431_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold161.X mprj2._432_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold162.X mprj2._735_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold163.X mprj2._392_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold163.X mprj2._555_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold164.X mprj2._721_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._403_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._477_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._479_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._408_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._417_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._418_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold167.X mprj2._419_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold168.X mprj2._730_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold169.X mprj2._390_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold169.X mprj2._558_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold169.X mprj2._559_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold170.X mprj2._363_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold170.X mprj2._369_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold171.X mprj2._370_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold172.X mprj2._488_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold172.X mprj2._489_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold172.X mprj2._494_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold173.X mprj2._694_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._332_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold174.X mprj2._351_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold174.X mprj2._357_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold174.X mprj2._359_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold175.X mprj2._685_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold176.X mprj2._397_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold176.X mprj2._522_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold176.X mprj2._523_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold177.X mprj2._407_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold177.X mprj2._424_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold177.X mprj2._425_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold178.X mprj2._426_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold179.X mprj2._733_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._406_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._414_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._417_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold181.X mprj2._352_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold181.X mprj2._354_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold181.X mprj2._355_.C_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold182.X mprj2._358_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold183.X mprj2._687_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold184.X mprj2._389_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold184.X mprj2._539_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold184.X mprj2._540_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold185.X mprj2._541_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold186.X mprj2._394_.D_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold186.X mprj2._496_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold186.X mprj2._497_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold187.X mprj2._498_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold188.X mprj2._698_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._396_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._491_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._492_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold190.X mprj2._410_.C_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold190.X mprj2._435_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold190.X mprj2._436_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold191.X mprj2._737_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._351_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._355_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._359_.B1 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold193.X mprj2._410_.D_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold193.X mprj2._420_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold193.X mprj2._421_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold194.X mprj2._407_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold195.X mprj2._408_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold196.X mprj2._345_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._406_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold27.X mprj2._413_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._414_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold27.X mprj2._417_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold27.X mprj2._418_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold28.X mprj2._727_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold29.X mprj2._390_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold29.X mprj2._563_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold30.X mprj2._725_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold31.X mprj2._404_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold31.X mprj2._487_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold32.X mprj2._758_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._375_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold33.X mprj2._377_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold33.X mprj2._378_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold33.X mprj2._380_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold34.X mprj2._679_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold35.X mprj2._390_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold35.X mprj2._562_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold36.X mprj2._724_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold37.X mprj2._396_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold37.X mprj2._494_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold37.X mprj2._495_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold38.X mprj2._697_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold39.X mprj2._401_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold39.X mprj2._468_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold39.X mprj2._469_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold40.X mprj2._750_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold41.X mprj2._404_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold41.X mprj2._486_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold42.X mprj2._757_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold43.X mprj2._387_.S (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold43.X mprj2._388_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold44.X mprj2._675_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold45.X mprj2._376_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold45.X mprj2._378_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold46.X mprj2._680_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._389_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold47.X mprj2._537_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold47.X mprj2._538_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold47.X mprj2._545_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold48.X mprj2._714_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._389_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold49.X mprj2._542_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold49.X mprj2._543_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold49.X mprj2._544_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold50.X mprj2._716_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._402_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold51.X mprj2._457_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._458_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold51.X mprj2._459_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold52.X mprj2._745_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._402_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold53.X mprj2._455_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold53.X mprj2._456_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold53.X mprj2._459_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold54.X mprj2._744_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._403_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold55.X mprj2._476_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold55.X mprj2._477_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold55.X mprj2._479_.A3 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold56.X mprj2._753_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._391_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold57.X mprj2._532_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold57.X mprj2._533_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold57.X mprj2._534_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold58.X mprj2._712_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._408_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold59.X mprj2._416_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold59.X mprj2._417_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold59.X mprj2._418_.A3 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold60.X mprj2._729_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold61.X mprj2._393_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold61.X mprj2._534_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold61.X mprj2._536_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold62.X mprj2._713_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold63.X mprj2._401_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold63.X mprj2._467_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold63.X mprj2._470_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold64.X mprj2._749_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold65.X mprj2._401_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold65.X mprj2._465_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold65.X mprj2._469_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold66.X mprj2._748_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold67.X mprj2._374_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold67.X mprj2._382_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold68.X mprj2._383_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold69.X mprj2._677_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._391_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold70.X mprj2._552_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold70.X mprj2._553_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold70.X mprj2._555_.A3 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold71.X mprj2._720_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold72.X mprj2._404_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold72.X mprj2._482_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold72.X mprj2._483_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold73.X mprj2._484_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold74.X mprj2._756_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold75.X mprj2._391_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold75.X mprj2._551_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold75.X mprj2._553_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold75.X mprj2._555_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold76.X mprj2._719_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold77.X mprj2._353_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold77.X mprj2._355_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold78.X mprj2._688_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._403_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold79.X mprj2._475_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold79.X mprj2._477_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold79.X mprj2._479_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold80.X mprj2._752_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._402_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._459_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._461_.A1 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold82.X mprj2._746_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._398_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._515_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._517_.A1 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold84.X mprj2._705_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold85.X mprj2._389_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold85.X mprj2._544_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold85.X mprj2._547_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold86.X mprj2._717_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._409_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold87.X mprj2._447_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold87.X mprj2._448_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold87.X mprj2._449_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold88.X mprj2._741_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._394_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold89.X mprj2._502_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold89.X mprj2._503_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold89.X mprj2._505_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold90.X mprj2._504_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold91.X mprj2._700_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._394_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._505_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._507_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold93.X mprj2._701_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._409_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._444_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._446_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold95.X mprj2._740_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._409_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold96.X mprj2._441_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold96.X mprj2._442_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold96.X mprj2._444_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold97.X mprj2._443_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold98.X mprj2._739_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold99.X mprj2._397_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold99.X mprj2._518_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold99.X mprj2._519_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.hold99.X mprj2._520_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold99.X mprj2._525_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_fanout19_A.DIODE (0.108:0.108:0.108) (0.103:0.103:0.103)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_fanout25_A.DIODE (0.111:0.111:0.111) (0.106:0.106:0.106)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_input1_X.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.input1.X mprj2.fanout19.A (0.107:0.107:0.107) (0.102:0.102:0.102)) + (INTERCONNECT mprj2.input1.X mprj2.fanout25.A (0.111:0.111:0.111) (0.106:0.106:0.106)) + (INTERCONNECT mprj2.load_slew16.X mprj2._622_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew16.X mprj2._624_.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew16.X mprj2._625_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew16.X mprj2._626_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew16.X mprj2._627_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.load_slew16.X mprj2._628_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.load_slew16.X mprj2._629_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew16.X mprj2._630_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew16.X mprj2._637_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew22.X mprj2._647_.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew22.X mprj2._648_.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew22.X mprj2._649_.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew22.X mprj2._654_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew22.X mprj2._657_.A (0.005:0.005:0.005) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.load_slew22.X mprj2._661_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew22.X mprj2._667_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew22.X mprj2._668_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__599__A.DIODE (0.013:0.013:0.013) (0.012:0.012:0.012)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__600__A.DIODE (0.014:0.014:0.014) (0.013:0.013:0.013)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__601__A.DIODE (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__605__A.DIODE (0.010:0.010:0.010) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__606__A.DIODE (0.012:0.012:0.012) (0.011:0.011:0.011)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__608__A.DIODE (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA_fanout23_A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA_load_slew26_X.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew26.X mprj2._599_.A (0.014:0.014:0.014) (0.013:0.013:0.013)) + (INTERCONNECT mprj2.load_slew26.X mprj2._600_.A (0.014:0.014:0.014) (0.013:0.013:0.013)) + (INTERCONNECT mprj2.load_slew26.X mprj2._601_.A (0.010:0.010:0.010) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.load_slew26.X mprj2._605_.A (0.010:0.010:0.010) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.load_slew26.X mprj2._606_.A (0.013:0.013:0.013) (0.012:0.012:0.012)) + (INTERCONNECT mprj2.load_slew26.X mprj2._608_.A (0.010:0.010:0.010) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.load_slew26.X mprj2.fanout23.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.max_cap18.X mprj2._613_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.max_cap18.X mprj2._616_.A (0.008:0.008:0.008) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.max_cap18.X mprj2._617_.A (0.008:0.008:0.008) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.max_cap18.X mprj2._618_.A (0.009:0.009:0.009) (0.008:0.008:0.008)) + (INTERCONNECT mprj2.max_cap18.X mprj2._619_.A (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.max_cap18.X mprj2._620_.A (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.max_cap18.X mprj2._621_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.max_cap18.X mprj2._623_.A (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.output10.X gpio_out[31] (0.014:0.014:0.014) (0.014:0.014:0.014)) + (INTERCONNECT mprj2.output11.X gpio_out[32] (0.038:0.038:0.038) (0.037:0.037:0.037)) + (INTERCONNECT mprj2.output12.X gpio_out[33] (0.067:0.067:0.067) (0.066:0.066:0.066)) + (INTERCONNECT mprj2.output2.X gpio_out[24] (1.159:1.159:1.159) (1.208:1.208:1.208)) + (INTERCONNECT mprj2.output3.X gpio_out[34] (0.081:0.081:0.081) (0.081:0.081:0.081)) + (INTERCONNECT mprj2.output4.X gpio_out[25] (0.976:0.976:0.976) (1.039:1.039:1.039)) + (INTERCONNECT mprj2.output5.X gpio_out[26] (0.627:0.627:0.627) (0.650:0.650:0.650)) + (INTERCONNECT mprj2.output6.X gpio_out[27] (0.349:0.349:0.349) (0.345:0.345:0.345)) + (INTERCONNECT mprj2.output7.X gpio_out[28] (0.155:0.155:0.155) (0.153:0.153:0.153)) + (INTERCONNECT mprj2.output8.X gpio_out[29] (0.027:0.027:0.027) (0.027:0.027:0.027)) + (INTERCONNECT mprj2.output9.X gpio_out[30] (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.wire13.X mprj2.ANTENNA_output12_A.DIODE (0.126:0.126:0.126) (0.114:0.114:0.114)) + (INTERCONNECT mprj2.wire13.X mprj2.ANTENNA_wire13_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire13.X mprj2.output12.A (0.126:0.126:0.126) (0.114:0.114:0.114)) + (INTERCONNECT mprj2.wire14.X mprj2.ANTENNA_output3_A.DIODE (0.183:0.183:0.183) (0.167:0.167:0.167)) + (INTERCONNECT mprj2.wire14.X mprj2.ANTENNA_wire14_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire14.X mprj2.output3.A (0.183:0.183:0.183) (0.167:0.167:0.167)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__631__A.DIODE (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__632__A.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__633__A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__666__A.DIODE (0.017:0.017:0.017) (0.015:0.015:0.015)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__671__A.DIODE (0.017:0.017:0.017) (0.015:0.015:0.015)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__672__A.DIODE (0.016:0.016:0.016) (0.014:0.014:0.014)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__673__A.DIODE (0.013:0.013:0.013) (0.012:0.012:0.012)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__674__A.DIODE (0.015:0.015:0.015) (0.014:0.014:0.014)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA_fanout17_A.DIODE (0.010:0.010:0.010) (0.010:0.010:0.010)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA_wire20_X.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire20.X mprj2._631_.A (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2.wire20.X mprj2._632_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.wire20.X mprj2._633_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.wire20.X mprj2._666_.A (0.017:0.017:0.017) (0.016:0.016:0.016)) + (INTERCONNECT mprj2.wire20.X mprj2._671_.A (0.017:0.017:0.017) (0.016:0.016:0.016)) + (INTERCONNECT mprj2.wire20.X mprj2._672_.A (0.016:0.016:0.016) (0.015:0.015:0.015)) + (INTERCONNECT mprj2.wire20.X mprj2._673_.A (0.014:0.014:0.014) (0.013:0.013:0.013)) + (INTERCONNECT mprj2.wire20.X mprj2._674_.A (0.015:0.015:0.015) (0.014:0.014:0.014)) + (INTERCONNECT mprj2.wire20.X mprj2.fanout17.A (0.010:0.010:0.010) (0.010:0.010:0.010)) + (INTERCONNECT mprj2.wire24.X mprj2._602_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire24.X mprj2._603_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire24.X mprj2._604_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.wire24.X mprj2._607_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire24.X mprj2._609_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire24.X mprj2._643_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire24.X mprj2._644_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire24.X mprj2._645_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire24.X mprj2._646_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.wire24.X mprj2._651_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) ) ) ) @@ -5589,7 +6917,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.160:0.160:0.160)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) (WIDTH (negedge CLK) (0.148:0.148:0.148)) (WIDTH (negedge RESET_B) (0.248:0.248:0.248)) ) @@ -5610,7 +6938,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) - (WIDTH (posedge CLK) (0.160:0.160:0.160)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) (WIDTH (negedge CLK) (0.148:0.148:0.148)) (WIDTH (negedge RESET_B) (0.249:0.249:0.249)) ) @@ -5631,7 +6959,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.160:0.160:0.160)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) (WIDTH (negedge CLK) (0.148:0.148:0.148)) (WIDTH (negedge RESET_B) (0.249:0.249:0.249)) ) @@ -5652,7 +6980,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) - (WIDTH (posedge CLK) (0.160:0.160:0.160)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) (WIDTH (negedge CLK) (0.148:0.148:0.148)) (WIDTH (negedge RESET_B) (0.245:0.245:0.245)) ) @@ -5662,7 +6990,7 @@ (INSTANCE mprj._681_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.250:0.250:0.250) (0.272:0.272:0.272)) + (IOPATH CLK Q (0.250:0.250:0.250) (0.273:0.273:0.273)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5683,7 +7011,7 @@ (INSTANCE mprj._682_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.225:0.225:0.225) (0.253:0.253:0.253)) + (IOPATH CLK Q (0.226:0.226:0.226) (0.253:0.253:0.253)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5704,7 +7032,7 @@ (INSTANCE mprj._683_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.252:0.252:0.252) (0.275:0.275:0.275)) + (IOPATH CLK Q (0.252:0.252:0.252) (0.276:0.276:0.276)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5715,7 +7043,7 @@ (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024)) (SETUP (posedge D) (posedge CLK) (0.034:0.034:0.034)) (SETUP (negedge D) (posedge CLK) (0.068:0.068:0.068)) - (WIDTH (posedge CLK) (0.160:0.160:0.160)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) (WIDTH (negedge CLK) (0.148:0.148:0.148)) (WIDTH (negedge RESET_B) (0.215:0.215:0.215)) ) @@ -5725,7 +7053,7 @@ (INSTANCE mprj._684_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.237:0.237:0.237) (0.262:0.262:0.262)) + (IOPATH CLK Q (0.237:0.237:0.237) (0.263:0.263:0.263)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5736,7 +7064,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.160:0.160:0.160)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) (WIDTH (negedge CLK) (0.148:0.148:0.148)) (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) ) @@ -5754,10 +7082,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.201:0.201:0.201)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) - (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.160:0.160:0.160)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) (WIDTH (negedge CLK) (0.148:0.148:0.148)) (WIDTH (negedge RESET_B) (0.215:0.215:0.215)) ) @@ -5775,10 +7103,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) - (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.026)) + (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.025)) (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) (SETUP (negedge D) (posedge CLK) (0.068:0.069:0.070)) - (WIDTH (posedge CLK) (0.160:0.160:0.160)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) (WIDTH (negedge CLK) (0.148:0.148:0.148)) (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) ) @@ -5788,7 +7116,7 @@ (INSTANCE mprj._687_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.232:0.232:0.232) (0.258:0.258:0.258)) + (IOPATH CLK Q (0.232:0.232:0.232) (0.259:0.259:0.259)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5799,7 +7127,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.160:0.160:0.160)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) (WIDTH (negedge CLK) (0.148:0.148:0.148)) (WIDTH (negedge RESET_B) (0.215:0.215:0.215)) ) @@ -5872,7 +7200,7 @@ (INSTANCE mprj._691_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.251:0.251:0.251) (0.273:0.273:0.273)) + (IOPATH CLK Q (0.251:0.251:0.251) (0.274:0.274:0.274)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5883,8 +7211,8 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.157:0.157:0.157)) - (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.147:0.147:0.147)) (WIDTH (negedge RESET_B) (0.216:0.216:0.216)) ) ) @@ -5905,7 +7233,7 @@ (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) (WIDTH (posedge CLK) (0.158:0.158:0.158)) - (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge CLK) (0.147:0.147:0.147)) (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) ) ) @@ -5914,7 +7242,7 @@ (INSTANCE mprj._693_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.220:0.220:0.220) (0.248:0.248:0.248)) + (IOPATH CLK Q (0.220:0.220:0.220) (0.249:0.249:0.249)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5987,7 +7315,7 @@ (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.025)) (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) - (SETUP (negedge D) (posedge CLK) (0.068:0.069:0.069)) + (SETUP (negedge D) (posedge CLK) (0.068:0.068:0.069)) (WIDTH (posedge CLK) (0.157:0.157:0.157)) (WIDTH (negedge CLK) (0.146:0.146:0.146)) (WIDTH (negedge RESET_B) (0.252:0.252:0.252)) @@ -6051,7 +7379,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) (WIDTH (negedge CLK) (0.146:0.146:0.146)) (WIDTH (negedge RESET_B) (0.254:0.254:0.254)) ) @@ -6072,7 +7400,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) (WIDTH (negedge CLK) (0.146:0.146:0.146)) (WIDTH (negedge RESET_B) (0.206:0.206:0.206)) ) @@ -6092,8 +7420,8 @@ (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) - (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.073)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) (WIDTH (negedge CLK) (0.146:0.146:0.146)) (WIDTH (negedge RESET_B) (0.206:0.206:0.206)) ) @@ -6114,7 +7442,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) - (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) (WIDTH (negedge CLK) (0.146:0.146:0.146)) (WIDTH (negedge RESET_B) (0.206:0.206:0.206)) ) @@ -6166,7 +7494,7 @@ (INSTANCE mprj._705_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.213:0.213:0.213) (0.241:0.241:0.241)) + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6177,7 +7505,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) (WIDTH (negedge CLK) (0.146:0.146:0.146)) (WIDTH (negedge RESET_B) (0.209:0.209:0.209)) ) @@ -6193,7 +7521,7 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) @@ -6208,7 +7536,7 @@ (INSTANCE mprj._707_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.213:0.213:0.213) (0.241:0.241:0.241)) + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6261,7 +7589,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) (WIDTH (negedge CLK) (0.145:0.145:0.145)) (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) ) @@ -6282,7 +7610,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) (WIDTH (negedge CLK) (0.145:0.145:0.145)) (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) ) @@ -6303,7 +7631,7 @@ (HOLD (negedge D) (posedge CLK) (-0.023:-0.023:-0.023)) (SETUP (posedge D) (posedge CLK) (0.037:0.037:0.037)) (SETUP (negedge D) (posedge CLK) (0.066:0.067:0.067)) - (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) (WIDTH (negedge CLK) (0.145:0.145:0.145)) (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) ) @@ -6324,7 +7652,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) - (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) (WIDTH (negedge CLK) (0.145:0.145:0.145)) (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) ) @@ -6345,7 +7673,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) (WIDTH (negedge CLK) (0.145:0.145:0.145)) (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) ) @@ -6360,13 +7688,13 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.201:0.201:0.201)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) (WIDTH (negedge CLK) (0.145:0.145:0.145)) (WIDTH (negedge RESET_B) (0.216:0.216:0.216)) ) @@ -6451,7 +7779,7 @@ (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) (WIDTH (posedge CLK) (0.156:0.156:0.156)) - (WIDTH (negedge CLK) (0.145:0.145:0.145)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) (WIDTH (negedge RESET_B) (0.246:0.246:0.246)) ) ) @@ -6468,7 +7796,7 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) - (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) (WIDTH (posedge CLK) (0.156:0.156:0.156)) @@ -6513,7 +7841,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) (WIDTH (negedge CLK) (0.145:0.145:0.145)) (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) ) @@ -6534,7 +7862,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) (WIDTH (negedge CLK) (0.145:0.145:0.145)) (WIDTH (negedge RESET_B) (0.248:0.248:0.248)) ) @@ -6555,7 +7883,7 @@ (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.025)) (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) (SETUP (negedge D) (posedge CLK) (0.068:0.068:0.069)) - (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) (WIDTH (negedge CLK) (0.145:0.145:0.145)) (WIDTH (negedge RESET_B) (0.249:0.249:0.249)) ) @@ -6576,7 +7904,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) (WIDTH (negedge CLK) (0.145:0.145:0.145)) (WIDTH (negedge RESET_B) (0.251:0.251:0.251)) ) @@ -6596,7 +7924,7 @@ (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) - (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) (WIDTH (posedge CLK) (0.156:0.156:0.156)) (WIDTH (negedge CLK) (0.146:0.146:0.146)) (WIDTH (negedge RESET_B) (0.245:0.245:0.245)) @@ -6628,7 +7956,7 @@ (INSTANCE mprj._727_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.212:0.212:0.212) (0.241:0.241:0.241)) + (IOPATH CLK Q (0.213:0.213:0.213) (0.241:0.241:0.241)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6656,10 +7984,10 @@ (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) - (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.025)) (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) - (SETUP (negedge D) (posedge CLK) (0.068:0.069:0.069)) + (SETUP (negedge D) (posedge CLK) (0.068:0.068:0.069)) (WIDTH (posedge CLK) (0.158:0.158:0.158)) (WIDTH (negedge CLK) (0.147:0.147:0.147)) (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) @@ -6675,7 +8003,7 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.201:0.201:0.201)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.030)) @@ -6701,7 +8029,7 @@ (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) - (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) (WIDTH (posedge CLK) (0.158:0.158:0.158)) (WIDTH (negedge CLK) (0.147:0.147:0.147)) (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) @@ -6712,7 +8040,7 @@ (INSTANCE mprj._731_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.254:0.254:0.254) (0.277:0.277:0.277)) + (IOPATH CLK Q (0.255:0.255:0.255) (0.277:0.277:0.277)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6722,8 +8050,8 @@ (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.025)) (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) - (SETUP (negedge D) (posedge CLK) (0.068:0.069:0.069)) - (WIDTH (posedge CLK) (0.160:0.160:0.160)) + (SETUP (negedge D) (posedge CLK) (0.068:0.068:0.069)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) (WIDTH (negedge CLK) (0.148:0.148:0.148)) (WIDTH (negedge RESET_B) (0.211:0.211:0.211)) ) @@ -6744,7 +8072,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.160:0.160:0.160)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) (WIDTH (negedge CLK) (0.148:0.148:0.148)) (WIDTH (negedge RESET_B) (0.210:0.210:0.210)) ) @@ -6765,7 +8093,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.160:0.160:0.160)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) (WIDTH (negedge CLK) (0.148:0.148:0.148)) (WIDTH (negedge RESET_B) (0.210:0.210:0.210)) ) @@ -6780,13 +8108,13 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.208:0.208:0.208)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.209:0.209:0.209)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) - (WIDTH (posedge CLK) (0.160:0.160:0.160)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) (WIDTH (negedge CLK) (0.148:0.148:0.148)) (WIDTH (negedge RESET_B) (0.258:0.258:0.258)) ) @@ -6807,7 +8135,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) - (WIDTH (posedge CLK) (0.160:0.160:0.160)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) (WIDTH (negedge CLK) (0.148:0.148:0.148)) (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) ) @@ -6827,7 +8155,7 @@ (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) - (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) (WIDTH (posedge CLK) (0.158:0.158:0.158)) (WIDTH (negedge CLK) (0.147:0.147:0.147)) (WIDTH (negedge RESET_B) (0.243:0.243:0.243)) @@ -6849,7 +8177,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.160:0.160:0.160)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) (WIDTH (negedge CLK) (0.148:0.148:0.148)) (WIDTH (negedge RESET_B) (0.243:0.243:0.243)) ) @@ -6870,7 +8198,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.160:0.160:0.160)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) (WIDTH (negedge CLK) (0.148:0.148:0.148)) (WIDTH (negedge RESET_B) (0.210:0.210:0.210)) ) @@ -6933,7 +8261,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.160:0.160:0.160)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) (WIDTH (negedge CLK) (0.148:0.148:0.148)) (WIDTH (negedge RESET_B) (0.209:0.209:0.209)) ) @@ -6973,7 +8301,7 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.134:-0.134:-0.134)) (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) (HOLD (negedge D) (posedge CLK) (-0.022:-0.023:-0.024)) - (SETUP (posedge D) (posedge CLK) (0.036:0.037:0.037)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.037)) (SETUP (negedge D) (posedge CLK) (0.066:0.066:0.067)) (WIDTH (posedge CLK) (0.158:0.158:0.158)) (WIDTH (negedge CLK) (0.147:0.147:0.147)) @@ -6996,7 +8324,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) - (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (posedge CLK) (0.159:0.159:0.159)) (WIDTH (negedge CLK) (0.147:0.147:0.147)) (WIDTH (negedge RESET_B) (0.257:0.257:0.257)) ) @@ -7018,7 +8346,7 @@ (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) (WIDTH (posedge CLK) (0.161:0.161:0.161)) - (WIDTH (negedge CLK) (0.148:0.148:0.148)) + (WIDTH (negedge CLK) (0.149:0.149:0.149)) (WIDTH (negedge RESET_B) (0.210:0.210:0.210)) ) ) @@ -7038,7 +8366,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) - (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (posedge CLK) (0.159:0.159:0.159)) (WIDTH (negedge CLK) (0.147:0.147:0.147)) (WIDTH (negedge RESET_B) (0.259:0.259:0.259)) ) @@ -7059,7 +8387,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) - (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) (WIDTH (negedge CLK) (0.146:0.146:0.146)) (WIDTH (negedge RESET_B) (0.253:0.253:0.253)) ) @@ -7122,7 +8450,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) (WIDTH (negedge CLK) (0.146:0.146:0.146)) (WIDTH (negedge RESET_B) (0.216:0.216:0.216)) ) @@ -7143,7 +8471,7 @@ (HOLD (negedge D) (posedge CLK) (-0.023:-0.026:-0.028)) (SETUP (posedge D) (posedge CLK) (0.037:0.038:0.039)) (SETUP (negedge D) (posedge CLK) (0.066:0.070:0.073)) - (WIDTH (posedge CLK) (0.160:0.160:0.160)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) (WIDTH (negedge CLK) (0.148:0.148:0.148)) (WIDTH (negedge RESET_B) (0.210:0.210:0.210)) ) @@ -7153,7 +8481,7 @@ (INSTANCE mprj._752_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.227:0.227:0.227) (0.255:0.255:0.255)) + (IOPATH CLK Q (0.228:0.228:0.228) (0.255:0.255:0.255)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -7207,7 +8535,7 @@ (SETUP (posedge D) (posedge CLK) (0.034:0.034:0.034)) (SETUP (negedge D) (posedge CLK) (0.068:0.068:0.068)) (WIDTH (posedge CLK) (0.161:0.161:0.161)) - (WIDTH (negedge CLK) (0.148:0.148:0.148)) + (WIDTH (negedge CLK) (0.149:0.149:0.149)) (WIDTH (negedge RESET_B) (0.261:0.261:0.261)) ) ) @@ -7226,8 +8554,8 @@ (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) - (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) (WIDTH (negedge CLK) (0.146:0.146:0.146)) (WIDTH (negedge RESET_B) (0.217:0.217:0.217)) ) @@ -7237,7 +8565,7 @@ (INSTANCE mprj._756_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.225:0.225:0.225) (0.252:0.252:0.252)) + (IOPATH CLK Q (0.225:0.225:0.225) (0.253:0.253:0.253)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -7248,7 +8576,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) (WIDTH (negedge CLK) (0.146:0.146:0.146)) (WIDTH (negedge RESET_B) (0.219:0.219:0.219)) ) @@ -7269,7 +8597,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) (WIDTH (negedge CLK) (0.146:0.146:0.146)) (WIDTH (negedge RESET_B) (0.219:0.219:0.219)) ) @@ -7279,7 +8607,7 @@ (INSTANCE mprj._758_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.212:0.212:0.212) (0.241:0.241:0.241)) + (IOPATH CLK Q (0.213:0.213:0.213) (0.241:0.241:0.241)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -7290,7 +8618,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) - (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) (WIDTH (negedge CLK) (0.146:0.146:0.146)) (WIDTH (negedge RESET_B) (0.218:0.218:0.218)) ) @@ -7300,7 +8628,7 @@ (INSTANCE mprj.clkbuf_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.175:0.175:0.175) (0.250:0.250:0.250)) + (IOPATH A X (0.129:0.129:0.129) (0.423:0.423:0.423)) ) ) ) @@ -7309,7 +8637,7 @@ (INSTANCE mprj.clkbuf_3_0_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.120:0.120:0.120) (0.120:0.120:0.120)) + (IOPATH A X (0.128:0.128:0.128) (0.127:0.127:0.127)) ) ) ) @@ -7318,7 +8646,7 @@ (INSTANCE mprj.clkbuf_3_1_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.121:0.121:0.121) (0.120:0.120:0.120)) + (IOPATH A X (0.130:0.130:0.130) (0.128:0.128:0.128)) ) ) ) @@ -7327,7 +8655,7 @@ (INSTANCE mprj.clkbuf_3_2_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.120:0.120:0.120) (0.120:0.120:0.120)) + (IOPATH A X (0.129:0.129:0.129) (0.128:0.128:0.128)) ) ) ) @@ -7336,7 +8664,7 @@ (INSTANCE mprj.clkbuf_3_3_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.121:0.121:0.121) (0.120:0.120:0.120)) + (IOPATH A X (0.130:0.130:0.130) (0.128:0.128:0.128)) ) ) ) @@ -7345,7 +8673,7 @@ (INSTANCE mprj.clkbuf_3_4_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.121:0.121:0.121) (0.120:0.120:0.120)) + (IOPATH A X (0.130:0.130:0.130) (0.128:0.128:0.128)) ) ) ) @@ -7354,7 +8682,7 @@ (INSTANCE mprj.clkbuf_3_5_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.123:0.123:0.123) (0.121:0.121:0.121)) + (IOPATH A X (0.131:0.131:0.131) (0.129:0.129:0.129)) ) ) ) @@ -7363,7 +8691,7 @@ (INSTANCE mprj.clkbuf_3_6_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.122:0.122:0.122) (0.121:0.121:0.121)) + (IOPATH A X (0.131:0.131:0.131) (0.129:0.129:0.129)) ) ) ) @@ -7372,7 +8700,7 @@ (INSTANCE mprj.clkbuf_3_7_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.121:0.121:0.121) (0.120:0.120:0.120)) + (IOPATH A X (0.130:0.130:0.130) (0.128:0.128:0.128)) ) ) ) @@ -7453,7 +8781,7 @@ (INSTANCE mprj.fanout19) (DELAY (ABSOLUTE - (IOPATH A X (0.244:0.244:0.244) (0.271:0.271:0.271)) + (IOPATH A X (0.244:0.244:0.244) (0.272:0.272:0.272)) ) ) ) @@ -7480,7 +8808,7 @@ (INSTANCE mprj.fanout25) (DELAY (ABSOLUTE - (IOPATH A X (0.408:0.408:0.408) (0.382:0.382:0.382)) + (IOPATH A X (0.408:0.408:0.408) (0.383:0.383:0.383)) ) ) ) @@ -9019,7 +10347,7 @@ (INSTANCE mprj.input1) (DELAY (ABSOLUTE - (IOPATH A X (0.368:0.368:0.368) (0.191:0.191:0.191)) + (IOPATH A X (0.378:0.378:0.378) (0.353:0.353:0.353)) ) ) ) @@ -9064,7 +10392,7 @@ (INSTANCE mprj.output10) (DELAY (ABSOLUTE - (IOPATH A X (0.564:0.564:0.564) (0.488:0.489:0.490)) + (IOPATH A X (0.569:0.569:0.569) (0.491:0.492:0.494)) ) ) ) @@ -9073,7 +10401,7 @@ (INSTANCE mprj.output11) (DELAY (ABSOLUTE - (IOPATH A X (0.533:0.533:0.533) (0.472:0.472:0.472)) + (IOPATH A X (0.537:0.537:0.537) (0.476:0.476:0.476)) ) ) ) @@ -9082,7 +10410,7 @@ (INSTANCE mprj.output12) (DELAY (ABSOLUTE - (IOPATH A X (0.505:0.505:0.505) (0.449:0.449:0.449)) + (IOPATH A X (0.499:0.499:0.499) (0.445:0.445:0.445)) ) ) ) @@ -9091,7 +10419,7 @@ (INSTANCE mprj.output2) (DELAY (ABSOLUTE - (IOPATH A X (0.475:0.475:0.475) (0.437:0.437:0.437)) + (IOPATH A X (0.490:0.490:0.490) (0.447:0.447:0.447)) ) ) ) @@ -9100,7 +10428,7 @@ (INSTANCE mprj.output3) (DELAY (ABSOLUTE - (IOPATH A X (0.490:0.490:0.490) (0.459:0.459:0.459)) + (IOPATH A X (0.484:0.484:0.484) (0.455:0.455:0.455)) ) ) ) @@ -9109,7 +10437,7 @@ (INSTANCE mprj.output4) (DELAY (ABSOLUTE - (IOPATH A X (0.496:0.496:0.497) (0.455:0.455:0.456)) + (IOPATH A X (0.497:0.497:0.498) (0.455:0.456:0.457)) ) ) ) @@ -9118,7 +10446,7 @@ (INSTANCE mprj.output5) (DELAY (ABSOLUTE - (IOPATH A X (0.514:0.514:0.514) (0.450:0.450:0.450)) + (IOPATH A X (0.518:0.518:0.518) (0.453:0.453:0.453)) ) ) ) @@ -9127,7 +10455,7 @@ (INSTANCE mprj.output6) (DELAY (ABSOLUTE - (IOPATH A X (0.534:0.534:0.534) (0.446:0.446:0.446)) + (IOPATH A X (0.538:0.538:0.538) (0.449:0.449:0.449)) ) ) ) @@ -9136,7 +10464,7 @@ (INSTANCE mprj.output7) (DELAY (ABSOLUTE - (IOPATH A X (0.522:0.523:0.523) (0.424:0.424:0.424)) + (IOPATH A X (0.527:0.527:0.527) (0.427:0.427:0.427)) ) ) ) @@ -9145,7 +10473,7 @@ (INSTANCE mprj.output8) (DELAY (ABSOLUTE - (IOPATH A X (0.582:0.582:0.582) (0.479:0.479:0.479)) + (IOPATH A X (0.586:0.586:0.586) (0.482:0.482:0.482)) ) ) ) @@ -9154,7 +10482,7 @@ (INSTANCE mprj.output9) (DELAY (ABSOLUTE - (IOPATH A X (0.606:0.606:0.606) (0.493:0.494:0.495)) + (IOPATH A X (0.610:0.610:0.610) (0.496:0.497:0.498)) ) ) ) @@ -9194,4 +10522,7280 @@ ) ) ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._332_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.078:0.078:0.078) (0.042:0.042:0.042)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._333_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.009:0.009:0.009)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._334_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.052:0.052:0.052) (0.024:0.024:0.024)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._335_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.046:0.046:0.046) (0.021:0.021:0.021)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._336_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.046:0.046:0.046) (0.022:0.022:0.022)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._337_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.056:0.056:0.056) (0.030:0.030:0.030)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._338_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.047:0.047:0.047) (0.020:0.020:0.020)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._339_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.095:0.095:0.095) (-0.009:-0.009:-0.009)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._340_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.116:0.116:0.116) (0.130:0.130:0.130)) + (IOPATH B X (0.108:0.108:0.108) (0.136:0.136:0.136)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._341_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.177:0.177:0.177) (0.160:0.160:0.160)) + (IOPATH B X (0.173:0.173:0.173) (0.171:0.171:0.171)) + (IOPATH C X (0.171:0.171:0.171) (0.177:0.177:0.177)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._342_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.098:0.098:0.098) (0.034:0.034:0.034)) + (IOPATH A2 Y (0.111:0.111:0.112) (0.043:0.043:0.043)) + (IOPATH B1 Y (0.073:0.073:0.073) (0.023:0.023:0.023)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4b_2") + (INSTANCE mprj2._343_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.197:0.197:0.197) (0.160:0.160:0.160)) + (IOPATH B X (0.152:0.152:0.152) (0.149:0.149:0.149)) + (IOPATH C X (0.160:0.160:0.160) (0.166:0.166:0.166)) + (IOPATH D X (0.162:0.162:0.162) (0.179:0.179:0.179)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._344_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.204:0.204:0.204) (0.178:0.178:0.178)) + (IOPATH B X (0.152:0.152:0.152) (0.161:0.162:0.163)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a311oi_2") + (INSTANCE mprj2._345_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.137:0.137:0.137) (0.061:0.061:0.061)) + (IOPATH A2 Y (0.155:0.155:0.155) (0.050:0.050:0.050)) + (IOPATH A3 Y (0.179:0.179:0.180) (0.059:0.059:0.059)) + (IOPATH B1 Y (0.084:0.085:0.085) (0.028:0.029:0.029)) + (IOPATH C1 Y (0.072:0.072:0.072) (0.022:0.022:0.022)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._346_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.113:0.113:0.113) (0.047:0.047:0.047)) + (IOPATH A X (0.084:0.084:0.084) (0.119:0.119:0.119)) + (IOPATH B X (0.089:0.089:0.090) (0.041:0.041:0.041)) + (IOPATH B X (0.087:0.087:0.087) (0.096:0.096:0.097)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._347_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.073:0.074:0.075) (0.025:0.025:0.025)) + (IOPATH B Y (0.051:0.052:0.053) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._348_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.085:0.085:0.085) (0.136:0.136:0.136)) + (IOPATH A2 X (0.067:0.068:0.068) (0.115:0.116:0.116)) + (IOPATH B1 X (0.059:0.059:0.059) (0.062:0.065:0.067)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._349_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.078:0.078:0.078) (0.025:0.025:0.025)) + (IOPATH B Y (0.056:0.056:0.056) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._350_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.064:0.064:0.065) (0.022:0.023:0.023)) + (IOPATH B Y (0.052:0.052:0.052) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._351_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.138:0.138:0.138) (0.137:0.137:0.137)) + (IOPATH B X (0.149:0.149:0.149) (0.160:0.160:0.160)) + (IOPATH C X (0.142:0.142:0.142) (0.160:0.161:0.161)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._352_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.071:0.071:0.071) (0.049:0.049:0.049)) + (IOPATH B Y (0.067:0.067:0.068) (0.047:0.047:0.047)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._353_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.073:0.073:0.073) (0.101:0.101:0.101)) + (IOPATH A Y (0.107:0.107:0.107) (0.040:0.040:0.040)) + (IOPATH B Y (0.061:0.061:0.061) (0.076:0.078:0.080)) + (IOPATH B Y (0.071:0.073:0.075) (0.030:0.030:0.030)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._354_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.084:0.084:0.084) (0.183:0.183:0.183)) + (IOPATH B X (0.072:0.072:0.072) (0.161:0.162:0.162)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor3b_2") + (INSTANCE mprj2._355_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.184:0.184:0.184) (0.048:0.048:0.048)) + (IOPATH B Y (0.164:0.164:0.164) (0.042:0.042:0.042)) + (IOPATH C_N Y (0.166:0.166:0.166) (0.120:0.120:0.120)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4b_2") + (INSTANCE mprj2._356_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.248:0.248:0.248) (0.188:0.188:0.188)) + (IOPATH B X (0.195:0.195:0.195) (0.171:0.171:0.171)) + (IOPATH C X (0.203:0.203:0.204) (0.184:0.185:0.186)) + (IOPATH D X (0.218:0.218:0.218) (0.196:0.200:0.204)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3_2") + (INSTANCE mprj2._357_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.088:0.088:0.088) (0.079:0.079:0.079)) + (IOPATH B Y (0.088:0.088:0.088) (0.080:0.080:0.080)) + (IOPATH C Y (0.077:0.080:0.084) (0.077:0.077:0.077)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._358_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.092:0.092:0.092) (0.106:0.106:0.106)) + (IOPATH B X (0.094:0.094:0.094) (0.120:0.120:0.120)) + (IOPATH C X (0.106:0.106:0.107) (0.141:0.143:0.145)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21o_2") + (INSTANCE mprj2._359_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.082:0.082:0.082) (0.131:0.131:0.131)) + (IOPATH A2 X (0.083:0.083:0.083) (0.137:0.137:0.138)) + (IOPATH B1 X (0.057:0.057:0.057) (0.091:0.091:0.091)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3b_2") + (INSTANCE mprj2._360_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.138:0.139:0.140) (0.127:0.127:0.127)) + (IOPATH B X (0.106:0.107:0.108) (0.133:0.135:0.137)) + (IOPATH C X (0.099:0.100:0.100) (0.122:0.123:0.124)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._361_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.067:0.067:0.067) (0.088:0.088:0.088)) + (IOPATH A Y (0.097:0.097:0.097) (0.037:0.037:0.037)) + (IOPATH B Y (0.068:0.068:0.068) (0.087:0.087:0.087)) + (IOPATH B Y (0.083:0.083:0.083) (0.032:0.032:0.032)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._362_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.040:0.040:0.040) (0.023:0.023:0.023)) + (IOPATH B Y (0.054:0.055:0.056) (0.030:0.030:0.030)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._363_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.146:0.146:0.146) (0.133:0.133:0.133)) + (IOPATH B X (0.162:0.162:0.162) (0.158:0.158:0.158)) + (IOPATH C X (0.171:0.171:0.171) (0.178:0.178:0.178)) + (IOPATH D X (0.167:0.167:0.167) (0.178:0.179:0.180)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._364_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.156:0.156:0.156) (0.149:0.149:0.149)) + (IOPATH B X (0.119:0.119:0.119) (0.147:0.147:0.147)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._365_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.074:0.074:0.074) (0.097:0.097:0.097)) + (IOPATH A Y (0.108:0.108:0.108) (0.042:0.042:0.042)) + (IOPATH B Y (0.066:0.066:0.066) (0.080:0.081:0.082)) + (IOPATH B Y (0.079:0.080:0.081) (0.033:0.033:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._366_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.160:0.160:0.160) (0.151:0.151:0.151)) + (IOPATH B X (0.123:0.123:0.123) (0.154:0.154:0.154)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._367_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.146:0.146:0.146) (0.138:0.139:0.140)) + (IOPATH B X (0.131:0.131:0.131) (0.141:0.142:0.142)) + (IOPATH C X (0.133:0.133:0.133) (0.150:0.151:0.151)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._368_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.065:0.065:0.065) (0.022:0.022:0.022)) + (IOPATH B Y (0.048:0.048:0.049) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._369_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.087:0.087:0.087) (0.130:0.130:0.130)) + (IOPATH A2 X (0.098:0.098:0.098) (0.158:0.158:0.158)) + (IOPATH A3 X (0.095:0.095:0.095) (0.158:0.159:0.160)) + (IOPATH B1 X (0.056:0.056:0.056) (0.080:0.080:0.080)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._370_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.128:0.129:0.130) (0.130:0.130:0.130)) + (IOPATH B X (0.080:0.080:0.080) (0.116:0.116:0.116)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._371_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.076:0.077:0.079) (0.023:0.023:0.023)) + (IOPATH B Y (0.049:0.049:0.050) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a22o_2") + (INSTANCE mprj2._372_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.087:0.087:0.087) (0.128:0.128:0.128)) + (IOPATH A2 X (0.074:0.075:0.076) (0.122:0.124:0.125)) + (IOPATH B1 X (0.070:0.070:0.070) (0.095:0.095:0.096)) + (IOPATH B2 X (0.071:0.072:0.072) (0.096:0.097:0.098)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._373_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.109:0.109:0.109) (0.043:0.043:0.043)) + (IOPATH A X (0.075:0.075:0.075) (0.120:0.120:0.120)) + (IOPATH B X (0.082:0.083:0.083) (0.037:0.037:0.037)) + (IOPATH B X (0.077:0.077:0.077) (0.095:0.096:0.097)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._374_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.178:0.178:0.178) (0.150:0.150:0.150)) + (IOPATH B X (0.198:0.198:0.198) (0.175:0.176:0.177)) + (IOPATH C X (0.183:0.183:0.183) (0.175:0.175:0.176)) + (IOPATH D X (0.186:0.186:0.186) (0.182:0.183:0.183)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._375_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.137:0.137:0.137) (0.137:0.137:0.137)) + (IOPATH B X (0.123:0.123:0.123) (0.138:0.138:0.138)) + (IOPATH C X (0.132:0.132:0.132) (0.150:0.151:0.152)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._376_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.103:0.103:0.103) (0.042:0.042:0.042)) + (IOPATH A X (0.074:0.074:0.074) (0.114:0.114:0.114)) + (IOPATH B X (0.072:0.073:0.073) (0.032:0.032:0.032)) + (IOPATH B X (0.077:0.077:0.077) (0.084:0.084:0.085)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._377_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.092:0.092:0.092) (0.032:0.032:0.032)) + (IOPATH A2 Y (0.105:0.106:0.107) (0.040:0.040:0.040)) + (IOPATH B1 Y (0.071:0.071:0.071) (0.020:0.020:0.020)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._378_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.139:0.139:0.139) (0.134:0.134:0.134)) + (IOPATH B X (0.099:0.099:0.099) (0.132:0.132:0.132)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._379_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.097:0.097:0.097) (0.146:0.146:0.146)) + (IOPATH A2 X (0.078:0.078:0.078) (0.125:0.125:0.125)) + (IOPATH B1 X (0.083:0.083:0.083) (0.086:0.087:0.089)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._380_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.083:0.083:0.083) (0.028:0.028:0.028)) + (IOPATH A2 Y (0.075:0.077:0.079) (0.027:0.027:0.027)) + (IOPATH B1 Y (0.037:0.038:0.039) (0.015:0.015:0.014)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._381_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.089:0.089:0.089) (0.136:0.136:0.136)) + (IOPATH A2 X (0.084:0.084:0.084) (0.125:0.126:0.127)) + (IOPATH B1_N X (0.124:0.126:0.128) (0.094:0.094:0.094)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._382_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.072:0.072:0.072) (0.024:0.024:0.024)) + (IOPATH B Y (0.052:0.052:0.053) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._383_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.077:0.078:0.079) (0.027:0.027:0.027)) + (IOPATH B Y (0.058:0.058:0.058) (0.021:0.021:0.021)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._384_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.364:0.364:0.364) (0.299:0.299:0.299)) + (IOPATH B Y (0.326:0.326:0.326) (0.225:0.225:0.225)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._385_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.306:0.306:0.306) (0.269:0.269:0.269)) + (IOPATH B Y (0.255:0.255:0.255) (0.174:0.174:0.174)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._386_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.102:0.103:0.103) (0.005:0.005:0.004)) + (IOPATH B Y (0.103:0.103:0.103) (0.021:0.021:0.020)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__mux2_1") + (INSTANCE mprj2._387_) + (DELAY + (ABSOLUTE + (IOPATH A0 X (0.088:0.088:0.088) (0.152:0.152:0.152)) + (IOPATH A1 X (0.083:0.083:0.084) (0.155:0.158:0.161)) + (IOPATH S X (0.142:0.142:0.142) (0.193:0.193:0.193)) + (IOPATH S X (0.099:0.099:0.099) (0.194:0.194:0.194)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._388_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.107:0.107:0.107) (0.044:0.044:0.044)) + (IOPATH A X (0.077:0.077:0.077) (0.117:0.117:0.117)) + (IOPATH B X (0.094:0.094:0.094) (0.038:0.038:0.038)) + (IOPATH B X (0.077:0.077:0.077) (0.107:0.107:0.107)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._389_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.099:0.099:0.099) (0.385:0.385:0.385)) + (IOPATH B X (0.096:0.096:0.096) (0.372:0.372:0.372)) + (IOPATH C X (0.096:0.096:0.096) (0.352:0.352:0.352)) + (IOPATH D X (0.080:0.080:0.080) (0.302:0.302:0.302)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._390_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.111:0.111:0.111) (0.400:0.400:0.400)) + (IOPATH B X (0.097:0.097:0.097) (0.379:0.379:0.379)) + (IOPATH C X (0.095:0.095:0.095) (0.357:0.357:0.357)) + (IOPATH D X (0.093:0.093:0.093) (0.315:0.315:0.315)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._391_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.084:0.084:0.084) (0.372:0.372:0.372)) + (IOPATH B X (0.095:0.095:0.095) (0.367:0.367:0.367)) + (IOPATH C X (0.093:0.093:0.093) (0.347:0.347:0.347)) + (IOPATH D X (0.090:0.090:0.090) (0.304:0.304:0.304)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._392_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.100:0.100:0.100) (0.387:0.387:0.387)) + (IOPATH B X (0.082:0.082:0.082) (0.368:0.368:0.368)) + (IOPATH C X (0.071:0.072:0.072) (0.352:0.352:0.352)) + (IOPATH D X (0.065:0.066:0.066) (0.306:0.306:0.306)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._393_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.119:0.119:0.119) (0.411:0.411:0.411)) + (IOPATH B X (0.100:0.100:0.100) (0.389:0.389:0.389)) + (IOPATH C X (0.082:0.082:0.082) (0.369:0.369:0.369)) + (IOPATH D X (0.079:0.080:0.080) (0.327:0.327:0.327)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4b_2") + (INSTANCE mprj2._394_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.094:0.094:0.094) (0.383:0.383:0.383)) + (IOPATH B X (0.095:0.095:0.095) (0.364:0.364:0.364)) + (IOPATH C X (0.082:0.082:0.082) (0.342:0.342:0.342)) + (IOPATH D_N X (0.140:0.140:0.140) (0.325:0.325:0.325)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._395_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.062:0.062:0.062) (0.021:0.021:0.021)) + (IOPATH B Y (0.057:0.057:0.057) (0.015:0.015:0.015)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4bb_2") + (INSTANCE mprj2._396_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.070:0.071:0.071) (0.366:0.366:0.366)) + (IOPATH B X (0.098:0.098:0.098) (0.353:0.353:0.353)) + (IOPATH C_N X (0.135:0.135:0.135) (0.347:0.347:0.347)) + (IOPATH D_N X (0.123:0.123:0.123) (0.293:0.293:0.293)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._397_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.112:0.112:0.112) (0.401:0.401:0.401)) + (IOPATH B X (0.099:0.099:0.099) (0.381:0.381:0.381)) + (IOPATH C X (0.099:0.099:0.099) (0.360:0.360:0.360)) + (IOPATH D X (0.090:0.090:0.090) (0.314:0.314:0.314)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._398_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.099:0.099:0.099) (0.385:0.385:0.385)) + (IOPATH B X (0.102:0.102:0.102) (0.378:0.378:0.378)) + (IOPATH C X (0.086:0.086:0.086) (0.348:0.348:0.348)) + (IOPATH D X (0.081:0.081:0.081) (0.303:0.303:0.303)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._399_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.112:0.113:0.113) (0.435:0.435:0.435)) + (IOPATH B X (0.108:0.108:0.108) (0.419:0.419:0.419)) + (IOPATH C X (0.108:0.109:0.109) (0.400:0.400:0.400)) + (IOPATH D X (0.103:0.104:0.104) (0.355:0.356:0.356)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._400_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.076:0.076:0.077) (0.033:0.033:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._401_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.100:0.100:0.100) (0.386:0.386:0.386)) + (IOPATH B X (0.099:0.099:0.099) (0.375:0.375:0.375)) + (IOPATH C X (0.095:0.095:0.095) (0.352:0.352:0.352)) + (IOPATH D X (0.093:0.093:0.093) (0.309:0.309:0.309)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._402_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.105:0.105:0.105) (0.393:0.393:0.393)) + (IOPATH B X (0.100:0.100:0.100) (0.379:0.379:0.379)) + (IOPATH C X (0.086:0.086:0.086) (0.352:0.352:0.352)) + (IOPATH D X (0.098:0.098:0.098) (0.317:0.317:0.317)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._403_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.096:0.096:0.096) (0.379:0.379:0.379)) + (IOPATH B X (0.093:0.093:0.093) (0.365:0.365:0.365)) + (IOPATH C X (0.077:0.077:0.077) (0.337:0.337:0.337)) + (IOPATH D X (0.089:0.089:0.089) (0.302:0.302:0.302)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._404_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.087:0.087:0.087) (0.377:0.377:0.377)) + (IOPATH B X (0.089:0.089:0.089) (0.366:0.366:0.366)) + (IOPATH C X (0.087:0.087:0.087) (0.344:0.344:0.344)) + (IOPATH D X (0.087:0.087:0.087) (0.303:0.303:0.303)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._405_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.080:0.081:0.081) (0.398:0.398:0.398)) + (IOPATH B X (0.082:0.082:0.083) (0.388:0.388:0.388)) + (IOPATH C X (0.077:0.078:0.078) (0.363:0.363:0.363)) + (IOPATH D X (0.076:0.076:0.076) (0.321:0.321:0.321)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._406_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.098:0.098:0.098) (0.195:0.195:0.195)) + (IOPATH B X (0.085:0.085:0.085) (0.174:0.174:0.174)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._407_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.126:0.126:0.126) (0.121:0.121:0.121)) + (IOPATH B X (0.112:0.112:0.112) (0.123:0.123:0.123)) + (IOPATH C X (0.118:0.118:0.118) (0.134:0.134:0.134)) + (IOPATH D X (0.121:0.121:0.121) (0.142:0.142:0.142)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4b_2") + (INSTANCE mprj2._408_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.094:0.094:0.094) (0.392:0.392:0.392)) + (IOPATH B X (0.109:0.109:0.109) (0.382:0.382:0.382)) + (IOPATH C X (0.080:0.080:0.080) (0.353:0.353:0.353)) + (IOPATH D_N X (0.139:0.139:0.139) (0.334:0.334:0.334)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._409_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.086:0.086:0.086) (0.381:0.381:0.381)) + (IOPATH B X (0.094:0.094:0.094) (0.373:0.373:0.373)) + (IOPATH C X (0.087:0.087:0.087) (0.349:0.349:0.349)) + (IOPATH D X (0.098:0.098:0.098) (0.315:0.315:0.315)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4bb_2") + (INSTANCE mprj2._410_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.101:0.101:0.101) (0.366:0.366:0.366)) + (IOPATH B X (0.089:0.089:0.089) (0.343:0.343:0.343)) + (IOPATH C_N X (0.128:0.128:0.128) (0.338:0.338:0.338)) + (IOPATH D_N X (0.120:0.120:0.120) (0.285:0.285:0.285)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._411_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.129:0.129:0.129) (0.451:0.451:0.451)) + (IOPATH B X (0.129:0.130:0.130) (0.439:0.439:0.439)) + (IOPATH C X (0.124:0.124:0.125) (0.415:0.415:0.415)) + (IOPATH D X (0.119:0.120:0.121) (0.370:0.370:0.370)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._412_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.091:0.091:0.092) (0.040:0.040:0.040)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._413_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.080:0.080:0.080) (0.022:0.022:0.022)) + (IOPATH B Y (0.048:0.048:0.048) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._414_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.077:0.077:0.077) (0.049:0.049:0.049)) + (IOPATH B Y (0.074:0.074:0.074) (0.049:0.049:0.049)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._415_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.075:0.076:0.076) (0.105:0.105:0.105)) + (IOPATH B X (0.085:0.085:0.085) (0.117:0.120:0.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._416_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.076:0.076:0.076) (0.104:0.104:0.104)) + (IOPATH A Y (0.113:0.113:0.113) (0.044:0.044:0.044)) + (IOPATH B Y (0.065:0.065:0.065) (0.080:0.083:0.086)) + (IOPATH B Y (0.079:0.082:0.084) (0.033:0.033:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._417_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.217:0.217:0.217) (0.175:0.175:0.175)) + (IOPATH B X (0.208:0.208:0.208) (0.183:0.183:0.183)) + (IOPATH C X (0.206:0.206:0.206) (0.192:0.192:0.192)) + (IOPATH D X (0.217:0.217:0.217) (0.212:0.212:0.212)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._418_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.097:0.097:0.097) (0.140:0.140:0.140)) + (IOPATH A2 X (0.080:0.080:0.080) (0.139:0.139:0.139)) + (IOPATH A3 X (0.098:0.098:0.098) (0.166:0.166:0.166)) + (IOPATH B1 X (0.060:0.060:0.060) (0.085:0.085:0.085)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._419_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.136:0.137:0.138) (0.135:0.135:0.135)) + (IOPATH B X (0.078:0.078:0.078) (0.113:0.113:0.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._420_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.068:0.068:0.068) (0.046:0.046:0.046)) + (IOPATH B Y (0.074:0.075:0.076) (0.053:0.053:0.053)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._421_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.078:0.078:0.078) (0.176:0.176:0.176)) + (IOPATH B X (0.082:0.082:0.082) (0.162:0.163:0.165)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._422_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.107:0.108:0.108) (0.136:0.136:0.136)) + (IOPATH B X (0.099:0.100:0.101) (0.122:0.122:0.123)) + (IOPATH C X (0.096:0.096:0.096) (0.127:0.127:0.127)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._423_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.074:0.074:0.074) (0.110:0.110:0.110)) + (IOPATH A Y (0.116:0.116:0.116) (0.041:0.041:0.041)) + (IOPATH B Y (0.062:0.062:0.063) (0.080:0.080:0.081)) + (IOPATH B Y (0.077:0.077:0.077) (0.031:0.031:0.031)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._424_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.100:0.100:0.100) (0.146:0.146:0.146)) + (IOPATH A2 X (0.088:0.088:0.088) (0.146:0.146:0.146)) + (IOPATH A3 X (0.097:0.097:0.097) (0.159:0.160:0.161)) + (IOPATH B1 X (0.065:0.065:0.065) (0.092:0.092:0.092)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand4_2") + (INSTANCE mprj2._425_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.081:0.081:0.081) (0.066:0.066:0.066)) + (IOPATH B Y (0.072:0.072:0.072) (0.064:0.064:0.064)) + (IOPATH C Y (0.087:0.087:0.087) (0.069:0.069:0.069)) + (IOPATH D Y (0.083:0.084:0.086) (0.073:0.073:0.073)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._426_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.104:0.104:0.104) (0.132:0.132:0.133)) + (IOPATH B X (0.091:0.091:0.091) (0.115:0.115:0.115)) + (IOPATH C X (0.098:0.099:0.100) (0.131:0.136:0.140)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._427_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.161:0.161:0.161) (0.147:0.147:0.147)) + (IOPATH B X (0.141:0.141:0.141) (0.143:0.143:0.143)) + (IOPATH C X (0.137:0.137:0.137) (0.148:0.148:0.148)) + (IOPATH D X (0.146:0.146:0.146) (0.164:0.164:0.164)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._428_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.139:0.140:0.140) (0.140:0.141:0.143)) + (IOPATH B X (0.124:0.124:0.124) (0.142:0.143:0.144)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211oi_2") + (INSTANCE mprj2._429_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.108:0.108:0.108) (0.029:0.029:0.029)) + (IOPATH A2 Y (0.144:0.147:0.150) (0.039:0.040:0.041)) + (IOPATH B1 Y (0.087:0.088:0.088) (0.027:0.027:0.027)) + (IOPATH C1 Y (0.061:0.061:0.061) (0.020:0.020:0.020)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._430_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.079:0.079:0.079) (0.055:0.055:0.055)) + (IOPATH B Y (0.076:0.077:0.077) (0.054:0.054:0.054)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o211a_2") + (INSTANCE mprj2._431_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.105:0.105:0.105) (0.165:0.165:0.165)) + (IOPATH A2 X (0.096:0.096:0.096) (0.144:0.144:0.144)) + (IOPATH B1 X (0.086:0.086:0.087) (0.084:0.086:0.088)) + (IOPATH C1 X (0.089:0.089:0.089) (0.102:0.102:0.102)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._432_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.126:0.126:0.126) (0.130:0.130:0.130)) + (IOPATH B X (0.122:0.122:0.122) (0.139:0.139:0.139)) + (IOPATH C X (0.124:0.124:0.124) (0.144:0.145:0.145)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ai_2") + (INSTANCE mprj2._433_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.092:0.092:0.092) (0.036:0.036:0.036)) + (IOPATH A2 Y (0.084:0.085:0.087) (0.033:0.033:0.033)) + (IOPATH B1 Y (0.069:0.069:0.069) (0.025:0.025:0.025)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._434_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.076:0.076:0.076) (0.028:0.028:0.028)) + (IOPATH A2 Y (0.093:0.095:0.096) (0.035:0.035:0.035)) + (IOPATH B1 Y (0.043:0.044:0.045) (0.019:0.019:0.019)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._435_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.077:0.077:0.077) (0.175:0.175:0.175)) + (IOPATH B X (0.064:0.064:0.064) (0.153:0.154:0.154)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._436_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.060:0.060:0.060) (0.038:0.038:0.038)) + (IOPATH B Y (0.055:0.055:0.056) (0.038:0.038:0.038)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._437_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.104:0.104:0.104) (0.133:0.133:0.133)) + (IOPATH B X (0.088:0.088:0.088) (0.115:0.115:0.115)) + (IOPATH C X (0.097:0.097:0.097) (0.121:0.123:0.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._438_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.119:0.119:0.119) (0.115:0.115:0.115)) + (IOPATH B X (0.126:0.126:0.126) (0.132:0.132:0.132)) + (IOPATH C X (0.140:0.140:0.140) (0.155:0.155:0.155)) + (IOPATH D X (0.130:0.130:0.130) (0.148:0.148:0.148)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._439_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.154:0.154:0.154) (0.142:0.144:0.145)) + (IOPATH B X (0.139:0.139:0.139) (0.146:0.147:0.148)) + (IOPATH C X (0.139:0.139:0.139) (0.153:0.154:0.156)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._440_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.065:0.065:0.065) (0.022:0.022:0.022)) + (IOPATH A2 Y (0.077:0.079:0.081) (0.028:0.028:0.029)) + (IOPATH B1 Y (0.044:0.045:0.046) (0.015:0.015:0.015)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._441_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.114:0.114:0.114) (0.129:0.129:0.129)) + (IOPATH B X (0.108:0.108:0.108) (0.133:0.133:0.134)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._442_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.072:0.072:0.072) (0.023:0.023:0.023)) + (IOPATH B Y (0.048:0.049:0.050) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._443_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.021:0.021:0.021)) + (IOPATH B Y (0.047:0.047:0.047) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._444_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.086:0.086:0.086) (0.109:0.109:0.109)) + (IOPATH B X (0.094:0.094:0.094) (0.126:0.126:0.126)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._445_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.227:0.227:0.227) (0.172:0.173:0.175)) + (IOPATH B X (0.214:0.215:0.215) (0.180:0.181:0.182)) + (IOPATH C X (0.215:0.215:0.215) (0.190:0.191:0.192)) + (IOPATH D X (0.216:0.216:0.216) (0.196:0.196:0.196)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._446_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.087:0.087:0.087) (0.134:0.134:0.134)) + (IOPATH A2 X (0.073:0.073:0.073) (0.116:0.116:0.116)) + (IOPATH B1_N X (0.141:0.142:0.143) (0.107:0.107:0.107)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._447_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.110:0.110:0.110) (0.043:0.043:0.043)) + (IOPATH A X (0.074:0.074:0.074) (0.122:0.122:0.122)) + (IOPATH B X (0.083:0.084:0.085) (0.037:0.037:0.037)) + (IOPATH B X (0.076:0.076:0.076) (0.097:0.098:0.099)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._448_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.090:0.090:0.090) (0.027:0.027:0.027)) + (IOPATH A2 Y (0.095:0.096:0.097) (0.034:0.034:0.034)) + (IOPATH B1 Y (0.051:0.051:0.051) (0.014:0.014:0.014)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._449_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.130:0.130:0.130) (0.141:0.141:0.141)) + (IOPATH B X (0.144:0.144:0.144) (0.167:0.167:0.167)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._450_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.126:0.126:0.126) (0.132:0.134:0.135)) + (IOPATH B X (0.112:0.113:0.113) (0.136:0.136:0.136)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._451_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.071:0.071:0.071) (0.025:0.025:0.025)) + (IOPATH B Y (0.051:0.052:0.052) (0.019:0.019:0.019)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._452_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.151:0.151:0.151) (0.146:0.146:0.146)) + (IOPATH B X (0.158:0.158:0.158) (0.160:0.162:0.163)) + (IOPATH C X (0.144:0.144:0.144) (0.160:0.160:0.161)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._453_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.090:0.090:0.090) (0.029:0.029:0.029)) + (IOPATH B Y (0.060:0.061:0.061) (0.022:0.022:0.022)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._454_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.068:0.068:0.069) (0.024:0.024:0.024)) + (IOPATH B Y (0.043:0.045:0.048) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._455_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.166:0.166:0.166) (0.147:0.147:0.147)) + (IOPATH B X (0.145:0.145:0.145) (0.144:0.144:0.144)) + (IOPATH C X (0.167:0.167:0.167) (0.169:0.170:0.172)) + (IOPATH D X (0.157:0.157:0.157) (0.166:0.167:0.167)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._456_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.116:0.116:0.116) (0.047:0.047:0.047)) + (IOPATH A X (0.081:0.081:0.081) (0.124:0.124:0.124)) + (IOPATH B X (0.080:0.081:0.081) (0.036:0.036:0.036)) + (IOPATH B X (0.082:0.082:0.082) (0.089:0.089:0.090)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._457_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.108:0.108:0.108) (0.126:0.126:0.126)) + (IOPATH B X (0.093:0.093:0.093) (0.121:0.122:0.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._458_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.109:0.109:0.109) (0.044:0.044:0.044)) + (IOPATH A X (0.076:0.076:0.076) (0.120:0.120:0.120)) + (IOPATH B X (0.073:0.074:0.075) (0.033:0.033:0.033)) + (IOPATH B X (0.077:0.077:0.077) (0.084:0.085:0.086)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._459_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.146:0.146:0.146) (0.136:0.136:0.136)) + (IOPATH B X (0.144:0.144:0.144) (0.147:0.147:0.147)) + (IOPATH C X (0.136:0.136:0.136) (0.151:0.151:0.151)) + (IOPATH D X (0.146:0.146:0.146) (0.169:0.169:0.169)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._460_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.178:0.178:0.178) (0.158:0.159:0.160)) + (IOPATH B X (0.165:0.165:0.165) (0.162:0.163:0.163)) + (IOPATH C X (0.160:0.160:0.160) (0.166:0.167:0.168)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._461_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.087:0.087:0.087) (0.134:0.134:0.134)) + (IOPATH A2 X (0.070:0.070:0.070) (0.113:0.114:0.114)) + (IOPATH B1_N X (0.134:0.135:0.135) (0.103:0.103:0.103)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._462_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.056:0.056:0.056) (0.038:0.038:0.038)) + (IOPATH B Y (0.067:0.068:0.068) (0.047:0.047:0.047)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._463_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.113:0.113:0.113) (0.047:0.047:0.047)) + (IOPATH A X (0.080:0.080:0.080) (0.121:0.121:0.121)) + (IOPATH B X (0.084:0.085:0.085) (0.039:0.039:0.039)) + (IOPATH B X (0.083:0.083:0.083) (0.093:0.094:0.094)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._464_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.113:0.113:0.113) (0.119:0.119:0.119)) + (IOPATH B X (0.121:0.121:0.121) (0.136:0.136:0.136)) + (IOPATH C X (0.130:0.130:0.130) (0.150:0.150:0.151)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._465_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.074:0.074:0.074) (0.101:0.101:0.101)) + (IOPATH A Y (0.109:0.109:0.109) (0.042:0.042:0.042)) + (IOPATH B Y (0.061:0.061:0.062) (0.076:0.077:0.078)) + (IOPATH B Y (0.073:0.074:0.075) (0.030:0.030:0.031)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._466_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.130:0.130:0.130) (0.122:0.122:0.122)) + (IOPATH B X (0.140:0.140:0.140) (0.142:0.142:0.142)) + (IOPATH C X (0.139:0.139:0.139) (0.148:0.148:0.148)) + (IOPATH D X (0.151:0.151:0.151) (0.164:0.165:0.165)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._467_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.107:0.107:0.107) (0.044:0.044:0.044)) + (IOPATH A X (0.076:0.076:0.076) (0.118:0.118:0.118)) + (IOPATH B X (0.072:0.073:0.073) (0.031:0.031:0.031)) + (IOPATH B X (0.077:0.077:0.077) (0.083:0.084:0.085)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._468_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.106:0.106:0.106) (0.044:0.044:0.044)) + (IOPATH A X (0.076:0.076:0.076) (0.117:0.117:0.117)) + (IOPATH B X (0.071:0.072:0.073) (0.032:0.032:0.032)) + (IOPATH B X (0.077:0.077:0.077) (0.083:0.084:0.085)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._469_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.113:0.113:0.113) (0.120:0.120:0.120)) + (IOPATH B X (0.114:0.114:0.114) (0.133:0.133:0.133)) + (IOPATH C X (0.111:0.111:0.111) (0.141:0.141:0.141)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._470_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.120:0.120:0.120) (0.125:0.125:0.125)) + (IOPATH B X (0.102:0.102:0.103) (0.120:0.121:0.122)) + (IOPATH C X (0.102:0.102:0.102) (0.127:0.127:0.128)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._471_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.175:0.175:0.175) (0.156:0.157:0.158)) + (IOPATH B X (0.162:0.162:0.162) (0.161:0.161:0.161)) + (IOPATH C X (0.155:0.155:0.155) (0.163:0.164:0.164)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._472_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.055:0.055:0.055) (0.036:0.036:0.036)) + (IOPATH B Y (0.064:0.065:0.066) (0.044:0.044:0.044)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._473_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.108:0.108:0.108) (0.045:0.045:0.045)) + (IOPATH A X (0.077:0.077:0.077) (0.119:0.119:0.119)) + (IOPATH B X (0.080:0.080:0.081) (0.037:0.037:0.037)) + (IOPATH B X (0.079:0.079:0.079) (0.091:0.092:0.092)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._474_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.114:0.114:0.114) (0.120:0.120:0.120)) + (IOPATH B X (0.124:0.124:0.124) (0.139:0.139:0.139)) + (IOPATH C X (0.132:0.132:0.132) (0.151:0.152:0.152)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._475_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.076:0.076:0.076) (0.105:0.105:0.105)) + (IOPATH A Y (0.114:0.114:0.114) (0.043:0.043:0.043)) + (IOPATH B Y (0.062:0.062:0.063) (0.077:0.077:0.078)) + (IOPATH B Y (0.076:0.077:0.077) (0.031:0.031:0.032)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._476_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.114:0.114:0.114) (0.046:0.046:0.046)) + (IOPATH A X (0.080:0.080:0.080) (0.122:0.122:0.122)) + (IOPATH B X (0.077:0.077:0.078) (0.034:0.034:0.034)) + (IOPATH B X (0.081:0.081:0.081) (0.086:0.086:0.087)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._477_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.144:0.144:0.144) (0.134:0.134:0.134)) + (IOPATH B X (0.128:0.128:0.128) (0.135:0.135:0.135)) + (IOPATH C X (0.133:0.133:0.133) (0.149:0.149:0.149)) + (IOPATH D X (0.144:0.144:0.144) (0.168:0.168:0.168)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._478_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.200:0.200:0.200) (0.160:0.161:0.162)) + (IOPATH B X (0.189:0.189:0.189) (0.168:0.169:0.169)) + (IOPATH C X (0.182:0.182:0.182) (0.172:0.173:0.173)) + (IOPATH D X (0.187:0.187:0.187) (0.180:0.181:0.182)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a41o_2") + (INSTANCE mprj2._479_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.119:0.119:0.119) (0.152:0.152:0.152)) + (IOPATH A2 X (0.120:0.120:0.120) (0.169:0.169:0.169)) + (IOPATH A3 X (0.121:0.121:0.121) (0.187:0.187:0.187)) + (IOPATH A4 X (0.115:0.115:0.115) (0.178:0.179:0.179)) + (IOPATH B1 X (0.063:0.063:0.063) (0.089:0.089:0.089)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._480_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.132:0.133:0.134) (0.133:0.133:0.133)) + (IOPATH B X (0.075:0.076:0.077) (0.107:0.109:0.111)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._481_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.104:0.104:0.104) (0.043:0.043:0.043)) + (IOPATH A X (0.076:0.076:0.076) (0.115:0.115:0.115)) + (IOPATH B X (0.081:0.082:0.083) (0.037:0.037:0.037)) + (IOPATH B X (0.080:0.080:0.080) (0.091:0.092:0.093)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._482_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.142:0.142:0.142) (0.140:0.140:0.140)) + (IOPATH B X (0.138:0.138:0.138) (0.149:0.149:0.149)) + (IOPATH C X (0.147:0.147:0.147) (0.161:0.162:0.163)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._483_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.076:0.076:0.076) (0.028:0.028:0.028)) + (IOPATH A2 Y (0.091:0.092:0.093) (0.035:0.035:0.035)) + (IOPATH B1 Y (0.054:0.054:0.054) (0.015:0.015:0.015)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._484_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.066:0.067:0.068) (0.023:0.023:0.023)) + (IOPATH B Y (0.052:0.052:0.052) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._485_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.130:0.130:0.130) (0.121:0.121:0.121)) + (IOPATH B X (0.143:0.143:0.143) (0.144:0.144:0.144)) + (IOPATH C X (0.141:0.141:0.141) (0.150:0.150:0.150)) + (IOPATH D X (0.154:0.154:0.154) (0.165:0.166:0.167)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._486_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.107:0.107:0.107) (0.044:0.044:0.044)) + (IOPATH A X (0.077:0.077:0.077) (0.117:0.117:0.117)) + (IOPATH B X (0.077:0.078:0.078) (0.034:0.034:0.034)) + (IOPATH B X (0.080:0.080:0.080) (0.087:0.088:0.089)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._487_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.106:0.106:0.106) (0.043:0.043:0.043)) + (IOPATH A X (0.077:0.077:0.077) (0.115:0.115:0.115)) + (IOPATH B X (0.075:0.076:0.077) (0.034:0.034:0.034)) + (IOPATH B X (0.080:0.080:0.080) (0.085:0.086:0.087)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._488_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.134:0.134:0.134) (0.130:0.130:0.130)) + (IOPATH B X (0.087:0.087:0.087) (0.140:0.140:0.140)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._489_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.117:0.117:0.117) (0.131:0.131:0.131)) + (IOPATH B X (0.123:0.123:0.123) (0.147:0.147:0.147)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._490_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.073:0.073:0.073) (0.024:0.024:0.024)) + (IOPATH B Y (0.051:0.051:0.052) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._491_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.078:0.078:0.078) (0.176:0.176:0.176)) + (IOPATH B X (0.067:0.067:0.067) (0.154:0.155:0.155)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._492_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.069:0.069:0.069) (0.047:0.047:0.047)) + (IOPATH B Y (0.065:0.065:0.066) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._493_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.100:0.100:0.100) (0.130:0.130:0.130)) + (IOPATH B X (0.090:0.090:0.090) (0.117:0.117:0.117)) + (IOPATH C X (0.101:0.101:0.101) (0.127:0.129:0.131)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._494_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.173:0.173:0.173) (0.150:0.150:0.150)) + (IOPATH B X (0.183:0.183:0.183) (0.171:0.171:0.171)) + (IOPATH C X (0.188:0.188:0.188) (0.186:0.186:0.186)) + (IOPATH D X (0.176:0.176:0.176) (0.178:0.178:0.178)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._495_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.073:0.073:0.073) (0.098:0.098:0.098)) + (IOPATH A Y (0.106:0.106:0.106) (0.042:0.042:0.042)) + (IOPATH B Y (0.062:0.062:0.062) (0.076:0.078:0.080)) + (IOPATH B Y (0.073:0.075:0.077) (0.031:0.031:0.031)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._496_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.080:0.080:0.080) (0.179:0.179:0.179)) + (IOPATH B X (0.077:0.077:0.078) (0.161:0.162:0.163)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._497_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.036:0.036:0.036)) + (IOPATH B Y (0.059:0.061:0.062) (0.041:0.041:0.041)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._498_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.102:0.103:0.103) (0.132:0.132:0.132)) + (IOPATH B X (0.097:0.097:0.097) (0.119:0.119:0.119)) + (IOPATH C X (0.101:0.102:0.102) (0.128:0.128:0.129)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._499_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.119:0.119:0.119) (0.133:0.133:0.133)) + (IOPATH B X (0.104:0.104:0.104) (0.133:0.133:0.133)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._500_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.115:0.115:0.115) (0.124:0.125:0.126)) + (IOPATH B X (0.108:0.108:0.108) (0.133:0.133:0.133)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._501_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.071:0.071:0.071) (0.024:0.024:0.024)) + (IOPATH A2 Y (0.084:0.085:0.085) (0.029:0.030:0.030)) + (IOPATH B1 Y (0.044:0.045:0.045) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._502_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.136:0.136:0.136) (0.136:0.136:0.136)) + (IOPATH B X (0.132:0.132:0.132) (0.141:0.142:0.143)) + (IOPATH C X (0.126:0.126:0.126) (0.146:0.146:0.146)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._503_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.078:0.078:0.078) (0.025:0.025:0.025)) + (IOPATH B Y (0.050:0.050:0.050) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._504_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.066:0.066:0.067) (0.024:0.024:0.024)) + (IOPATH B Y (0.053:0.053:0.053) (0.019:0.019:0.019)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._505_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.102:0.102:0.102) (0.121:0.121:0.121)) + (IOPATH B X (0.094:0.094:0.094) (0.126:0.126:0.126)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._506_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.138:0.138:0.138) (0.133:0.134:0.135)) + (IOPATH B X (0.133:0.133:0.133) (0.142:0.143:0.143)) + (IOPATH C X (0.131:0.131:0.131) (0.148:0.148:0.149)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._507_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.088:0.088:0.088) (0.135:0.135:0.135)) + (IOPATH A2 X (0.075:0.075:0.075) (0.118:0.118:0.119)) + (IOPATH B1_N X (0.130:0.130:0.131) (0.098:0.098:0.098)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._508_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.151:0.151:0.151) (0.152:0.152:0.152)) + (IOPATH B X (0.138:0.138:0.138) (0.152:0.152:0.153)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._509_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.078:0.078:0.078) (0.024:0.024:0.024)) + (IOPATH B Y (0.050:0.050:0.051) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._510_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.066:0.066:0.067) (0.022:0.022:0.022)) + (IOPATH B Y (0.049:0.049:0.049) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._511_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.112:0.112:0.112) (0.044:0.044:0.044)) + (IOPATH A X (0.077:0.077:0.077) (0.123:0.123:0.123)) + (IOPATH B X (0.079:0.079:0.079) (0.036:0.036:0.036)) + (IOPATH B X (0.079:0.079:0.079) (0.089:0.090:0.090)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._512_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.108:0.108:0.108) (0.036:0.036:0.036)) + (IOPATH A2 Y (0.104:0.104:0.105) (0.039:0.039:0.039)) + (IOPATH B1 Y (0.065:0.065:0.065) (0.022:0.022:0.022)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._513_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.154:0.154:0.154) (0.138:0.138:0.138)) + (IOPATH B X (0.163:0.163:0.163) (0.160:0.160:0.160)) + (IOPATH C X (0.150:0.150:0.150) (0.159:0.159:0.159)) + (IOPATH D X (0.148:0.148:0.148) (0.159:0.160:0.160)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._514_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.061:0.065:0.069) (0.024:0.024:0.024)) + (IOPATH B Y (0.049:0.050:0.051) (0.019:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._515_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.132:0.132:0.132) (0.125:0.125:0.125)) + (IOPATH B X (0.117:0.117:0.117) (0.126:0.126:0.126)) + (IOPATH C X (0.120:0.120:0.120) (0.136:0.136:0.136)) + (IOPATH D X (0.128:0.128:0.128) (0.151:0.151:0.151)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._516_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.222:0.222:0.222) (0.169:0.170:0.171)) + (IOPATH B X (0.218:0.218:0.218) (0.184:0.184:0.184)) + (IOPATH C X (0.216:0.217:0.217) (0.191:0.192:0.192)) + (IOPATH D X (0.221:0.221:0.221) (0.198:0.199:0.200)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._517_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.087:0.087:0.087) (0.133:0.133:0.133)) + (IOPATH A2 X (0.074:0.074:0.074) (0.115:0.116:0.117)) + (IOPATH B1_N X (0.141:0.142:0.143) (0.107:0.107:0.107)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._518_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.115:0.115:0.115) (0.044:0.044:0.044)) + (IOPATH A X (0.076:0.076:0.076) (0.126:0.126:0.126)) + (IOPATH B X (0.086:0.087:0.088) (0.038:0.038:0.038)) + (IOPATH B X (0.078:0.078:0.078) (0.098:0.100:0.101)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._519_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.101:0.101:0.101) (0.031:0.031:0.031)) + (IOPATH A2 Y (0.103:0.104:0.105) (0.038:0.038:0.038)) + (IOPATH B1 Y (0.059:0.059:0.059) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._520_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.169:0.169:0.169) (0.160:0.160:0.160)) + (IOPATH B X (0.157:0.157:0.157) (0.162:0.162:0.162)) + (IOPATH C X (0.163:0.163:0.163) (0.174:0.176:0.177)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._521_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.065:0.065:0.065) (0.022:0.022:0.022)) + (IOPATH B Y (0.050:0.051:0.052) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._522_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.076:0.076:0.076) (0.025:0.025:0.025)) + (IOPATH B Y (0.052:0.053:0.054) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._523_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.061:0.061:0.061) (0.038:0.038:0.038)) + (IOPATH B Y (0.059:0.060:0.060) (0.040:0.040:0.040)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._524_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.119:0.120:0.122) (0.125:0.125:0.125)) + (IOPATH B X (0.080:0.080:0.080) (0.112:0.114:0.116)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._525_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.179:0.179:0.179) (0.158:0.158:0.158)) + (IOPATH B X (0.168:0.168:0.168) (0.163:0.163:0.163)) + (IOPATH C X (0.155:0.155:0.155) (0.160:0.160:0.160)) + (IOPATH D X (0.167:0.167:0.167) (0.179:0.179:0.179)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._526_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.190:0.190:0.190) (0.170:0.171:0.172)) + (IOPATH B X (0.175:0.175:0.175) (0.171:0.172:0.173)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._527_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.067:0.067:0.067) (0.023:0.023:0.023)) + (IOPATH A2 Y (0.082:0.084:0.086) (0.029:0.029:0.030)) + (IOPATH B1 Y (0.057:0.058:0.058) (0.012:0.012:0.012)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._528_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.113:0.113:0.113) (0.042:0.042:0.042)) + (IOPATH A X (0.074:0.074:0.074) (0.125:0.125:0.125)) + (IOPATH B X (0.083:0.083:0.084) (0.037:0.037:0.037)) + (IOPATH B X (0.076:0.076:0.076) (0.097:0.097:0.097)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._529_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.094:0.094:0.094) (0.027:0.027:0.027)) + (IOPATH A2 Y (0.096:0.097:0.097) (0.035:0.035:0.035)) + (IOPATH B1 Y (0.053:0.053:0.053) (0.014:0.014:0.014)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._530_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.163:0.163:0.163) (0.157:0.157:0.157)) + (IOPATH B X (0.149:0.149:0.149) (0.157:0.157:0.157)) + (IOPATH C X (0.156:0.156:0.156) (0.171:0.171:0.171)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._531_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.069:0.069:0.069) (0.024:0.024:0.024)) + (IOPATH B Y (0.052:0.053:0.054) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._532_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.111:0.111:0.111) (0.109:0.109:0.109)) + (IOPATH B X (0.117:0.117:0.117) (0.126:0.126:0.126)) + (IOPATH C X (0.138:0.138:0.138) (0.155:0.155:0.155)) + (IOPATH D X (0.136:0.136:0.136) (0.157:0.157:0.157)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._533_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.114:0.114:0.114) (0.046:0.046:0.046)) + (IOPATH A X (0.079:0.079:0.079) (0.123:0.123:0.123)) + (IOPATH B X (0.079:0.079:0.080) (0.035:0.035:0.035)) + (IOPATH B X (0.081:0.081:0.081) (0.088:0.089:0.090)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._534_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.136:0.136:0.136) (0.125:0.125:0.125)) + (IOPATH B X (0.142:0.142:0.142) (0.143:0.143:0.143)) + (IOPATH C X (0.163:0.163:0.163) (0.173:0.173:0.173)) + (IOPATH D X (0.153:0.153:0.153) (0.169:0.169:0.169)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._535_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.081:0.081:0.082) (0.060:0.060:0.060)) + (IOPATH B Y (0.072:0.073:0.075) (0.052:0.052:0.052)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._536_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.081:0.081:0.081) (0.133:0.133:0.133)) + (IOPATH A2 X (0.063:0.063:0.063) (0.110:0.111:0.112)) + (IOPATH B1 X (0.061:0.061:0.062) (0.071:0.075:0.079)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._537_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.173:0.173:0.173) (0.150:0.150:0.150)) + (IOPATH B X (0.179:0.179:0.179) (0.165:0.166:0.168)) + (IOPATH C X (0.164:0.164:0.164) (0.164:0.165:0.166)) + (IOPATH D X (0.164:0.164:0.164) (0.169:0.170:0.171)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._538_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.075:0.075:0.075) (0.102:0.102:0.102)) + (IOPATH A Y (0.111:0.111:0.111) (0.043:0.043:0.043)) + (IOPATH B Y (0.065:0.065:0.065) (0.080:0.084:0.087)) + (IOPATH B Y (0.078:0.082:0.085) (0.032:0.032:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._539_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.081:0.081:0.081) (0.026:0.026:0.026)) + (IOPATH B Y (0.053:0.055:0.056) (0.019:0.019:0.019)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._540_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.075:0.075:0.075) (0.052:0.052:0.052)) + (IOPATH B Y (0.069:0.070:0.071) (0.049:0.049:0.049)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._541_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.130:0.130:0.130) (0.128:0.128:0.128)) + (IOPATH B X (0.088:0.088:0.088) (0.120:0.122:0.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._542_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.097:0.097:0.097) (0.109:0.109:0.109)) + (IOPATH B X (0.122:0.122:0.122) (0.139:0.139:0.139)) + (IOPATH C X (0.109:0.109:0.109) (0.133:0.134:0.135)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._543_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.075:0.075:0.075) (0.102:0.102:0.102)) + (IOPATH A Y (0.110:0.110:0.110) (0.042:0.042:0.042)) + (IOPATH B Y (0.064:0.064:0.064) (0.079:0.081:0.084)) + (IOPATH B Y (0.077:0.079:0.081) (0.032:0.032:0.032)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._544_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.095:0.095:0.095) (0.107:0.107:0.107)) + (IOPATH B X (0.120:0.120:0.120) (0.138:0.138:0.138)) + (IOPATH C X (0.108:0.108:0.108) (0.137:0.137:0.137)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._545_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.122:0.122:0.122) (0.127:0.127:0.127)) + (IOPATH B X (0.106:0.106:0.106) (0.122:0.123:0.124)) + (IOPATH C X (0.103:0.103:0.103) (0.127:0.128:0.129)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._546_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.179:0.179:0.179) (0.159:0.160:0.161)) + (IOPATH B X (0.164:0.164:0.164) (0.161:0.162:0.163)) + (IOPATH C X (0.158:0.158:0.159) (0.165:0.165:0.166)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._547_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.088:0.088:0.088) (0.135:0.135:0.135)) + (IOPATH A2 X (0.070:0.070:0.070) (0.113:0.114:0.114)) + (IOPATH B1_N X (0.134:0.135:0.136) (0.103:0.103:0.103)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._548_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.057:0.057:0.057) (0.038:0.038:0.038)) + (IOPATH B Y (0.067:0.067:0.068) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._549_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.108:0.108:0.108) (0.044:0.044:0.044)) + (IOPATH A X (0.076:0.076:0.076) (0.118:0.118:0.118)) + (IOPATH B X (0.080:0.080:0.081) (0.036:0.036:0.036)) + (IOPATH B X (0.078:0.078:0.078) (0.091:0.092:0.092)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._550_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.119:0.119:0.119) (0.124:0.124:0.124)) + (IOPATH B X (0.117:0.117:0.117) (0.133:0.133:0.133)) + (IOPATH C X (0.130:0.130:0.130) (0.150:0.151:0.151)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._551_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.073:0.073:0.073) (0.105:0.105:0.105)) + (IOPATH A Y (0.111:0.111:0.111) (0.040:0.040:0.040)) + (IOPATH B Y (0.059:0.060:0.061) (0.075:0.076:0.077)) + (IOPATH B Y (0.071:0.072:0.072) (0.029:0.029:0.030)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._552_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.111:0.111:0.111) (0.043:0.043:0.043)) + (IOPATH A X (0.075:0.075:0.075) (0.122:0.122:0.122)) + (IOPATH B X (0.071:0.071:0.072) (0.031:0.031:0.031)) + (IOPATH B X (0.076:0.076:0.076) (0.083:0.083:0.084)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._553_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.119:0.119:0.119) (0.116:0.116:0.116)) + (IOPATH B X (0.146:0.146:0.146) (0.151:0.151:0.151)) + (IOPATH C X (0.143:0.143:0.143) (0.161:0.161:0.161)) + (IOPATH D X (0.126:0.126:0.126) (0.145:0.145:0.145)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._554_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.215:0.215:0.215) (0.168:0.169:0.170)) + (IOPATH B X (0.202:0.202:0.202) (0.174:0.175:0.176)) + (IOPATH C X (0.196:0.197:0.197) (0.180:0.180:0.181)) + (IOPATH D X (0.201:0.201:0.201) (0.187:0.188:0.189)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a41o_2") + (INSTANCE mprj2._555_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.110:0.110:0.110) (0.145:0.145:0.145)) + (IOPATH A2 X (0.119:0.119:0.119) (0.170:0.170:0.170)) + (IOPATH A3 X (0.117:0.117:0.117) (0.184:0.184:0.184)) + (IOPATH A4 X (0.110:0.110:0.110) (0.173:0.174:0.175)) + (IOPATH B1 X (0.057:0.057:0.057) (0.082:0.082:0.082)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._556_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.134:0.135:0.137) (0.134:0.134:0.134)) + (IOPATH B X (0.073:0.074:0.075) (0.105:0.107:0.109)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._557_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.123:0.123:0.123) (0.049:0.049:0.049)) + (IOPATH A X (0.083:0.083:0.083) (0.129:0.129:0.129)) + (IOPATH B X (0.089:0.090:0.091) (0.043:0.043:0.043)) + (IOPATH B X (0.086:0.086:0.086) (0.097:0.098:0.099)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3_2") + (INSTANCE mprj2._558_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.086:0.086:0.086) (0.071:0.071:0.071)) + (IOPATH B Y (0.082:0.082:0.082) (0.070:0.070:0.070)) + (IOPATH C Y (0.081:0.082:0.083) (0.067:0.067:0.067)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21o_2") + (INSTANCE mprj2._559_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.088:0.088:0.088) (0.140:0.140:0.140)) + (IOPATH A2 X (0.089:0.089:0.089) (0.141:0.142:0.142)) + (IOPATH B1 X (0.061:0.061:0.061) (0.095:0.095:0.095)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._560_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.082:0.083:0.083) (0.110:0.114:0.118)) + (IOPATH B X (0.075:0.075:0.076) (0.107:0.108:0.109)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._561_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.129:0.129:0.129) (0.120:0.120:0.120)) + (IOPATH B X (0.135:0.135:0.135) (0.137:0.137:0.137)) + (IOPATH C X (0.138:0.138:0.138) (0.148:0.148:0.148)) + (IOPATH D X (0.155:0.155:0.155) (0.167:0.168:0.169)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._562_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.074:0.074:0.074) (0.097:0.097:0.097)) + (IOPATH A Y (0.108:0.108:0.108) (0.043:0.043:0.043)) + (IOPATH B Y (0.065:0.066:0.066) (0.087:0.091:0.094)) + (IOPATH B Y (0.086:0.090:0.094) (0.033:0.033:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._563_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.102:0.102:0.102) (0.042:0.042:0.042)) + (IOPATH A X (0.073:0.073:0.073) (0.114:0.114:0.114)) + (IOPATH B X (0.070:0.071:0.072) (0.032:0.032:0.032)) + (IOPATH B X (0.076:0.076:0.076) (0.082:0.083:0.084)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._564_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.438:0.438:0.438) (0.373:0.373:0.373)) + (IOPATH B X (0.439:0.439:0.439) (0.366:0.366:0.366)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._565_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.154:0.154:0.154) (0.114:0.114:0.114)) + (IOPATH B Y (0.164:0.164:0.164) (0.120:0.120:0.120)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__mux4_2") + (INSTANCE mprj2._566_) + (DELAY + (ABSOLUTE + (IOPATH A0 X (0.216:0.216:0.216) (0.326:0.326:0.326)) + (IOPATH A1 X (0.216:0.216:0.216) (0.322:0.322:0.322)) + (IOPATH A2 X (0.218:0.218:0.218) (0.330:0.330:0.330)) + (IOPATH A3 X (0.212:0.212:0.212) (0.331:0.331:0.331)) + (IOPATH S0 X (0.298:0.298:0.298) (0.376:0.376:0.376)) + (IOPATH S0 X (0.222:0.222:0.222) (0.299:0.299:0.299)) + (IOPATH S1 X (0.227:0.227:0.227) (0.235:0.235:0.235)) + (IOPATH S1 X (0.205:0.205:0.205) (0.230:0.230:0.230)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._567_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.089:0.091:0.092) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._568_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.126:0.126:0.126) (0.130:0.130:0.130)) + (IOPATH B X (0.176:0.176:0.177) (0.240:0.241:0.242)) + (IOPATH C X (0.163:0.163:0.163) (0.225:0.225:0.225)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._569_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.095:0.095:0.095) (0.129:0.129:0.129)) + (IOPATH B Y (0.048:0.048:0.048) (0.034:0.034:0.034)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o2bb2a_2") + (INSTANCE mprj2._570_) + (DELAY + (ABSOLUTE + (IOPATH A1_N X (0.179:0.179:0.179) (0.151:0.151:0.151)) + (IOPATH A2_N X (0.140:0.142:0.144) (0.131:0.132:0.132)) + (IOPATH B1 X (0.119:0.119:0.119) (0.168:0.168:0.168)) + (IOPATH B2 X (0.106:0.106:0.106) (0.157:0.157:0.157)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o22a_2") + (INSTANCE mprj2._571_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.117:0.117:0.117) (0.170:0.170:0.170)) + (IOPATH A2 X (0.127:0.127:0.127) (0.244:0.244:0.244)) + (IOPATH B1 X (0.111:0.112:0.112) (0.148:0.149:0.150)) + (IOPATH B2 X (0.099:0.099:0.099) (0.132:0.134:0.136)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._572_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.094:0.094:0.094) (0.106:0.106:0.106)) + (IOPATH B X (0.147:0.147:0.148) (0.219:0.220:0.221)) + (IOPATH C X (0.135:0.135:0.135) (0.204:0.204:0.204)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3b_2") + (INSTANCE mprj2._573_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.155:0.155:0.155) (0.131:0.131:0.131)) + (IOPATH B X (0.118:0.118:0.118) (0.137:0.137:0.137)) + (IOPATH C X (0.104:0.104:0.104) (0.130:0.130:0.130)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._574_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.079:0.079:0.079) (0.028:0.028:0.028)) + (IOPATH A2 Y (0.108:0.108:0.108) (0.035:0.035:0.035)) + (IOPATH B1 Y (0.064:0.064:0.064) (0.012:0.012:0.012)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o32a_2") + (INSTANCE mprj2._575_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.133:0.134:0.136) (0.263:0.264:0.265)) + (IOPATH A2 X (0.132:0.132:0.133) (0.250:0.251:0.251)) + (IOPATH A3 X (0.134:0.136:0.137) (0.225:0.227:0.229)) + (IOPATH B1 X (0.145:0.145:0.145) (0.224:0.225:0.225)) + (IOPATH B2 X (0.124:0.124:0.124) (0.147:0.147:0.147)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._576_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.069:0.069:0.069) (0.024:0.024:0.024)) + (IOPATH B Y (0.052:0.053:0.054) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._577_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.153:0.154:0.155) (0.051:0.052:0.052)) + (IOPATH A2 Y (0.162:0.165:0.169) (0.061:0.061:0.061)) + (IOPATH B1 Y (0.103:0.103:0.103) (0.037:0.037:0.037)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o221a_2") + (INSTANCE mprj2._578_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.114:0.114:0.114) (0.184:0.184:0.184)) + (IOPATH A2 X (0.140:0.140:0.140) (0.256:0.256:0.256)) + (IOPATH B1 X (0.110:0.110:0.111) (0.161:0.162:0.163)) + (IOPATH B2 X (0.105:0.106:0.106) (0.145:0.147:0.149)) + (IOPATH C1 X (0.093:0.093:0.094) (0.088:0.088:0.088)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o22a_2") + (INSTANCE mprj2._579_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.085:0.085:0.085) (0.148:0.148:0.148)) + (IOPATH A2 X (0.102:0.102:0.102) (0.236:0.237:0.238)) + (IOPATH B1 X (0.102:0.102:0.102) (0.160:0.160:0.160)) + (IOPATH B2 X (0.070:0.070:0.070) (0.115:0.115:0.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o221a_2") + (INSTANCE mprj2._580_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.158:0.158:0.158) (0.213:0.213:0.213)) + (IOPATH A2 X (0.187:0.187:0.188) (0.271:0.271:0.271)) + (IOPATH B1 X (0.191:0.191:0.191) (0.268:0.268:0.268)) + (IOPATH B2 X (0.153:0.153:0.153) (0.179:0.179:0.179)) + (IOPATH C1 X (0.131:0.132:0.134) (0.104:0.105:0.106)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._581_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.084:0.085:0.087) (0.182:0.185:0.187)) + (IOPATH B X (0.097:0.097:0.098) (0.176:0.179:0.182)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._582_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.082:0.084:0.087) (0.166:0.169:0.171)) + (IOPATH B X (0.063:0.063:0.063) (0.157:0.157:0.157)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._583_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.107:0.108:0.109) (0.205:0.205:0.206)) + (IOPATH B X (0.113:0.113:0.114) (0.195:0.199:0.202)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or3b_2") + (INSTANCE mprj2._584_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.180:0.184:0.187) (0.346:0.348:0.350)) + (IOPATH B X (0.178:0.178:0.179) (0.334:0.337:0.340)) + (IOPATH C_N X (0.224:0.224:0.225) (0.332:0.332:0.332)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._585_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.085:0.086:0.086) (0.190:0.191:0.192)) + (IOPATH B X (0.071:0.072:0.073) (0.158:0.159:0.160)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a2bb2o_2") + (INSTANCE mprj2._586_) + (DELAY + (ABSOLUTE + (IOPATH A1_N X (0.311:0.314:0.317) (0.217:0.217:0.217)) + (IOPATH A2_N X (0.288:0.288:0.289) (0.202:0.202:0.202)) + (IOPATH B1 X (0.266:0.267:0.268) (0.256:0.259:0.262)) + (IOPATH B2 X (0.243:0.243:0.243) (0.231:0.231:0.231)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._587_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.109:0.111:0.112) (0.034:0.034:0.034)) + (IOPATH B Y (0.077:0.080:0.084) (0.026:0.026:0.026)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211o_2") + (INSTANCE mprj2._588_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.223:0.223:0.223) (0.294:0.295:0.296)) + (IOPATH A2 X (0.213:0.213:0.213) (0.306:0.306:0.306)) + (IOPATH B1 X (0.197:0.197:0.197) (0.224:0.225:0.227)) + (IOPATH C1 X (0.189:0.189:0.189) (0.211:0.211:0.211)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211o_2") + (INSTANCE mprj2._589_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.312:0.314:0.317) (0.302:0.305:0.308)) + (IOPATH A2 X (0.305:0.305:0.305) (0.340:0.340:0.340)) + (IOPATH B1 X (0.289:0.289:0.289) (0.255:0.256:0.258)) + (IOPATH C1 X (0.282:0.282:0.282) (0.241:0.241:0.241)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or3b_2") + (INSTANCE mprj2._590_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.391:0.391:0.391) (0.459:0.461:0.464)) + (IOPATH B X (0.391:0.392:0.392) (0.441:0.444:0.447)) + (IOPATH C_N X (0.424:0.427:0.431) (0.436:0.437:0.438)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3b_2") + (INSTANCE mprj2._591_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.214:0.215:0.216) (0.245:0.249:0.252)) + (IOPATH B Y (0.197:0.197:0.197) (0.158:0.158:0.158)) + (IOPATH C Y (0.191:0.195:0.198) (0.163:0.165:0.168)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._592_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.095:0.095:0.095) (-0.009:-0.009:-0.009)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._593_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.084:0.084:0.084) (0.002:0.002:0.002)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._594_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.086:0.086:0.086) (0.003:0.003:0.003)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._595_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.086:0.086:0.086) (0.003:0.003:0.003)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._596_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.081:0.081:0.081) (-0.001:-0.001:-0.001)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._597_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.085:0.085:0.085) (0.002:0.002:0.002)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._598_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.084:0.084:0.084) (0.002:0.002:0.002)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._599_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.046:0.046:0.046) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._600_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.045:0.045:0.045) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._601_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.045:0.045:0.045) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._602_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._603_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.045:0.045:0.045) (0.020:0.020:0.020)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._604_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._605_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.045:0.045:0.045) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._606_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.044:0.044:0.044) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._607_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.045:0.045:0.045) (0.020:0.020:0.020)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._608_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.045:0.045:0.045) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._609_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._610_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.089:0.089:0.089) (-0.005:-0.005:-0.005)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._611_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.089:0.089:0.089) (-0.005:-0.005:-0.005)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._612_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.088:0.088:0.088) (-0.006:-0.006:-0.006)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._613_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.037:0.037:0.037) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._614_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.088:0.088:0.088) (-0.006:-0.006:-0.006)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._615_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.090:0.090:0.090) (-0.004:-0.004:-0.004)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._616_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.038:0.038:0.038) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._617_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.038:0.038:0.038) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._618_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.039:0.039:0.039) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._619_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.038:0.038:0.038) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._620_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.038:0.038:0.038) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._621_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.021:0.021:0.021)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._622_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._623_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.038:0.038:0.038) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._624_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.045:0.045:0.045) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._625_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._626_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._627_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.044:0.044:0.044) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._628_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._629_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._630_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.045:0.045:0.045) (0.019:0.019:0.019)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._631_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.044:0.044:0.044) (0.015:0.015:0.015)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._632_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.044:0.044:0.044) (0.015:0.015:0.015)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._633_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.045:0.045:0.045) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._634_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.081:0.081:0.081) (-0.002:-0.002:-0.002)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._635_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.085:0.085:0.085) (0.001:0.001:0.001)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._636_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.081:0.081:0.081) (-0.002:-0.002:-0.002)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._637_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.044:0.044:0.044) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._638_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.084:0.084:0.084) (0.001:0.001:0.001)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._639_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.085:0.085:0.085) (0.001:0.001:0.001)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._640_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.088:0.088:0.088) (0.004:0.004:0.004)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._641_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.080:0.080:0.080) (-0.003:-0.003:-0.003)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._642_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.093:0.093:0.093) (-0.011:-0.011:-0.011)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._643_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._644_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._645_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.044:0.044:0.044) (0.019:0.019:0.019)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._646_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._647_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._648_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._649_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._650_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.093:0.093:0.093) (-0.011:-0.011:-0.011)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._651_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._652_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.079:0.079:0.079) (0.003:0.003:0.003)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._653_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.078:0.078:0.078) (0.002:0.002:0.002)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._654_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._655_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.076:0.076:0.076) (0.000:0.000:0.000)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._656_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.081:0.081:0.081) (0.005:0.005:0.005)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._657_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._658_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.077:0.077:0.077) (0.001:0.001:0.001)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._659_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.077:0.077:0.077) (0.001:0.001:0.001)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._660_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.093:0.093:0.093) (-0.012:-0.012:-0.012)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._661_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._662_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.095:0.095:0.095) (-0.010:-0.010:-0.010)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._663_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.089:0.089:0.089) (-0.005:-0.005:-0.005)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._664_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.090:0.090:0.090) (-0.004:-0.004:-0.004)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._665_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.088:0.088:0.088) (-0.006:-0.006:-0.006)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._666_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.045:0.045:0.045) (0.014:0.014:0.014)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._667_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._668_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._669_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.096:0.096:0.096) (-0.008:-0.008:-0.008)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._670_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.097:0.097:0.097) (-0.007:-0.007:-0.007)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._671_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.046:0.046:0.046) (0.015:0.015:0.015)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._672_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.047:0.047:0.047) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._673_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.047:0.047:0.047) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._674_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.046:0.046:0.046) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._675_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.326:0.326:0.326) (0.319:0.319:0.319)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.209:0.209:0.209)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.131:-0.131:-0.131)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.147:0.147:0.147)) + (WIDTH (negedge RESET_B) (0.259:0.259:0.259)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._676_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.309:0.309:0.309) (0.309:0.309:0.309)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.209:0.209:0.209)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.131:-0.131:-0.131)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.147:0.147:0.147)) + (WIDTH (negedge RESET_B) (0.259:0.259:0.259)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._677_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.226:0.226:0.226) (0.254:0.254:0.254)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) + (WIDTH (negedge CLK) (0.148:0.148:0.148)) + (WIDTH (negedge RESET_B) (0.248:0.248:0.248)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._678_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.247:0.247:0.247) (0.270:0.270:0.270)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.208:0.208:0.208)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) + (WIDTH (negedge CLK) (0.148:0.148:0.148)) + (WIDTH (negedge RESET_B) (0.249:0.249:0.249)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._679_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.227:0.227:0.227) (0.254:0.254:0.254)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.208:0.208:0.208)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) + (WIDTH (negedge CLK) (0.148:0.148:0.148)) + (WIDTH (negedge RESET_B) (0.249:0.249:0.249)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._680_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.227:0.227:0.227) (0.253:0.253:0.253)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.134:-0.134:-0.134)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) + (WIDTH (negedge CLK) (0.148:0.148:0.148)) + (WIDTH (negedge RESET_B) (0.245:0.245:0.245)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._681_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.250:0.250:0.250) (0.273:0.273:0.273)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.147:0.147:0.147)) + (WIDTH (negedge RESET_B) (0.248:0.248:0.248)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._682_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.226:0.226:0.226) (0.253:0.253:0.253)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.147:0.147:0.147)) + (WIDTH (negedge RESET_B) (0.248:0.248:0.248)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._683_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.252:0.252:0.252) (0.276:0.276:0.276)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.201:0.201:0.201)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018)) + (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024)) + (SETUP (posedge D) (posedge CLK) (0.034:0.034:0.034)) + (SETUP (negedge D) (posedge CLK) (0.068:0.068:0.068)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) + (WIDTH (negedge CLK) (0.148:0.148:0.148)) + (WIDTH (negedge RESET_B) (0.215:0.215:0.215)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._684_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.237:0.237:0.237) (0.263:0.263:0.263)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.201:0.201:0.201)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) + (WIDTH (negedge CLK) (0.148:0.148:0.148)) + (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._685_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.223:0.223:0.223) (0.250:0.250:0.250)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.201:0.201:0.201)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) + (WIDTH (negedge CLK) (0.148:0.148:0.148)) + (WIDTH (negedge RESET_B) (0.215:0.215:0.215)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._686_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.238:0.238:0.238) (0.263:0.263:0.263)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.025)) + (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) + (SETUP (negedge D) (posedge CLK) (0.068:0.069:0.070)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) + (WIDTH (negedge CLK) (0.148:0.148:0.148)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._687_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.232:0.232:0.232) (0.259:0.259:0.259)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.201:0.201:0.201)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) + (WIDTH (negedge CLK) (0.148:0.148:0.148)) + (WIDTH (negedge RESET_B) (0.215:0.215:0.215)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._688_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.226:0.226:0.226) (0.253:0.253:0.253)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.147:0.147:0.147)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._689_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.263:0.263:0.263) (0.281:0.281:0.281)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.201:0.201:0.201)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.147:0.147:0.147)) + (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._690_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.243:0.243:0.243) (0.267:0.267:0.267)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.201:0.201:0.201)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.147:0.147:0.147)) + (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._691_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.251:0.251:0.251) (0.274:0.274:0.274)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.201:0.201:0.201)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.147:0.147:0.147)) + (WIDTH (negedge RESET_B) (0.216:0.216:0.216)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._692_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.242:0.242:0.242) (0.267:0.267:0.267)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.201:0.201:0.201)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.147:0.147:0.147)) + (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._693_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.220:0.220:0.220) (0.249:0.249:0.249)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.021:-0.021:-0.021)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.039:0.039:0.039)) + (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.147:0.147:0.147)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._694_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.231:0.231:0.231) (0.257:0.257:0.257)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.208:0.208:0.208)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.254:0.254:0.254)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._695_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.208:0.208:0.208)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.253:0.253:0.253)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._696_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.227:0.227:0.227) (0.254:0.254:0.254)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.025)) + (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) + (SETUP (negedge D) (posedge CLK) (0.068:0.068:0.069)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.252:0.252:0.252)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._697_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.215:0.215:0.215) (0.243:0.243:0.243)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.205:0.205:0.205)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._698_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.228:0.228:0.228) (0.255:0.255:0.255)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.252:0.252:0.252)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._699_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.208:0.208:0.208)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.254:0.254:0.254)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._700_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.206:0.206:0.206)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._701_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.073)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.206:0.206:0.206)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._702_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.214:0.214:0.214) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.206:0.206:0.206)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._703_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.231:0.231:0.231) (0.258:0.258:0.258)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.206:0.206:0.206)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._704_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.230:0.230:0.230) (0.257:0.257:0.257)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.206:0.206:0.206)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._705_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.209:0.209:0.209)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._706_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.214:0.214:0.214) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._707_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.022:-0.023:-0.023)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.066:0.066:0.066)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.206:0.206:0.206)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._708_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.224:0.224:0.224) (0.251:0.251:0.251)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.201:0.201:0.201)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018)) + (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024)) + (SETUP (posedge D) (posedge CLK) (0.034:0.034:0.034)) + (SETUP (negedge D) (posedge CLK) (0.068:0.068:0.068)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.215:0.215:0.215)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._709_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.240:0.240:0.240)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) + (WIDTH (negedge CLK) (0.145:0.145:0.145)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._710_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.232:0.232:0.232) (0.259:0.259:0.259)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) + (WIDTH (negedge CLK) (0.145:0.145:0.145)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._711_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.234:0.234:0.234) (0.260:0.260:0.260)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.023:-0.023:-0.023)) + (SETUP (posedge D) (posedge CLK) (0.037:0.037:0.037)) + (SETUP (negedge D) (posedge CLK) (0.066:0.067:0.067)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) + (WIDTH (negedge CLK) (0.145:0.145:0.145)) + (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._712_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.215:0.215:0.215) (0.243:0.243:0.243)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) + (WIDTH (negedge CLK) (0.145:0.145:0.145)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._713_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.211:0.211:0.211) (0.240:0.240:0.240)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) + (WIDTH (negedge CLK) (0.145:0.145:0.145)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._714_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.240:0.240:0.240)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.201:0.201:0.201)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) + (WIDTH (negedge CLK) (0.145:0.145:0.145)) + (WIDTH (negedge RESET_B) (0.216:0.216:0.216)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._715_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.233:0.233:0.233) (0.259:0.259:0.259)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025)) + (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) + (SETUP (negedge D) (posedge CLK) (0.069:0.069:0.069)) + (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.217:0.217:0.217)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._716_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.214:0.214:0.214) (0.243:0.243:0.243)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (negedge CLK) (0.145:0.145:0.145)) + (WIDTH (negedge RESET_B) (0.216:0.216:0.216)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._717_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.240:0.240:0.240)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) + (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (negedge CLK) (0.145:0.145:0.145)) + (WIDTH (negedge RESET_B) (0.217:0.217:0.217)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._718_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.251:0.251:0.251) (0.274:0.274:0.274)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.246:0.246:0.246)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._719_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.228:0.228:0.228) (0.255:0.255:0.255)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.249:0.249:0.249)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._720_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.245:0.245:0.245)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._721_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.226:0.226:0.226) (0.253:0.253:0.253)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) + (WIDTH (negedge CLK) (0.145:0.145:0.145)) + (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._722_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.225:0.225:0.225) (0.253:0.253:0.253)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) + (WIDTH (negedge CLK) (0.145:0.145:0.145)) + (WIDTH (negedge RESET_B) (0.248:0.248:0.248)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._723_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.222:0.222:0.222) (0.250:0.250:0.250)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018)) + (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.025)) + (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) + (SETUP (negedge D) (posedge CLK) (0.068:0.068:0.069)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) + (WIDTH (negedge CLK) (0.145:0.145:0.145)) + (WIDTH (negedge RESET_B) (0.249:0.249:0.249)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._724_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.225:0.225:0.225) (0.253:0.253:0.253)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.208:0.208:0.208)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) + (WIDTH (negedge CLK) (0.145:0.145:0.145)) + (WIDTH (negedge RESET_B) (0.251:0.251:0.251)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._725_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.134:-0.134:-0.134)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) + (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.245:0.245:0.245)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._726_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.215:0.215:0.215) (0.243:0.243:0.243)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.208:0.208:0.208)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.021:-0.021:-0.021)) + (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027)) + (SETUP (posedge D) (posedge CLK) (0.038:0.038:0.038)) + (SETUP (negedge D) (posedge CLK) (0.071:0.071:0.071)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.147:0.147:0.147)) + (WIDTH (negedge RESET_B) (0.258:0.258:0.258)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._727_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.147:0.147:0.147)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._728_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.226:0.226:0.226) (0.253:0.253:0.253)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.025)) + (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) + (SETUP (negedge D) (posedge CLK) (0.068:0.068:0.069)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.147:0.147:0.147)) + (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._729_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.201:0.201:0.201)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.030)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.147:0.147:0.147)) + (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._730_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.214:0.214:0.214) (0.243:0.243:0.243)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.147:0.147:0.147)) + (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._731_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.255:0.255:0.255) (0.277:0.277:0.277)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.025)) + (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) + (SETUP (negedge D) (posedge CLK) (0.068:0.068:0.069)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) + (WIDTH (negedge CLK) (0.148:0.148:0.148)) + (WIDTH (negedge RESET_B) (0.211:0.211:0.211)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._732_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.214:0.214:0.214) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) + (WIDTH (negedge CLK) (0.148:0.148:0.148)) + (WIDTH (negedge RESET_B) (0.210:0.210:0.210)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._733_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.228:0.228:0.228) (0.255:0.255:0.255)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) + (WIDTH (negedge CLK) (0.148:0.148:0.148)) + (WIDTH (negedge RESET_B) (0.210:0.210:0.210)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._734_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.222:0.222:0.222) (0.249:0.249:0.249)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.209:0.209:0.209)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) + (WIDTH (negedge CLK) (0.148:0.148:0.148)) + (WIDTH (negedge RESET_B) (0.258:0.258:0.258)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._735_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.235:0.235:0.235) (0.261:0.261:0.261)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.201:0.201:0.201)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) + (WIDTH (negedge CLK) (0.148:0.148:0.148)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._736_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.236:0.236:0.236) (0.262:0.262:0.262)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.134:-0.134:-0.134)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.147:0.147:0.147)) + (WIDTH (negedge RESET_B) (0.243:0.243:0.243)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._737_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.231:0.231:0.231) (0.258:0.258:0.258)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.134:-0.134:-0.134)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) + (WIDTH (negedge CLK) (0.148:0.148:0.148)) + (WIDTH (negedge RESET_B) (0.243:0.243:0.243)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._738_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.214:0.214:0.214) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) + (WIDTH (negedge CLK) (0.148:0.148:0.148)) + (WIDTH (negedge RESET_B) (0.210:0.210:0.210)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._739_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.214:0.214:0.214) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.134:-0.134:-0.134)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.241:0.241:0.241)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._740_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.214:0.214:0.214) (0.243:0.243:0.243)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.147:0.147:0.147)) + (WIDTH (negedge RESET_B) (0.245:0.245:0.245)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._741_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.214:0.214:0.214) (0.243:0.243:0.243)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) + (WIDTH (negedge CLK) (0.148:0.148:0.148)) + (WIDTH (negedge RESET_B) (0.209:0.209:0.209)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._742_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.134:-0.134:-0.134)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.022:-0.022:-0.023)) + (SETUP (posedge D) (posedge CLK) (0.037:0.037:0.037)) + (SETUP (negedge D) (posedge CLK) (0.065:0.066:0.067)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.147:0.147:0.147)) + (WIDTH (negedge RESET_B) (0.241:0.241:0.241)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._743_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.228:0.228:0.228) (0.255:0.255:0.255)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.134:-0.134:-0.134)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.022:-0.023:-0.024)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.037)) + (SETUP (negedge D) (posedge CLK) (0.066:0.066:0.067)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.147:0.147:0.147)) + (WIDTH (negedge RESET_B) (0.242:0.242:0.242)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._744_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.208:0.208:0.208)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) + (WIDTH (posedge CLK) (0.159:0.159:0.159)) + (WIDTH (negedge CLK) (0.147:0.147:0.147)) + (WIDTH (negedge RESET_B) (0.257:0.257:0.257)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._745_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.214:0.214:0.214) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) + (WIDTH (negedge CLK) (0.149:0.149:0.149)) + (WIDTH (negedge RESET_B) (0.210:0.210:0.210)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._746_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.209:0.209:0.209)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.131:-0.131:-0.131)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) + (WIDTH (posedge CLK) (0.159:0.159:0.159)) + (WIDTH (negedge CLK) (0.147:0.147:0.147)) + (WIDTH (negedge RESET_B) (0.259:0.259:0.259)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._747_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.244:0.244:0.244) (0.268:0.268:0.268)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.208:0.208:0.208)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.253:0.253:0.253)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._748_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.232:0.232:0.232) (0.258:0.258:0.258)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.208:0.208:0.208)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.254:0.254:0.254)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._749_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.228:0.228:0.228) (0.255:0.255:0.255)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.252:0.252:0.252)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._750_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.201:0.201:0.201)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.216:0.216:0.216)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._751_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.248:0.248:0.248) (0.272:0.272:0.272)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.021:-0.021)) + (HOLD (negedge D) (posedge CLK) (-0.023:-0.026:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.037:0.038:0.039)) + (SETUP (negedge D) (posedge CLK) (0.066:0.070:0.073)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) + (WIDTH (negedge CLK) (0.148:0.148:0.148)) + (WIDTH (negedge RESET_B) (0.210:0.210:0.210)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._752_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.228:0.228:0.228) (0.255:0.255:0.255)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) + (WIDTH (negedge CLK) (0.149:0.149:0.149)) + (WIDTH (negedge RESET_B) (0.209:0.209:0.209)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._753_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.214:0.214:0.214) (0.243:0.243:0.243)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.209:0.209:0.209)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.131:-0.131:-0.131)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) + (WIDTH (negedge CLK) (0.149:0.149:0.149)) + (WIDTH (negedge RESET_B) (0.260:0.260:0.260)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._754_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.209:0.209:0.209)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.131:-0.131:-0.131)) + (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018)) + (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024)) + (SETUP (posedge D) (posedge CLK) (0.034:0.034:0.034)) + (SETUP (negedge D) (posedge CLK) (0.068:0.068:0.068)) + (WIDTH (posedge CLK) (0.161:0.161:0.161)) + (WIDTH (negedge CLK) (0.149:0.149:0.149)) + (WIDTH (negedge RESET_B) (0.261:0.261:0.261)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._755_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.248:0.248:0.248) (0.271:0.271:0.271)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.201:0.201:0.201)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.217:0.217:0.217)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._756_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.225:0.225:0.225) (0.253:0.253:0.253)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.201:0.201:0.201)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.219:0.219:0.219)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._757_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.228:0.228:0.228) (0.255:0.255:0.255)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.201:0.201:0.201)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.219:0.219:0.219)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._758_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.201:0.201:0.201)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) + (WIDTH (posedge CLK) (0.158:0.158:0.158)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.218:0.218:0.218)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_16") + (INSTANCE mprj2.clkbuf_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.128:0.128:0.128) (0.425:0.425:0.425)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_0_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.128:0.128:0.128) (0.127:0.127:0.127)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_1_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.130:0.130:0.130) (0.128:0.128:0.128)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_2_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.129:0.129:0.129) (0.128:0.128:0.128)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_3_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.130:0.130:0.130) (0.128:0.128:0.128)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_4_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.130:0.130:0.130) (0.128:0.128:0.128)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_5_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.131:0.131:0.131) (0.129:0.129:0.129)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_6_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.131:0.131:0.131) (0.129:0.129:0.129)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_7_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.130:0.130:0.130) (0.128:0.128:0.128)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload0) + (DELAY + (ABSOLUTE + (IOPATH A X (0.073:0.073:0.073) (0.081:0.081:0.081)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload1) + (DELAY + (ABSOLUTE + (IOPATH A X (0.073:0.073:0.073) (0.081:0.081:0.081)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload2) + (DELAY + (ABSOLUTE + (IOPATH A X (0.073:0.073:0.073) (0.081:0.081:0.081)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload3) + (DELAY + (ABSOLUTE + (IOPATH A X (0.073:0.073:0.073) (0.081:0.081:0.081)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload4) + (DELAY + (ABSOLUTE + (IOPATH A X (0.073:0.073:0.073) (0.081:0.081:0.081)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload5) + (DELAY + (ABSOLUTE + (IOPATH A X (0.074:0.074:0.074) (0.082:0.082:0.082)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout15) + (DELAY + (ABSOLUTE + (IOPATH A X (0.408:0.408:0.408) (0.333:0.333:0.333)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout17) + (DELAY + (ABSOLUTE + (IOPATH A X (0.449:0.449:0.449) (0.356:0.356:0.356)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout19) + (DELAY + (ABSOLUTE + (IOPATH A X (0.244:0.244:0.244) (0.272:0.272:0.272)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout21) + (DELAY + (ABSOLUTE + (IOPATH A X (0.492:0.492:0.492) (0.421:0.421:0.421)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout23) + (DELAY + (ABSOLUTE + (IOPATH A X (0.410:0.410:0.410) (0.333:0.333:0.333)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout25) + (DELAY + (ABSOLUTE + (IOPATH A X (0.408:0.408:0.408) (0.383:0.383:0.383)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold100) + (DELAY + (ABSOLUTE + (IOPATH A X (0.374:0.376:0.378) (0.356:0.360:0.364)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold101) + (DELAY + (ABSOLUTE + (IOPATH A X (0.428:0.428:0.428) (0.403:0.403:0.403)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold102) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.374:0.375) (0.354:0.357:0.359)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold103) + (DELAY + (ABSOLUTE + (IOPATH A X (0.410:0.410:0.410) (0.387:0.387:0.387)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold104) + (DELAY + (ABSOLUTE + (IOPATH A X (0.387:0.389:0.391) (0.367:0.370:0.374)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold105) + (DELAY + (ABSOLUTE + (IOPATH A X (0.432:0.432:0.432) (0.403:0.403:0.403)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold106) + (DELAY + (ABSOLUTE + (IOPATH A X (0.387:0.387:0.387) (0.364:0.366:0.368)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold107) + (DELAY + (ABSOLUTE + (IOPATH A X (0.375:0.375:0.375) (0.356:0.356:0.356)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold108) + (DELAY + (ABSOLUTE + (IOPATH A X (0.482:0.482:0.482) (0.431:0.431:0.431)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold109) + (DELAY + (ABSOLUTE + (IOPATH A X (0.370:0.375:0.380) (0.357:0.361:0.365)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold110) + (DELAY + (ABSOLUTE + (IOPATH A X (0.465:0.465:0.465) (0.422:0.422:0.422)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold111) + (DELAY + (ABSOLUTE + (IOPATH A X (0.374:0.376:0.377) (0.356:0.359:0.363)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold112) + (DELAY + (ABSOLUTE + (IOPATH A X (0.437:0.437:0.437) (0.408:0.408:0.408)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold113) + (DELAY + (ABSOLUTE + (IOPATH A X (0.376:0.381:0.386) (0.356:0.362:0.369)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold114) + (DELAY + (ABSOLUTE + (IOPATH A X (0.439:0.439:0.439) (0.406:0.406:0.406)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold115) + (DELAY + (ABSOLUTE + (IOPATH A X (0.390:0.390:0.390) (0.367:0.369:0.371)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold116) + (DELAY + (ABSOLUTE + (IOPATH A X (0.375:0.375:0.375) (0.357:0.358:0.359)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold117) + (DELAY + (ABSOLUTE + (IOPATH A X (0.480:0.480:0.480) (0.431:0.431:0.431)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold118) + (DELAY + (ABSOLUTE + (IOPATH A X (0.375:0.377:0.378) (0.356:0.360:0.365)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold119) + (DELAY + (ABSOLUTE + (IOPATH A X (0.411:0.411:0.411) (0.389:0.389:0.389)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold120) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.373:0.374) (0.354:0.355:0.357)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold121) + (DELAY + (ABSOLUTE + (IOPATH A X (0.418:0.418:0.418) (0.394:0.394:0.394)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold122) + (DELAY + (ABSOLUTE + (IOPATH A X (0.404:0.404:0.405) (0.378:0.379:0.380)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold123) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.371:0.371) (0.353:0.353:0.354)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold124) + (DELAY + (ABSOLUTE + (IOPATH A X (0.452:0.452:0.452) (0.416:0.416:0.416)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold125) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.374:0.376) (0.354:0.357:0.360)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold126) + (DELAY + (ABSOLUTE + (IOPATH A X (0.435:0.435:0.435) (0.406:0.406:0.406)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold127) + (DELAY + (ABSOLUTE + (IOPATH A X (0.422:0.422:0.422) (0.395:0.395:0.395)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold128) + (DELAY + (ABSOLUTE + (IOPATH A X (0.385:0.387:0.389) (0.366:0.370:0.373)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold129) + (DELAY + (ABSOLUTE + (IOPATH A X (0.426:0.426:0.426) (0.399:0.399:0.399)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold130) + (DELAY + (ABSOLUTE + (IOPATH A X (0.370:0.372:0.375) (0.353:0.354:0.354)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold131) + (DELAY + (ABSOLUTE + (IOPATH A X (0.482:0.482:0.482) (0.432:0.432:0.432)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold132) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.375:0.376) (0.355:0.359:0.363)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold133) + (DELAY + (ABSOLUTE + (IOPATH A X (0.450:0.450:0.450) (0.416:0.416:0.416)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold134) + (DELAY + (ABSOLUTE + (IOPATH A X (0.374:0.375:0.377) (0.356:0.359:0.362)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold135) + (DELAY + (ABSOLUTE + (IOPATH A X (0.426:0.426:0.426) (0.399:0.399:0.399)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold136) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.373:0.375) (0.355:0.355:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold137) + (DELAY + (ABSOLUTE + (IOPATH A X (0.415:0.415:0.415) (0.392:0.392:0.392)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold138) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.373:0.373) (0.354:0.355:0.356)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold139) + (DELAY + (ABSOLUTE + (IOPATH A X (0.419:0.419:0.419) (0.396:0.396:0.396)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold140) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.368:0.368) (0.355:0.355:0.356)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold141) + (DELAY + (ABSOLUTE + (IOPATH A X (0.451:0.451:0.451) (0.416:0.416:0.416)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold142) + (DELAY + (ABSOLUTE + (IOPATH A X (0.435:0.435:0.435) (0.407:0.407:0.407)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold143) + (DELAY + (ABSOLUTE + (IOPATH A X (0.377:0.379:0.380) (0.357:0.361:0.364)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold144) + (DELAY + (ABSOLUTE + (IOPATH A X (0.462:0.462:0.462) (0.423:0.423:0.423)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold145) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.373:0.375) (0.354:0.357:0.361)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold146) + (DELAY + (ABSOLUTE + (IOPATH A X (0.420:0.420:0.420) (0.397:0.397:0.397)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold147) + (DELAY + (ABSOLUTE + (IOPATH A X (0.387:0.389:0.391) (0.367:0.371:0.375)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold148) + (DELAY + (ABSOLUTE + (IOPATH A X (0.405:0.405:0.405) (0.385:0.385:0.385)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold149) + (DELAY + (ABSOLUTE + (IOPATH A X (0.375:0.378:0.381) (0.354:0.356:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold150) + (DELAY + (ABSOLUTE + (IOPATH A X (0.429:0.429:0.429) (0.413:0.413:0.413)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold151) + (DELAY + (ABSOLUTE + (IOPATH A X (0.369:0.369:0.369) (0.361:0.361:0.361)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold152) + (DELAY + (ABSOLUTE + (IOPATH A X (0.404:0.404:0.404) (0.387:0.387:0.387)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold153) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.367:0.368) (0.353:0.354:0.356)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold154) + (DELAY + (ABSOLUTE + (IOPATH A X (0.403:0.403:0.403) (0.385:0.385:0.385)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold155) + (DELAY + (ABSOLUTE + (IOPATH A X (0.375:0.378:0.380) (0.357:0.358:0.360)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold156) + (DELAY + (ABSOLUTE + (IOPATH A X (0.420:0.420:0.420) (0.399:0.399:0.399)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold157) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.367:0.367) (0.353:0.354:0.356)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold158) + (DELAY + (ABSOLUTE + (IOPATH A X (0.428:0.428:0.428) (0.402:0.402:0.402)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold159) + (DELAY + (ABSOLUTE + (IOPATH A X (0.381:0.386:0.391) (0.364:0.367:0.369)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold160) + (DELAY + (ABSOLUTE + (IOPATH A X (0.375:0.375:0.375) (0.357:0.357:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold161) + (DELAY + (ABSOLUTE + (IOPATH A X (0.424:0.424:0.424) (0.400:0.400:0.400)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold162) + (DELAY + (ABSOLUTE + (IOPATH A X (0.368:0.368:0.369) (0.354:0.356:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold163) + (DELAY + (ABSOLUTE + (IOPATH A X (0.393:0.393:0.393) (0.377:0.377:0.377)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold164) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.367:0.367) (0.355:0.355:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold165) + (DELAY + (ABSOLUTE + (IOPATH A X (0.401:0.401:0.401) (0.381:0.381:0.381)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold166) + (DELAY + (ABSOLUTE + (IOPATH A X (0.400:0.400:0.400) (0.381:0.381:0.381)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold167) + (DELAY + (ABSOLUTE + (IOPATH A X (0.365:0.366:0.366) (0.351:0.353:0.354)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold168) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.367:0.367) (0.355:0.355:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold169) + (DELAY + (ABSOLUTE + (IOPATH A X (0.422:0.422:0.422) (0.397:0.397:0.397)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold170) + (DELAY + (ABSOLUTE + (IOPATH A X (0.393:0.393:0.393) (0.379:0.379:0.379)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold171) + (DELAY + (ABSOLUTE + (IOPATH A X (0.370:0.371:0.372) (0.357:0.358:0.359)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold172) + (DELAY + (ABSOLUTE + (IOPATH A X (0.407:0.407:0.407) (0.389:0.389:0.389)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold173) + (DELAY + (ABSOLUTE + (IOPATH A X (0.366:0.366:0.366) (0.354:0.355:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold174) + (DELAY + (ABSOLUTE + (IOPATH A X (0.451:0.451:0.451) (0.415:0.415:0.415)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold175) + (DELAY + (ABSOLUTE + (IOPATH A X (0.370:0.374:0.379) (0.357:0.358:0.359)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold176) + (DELAY + (ABSOLUTE + (IOPATH A X (0.433:0.433:0.433) (0.403:0.403:0.403)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold177) + (DELAY + (ABSOLUTE + (IOPATH A X (0.430:0.430:0.430) (0.403:0.403:0.403)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold178) + (DELAY + (ABSOLUTE + (IOPATH A X (0.366:0.366:0.367) (0.352:0.354:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold179) + (DELAY + (ABSOLUTE + (IOPATH A X (0.369:0.369:0.369) (0.356:0.356:0.357)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold180) + (DELAY + (ABSOLUTE + (IOPATH A X (0.415:0.415:0.415) (0.393:0.393:0.393)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold181) + (DELAY + (ABSOLUTE + (IOPATH A X (0.427:0.427:0.427) (0.402:0.402:0.402)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold182) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.372:0.372) (0.358:0.360:0.362)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold183) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.371:0.371) (0.358:0.359:0.360)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold184) + (DELAY + (ABSOLUTE + (IOPATH A X (0.438:0.438:0.438) (0.408:0.408:0.408)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold185) + (DELAY + (ABSOLUTE + (IOPATH A X (0.375:0.375:0.375) (0.356:0.358:0.360)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold186) + (DELAY + (ABSOLUTE + (IOPATH A X (0.416:0.416:0.416) (0.395:0.395:0.395)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold187) + (DELAY + (ABSOLUTE + (IOPATH A X (0.366:0.366:0.366) (0.358:0.358:0.359)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold188) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.373:0.373) (0.360:0.360:0.361)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold189) + (DELAY + (ABSOLUTE + (IOPATH A X (0.422:0.422:0.422) (0.398:0.398:0.398)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold190) + (DELAY + (ABSOLUTE + (IOPATH A X (0.417:0.417:0.417) (0.396:0.396:0.396)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold191) + (DELAY + (ABSOLUTE + (IOPATH A X (0.370:0.370:0.370) (0.357:0.357:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold192) + (DELAY + (ABSOLUTE + (IOPATH A X (0.423:0.423:0.423) (0.398:0.398:0.398)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold193) + (DELAY + (ABSOLUTE + (IOPATH A X (0.425:0.425:0.425) (0.403:0.403:0.403)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold194) + (DELAY + (ABSOLUTE + (IOPATH A X (0.365:0.365:0.365) (0.354:0.354:0.354)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold195) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.367:0.367) (0.353:0.354:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold196) + (DELAY + (ABSOLUTE + (IOPATH A X (0.389:0.389:0.389) (0.376:0.376:0.376)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold27) + (DELAY + (ABSOLUTE + (IOPATH A X (0.459:0.459:0.459) (0.417:0.417:0.417)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold28) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.372:0.372) (0.353:0.356:0.359)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold29) + (DELAY + (ABSOLUTE + (IOPATH A X (0.422:0.422:0.422) (0.395:0.395:0.395)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold30) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.373:0.375) (0.353:0.355:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold31) + (DELAY + (ABSOLUTE + (IOPATH A X (0.420:0.420:0.420) (0.394:0.394:0.394)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold32) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.373:0.375) (0.353:0.356:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold33) + (DELAY + (ABSOLUTE + (IOPATH A X (0.444:0.444:0.444) (0.410:0.410:0.410)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold34) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.375:0.378) (0.356:0.360:0.363)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold35) + (DELAY + (ABSOLUTE + (IOPATH A X (0.426:0.426:0.426) (0.399:0.399:0.399)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold36) + (DELAY + (ABSOLUTE + (IOPATH A X (0.368:0.373:0.378) (0.354:0.357:0.359)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold37) + (DELAY + (ABSOLUTE + (IOPATH A X (0.436:0.436:0.436) (0.404:0.404:0.404)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold38) + (DELAY + (ABSOLUTE + (IOPATH A X (0.370:0.375:0.380) (0.357:0.359:0.362)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold39) + (DELAY + (ABSOLUTE + (IOPATH A X (0.439:0.439:0.439) (0.405:0.405:0.405)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold40) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.374:0.375) (0.354:0.357:0.360)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold41) + (DELAY + (ABSOLUTE + (IOPATH A X (0.433:0.433:0.433) (0.404:0.404:0.404)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold42) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.374:0.376) (0.354:0.357:0.359)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold43) + (DELAY + (ABSOLUTE + (IOPATH A X (0.435:0.435:0.435) (0.403:0.403:0.403)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold44) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.375:0.377) (0.355:0.360:0.364)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold45) + (DELAY + (ABSOLUTE + (IOPATH A X (0.424:0.424:0.424) (0.398:0.398:0.398)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold46) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.374:0.376) (0.354:0.356:0.359)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold47) + (DELAY + (ABSOLUTE + (IOPATH A X (0.447:0.447:0.447) (0.410:0.410:0.410)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold48) + (DELAY + (ABSOLUTE + (IOPATH A X (0.370:0.375:0.380) (0.357:0.360:0.362)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold49) + (DELAY + (ABSOLUTE + (IOPATH A X (0.447:0.447:0.447) (0.411:0.411:0.411)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold50) + (DELAY + (ABSOLUTE + (IOPATH A X (0.368:0.373:0.378) (0.355:0.358:0.361)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold51) + (DELAY + (ABSOLUTE + (IOPATH A X (0.452:0.452:0.452) (0.412:0.412:0.412)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold52) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.373:0.375) (0.353:0.357:0.360)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold53) + (DELAY + (ABSOLUTE + (IOPATH A X (0.456:0.456:0.456) (0.416:0.416:0.416)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold54) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.375:0.376) (0.354:0.358:0.362)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold55) + (DELAY + (ABSOLUTE + (IOPATH A X (0.452:0.452:0.452) (0.412:0.412:0.412)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold56) + (DELAY + (ABSOLUTE + (IOPATH A X (0.375:0.376:0.378) (0.356:0.359:0.363)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold57) + (DELAY + (ABSOLUTE + (IOPATH A X (0.456:0.456:0.456) (0.416:0.416:0.416)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold58) + (DELAY + (ABSOLUTE + (IOPATH A X (0.377:0.379:0.381) (0.358:0.362:0.366)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold59) + (DELAY + (ABSOLUTE + (IOPATH A X (0.454:0.454:0.454) (0.414:0.414:0.414)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold60) + (DELAY + (ABSOLUTE + (IOPATH A X (0.374:0.379:0.384) (0.360:0.364:0.367)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold61) + (DELAY + (ABSOLUTE + (IOPATH A X (0.404:0.404:0.404) (0.384:0.384:0.384)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold62) + (DELAY + (ABSOLUTE + (IOPATH A X (0.368:0.368:0.369) (0.354:0.356:0.357)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold63) + (DELAY + (ABSOLUTE + (IOPATH A X (0.442:0.442:0.442) (0.409:0.409:0.409)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold64) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.374:0.376) (0.354:0.357:0.360)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold65) + (DELAY + (ABSOLUTE + (IOPATH A X (0.451:0.451:0.451) (0.415:0.415:0.415)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold66) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.376:0.381) (0.358:0.361:0.364)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold67) + (DELAY + (ABSOLUTE + (IOPATH A X (0.396:0.396:0.396) (0.379:0.379:0.379)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold68) + (DELAY + (ABSOLUTE + (IOPATH A X (0.387:0.387:0.387) (0.364:0.365:0.365)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold69) + (DELAY + (ABSOLUTE + (IOPATH A X (0.375:0.375:0.375) (0.355:0.357:0.359)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold70) + (DELAY + (ABSOLUTE + (IOPATH A X (0.463:0.463:0.463) (0.419:0.419:0.419)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold71) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.373:0.375) (0.353:0.357:0.361)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold72) + (DELAY + (ABSOLUTE + (IOPATH A X (0.416:0.416:0.416) (0.394:0.394:0.394)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold73) + (DELAY + (ABSOLUTE + (IOPATH A X (0.390:0.392:0.394) (0.369:0.370:0.372)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold74) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.373:0.373) (0.355:0.355:0.356)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold75) + (DELAY + (ABSOLUTE + (IOPATH A X (0.470:0.470:0.470) (0.425:0.425:0.425)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold76) + (DELAY + (ABSOLUTE + (IOPATH A X (0.368:0.373:0.377) (0.354:0.358:0.362)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold77) + (DELAY + (ABSOLUTE + (IOPATH A X (0.457:0.457:0.457) (0.417:0.417:0.417)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold78) + (DELAY + (ABSOLUTE + (IOPATH A X (0.368:0.373:0.378) (0.355:0.358:0.361)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold79) + (DELAY + (ABSOLUTE + (IOPATH A X (0.460:0.460:0.460) (0.419:0.419:0.419)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold80) + (DELAY + (ABSOLUTE + (IOPATH A X (0.368:0.373:0.378) (0.354:0.358:0.362)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold81) + (DELAY + (ABSOLUTE + (IOPATH A X (0.401:0.401:0.401) (0.382:0.382:0.382)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold82) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.367:0.367) (0.353:0.354:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold83) + (DELAY + (ABSOLUTE + (IOPATH A X (0.401:0.401:0.401) (0.382:0.382:0.382)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold84) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.367:0.368) (0.353:0.354:0.356)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold85) + (DELAY + (ABSOLUTE + (IOPATH A X (0.403:0.403:0.403) (0.383:0.383:0.383)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold86) + (DELAY + (ABSOLUTE + (IOPATH A X (0.366:0.366:0.366) (0.352:0.353:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold87) + (DELAY + (ABSOLUTE + (IOPATH A X (0.464:0.464:0.464) (0.420:0.420:0.420)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold88) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.375:0.376) (0.355:0.359:0.363)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold89) + (DELAY + (ABSOLUTE + (IOPATH A X (0.431:0.431:0.431) (0.401:0.401:0.401)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold90) + (DELAY + (ABSOLUTE + (IOPATH A X (0.387:0.387:0.388) (0.364:0.366:0.368)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold91) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.372:0.372) (0.353:0.354:0.354)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold92) + (DELAY + (ABSOLUTE + (IOPATH A X (0.400:0.400:0.400) (0.381:0.381:0.381)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold93) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.367:0.367) (0.353:0.354:0.356)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold94) + (DELAY + (ABSOLUTE + (IOPATH A X (0.403:0.403:0.403) (0.383:0.383:0.383)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold95) + (DELAY + (ABSOLUTE + (IOPATH A X (0.366:0.367:0.367) (0.352:0.354:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold96) + (DELAY + (ABSOLUTE + (IOPATH A X (0.423:0.423:0.423) (0.397:0.397:0.397)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold97) + (DELAY + (ABSOLUTE + (IOPATH A X (0.387:0.388:0.388) (0.365:0.367:0.368)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold98) + (DELAY + (ABSOLUTE + (IOPATH A X (0.375:0.375:0.375) (0.357:0.358:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold99) + (DELAY + (ABSOLUTE + (IOPATH A X (0.478:0.478:0.478) (0.428:0.428:0.428)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_2") + (INSTANCE mprj2.input1) + (DELAY + (ABSOLUTE + (IOPATH A X (0.378:0.378:0.378) (0.354:0.354:0.354)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew16) + (DELAY + (ABSOLUTE + (IOPATH A X (0.174:0.174:0.174) (0.207:0.207:0.207)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew22) + (DELAY + (ABSOLUTE + (IOPATH A X (0.160:0.160:0.160) (0.222:0.222:0.222)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew26) + (DELAY + (ABSOLUTE + (IOPATH A X (0.176:0.176:0.176) (0.199:0.199:0.199)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_6") + (INSTANCE mprj2.max_cap18) + (DELAY + (ABSOLUTE + (IOPATH A X (0.119:0.119:0.119) (0.186:0.186:0.186)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output10) + (DELAY + (ABSOLUTE + (IOPATH A X (0.686:0.686:0.687) (0.574:0.575:0.576)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output11) + (DELAY + (ABSOLUTE + (IOPATH A X (1.049:1.049:1.049) (0.835:0.835:0.835)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output12) + (DELAY + (ABSOLUTE + (IOPATH A X (1.333:1.333:1.333) (1.029:1.029:1.029)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output2) + (DELAY + (ABSOLUTE + (IOPATH A X (2.081:2.081:2.081) (1.294:1.294:1.294)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output3) + (DELAY + (ABSOLUTE + (IOPATH A X (1.479:1.479:1.479) (1.152:1.152:1.152)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output4) + (DELAY + (ABSOLUTE + (IOPATH A X (1.926:1.927:1.927) (1.170:1.171:1.171)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output5) + (DELAY + (ABSOLUTE + (IOPATH A X (1.777:1.777:1.777) (1.144:1.144:1.144)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output6) + (DELAY + (ABSOLUTE + (IOPATH A X (1.506:1.506:1.506) (1.031:1.032:1.032)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output7) + (DELAY + (ABSOLUTE + (IOPATH A X (1.176:1.176:1.176) (0.851:0.851:0.851)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output8) + (DELAY + (ABSOLUTE + (IOPATH A X (0.951:0.951:0.951) (0.738:0.738:0.738)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output9) + (DELAY + (ABSOLUTE + (IOPATH A X (0.513:0.513:0.513) (0.427:0.429:0.430)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_8") + (INSTANCE mprj2.wire13) + (DELAY + (ABSOLUTE + (IOPATH A X (0.135:0.135:0.135) (0.169:0.170:0.170)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_12") + (INSTANCE mprj2.wire14) + (DELAY + (ABSOLUTE + (IOPATH A X (0.116:0.116:0.116) (0.135:0.137:0.139)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.wire20) + (DELAY + (ABSOLUTE + (IOPATH A X (0.169:0.169:0.169) (0.145:0.145:0.145)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.wire24) + (DELAY + (ABSOLUTE + (IOPATH A X (0.173:0.173:0.173) (0.206:0.206:0.206)) + ) + ) + ) ) diff --git a/signoff/openframe_project_wrapper/sdf/max_ss_100C_1v60/openframe_project_wrapper.sdf b/signoff/openframe_project_wrapper/sdf/max_ss_100C_1v60/openframe_project_wrapper.sdf index 6d1c1dd..2a09dd3 100644 --- a/signoff/openframe_project_wrapper/sdf/max_ss_100C_1v60/openframe_project_wrapper.sdf +++ b/signoff/openframe_project_wrapper/sdf/max_ss_100C_1v60/openframe_project_wrapper.sdf @@ -1,7 +1,7 @@ (DELAYFILE (SDFVERSION "3.0") (DESIGN "openframe_project_wrapper") - (DATE "Thu Sep 24 11:25:21 2026") + (DATE "Thu Sep 24 10:41:31 2026") (VENDOR "Parallax") (PROGRAM "STA") (VERSION "2.7.0") @@ -15,10 +15,14 @@ (INSTANCE) (DELAY (ABSOLUTE - (INTERCONNECT gpio_in[1] mprj.ANTENNA_input1_A.DIODE (0.150:0.150:0.150) (0.091:0.091:0.091)) - (INTERCONNECT gpio_in[1] mprj.input1.A (0.150:0.150:0.150) (0.091:0.091:0.091)) - (INTERCONNECT gpio_in[0] mprj.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (1.050:1.050:1.050) (0.660:0.660:0.660)) - (INTERCONNECT gpio_in[0] mprj.clkbuf_0_wb_clk_i.A (1.050:1.050:1.050) (0.660:0.660:0.660)) + (INTERCONNECT gpio_in[1] mprj.ANTENNA_input1_A.DIODE (1.960:1.960:1.960) (1.183:1.183:1.183)) + (INTERCONNECT gpio_in[1] mprj.input1.A (1.960:1.960:1.960) (1.183:1.183:1.183)) + (INTERCONNECT gpio_in[1] mprj2.ANTENNA_input1_A.DIODE (1.972:1.972:1.972) (1.195:1.195:1.195)) + (INTERCONNECT gpio_in[1] mprj2.input1.A (1.972:1.972:1.972) (1.195:1.195:1.195)) + (INTERCONNECT gpio_in[0] mprj.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (3.665:3.665:3.665) (2.244:2.244:2.244)) + (INTERCONNECT gpio_in[0] mprj.clkbuf_0_wb_clk_i.A (3.665:3.665:3.665) (2.244:2.244:2.244)) + (INTERCONNECT gpio_in[0] mprj2.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (3.688:3.688:3.688) (2.267:2.267:2.267)) + (INTERCONNECT gpio_in[0] mprj2.clkbuf_0_wb_clk_i.A (3.688:3.688:3.688) (2.267:2.267:2.267)) (INTERCONNECT gpio_loopback_one[43] gpio_inp_dis[43] (0.367:0.367:0.367) (0.225:0.225:0.225)) (INTERCONNECT gpio_loopback_one[43] gpio_oeb[43] (0.366:0.366:0.366) (0.224:0.224:0.224)) (INTERCONNECT gpio_loopback_one[42] gpio_inp_dis[42] (0.371:0.371:0.371) (0.227:0.227:0.227)) @@ -35,30 +39,41 @@ (INTERCONNECT gpio_loopback_one[37] gpio_oeb[37] (0.386:0.386:0.386) (0.236:0.236:0.236)) (INTERCONNECT gpio_loopback_one[36] gpio_inp_dis[36] (0.382:0.382:0.382) (0.234:0.234:0.234)) (INTERCONNECT gpio_loopback_one[36] gpio_oeb[36] (0.381:0.381:0.381) (0.233:0.233:0.233)) - (INTERCONNECT gpio_loopback_one[35] gpio_inp_dis[35] (0.383:0.383:0.383) (0.234:0.234:0.234)) - (INTERCONNECT gpio_loopback_one[35] gpio_oeb[35] (0.383:0.383:0.383) (0.234:0.234:0.234)) - (INTERCONNECT gpio_loopback_one[34] gpio_inp_dis[34] (0.379:0.379:0.379) (0.232:0.232:0.232)) - (INTERCONNECT gpio_loopback_one[34] gpio_oeb[34] (0.378:0.378:0.378) (0.232:0.232:0.232)) - (INTERCONNECT gpio_loopback_one[33] gpio_inp_dis[33] (0.379:0.379:0.379) (0.232:0.232:0.232)) - (INTERCONNECT gpio_loopback_one[33] gpio_oeb[33] (0.379:0.379:0.379) (0.232:0.232:0.232)) - (INTERCONNECT gpio_loopback_one[32] gpio_inp_dis[32] (0.383:0.383:0.383) (0.234:0.234:0.234)) - (INTERCONNECT gpio_loopback_one[32] gpio_oeb[32] (0.383:0.383:0.383) (0.234:0.234:0.234)) - (INTERCONNECT gpio_loopback_one[31] gpio_inp_dis[31] (0.380:0.380:0.380) (0.232:0.232:0.232)) - (INTERCONNECT gpio_loopback_one[31] gpio_oeb[31] (0.379:0.379:0.379) (0.232:0.232:0.232)) - (INTERCONNECT gpio_loopback_one[30] gpio_inp_dis[30] (0.383:0.383:0.383) (0.235:0.235:0.235)) - (INTERCONNECT gpio_loopback_one[30] gpio_oeb[30] (0.382:0.382:0.382) (0.234:0.234:0.234)) - (INTERCONNECT gpio_loopback_one[29] gpio_inp_dis[29] (0.380:0.380:0.380) (0.233:0.233:0.233)) - (INTERCONNECT gpio_loopback_one[29] gpio_oeb[29] (0.379:0.379:0.379) (0.232:0.232:0.232)) - (INTERCONNECT gpio_loopback_one[28] gpio_inp_dis[28] (0.376:0.376:0.376) (0.230:0.230:0.230)) - (INTERCONNECT gpio_loopback_one[28] gpio_oeb[28] (0.376:0.376:0.376) (0.230:0.230:0.230)) - (INTERCONNECT gpio_loopback_one[27] gpio_inp_dis[27] (0.385:0.385:0.385) (0.236:0.236:0.236)) - (INTERCONNECT gpio_loopback_one[27] gpio_oeb[27] (0.385:0.385:0.385) (0.236:0.236:0.236)) - (INTERCONNECT gpio_loopback_one[26] gpio_inp_dis[26] (0.380:0.380:0.380) (0.233:0.233:0.233)) - (INTERCONNECT gpio_loopback_one[26] gpio_oeb[26] (0.379:0.379:0.379) (0.232:0.232:0.232)) - (INTERCONNECT gpio_loopback_one[25] gpio_inp_dis[25] (0.381:0.381:0.381) (0.233:0.233:0.233)) - (INTERCONNECT gpio_loopback_one[25] gpio_oeb[25] (0.381:0.381:0.381) (0.233:0.233:0.233)) - (INTERCONNECT gpio_loopback_one[24] gpio_inp_dis[24] (0.375:0.375:0.375) (0.230:0.230:0.230)) - (INTERCONNECT gpio_loopback_one[24] gpio_oeb[24] (0.375:0.375:0.375) (0.230:0.230:0.230)) + (INTERCONNECT gpio_loopback_one[35] gpio_inp_dis[35] (0.385:0.385:0.385) (0.236:0.236:0.236)) + (INTERCONNECT gpio_loopback_one[35] gpio_oeb[35] (0.385:0.385:0.385) (0.235:0.235:0.235)) + (INTERCONNECT gpio_loopback_one[34] gpio_dm1[34] (0.571:0.571:0.571) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_one[34] gpio_dm2[34] (0.568:0.568:0.568) (0.345:0.345:0.345)) + (INTERCONNECT gpio_loopback_one[34] gpio_inp_dis[34] (0.571:0.571:0.571) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_one[33] gpio_dm1[33] (0.573:0.573:0.573) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_one[33] gpio_dm2[33] (0.573:0.573:0.573) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_one[33] gpio_inp_dis[33] (0.573:0.573:0.573) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_one[32] gpio_dm1[32] (0.567:0.567:0.567) (0.346:0.346:0.346)) + (INTERCONNECT gpio_loopback_one[32] gpio_dm2[32] (0.564:0.564:0.564) (0.343:0.343:0.343)) + (INTERCONNECT gpio_loopback_one[32] gpio_inp_dis[32] (0.566:0.566:0.566) (0.345:0.345:0.345)) + (INTERCONNECT gpio_loopback_one[31] gpio_dm1[31] (0.563:0.563:0.563) (0.343:0.343:0.343)) + (INTERCONNECT gpio_loopback_one[31] gpio_dm2[31] (0.562:0.562:0.562) (0.342:0.342:0.342)) + (INTERCONNECT gpio_loopback_one[31] gpio_inp_dis[31] (0.563:0.563:0.563) (0.342:0.342:0.342)) + (INTERCONNECT gpio_loopback_one[30] gpio_dm1[30] (0.564:0.564:0.564) (0.343:0.343:0.343)) + (INTERCONNECT gpio_loopback_one[30] gpio_dm2[30] (0.564:0.564:0.564) (0.343:0.343:0.343)) + (INTERCONNECT gpio_loopback_one[30] gpio_inp_dis[30] (0.564:0.564:0.564) (0.343:0.343:0.343)) + (INTERCONNECT gpio_loopback_one[29] gpio_dm1[29] (0.594:0.594:0.594) (0.361:0.361:0.361)) + (INTERCONNECT gpio_loopback_one[29] gpio_dm2[29] (0.593:0.593:0.593) (0.361:0.361:0.361)) + (INTERCONNECT gpio_loopback_one[29] gpio_inp_dis[29] (0.594:0.594:0.594) (0.361:0.361:0.361)) + (INTERCONNECT gpio_loopback_one[28] gpio_dm1[28] (0.579:0.579:0.579) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_one[28] gpio_dm2[28] (0.578:0.578:0.578) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_one[28] gpio_inp_dis[28] (0.578:0.578:0.578) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_one[27] gpio_dm1[27] (0.582:0.582:0.582) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_one[27] gpio_dm2[27] (0.581:0.581:0.581) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_one[27] gpio_inp_dis[27] (0.582:0.582:0.582) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_one[26] gpio_dm1[26] (0.572:0.572:0.572) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_one[26] gpio_dm2[26] (0.572:0.572:0.572) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_one[26] gpio_inp_dis[26] (0.572:0.572:0.572) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_one[25] gpio_dm1[25] (0.574:0.574:0.574) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_one[25] gpio_dm2[25] (0.571:0.571:0.571) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_one[25] gpio_inp_dis[25] (0.573:0.573:0.573) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_one[24] gpio_dm1[24] (0.575:0.575:0.575) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_one[24] gpio_dm2[24] (0.574:0.574:0.574) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_one[24] gpio_inp_dis[24] (0.574:0.574:0.574) (0.350:0.350:0.350)) (INTERCONNECT gpio_loopback_one[23] gpio_inp_dis[23] (0.384:0.384:0.384) (0.235:0.235:0.235)) (INTERCONNECT gpio_loopback_one[23] gpio_oeb[23] (0.383:0.383:0.383) (0.234:0.234:0.234)) (INTERCONNECT gpio_loopback_one[22] gpio_inp_dis[22] (0.390:0.390:0.390) (0.238:0.238:0.238)) @@ -82,14 +97,14 @@ (INTERCONNECT gpio_loopback_one[13] gpio_inp_dis[13] (0.370:0.370:0.370) (0.226:0.226:0.226)) (INTERCONNECT gpio_loopback_one[13] gpio_oeb[13] (0.369:0.369:0.369) (0.226:0.226:0.226)) (INTERCONNECT gpio_loopback_one[12] gpio_dm1[12] (0.553:0.553:0.553) (0.337:0.337:0.337)) - (INTERCONNECT gpio_loopback_one[12] gpio_dm2[12] (0.552:0.552:0.552) (0.336:0.336:0.336)) + (INTERCONNECT gpio_loopback_one[12] gpio_dm2[12] (0.553:0.553:0.553) (0.336:0.336:0.336)) (INTERCONNECT gpio_loopback_one[12] gpio_inp_dis[12] (0.553:0.553:0.553) (0.337:0.337:0.337)) - (INTERCONNECT gpio_loopback_one[11] gpio_dm1[11] (0.557:0.557:0.557) (0.339:0.339:0.339)) - (INTERCONNECT gpio_loopback_one[11] gpio_dm2[11] (0.557:0.557:0.557) (0.339:0.339:0.339)) - (INTERCONNECT gpio_loopback_one[11] gpio_inp_dis[11] (0.557:0.557:0.557) (0.339:0.339:0.339)) - (INTERCONNECT gpio_loopback_one[10] gpio_dm1[10] (0.555:0.555:0.555) (0.338:0.338:0.338)) - (INTERCONNECT gpio_loopback_one[10] gpio_dm2[10] (0.552:0.552:0.552) (0.336:0.336:0.336)) - (INTERCONNECT gpio_loopback_one[10] gpio_inp_dis[10] (0.554:0.554:0.554) (0.338:0.338:0.338)) + (INTERCONNECT gpio_loopback_one[11] gpio_dm1[11] (0.548:0.548:0.548) (0.334:0.334:0.334)) + (INTERCONNECT gpio_loopback_one[11] gpio_dm2[11] (0.548:0.548:0.548) (0.334:0.334:0.334)) + (INTERCONNECT gpio_loopback_one[11] gpio_inp_dis[11] (0.548:0.548:0.548) (0.334:0.334:0.334)) + (INTERCONNECT gpio_loopback_one[10] gpio_dm1[10] (0.554:0.554:0.554) (0.338:0.338:0.338)) + (INTERCONNECT gpio_loopback_one[10] gpio_dm2[10] (0.551:0.551:0.551) (0.335:0.335:0.335)) + (INTERCONNECT gpio_loopback_one[10] gpio_inp_dis[10] (0.553:0.553:0.553) (0.337:0.337:0.337)) (INTERCONNECT gpio_loopback_one[9] gpio_dm1[9] (0.551:0.551:0.551) (0.336:0.336:0.336)) (INTERCONNECT gpio_loopback_one[9] gpio_dm2[9] (0.548:0.548:0.548) (0.333:0.333:0.333)) (INTERCONNECT gpio_loopback_one[9] gpio_inp_dis[9] (0.550:0.550:0.550) (0.335:0.335:0.335)) @@ -111,9 +126,9 @@ (INTERCONNECT gpio_loopback_one[3] gpio_dm1[3] (0.558:0.558:0.558) (0.340:0.340:0.340)) (INTERCONNECT gpio_loopback_one[3] gpio_dm2[3] (0.557:0.557:0.557) (0.339:0.339:0.339)) (INTERCONNECT gpio_loopback_one[3] gpio_inp_dis[3] (0.558:0.558:0.558) (0.340:0.340:0.340)) - (INTERCONNECT gpio_loopback_one[2] gpio_dm1[2] (0.555:0.555:0.555) (0.338:0.338:0.338)) - (INTERCONNECT gpio_loopback_one[2] gpio_dm2[2] (0.555:0.555:0.555) (0.338:0.338:0.338)) - (INTERCONNECT gpio_loopback_one[2] gpio_inp_dis[2] (0.555:0.555:0.555) (0.338:0.338:0.338)) + (INTERCONNECT gpio_loopback_one[2] gpio_dm1[2] (0.565:0.565:0.565) (0.345:0.345:0.345)) + (INTERCONNECT gpio_loopback_one[2] gpio_dm2[2] (0.563:0.563:0.563) (0.342:0.342:0.342)) + (INTERCONNECT gpio_loopback_one[2] gpio_inp_dis[2] (0.564:0.564:0.564) (0.343:0.343:0.343)) (INTERCONNECT gpio_loopback_one[1] gpio_dm0[1] (0.721:0.721:0.721) (0.438:0.438:0.438)) (INTERCONNECT gpio_loopback_one[1] gpio_dm1[1] (0.722:0.722:0.722) (0.438:0.438:0.438)) (INTERCONNECT gpio_loopback_one[1] gpio_dm2[1] (0.721:0.721:0.721) (0.438:0.438:0.438)) @@ -197,149 +212,127 @@ (INTERCONNECT gpio_loopback_zero[37] gpio_out[37] (1.909:1.909:1.909) (1.155:1.155:1.155)) (INTERCONNECT gpio_loopback_zero[37] gpio_slow_sel[37] (1.916:1.916:1.916) (1.161:1.161:1.161)) (INTERCONNECT gpio_loopback_zero[37] gpio_vtrip_sel[37] (1.906:1.906:1.906) (1.152:1.152:1.152)) - (INTERCONNECT gpio_loopback_zero[36] gpio_analog_en[36] (1.911:1.911:1.911) (1.158:1.158:1.158)) + (INTERCONNECT gpio_loopback_zero[36] gpio_analog_en[36] (1.912:1.912:1.912) (1.158:1.158:1.158)) (INTERCONNECT gpio_loopback_zero[36] gpio_analog_pol[36] (1.910:1.910:1.910) (1.157:1.157:1.157)) - (INTERCONNECT gpio_loopback_zero[36] gpio_analog_sel[36] (1.907:1.907:1.907) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[36] gpio_dm0[36] (1.911:1.911:1.911) (1.158:1.158:1.158)) - (INTERCONNECT gpio_loopback_zero[36] gpio_dm1[36] (1.913:1.913:1.913) (1.160:1.160:1.160)) - (INTERCONNECT gpio_loopback_zero[36] gpio_dm2[36] (1.906:1.906:1.906) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[36] gpio_holdover[36] (1.905:1.905:1.905) (1.153:1.153:1.153)) + (INTERCONNECT gpio_loopback_zero[36] gpio_analog_sel[36] (1.908:1.908:1.908) (1.154:1.154:1.154)) + (INTERCONNECT gpio_loopback_zero[36] gpio_dm0[36] (1.912:1.912:1.912) (1.158:1.158:1.158)) + (INTERCONNECT gpio_loopback_zero[36] gpio_dm1[36] (1.914:1.914:1.914) (1.161:1.161:1.161)) + (INTERCONNECT gpio_loopback_zero[36] gpio_dm2[36] (1.907:1.907:1.907) (1.154:1.154:1.154)) + (INTERCONNECT gpio_loopback_zero[36] gpio_holdover[36] (1.906:1.906:1.906) (1.153:1.153:1.153)) (INTERCONNECT gpio_loopback_zero[36] gpio_ib_mode_sel[36] (1.898:1.898:1.898) (1.145:1.145:1.145)) (INTERCONNECT gpio_loopback_zero[36] gpio_out[36] (1.905:1.905:1.905) (1.152:1.152:1.152)) (INTERCONNECT gpio_loopback_zero[36] gpio_slow_sel[36] (1.914:1.914:1.914) (1.161:1.161:1.161)) (INTERCONNECT gpio_loopback_zero[36] gpio_vtrip_sel[36] (1.902:1.902:1.902) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_en[35] (1.918:1.918:1.918) (1.161:1.161:1.161)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_pol[35] (1.917:1.917:1.917) (1.160:1.160:1.160)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_sel[35] (1.915:1.915:1.915) (1.158:1.158:1.158)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm0[35] (1.917:1.917:1.917) (1.160:1.160:1.160)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm1[35] (1.918:1.918:1.918) (1.161:1.161:1.161)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm2[35] (1.915:1.915:1.915) (1.158:1.158:1.158)) - (INTERCONNECT gpio_loopback_zero[35] gpio_holdover[35] (1.915:1.915:1.915) (1.158:1.158:1.158)) - (INTERCONNECT gpio_loopback_zero[35] gpio_ib_mode_sel[35] (1.911:1.911:1.911) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[35] gpio_out[35] (1.914:1.914:1.914) (1.158:1.158:1.158)) - (INTERCONNECT gpio_loopback_zero[35] gpio_slow_sel[35] (1.918:1.918:1.918) (1.162:1.162:1.162)) - (INTERCONNECT gpio_loopback_zero[35] gpio_vtrip_sel[35] (1.914:1.914:1.914) (1.157:1.157:1.157)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_en[34] (1.911:1.911:1.911) (1.158:1.158:1.158)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_pol[34] (1.909:1.909:1.909) (1.157:1.157:1.157)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_sel[34] (1.906:1.906:1.906) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm0[34] (1.910:1.910:1.910) (1.157:1.157:1.157)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm1[34] (1.911:1.911:1.911) (1.159:1.159:1.159)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm2[34] (1.906:1.906:1.906) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[34] gpio_holdover[34] (1.905:1.905:1.905) (1.152:1.152:1.152)) - (INTERCONNECT gpio_loopback_zero[34] gpio_ib_mode_sel[34] (1.897:1.897:1.897) (1.144:1.144:1.144)) - (INTERCONNECT gpio_loopback_zero[34] gpio_out[34] (1.904:1.904:1.904) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[34] gpio_slow_sel[34] (1.912:1.912:1.912) (1.159:1.159:1.159)) - (INTERCONNECT gpio_loopback_zero[34] gpio_vtrip_sel[34] (1.901:1.901:1.901) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_en[33] (1.909:1.909:1.909) (1.157:1.157:1.157)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_pol[33] (1.906:1.906:1.906) (1.155:1.155:1.155)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_sel[33] (1.902:1.902:1.902) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm0[33] (1.908:1.908:1.908) (1.157:1.157:1.157)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm1[33] (1.909:1.909:1.909) (1.158:1.158:1.158)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm2[33] (1.901:1.901:1.901) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[33] gpio_holdover[33] (1.900:1.900:1.900) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[33] gpio_ib_mode_sel[33] (1.892:1.892:1.892) (1.141:1.141:1.141)) - (INTERCONNECT gpio_loopback_zero[33] gpio_out[33] (1.899:1.899:1.899) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[33] gpio_slow_sel[33] (1.909:1.909:1.909) (1.158:1.158:1.158)) - (INTERCONNECT gpio_loopback_zero[33] gpio_vtrip_sel[33] (1.897:1.897:1.897) (1.145:1.145:1.145)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_en[32] (1.916:1.916:1.916) (1.161:1.161:1.161)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_pol[32] (1.915:1.915:1.915) (1.161:1.161:1.161)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_sel[32] (1.913:1.913:1.913) (1.158:1.158:1.158)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm0[32] (1.916:1.916:1.916) (1.161:1.161:1.161)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm1[32] (1.917:1.917:1.917) (1.162:1.162:1.162)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm2[32] (1.912:1.912:1.912) (1.157:1.157:1.157)) - (INTERCONNECT gpio_loopback_zero[32] gpio_holdover[32] (1.911:1.911:1.911) (1.156:1.156:1.156)) - (INTERCONNECT gpio_loopback_zero[32] gpio_ib_mode_sel[32] (1.902:1.902:1.902) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[32] gpio_out[32] (1.908:1.908:1.908) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[32] gpio_slow_sel[32] (1.918:1.918:1.918) (1.164:1.164:1.164)) - (INTERCONNECT gpio_loopback_zero[32] gpio_vtrip_sel[32] (1.905:1.905:1.905) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_en[31] (1.911:1.911:1.911) (1.158:1.158:1.158)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_pol[31] (1.908:1.908:1.908) (1.156:1.156:1.156)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_sel[31] (1.906:1.906:1.906) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm0[31] (1.910:1.910:1.910) (1.157:1.157:1.157)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm1[31] (1.911:1.911:1.911) (1.158:1.158:1.158)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm2[31] (1.905:1.905:1.905) (1.152:1.152:1.152)) - (INTERCONNECT gpio_loopback_zero[31] gpio_holdover[31] (1.904:1.904:1.904) (1.152:1.152:1.152)) - (INTERCONNECT gpio_loopback_zero[31] gpio_ib_mode_sel[31] (1.899:1.899:1.899) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[31] gpio_out[31] (1.903:1.903:1.903) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[31] gpio_slow_sel[31] (1.911:1.911:1.911) (1.159:1.159:1.159)) - (INTERCONNECT gpio_loopback_zero[31] gpio_vtrip_sel[31] (1.900:1.900:1.900) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_en[30] (1.913:1.913:1.913) (1.160:1.160:1.160)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_pol[30] (1.912:1.912:1.912) (1.159:1.159:1.159)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_sel[30] (1.909:1.909:1.909) (1.157:1.157:1.157)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm0[30] (1.912:1.912:1.912) (1.160:1.160:1.160)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm1[30] (1.913:1.913:1.913) (1.161:1.161:1.161)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm2[30] (1.906:1.906:1.906) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[30] gpio_holdover[30] (1.902:1.902:1.902) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[30] gpio_ib_mode_sel[30] (1.896:1.896:1.896) (1.144:1.144:1.144)) - (INTERCONNECT gpio_loopback_zero[30] gpio_out[30] (1.900:1.900:1.900) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[30] gpio_slow_sel[30] (1.913:1.913:1.913) (1.161:1.161:1.161)) - (INTERCONNECT gpio_loopback_zero[30] gpio_vtrip_sel[30] (1.897:1.897:1.897) (1.144:1.144:1.144)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_en[29] (1.915:1.915:1.915) (1.161:1.161:1.161)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_pol[29] (1.913:1.913:1.913) (1.159:1.159:1.159)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_sel[29] (1.910:1.910:1.910) (1.156:1.156:1.156)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm0[29] (1.914:1.914:1.914) (1.160:1.160:1.160)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm1[29] (1.915:1.915:1.915) (1.161:1.161:1.161)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm2[29] (1.909:1.909:1.909) (1.155:1.155:1.155)) - (INTERCONNECT gpio_loopback_zero[29] gpio_holdover[29] (1.908:1.908:1.908) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[29] gpio_ib_mode_sel[29] (1.903:1.903:1.903) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[29] gpio_out[29] (1.908:1.908:1.908) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[29] gpio_slow_sel[29] (1.915:1.915:1.915) (1.161:1.161:1.161)) - (INTERCONNECT gpio_loopback_zero[29] gpio_vtrip_sel[29] (1.905:1.905:1.905) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_en[28] (1.911:1.911:1.911) (1.159:1.159:1.159)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_pol[28] (1.910:1.910:1.910) (1.158:1.158:1.158)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_sel[28] (1.907:1.907:1.907) (1.155:1.155:1.155)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm0[28] (1.910:1.910:1.910) (1.159:1.159:1.159)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm1[28] (1.911:1.911:1.911) (1.159:1.159:1.159)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm2[28] (1.901:1.901:1.901) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[28] gpio_holdover[28] (1.899:1.899:1.899) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[28] gpio_ib_mode_sel[28] (1.895:1.895:1.895) (1.144:1.144:1.144)) - (INTERCONNECT gpio_loopback_zero[28] gpio_out[28] (1.898:1.898:1.898) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[28] gpio_slow_sel[28] (1.911:1.911:1.911) (1.160:1.160:1.160)) - (INTERCONNECT gpio_loopback_zero[28] gpio_vtrip_sel[28] (1.892:1.892:1.892) (1.141:1.141:1.141)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_en[27] (1.913:1.913:1.913) (1.159:1.159:1.159)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_pol[27] (1.912:1.912:1.912) (1.158:1.158:1.158)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_sel[27] (1.909:1.909:1.909) (1.156:1.156:1.156)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm0[27] (1.913:1.913:1.913) (1.159:1.159:1.159)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm1[27] (1.914:1.914:1.914) (1.160:1.160:1.160)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm2[27] (1.909:1.909:1.909) (1.155:1.155:1.155)) - (INTERCONNECT gpio_loopback_zero[27] gpio_holdover[27] (1.908:1.908:1.908) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[27] gpio_ib_mode_sel[27] (1.903:1.903:1.903) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[27] gpio_out[27] (1.907:1.907:1.907) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[27] gpio_slow_sel[27] (1.914:1.914:1.914) (1.160:1.160:1.160)) - (INTERCONNECT gpio_loopback_zero[27] gpio_vtrip_sel[27] (1.904:1.904:1.904) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_en[26] (1.915:1.915:1.915) (1.160:1.160:1.160)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_pol[26] (1.915:1.915:1.915) (1.160:1.160:1.160)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_sel[26] (1.914:1.914:1.914) (1.159:1.159:1.159)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm0[26] (1.915:1.915:1.915) (1.160:1.160:1.160)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm1[26] (1.915:1.915:1.915) (1.160:1.160:1.160)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm2[26] (1.914:1.914:1.914) (1.159:1.159:1.159)) - (INTERCONNECT gpio_loopback_zero[26] gpio_holdover[26] (1.912:1.912:1.912) (1.157:1.157:1.157)) - (INTERCONNECT gpio_loopback_zero[26] gpio_ib_mode_sel[26] (1.905:1.905:1.905) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[26] gpio_out[26] (1.909:1.909:1.909) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[26] gpio_slow_sel[26] (1.915:1.915:1.915) (1.160:1.160:1.160)) - (INTERCONNECT gpio_loopback_zero[26] gpio_vtrip_sel[26] (1.906:1.906:1.906) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_en[25] (1.918:1.918:1.918) (1.165:1.165:1.165)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_pol[25] (1.917:1.917:1.917) (1.164:1.164:1.164)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_sel[25] (1.913:1.913:1.913) (1.160:1.160:1.160)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm0[25] (1.918:1.918:1.918) (1.165:1.165:1.165)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm1[25] (1.918:1.918:1.918) (1.165:1.165:1.165)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm2[25] (1.912:1.912:1.912) (1.159:1.159:1.159)) - (INTERCONNECT gpio_loopback_zero[25] gpio_holdover[25] (1.911:1.911:1.911) (1.158:1.158:1.158)) - (INTERCONNECT gpio_loopback_zero[25] gpio_ib_mode_sel[25] (1.897:1.897:1.897) (1.143:1.143:1.143)) - (INTERCONNECT gpio_loopback_zero[25] gpio_out[25] (1.911:1.911:1.911) (1.157:1.157:1.157)) - (INTERCONNECT gpio_loopback_zero[25] gpio_slow_sel[25] (1.918:1.918:1.918) (1.165:1.165:1.165)) - (INTERCONNECT gpio_loopback_zero[25] gpio_vtrip_sel[25] (1.905:1.905:1.905) (1.152:1.152:1.152)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_en[24] (1.909:1.909:1.909) (1.158:1.158:1.158)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_pol[24] (1.909:1.909:1.909) (1.157:1.157:1.157)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_sel[24] (1.904:1.904:1.904) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm0[24] (1.909:1.909:1.909) (1.158:1.158:1.158)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm1[24] (1.910:1.910:1.910) (1.159:1.159:1.159)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm2[24] (1.899:1.899:1.899) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[24] gpio_holdover[24] (1.898:1.898:1.898) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[24] gpio_ib_mode_sel[24] (1.893:1.893:1.893) (1.142:1.142:1.142)) - (INTERCONNECT gpio_loopback_zero[24] gpio_out[24] (1.897:1.897:1.897) (1.146:1.146:1.146)) - (INTERCONNECT gpio_loopback_zero[24] gpio_slow_sel[24] (1.910:1.910:1.910) (1.159:1.159:1.159)) - (INTERCONNECT gpio_loopback_zero[24] gpio_vtrip_sel[24] (1.894:1.894:1.894) (1.143:1.143:1.143)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_en[35] (1.921:1.921:1.921) (1.164:1.164:1.164)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_pol[35] (1.920:1.920:1.920) (1.162:1.162:1.162)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_sel[35] (1.918:1.918:1.918) (1.161:1.161:1.161)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm0[35] (1.920:1.920:1.920) (1.162:1.162:1.162)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm1[35] (1.921:1.921:1.921) (1.164:1.164:1.164)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm2[35] (1.918:1.918:1.918) (1.160:1.160:1.160)) + (INTERCONNECT gpio_loopback_zero[35] gpio_holdover[35] (1.918:1.918:1.918) (1.160:1.160:1.160)) + (INTERCONNECT gpio_loopback_zero[35] gpio_ib_mode_sel[35] (1.914:1.914:1.914) (1.156:1.156:1.156)) + (INTERCONNECT gpio_loopback_zero[35] gpio_out[35] (1.918:1.918:1.918) (1.160:1.160:1.160)) + (INTERCONNECT gpio_loopback_zero[35] gpio_slow_sel[35] (1.921:1.921:1.921) (1.164:1.164:1.164)) + (INTERCONNECT gpio_loopback_zero[35] gpio_vtrip_sel[35] (1.917:1.917:1.917) (1.160:1.160:1.160)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_en[34] (1.586:1.586:1.586) (0.961:0.961:0.961)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_pol[34] (1.585:1.585:1.585) (0.961:0.961:0.961)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_sel[34] (1.585:1.585:1.585) (0.960:0.960:0.960)) + (INTERCONNECT gpio_loopback_zero[34] gpio_dm0[34] (1.586:1.586:1.586) (0.961:0.961:0.961)) + (INTERCONNECT gpio_loopback_zero[34] gpio_holdover[34] (1.585:1.585:1.585) (0.960:0.960:0.960)) + (INTERCONNECT gpio_loopback_zero[34] gpio_ib_mode_sel[34] (1.582:1.582:1.582) (0.957:0.957:0.957)) + (INTERCONNECT gpio_loopback_zero[34] gpio_oeb[34] (1.579:1.579:1.579) (0.954:0.954:0.954)) + (INTERCONNECT gpio_loopback_zero[34] gpio_slow_sel[34] (1.586:1.586:1.586) (0.962:0.962:0.962)) + (INTERCONNECT gpio_loopback_zero[34] gpio_vtrip_sel[34] (1.584:1.584:1.584) (0.960:0.960:0.960)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_en[33] (1.602:1.602:1.602) (0.972:0.972:0.972)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_pol[33] (1.603:1.603:1.603) (0.973:0.973:0.973)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_sel[33] (1.599:1.599:1.599) (0.969:0.969:0.969)) + (INTERCONNECT gpio_loopback_zero[33] gpio_dm0[33] (1.602:1.602:1.602) (0.972:0.972:0.972)) + (INTERCONNECT gpio_loopback_zero[33] gpio_holdover[33] (1.597:1.597:1.597) (0.967:0.967:0.967)) + (INTERCONNECT gpio_loopback_zero[33] gpio_ib_mode_sel[33] (1.592:1.592:1.592) (0.962:0.962:0.962)) + (INTERCONNECT gpio_loopback_zero[33] gpio_oeb[33] (1.587:1.587:1.587) (0.957:0.957:0.957)) + (INTERCONNECT gpio_loopback_zero[33] gpio_slow_sel[33] (1.602:1.602:1.602) (0.971:0.971:0.971)) + (INTERCONNECT gpio_loopback_zero[33] gpio_vtrip_sel[33] (1.593:1.593:1.593) (0.962:0.962:0.962)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_en[32] (1.598:1.598:1.598) (0.968:0.968:0.968)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_pol[32] (1.597:1.597:1.597) (0.968:0.968:0.968)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_sel[32] (1.593:1.593:1.593) (0.964:0.964:0.964)) + (INTERCONNECT gpio_loopback_zero[32] gpio_dm0[32] (1.597:1.597:1.597) (0.968:0.968:0.968)) + (INTERCONNECT gpio_loopback_zero[32] gpio_holdover[32] (1.592:1.592:1.592) (0.963:0.963:0.963)) + (INTERCONNECT gpio_loopback_zero[32] gpio_ib_mode_sel[32] (1.591:1.591:1.591) (0.962:0.962:0.962)) + (INTERCONNECT gpio_loopback_zero[32] gpio_oeb[32] (1.589:1.589:1.589) (0.959:0.959:0.959)) + (INTERCONNECT gpio_loopback_zero[32] gpio_slow_sel[32] (1.599:1.599:1.599) (0.970:0.970:0.970)) + (INTERCONNECT gpio_loopback_zero[32] gpio_vtrip_sel[32] (1.591:1.591:1.591) (0.962:0.962:0.962)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_en[31] (1.620:1.620:1.620) (0.981:0.981:0.981)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_pol[31] (1.618:1.618:1.618) (0.980:0.980:0.980)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_sel[31] (1.618:1.618:1.618) (0.979:0.979:0.979)) + (INTERCONNECT gpio_loopback_zero[31] gpio_dm0[31] (1.618:1.618:1.618) (0.980:0.980:0.980)) + (INTERCONNECT gpio_loopback_zero[31] gpio_holdover[31] (1.617:1.617:1.617) (0.979:0.979:0.979)) + (INTERCONNECT gpio_loopback_zero[31] gpio_ib_mode_sel[31] (1.615:1.615:1.615) (0.976:0.976:0.976)) + (INTERCONNECT gpio_loopback_zero[31] gpio_oeb[31] (1.614:1.614:1.614) (0.976:0.976:0.976)) + (INTERCONNECT gpio_loopback_zero[31] gpio_slow_sel[31] (1.620:1.620:1.620) (0.981:0.981:0.981)) + (INTERCONNECT gpio_loopback_zero[31] gpio_vtrip_sel[31] (1.615:1.615:1.615) (0.976:0.976:0.976)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_en[30] (1.588:1.588:1.588) (0.964:0.964:0.964)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_pol[30] (1.587:1.587:1.587) (0.963:0.963:0.963)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_sel[30] (1.585:1.585:1.585) (0.961:0.961:0.961)) + (INTERCONNECT gpio_loopback_zero[30] gpio_dm0[30] (1.587:1.587:1.587) (0.963:0.963:0.963)) + (INTERCONNECT gpio_loopback_zero[30] gpio_holdover[30] (1.580:1.580:1.580) (0.956:0.956:0.956)) + (INTERCONNECT gpio_loopback_zero[30] gpio_ib_mode_sel[30] (1.575:1.575:1.575) (0.951:0.951:0.951)) + (INTERCONNECT gpio_loopback_zero[30] gpio_oeb[30] (1.572:1.572:1.572) (0.948:0.948:0.948)) + (INTERCONNECT gpio_loopback_zero[30] gpio_slow_sel[30] (1.588:1.588:1.588) (0.964:0.964:0.964)) + (INTERCONNECT gpio_loopback_zero[30] gpio_vtrip_sel[30] (1.576:1.576:1.576) (0.952:0.952:0.952)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_en[29] (1.608:1.608:1.608) (0.973:0.973:0.973)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_pol[29] (1.609:1.609:1.609) (0.974:0.974:0.974)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_sel[29] (1.607:1.607:1.607) (0.973:0.973:0.973)) + (INTERCONNECT gpio_loopback_zero[29] gpio_dm0[29] (1.608:1.608:1.608) (0.974:0.974:0.974)) + (INTERCONNECT gpio_loopback_zero[29] gpio_holdover[29] (1.607:1.607:1.607) (0.973:0.973:0.973)) + (INTERCONNECT gpio_loopback_zero[29] gpio_ib_mode_sel[29] (1.604:1.604:1.604) (0.970:0.970:0.970)) + (INTERCONNECT gpio_loopback_zero[29] gpio_oeb[29] (1.604:1.604:1.604) (0.970:0.970:0.970)) + (INTERCONNECT gpio_loopback_zero[29] gpio_slow_sel[29] (1.608:1.608:1.608) (0.974:0.974:0.974)) + (INTERCONNECT gpio_loopback_zero[29] gpio_vtrip_sel[29] (1.605:1.605:1.605) (0.971:0.971:0.971)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_en[28] (1.605:1.605:1.605) (0.973:0.973:0.973)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_pol[28] (1.603:1.603:1.603) (0.972:0.972:0.972)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_sel[28] (1.602:1.602:1.602) (0.970:0.970:0.970)) + (INTERCONNECT gpio_loopback_zero[28] gpio_dm0[28] (1.605:1.605:1.605) (0.973:0.973:0.973)) + (INTERCONNECT gpio_loopback_zero[28] gpio_holdover[28] (1.600:1.600:1.600) (0.968:0.968:0.968)) + (INTERCONNECT gpio_loopback_zero[28] gpio_ib_mode_sel[28] (1.594:1.594:1.594) (0.962:0.962:0.962)) + (INTERCONNECT gpio_loopback_zero[28] gpio_oeb[28] (1.594:1.594:1.594) (0.963:0.963:0.963)) + (INTERCONNECT gpio_loopback_zero[28] gpio_slow_sel[28] (1.605:1.605:1.605) (0.974:0.974:0.974)) + (INTERCONNECT gpio_loopback_zero[28] gpio_vtrip_sel[28] (1.594:1.594:1.594) (0.962:0.962:0.962)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_en[27] (1.599:1.599:1.599) (0.969:0.969:0.969)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_pol[27] (1.599:1.599:1.599) (0.969:0.969:0.969)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_sel[27] (1.596:1.596:1.596) (0.967:0.967:0.967)) + (INTERCONNECT gpio_loopback_zero[27] gpio_dm0[27] (1.599:1.599:1.599) (0.969:0.969:0.969)) + (INTERCONNECT gpio_loopback_zero[27] gpio_holdover[27] (1.595:1.595:1.595) (0.966:0.966:0.966)) + (INTERCONNECT gpio_loopback_zero[27] gpio_ib_mode_sel[27] (1.592:1.592:1.592) (0.962:0.962:0.962)) + (INTERCONNECT gpio_loopback_zero[27] gpio_oeb[27] (1.587:1.587:1.587) (0.957:0.957:0.957)) + (INTERCONNECT gpio_loopback_zero[27] gpio_slow_sel[27] (1.601:1.601:1.601) (0.971:0.971:0.971)) + (INTERCONNECT gpio_loopback_zero[27] gpio_vtrip_sel[27] (1.593:1.593:1.593) (0.963:0.963:0.963)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_en[26] (1.610:1.610:1.610) (0.975:0.975:0.975)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_pol[26] (1.611:1.611:1.611) (0.976:0.976:0.976)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_sel[26] (1.609:1.609:1.609) (0.974:0.974:0.974)) + (INTERCONNECT gpio_loopback_zero[26] gpio_dm0[26] (1.610:1.610:1.610) (0.975:0.975:0.975)) + (INTERCONNECT gpio_loopback_zero[26] gpio_holdover[26] (1.609:1.609:1.609) (0.974:0.974:0.974)) + (INTERCONNECT gpio_loopback_zero[26] gpio_ib_mode_sel[26] (1.607:1.607:1.607) (0.971:0.971:0.971)) + (INTERCONNECT gpio_loopback_zero[26] gpio_oeb[26] (1.606:1.606:1.606) (0.971:0.971:0.971)) + (INTERCONNECT gpio_loopback_zero[26] gpio_slow_sel[26] (1.610:1.610:1.610) (0.975:0.975:0.975)) + (INTERCONNECT gpio_loopback_zero[26] gpio_vtrip_sel[26] (1.607:1.607:1.607) (0.972:0.972:0.972)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_en[25] (1.609:1.609:1.609) (0.976:0.976:0.976)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_pol[25] (1.609:1.609:1.609) (0.975:0.975:0.975)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_sel[25] (1.609:1.609:1.609) (0.975:0.975:0.975)) + (INTERCONNECT gpio_loopback_zero[25] gpio_dm0[25] (1.609:1.609:1.609) (0.976:0.976:0.976)) + (INTERCONNECT gpio_loopback_zero[25] gpio_holdover[25] (1.607:1.607:1.607) (0.973:0.973:0.973)) + (INTERCONNECT gpio_loopback_zero[25] gpio_ib_mode_sel[25] (1.602:1.602:1.602) (0.968:0.968:0.968)) + (INTERCONNECT gpio_loopback_zero[25] gpio_oeb[25] (1.599:1.599:1.599) (0.965:0.965:0.965)) + (INTERCONNECT gpio_loopback_zero[25] gpio_slow_sel[25] (1.610:1.610:1.610) (0.976:0.976:0.976)) + (INTERCONNECT gpio_loopback_zero[25] gpio_vtrip_sel[25] (1.603:1.603:1.603) (0.969:0.969:0.969)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_en[24] (1.592:1.592:1.592) (0.966:0.966:0.966)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_pol[24] (1.591:1.591:1.591) (0.965:0.965:0.965)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_sel[24] (1.587:1.587:1.587) (0.962:0.962:0.962)) + (INTERCONNECT gpio_loopback_zero[24] gpio_dm0[24] (1.591:1.591:1.591) (0.965:0.965:0.965)) + (INTERCONNECT gpio_loopback_zero[24] gpio_holdover[24] (1.584:1.584:1.584) (0.958:0.958:0.958)) + (INTERCONNECT gpio_loopback_zero[24] gpio_ib_mode_sel[24] (1.580:1.580:1.580) (0.954:0.954:0.954)) + (INTERCONNECT gpio_loopback_zero[24] gpio_oeb[24] (1.580:1.580:1.580) (0.954:0.954:0.954)) + (INTERCONNECT gpio_loopback_zero[24] gpio_slow_sel[24] (1.592:1.592:1.592) (0.966:0.966:0.966)) + (INTERCONNECT gpio_loopback_zero[24] gpio_vtrip_sel[24] (1.580:1.580:1.580) (0.954:0.954:0.954)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_en[23] (1.909:1.909:1.909) (1.157:1.157:1.157)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_pol[23] (1.908:1.908:1.908) (1.156:1.156:1.156)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_sel[23] (1.905:1.905:1.905) (1.153:1.153:1.153)) @@ -461,33 +454,33 @@ (INTERCONNECT gpio_loopback_zero[13] gpio_out[13] (1.890:1.890:1.890) (1.142:1.142:1.142)) (INTERCONNECT gpio_loopback_zero[13] gpio_slow_sel[13] (1.904:1.904:1.904) (1.156:1.156:1.156)) (INTERCONNECT gpio_loopback_zero[13] gpio_vtrip_sel[13] (1.884:1.884:1.884) (1.136:1.136:1.136)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_en[12] (1.584:1.584:1.584) (0.960:0.960:0.960)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_pol[12] (1.583:1.583:1.583) (0.959:0.959:0.959)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_sel[12] (1.583:1.583:1.583) (0.959:0.959:0.959)) - (INTERCONNECT gpio_loopback_zero[12] gpio_dm0[12] (1.583:1.583:1.583) (0.959:0.959:0.959)) - (INTERCONNECT gpio_loopback_zero[12] gpio_holdover[12] (1.583:1.583:1.583) (0.958:0.958:0.958)) - (INTERCONNECT gpio_loopback_zero[12] gpio_ib_mode_sel[12] (1.580:1.580:1.580) (0.955:0.955:0.955)) - (INTERCONNECT gpio_loopback_zero[12] gpio_oeb[12] (1.577:1.577:1.577) (0.953:0.953:0.953)) - (INTERCONNECT gpio_loopback_zero[12] gpio_slow_sel[12] (1.584:1.584:1.584) (0.959:0.959:0.959)) - (INTERCONNECT gpio_loopback_zero[12] gpio_vtrip_sel[12] (1.582:1.582:1.582) (0.958:0.958:0.958)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_en[11] (1.582:1.582:1.582) (0.958:0.958:0.958)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_pol[11] (1.582:1.582:1.582) (0.957:0.957:0.957)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_sel[11] (1.582:1.582:1.582) (0.957:0.957:0.957)) - (INTERCONNECT gpio_loopback_zero[11] gpio_dm0[11] (1.582:1.582:1.582) (0.957:0.957:0.957)) - (INTERCONNECT gpio_loopback_zero[11] gpio_holdover[11] (1.581:1.581:1.581) (0.957:0.957:0.957)) - (INTERCONNECT gpio_loopback_zero[11] gpio_ib_mode_sel[11] (1.581:1.581:1.581) (0.956:0.956:0.956)) - (INTERCONNECT gpio_loopback_zero[11] gpio_oeb[11] (1.580:1.580:1.580) (0.956:0.956:0.956)) - (INTERCONNECT gpio_loopback_zero[11] gpio_slow_sel[11] (1.582:1.582:1.582) (0.958:0.958:0.958)) - (INTERCONNECT gpio_loopback_zero[11] gpio_vtrip_sel[11] (1.581:1.581:1.581) (0.956:0.956:0.956)) - (INTERCONNECT gpio_loopback_zero[10] gpio_analog_en[10] (1.576:1.576:1.576) (0.955:0.955:0.955)) - (INTERCONNECT gpio_loopback_zero[10] gpio_analog_pol[10] (1.576:1.576:1.576) (0.955:0.955:0.955)) - (INTERCONNECT gpio_loopback_zero[10] gpio_analog_sel[10] (1.575:1.575:1.575) (0.954:0.954:0.954)) - (INTERCONNECT gpio_loopback_zero[10] gpio_dm0[10] (1.576:1.576:1.576) (0.955:0.955:0.955)) - (INTERCONNECT gpio_loopback_zero[10] gpio_holdover[10] (1.573:1.573:1.573) (0.953:0.953:0.953)) - (INTERCONNECT gpio_loopback_zero[10] gpio_ib_mode_sel[10] (1.566:1.566:1.566) (0.945:0.945:0.945)) - (INTERCONNECT gpio_loopback_zero[10] gpio_oeb[10] (1.566:1.566:1.566) (0.945:0.945:0.945)) - (INTERCONNECT gpio_loopback_zero[10] gpio_slow_sel[10] (1.577:1.577:1.577) (0.956:0.956:0.956)) - (INTERCONNECT gpio_loopback_zero[10] gpio_vtrip_sel[10] (1.569:1.569:1.569) (0.949:0.949:0.949)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_en[12] (1.573:1.573:1.573) (0.953:0.953:0.953)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_pol[12] (1.572:1.572:1.572) (0.952:0.952:0.952)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_sel[12] (1.571:1.571:1.571) (0.952:0.952:0.952)) + (INTERCONNECT gpio_loopback_zero[12] gpio_dm0[12] (1.572:1.572:1.572) (0.952:0.952:0.952)) + (INTERCONNECT gpio_loopback_zero[12] gpio_holdover[12] (1.571:1.571:1.571) (0.951:0.951:0.951)) + (INTERCONNECT gpio_loopback_zero[12] gpio_ib_mode_sel[12] (1.568:1.568:1.568) (0.949:0.949:0.949)) + (INTERCONNECT gpio_loopback_zero[12] gpio_oeb[12] (1.565:1.565:1.565) (0.946:0.946:0.946)) + (INTERCONNECT gpio_loopback_zero[12] gpio_slow_sel[12] (1.572:1.572:1.572) (0.952:0.952:0.952)) + (INTERCONNECT gpio_loopback_zero[12] gpio_vtrip_sel[12] (1.571:1.571:1.571) (0.951:0.951:0.951)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_en[11] (1.564:1.564:1.564) (0.949:0.949:0.949)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_pol[11] (1.562:1.562:1.562) (0.947:0.947:0.947)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_sel[11] (1.559:1.559:1.559) (0.943:0.943:0.943)) + (INTERCONNECT gpio_loopback_zero[11] gpio_dm0[11] (1.564:1.564:1.564) (0.948:0.948:0.948)) + (INTERCONNECT gpio_loopback_zero[11] gpio_holdover[11] (1.557:1.557:1.557) (0.942:0.942:0.942)) + (INTERCONNECT gpio_loopback_zero[11] gpio_ib_mode_sel[11] (1.554:1.554:1.554) (0.939:0.939:0.939)) + (INTERCONNECT gpio_loopback_zero[11] gpio_oeb[11] (1.553:1.553:1.553) (0.938:0.938:0.938)) + (INTERCONNECT gpio_loopback_zero[11] gpio_slow_sel[11] (1.564:1.564:1.564) (0.949:0.949:0.949)) + (INTERCONNECT gpio_loopback_zero[11] gpio_vtrip_sel[11] (1.555:1.555:1.555) (0.940:0.940:0.940)) + (INTERCONNECT gpio_loopback_zero[10] gpio_analog_en[10] (1.575:1.575:1.575) (0.955:0.955:0.955)) + (INTERCONNECT gpio_loopback_zero[10] gpio_analog_pol[10] (1.575:1.575:1.575) (0.954:0.954:0.954)) + (INTERCONNECT gpio_loopback_zero[10] gpio_analog_sel[10] (1.574:1.574:1.574) (0.954:0.954:0.954)) + (INTERCONNECT gpio_loopback_zero[10] gpio_dm0[10] (1.575:1.575:1.575) (0.955:0.955:0.955)) + (INTERCONNECT gpio_loopback_zero[10] gpio_holdover[10] (1.572:1.572:1.572) (0.952:0.952:0.952)) + (INTERCONNECT gpio_loopback_zero[10] gpio_ib_mode_sel[10] (1.565:1.565:1.565) (0.945:0.945:0.945)) + (INTERCONNECT gpio_loopback_zero[10] gpio_oeb[10] (1.565:1.565:1.565) (0.945:0.945:0.945)) + (INTERCONNECT gpio_loopback_zero[10] gpio_slow_sel[10] (1.576:1.576:1.576) (0.956:0.956:0.956)) + (INTERCONNECT gpio_loopback_zero[10] gpio_vtrip_sel[10] (1.568:1.568:1.568) (0.948:0.948:0.948)) (INTERCONNECT gpio_loopback_zero[9] gpio_analog_en[9] (1.577:1.577:1.577) (0.954:0.954:0.954)) (INTERCONNECT gpio_loopback_zero[9] gpio_analog_pol[9] (1.576:1.576:1.576) (0.954:0.954:0.954)) (INTERCONNECT gpio_loopback_zero[9] gpio_analog_sel[9] (1.576:1.576:1.576) (0.954:0.954:0.954)) @@ -551,15 +544,15 @@ (INTERCONNECT gpio_loopback_zero[3] gpio_oeb[3] (1.574:1.574:1.574) (0.952:0.952:0.952)) (INTERCONNECT gpio_loopback_zero[3] gpio_slow_sel[3] (1.579:1.579:1.579) (0.956:0.956:0.956)) (INTERCONNECT gpio_loopback_zero[3] gpio_vtrip_sel[3] (1.575:1.575:1.575) (0.952:0.952:0.952)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_en[2] (1.577:1.577:1.577) (0.957:0.957:0.957)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_pol[2] (1.574:1.574:1.574) (0.954:0.954:0.954)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_sel[2] (1.571:1.571:1.571) (0.951:0.951:0.951)) - (INTERCONNECT gpio_loopback_zero[2] gpio_dm0[2] (1.576:1.576:1.576) (0.956:0.956:0.956)) - (INTERCONNECT gpio_loopback_zero[2] gpio_holdover[2] (1.570:1.570:1.570) (0.950:0.950:0.950)) - (INTERCONNECT gpio_loopback_zero[2] gpio_ib_mode_sel[2] (1.566:1.566:1.566) (0.947:0.947:0.947)) - (INTERCONNECT gpio_loopback_zero[2] gpio_oeb[2] (1.563:1.563:1.563) (0.943:0.943:0.943)) - (INTERCONNECT gpio_loopback_zero[2] gpio_slow_sel[2] (1.577:1.577:1.577) (0.958:0.958:0.958)) - (INTERCONNECT gpio_loopback_zero[2] gpio_vtrip_sel[2] (1.567:1.567:1.567) (0.948:0.948:0.948)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_en[2] (1.580:1.580:1.580) (0.956:0.956:0.956)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_pol[2] (1.581:1.581:1.581) (0.957:0.957:0.957)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_sel[2] (1.580:1.580:1.580) (0.956:0.956:0.956)) + (INTERCONNECT gpio_loopback_zero[2] gpio_dm0[2] (1.580:1.580:1.580) (0.957:0.957:0.957)) + (INTERCONNECT gpio_loopback_zero[2] gpio_holdover[2] (1.579:1.579:1.579) (0.956:0.956:0.956)) + (INTERCONNECT gpio_loopback_zero[2] gpio_ib_mode_sel[2] (1.579:1.579:1.579) (0.955:0.955:0.955)) + (INTERCONNECT gpio_loopback_zero[2] gpio_oeb[2] (1.579:1.579:1.579) (0.955:0.955:0.955)) + (INTERCONNECT gpio_loopback_zero[2] gpio_slow_sel[2] (1.580:1.580:1.580) (0.956:0.956:0.956)) + (INTERCONNECT gpio_loopback_zero[2] gpio_vtrip_sel[2] (1.579:1.579:1.579) (0.955:0.955:0.955)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_en[1] (1.570:1.570:1.570) (0.953:0.953:0.953)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_pol[1] (1.570:1.570:1.570) (0.952:0.952:0.952)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_sel[1] (1.568:1.568:1.568) (0.950:0.950:0.950)) @@ -1825,10 +1818,10 @@ (INTERCONNECT mprj.hold99.X mprj._520_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) (INTERCONNECT mprj.hold99.X mprj._525_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) (INTERCONNECT mprj.input1.X mprj.ANTENNA_fanout19_A.DIODE (0.111:0.111:0.111) (0.108:0.108:0.108)) - (INTERCONNECT mprj.input1.X mprj.ANTENNA_fanout25_A.DIODE (0.115:0.115:0.115) (0.111:0.111:0.111)) + (INTERCONNECT mprj.input1.X mprj.ANTENNA_fanout25_A.DIODE (0.115:0.115:0.115) (0.112:0.112:0.112)) (INTERCONNECT mprj.input1.X mprj.ANTENNA_input1_X.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) (INTERCONNECT mprj.input1.X mprj.fanout19.A (0.110:0.110:0.110) (0.108:0.108:0.108)) - (INTERCONNECT mprj.input1.X mprj.fanout25.A (0.115:0.115:0.115) (0.111:0.111:0.111)) + (INTERCONNECT mprj.input1.X mprj.fanout25.A (0.115:0.115:0.115) (0.112:0.112:0.112)) (INTERCONNECT mprj.load_slew16.X mprj._622_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) (INTERCONNECT mprj.load_slew16.X mprj._624_.A (0.007:0.007:0.007) (0.006:0.006:0.006)) (INTERCONNECT mprj.load_slew16.X mprj._625_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) @@ -1871,13 +1864,13 @@ (INTERCONNECT mprj.max_cap18.X mprj._623_.A (0.009:0.009:0.009) (0.009:0.009:0.009)) (INTERCONNECT mprj.output10.X gpio_out[9] (0.009:0.009:0.009) (0.009:0.009:0.009)) (INTERCONNECT mprj.output11.X gpio_out[10] (0.008:0.008:0.008) (0.008:0.008:0.008)) - (INTERCONNECT mprj.output12.X gpio_out[11] (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj.output12.X gpio_out[11] (0.007:0.007:0.007) (0.007:0.007:0.007)) (INTERCONNECT mprj.output2.X gpio_out[2] (0.006:0.006:0.006) (0.006:0.006:0.006)) (INTERCONNECT mprj.output3.X gpio_out[12] (0.006:0.006:0.006) (0.006:0.006:0.006)) (INTERCONNECT mprj.output4.X gpio_out[3] (0.007:0.007:0.007) (0.007:0.007:0.007)) - (INTERCONNECT mprj.output5.X gpio_out[4] (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj.output5.X gpio_out[4] (0.008:0.008:0.008) (0.008:0.008:0.008)) (INTERCONNECT mprj.output6.X gpio_out[5] (0.009:0.009:0.009) (0.009:0.009:0.009)) - (INTERCONNECT mprj.output7.X gpio_out[6] (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj.output7.X gpio_out[6] (0.010:0.010:0.010) (0.010:0.010:0.010)) (INTERCONNECT mprj.output8.X gpio_out[7] (0.011:0.011:0.011) (0.011:0.011:0.011)) (INTERCONNECT mprj.output9.X gpio_out[8] (0.011:0.011:0.011) (0.011:0.011:0.011)) (INTERCONNECT mprj.wire13.X mprj.ANTENNA_output12_A.DIODE (0.129:0.129:0.129) (0.124:0.124:0.124)) @@ -1915,6 +1908,1341 @@ (INTERCONNECT mprj.wire24.X mprj._645_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) (INTERCONNECT mprj.wire24.X mprj._646_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) (INTERCONNECT mprj.wire24.X mprj._651_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._332_.Y mprj2._361_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._332_.Y mprj2._574_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._333_.Y mprj2._570_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._334_.Y mprj2._501_.A1 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._335_.Y mprj2._527_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._336_.Y mprj2._429_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._337_.Y mprj2._433_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._337_.Y mprj2._434_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._338_.Y mprj2._440_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._339_.Y mprj2._675_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._340_.X mprj2._348_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._340_.X mprj2._350_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._341_.X mprj2._342_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._341_.X mprj2._345_.A3 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._341_.X mprj2._346_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._341_.X mprj2._347_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._342_.Y mprj2._345_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._343_.X mprj2._344_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._343_.X mprj2._347_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._343_.X mprj2._356_.C (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._344_.X mprj2._345_.C1 (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._344_.X mprj2._351_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._344_.X mprj2._357_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._344_.X mprj2._359_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._344_.X mprj2._361_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._345_.Y mprj2.hold113.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._346_.X mprj2.hold143.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._347_.Y mprj2._348_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._348_.X mprj2.hold157.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._349_.Y mprj2.hold106.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._350_.Y mprj2.hold107.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._351_.X mprj2._352_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._351_.X mprj2._354_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._351_.X mprj2._360_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._352_.Y mprj2._353_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._352_.Y mprj2.hold182.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._353_.Y mprj2.hold78.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._354_.X mprj2._358_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._355_.Y mprj2._356_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._355_.Y mprj2._357_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._362_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._363_.D (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._356_.X mprj2._367_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._356_.X mprj2._369_.A3 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._356_.X mprj2._373_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._356_.X mprj2._374_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._357_.Y mprj2._358_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._357_.Y mprj2._360_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._357_.Y mprj2._371_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._358_.X mprj2.hold183.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._359_.X mprj2._360_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._360_.X mprj2._686_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._361_.Y mprj2.hold175.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._362_.Y mprj2._372_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._363_.X mprj2._365_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._363_.X mprj2._370_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._364_.X mprj2._367_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._364_.X mprj2._371_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._364_.X mprj2._374_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._365_.Y mprj2.hold159.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._367_.C (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._372_.B1 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._374_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._367_.X mprj2._368_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._367_.X mprj2._382_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._368_.Y mprj2.hold160.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._369_.X mprj2.hold171.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._370_.X mprj2._683_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._371_.Y mprj2._372_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._372_.X mprj2.hold140.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._373_.X mprj2.hold145.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._374_.X mprj2._375_.C (0.002:0.002:0.002) (0.001:0.002:0.002)) + (INTERCONNECT mprj2._374_.X mprj2._377_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._374_.X mprj2._379_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._374_.X mprj2._381_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._374_.X mprj2._383_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._375_.X mprj2._376_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._376_.X mprj2.hold46.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._377_.Y mprj2._380_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._378_.X mprj2._379_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._379_.X mprj2._380_.A2 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._379_.X mprj2._381_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._380_.Y mprj2.hold34.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._381_.X mprj2.hold153.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._382_.Y mprj2.hold68.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._383_.Y mprj2.hold69.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__384__Y.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__386__A.DIODE (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__568__B.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__572__B.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__579__A2.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA_output4_A.DIODE (0.057:0.057:0.057) (0.057:0.057:0.057)) + (INTERCONNECT mprj2._384_.Y mprj2._386_.A (0.014:0.014:0.014) (0.014:0.014:0.014)) + (INTERCONNECT mprj2._384_.Y mprj2._568_.B (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2._384_.Y mprj2._572_.B (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2._384_.Y mprj2._579_.A2 (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2._384_.Y mprj2.output4.A (0.057:0.057:0.057) (0.057:0.057:0.057)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__385__Y.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__386__B.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__568__C.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__572__C.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__580__A2.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA_output5_A.DIODE (0.031:0.031:0.031) (0.031:0.031:0.031)) + (INTERCONNECT mprj2._385_.Y mprj2._386_.B (0.010:0.010:0.010) (0.010:0.010:0.010)) + (INTERCONNECT mprj2._385_.Y mprj2._568_.C (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._385_.Y mprj2._572_.C (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._385_.Y mprj2._580_.A2 (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._385_.Y mprj2.output5.A (0.031:0.031:0.031) (0.031:0.031:0.031)) + (INTERCONNECT mprj2._386_.Y mprj2._387_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._387_.X mprj2.hold151.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._388_.X mprj2.hold44.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._389_.X mprj2._393_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._390_.X mprj2._392_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._391_.X mprj2._392_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._392_.X mprj2._393_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._393_.X mprj2._399_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._394_.X mprj2._396_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._395_.Y mprj2.hold122.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._396_.X mprj2._399_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._397_.X mprj2._399_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._398_.X mprj2._399_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._399_.X mprj2._400_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._399_.X mprj2._488_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._399_.X mprj2._493_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._399_.X mprj2._498_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._400_.Y mprj2._726_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._401_.X mprj2._405_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._402_.X mprj2._405_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._403_.X mprj2._405_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._404_.X mprj2._405_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._405_.X mprj2._411_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._406_.X mprj2._408_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._406_.X mprj2._415_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._407_.X mprj2.hold195.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._408_.X mprj2._411_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._409_.X mprj2._411_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._410_.X mprj2._411_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._412_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._411_.X mprj2._422_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._411_.X mprj2._426_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._411_.X mprj2._431_.C1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._411_.X mprj2._433_.B1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._411_.X mprj2._437_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._412_.Y mprj2._413_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._412_.Y mprj2._429_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._412_.Y mprj2._693_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._413_.Y mprj2.hold28.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._414_.Y mprj2._415_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._414_.Y mprj2._416_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._415_.X mprj2._728_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._416_.Y mprj2.hold60.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._417_.X mprj2._419_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._420_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._417_.X mprj2._421_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._417_.X mprj2._424_.A3 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._417_.X mprj2._425_.D (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._417_.X mprj2._428_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._417_.X mprj2._439_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._417_.X mprj2._445_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._418_.X mprj2.hold167.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._419_.X mprj2.hold168.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._420_.Y mprj2._422_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._420_.Y mprj2._423_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._421_.X mprj2._422_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._422_.X mprj2._731_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._423_.Y mprj2.hold109.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._424_.X mprj2.hold178.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._425_.Y mprj2._426_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._425_.Y mprj2._429_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._426_.X mprj2.hold179.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._427_.X mprj2._428_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._427_.X mprj2._439_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._427_.X mprj2._445_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._428_.X mprj2._429_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._428_.X mprj2._430_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._431_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._428_.X mprj2._432_.C (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._429_.Y mprj2.hold149.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._430_.Y mprj2._431_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._430_.Y mprj2._433_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._430_.Y mprj2._434_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._431_.X mprj2.hold162.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._432_.X mprj2._435_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._432_.X mprj2._436_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._433_.Y mprj2._434_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._434_.Y mprj2.hold155.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._435_.X mprj2._437_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._436_.Y mprj2._437_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._436_.Y mprj2._440_.A2 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._437_.X mprj2.hold191.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._438_.X mprj2._439_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._438_.X mprj2._445_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._439_.X mprj2._440_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._439_.X mprj2._441_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._439_.X mprj2._442_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._440_.Y mprj2.hold136.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._441_.X mprj2._443_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._441_.X mprj2._446_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._442_.Y mprj2.hold97.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._443_.Y mprj2.hold98.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._444_.X mprj2._445_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._445_.X mprj2._446_.B1_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._445_.X mprj2._447_.B (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._445_.X mprj2._448_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._445_.X mprj2._450_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._445_.X mprj2._452_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._445_.X mprj2._455_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._445_.X mprj2._460_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._445_.X mprj2._471_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._445_.X mprj2._478_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._446_.X mprj2.hold95.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._447_.X mprj2.hold88.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._448_.Y mprj2.hold104.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._450_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._452_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._455_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._460_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._471_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._478_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._450_.X mprj2._451_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._450_.X mprj2._453_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._451_.Y mprj2._742_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._452_.X mprj2._454_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._452_.X mprj2._456_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._453_.Y mprj2._454_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._454_.Y mprj2._743_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._455_.X mprj2._457_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._455_.X mprj2._458_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._456_.X mprj2.hold54.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._457_.X mprj2._461_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._458_.X mprj2.hold52.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._459_.X mprj2._460_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._459_.X mprj2._470_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._460_.X mprj2._461_.B1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._460_.X mprj2._462_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._460_.X mprj2._463_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._460_.X mprj2._464_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._460_.X mprj2._466_.D (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._461_.X mprj2.hold82.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._462_.Y mprj2._465_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._463_.X mprj2.hold125.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._464_.X mprj2._467_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._465_.Y mprj2.hold66.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._466_.X mprj2._468_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._467_.X mprj2.hold64.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._468_.X mprj2.hold40.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._469_.X mprj2._470_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._470_.X mprj2._471_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._470_.X mprj2._478_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._471_.X mprj2._472_.B (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._471_.X mprj2._473_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._471_.X mprj2._474_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._471_.X mprj2._479_.A4 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._472_.Y mprj2._475_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._473_.X mprj2._751_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._474_.X mprj2._476_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._475_.Y mprj2.hold80.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._476_.X mprj2.hold56.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._477_.X mprj2._478_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._478_.X mprj2._480_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._478_.X mprj2._481_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._478_.X mprj2._482_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._478_.X mprj2._483_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._478_.X mprj2._485_.D (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._479_.X mprj2._480_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._480_.X mprj2._754_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._481_.X mprj2.hold102.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._482_.X mprj2._484_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._482_.X mprj2._486_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._483_.Y mprj2.hold73.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._484_.Y mprj2.hold74.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._485_.X mprj2._487_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._486_.X mprj2.hold42.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._487_.X mprj2.hold32.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._488_.X mprj2.hold173.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._489_.X mprj2._490_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._489_.X mprj2._491_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._489_.X mprj2._492_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._490_.Y mprj2.hold123.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._491_.X mprj2._493_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._492_.Y mprj2._493_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._492_.Y mprj2._495_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._493_.X mprj2._696_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._496_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._497_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._500_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._502_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._506_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._516_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._495_.Y mprj2.hold38.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._496_.X mprj2.hold187.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._497_.Y mprj2._498_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._497_.Y mprj2._501_.A2 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._498_.X mprj2.hold188.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._500_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._502_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._506_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._516_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._500_.X mprj2._501_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._500_.X mprj2._503_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._501_.Y mprj2.hold130.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._502_.X mprj2._504_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._502_.X mprj2._507_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._503_.Y mprj2.hold90.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._504_.Y mprj2.hold91.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._505_.X mprj2._506_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._505_.X mprj2._516_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._507_.B1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._506_.X mprj2._508_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._506_.X mprj2._509_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._506_.X mprj2._513_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._507_.X mprj2.hold93.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._508_.X mprj2._510_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._508_.X mprj2._511_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._508_.X mprj2._512_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._509_.Y mprj2.hold115.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._510_.Y mprj2.hold116.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._511_.X mprj2.hold111.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._512_.Y mprj2._514_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._513_.X mprj2._514_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._513_.X mprj2._517_.A2 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._514_.Y mprj2.hold138.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._515_.X mprj2._516_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._516_.X mprj2._517_.B1_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._516_.X mprj2._518_.B (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._516_.X mprj2._519_.A2 (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._516_.X mprj2._520_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._516_.X mprj2._526_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._516_.X mprj2._537_.B (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._516_.X mprj2._546_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._516_.X mprj2._554_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._517_.X mprj2.hold84.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._518_.X mprj2.hold100.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._519_.Y mprj2.hold128.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._520_.X mprj2._521_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._520_.X mprj2._522_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._520_.X mprj2._523_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._521_.Y mprj2._707_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._522_.Y mprj2._524_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._523_.Y mprj2._524_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._523_.Y mprj2._527_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._524_.X mprj2._708_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._525_.X mprj2._526_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._525_.X mprj2._537_.C (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._525_.X mprj2._546_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._525_.X mprj2._554_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._526_.X mprj2._527_.B1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._526_.X mprj2._528_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._526_.X mprj2._529_.A2 (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._526_.X mprj2._530_.C (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._526_.X mprj2._532_.D (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._526_.X mprj2._535_.A (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._527_.Y mprj2.hold120.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._528_.X mprj2.hold132.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._529_.Y mprj2.hold147.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._530_.X mprj2._531_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._530_.X mprj2._533_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._531_.Y mprj2._711_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._532_.X mprj2._536_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._533_.X mprj2.hold58.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._535_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._537_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._545_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._535_.Y mprj2._536_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._535_.Y mprj2._538_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._536_.X mprj2.hold62.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._537_.X mprj2._539_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._537_.X mprj2._540_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._537_.X mprj2._542_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._538_.Y mprj2.hold48.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._539_.Y mprj2.hold185.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._540_.Y mprj2._541_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._540_.Y mprj2._543_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._541_.X mprj2._715_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._542_.X mprj2._547_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._543_.Y mprj2.hold50.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._544_.X mprj2._545_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._545_.X mprj2._546_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._545_.X mprj2._554_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._547_.B1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._546_.X mprj2._548_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._546_.X mprj2._549_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._546_.X mprj2._550_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._546_.X mprj2._555_.A4 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._547_.X mprj2.hold86.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._548_.Y mprj2._551_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._549_.X mprj2.hold134.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._550_.X mprj2._552_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._551_.Y mprj2.hold76.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._552_.X mprj2.hold71.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._553_.X mprj2._554_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._554_.X mprj2._556_.A_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._554_.X mprj2._557_.B (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._554_.X mprj2._558_.C (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._554_.X mprj2._559_.A2 (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._554_.X mprj2._561_.D (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._555_.X mprj2._556_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._556_.X mprj2.hold164.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._557_.X mprj2.hold118.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._558_.Y mprj2._560_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._558_.Y mprj2._562_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._559_.X mprj2._560_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._560_.X mprj2._723_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._561_.X mprj2._563_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._562_.Y mprj2.hold36.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._563_.X mprj2.hold30.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__564__X.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__571__A2.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__575__B1.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__578__A2.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__580__B1.DIODE (0.008:0.008:0.008) (0.007:0.007:0.007)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA_output2_A.DIODE (0.075:0.075:0.075) (0.074:0.074:0.074)) + (INTERCONNECT mprj2._564_.X mprj2._571_.A2 (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._564_.X mprj2._575_.B1 (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._564_.X mprj2._578_.A2 (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._564_.X mprj2._580_.B1 (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._564_.X mprj2.output2.A (0.075:0.075:0.075) (0.074:0.074:0.074)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA__565__Y.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA__579__B1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA_output6_A.DIODE (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2._565_.Y mprj2._579_.B1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._565_.Y mprj2.output6.A (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2._566_.X mprj2._567_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._566_.X mprj2._585_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._566_.X mprj2._587_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._566_.X mprj2._588_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._567_.Y mprj2._576_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._567_.Y mprj2._577_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._567_.Y mprj2._578_.C1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._568_.X mprj2._571_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._568_.X mprj2._578_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._569_.Y mprj2._570_.A2_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._570_.X mprj2._571_.B2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._570_.X mprj2._578_.B2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._571_.X mprj2._576_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._571_.X mprj2._577_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._571_.X mprj2._583_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._571_.X mprj2._585_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._572_.X mprj2._575_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._573_.X mprj2._575_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._574_.Y mprj2._575_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._575_.X mprj2._577_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._575_.X mprj2._583_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._575_.X mprj2._586_.A1_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._575_.X mprj2._587_.B (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._575_.X mprj2._590_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._576_.Y mprj2._586_.A2_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._582_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._577_.Y mprj2._584_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._577_.Y mprj2._589_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._577_.Y mprj2._591_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._578_.X mprj2._581_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._578_.X mprj2._590_.C_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._579_.X mprj2._580_.C1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._580_.X mprj2._581_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._580_.X mprj2._584_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._580_.X mprj2._586_.B1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._580_.X mprj2._590_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._580_.X mprj2._591_.A_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._581_.X mprj2._582_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._581_.X mprj2._588_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._581_.X mprj2._589_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._582_.X mprj2.output7.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._584_.C_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._583_.X mprj2._588_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._583_.X mprj2._589_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._583_.X mprj2._591_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._584_.X mprj2.ANTENNA__584__X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._584_.X mprj2.ANTENNA_output8_A.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._584_.X mprj2.output8.A (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._585_.X mprj2._586_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._586_.X mprj2.ANTENNA__586__X.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._586_.X mprj2.ANTENNA_output9_A.DIODE (0.027:0.027:0.027) (0.027:0.027:0.027)) + (INTERCONNECT mprj2._586_.X mprj2.output9.A (0.027:0.027:0.027) (0.027:0.027:0.027)) + (INTERCONNECT mprj2._587_.Y mprj2._588_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._587_.Y mprj2._589_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._588_.X mprj2.ANTENNA__588__X.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._588_.X mprj2.ANTENNA_wire14_A.DIODE (0.020:0.020:0.020) (0.020:0.020:0.020)) + (INTERCONNECT mprj2._588_.X mprj2.wire14.A (0.020:0.020:0.020) (0.020:0.020:0.020)) + (INTERCONNECT mprj2._589_.X mprj2.ANTENNA__589__X.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._589_.X mprj2.ANTENNA_output10_A.DIODE (0.071:0.071:0.071) (0.070:0.071:0.071)) + (INTERCONNECT mprj2._589_.X mprj2.output10.A (0.072:0.072:0.072) (0.071:0.071:0.071)) + (INTERCONNECT mprj2._590_.X mprj2.ANTENNA__590__X.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._590_.X mprj2.ANTENNA_output11_A.DIODE (0.071:0.071:0.071) (0.071:0.071:0.071)) + (INTERCONNECT mprj2._590_.X mprj2.output11.A (0.072:0.072:0.072) (0.071:0.071:0.071)) + (INTERCONNECT mprj2._591_.Y mprj2.ANTENNA__591__Y.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._591_.Y mprj2.ANTENNA_wire13_A.DIODE (0.018:0.018:0.018) (0.018:0.018:0.018)) + (INTERCONNECT mprj2._591_.Y mprj2.wire13.A (0.019:0.019:0.019) (0.019:0.019:0.019)) + (INTERCONNECT mprj2._592_.Y mprj2._676_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._593_.Y mprj2._677_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._594_.Y mprj2._678_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._595_.Y mprj2._679_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._596_.Y mprj2._680_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._597_.Y mprj2._681_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._598_.Y mprj2._682_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._599_.Y mprj2._683_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._600_.Y mprj2._684_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._601_.Y mprj2._685_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._602_.Y mprj2._686_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._603_.Y mprj2._687_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._604_.Y mprj2._688_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._605_.Y mprj2._689_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._606_.Y mprj2._690_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._607_.Y mprj2._691_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._608_.Y mprj2._692_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._609_.Y mprj2._693_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._610_.Y mprj2._694_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._611_.Y mprj2._695_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._612_.Y mprj2._696_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._613_.Y mprj2._697_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._614_.Y mprj2._698_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._615_.Y mprj2._699_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._616_.Y mprj2._700_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._617_.Y mprj2._701_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._618_.Y mprj2._702_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._619_.Y mprj2._703_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._620_.Y mprj2._704_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._621_.Y mprj2._705_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._622_.Y mprj2._706_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._623_.Y mprj2._707_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._624_.Y mprj2._708_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._625_.Y mprj2._709_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._626_.Y mprj2._710_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._627_.Y mprj2._711_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._628_.Y mprj2._712_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._629_.Y mprj2._713_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._630_.Y mprj2._714_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._631_.Y mprj2._715_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._632_.Y mprj2._716_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._633_.Y mprj2._717_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._634_.Y mprj2._718_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._635_.Y mprj2._719_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._636_.Y mprj2._720_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._637_.Y mprj2._721_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._638_.Y mprj2._722_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._639_.Y mprj2._723_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._640_.Y mprj2._724_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._641_.Y mprj2._725_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._642_.Y mprj2._726_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._643_.Y mprj2._727_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._644_.Y mprj2._728_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._645_.Y mprj2._729_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._646_.Y mprj2._730_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._647_.Y mprj2._731_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._648_.Y mprj2._732_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._649_.Y mprj2._733_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._650_.Y mprj2._734_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._651_.Y mprj2._735_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._652_.Y mprj2._736_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._653_.Y mprj2._737_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._654_.Y mprj2._738_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._655_.Y mprj2._739_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._656_.Y mprj2._740_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._657_.Y mprj2._741_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._658_.Y mprj2._742_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._659_.Y mprj2._743_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._660_.Y mprj2._744_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._661_.Y mprj2._745_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._662_.Y mprj2._746_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._663_.Y mprj2._747_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._664_.Y mprj2._748_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._665_.Y mprj2._749_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._666_.Y mprj2._750_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._667_.Y mprj2._751_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._668_.Y mprj2._752_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._669_.Y mprj2._753_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._670_.Y mprj2._754_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._671_.Y mprj2._755_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._672_.Y mprj2._756_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._673_.Y mprj2._757_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._674_.Y mprj2._758_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._675_.Q mprj2._384_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._675_.Q mprj2._385_.A_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._675_.Q mprj2._388_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._675_.Q mprj2._564_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._675_.Q mprj2._565_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._675_.Q mprj2._566_.S0 (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._675_.Q mprj2._570_.A1_N (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._675_.Q mprj2._573_.A_N (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._675_.Q mprj2._574_.A2 (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._676_.Q mprj2._333_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._676_.Q mprj2._384_.A_N (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._676_.Q mprj2._564_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._676_.Q mprj2._565_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._676_.Q mprj2._566_.S1 (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._676_.Q mprj2._569_.A_N (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._676_.Q mprj2._573_.B (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._676_.Q mprj2._574_.B1 (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._676_.Q mprj2.hold150.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._677_.Q mprj2._572_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._677_.Q mprj2.hold67.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2._375_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._678_.Q mprj2._377_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._678_.Q mprj2._568_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._678_.Q mprj2.hold152.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._679_.Q mprj2._566_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._679_.Q mprj2.hold33.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._680_.Q mprj2._579_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._680_.Q mprj2.hold45.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._681_.Q mprj2._362_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._681_.Q mprj2._573_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._681_.Q mprj2.hold144.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._682_.Q mprj2._570_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._682_.Q mprj2.hold139.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._683_.Q mprj2._364_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._683_.Q mprj2._566_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._683_.Q mprj2.hold170.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._684_.Q mprj2._580_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._684_.Q mprj2.hold158.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._685_.Q mprj2._356_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._685_.Q mprj2.hold174.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._686_.Q mprj2._569_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._686_.Q mprj2.hold192.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._687_.Q mprj2._566_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._687_.Q mprj2.hold181.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._688_.Q mprj2._579_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._688_.Q mprj2.hold77.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._340_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._689_.Q mprj2._341_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._689_.Q mprj2._343_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._689_.Q mprj2._349_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._689_.Q mprj2._575_.B2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._690_.Q mprj2._571_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._690_.Q mprj2._578_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._690_.Q mprj2.hold156.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._691_.Q mprj2._342_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._691_.Q mprj2._566_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2.hold142.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2.hold196.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._692_.Q mprj2._580_.B2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._692_.Q mprj2.hold112.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._693_.Q mprj2.hold105.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._694_.Q mprj2._395_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._694_.Q mprj2.hold172.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._695_.Q mprj2.hold121.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._696_.Q mprj2._494_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._696_.Q mprj2.hold189.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._697_.Q mprj2.hold37.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._698_.Q mprj2._499_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._698_.Q mprj2.hold186.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._699_.Q mprj2.hold129.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._700_.Q mprj2.hold89.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._701_.Q mprj2.hold92.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._702_.Q mprj2.hold114.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._703_.Q mprj2._515_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._703_.Q mprj2.hold110.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._704_.Q mprj2._515_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._704_.Q mprj2.hold137.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._705_.Q mprj2.hold83.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._706_.Q mprj2.hold99.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._707_.Q mprj2.hold127.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._708_.Q mprj2._525_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._708_.Q mprj2.hold176.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._709_.Q mprj2.hold119.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2._532_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2._534_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2.hold131.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._711_.Q mprj2._532_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._711_.Q mprj2._534_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._711_.Q mprj2.hold146.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._712_.Q mprj2.hold57.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._713_.Q mprj2.hold61.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._714_.Q mprj2.hold47.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._715_.Q mprj2._542_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._715_.Q mprj2._544_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._715_.Q mprj2.hold184.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._716_.Q mprj2.hold49.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._717_.Q mprj2.hold85.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2._548_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._718_.Q mprj2._550_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._718_.Q mprj2._553_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._718_.Q mprj2.hold133.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._719_.Q mprj2._550_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._719_.Q mprj2.hold75.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._720_.Q mprj2.hold70.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._721_.Q mprj2._553_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._721_.Q mprj2.hold163.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._722_.Q mprj2._561_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._722_.Q mprj2.hold117.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._723_.Q mprj2._561_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._723_.Q mprj2.hold169.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._724_.Q mprj2._561_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._724_.Q mprj2.hold35.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._725_.Q mprj2.hold29.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._726_.Q mprj2.hold43.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._727_.Q mprj2.hold27.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._728_.Q mprj2._418_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._728_.Q mprj2.hold180.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._729_.Q mprj2.hold59.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._730_.Q mprj2.hold166.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._731_.Q mprj2._424_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._731_.Q mprj2._425_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._731_.Q mprj2._427_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._731_.Q mprj2.hold193.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._732_.Q mprj2.hold108.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._733_.Q mprj2._427_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._733_.Q mprj2.hold177.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._734_.Q mprj2.hold148.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._734_.Q mprj2.hold194.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2._407_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2._438_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2.hold161.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._736_.Q mprj2._407_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._736_.Q mprj2._438_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._736_.Q mprj2.hold154.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._737_.Q mprj2._438_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._737_.Q mprj2.hold190.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._738_.Q mprj2.hold135.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._739_.Q mprj2.hold96.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._740_.Q mprj2.hold94.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._741_.Q mprj2.hold87.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._742_.Q mprj2.hold103.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._743_.Q mprj2._455_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._743_.Q mprj2.hold126.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._744_.Q mprj2.hold53.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._745_.Q mprj2.hold51.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._746_.Q mprj2.hold81.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2._462_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._747_.Q mprj2._464_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._747_.Q mprj2._466_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._747_.Q mprj2.hold124.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._748_.Q mprj2._464_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._748_.Q mprj2._466_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._748_.Q mprj2.hold65.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._749_.Q mprj2._466_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._749_.Q mprj2.hold63.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._750_.Q mprj2.hold39.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2._472_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._751_.Q mprj2._474_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._751_.Q mprj2._477_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._751_.Q mprj2.hold141.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._752_.Q mprj2._474_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._752_.Q mprj2.hold79.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._753_.Q mprj2.hold55.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._754_.Q mprj2.hold165.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2._482_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._755_.Q mprj2._483_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._755_.Q mprj2._485_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._755_.Q mprj2.hold101.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._756_.Q mprj2._485_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._756_.Q mprj2.hold72.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._757_.Q mprj2._485_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._757_.Q mprj2.hold41.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._758_.Q mprj2.hold31.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_0_wb_clk_i_X.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_0_0_wb_clk_i_A.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_1_0_wb_clk_i_A.DIODE (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_2_0_wb_clk_i_A.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_3_0_wb_clk_i_A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_4_0_wb_clk_i_A.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_5_0_wb_clk_i_A.DIODE (0.008:0.008:0.008) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_6_0_wb_clk_i_A.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_7_0_wb_clk_i_A.DIODE (0.008:0.008:0.008) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_0_0_wb_clk_i.A (0.008:0.008:0.008) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_1_0_wb_clk_i.A (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_2_0_wb_clk_i.A (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_3_0_wb_clk_i.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_4_0_wb_clk_i.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_5_0_wb_clk_i.A (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_6_0_wb_clk_i.A (0.006:0.006:0.006) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_7_0_wb_clk_i.A (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._709_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._710_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._711_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._712_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._713_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._714_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._721_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._722_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._723_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._724_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2.clkload0.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._694_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._695_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._696_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._697_.CLK (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._698_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._707_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._708_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._747_.CLK (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._748_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._749_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2.clkload1.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._703_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._704_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._706_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._715_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._716_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._717_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._718_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._719_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._720_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._725_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2.clkload2.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._699_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._700_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._701_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._702_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._705_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._750_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._755_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._756_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._757_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._758_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2.clkload3.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._675_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._676_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._726_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._736_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._739_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._740_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._742_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._743_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._744_.CLK (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._746_.CLK (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2.clkload4.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._677_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._678_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._679_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._680_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._683_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._684_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._685_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._686_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._687_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._735_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2.clkload5.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._731_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._732_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._733_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._734_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._737_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._738_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._741_.CLK (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._745_.CLK (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._751_.CLK (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._752_.CLK (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._753_.CLK (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._754_.CLK (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._681_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._682_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._688_.CLK (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._689_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._690_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._691_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._692_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._693_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._727_.CLK (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._728_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._729_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._730_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout15.X mprj2._634_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.fanout15.X mprj2._635_.A (0.005:0.005:0.005) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.fanout15.X mprj2._636_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.fanout15.X mprj2._638_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout15.X mprj2._639_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2._640_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout15.X mprj2._641_.A (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout15.X mprj2.load_slew16.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout17.X mprj2._610_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout17.X mprj2._611_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.fanout17.X mprj2._612_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout17.X mprj2._614_.A (0.006:0.006:0.006) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout17.X mprj2._615_.A (0.006:0.006:0.006) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout17.X mprj2._663_.A (0.006:0.006:0.006) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout17.X mprj2._664_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout17.X mprj2._665_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.fanout17.X mprj2.max_cap18.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout19.X mprj2.fanout15.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout19.X mprj2.wire20.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout21.X mprj2._339_.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.fanout21.X mprj2._592_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.fanout21.X mprj2._642_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout21.X mprj2._650_.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.fanout21.X mprj2._660_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.fanout21.X mprj2._662_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout21.X mprj2._669_.A (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout21.X mprj2._670_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout21.X mprj2.load_slew22.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout23.X mprj2._593_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout23.X mprj2._594_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout23.X mprj2._595_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout23.X mprj2._596_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout23.X mprj2._597_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.fanout23.X mprj2._598_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.fanout23.X mprj2.wire24.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout25.X mprj2._652_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout25.X mprj2._653_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout25.X mprj2._655_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout25.X mprj2._656_.A (0.005:0.005:0.005) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.fanout25.X mprj2._658_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout25.X mprj2._659_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout25.X mprj2.fanout21.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout25.X mprj2.load_slew26.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.hold100.X mprj2._706_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold101.X mprj2._404_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold101.X mprj2._481_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold102.X mprj2._755_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold103.X mprj2._409_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold103.X mprj2._448_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold103.X mprj2._449_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold104.X mprj2._451_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._340_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold105.X mprj2._341_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold105.X mprj2._343_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold105.X mprj2._349_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold106.X mprj2._350_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold107.X mprj2._689_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._410_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold108.X mprj2._423_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold108.X mprj2._424_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold108.X mprj2._425_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold108.X mprj2._427_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold109.X mprj2._732_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold110.X mprj2._398_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold110.X mprj2._511_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold110.X mprj2._512_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold110.X mprj2._513_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold111.X mprj2._703_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold112.X mprj2._342_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold112.X mprj2._343_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold112.X mprj2._345_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold113.X mprj2._692_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._398_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold114.X mprj2._508_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._509_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold114.X mprj2._513_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold114.X mprj2._515_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold115.X mprj2._510_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold116.X mprj2._702_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold117.X mprj2._390_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold117.X mprj2._557_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold117.X mprj2._558_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold117.X mprj2._559_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold118.X mprj2._722_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold119.X mprj2._335_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold119.X mprj2._397_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold119.X mprj2._525_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold120.X mprj2._709_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold121.X mprj2._395_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold121.X mprj2._489_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold121.X mprj2._494_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold122.X mprj2._396_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold122.X mprj2._490_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold123.X mprj2._695_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold124.X mprj2._401_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold124.X mprj2._463_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold124.X mprj2._469_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold125.X mprj2._747_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._402_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold126.X mprj2._452_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._453_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._459_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold127.X mprj2._397_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold127.X mprj2._519_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold127.X mprj2._520_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._525_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold128.X mprj2._521_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold129.X mprj2._334_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold129.X mprj2._394_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold129.X mprj2._499_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold130.X mprj2._699_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold131.X mprj2._393_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold131.X mprj2._528_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold131.X mprj2._529_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold131.X mprj2._530_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold132.X mprj2._710_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold133.X mprj2._392_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold133.X mprj2._549_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold133.X mprj2._555_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold134.X mprj2._718_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold135.X mprj2._338_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold135.X mprj2._410_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold135.X mprj2._438_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold136.X mprj2._738_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold137.X mprj2._398_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold137.X mprj2._512_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold137.X mprj2._513_.C (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold138.X mprj2._704_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._363_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold139.X mprj2._366_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._369_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold139.X mprj2._372_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold140.X mprj2._682_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold141.X mprj2._403_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold141.X mprj2._473_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold141.X mprj2._479_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold142.X mprj2._343_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold142.X mprj2._346_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold143.X mprj2._691_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold144.X mprj2._363_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.hold144.X mprj2._366_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.hold144.X mprj2._369_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.hold144.X mprj2._373_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold145.X mprj2._681_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold146.X mprj2._391_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold146.X mprj2._529_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold146.X mprj2._530_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold147.X mprj2._531_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold148.X mprj2._336_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold148.X mprj2._427_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold149.X mprj2._734_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold150.X mprj2._385_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold150.X mprj2._387_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold151.X mprj2._676_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold152.X mprj2._379_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold152.X mprj2._381_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold153.X mprj2._678_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold154.X mprj2._337_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold154.X mprj2._432_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold155.X mprj2._736_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._341_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._344_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold156.X mprj2._348_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold156.X mprj2._356_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold157.X mprj2._690_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold158.X mprj2._364_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold158.X mprj2._365_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold159.X mprj2._368_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold160.X mprj2._684_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold161.X mprj2._430_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold161.X mprj2._431_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold161.X mprj2._432_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold162.X mprj2._735_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold163.X mprj2._392_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold163.X mprj2._555_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold164.X mprj2._721_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._403_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._477_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._479_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._408_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._417_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._418_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold167.X mprj2._419_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold168.X mprj2._730_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold169.X mprj2._390_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold169.X mprj2._558_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold169.X mprj2._559_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold170.X mprj2._363_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold170.X mprj2._369_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold171.X mprj2._370_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold172.X mprj2._488_.A_N (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold172.X mprj2._489_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold172.X mprj2._494_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold173.X mprj2._694_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._332_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold174.X mprj2._351_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold174.X mprj2._357_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold174.X mprj2._359_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold175.X mprj2._685_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold176.X mprj2._397_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold176.X mprj2._522_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold176.X mprj2._523_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold177.X mprj2._407_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold177.X mprj2._424_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold177.X mprj2._425_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold178.X mprj2._426_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold179.X mprj2._733_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._406_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._414_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._417_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold181.X mprj2._352_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold181.X mprj2._354_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold181.X mprj2._355_.C_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold182.X mprj2._358_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold183.X mprj2._687_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold184.X mprj2._389_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold184.X mprj2._539_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold184.X mprj2._540_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold185.X mprj2._541_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold186.X mprj2._394_.D_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold186.X mprj2._496_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold186.X mprj2._497_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold187.X mprj2._498_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold188.X mprj2._698_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._396_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._491_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._492_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold190.X mprj2._410_.C_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold190.X mprj2._435_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold190.X mprj2._436_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold191.X mprj2._737_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._351_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._355_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._359_.B1 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold193.X mprj2._410_.D_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold193.X mprj2._420_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold193.X mprj2._421_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold194.X mprj2._407_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold195.X mprj2._408_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold196.X mprj2._345_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._406_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold27.X mprj2._413_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._414_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold27.X mprj2._417_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold27.X mprj2._418_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold28.X mprj2._727_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold29.X mprj2._390_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold29.X mprj2._563_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold30.X mprj2._725_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold31.X mprj2._404_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold31.X mprj2._487_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold32.X mprj2._758_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._375_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold33.X mprj2._377_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold33.X mprj2._378_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold33.X mprj2._380_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold34.X mprj2._679_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold35.X mprj2._390_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold35.X mprj2._562_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold36.X mprj2._724_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold37.X mprj2._396_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold37.X mprj2._494_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold37.X mprj2._495_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold38.X mprj2._697_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold39.X mprj2._401_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold39.X mprj2._468_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold39.X mprj2._469_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold40.X mprj2._750_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold41.X mprj2._404_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold41.X mprj2._486_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold42.X mprj2._757_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold43.X mprj2._387_.S (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold43.X mprj2._388_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold44.X mprj2._675_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold45.X mprj2._376_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold45.X mprj2._378_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold46.X mprj2._680_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._389_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold47.X mprj2._537_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold47.X mprj2._538_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold47.X mprj2._545_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold48.X mprj2._714_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._389_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold49.X mprj2._542_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold49.X mprj2._543_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold49.X mprj2._544_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold50.X mprj2._716_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._402_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold51.X mprj2._457_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._458_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold51.X mprj2._459_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold52.X mprj2._745_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._402_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold53.X mprj2._455_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold53.X mprj2._456_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold53.X mprj2._459_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold54.X mprj2._744_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._403_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold55.X mprj2._476_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold55.X mprj2._477_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold55.X mprj2._479_.A3 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold56.X mprj2._753_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._391_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold57.X mprj2._532_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold57.X mprj2._533_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold57.X mprj2._534_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold58.X mprj2._712_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._408_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold59.X mprj2._416_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold59.X mprj2._417_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold59.X mprj2._418_.A3 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold60.X mprj2._729_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold61.X mprj2._393_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold61.X mprj2._534_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold61.X mprj2._536_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold62.X mprj2._713_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold63.X mprj2._401_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold63.X mprj2._467_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold63.X mprj2._470_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold64.X mprj2._749_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold65.X mprj2._401_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold65.X mprj2._465_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold65.X mprj2._469_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold66.X mprj2._748_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold67.X mprj2._374_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold67.X mprj2._382_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold68.X mprj2._383_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold69.X mprj2._677_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._391_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold70.X mprj2._552_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold70.X mprj2._553_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold70.X mprj2._555_.A3 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold71.X mprj2._720_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold72.X mprj2._404_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold72.X mprj2._482_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold72.X mprj2._483_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold73.X mprj2._484_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold74.X mprj2._756_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold75.X mprj2._391_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold75.X mprj2._551_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold75.X mprj2._553_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold75.X mprj2._555_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold76.X mprj2._719_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold77.X mprj2._353_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold77.X mprj2._355_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold78.X mprj2._688_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._403_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold79.X mprj2._475_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold79.X mprj2._477_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold79.X mprj2._479_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold80.X mprj2._752_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._402_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._459_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._461_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold82.X mprj2._746_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._398_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._515_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._517_.A1 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold84.X mprj2._705_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold85.X mprj2._389_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold85.X mprj2._544_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold85.X mprj2._547_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold86.X mprj2._717_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._409_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold87.X mprj2._447_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold87.X mprj2._448_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold87.X mprj2._449_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold88.X mprj2._741_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._394_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold89.X mprj2._502_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold89.X mprj2._503_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold89.X mprj2._505_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold90.X mprj2._504_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold91.X mprj2._700_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._394_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._505_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._507_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold93.X mprj2._701_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._409_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._444_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._446_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold95.X mprj2._740_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._409_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold96.X mprj2._441_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold96.X mprj2._442_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold96.X mprj2._444_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold97.X mprj2._443_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold98.X mprj2._739_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold99.X mprj2._397_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold99.X mprj2._518_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold99.X mprj2._519_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.hold99.X mprj2._520_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold99.X mprj2._525_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_fanout19_A.DIODE (0.111:0.111:0.111) (0.108:0.108:0.108)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_fanout25_A.DIODE (0.115:0.115:0.115) (0.112:0.112:0.112)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_input1_X.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.input1.X mprj2.fanout19.A (0.110:0.110:0.110) (0.108:0.108:0.108)) + (INTERCONNECT mprj2.input1.X mprj2.fanout25.A (0.115:0.115:0.115) (0.112:0.112:0.112)) + (INTERCONNECT mprj2.load_slew16.X mprj2._622_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew16.X mprj2._624_.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew16.X mprj2._625_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew16.X mprj2._626_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew16.X mprj2._627_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.load_slew16.X mprj2._628_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.load_slew16.X mprj2._629_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew16.X mprj2._630_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew16.X mprj2._637_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew22.X mprj2._647_.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew22.X mprj2._648_.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew22.X mprj2._649_.A (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.load_slew22.X mprj2._654_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew22.X mprj2._657_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.load_slew22.X mprj2._661_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew22.X mprj2._667_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew22.X mprj2._668_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__599__A.DIODE (0.014:0.014:0.014) (0.013:0.013:0.013)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__600__A.DIODE (0.014:0.014:0.014) (0.014:0.014:0.014)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__601__A.DIODE (0.010:0.010:0.010) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__605__A.DIODE (0.010:0.010:0.010) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__606__A.DIODE (0.012:0.012:0.012) (0.011:0.011:0.011)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__608__A.DIODE (0.010:0.010:0.010) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA_fanout23_A.DIODE (0.006:0.006:0.006) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA_load_slew26_X.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew26.X mprj2._599_.A (0.014:0.014:0.014) (0.014:0.014:0.014)) + (INTERCONNECT mprj2.load_slew26.X mprj2._600_.A (0.015:0.015:0.015) (0.014:0.014:0.014)) + (INTERCONNECT mprj2.load_slew26.X mprj2._601_.A (0.010:0.010:0.010) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.load_slew26.X mprj2._605_.A (0.010:0.010:0.010) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.load_slew26.X mprj2._606_.A (0.013:0.013:0.013) (0.012:0.012:0.012)) + (INTERCONNECT mprj2.load_slew26.X mprj2._608_.A (0.010:0.010:0.010) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.load_slew26.X mprj2.fanout23.A (0.006:0.006:0.006) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.max_cap18.X mprj2._613_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.max_cap18.X mprj2._616_.A (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2.max_cap18.X mprj2._617_.A (0.008:0.008:0.008) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.max_cap18.X mprj2._618_.A (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.max_cap18.X mprj2._619_.A (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.max_cap18.X mprj2._620_.A (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.max_cap18.X mprj2._621_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.max_cap18.X mprj2._623_.A (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.output10.X gpio_out[31] (0.014:0.014:0.014) (0.014:0.014:0.014)) + (INTERCONNECT mprj2.output11.X gpio_out[32] (0.038:0.038:0.038) (0.038:0.038:0.038)) + (INTERCONNECT mprj2.output12.X gpio_out[33] (0.067:0.067:0.067) (0.067:0.067:0.067)) + (INTERCONNECT mprj2.output2.X gpio_out[24] (1.198:1.198:1.198) (1.186:1.186:1.186)) + (INTERCONNECT mprj2.output3.X gpio_out[34] (0.081:0.081:0.081) (0.081:0.081:0.081)) + (INTERCONNECT mprj2.output4.X gpio_out[25] (1.004:1.004:1.004) (0.995:0.995:0.995)) + (INTERCONNECT mprj2.output5.X gpio_out[26] (0.648:0.648:0.648) (0.644:0.644:0.644)) + (INTERCONNECT mprj2.output6.X gpio_out[27] (0.356:0.356:0.356) (0.355:0.355:0.355)) + (INTERCONNECT mprj2.output7.X gpio_out[28] (0.156:0.156:0.156) (0.156:0.156:0.156)) + (INTERCONNECT mprj2.output8.X gpio_out[29] (0.027:0.027:0.027) (0.027:0.027:0.027)) + (INTERCONNECT mprj2.output9.X gpio_out[30] (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.wire13.X mprj2.ANTENNA_output12_A.DIODE (0.129:0.129:0.129) (0.124:0.124:0.124)) + (INTERCONNECT mprj2.wire13.X mprj2.ANTENNA_wire13_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire13.X mprj2.output12.A (0.129:0.129:0.129) (0.124:0.124:0.124)) + (INTERCONNECT mprj2.wire14.X mprj2.ANTENNA_output3_A.DIODE (0.196:0.196:0.196) (0.184:0.184:0.184)) + (INTERCONNECT mprj2.wire14.X mprj2.ANTENNA_wire14_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire14.X mprj2.output3.A (0.196:0.196:0.196) (0.184:0.184:0.184)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__631__A.DIODE (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__632__A.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__633__A.DIODE (0.006:0.006:0.006) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__666__A.DIODE (0.017:0.017:0.017) (0.016:0.016:0.016)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__671__A.DIODE (0.017:0.017:0.017) (0.016:0.016:0.016)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__672__A.DIODE (0.016:0.016:0.016) (0.015:0.015:0.015)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__673__A.DIODE (0.014:0.014:0.014) (0.013:0.013:0.013)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__674__A.DIODE (0.015:0.015:0.015) (0.015:0.015:0.015)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA_fanout17_A.DIODE (0.011:0.011:0.011) (0.010:0.010:0.010)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA_wire20_X.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire20.X mprj2._631_.A (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2.wire20.X mprj2._632_.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.wire20.X mprj2._633_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.wire20.X mprj2._666_.A (0.017:0.017:0.017) (0.017:0.017:0.017)) + (INTERCONNECT mprj2.wire20.X mprj2._671_.A (0.017:0.017:0.017) (0.016:0.016:0.016)) + (INTERCONNECT mprj2.wire20.X mprj2._672_.A (0.017:0.017:0.017) (0.016:0.016:0.016)) + (INTERCONNECT mprj2.wire20.X mprj2._673_.A (0.015:0.015:0.015) (0.014:0.014:0.014)) + (INTERCONNECT mprj2.wire20.X mprj2._674_.A (0.016:0.016:0.016) (0.015:0.015:0.015)) + (INTERCONNECT mprj2.wire20.X mprj2.fanout17.A (0.011:0.011:0.011) (0.010:0.010:0.010)) + (INTERCONNECT mprj2.wire24.X mprj2._602_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire24.X mprj2._603_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire24.X mprj2._604_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.wire24.X mprj2._607_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire24.X mprj2._609_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire24.X mprj2._643_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire24.X mprj2._644_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire24.X mprj2._645_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire24.X mprj2._646_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.wire24.X mprj2._651_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) ) ) ) @@ -5547,7 +6875,7 @@ (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.531:0.531:0.531)) + (WIDTH (posedge CLK) (0.532:0.532:0.532)) (WIDTH (negedge CLK) (0.589:0.589:0.589)) (WIDTH (negedge RESET_B) (0.680:0.680:0.680)) ) @@ -5557,7 +6885,7 @@ (INSTANCE mprj._676_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.914:0.914:0.914) (0.990:0.990:0.990)) + (IOPATH CLK Q (0.915:0.915:0.915) (0.990:0.990:0.990)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5568,7 +6896,7 @@ (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.531:0.531:0.531)) + (WIDTH (posedge CLK) (0.532:0.532:0.532)) (WIDTH (negedge CLK) (0.589:0.589:0.589)) (WIDTH (negedge RESET_B) (0.680:0.680:0.680)) ) @@ -5578,7 +6906,7 @@ (INSTANCE mprj._677_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.728:0.728:0.728) (0.844:0.844:0.844)) + (IOPATH CLK Q (0.728:0.728:0.728) (0.845:0.845:0.845)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5586,10 +6914,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.697:0.697:0.697)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.435:-0.435:-0.435)) (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) - (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.087)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.536:0.536:0.536)) + (WIDTH (posedge CLK) (0.537:0.537:0.537)) (WIDTH (negedge CLK) (0.592:0.592:0.592)) (WIDTH (negedge RESET_B) (0.651:0.651:0.651)) ) @@ -5607,10 +6935,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.697:0.697:0.697)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.434:-0.434:-0.434)) (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) - (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) + (HOLD (negedge D) (posedge CLK) (-0.087:-0.086:-0.086)) (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) (SETUP (negedge D) (posedge CLK) (0.274:0.274:0.274)) - (WIDTH (posedge CLK) (0.536:0.536:0.536)) + (WIDTH (posedge CLK) (0.537:0.537:0.537)) (WIDTH (negedge CLK) (0.592:0.592:0.592)) (WIDTH (negedge RESET_B) (0.654:0.654:0.654)) ) @@ -5628,10 +6956,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.697:0.697:0.697)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.434:-0.434:-0.434)) (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) - (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.088)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) - (WIDTH (posedge CLK) (0.536:0.536:0.536)) + (WIDTH (posedge CLK) (0.537:0.537:0.537)) (WIDTH (negedge CLK) (0.592:0.592:0.592)) (WIDTH (negedge RESET_B) (0.654:0.654:0.654)) ) @@ -5652,7 +6980,7 @@ (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) (SETUP (negedge D) (posedge CLK) (0.274:0.274:0.274)) - (WIDTH (posedge CLK) (0.536:0.536:0.536)) + (WIDTH (posedge CLK) (0.537:0.537:0.537)) (WIDTH (negedge CLK) (0.592:0.592:0.592)) (WIDTH (negedge RESET_B) (0.644:0.644:0.644)) ) @@ -5669,11 +6997,11 @@ (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.695:0.695:0.695)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.433:-0.433:-0.433)) - (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.651:0.651:0.651)) ) @@ -5693,8 +7021,8 @@ (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) - (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) - (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.650:0.650:0.650)) ) @@ -5714,8 +7042,8 @@ (HOLD (posedge D) (posedge CLK) (-0.065:-0.065:-0.065)) (HOLD (negedge D) (posedge CLK) (-0.074:-0.074:-0.074)) (SETUP (posedge D) (posedge CLK) (0.126:0.126:0.126)) - (SETUP (negedge D) (posedge CLK) (0.259:0.259:0.260)) - (WIDTH (posedge CLK) (0.536:0.536:0.536)) + (SETUP (negedge D) (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (posedge CLK) (0.537:0.537:0.537)) (WIDTH (negedge CLK) (0.592:0.592:0.592)) (WIDTH (negedge RESET_B) (0.559:0.559:0.559)) ) @@ -5730,13 +7058,13 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.671:0.671:0.671)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.469:-0.469:-0.469)) - (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.672:0.672:0.672)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.470:-0.470:-0.470)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) - (WIDTH (posedge CLK) (0.536:0.536:0.536)) + (WIDTH (posedge CLK) (0.537:0.537:0.537)) (WIDTH (negedge CLK) (0.592:0.592:0.592)) (WIDTH (negedge RESET_B) (0.557:0.557:0.557)) ) @@ -5757,7 +7085,7 @@ (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.536:0.536:0.536)) + (WIDTH (posedge CLK) (0.537:0.537:0.537)) (WIDTH (negedge CLK) (0.592:0.592:0.592)) (WIDTH (negedge RESET_B) (0.558:0.558:0.558)) ) @@ -5775,10 +7103,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.671:0.671:0.671)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) (HOLD (posedge D) (posedge CLK) (-0.070:-0.070:-0.070)) - (HOLD (negedge D) (posedge CLK) (-0.074:-0.075:-0.077)) + (HOLD (negedge D) (posedge CLK) (-0.074:-0.075:-0.076)) (SETUP (posedge D) (posedge CLK) (0.131:0.131:0.131)) (SETUP (negedge D) (posedge CLK) (0.260:0.261:0.262)) - (WIDTH (posedge CLK) (0.536:0.536:0.536)) + (WIDTH (posedge CLK) (0.537:0.537:0.537)) (WIDTH (negedge CLK) (0.592:0.592:0.592)) (WIDTH (negedge RESET_B) (0.552:0.552:0.552)) ) @@ -5799,7 +7127,7 @@ (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.536:0.536:0.536)) + (WIDTH (posedge CLK) (0.537:0.537:0.537)) (WIDTH (negedge CLK) (0.592:0.592:0.592)) (WIDTH (negedge RESET_B) (0.558:0.558:0.558)) ) @@ -5809,7 +7137,7 @@ (INSTANCE mprj._688_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.728:0.728:0.728) (0.843:0.843:0.843)) + (IOPATH CLK Q (0.728:0.728:0.728) (0.844:0.844:0.844)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5817,10 +7145,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.469:-0.469:-0.469)) (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) - (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) - (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.553:0.553:0.553)) ) @@ -5830,18 +7158,18 @@ (INSTANCE mprj._689_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.816:0.816:0.816) (0.919:0.919:0.919)) + (IOPATH CLK Q (0.817:0.817:0.817) (0.919:0.919:0.919)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.671:0.671:0.671)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) - (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.558:0.558:0.558)) ) @@ -5862,7 +7190,7 @@ (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.557:0.557:0.557)) ) @@ -5882,8 +7210,8 @@ (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) - (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.276)) - (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.558:0.558:0.558)) ) @@ -5903,8 +7231,8 @@ (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) - (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) - (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.558:0.558:0.558)) ) @@ -5914,7 +7242,7 @@ (INSTANCE mprj._693_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.710:0.710:0.710) (0.827:0.827:0.827)) + (IOPATH CLK Q (0.711:0.711:0.711) (0.827:0.827:0.827)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5923,9 +7251,9 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.469:-0.469:-0.469)) (HOLD (posedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (HOLD (negedge D) (posedge CLK) (-0.081:-0.081:-0.081)) - (SETUP (posedge D) (posedge CLK) (0.151:0.151:0.151)) - (SETUP (negedge D) (posedge CLK) (0.268:0.268:0.268)) - (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (SETUP (posedge D) (posedge CLK) (0.150:0.151:0.151)) + (SETUP (negedge D) (posedge CLK) (0.267:0.267:0.268)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.553:0.553:0.553)) ) @@ -5935,7 +7263,7 @@ (INSTANCE mprj._694_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.739:0.739:0.739) (0.852:0.852:0.852)) + (IOPATH CLK Q (0.739:0.739:0.739) (0.853:0.853:0.853)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5946,7 +7274,7 @@ (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.665:0.665:0.665)) ) @@ -5961,13 +7289,13 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.697:0.697:0.697)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.698:0.698:0.698)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.430:-0.430:-0.430)) (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) - (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.087)) (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.664:0.664:0.664)) ) @@ -5977,18 +7305,18 @@ (INSTANCE mprj._696_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.728:0.728:0.728) (0.845:0.845:0.845)) + (IOPATH CLK Q (0.729:0.729:0.729) (0.845:0.845:0.845)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.697:0.697:0.697)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.431:-0.431:-0.431)) - (HOLD (posedge D) (posedge CLK) (-0.069:-0.070:-0.070)) + (HOLD (posedge D) (posedge CLK) (-0.069:-0.069:-0.069)) (HOLD (negedge D) (posedge CLK) (-0.074:-0.075:-0.076)) - (SETUP (posedge D) (posedge CLK) (0.130:0.131:0.131)) - (SETUP (negedge D) (posedge CLK) (0.260:0.261:0.262)) - (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (SETUP (posedge D) (posedge CLK) (0.130:0.130:0.130)) + (SETUP (negedge D) (posedge CLK) (0.259:0.261:0.262)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.662:0.662:0.662)) ) @@ -6003,13 +7331,13 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.666:0.666:0.666)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.473:-0.473:-0.473)) (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) - (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.533:0.533:0.533)) ) @@ -6019,7 +7347,7 @@ (INSTANCE mprj._698_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.730:0.730:0.730) (0.846:0.846:0.846)) + (IOPATH CLK Q (0.731:0.731:0.731) (0.846:0.846:0.846)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6030,7 +7358,7 @@ (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) - (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.662:0.662:0.662)) ) @@ -6051,7 +7379,7 @@ (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (posedge CLK) (0.531:0.531:0.531)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.667:0.667:0.667)) ) @@ -6072,7 +7400,7 @@ (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (posedge CLK) (0.531:0.531:0.531)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.535:0.535:0.535)) ) @@ -6091,9 +7419,9 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.473:-0.473:-0.473)) (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) - (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (posedge CLK) (0.531:0.531:0.531)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.534:0.534:0.534)) ) @@ -6103,7 +7431,7 @@ (INSTANCE mprj._702_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.694:0.694:0.694) (0.810:0.810:0.810)) + (IOPATH CLK Q (0.694:0.694:0.694) (0.811:0.811:0.811)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6112,9 +7440,9 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.473:-0.473:-0.473)) (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) - (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) - (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (posedge CLK) (0.531:0.531:0.531)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.535:0.535:0.535)) ) @@ -6135,7 +7463,7 @@ (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) - (WIDTH (posedge CLK) (0.527:0.527:0.527)) + (WIDTH (posedge CLK) (0.528:0.528:0.528)) (WIDTH (negedge CLK) (0.587:0.587:0.587)) (WIDTH (negedge RESET_B) (0.533:0.533:0.533)) ) @@ -6145,18 +7473,18 @@ (INSTANCE mprj._704_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.736:0.736:0.736) (0.852:0.852:0.852)) + (IOPATH CLK Q (0.737:0.737:0.737) (0.852:0.852:0.852)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.666:0.666:0.666)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.472:-0.472:-0.472)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.473:-0.473:-0.473)) (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) - (WIDTH (posedge CLK) (0.527:0.527:0.527)) + (WIDTH (posedge CLK) (0.528:0.528:0.528)) (WIDTH (negedge CLK) (0.587:0.587:0.587)) (WIDTH (negedge RESET_B) (0.534:0.534:0.534)) ) @@ -6172,12 +7500,12 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.470:-0.470:-0.470)) - (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (posedge CLK) (0.531:0.531:0.531)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.540:0.540:0.540)) ) @@ -6198,7 +7526,7 @@ (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) - (WIDTH (posedge CLK) (0.527:0.527:0.527)) + (WIDTH (posedge CLK) (0.528:0.528:0.528)) (WIDTH (negedge CLK) (0.587:0.587:0.587)) (WIDTH (negedge RESET_B) (0.552:0.552:0.552)) ) @@ -6216,10 +7544,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.473:-0.473:-0.473)) (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.074)) - (HOLD (negedge D) (posedge CLK) (-0.064:-0.066:-0.067)) + (HOLD (negedge D) (posedge CLK) (-0.064:-0.065:-0.067)) (SETUP (posedge D) (posedge CLK) (0.134:0.135:0.135)) (SETUP (negedge D) (posedge CLK) (0.248:0.250:0.251)) - (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.534:0.534:0.534)) ) @@ -6234,13 +7562,13 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.671:0.671:0.671)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) (HOLD (posedge D) (posedge CLK) (-0.065:-0.065:-0.065)) - (HOLD (negedge D) (posedge CLK) (-0.075:-0.075:-0.075)) + (HOLD (negedge D) (posedge CLK) (-0.074:-0.075:-0.075)) (SETUP (posedge D) (posedge CLK) (0.126:0.126:0.126)) (SETUP (negedge D) (posedge CLK) (0.260:0.260:0.260)) - (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.557:0.557:0.557)) ) @@ -6250,18 +7578,18 @@ (INSTANCE mprj._709_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.688:0.688:0.688) (0.804:0.804:0.804)) + (IOPATH CLK Q (0.688:0.688:0.688) (0.805:0.805:0.805)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) - (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) (WIDTH (negedge CLK) (0.585:0.585:0.585)) (WIDTH (negedge RESET_B) (0.553:0.553:0.553)) ) @@ -6271,18 +7599,18 @@ (INSTANCE mprj._710_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.740:0.740:0.740) (0.855:0.855:0.855)) + (IOPATH CLK Q (0.740:0.740:0.740) (0.856:0.856:0.856)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) - (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) - (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) (WIDTH (negedge CLK) (0.585:0.585:0.585)) (WIDTH (negedge RESET_B) (0.553:0.553:0.553)) ) @@ -6292,7 +7620,7 @@ (INSTANCE mprj._711_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.744:0.744:0.744) (0.859:0.859:0.859)) + (IOPATH CLK Q (0.745:0.745:0.745) (0.859:0.859:0.859)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6300,10 +7628,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) (HOLD (posedge D) (posedge CLK) (-0.075:-0.076:-0.076)) - (HOLD (negedge D) (posedge CLK) (-0.067:-0.067:-0.068)) + (HOLD (negedge D) (posedge CLK) (-0.066:-0.067:-0.067)) (SETUP (posedge D) (posedge CLK) (0.137:0.137:0.138)) (SETUP (negedge D) (posedge CLK) (0.251:0.251:0.252)) - (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) (WIDTH (negedge CLK) (0.585:0.585:0.585)) (WIDTH (negedge RESET_B) (0.555:0.555:0.555)) ) @@ -6324,7 +7652,7 @@ (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) - (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) (WIDTH (negedge CLK) (0.585:0.585:0.585)) (WIDTH (negedge RESET_B) (0.553:0.553:0.553)) ) @@ -6345,7 +7673,7 @@ (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) - (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) (WIDTH (negedge CLK) (0.585:0.585:0.585)) (WIDTH (negedge RESET_B) (0.553:0.553:0.553)) ) @@ -6355,7 +7683,7 @@ (INSTANCE mprj._714_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.688:0.688:0.688) (0.804:0.804:0.804)) + (IOPATH CLK Q (0.688:0.688:0.688) (0.805:0.805:0.805)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6366,7 +7694,7 @@ (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) - (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) (WIDTH (negedge CLK) (0.585:0.585:0.585)) (WIDTH (negedge RESET_B) (0.558:0.558:0.558)) ) @@ -6376,18 +7704,18 @@ (INSTANCE mprj._715_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.742:0.742:0.742) (0.856:0.856:0.856)) + (IOPATH CLK Q (0.742:0.742:0.742) (0.857:0.857:0.857)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.671:0.671:0.671)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) - (HOLD (posedge D) (posedge CLK) (-0.068:-0.068:-0.068)) + (HOLD (posedge D) (posedge CLK) (-0.067:-0.067:-0.068)) (HOLD (negedge D) (posedge CLK) (-0.077:-0.077:-0.077)) (SETUP (posedge D) (posedge CLK) (0.128:0.128:0.128)) (SETUP (negedge D) (posedge CLK) (0.263:0.263:0.263)) - (WIDTH (posedge CLK) (0.527:0.527:0.527)) + (WIDTH (posedge CLK) (0.528:0.528:0.528)) (WIDTH (negedge CLK) (0.587:0.587:0.587)) (WIDTH (negedge RESET_B) (0.566:0.566:0.566)) ) @@ -6405,10 +7733,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.671:0.671:0.671)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) - (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) - (WIDTH (posedge CLK) (0.527:0.527:0.527)) + (WIDTH (posedge CLK) (0.528:0.528:0.528)) (WIDTH (negedge CLK) (0.587:0.587:0.587)) (WIDTH (negedge RESET_B) (0.565:0.565:0.565)) ) @@ -6424,12 +7752,12 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.671:0.671:0.671)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.465:-0.465:-0.465)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) - (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.527:0.527:0.527)) + (WIDTH (posedge CLK) (0.528:0.528:0.528)) (WIDTH (negedge CLK) (0.587:0.587:0.587)) (WIDTH (negedge RESET_B) (0.566:0.566:0.566)) ) @@ -6444,13 +7772,13 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.693:0.693:0.693)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.694:0.694:0.694)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.435:-0.435:-0.435)) (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) - (WIDTH (posedge CLK) (0.527:0.527:0.527)) + (WIDTH (posedge CLK) (0.528:0.528:0.528)) (WIDTH (negedge CLK) (0.587:0.587:0.587)) (WIDTH (negedge RESET_B) (0.645:0.645:0.645)) ) @@ -6460,7 +7788,7 @@ (INSTANCE mprj._719_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.731:0.731:0.731) (0.847:0.847:0.847)) + (IOPATH CLK Q (0.731:0.731:0.731) (0.848:0.848:0.848)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6471,7 +7799,7 @@ (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) - (WIDTH (posedge CLK) (0.527:0.527:0.527)) + (WIDTH (posedge CLK) (0.528:0.528:0.528)) (WIDTH (negedge CLK) (0.587:0.587:0.587)) (WIDTH (negedge RESET_B) (0.653:0.653:0.653)) ) @@ -6481,18 +7809,18 @@ (INSTANCE mprj._720_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.690:0.690:0.690) (0.807:0.807:0.807)) + (IOPATH CLK Q (0.691:0.691:0.691) (0.807:0.807:0.807)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.693:0.693:0.693)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.435:-0.435:-0.435)) - (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.527:0.527:0.527)) + (WIDTH (posedge CLK) (0.528:0.528:0.528)) (WIDTH (negedge CLK) (0.587:0.587:0.587)) (WIDTH (negedge RESET_B) (0.645:0.645:0.645)) ) @@ -6502,7 +7830,7 @@ (INSTANCE mprj._721_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.726:0.726:0.726) (0.842:0.842:0.842)) + (IOPATH CLK Q (0.726:0.726:0.726) (0.843:0.843:0.843)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6513,7 +7841,7 @@ (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) - (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) (WIDTH (negedge CLK) (0.585:0.585:0.585)) (WIDTH (negedge RESET_B) (0.555:0.555:0.555)) ) @@ -6523,7 +7851,7 @@ (INSTANCE mprj._722_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.723:0.723:0.723) (0.840:0.840:0.840)) + (IOPATH CLK Q (0.724:0.724:0.724) (0.840:0.840:0.840)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6533,8 +7861,8 @@ (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) - (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) - (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (SETUP (negedge D) (posedge CLK) (0.277:0.276:0.276)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) (WIDTH (negedge CLK) (0.585:0.585:0.585)) (WIDTH (negedge RESET_B) (0.651:0.651:0.651)) ) @@ -6544,7 +7872,7 @@ (INSTANCE mprj._723_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.713:0.713:0.713) (0.830:0.830:0.830)) + (IOPATH CLK Q (0.714:0.714:0.714) (0.830:0.830:0.830)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6555,7 +7883,7 @@ (HOLD (negedge D) (posedge CLK) (-0.075:-0.076:-0.076)) (SETUP (posedge D) (posedge CLK) (0.128:0.128:0.128)) (SETUP (negedge D) (posedge CLK) (0.260:0.261:0.262)) - (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) (WIDTH (negedge CLK) (0.585:0.585:0.585)) (WIDTH (negedge RESET_B) (0.653:0.653:0.653)) ) @@ -6565,7 +7893,7 @@ (INSTANCE mprj._724_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.724:0.724:0.724) (0.841:0.841:0.841)) + (IOPATH CLK Q (0.725:0.725:0.725) (0.841:0.841:0.841)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6576,7 +7904,7 @@ (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) - (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) (WIDTH (negedge CLK) (0.585:0.585:0.585)) (WIDTH (negedge RESET_B) (0.659:0.659:0.659)) ) @@ -6592,12 +7920,12 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.693:0.693:0.693)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.435:-0.435:-0.435)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.436:-0.436:-0.436)) (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.527:0.527:0.527)) + (WIDTH (posedge CLK) (0.528:0.528:0.528)) (WIDTH (negedge CLK) (0.587:0.587:0.587)) (WIDTH (negedge RESET_B) (0.643:0.643:0.643)) ) @@ -6615,10 +7943,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.700:0.700:0.700)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.427:-0.427:-0.427)) (HOLD (posedge D) (posedge CLK) (-0.082:-0.082:-0.082)) - (HOLD (negedge D) (posedge CLK) (-0.075:-0.075:-0.076)) + (HOLD (negedge D) (posedge CLK) (-0.075:-0.075:-0.075)) (SETUP (posedge D) (posedge CLK) (0.144:0.144:0.144)) (SETUP (negedge D) (posedge CLK) (0.261:0.261:0.261)) - (WIDTH (posedge CLK) (0.531:0.531:0.531)) + (WIDTH (posedge CLK) (0.532:0.532:0.532)) (WIDTH (negedge CLK) (0.589:0.589:0.589)) (WIDTH (negedge RESET_B) (0.676:0.676:0.676)) ) @@ -6639,7 +7967,7 @@ (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.552:0.552:0.552)) ) @@ -6649,18 +7977,18 @@ (INSTANCE mprj._728_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.728:0.728:0.728) (0.843:0.843:0.843)) + (IOPATH CLK Q (0.728:0.728:0.728) (0.844:0.844:0.844)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.469:-0.469:-0.469)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.470:-0.470:-0.470)) (HOLD (posedge D) (posedge CLK) (-0.067:-0.067:-0.067)) - (HOLD (negedge D) (posedge CLK) (-0.075:-0.076:-0.076)) + (HOLD (negedge D) (posedge CLK) (-0.075:-0.075:-0.076)) (SETUP (posedge D) (posedge CLK) (0.128:0.128:0.128)) (SETUP (negedge D) (posedge CLK) (0.260:0.261:0.262)) - (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.551:0.551:0.551)) ) @@ -6670,7 +7998,7 @@ (INSTANCE mprj._729_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.692:0.692:0.692) (0.809:0.809:0.809)) + (IOPATH CLK Q (0.693:0.693:0.693) (0.809:0.809:0.809)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6678,10 +8006,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) (HOLD (posedge D) (posedge CLK) (-0.075:-0.074:-0.074)) - (HOLD (negedge D) (posedge CLK) (-0.092:-0.092:-0.092)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) (SETUP (posedge D) (posedge CLK) (0.136:0.136:0.136)) (SETUP (negedge D) (posedge CLK) (0.279:0.279:0.279)) - (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.556:0.556:0.556)) ) @@ -6691,7 +8019,7 @@ (INSTANCE mprj._730_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.695:0.695:0.695) (0.811:0.811:0.811)) + (IOPATH CLK Q (0.695:0.695:0.695) (0.812:0.812:0.812)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6702,7 +8030,7 @@ (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.550:0.550:0.550)) ) @@ -6742,7 +8070,7 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) - (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) (WIDTH (posedge CLK) (0.535:0.535:0.535)) (WIDTH (negedge CLK) (0.591:0.591:0.591)) @@ -6760,7 +8088,7 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.472:-0.472:-0.472)) (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) @@ -6775,7 +8103,7 @@ (INSTANCE mprj._734_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.713:0.713:0.713) (0.828:0.828:0.828)) + (IOPATH CLK Q (0.713:0.713:0.713) (0.829:0.829:0.829)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6806,8 +8134,8 @@ (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) - (SETUP (negedge D) (posedge CLK) (0.275:0.274:0.274)) - (WIDTH (posedge CLK) (0.536:0.536:0.536)) + (SETUP (negedge D) (posedge CLK) (0.274:0.274:0.274)) + (WIDTH (posedge CLK) (0.537:0.537:0.537)) (WIDTH (negedge CLK) (0.592:0.592:0.592)) (WIDTH (negedge RESET_B) (0.553:0.553:0.553)) ) @@ -6825,10 +8153,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.692:0.692:0.692)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.438:-0.438:-0.438)) (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) - (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.089)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) - (WIDTH (posedge CLK) (0.531:0.531:0.531)) + (WIDTH (posedge CLK) (0.532:0.532:0.532)) (WIDTH (negedge CLK) (0.589:0.589:0.589)) (WIDTH (negedge RESET_B) (0.639:0.639:0.639)) ) @@ -6865,13 +8193,13 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.472:-0.472:-0.472)) (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) (WIDTH (posedge CLK) (0.535:0.535:0.535)) - (WIDTH (negedge CLK) (0.591:0.591:0.591)) + (WIDTH (negedge CLK) (0.592:0.592:0.592)) (WIDTH (negedge RESET_B) (0.545:0.545:0.545)) ) ) @@ -6880,7 +8208,7 @@ (INSTANCE mprj._739_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.694:0.694:0.694) (0.810:0.810:0.810)) + (IOPATH CLK Q (0.694:0.694:0.694) (0.811:0.811:0.811)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6891,7 +8219,7 @@ (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) - (WIDTH (posedge CLK) (0.531:0.531:0.531)) + (WIDTH (posedge CLK) (0.532:0.532:0.532)) (WIDTH (negedge CLK) (0.589:0.589:0.589)) (WIDTH (negedge RESET_B) (0.633:0.633:0.633)) ) @@ -6912,7 +8240,7 @@ (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) (SETUP (negedge D) (posedge CLK) (0.274:0.274:0.274)) - (WIDTH (posedge CLK) (0.531:0.531:0.531)) + (WIDTH (posedge CLK) (0.532:0.532:0.532)) (WIDTH (negedge CLK) (0.589:0.589:0.589)) (WIDTH (negedge RESET_B) (0.642:0.642:0.642)) ) @@ -6927,14 +8255,14 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.472:-0.472:-0.472)) (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) - (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.087)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) (WIDTH (posedge CLK) (0.535:0.535:0.535)) - (WIDTH (negedge CLK) (0.591:0.591:0.591)) + (WIDTH (negedge CLK) (0.592:0.592:0.592)) (WIDTH (negedge RESET_B) (0.545:0.545:0.545)) ) ) @@ -6943,7 +8271,7 @@ (INSTANCE mprj._742_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.693:0.693:0.693) (0.809:0.809:0.809)) + (IOPATH CLK Q (0.693:0.693:0.693) (0.810:0.810:0.810)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6952,9 +8280,9 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.440:-0.440:-0.440)) (HOLD (posedge D) (posedge CLK) (-0.076:-0.076:-0.076)) (HOLD (negedge D) (posedge CLK) (-0.063:-0.065:-0.066)) - (SETUP (posedge D) (posedge CLK) (0.138:0.138:0.138)) + (SETUP (posedge D) (posedge CLK) (0.137:0.138:0.138)) (SETUP (negedge D) (posedge CLK) (0.247:0.249:0.250)) - (WIDTH (posedge CLK) (0.531:0.531:0.531)) + (WIDTH (posedge CLK) (0.532:0.532:0.532)) (WIDTH (negedge CLK) (0.589:0.589:0.589)) (WIDTH (negedge RESET_B) (0.634:0.634:0.634)) ) @@ -6971,11 +8299,11 @@ (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.692:0.692:0.692)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.439:-0.439:-0.439)) - (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.075)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) (HOLD (negedge D) (posedge CLK) (-0.064:-0.066:-0.068)) (SETUP (posedge D) (posedge CLK) (0.136:0.136:0.136)) - (SETUP (negedge D) (posedge CLK) (0.248:0.250:0.253)) - (WIDTH (posedge CLK) (0.531:0.531:0.531)) + (SETUP (negedge D) (posedge CLK) (0.247:0.250:0.252)) + (WIDTH (posedge CLK) (0.532:0.532:0.532)) (WIDTH (negedge CLK) (0.589:0.589:0.589)) (WIDTH (negedge RESET_B) (0.635:0.635:0.635)) ) @@ -6995,8 +8323,8 @@ (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) - (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.531:0.531:0.531)) + (SETUP (negedge D) (posedge CLK) (0.275:0.274:0.274)) + (WIDTH (posedge CLK) (0.532:0.532:0.532)) (WIDTH (negedge CLK) (0.589:0.589:0.589)) (WIDTH (negedge RESET_B) (0.674:0.674:0.674)) ) @@ -7006,12 +8334,12 @@ (INSTANCE mprj._745_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.693:0.693:0.693) (0.810:0.810:0.810)) + (IOPATH CLK Q (0.694:0.694:0.694) (0.810:0.810:0.810)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.472:-0.472:-0.472)) (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) @@ -7033,12 +8361,12 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.701:0.701:0.701)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.426:-0.426:-0.426)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.427:-0.427:-0.427)) (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.531:0.531:0.531)) + (WIDTH (posedge CLK) (0.532:0.532:0.532)) (WIDTH (negedge CLK) (0.589:0.589:0.589)) (WIDTH (negedge RESET_B) (0.678:0.678:0.678)) ) @@ -7058,8 +8386,8 @@ (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) - (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (SETUP (negedge D) (posedge CLK) (0.275:0.274:0.274)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.665:0.665:0.665)) ) @@ -7069,7 +8397,7 @@ (INSTANCE mprj._748_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.739:0.739:0.739) (0.855:0.855:0.855)) + (IOPATH CLK Q (0.740:0.740:0.740) (0.855:0.855:0.855)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -7080,7 +8408,7 @@ (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) - (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.667:0.667:0.667)) ) @@ -7101,7 +8429,7 @@ (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.662:0.662:0.662)) ) @@ -7122,7 +8450,7 @@ (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (posedge CLK) (0.531:0.531:0.531)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.564:0.564:0.564)) ) @@ -7132,7 +8460,7 @@ (INSTANCE mprj._751_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.779:0.779:0.779) (0.888:0.888:0.888)) + (IOPATH CLK Q (0.779:0.779:0.779) (0.889:0.889:0.889)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -7140,7 +8468,7 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) (HOLD (posedge D) (posedge CLK) (-0.074:-0.077:-0.081)) - (HOLD (negedge D) (posedge CLK) (-0.069:-0.074:-0.080)) + (HOLD (negedge D) (posedge CLK) (-0.068:-0.074:-0.080)) (SETUP (posedge D) (posedge CLK) (0.135:0.139:0.143)) (SETUP (negedge D) (posedge CLK) (0.253:0.260:0.266)) (WIDTH (posedge CLK) (0.535:0.535:0.535)) @@ -7163,7 +8491,7 @@ (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) - (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (SETUP (negedge D) (posedge CLK) (0.275:0.274:0.274)) (WIDTH (posedge CLK) (0.535:0.535:0.535)) (WIDTH (negedge CLK) (0.592:0.592:0.592)) (WIDTH (negedge RESET_B) (0.544:0.544:0.544)) @@ -7195,13 +8523,13 @@ (INSTANCE mprj._754_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.693:0.693:0.693) (0.809:0.809:0.809)) + (IOPATH CLK Q (0.693:0.693:0.693) (0.810:0.810:0.810)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.703:0.703:0.703)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.425:-0.425:-0.425)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.426:-0.426:-0.426)) (HOLD (posedge D) (posedge CLK) (-0.065:-0.065:-0.065)) (HOLD (negedge D) (posedge CLK) (-0.073:-0.074:-0.074)) (SETUP (posedge D) (posedge CLK) (0.125:0.125:0.125)) @@ -7224,10 +8552,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.672:0.672:0.672)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) - (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) - (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.087:-0.087)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (posedge CLK) (0.531:0.531:0.531)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.566:0.566:0.566)) ) @@ -7237,18 +8565,18 @@ (INSTANCE mprj._756_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.723:0.723:0.723) (0.839:0.839:0.839)) + (IOPATH CLK Q (0.723:0.723:0.723) (0.840:0.840:0.840)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.672:0.672:0.672)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.673:0.673:0.673)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.465:-0.465:-0.465)) (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) - (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) - (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (posedge CLK) (0.531:0.531:0.531)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.569:0.569:0.569)) ) @@ -7258,18 +8586,18 @@ (INSTANCE mprj._757_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.731:0.731:0.731) (0.848:0.848:0.848)) + (IOPATH CLK Q (0.732:0.732:0.732) (0.848:0.848:0.848)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.672:0.672:0.672)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.673:0.673:0.673)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.465:-0.465:-0.465)) (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (posedge CLK) (0.531:0.531:0.531)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.569:0.569:0.569)) ) @@ -7290,7 +8618,7 @@ (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) (SETUP (negedge D) (posedge CLK) (0.274:0.274:0.274)) - (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (posedge CLK) (0.531:0.531:0.531)) (WIDTH (negedge CLK) (0.588:0.588:0.588)) (WIDTH (negedge RESET_B) (0.567:0.567:0.567)) ) @@ -7300,7 +8628,7 @@ (INSTANCE mprj.clkbuf_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.742:0.742:0.742) (0.658:0.658:0.658)) + (IOPATH A X (1.360:1.360:1.360) (1.245:1.245:1.245)) ) ) ) @@ -7309,7 +8637,7 @@ (INSTANCE mprj.clkbuf_3_0_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.317:0.317:0.317) (0.305:0.305:0.305)) + (IOPATH A X (0.350:0.350:0.350) (0.328:0.328:0.328)) ) ) ) @@ -7318,7 +8646,7 @@ (INSTANCE mprj.clkbuf_3_1_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.319:0.319:0.319) (0.307:0.307:0.307)) + (IOPATH A X (0.353:0.353:0.353) (0.330:0.330:0.330)) ) ) ) @@ -7327,7 +8655,7 @@ (INSTANCE mprj.clkbuf_3_2_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.318:0.318:0.318) (0.306:0.306:0.306)) + (IOPATH A X (0.352:0.352:0.352) (0.329:0.329:0.329)) ) ) ) @@ -7336,7 +8664,7 @@ (INSTANCE mprj.clkbuf_3_3_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.320:0.320:0.320) (0.307:0.307:0.307)) + (IOPATH A X (0.353:0.353:0.353) (0.330:0.330:0.330)) ) ) ) @@ -7345,7 +8673,7 @@ (INSTANCE mprj.clkbuf_3_4_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.320:0.320:0.320) (0.308:0.308:0.308)) + (IOPATH A X (0.354:0.354:0.354) (0.331:0.331:0.331)) ) ) ) @@ -7354,7 +8682,7 @@ (INSTANCE mprj.clkbuf_3_5_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.323:0.323:0.323) (0.310:0.310:0.310)) + (IOPATH A X (0.356:0.356:0.356) (0.333:0.333:0.333)) ) ) ) @@ -7363,7 +8691,7 @@ (INSTANCE mprj.clkbuf_3_6_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.322:0.322:0.322) (0.309:0.309:0.309)) + (IOPATH A X (0.355:0.355:0.355) (0.332:0.332:0.332)) ) ) ) @@ -7372,7 +8700,7 @@ (INSTANCE mprj.clkbuf_3_7_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.319:0.319:0.319) (0.307:0.307:0.307)) + (IOPATH A X (0.353:0.353:0.353) (0.330:0.330:0.330)) ) ) ) @@ -7381,7 +8709,7 @@ (INSTANCE mprj.clkload0) (DELAY (ABSOLUTE - (IOPATH A X (0.205:0.205:0.205) (0.221:0.221:0.221)) + (IOPATH A X (0.206:0.206:0.206) (0.221:0.221:0.221)) ) ) ) @@ -7390,7 +8718,7 @@ (INSTANCE mprj.clkload1) (DELAY (ABSOLUTE - (IOPATH A X (0.207:0.207:0.207) (0.222:0.222:0.222)) + (IOPATH A X (0.207:0.207:0.207) (0.223:0.223:0.223)) ) ) ) @@ -7399,7 +8727,7 @@ (INSTANCE mprj.clkload2) (DELAY (ABSOLUTE - (IOPATH A X (0.206:0.206:0.206) (0.222:0.222:0.222)) + (IOPATH A X (0.207:0.207:0.207) (0.222:0.222:0.222)) ) ) ) @@ -7453,7 +8781,7 @@ (INSTANCE mprj.fanout19) (DELAY (ABSOLUTE - (IOPATH A X (0.892:0.892:0.892) (0.763:0.763:0.763)) + (IOPATH A X (0.892:0.892:0.892) (0.765:0.765:0.765)) ) ) ) @@ -7480,7 +8808,7 @@ (INSTANCE mprj.fanout25) (DELAY (ABSOLUTE - (IOPATH A X (1.250:1.250:1.250) (1.055:1.055:1.055)) + (IOPATH A X (1.250:1.250:1.250) (1.057:1.057:1.057)) ) ) ) @@ -9019,7 +10347,7 @@ (INSTANCE mprj.input1) (DELAY (ABSOLUTE - (IOPATH A X (0.936:0.936:0.936) (0.646:0.646:0.646)) + (IOPATH A X (1.544:1.544:1.544) (1.225:1.225:1.225)) ) ) ) @@ -9064,7 +10392,7 @@ (INSTANCE mprj.output10) (DELAY (ABSOLUTE - (IOPATH A X (1.538:1.538:1.539) (1.338:1.338:1.339)) + (IOPATH A X (1.547:1.548:1.549) (1.346:1.347:1.347)) ) ) ) @@ -9073,7 +10401,7 @@ (INSTANCE mprj.output11) (DELAY (ABSOLUTE - (IOPATH A X (1.506:1.506:1.506) (1.318:1.318:1.318)) + (IOPATH A X (1.515:1.516:1.516) (1.326:1.327:1.327)) ) ) ) @@ -9082,7 +10410,7 @@ (INSTANCE mprj.output12) (DELAY (ABSOLUTE - (IOPATH A X (1.306:1.306:1.306) (1.157:1.157:1.157)) + (IOPATH A X (1.293:1.293:1.293) (1.146:1.146:1.146)) ) ) ) @@ -9091,7 +10419,7 @@ (INSTANCE mprj.output2) (DELAY (ABSOLUTE - (IOPATH A X (1.414:1.414:1.414) (1.217:1.217:1.217)) + (IOPATH A X (1.446:1.446:1.446) (1.244:1.244:1.245)) ) ) ) @@ -9100,7 +10428,7 @@ (INSTANCE mprj.output3) (DELAY (ABSOLUTE - (IOPATH A X (1.284:1.284:1.284) (1.155:1.155:1.155)) + (IOPATH A X (1.272:1.272:1.272) (1.144:1.144:1.144)) ) ) ) @@ -9109,7 +10437,7 @@ (INSTANCE mprj.output4) (DELAY (ABSOLUTE - (IOPATH A X (1.397:1.399:1.402) (1.292:1.292:1.292)) + (IOPATH A X (1.399:1.401:1.404) (1.294:1.294:1.294)) ) ) ) @@ -9118,7 +10446,7 @@ (INSTANCE mprj.output5) (DELAY (ABSOLUTE - (IOPATH A X (1.391:1.393:1.395) (1.288:1.288:1.288)) + (IOPATH A X (1.401:1.403:1.404) (1.296:1.296:1.296)) ) ) ) @@ -9127,7 +10455,7 @@ (INSTANCE mprj.output6) (DELAY (ABSOLUTE - (IOPATH A X (1.350:1.352:1.354) (1.249:1.249:1.249)) + (IOPATH A X (1.360:1.362:1.363) (1.257:1.257:1.257)) ) ) ) @@ -9136,7 +10464,7 @@ (INSTANCE mprj.output7) (DELAY (ABSOLUTE - (IOPATH A X (1.256:1.257:1.257) (1.174:1.174:1.174)) + (IOPATH A X (1.265:1.266:1.267) (1.182:1.182:1.182)) ) ) ) @@ -9145,7 +10473,7 @@ (INSTANCE mprj.output8) (DELAY (ABSOLUTE - (IOPATH A X (1.445:1.445:1.445) (1.325:1.325:1.325)) + (IOPATH A X (1.454:1.454:1.454) (1.333:1.334:1.334)) ) ) ) @@ -9154,7 +10482,7 @@ (INSTANCE mprj.output9) (DELAY (ABSOLUTE - (IOPATH A X (1.559:1.560:1.561) (1.355:1.356:1.357)) + (IOPATH A X (1.566:1.568:1.569) (1.362:1.363:1.363)) ) ) ) @@ -9194,4 +10522,7280 @@ ) ) ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._332_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.201:0.201:0.201) (0.178:0.178:0.178)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._333_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.112:0.112:0.112) (0.107:0.107:0.107)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._334_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.141:0.141:0.141) (0.125:0.125:0.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._335_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.122:0.122:0.122) (0.105:0.105:0.105)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._336_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.121:0.121:0.121) (0.102:0.102:0.102)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._337_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.143:0.143:0.143) (0.114:0.114:0.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._338_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.130:0.130:0.130) (0.115:0.115:0.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._339_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.239:0.239:0.239) (0.228:0.228:0.228)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._340_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.367:0.367) (0.444:0.444:0.444)) + (IOPATH B X (0.346:0.346:0.346) (0.464:0.464:0.464)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._341_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.558:0.558:0.558) (0.531:0.531:0.531)) + (IOPATH B X (0.551:0.551:0.551) (0.565:0.565:0.565)) + (IOPATH C X (0.556:0.556:0.556) (0.582:0.582:0.582)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._342_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.248:0.248:0.248) (0.140:0.140:0.140)) + (IOPATH A2 Y (0.284:0.285:0.287) (0.181:0.181:0.181)) + (IOPATH B1 Y (0.252:0.252:0.252) (0.124:0.124:0.124)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4b_2") + (INSTANCE mprj2._343_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.690:0.690:0.690) (0.573:0.573:0.573)) + (IOPATH B X (0.549:0.549:0.549) (0.512:0.512:0.512)) + (IOPATH C X (0.585:0.585:0.585) (0.568:0.568:0.568)) + (IOPATH D X (0.597:0.597:0.597) (0.600:0.600:0.600)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._344_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.612:0.612:0.612) (0.609:0.609:0.609)) + (IOPATH B X (0.452:0.452:0.452) (0.535:0.536:0.538)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a311oi_2") + (INSTANCE mprj2._345_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.370:0.370:0.370) (0.234:0.234:0.234)) + (IOPATH A2 Y (0.402:0.402:0.402) (0.205:0.205:0.205)) + (IOPATH A3 Y (0.451:0.453:0.454) (0.257:0.257:0.257)) + (IOPATH B1 Y (0.377:0.379:0.382) (0.111:0.114:0.117)) + (IOPATH C1 Y (0.323:0.323:0.323) (0.119:0.120:0.120)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._346_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.282:0.282:0.282) (0.184:0.184:0.184)) + (IOPATH A X (0.264:0.264:0.264) (0.352:0.352:0.352)) + (IOPATH B X (0.224:0.225:0.227) (0.177:0.177:0.177)) + (IOPATH B X (0.276:0.276:0.276) (0.287:0.289:0.290)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._347_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.194:0.195:0.196) (0.130:0.130:0.130)) + (IOPATH B Y (0.133:0.135:0.136) (0.085:0.085:0.085)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._348_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.296:0.296:0.296) (0.420:0.420:0.420)) + (IOPATH A2 X (0.232:0.232:0.232) (0.359:0.359:0.360)) + (IOPATH B1 X (0.248:0.248:0.248) (0.189:0.194:0.198)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._349_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.211:0.211:0.211) (0.127:0.127:0.127)) + (IOPATH B Y (0.148:0.148:0.148) (0.090:0.090:0.090)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._350_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.164:0.165:0.166) (0.082:0.082:0.082)) + (IOPATH B Y (0.139:0.139:0.139) (0.073:0.073:0.073)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._351_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.460:0.460:0.460) (0.465:0.465:0.465)) + (IOPATH B X (0.502:0.502:0.502) (0.536:0.536:0.536)) + (IOPATH C X (0.490:0.490:0.490) (0.533:0.533:0.533)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._352_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.187:0.187:0.187) (0.188:0.188:0.188)) + (IOPATH B Y (0.159:0.160:0.162) (0.170:0.170:0.170)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._353_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.268:0.268:0.268) (0.288:0.288:0.288)) + (IOPATH A Y (0.272:0.272:0.272) (0.195:0.195:0.195)) + (IOPATH B Y (0.193:0.193:0.194) (0.231:0.233:0.236)) + (IOPATH B Y (0.178:0.180:0.182) (0.114:0.114:0.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._354_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.250:0.250:0.250) (0.715:0.715:0.715)) + (IOPATH B X (0.214:0.214:0.214) (0.636:0.637:0.638)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor3b_2") + (INSTANCE mprj2._355_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.482:0.482:0.482) (0.195:0.195:0.195)) + (IOPATH B Y (0.424:0.424:0.424) (0.156:0.156:0.156)) + (IOPATH C_N Y (0.462:0.462:0.462) (0.407:0.407:0.407)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4b_2") + (INSTANCE mprj2._356_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.814:0.814:0.814) (0.642:0.642:0.642)) + (IOPATH B X (0.651:0.651:0.651) (0.566:0.566:0.566)) + (IOPATH C X (0.691:0.691:0.691) (0.604:0.605:0.607)) + (IOPATH D X (0.763:0.763:0.764) (0.627:0.633:0.638)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3_2") + (INSTANCE mprj2._357_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.224:0.224:0.224) (0.293:0.293:0.293)) + (IOPATH B Y (0.212:0.212:0.212) (0.298:0.298:0.298)) + (IOPATH C Y (0.168:0.173:0.179) (0.337:0.337:0.337)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._358_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.333:0.333:0.333) (0.370:0.370:0.370)) + (IOPATH B X (0.337:0.337:0.337) (0.420:0.420:0.420)) + (IOPATH C X (0.383:0.384:0.385) (0.503:0.505:0.507)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21o_2") + (INSTANCE mprj2._359_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.306:0.306:0.306) (0.404:0.404:0.404)) + (IOPATH A2 X (0.292:0.292:0.292) (0.406:0.406:0.406)) + (IOPATH B1 X (0.202:0.202:0.202) (0.372:0.372:0.372)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3b_2") + (INSTANCE mprj2._360_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.474:0.475:0.477) (0.450:0.450:0.450)) + (IOPATH B X (0.377:0.379:0.380) (0.475:0.477:0.479)) + (IOPATH C X (0.356:0.358:0.360) (0.423:0.423:0.423)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._361_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.211:0.211:0.211) (0.228:0.228:0.228)) + (IOPATH A Y (0.222:0.222:0.222) (0.143:0.143:0.143)) + (IOPATH B Y (0.242:0.242:0.242) (0.257:0.257:0.257)) + (IOPATH B Y (0.206:0.206:0.206) (0.154:0.154:0.154)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._362_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.102:0.102:0.102) (0.102:0.102:0.102)) + (IOPATH B Y (0.142:0.143:0.145) (0.158:0.158:0.158)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._363_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.521:0.521:0.521) (0.453:0.453:0.453)) + (IOPATH B X (0.575:0.575:0.575) (0.539:0.539:0.539)) + (IOPATH C X (0.620:0.620:0.620) (0.600:0.600:0.600)) + (IOPATH D X (0.624:0.624:0.624) (0.591:0.592:0.594)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._364_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.491:0.491:0.491) (0.518:0.518:0.518)) + (IOPATH B X (0.377:0.377:0.377) (0.508:0.508:0.508)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._365_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.250:0.250:0.250) (0.277:0.277:0.277)) + (IOPATH A Y (0.271:0.271:0.271) (0.180:0.180:0.180)) + (IOPATH B Y (0.222:0.222:0.222) (0.236:0.238:0.240)) + (IOPATH B Y (0.191:0.193:0.195) (0.139:0.139:0.139)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._366_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.510:0.510:0.510) (0.537:0.537:0.537)) + (IOPATH B X (0.401:0.401:0.401) (0.525:0.525:0.525)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._367_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.498:0.498:0.498) (0.464:0.465:0.467)) + (IOPATH B X (0.442:0.442:0.442) (0.472:0.472:0.472)) + (IOPATH C X (0.453:0.453:0.453) (0.501:0.502:0.502)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._368_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.170:0.170:0.170) (0.082:0.082:0.081)) + (IOPATH B Y (0.124:0.126:0.127) (0.080:0.080:0.080)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._369_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.332:0.332:0.332) (0.405:0.405:0.405)) + (IOPATH A2 X (0.383:0.383:0.383) (0.477:0.477:0.477)) + (IOPATH A3 X (0.380:0.380:0.381) (0.473:0.475:0.476)) + (IOPATH B1 X (0.179:0.179:0.179) (0.398:0.398:0.398)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._370_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.416:0.418:0.421) (0.474:0.474:0.474)) + (IOPATH B X (0.268:0.268:0.268) (0.411:0.411:0.411)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._371_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.219:0.220:0.222) (0.094:0.095:0.097)) + (IOPATH B Y (0.130:0.130:0.131) (0.072:0.072:0.072)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a22o_2") + (INSTANCE mprj2._372_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.328:0.328:0.328) (0.462:0.462:0.462)) + (IOPATH A2 X (0.275:0.278:0.281) (0.450:0.451:0.453)) + (IOPATH B1 X (0.261:0.261:0.261) (0.385:0.386:0.386)) + (IOPATH B2 X (0.264:0.264:0.265) (0.390:0.392:0.393)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._373_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.275:0.275:0.275) (0.193:0.193:0.193)) + (IOPATH A X (0.264:0.264:0.264) (0.356:0.356:0.356)) + (IOPATH B X (0.211:0.212:0.214) (0.178:0.178:0.178)) + (IOPATH B X (0.265:0.265:0.265) (0.285:0.286:0.288)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._374_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.607:0.607:0.607) (0.503:0.503:0.503)) + (IOPATH B X (0.683:0.683:0.683) (0.582:0.584:0.585)) + (IOPATH C X (0.636:0.636:0.636) (0.577:0.577:0.578)) + (IOPATH D X (0.646:0.646:0.646) (0.598:0.599:0.599)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._375_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.467:0.467:0.467) (0.469:0.469:0.469)) + (IOPATH B X (0.427:0.427:0.427) (0.467:0.467:0.467)) + (IOPATH C X (0.474:0.474:0.475) (0.508:0.511:0.514)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._376_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.260:0.260:0.260) (0.169:0.169:0.169)) + (IOPATH A X (0.240:0.240:0.240) (0.339:0.339:0.339)) + (IOPATH B X (0.180:0.181:0.183) (0.122:0.122:0.123)) + (IOPATH B X (0.220:0.220:0.220) (0.254:0.255:0.256)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._377_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.233:0.233:0.233) (0.130:0.130:0.130)) + (IOPATH A2 Y (0.267:0.269:0.272) (0.177:0.178:0.178)) + (IOPATH B1 Y (0.245:0.245:0.245) (0.124:0.124:0.124)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._378_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.462:0.462:0.462) (0.497:0.497:0.497)) + (IOPATH B X (0.334:0.334:0.334) (0.467:0.467:0.467)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._379_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.322:0.322:0.322) (0.444:0.444:0.444)) + (IOPATH A2 X (0.252:0.252:0.252) (0.383:0.383:0.384)) + (IOPATH B1 X (0.346:0.346:0.347) (0.267:0.270:0.273)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._380_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.227:0.227:0.227) (0.156:0.156:0.156)) + (IOPATH A2 Y (0.189:0.192:0.195) (0.103:0.103:0.104)) + (IOPATH B1 Y (0.144:0.145:0.147) (0.076:0.078:0.081)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._381_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.310:0.310:0.310) (0.420:0.420:0.420)) + (IOPATH A2 X (0.308:0.308:0.309) (0.391:0.394:0.396)) + (IOPATH B1_N X (0.462:0.465:0.468) (0.295:0.296:0.297)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._382_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.188:0.188:0.188) (0.096:0.096:0.096)) + (IOPATH B Y (0.134:0.136:0.137) (0.084:0.084:0.084)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._383_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.198:0.201:0.203) (0.135:0.136:0.136)) + (IOPATH B Y (0.152:0.152:0.153) (0.079:0.079:0.079)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._384_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.872:0.872:0.872) (1.015:1.015:1.015)) + (IOPATH B Y (0.737:0.737:0.737) (0.783:0.783:0.783)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._385_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.758:0.758:0.758) (0.894:0.894:0.894)) + (IOPATH B Y (0.576:0.576:0.576) (0.590:0.590:0.590)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._386_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.294:0.294:0.294) (0.250:0.251:0.252)) + (IOPATH B Y (0.308:0.308:0.308) (0.251:0.252:0.253)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__mux2_1") + (INSTANCE mprj2._387_) + (DELAY + (ABSOLUTE + (IOPATH A0 X (0.278:0.278:0.278) (0.670:0.670:0.670)) + (IOPATH A1 X (0.270:0.275:0.280) (0.668:0.679:0.690)) + (IOPATH S X (0.448:0.448:0.448) (0.766:0.766:0.766)) + (IOPATH S X (0.315:0.315:0.315) (0.745:0.745:0.745)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._388_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.268:0.268:0.268) (0.179:0.179:0.179)) + (IOPATH A X (0.252:0.252:0.252) (0.346:0.346:0.346)) + (IOPATH B X (0.241:0.241:0.241) (0.198:0.198:0.198)) + (IOPATH B X (0.284:0.284:0.284) (0.314:0.314:0.314)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._389_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.290:0.290:0.290) (1.609:1.609:1.609)) + (IOPATH B X (0.276:0.276:0.276) (1.564:1.564:1.564)) + (IOPATH C X (0.286:0.286:0.286) (1.498:1.498:1.498)) + (IOPATH D X (0.234:0.234:0.234) (1.328:1.328:1.328)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._390_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.343:0.343:0.343) (1.672:1.672:1.672)) + (IOPATH B X (0.277:0.277:0.277) (1.603:1.603:1.603)) + (IOPATH C X (0.276:0.276:0.276) (1.533:1.533:1.533)) + (IOPATH D X (0.276:0.276:0.276) (1.384:1.384:1.384)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._391_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.242:0.242:0.242) (1.558:1.558:1.558)) + (IOPATH B X (0.287:0.287:0.287) (1.541:1.541:1.541)) + (IOPATH C X (0.297:0.297:0.297) (1.476:1.476:1.476)) + (IOPATH D X (0.291:0.291:0.291) (1.322:1.322:1.322)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._392_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.291:0.291:0.291) (1.618:1.618:1.618)) + (IOPATH B X (0.229:0.229:0.229) (1.553:1.553:1.553)) + (IOPATH C X (0.193:0.194:0.195) (1.516:1.517:1.517)) + (IOPATH D X (0.179:0.179:0.180) (1.353:1.353:1.353)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._393_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.360:0.360:0.360) (1.710:1.710:1.710)) + (IOPATH B X (0.274:0.274:0.274) (1.632:1.632:1.632)) + (IOPATH C X (0.216:0.216:0.217) (1.580:1.580:1.580)) + (IOPATH D X (0.215:0.215:0.216) (1.431:1.431:1.431)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4b_2") + (INSTANCE mprj2._394_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.266:0.266:0.266) (1.593:1.593:1.593)) + (IOPATH B X (0.268:0.268:0.268) (1.525:1.525:1.525)) + (IOPATH C X (0.231:0.231:0.231) (1.460:1.460:1.460)) + (IOPATH D_N X (0.422:0.422:0.422) (1.422:1.422:1.422)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._395_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.158:0.158:0.158) (0.076:0.076:0.076)) + (IOPATH B Y (0.155:0.155:0.155) (0.095:0.095:0.095)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4bb_2") + (INSTANCE mprj2._396_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.188:0.189:0.190) (1.523:1.524:1.524)) + (IOPATH B X (0.280:0.280:0.280) (1.468:1.468:1.468)) + (IOPATH C_N X (0.401:0.401:0.401) (1.474:1.474:1.474)) + (IOPATH D_N X (0.363:0.363:0.363) (1.281:1.281:1.281)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._397_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.344:0.344:0.344) (1.676:1.676:1.676)) + (IOPATH B X (0.279:0.279:0.279) (1.608:1.608:1.608)) + (IOPATH C X (0.286:0.286:0.286) (1.540:1.540:1.540)) + (IOPATH D X (0.261:0.261:0.261) (1.382:1.382:1.382)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._398_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.282:0.282:0.282) (1.612:1.612:1.612)) + (IOPATH B X (0.309:0.309:0.309) (1.586:1.586:1.586)) + (IOPATH C X (0.248:0.248:0.248) (1.488:1.488:1.488)) + (IOPATH D X (0.234:0.234:0.234) (1.335:1.335:1.335)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._399_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.290:0.290:0.291) (1.814:1.814:1.814)) + (IOPATH B X (0.273:0.273:0.273) (1.757:1.757:1.757)) + (IOPATH C X (0.276:0.277:0.278) (1.698:1.698:1.698)) + (IOPATH D X (0.266:0.267:0.267) (1.537:1.537:1.537)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._400_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.212:0.212:0.213) (0.118:0.118:0.119)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._401_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.292:0.292:0.292) (1.614:1.614:1.614)) + (IOPATH B X (0.290:0.290:0.290) (1.574:1.574:1.574)) + (IOPATH C X (0.279:0.279:0.279) (1.499:1.499:1.499)) + (IOPATH D X (0.277:0.277:0.277) (1.349:1.349:1.349)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._402_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.312:0.312:0.312) (1.645:1.645:1.645)) + (IOPATH B X (0.283:0.283:0.283) (1.593:1.593:1.593)) + (IOPATH C X (0.244:0.244:0.244) (1.507:1.507:1.507)) + (IOPATH D X (0.300:0.300:0.300) (1.380:1.380:1.380)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._403_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.291:0.291:0.291) (1.582:1.582:1.582)) + (IOPATH B X (0.276:0.276:0.276) (1.536:1.536:1.536)) + (IOPATH C X (0.222:0.222:0.222) (1.442:1.442:1.442)) + (IOPATH D X (0.278:0.278:0.278) (1.317:1.317:1.317)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._404_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.248:0.248:0.248) (1.579:1.579:1.579)) + (IOPATH B X (0.259:0.259:0.259) (1.546:1.546:1.546)) + (IOPATH C X (0.255:0.255:0.255) (1.474:1.474:1.474)) + (IOPATH D X (0.262:0.262:0.262) (1.328:1.328:1.328)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._405_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.213:0.214:0.214) (1.676:1.676:1.677)) + (IOPATH B X (0.217:0.217:0.218) (1.643:1.643:1.643)) + (IOPATH C X (0.204:0.205:0.205) (1.560:1.561:1.561)) + (IOPATH D X (0.204:0.205:0.205) (1.413:1.413:1.414)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._406_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.300:0.300:0.300) (0.755:0.755:0.755)) + (IOPATH B X (0.248:0.248:0.248) (0.683:0.683:0.683)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._407_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.463:0.463:0.463) (0.424:0.424:0.424)) + (IOPATH B X (0.432:0.432:0.432) (0.431:0.431:0.431)) + (IOPATH C X (0.456:0.456:0.456) (0.464:0.464:0.464)) + (IOPATH D X (0.470:0.470:0.470) (0.487:0.487:0.487)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4b_2") + (INSTANCE mprj2._408_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.257:0.257:0.257) (1.637:1.637:1.637)) + (IOPATH B X (0.318:0.318:0.318) (1.598:1.598:1.598)) + (IOPATH C X (0.210:0.211:0.211) (1.512:1.512:1.513)) + (IOPATH D_N X (0.408:0.408:0.408) (1.448:1.448:1.448)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._409_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.242:0.242:0.242) (1.596:1.596:1.596)) + (IOPATH B X (0.267:0.267:0.267) (1.571:1.571:1.571)) + (IOPATH C X (0.248:0.248:0.248) (1.491:1.491:1.491)) + (IOPATH D X (0.308:0.308:0.308) (1.368:1.368:1.368)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4bb_2") + (INSTANCE mprj2._410_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.322:0.322:0.322) (1.511:1.511:1.511)) + (IOPATH B X (0.256:0.256:0.256) (1.427:1.427:1.427)) + (IOPATH C_N X (0.382:0.382:0.382) (1.431:1.431:1.431)) + (IOPATH D_N X (0.363:0.363:0.363) (1.258:1.258:1.258)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._411_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.324:0.324:0.325) (1.862:1.863:1.863)) + (IOPATH B X (0.320:0.320:0.321) (1.819:1.820:1.821)) + (IOPATH C X (0.307:0.308:0.308) (1.740:1.741:1.741)) + (IOPATH D X (0.298:0.299:0.300) (1.579:1.580:1.580)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._412_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.244:0.245:0.246) (0.148:0.149:0.149)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._413_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.220:0.220:0.220) (0.143:0.143:0.143)) + (IOPATH B Y (0.116:0.116:0.116) (0.081:0.081:0.082)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._414_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.203:0.203:0.203) (0.213:0.213:0.213)) + (IOPATH B Y (0.187:0.187:0.187) (0.182:0.182:0.182)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._415_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.246:0.246:0.247) (0.371:0.371:0.371)) + (IOPATH B X (0.277:0.277:0.277) (0.408:0.414:0.421)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._416_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.273:0.273:0.273) (0.294:0.294:0.294)) + (IOPATH A Y (0.285:0.285:0.285) (0.202:0.202:0.202)) + (IOPATH B Y (0.201:0.201:0.201) (0.237:0.243:0.248)) + (IOPATH B Y (0.192:0.197:0.202) (0.122:0.122:0.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._417_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.710:0.710:0.710) (0.574:0.574:0.574)) + (IOPATH B X (0.686:0.686:0.686) (0.602:0.602:0.602)) + (IOPATH C X (0.688:0.688:0.688) (0.625:0.625:0.625)) + (IOPATH D X (0.743:0.743:0.743) (0.690:0.690:0.690)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._418_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.379:0.379:0.379) (0.434:0.434:0.434)) + (IOPATH A2 X (0.309:0.309:0.309) (0.415:0.415:0.415)) + (IOPATH A3 X (0.388:0.388:0.388) (0.503:0.503:0.503)) + (IOPATH B1 X (0.198:0.198:0.198) (0.410:0.410:0.410)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._419_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.442:0.445:0.448) (0.513:0.513:0.514)) + (IOPATH B X (0.262:0.262:0.262) (0.404:0.404:0.404)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._420_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.176:0.176:0.176) (0.178:0.178:0.178)) + (IOPATH B Y (0.183:0.185:0.188) (0.214:0.214:0.214)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._421_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.231:0.231:0.231) (0.690:0.690:0.690)) + (IOPATH B X (0.264:0.264:0.264) (0.640:0.642:0.644)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._422_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.379:0.380:0.380) (0.491:0.492:0.493)) + (IOPATH B X (0.355:0.357:0.358) (0.420:0.420:0.421)) + (IOPATH C X (0.344:0.344:0.344) (0.444:0.444:0.444)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._423_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.292:0.292:0.292) (0.308:0.308:0.308)) + (IOPATH A Y (0.293:0.293:0.293) (0.218:0.218:0.218)) + (IOPATH B Y (0.194:0.195:0.196) (0.236:0.237:0.237)) + (IOPATH B Y (0.186:0.186:0.187) (0.115:0.116:0.117)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._424_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.407:0.407:0.407) (0.452:0.452:0.452)) + (IOPATH A2 X (0.336:0.336:0.336) (0.437:0.437:0.437)) + (IOPATH A3 X (0.386:0.386:0.386) (0.473:0.475:0.478)) + (IOPATH B1 X (0.232:0.232:0.232) (0.431:0.431:0.431)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand4_2") + (INSTANCE mprj2._425_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.217:0.217:0.217) (0.289:0.289:0.289)) + (IOPATH B Y (0.181:0.181:0.181) (0.258:0.258:0.258)) + (IOPATH C Y (0.222:0.222:0.222) (0.298:0.298:0.298)) + (IOPATH D Y (0.198:0.201:0.203) (0.326:0.326:0.326)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._426_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.369:0.370:0.370) (0.482:0.483:0.484)) + (IOPATH B X (0.334:0.334:0.334) (0.402:0.402:0.402)) + (IOPATH C X (0.361:0.363:0.365) (0.479:0.484:0.490)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._427_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.580:0.580:0.580) (0.503:0.503:0.503)) + (IOPATH B X (0.518:0.518:0.518) (0.490:0.490:0.490)) + (IOPATH C X (0.510:0.510:0.510) (0.499:0.499:0.499)) + (IOPATH D X (0.547:0.547:0.547) (0.555:0.555:0.555)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._428_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.440:0.440:0.440) (0.463:0.466:0.468)) + (IOPATH B X (0.382:0.382:0.382) (0.473:0.475:0.478)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211oi_2") + (INSTANCE mprj2._429_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.274:0.274:0.274) (0.109:0.109:0.109)) + (IOPATH A2 Y (0.390:0.394:0.399) (0.142:0.144:0.147)) + (IOPATH B1 Y (0.326:0.326:0.327) (0.109:0.110:0.110)) + (IOPATH C1 Y (0.228:0.228:0.228) (0.089:0.089:0.089)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._430_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.203:0.203:0.203) (0.202:0.202:0.202)) + (IOPATH B Y (0.184:0.185:0.186) (0.193:0.193:0.193)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o211a_2") + (INSTANCE mprj2._431_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.416:0.416:0.416) (0.519:0.519:0.519)) + (IOPATH A2 X (0.373:0.373:0.373) (0.455:0.456:0.456)) + (IOPATH B1 X (0.378:0.379:0.380) (0.261:0.263:0.264)) + (IOPATH C1 X (0.384:0.385:0.385) (0.328:0.329:0.330)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._432_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.434:0.434:0.434) (0.449:0.449:0.449)) + (IOPATH B X (0.423:0.423:0.423) (0.474:0.474:0.474)) + (IOPATH C X (0.438:0.438:0.438) (0.490:0.491:0.492)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ai_2") + (INSTANCE mprj2._433_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.228:0.228:0.228) (0.131:0.131:0.131)) + (IOPATH A2 Y (0.222:0.224:0.225) (0.127:0.128:0.129)) + (IOPATH B1 Y (0.200:0.200:0.201) (0.159:0.159:0.160)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._434_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.186:0.186:0.186) (0.107:0.107:0.107)) + (IOPATH A2 Y (0.243:0.244:0.246) (0.133:0.133:0.134)) + (IOPATH B1 Y (0.163:0.167:0.171) (0.078:0.085:0.091)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._435_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.227:0.227:0.227) (0.688:0.688:0.688)) + (IOPATH B X (0.189:0.189:0.190) (0.610:0.612:0.613)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._436_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.157:0.157:0.157) (0.155:0.155:0.155)) + (IOPATH B Y (0.130:0.132:0.134) (0.137:0.137:0.138)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._437_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.371:0.372) (0.483:0.484:0.486)) + (IOPATH B X (0.320:0.320:0.320) (0.406:0.406:0.406)) + (IOPATH C X (0.354:0.354:0.354) (0.425:0.428:0.431)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._438_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.445:0.445:0.445) (0.396:0.396:0.396)) + (IOPATH B X (0.473:0.473:0.473) (0.455:0.455:0.455)) + (IOPATH C X (0.526:0.526:0.526) (0.533:0.533:0.533)) + (IOPATH D X (0.495:0.495:0.495) (0.503:0.503:0.503)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._439_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.518:0.518:0.518) (0.472:0.474:0.477)) + (IOPATH B X (0.468:0.468:0.469) (0.479:0.482:0.484)) + (IOPATH C X (0.473:0.473:0.473) (0.504:0.506:0.508)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._440_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.160:0.160:0.160) (0.086:0.086:0.086)) + (IOPATH A2 Y (0.199:0.202:0.205) (0.105:0.105:0.105)) + (IOPATH B1 Y (0.164:0.165:0.167) (0.083:0.083:0.083)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._441_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.362:0.362:0.362) (0.442:0.442:0.442)) + (IOPATH B X (0.348:0.348:0.348) (0.453:0.455:0.456)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._442_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.198:0.198:0.198) (0.119:0.119:0.119)) + (IOPATH B Y (0.127:0.129:0.130) (0.085:0.085:0.085)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._443_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.152:0.153:0.154) (0.079:0.079:0.079)) + (IOPATH B Y (0.127:0.127:0.127) (0.070:0.070:0.070)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._444_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.286:0.286:0.286) (0.382:0.382:0.382)) + (IOPATH B X (0.311:0.311:0.311) (0.446:0.446:0.446)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._445_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.737:0.737:0.737) (0.556:0.559:0.562)) + (IOPATH B X (0.703:0.703:0.703) (0.581:0.584:0.586)) + (IOPATH C X (0.709:0.709:0.709) (0.608:0.610:0.612)) + (IOPATH D X (0.704:0.704:0.704) (0.626:0.627:0.628)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._446_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.306:0.306:0.306) (0.416:0.416:0.416)) + (IOPATH A2 X (0.255:0.255:0.256) (0.364:0.365:0.366)) + (IOPATH B1_N X (0.512:0.515:0.517) (0.385:0.385:0.385)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._447_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.279:0.279:0.279) (0.200:0.200:0.200)) + (IOPATH A X (0.271:0.271:0.271) (0.360:0.360:0.360)) + (IOPATH B X (0.215:0.217:0.219) (0.189:0.189:0.189)) + (IOPATH B X (0.275:0.275:0.275) (0.289:0.291:0.294)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._448_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.244:0.244:0.244) (0.175:0.175:0.175)) + (IOPATH A2 Y (0.246:0.248:0.251) (0.182:0.182:0.182)) + (IOPATH B1 Y (0.185:0.185:0.185) (0.087:0.087:0.087)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._449_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.392:0.392:0.392) (0.465:0.465:0.465)) + (IOPATH B X (0.450:0.450:0.450) (0.555:0.555:0.555)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._450_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.418:0.418:0.418) (0.444:0.447:0.450)) + (IOPATH B X (0.353:0.353:0.353) (0.460:0.461:0.462)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._451_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.185:0.185:0.185) (0.089:0.089:0.089)) + (IOPATH B Y (0.132:0.133:0.134) (0.077:0.077:0.077)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._452_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.498:0.498:0.498) (0.492:0.492:0.492)) + (IOPATH B X (0.540:0.540:0.540) (0.529:0.532:0.535)) + (IOPATH C X (0.490:0.490:0.490) (0.529:0.530:0.531)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._453_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.239:0.239:0.239) (0.139:0.139:0.139)) + (IOPATH B Y (0.156:0.157:0.157) (0.083:0.083:0.083)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._454_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.175:0.177:0.178) (0.105:0.105:0.105)) + (IOPATH B Y (0.107:0.111:0.115) (0.078:0.078:0.078)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._455_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.584:0.584:0.584) (0.500:0.500:0.500)) + (IOPATH B X (0.527:0.527:0.527) (0.487:0.487:0.487)) + (IOPATH C X (0.620:0.620:0.620) (0.567:0.570:0.572)) + (IOPATH D X (0.577:0.578:0.578) (0.557:0.558:0.559)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._456_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.290:0.290:0.290) (0.201:0.201:0.201)) + (IOPATH A X (0.278:0.278:0.278) (0.364:0.364:0.364)) + (IOPATH B X (0.201:0.202:0.204) (0.146:0.146:0.146)) + (IOPATH B X (0.245:0.245:0.245) (0.269:0.270:0.272)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._457_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.361:0.361:0.361) (0.436:0.436:0.436)) + (IOPATH B X (0.312:0.312:0.312) (0.418:0.421:0.423)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._458_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.275:0.275:0.275) (0.191:0.191:0.191)) + (IOPATH A X (0.263:0.263:0.263) (0.355:0.355:0.355)) + (IOPATH B X (0.182:0.184:0.186) (0.136:0.136:0.136)) + (IOPATH B X (0.231:0.231:0.232) (0.256:0.258:0.260)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._459_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.531:0.531:0.531) (0.469:0.469:0.469)) + (IOPATH B X (0.527:0.527:0.527) (0.510:0.510:0.510)) + (IOPATH C X (0.513:0.513:0.513) (0.517:0.517:0.517)) + (IOPATH D X (0.565:0.565:0.565) (0.578:0.578:0.578)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._460_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.586:0.586:0.586) (0.519:0.521:0.524)) + (IOPATH B X (0.529:0.530:0.530) (0.534:0.535:0.536)) + (IOPATH C X (0.526:0.526:0.526) (0.543:0.546:0.548)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._461_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.305:0.305:0.305) (0.415:0.415:0.415)) + (IOPATH A2 X (0.243:0.244:0.244) (0.356:0.357:0.358)) + (IOPATH B1_N X (0.493:0.494:0.496) (0.349:0.349:0.350)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._462_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.138:0.138:0.138) (0.141:0.141:0.141)) + (IOPATH B Y (0.167:0.169:0.171) (0.187:0.187:0.187)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._463_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.283:0.283:0.283) (0.193:0.193:0.193)) + (IOPATH A X (0.269:0.269:0.269) (0.357:0.357:0.357)) + (IOPATH B X (0.212:0.214:0.215) (0.167:0.168:0.168)) + (IOPATH B X (0.263:0.263:0.264) (0.280:0.282:0.283)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._464_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.394:0.394:0.394) (0.408:0.408:0.408)) + (IOPATH B X (0.419:0.419:0.419) (0.461:0.461:0.461)) + (IOPATH C X (0.464:0.464:0.464) (0.508:0.509:0.511)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._465_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.263:0.263:0.263) (0.286:0.286:0.286)) + (IOPATH A Y (0.274:0.274:0.274) (0.192:0.192:0.192)) + (IOPATH B Y (0.188:0.190:0.192) (0.229:0.230:0.230)) + (IOPATH B Y (0.180:0.180:0.181) (0.110:0.112:0.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._466_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.482:0.482:0.482) (0.417:0.417:0.417)) + (IOPATH B X (0.518:0.518:0.518) (0.485:0.485:0.485)) + (IOPATH C X (0.520:0.520:0.520) (0.505:0.505:0.505)) + (IOPATH D X (0.576:0.576:0.576) (0.555:0.557:0.558)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._467_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.269:0.269:0.269) (0.182:0.182:0.182)) + (IOPATH A X (0.254:0.254:0.254) (0.348:0.348:0.348)) + (IOPATH B X (0.179:0.181:0.182) (0.121:0.121:0.121)) + (IOPATH B X (0.219:0.219:0.219) (0.253:0.254:0.255)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._468_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.267:0.267:0.267) (0.181:0.181:0.181)) + (IOPATH A X (0.253:0.253:0.253) (0.347:0.347:0.347)) + (IOPATH B X (0.177:0.179:0.181) (0.127:0.128:0.128)) + (IOPATH B X (0.223:0.224:0.224) (0.251:0.253:0.255)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._469_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.403:0.403:0.403) (0.422:0.422:0.422)) + (IOPATH B X (0.408:0.408:0.408) (0.464:0.464:0.464)) + (IOPATH C X (0.409:0.409:0.409) (0.489:0.489:0.489)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._470_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.416:0.416:0.416) (0.433:0.433:0.433)) + (IOPATH B X (0.371:0.372:0.372) (0.410:0.413:0.416)) + (IOPATH C X (0.369:0.369:0.369) (0.433:0.434:0.436)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._471_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.581:0.582:0.582) (0.515:0.518:0.521)) + (IOPATH B X (0.525:0.525:0.525) (0.531:0.532:0.533)) + (IOPATH C X (0.511:0.511:0.511) (0.536:0.538:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._472_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.136:0.136:0.136) (0.139:0.139:0.139)) + (IOPATH B Y (0.161:0.163:0.164) (0.180:0.180:0.180)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._473_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.273:0.273:0.273) (0.188:0.188:0.188)) + (IOPATH A X (0.259:0.259:0.259) (0.352:0.352:0.352)) + (IOPATH B X (0.202:0.203:0.205) (0.161:0.161:0.161)) + (IOPATH B X (0.253:0.253:0.253) (0.275:0.276:0.278)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._474_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.397:0.397:0.397) (0.410:0.410:0.410)) + (IOPATH B X (0.429:0.429:0.429) (0.469:0.469:0.469)) + (IOPATH C X (0.469:0.469:0.469) (0.511:0.513:0.515)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._475_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.276:0.276:0.276) (0.297:0.297:0.297)) + (IOPATH A Y (0.287:0.287:0.287) (0.204:0.204:0.204)) + (IOPATH B Y (0.189:0.191:0.194) (0.231:0.231:0.231)) + (IOPATH B Y (0.185:0.185:0.185) (0.112:0.114:0.116)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._476_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.285:0.285:0.285) (0.197:0.197:0.197)) + (IOPATH A X (0.274:0.274:0.274) (0.360:0.360:0.360)) + (IOPATH B X (0.190:0.191:0.192) (0.128:0.128:0.128)) + (IOPATH B X (0.229:0.229:0.230) (0.259:0.260:0.261)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._477_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.525:0.525:0.525) (0.466:0.466:0.466)) + (IOPATH B X (0.483:0.483:0.483) (0.465:0.465:0.465)) + (IOPATH C X (0.505:0.505:0.505) (0.511:0.511:0.511)) + (IOPATH D X (0.557:0.557:0.557) (0.573:0.573:0.573)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._478_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.685:0.685:0.685) (0.528:0.531:0.534)) + (IOPATH B X (0.644:0.644:0.644) (0.559:0.560:0.561)) + (IOPATH C X (0.632:0.632:0.632) (0.565:0.567:0.568)) + (IOPATH D X (0.652:0.652:0.652) (0.590:0.593:0.595)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a41o_2") + (INSTANCE mprj2._479_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.475:0.475:0.475) (0.461:0.461:0.461)) + (IOPATH A2 X (0.484:0.484:0.484) (0.507:0.507:0.507)) + (IOPATH A3 X (0.506:0.506:0.506) (0.550:0.550:0.550)) + (IOPATH A4 X (0.490:0.490:0.490) (0.518:0.520:0.521)) + (IOPATH B1 X (0.206:0.206:0.206) (0.450:0.450:0.450)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._480_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.432:0.434:0.437) (0.502:0.502:0.502)) + (IOPATH B X (0.251:0.257:0.262) (0.387:0.388:0.389)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._481_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.262:0.262:0.262) (0.170:0.170:0.170)) + (IOPATH A X (0.243:0.243:0.243) (0.340:0.340:0.340)) + (IOPATH B X (0.204:0.206:0.209) (0.171:0.171:0.171)) + (IOPATH B X (0.263:0.263:0.263) (0.276:0.278:0.280)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._482_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.473:0.473:0.473) (0.473:0.473:0.473)) + (IOPATH B X (0.463:0.463:0.463) (0.493:0.493:0.493)) + (IOPATH C X (0.512:0.512:0.512) (0.535:0.538:0.540)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._483_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.195:0.195:0.195) (0.117:0.117:0.117)) + (IOPATH A2 Y (0.233:0.235:0.237) (0.163:0.163:0.163)) + (IOPATH B1 Y (0.193:0.193:0.193) (0.092:0.092:0.092)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._484_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.172:0.174:0.175) (0.102:0.102:0.102)) + (IOPATH B Y (0.140:0.140:0.140) (0.076:0.076:0.076)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._485_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.481:0.481:0.481) (0.414:0.414:0.414)) + (IOPATH B X (0.526:0.526:0.526) (0.491:0.491:0.491)) + (IOPATH C X (0.525:0.525:0.525) (0.508:0.508:0.508)) + (IOPATH D X (0.588:0.588:0.588) (0.557:0.560:0.562)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._486_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.268:0.268:0.268) (0.177:0.177:0.177)) + (IOPATH A X (0.251:0.251:0.251) (0.345:0.345:0.345)) + (IOPATH B X (0.193:0.194:0.196) (0.139:0.140:0.140)) + (IOPATH B X (0.237:0.237:0.237) (0.264:0.265:0.267)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._487_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.265:0.265:0.265) (0.172:0.172:0.172)) + (IOPATH A X (0.246:0.246:0.246) (0.341:0.341:0.341)) + (IOPATH B X (0.186:0.188:0.190) (0.133:0.134:0.134)) + (IOPATH B X (0.233:0.233:0.233) (0.256:0.258:0.260)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._488_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.440:0.440:0.440) (0.470:0.470:0.470)) + (IOPATH B X (0.289:0.289:0.289) (0.515:0.516:0.518)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._489_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.360:0.360:0.360) (0.440:0.440:0.440)) + (IOPATH B X (0.381:0.381:0.381) (0.499:0.499:0.499)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._490_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.192:0.192:0.192) (0.102:0.102:0.102)) + (IOPATH B Y (0.132:0.132:0.133) (0.079:0.079:0.079)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._491_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.233:0.233:0.233) (0.691:0.691:0.691)) + (IOPATH B X (0.196:0.196:0.196) (0.614:0.615:0.616)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._492_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.180:0.180:0.180) (0.181:0.181:0.181)) + (IOPATH B Y (0.155:0.156:0.157) (0.163:0.163:0.163)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._493_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.355:0.356:0.356) (0.473:0.475:0.476)) + (IOPATH B X (0.325:0.325:0.325) (0.411:0.411:0.411)) + (IOPATH C X (0.367:0.367:0.367) (0.444:0.446:0.448)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._494_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.592:0.592:0.592) (0.501:0.501:0.501)) + (IOPATH B X (0.631:0.631:0.631) (0.575:0.575:0.575)) + (IOPATH C X (0.659:0.659:0.659) (0.621:0.621:0.621)) + (IOPATH D X (0.617:0.617:0.617) (0.583:0.583:0.583)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._495_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.254:0.254:0.254) (0.278:0.278:0.278)) + (IOPATH A Y (0.266:0.266:0.266) (0.183:0.183:0.183)) + (IOPATH B Y (0.194:0.194:0.195) (0.232:0.234:0.236)) + (IOPATH B Y (0.182:0.184:0.186) (0.115:0.116:0.116)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._496_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.234:0.234:0.234) (0.699:0.699:0.699)) + (IOPATH B X (0.243:0.244:0.244) (0.638:0.641:0.643)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._497_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.153:0.153:0.153) (0.150:0.150:0.150)) + (IOPATH B Y (0.147:0.149:0.152) (0.170:0.170:0.170)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._498_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.363:0.364:0.364) (0.479:0.480:0.481)) + (IOPATH B X (0.349:0.349:0.349) (0.414:0.414:0.414)) + (IOPATH C X (0.366:0.366:0.367) (0.437:0.439:0.440)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._499_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.371:0.371) (0.450:0.450:0.450)) + (IOPATH B X (0.323:0.323:0.323) (0.445:0.445:0.445)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._500_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.372:0.373) (0.419:0.421:0.424)) + (IOPATH B X (0.337:0.337:0.337) (0.448:0.449:0.450)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._501_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.174:0.174:0.174) (0.095:0.095:0.095)) + (IOPATH A2 Y (0.210:0.211:0.213) (0.108:0.109:0.109)) + (IOPATH B1 Y (0.165:0.166:0.166) (0.073:0.073:0.073)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._502_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.458:0.458:0.458) (0.464:0.464:0.464)) + (IOPATH B X (0.460:0.460:0.460) (0.474:0.477:0.480)) + (IOPATH C X (0.436:0.436:0.436) (0.488:0.489:0.490)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._503_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.211:0.211:0.211) (0.128:0.128:0.128)) + (IOPATH B Y (0.129:0.129:0.130) (0.075:0.075:0.075)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._504_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.168:0.170:0.171) (0.091:0.091:0.091)) + (IOPATH B Y (0.141:0.141:0.141) (0.075:0.075:0.075)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._505_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.331:0.331:0.331) (0.416:0.416:0.416)) + (IOPATH B X (0.304:0.304:0.304) (0.438:0.438:0.438)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._506_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.469:0.469:0.469) (0.443:0.446:0.448)) + (IOPATH B X (0.442:0.442:0.442) (0.471:0.471:0.472)) + (IOPATH C X (0.440:0.440:0.440) (0.489:0.490:0.491)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._507_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.307:0.307:0.307) (0.417:0.417:0.417)) + (IOPATH A2 X (0.266:0.266:0.266) (0.369:0.370:0.372)) + (IOPATH B1_N X (0.477:0.478:0.480) (0.319:0.319:0.319)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._508_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.454:0.454:0.454) (0.507:0.507:0.507)) + (IOPATH B X (0.416:0.416:0.416) (0.504:0.506:0.507)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._509_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.211:0.211:0.211) (0.130:0.130:0.130)) + (IOPATH B Y (0.128:0.129:0.131) (0.081:0.081:0.081)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._510_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.173:0.174:0.175) (0.111:0.111:0.111)) + (IOPATH B Y (0.130:0.130:0.130) (0.072:0.072:0.072)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._511_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.283:0.283:0.283) (0.201:0.201:0.201)) + (IOPATH A X (0.274:0.274:0.274) (0.362:0.362:0.362)) + (IOPATH B X (0.199:0.200:0.201) (0.152:0.152:0.152)) + (IOPATH B X (0.246:0.246:0.246) (0.271:0.272:0.273)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._512_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.288:0.288:0.288) (0.197:0.197:0.197)) + (IOPATH A2 Y (0.266:0.267:0.268) (0.164:0.164:0.164)) + (IOPATH B1 Y (0.227:0.227:0.227) (0.105:0.105:0.105)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._513_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.544:0.544:0.544) (0.473:0.473:0.473)) + (IOPATH B X (0.590:0.590:0.590) (0.551:0.551:0.551)) + (IOPATH C X (0.555:0.555:0.555) (0.544:0.544:0.544)) + (IOPATH D X (0.554:0.554:0.554) (0.535:0.537:0.538)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._514_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.153:0.163:0.172) (0.099:0.102:0.104)) + (IOPATH B Y (0.127:0.129:0.131) (0.082:0.082:0.082)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._515_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.482:0.482:0.482) (0.437:0.437:0.437)) + (IOPATH B X (0.448:0.448:0.448) (0.438:0.438:0.438)) + (IOPATH C X (0.462:0.462:0.462) (0.468:0.468:0.468)) + (IOPATH D X (0.496:0.496:0.496) (0.519:0.519:0.519)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._516_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.718:0.718:0.718) (0.545:0.548:0.551)) + (IOPATH B X (0.706:0.706:0.706) (0.591:0.592:0.593)) + (IOPATH C X (0.705:0.705:0.705) (0.612:0.612:0.613)) + (IOPATH D X (0.725:0.725:0.725) (0.633:0.635:0.637)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._517_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.304:0.304:0.304) (0.414:0.414:0.414)) + (IOPATH A2 X (0.266:0.266:0.266) (0.362:0.364:0.367)) + (IOPATH B1_N X (0.513:0.516:0.519) (0.388:0.388:0.388)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._518_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.291:0.291:0.291) (0.212:0.212:0.212)) + (IOPATH A X (0.286:0.286:0.286) (0.370:0.370:0.370)) + (IOPATH B X (0.221:0.223:0.226) (0.195:0.195:0.195)) + (IOPATH B X (0.282:0.282:0.282) (0.293:0.296:0.298)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._519_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.271:0.271:0.271) (0.196:0.196:0.196)) + (IOPATH A2 Y (0.266:0.268:0.271) (0.196:0.196:0.196)) + (IOPATH B1 Y (0.211:0.211:0.211) (0.104:0.104:0.104)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._520_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.568:0.568:0.568) (0.537:0.537:0.537)) + (IOPATH B X (0.516:0.516:0.516) (0.541:0.541:0.541)) + (IOPATH C X (0.565:0.565:0.566) (0.574:0.577:0.580)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._521_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.171:0.171:0.171) (0.083:0.083:0.083)) + (IOPATH B Y (0.134:0.135:0.136) (0.090:0.090:0.090)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._522_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.208:0.208:0.208) (0.127:0.127:0.127)) + (IOPATH B Y (0.139:0.140:0.142) (0.092:0.092:0.092)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._523_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.165:0.165:0.165) (0.167:0.167:0.167)) + (IOPATH B Y (0.147:0.149:0.150) (0.159:0.159:0.159)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._524_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.384:0.387:0.390) (0.440:0.440:0.441)) + (IOPATH B X (0.265:0.265:0.266) (0.397:0.401:0.405)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._525_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.623:0.623:0.623) (0.528:0.528:0.528)) + (IOPATH B X (0.587:0.587:0.587) (0.548:0.548:0.548)) + (IOPATH C X (0.555:0.555:0.555) (0.527:0.527:0.527)) + (IOPATH D X (0.601:0.601:0.601) (0.593:0.593:0.593)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._526_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.568:0.568:0.568) (0.544:0.546:0.549)) + (IOPATH B X (0.505:0.505:0.505) (0.554:0.556:0.559)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._527_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.165:0.165:0.165) (0.088:0.088:0.088)) + (IOPATH A2 Y (0.206:0.210:0.213) (0.108:0.108:0.108)) + (IOPATH B1 Y (0.199:0.200:0.201) (0.114:0.114:0.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._528_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.286:0.286:0.286) (0.209:0.209:0.209)) + (IOPATH A X (0.281:0.281:0.281) (0.368:0.368:0.368)) + (IOPATH B X (0.214:0.215:0.216) (0.181:0.181:0.181)) + (IOPATH B X (0.268:0.268:0.268) (0.289:0.290:0.291)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._529_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.255:0.255:0.255) (0.186:0.186:0.186)) + (IOPATH A2 Y (0.249:0.250:0.251) (0.176:0.176:0.177)) + (IOPATH B1 Y (0.192:0.192:0.192) (0.092:0.092:0.092)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._530_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.552:0.552:0.552) (0.527:0.527:0.527)) + (IOPATH B X (0.494:0.494:0.494) (0.526:0.526:0.526)) + (IOPATH C X (0.537:0.537:0.537) (0.562:0.563:0.564)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._531_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.180:0.180:0.180) (0.088:0.088:0.088)) + (IOPATH B Y (0.138:0.139:0.140) (0.090:0.091:0.091)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._532_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.425:0.425:0.425) (0.381:0.381:0.381)) + (IOPATH B X (0.452:0.452:0.452) (0.439:0.439:0.439)) + (IOPATH C X (0.531:0.531:0.531) (0.539:0.539:0.539)) + (IOPATH D X (0.540:0.540:0.540) (0.536:0.537:0.538)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._533_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.286:0.286:0.286) (0.199:0.199:0.199)) + (IOPATH A X (0.274:0.274:0.274) (0.361:0.361:0.361)) + (IOPATH B X (0.198:0.199:0.201) (0.145:0.145:0.145)) + (IOPATH B X (0.243:0.243:0.243) (0.268:0.269:0.270)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._534_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.492:0.492:0.492) (0.423:0.423:0.423)) + (IOPATH B X (0.519:0.519:0.519) (0.483:0.483:0.483)) + (IOPATH C X (0.599:0.599:0.599) (0.585:0.585:0.585)) + (IOPATH D X (0.567:0.567:0.567) (0.567:0.567:0.567)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._535_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.201:0.202:0.203) (0.237:0.237:0.238)) + (IOPATH B Y (0.171:0.173:0.176) (0.190:0.190:0.190)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._536_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.283:0.283:0.283) (0.410:0.410:0.410)) + (IOPATH A2 X (0.223:0.223:0.223) (0.345:0.346:0.348)) + (IOPATH B1 X (0.258:0.259:0.260) (0.232:0.238:0.243)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._537_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.598:0.598:0.598) (0.506:0.506:0.506)) + (IOPATH B X (0.641:0.641:0.641) (0.551:0.554:0.557)) + (IOPATH C X (0.596:0.596:0.596) (0.543:0.545:0.548)) + (IOPATH D X (0.598:0.598:0.598) (0.557:0.559:0.562)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._538_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.266:0.266:0.266) (0.289:0.289:0.289)) + (IOPATH A Y (0.279:0.279:0.279) (0.194:0.194:0.194)) + (IOPATH B Y (0.207:0.208:0.209) (0.248:0.253:0.258)) + (IOPATH B Y (0.200:0.204:0.209) (0.127:0.127:0.128)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._539_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.218:0.218:0.218) (0.133:0.133:0.133)) + (IOPATH B Y (0.139:0.141:0.143) (0.096:0.096:0.096)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._540_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.195:0.195:0.195) (0.201:0.201:0.201)) + (IOPATH B Y (0.165:0.167:0.170) (0.188:0.188:0.188)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._541_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.424:0.424:0.424) (0.448:0.448:0.448)) + (IOPATH B X (0.288:0.288:0.289) (0.425:0.429:0.432)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._542_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.352:0.352:0.352) (0.377:0.377:0.377)) + (IOPATH B X (0.431:0.431:0.431) (0.482:0.482:0.482)) + (IOPATH C X (0.407:0.407:0.407) (0.457:0.459:0.461)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._543_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.265:0.265:0.265) (0.287:0.287:0.287)) + (IOPATH A Y (0.277:0.277:0.277) (0.194:0.194:0.194)) + (IOPATH B Y (0.200:0.200:0.200) (0.239:0.241:0.244)) + (IOPATH B Y (0.190:0.193:0.195) (0.120:0.121:0.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._544_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.344:0.344:0.344) (0.372:0.372:0.372)) + (IOPATH B X (0.423:0.423:0.423) (0.476:0.476:0.476)) + (IOPATH C X (0.393:0.393:0.393) (0.473:0.473:0.473)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._545_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.424:0.424:0.424) (0.438:0.438:0.438)) + (IOPATH B X (0.383:0.383:0.383) (0.418:0.421:0.423)) + (IOPATH C X (0.372:0.372:0.372) (0.435:0.437:0.438)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._546_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.591:0.591:0.591) (0.521:0.524:0.527)) + (IOPATH B X (0.536:0.536:0.536) (0.528:0.531:0.533)) + (IOPATH C X (0.516:0.516:0.516) (0.539:0.541:0.542)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._547_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.308:0.308:0.308) (0.417:0.417:0.417)) + (IOPATH A2 X (0.247:0.247:0.247) (0.356:0.357:0.358)) + (IOPATH B1_N X (0.494:0.496:0.497) (0.350:0.351:0.351)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._548_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.143:0.143:0.143) (0.147:0.147:0.147)) + (IOPATH B Y (0.166:0.168:0.170) (0.186:0.186:0.187)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._549_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.272:0.272:0.272) (0.185:0.185:0.185)) + (IOPATH A X (0.258:0.258:0.258) (0.351:0.351:0.351)) + (IOPATH B X (0.202:0.204:0.205) (0.162:0.162:0.162)) + (IOPATH B X (0.254:0.254:0.254) (0.275:0.277:0.278)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._550_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.414:0.414:0.414) (0.424:0.424:0.424)) + (IOPATH B X (0.407:0.407:0.407) (0.451:0.451:0.451)) + (IOPATH C X (0.465:0.465:0.465) (0.509:0.510:0.512)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._551_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.278:0.278:0.278) (0.296:0.296:0.296)) + (IOPATH A Y (0.280:0.280:0.280) (0.204:0.204:0.204)) + (IOPATH B Y (0.185:0.187:0.189) (0.227:0.227:0.227)) + (IOPATH B Y (0.175:0.175:0.175) (0.107:0.109:0.111)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._552_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.281:0.281:0.281) (0.199:0.199:0.199)) + (IOPATH A X (0.272:0.272:0.272) (0.361:0.361:0.361)) + (IOPATH B X (0.177:0.178:0.179) (0.120:0.120:0.120)) + (IOPATH B X (0.216:0.216:0.216) (0.251:0.253:0.254)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._553_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.450:0.450:0.450) (0.403:0.403:0.403)) + (IOPATH B X (0.544:0.544:0.544) (0.525:0.525:0.525)) + (IOPATH C X (0.548:0.548:0.548) (0.554:0.554:0.554)) + (IOPATH D X (0.482:0.482:0.482) (0.495:0.495:0.495)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._554_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.723:0.723:0.723) (0.550:0.553:0.556)) + (IOPATH B X (0.684:0.684:0.684) (0.573:0.576:0.578)) + (IOPATH C X (0.666:0.666:0.666) (0.585:0.587:0.588)) + (IOPATH D X (0.684:0.684:0.684) (0.608:0.611:0.613)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a41o_2") + (INSTANCE mprj2._555_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.444:0.444:0.444) (0.440:0.440:0.440)) + (IOPATH A2 X (0.490:0.490:0.490) (0.509:0.509:0.509)) + (IOPATH A3 X (0.499:0.499:0.499) (0.545:0.545:0.545)) + (IOPATH A4 X (0.475:0.475:0.476) (0.507:0.508:0.510)) + (IOPATH B1 X (0.184:0.184:0.184) (0.431:0.431:0.431)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._556_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.440:0.443:0.445) (0.512:0.512:0.512)) + (IOPATH B X (0.245:0.251:0.256) (0.381:0.382:0.383)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._557_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.308:0.308:0.308) (0.224:0.224:0.224)) + (IOPATH A X (0.303:0.303:0.303) (0.380:0.380:0.380)) + (IOPATH B X (0.226:0.228:0.230) (0.191:0.191:0.191)) + (IOPATH B X (0.286:0.286:0.286) (0.291:0.293:0.295)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3_2") + (INSTANCE mprj2._558_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.226:0.226:0.226) (0.297:0.297:0.297)) + (IOPATH B Y (0.208:0.208:0.208) (0.267:0.267:0.267)) + (IOPATH C Y (0.195:0.197:0.200) (0.296:0.296:0.296)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21o_2") + (INSTANCE mprj2._559_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.343:0.343:0.343) (0.428:0.428:0.428)) + (IOPATH A2 X (0.319:0.319:0.319) (0.414:0.416:0.418)) + (IOPATH B1 X (0.212:0.212:0.212) (0.382:0.382:0.382)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._560_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.271:0.272:0.273) (0.398:0.404:0.410)) + (IOPATH B X (0.245:0.247:0.249) (0.379:0.379:0.380)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._561_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.477:0.477:0.477) (0.413:0.413:0.413)) + (IOPATH B X (0.501:0.501:0.501) (0.468:0.468:0.468)) + (IOPATH C X (0.519:0.519:0.519) (0.503:0.503:0.503)) + (IOPATH D X (0.595:0.595:0.595) (0.564:0.567:0.569)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._562_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.250:0.250:0.250) (0.278:0.278:0.278)) + (IOPATH A Y (0.271:0.271:0.271) (0.180:0.180:0.180)) + (IOPATH B Y (0.206:0.207:0.208) (0.273:0.279:0.284)) + (IOPATH B Y (0.225:0.230:0.235) (0.127:0.128:0.128)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._563_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.258:0.258:0.258) (0.168:0.168:0.168)) + (IOPATH A X (0.238:0.238:0.238) (0.338:0.338:0.338)) + (IOPATH B X (0.176:0.178:0.180) (0.127:0.127:0.127)) + (IOPATH B X (0.223:0.223:0.223) (0.250:0.253:0.255)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._564_) + (DELAY + (ABSOLUTE + (IOPATH A X (1.057:1.057:1.057) (1.286:1.286:1.286)) + (IOPATH B X (1.073:1.073:1.073) (1.254:1.254:1.254)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._565_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.367:0.367:0.367) (0.406:0.406:0.406)) + (IOPATH B Y (0.392:0.392:0.392) (0.429:0.429:0.429)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__mux4_2") + (INSTANCE mprj2._566_) + (DELAY + (ABSOLUTE + (IOPATH A0 X (0.696:0.696:0.696) (1.245:1.245:1.245)) + (IOPATH A1 X (0.692:0.692:0.692) (1.215:1.215:1.215)) + (IOPATH A2 X (0.703:0.703:0.703) (1.252:1.252:1.252)) + (IOPATH A3 X (0.678:0.678:0.678) (1.250:1.250:1.250)) + (IOPATH S0 X (0.937:0.937:0.937) (1.396:1.396:1.396)) + (IOPATH S0 X (0.759:0.759:0.759) (1.223:1.223:1.223)) + (IOPATH S1 X (0.689:0.689:0.689) (0.973:0.973:0.973)) + (IOPATH S1 X (0.641:0.641:0.641) (0.922:0.922:0.922)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._567_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.224:0.225:0.226) (0.181:0.182:0.182)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._568_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.430:0.430:0.430) (0.436:0.436:0.436)) + (IOPATH B X (0.688:0.691:0.694) (0.855:0.855:0.855)) + (IOPATH C X (0.619:0.621:0.623) (0.792:0.792:0.792)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._569_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.296:0.296:0.296) (0.426:0.426:0.426)) + (IOPATH B Y (0.117:0.117:0.117) (0.123:0.123:0.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o2bb2a_2") + (INSTANCE mprj2._570_) + (DELAY + (ABSOLUTE + (IOPATH A1_N X (0.598:0.598:0.598) (0.552:0.552:0.552)) + (IOPATH A2_N X (0.497:0.502:0.507) (0.450:0.451:0.452)) + (IOPATH B1 X (0.382:0.382:0.382) (0.572:0.572:0.572)) + (IOPATH B2 X (0.338:0.338:0.338) (0.537:0.537:0.537)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o22a_2") + (INSTANCE mprj2._571_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.408:0.408:0.408) (0.529:0.529:0.529)) + (IOPATH A2 X (0.690:0.691:0.691) (0.757:0.758:0.758)) + (IOPATH B1 X (0.394:0.395:0.397) (0.489:0.491:0.493)) + (IOPATH B2 X (0.348:0.349:0.350) (0.448:0.453:0.457)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._572_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.342:0.342:0.342) (0.369:0.369:0.369)) + (IOPATH B X (0.617:0.619:0.622) (0.800:0.800:0.800)) + (IOPATH C X (0.549:0.551:0.553) (0.738:0.738:0.738)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3b_2") + (INSTANCE mprj2._573_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.532:0.532:0.532) (0.513:0.513:0.513)) + (IOPATH B X (0.428:0.428:0.428) (0.467:0.467:0.467)) + (IOPATH C X (0.387:0.387:0.387) (0.452:0.452:0.452)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._574_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.194:0.194:0.194) (0.115:0.115:0.115)) + (IOPATH A2 Y (0.281:0.281:0.281) (0.193:0.193:0.193)) + (IOPATH B1 Y (0.218:0.218:0.218) (0.116:0.116:0.116)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o32a_2") + (INSTANCE mprj2._575_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.447:0.448:0.450) (0.857:0.859:0.861)) + (IOPATH A2 X (0.432:0.432:0.432) (0.822:0.823:0.824)) + (IOPATH A3 X (0.421:0.425:0.429) (0.751:0.754:0.757)) + (IOPATH B1 X (0.809:0.810:0.810) (0.729:0.729:0.729)) + (IOPATH B2 X (0.432:0.432:0.432) (0.492:0.492:0.492)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._576_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.170:0.170:0.170) (0.095:0.095:0.096)) + (IOPATH B Y (0.148:0.149:0.149) (0.085:0.087:0.088)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._577_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.381:0.381:0.382) (0.195:0.196:0.198)) + (IOPATH A2 Y (0.411:0.420:0.428) (0.227:0.229:0.230)) + (IOPATH B1 Y (0.328:0.328:0.328) (0.124:0.125:0.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o221a_2") + (INSTANCE mprj2._578_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.473:0.473:0.473) (0.574:0.574:0.574)) + (IOPATH A2 X (0.763:0.763:0.763) (0.799:0.799:0.800)) + (IOPATH B1 X (0.461:0.463:0.464) (0.514:0.516:0.517)) + (IOPATH B2 X (0.433:0.434:0.435) (0.475:0.480:0.485)) + (IOPATH C1 X (0.432:0.433:0.433) (0.265:0.265:0.265)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o22a_2") + (INSTANCE mprj2._579_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.329:0.329:0.329) (0.463:0.463:0.463)) + (IOPATH A2 X (0.554:0.556:0.559) (0.766:0.766:0.766)) + (IOPATH B1 X (0.419:0.421:0.423) (0.543:0.543:0.543)) + (IOPATH B2 X (0.277:0.277:0.277) (0.392:0.392:0.392)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o221a_2") + (INSTANCE mprj2._580_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.578:0.578:0.578) (0.662:0.662:0.662)) + (IOPATH A2 X (0.747:0.749:0.751) (0.878:0.878:0.878)) + (IOPATH B1 X (0.915:0.915:0.915) (0.845:0.845:0.845)) + (IOPATH B2 X (0.550:0.550:0.550) (0.577:0.577:0.577)) + (IOPATH C1 X (0.522:0.523:0.525) (0.334:0.335:0.336)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._581_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.233:0.234:0.236) (0.706:0.713:0.720)) + (IOPATH B X (0.286:0.287:0.288) (0.691:0.698:0.706)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._582_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.282:0.283:0.283) (0.651:0.664:0.676)) + (IOPATH B X (0.178:0.178:0.178) (0.632:0.632:0.632)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._583_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.291:0.293:0.295) (0.782:0.783:0.783)) + (IOPATH B X (0.319:0.321:0.322) (0.753:0.760:0.768)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or3b_2") + (INSTANCE mprj2._584_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.499:0.499:0.500) (1.334:1.346:1.358)) + (IOPATH B X (0.457:0.458:0.459) (1.307:1.314:1.322)) + (IOPATH C_N X (0.603:0.603:0.604) (1.308:1.308:1.308)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._585_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.269:0.270:0.271) (0.736:0.737:0.738)) + (IOPATH B X (0.213:0.215:0.217) (0.639:0.640:0.640)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a2bb2o_2") + (INSTANCE mprj2._586_) + (DELAY + (ABSOLUTE + (IOPATH A1_N X (0.849:0.857:0.865) (0.872:0.873:0.874)) + (IOPATH A2_N X (0.766:0.766:0.767) (0.809:0.810:0.811)) + (IOPATH B1 X (0.730:0.731:0.732) (0.809:0.818:0.827)) + (IOPATH B2 X (0.649:0.650:0.650) (0.759:0.759:0.759)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._587_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.288:0.289:0.290) (0.160:0.160:0.161)) + (IOPATH B Y (0.211:0.219:0.226) (0.126:0.127:0.128)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211o_2") + (INSTANCE mprj2._588_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.643:0.644:0.645) (0.910:0.911:0.912)) + (IOPATH A2 X (0.587:0.587:0.587) (0.924:0.925:0.925)) + (IOPATH B1 X (0.509:0.510:0.511) (0.843:0.846:0.848)) + (IOPATH C1 X (0.470:0.470:0.471) (0.803:0.803:0.803)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211o_2") + (INSTANCE mprj2._589_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.888:0.889:0.889) (0.962:0.975:0.987)) + (IOPATH A2 X (0.817:0.817:0.817) (1.056:1.056:1.057)) + (IOPATH B1 X (0.737:0.738:0.739) (0.975:0.978:0.980)) + (IOPATH C1 X (0.700:0.700:0.701) (0.935:0.935:0.935)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or3b_2") + (INSTANCE mprj2._590_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.921:0.922:0.924) (1.701:1.708:1.715)) + (IOPATH B X (0.920:0.921:0.922) (1.635:1.642:1.650)) + (IOPATH C_N X (1.018:1.026:1.035) (1.628:1.629:1.631)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3b_2") + (INSTANCE mprj2._591_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.545:0.546:0.547) (0.918:0.927:0.937)) + (IOPATH B Y (0.454:0.455:0.455) (0.626:0.626:0.626)) + (IOPATH C Y (0.429:0.444:0.459) (0.698:0.699:0.699)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._592_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.240:0.240:0.240) (0.229:0.229:0.229)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._593_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.223:0.223:0.223) (0.209:0.209:0.209)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._594_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.227:0.227:0.227) (0.212:0.212:0.212)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._595_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.227:0.227:0.227) (0.212:0.212:0.212)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._596_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.212:0.212:0.212) (0.200:0.200:0.200)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._597_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.223:0.223:0.223) (0.209:0.209:0.209)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._598_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.222:0.222:0.222) (0.208:0.208:0.208)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._599_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.108:0.108:0.108) (0.122:0.122:0.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._600_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.106:0.106:0.106) (0.120:0.120:0.120)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._601_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.107:0.107:0.107) (0.122:0.122:0.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._602_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.100:0.100:0.100) (0.115:0.115:0.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._603_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.105:0.105:0.105) (0.121:0.121:0.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._604_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.101:0.101:0.101) (0.116:0.116:0.116)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._605_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.107:0.107:0.107) (0.121:0.121:0.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._606_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.105:0.105:0.105) (0.119:0.119:0.119)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._607_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.106:0.106:0.106) (0.122:0.122:0.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._608_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.106:0.106:0.106) (0.121:0.121:0.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._609_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.101:0.101:0.101) (0.116:0.116:0.116)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._610_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.230:0.230:0.230) (0.218:0.218:0.218)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._611_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.228:0.228:0.228) (0.216:0.216:0.216)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._612_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.225:0.225:0.225) (0.214:0.214:0.214)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._613_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.084:0.084:0.084) (0.094:0.094:0.094)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._614_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.225:0.225:0.225) (0.214:0.214:0.214)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._615_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.232:0.232:0.232) (0.220:0.220:0.220)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._616_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.086:0.086:0.086) (0.096:0.096:0.096)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._617_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.086:0.086:0.086) (0.096:0.096:0.096)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._618_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.086:0.086:0.086) (0.096:0.096:0.096)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._619_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.085:0.085:0.085) (0.095:0.095:0.095)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._620_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.085:0.085:0.085) (0.095:0.095:0.095)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._621_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.091:0.091:0.091) (0.102:0.102:0.102)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._622_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.100:0.100:0.100) (0.115:0.115:0.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._623_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.085:0.085:0.085) (0.095:0.095:0.095)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._624_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.105:0.105:0.105) (0.120:0.120:0.120)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._625_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.102:0.102:0.102) (0.116:0.116:0.116)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._626_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.102:0.102:0.102) (0.116:0.116:0.116)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._627_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.104:0.104:0.104) (0.119:0.119:0.119)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._628_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.102:0.102:0.102) (0.117:0.117:0.117)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._629_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.102:0.102:0.102) (0.117:0.117:0.117)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._630_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.107:0.107:0.107) (0.122:0.122:0.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._631_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.113:0.113:0.113) (0.129:0.129:0.129)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._632_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.112:0.112:0.112) (0.127:0.127:0.127)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._633_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.114:0.114:0.114) (0.130:0.130:0.130)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._634_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.214:0.214:0.214) (0.201:0.201:0.201)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._635_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.224:0.224:0.224) (0.210:0.210:0.210)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._636_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.213:0.213:0.213) (0.200:0.200:0.200)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._637_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.104:0.104:0.104) (0.119:0.119:0.119)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._638_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.221:0.221:0.221) (0.208:0.208:0.208)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._639_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.224:0.224:0.224) (0.210:0.210:0.210)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._640_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.234:0.234:0.234) (0.219:0.219:0.219)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._641_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.211:0.211:0.211) (0.198:0.198:0.198)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._642_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.234:0.234:0.234) (0.223:0.223:0.223)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._643_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.100:0.100:0.100) (0.115:0.115:0.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._644_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.099:0.099:0.099) (0.114:0.114:0.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._645_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.103:0.103:0.103) (0.119:0.119:0.119)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._646_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.098:0.098:0.098) (0.114:0.114:0.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._647_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.098:0.098:0.098) (0.111:0.111:0.111)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._648_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.097:0.097:0.097) (0.110:0.110:0.110)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._649_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.096:0.096:0.096) (0.109:0.109:0.109)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._650_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.233:0.233:0.233) (0.223:0.223:0.223)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._651_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.101:0.101:0.101) (0.117:0.117:0.117)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._652_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.207:0.207:0.207) (0.198:0.198:0.198)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._653_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.205:0.205:0.205) (0.196:0.196:0.196)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._654_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.096:0.096:0.096) (0.109:0.109:0.109)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._655_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.199:0.199:0.199) (0.190:0.190:0.190)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._656_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.212:0.212:0.212) (0.203:0.203:0.203)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._657_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.095:0.095:0.095) (0.108:0.108:0.108)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._658_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.201:0.201:0.201) (0.192:0.192:0.192)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._659_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.202:0.202:0.202) (0.194:0.194:0.194)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._660_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.231:0.231:0.231) (0.221:0.221:0.221)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._661_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.095:0.095:0.095) (0.108:0.108:0.108)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._662_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.237:0.237:0.237) (0.227:0.227:0.227)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._663_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.229:0.229:0.229) (0.217:0.217:0.217)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._664_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.232:0.232:0.232) (0.220:0.220:0.220)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._665_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.225:0.225:0.225) (0.214:0.214:0.214)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._666_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.111:0.111:0.111) (0.126:0.126:0.126)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._667_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.097:0.097:0.097) (0.110:0.110:0.110)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._668_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.095:0.095:0.095) (0.108:0.108:0.108)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._669_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.242:0.242:0.242) (0.231:0.231:0.231)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._670_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.245:0.245:0.245) (0.233:0.233:0.233)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._671_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.114:0.114:0.114) (0.129:0.129:0.129)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._672_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.117:0.117:0.117) (0.132:0.132:0.132)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._673_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.117:0.117:0.117) (0.133:0.133:0.133)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._674_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.115:0.115:0.115) (0.130:0.130:0.130)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._675_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.951:0.951:0.951) (1.013:1.013:1.013)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.701:0.701:0.701)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.426:-0.426:-0.426)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.532:0.532:0.532)) + (WIDTH (negedge CLK) (0.589:0.589:0.589)) + (WIDTH (negedge RESET_B) (0.680:0.680:0.680)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._676_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.915:0.915:0.915) (0.990:0.990:0.990)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.701:0.701:0.701)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.426:-0.426:-0.426)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.532:0.532:0.532)) + (WIDTH (negedge CLK) (0.589:0.589:0.589)) + (WIDTH (negedge RESET_B) (0.680:0.680:0.680)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._677_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.728:0.728:0.728) (0.845:0.845:0.845)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.697:0.697:0.697)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.435:-0.435:-0.435)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.087)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.537:0.537:0.537)) + (WIDTH (negedge CLK) (0.592:0.592:0.592)) + (WIDTH (negedge RESET_B) (0.651:0.651:0.651)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._678_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.776:0.776:0.776) (0.886:0.886:0.886)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.697:0.697:0.697)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.434:-0.434:-0.434)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.087:-0.086:-0.086)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) + (SETUP (negedge D) (posedge CLK) (0.274:0.274:0.274)) + (WIDTH (posedge CLK) (0.537:0.537:0.537)) + (WIDTH (negedge CLK) (0.592:0.592:0.592)) + (WIDTH (negedge RESET_B) (0.654:0.654:0.654)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._679_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.731:0.731:0.731) (0.847:0.847:0.847)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.697:0.697:0.697)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.434:-0.434:-0.434)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.537:0.537:0.537)) + (WIDTH (negedge CLK) (0.592:0.592:0.592)) + (WIDTH (negedge RESET_B) (0.654:0.654:0.654)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._680_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.729:0.729:0.729) (0.844:0.844:0.844)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.695:0.695:0.695)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.437:-0.437:-0.437)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) + (SETUP (negedge D) (posedge CLK) (0.274:0.274:0.274)) + (WIDTH (posedge CLK) (0.537:0.537:0.537)) + (WIDTH (negedge CLK) (0.592:0.592:0.592)) + (WIDTH (negedge RESET_B) (0.644:0.644:0.644)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._681_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.782:0.782:0.782) (0.891:0.891:0.891)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.695:0.695:0.695)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.433:-0.433:-0.433)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.651:0.651:0.651)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._682_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.726:0.726:0.726) (0.841:0.841:0.841)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.695:0.695:0.695)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.433:-0.433:-0.433)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.650:0.650:0.650)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._683_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.790:0.790:0.790) (0.899:0.899:0.899)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.672:0.672:0.672)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.469:-0.469:-0.469)) + (HOLD (posedge D) (posedge CLK) (-0.065:-0.065:-0.065)) + (HOLD (negedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (SETUP (posedge D) (posedge CLK) (0.126:0.126:0.126)) + (SETUP (negedge D) (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (posedge CLK) (0.537:0.537:0.537)) + (WIDTH (negedge CLK) (0.592:0.592:0.592)) + (WIDTH (negedge RESET_B) (0.559:0.559:0.559)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._684_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.755:0.755:0.755) (0.868:0.868:0.868)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.672:0.672:0.672)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.470:-0.470:-0.470)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.537:0.537:0.537)) + (WIDTH (negedge CLK) (0.592:0.592:0.592)) + (WIDTH (negedge RESET_B) (0.557:0.557:0.557)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._685_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.716:0.716:0.716) (0.832:0.832:0.832)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.672:0.672:0.672)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.469:-0.469:-0.469)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.537:0.537:0.537)) + (WIDTH (negedge CLK) (0.592:0.592:0.592)) + (WIDTH (negedge RESET_B) (0.558:0.558:0.558)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._686_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.756:0.756:0.756) (0.868:0.868:0.868)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.671:0.671:0.671)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) + (HOLD (posedge D) (posedge CLK) (-0.070:-0.070:-0.070)) + (HOLD (negedge D) (posedge CLK) (-0.074:-0.075:-0.076)) + (SETUP (posedge D) (posedge CLK) (0.131:0.131:0.131)) + (SETUP (negedge D) (posedge CLK) (0.260:0.261:0.262)) + (WIDTH (posedge CLK) (0.537:0.537:0.537)) + (WIDTH (negedge CLK) (0.592:0.592:0.592)) + (WIDTH (negedge RESET_B) (0.552:0.552:0.552)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._687_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.742:0.742:0.742) (0.857:0.857:0.857)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.672:0.672:0.672)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.469:-0.469:-0.469)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.537:0.537:0.537)) + (WIDTH (negedge CLK) (0.592:0.592:0.592)) + (WIDTH (negedge RESET_B) (0.558:0.558:0.558)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._688_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.728:0.728:0.728) (0.844:0.844:0.844)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.469:-0.469:-0.469)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.553:0.553:0.553)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._689_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.817:0.817:0.817) (0.919:0.919:0.919)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.671:0.671:0.671)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.558:0.558:0.558)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._690_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.769:0.769:0.769) (0.879:0.879:0.879)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.557:0.557:0.557)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._691_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.785:0.785:0.785) (0.893:0.893:0.893)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.671:0.671:0.671)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.558:0.558:0.558)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._692_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.766:0.766:0.766) (0.877:0.877:0.877)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.558:0.558:0.558)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._693_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.711:0.711:0.711) (0.827:0.827:0.827)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.469:-0.469:-0.469)) + (HOLD (posedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (HOLD (negedge D) (posedge CLK) (-0.081:-0.081:-0.081)) + (SETUP (posedge D) (posedge CLK) (0.150:0.151:0.151)) + (SETUP (negedge D) (posedge CLK) (0.267:0.267:0.268)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.553:0.553:0.553)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._694_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.739:0.739:0.739) (0.853:0.853:0.853)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.698:0.698:0.698)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.430:-0.430:-0.430)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.665:0.665:0.665)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._695_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.692:0.692:0.692) (0.809:0.809:0.809)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.698:0.698:0.698)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.430:-0.430:-0.430)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.087)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.664:0.664:0.664)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._696_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.729:0.729:0.729) (0.845:0.845:0.845)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.697:0.697:0.697)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.431:-0.431:-0.431)) + (HOLD (posedge D) (posedge CLK) (-0.069:-0.069:-0.069)) + (HOLD (negedge D) (posedge CLK) (-0.074:-0.075:-0.076)) + (SETUP (posedge D) (posedge CLK) (0.130:0.130:0.130)) + (SETUP (negedge D) (posedge CLK) (0.259:0.261:0.262)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.662:0.662:0.662)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._697_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.696:0.696:0.696) (0.813:0.813:0.813)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.473:-0.473:-0.473)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.533:0.533:0.533)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._698_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.731:0.731:0.731) (0.846:0.846:0.846)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.697:0.697:0.697)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.431:-0.431:-0.431)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.662:0.662:0.662)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._699_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.691:0.691:0.691) (0.808:0.808:0.808)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.698:0.698:0.698)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.429:-0.429:-0.429)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.531:0.531:0.531)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.667:0.667:0.667)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._700_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.691:0.691:0.691) (0.808:0.808:0.808)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.473:-0.473:-0.473)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.531:0.531:0.531)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.535:0.535:0.535)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._701_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.692:0.692:0.692) (0.808:0.808:0.808)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.473:-0.473:-0.473)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.531:0.531:0.531)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.534:0.534:0.534)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._702_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.694:0.694:0.694) (0.811:0.811:0.811)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.473:-0.473:-0.473)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.531:0.531:0.531)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.535:0.535:0.535)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._703_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.739:0.739:0.739) (0.854:0.854:0.854)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.666:0.666:0.666)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.473:-0.473:-0.473)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.528:0.528:0.528)) + (WIDTH (negedge CLK) (0.587:0.587:0.587)) + (WIDTH (negedge RESET_B) (0.533:0.533:0.533)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._704_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.737:0.737:0.737) (0.852:0.852:0.852)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.666:0.666:0.666)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.473:-0.473:-0.473)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.528:0.528:0.528)) + (WIDTH (negedge CLK) (0.587:0.587:0.587)) + (WIDTH (negedge RESET_B) (0.534:0.534:0.534)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._705_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.691:0.691:0.691) (0.808:0.808:0.808)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.531:0.531:0.531)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.540:0.540:0.540)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._706_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.693:0.693:0.693) (0.810:0.810:0.810)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.469:-0.469:-0.469)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.528:0.528:0.528)) + (WIDTH (negedge CLK) (0.587:0.587:0.587)) + (WIDTH (negedge RESET_B) (0.552:0.552:0.552)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._707_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.691:0.691:0.691) (0.808:0.808:0.808)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.473:-0.473:-0.473)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.064:-0.065:-0.067)) + (SETUP (posedge D) (posedge CLK) (0.134:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.248:0.250:0.251)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.534:0.534:0.534)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._708_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.719:0.719:0.719) (0.835:0.835:0.835)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.671:0.671:0.671)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.065:-0.065:-0.065)) + (HOLD (negedge D) (posedge CLK) (-0.074:-0.075:-0.075)) + (SETUP (posedge D) (posedge CLK) (0.126:0.126:0.126)) + (SETUP (negedge D) (posedge CLK) (0.260:0.260:0.260)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.557:0.557:0.557)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._709_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.688:0.688:0.688) (0.805:0.805:0.805)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) + (WIDTH (negedge CLK) (0.585:0.585:0.585)) + (WIDTH (negedge RESET_B) (0.553:0.553:0.553)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._710_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.740:0.740:0.740) (0.856:0.856:0.856)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) + (WIDTH (negedge CLK) (0.585:0.585:0.585)) + (WIDTH (negedge RESET_B) (0.553:0.553:0.553)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._711_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.745:0.745:0.745) (0.859:0.859:0.859)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.075:-0.076:-0.076)) + (HOLD (negedge D) (posedge CLK) (-0.066:-0.067:-0.067)) + (SETUP (posedge D) (posedge CLK) (0.137:0.137:0.138)) + (SETUP (negedge D) (posedge CLK) (0.251:0.251:0.252)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) + (WIDTH (negedge CLK) (0.585:0.585:0.585)) + (WIDTH (negedge RESET_B) (0.555:0.555:0.555)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._712_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.695:0.695:0.695) (0.812:0.812:0.812)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) + (WIDTH (negedge CLK) (0.585:0.585:0.585)) + (WIDTH (negedge RESET_B) (0.553:0.553:0.553)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._713_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.686:0.686:0.686) (0.803:0.803:0.803)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) + (WIDTH (negedge CLK) (0.585:0.585:0.585)) + (WIDTH (negedge RESET_B) (0.553:0.553:0.553)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._714_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.688:0.688:0.688) (0.805:0.805:0.805)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) + (WIDTH (negedge CLK) (0.585:0.585:0.585)) + (WIDTH (negedge RESET_B) (0.558:0.558:0.558)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._715_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.742:0.742:0.742) (0.857:0.857:0.857)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.671:0.671:0.671)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) + (HOLD (posedge D) (posedge CLK) (-0.067:-0.067:-0.068)) + (HOLD (negedge D) (posedge CLK) (-0.077:-0.077:-0.077)) + (SETUP (posedge D) (posedge CLK) (0.128:0.128:0.128)) + (SETUP (negedge D) (posedge CLK) (0.263:0.263:0.263)) + (WIDTH (posedge CLK) (0.528:0.528:0.528)) + (WIDTH (negedge CLK) (0.587:0.587:0.587)) + (WIDTH (negedge RESET_B) (0.566:0.566:0.566)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._716_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.694:0.694:0.694) (0.811:0.811:0.811)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.671:0.671:0.671)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.528:0.528:0.528)) + (WIDTH (negedge CLK) (0.587:0.587:0.587)) + (WIDTH (negedge RESET_B) (0.565:0.565:0.565)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._717_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.688:0.688:0.688) (0.805:0.805:0.805)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.671:0.671:0.671)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.528:0.528:0.528)) + (WIDTH (negedge CLK) (0.587:0.587:0.587)) + (WIDTH (negedge RESET_B) (0.566:0.566:0.566)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._718_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.784:0.784:0.784) (0.893:0.893:0.893)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.694:0.694:0.694)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.435:-0.435:-0.435)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.528:0.528:0.528)) + (WIDTH (negedge CLK) (0.587:0.587:0.587)) + (WIDTH (negedge RESET_B) (0.645:0.645:0.645)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._719_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.731:0.731:0.731) (0.848:0.848:0.848)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.695:0.695:0.695)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.432:-0.432:-0.432)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.528:0.528:0.528)) + (WIDTH (negedge CLK) (0.587:0.587:0.587)) + (WIDTH (negedge RESET_B) (0.653:0.653:0.653)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._720_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.691:0.691:0.691) (0.807:0.807:0.807)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.693:0.693:0.693)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.435:-0.435:-0.435)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.528:0.528:0.528)) + (WIDTH (negedge CLK) (0.587:0.587:0.587)) + (WIDTH (negedge RESET_B) (0.645:0.645:0.645)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._721_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.726:0.726:0.726) (0.843:0.843:0.843)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) + (WIDTH (negedge CLK) (0.585:0.585:0.585)) + (WIDTH (negedge RESET_B) (0.555:0.555:0.555)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._722_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.724:0.724:0.724) (0.840:0.840:0.840)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.694:0.694:0.694)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.432:-0.432:-0.432)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.276:0.276)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) + (WIDTH (negedge CLK) (0.585:0.585:0.585)) + (WIDTH (negedge RESET_B) (0.651:0.651:0.651)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._723_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.714:0.714:0.714) (0.830:0.830:0.830)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.695:0.695:0.695)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.432:-0.432:-0.432)) + (HOLD (posedge D) (posedge CLK) (-0.067:-0.067:-0.067)) + (HOLD (negedge D) (posedge CLK) (-0.075:-0.076:-0.076)) + (SETUP (posedge D) (posedge CLK) (0.128:0.128:0.128)) + (SETUP (negedge D) (posedge CLK) (0.260:0.261:0.262)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) + (WIDTH (negedge CLK) (0.585:0.585:0.585)) + (WIDTH (negedge RESET_B) (0.653:0.653:0.653)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._724_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.725:0.725:0.725) (0.841:0.841:0.841)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.696:0.696:0.696)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.429:-0.429:-0.429)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) + (WIDTH (negedge CLK) (0.585:0.585:0.585)) + (WIDTH (negedge RESET_B) (0.659:0.659:0.659)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._725_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.691:0.691:0.691) (0.808:0.808:0.808)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.693:0.693:0.693)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.436:-0.436:-0.436)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.528:0.528:0.528)) + (WIDTH (negedge CLK) (0.587:0.587:0.587)) + (WIDTH (negedge RESET_B) (0.643:0.643:0.643)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._726_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.697:0.697:0.697) (0.813:0.813:0.813)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.700:0.700:0.700)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.427:-0.427:-0.427)) + (HOLD (posedge D) (posedge CLK) (-0.082:-0.082:-0.082)) + (HOLD (negedge D) (posedge CLK) (-0.075:-0.075:-0.075)) + (SETUP (posedge D) (posedge CLK) (0.144:0.144:0.144)) + (SETUP (negedge D) (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.532:0.532:0.532)) + (WIDTH (negedge CLK) (0.589:0.589:0.589)) + (WIDTH (negedge RESET_B) (0.676:0.676:0.676)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._727_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.690:0.690:0.690) (0.807:0.807:0.807)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.469:-0.469:-0.469)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.552:0.552:0.552)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._728_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.728:0.728:0.728) (0.844:0.844:0.844)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.470:-0.470:-0.470)) + (HOLD (posedge D) (posedge CLK) (-0.067:-0.067:-0.067)) + (HOLD (negedge D) (posedge CLK) (-0.075:-0.075:-0.076)) + (SETUP (posedge D) (posedge CLK) (0.128:0.128:0.128)) + (SETUP (negedge D) (posedge CLK) (0.260:0.261:0.262)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.551:0.551:0.551)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._729_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.693:0.693:0.693) (0.809:0.809:0.809)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.075:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.136:0.136:0.136)) + (SETUP (negedge D) (posedge CLK) (0.279:0.279:0.279)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.556:0.556:0.556)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._730_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.695:0.695:0.695) (0.812:0.812:0.812)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.470:-0.470:-0.470)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.550:0.550:0.550)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._731_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.797:0.797:0.797) (0.904:0.904:0.904)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) + (HOLD (posedge D) (posedge CLK) (-0.069:-0.069:-0.069)) + (HOLD (negedge D) (posedge CLK) (-0.074:-0.075:-0.076)) + (SETUP (posedge D) (posedge CLK) (0.130:0.130:0.130)) + (SETUP (negedge D) (posedge CLK) (0.259:0.260:0.261)) + (WIDTH (posedge CLK) (0.535:0.535:0.535)) + (WIDTH (negedge CLK) (0.591:0.591:0.591)) + (WIDTH (negedge RESET_B) (0.548:0.548:0.548)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._732_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.694:0.694:0.694) (0.810:0.810:0.810)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.535:0.535:0.535)) + (WIDTH (negedge CLK) (0.591:0.591:0.591)) + (WIDTH (negedge RESET_B) (0.546:0.546:0.546)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._733_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.732:0.732:0.732) (0.848:0.848:0.848)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.472:-0.472:-0.472)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.535:0.535:0.535)) + (WIDTH (negedge CLK) (0.591:0.591:0.591)) + (WIDTH (negedge RESET_B) (0.545:0.545:0.545)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._734_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.713:0.713:0.713) (0.829:0.829:0.829)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.701:0.701:0.701)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.428:-0.428:-0.428)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) + (SETUP (negedge D) (posedge CLK) (0.274:0.274:0.274)) + (WIDTH (posedge CLK) (0.535:0.535:0.535)) + (WIDTH (negedge CLK) (0.591:0.591:0.591)) + (WIDTH (negedge RESET_B) (0.676:0.676:0.676)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._735_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.747:0.747:0.747) (0.862:0.862:0.862)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.671:0.671:0.671)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.470:-0.470:-0.470)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) + (SETUP (negedge D) (posedge CLK) (0.274:0.274:0.274)) + (WIDTH (posedge CLK) (0.537:0.537:0.537)) + (WIDTH (negedge CLK) (0.592:0.592:0.592)) + (WIDTH (negedge RESET_B) (0.553:0.553:0.553)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._736_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.751:0.751:0.751) (0.864:0.864:0.864)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.692:0.692:0.692)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.438:-0.438:-0.438)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.532:0.532:0.532)) + (WIDTH (negedge CLK) (0.589:0.589:0.589)) + (WIDTH (negedge RESET_B) (0.639:0.639:0.639)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._737_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.739:0.739:0.739) (0.854:0.854:0.854)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.693:0.693:0.693)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.439:-0.439:-0.439)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.535:0.535:0.535)) + (WIDTH (negedge CLK) (0.591:0.591:0.591)) + (WIDTH (negedge RESET_B) (0.637:0.637:0.637)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._738_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.693:0.693:0.693) (0.810:0.810:0.810)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.472:-0.472:-0.472)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.535:0.535:0.535)) + (WIDTH (negedge CLK) (0.592:0.592:0.592)) + (WIDTH (negedge RESET_B) (0.545:0.545:0.545)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._739_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.694:0.694:0.694) (0.811:0.811:0.811)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.691:0.691:0.691)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.440:-0.440:-0.440)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.532:0.532:0.532)) + (WIDTH (negedge CLK) (0.589:0.589:0.589)) + (WIDTH (negedge RESET_B) (0.633:0.633:0.633)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._740_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.695:0.695:0.695) (0.812:0.812:0.812)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.693:0.693:0.693)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.437:-0.437:-0.437)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) + (SETUP (negedge D) (posedge CLK) (0.274:0.274:0.274)) + (WIDTH (posedge CLK) (0.532:0.532:0.532)) + (WIDTH (negedge CLK) (0.589:0.589:0.589)) + (WIDTH (negedge RESET_B) (0.642:0.642:0.642)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._741_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.695:0.695:0.695) (0.812:0.812:0.812)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.472:-0.472:-0.472)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.087)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.535:0.535:0.535)) + (WIDTH (negedge CLK) (0.592:0.592:0.592)) + (WIDTH (negedge RESET_B) (0.545:0.545:0.545)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._742_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.693:0.693:0.693) (0.810:0.810:0.810)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.691:0.691:0.691)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.440:-0.440:-0.440)) + (HOLD (posedge D) (posedge CLK) (-0.076:-0.076:-0.076)) + (HOLD (negedge D) (posedge CLK) (-0.063:-0.065:-0.066)) + (SETUP (posedge D) (posedge CLK) (0.137:0.138:0.138)) + (SETUP (negedge D) (posedge CLK) (0.247:0.249:0.250)) + (WIDTH (posedge CLK) (0.532:0.532:0.532)) + (WIDTH (negedge CLK) (0.589:0.589:0.589)) + (WIDTH (negedge RESET_B) (0.634:0.634:0.634)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._743_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.731:0.731:0.731) (0.848:0.848:0.848)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.692:0.692:0.692)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.439:-0.439:-0.439)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.064:-0.066:-0.068)) + (SETUP (posedge D) (posedge CLK) (0.136:0.136:0.136)) + (SETUP (negedge D) (posedge CLK) (0.247:0.250:0.252)) + (WIDTH (posedge CLK) (0.532:0.532:0.532)) + (WIDTH (negedge CLK) (0.589:0.589:0.589)) + (WIDTH (negedge RESET_B) (0.635:0.635:0.635)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._744_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.693:0.693:0.693) (0.810:0.810:0.810)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.700:0.700:0.700)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.428:-0.428:-0.428)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) + (SETUP (negedge D) (posedge CLK) (0.275:0.274:0.274)) + (WIDTH (posedge CLK) (0.532:0.532:0.532)) + (WIDTH (negedge CLK) (0.589:0.589:0.589)) + (WIDTH (negedge RESET_B) (0.674:0.674:0.674)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._745_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.694:0.694:0.694) (0.810:0.810:0.810)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.472:-0.472:-0.472)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) + (SETUP (negedge D) (posedge CLK) (0.274:0.274:0.274)) + (WIDTH (posedge CLK) (0.535:0.535:0.535)) + (WIDTH (negedge CLK) (0.592:0.592:0.592)) + (WIDTH (negedge RESET_B) (0.545:0.545:0.545)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._746_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.692:0.692:0.692) (0.809:0.809:0.809)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.701:0.701:0.701)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.427:-0.427:-0.427)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.532:0.532:0.532)) + (WIDTH (negedge CLK) (0.589:0.589:0.589)) + (WIDTH (negedge RESET_B) (0.678:0.678:0.678)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._747_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.769:0.769:0.769) (0.879:0.879:0.879)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.698:0.698:0.698)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.430:-0.430:-0.430)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) + (SETUP (negedge D) (posedge CLK) (0.275:0.274:0.274)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.665:0.665:0.665)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._748_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.740:0.740:0.740) (0.855:0.855:0.855)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.698:0.698:0.698)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.429:-0.429:-0.429)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.667:0.667:0.667)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._749_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.732:0.732:0.732) (0.848:0.848:0.848)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.697:0.697:0.697)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.431:-0.431:-0.431)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.662:0.662:0.662)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._750_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.690:0.690:0.690) (0.807:0.807:0.807)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.671:0.671:0.671)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.531:0.531:0.531)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.564:0.564:0.564)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._751_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.779:0.779:0.779) (0.889:0.889:0.889)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.077:-0.081)) + (HOLD (negedge D) (posedge CLK) (-0.068:-0.074:-0.080)) + (SETUP (posedge D) (posedge CLK) (0.135:0.139:0.143)) + (SETUP (negedge D) (posedge CLK) (0.253:0.260:0.266)) + (WIDTH (posedge CLK) (0.535:0.535:0.535)) + (WIDTH (negedge CLK) (0.592:0.592:0.592)) + (WIDTH (negedge RESET_B) (0.547:0.547:0.547)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._752_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.730:0.730:0.730) (0.847:0.847:0.847)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.472:-0.472:-0.472)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) + (SETUP (negedge D) (posedge CLK) (0.275:0.274:0.274)) + (WIDTH (posedge CLK) (0.535:0.535:0.535)) + (WIDTH (negedge CLK) (0.592:0.592:0.592)) + (WIDTH (negedge RESET_B) (0.544:0.544:0.544)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._753_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.694:0.694:0.694) (0.811:0.811:0.811)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.702:0.702:0.702)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.426:-0.426:-0.426)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.535:0.535:0.535)) + (WIDTH (negedge CLK) (0.592:0.592:0.592)) + (WIDTH (negedge RESET_B) (0.682:0.682:0.682)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._754_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.693:0.693:0.693) (0.810:0.810:0.810)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.703:0.703:0.703)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.426:-0.426:-0.426)) + (HOLD (posedge D) (posedge CLK) (-0.065:-0.065:-0.065)) + (HOLD (negedge D) (posedge CLK) (-0.073:-0.074:-0.074)) + (SETUP (posedge D) (posedge CLK) (0.125:0.125:0.125)) + (SETUP (negedge D) (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (posedge CLK) (0.535:0.535:0.535)) + (WIDTH (negedge CLK) (0.592:0.592:0.592)) + (WIDTH (negedge RESET_B) (0.684:0.684:0.684)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._755_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.778:0.778:0.778) (0.887:0.887:0.887)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.672:0.672:0.672)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.087:-0.087)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.531:0.531:0.531)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.566:0.566:0.566)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._756_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.723:0.723:0.723) (0.840:0.840:0.840)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.673:0.673:0.673)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.465:-0.465:-0.465)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.531:0.531:0.531)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.569:0.569:0.569)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._757_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.732:0.732:0.732) (0.848:0.848:0.848)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.673:0.673:0.673)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.465:-0.465:-0.465)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.531:0.531:0.531)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.569:0.569:0.569)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._758_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.690:0.690:0.690) (0.807:0.807:0.807)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.672:0.672:0.672)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) + (SETUP (negedge D) (posedge CLK) (0.274:0.274:0.274)) + (WIDTH (posedge CLK) (0.531:0.531:0.531)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.567:0.567:0.567)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_16") + (INSTANCE mprj2.clkbuf_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (1.360:1.360:1.360) (1.246:1.246:1.246)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_0_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.350:0.350:0.350) (0.328:0.328:0.328)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_1_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.353:0.353:0.353) (0.330:0.330:0.330)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_2_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.352:0.352:0.352) (0.329:0.329:0.329)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_3_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.353:0.353:0.353) (0.330:0.330:0.330)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_4_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.354:0.354:0.354) (0.331:0.331:0.331)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_5_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.356:0.356:0.356) (0.333:0.333:0.333)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_6_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.355:0.355:0.355) (0.332:0.332:0.332)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_7_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.353:0.353:0.353) (0.330:0.330:0.330)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload0) + (DELAY + (ABSOLUTE + (IOPATH A X (0.206:0.206:0.206) (0.221:0.221:0.221)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload1) + (DELAY + (ABSOLUTE + (IOPATH A X (0.207:0.207:0.207) (0.223:0.223:0.223)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload2) + (DELAY + (ABSOLUTE + (IOPATH A X (0.207:0.207:0.207) (0.222:0.222:0.222)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload3) + (DELAY + (ABSOLUTE + (IOPATH A X (0.207:0.207:0.207) (0.223:0.223:0.223)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload4) + (DELAY + (ABSOLUTE + (IOPATH A X (0.208:0.208:0.208) (0.223:0.223:0.223)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload5) + (DELAY + (ABSOLUTE + (IOPATH A X (0.209:0.209:0.209) (0.224:0.224:0.224)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout15) + (DELAY + (ABSOLUTE + (IOPATH A X (1.034:1.034:1.034) (0.932:0.932:0.932)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout17) + (DELAY + (ABSOLUTE + (IOPATH A X (1.154:1.154:1.154) (0.991:0.991:0.991)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout19) + (DELAY + (ABSOLUTE + (IOPATH A X (0.892:0.892:0.892) (0.765:0.765:0.765)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout21) + (DELAY + (ABSOLUTE + (IOPATH A X (1.345:1.345:1.345) (1.188:1.188:1.188)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout23) + (DELAY + (ABSOLUTE + (IOPATH A X (1.058:1.058:1.058) (0.921:0.921:0.921)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout25) + (DELAY + (ABSOLUTE + (IOPATH A X (1.250:1.250:1.250) (1.057:1.057:1.057)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold100) + (DELAY + (ABSOLUTE + (IOPATH A X (1.049:1.055:1.062) (1.110:1.121:1.132)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold101) + (DELAY + (ABSOLUTE + (IOPATH A X (1.187:1.187:1.187) (1.254:1.254:1.254)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold102) + (DELAY + (ABSOLUTE + (IOPATH A X (1.044:1.050:1.056) (1.105:1.113:1.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold103) + (DELAY + (ABSOLUTE + (IOPATH A X (1.127:1.127:1.127) (1.202:1.202:1.202)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold104) + (DELAY + (ABSOLUTE + (IOPATH A X (1.090:1.094:1.097) (1.150:1.158:1.165)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold105) + (DELAY + (ABSOLUTE + (IOPATH A X (1.179:1.179:1.179) (1.253:1.253:1.253)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold106) + (DELAY + (ABSOLUTE + (IOPATH A X (1.084:1.085:1.086) (1.139:1.142:1.145)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold107) + (DELAY + (ABSOLUTE + (IOPATH A X (1.052:1.052:1.053) (1.106:1.107:1.108)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold108) + (DELAY + (ABSOLUTE + (IOPATH A X (1.283:1.283:1.283) (1.327:1.327:1.327)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold109) + (DELAY + (ABSOLUTE + (IOPATH A X (1.033:1.052:1.071) (1.115:1.124:1.132)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold110) + (DELAY + (ABSOLUTE + (IOPATH A X (1.255:1.255:1.255) (1.307:1.307:1.307)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold111) + (DELAY + (ABSOLUTE + (IOPATH A X (1.048:1.055:1.061) (1.110:1.117:1.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold112) + (DELAY + (ABSOLUTE + (IOPATH A X (1.204:1.204:1.204) (1.273:1.273:1.273)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold113) + (DELAY + (ABSOLUTE + (IOPATH A X (1.089:1.102:1.115) (1.113:1.134:1.155)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold114) + (DELAY + (ABSOLUTE + (IOPATH A X (1.189:1.189:1.189) (1.261:1.261:1.261)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold115) + (DELAY + (ABSOLUTE + (IOPATH A X (1.091:1.091:1.091) (1.144:1.149:1.154)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold116) + (DELAY + (ABSOLUTE + (IOPATH A X (1.051:1.051:1.052) (1.109:1.113:1.117)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold117) + (DELAY + (ABSOLUTE + (IOPATH A X (1.285:1.285:1.285) (1.329:1.329:1.329)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold118) + (DELAY + (ABSOLUTE + (IOPATH A X (1.054:1.061:1.068) (1.111:1.120:1.130)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold119) + (DELAY + (ABSOLUTE + (IOPATH A X (1.129:1.129:1.129) (1.207:1.207:1.207)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold120) + (DELAY + (ABSOLUTE + (IOPATH A X (1.048:1.051:1.055) (1.109:1.113:1.118)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold121) + (DELAY + (ABSOLUTE + (IOPATH A X (1.146:1.146:1.146) (1.222:1.222:1.222)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold122) + (DELAY + (ABSOLUTE + (IOPATH A X (1.119:1.122:1.124) (1.173:1.176:1.179)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold123) + (DELAY + (ABSOLUTE + (IOPATH A X (1.044:1.044:1.044) (1.098:1.100:1.102)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold124) + (DELAY + (ABSOLUTE + (IOPATH A X (1.233:1.233:1.233) (1.293:1.293:1.293)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold125) + (DELAY + (ABSOLUTE + (IOPATH A X (1.047:1.053:1.059) (1.105:1.112:1.119)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold126) + (DELAY + (ABSOLUTE + (IOPATH A X (1.189:1.189:1.189) (1.262:1.262:1.262)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold127) + (DELAY + (ABSOLUTE + (IOPATH A X (1.152:1.152:1.152) (1.227:1.227:1.227)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold128) + (DELAY + (ABSOLUTE + (IOPATH A X (1.092:1.095:1.097) (1.148:1.156:1.165)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold129) + (DELAY + (ABSOLUTE + (IOPATH A X (1.166:1.166:1.166) (1.242:1.242:1.242)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold130) + (DELAY + (ABSOLUTE + (IOPATH A X (1.049:1.053:1.056) (1.102:1.106:1.110)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold131) + (DELAY + (ABSOLUTE + (IOPATH A X (1.289:1.289:1.289) (1.333:1.333:1.333)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold132) + (DELAY + (ABSOLUTE + (IOPATH A X (1.044:1.051:1.058) (1.108:1.117:1.127)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold133) + (DELAY + (ABSOLUTE + (IOPATH A X (1.236:1.236:1.236) (1.296:1.296:1.296)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold134) + (DELAY + (ABSOLUTE + (IOPATH A X (1.048:1.054:1.060) (1.110:1.117:1.124)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold135) + (DELAY + (ABSOLUTE + (IOPATH A X (1.166:1.166:1.166) (1.243:1.243:1.243)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold136) + (DELAY + (ABSOLUTE + (IOPATH A X (1.047:1.051:1.054) (1.109:1.110:1.111)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold137) + (DELAY + (ABSOLUTE + (IOPATH A X (1.144:1.144:1.144) (1.218:1.218:1.218)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold138) + (DELAY + (ABSOLUTE + (IOPATH A X (1.048:1.049:1.049) (1.104:1.106:1.108)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold139) + (DELAY + (ABSOLUTE + (IOPATH A X (1.152:1.152:1.152) (1.229:1.229:1.229)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold140) + (DELAY + (ABSOLUTE + (IOPATH A X (1.030:1.031:1.032) (1.113:1.113:1.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold141) + (DELAY + (ABSOLUTE + (IOPATH A X (1.235:1.235:1.235) (1.294:1.294:1.294)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold142) + (DELAY + (ABSOLUTE + (IOPATH A X (1.204:1.204:1.204) (1.271:1.271:1.271)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold143) + (DELAY + (ABSOLUTE + (IOPATH A X (1.060:1.066:1.072) (1.116:1.124:1.132)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold144) + (DELAY + (ABSOLUTE + (IOPATH A X (1.258:1.258:1.258) (1.312:1.312:1.312)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold145) + (DELAY + (ABSOLUTE + (IOPATH A X (1.042:1.048:1.055) (1.105:1.114:1.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold146) + (DELAY + (ABSOLUTE + (IOPATH A X (1.158:1.158:1.158) (1.230:1.230:1.230)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold147) + (DELAY + (ABSOLUTE + (IOPATH A X (1.093:1.095:1.098) (1.152:1.160:1.169)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold148) + (DELAY + (ABSOLUTE + (IOPATH A X (1.120:1.120:1.120) (1.198:1.198:1.198)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold149) + (DELAY + (ABSOLUTE + (IOPATH A X (1.077:1.086:1.094) (1.105:1.114:1.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold150) + (DELAY + (ABSOLUTE + (IOPATH A X (1.219:1.219:1.219) (1.279:1.279:1.279)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold151) + (DELAY + (ABSOLUTE + (IOPATH A X (1.035:1.036:1.037) (1.133:1.133:1.134)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold152) + (DELAY + (ABSOLUTE + (IOPATH A X (1.132:1.132:1.132) (1.208:1.208:1.208)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold153) + (DELAY + (ABSOLUTE + (IOPATH A X (1.029:1.029:1.030) (1.103:1.106:1.109)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold154) + (DELAY + (ABSOLUTE + (IOPATH A X (1.122:1.122:1.122) (1.200:1.200:1.200)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold155) + (DELAY + (ABSOLUTE + (IOPATH A X (1.065:1.068:1.072) (1.115:1.120:1.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold156) + (DELAY + (ABSOLUTE + (IOPATH A X (1.161:1.161:1.161) (1.235:1.235:1.235)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold157) + (DELAY + (ABSOLUTE + (IOPATH A X (1.026:1.027:1.028) (1.104:1.107:1.110)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold158) + (DELAY + (ABSOLUTE + (IOPATH A X (1.182:1.182:1.182) (1.252:1.252:1.252)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold159) + (DELAY + (ABSOLUTE + (IOPATH A X (1.063:1.083:1.102) (1.146:1.150:1.155)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold160) + (DELAY + (ABSOLUTE + (IOPATH A X (1.052:1.052:1.053) (1.111:1.111:1.111)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold161) + (DELAY + (ABSOLUTE + (IOPATH A X (1.170:1.170:1.170) (1.244:1.244:1.244)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold162) + (DELAY + (ABSOLUTE + (IOPATH A X (1.035:1.036:1.036) (1.105:1.109:1.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold163) + (DELAY + (ABSOLUTE + (IOPATH A X (1.097:1.097:1.097) (1.177:1.177:1.177)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold164) + (DELAY + (ABSOLUTE + (IOPATH A X (1.027:1.027:1.027) (1.111:1.111:1.111)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold165) + (DELAY + (ABSOLUTE + (IOPATH A X (1.107:1.107:1.107) (1.187:1.187:1.187)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold166) + (DELAY + (ABSOLUTE + (IOPATH A X (1.106:1.106:1.106) (1.186:1.186:1.186)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold167) + (DELAY + (ABSOLUTE + (IOPATH A X (1.022:1.025:1.028) (1.104:1.104:1.105)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold168) + (DELAY + (ABSOLUTE + (IOPATH A X (1.027:1.027:1.027) (1.111:1.111:1.111)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold169) + (DELAY + (ABSOLUTE + (IOPATH A X (1.160:1.160:1.160) (1.233:1.233:1.233)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold170) + (DELAY + (ABSOLUTE + (IOPATH A X (1.109:1.109:1.109) (1.186:1.186:1.186)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold171) + (DELAY + (ABSOLUTE + (IOPATH A X (1.034:1.038:1.041) (1.118:1.119:1.119)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold172) + (DELAY + (ABSOLUTE + (IOPATH A X (1.126:1.126:1.126) (1.206:1.206:1.206)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold173) + (DELAY + (ABSOLUTE + (IOPATH A X (1.026:1.026:1.026) (1.110:1.110:1.110)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold174) + (DELAY + (ABSOLUTE + (IOPATH A X (1.223:1.223:1.223) (1.286:1.286:1.286)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold175) + (DELAY + (ABSOLUTE + (IOPATH A X (1.031:1.050:1.068) (1.115:1.119:1.124)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold176) + (DELAY + (ABSOLUTE + (IOPATH A X (1.184:1.184:1.184) (1.256:1.256:1.256)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold177) + (DELAY + (ABSOLUTE + (IOPATH A X (1.181:1.181:1.181) (1.255:1.255:1.255)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold178) + (DELAY + (ABSOLUTE + (IOPATH A X (1.024:1.027:1.030) (1.106:1.107:1.108)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold179) + (DELAY + (ABSOLUTE + (IOPATH A X (1.037:1.037:1.037) (1.114:1.115:1.116)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold180) + (DELAY + (ABSOLUTE + (IOPATH A X (1.144:1.144:1.144) (1.219:1.219:1.219)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold181) + (DELAY + (ABSOLUTE + (IOPATH A X (1.173:1.173:1.173) (1.248:1.248:1.248)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold182) + (DELAY + (ABSOLUTE + (IOPATH A X (1.049:1.049:1.049) (1.130:1.132:1.135)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold183) + (DELAY + (ABSOLUTE + (IOPATH A X (1.044:1.044:1.044) (1.120:1.121:1.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold184) + (DELAY + (ABSOLUTE + (IOPATH A X (1.200:1.200:1.200) (1.269:1.269:1.269)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold185) + (DELAY + (ABSOLUTE + (IOPATH A X (1.055:1.055:1.055) (1.110:1.113:1.117)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold186) + (DELAY + (ABSOLUTE + (IOPATH A X (1.147:1.147:1.147) (1.223:1.223:1.223)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold187) + (DELAY + (ABSOLUTE + (IOPATH A X (1.022:1.022:1.022) (1.130:1.130:1.130)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold188) + (DELAY + (ABSOLUTE + (IOPATH A X (1.049:1.049:1.049) (1.125:1.126:1.127)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold189) + (DELAY + (ABSOLUTE + (IOPATH A X (1.160:1.160:1.160) (1.236:1.236:1.236)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold190) + (DELAY + (ABSOLUTE + (IOPATH A X (1.150:1.150:1.150) (1.226:1.226:1.226)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold191) + (DELAY + (ABSOLUTE + (IOPATH A X (1.039:1.039:1.039) (1.116:1.117:1.118)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold192) + (DELAY + (ABSOLUTE + (IOPATH A X (1.166:1.166:1.166) (1.236:1.236:1.236)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold193) + (DELAY + (ABSOLUTE + (IOPATH A X (1.181:1.181:1.181) (1.253:1.253:1.253)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold194) + (DELAY + (ABSOLUTE + (IOPATH A X (1.029:1.029:1.029) (1.109:1.109:1.109)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold195) + (DELAY + (ABSOLUTE + (IOPATH A X (1.039:1.039:1.039) (1.106:1.108:1.110)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold196) + (DELAY + (ABSOLUTE + (IOPATH A X (1.102:1.102:1.102) (1.180:1.180:1.180)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold27) + (DELAY + (ABSOLUTE + (IOPATH A X (1.233:1.233:1.233) (1.292:1.292:1.292)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold28) + (DELAY + (ABSOLUTE + (IOPATH A X (1.042:1.043:1.045) (1.101:1.107:1.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold29) + (DELAY + (ABSOLUTE + (IOPATH A X (1.158:1.158:1.158) (1.231:1.231:1.231)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold30) + (DELAY + (ABSOLUTE + (IOPATH A X (1.041:1.047:1.053) (1.103:1.108:1.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold31) + (DELAY + (ABSOLUTE + (IOPATH A X (1.154:1.154:1.154) (1.227:1.227:1.227)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold32) + (DELAY + (ABSOLUTE + (IOPATH A X (1.044:1.050:1.056) (1.104:1.109:1.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold33) + (DELAY + (ABSOLUTE + (IOPATH A X (1.208:1.208:1.208) (1.274:1.274:1.274)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold34) + (DELAY + (ABSOLUTE + (IOPATH A X (1.053:1.056:1.059) (1.114:1.121:1.127)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold35) + (DELAY + (ABSOLUTE + (IOPATH A X (1.172:1.172:1.172) (1.244:1.244:1.244)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold36) + (DELAY + (ABSOLUTE + (IOPATH A X (1.027:1.047:1.067) (1.110:1.115:1.120)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold37) + (DELAY + (ABSOLUTE + (IOPATH A X (1.188:1.188:1.188) (1.259:1.259:1.259)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold38) + (DELAY + (ABSOLUTE + (IOPATH A X (1.033:1.051:1.069) (1.115:1.121:1.127)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold39) + (DELAY + (ABSOLUTE + (IOPATH A X (1.193:1.193:1.193) (1.261:1.261:1.261)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold40) + (DELAY + (ABSOLUTE + (IOPATH A X (1.043:1.049:1.055) (1.105:1.111:1.117)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold41) + (DELAY + (ABSOLUTE + (IOPATH A X (1.188:1.188:1.188) (1.259:1.259:1.259)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold42) + (DELAY + (ABSOLUTE + (IOPATH A X (1.045:1.051:1.057) (1.106:1.111:1.117)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold43) + (DELAY + (ABSOLUTE + (IOPATH A X (1.186:1.186:1.186) (1.256:1.256:1.256)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold44) + (DELAY + (ABSOLUTE + (IOPATH A X (1.047:1.053:1.060) (1.109:1.120:1.131)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold45) + (DELAY + (ABSOLUTE + (IOPATH A X (1.167:1.167:1.167) (1.238:1.238:1.238)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold46) + (DELAY + (ABSOLUTE + (IOPATH A X (1.044:1.050:1.056) (1.105:1.111:1.116)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold47) + (DELAY + (ABSOLUTE + (IOPATH A X (1.207:1.207:1.207) (1.273:1.273:1.273)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold48) + (DELAY + (ABSOLUTE + (IOPATH A X (1.032:1.051:1.070) (1.115:1.121:1.127)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold49) + (DELAY + (ABSOLUTE + (IOPATH A X (1.210:1.210:1.210) (1.274:1.274:1.274)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold50) + (DELAY + (ABSOLUTE + (IOPATH A X (1.028:1.047:1.065) (1.110:1.116:1.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold51) + (DELAY + (ABSOLUTE + (IOPATH A X (1.218:1.218:1.218) (1.279:1.279:1.279)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold52) + (DELAY + (ABSOLUTE + (IOPATH A X (1.042:1.048:1.054) (1.104:1.110:1.117)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold53) + (DELAY + (ABSOLUTE + (IOPATH A X (1.228:1.228:1.228) (1.288:1.288:1.288)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold54) + (DELAY + (ABSOLUTE + (IOPATH A X (1.048:1.054:1.061) (1.106:1.114:1.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold55) + (DELAY + (ABSOLUTE + (IOPATH A X (1.220:1.220:1.220) (1.280:1.280:1.280)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold56) + (DELAY + (ABSOLUTE + (IOPATH A X (1.051:1.058:1.064) (1.110:1.118:1.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold57) + (DELAY + (ABSOLUTE + (IOPATH A X (1.228:1.228:1.228) (1.287:1.287:1.287)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold58) + (DELAY + (ABSOLUTE + (IOPATH A X (1.058:1.064:1.070) (1.118:1.125:1.133)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold59) + (DELAY + (ABSOLUTE + (IOPATH A X (1.224:1.224:1.224) (1.283:1.283:1.283)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold60) + (DELAY + (ABSOLUTE + (IOPATH A X (1.043:1.063:1.082) (1.127:1.134:1.140)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold61) + (DELAY + (ABSOLUTE + (IOPATH A X (1.115:1.115:1.115) (1.194:1.194:1.194)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold62) + (DELAY + (ABSOLUTE + (IOPATH A X (1.028:1.029:1.030) (1.107:1.110:1.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold63) + (DELAY + (ABSOLUTE + (IOPATH A X (1.205:1.205:1.205) (1.272:1.272:1.272)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold64) + (DELAY + (ABSOLUTE + (IOPATH A X (1.045:1.051:1.057) (1.107:1.113:1.119)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold65) + (DELAY + (ABSOLUTE + (IOPATH A X (1.225:1.225:1.225) (1.287:1.287:1.287)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold66) + (DELAY + (ABSOLUTE + (IOPATH A X (1.036:1.054:1.073) (1.118:1.125:1.131)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold67) + (DELAY + (ABSOLUTE + (IOPATH A X (1.103:1.103:1.103) (1.183:1.183:1.183)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold68) + (DELAY + (ABSOLUTE + (IOPATH A X (1.086:1.086:1.086) (1.138:1.139:1.140)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold69) + (DELAY + (ABSOLUTE + (IOPATH A X (1.055:1.055:1.056) (1.104:1.110:1.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold70) + (DELAY + (ABSOLUTE + (IOPATH A X (1.243:1.243:1.243) (1.298:1.298:1.298)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold71) + (DELAY + (ABSOLUTE + (IOPATH A X (1.041:1.048:1.054) (1.104:1.111:1.118)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold72) + (DELAY + (ABSOLUTE + (IOPATH A X (1.146:1.146:1.146) (1.220:1.220:1.220)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold73) + (DELAY + (ABSOLUTE + (IOPATH A X (1.097:1.101:1.105) (1.155:1.158:1.161)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold74) + (DELAY + (ABSOLUTE + (IOPATH A X (1.048:1.049:1.049) (1.103:1.106:1.108)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold75) + (DELAY + (ABSOLUTE + (IOPATH A X (1.264:1.264:1.264) (1.315:1.315:1.315)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold76) + (DELAY + (ABSOLUTE + (IOPATH A X (1.027:1.045:1.063) (1.108:1.116:1.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold77) + (DELAY + (ABSOLUTE + (IOPATH A X (1.239:1.239:1.239) (1.296:1.296:1.296)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold78) + (DELAY + (ABSOLUTE + (IOPATH A X (1.028:1.046:1.063) (1.110:1.116:1.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold79) + (DELAY + (ABSOLUTE + (IOPATH A X (1.242:1.242:1.242) (1.299:1.299:1.299)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold80) + (DELAY + (ABSOLUTE + (IOPATH A X (1.029:1.048:1.068) (1.110:1.117:1.124)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold81) + (DELAY + (ABSOLUTE + (IOPATH A X (1.109:1.109:1.109) (1.189:1.189:1.189)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold82) + (DELAY + (ABSOLUTE + (IOPATH A X (1.027:1.027:1.028) (1.102:1.105:1.108)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold83) + (DELAY + (ABSOLUTE + (IOPATH A X (1.109:1.109:1.109) (1.189:1.189:1.189)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold84) + (DELAY + (ABSOLUTE + (IOPATH A X (1.028:1.028:1.029) (1.103:1.106:1.109)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold85) + (DELAY + (ABSOLUTE + (IOPATH A X (1.112:1.112:1.112) (1.191:1.191:1.191)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold86) + (DELAY + (ABSOLUTE + (IOPATH A X (1.025:1.026:1.026) (1.100:1.103:1.106)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold87) + (DELAY + (ABSOLUTE + (IOPATH A X (1.246:1.246:1.246) (1.299:1.299:1.299)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold88) + (DELAY + (ABSOLUTE + (IOPATH A X (1.045:1.051:1.058) (1.108:1.118:1.129)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold89) + (DELAY + (ABSOLUTE + (IOPATH A X (1.174:1.174:1.174) (1.250:1.250:1.250)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold90) + (DELAY + (ABSOLUTE + (IOPATH A X (1.086:1.086:1.086) (1.136:1.142:1.147)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold91) + (DELAY + (ABSOLUTE + (IOPATH A X (1.046:1.047:1.047) (1.099:1.101:1.103)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold92) + (DELAY + (ABSOLUTE + (IOPATH A X (1.106:1.106:1.106) (1.185:1.185:1.185)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold93) + (DELAY + (ABSOLUTE + (IOPATH A X (1.028:1.029:1.029) (1.103:1.106:1.109)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold94) + (DELAY + (ABSOLUTE + (IOPATH A X (1.112:1.112:1.112) (1.192:1.192:1.192)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold95) + (DELAY + (ABSOLUTE + (IOPATH A X (1.026:1.027:1.027) (1.101:1.104:1.107)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold96) + (DELAY + (ABSOLUTE + (IOPATH A X (1.157:1.157:1.157) (1.232:1.232:1.232)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold97) + (DELAY + (ABSOLUTE + (IOPATH A X (1.085:1.085:1.085) (1.142:1.144:1.147)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold98) + (DELAY + (ABSOLUTE + (IOPATH A X (1.051:1.052:1.053) (1.111:1.112:1.112)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold99) + (DELAY + (ABSOLUTE + (IOPATH A X (1.272:1.272:1.272) (1.319:1.319:1.319)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_2") + (INSTANCE mprj2.input1) + (DELAY + (ABSOLUTE + (IOPATH A X (1.544:1.544:1.544) (1.225:1.225:1.225)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew16) + (DELAY + (ABSOLUTE + (IOPATH A X (0.630:0.630:0.630) (0.602:0.602:0.602)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew22) + (DELAY + (ABSOLUTE + (IOPATH A X (0.652:0.652:0.652) (0.640:0.640:0.640)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew26) + (DELAY + (ABSOLUTE + (IOPATH A X (0.624:0.624:0.624) (0.583:0.583:0.583)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_6") + (INSTANCE mprj2.max_cap18) + (DELAY + (ABSOLUTE + (IOPATH A X (0.527:0.527:0.527) (0.547:0.547:0.547)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output10) + (DELAY + (ABSOLUTE + (IOPATH A X (1.805:1.806:1.807) (1.566:1.567:1.567)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output11) + (DELAY + (ABSOLUTE + (IOPATH A X (2.633:2.633:2.634) (2.283:2.283:2.283)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output12) + (DELAY + (ABSOLUTE + (IOPATH A X (3.125:3.125:3.126) (2.713:2.713:2.713)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output2) + (DELAY + (ABSOLUTE + (IOPATH A X (5.775:5.775:5.775) (4.796:4.796:4.796)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output3) + (DELAY + (ABSOLUTE + (IOPATH A X (3.454:3.454:3.454) (3.011:3.011:3.011)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output4) + (DELAY + (ABSOLUTE + (IOPATH A X (5.368:5.371:5.373) (4.547:4.547:4.547)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output5) + (DELAY + (ABSOLUTE + (IOPATH A X (4.672:4.673:4.675) (3.999:3.999:3.999)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output6) + (DELAY + (ABSOLUTE + (IOPATH A X (3.730:3.731:3.733) (3.245:3.245:3.245)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output7) + (DELAY + (ABSOLUTE + (IOPATH A X (2.782:2.782:2.783) (2.462:2.462:2.462)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output8) + (DELAY + (ABSOLUTE + (IOPATH A X (2.255:2.255:2.255) (2.018:2.018:2.019)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output9) + (DELAY + (ABSOLUTE + (IOPATH A X (1.353:1.354:1.355) (1.180:1.181:1.182)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_8") + (INSTANCE mprj2.wire13) + (DELAY + (ABSOLUTE + (IOPATH A X (0.489:0.499:0.510) (0.579:0.579:0.579)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_12") + (INSTANCE mprj2.wire14) + (DELAY + (ABSOLUTE + (IOPATH A X (0.435:0.436:0.437) (0.395:0.395:0.396)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.wire20) + (DELAY + (ABSOLUTE + (IOPATH A X (0.461:0.461:0.461) (0.414:0.414:0.414)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.wire24) + (DELAY + (ABSOLUTE + (IOPATH A X (0.621:0.621:0.621) (0.596:0.596:0.596)) + ) + ) + ) ) diff --git a/signoff/openframe_project_wrapper/sdf/max_tt_025C_1v80/openframe_project_wrapper.sdf b/signoff/openframe_project_wrapper/sdf/max_tt_025C_1v80/openframe_project_wrapper.sdf index 1be9641..684a285 100644 --- a/signoff/openframe_project_wrapper/sdf/max_tt_025C_1v80/openframe_project_wrapper.sdf +++ b/signoff/openframe_project_wrapper/sdf/max_tt_025C_1v80/openframe_project_wrapper.sdf @@ -1,7 +1,7 @@ (DELAYFILE (SDFVERSION "3.0") (DESIGN "openframe_project_wrapper") - (DATE "Thu Sep 24 11:25:20 2026") + (DATE "Thu Sep 24 10:41:30 2026") (VENDOR "Parallax") (PROGRAM "STA") (VERSION "2.7.0") @@ -15,10 +15,14 @@ (INSTANCE) (DELAY (ABSOLUTE - (INTERCONNECT gpio_in[1] mprj.ANTENNA_input1_A.DIODE (0.096:0.096:0.096) (0.048:0.048:0.048)) - (INTERCONNECT gpio_in[1] mprj.input1.A (0.096:0.096:0.096) (0.048:0.048:0.048)) - (INTERCONNECT gpio_in[0] mprj.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (0.679:0.679:0.679) (0.380:0.380:0.380)) - (INTERCONNECT gpio_in[0] mprj.clkbuf_0_wb_clk_i.A (0.679:0.679:0.679) (0.380:0.380:0.380)) + (INTERCONNECT gpio_in[1] mprj.ANTENNA_input1_A.DIODE (1.206:1.206:1.206) (0.633:0.633:0.633)) + (INTERCONNECT gpio_in[1] mprj.input1.A (1.206:1.206:1.206) (0.633:0.633:0.633)) + (INTERCONNECT gpio_in[1] mprj2.ANTENNA_input1_A.DIODE (1.218:1.218:1.218) (0.646:0.646:0.646)) + (INTERCONNECT gpio_in[1] mprj2.input1.A (1.218:1.218:1.218) (0.646:0.646:0.646)) + (INTERCONNECT gpio_in[0] mprj.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (2.295:2.295:2.295) (1.251:1.251:1.251)) + (INTERCONNECT gpio_in[0] mprj.clkbuf_0_wb_clk_i.A (2.295:2.295:2.295) (1.251:1.251:1.251)) + (INTERCONNECT gpio_in[0] mprj2.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (2.318:2.318:2.318) (1.274:1.274:1.274)) + (INTERCONNECT gpio_in[0] mprj2.clkbuf_0_wb_clk_i.A (2.319:2.319:2.319) (1.274:1.274:1.274)) (INTERCONNECT gpio_loopback_one[43] gpio_inp_dis[43] (0.230:0.230:0.230) (0.118:0.118:0.118)) (INTERCONNECT gpio_loopback_one[43] gpio_oeb[43] (0.230:0.230:0.230) (0.118:0.118:0.118)) (INTERCONNECT gpio_loopback_one[42] gpio_inp_dis[42] (0.233:0.233:0.233) (0.120:0.120:0.120)) @@ -35,30 +39,41 @@ (INTERCONNECT gpio_loopback_one[37] gpio_oeb[37] (0.242:0.242:0.242) (0.124:0.124:0.124)) (INTERCONNECT gpio_loopback_one[36] gpio_inp_dis[36] (0.240:0.240:0.240) (0.124:0.124:0.124)) (INTERCONNECT gpio_loopback_one[36] gpio_oeb[36] (0.239:0.239:0.239) (0.123:0.123:0.123)) - (INTERCONNECT gpio_loopback_one[35] gpio_inp_dis[35] (0.240:0.240:0.240) (0.123:0.123:0.123)) - (INTERCONNECT gpio_loopback_one[35] gpio_oeb[35] (0.240:0.240:0.240) (0.123:0.123:0.123)) - (INTERCONNECT gpio_loopback_one[34] gpio_inp_dis[34] (0.238:0.238:0.238) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[34] gpio_oeb[34] (0.237:0.237:0.237) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[33] gpio_inp_dis[33] (0.238:0.238:0.238) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[33] gpio_oeb[33] (0.238:0.238:0.238) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[32] gpio_inp_dis[32] (0.240:0.240:0.240) (0.123:0.123:0.123)) - (INTERCONNECT gpio_loopback_one[32] gpio_oeb[32] (0.240:0.240:0.240) (0.123:0.123:0.123)) - (INTERCONNECT gpio_loopback_one[31] gpio_inp_dis[31] (0.238:0.238:0.238) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[31] gpio_oeb[31] (0.238:0.238:0.238) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[30] gpio_inp_dis[30] (0.241:0.241:0.241) (0.124:0.124:0.124)) - (INTERCONNECT gpio_loopback_one[30] gpio_oeb[30] (0.240:0.240:0.240) (0.123:0.123:0.123)) - (INTERCONNECT gpio_loopback_one[29] gpio_inp_dis[29] (0.239:0.239:0.239) (0.123:0.123:0.123)) - (INTERCONNECT gpio_loopback_one[29] gpio_oeb[29] (0.238:0.238:0.238) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[28] gpio_inp_dis[28] (0.236:0.236:0.236) (0.121:0.121:0.121)) - (INTERCONNECT gpio_loopback_one[28] gpio_oeb[28] (0.236:0.236:0.236) (0.121:0.121:0.121)) - (INTERCONNECT gpio_loopback_one[27] gpio_inp_dis[27] (0.242:0.242:0.242) (0.124:0.124:0.124)) - (INTERCONNECT gpio_loopback_one[27] gpio_oeb[27] (0.242:0.242:0.242) (0.124:0.124:0.124)) - (INTERCONNECT gpio_loopback_one[26] gpio_inp_dis[26] (0.239:0.239:0.239) (0.123:0.123:0.123)) - (INTERCONNECT gpio_loopback_one[26] gpio_oeb[26] (0.238:0.238:0.238) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[25] gpio_inp_dis[25] (0.239:0.239:0.239) (0.123:0.123:0.123)) - (INTERCONNECT gpio_loopback_one[25] gpio_oeb[25] (0.239:0.239:0.239) (0.123:0.123:0.123)) - (INTERCONNECT gpio_loopback_one[24] gpio_inp_dis[24] (0.236:0.236:0.236) (0.121:0.121:0.121)) - (INTERCONNECT gpio_loopback_one[24] gpio_oeb[24] (0.235:0.235:0.235) (0.121:0.121:0.121)) + (INTERCONNECT gpio_loopback_one[35] gpio_inp_dis[35] (0.242:0.242:0.242) (0.124:0.124:0.124)) + (INTERCONNECT gpio_loopback_one[35] gpio_oeb[35] (0.241:0.241:0.241) (0.124:0.124:0.124)) + (INTERCONNECT gpio_loopback_one[34] gpio_dm1[34] (0.356:0.356:0.356) (0.185:0.185:0.185)) + (INTERCONNECT gpio_loopback_one[34] gpio_dm2[34] (0.353:0.353:0.353) (0.182:0.182:0.182)) + (INTERCONNECT gpio_loopback_one[34] gpio_inp_dis[34] (0.355:0.355:0.355) (0.184:0.184:0.184)) + (INTERCONNECT gpio_loopback_one[33] gpio_dm1[33] (0.356:0.356:0.356) (0.185:0.185:0.185)) + (INTERCONNECT gpio_loopback_one[33] gpio_dm2[33] (0.356:0.356:0.356) (0.184:0.184:0.184)) + (INTERCONNECT gpio_loopback_one[33] gpio_inp_dis[33] (0.356:0.356:0.356) (0.185:0.185:0.185)) + (INTERCONNECT gpio_loopback_one[32] gpio_dm1[32] (0.353:0.353:0.353) (0.184:0.184:0.184)) + (INTERCONNECT gpio_loopback_one[32] gpio_dm2[32] (0.351:0.351:0.351) (0.181:0.181:0.181)) + (INTERCONNECT gpio_loopback_one[32] gpio_inp_dis[32] (0.353:0.353:0.353) (0.183:0.183:0.183)) + (INTERCONNECT gpio_loopback_one[31] gpio_dm1[31] (0.351:0.351:0.351) (0.182:0.182:0.182)) + (INTERCONNECT gpio_loopback_one[31] gpio_dm2[31] (0.350:0.350:0.350) (0.181:0.181:0.181)) + (INTERCONNECT gpio_loopback_one[31] gpio_inp_dis[31] (0.350:0.350:0.350) (0.181:0.181:0.181)) + (INTERCONNECT gpio_loopback_one[30] gpio_dm1[30] (0.351:0.351:0.351) (0.182:0.182:0.182)) + (INTERCONNECT gpio_loopback_one[30] gpio_dm2[30] (0.350:0.350:0.350) (0.181:0.181:0.181)) + (INTERCONNECT gpio_loopback_one[30] gpio_inp_dis[30] (0.351:0.351:0.351) (0.182:0.182:0.182)) + (INTERCONNECT gpio_loopback_one[29] gpio_dm1[29] (0.369:0.369:0.369) (0.191:0.191:0.191)) + (INTERCONNECT gpio_loopback_one[29] gpio_dm2[29] (0.368:0.368:0.368) (0.191:0.191:0.191)) + (INTERCONNECT gpio_loopback_one[29] gpio_inp_dis[29] (0.369:0.369:0.369) (0.191:0.191:0.191)) + (INTERCONNECT gpio_loopback_one[28] gpio_dm1[28] (0.360:0.360:0.360) (0.187:0.187:0.187)) + (INTERCONNECT gpio_loopback_one[28] gpio_dm2[28] (0.359:0.359:0.359) (0.186:0.186:0.186)) + (INTERCONNECT gpio_loopback_one[28] gpio_inp_dis[28] (0.359:0.359:0.359) (0.186:0.186:0.186)) + (INTERCONNECT gpio_loopback_one[27] gpio_dm1[27] (0.362:0.362:0.362) (0.188:0.188:0.188)) + (INTERCONNECT gpio_loopback_one[27] gpio_dm2[27] (0.361:0.361:0.361) (0.187:0.187:0.187)) + (INTERCONNECT gpio_loopback_one[27] gpio_inp_dis[27] (0.361:0.361:0.361) (0.187:0.187:0.187)) + (INTERCONNECT gpio_loopback_one[26] gpio_dm1[26] (0.356:0.356:0.356) (0.184:0.184:0.184)) + (INTERCONNECT gpio_loopback_one[26] gpio_dm2[26] (0.355:0.355:0.355) (0.184:0.184:0.184)) + (INTERCONNECT gpio_loopback_one[26] gpio_inp_dis[26] (0.356:0.356:0.356) (0.184:0.184:0.184)) + (INTERCONNECT gpio_loopback_one[25] gpio_dm1[25] (0.357:0.357:0.357) (0.186:0.186:0.186)) + (INTERCONNECT gpio_loopback_one[25] gpio_dm2[25] (0.355:0.355:0.355) (0.184:0.184:0.184)) + (INTERCONNECT gpio_loopback_one[25] gpio_inp_dis[25] (0.357:0.357:0.357) (0.185:0.185:0.185)) + (INTERCONNECT gpio_loopback_one[24] gpio_dm1[24] (0.358:0.358:0.358) (0.186:0.186:0.186)) + (INTERCONNECT gpio_loopback_one[24] gpio_dm2[24] (0.357:0.357:0.357) (0.185:0.185:0.185)) + (INTERCONNECT gpio_loopback_one[24] gpio_inp_dis[24] (0.357:0.357:0.357) (0.185:0.185:0.185)) (INTERCONNECT gpio_loopback_one[23] gpio_inp_dis[23] (0.241:0.241:0.241) (0.124:0.124:0.124)) (INTERCONNECT gpio_loopback_one[23] gpio_oeb[23] (0.240:0.240:0.240) (0.123:0.123:0.123)) (INTERCONNECT gpio_loopback_one[22] gpio_inp_dis[22] (0.245:0.245:0.245) (0.126:0.126:0.126)) @@ -84,11 +99,11 @@ (INTERCONNECT gpio_loopback_one[12] gpio_dm1[12] (0.344:0.344:0.344) (0.178:0.178:0.178)) (INTERCONNECT gpio_loopback_one[12] gpio_dm2[12] (0.344:0.344:0.344) (0.178:0.178:0.178)) (INTERCONNECT gpio_loopback_one[12] gpio_inp_dis[12] (0.344:0.344:0.344) (0.178:0.178:0.178)) - (INTERCONNECT gpio_loopback_one[11] gpio_dm1[11] (0.346:0.346:0.346) (0.179:0.179:0.179)) - (INTERCONNECT gpio_loopback_one[11] gpio_dm2[11] (0.346:0.346:0.346) (0.179:0.179:0.179)) - (INTERCONNECT gpio_loopback_one[11] gpio_inp_dis[11] (0.346:0.346:0.346) (0.179:0.179:0.179)) - (INTERCONNECT gpio_loopback_one[10] gpio_dm1[10] (0.346:0.346:0.346) (0.180:0.180:0.180)) - (INTERCONNECT gpio_loopback_one[10] gpio_dm2[10] (0.343:0.343:0.343) (0.177:0.177:0.177)) + (INTERCONNECT gpio_loopback_one[11] gpio_dm1[11] (0.341:0.341:0.341) (0.177:0.177:0.177)) + (INTERCONNECT gpio_loopback_one[11] gpio_dm2[11] (0.341:0.341:0.341) (0.176:0.176:0.176)) + (INTERCONNECT gpio_loopback_one[11] gpio_inp_dis[11] (0.341:0.341:0.341) (0.177:0.177:0.177)) + (INTERCONNECT gpio_loopback_one[10] gpio_dm1[10] (0.345:0.345:0.345) (0.179:0.179:0.179)) + (INTERCONNECT gpio_loopback_one[10] gpio_dm2[10] (0.342:0.342:0.342) (0.177:0.177:0.177)) (INTERCONNECT gpio_loopback_one[10] gpio_inp_dis[10] (0.345:0.345:0.345) (0.179:0.179:0.179)) (INTERCONNECT gpio_loopback_one[9] gpio_dm1[9] (0.343:0.343:0.343) (0.178:0.178:0.178)) (INTERCONNECT gpio_loopback_one[9] gpio_dm2[9] (0.341:0.341:0.341) (0.176:0.176:0.176)) @@ -111,9 +126,9 @@ (INTERCONNECT gpio_loopback_one[3] gpio_dm1[3] (0.347:0.347:0.347) (0.180:0.180:0.180)) (INTERCONNECT gpio_loopback_one[3] gpio_dm2[3] (0.347:0.347:0.347) (0.179:0.179:0.179)) (INTERCONNECT gpio_loopback_one[3] gpio_inp_dis[3] (0.347:0.347:0.347) (0.180:0.180:0.180)) - (INTERCONNECT gpio_loopback_one[2] gpio_dm1[2] (0.346:0.346:0.346) (0.179:0.179:0.179)) - (INTERCONNECT gpio_loopback_one[2] gpio_dm2[2] (0.345:0.345:0.345) (0.179:0.179:0.179)) - (INTERCONNECT gpio_loopback_one[2] gpio_inp_dis[2] (0.345:0.345:0.345) (0.179:0.179:0.179)) + (INTERCONNECT gpio_loopback_one[2] gpio_dm1[2] (0.352:0.352:0.352) (0.183:0.183:0.183)) + (INTERCONNECT gpio_loopback_one[2] gpio_dm2[2] (0.350:0.350:0.350) (0.180:0.180:0.180)) + (INTERCONNECT gpio_loopback_one[2] gpio_inp_dis[2] (0.351:0.351:0.351) (0.182:0.182:0.182)) (INTERCONNECT gpio_loopback_one[1] gpio_dm0[1] (0.446:0.446:0.446) (0.233:0.233:0.233)) (INTERCONNECT gpio_loopback_one[1] gpio_dm1[1] (0.446:0.446:0.446) (0.233:0.233:0.233)) (INTERCONNECT gpio_loopback_one[1] gpio_dm2[1] (0.446:0.446:0.446) (0.232:0.232:0.232)) @@ -197,149 +212,127 @@ (INTERCONNECT gpio_loopback_zero[37] gpio_out[37] (1.175:1.175:1.175) (0.619:0.619:0.619)) (INTERCONNECT gpio_loopback_zero[37] gpio_slow_sel[37] (1.181:1.181:1.181) (0.625:0.625:0.625)) (INTERCONNECT gpio_loopback_zero[37] gpio_vtrip_sel[37] (1.172:1.172:1.172) (0.616:0.616:0.616)) - (INTERCONNECT gpio_loopback_zero[36] gpio_analog_en[36] (1.178:1.178:1.178) (0.624:0.624:0.624)) + (INTERCONNECT gpio_loopback_zero[36] gpio_analog_en[36] (1.179:1.179:1.179) (0.624:0.624:0.624)) (INTERCONNECT gpio_loopback_zero[36] gpio_analog_pol[36] (1.177:1.177:1.177) (0.623:0.623:0.623)) - (INTERCONNECT gpio_loopback_zero[36] gpio_analog_sel[36] (1.174:1.174:1.174) (0.620:0.620:0.620)) - (INTERCONNECT gpio_loopback_zero[36] gpio_dm0[36] (1.178:1.178:1.178) (0.624:0.624:0.624)) - (INTERCONNECT gpio_loopback_zero[36] gpio_dm1[36] (1.180:1.180:1.180) (0.626:0.626:0.626)) + (INTERCONNECT gpio_loopback_zero[36] gpio_analog_sel[36] (1.175:1.175:1.175) (0.620:0.620:0.620)) + (INTERCONNECT gpio_loopback_zero[36] gpio_dm0[36] (1.179:1.179:1.179) (0.624:0.624:0.624)) + (INTERCONNECT gpio_loopback_zero[36] gpio_dm1[36] (1.181:1.181:1.181) (0.626:0.626:0.626)) (INTERCONNECT gpio_loopback_zero[36] gpio_dm2[36] (1.174:1.174:1.174) (0.619:0.619:0.619)) (INTERCONNECT gpio_loopback_zero[36] gpio_holdover[36] (1.173:1.173:1.173) (0.619:0.619:0.619)) (INTERCONNECT gpio_loopback_zero[36] gpio_ib_mode_sel[36] (1.165:1.165:1.165) (0.611:0.611:0.611)) (INTERCONNECT gpio_loopback_zero[36] gpio_out[36] (1.172:1.172:1.172) (0.618:0.618:0.618)) (INTERCONNECT gpio_loopback_zero[36] gpio_slow_sel[36] (1.181:1.181:1.181) (0.627:0.627:0.627)) (INTERCONNECT gpio_loopback_zero[36] gpio_vtrip_sel[36] (1.169:1.169:1.169) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_en[35] (1.181:1.181:1.181) (0.625:0.625:0.625)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_pol[35] (1.180:1.180:1.180) (0.624:0.624:0.624)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_sel[35] (1.178:1.178:1.178) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm0[35] (1.180:1.180:1.180) (0.624:0.624:0.624)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm1[35] (1.181:1.181:1.181) (0.625:0.625:0.625)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm2[35] (1.178:1.178:1.178) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[35] gpio_holdover[35] (1.178:1.178:1.178) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[35] gpio_ib_mode_sel[35] (1.174:1.174:1.174) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[35] gpio_out[35] (1.178:1.178:1.178) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[35] gpio_slow_sel[35] (1.181:1.181:1.181) (0.625:0.625:0.625)) - (INTERCONNECT gpio_loopback_zero[35] gpio_vtrip_sel[35] (1.177:1.177:1.177) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_en[34] (1.178:1.178:1.178) (0.624:0.624:0.624)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_pol[34] (1.177:1.177:1.177) (0.623:0.623:0.623)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_sel[34] (1.174:1.174:1.174) (0.620:0.620:0.620)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm0[34] (1.177:1.177:1.177) (0.623:0.623:0.623)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm1[34] (1.179:1.179:1.179) (0.625:0.625:0.625)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm2[34] (1.173:1.173:1.173) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[34] gpio_holdover[34] (1.172:1.172:1.172) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[34] gpio_ib_mode_sel[34] (1.164:1.164:1.164) (0.611:0.611:0.611)) - (INTERCONNECT gpio_loopback_zero[34] gpio_out[34] (1.172:1.172:1.172) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[34] gpio_slow_sel[34] (1.179:1.179:1.179) (0.625:0.625:0.625)) - (INTERCONNECT gpio_loopback_zero[34] gpio_vtrip_sel[34] (1.169:1.169:1.169) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_en[33] (1.178:1.178:1.178) (0.625:0.625:0.625)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_pol[33] (1.175:1.175:1.175) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_sel[33] (1.171:1.171:1.171) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm0[33] (1.177:1.177:1.177) (0.624:0.624:0.624)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm1[33] (1.178:1.178:1.178) (0.625:0.625:0.625)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm2[33] (1.170:1.170:1.170) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[33] gpio_holdover[33] (1.169:1.169:1.169) (0.616:0.616:0.616)) - (INTERCONNECT gpio_loopback_zero[33] gpio_ib_mode_sel[33] (1.161:1.161:1.161) (0.608:0.608:0.608)) - (INTERCONNECT gpio_loopback_zero[33] gpio_out[33] (1.168:1.168:1.168) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[33] gpio_slow_sel[33] (1.178:1.178:1.178) (0.625:0.625:0.625)) - (INTERCONNECT gpio_loopback_zero[33] gpio_vtrip_sel[33] (1.165:1.165:1.165) (0.612:0.612:0.612)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_en[32] (1.182:1.182:1.182) (0.626:0.626:0.626)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_pol[32] (1.181:1.181:1.181) (0.625:0.625:0.625)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_sel[32] (1.178:1.178:1.178) (0.623:0.623:0.623)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm0[32] (1.181:1.181:1.181) (0.626:0.626:0.626)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm1[32] (1.182:1.182:1.182) (0.627:0.627:0.627)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm2[32] (1.177:1.177:1.177) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[32] gpio_holdover[32] (1.177:1.177:1.177) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[32] gpio_ib_mode_sel[32] (1.167:1.167:1.167) (0.612:0.612:0.612)) - (INTERCONNECT gpio_loopback_zero[32] gpio_out[32] (1.173:1.173:1.173) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[32] gpio_slow_sel[32] (1.184:1.184:1.184) (0.628:0.628:0.628)) - (INTERCONNECT gpio_loopback_zero[32] gpio_vtrip_sel[32] (1.171:1.171:1.171) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_en[31] (1.179:1.179:1.179) (0.625:0.625:0.625)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_pol[31] (1.176:1.176:1.176) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_sel[31] (1.173:1.173:1.173) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm0[31] (1.177:1.177:1.177) (0.623:0.623:0.623)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm1[31] (1.179:1.179:1.179) (0.625:0.625:0.625)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm2[31] (1.173:1.173:1.173) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[31] gpio_holdover[31] (1.172:1.172:1.172) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[31] gpio_ib_mode_sel[31] (1.167:1.167:1.167) (0.613:0.613:0.613)) - (INTERCONNECT gpio_loopback_zero[31] gpio_out[31] (1.171:1.171:1.171) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[31] gpio_slow_sel[31] (1.179:1.179:1.179) (0.625:0.625:0.625)) - (INTERCONNECT gpio_loopback_zero[31] gpio_vtrip_sel[31] (1.168:1.168:1.168) (0.614:0.614:0.614)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_en[30] (1.180:1.180:1.180) (0.626:0.626:0.626)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_pol[30] (1.180:1.180:1.180) (0.625:0.625:0.625)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_sel[30] (1.177:1.177:1.177) (0.623:0.623:0.623)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm0[30] (1.180:1.180:1.180) (0.626:0.626:0.626)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm1[30] (1.181:1.181:1.181) (0.627:0.627:0.627)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm2[30] (1.174:1.174:1.174) (0.620:0.620:0.620)) - (INTERCONNECT gpio_loopback_zero[30] gpio_holdover[30] (1.170:1.170:1.170) (0.616:0.616:0.616)) - (INTERCONNECT gpio_loopback_zero[30] gpio_ib_mode_sel[30] (1.164:1.164:1.164) (0.610:0.610:0.610)) - (INTERCONNECT gpio_loopback_zero[30] gpio_out[30] (1.168:1.168:1.168) (0.613:0.613:0.613)) - (INTERCONNECT gpio_loopback_zero[30] gpio_slow_sel[30] (1.181:1.181:1.181) (0.627:0.627:0.627)) - (INTERCONNECT gpio_loopback_zero[30] gpio_vtrip_sel[30] (1.165:1.165:1.165) (0.610:0.610:0.610)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_en[29] (1.181:1.181:1.181) (0.626:0.626:0.626)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_pol[29] (1.179:1.179:1.179) (0.624:0.624:0.624)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_sel[29] (1.176:1.176:1.176) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm0[29] (1.180:1.180:1.180) (0.625:0.625:0.625)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm1[29] (1.181:1.181:1.181) (0.626:0.626:0.626)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm2[29] (1.175:1.175:1.175) (0.620:0.620:0.620)) - (INTERCONNECT gpio_loopback_zero[29] gpio_holdover[29] (1.175:1.175:1.175) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[29] gpio_ib_mode_sel[29] (1.170:1.170:1.170) (0.614:0.614:0.614)) - (INTERCONNECT gpio_loopback_zero[29] gpio_out[29] (1.174:1.174:1.174) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[29] gpio_slow_sel[29] (1.182:1.182:1.182) (0.626:0.626:0.626)) - (INTERCONNECT gpio_loopback_zero[29] gpio_vtrip_sel[29] (1.171:1.171:1.171) (0.616:0.616:0.616)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_en[28] (1.179:1.179:1.179) (0.626:0.626:0.626)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_pol[28] (1.178:1.178:1.178) (0.625:0.625:0.625)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_sel[28] (1.176:1.176:1.176) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm0[28] (1.179:1.179:1.179) (0.625:0.625:0.625)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm1[28] (1.180:1.180:1.180) (0.626:0.626:0.626)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm2[28] (1.170:1.170:1.170) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[28] gpio_holdover[28] (1.168:1.168:1.168) (0.614:0.614:0.614)) - (INTERCONNECT gpio_loopback_zero[28] gpio_ib_mode_sel[28] (1.164:1.164:1.164) (0.611:0.611:0.611)) - (INTERCONNECT gpio_loopback_zero[28] gpio_out[28] (1.167:1.167:1.167) (0.613:0.613:0.613)) - (INTERCONNECT gpio_loopback_zero[28] gpio_slow_sel[28] (1.180:1.180:1.180) (0.627:0.627:0.627)) - (INTERCONNECT gpio_loopback_zero[28] gpio_vtrip_sel[28] (1.161:1.161:1.161) (0.607:0.607:0.607)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_en[27] (1.179:1.179:1.179) (0.624:0.624:0.624)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_pol[27] (1.179:1.179:1.179) (0.624:0.624:0.624)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_sel[27] (1.176:1.176:1.176) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm0[27] (1.179:1.179:1.179) (0.624:0.624:0.624)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm1[27] (1.181:1.181:1.181) (0.626:0.626:0.626)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm2[27] (1.175:1.175:1.175) (0.620:0.620:0.620)) - (INTERCONNECT gpio_loopback_zero[27] gpio_holdover[27] (1.174:1.174:1.174) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[27] gpio_ib_mode_sel[27] (1.169:1.169:1.169) (0.614:0.614:0.614)) - (INTERCONNECT gpio_loopback_zero[27] gpio_out[27] (1.173:1.173:1.173) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[27] gpio_slow_sel[27] (1.181:1.181:1.181) (0.626:0.626:0.626)) - (INTERCONNECT gpio_loopback_zero[27] gpio_vtrip_sel[27] (1.170:1.170:1.170) (0.616:0.616:0.616)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_en[26] (1.180:1.180:1.180) (0.625:0.625:0.625)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_pol[26] (1.180:1.180:1.180) (0.624:0.624:0.624)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_sel[26] (1.180:1.180:1.180) (0.624:0.624:0.624)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm0[26] (1.180:1.180:1.180) (0.625:0.625:0.625)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm1[26] (1.180:1.180:1.180) (0.625:0.625:0.625)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm2[26] (1.180:1.180:1.180) (0.624:0.624:0.624)) - (INTERCONNECT gpio_loopback_zero[26] gpio_holdover[26] (1.177:1.177:1.177) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[26] gpio_ib_mode_sel[26] (1.170:1.170:1.170) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[26] gpio_out[26] (1.174:1.174:1.174) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[26] gpio_slow_sel[26] (1.180:1.180:1.180) (0.625:0.625:0.625)) - (INTERCONNECT gpio_loopback_zero[26] gpio_vtrip_sel[26] (1.171:1.171:1.171) (0.616:0.616:0.616)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_en[25] (1.186:1.186:1.186) (0.628:0.628:0.628)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_pol[25] (1.184:1.184:1.184) (0.627:0.627:0.627)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_sel[25] (1.181:1.181:1.181) (0.623:0.623:0.623)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm0[25] (1.186:1.186:1.186) (0.628:0.628:0.628)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm1[25] (1.186:1.186:1.186) (0.628:0.628:0.628)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm2[25] (1.180:1.180:1.180) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[25] gpio_holdover[25] (1.179:1.179:1.179) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[25] gpio_ib_mode_sel[25] (1.164:1.164:1.164) (0.607:0.607:0.607)) - (INTERCONNECT gpio_loopback_zero[25] gpio_out[25] (1.178:1.178:1.178) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[25] gpio_slow_sel[25] (1.186:1.186:1.186) (0.628:0.628:0.628)) - (INTERCONNECT gpio_loopback_zero[25] gpio_vtrip_sel[25] (1.173:1.173:1.173) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_en[24] (1.179:1.179:1.179) (0.625:0.625:0.625)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_pol[24] (1.178:1.178:1.178) (0.625:0.625:0.625)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_sel[24] (1.173:1.173:1.173) (0.620:0.620:0.620)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm0[24] (1.178:1.178:1.178) (0.625:0.625:0.625)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm1[24] (1.179:1.179:1.179) (0.626:0.626:0.626)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm2[24] (1.168:1.168:1.168) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[24] gpio_holdover[24] (1.167:1.167:1.167) (0.614:0.614:0.614)) - (INTERCONNECT gpio_loopback_zero[24] gpio_ib_mode_sel[24] (1.162:1.162:1.162) (0.609:0.609:0.609)) - (INTERCONNECT gpio_loopback_zero[24] gpio_out[24] (1.167:1.167:1.167) (0.613:0.613:0.613)) - (INTERCONNECT gpio_loopback_zero[24] gpio_slow_sel[24] (1.179:1.179:1.179) (0.626:0.626:0.626)) - (INTERCONNECT gpio_loopback_zero[24] gpio_vtrip_sel[24] (1.164:1.164:1.164) (0.610:0.610:0.610)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_en[35] (1.183:1.183:1.183) (0.626:0.626:0.626)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_pol[35] (1.182:1.182:1.182) (0.625:0.625:0.625)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_sel[35] (1.180:1.180:1.180) (0.623:0.623:0.623)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm0[35] (1.182:1.182:1.182) (0.625:0.625:0.625)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm1[35] (1.184:1.184:1.184) (0.626:0.626:0.626)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm2[35] (1.180:1.180:1.180) (0.623:0.623:0.623)) + (INTERCONNECT gpio_loopback_zero[35] gpio_holdover[35] (1.180:1.180:1.180) (0.623:0.623:0.623)) + (INTERCONNECT gpio_loopback_zero[35] gpio_ib_mode_sel[35] (1.176:1.176:1.176) (0.619:0.619:0.619)) + (INTERCONNECT gpio_loopback_zero[35] gpio_out[35] (1.180:1.180:1.180) (0.623:0.623:0.623)) + (INTERCONNECT gpio_loopback_zero[35] gpio_slow_sel[35] (1.184:1.184:1.184) (0.627:0.627:0.627)) + (INTERCONNECT gpio_loopback_zero[35] gpio_vtrip_sel[35] (1.179:1.179:1.179) (0.622:0.622:0.622)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_en[34] (0.978:0.978:0.978) (0.516:0.516:0.516)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_pol[34] (0.978:0.978:0.978) (0.516:0.516:0.516)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_sel[34] (0.978:0.978:0.978) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[34] gpio_dm0[34] (0.978:0.978:0.978) (0.516:0.516:0.516)) + (INTERCONNECT gpio_loopback_zero[34] gpio_holdover[34] (0.977:0.977:0.977) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[34] gpio_ib_mode_sel[34] (0.974:0.974:0.974) (0.512:0.512:0.512)) + (INTERCONNECT gpio_loopback_zero[34] gpio_oeb[34] (0.972:0.972:0.972) (0.509:0.509:0.509)) + (INTERCONNECT gpio_loopback_zero[34] gpio_slow_sel[34] (0.979:0.979:0.979) (0.517:0.517:0.517)) + (INTERCONNECT gpio_loopback_zero[34] gpio_vtrip_sel[34] (0.977:0.977:0.977) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_en[33] (0.988:0.988:0.988) (0.523:0.523:0.523)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_pol[33] (0.989:0.989:0.989) (0.524:0.524:0.524)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_sel[33] (0.986:0.986:0.986) (0.521:0.521:0.521)) + (INTERCONNECT gpio_loopback_zero[33] gpio_dm0[33] (0.988:0.988:0.988) (0.523:0.523:0.523)) + (INTERCONNECT gpio_loopback_zero[33] gpio_holdover[33] (0.983:0.983:0.983) (0.518:0.518:0.518)) + (INTERCONNECT gpio_loopback_zero[33] gpio_ib_mode_sel[33] (0.979:0.979:0.979) (0.514:0.514:0.514)) + (INTERCONNECT gpio_loopback_zero[33] gpio_oeb[33] (0.973:0.973:0.973) (0.508:0.508:0.508)) + (INTERCONNECT gpio_loopback_zero[33] gpio_slow_sel[33] (0.988:0.988:0.988) (0.523:0.523:0.523)) + (INTERCONNECT gpio_loopback_zero[33] gpio_vtrip_sel[33] (0.979:0.979:0.979) (0.514:0.514:0.514)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_en[32] (0.984:0.984:0.984) (0.521:0.521:0.521)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_pol[32] (0.984:0.984:0.984) (0.520:0.520:0.520)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_sel[32] (0.980:0.980:0.980) (0.517:0.517:0.517)) + (INTERCONNECT gpio_loopback_zero[32] gpio_dm0[32] (0.984:0.984:0.984) (0.521:0.521:0.521)) + (INTERCONNECT gpio_loopback_zero[32] gpio_holdover[32] (0.979:0.979:0.979) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[32] gpio_ib_mode_sel[32] (0.978:0.978:0.978) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[32] gpio_oeb[32] (0.976:0.976:0.976) (0.512:0.512:0.512)) + (INTERCONNECT gpio_loopback_zero[32] gpio_slow_sel[32] (0.986:0.986:0.986) (0.522:0.522:0.522)) + (INTERCONNECT gpio_loopback_zero[32] gpio_vtrip_sel[32] (0.978:0.978:0.978) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_en[31] (0.997:0.997:0.997) (0.527:0.527:0.527)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_pol[31] (0.996:0.996:0.996) (0.526:0.526:0.526)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_sel[31] (0.995:0.995:0.995) (0.525:0.525:0.525)) + (INTERCONNECT gpio_loopback_zero[31] gpio_dm0[31] (0.996:0.996:0.996) (0.526:0.526:0.526)) + (INTERCONNECT gpio_loopback_zero[31] gpio_holdover[31] (0.995:0.995:0.995) (0.525:0.525:0.525)) + (INTERCONNECT gpio_loopback_zero[31] gpio_ib_mode_sel[31] (0.992:0.992:0.992) (0.522:0.522:0.522)) + (INTERCONNECT gpio_loopback_zero[31] gpio_oeb[31] (0.992:0.992:0.992) (0.522:0.522:0.522)) + (INTERCONNECT gpio_loopback_zero[31] gpio_slow_sel[31] (0.997:0.997:0.997) (0.527:0.527:0.527)) + (INTERCONNECT gpio_loopback_zero[31] gpio_vtrip_sel[31] (0.993:0.993:0.993) (0.523:0.523:0.523)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_en[30] (0.980:0.980:0.980) (0.519:0.519:0.519)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_pol[30] (0.979:0.979:0.979) (0.519:0.519:0.519)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_sel[30] (0.977:0.977:0.977) (0.517:0.517:0.517)) + (INTERCONNECT gpio_loopback_zero[30] gpio_dm0[30] (0.980:0.980:0.980) (0.519:0.519:0.519)) + (INTERCONNECT gpio_loopback_zero[30] gpio_holdover[30] (0.972:0.972:0.972) (0.511:0.511:0.511)) + (INTERCONNECT gpio_loopback_zero[30] gpio_ib_mode_sel[30] (0.967:0.967:0.967) (0.507:0.507:0.507)) + (INTERCONNECT gpio_loopback_zero[30] gpio_oeb[30] (0.964:0.964:0.964) (0.503:0.503:0.503)) + (INTERCONNECT gpio_loopback_zero[30] gpio_slow_sel[30] (0.980:0.980:0.980) (0.520:0.520:0.520)) + (INTERCONNECT gpio_loopback_zero[30] gpio_vtrip_sel[30] (0.968:0.968:0.968) (0.508:0.508:0.508)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_en[29] (0.989:0.989:0.989) (0.523:0.523:0.523)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_pol[29] (0.990:0.990:0.990) (0.523:0.523:0.523)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_sel[29] (0.989:0.989:0.989) (0.522:0.522:0.522)) + (INTERCONNECT gpio_loopback_zero[29] gpio_dm0[29] (0.990:0.990:0.990) (0.523:0.523:0.523)) + (INTERCONNECT gpio_loopback_zero[29] gpio_holdover[29] (0.989:0.989:0.989) (0.522:0.522:0.522)) + (INTERCONNECT gpio_loopback_zero[29] gpio_ib_mode_sel[29] (0.986:0.986:0.986) (0.519:0.519:0.519)) + (INTERCONNECT gpio_loopback_zero[29] gpio_oeb[29] (0.986:0.986:0.986) (0.519:0.519:0.519)) + (INTERCONNECT gpio_loopback_zero[29] gpio_slow_sel[29] (0.990:0.990:0.990) (0.523:0.523:0.523)) + (INTERCONNECT gpio_loopback_zero[29] gpio_vtrip_sel[29] (0.987:0.987:0.987) (0.520:0.520:0.520)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_en[28] (0.990:0.990:0.990) (0.524:0.524:0.524)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_pol[28] (0.988:0.988:0.988) (0.522:0.522:0.522)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_sel[28] (0.987:0.987:0.987) (0.521:0.521:0.521)) + (INTERCONNECT gpio_loopback_zero[28] gpio_dm0[28] (0.989:0.989:0.989) (0.524:0.524:0.524)) + (INTERCONNECT gpio_loopback_zero[28] gpio_holdover[28] (0.985:0.985:0.985) (0.519:0.519:0.519)) + (INTERCONNECT gpio_loopback_zero[28] gpio_ib_mode_sel[28] (0.978:0.978:0.978) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[28] gpio_oeb[28] (0.979:0.979:0.979) (0.514:0.514:0.514)) + (INTERCONNECT gpio_loopback_zero[28] gpio_slow_sel[28] (0.990:0.990:0.990) (0.525:0.525:0.525)) + (INTERCONNECT gpio_loopback_zero[28] gpio_vtrip_sel[28] (0.979:0.979:0.979) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_en[27] (0.986:0.986:0.986) (0.522:0.522:0.522)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_pol[27] (0.985:0.985:0.985) (0.521:0.521:0.521)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_sel[27] (0.983:0.983:0.983) (0.519:0.519:0.519)) + (INTERCONNECT gpio_loopback_zero[27] gpio_dm0[27] (0.985:0.985:0.985) (0.521:0.521:0.521)) + (INTERCONNECT gpio_loopback_zero[27] gpio_holdover[27] (0.982:0.982:0.982) (0.518:0.518:0.518)) + (INTERCONNECT gpio_loopback_zero[27] gpio_ib_mode_sel[27] (0.978:0.978:0.978) (0.514:0.514:0.514)) + (INTERCONNECT gpio_loopback_zero[27] gpio_oeb[27] (0.973:0.973:0.973) (0.509:0.509:0.509)) + (INTERCONNECT gpio_loopback_zero[27] gpio_slow_sel[27] (0.987:0.987:0.987) (0.523:0.523:0.523)) + (INTERCONNECT gpio_loopback_zero[27] gpio_vtrip_sel[27] (0.979:0.979:0.979) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_en[26] (0.991:0.991:0.991) (0.523:0.523:0.523)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_pol[26] (0.992:0.992:0.992) (0.524:0.524:0.524)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_sel[26] (0.990:0.990:0.990) (0.523:0.523:0.523)) + (INTERCONNECT gpio_loopback_zero[26] gpio_dm0[26] (0.991:0.991:0.991) (0.523:0.523:0.523)) + (INTERCONNECT gpio_loopback_zero[26] gpio_holdover[26] (0.990:0.990:0.990) (0.522:0.522:0.522)) + (INTERCONNECT gpio_loopback_zero[26] gpio_ib_mode_sel[26] (0.987:0.987:0.987) (0.520:0.520:0.520)) + (INTERCONNECT gpio_loopback_zero[26] gpio_oeb[26] (0.987:0.987:0.987) (0.520:0.520:0.520)) + (INTERCONNECT gpio_loopback_zero[26] gpio_slow_sel[26] (0.991:0.991:0.991) (0.523:0.523:0.523)) + (INTERCONNECT gpio_loopback_zero[26] gpio_vtrip_sel[26] (0.988:0.988:0.988) (0.520:0.520:0.520)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_en[25] (0.992:0.992:0.992) (0.525:0.525:0.525)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_pol[25] (0.992:0.992:0.992) (0.524:0.524:0.524)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_sel[25] (0.991:0.991:0.991) (0.524:0.524:0.524)) + (INTERCONNECT gpio_loopback_zero[25] gpio_dm0[25] (0.992:0.992:0.992) (0.525:0.525:0.525)) + (INTERCONNECT gpio_loopback_zero[25] gpio_holdover[25] (0.989:0.989:0.989) (0.522:0.522:0.522)) + (INTERCONNECT gpio_loopback_zero[25] gpio_ib_mode_sel[25] (0.985:0.985:0.985) (0.517:0.517:0.517)) + (INTERCONNECT gpio_loopback_zero[25] gpio_oeb[25] (0.981:0.981:0.981) (0.514:0.514:0.514)) + (INTERCONNECT gpio_loopback_zero[25] gpio_slow_sel[25] (0.992:0.992:0.992) (0.525:0.525:0.525)) + (INTERCONNECT gpio_loopback_zero[25] gpio_vtrip_sel[25] (0.985:0.985:0.985) (0.518:0.518:0.518)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_en[24] (0.982:0.982:0.982) (0.520:0.520:0.520)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_pol[24] (0.981:0.981:0.981) (0.519:0.519:0.519)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_sel[24] (0.978:0.978:0.978) (0.516:0.516:0.516)) + (INTERCONNECT gpio_loopback_zero[24] gpio_dm0[24] (0.982:0.982:0.982) (0.520:0.520:0.520)) + (INTERCONNECT gpio_loopback_zero[24] gpio_holdover[24] (0.975:0.975:0.975) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[24] gpio_ib_mode_sel[24] (0.971:0.971:0.971) (0.509:0.509:0.509)) + (INTERCONNECT gpio_loopback_zero[24] gpio_oeb[24] (0.971:0.971:0.971) (0.509:0.509:0.509)) + (INTERCONNECT gpio_loopback_zero[24] gpio_slow_sel[24] (0.982:0.982:0.982) (0.521:0.521:0.521)) + (INTERCONNECT gpio_loopback_zero[24] gpio_vtrip_sel[24] (0.971:0.971:0.971) (0.509:0.509:0.509)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_en[23] (1.177:1.177:1.177) (0.624:0.624:0.624)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_pol[23] (1.176:1.176:1.176) (0.623:0.623:0.623)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_sel[23] (1.173:1.173:1.173) (0.620:0.620:0.620)) @@ -461,32 +454,32 @@ (INTERCONNECT gpio_loopback_zero[13] gpio_out[13] (1.163:1.163:1.163) (0.611:0.611:0.611)) (INTERCONNECT gpio_loopback_zero[13] gpio_slow_sel[13] (1.177:1.177:1.177) (0.625:0.625:0.625)) (INTERCONNECT gpio_loopback_zero[13] gpio_vtrip_sel[13] (1.157:1.157:1.157) (0.605:0.605:0.605)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_en[12] (0.976:0.976:0.976) (0.515:0.515:0.515)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_pol[12] (0.975:0.975:0.975) (0.515:0.515:0.515)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_sel[12] (0.975:0.975:0.975) (0.514:0.514:0.514)) - (INTERCONNECT gpio_loopback_zero[12] gpio_dm0[12] (0.975:0.975:0.975) (0.515:0.515:0.515)) - (INTERCONNECT gpio_loopback_zero[12] gpio_holdover[12] (0.974:0.974:0.974) (0.514:0.514:0.514)) - (INTERCONNECT gpio_loopback_zero[12] gpio_ib_mode_sel[12] (0.971:0.971:0.971) (0.511:0.511:0.511)) - (INTERCONNECT gpio_loopback_zero[12] gpio_oeb[12] (0.969:0.969:0.969) (0.508:0.508:0.508)) - (INTERCONNECT gpio_loopback_zero[12] gpio_slow_sel[12] (0.975:0.975:0.975) (0.515:0.515:0.515)) - (INTERCONNECT gpio_loopback_zero[12] gpio_vtrip_sel[12] (0.974:0.974:0.974) (0.514:0.514:0.514)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_en[11] (0.973:0.973:0.973) (0.513:0.513:0.513)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_pol[11] (0.973:0.973:0.973) (0.513:0.513:0.513)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_sel[11] (0.972:0.972:0.972) (0.513:0.513:0.513)) - (INTERCONNECT gpio_loopback_zero[11] gpio_dm0[11] (0.973:0.973:0.973) (0.513:0.513:0.513)) - (INTERCONNECT gpio_loopback_zero[11] gpio_holdover[11] (0.972:0.972:0.972) (0.513:0.513:0.513)) - (INTERCONNECT gpio_loopback_zero[11] gpio_ib_mode_sel[11] (0.971:0.971:0.971) (0.512:0.512:0.512)) - (INTERCONNECT gpio_loopback_zero[11] gpio_oeb[11] (0.971:0.971:0.971) (0.512:0.512:0.512)) - (INTERCONNECT gpio_loopback_zero[11] gpio_slow_sel[11] (0.973:0.973:0.973) (0.514:0.514:0.514)) - (INTERCONNECT gpio_loopback_zero[11] gpio_vtrip_sel[11] (0.972:0.972:0.972) (0.512:0.512:0.512)) - (INTERCONNECT gpio_loopback_zero[10] gpio_analog_en[10] (0.971:0.971:0.971) (0.514:0.514:0.514)) - (INTERCONNECT gpio_loopback_zero[10] gpio_analog_pol[10] (0.971:0.971:0.971) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_en[12] (0.969:0.969:0.969) (0.512:0.512:0.512)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_pol[12] (0.968:0.968:0.968) (0.511:0.511:0.511)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_sel[12] (0.967:0.967:0.967) (0.510:0.510:0.510)) + (INTERCONNECT gpio_loopback_zero[12] gpio_dm0[12] (0.968:0.968:0.968) (0.511:0.511:0.511)) + (INTERCONNECT gpio_loopback_zero[12] gpio_holdover[12] (0.967:0.967:0.967) (0.510:0.510:0.510)) + (INTERCONNECT gpio_loopback_zero[12] gpio_ib_mode_sel[12] (0.964:0.964:0.964) (0.507:0.507:0.507)) + (INTERCONNECT gpio_loopback_zero[12] gpio_oeb[12] (0.961:0.961:0.961) (0.504:0.504:0.504)) + (INTERCONNECT gpio_loopback_zero[12] gpio_slow_sel[12] (0.968:0.968:0.968) (0.511:0.511:0.511)) + (INTERCONNECT gpio_loopback_zero[12] gpio_vtrip_sel[12] (0.967:0.967:0.967) (0.510:0.510:0.510)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_en[11] (0.964:0.964:0.964) (0.511:0.511:0.511)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_pol[11] (0.963:0.963:0.963) (0.509:0.509:0.509)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_sel[11] (0.959:0.959:0.959) (0.505:0.505:0.505)) + (INTERCONNECT gpio_loopback_zero[11] gpio_dm0[11] (0.964:0.964:0.964) (0.510:0.510:0.510)) + (INTERCONNECT gpio_loopback_zero[11] gpio_holdover[11] (0.958:0.958:0.958) (0.504:0.504:0.504)) + (INTERCONNECT gpio_loopback_zero[11] gpio_ib_mode_sel[11] (0.955:0.955:0.955) (0.501:0.501:0.501)) + (INTERCONNECT gpio_loopback_zero[11] gpio_oeb[11] (0.954:0.954:0.954) (0.500:0.500:0.500)) + (INTERCONNECT gpio_loopback_zero[11] gpio_slow_sel[11] (0.965:0.965:0.965) (0.511:0.511:0.511)) + (INTERCONNECT gpio_loopback_zero[11] gpio_vtrip_sel[11] (0.955:0.955:0.955) (0.502:0.502:0.502)) + (INTERCONNECT gpio_loopback_zero[10] gpio_analog_en[10] (0.971:0.971:0.971) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[10] gpio_analog_pol[10] (0.970:0.970:0.970) (0.513:0.513:0.513)) (INTERCONNECT gpio_loopback_zero[10] gpio_analog_sel[10] (0.970:0.970:0.970) (0.513:0.513:0.513)) - (INTERCONNECT gpio_loopback_zero[10] gpio_dm0[10] (0.971:0.971:0.971) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[10] gpio_dm0[10] (0.970:0.970:0.970) (0.513:0.513:0.513)) (INTERCONNECT gpio_loopback_zero[10] gpio_holdover[10] (0.968:0.968:0.968) (0.511:0.511:0.511)) (INTERCONNECT gpio_loopback_zero[10] gpio_ib_mode_sel[10] (0.961:0.961:0.961) (0.504:0.504:0.504)) - (INTERCONNECT gpio_loopback_zero[10] gpio_oeb[10] (0.961:0.961:0.961) (0.504:0.504:0.504)) - (INTERCONNECT gpio_loopback_zero[10] gpio_slow_sel[10] (0.972:0.972:0.972) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[10] gpio_oeb[10] (0.960:0.960:0.960) (0.503:0.503:0.503)) + (INTERCONNECT gpio_loopback_zero[10] gpio_slow_sel[10] (0.972:0.972:0.972) (0.514:0.514:0.514)) (INTERCONNECT gpio_loopback_zero[10] gpio_vtrip_sel[10] (0.964:0.964:0.964) (0.507:0.507:0.507)) (INTERCONNECT gpio_loopback_zero[9] gpio_analog_en[9] (0.969:0.969:0.969) (0.512:0.512:0.512)) (INTERCONNECT gpio_loopback_zero[9] gpio_analog_pol[9] (0.969:0.969:0.969) (0.511:0.511:0.511)) @@ -551,15 +544,15 @@ (INTERCONNECT gpio_loopback_zero[3] gpio_oeb[3] (0.968:0.968:0.968) (0.509:0.509:0.509)) (INTERCONNECT gpio_loopback_zero[3] gpio_slow_sel[3] (0.972:0.972:0.972) (0.514:0.514:0.514)) (INTERCONNECT gpio_loopback_zero[3] gpio_vtrip_sel[3] (0.968:0.968:0.968) (0.510:0.510:0.510)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_en[2] (0.974:0.974:0.974) (0.516:0.516:0.516)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_pol[2] (0.972:0.972:0.972) (0.513:0.513:0.513)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_sel[2] (0.969:0.969:0.969) (0.510:0.510:0.510)) - (INTERCONNECT gpio_loopback_zero[2] gpio_dm0[2] (0.973:0.973:0.973) (0.515:0.515:0.515)) - (INTERCONNECT gpio_loopback_zero[2] gpio_holdover[2] (0.967:0.967:0.967) (0.509:0.509:0.509)) - (INTERCONNECT gpio_loopback_zero[2] gpio_ib_mode_sel[2] (0.964:0.964:0.964) (0.505:0.505:0.505)) - (INTERCONNECT gpio_loopback_zero[2] gpio_oeb[2] (0.961:0.961:0.961) (0.502:0.502:0.502)) - (INTERCONNECT gpio_loopback_zero[2] gpio_slow_sel[2] (0.975:0.975:0.975) (0.516:0.516:0.516)) - (INTERCONNECT gpio_loopback_zero[2] gpio_vtrip_sel[2] (0.965:0.965:0.965) (0.506:0.506:0.506)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_en[2] (0.972:0.972:0.972) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_pol[2] (0.973:0.973:0.973) (0.514:0.514:0.514)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_sel[2] (0.971:0.971:0.971) (0.512:0.512:0.512)) + (INTERCONNECT gpio_loopback_zero[2] gpio_dm0[2] (0.972:0.972:0.972) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[2] gpio_holdover[2] (0.971:0.971:0.971) (0.512:0.512:0.512)) + (INTERCONNECT gpio_loopback_zero[2] gpio_ib_mode_sel[2] (0.970:0.970:0.970) (0.511:0.511:0.511)) + (INTERCONNECT gpio_loopback_zero[2] gpio_oeb[2] (0.970:0.970:0.970) (0.511:0.511:0.511)) + (INTERCONNECT gpio_loopback_zero[2] gpio_slow_sel[2] (0.972:0.972:0.972) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[2] gpio_vtrip_sel[2] (0.970:0.970:0.970) (0.511:0.511:0.511)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_en[1] (0.969:0.969:0.969) (0.513:0.513:0.513)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_pol[1] (0.968:0.968:0.968) (0.512:0.512:0.512)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_sel[1] (0.966:0.966:0.966) (0.510:0.510:0.510)) @@ -1327,7 +1320,7 @@ (INTERCONNECT mprj.clkbuf_0_wb_clk_i.X mprj.ANTENNA_clkbuf_0_wb_clk_i_X.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) (INTERCONNECT mprj.clkbuf_0_wb_clk_i.X mprj.ANTENNA_clkbuf_3_0_0_wb_clk_i_A.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007)) (INTERCONNECT mprj.clkbuf_0_wb_clk_i.X mprj.ANTENNA_clkbuf_3_1_0_wb_clk_i_A.DIODE (0.007:0.007:0.007) (0.006:0.006:0.006)) - (INTERCONNECT mprj.clkbuf_0_wb_clk_i.X mprj.ANTENNA_clkbuf_3_2_0_wb_clk_i_A.DIODE (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj.clkbuf_0_wb_clk_i.X mprj.ANTENNA_clkbuf_3_2_0_wb_clk_i_A.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007)) (INTERCONNECT mprj.clkbuf_0_wb_clk_i.X mprj.ANTENNA_clkbuf_3_3_0_wb_clk_i_A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) (INTERCONNECT mprj.clkbuf_0_wb_clk_i.X mprj.ANTENNA_clkbuf_3_4_0_wb_clk_i_A.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) (INTERCONNECT mprj.clkbuf_0_wb_clk_i.X mprj.ANTENNA_clkbuf_3_5_0_wb_clk_i_A.DIODE (0.008:0.008:0.008) (0.007:0.007:0.007)) @@ -1824,11 +1817,11 @@ (INTERCONNECT mprj.hold99.X mprj._519_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002)) (INTERCONNECT mprj.hold99.X mprj._520_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) (INTERCONNECT mprj.hold99.X mprj._525_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) - (INTERCONNECT mprj.input1.X mprj.ANTENNA_fanout19_A.DIODE (0.109:0.109:0.109) (0.105:0.105:0.105)) - (INTERCONNECT mprj.input1.X mprj.ANTENNA_fanout25_A.DIODE (0.113:0.113:0.113) (0.108:0.108:0.108)) + (INTERCONNECT mprj.input1.X mprj.ANTENNA_fanout19_A.DIODE (0.109:0.109:0.109) (0.104:0.104:0.104)) + (INTERCONNECT mprj.input1.X mprj.ANTENNA_fanout25_A.DIODE (0.113:0.113:0.113) (0.107:0.107:0.107)) (INTERCONNECT mprj.input1.X mprj.ANTENNA_input1_X.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) (INTERCONNECT mprj.input1.X mprj.fanout19.A (0.109:0.109:0.109) (0.104:0.104:0.104)) - (INTERCONNECT mprj.input1.X mprj.fanout25.A (0.113:0.113:0.113) (0.108:0.108:0.108)) + (INTERCONNECT mprj.input1.X mprj.fanout25.A (0.113:0.113:0.113) (0.107:0.107:0.107)) (INTERCONNECT mprj.load_slew16.X mprj._622_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) (INTERCONNECT mprj.load_slew16.X mprj._624_.A (0.007:0.007:0.007) (0.006:0.006:0.006)) (INTERCONNECT mprj.load_slew16.X mprj._625_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) @@ -1871,11 +1864,11 @@ (INTERCONNECT mprj.max_cap18.X mprj._623_.A (0.009:0.009:0.009) (0.009:0.009:0.009)) (INTERCONNECT mprj.output10.X gpio_out[9] (0.009:0.009:0.009) (0.009:0.009:0.009)) (INTERCONNECT mprj.output11.X gpio_out[10] (0.008:0.008:0.008) (0.008:0.008:0.008)) - (INTERCONNECT mprj.output12.X gpio_out[11] (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj.output12.X gpio_out[11] (0.007:0.007:0.007) (0.007:0.007:0.007)) (INTERCONNECT mprj.output2.X gpio_out[2] (0.006:0.006:0.006) (0.006:0.006:0.006)) (INTERCONNECT mprj.output3.X gpio_out[12] (0.006:0.006:0.006) (0.006:0.006:0.006)) (INTERCONNECT mprj.output4.X gpio_out[3] (0.007:0.007:0.007) (0.007:0.007:0.007)) - (INTERCONNECT mprj.output5.X gpio_out[4] (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj.output5.X gpio_out[4] (0.008:0.008:0.008) (0.008:0.008:0.008)) (INTERCONNECT mprj.output6.X gpio_out[5] (0.009:0.009:0.009) (0.009:0.009:0.009)) (INTERCONNECT mprj.output7.X gpio_out[6] (0.009:0.009:0.009) (0.009:0.009:0.009)) (INTERCONNECT mprj.output8.X gpio_out[7] (0.011:0.011:0.011) (0.011:0.011:0.011)) @@ -1915,6 +1908,1341 @@ (INTERCONNECT mprj.wire24.X mprj._645_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) (INTERCONNECT mprj.wire24.X mprj._646_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) (INTERCONNECT mprj.wire24.X mprj._651_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._332_.Y mprj2._361_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._332_.Y mprj2._574_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._333_.Y mprj2._570_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._334_.Y mprj2._501_.A1 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._335_.Y mprj2._527_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._336_.Y mprj2._429_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._337_.Y mprj2._433_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._337_.Y mprj2._434_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._338_.Y mprj2._440_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._339_.Y mprj2._675_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._340_.X mprj2._348_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._340_.X mprj2._350_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._341_.X mprj2._342_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._341_.X mprj2._345_.A3 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._341_.X mprj2._346_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._341_.X mprj2._347_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._342_.Y mprj2._345_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._343_.X mprj2._344_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._343_.X mprj2._347_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._343_.X mprj2._356_.C (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._344_.X mprj2._345_.C1 (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._344_.X mprj2._351_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._344_.X mprj2._357_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._344_.X mprj2._359_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._344_.X mprj2._361_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._345_.Y mprj2.hold113.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._346_.X mprj2.hold143.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._347_.Y mprj2._348_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._348_.X mprj2.hold157.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._349_.Y mprj2.hold106.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._350_.Y mprj2.hold107.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._351_.X mprj2._352_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._351_.X mprj2._354_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._351_.X mprj2._360_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._352_.Y mprj2._353_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._352_.Y mprj2.hold182.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._353_.Y mprj2.hold78.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._354_.X mprj2._358_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._355_.Y mprj2._356_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._355_.Y mprj2._357_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._362_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._363_.D (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._356_.X mprj2._367_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._356_.X mprj2._369_.A3 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._356_.X mprj2._373_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._356_.X mprj2._374_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._357_.Y mprj2._358_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._357_.Y mprj2._360_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._357_.Y mprj2._371_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._358_.X mprj2.hold183.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._359_.X mprj2._360_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._360_.X mprj2._686_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._361_.Y mprj2.hold175.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._362_.Y mprj2._372_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._363_.X mprj2._365_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._363_.X mprj2._370_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._364_.X mprj2._367_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._364_.X mprj2._371_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._364_.X mprj2._374_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._365_.Y mprj2.hold159.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._367_.C (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._372_.B1 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._374_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._367_.X mprj2._368_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._367_.X mprj2._382_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._368_.Y mprj2.hold160.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._369_.X mprj2.hold171.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._370_.X mprj2._683_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._371_.Y mprj2._372_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._372_.X mprj2.hold140.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._373_.X mprj2.hold145.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._374_.X mprj2._375_.C (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._374_.X mprj2._377_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._374_.X mprj2._379_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._374_.X mprj2._381_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._374_.X mprj2._383_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._375_.X mprj2._376_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._376_.X mprj2.hold46.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._377_.Y mprj2._380_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._378_.X mprj2._379_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._379_.X mprj2._380_.A2 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._379_.X mprj2._381_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._380_.Y mprj2.hold34.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._381_.X mprj2.hold153.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._382_.Y mprj2.hold68.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._383_.Y mprj2.hold69.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__384__Y.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__386__A.DIODE (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__568__B.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__572__B.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__579__A2.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA_output4_A.DIODE (0.056:0.056:0.056) (0.056:0.056:0.056)) + (INTERCONNECT mprj2._384_.Y mprj2._386_.A (0.014:0.014:0.014) (0.014:0.014:0.014)) + (INTERCONNECT mprj2._384_.Y mprj2._568_.B (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2._384_.Y mprj2._572_.B (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2._384_.Y mprj2._579_.A2 (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2._384_.Y mprj2.output4.A (0.057:0.057:0.057) (0.056:0.056:0.056)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__385__Y.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__386__B.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__568__C.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__572__C.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__580__A2.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA_output5_A.DIODE (0.031:0.031:0.031) (0.031:0.031:0.031)) + (INTERCONNECT mprj2._385_.Y mprj2._386_.B (0.010:0.010:0.010) (0.010:0.010:0.010)) + (INTERCONNECT mprj2._385_.Y mprj2._568_.C (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._385_.Y mprj2._572_.C (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._385_.Y mprj2._580_.A2 (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._385_.Y mprj2.output5.A (0.031:0.031:0.031) (0.031:0.031:0.031)) + (INTERCONNECT mprj2._386_.Y mprj2._387_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._387_.X mprj2.hold151.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._388_.X mprj2.hold44.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._389_.X mprj2._393_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._390_.X mprj2._392_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._391_.X mprj2._392_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._392_.X mprj2._393_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._393_.X mprj2._399_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._394_.X mprj2._396_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._395_.Y mprj2.hold122.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._396_.X mprj2._399_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._397_.X mprj2._399_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._398_.X mprj2._399_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._399_.X mprj2._400_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._399_.X mprj2._488_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._399_.X mprj2._493_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._399_.X mprj2._498_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._400_.Y mprj2._726_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._401_.X mprj2._405_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._402_.X mprj2._405_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._403_.X mprj2._405_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._404_.X mprj2._405_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._405_.X mprj2._411_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._406_.X mprj2._408_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._406_.X mprj2._415_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._407_.X mprj2.hold195.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._408_.X mprj2._411_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._409_.X mprj2._411_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._410_.X mprj2._411_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._412_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._411_.X mprj2._422_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._411_.X mprj2._426_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._411_.X mprj2._431_.C1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._411_.X mprj2._433_.B1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._411_.X mprj2._437_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._412_.Y mprj2._413_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._412_.Y mprj2._429_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._412_.Y mprj2._693_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._413_.Y mprj2.hold28.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._414_.Y mprj2._415_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._414_.Y mprj2._416_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._415_.X mprj2._728_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._416_.Y mprj2.hold60.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._417_.X mprj2._419_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._420_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._417_.X mprj2._421_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._417_.X mprj2._424_.A3 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._417_.X mprj2._425_.D (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._417_.X mprj2._428_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._417_.X mprj2._439_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._417_.X mprj2._445_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._418_.X mprj2.hold167.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._419_.X mprj2.hold168.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._420_.Y mprj2._422_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._420_.Y mprj2._423_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._421_.X mprj2._422_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._422_.X mprj2._731_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._423_.Y mprj2.hold109.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._424_.X mprj2.hold178.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._425_.Y mprj2._426_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._425_.Y mprj2._429_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._426_.X mprj2.hold179.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._427_.X mprj2._428_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._427_.X mprj2._439_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._427_.X mprj2._445_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._428_.X mprj2._429_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._428_.X mprj2._430_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._431_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._428_.X mprj2._432_.C (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._429_.Y mprj2.hold149.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._430_.Y mprj2._431_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._430_.Y mprj2._433_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._430_.Y mprj2._434_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._431_.X mprj2.hold162.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._432_.X mprj2._435_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._432_.X mprj2._436_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._433_.Y mprj2._434_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._434_.Y mprj2.hold155.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._435_.X mprj2._437_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._436_.Y mprj2._437_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._436_.Y mprj2._440_.A2 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._437_.X mprj2.hold191.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._438_.X mprj2._439_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._438_.X mprj2._445_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._439_.X mprj2._440_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._439_.X mprj2._441_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._439_.X mprj2._442_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._440_.Y mprj2.hold136.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._441_.X mprj2._443_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._441_.X mprj2._446_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._442_.Y mprj2.hold97.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._443_.Y mprj2.hold98.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._444_.X mprj2._445_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._445_.X mprj2._446_.B1_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._445_.X mprj2._447_.B (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._445_.X mprj2._448_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._445_.X mprj2._450_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._445_.X mprj2._452_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._445_.X mprj2._455_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._445_.X mprj2._460_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._445_.X mprj2._471_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._445_.X mprj2._478_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._446_.X mprj2.hold95.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._447_.X mprj2.hold88.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._448_.Y mprj2.hold104.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._450_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._452_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._455_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._460_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._471_.B (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._478_.B (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._450_.X mprj2._451_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._450_.X mprj2._453_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._451_.Y mprj2._742_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._452_.X mprj2._454_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._452_.X mprj2._456_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._453_.Y mprj2._454_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._454_.Y mprj2._743_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._455_.X mprj2._457_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._455_.X mprj2._458_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._456_.X mprj2.hold54.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._457_.X mprj2._461_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._458_.X mprj2.hold52.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._459_.X mprj2._460_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._459_.X mprj2._470_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._460_.X mprj2._461_.B1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._460_.X mprj2._462_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._460_.X mprj2._463_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._460_.X mprj2._464_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._460_.X mprj2._466_.D (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._461_.X mprj2.hold82.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._462_.Y mprj2._465_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._463_.X mprj2.hold125.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._464_.X mprj2._467_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._465_.Y mprj2.hold66.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._466_.X mprj2._468_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._467_.X mprj2.hold64.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._468_.X mprj2.hold40.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._469_.X mprj2._470_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._470_.X mprj2._471_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._470_.X mprj2._478_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._471_.X mprj2._472_.B (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._471_.X mprj2._473_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._471_.X mprj2._474_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._471_.X mprj2._479_.A4 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._472_.Y mprj2._475_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._473_.X mprj2._751_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._474_.X mprj2._476_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._475_.Y mprj2.hold80.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._476_.X mprj2.hold56.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._477_.X mprj2._478_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._478_.X mprj2._480_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._478_.X mprj2._481_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._478_.X mprj2._482_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._478_.X mprj2._483_.A2 (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._478_.X mprj2._485_.D (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._479_.X mprj2._480_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._480_.X mprj2._754_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._481_.X mprj2.hold102.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._482_.X mprj2._484_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._482_.X mprj2._486_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._483_.Y mprj2.hold73.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._484_.Y mprj2.hold74.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._485_.X mprj2._487_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._486_.X mprj2.hold42.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._487_.X mprj2.hold32.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._488_.X mprj2.hold173.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._489_.X mprj2._490_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._489_.X mprj2._491_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._489_.X mprj2._492_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._490_.Y mprj2.hold123.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._491_.X mprj2._493_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._492_.Y mprj2._493_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._492_.Y mprj2._495_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._493_.X mprj2._696_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._496_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._497_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._500_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._502_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._506_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._516_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._495_.Y mprj2.hold38.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._496_.X mprj2.hold187.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._497_.Y mprj2._498_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._497_.Y mprj2._501_.A2 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._498_.X mprj2.hold188.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._500_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._499_.X mprj2._502_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._506_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._516_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._500_.X mprj2._501_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._500_.X mprj2._503_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._501_.Y mprj2.hold130.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._502_.X mprj2._504_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._502_.X mprj2._507_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._503_.Y mprj2.hold90.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._504_.Y mprj2.hold91.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._505_.X mprj2._506_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._505_.X mprj2._516_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._507_.B1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._506_.X mprj2._508_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._506_.X mprj2._509_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._506_.X mprj2._513_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._507_.X mprj2.hold93.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._508_.X mprj2._510_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._508_.X mprj2._511_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._508_.X mprj2._512_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._509_.Y mprj2.hold115.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._510_.Y mprj2.hold116.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._511_.X mprj2.hold111.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._512_.Y mprj2._514_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._513_.X mprj2._514_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._513_.X mprj2._517_.A2 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._514_.Y mprj2.hold138.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._515_.X mprj2._516_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._516_.X mprj2._517_.B1_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._516_.X mprj2._518_.B (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._516_.X mprj2._519_.A2 (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._516_.X mprj2._520_.C (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._516_.X mprj2._526_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._516_.X mprj2._537_.B (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._516_.X mprj2._546_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._516_.X mprj2._554_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._517_.X mprj2.hold84.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._518_.X mprj2.hold100.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._519_.Y mprj2.hold128.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._520_.X mprj2._521_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._520_.X mprj2._522_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._520_.X mprj2._523_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._521_.Y mprj2._707_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._522_.Y mprj2._524_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._523_.Y mprj2._524_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._523_.Y mprj2._527_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._524_.X mprj2._708_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._525_.X mprj2._526_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._525_.X mprj2._537_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._525_.X mprj2._546_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._525_.X mprj2._554_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._526_.X mprj2._527_.B1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._526_.X mprj2._528_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._526_.X mprj2._529_.A2 (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._526_.X mprj2._530_.C (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._526_.X mprj2._532_.D (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._526_.X mprj2._535_.A (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._527_.Y mprj2.hold120.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._528_.X mprj2.hold132.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._529_.Y mprj2.hold147.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._530_.X mprj2._531_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._530_.X mprj2._533_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._531_.Y mprj2._711_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._532_.X mprj2._536_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._533_.X mprj2.hold58.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._535_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._537_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._545_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._535_.Y mprj2._536_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._535_.Y mprj2._538_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._536_.X mprj2.hold62.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._537_.X mprj2._539_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._537_.X mprj2._540_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._537_.X mprj2._542_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._538_.Y mprj2.hold48.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._539_.Y mprj2.hold185.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._540_.Y mprj2._541_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._540_.Y mprj2._543_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._541_.X mprj2._715_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._542_.X mprj2._547_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._543_.Y mprj2.hold50.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._544_.X mprj2._545_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._545_.X mprj2._546_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._545_.X mprj2._554_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._547_.B1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._546_.X mprj2._548_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._546_.X mprj2._549_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._546_.X mprj2._550_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._546_.X mprj2._555_.A4 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._547_.X mprj2.hold86.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._548_.Y mprj2._551_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._549_.X mprj2.hold134.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._550_.X mprj2._552_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._551_.Y mprj2.hold76.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._552_.X mprj2.hold71.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._553_.X mprj2._554_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._554_.X mprj2._556_.A_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._554_.X mprj2._557_.B (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._554_.X mprj2._558_.C (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._554_.X mprj2._559_.A2 (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._554_.X mprj2._561_.D (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._555_.X mprj2._556_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._556_.X mprj2.hold164.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._557_.X mprj2.hold118.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._558_.Y mprj2._560_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._558_.Y mprj2._562_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._559_.X mprj2._560_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._560_.X mprj2._723_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._561_.X mprj2._563_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._562_.Y mprj2.hold36.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._563_.X mprj2.hold30.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__564__X.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__571__A2.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__575__B1.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__578__A2.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__580__B1.DIODE (0.008:0.008:0.008) (0.007:0.007:0.007)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA_output2_A.DIODE (0.074:0.074:0.074) (0.072:0.072:0.072)) + (INTERCONNECT mprj2._564_.X mprj2._571_.A2 (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._564_.X mprj2._575_.B1 (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._564_.X mprj2._578_.A2 (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._564_.X mprj2._580_.B1 (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._564_.X mprj2.output2.A (0.074:0.074:0.074) (0.072:0.072:0.072)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA__565__Y.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA__579__B1.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA_output6_A.DIODE (0.009:0.009:0.009) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._565_.Y mprj2._579_.B1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._565_.Y mprj2.output6.A (0.009:0.009:0.009) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._566_.X mprj2._567_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._566_.X mprj2._585_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._566_.X mprj2._587_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._566_.X mprj2._588_.A1 (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._567_.Y mprj2._576_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._567_.Y mprj2._577_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._567_.Y mprj2._578_.C1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._568_.X mprj2._571_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._568_.X mprj2._578_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._569_.Y mprj2._570_.A2_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._570_.X mprj2._571_.B2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._570_.X mprj2._578_.B2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._571_.X mprj2._576_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._571_.X mprj2._577_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._571_.X mprj2._583_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._571_.X mprj2._585_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._572_.X mprj2._575_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._573_.X mprj2._575_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._574_.Y mprj2._575_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._575_.X mprj2._577_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._575_.X mprj2._583_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._575_.X mprj2._586_.A1_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._575_.X mprj2._587_.B (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._575_.X mprj2._590_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._576_.Y mprj2._586_.A2_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._582_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._577_.Y mprj2._584_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._577_.Y mprj2._589_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._577_.Y mprj2._591_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._578_.X mprj2._581_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._578_.X mprj2._590_.C_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._579_.X mprj2._580_.C1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._580_.X mprj2._581_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._580_.X mprj2._584_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._580_.X mprj2._586_.B1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._580_.X mprj2._590_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._580_.X mprj2._591_.A_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._581_.X mprj2._582_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._581_.X mprj2._588_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._581_.X mprj2._589_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._582_.X mprj2.output7.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._584_.C_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._583_.X mprj2._588_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._583_.X mprj2._589_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._583_.X mprj2._591_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._584_.X mprj2.ANTENNA__584__X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._584_.X mprj2.ANTENNA_output8_A.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._584_.X mprj2.output8.A (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2._585_.X mprj2._586_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._586_.X mprj2.ANTENNA__586__X.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._586_.X mprj2.ANTENNA_output9_A.DIODE (0.027:0.027:0.027) (0.026:0.026:0.027)) + (INTERCONNECT mprj2._586_.X mprj2.output9.A (0.027:0.027:0.027) (0.027:0.027:0.027)) + (INTERCONNECT mprj2._587_.Y mprj2._588_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._587_.Y mprj2._589_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._588_.X mprj2.ANTENNA__588__X.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._588_.X mprj2.ANTENNA_wire14_A.DIODE (0.020:0.020:0.020) (0.020:0.020:0.020)) + (INTERCONNECT mprj2._588_.X mprj2.wire14.A (0.020:0.020:0.020) (0.020:0.020:0.020)) + (INTERCONNECT mprj2._589_.X mprj2.ANTENNA__589__X.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._589_.X mprj2.ANTENNA_output10_A.DIODE (0.071:0.071:0.071) (0.068:0.068:0.068)) + (INTERCONNECT mprj2._589_.X mprj2.output10.A (0.071:0.071:0.071) (0.068:0.068:0.068)) + (INTERCONNECT mprj2._590_.X mprj2.ANTENNA__590__X.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._590_.X mprj2.ANTENNA_output11_A.DIODE (0.071:0.071:0.071) (0.069:0.069:0.069)) + (INTERCONNECT mprj2._590_.X mprj2.output11.A (0.071:0.071:0.071) (0.069:0.069:0.069)) + (INTERCONNECT mprj2._591_.Y mprj2.ANTENNA__591__Y.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._591_.Y mprj2.ANTENNA_wire13_A.DIODE (0.018:0.018:0.018) (0.018:0.018:0.018)) + (INTERCONNECT mprj2._591_.Y mprj2.wire13.A (0.019:0.019:0.019) (0.018:0.018:0.018)) + (INTERCONNECT mprj2._592_.Y mprj2._676_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._593_.Y mprj2._677_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._594_.Y mprj2._678_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._595_.Y mprj2._679_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._596_.Y mprj2._680_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._597_.Y mprj2._681_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._598_.Y mprj2._682_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._599_.Y mprj2._683_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._600_.Y mprj2._684_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._601_.Y mprj2._685_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._602_.Y mprj2._686_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._603_.Y mprj2._687_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._604_.Y mprj2._688_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._605_.Y mprj2._689_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._606_.Y mprj2._690_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._607_.Y mprj2._691_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._608_.Y mprj2._692_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._609_.Y mprj2._693_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._610_.Y mprj2._694_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._611_.Y mprj2._695_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._612_.Y mprj2._696_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._613_.Y mprj2._697_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._614_.Y mprj2._698_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._615_.Y mprj2._699_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._616_.Y mprj2._700_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._617_.Y mprj2._701_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._618_.Y mprj2._702_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._619_.Y mprj2._703_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._620_.Y mprj2._704_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._621_.Y mprj2._705_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._622_.Y mprj2._706_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._623_.Y mprj2._707_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._624_.Y mprj2._708_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._625_.Y mprj2._709_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._626_.Y mprj2._710_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._627_.Y mprj2._711_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._628_.Y mprj2._712_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._629_.Y mprj2._713_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._630_.Y mprj2._714_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._631_.Y mprj2._715_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._632_.Y mprj2._716_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._633_.Y mprj2._717_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._634_.Y mprj2._718_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._635_.Y mprj2._719_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._636_.Y mprj2._720_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._637_.Y mprj2._721_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._638_.Y mprj2._722_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._639_.Y mprj2._723_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._640_.Y mprj2._724_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._641_.Y mprj2._725_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._642_.Y mprj2._726_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._643_.Y mprj2._727_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._644_.Y mprj2._728_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._645_.Y mprj2._729_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._646_.Y mprj2._730_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._647_.Y mprj2._731_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._648_.Y mprj2._732_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._649_.Y mprj2._733_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._650_.Y mprj2._734_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._651_.Y mprj2._735_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._652_.Y mprj2._736_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._653_.Y mprj2._737_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._654_.Y mprj2._738_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._655_.Y mprj2._739_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._656_.Y mprj2._740_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._657_.Y mprj2._741_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._658_.Y mprj2._742_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._659_.Y mprj2._743_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._660_.Y mprj2._744_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._661_.Y mprj2._745_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._662_.Y mprj2._746_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._663_.Y mprj2._747_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._664_.Y mprj2._748_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._665_.Y mprj2._749_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._666_.Y mprj2._750_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._667_.Y mprj2._751_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._668_.Y mprj2._752_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._669_.Y mprj2._753_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._670_.Y mprj2._754_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._671_.Y mprj2._755_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._672_.Y mprj2._756_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._673_.Y mprj2._757_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._674_.Y mprj2._758_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._675_.Q mprj2._384_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._675_.Q mprj2._385_.A_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._675_.Q mprj2._388_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._675_.Q mprj2._564_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._675_.Q mprj2._565_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._675_.Q mprj2._566_.S0 (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._675_.Q mprj2._570_.A1_N (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._675_.Q mprj2._573_.A_N (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._675_.Q mprj2._574_.A2 (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._676_.Q mprj2._333_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._676_.Q mprj2._384_.A_N (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._676_.Q mprj2._564_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._676_.Q mprj2._565_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._676_.Q mprj2._566_.S1 (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._676_.Q mprj2._569_.A_N (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._676_.Q mprj2._573_.B (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._676_.Q mprj2._574_.B1 (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._676_.Q mprj2.hold150.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._677_.Q mprj2._572_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._677_.Q mprj2.hold67.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2._375_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._678_.Q mprj2._377_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._678_.Q mprj2._568_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._678_.Q mprj2.hold152.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._679_.Q mprj2._566_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._679_.Q mprj2.hold33.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._680_.Q mprj2._579_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._680_.Q mprj2.hold45.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._681_.Q mprj2._362_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._681_.Q mprj2._573_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._681_.Q mprj2.hold144.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._682_.Q mprj2._570_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._682_.Q mprj2.hold139.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._683_.Q mprj2._364_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._683_.Q mprj2._566_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._683_.Q mprj2.hold170.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._684_.Q mprj2._580_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._684_.Q mprj2.hold158.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._685_.Q mprj2._356_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._685_.Q mprj2.hold174.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._686_.Q mprj2._569_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._686_.Q mprj2.hold192.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._687_.Q mprj2._566_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._687_.Q mprj2.hold181.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._688_.Q mprj2._579_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._688_.Q mprj2.hold77.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._340_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._689_.Q mprj2._341_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._689_.Q mprj2._343_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._689_.Q mprj2._349_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._689_.Q mprj2._575_.B2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._690_.Q mprj2._571_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._690_.Q mprj2._578_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._690_.Q mprj2.hold156.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._691_.Q mprj2._342_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._691_.Q mprj2._566_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2.hold142.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2.hold196.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._692_.Q mprj2._580_.B2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._692_.Q mprj2.hold112.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._693_.Q mprj2.hold105.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._694_.Q mprj2._395_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._694_.Q mprj2.hold172.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._695_.Q mprj2.hold121.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._696_.Q mprj2._494_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._696_.Q mprj2.hold189.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._697_.Q mprj2.hold37.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._698_.Q mprj2._499_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._698_.Q mprj2.hold186.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._699_.Q mprj2.hold129.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._700_.Q mprj2.hold89.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._701_.Q mprj2.hold92.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._702_.Q mprj2.hold114.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._703_.Q mprj2._515_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._703_.Q mprj2.hold110.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._704_.Q mprj2._515_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._704_.Q mprj2.hold137.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._705_.Q mprj2.hold83.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._706_.Q mprj2.hold99.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._707_.Q mprj2.hold127.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._708_.Q mprj2._525_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._708_.Q mprj2.hold176.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._709_.Q mprj2.hold119.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2._532_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2._534_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._710_.Q mprj2.hold131.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._711_.Q mprj2._532_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._711_.Q mprj2._534_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._711_.Q mprj2.hold146.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._712_.Q mprj2.hold57.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._713_.Q mprj2.hold61.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._714_.Q mprj2.hold47.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._715_.Q mprj2._542_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._715_.Q mprj2._544_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._715_.Q mprj2.hold184.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._716_.Q mprj2.hold49.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._717_.Q mprj2.hold85.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2._548_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._718_.Q mprj2._550_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._718_.Q mprj2._553_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._718_.Q mprj2.hold133.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._719_.Q mprj2._550_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._719_.Q mprj2.hold75.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._720_.Q mprj2.hold70.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._721_.Q mprj2._553_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._721_.Q mprj2.hold163.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._722_.Q mprj2._561_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._722_.Q mprj2.hold117.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._723_.Q mprj2._561_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._723_.Q mprj2.hold169.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._724_.Q mprj2._561_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._724_.Q mprj2.hold35.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._725_.Q mprj2.hold29.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._726_.Q mprj2.hold43.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._727_.Q mprj2.hold27.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._728_.Q mprj2._418_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._728_.Q mprj2.hold180.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._729_.Q mprj2.hold59.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._730_.Q mprj2.hold166.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._731_.Q mprj2._424_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._731_.Q mprj2._425_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._731_.Q mprj2._427_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._731_.Q mprj2.hold193.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._732_.Q mprj2.hold108.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._733_.Q mprj2._427_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._733_.Q mprj2.hold177.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._734_.Q mprj2.hold148.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._734_.Q mprj2.hold194.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2._407_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2._438_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2.hold161.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._736_.Q mprj2._407_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._736_.Q mprj2._438_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._736_.Q mprj2.hold154.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._737_.Q mprj2._438_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._737_.Q mprj2.hold190.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._738_.Q mprj2.hold135.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._739_.Q mprj2.hold96.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._740_.Q mprj2.hold94.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._741_.Q mprj2.hold87.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._742_.Q mprj2.hold103.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._743_.Q mprj2._455_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._743_.Q mprj2.hold126.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._744_.Q mprj2.hold53.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._745_.Q mprj2.hold51.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._746_.Q mprj2.hold81.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2._462_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._747_.Q mprj2._464_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._747_.Q mprj2._466_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._747_.Q mprj2.hold124.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._748_.Q mprj2._464_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._748_.Q mprj2._466_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._748_.Q mprj2.hold65.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._749_.Q mprj2._466_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._749_.Q mprj2.hold63.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._750_.Q mprj2.hold39.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2._472_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._751_.Q mprj2._474_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._751_.Q mprj2._477_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._751_.Q mprj2.hold141.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._752_.Q mprj2._474_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._752_.Q mprj2.hold79.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._753_.Q mprj2.hold55.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._754_.Q mprj2.hold165.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2._482_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._755_.Q mprj2._483_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._755_.Q mprj2._485_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._755_.Q mprj2.hold101.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._756_.Q mprj2._485_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._756_.Q mprj2.hold72.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._757_.Q mprj2._485_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._757_.Q mprj2.hold41.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._758_.Q mprj2.hold31.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_0_wb_clk_i_X.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_0_0_wb_clk_i_A.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_1_0_wb_clk_i_A.DIODE (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_2_0_wb_clk_i_A.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_3_0_wb_clk_i_A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_4_0_wb_clk_i_A.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_5_0_wb_clk_i_A.DIODE (0.008:0.008:0.008) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_6_0_wb_clk_i_A.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_7_0_wb_clk_i_A.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_0_0_wb_clk_i.A (0.008:0.008:0.008) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_1_0_wb_clk_i.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_2_0_wb_clk_i.A (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_3_0_wb_clk_i.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_4_0_wb_clk_i.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_5_0_wb_clk_i.A (0.008:0.008:0.008) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_6_0_wb_clk_i.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_7_0_wb_clk_i.A (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._709_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._710_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._711_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._712_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._713_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._714_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._721_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._722_.CLK (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._723_.CLK (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._724_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2.clkload0.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._694_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._695_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._696_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._697_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._698_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._707_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._708_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._747_.CLK (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._748_.CLK (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._749_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2.clkload1.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._703_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._704_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._706_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._715_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._716_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._717_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._718_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._719_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._720_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._725_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2.clkload2.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._699_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._700_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._701_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._702_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._705_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._750_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._755_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._756_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._757_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._758_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2.clkload3.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._675_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._676_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._726_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._736_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._739_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._740_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._742_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._743_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._744_.CLK (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._746_.CLK (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2.clkload4.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._677_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._678_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._679_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._680_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._683_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._684_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._685_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._686_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._687_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._735_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2.clkload5.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._731_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._732_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._733_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._734_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._737_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._738_.CLK (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._741_.CLK (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._745_.CLK (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._751_.CLK (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._752_.CLK (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._753_.CLK (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._754_.CLK (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._681_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._682_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._688_.CLK (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._689_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._690_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._691_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._692_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._693_.CLK (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._727_.CLK (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._728_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._729_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._730_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout15.X mprj2._634_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.fanout15.X mprj2._635_.A (0.005:0.005:0.005) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.fanout15.X mprj2._636_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.fanout15.X mprj2._638_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout15.X mprj2._639_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2._640_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout15.X mprj2._641_.A (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout15.X mprj2.load_slew16.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout17.X mprj2._610_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout17.X mprj2._611_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.fanout17.X mprj2._612_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout17.X mprj2._614_.A (0.006:0.006:0.006) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout17.X mprj2._615_.A (0.006:0.006:0.006) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout17.X mprj2._663_.A (0.006:0.006:0.006) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout17.X mprj2._664_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout17.X mprj2._665_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.fanout17.X mprj2.max_cap18.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout19.X mprj2.fanout15.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout19.X mprj2.wire20.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout21.X mprj2._339_.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.fanout21.X mprj2._592_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.fanout21.X mprj2._642_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout21.X mprj2._650_.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.fanout21.X mprj2._660_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.fanout21.X mprj2._662_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout21.X mprj2._669_.A (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout21.X mprj2._670_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout21.X mprj2.load_slew22.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout23.X mprj2._593_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout23.X mprj2._594_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout23.X mprj2._595_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout23.X mprj2._596_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout23.X mprj2._597_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.fanout23.X mprj2._598_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.fanout23.X mprj2.wire24.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout25.X mprj2._652_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout25.X mprj2._653_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout25.X mprj2._655_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout25.X mprj2._656_.A (0.005:0.005:0.005) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.fanout25.X mprj2._658_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.fanout25.X mprj2._659_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout25.X mprj2.fanout21.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout25.X mprj2.load_slew26.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.hold100.X mprj2._706_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold101.X mprj2._404_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold101.X mprj2._481_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold102.X mprj2._755_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold103.X mprj2._409_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold103.X mprj2._448_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold103.X mprj2._449_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold104.X mprj2._451_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._340_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold105.X mprj2._341_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold105.X mprj2._343_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold105.X mprj2._349_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold106.X mprj2._350_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold107.X mprj2._689_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._410_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold108.X mprj2._423_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold108.X mprj2._424_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold108.X mprj2._425_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold108.X mprj2._427_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold109.X mprj2._732_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold110.X mprj2._398_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold110.X mprj2._511_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold110.X mprj2._512_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold110.X mprj2._513_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold111.X mprj2._703_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold112.X mprj2._342_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold112.X mprj2._343_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold112.X mprj2._345_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold113.X mprj2._692_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._398_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold114.X mprj2._508_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._509_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold114.X mprj2._513_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold114.X mprj2._515_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold115.X mprj2._510_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold116.X mprj2._702_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold117.X mprj2._390_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold117.X mprj2._557_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold117.X mprj2._558_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold117.X mprj2._559_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold118.X mprj2._722_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold119.X mprj2._335_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold119.X mprj2._397_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold119.X mprj2._525_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold120.X mprj2._709_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold121.X mprj2._395_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold121.X mprj2._489_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold121.X mprj2._494_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold122.X mprj2._396_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold122.X mprj2._490_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold123.X mprj2._695_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold124.X mprj2._401_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold124.X mprj2._463_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold124.X mprj2._469_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold125.X mprj2._747_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._402_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold126.X mprj2._452_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._453_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._459_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold127.X mprj2._397_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold127.X mprj2._519_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold127.X mprj2._520_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._525_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold128.X mprj2._521_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold129.X mprj2._334_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold129.X mprj2._394_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold129.X mprj2._499_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold130.X mprj2._699_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold131.X mprj2._393_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold131.X mprj2._528_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold131.X mprj2._529_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold131.X mprj2._530_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold132.X mprj2._710_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold133.X mprj2._392_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold133.X mprj2._549_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold133.X mprj2._555_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold134.X mprj2._718_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold135.X mprj2._338_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold135.X mprj2._410_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold135.X mprj2._438_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold136.X mprj2._738_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold137.X mprj2._398_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold137.X mprj2._512_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold137.X mprj2._513_.C (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold138.X mprj2._704_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._363_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold139.X mprj2._366_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._369_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold139.X mprj2._372_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold140.X mprj2._682_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold141.X mprj2._403_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold141.X mprj2._473_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold141.X mprj2._479_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold142.X mprj2._343_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold142.X mprj2._346_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold143.X mprj2._691_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold144.X mprj2._363_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.hold144.X mprj2._366_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.hold144.X mprj2._369_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.hold144.X mprj2._373_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold145.X mprj2._681_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold146.X mprj2._391_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold146.X mprj2._529_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold146.X mprj2._530_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold147.X mprj2._531_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold148.X mprj2._336_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold148.X mprj2._427_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold149.X mprj2._734_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold150.X mprj2._385_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold150.X mprj2._387_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold151.X mprj2._676_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold152.X mprj2._379_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold152.X mprj2._381_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold153.X mprj2._678_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold154.X mprj2._337_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold154.X mprj2._432_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold155.X mprj2._736_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._341_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold156.X mprj2._344_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold156.X mprj2._348_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold156.X mprj2._356_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold157.X mprj2._690_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold158.X mprj2._364_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold158.X mprj2._365_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold159.X mprj2._368_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold160.X mprj2._684_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold161.X mprj2._430_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold161.X mprj2._431_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold161.X mprj2._432_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold162.X mprj2._735_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold163.X mprj2._392_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold163.X mprj2._555_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold164.X mprj2._721_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._403_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._477_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._479_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._408_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._417_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._418_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold167.X mprj2._419_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold168.X mprj2._730_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold169.X mprj2._390_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold169.X mprj2._558_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold169.X mprj2._559_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold170.X mprj2._363_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold170.X mprj2._369_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold171.X mprj2._370_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold172.X mprj2._488_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold172.X mprj2._489_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold172.X mprj2._494_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold173.X mprj2._694_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._332_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold174.X mprj2._351_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold174.X mprj2._357_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold174.X mprj2._359_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold175.X mprj2._685_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold176.X mprj2._397_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold176.X mprj2._522_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold176.X mprj2._523_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold177.X mprj2._407_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold177.X mprj2._424_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold177.X mprj2._425_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold178.X mprj2._426_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold179.X mprj2._733_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._406_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._414_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._417_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold181.X mprj2._352_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold181.X mprj2._354_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold181.X mprj2._355_.C_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold182.X mprj2._358_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold183.X mprj2._687_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold184.X mprj2._389_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold184.X mprj2._539_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold184.X mprj2._540_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold185.X mprj2._541_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold186.X mprj2._394_.D_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold186.X mprj2._496_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold186.X mprj2._497_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold187.X mprj2._498_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold188.X mprj2._698_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._396_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._491_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._492_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold190.X mprj2._410_.C_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold190.X mprj2._435_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold190.X mprj2._436_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold191.X mprj2._737_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._351_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._355_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._359_.B1 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold193.X mprj2._410_.D_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold193.X mprj2._420_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold193.X mprj2._421_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold194.X mprj2._407_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold195.X mprj2._408_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold196.X mprj2._345_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._406_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold27.X mprj2._413_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._414_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold27.X mprj2._417_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold27.X mprj2._418_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold28.X mprj2._727_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold29.X mprj2._390_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold29.X mprj2._563_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold30.X mprj2._725_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold31.X mprj2._404_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold31.X mprj2._487_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold32.X mprj2._758_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._375_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold33.X mprj2._377_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold33.X mprj2._378_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold33.X mprj2._380_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold34.X mprj2._679_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold35.X mprj2._390_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold35.X mprj2._562_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold36.X mprj2._724_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold37.X mprj2._396_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold37.X mprj2._494_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold37.X mprj2._495_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold38.X mprj2._697_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold39.X mprj2._401_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold39.X mprj2._468_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold39.X mprj2._469_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold40.X mprj2._750_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold41.X mprj2._404_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold41.X mprj2._486_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold42.X mprj2._757_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold43.X mprj2._387_.S (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold43.X mprj2._388_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold44.X mprj2._675_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold45.X mprj2._376_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold45.X mprj2._378_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold46.X mprj2._680_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._389_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold47.X mprj2._537_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold47.X mprj2._538_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold47.X mprj2._545_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold48.X mprj2._714_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._389_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold49.X mprj2._542_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold49.X mprj2._543_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold49.X mprj2._544_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold50.X mprj2._716_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._402_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold51.X mprj2._457_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._458_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold51.X mprj2._459_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold52.X mprj2._745_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._402_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold53.X mprj2._455_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold53.X mprj2._456_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold53.X mprj2._459_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold54.X mprj2._744_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._403_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold55.X mprj2._476_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold55.X mprj2._477_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold55.X mprj2._479_.A3 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold56.X mprj2._753_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._391_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold57.X mprj2._532_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold57.X mprj2._533_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold57.X mprj2._534_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold58.X mprj2._712_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._408_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold59.X mprj2._416_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold59.X mprj2._417_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold59.X mprj2._418_.A3 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold60.X mprj2._729_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold61.X mprj2._393_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold61.X mprj2._534_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold61.X mprj2._536_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold62.X mprj2._713_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold63.X mprj2._401_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold63.X mprj2._467_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold63.X mprj2._470_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold64.X mprj2._749_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold65.X mprj2._401_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold65.X mprj2._465_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold65.X mprj2._469_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold66.X mprj2._748_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold67.X mprj2._374_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold67.X mprj2._382_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold68.X mprj2._383_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold69.X mprj2._677_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._391_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold70.X mprj2._552_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold70.X mprj2._553_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold70.X mprj2._555_.A3 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold71.X mprj2._720_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold72.X mprj2._404_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold72.X mprj2._482_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold72.X mprj2._483_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold73.X mprj2._484_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold74.X mprj2._756_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold75.X mprj2._391_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold75.X mprj2._551_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold75.X mprj2._553_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold75.X mprj2._555_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold76.X mprj2._719_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold77.X mprj2._353_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold77.X mprj2._355_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold78.X mprj2._688_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._403_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold79.X mprj2._475_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold79.X mprj2._477_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold79.X mprj2._479_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold80.X mprj2._752_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._402_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._459_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._461_.A1 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold82.X mprj2._746_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._398_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._515_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._517_.A1 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold84.X mprj2._705_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold85.X mprj2._389_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold85.X mprj2._544_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold85.X mprj2._547_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold86.X mprj2._717_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._409_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold87.X mprj2._447_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold87.X mprj2._448_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold87.X mprj2._449_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold88.X mprj2._741_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._394_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold89.X mprj2._502_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold89.X mprj2._503_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold89.X mprj2._505_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold90.X mprj2._504_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold91.X mprj2._700_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._394_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._505_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._507_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold93.X mprj2._701_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._409_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._444_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._446_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold95.X mprj2._740_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._409_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold96.X mprj2._441_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold96.X mprj2._442_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold96.X mprj2._444_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold97.X mprj2._443_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold98.X mprj2._739_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold99.X mprj2._397_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold99.X mprj2._518_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold99.X mprj2._519_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.hold99.X mprj2._520_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold99.X mprj2._525_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_fanout19_A.DIODE (0.109:0.109:0.109) (0.104:0.104:0.104)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_fanout25_A.DIODE (0.113:0.113:0.113) (0.107:0.107:0.107)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_input1_X.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.input1.X mprj2.fanout19.A (0.109:0.109:0.109) (0.104:0.104:0.104)) + (INTERCONNECT mprj2.input1.X mprj2.fanout25.A (0.113:0.113:0.113) (0.107:0.107:0.107)) + (INTERCONNECT mprj2.load_slew16.X mprj2._622_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew16.X mprj2._624_.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew16.X mprj2._625_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew16.X mprj2._626_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew16.X mprj2._627_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.load_slew16.X mprj2._628_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.load_slew16.X mprj2._629_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew16.X mprj2._630_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew16.X mprj2._637_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew22.X mprj2._647_.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew22.X mprj2._648_.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew22.X mprj2._649_.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew22.X mprj2._654_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew22.X mprj2._657_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.load_slew22.X mprj2._661_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew22.X mprj2._667_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew22.X mprj2._668_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__599__A.DIODE (0.014:0.014:0.014) (0.013:0.013:0.013)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__600__A.DIODE (0.014:0.014:0.014) (0.013:0.013:0.013)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__601__A.DIODE (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__605__A.DIODE (0.010:0.010:0.010) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__606__A.DIODE (0.012:0.012:0.012) (0.011:0.011:0.011)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__608__A.DIODE (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA_fanout23_A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA_load_slew26_X.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew26.X mprj2._599_.A (0.014:0.014:0.014) (0.013:0.013:0.013)) + (INTERCONNECT mprj2.load_slew26.X mprj2._600_.A (0.014:0.014:0.014) (0.013:0.013:0.013)) + (INTERCONNECT mprj2.load_slew26.X mprj2._601_.A (0.010:0.010:0.010) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.load_slew26.X mprj2._605_.A (0.010:0.010:0.010) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.load_slew26.X mprj2._606_.A (0.013:0.013:0.013) (0.012:0.012:0.012)) + (INTERCONNECT mprj2.load_slew26.X mprj2._608_.A (0.010:0.010:0.010) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.load_slew26.X mprj2.fanout23.A (0.006:0.006:0.006) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.max_cap18.X mprj2._613_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.max_cap18.X mprj2._616_.A (0.008:0.008:0.008) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.max_cap18.X mprj2._617_.A (0.008:0.008:0.008) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.max_cap18.X mprj2._618_.A (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.max_cap18.X mprj2._619_.A (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.max_cap18.X mprj2._620_.A (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.max_cap18.X mprj2._621_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.max_cap18.X mprj2._623_.A (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.output10.X gpio_out[31] (0.014:0.014:0.014) (0.014:0.014:0.014)) + (INTERCONNECT mprj2.output11.X gpio_out[32] (0.038:0.038:0.038) (0.038:0.038:0.038)) + (INTERCONNECT mprj2.output12.X gpio_out[33] (0.067:0.067:0.067) (0.066:0.066:0.066)) + (INTERCONNECT mprj2.output2.X gpio_out[24] (1.166:1.166:1.166) (1.185:1.185:1.185)) + (INTERCONNECT mprj2.output3.X gpio_out[34] (0.081:0.081:0.081) (0.081:0.081:0.081)) + (INTERCONNECT mprj2.output4.X gpio_out[25] (0.979:0.979:0.979) (1.003:1.003:1.003)) + (INTERCONNECT mprj2.output5.X gpio_out[26] (0.638:0.638:0.638) (0.632:0.632:0.632)) + (INTERCONNECT mprj2.output6.X gpio_out[27] (0.353:0.353:0.353) (0.348:0.348:0.348)) + (INTERCONNECT mprj2.output7.X gpio_out[28] (0.156:0.156:0.156) (0.154:0.154:0.154)) + (INTERCONNECT mprj2.output8.X gpio_out[29] (0.027:0.027:0.027) (0.027:0.027:0.027)) + (INTERCONNECT mprj2.output9.X gpio_out[30] (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.wire13.X mprj2.ANTENNA_output12_A.DIODE (0.128:0.128:0.127) (0.118:0.118:0.118)) + (INTERCONNECT mprj2.wire13.X mprj2.ANTENNA_wire13_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire13.X mprj2.output12.A (0.128:0.128:0.128) (0.118:0.118:0.118)) + (INTERCONNECT mprj2.wire14.X mprj2.ANTENNA_output3_A.DIODE (0.190:0.190:0.190) (0.173:0.173:0.173)) + (INTERCONNECT mprj2.wire14.X mprj2.ANTENNA_wire14_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire14.X mprj2.output3.A (0.190:0.190:0.190) (0.173:0.173:0.173)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__631__A.DIODE (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__632__A.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__633__A.DIODE (0.006:0.006:0.006) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__666__A.DIODE (0.017:0.017:0.017) (0.016:0.016:0.016)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__671__A.DIODE (0.017:0.017:0.017) (0.016:0.016:0.016)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__672__A.DIODE (0.016:0.016:0.016) (0.015:0.015:0.015)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__673__A.DIODE (0.013:0.013:0.013) (0.013:0.013:0.013)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__674__A.DIODE (0.015:0.015:0.015) (0.014:0.014:0.014)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA_fanout17_A.DIODE (0.010:0.010:0.010) (0.010:0.010:0.010)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA_wire20_X.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire20.X mprj2._631_.A (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2.wire20.X mprj2._632_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.wire20.X mprj2._633_.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.wire20.X mprj2._666_.A (0.017:0.017:0.017) (0.016:0.016:0.016)) + (INTERCONNECT mprj2.wire20.X mprj2._671_.A (0.017:0.017:0.017) (0.016:0.016:0.016)) + (INTERCONNECT mprj2.wire20.X mprj2._672_.A (0.016:0.016:0.016) (0.015:0.015:0.015)) + (INTERCONNECT mprj2.wire20.X mprj2._673_.A (0.014:0.014:0.014) (0.013:0.013:0.013)) + (INTERCONNECT mprj2.wire20.X mprj2._674_.A (0.015:0.015:0.015) (0.014:0.014:0.014)) + (INTERCONNECT mprj2.wire20.X mprj2.fanout17.A (0.010:0.010:0.010) (0.010:0.010:0.010)) + (INTERCONNECT mprj2.wire24.X mprj2._602_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire24.X mprj2._603_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire24.X mprj2._604_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.wire24.X mprj2._607_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire24.X mprj2._609_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire24.X mprj2._643_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire24.X mprj2._644_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire24.X mprj2._645_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire24.X mprj2._646_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.wire24.X mprj2._651_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) ) ) ) @@ -4485,7 +5813,7 @@ (INSTANCE mprj._565_) (DELAY (ABSOLUTE - (IOPATH A Y (0.216:0.216:0.216) (0.191:0.191:0.191)) + (IOPATH A Y (0.216:0.216:0.216) (0.192:0.192:0.192)) (IOPATH B Y (0.226:0.226:0.226) (0.201:0.201:0.201)) ) ) @@ -5544,10 +6872,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.343:0.343:0.343)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.217:-0.217:-0.217)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) - (HOLD (negedge D) (posedge CLK) (-0.037:-0.036:-0.036)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (posedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge CLK) (0.270:0.270:0.270)) (WIDTH (negedge RESET_B) (0.327:0.327:0.327)) ) @@ -5557,7 +6885,7 @@ (INSTANCE mprj._676_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.474:0.474:0.474) (0.485:0.485:0.485)) + (IOPATH CLK Q (0.474:0.474:0.474) (0.486:0.486:0.486)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5568,7 +6896,7 @@ (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) - (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (posedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge CLK) (0.270:0.270:0.270)) (WIDTH (negedge RESET_B) (0.327:0.327:0.327)) ) @@ -5584,7 +6912,7 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.221:-0.221:-0.221)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) @@ -5604,10 +6932,10 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.341:0.341:0.341)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) (HOLD (posedge D) (posedge CLK) (-0.030:-0.030:-0.030)) - (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (HOLD (negedge D) (posedge CLK) (-0.035:-0.035:-0.035)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) (WIDTH (posedge CLK) (0.269:0.269:0.269)) @@ -5625,9 +6953,9 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.341:0.341:0.341)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) - (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) @@ -5672,9 +7000,9 @@ (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) - (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.109)) (WIDTH (posedge CLK) (0.266:0.266:0.266)) - (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge CLK) (0.270:0.270:0.270)) (WIDTH (negedge RESET_B) (0.312:0.312:0.312)) ) ) @@ -5695,7 +7023,7 @@ (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) (WIDTH (posedge CLK) (0.266:0.266:0.266)) - (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge CLK) (0.270:0.270:0.270)) (WIDTH (negedge RESET_B) (0.311:0.311:0.311)) ) ) @@ -5709,7 +7037,7 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.329:0.329:0.329)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) (HOLD (posedge D) (posedge CLK) (-0.027:-0.027:-0.027)) (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) @@ -5725,7 +7053,7 @@ (INSTANCE mprj._684_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.376:0.376:0.376) (0.418:0.418:0.418)) + (IOPATH CLK Q (0.376:0.376:0.376) (0.419:0.419:0.419)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5746,16 +7074,16 @@ (INSTANCE mprj._685_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.354:0.354:0.354) (0.400:0.400:0.400)) + (IOPATH CLK Q (0.354:0.354:0.354) (0.401:0.401:0.401)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.329:0.329:0.329)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) - (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) - (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) (WIDTH (posedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge CLK) (0.271:0.271:0.271)) @@ -5793,7 +7121,7 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.329:0.329:0.329)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) @@ -5837,7 +7165,7 @@ (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) - (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) @@ -5851,7 +7179,7 @@ (INSTANCE mprj._690_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.385:0.385:0.385) (0.425:0.425:0.425)) + (IOPATH CLK Q (0.386:0.386:0.386) (0.426:0.426:0.426)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5879,7 +7207,7 @@ (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) - (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) @@ -5893,7 +7221,7 @@ (INSTANCE mprj._692_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.383:0.383:0.383) (0.424:0.424:0.424)) + (IOPATH CLK Q (0.384:0.384:0.384) (0.425:0.425:0.425)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5935,7 +7263,7 @@ (INSTANCE mprj._694_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.367:0.367:0.367) (0.409:0.409:0.409)) + (IOPATH CLK Q (0.367:0.367:0.367) (0.410:0.410:0.410)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5945,7 +7273,7 @@ (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) - (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) (WIDTH (posedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.319:0.319:0.319)) @@ -5961,7 +7289,7 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.341:0.341:0.341)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) @@ -5988,7 +7316,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.030:-0.031)) (SETUP (posedge D) (posedge CLK) (0.057:0.057:0.057)) (SETUP (negedge D) (posedge CLK) (0.102:0.103:0.104)) - (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.317:0.317:0.317)) ) @@ -5998,15 +7326,15 @@ (INSTANCE mprj._697_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.343:0.343:0.343) (0.389:0.389:0.389)) + (IOPATH CLK Q (0.343:0.343:0.343) (0.390:0.390:0.390)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.235:-0.235:-0.235)) (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) - (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) (WIDTH (posedge CLK) (0.265:0.265:0.265)) @@ -6019,7 +7347,7 @@ (INSTANCE mprj._698_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.361:0.361:0.361) (0.406:0.406:0.406)) + (IOPATH CLK Q (0.362:0.362:0.362) (0.406:0.406:0.406)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6030,7 +7358,7 @@ (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) - (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.317:0.317:0.317)) ) @@ -6051,7 +7379,7 @@ (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.320:0.320:0.320)) ) @@ -6072,7 +7400,7 @@ (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.256:0.256:0.256)) ) @@ -6093,7 +7421,7 @@ (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.256:0.256:0.256)) ) @@ -6103,7 +7431,7 @@ (INSTANCE mprj._702_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.341:0.341:0.341) (0.388:0.388:0.388)) + (IOPATH CLK Q (0.342:0.342:0.342) (0.388:0.388:0.388)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6114,7 +7442,7 @@ (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.256:0.256:0.256)) ) @@ -6134,7 +7462,7 @@ (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) - (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) (WIDTH (posedge CLK) (0.264:0.264:0.264)) (WIDTH (negedge CLK) (0.268:0.268:0.268)) (WIDTH (negedge RESET_B) (0.255:0.255:0.255)) @@ -6145,7 +7473,7 @@ (INSTANCE mprj._704_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.365:0.365:0.365) (0.409:0.409:0.409)) + (IOPATH CLK Q (0.365:0.365:0.365) (0.410:0.410:0.410)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6177,7 +7505,7 @@ (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.258:0.258:0.258)) ) @@ -6197,7 +7525,7 @@ (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) - (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.110)) (WIDTH (posedge CLK) (0.264:0.264:0.264)) (WIDTH (negedge CLK) (0.268:0.268:0.268)) (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) @@ -6218,8 +7546,8 @@ (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) (HOLD (negedge D) (posedge CLK) (-0.025:-0.026:-0.026)) (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) - (SETUP (negedge D) (posedge CLK) (0.098:0.099:0.099)) - (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (SETUP (negedge D) (posedge CLK) (0.098:0.098:0.099)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.255:0.255:0.255)) ) @@ -6237,10 +7565,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) (HOLD (posedge D) (posedge CLK) (-0.027:-0.027:-0.027)) - (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.030)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.055:0.055:0.055)) - (SETUP (negedge D) (posedge CLK) (0.102:0.102:0.103)) - (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (SETUP (negedge D) (posedge CLK) (0.102:0.102:0.102)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.266:0.266:0.266)) ) @@ -6255,8 +7583,8 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) @@ -6276,8 +7604,8 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) @@ -6302,7 +7630,7 @@ (HOLD (posedge D) (posedge CLK) (-0.034:-0.034:-0.034)) (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027)) (SETUP (posedge D) (posedge CLK) (0.062:0.062:0.062)) - (SETUP (negedge D) (posedge CLK) (0.099:0.099:0.100)) + (SETUP (negedge D) (posedge CLK) (0.099:0.099:0.099)) (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.266:0.266:0.266)) @@ -6313,15 +7641,15 @@ (INSTANCE mprj._712_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.342:0.342:0.342) (0.389:0.389:0.389)) + (IOPATH CLK Q (0.343:0.343:0.343) (0.389:0.389:0.389)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) - (HOLD (negedge D) (posedge CLK) (-0.039:-0.039:-0.038)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) (WIDTH (posedge CLK) (0.262:0.262:0.262)) @@ -6342,7 +7670,7 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) - (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) (WIDTH (posedge CLK) (0.262:0.262:0.262)) @@ -6376,14 +7704,14 @@ (INSTANCE mprj._715_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.369:0.369:0.369) (0.412:0.412:0.412)) + (IOPATH CLK Q (0.369:0.369:0.369) (0.413:0.413:0.413)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) - (HOLD (posedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (HOLD (posedge D) (posedge CLK) (-0.028:-0.028:-0.029)) (HOLD (negedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (SETUP (posedge D) (posedge CLK) (0.057:0.057:0.057)) (SETUP (negedge D) (posedge CLK) (0.104:0.104:0.104)) @@ -6397,7 +7725,7 @@ (INSTANCE mprj._716_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.342:0.342:0.342) (0.388:0.388:0.388)) + (IOPATH CLK Q (0.342:0.342:0.342) (0.389:0.389:0.389)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6406,7 +7734,7 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) - (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) (WIDTH (posedge CLK) (0.264:0.264:0.264)) (WIDTH (negedge CLK) (0.268:0.268:0.268)) @@ -6449,7 +7777,7 @@ (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) - (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) (WIDTH (posedge CLK) (0.264:0.264:0.264)) (WIDTH (negedge CLK) (0.268:0.268:0.268)) (WIDTH (negedge RESET_B) (0.308:0.308:0.308)) @@ -6465,7 +7793,7 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) @@ -6481,13 +7809,13 @@ (INSTANCE mprj._720_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.340:0.340:0.340) (0.386:0.386:0.386)) + (IOPATH CLK Q (0.340:0.340:0.340) (0.387:0.387:0.387)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.221:-0.221:-0.221)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) @@ -6511,9 +7839,9 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) - (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.266:0.266:0.266)) ) @@ -6533,8 +7861,8 @@ (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) - (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.110)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.312:0.312:0.312)) ) @@ -6554,8 +7882,8 @@ (HOLD (posedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.031)) (SETUP (posedge D) (posedge CLK) (0.056:0.056:0.056)) - (SETUP (negedge D) (posedge CLK) (0.103:0.103:0.104)) - (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (SETUP (negedge D) (posedge CLK) (0.103:0.103:0.103)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.313:0.313:0.313)) ) @@ -6574,9 +7902,9 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) - (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.315:0.315:0.315)) ) @@ -6618,7 +7946,7 @@ (HOLD (negedge D) (posedge CLK) (-0.033:-0.033:-0.033)) (SETUP (posedge D) (posedge CLK) (0.065:0.065:0.065)) (SETUP (negedge D) (posedge CLK) (0.106:0.106:0.106)) - (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (posedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge CLK) (0.270:0.270:0.270)) (WIDTH (negedge RESET_B) (0.324:0.324:0.324)) ) @@ -6628,13 +7956,13 @@ (INSTANCE mprj._727_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.339:0.339:0.339) (0.386:0.386:0.386)) + (IOPATH CLK Q (0.340:0.340:0.340) (0.387:0.387:0.387)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) @@ -6655,11 +7983,11 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) (HOLD (posedge D) (posedge CLK) (-0.028:-0.028:-0.028)) - (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.030)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.030:-0.030)) (SETUP (posedge D) (posedge CLK) (0.056:0.056:0.056)) - (SETUP (negedge D) (posedge CLK) (0.103:0.103:0.103)) + (SETUP (negedge D) (posedge CLK) (0.102:0.103:0.103)) (WIDTH (posedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) @@ -6680,9 +8008,9 @@ (HOLD (posedge D) (posedge CLK) (-0.033:-0.033:-0.033)) (HOLD (negedge D) (posedge CLK) (-0.039:-0.039:-0.039)) (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) - (SETUP (negedge D) (posedge CLK) (0.113:0.112:0.112)) + (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) (WIDTH (posedge CLK) (0.266:0.266:0.266)) - (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge CLK) (0.270:0.270:0.270)) (WIDTH (negedge RESET_B) (0.265:0.265:0.265)) ) ) @@ -6701,9 +8029,9 @@ (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) - (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) (WIDTH (posedge CLK) (0.266:0.266:0.266)) - (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge CLK) (0.270:0.270:0.270)) (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) ) ) @@ -6722,7 +8050,7 @@ (HOLD (posedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (HOLD (negedge D) (posedge CLK) (-0.029:-0.030:-0.030)) (SETUP (posedge D) (posedge CLK) (0.057:0.057:0.057)) - (SETUP (negedge D) (posedge CLK) (0.102:0.103:0.103)) + (SETUP (negedge D) (posedge CLK) (0.102:0.102:0.103)) (WIDTH (posedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge CLK) (0.271:0.271:0.271)) (WIDTH (negedge RESET_B) (0.262:0.262:0.262)) @@ -6733,7 +8061,7 @@ (INSTANCE mprj._732_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.341:0.341:0.341) (0.388:0.388:0.388)) + (IOPATH CLK Q (0.342:0.342:0.342) (0.388:0.388:0.388)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6754,7 +8082,7 @@ (INSTANCE mprj._733_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.362:0.362:0.362) (0.407:0.407:0.407)) + (IOPATH CLK Q (0.363:0.363:0.363) (0.407:0.407:0.407)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6783,7 +8111,7 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.342:0.342:0.342)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) (HOLD (posedge D) (posedge CLK) (-0.030:-0.030:-0.030)) - (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.035)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) (WIDTH (posedge CLK) (0.269:0.269:0.269)) @@ -6817,7 +8145,7 @@ (INSTANCE mprj._736_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.374:0.374:0.374) (0.417:0.417:0.417)) + (IOPATH CLK Q (0.375:0.375:0.375) (0.417:0.417:0.417)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6828,7 +8156,7 @@ (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (posedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge CLK) (0.270:0.270:0.270)) (WIDTH (negedge RESET_B) (0.305:0.305:0.305)) ) @@ -6869,8 +8197,8 @@ (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) - (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.269:0.269:0.269)) + (SETUP (negedge D) (posedge CLK) (0.110:0.109:0.109)) + (WIDTH (posedge CLK) (0.270:0.270:0.270)) (WIDTH (negedge CLK) (0.271:0.271:0.271)) (WIDTH (negedge RESET_B) (0.260:0.260:0.260)) ) @@ -6880,18 +8208,18 @@ (INSTANCE mprj._739_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.341:0.341:0.341) (0.388:0.388:0.388)) + (IOPATH CLK Q (0.342:0.342:0.342) (0.388:0.388:0.388)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.222:-0.222:-0.222)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.223:-0.223:-0.223)) (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) - (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (posedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge CLK) (0.270:0.270:0.270)) (WIDTH (negedge RESET_B) (0.302:0.302:0.302)) ) @@ -6908,11 +8236,11 @@ (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.221:-0.221:-0.221)) - (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (posedge D) (posedge CLK) (-0.030:-0.030:-0.030)) (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) - (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (posedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge CLK) (0.270:0.270:0.270)) (WIDTH (negedge RESET_B) (0.307:0.307:0.307)) ) @@ -6932,8 +8260,8 @@ (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) - (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.109)) - (WIDTH (posedge CLK) (0.269:0.269:0.269)) + (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) + (WIDTH (posedge CLK) (0.270:0.270:0.270)) (WIDTH (negedge CLK) (0.271:0.271:0.271)) (WIDTH (negedge RESET_B) (0.260:0.260:0.260)) ) @@ -6951,10 +8279,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.222:-0.222:-0.222)) (HOLD (posedge D) (posedge CLK) (-0.034:-0.034:-0.034)) - (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.026)) - (SETUP (posedge D) (posedge CLK) (0.062:0.063:0.063)) + (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.026)) + (SETUP (posedge D) (posedge CLK) (0.062:0.062:0.063)) (SETUP (negedge D) (posedge CLK) (0.097:0.098:0.099)) - (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (posedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge CLK) (0.270:0.270:0.270)) (WIDTH (negedge RESET_B) (0.303:0.303:0.303)) ) @@ -6975,7 +8303,7 @@ (HOLD (negedge D) (posedge CLK) (-0.025:-0.026:-0.027)) (SETUP (posedge D) (posedge CLK) (0.062:0.062:0.062)) (SETUP (negedge D) (posedge CLK) (0.097:0.099:0.100)) - (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (posedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge CLK) (0.270:0.270:0.270)) (WIDTH (negedge RESET_B) (0.303:0.303:0.303)) ) @@ -6996,7 +8324,7 @@ (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) - (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (posedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge CLK) (0.270:0.270:0.270)) (WIDTH (negedge RESET_B) (0.323:0.323:0.323)) ) @@ -7006,19 +8334,19 @@ (INSTANCE mprj._745_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.341:0.341:0.341) (0.388:0.388:0.388)) + (IOPATH CLK Q (0.342:0.342:0.342) (0.388:0.388:0.388)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.235:-0.235:-0.235)) (HOLD (posedge D) (posedge CLK) (-0.030:-0.030:-0.030)) - (HOLD (negedge D) (posedge CLK) (-0.036:-0.035:-0.035)) - (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (HOLD (negedge D) (posedge CLK) (-0.035:-0.035:-0.035)) + (SETUP (posedge D) (posedge CLK) (0.058:0.058:0.058)) (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) - (WIDTH (posedge CLK) (0.269:0.269:0.269)) - (WIDTH (negedge CLK) (0.272:0.272:0.272)) + (WIDTH (posedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge CLK) (0.271:0.271:0.271)) (WIDTH (negedge RESET_B) (0.260:0.260:0.260)) ) ) @@ -7027,7 +8355,7 @@ (INSTANCE mprj._746_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.340:0.340:0.340) (0.387:0.387:0.387)) + (IOPATH CLK Q (0.341:0.341:0.341) (0.387:0.387:0.387)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -7038,7 +8366,7 @@ (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) - (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (posedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge CLK) (0.270:0.270:0.270)) (WIDTH (negedge RESET_B) (0.326:0.326:0.326)) ) @@ -7054,12 +8382,12 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.341:0.341:0.341)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) - (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.319:0.319:0.319)) ) @@ -7078,9 +8406,9 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) - (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) - (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) - (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.320:0.320:0.320)) ) @@ -7090,7 +8418,7 @@ (INSTANCE mprj._749_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.362:0.362:0.362) (0.407:0.407:0.407)) + (IOPATH CLK Q (0.363:0.363:0.363) (0.407:0.407:0.407)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -7098,10 +8426,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) - (HOLD (negedge D) (posedge CLK) (-0.037:-0.036:-0.036)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.317:0.317:0.317)) ) @@ -7122,7 +8450,7 @@ (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.269:0.269:0.269)) ) @@ -7139,11 +8467,11 @@ (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) - (HOLD (posedge D) (posedge CLK) (-0.033:-0.036:-0.038)) - (HOLD (negedge D) (posedge CLK) (-0.027:-0.031:-0.035)) - (SETUP (posedge D) (posedge CLK) (0.062:0.065:0.067)) + (HOLD (posedge D) (posedge CLK) (-0.033:-0.035:-0.038)) + (HOLD (negedge D) (posedge CLK) (-0.027:-0.031:-0.034)) + (SETUP (posedge D) (posedge CLK) (0.062:0.064:0.067)) (SETUP (negedge D) (posedge CLK) (0.099:0.104:0.108)) - (WIDTH (posedge CLK) (0.269:0.269:0.269)) + (WIDTH (posedge CLK) (0.270:0.270:0.270)) (WIDTH (negedge CLK) (0.271:0.271:0.271)) (WIDTH (negedge RESET_B) (0.261:0.261:0.261)) ) @@ -7153,18 +8481,18 @@ (INSTANCE mprj._752_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.361:0.361:0.361) (0.406:0.406:0.406)) + (IOPATH CLK Q (0.362:0.362:0.362) (0.407:0.407:0.407)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.235:-0.235:-0.235)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) - (WIDTH (posedge CLK) (0.269:0.269:0.269)) + (WIDTH (posedge CLK) (0.270:0.270:0.270)) (WIDTH (negedge CLK) (0.272:0.272:0.272)) (WIDTH (negedge RESET_B) (0.260:0.260:0.260)) ) @@ -7184,8 +8512,8 @@ (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) - (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.269:0.269:0.269)) + (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) + (WIDTH (posedge CLK) (0.270:0.270:0.270)) (WIDTH (negedge CLK) (0.272:0.272:0.272)) (WIDTH (negedge RESET_B) (0.328:0.328:0.328)) ) @@ -7200,14 +8528,14 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.343:0.343:0.343)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.344:0.344:0.344)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.217:-0.217:-0.217)) (HOLD (posedge D) (posedge CLK) (-0.027:-0.027:-0.027)) - (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.055:0.055:0.055)) - (SETUP (negedge D) (posedge CLK) (0.101:0.102:0.102)) - (WIDTH (posedge CLK) (0.269:0.269:0.269)) - (WIDTH (negedge CLK) (0.272:0.272:0.272)) + (SETUP (negedge D) (posedge CLK) (0.101:0.101:0.102)) + (WIDTH (posedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge CLK) (0.271:0.271:0.271)) (WIDTH (negedge RESET_B) (0.329:0.329:0.329)) ) ) @@ -7226,8 +8554,8 @@ (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) - (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (SETUP (negedge D) (posedge CLK) (0.110:0.109:0.109)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.271:0.271:0.271)) ) @@ -7248,7 +8576,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.273:0.273:0.273)) ) @@ -7269,7 +8597,7 @@ (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.273:0.273:0.273)) ) @@ -7279,18 +8607,18 @@ (INSTANCE mprj._758_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.339:0.339:0.339) (0.386:0.386:0.386)) + (IOPATH CLK Q (0.340:0.340:0.340) (0.386:0.386:0.386)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.329:0.329:0.329)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) - (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (posedge D) (posedge CLK) (-0.030:-0.030:-0.030)) (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) - (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.272:0.272:0.272)) ) @@ -7300,7 +8628,7 @@ (INSTANCE mprj.clkbuf_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.337:0.337:0.337) (0.365:0.365:0.365)) + (IOPATH A X (0.545:0.545:0.545) (0.666:0.666:0.666)) ) ) ) @@ -7309,7 +8637,7 @@ (INSTANCE mprj.clkbuf_3_0_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.178:0.178:0.178) (0.173:0.173:0.173)) + (IOPATH A X (0.193:0.193:0.193) (0.186:0.186:0.186)) ) ) ) @@ -7318,7 +8646,7 @@ (INSTANCE mprj.clkbuf_3_1_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.179:0.179:0.179) (0.174:0.174:0.174)) + (IOPATH A X (0.195:0.195:0.195) (0.187:0.187:0.187)) ) ) ) @@ -7327,7 +8655,7 @@ (INSTANCE mprj.clkbuf_3_2_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.179:0.179:0.179) (0.174:0.174:0.174)) + (IOPATH A X (0.194:0.194:0.194) (0.187:0.187:0.187)) ) ) ) @@ -7336,7 +8664,7 @@ (INSTANCE mprj.clkbuf_3_3_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.179:0.179:0.179) (0.174:0.174:0.174)) + (IOPATH A X (0.195:0.195:0.195) (0.187:0.187:0.187)) ) ) ) @@ -7345,7 +8673,7 @@ (INSTANCE mprj.clkbuf_3_4_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.180:0.180:0.180) (0.174:0.174:0.174)) + (IOPATH A X (0.195:0.195:0.195) (0.188:0.188:0.188)) ) ) ) @@ -7354,7 +8682,7 @@ (INSTANCE mprj.clkbuf_3_5_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.182:0.182:0.182) (0.176:0.176:0.176)) + (IOPATH A X (0.197:0.197:0.197) (0.189:0.189:0.189)) ) ) ) @@ -7363,7 +8691,7 @@ (INSTANCE mprj.clkbuf_3_6_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.181:0.181:0.181) (0.175:0.175:0.175)) + (IOPATH A X (0.196:0.196:0.196) (0.188:0.188:0.188)) ) ) ) @@ -7372,7 +8700,7 @@ (INSTANCE mprj.clkbuf_3_7_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.179:0.179:0.179) (0.174:0.174:0.174)) + (IOPATH A X (0.195:0.195:0.195) (0.188:0.188:0.188)) ) ) ) @@ -7480,7 +8808,7 @@ (INSTANCE mprj.fanout25) (DELAY (ABSOLUTE - (IOPATH A X (0.651:0.651:0.651) (0.564:0.564:0.564)) + (IOPATH A X (0.650:0.650:0.650) (0.564:0.564:0.564)) ) ) ) @@ -9019,7 +10347,7 @@ (INSTANCE mprj.input1) (DELAY (ABSOLUTE - (IOPATH A X (0.533:0.533:0.533) (0.307:0.307:0.307)) + (IOPATH A X (0.718:0.718:0.718) (0.578:0.578:0.578)) ) ) ) @@ -9064,7 +10392,7 @@ (INSTANCE mprj.output10) (DELAY (ABSOLUTE - (IOPATH A X (0.845:0.845:0.845) (0.724:0.724:0.724)) + (IOPATH A X (0.851:0.851:0.851) (0.728:0.729:0.729)) ) ) ) @@ -9073,7 +10401,7 @@ (INSTANCE mprj.output11) (DELAY (ABSOLUTE - (IOPATH A X (0.817:0.817:0.817) (0.703:0.703:0.703)) + (IOPATH A X (0.822:0.823:0.823) (0.707:0.707:0.707)) ) ) ) @@ -9082,7 +10410,7 @@ (INSTANCE mprj.output12) (DELAY (ABSOLUTE - (IOPATH A X (0.740:0.740:0.740) (0.652:0.652:0.652)) + (IOPATH A X (0.732:0.732:0.732) (0.646:0.646:0.646)) ) ) ) @@ -9091,7 +10419,7 @@ (INSTANCE mprj.output2) (DELAY (ABSOLUTE - (IOPATH A X (0.744:0.744:0.744) (0.649:0.649:0.649)) + (IOPATH A X (0.764:0.764:0.764) (0.664:0.664:0.664)) ) ) ) @@ -9100,7 +10428,7 @@ (INSTANCE mprj.output3) (DELAY (ABSOLUTE - (IOPATH A X (0.728:0.728:0.728) (0.660:0.660:0.660)) + (IOPATH A X (0.721:0.721:0.721) (0.654:0.654:0.654)) ) ) ) @@ -9109,7 +10437,7 @@ (INSTANCE mprj.output4) (DELAY (ABSOLUTE - (IOPATH A X (0.759:0.760:0.762) (0.686:0.686:0.686)) + (IOPATH A X (0.760:0.762:0.764) (0.687:0.687:0.687)) ) ) ) @@ -9118,7 +10446,7 @@ (INSTANCE mprj.output5) (DELAY (ABSOLUTE - (IOPATH A X (0.765:0.766:0.768) (0.681:0.682:0.682)) + (IOPATH A X (0.771:0.772:0.774) (0.686:0.686:0.686)) ) ) ) @@ -9127,7 +10455,7 @@ (INSTANCE mprj.output6) (DELAY (ABSOLUTE - (IOPATH A X (0.769:0.770:0.770) (0.665:0.665:0.665)) + (IOPATH A X (0.775:0.776:0.776) (0.669:0.669:0.669)) ) ) ) @@ -9136,7 +10464,7 @@ (INSTANCE mprj.output7) (DELAY (ABSOLUTE - (IOPATH A X (0.733:0.733:0.734) (0.631:0.631:0.631)) + (IOPATH A X (0.739:0.739:0.740) (0.635:0.635:0.636)) ) ) ) @@ -9145,7 +10473,7 @@ (INSTANCE mprj.output8) (DELAY (ABSOLUTE - (IOPATH A X (0.831:0.831:0.831) (0.710:0.710:0.710)) + (IOPATH A X (0.837:0.837:0.837) (0.715:0.715:0.715)) ) ) ) @@ -9154,7 +10482,7 @@ (INSTANCE mprj.output9) (DELAY (ABSOLUTE - (IOPATH A X (0.879:0.879:0.879) (0.734:0.735:0.735)) + (IOPATH A X (0.884:0.884:0.884) (0.737:0.738:0.739)) ) ) ) @@ -9194,4 +10522,7280 @@ ) ) ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._332_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.112:0.112:0.112) (0.082:0.082:0.082)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._333_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.062:0.062:0.062) (0.036:0.036:0.036)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._334_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.074:0.074:0.074) (0.052:0.052:0.052)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._335_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.065:0.065:0.065) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._336_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.065:0.065:0.065) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._337_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.079:0.079:0.079) (0.054:0.054:0.054)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._338_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.068:0.068:0.068) (0.047:0.047:0.047)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._339_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.138:0.138:0.138) (0.060:0.060:0.060)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._340_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.187:0.187:0.187) (0.206:0.206:0.206)) + (IOPATH B X (0.173:0.173:0.173) (0.215:0.215:0.215)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._341_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.283:0.283:0.283) (0.249:0.249:0.249)) + (IOPATH B X (0.276:0.276:0.276) (0.266:0.266:0.266)) + (IOPATH C X (0.275:0.275:0.275) (0.275:0.275:0.275)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._342_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.141:0.141:0.141) (0.062:0.062:0.062)) + (IOPATH A2 Y (0.162:0.162:0.163) (0.079:0.079:0.079)) + (IOPATH B1 Y (0.140:0.140:0.140) (0.052:0.052:0.052)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4b_2") + (INSTANCE mprj2._343_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.324:0.324:0.324) (0.265:0.265:0.265)) + (IOPATH B X (0.259:0.259:0.259) (0.238:0.238:0.238)) + (IOPATH C X (0.274:0.274:0.274) (0.264:0.264:0.264)) + (IOPATH D X (0.278:0.278:0.278) (0.282:0.282:0.282)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._344_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.310:0.310:0.310) (0.288:0.288:0.288)) + (IOPATH B X (0.234:0.234:0.234) (0.252:0.253:0.254)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a311oi_2") + (INSTANCE mprj2._345_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.204:0.204:0.204) (0.107:0.107:0.107)) + (IOPATH A2 Y (0.228:0.228:0.228) (0.087:0.087:0.087)) + (IOPATH A3 Y (0.262:0.262:0.263) (0.108:0.108:0.108)) + (IOPATH B1 Y (0.223:0.224:0.225) (0.054:0.056:0.057)) + (IOPATH C1 Y (0.187:0.188:0.188) (0.050:0.050:0.050)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._346_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.162:0.162:0.162) (0.084:0.084:0.084)) + (IOPATH A X (0.137:0.137:0.137) (0.184:0.184:0.184)) + (IOPATH B X (0.128:0.129:0.129) (0.078:0.078:0.078)) + (IOPATH B X (0.142:0.142:0.142) (0.150:0.150:0.151)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._347_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.107:0.108:0.109) (0.054:0.054:0.054)) + (IOPATH B Y (0.074:0.075:0.076) (0.036:0.036:0.036)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._348_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.141:0.141:0.141) (0.217:0.217:0.217)) + (IOPATH A2 X (0.109:0.109:0.110) (0.186:0.186:0.186)) + (IOPATH B1 X (0.119:0.119:0.119) (0.099:0.102:0.105)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._349_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.114:0.114:0.114) (0.054:0.054:0.054)) + (IOPATH B Y (0.081:0.081:0.081) (0.039:0.039:0.039)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._350_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.093:0.093:0.094) (0.039:0.039:0.039)) + (IOPATH B Y (0.075:0.075:0.075) (0.034:0.034:0.034)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._351_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.227:0.227:0.227) (0.217:0.217:0.217)) + (IOPATH B X (0.247:0.247:0.247) (0.252:0.252:0.252)) + (IOPATH C X (0.236:0.236:0.236) (0.253:0.253:0.253)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._352_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.101:0.101:0.101) (0.088:0.088:0.088)) + (IOPATH B Y (0.092:0.093:0.094) (0.078:0.078:0.078)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._353_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.128:0.128:0.128) (0.152:0.152:0.152)) + (IOPATH A Y (0.155:0.155:0.155) (0.083:0.083:0.083)) + (IOPATH B Y (0.096:0.097:0.098) (0.120:0.122:0.125)) + (IOPATH B Y (0.102:0.105:0.107) (0.052:0.052:0.052)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._354_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.132:0.132:0.132) (0.310:0.310:0.310)) + (IOPATH B X (0.112:0.112:0.112) (0.275:0.276:0.276)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor3b_2") + (INSTANCE mprj2._355_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.272:0.272:0.272) (0.091:0.091:0.091)) + (IOPATH B Y (0.239:0.239:0.239) (0.075:0.075:0.075)) + (IOPATH C_N Y (0.254:0.254:0.254) (0.189:0.189:0.189)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4b_2") + (INSTANCE mprj2._356_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.395:0.395:0.395) (0.304:0.304:0.304)) + (IOPATH B X (0.318:0.318:0.318) (0.268:0.268:0.268)) + (IOPATH C X (0.335:0.335:0.335) (0.287:0.288:0.289)) + (IOPATH D X (0.365:0.365:0.365) (0.303:0.307:0.311)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3_2") + (INSTANCE mprj2._357_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.124:0.124:0.124) (0.135:0.135:0.135)) + (IOPATH B Y (0.123:0.123:0.123) (0.135:0.135:0.135)) + (IOPATH C Y (0.104:0.108:0.112) (0.143:0.143:0.143)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._358_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.156:0.156:0.156) (0.170:0.170:0.170)) + (IOPATH B X (0.158:0.158:0.159) (0.193:0.193:0.193)) + (IOPATH C X (0.179:0.180:0.181) (0.229:0.231:0.233)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21o_2") + (INSTANCE mprj2._359_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.145:0.145:0.145) (0.207:0.207:0.207)) + (IOPATH A2 X (0.138:0.138:0.138) (0.216:0.216:0.216)) + (IOPATH B1 X (0.103:0.103:0.103) (0.192:0.192:0.192)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3b_2") + (INSTANCE mprj2._360_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.225:0.226:0.226) (0.208:0.208:0.208)) + (IOPATH B X (0.179:0.180:0.181) (0.216:0.218:0.221)) + (IOPATH C X (0.168:0.168:0.169) (0.197:0.197:0.198)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._361_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.105:0.105:0.105) (0.127:0.127:0.127)) + (IOPATH A Y (0.135:0.135:0.135) (0.064:0.064:0.064)) + (IOPATH B Y (0.117:0.117:0.117) (0.135:0.135:0.135)) + (IOPATH B Y (0.119:0.119:0.119) (0.065:0.065:0.065)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._362_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.056:0.056:0.056) (0.045:0.045:0.045)) + (IOPATH B Y (0.079:0.080:0.081) (0.064:0.064:0.064)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._363_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.248:0.248:0.248) (0.211:0.211:0.211)) + (IOPATH B X (0.273:0.273:0.273) (0.252:0.252:0.252)) + (IOPATH C X (0.293:0.293:0.293) (0.283:0.283:0.283)) + (IOPATH D X (0.289:0.289:0.289) (0.281:0.282:0.283)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._364_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.243:0.243:0.243) (0.242:0.242:0.242)) + (IOPATH B X (0.190:0.190:0.190) (0.234:0.234:0.234)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._365_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.122:0.122:0.122) (0.145:0.145:0.145)) + (IOPATH A Y (0.154:0.154:0.154) (0.079:0.079:0.079)) + (IOPATH B Y (0.108:0.108:0.108) (0.124:0.125:0.126)) + (IOPATH B Y (0.112:0.113:0.114) (0.060:0.060:0.060)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._366_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.250:0.250:0.250) (0.251:0.251:0.251)) + (IOPATH B X (0.200:0.200:0.200) (0.244:0.244:0.244)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._367_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.244:0.244:0.244) (0.220:0.221:0.222)) + (IOPATH B X (0.216:0.216:0.216) (0.223:0.224:0.224)) + (IOPATH C X (0.220:0.220:0.220) (0.237:0.237:0.237)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._368_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.094:0.094:0.094) (0.039:0.039:0.039)) + (IOPATH B Y (0.069:0.069:0.070) (0.034:0.034:0.034)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._369_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.152:0.152:0.152) (0.206:0.206:0.206)) + (IOPATH A2 X (0.174:0.174:0.174) (0.249:0.249:0.249)) + (IOPATH A3 X (0.166:0.166:0.166) (0.251:0.252:0.253)) + (IOPATH B1 X (0.094:0.094:0.094) (0.207:0.207:0.207)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._370_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.201:0.202:0.203) (0.216:0.216:0.216)) + (IOPATH B X (0.130:0.130:0.130) (0.187:0.187:0.187)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._371_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.115:0.117:0.119) (0.044:0.045:0.045)) + (IOPATH B Y (0.072:0.072:0.072) (0.033:0.033:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a22o_2") + (INSTANCE mprj2._372_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.153:0.153:0.153) (0.243:0.243:0.243)) + (IOPATH A2 X (0.127:0.129:0.131) (0.241:0.243:0.244)) + (IOPATH B1 X (0.122:0.122:0.123) (0.202:0.202:0.202)) + (IOPATH B2 X (0.123:0.123:0.124) (0.208:0.210:0.211)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._373_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.157:0.157:0.157) (0.085:0.085:0.085)) + (IOPATH A X (0.131:0.131:0.131) (0.187:0.187:0.187)) + (IOPATH B X (0.120:0.120:0.121) (0.075:0.075:0.075)) + (IOPATH B X (0.131:0.131:0.131) (0.148:0.149:0.150)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._374_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.293:0.293:0.293) (0.235:0.235:0.235)) + (IOPATH B X (0.328:0.328:0.328) (0.275:0.276:0.277)) + (IOPATH C X (0.304:0.304:0.304) (0.273:0.273:0.273)) + (IOPATH D X (0.308:0.308:0.308) (0.282:0.282:0.282)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._375_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.229:0.229:0.229) (0.218:0.218:0.218)) + (IOPATH B X (0.205:0.205:0.205) (0.219:0.219:0.219)) + (IOPATH C X (0.223:0.223:0.223) (0.238:0.239:0.240)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._376_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.147:0.147:0.147) (0.076:0.076:0.076)) + (IOPATH A X (0.123:0.123:0.123) (0.176:0.176:0.176)) + (IOPATH B X (0.104:0.104:0.105) (0.055:0.055:0.055)) + (IOPATH B X (0.119:0.119:0.119) (0.132:0.132:0.133)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._377_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.132:0.132:0.132) (0.057:0.057:0.057)) + (IOPATH A2 Y (0.152:0.153:0.154) (0.076:0.076:0.076)) + (IOPATH B1 Y (0.136:0.136:0.136) (0.050:0.050:0.050)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._378_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.220:0.220:0.220) (0.227:0.227:0.227)) + (IOPATH B X (0.163:0.163:0.163) (0.213:0.213:0.213)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._379_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.157:0.157:0.157) (0.231:0.231:0.231)) + (IOPATH A2 X (0.122:0.122:0.122) (0.199:0.199:0.200)) + (IOPATH B1 X (0.168:0.168:0.168) (0.137:0.138:0.139)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._380_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.123:0.123:0.123) (0.064:0.064:0.064)) + (IOPATH A2 Y (0.110:0.112:0.114) (0.046:0.046:0.047)) + (IOPATH B1 Y (0.082:0.084:0.086) (0.033:0.033:0.034)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._381_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.147:0.147:0.147) (0.218:0.218:0.218)) + (IOPATH A2 X (0.142:0.142:0.142) (0.202:0.203:0.204)) + (IOPATH B1_N X (0.220:0.222:0.224) (0.151:0.152:0.152)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._382_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.104:0.104:0.104) (0.045:0.045:0.045)) + (IOPATH B Y (0.075:0.075:0.076) (0.036:0.036:0.036)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._383_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.111:0.113:0.114) (0.057:0.057:0.057)) + (IOPATH B Y (0.083:0.083:0.083) (0.037:0.037:0.037)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._384_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.526:0.526:0.526) (0.489:0.489:0.489)) + (IOPATH B Y (0.451:0.451:0.451) (0.377:0.377:0.377)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._385_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.451:0.451:0.451) (0.430:0.430:0.430)) + (IOPATH B Y (0.354:0.354:0.354) (0.286:0.286:0.286)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._386_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.156:0.156:0.156) (0.075:0.075:0.075)) + (IOPATH B Y (0.161:0.161:0.161) (0.085:0.085:0.085)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__mux2_1") + (INSTANCE mprj2._387_) + (DELAY + (ABSOLUTE + (IOPATH A0 X (0.143:0.143:0.143) (0.294:0.294:0.294)) + (IOPATH A1 X (0.135:0.136:0.138) (0.298:0.304:0.309)) + (IOPATH S X (0.219:0.219:0.219) (0.338:0.338:0.338)) + (IOPATH S X (0.158:0.158:0.158) (0.327:0.327:0.327)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._388_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.153:0.153:0.153) (0.081:0.081:0.081)) + (IOPATH A X (0.128:0.128:0.128) (0.181:0.181:0.181)) + (IOPATH B X (0.134:0.134:0.134) (0.083:0.083:0.083)) + (IOPATH B X (0.139:0.139:0.139) (0.162:0.162:0.162)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._389_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.155:0.155:0.155) (0.679:0.679:0.679)) + (IOPATH B X (0.148:0.148:0.148) (0.657:0.657:0.657)) + (IOPATH C X (0.151:0.151:0.151) (0.625:0.625:0.625)) + (IOPATH D X (0.125:0.125:0.125) (0.545:0.545:0.545)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._390_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.181:0.181:0.181) (0.704:0.704:0.704)) + (IOPATH B X (0.148:0.148:0.148) (0.670:0.670:0.670)) + (IOPATH C X (0.147:0.147:0.147) (0.636:0.636:0.636)) + (IOPATH D X (0.145:0.145:0.145) (0.567:0.567:0.567)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._391_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.130:0.130:0.130) (0.654:0.654:0.654)) + (IOPATH B X (0.151:0.151:0.151) (0.647:0.647:0.647)) + (IOPATH C X (0.154:0.154:0.154) (0.616:0.616:0.616)) + (IOPATH D X (0.150:0.150:0.150) (0.545:0.545:0.545)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._392_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.155:0.155:0.155) (0.683:0.683:0.683)) + (IOPATH B X (0.124:0.124:0.124) (0.651:0.651:0.651)) + (IOPATH C X (0.106:0.107:0.107) (0.629:0.629:0.629)) + (IOPATH D X (0.097:0.098:0.098) (0.555:0.555:0.555)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._393_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.192:0.192:0.192) (0.725:0.725:0.725)) + (IOPATH B X (0.150:0.150:0.150) (0.687:0.687:0.687)) + (IOPATH C X (0.120:0.120:0.121) (0.659:0.659:0.659)) + (IOPATH D X (0.118:0.118:0.119) (0.591:0.591:0.591)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4b_2") + (INSTANCE mprj2._394_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.144:0.144:0.144) (0.672:0.672:0.672)) + (IOPATH B X (0.144:0.144:0.144) (0.642:0.642:0.642)) + (IOPATH C X (0.125:0.125:0.125) (0.609:0.609:0.609)) + (IOPATH D_N X (0.211:0.211:0.211) (0.590:0.590:0.590)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._395_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.089:0.089:0.089) (0.037:0.037:0.037)) + (IOPATH B Y (0.082:0.082:0.082) (0.038:0.038:0.038)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4bb_2") + (INSTANCE mprj2._396_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.104:0.105:0.105) (0.644:0.644:0.644)) + (IOPATH B X (0.150:0.150:0.150) (0.621:0.621:0.621)) + (IOPATH C_N X (0.202:0.202:0.202) (0.622:0.622:0.622)) + (IOPATH D_N X (0.184:0.184:0.184) (0.533:0.533:0.533)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._397_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.182:0.182:0.182) (0.707:0.707:0.707)) + (IOPATH B X (0.150:0.150:0.150) (0.673:0.673:0.673)) + (IOPATH C X (0.153:0.153:0.153) (0.641:0.641:0.641)) + (IOPATH D X (0.139:0.139:0.139) (0.567:0.567:0.567)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._398_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.151:0.151:0.151) (0.680:0.680:0.680)) + (IOPATH B X (0.164:0.164:0.164) (0.667:0.667:0.667)) + (IOPATH C X (0.134:0.134:0.134) (0.619:0.619:0.619)) + (IOPATH D X (0.125:0.125:0.125) (0.549:0.549:0.549)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._399_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.163:0.163:0.164) (0.764:0.764:0.764)) + (IOPATH B X (0.155:0.155:0.155) (0.738:0.738:0.738)) + (IOPATH C X (0.156:0.156:0.157) (0.708:0.708:0.708)) + (IOPATH D X (0.149:0.150:0.150) (0.636:0.636:0.636)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._400_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.113:0.113:0.114) (0.058:0.058:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._401_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.156:0.156:0.156) (0.681:0.681:0.681)) + (IOPATH B X (0.154:0.154:0.154) (0.662:0.662:0.662)) + (IOPATH C X (0.148:0.148:0.148) (0.625:0.625:0.625)) + (IOPATH D X (0.146:0.146:0.146) (0.556:0.556:0.556)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._402_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.166:0.166:0.166) (0.693:0.693:0.693)) + (IOPATH B X (0.152:0.152:0.152) (0.668:0.668:0.668)) + (IOPATH C X (0.132:0.132:0.132) (0.626:0.626:0.626)) + (IOPATH D X (0.157:0.157:0.157) (0.569:0.569:0.569)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._403_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.153:0.153:0.153) (0.666:0.666:0.666)) + (IOPATH B X (0.146:0.146:0.146) (0.644:0.644:0.644)) + (IOPATH C X (0.119:0.119:0.119) (0.599:0.599:0.599)) + (IOPATH D X (0.144:0.144:0.144) (0.542:0.542:0.542)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._404_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.134:0.134:0.134) (0.664:0.664:0.664)) + (IOPATH B X (0.138:0.138:0.138) (0.647:0.647:0.647)) + (IOPATH C X (0.135:0.135:0.135) (0.613:0.613:0.613)) + (IOPATH D X (0.138:0.138:0.138) (0.546:0.546:0.546)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._405_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.118:0.119:0.119) (0.705:0.705:0.705)) + (IOPATH B X (0.120:0.121:0.121) (0.688:0.688:0.688)) + (IOPATH C X (0.113:0.114:0.114) (0.649:0.649:0.649)) + (IOPATH D X (0.112:0.112:0.112) (0.581:0.581:0.581)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._406_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.158:0.158:0.158) (0.330:0.330:0.330)) + (IOPATH B X (0.133:0.133:0.133) (0.295:0.295:0.295)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._407_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.216:0.216:0.216) (0.193:0.193:0.193)) + (IOPATH B X (0.196:0.196:0.196) (0.198:0.198:0.198)) + (IOPATH C X (0.206:0.206:0.206) (0.215:0.215:0.215)) + (IOPATH D X (0.212:0.212:0.212) (0.226:0.226:0.226)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4b_2") + (INSTANCE mprj2._408_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.141:0.141:0.141) (0.690:0.690:0.690)) + (IOPATH B X (0.170:0.170:0.170) (0.672:0.672:0.672)) + (IOPATH C X (0.117:0.117:0.117) (0.629:0.629:0.629)) + (IOPATH D_N X (0.207:0.207:0.207) (0.600:0.600:0.600)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._409_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.132:0.132:0.132) (0.673:0.673:0.673)) + (IOPATH B X (0.144:0.144:0.144) (0.659:0.659:0.659)) + (IOPATH C X (0.134:0.134:0.134) (0.621:0.621:0.621)) + (IOPATH D X (0.161:0.161:0.161) (0.566:0.566:0.566)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4bb_2") + (INSTANCE mprj2._410_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.168:0.168:0.168) (0.640:0.640:0.640)) + (IOPATH B X (0.136:0.136:0.136) (0.602:0.602:0.602)) + (IOPATH C_N X (0.192:0.192:0.192) (0.604:0.604:0.604)) + (IOPATH D_N X (0.181:0.181:0.181) (0.520:0.520:0.520)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._411_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.184:0.184:0.185) (0.790:0.790:0.790)) + (IOPATH B X (0.184:0.184:0.184) (0.770:0.770:0.770)) + (IOPATH C X (0.176:0.176:0.177) (0.733:0.733:0.733)) + (IOPATH D X (0.170:0.171:0.171) (0.659:0.659:0.659)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._412_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.132:0.132:0.133) (0.072:0.072:0.072)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._413_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.120:0.120:0.120) (0.058:0.058:0.058)) + (IOPATH B Y (0.067:0.067:0.068) (0.034:0.034:0.034)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._414_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.112:0.112:0.112) (0.097:0.097:0.097)) + (IOPATH B Y (0.104:0.104:0.104) (0.085:0.085:0.085)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._415_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.122:0.122:0.123) (0.169:0.169:0.170)) + (IOPATH B X (0.136:0.136:0.137) (0.187:0.192:0.197)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._416_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.132:0.132:0.132) (0.156:0.156:0.156)) + (IOPATH A Y (0.163:0.163:0.163) (0.087:0.087:0.087)) + (IOPATH B Y (0.101:0.101:0.102) (0.124:0.129:0.133)) + (IOPATH B Y (0.112:0.116:0.120) (0.056:0.056:0.056)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._417_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.355:0.355:0.355) (0.272:0.272:0.272)) + (IOPATH B X (0.337:0.337:0.337) (0.285:0.285:0.285)) + (IOPATH C X (0.336:0.336:0.336) (0.298:0.298:0.298)) + (IOPATH D X (0.359:0.359:0.359) (0.329:0.329:0.329)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._418_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.174:0.174:0.174) (0.222:0.222:0.222)) + (IOPATH A2 X (0.137:0.137:0.137) (0.220:0.220:0.220)) + (IOPATH A3 X (0.173:0.173:0.173) (0.264:0.264:0.264)) + (IOPATH B1 X (0.104:0.104:0.104) (0.214:0.214:0.214)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._419_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.215:0.216:0.217) (0.231:0.231:0.231)) + (IOPATH B X (0.127:0.127:0.127) (0.183:0.183:0.183)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._420_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.096:0.096:0.096) (0.083:0.083:0.083)) + (IOPATH B Y (0.105:0.106:0.108) (0.096:0.096:0.096)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._421_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.123:0.123:0.123) (0.298:0.298:0.298)) + (IOPATH B X (0.133:0.133:0.133) (0.277:0.279:0.280)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._422_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.182:0.182:0.182) (0.223:0.223:0.223)) + (IOPATH B X (0.167:0.168:0.169) (0.195:0.195:0.196)) + (IOPATH C X (0.161:0.161:0.162) (0.204:0.204:0.204)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._423_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.138:0.138:0.138) (0.162:0.162:0.162)) + (IOPATH A Y (0.165:0.165:0.165) (0.092:0.092:0.092)) + (IOPATH B Y (0.097:0.098:0.099) (0.124:0.125:0.125)) + (IOPATH B Y (0.109:0.109:0.109) (0.053:0.053:0.054)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._424_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.187:0.187:0.187) (0.229:0.229:0.229)) + (IOPATH A2 X (0.150:0.150:0.150) (0.230:0.230:0.230)) + (IOPATH A3 X (0.170:0.170:0.170) (0.251:0.253:0.254)) + (IOPATH B1 X (0.119:0.119:0.119) (0.224:0.224:0.224)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand4_2") + (INSTANCE mprj2._425_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.116:0.116:0.116) (0.130:0.130:0.130)) + (IOPATH B Y (0.102:0.102:0.102) (0.111:0.111:0.111)) + (IOPATH C Y (0.123:0.123:0.123) (0.127:0.127:0.127)) + (IOPATH D Y (0.116:0.118:0.119) (0.136:0.136:0.136)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._426_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.176:0.176:0.176) (0.217:0.218:0.218)) + (IOPATH B X (0.155:0.155:0.155) (0.184:0.184:0.184)) + (IOPATH C X (0.166:0.168:0.170) (0.215:0.220:0.226)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._427_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.279:0.279:0.279) (0.232:0.232:0.232)) + (IOPATH B X (0.240:0.240:0.240) (0.228:0.228:0.228)) + (IOPATH C X (0.235:0.235:0.235) (0.234:0.234:0.234)) + (IOPATH D X (0.252:0.252:0.252) (0.259:0.259:0.259)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._428_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.223:0.223:0.223) (0.219:0.221:0.222)) + (IOPATH B X (0.193:0.193:0.193) (0.221:0.223:0.224)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211oi_2") + (INSTANCE mprj2._429_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.158:0.158:0.158) (0.049:0.049:0.049)) + (IOPATH A2 Y (0.216:0.220:0.225) (0.063:0.066:0.068)) + (IOPATH B1 Y (0.186:0.186:0.186) (0.051:0.051:0.051)) + (IOPATH C1 Y (0.133:0.133:0.133) (0.039:0.039:0.039)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._430_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.111:0.111:0.111) (0.095:0.095:0.095)) + (IOPATH B Y (0.106:0.107:0.107) (0.090:0.090:0.090)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o211a_2") + (INSTANCE mprj2._431_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.183:0.183:0.183) (0.266:0.266:0.266)) + (IOPATH A2 X (0.165:0.165:0.165) (0.233:0.234:0.234)) + (IOPATH B1 X (0.170:0.170:0.171) (0.133:0.135:0.137)) + (IOPATH C1 X (0.176:0.176:0.177) (0.163:0.163:0.163)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._432_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.211:0.211:0.211) (0.206:0.206:0.206)) + (IOPATH B X (0.203:0.203:0.203) (0.220:0.220:0.220)) + (IOPATH C X (0.207:0.207:0.207) (0.228:0.228:0.229)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ai_2") + (INSTANCE mprj2._433_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.133:0.133:0.133) (0.060:0.060:0.060)) + (IOPATH A2 Y (0.123:0.124:0.126) (0.058:0.058:0.059)) + (IOPATH B1 Y (0.104:0.104:0.104) (0.072:0.072:0.072)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._434_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.109:0.109:0.109) (0.048:0.048:0.048)) + (IOPATH A2 Y (0.136:0.138:0.139) (0.060:0.060:0.061)) + (IOPATH B1 Y (0.094:0.097:0.100) (0.036:0.038:0.040)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._435_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.121:0.121:0.121) (0.297:0.297:0.297)) + (IOPATH B X (0.099:0.099:0.099) (0.262:0.263:0.263)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._436_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.084:0.084:0.084) (0.071:0.071:0.071)) + (IOPATH B Y (0.076:0.077:0.077) (0.063:0.063:0.063)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._437_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.177:0.177:0.177) (0.218:0.218:0.219)) + (IOPATH B X (0.149:0.149:0.149) (0.185:0.185:0.185)) + (IOPATH C X (0.164:0.164:0.165) (0.195:0.197:0.200)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._438_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.205:0.205:0.205) (0.183:0.183:0.183)) + (IOPATH B X (0.217:0.217:0.217) (0.212:0.212:0.212)) + (IOPATH C X (0.241:0.241:0.241) (0.247:0.247:0.247)) + (IOPATH D X (0.226:0.226:0.226) (0.234:0.234:0.234)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._439_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.254:0.254:0.254) (0.223:0.225:0.226)) + (IOPATH B X (0.227:0.227:0.227) (0.226:0.228:0.229)) + (IOPATH C X (0.228:0.228:0.228) (0.238:0.239:0.241)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._440_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.094:0.094:0.094) (0.038:0.038:0.038)) + (IOPATH A2 Y (0.113:0.116:0.118) (0.047:0.048:0.048)) + (IOPATH B1 Y (0.092:0.092:0.093) (0.034:0.034:0.034)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._441_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.184:0.184:0.184) (0.204:0.204:0.204)) + (IOPATH B X (0.173:0.173:0.173) (0.210:0.211:0.212)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._442_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.106:0.106:0.106) (0.050:0.050:0.050)) + (IOPATH B Y (0.070:0.070:0.071) (0.035:0.035:0.035)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._443_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.086:0.086:0.086) (0.037:0.037:0.037)) + (IOPATH B Y (0.068:0.068:0.068) (0.031:0.031:0.031)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._444_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.142:0.142:0.142) (0.175:0.175:0.175)) + (IOPATH B X (0.153:0.153:0.153) (0.202:0.202:0.202)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._445_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.369:0.369:0.369) (0.269:0.270:0.271)) + (IOPATH B X (0.348:0.348:0.348) (0.280:0.281:0.282)) + (IOPATH C X (0.349:0.349:0.350) (0.294:0.295:0.297)) + (IOPATH D X (0.348:0.349:0.349) (0.301:0.302:0.302)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._446_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.144:0.144:0.144) (0.215:0.215:0.215)) + (IOPATH A2 X (0.119:0.119:0.119) (0.188:0.188:0.189)) + (IOPATH B1_N X (0.245:0.246:0.248) (0.186:0.186:0.186)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._447_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.160:0.160:0.160) (0.088:0.088:0.088)) + (IOPATH A X (0.133:0.133:0.133) (0.189:0.189:0.189)) + (IOPATH B X (0.122:0.123:0.125) (0.078:0.078:0.078)) + (IOPATH B X (0.133:0.133:0.133) (0.151:0.152:0.154)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._448_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.133:0.133:0.133) (0.070:0.070:0.070)) + (IOPATH A2 Y (0.140:0.141:0.142) (0.074:0.074:0.074)) + (IOPATH B1 Y (0.101:0.101:0.101) (0.036:0.036:0.036)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._449_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.203:0.203:0.203) (0.218:0.218:0.218)) + (IOPATH B X (0.230:0.230:0.230) (0.261:0.261:0.261)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._450_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.208:0.208:0.208) (0.211:0.212:0.213)) + (IOPATH B X (0.178:0.178:0.179) (0.214:0.215:0.215)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._451_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.103:0.103:0.103) (0.043:0.043:0.043)) + (IOPATH B Y (0.074:0.075:0.075) (0.035:0.036:0.036)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._452_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.247:0.247:0.247) (0.230:0.230:0.230)) + (IOPATH B X (0.261:0.261:0.261) (0.251:0.253:0.254)) + (IOPATH C X (0.236:0.236:0.236) (0.248:0.249:0.249)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._453_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.131:0.131:0.131) (0.061:0.061:0.061)) + (IOPATH B Y (0.088:0.088:0.088) (0.039:0.039:0.039)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._454_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.098:0.099:0.100) (0.047:0.047:0.047)) + (IOPATH B Y (0.062:0.065:0.068) (0.035:0.035:0.035)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._455_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.283:0.283:0.283) (0.233:0.233:0.233)) + (IOPATH B X (0.248:0.248:0.248) (0.229:0.229:0.229)) + (IOPATH C X (0.288:0.288:0.288) (0.270:0.271:0.272)) + (IOPATH D X (0.269:0.269:0.270) (0.261:0.262:0.263)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._456_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.166:0.166:0.166) (0.090:0.090:0.090)) + (IOPATH A X (0.139:0.139:0.139) (0.191:0.191:0.191)) + (IOPATH B X (0.115:0.115:0.116) (0.065:0.065:0.065)) + (IOPATH B X (0.130:0.130:0.130) (0.139:0.140:0.141)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._457_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.181:0.181:0.181) (0.202:0.202:0.202)) + (IOPATH B X (0.151:0.151:0.151) (0.193:0.194:0.196)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._458_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.157:0.157:0.157) (0.085:0.085:0.085)) + (IOPATH A X (0.131:0.131:0.131) (0.186:0.186:0.186)) + (IOPATH B X (0.105:0.106:0.107) (0.059:0.059:0.060)) + (IOPATH B X (0.122:0.122:0.122) (0.133:0.134:0.135)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._459_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.252:0.252:0.252) (0.216:0.216:0.216)) + (IOPATH B X (0.245:0.245:0.245) (0.235:0.235:0.235)) + (IOPATH C X (0.234:0.234:0.234) (0.240:0.240:0.240)) + (IOPATH D X (0.256:0.256:0.256) (0.268:0.268:0.268)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._460_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.291:0.291:0.291) (0.247:0.248:0.250)) + (IOPATH B X (0.263:0.263:0.263) (0.252:0.253:0.253)) + (IOPATH C X (0.258:0.258:0.258) (0.256:0.257:0.259)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._461_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.144:0.144:0.144) (0.215:0.215:0.215)) + (IOPATH A2 X (0.113:0.114:0.114) (0.185:0.185:0.185)) + (IOPATH B1_N X (0.234:0.235:0.236) (0.173:0.173:0.173)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._462_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.079:0.079:0.079) (0.065:0.065:0.065)) + (IOPATH B Y (0.095:0.096:0.097) (0.084:0.084:0.084)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._463_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.162:0.162:0.162) (0.087:0.087:0.087)) + (IOPATH A X (0.136:0.136:0.136) (0.187:0.187:0.187)) + (IOPATH B X (0.121:0.122:0.123) (0.074:0.074:0.074)) + (IOPATH B X (0.136:0.136:0.136) (0.146:0.147:0.147)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._464_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.189:0.189:0.189) (0.190:0.190:0.190)) + (IOPATH B X (0.201:0.201:0.201) (0.216:0.216:0.216)) + (IOPATH C X (0.219:0.219:0.219) (0.237:0.238:0.239)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._465_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.127:0.127:0.127) (0.151:0.151:0.151)) + (IOPATH A Y (0.156:0.156:0.156) (0.083:0.083:0.083)) + (IOPATH B Y (0.095:0.096:0.097) (0.119:0.120:0.121)) + (IOPATH B Y (0.105:0.105:0.106) (0.051:0.052:0.053)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._466_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.224:0.224:0.224) (0.193:0.193:0.193)) + (IOPATH B X (0.241:0.241:0.241) (0.227:0.227:0.227)) + (IOPATH C X (0.240:0.240:0.240) (0.236:0.236:0.236)) + (IOPATH D X (0.263:0.263:0.263) (0.260:0.261:0.261)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._467_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.154:0.154:0.154) (0.082:0.082:0.082)) + (IOPATH A X (0.128:0.128:0.128) (0.182:0.182:0.182)) + (IOPATH B X (0.103:0.104:0.105) (0.054:0.054:0.054)) + (IOPATH B X (0.119:0.119:0.119) (0.131:0.132:0.133)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._468_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.152:0.152:0.152) (0.081:0.081:0.081)) + (IOPATH A X (0.127:0.127:0.127) (0.181:0.181:0.181)) + (IOPATH B X (0.102:0.103:0.104) (0.056:0.056:0.056)) + (IOPATH B X (0.119:0.119:0.119) (0.131:0.131:0.132)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._469_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.193:0.193:0.193) (0.193:0.193:0.193)) + (IOPATH B X (0.194:0.194:0.194) (0.213:0.213:0.213)) + (IOPATH C X (0.189:0.189:0.189) (0.225:0.225:0.225)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._470_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.202:0.202:0.202) (0.199:0.199:0.199)) + (IOPATH B X (0.174:0.174:0.174) (0.191:0.192:0.193)) + (IOPATH C X (0.172:0.172:0.173) (0.201:0.202:0.202)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._471_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.287:0.287:0.287) (0.244:0.246:0.247)) + (IOPATH B X (0.260:0.260:0.260) (0.250:0.250:0.251)) + (IOPATH C X (0.250:0.251:0.251) (0.252:0.253:0.254)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._472_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.076:0.076:0.076) (0.063:0.063:0.063)) + (IOPATH B Y (0.091:0.092:0.093) (0.081:0.081:0.081)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._473_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.156:0.156:0.156) (0.084:0.084:0.084)) + (IOPATH A X (0.131:0.131:0.131) (0.185:0.185:0.185)) + (IOPATH B X (0.115:0.116:0.117) (0.071:0.071:0.071)) + (IOPATH B X (0.130:0.130:0.130) (0.143:0.144:0.144)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._474_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.191:0.191:0.191) (0.191:0.191:0.191)) + (IOPATH B X (0.206:0.206:0.206) (0.220:0.220:0.220)) + (IOPATH C X (0.222:0.222:0.222) (0.240:0.240:0.241)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._475_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.133:0.133:0.133) (0.158:0.158:0.158)) + (IOPATH A Y (0.164:0.164:0.164) (0.088:0.088:0.088)) + (IOPATH B Y (0.096:0.097:0.098) (0.120:0.121:0.121)) + (IOPATH B Y (0.109:0.109:0.109) (0.052:0.053:0.054)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._476_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.163:0.163:0.163) (0.088:0.088:0.088)) + (IOPATH A X (0.137:0.137:0.137) (0.189:0.189:0.189)) + (IOPATH B X (0.110:0.111:0.111) (0.057:0.057:0.058)) + (IOPATH B X (0.125:0.125:0.125) (0.135:0.135:0.136)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._477_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.249:0.249:0.249) (0.215:0.215:0.215)) + (IOPATH B X (0.221:0.221:0.221) (0.216:0.216:0.216)) + (IOPATH C X (0.231:0.231:0.231) (0.238:0.238:0.238)) + (IOPATH D X (0.252:0.252:0.252) (0.266:0.266:0.266)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._478_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.333:0.333:0.333) (0.250:0.252:0.253)) + (IOPATH B X (0.310:0.310:0.311) (0.263:0.264:0.264)) + (IOPATH C X (0.302:0.302:0.302) (0.268:0.269:0.269)) + (IOPATH D X (0.310:0.310:0.311) (0.279:0.280:0.281)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a41o_2") + (INSTANCE mprj2._479_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.213:0.213:0.213) (0.241:0.241:0.241)) + (IOPATH A2 X (0.213:0.213:0.213) (0.266:0.266:0.266)) + (IOPATH A3 X (0.218:0.218:0.218) (0.292:0.292:0.292)) + (IOPATH A4 X (0.207:0.207:0.208) (0.279:0.280:0.281)) + (IOPATH B1 X (0.110:0.110:0.110) (0.238:0.238:0.238)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._480_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.209:0.210:0.211) (0.227:0.227:0.227)) + (IOPATH B X (0.123:0.124:0.126) (0.177:0.178:0.179)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._481_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.149:0.149:0.149) (0.077:0.077:0.077)) + (IOPATH A X (0.125:0.125:0.125) (0.177:0.177:0.177)) + (IOPATH B X (0.116:0.118:0.119) (0.073:0.073:0.073)) + (IOPATH B X (0.132:0.132:0.132) (0.143:0.144:0.145)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._482_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.233:0.233:0.233) (0.221:0.221:0.221)) + (IOPATH B X (0.225:0.225:0.225) (0.233:0.233:0.233)) + (IOPATH C X (0.244:0.244:0.244) (0.253:0.254:0.255)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._483_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.110:0.110:0.110) (0.051:0.051:0.051)) + (IOPATH A2 Y (0.132:0.133:0.134) (0.069:0.069:0.069)) + (IOPATH B1 Y (0.106:0.106:0.106) (0.039:0.039:0.039)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._484_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.096:0.097:0.098) (0.045:0.045:0.045)) + (IOPATH B Y (0.076:0.076:0.076) (0.034:0.034:0.034)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._485_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.224:0.224:0.224) (0.193:0.193:0.193)) + (IOPATH B X (0.245:0.245:0.245) (0.229:0.229:0.229)) + (IOPATH C X (0.243:0.243:0.243) (0.238:0.238:0.238)) + (IOPATH D X (0.268:0.268:0.268) (0.261:0.262:0.264)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._486_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.153:0.153:0.153) (0.080:0.080:0.080)) + (IOPATH A X (0.128:0.128:0.128) (0.180:0.180:0.180)) + (IOPATH B X (0.110:0.111:0.112) (0.062:0.062:0.062)) + (IOPATH B X (0.125:0.125:0.125) (0.137:0.137:0.138)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._487_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.151:0.151:0.151) (0.078:0.078:0.078)) + (IOPATH A X (0.127:0.127:0.127) (0.178:0.178:0.178)) + (IOPATH B X (0.107:0.109:0.110) (0.059:0.059:0.059)) + (IOPATH B X (0.125:0.125:0.125) (0.133:0.134:0.135)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._488_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.211:0.211:0.211) (0.217:0.217:0.217)) + (IOPATH B X (0.141:0.141:0.141) (0.230:0.230:0.231)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._489_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.186:0.186:0.186) (0.206:0.206:0.206)) + (IOPATH B X (0.194:0.194:0.194) (0.232:0.232:0.232)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._490_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.106:0.106:0.106) (0.047:0.047:0.047)) + (IOPATH B Y (0.073:0.074:0.074) (0.035:0.035:0.035)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._491_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.123:0.123:0.123) (0.298:0.298:0.298)) + (IOPATH B X (0.103:0.103:0.103) (0.264:0.264:0.264)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._492_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.097:0.097:0.097) (0.085:0.085:0.085)) + (IOPATH B Y (0.090:0.091:0.091) (0.075:0.075:0.075)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._493_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.169:0.169:0.170) (0.212:0.213:0.213)) + (IOPATH B X (0.153:0.153:0.153) (0.188:0.188:0.188)) + (IOPATH C X (0.171:0.171:0.172) (0.203:0.206:0.208)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._494_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.285:0.285:0.285) (0.233:0.233:0.233)) + (IOPATH B X (0.302:0.302:0.302) (0.267:0.267:0.267)) + (IOPATH C X (0.312:0.312:0.312) (0.291:0.291:0.291)) + (IOPATH D X (0.292:0.292:0.292) (0.274:0.274:0.274)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._495_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.123:0.123:0.123) (0.147:0.147:0.147)) + (IOPATH A Y (0.152:0.152:0.152) (0.079:0.079:0.079)) + (IOPATH B Y (0.097:0.098:0.099) (0.120:0.122:0.125)) + (IOPATH B Y (0.105:0.107:0.109) (0.053:0.053:0.053)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._496_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.125:0.125:0.125) (0.303:0.303:0.303)) + (IOPATH B X (0.125:0.125:0.125) (0.276:0.277:0.278)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._497_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.082:0.082:0.082) (0.069:0.069:0.069)) + (IOPATH B Y (0.083:0.085:0.086) (0.075:0.075:0.075)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._498_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.173:0.174:0.174) (0.215:0.215:0.216)) + (IOPATH B X (0.163:0.163:0.163) (0.191:0.191:0.191)) + (IOPATH C X (0.171:0.171:0.172) (0.203:0.204:0.205)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._499_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.190:0.190:0.190) (0.210:0.210:0.210)) + (IOPATH B X (0.163:0.163:0.163) (0.208:0.208:0.208)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._500_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.187:0.187:0.187) (0.196:0.198:0.199)) + (IOPATH B X (0.171:0.171:0.171) (0.209:0.210:0.210)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._501_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.102:0.102:0.102) (0.042:0.042:0.042)) + (IOPATH A2 Y (0.121:0.122:0.123) (0.049:0.050:0.050)) + (IOPATH B1 Y (0.094:0.094:0.095) (0.033:0.033:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._502_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.225:0.225:0.225) (0.216:0.216:0.216)) + (IOPATH B X (0.221:0.221:0.221) (0.223:0.224:0.225)) + (IOPATH C X (0.209:0.209:0.209) (0.229:0.230:0.230)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._503_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.115:0.115:0.115) (0.055:0.055:0.055)) + (IOPATH B Y (0.072:0.072:0.072) (0.034:0.034:0.034)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._504_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.095:0.096:0.097) (0.042:0.042:0.042)) + (IOPATH B Y (0.077:0.077:0.077) (0.034:0.034:0.034)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._505_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.166:0.166:0.166) (0.192:0.192:0.192)) + (IOPATH B X (0.151:0.151:0.151) (0.202:0.202:0.202)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._506_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.230:0.230:0.230) (0.209:0.211:0.212)) + (IOPATH B X (0.216:0.217:0.217) (0.224:0.224:0.225)) + (IOPATH C X (0.214:0.214:0.214) (0.232:0.232:0.233)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._507_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.145:0.145:0.145) (0.216:0.216:0.216)) + (IOPATH A2 X (0.124:0.124:0.124) (0.191:0.191:0.192)) + (IOPATH B1_N X (0.226:0.227:0.228) (0.161:0.161:0.161)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._508_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.236:0.236:0.236) (0.237:0.237:0.237)) + (IOPATH B X (0.213:0.213:0.213) (0.236:0.237:0.237)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._509_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.115:0.115:0.115) (0.055:0.055:0.055)) + (IOPATH B Y (0.071:0.072:0.072) (0.035:0.035:0.035)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._510_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.096:0.097:0.097) (0.048:0.048:0.049)) + (IOPATH B Y (0.070:0.070:0.070) (0.032:0.032:0.032)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._511_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.162:0.162:0.162) (0.089:0.089:0.089)) + (IOPATH A X (0.135:0.135:0.135) (0.190:0.190:0.190)) + (IOPATH B X (0.113:0.114:0.114) (0.068:0.069:0.069)) + (IOPATH B X (0.129:0.129:0.129) (0.141:0.141:0.141)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._512_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.159:0.159:0.159) (0.083:0.083:0.083)) + (IOPATH A2 Y (0.151:0.152:0.152) (0.073:0.073:0.073)) + (IOPATH B1 Y (0.126:0.126:0.126) (0.047:0.047:0.047)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._513_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.261:0.261:0.261) (0.219:0.219:0.219)) + (IOPATH B X (0.280:0.280:0.280) (0.257:0.257:0.257)) + (IOPATH C X (0.258:0.258:0.258) (0.253:0.253:0.253)) + (IOPATH D X (0.255:0.255:0.255) (0.250:0.251:0.252)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._514_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.091:0.095:0.099) (0.046:0.047:0.048)) + (IOPATH B Y (0.071:0.072:0.073) (0.035:0.035:0.035)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._515_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.227:0.227:0.227) (0.200:0.200:0.200)) + (IOPATH B X (0.204:0.204:0.204) (0.202:0.202:0.202)) + (IOPATH C X (0.209:0.209:0.209) (0.218:0.218:0.218)) + (IOPATH D X (0.225:0.225:0.225) (0.240:0.240:0.240)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._516_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.359:0.359:0.359) (0.263:0.264:0.265)) + (IOPATH B X (0.352:0.352:0.352) (0.285:0.286:0.286)) + (IOPATH C X (0.350:0.350:0.350) (0.296:0.297:0.297)) + (IOPATH D X (0.358:0.358:0.358) (0.305:0.306:0.308)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._517_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.143:0.143:0.143) (0.214:0.214:0.214)) + (IOPATH A2 X (0.123:0.123:0.123) (0.187:0.188:0.189)) + (IOPATH B1_N X (0.244:0.245:0.247) (0.187:0.187:0.187)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._518_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.167:0.167:0.167) (0.093:0.093:0.093)) + (IOPATH A X (0.139:0.139:0.139) (0.195:0.195:0.195)) + (IOPATH B X (0.125:0.126:0.127) (0.081:0.081:0.081)) + (IOPATH B X (0.136:0.136:0.136) (0.152:0.153:0.155)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._519_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.149:0.149:0.149) (0.080:0.080:0.080)) + (IOPATH A2 Y (0.150:0.151:0.152) (0.081:0.081:0.081)) + (IOPATH B1 Y (0.115:0.115:0.115) (0.043:0.043:0.043)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._520_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.282:0.282:0.282) (0.252:0.252:0.252)) + (IOPATH B X (0.253:0.253:0.253) (0.252:0.252:0.252)) + (IOPATH C X (0.269:0.269:0.269) (0.271:0.272:0.273)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._521_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.094:0.094:0.094) (0.039:0.039:0.039)) + (IOPATH B Y (0.073:0.074:0.074) (0.037:0.037:0.037)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._522_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.113:0.113:0.113) (0.054:0.054:0.054)) + (IOPATH B Y (0.076:0.076:0.077) (0.038:0.038:0.038)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._523_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.088:0.088:0.088) (0.074:0.074:0.074)) + (IOPATH B Y (0.083:0.083:0.084) (0.072:0.072:0.072)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._524_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.187:0.189:0.191) (0.204:0.204:0.204)) + (IOPATH B X (0.129:0.129:0.130) (0.181:0.183:0.186)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._525_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.304:0.304:0.304) (0.249:0.249:0.249)) + (IOPATH B X (0.280:0.280:0.280) (0.256:0.256:0.256)) + (IOPATH C X (0.262:0.262:0.262) (0.251:0.251:0.251)) + (IOPATH D X (0.283:0.283:0.283) (0.279:0.279:0.279)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._526_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.297:0.297:0.297) (0.262:0.264:0.265)) + (IOPATH B X (0.266:0.266:0.266) (0.265:0.266:0.267)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._527_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.097:0.097:0.097) (0.039:0.039:0.039)) + (IOPATH A2 Y (0.118:0.121:0.124) (0.049:0.049:0.049)) + (IOPATH B1 Y (0.113:0.113:0.113) (0.041:0.041:0.041)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._528_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.163:0.163:0.163) (0.091:0.091:0.091)) + (IOPATH A X (0.136:0.136:0.136) (0.193:0.193:0.193)) + (IOPATH B X (0.122:0.122:0.122) (0.076:0.076:0.076)) + (IOPATH B X (0.132:0.132:0.132) (0.151:0.151:0.151)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._529_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.139:0.139:0.139) (0.074:0.074:0.074)) + (IOPATH A2 Y (0.141:0.141:0.142) (0.073:0.073:0.073)) + (IOPATH B1 Y (0.105:0.105:0.105) (0.038:0.038:0.038)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._530_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.274:0.274:0.274) (0.248:0.248:0.248)) + (IOPATH B X (0.242:0.242:0.242) (0.245:0.245:0.245)) + (IOPATH C X (0.257:0.257:0.257) (0.266:0.267:0.267)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._531_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.100:0.100:0.100) (0.042:0.042:0.042)) + (IOPATH B Y (0.076:0.077:0.077) (0.038:0.038:0.038)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._532_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.193:0.193:0.193) (0.175:0.175:0.175)) + (IOPATH B X (0.206:0.206:0.206) (0.203:0.203:0.203)) + (IOPATH C X (0.243:0.243:0.243) (0.250:0.250:0.250)) + (IOPATH D X (0.242:0.242:0.242) (0.250:0.250:0.251)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._533_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.164:0.164:0.164) (0.089:0.089:0.089)) + (IOPATH A X (0.137:0.137:0.137) (0.190:0.190:0.190)) + (IOPATH B X (0.113:0.114:0.114) (0.064:0.064:0.064)) + (IOPATH B X (0.128:0.128:0.128) (0.138:0.139:0.140)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._534_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.231:0.231:0.231) (0.198:0.198:0.198)) + (IOPATH B X (0.243:0.243:0.243) (0.227:0.227:0.227)) + (IOPATH C X (0.281:0.281:0.281) (0.275:0.275:0.275)) + (IOPATH D X (0.263:0.263:0.263) (0.265:0.265:0.265)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._535_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.114:0.115:0.115) (0.109:0.109:0.109)) + (IOPATH B Y (0.100:0.102:0.103) (0.087:0.087:0.087)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._536_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.134:0.134:0.134) (0.212:0.212:0.212)) + (IOPATH A2 X (0.103:0.103:0.103) (0.179:0.180:0.181)) + (IOPATH B1 X (0.125:0.125:0.126) (0.115:0.120:0.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._537_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.290:0.290:0.290) (0.237:0.237:0.237)) + (IOPATH B X (0.303:0.303:0.303) (0.260:0.262:0.263)) + (IOPATH C X (0.278:0.278:0.278) (0.257:0.258:0.260)) + (IOPATH D X (0.279:0.279:0.279) (0.263:0.265:0.266)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._538_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.129:0.129:0.129) (0.153:0.153:0.153)) + (IOPATH A Y (0.159:0.159:0.159) (0.084:0.084:0.084)) + (IOPATH B Y (0.104:0.105:0.105) (0.127:0.131:0.135)) + (IOPATH B Y (0.114:0.117:0.121) (0.057:0.058:0.058)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._539_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.119:0.119:0.119) (0.057:0.057:0.057)) + (IOPATH B Y (0.077:0.078:0.079) (0.040:0.040:0.040)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._540_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.107:0.107:0.107) (0.094:0.094:0.094)) + (IOPATH B Y (0.095:0.097:0.098) (0.085:0.085:0.085)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._541_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.205:0.205:0.205) (0.208:0.208:0.208)) + (IOPATH B X (0.141:0.142:0.142) (0.193:0.197:0.200)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._542_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.166:0.166:0.166) (0.174:0.174:0.174)) + (IOPATH B X (0.207:0.207:0.207) (0.222:0.222:0.222)) + (IOPATH C X (0.188:0.188:0.188) (0.211:0.212:0.214)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._543_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.128:0.128:0.128) (0.152:0.152:0.152)) + (IOPATH A Y (0.158:0.158:0.158) (0.084:0.084:0.084)) + (IOPATH B Y (0.100:0.101:0.101) (0.123:0.126:0.129)) + (IOPATH B Y (0.110:0.112:0.115) (0.055:0.055:0.056)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._544_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.162:0.162:0.162) (0.172:0.172:0.172)) + (IOPATH B X (0.203:0.203:0.203) (0.220:0.220:0.220)) + (IOPATH C X (0.183:0.183:0.183) (0.218:0.218:0.218)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._545_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.206:0.206:0.206) (0.203:0.203:0.203)) + (IOPATH B X (0.180:0.180:0.180) (0.195:0.196:0.197)) + (IOPATH C X (0.174:0.174:0.174) (0.202:0.203:0.204)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._546_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.293:0.293:0.293) (0.247:0.248:0.249)) + (IOPATH B X (0.264:0.264:0.264) (0.250:0.251:0.252)) + (IOPATH C X (0.254:0.254:0.254) (0.255:0.256:0.256)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._547_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.145:0.145:0.145) (0.216:0.216:0.216)) + (IOPATH A2 X (0.115:0.115:0.115) (0.184:0.185:0.186)) + (IOPATH B1_N X (0.235:0.235:0.236) (0.174:0.174:0.174)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._548_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.080:0.080:0.080) (0.067:0.067:0.067)) + (IOPATH B Y (0.095:0.095:0.096) (0.084:0.084:0.084)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._549_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.155:0.155:0.155) (0.083:0.083:0.083)) + (IOPATH A X (0.129:0.129:0.129) (0.184:0.184:0.184)) + (IOPATH B X (0.115:0.116:0.116) (0.070:0.070:0.070)) + (IOPATH B X (0.129:0.130:0.130) (0.143:0.144:0.144)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._550_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.199:0.199:0.199) (0.197:0.197:0.197)) + (IOPATH B X (0.195:0.195:0.195) (0.210:0.210:0.210)) + (IOPATH C X (0.219:0.220:0.220) (0.238:0.239:0.239)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._551_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.132:0.132:0.132) (0.158:0.158:0.158)) + (IOPATH A Y (0.160:0.160:0.160) (0.086:0.086:0.086)) + (IOPATH B Y (0.093:0.094:0.096) (0.118:0.119:0.119)) + (IOPATH B Y (0.102:0.102:0.103) (0.050:0.050:0.051)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._552_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.160:0.160:0.160) (0.088:0.088:0.088)) + (IOPATH A X (0.134:0.134:0.134) (0.189:0.189:0.189)) + (IOPATH B X (0.102:0.102:0.103) (0.053:0.053:0.053)) + (IOPATH B X (0.117:0.117:0.117) (0.131:0.131:0.132)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._553_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.208:0.208:0.208) (0.186:0.186:0.186)) + (IOPATH B X (0.255:0.255:0.255) (0.244:0.244:0.244)) + (IOPATH C X (0.252:0.252:0.252) (0.258:0.258:0.258)) + (IOPATH D X (0.219:0.219:0.219) (0.230:0.230:0.230)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._554_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.355:0.355:0.355) (0.262:0.263:0.264)) + (IOPATH B X (0.332:0.332:0.332) (0.272:0.274:0.275)) + (IOPATH C X (0.323:0.323:0.324) (0.280:0.281:0.281)) + (IOPATH D X (0.331:0.331:0.331) (0.290:0.291:0.293)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a41o_2") + (INSTANCE mprj2._555_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.197:0.197:0.197) (0.228:0.228:0.228)) + (IOPATH A2 X (0.215:0.215:0.215) (0.268:0.268:0.268)) + (IOPATH A3 X (0.214:0.214:0.214) (0.289:0.289:0.289)) + (IOPATH A4 X (0.199:0.199:0.199) (0.272:0.273:0.274)) + (IOPATH B1 X (0.097:0.097:0.097) (0.227:0.227:0.227)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._556_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.213:0.214:0.216) (0.229:0.229:0.229)) + (IOPATH B X (0.119:0.121:0.122) (0.174:0.175:0.175)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._557_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.177:0.177:0.177) (0.099:0.099:0.099)) + (IOPATH A X (0.149:0.149:0.149) (0.200:0.200:0.200)) + (IOPATH B X (0.130:0.131:0.132) (0.082:0.082:0.082)) + (IOPATH B X (0.143:0.143:0.143) (0.152:0.153:0.154)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3_2") + (INSTANCE mprj2._558_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.124:0.124:0.124) (0.137:0.137:0.137)) + (IOPATH B Y (0.115:0.115:0.115) (0.121:0.121:0.121)) + (IOPATH C Y (0.114:0.115:0.116) (0.125:0.125:0.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21o_2") + (INSTANCE mprj2._559_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.162:0.162:0.162) (0.220:0.220:0.220)) + (IOPATH A2 X (0.149:0.149:0.149) (0.221:0.222:0.223)) + (IOPATH B1 X (0.108:0.108:0.108) (0.198:0.198:0.198)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._560_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.134:0.135:0.136) (0.179:0.185:0.190)) + (IOPATH B X (0.121:0.122:0.122) (0.174:0.175:0.175)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._561_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.222:0.222:0.222) (0.191:0.191:0.191)) + (IOPATH B X (0.232:0.232:0.232) (0.218:0.218:0.218)) + (IOPATH C X (0.239:0.239:0.239) (0.235:0.235:0.235)) + (IOPATH D X (0.270:0.270:0.270) (0.265:0.266:0.267)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._562_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.123:0.123:0.123) (0.145:0.145:0.145)) + (IOPATH A Y (0.154:0.154:0.154) (0.080:0.080:0.080)) + (IOPATH B Y (0.104:0.105:0.105) (0.138:0.143:0.148)) + (IOPATH B Y (0.125:0.130:0.134) (0.058:0.058:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._563_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.146:0.146:0.146) (0.076:0.076:0.076)) + (IOPATH A X (0.122:0.122:0.122) (0.176:0.176:0.176)) + (IOPATH B X (0.101:0.102:0.103) (0.055:0.055:0.055)) + (IOPATH B X (0.119:0.119:0.119) (0.130:0.131:0.132)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._564_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.619:0.619:0.619) (0.600:0.600:0.600)) + (IOPATH B X (0.627:0.627:0.627) (0.583:0.583:0.583)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._565_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.216:0.216:0.216) (0.192:0.192:0.192)) + (IOPATH B Y (0.226:0.226:0.226) (0.201:0.201:0.201)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__mux4_2") + (INSTANCE mprj2._566_) + (DELAY + (ABSOLUTE + (IOPATH A0 X (0.344:0.344:0.344) (0.564:0.564:0.564)) + (IOPATH A1 X (0.343:0.343:0.343) (0.555:0.555:0.555)) + (IOPATH A2 X (0.347:0.347:0.347) (0.570:0.570:0.570)) + (IOPATH A3 X (0.337:0.337:0.337) (0.572:0.572:0.572)) + (IOPATH S0 X (0.469:0.469:0.469) (0.635:0.635:0.635)) + (IOPATH S0 X (0.372:0.372:0.372) (0.555:0.555:0.555)) + (IOPATH S1 X (0.357:0.357:0.357) (0.430:0.430:0.430)) + (IOPATH S1 X (0.329:0.329:0.329) (0.414:0.414:0.414)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._567_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.127:0.128:0.129) (0.082:0.082:0.082)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._568_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.210:0.210:0.210) (0.205:0.205:0.205)) + (IOPATH B X (0.329:0.331:0.334) (0.399:0.399:0.399)) + (IOPATH C X (0.289:0.291:0.292) (0.370:0.370:0.371)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._569_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.155:0.155:0.155) (0.206:0.206:0.206)) + (IOPATH B Y (0.068:0.068:0.068) (0.059:0.059:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o2bb2a_2") + (INSTANCE mprj2._570_) + (DELAY + (ABSOLUTE + (IOPATH A1_N X (0.304:0.304:0.304) (0.262:0.262:0.262)) + (IOPATH A2_N X (0.251:0.254:0.256) (0.218:0.219:0.219)) + (IOPATH B1 X (0.191:0.191:0.191) (0.276:0.276:0.276)) + (IOPATH B2 X (0.169:0.169:0.169) (0.260:0.260:0.260)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o22a_2") + (INSTANCE mprj2._571_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.202:0.202:0.202) (0.278:0.278:0.278)) + (IOPATH A2 X (0.301:0.301:0.301) (0.389:0.389:0.389)) + (IOPATH B1 X (0.196:0.197:0.198) (0.244:0.245:0.246)) + (IOPATH B2 X (0.175:0.176:0.176) (0.221:0.223:0.226)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._572_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.160:0.160:0.160) (0.170:0.170:0.170)) + (IOPATH B X (0.286:0.289:0.291) (0.368:0.368:0.368)) + (IOPATH C X (0.248:0.249:0.251) (0.340:0.341:0.341)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3b_2") + (INSTANCE mprj2._573_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.251:0.251:0.251) (0.230:0.230:0.230)) + (IOPATH B X (0.202:0.202:0.202) (0.219:0.219:0.219)) + (IOPATH C X (0.178:0.178:0.178) (0.208:0.208:0.208)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._574_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.113:0.113:0.113) (0.051:0.051:0.051)) + (IOPATH A2 Y (0.156:0.156:0.156) (0.080:0.080:0.080)) + (IOPATH B1 Y (0.123:0.123:0.123) (0.043:0.043:0.043)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o32a_2") + (INSTANCE mprj2._575_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.227:0.228:0.229) (0.444:0.446:0.447)) + (IOPATH A2 X (0.221:0.221:0.222) (0.425:0.425:0.426)) + (IOPATH A3 X (0.219:0.220:0.222) (0.386:0.388:0.390)) + (IOPATH B1 X (0.369:0.369:0.369) (0.364:0.364:0.364)) + (IOPATH B2 X (0.224:0.224:0.224) (0.245:0.245:0.245)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._576_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.098:0.098:0.098) (0.044:0.044:0.044)) + (IOPATH B Y (0.077:0.079:0.080) (0.037:0.037:0.038)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._577_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.218:0.220:0.221) (0.089:0.090:0.091)) + (IOPATH A2 Y (0.238:0.240:0.242) (0.103:0.104:0.104)) + (IOPATH B1 Y (0.195:0.195:0.195) (0.062:0.062:0.062)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o221a_2") + (INSTANCE mprj2._578_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.213:0.213:0.213) (0.304:0.304:0.304)) + (IOPATH A2 X (0.323:0.324:0.324) (0.414:0.414:0.414)) + (IOPATH B1 X (0.208:0.209:0.210) (0.262:0.263:0.265)) + (IOPATH B2 X (0.199:0.199:0.200) (0.241:0.243:0.245)) + (IOPATH C1 X (0.198:0.198:0.198) (0.139:0.139:0.139)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o22a_2") + (INSTANCE mprj2._579_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.158:0.158:0.158) (0.246:0.246:0.246)) + (IOPATH A2 X (0.246:0.248:0.250) (0.394:0.394:0.394)) + (IOPATH B1 X (0.204:0.204:0.205) (0.263:0.263:0.263)) + (IOPATH B2 X (0.134:0.134:0.134) (0.193:0.193:0.193)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o221a_2") + (INSTANCE mprj2._580_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.274:0.274:0.274) (0.345:0.345:0.345)) + (IOPATH A2 X (0.348:0.349:0.351) (0.444:0.445:0.445)) + (IOPATH B1 X (0.416:0.416:0.416) (0.428:0.428:0.428)) + (IOPATH B2 X (0.267:0.267:0.267) (0.293:0.293:0.293)) + (IOPATH C1 X (0.251:0.252:0.253) (0.171:0.171:0.172)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._581_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.126:0.127:0.129) (0.309:0.312:0.315)) + (IOPATH B X (0.151:0.152:0.152) (0.303:0.306:0.310)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._582_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.144:0.145:0.145) (0.283:0.288:0.292)) + (IOPATH B X (0.096:0.096:0.096) (0.271:0.271:0.271)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._583_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.160:0.161:0.162) (0.343:0.344:0.346)) + (IOPATH B X (0.173:0.173:0.174) (0.333:0.335:0.337)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or3b_2") + (INSTANCE mprj2._584_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.279:0.279:0.280) (0.592:0.596:0.599)) + (IOPATH B X (0.259:0.260:0.260) (0.577:0.581:0.584)) + (IOPATH C_N X (0.325:0.326:0.326) (0.577:0.577:0.577)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._585_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.137:0.138:0.138) (0.323:0.324:0.325)) + (IOPATH B X (0.112:0.113:0.114) (0.272:0.274:0.275)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a2bb2o_2") + (INSTANCE mprj2._586_) + (DELAY + (ABSOLUTE + (IOPATH A1_N X (0.467:0.469:0.471) (0.430:0.431:0.431)) + (IOPATH A2_N X (0.425:0.426:0.426) (0.402:0.402:0.403)) + (IOPATH B1 X (0.396:0.397:0.398) (0.406:0.410:0.414)) + (IOPATH B2 X (0.357:0.357:0.358) (0.369:0.369:0.369)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._587_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.161:0.162:0.163) (0.068:0.068:0.069)) + (IOPATH B Y (0.117:0.119:0.121) (0.054:0.054:0.054)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211o_2") + (INSTANCE mprj2._588_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.339:0.339:0.340) (0.466:0.466:0.467)) + (IOPATH A2 X (0.314:0.314:0.314) (0.481:0.481:0.481)) + (IOPATH B1 X (0.290:0.291:0.291) (0.440:0.442:0.443)) + (IOPATH C1 X (0.272:0.272:0.272) (0.411:0.411:0.411)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211o_2") + (INSTANCE mprj2._589_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.481:0.481:0.482) (0.490:0.494:0.498)) + (IOPATH A2 X (0.448:0.448:0.448) (0.545:0.545:0.545)) + (IOPATH B1 X (0.423:0.423:0.424) (0.504:0.506:0.507)) + (IOPATH C1 X (0.406:0.406:0.406) (0.475:0.475:0.475)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or3b_2") + (INSTANCE mprj2._590_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.546:0.547:0.548) (0.770:0.771:0.773)) + (IOPATH B X (0.546:0.547:0.548) (0.740:0.743:0.747)) + (IOPATH C_N X (0.592:0.595:0.599) (0.734:0.735:0.736)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3b_2") + (INSTANCE mprj2._591_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.312:0.312:0.313) (0.410:0.414:0.419)) + (IOPATH B Y (0.271:0.271:0.271) (0.271:0.271:0.271)) + (IOPATH C Y (0.262:0.267:0.272) (0.298:0.298:0.298)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._592_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.138:0.138:0.138) (0.060:0.060:0.060)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._593_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.125:0.125:0.125) (0.060:0.060:0.060)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._594_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.126:0.126:0.126) (0.062:0.062:0.062)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._595_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.126:0.126:0.126) (0.062:0.062:0.062)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._596_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.120:0.120:0.120) (0.056:0.056:0.056)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._597_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.125:0.125:0.125) (0.060:0.060:0.060)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._598_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.125:0.125:0.125) (0.060:0.060:0.060)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._599_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.063:0.063:0.063) (0.047:0.047:0.047)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._600_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.062:0.062:0.062) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._601_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.062:0.062:0.062) (0.047:0.047:0.047)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._602_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._603_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.061:0.061:0.061) (0.049:0.049:0.049)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._604_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._605_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.062:0.062:0.062) (0.047:0.047:0.047)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._606_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.061:0.061:0.061) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._607_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.062:0.062:0.062) (0.049:0.049:0.049)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._608_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.062:0.062:0.062) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._609_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._610_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.131:0.131:0.131) (0.059:0.059:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._611_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.129:0.129:0.129) (0.058:0.058:0.058)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._612_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.128:0.128:0.128) (0.057:0.057:0.057)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._613_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.052:0.052:0.052) (0.041:0.041:0.041)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._614_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.128:0.128:0.128) (0.057:0.057:0.057)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._615_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.132:0.132:0.132) (0.060:0.060:0.060)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._616_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.053:0.053:0.053) (0.042:0.042:0.042)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._617_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.053:0.053:0.053) (0.042:0.042:0.042)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._618_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.053:0.053:0.053) (0.042:0.042:0.042)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._619_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.052:0.052:0.052) (0.041:0.041:0.041)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._620_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.052:0.052:0.052) (0.041:0.041:0.041)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._621_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.056:0.056:0.056) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._622_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._623_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.053:0.053:0.053) (0.041:0.041:0.041)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._624_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.062:0.062:0.062) (0.048:0.048:0.048)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._625_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._626_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._627_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.061:0.061:0.061) (0.047:0.047:0.047)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._628_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._629_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.060:0.060:0.060) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._630_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.062:0.062:0.062) (0.049:0.049:0.049)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._631_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.065:0.065:0.065) (0.049:0.049:0.049)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._632_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.064:0.064:0.064) (0.048:0.048:0.048)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._633_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.065:0.065:0.065) (0.049:0.049:0.049)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._634_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.120:0.120:0.120) (0.056:0.056:0.056)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._635_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.125:0.125:0.125) (0.060:0.060:0.060)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._636_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.120:0.120:0.120) (0.055:0.055:0.055)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._637_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.061:0.061:0.061) (0.047:0.047:0.047)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._638_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.124:0.124:0.124) (0.059:0.059:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._639_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.126:0.126:0.126) (0.060:0.060:0.060)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._640_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.129:0.129:0.129) (0.064:0.064:0.064)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._641_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.118:0.118:0.118) (0.054:0.054:0.054)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._642_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.135:0.135:0.135) (0.057:0.057:0.057)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._643_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._644_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._645_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.061:0.061:0.061) (0.048:0.048:0.048)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._646_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.044:0.044:0.044)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._647_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.060:0.060:0.060) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._648_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._649_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.044:0.044:0.044)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._650_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.135:0.135:0.135) (0.057:0.057:0.057)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._651_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.047:0.047:0.047)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._652_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.118:0.118:0.118) (0.058:0.058:0.058)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._653_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.117:0.117:0.117) (0.057:0.057:0.057)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._654_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.044:0.044:0.044)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._655_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.114:0.114:0.114) (0.053:0.053:0.053)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._656_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.121:0.121:0.121) (0.060:0.060:0.060)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._657_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.043:0.043:0.043)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._658_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.115:0.115:0.115) (0.055:0.055:0.055)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._659_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.116:0.116:0.116) (0.055:0.055:0.055)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._660_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.134:0.134:0.134) (0.056:0.056:0.056)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._661_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.043:0.043:0.043)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._662_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.137:0.137:0.137) (0.059:0.059:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._663_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.130:0.130:0.130) (0.059:0.059:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._664_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.132:0.132:0.132) (0.061:0.061:0.061)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._665_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.128:0.128:0.128) (0.057:0.057:0.057)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._666_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.065:0.065:0.065) (0.047:0.047:0.047)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._667_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._668_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.043:0.043:0.043)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._669_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.140:0.140:0.140) (0.062:0.062:0.062)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._670_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.141:0.141:0.141) (0.063:0.063:0.063)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._671_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.066:0.066:0.066) (0.049:0.049:0.049)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._672_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.068:0.068:0.068) (0.051:0.051:0.051)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._673_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.067:0.067:0.067) (0.051:0.051:0.051)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._674_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.067:0.067:0.067) (0.050:0.050:0.050)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._675_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.496:0.496:0.496) (0.498:0.498:0.498)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.343:0.343:0.343)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.217:-0.217:-0.217)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge RESET_B) (0.327:0.327:0.327)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._676_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.474:0.474:0.474) (0.486:0.486:0.486)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.343:0.343:0.343)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.217:-0.217:-0.217)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) + (WIDTH (posedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge RESET_B) (0.327:0.327:0.327)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._677_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.360:0.360:0.360) (0.405:0.405:0.405)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.221:-0.221:-0.221)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge CLK) (0.271:0.271:0.271)) + (WIDTH (negedge RESET_B) (0.311:0.311:0.311)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._678_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.390:0.390:0.390) (0.430:0.430:0.430)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.341:0.341:0.341)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) + (HOLD (posedge D) (posedge CLK) (-0.030:-0.030:-0.030)) + (HOLD (negedge D) (posedge CLK) (-0.035:-0.035:-0.035)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) + (WIDTH (posedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge CLK) (0.271:0.271:0.271)) + (WIDTH (negedge RESET_B) (0.312:0.312:0.312)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._679_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.361:0.361:0.361) (0.406:0.406:0.406)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.341:0.341:0.341)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge CLK) (0.271:0.271:0.271)) + (WIDTH (negedge RESET_B) (0.312:0.312:0.312)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._680_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.360:0.360:0.360) (0.405:0.405:0.405)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.222:-0.222:-0.222)) + (HOLD (posedge D) (posedge CLK) (-0.030:-0.030:-0.030)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) + (WIDTH (posedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge CLK) (0.271:0.271:0.271)) + (WIDTH (negedge RESET_B) (0.307:0.307:0.307)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._681_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.393:0.393:0.393) (0.432:0.432:0.432)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.109)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge RESET_B) (0.312:0.312:0.312)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._682_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.359:0.359:0.359) (0.404:0.404:0.404)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge RESET_B) (0.311:0.311:0.311)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._683_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.397:0.397:0.397) (0.436:0.436:0.436)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.329:0.329:0.329)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.027:-0.027:-0.027)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.055:0.055:0.055)) + (SETUP (negedge D) (posedge CLK) (0.102:0.102:0.102)) + (WIDTH (posedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge CLK) (0.271:0.271:0.271)) + (WIDTH (negedge RESET_B) (0.267:0.267:0.267)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._684_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.376:0.376:0.376) (0.419:0.419:0.419)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge CLK) (0.271:0.271:0.271)) + (WIDTH (negedge RESET_B) (0.266:0.266:0.266)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._685_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.354:0.354:0.354) (0.401:0.401:0.401)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.329:0.329:0.329)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge CLK) (0.271:0.271:0.271)) + (WIDTH (negedge RESET_B) (0.267:0.267:0.267)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._686_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.378:0.378:0.378) (0.419:0.419:0.419)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.030:-0.031)) + (SETUP (posedge D) (posedge CLK) (0.058:0.058:0.058)) + (SETUP (negedge D) (posedge CLK) (0.102:0.103:0.104)) + (WIDTH (posedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge CLK) (0.271:0.271:0.271)) + (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._687_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.369:0.369:0.369) (0.412:0.412:0.412)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.329:0.329:0.329)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge CLK) (0.271:0.271:0.271)) + (WIDTH (negedge RESET_B) (0.266:0.266:0.266)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._688_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.360:0.360:0.360) (0.404:0.404:0.404)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge RESET_B) (0.264:0.264:0.264)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._689_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.411:0.411:0.411) (0.443:0.443:0.443)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.266:0.266:0.266)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._690_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.386:0.386:0.386) (0.426:0.426:0.426)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.266:0.266:0.266)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._691_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.395:0.395:0.395) (0.433:0.433:0.433)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.266:0.266:0.266)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._692_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.384:0.384:0.384) (0.425:0.425:0.425)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.266:0.266:0.266)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._693_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.352:0.352:0.352) (0.398:0.398:0.398)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.039:-0.039:-0.039)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.068:0.068:0.068)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge RESET_B) (0.264:0.264:0.264)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._694_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.367:0.367:0.367) (0.410:0.410:0.410)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.341:0.341:0.341)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.319:0.319:0.319)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._695_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.341:0.341:0.341) (0.387:0.387:0.387)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.341:0.341:0.341)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.318:0.318:0.318)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._696_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.360:0.360:0.360) (0.405:0.405:0.405)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) + (HOLD (posedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.030:-0.031)) + (SETUP (posedge D) (posedge CLK) (0.057:0.057:0.057)) + (SETUP (negedge D) (posedge CLK) (0.102:0.103:0.104)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.317:0.317:0.317)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._697_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.343:0.343:0.343) (0.390:0.390:0.390)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.235:-0.235:-0.235)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.255:0.255:0.255)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._698_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.362:0.362:0.362) (0.406:0.406:0.406)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.317:0.317:0.317)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._699_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.340:0.340:0.340) (0.387:0.387:0.387)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.341:0.341:0.341)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.320:0.320:0.320)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._700_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.340:0.340:0.340) (0.387:0.387:0.387)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.256:0.256:0.256)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._701_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.340:0.340:0.340) (0.387:0.387:0.387)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.256:0.256:0.256)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._702_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.342:0.342:0.342) (0.388:0.388:0.388)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.256:0.256:0.256)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._703_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.367:0.367:0.367) (0.411:0.411:0.411)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.264:0.264:0.264)) + (WIDTH (negedge CLK) (0.268:0.268:0.268)) + (WIDTH (negedge RESET_B) (0.255:0.255:0.255)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._704_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.365:0.365:0.365) (0.410:0.410:0.410)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.264:0.264:0.264)) + (WIDTH (negedge CLK) (0.268:0.268:0.268)) + (WIDTH (negedge RESET_B) (0.255:0.255:0.255)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._705_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.340:0.340:0.340) (0.387:0.387:0.387)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.258:0.258:0.258)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._706_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.341:0.341:0.341) (0.388:0.388:0.388)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.110)) + (WIDTH (posedge CLK) (0.264:0.264:0.264)) + (WIDTH (negedge CLK) (0.268:0.268:0.268)) + (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._707_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.340:0.340:0.340) (0.387:0.387:0.387)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.025:-0.026:-0.026)) + (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (negedge D) (posedge CLK) (0.098:0.098:0.099)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.255:0.255:0.255)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._708_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.356:0.356:0.356) (0.401:0.401:0.401)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.027:-0.027:-0.027)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.055:0.055:0.055)) + (SETUP (negedge D) (posedge CLK) (0.102:0.102:0.102)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.266:0.266:0.266)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._709_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.338:0.338:0.338) (0.385:0.385:0.385)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.264:0.264:0.264)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._710_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.368:0.368:0.368) (0.412:0.412:0.412)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.264:0.264:0.264)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._711_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.371:0.371:0.371) (0.414:0.414:0.414)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.034:-0.034:-0.034)) + (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027)) + (SETUP (posedge D) (posedge CLK) (0.062:0.062:0.062)) + (SETUP (negedge D) (posedge CLK) (0.099:0.099:0.099)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.266:0.266:0.266)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._712_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.343:0.343:0.343) (0.389:0.389:0.389)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.264:0.264:0.264)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._713_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.337:0.337:0.337) (0.384:0.384:0.384)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.265:0.265:0.265)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._714_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.338:0.338:0.338) (0.385:0.385:0.385)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.267:0.267:0.267)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._715_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.369:0.369:0.369) (0.413:0.413:0.413)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.028:-0.028:-0.029)) + (HOLD (negedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (SETUP (posedge D) (posedge CLK) (0.057:0.057:0.057)) + (SETUP (negedge D) (posedge CLK) (0.104:0.104:0.104)) + (WIDTH (posedge CLK) (0.264:0.264:0.264)) + (WIDTH (negedge CLK) (0.268:0.268:0.268)) + (WIDTH (negedge RESET_B) (0.271:0.271:0.271)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._716_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.342:0.342:0.342) (0.389:0.389:0.389)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.264:0.264:0.264)) + (WIDTH (negedge CLK) (0.268:0.268:0.268)) + (WIDTH (negedge RESET_B) (0.270:0.270:0.270)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._717_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.338:0.338:0.338) (0.385:0.385:0.385)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.264:0.264:0.264)) + (WIDTH (negedge CLK) (0.268:0.268:0.268)) + (WIDTH (negedge RESET_B) (0.271:0.271:0.271)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._718_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.394:0.394:0.394) (0.433:0.433:0.433)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.264:0.264:0.264)) + (WIDTH (negedge CLK) (0.268:0.268:0.268)) + (WIDTH (negedge RESET_B) (0.308:0.308:0.308)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._719_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.362:0.362:0.362) (0.407:0.407:0.407)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.264:0.264:0.264)) + (WIDTH (negedge CLK) (0.268:0.268:0.268)) + (WIDTH (negedge RESET_B) (0.312:0.312:0.312)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._720_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.340:0.340:0.340) (0.387:0.387:0.387)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.221:-0.221:-0.221)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.264:0.264:0.264)) + (WIDTH (negedge CLK) (0.268:0.268:0.268)) + (WIDTH (negedge RESET_B) (0.308:0.308:0.308)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._721_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.359:0.359:0.359) (0.404:0.404:0.404)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.266:0.266:0.266)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._722_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.357:0.357:0.357) (0.403:0.403:0.403)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.110)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.312:0.312:0.312)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._723_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.353:0.353:0.353) (0.399:0.399:0.399)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) + (HOLD (posedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.031)) + (SETUP (posedge D) (posedge CLK) (0.056:0.056:0.056)) + (SETUP (negedge D) (posedge CLK) (0.103:0.103:0.103)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.313:0.313:0.313)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._724_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.358:0.358:0.358) (0.403:0.403:0.403)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.315:0.315:0.315)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._725_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.340:0.340:0.340) (0.387:0.387:0.387)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.221:-0.221:-0.221)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.264:0.264:0.264)) + (WIDTH (negedge CLK) (0.268:0.268:0.268)) + (WIDTH (negedge RESET_B) (0.307:0.307:0.307)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._726_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.343:0.343:0.343) (0.390:0.390:0.390)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.342:0.342:0.342)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (HOLD (negedge D) (posedge CLK) (-0.033:-0.033:-0.033)) + (SETUP (posedge D) (posedge CLK) (0.065:0.065:0.065)) + (SETUP (negedge D) (posedge CLK) (0.106:0.106:0.106)) + (WIDTH (posedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge RESET_B) (0.324:0.324:0.324)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._727_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.340:0.340:0.340) (0.387:0.387:0.387)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._728_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.360:0.360:0.360) (0.404:0.404:0.404)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.030:-0.030)) + (SETUP (posedge D) (posedge CLK) (0.056:0.056:0.056)) + (SETUP (negedge D) (posedge CLK) (0.102:0.103:0.103)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._729_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.341:0.341:0.341) (0.388:0.388:0.388)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.033:-0.033:-0.033)) + (HOLD (negedge D) (posedge CLK) (-0.039:-0.039:-0.039)) + (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge RESET_B) (0.265:0.265:0.265)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._730_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.342:0.342:0.342) (0.389:0.389:0.389)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._731_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.400:0.400:0.400) (0.437:0.437:0.437)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.030:-0.030)) + (SETUP (posedge D) (posedge CLK) (0.057:0.057:0.057)) + (SETUP (negedge D) (posedge CLK) (0.102:0.102:0.103)) + (WIDTH (posedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge CLK) (0.271:0.271:0.271)) + (WIDTH (negedge RESET_B) (0.262:0.262:0.262)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._732_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.342:0.342:0.342) (0.388:0.388:0.388)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge CLK) (0.271:0.271:0.271)) + (WIDTH (negedge RESET_B) (0.261:0.261:0.261)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._733_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.363:0.363:0.363) (0.407:0.407:0.407)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge CLK) (0.271:0.271:0.271)) + (WIDTH (negedge RESET_B) (0.260:0.260:0.260)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._734_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.354:0.354:0.354) (0.399:0.399:0.399)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.342:0.342:0.342)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.030:-0.030:-0.030)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.035)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) + (WIDTH (posedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge CLK) (0.271:0.271:0.271)) + (WIDTH (negedge RESET_B) (0.324:0.324:0.324)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._735_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.372:0.372:0.372) (0.415:0.415:0.415)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) + (WIDTH (posedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge CLK) (0.271:0.271:0.271)) + (WIDTH (negedge RESET_B) (0.265:0.265:0.265)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._736_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.375:0.375:0.375) (0.417:0.417:0.417)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.221:-0.221:-0.221)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge RESET_B) (0.305:0.305:0.305)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._737_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.367:0.367:0.367) (0.411:0.411:0.411)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.222:-0.222:-0.222)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge CLK) (0.271:0.271:0.271)) + (WIDTH (negedge RESET_B) (0.304:0.304:0.304)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._738_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.341:0.341:0.341) (0.388:0.388:0.388)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.109:0.109)) + (WIDTH (posedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge CLK) (0.271:0.271:0.271)) + (WIDTH (negedge RESET_B) (0.260:0.260:0.260)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._739_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.342:0.342:0.342) (0.388:0.388:0.388)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.223:-0.223:-0.223)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) + (WIDTH (posedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge RESET_B) (0.302:0.302:0.302)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._740_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.342:0.342:0.342) (0.389:0.389:0.389)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.221:-0.221:-0.221)) + (HOLD (posedge D) (posedge CLK) (-0.030:-0.030:-0.030)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) + (WIDTH (posedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge RESET_B) (0.307:0.307:0.307)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._741_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.343:0.343:0.343) (0.389:0.389:0.389)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) + (WIDTH (posedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge CLK) (0.271:0.271:0.271)) + (WIDTH (negedge RESET_B) (0.260:0.260:0.260)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._742_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.341:0.341:0.341) (0.388:0.388:0.388)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.222:-0.222:-0.222)) + (HOLD (posedge D) (posedge CLK) (-0.034:-0.034:-0.034)) + (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.026)) + (SETUP (posedge D) (posedge CLK) (0.062:0.062:0.063)) + (SETUP (negedge D) (posedge CLK) (0.097:0.098:0.099)) + (WIDTH (posedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge RESET_B) (0.303:0.303:0.303)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._743_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.362:0.362:0.362) (0.407:0.407:0.407)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.222:-0.222:-0.222)) + (HOLD (posedge D) (posedge CLK) (-0.033:-0.033:-0.033)) + (HOLD (negedge D) (posedge CLK) (-0.025:-0.026:-0.027)) + (SETUP (posedge D) (posedge CLK) (0.062:0.062:0.062)) + (SETUP (negedge D) (posedge CLK) (0.097:0.099:0.100)) + (WIDTH (posedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge RESET_B) (0.303:0.303:0.303)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._744_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.341:0.341:0.341) (0.388:0.388:0.388)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.342:0.342:0.342)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) + (WIDTH (posedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge RESET_B) (0.323:0.323:0.323)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._745_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.342:0.342:0.342) (0.388:0.388:0.388)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.235:-0.235:-0.235)) + (HOLD (posedge D) (posedge CLK) (-0.030:-0.030:-0.030)) + (HOLD (negedge D) (posedge CLK) (-0.035:-0.035:-0.035)) + (SETUP (posedge D) (posedge CLK) (0.058:0.058:0.058)) + (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) + (WIDTH (posedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge CLK) (0.271:0.271:0.271)) + (WIDTH (negedge RESET_B) (0.260:0.260:0.260)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._746_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.341:0.341:0.341) (0.387:0.387:0.387)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.342:0.342:0.342)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.217:-0.217:-0.217)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) + (WIDTH (posedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge RESET_B) (0.326:0.326:0.326)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._747_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.386:0.386:0.386) (0.426:0.426:0.426)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.341:0.341:0.341)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.319:0.319:0.319)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._748_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.367:0.367:0.367) (0.411:0.411:0.411)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.341:0.341:0.341)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.320:0.320:0.320)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._749_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.363:0.363:0.363) (0.407:0.407:0.407)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.317:0.317:0.317)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._750_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.339:0.339:0.339) (0.386:0.386:0.386)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.269:0.269:0.269)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._751_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.392:0.392:0.392) (0.432:0.432:0.432)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.033:-0.035:-0.038)) + (HOLD (negedge D) (posedge CLK) (-0.027:-0.031:-0.034)) + (SETUP (posedge D) (posedge CLK) (0.062:0.064:0.067)) + (SETUP (negedge D) (posedge CLK) (0.099:0.104:0.108)) + (WIDTH (posedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge CLK) (0.271:0.271:0.271)) + (WIDTH (negedge RESET_B) (0.261:0.261:0.261)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._752_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.362:0.362:0.362) (0.407:0.407:0.407)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.235:-0.235:-0.235)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) + (WIDTH (posedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge CLK) (0.272:0.272:0.272)) + (WIDTH (negedge RESET_B) (0.260:0.260:0.260)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._753_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.342:0.342:0.342) (0.389:0.389:0.389)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.343:0.343:0.343)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.217:-0.217:-0.217)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) + (WIDTH (posedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge CLK) (0.272:0.272:0.272)) + (WIDTH (negedge RESET_B) (0.328:0.328:0.328)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._754_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.341:0.341:0.341) (0.388:0.388:0.388)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.344:0.344:0.344)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.217:-0.217:-0.217)) + (HOLD (posedge D) (posedge CLK) (-0.027:-0.027:-0.027)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.055:0.055:0.055)) + (SETUP (negedge D) (posedge CLK) (0.101:0.101:0.102)) + (WIDTH (posedge CLK) (0.270:0.270:0.270)) + (WIDTH (negedge CLK) (0.271:0.271:0.271)) + (WIDTH (negedge RESET_B) (0.329:0.329:0.329)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._755_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.391:0.391:0.391) (0.431:0.431:0.431)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.109:0.109)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.271:0.271:0.271)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._756_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.357:0.357:0.357) (0.403:0.403:0.403)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.329:0.329:0.329)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.273:0.273:0.273)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._757_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.362:0.362:0.362) (0.407:0.407:0.407)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.329:0.329:0.329)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.273:0.273:0.273)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._758_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.340:0.340:0.340) (0.386:0.386:0.386)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.329:0.329:0.329)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.030:-0.030:-0.030)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.109:0.109:0.109)) + (WIDTH (posedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.272:0.272:0.272)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_16") + (INSTANCE mprj2.clkbuf_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.545:0.545:0.545) (0.669:0.669:0.669)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_0_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.193:0.193:0.193) (0.186:0.186:0.186)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_1_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.195:0.195:0.195) (0.187:0.187:0.187)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_2_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.194:0.194:0.194) (0.187:0.187:0.187)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_3_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.195:0.195:0.195) (0.187:0.187:0.187)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_4_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.195:0.195:0.195) (0.188:0.188:0.188)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_5_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.197:0.197:0.197) (0.189:0.189:0.189)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_6_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.196:0.196:0.196) (0.189:0.189:0.189)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_7_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.195:0.195:0.195) (0.188:0.188:0.188)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload0) + (DELAY + (ABSOLUTE + (IOPATH A X (0.111:0.111:0.111) (0.121:0.121:0.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload1) + (DELAY + (ABSOLUTE + (IOPATH A X (0.112:0.112:0.112) (0.122:0.122:0.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload2) + (DELAY + (ABSOLUTE + (IOPATH A X (0.112:0.112:0.112) (0.122:0.122:0.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload3) + (DELAY + (ABSOLUTE + (IOPATH A X (0.112:0.112:0.112) (0.122:0.122:0.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload4) + (DELAY + (ABSOLUTE + (IOPATH A X (0.112:0.112:0.112) (0.122:0.122:0.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload5) + (DELAY + (ABSOLUTE + (IOPATH A X (0.113:0.113:0.113) (0.123:0.123:0.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout15) + (DELAY + (ABSOLUTE + (IOPATH A X (0.587:0.587:0.587) (0.498:0.498:0.498)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout17) + (DELAY + (ABSOLUTE + (IOPATH A X (0.652:0.652:0.652) (0.531:0.531:0.531)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout19) + (DELAY + (ABSOLUTE + (IOPATH A X (0.428:0.428:0.428) (0.403:0.403:0.403)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout21) + (DELAY + (ABSOLUTE + (IOPATH A X (0.734:0.734:0.734) (0.635:0.635:0.635)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout23) + (DELAY + (ABSOLUTE + (IOPATH A X (0.595:0.595:0.595) (0.493:0.493:0.493)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout25) + (DELAY + (ABSOLUTE + (IOPATH A X (0.650:0.650:0.650) (0.564:0.564:0.564)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold100) + (DELAY + (ABSOLUTE + (IOPATH A X (0.539:0.543:0.546) (0.540:0.546:0.552)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold101) + (DELAY + (ABSOLUTE + (IOPATH A X (0.616:0.616:0.616) (0.608:0.608:0.608)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold102) + (DELAY + (ABSOLUTE + (IOPATH A X (0.537:0.540:0.543) (0.537:0.541:0.545)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold103) + (DELAY + (ABSOLUTE + (IOPATH A X (0.586:0.586:0.586) (0.586:0.586:0.586)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold104) + (DELAY + (ABSOLUTE + (IOPATH A X (0.561:0.563:0.564) (0.560:0.563:0.566)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold105) + (DELAY + (ABSOLUTE + (IOPATH A X (0.616:0.616:0.616) (0.608:0.608:0.608)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold106) + (DELAY + (ABSOLUTE + (IOPATH A X (0.558:0.558:0.558) (0.553:0.555:0.557)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold107) + (DELAY + (ABSOLUTE + (IOPATH A X (0.540:0.540:0.540) (0.539:0.539:0.540)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold108) + (DELAY + (ABSOLUTE + (IOPATH A X (0.683:0.683:0.683) (0.650:0.650:0.650)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold109) + (DELAY + (ABSOLUTE + (IOPATH A X (0.532:0.541:0.551) (0.541:0.547:0.552)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold110) + (DELAY + (ABSOLUTE + (IOPATH A X (0.664:0.664:0.664) (0.637:0.637:0.637)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold111) + (DELAY + (ABSOLUTE + (IOPATH A X (0.539:0.542:0.546) (0.540:0.544:0.549)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold112) + (DELAY + (ABSOLUTE + (IOPATH A X (0.628:0.628:0.628) (0.617:0.617:0.617)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold113) + (DELAY + (ABSOLUTE + (IOPATH A X (0.556:0.562:0.567) (0.543:0.552:0.560)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold114) + (DELAY + (ABSOLUTE + (IOPATH A X (0.624:0.624:0.624) (0.613:0.613:0.613)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold115) + (DELAY + (ABSOLUTE + (IOPATH A X (0.562:0.562:0.562) (0.556:0.559:0.562)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold116) + (DELAY + (ABSOLUTE + (IOPATH A X (0.540:0.540:0.540) (0.541:0.543:0.545)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold117) + (DELAY + (ABSOLUTE + (IOPATH A X (0.683:0.683:0.683) (0.650:0.650:0.650)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold118) + (DELAY + (ABSOLUTE + (IOPATH A X (0.542:0.545:0.549) (0.540:0.546:0.551)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold119) + (DELAY + (ABSOLUTE + (IOPATH A X (0.587:0.587:0.587) (0.588:0.588:0.588)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold120) + (DELAY + (ABSOLUTE + (IOPATH A X (0.538:0.540:0.542) (0.538:0.541:0.545)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold121) + (DELAY + (ABSOLUTE + (IOPATH A X (0.597:0.597:0.597) (0.594:0.594:0.594)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold122) + (DELAY + (ABSOLUTE + (IOPATH A X (0.581:0.582:0.583) (0.573:0.574:0.576)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold123) + (DELAY + (ABSOLUTE + (IOPATH A X (0.535:0.535:0.536) (0.534:0.536:0.537)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold124) + (DELAY + (ABSOLUTE + (IOPATH A X (0.647:0.647:0.647) (0.629:0.629:0.629)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold125) + (DELAY + (ABSOLUTE + (IOPATH A X (0.537:0.541:0.544) (0.537:0.541:0.545)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold126) + (DELAY + (ABSOLUTE + (IOPATH A X (0.622:0.622:0.622) (0.612:0.612:0.612)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold127) + (DELAY + (ABSOLUTE + (IOPATH A X (0.601:0.601:0.601) (0.596:0.596:0.596)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold128) + (DELAY + (ABSOLUTE + (IOPATH A X (0.561:0.562:0.564) (0.558:0.562:0.566)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold129) + (DELAY + (ABSOLUTE + (IOPATH A X (0.609:0.609:0.609) (0.603:0.603:0.603)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold130) + (DELAY + (ABSOLUTE + (IOPATH A X (0.539:0.540:0.542) (0.537:0.538:0.538)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold131) + (DELAY + (ABSOLUTE + (IOPATH A X (0.686:0.686:0.686) (0.652:0.652:0.652)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold132) + (DELAY + (ABSOLUTE + (IOPATH A X (0.537:0.541:0.544) (0.539:0.544:0.549)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold133) + (DELAY + (ABSOLUTE + (IOPATH A X (0.646:0.646:0.646) (0.628:0.628:0.628)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold134) + (DELAY + (ABSOLUTE + (IOPATH A X (0.539:0.542:0.545) (0.540:0.544:0.547)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold135) + (DELAY + (ABSOLUTE + (IOPATH A X (0.609:0.609:0.609) (0.603:0.603:0.603)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold136) + (DELAY + (ABSOLUTE + (IOPATH A X (0.538:0.540:0.541) (0.539:0.540:0.541)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold137) + (DELAY + (ABSOLUTE + (IOPATH A X (0.595:0.595:0.595) (0.593:0.593:0.593)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold138) + (DELAY + (ABSOLUTE + (IOPATH A X (0.538:0.538:0.538) (0.537:0.539:0.540)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold139) + (DELAY + (ABSOLUTE + (IOPATH A X (0.600:0.600:0.600) (0.597:0.597:0.597)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold140) + (DELAY + (ABSOLUTE + (IOPATH A X (0.528:0.529:0.529) (0.542:0.542:0.543)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold141) + (DELAY + (ABSOLUTE + (IOPATH A X (0.647:0.647:0.647) (0.628:0.628:0.628)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold142) + (DELAY + (ABSOLUTE + (IOPATH A X (0.626:0.626:0.626) (0.615:0.615:0.615)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold143) + (DELAY + (ABSOLUTE + (IOPATH A X (0.545:0.548:0.551) (0.543:0.547:0.551)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold144) + (DELAY + (ABSOLUTE + (IOPATH A X (0.662:0.662:0.662) (0.638:0.638:0.638)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold145) + (DELAY + (ABSOLUTE + (IOPATH A X (0.536:0.539:0.542) (0.537:0.542:0.547)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold146) + (DELAY + (ABSOLUTE + (IOPATH A X (0.602:0.602:0.602) (0.598:0.598:0.598)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold147) + (DELAY + (ABSOLUTE + (IOPATH A X (0.562:0.564:0.565) (0.561:0.564:0.568)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold148) + (DELAY + (ABSOLUTE + (IOPATH A X (0.582:0.582:0.582) (0.584:0.584:0.584)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold149) + (DELAY + (ABSOLUTE + (IOPATH A X (0.551:0.554:0.558) (0.539:0.541:0.544)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold150) + (DELAY + (ABSOLUTE + (IOPATH A X (0.628:0.628:0.628) (0.626:0.626:0.626)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold151) + (DELAY + (ABSOLUTE + (IOPATH A X (0.531:0.531:0.532) (0.548:0.549:0.549)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold152) + (DELAY + (ABSOLUTE + (IOPATH A X (0.584:0.584:0.584) (0.586:0.586:0.586)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold153) + (DELAY + (ABSOLUTE + (IOPATH A X (0.528:0.528:0.528) (0.536:0.538:0.540)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold154) + (DELAY + (ABSOLUTE + (IOPATH A X (0.581:0.581:0.581) (0.584:0.584:0.584)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold155) + (DELAY + (ABSOLUTE + (IOPATH A X (0.547:0.549:0.551) (0.544:0.545:0.547)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold156) + (DELAY + (ABSOLUTE + (IOPATH A X (0.604:0.604:0.604) (0.602:0.602:0.602)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold157) + (DELAY + (ABSOLUTE + (IOPATH A X (0.527:0.527:0.527) (0.536:0.538:0.540)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold158) + (DELAY + (ABSOLUTE + (IOPATH A X (0.615:0.615:0.615) (0.607:0.607:0.607)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold159) + (DELAY + (ABSOLUTE + (IOPATH A X (0.547:0.557:0.567) (0.554:0.557:0.559)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold160) + (DELAY + (ABSOLUTE + (IOPATH A X (0.541:0.541:0.541) (0.541:0.541:0.542)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold161) + (DELAY + (ABSOLUTE + (IOPATH A X (0.609:0.609:0.609) (0.604:0.604:0.604)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold162) + (DELAY + (ABSOLUTE + (IOPATH A X (0.530:0.530:0.530) (0.537:0.540:0.543)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold163) + (DELAY + (ABSOLUTE + (IOPATH A X (0.566:0.566:0.566) (0.570:0.570:0.570)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold164) + (DELAY + (ABSOLUTE + (IOPATH A X (0.527:0.527:0.527) (0.539:0.539:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold165) + (DELAY + (ABSOLUTE + (IOPATH A X (0.574:0.574:0.574) (0.578:0.578:0.578)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold166) + (DELAY + (ABSOLUTE + (IOPATH A X (0.574:0.574:0.574) (0.577:0.577:0.577)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold167) + (DELAY + (ABSOLUTE + (IOPATH A X (0.524:0.525:0.526) (0.536:0.537:0.537)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold168) + (DELAY + (ABSOLUTE + (IOPATH A X (0.527:0.527:0.527) (0.539:0.539:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold169) + (DELAY + (ABSOLUTE + (IOPATH A X (0.604:0.604:0.604) (0.599:0.599:0.599)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold170) + (DELAY + (ABSOLUTE + (IOPATH A X (0.568:0.568:0.568) (0.573:0.573:0.573)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold171) + (DELAY + (ABSOLUTE + (IOPATH A X (0.532:0.533:0.534) (0.544:0.544:0.545)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold172) + (DELAY + (ABSOLUTE + (IOPATH A X (0.585:0.585:0.585) (0.588:0.588:0.588)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold173) + (DELAY + (ABSOLUTE + (IOPATH A X (0.526:0.526:0.526) (0.538:0.539:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold174) + (DELAY + (ABSOLUTE + (IOPATH A X (0.644:0.644:0.644) (0.626:0.626:0.626)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold175) + (DELAY + (ABSOLUTE + (IOPATH A X (0.530:0.540:0.549) (0.542:0.544:0.546)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold176) + (DELAY + (ABSOLUTE + (IOPATH A X (0.619:0.619:0.619) (0.609:0.609:0.609)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold177) + (DELAY + (ABSOLUTE + (IOPATH A X (0.616:0.616:0.616) (0.607:0.607:0.607)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold178) + (DELAY + (ABSOLUTE + (IOPATH A X (0.526:0.526:0.527) (0.537:0.538:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold179) + (DELAY + (ABSOLUTE + (IOPATH A X (0.531:0.531:0.531) (0.541:0.541:0.542)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold180) + (DELAY + (ABSOLUTE + (IOPATH A X (0.595:0.595:0.595) (0.594:0.594:0.594)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold181) + (DELAY + (ABSOLUTE + (IOPATH A X (0.611:0.611:0.611) (0.606:0.606:0.606)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold182) + (DELAY + (ABSOLUTE + (IOPATH A X (0.536:0.537:0.537) (0.545:0.548:0.551)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold183) + (DELAY + (ABSOLUTE + (IOPATH A X (0.535:0.535:0.535) (0.544:0.545:0.545)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold184) + (DELAY + (ABSOLUTE + (IOPATH A X (0.628:0.628:0.628) (0.615:0.615:0.615)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold185) + (DELAY + (ABSOLUTE + (IOPATH A X (0.541:0.541:0.541) (0.540:0.543:0.545)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold186) + (DELAY + (ABSOLUTE + (IOPATH A X (0.597:0.597:0.597) (0.595:0.595:0.595)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold187) + (DELAY + (ABSOLUTE + (IOPATH A X (0.524:0.524:0.524) (0.546:0.546:0.546)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold188) + (DELAY + (ABSOLUTE + (IOPATH A X (0.538:0.538:0.538) (0.547:0.547:0.548)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold189) + (DELAY + (ABSOLUTE + (IOPATH A X (0.604:0.604:0.604) (0.600:0.600:0.600)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold190) + (DELAY + (ABSOLUTE + (IOPATH A X (0.598:0.598:0.598) (0.597:0.597:0.597)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold191) + (DELAY + (ABSOLUTE + (IOPATH A X (0.532:0.532:0.532) (0.542:0.542:0.543)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold192) + (DELAY + (ABSOLUTE + (IOPATH A X (0.607:0.607:0.607) (0.601:0.601:0.601)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold193) + (DELAY + (ABSOLUTE + (IOPATH A X (0.612:0.612:0.612) (0.608:0.608:0.608)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold194) + (DELAY + (ABSOLUTE + (IOPATH A X (0.526:0.526:0.526) (0.538:0.538:0.538)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold195) + (DELAY + (ABSOLUTE + (IOPATH A X (0.530:0.530:0.530) (0.536:0.537:0.538)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold196) + (DELAY + (ABSOLUTE + (IOPATH A X (0.564:0.564:0.564) (0.570:0.570:0.570)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold27) + (DELAY + (ABSOLUTE + (IOPATH A X (0.652:0.652:0.652) (0.630:0.630:0.630)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold28) + (DELAY + (ABSOLUTE + (IOPATH A X (0.535:0.535:0.536) (0.536:0.540:0.544)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold29) + (DELAY + (ABSOLUTE + (IOPATH A X (0.603:0.603:0.603) (0.597:0.597:0.597)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold30) + (DELAY + (ABSOLUTE + (IOPATH A X (0.535:0.538:0.541) (0.536:0.539:0.542)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold31) + (DELAY + (ABSOLUTE + (IOPATH A X (0.601:0.601:0.601) (0.596:0.596:0.596)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold32) + (DELAY + (ABSOLUTE + (IOPATH A X (0.536:0.540:0.543) (0.537:0.539:0.542)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold33) + (DELAY + (ABSOLUTE + (IOPATH A X (0.634:0.634:0.634) (0.618:0.618:0.618)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold34) + (DELAY + (ABSOLUTE + (IOPATH A X (0.542:0.543:0.545) (0.542:0.546:0.550)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold35) + (DELAY + (ABSOLUTE + (IOPATH A X (0.610:0.610:0.610) (0.603:0.603:0.603)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold36) + (DELAY + (ABSOLUTE + (IOPATH A X (0.528:0.538:0.548) (0.538:0.541:0.544)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold37) + (DELAY + (ABSOLUTE + (IOPATH A X (0.622:0.622:0.622) (0.610:0.610:0.610)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold38) + (DELAY + (ABSOLUTE + (IOPATH A X (0.532:0.541:0.550) (0.541:0.545:0.549)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold39) + (DELAY + (ABSOLUTE + (IOPATH A X (0.626:0.626:0.626) (0.612:0.612:0.612)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold40) + (DELAY + (ABSOLUTE + (IOPATH A X (0.536:0.539:0.543) (0.537:0.541:0.544)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold41) + (DELAY + (ABSOLUTE + (IOPATH A X (0.620:0.620:0.620) (0.609:0.609:0.609)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold42) + (DELAY + (ABSOLUTE + (IOPATH A X (0.537:0.540:0.544) (0.538:0.541:0.544)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold43) + (DELAY + (ABSOLUTE + (IOPATH A X (0.621:0.621:0.621) (0.609:0.609:0.609)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold44) + (DELAY + (ABSOLUTE + (IOPATH A X (0.539:0.542:0.545) (0.539:0.546:0.552)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold45) + (DELAY + (ABSOLUTE + (IOPATH A X (0.607:0.607:0.607) (0.601:0.601:0.601)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold46) + (DELAY + (ABSOLUTE + (IOPATH A X (0.536:0.540:0.543) (0.538:0.540:0.543)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold47) + (DELAY + (ABSOLUTE + (IOPATH A X (0.635:0.635:0.635) (0.619:0.619:0.619)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold48) + (DELAY + (ABSOLUTE + (IOPATH A X (0.531:0.541:0.550) (0.541:0.545:0.549)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold49) + (DELAY + (ABSOLUTE + (IOPATH A X (0.637:0.637:0.637) (0.620:0.620:0.620)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold50) + (DELAY + (ABSOLUTE + (IOPATH A X (0.528:0.538:0.547) (0.539:0.542:0.546)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold51) + (DELAY + (ABSOLUTE + (IOPATH A X (0.642:0.642:0.642) (0.623:0.623:0.623)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold52) + (DELAY + (ABSOLUTE + (IOPATH A X (0.535:0.539:0.542) (0.537:0.541:0.545)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold53) + (DELAY + (ABSOLUTE + (IOPATH A X (0.649:0.649:0.649) (0.628:0.628:0.628)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold54) + (DELAY + (ABSOLUTE + (IOPATH A X (0.538:0.542:0.545) (0.538:0.542:0.547)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold55) + (DELAY + (ABSOLUTE + (IOPATH A X (0.643:0.643:0.643) (0.623:0.623:0.623)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold56) + (DELAY + (ABSOLUTE + (IOPATH A X (0.540:0.544:0.547) (0.540:0.544:0.548)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold57) + (DELAY + (ABSOLUTE + (IOPATH A X (0.649:0.649:0.649) (0.628:0.628:0.628)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold58) + (DELAY + (ABSOLUTE + (IOPATH A X (0.544:0.548:0.551) (0.544:0.549:0.553)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold59) + (DELAY + (ABSOLUTE + (IOPATH A X (0.646:0.646:0.646) (0.625:0.625:0.625)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold60) + (DELAY + (ABSOLUTE + (IOPATH A X (0.537:0.547:0.557) (0.547:0.552:0.556)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold61) + (DELAY + (ABSOLUTE + (IOPATH A X (0.579:0.579:0.579) (0.582:0.582:0.582)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold62) + (DELAY + (ABSOLUTE + (IOPATH A X (0.528:0.529:0.529) (0.538:0.540:0.542)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold63) + (DELAY + (ABSOLUTE + (IOPATH A X (0.631:0.631:0.631) (0.617:0.617:0.617)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold64) + (DELAY + (ABSOLUTE + (IOPATH A X (0.537:0.540:0.544) (0.538:0.542:0.545)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold65) + (DELAY + (ABSOLUTE + (IOPATH A X (0.644:0.644:0.644) (0.626:0.626:0.626)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold66) + (DELAY + (ABSOLUTE + (IOPATH A X (0.533:0.543:0.552) (0.543:0.547:0.551)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold67) + (DELAY + (ABSOLUTE + (IOPATH A X (0.570:0.570:0.570) (0.574:0.574:0.574)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold68) + (DELAY + (ABSOLUTE + (IOPATH A X (0.558:0.558:0.559) (0.552:0.553:0.554)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold69) + (DELAY + (ABSOLUTE + (IOPATH A X (0.541:0.541:0.542) (0.538:0.541:0.544)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold70) + (DELAY + (ABSOLUTE + (IOPATH A X (0.658:0.658:0.658) (0.633:0.633:0.633)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold71) + (DELAY + (ABSOLUTE + (IOPATH A X (0.535:0.538:0.542) (0.536:0.541:0.545)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold72) + (DELAY + (ABSOLUTE + (IOPATH A X (0.596:0.596:0.596) (0.594:0.594:0.594)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold73) + (DELAY + (ABSOLUTE + (IOPATH A X (0.566:0.568:0.569) (0.561:0.562:0.564)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold74) + (DELAY + (ABSOLUTE + (IOPATH A X (0.538:0.538:0.538) (0.537:0.539:0.540)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold75) + (DELAY + (ABSOLUTE + (IOPATH A X (0.669:0.669:0.669) (0.642:0.642:0.642)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold76) + (DELAY + (ABSOLUTE + (IOPATH A X (0.528:0.537:0.546) (0.538:0.543:0.548)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold77) + (DELAY + (ABSOLUTE + (IOPATH A X (0.653:0.653:0.653) (0.630:0.630:0.630)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold78) + (DELAY + (ABSOLUTE + (IOPATH A X (0.529:0.538:0.547) (0.539:0.543:0.547)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold79) + (DELAY + (ABSOLUTE + (IOPATH A X (0.656:0.656:0.656) (0.633:0.633:0.633)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold80) + (DELAY + (ABSOLUTE + (IOPATH A X (0.529:0.539:0.548) (0.538:0.543:0.548)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold81) + (DELAY + (ABSOLUTE + (IOPATH A X (0.575:0.575:0.575) (0.579:0.579:0.579)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold82) + (DELAY + (ABSOLUTE + (IOPATH A X (0.527:0.527:0.527) (0.535:0.537:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold83) + (DELAY + (ABSOLUTE + (IOPATH A X (0.575:0.575:0.575) (0.579:0.579:0.579)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold84) + (DELAY + (ABSOLUTE + (IOPATH A X (0.527:0.528:0.528) (0.536:0.538:0.540)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold85) + (DELAY + (ABSOLUTE + (IOPATH A X (0.577:0.577:0.577) (0.581:0.581:0.581)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold86) + (DELAY + (ABSOLUTE + (IOPATH A X (0.526:0.526:0.526) (0.535:0.536:0.538)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold87) + (DELAY + (ABSOLUTE + (IOPATH A X (0.660:0.660:0.660) (0.634:0.634:0.634)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold88) + (DELAY + (ABSOLUTE + (IOPATH A X (0.537:0.541:0.544) (0.539:0.544:0.550)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold89) + (DELAY + (ABSOLUTE + (IOPATH A X (0.614:0.614:0.614) (0.606:0.606:0.606)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold90) + (DELAY + (ABSOLUTE + (IOPATH A X (0.558:0.559:0.559) (0.551:0.555:0.558)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold91) + (DELAY + (ABSOLUTE + (IOPATH A X (0.537:0.537:0.537) (0.535:0.536:0.537)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold92) + (DELAY + (ABSOLUTE + (IOPATH A X (0.573:0.573:0.573) (0.577:0.577:0.577)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold93) + (DELAY + (ABSOLUTE + (IOPATH A X (0.527:0.528:0.528) (0.536:0.538:0.540)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold94) + (DELAY + (ABSOLUTE + (IOPATH A X (0.577:0.577:0.577) (0.581:0.581:0.581)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold95) + (DELAY + (ABSOLUTE + (IOPATH A X (0.526:0.527:0.527) (0.535:0.537:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold96) + (DELAY + (ABSOLUTE + (IOPATH A X (0.604:0.604:0.604) (0.599:0.599:0.599)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold97) + (DELAY + (ABSOLUTE + (IOPATH A X (0.558:0.558:0.559) (0.554:0.556:0.558)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold98) + (DELAY + (ABSOLUTE + (IOPATH A X (0.541:0.541:0.541) (0.541:0.542:0.542)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold99) + (DELAY + (ABSOLUTE + (IOPATH A X (0.677:0.677:0.677) (0.645:0.645:0.645)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_2") + (INSTANCE mprj2.input1) + (DELAY + (ABSOLUTE + (IOPATH A X (0.718:0.718:0.718) (0.578:0.578:0.578)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew16) + (DELAY + (ABSOLUTE + (IOPATH A X (0.307:0.307:0.307) (0.319:0.319:0.319)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew22) + (DELAY + (ABSOLUTE + (IOPATH A X (0.307:0.307:0.307) (0.340:0.340:0.340)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew26) + (DELAY + (ABSOLUTE + (IOPATH A X (0.305:0.305:0.305) (0.309:0.309:0.309)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_6") + (INSTANCE mprj2.max_cap18) + (DELAY + (ABSOLUTE + (IOPATH A X (0.238:0.238:0.238) (0.285:0.285:0.285)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output10) + (DELAY + (ABSOLUTE + (IOPATH A X (1.009:1.009:1.009) (0.849:0.849:0.850)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output11) + (DELAY + (ABSOLUTE + (IOPATH A X (1.512:1.512:1.512) (1.233:1.233:1.233)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output12) + (DELAY + (ABSOLUTE + (IOPATH A X (1.866:1.866:1.866) (1.504:1.504:1.504)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output2) + (DELAY + (ABSOLUTE + (IOPATH A X (3.151:3.151:3.151) (2.241:2.241:2.241)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output3) + (DELAY + (ABSOLUTE + (IOPATH A X (2.070:2.070:2.070) (1.677:1.677:1.677)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output4) + (DELAY + (ABSOLUTE + (IOPATH A X (2.939:2.940:2.941) (2.096:2.096:2.096)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output5) + (DELAY + (ABSOLUTE + (IOPATH A X (2.631:2.632:2.633) (1.946:1.947:1.947)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output6) + (DELAY + (ABSOLUTE + (IOPATH A X (2.165:2.165:2.166) (1.651:1.651:1.651)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output7) + (DELAY + (ABSOLUTE + (IOPATH A X (1.642:1.643:1.643) (1.298:1.298:1.299)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output8) + (DELAY + (ABSOLUTE + (IOPATH A X (1.332:1.332:1.332) (1.091:1.091:1.091)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output9) + (DELAY + (ABSOLUTE + (IOPATH A X (0.752:0.753:0.753) (0.638:0.638:0.639)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_8") + (INSTANCE mprj2.wire13) + (DELAY + (ABSOLUTE + (IOPATH A X (0.236:0.238:0.240) (0.271:0.271:0.271)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_12") + (INSTANCE mprj2.wire14) + (DELAY + (ABSOLUTE + (IOPATH A X (0.204:0.204:0.204) (0.209:0.210:0.210)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.wire20) + (DELAY + (ABSOLUTE + (IOPATH A X (0.254:0.254:0.254) (0.221:0.221:0.221)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.wire24) + (DELAY + (ABSOLUTE + (IOPATH A X (0.303:0.303:0.303) (0.316:0.316:0.316)) + ) + ) + ) ) diff --git a/signoff/openframe_project_wrapper/sdf/min_ff_n40C_1v95/openframe_project_wrapper.sdf b/signoff/openframe_project_wrapper/sdf/min_ff_n40C_1v95/openframe_project_wrapper.sdf index 2ecb385..6909c02 100644 --- a/signoff/openframe_project_wrapper/sdf/min_ff_n40C_1v95/openframe_project_wrapper.sdf +++ b/signoff/openframe_project_wrapper/sdf/min_ff_n40C_1v95/openframe_project_wrapper.sdf @@ -1,7 +1,7 @@ (DELAYFILE (SDFVERSION "3.0") (DESIGN "openframe_project_wrapper") - (DATE "Thu Sep 24 11:25:20 2026") + (DATE "Thu Sep 24 10:41:30 2026") (VENDOR "Parallax") (PROGRAM "STA") (VERSION "2.7.0") @@ -15,10 +15,14 @@ (INSTANCE) (DELAY (ABSOLUTE - (INTERCONNECT gpio_in[1] mprj.ANTENNA_input1_A.DIODE (0.064:0.064:0.064) (0.028:0.028:0.028)) - (INTERCONNECT gpio_in[1] mprj.input1.A (0.064:0.064:0.064) (0.028:0.028:0.028)) - (INTERCONNECT gpio_in[0] mprj.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (0.433:0.433:0.433) (0.226:0.226:0.226)) - (INTERCONNECT gpio_in[0] mprj.clkbuf_0_wb_clk_i.A (0.433:0.433:0.433) (0.226:0.226:0.226)) + (INTERCONNECT gpio_in[1] mprj.ANTENNA_input1_A.DIODE (0.759:0.759:0.759) (0.359:0.359:0.359)) + (INTERCONNECT gpio_in[1] mprj.input1.A (0.759:0.759:0.759) (0.359:0.359:0.359)) + (INTERCONNECT gpio_in[1] mprj2.ANTENNA_input1_A.DIODE (0.764:0.764:0.764) (0.365:0.365:0.365)) + (INTERCONNECT gpio_in[1] mprj2.input1.A (0.764:0.764:0.764) (0.365:0.365:0.365)) + (INTERCONNECT gpio_in[0] mprj.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (1.463:1.463:1.463) (0.718:0.718:0.718)) + (INTERCONNECT gpio_in[0] mprj.clkbuf_0_wb_clk_i.A (1.464:1.464:1.464) (0.718:0.718:0.718)) + (INTERCONNECT gpio_in[0] mprj2.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (1.475:1.475:1.475) (0.729:0.729:0.729)) + (INTERCONNECT gpio_in[0] mprj2.clkbuf_0_wb_clk_i.A (1.475:1.475:1.475) (0.729:0.729:0.729)) (INTERCONNECT gpio_loopback_one[43] gpio_inp_dis[43] (0.170:0.170:0.170) (0.080:0.080:0.080)) (INTERCONNECT gpio_loopback_one[43] gpio_oeb[43] (0.170:0.170:0.170) (0.080:0.080:0.080)) (INTERCONNECT gpio_loopback_one[42] gpio_inp_dis[42] (0.172:0.172:0.172) (0.081:0.081:0.081)) @@ -35,30 +39,41 @@ (INTERCONNECT gpio_loopback_one[37] gpio_oeb[37] (0.178:0.178:0.178) (0.084:0.084:0.084)) (INTERCONNECT gpio_loopback_one[36] gpio_inp_dis[36] (0.178:0.178:0.178) (0.084:0.084:0.084)) (INTERCONNECT gpio_loopback_one[36] gpio_oeb[36] (0.178:0.178:0.178) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[35] gpio_inp_dis[35] (0.177:0.177:0.177) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[35] gpio_oeb[35] (0.176:0.176:0.176) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[34] gpio_inp_dis[34] (0.176:0.176:0.176) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[34] gpio_oeb[34] (0.176:0.176:0.176) (0.082:0.082:0.082)) - (INTERCONNECT gpio_loopback_one[33] gpio_inp_dis[33] (0.176:0.176:0.176) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[33] gpio_oeb[33] (0.176:0.176:0.176) (0.082:0.082:0.082)) - (INTERCONNECT gpio_loopback_one[32] gpio_inp_dis[32] (0.177:0.177:0.177) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[32] gpio_oeb[32] (0.177:0.177:0.177) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[31] gpio_inp_dis[31] (0.176:0.176:0.176) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[31] gpio_oeb[31] (0.176:0.176:0.176) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[30] gpio_inp_dis[30] (0.177:0.177:0.177) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[30] gpio_oeb[30] (0.177:0.177:0.177) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[29] gpio_inp_dis[29] (0.176:0.176:0.176) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[29] gpio_oeb[29] (0.175:0.175:0.175) (0.082:0.082:0.082)) - (INTERCONNECT gpio_loopback_one[28] gpio_inp_dis[28] (0.175:0.175:0.175) (0.082:0.082:0.082)) - (INTERCONNECT gpio_loopback_one[28] gpio_oeb[28] (0.175:0.175:0.175) (0.082:0.082:0.082)) - (INTERCONNECT gpio_loopback_one[27] gpio_inp_dis[27] (0.178:0.178:0.178) (0.084:0.084:0.084)) - (INTERCONNECT gpio_loopback_one[27] gpio_oeb[27] (0.178:0.178:0.178) (0.084:0.084:0.084)) - (INTERCONNECT gpio_loopback_one[26] gpio_inp_dis[26] (0.176:0.176:0.176) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[26] gpio_oeb[26] (0.175:0.175:0.175) (0.082:0.082:0.082)) - (INTERCONNECT gpio_loopback_one[25] gpio_inp_dis[25] (0.178:0.178:0.178) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[25] gpio_oeb[25] (0.177:0.177:0.177) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[24] gpio_inp_dis[24] (0.174:0.174:0.174) (0.082:0.082:0.082)) - (INTERCONNECT gpio_loopback_one[24] gpio_oeb[24] (0.174:0.174:0.174) (0.082:0.082:0.082)) + (INTERCONNECT gpio_loopback_one[35] gpio_inp_dis[35] (0.178:0.178:0.178) (0.084:0.084:0.084)) + (INTERCONNECT gpio_loopback_one[35] gpio_oeb[35] (0.177:0.177:0.177) (0.083:0.083:0.083)) + (INTERCONNECT gpio_loopback_one[34] gpio_dm1[34] (0.262:0.262:0.262) (0.125:0.125:0.125)) + (INTERCONNECT gpio_loopback_one[34] gpio_dm2[34] (0.261:0.261:0.261) (0.124:0.124:0.124)) + (INTERCONNECT gpio_loopback_one[34] gpio_inp_dis[34] (0.262:0.262:0.262) (0.125:0.125:0.125)) + (INTERCONNECT gpio_loopback_one[33] gpio_dm1[33] (0.263:0.263:0.263) (0.125:0.125:0.125)) + (INTERCONNECT gpio_loopback_one[33] gpio_dm2[33] (0.262:0.262:0.262) (0.125:0.125:0.125)) + (INTERCONNECT gpio_loopback_one[33] gpio_inp_dis[33] (0.262:0.262:0.262) (0.125:0.125:0.125)) + (INTERCONNECT gpio_loopback_one[32] gpio_dm1[32] (0.260:0.260:0.260) (0.124:0.124:0.124)) + (INTERCONNECT gpio_loopback_one[32] gpio_dm2[32] (0.259:0.259:0.259) (0.123:0.123:0.123)) + (INTERCONNECT gpio_loopback_one[32] gpio_inp_dis[32] (0.259:0.259:0.259) (0.124:0.124:0.124)) + (INTERCONNECT gpio_loopback_one[31] gpio_dm1[31] (0.258:0.258:0.258) (0.123:0.123:0.123)) + (INTERCONNECT gpio_loopback_one[31] gpio_dm2[31] (0.258:0.258:0.258) (0.123:0.123:0.123)) + (INTERCONNECT gpio_loopback_one[31] gpio_inp_dis[31] (0.258:0.258:0.258) (0.123:0.123:0.123)) + (INTERCONNECT gpio_loopback_one[30] gpio_dm1[30] (0.259:0.259:0.259) (0.124:0.124:0.124)) + (INTERCONNECT gpio_loopback_one[30] gpio_dm2[30] (0.259:0.259:0.259) (0.123:0.123:0.123)) + (INTERCONNECT gpio_loopback_one[30] gpio_inp_dis[30] (0.259:0.259:0.259) (0.124:0.124:0.124)) + (INTERCONNECT gpio_loopback_one[29] gpio_dm1[29] (0.273:0.273:0.273) (0.131:0.131:0.131)) + (INTERCONNECT gpio_loopback_one[29] gpio_dm2[29] (0.273:0.273:0.273) (0.130:0.130:0.130)) + (INTERCONNECT gpio_loopback_one[29] gpio_inp_dis[29] (0.273:0.273:0.273) (0.130:0.130:0.130)) + (INTERCONNECT gpio_loopback_one[28] gpio_dm1[28] (0.267:0.267:0.267) (0.128:0.128:0.128)) + (INTERCONNECT gpio_loopback_one[28] gpio_dm2[28] (0.266:0.266:0.266) (0.127:0.127:0.127)) + (INTERCONNECT gpio_loopback_one[28] gpio_inp_dis[28] (0.267:0.267:0.267) (0.127:0.127:0.127)) + (INTERCONNECT gpio_loopback_one[27] gpio_dm1[27] (0.267:0.267:0.267) (0.127:0.127:0.127)) + (INTERCONNECT gpio_loopback_one[27] gpio_dm2[27] (0.266:0.266:0.266) (0.127:0.127:0.127)) + (INTERCONNECT gpio_loopback_one[27] gpio_inp_dis[27] (0.266:0.266:0.266) (0.127:0.127:0.127)) + (INTERCONNECT gpio_loopback_one[26] gpio_dm1[26] (0.263:0.263:0.263) (0.125:0.125:0.125)) + (INTERCONNECT gpio_loopback_one[26] gpio_dm2[26] (0.263:0.263:0.263) (0.125:0.125:0.125)) + (INTERCONNECT gpio_loopback_one[26] gpio_inp_dis[26] (0.263:0.263:0.263) (0.125:0.125:0.125)) + (INTERCONNECT gpio_loopback_one[25] gpio_dm1[25] (0.262:0.262:0.262) (0.125:0.125:0.125)) + (INTERCONNECT gpio_loopback_one[25] gpio_dm2[25] (0.261:0.261:0.261) (0.124:0.124:0.124)) + (INTERCONNECT gpio_loopback_one[25] gpio_inp_dis[25] (0.262:0.262:0.262) (0.125:0.125:0.125)) + (INTERCONNECT gpio_loopback_one[24] gpio_dm1[24] (0.264:0.264:0.264) (0.126:0.126:0.126)) + (INTERCONNECT gpio_loopback_one[24] gpio_dm2[24] (0.263:0.263:0.263) (0.125:0.125:0.125)) + (INTERCONNECT gpio_loopback_one[24] gpio_inp_dis[24] (0.263:0.263:0.263) (0.125:0.125:0.125)) (INTERCONNECT gpio_loopback_one[23] gpio_inp_dis[23] (0.177:0.177:0.177) (0.083:0.083:0.083)) (INTERCONNECT gpio_loopback_one[23] gpio_oeb[23] (0.177:0.177:0.177) (0.083:0.083:0.083)) (INTERCONNECT gpio_loopback_one[22] gpio_inp_dis[22] (0.179:0.179:0.179) (0.084:0.084:0.084)) @@ -81,15 +96,15 @@ (INTERCONNECT gpio_loopback_one[14] gpio_oeb[14] (0.173:0.173:0.173) (0.081:0.081:0.081)) (INTERCONNECT gpio_loopback_one[13] gpio_inp_dis[13] (0.171:0.171:0.171) (0.080:0.080:0.080)) (INTERCONNECT gpio_loopback_one[13] gpio_oeb[13] (0.171:0.171:0.171) (0.080:0.080:0.080)) - (INTERCONNECT gpio_loopback_one[12] gpio_dm1[12] (0.254:0.254:0.254) (0.121:0.121:0.121)) + (INTERCONNECT gpio_loopback_one[12] gpio_dm1[12] (0.255:0.255:0.255) (0.121:0.121:0.121)) (INTERCONNECT gpio_loopback_one[12] gpio_dm2[12] (0.254:0.254:0.254) (0.121:0.121:0.121)) (INTERCONNECT gpio_loopback_one[12] gpio_inp_dis[12] (0.254:0.254:0.254) (0.121:0.121:0.121)) - (INTERCONNECT gpio_loopback_one[11] gpio_dm1[11] (0.256:0.256:0.256) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[11] gpio_dm2[11] (0.256:0.256:0.256) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[11] gpio_inp_dis[11] (0.256:0.256:0.256) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[10] gpio_dm1[10] (0.255:0.255:0.255) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[10] gpio_dm2[10] (0.254:0.254:0.254) (0.121:0.121:0.121)) - (INTERCONNECT gpio_loopback_one[10] gpio_inp_dis[10] (0.255:0.255:0.255) (0.121:0.121:0.121)) + (INTERCONNECT gpio_loopback_one[11] gpio_dm1[11] (0.253:0.253:0.253) (0.121:0.121:0.121)) + (INTERCONNECT gpio_loopback_one[11] gpio_dm2[11] (0.253:0.253:0.253) (0.120:0.120:0.120)) + (INTERCONNECT gpio_loopback_one[11] gpio_inp_dis[11] (0.253:0.253:0.253) (0.121:0.121:0.121)) + (INTERCONNECT gpio_loopback_one[10] gpio_dm1[10] (0.254:0.254:0.254) (0.121:0.121:0.121)) + (INTERCONNECT gpio_loopback_one[10] gpio_dm2[10] (0.253:0.253:0.253) (0.120:0.120:0.120)) + (INTERCONNECT gpio_loopback_one[10] gpio_inp_dis[10] (0.254:0.254:0.254) (0.121:0.121:0.121)) (INTERCONNECT gpio_loopback_one[9] gpio_dm1[9] (0.253:0.253:0.253) (0.121:0.121:0.121)) (INTERCONNECT gpio_loopback_one[9] gpio_dm2[9] (0.252:0.252:0.252) (0.120:0.120:0.120)) (INTERCONNECT gpio_loopback_one[9] gpio_inp_dis[9] (0.253:0.253:0.253) (0.121:0.121:0.121)) @@ -111,9 +126,9 @@ (INTERCONNECT gpio_loopback_one[3] gpio_dm1[3] (0.256:0.256:0.256) (0.122:0.122:0.122)) (INTERCONNECT gpio_loopback_one[3] gpio_dm2[3] (0.256:0.256:0.256) (0.122:0.122:0.122)) (INTERCONNECT gpio_loopback_one[3] gpio_inp_dis[3] (0.256:0.256:0.256) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[2] gpio_dm1[2] (0.256:0.256:0.256) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[2] gpio_dm2[2] (0.255:0.255:0.255) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[2] gpio_inp_dis[2] (0.256:0.256:0.256) (0.122:0.122:0.122)) + (INTERCONNECT gpio_loopback_one[2] gpio_dm1[2] (0.258:0.258:0.258) (0.123:0.123:0.123)) + (INTERCONNECT gpio_loopback_one[2] gpio_dm2[2] (0.258:0.258:0.258) (0.123:0.123:0.123)) + (INTERCONNECT gpio_loopback_one[2] gpio_inp_dis[2] (0.258:0.258:0.258) (0.123:0.123:0.123)) (INTERCONNECT gpio_loopback_one[1] gpio_dm0[1] (0.332:0.332:0.332) (0.159:0.159:0.159)) (INTERCONNECT gpio_loopback_one[1] gpio_dm1[1] (0.332:0.332:0.332) (0.160:0.160:0.160)) (INTERCONNECT gpio_loopback_one[1] gpio_dm2[1] (0.332:0.332:0.332) (0.159:0.159:0.159)) @@ -197,149 +212,127 @@ (INTERCONNECT gpio_loopback_zero[37] gpio_out[37] (0.890:0.890:0.890) (0.421:0.421:0.421)) (INTERCONNECT gpio_loopback_zero[37] gpio_slow_sel[37] (0.892:0.892:0.892) (0.424:0.424:0.424)) (INTERCONNECT gpio_loopback_zero[37] gpio_vtrip_sel[37] (0.888:0.888:0.888) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[36] gpio_analog_en[36] (0.892:0.892:0.892) (0.424:0.424:0.424)) + (INTERCONNECT gpio_loopback_zero[36] gpio_analog_en[36] (0.893:0.893:0.893) (0.425:0.425:0.425)) (INTERCONNECT gpio_loopback_zero[36] gpio_analog_pol[36] (0.892:0.892:0.892) (0.424:0.424:0.424)) (INTERCONNECT gpio_loopback_zero[36] gpio_analog_sel[36] (0.890:0.890:0.890) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[36] gpio_dm0[36] (0.892:0.892:0.892) (0.424:0.424:0.424)) + (INTERCONNECT gpio_loopback_zero[36] gpio_dm0[36] (0.893:0.893:0.893) (0.425:0.425:0.425)) (INTERCONNECT gpio_loopback_zero[36] gpio_dm1[36] (0.893:0.893:0.893) (0.425:0.425:0.425)) (INTERCONNECT gpio_loopback_zero[36] gpio_dm2[36] (0.890:0.890:0.890) (0.422:0.422:0.422)) (INTERCONNECT gpio_loopback_zero[36] gpio_holdover[36] (0.889:0.889:0.889) (0.421:0.421:0.421)) (INTERCONNECT gpio_loopback_zero[36] gpio_ib_mode_sel[36] (0.885:0.885:0.885) (0.417:0.417:0.417)) - (INTERCONNECT gpio_loopback_zero[36] gpio_out[36] (0.888:0.888:0.888) (0.420:0.420:0.420)) + (INTERCONNECT gpio_loopback_zero[36] gpio_out[36] (0.889:0.889:0.889) (0.420:0.420:0.420)) (INTERCONNECT gpio_loopback_zero[36] gpio_slow_sel[36] (0.893:0.893:0.893) (0.425:0.425:0.425)) (INTERCONNECT gpio_loopback_zero[36] gpio_vtrip_sel[36] (0.886:0.886:0.886) (0.418:0.418:0.418)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_en[35] (0.892:0.892:0.892) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_pol[35] (0.892:0.892:0.892) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_sel[35] (0.891:0.891:0.891) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm0[35] (0.892:0.892:0.892) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm1[35] (0.892:0.892:0.892) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm2[35] (0.891:0.891:0.891) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[35] gpio_holdover[35] (0.891:0.891:0.891) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[35] gpio_ib_mode_sel[35] (0.890:0.890:0.890) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[35] gpio_out[35] (0.891:0.891:0.891) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[35] gpio_slow_sel[35] (0.892:0.892:0.892) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[35] gpio_vtrip_sel[35] (0.890:0.890:0.890) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_en[34] (0.892:0.892:0.892) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_pol[34] (0.891:0.891:0.891) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_sel[34] (0.889:0.889:0.889) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm0[34] (0.891:0.891:0.891) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm1[34] (0.892:0.892:0.892) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm2[34] (0.889:0.889:0.889) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[34] gpio_holdover[34] (0.888:0.888:0.888) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[34] gpio_ib_mode_sel[34] (0.884:0.884:0.884) (0.417:0.417:0.417)) - (INTERCONNECT gpio_loopback_zero[34] gpio_out[34] (0.887:0.887:0.887) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[34] gpio_slow_sel[34] (0.892:0.892:0.892) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[34] gpio_vtrip_sel[34] (0.885:0.885:0.885) (0.418:0.418:0.418)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_en[33] (0.889:0.889:0.889) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_pol[33] (0.888:0.888:0.888) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_sel[33] (0.888:0.888:0.888) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm0[33] (0.889:0.889:0.889) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm1[33] (0.889:0.889:0.889) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm2[33] (0.887:0.887:0.887) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[33] gpio_holdover[33] (0.886:0.886:0.886) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[33] gpio_ib_mode_sel[33] (0.883:0.883:0.883) (0.416:0.416:0.416)) - (INTERCONNECT gpio_loopback_zero[33] gpio_out[33] (0.886:0.886:0.886) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[33] gpio_slow_sel[33] (0.890:0.890:0.890) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[33] gpio_vtrip_sel[33] (0.884:0.884:0.884) (0.417:0.417:0.417)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_en[32] (0.893:0.893:0.893) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_pol[32] (0.892:0.892:0.892) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_sel[32] (0.890:0.890:0.890) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm0[32] (0.893:0.893:0.893) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm1[32] (0.893:0.893:0.893) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm2[32] (0.890:0.890:0.890) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[32] gpio_holdover[32] (0.889:0.889:0.889) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[32] gpio_ib_mode_sel[32] (0.887:0.887:0.887) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[32] gpio_out[32] (0.888:0.888:0.888) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[32] gpio_slow_sel[32] (0.893:0.893:0.893) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[32] gpio_vtrip_sel[32] (0.888:0.888:0.888) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_en[31] (0.891:0.891:0.891) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_pol[31] (0.891:0.891:0.891) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_sel[31] (0.889:0.889:0.889) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm0[31] (0.891:0.891:0.891) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm1[31] (0.891:0.891:0.891) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm2[31] (0.888:0.888:0.888) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[31] gpio_holdover[31] (0.888:0.888:0.888) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[31] gpio_ib_mode_sel[31] (0.884:0.884:0.884) (0.417:0.417:0.417)) - (INTERCONNECT gpio_loopback_zero[31] gpio_out[31] (0.887:0.887:0.887) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[31] gpio_slow_sel[31] (0.891:0.891:0.891) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[31] gpio_vtrip_sel[31] (0.885:0.885:0.885) (0.418:0.418:0.418)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_en[30] (0.891:0.891:0.891) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_pol[30] (0.890:0.890:0.890) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_sel[30] (0.888:0.888:0.888) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm0[30] (0.891:0.891:0.891) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm1[30] (0.891:0.891:0.891) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm2[30] (0.888:0.888:0.888) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[30] gpio_holdover[30] (0.887:0.887:0.887) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[30] gpio_ib_mode_sel[30] (0.884:0.884:0.884) (0.417:0.417:0.417)) - (INTERCONNECT gpio_loopback_zero[30] gpio_out[30] (0.886:0.886:0.886) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[30] gpio_slow_sel[30] (0.891:0.891:0.891) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[30] gpio_vtrip_sel[30] (0.884:0.884:0.884) (0.417:0.417:0.417)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_en[29] (0.892:0.892:0.892) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_pol[29] (0.892:0.892:0.892) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_sel[29] (0.890:0.890:0.890) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm0[29] (0.892:0.892:0.892) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm1[29] (0.892:0.892:0.892) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm2[29] (0.889:0.889:0.889) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[29] gpio_holdover[29] (0.889:0.889:0.889) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[29] gpio_ib_mode_sel[29] (0.885:0.885:0.885) (0.417:0.417:0.417)) - (INTERCONNECT gpio_loopback_zero[29] gpio_out[29] (0.888:0.888:0.888) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[29] gpio_slow_sel[29] (0.892:0.892:0.892) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[29] gpio_vtrip_sel[29] (0.886:0.886:0.886) (0.418:0.418:0.418)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_en[28] (0.890:0.890:0.890) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_pol[28] (0.890:0.890:0.890) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_sel[28] (0.888:0.888:0.888) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm0[28] (0.890:0.890:0.890) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm1[28] (0.891:0.891:0.891) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm2[28] (0.887:0.887:0.887) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[28] gpio_holdover[28] (0.887:0.887:0.887) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[28] gpio_ib_mode_sel[28] (0.884:0.884:0.884) (0.417:0.417:0.417)) - (INTERCONNECT gpio_loopback_zero[28] gpio_out[28] (0.886:0.886:0.886) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[28] gpio_slow_sel[28] (0.891:0.891:0.891) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[28] gpio_vtrip_sel[28] (0.884:0.884:0.884) (0.417:0.417:0.417)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_en[27] (0.893:0.893:0.893) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_pol[27] (0.892:0.892:0.892) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_sel[27] (0.890:0.890:0.890) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm0[27] (0.892:0.892:0.892) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm1[27] (0.893:0.893:0.893) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm2[27] (0.890:0.890:0.890) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[27] gpio_holdover[27] (0.889:0.889:0.889) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[27] gpio_ib_mode_sel[27] (0.885:0.885:0.885) (0.417:0.417:0.417)) - (INTERCONNECT gpio_loopback_zero[27] gpio_out[27] (0.888:0.888:0.888) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[27] gpio_slow_sel[27] (0.893:0.893:0.893) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[27] gpio_vtrip_sel[27] (0.886:0.886:0.886) (0.418:0.418:0.418)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_en[26] (0.891:0.891:0.891) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_pol[26] (0.891:0.891:0.891) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_sel[26] (0.891:0.891:0.891) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm0[26] (0.891:0.891:0.891) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm1[26] (0.891:0.891:0.891) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm2[26] (0.891:0.891:0.891) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[26] gpio_holdover[26] (0.891:0.891:0.891) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[26] gpio_ib_mode_sel[26] (0.887:0.887:0.887) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[26] gpio_out[26] (0.890:0.890:0.890) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[26] gpio_slow_sel[26] (0.891:0.891:0.891) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[26] gpio_vtrip_sel[26] (0.888:0.888:0.888) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_en[25] (0.895:0.895:0.895) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_pol[25] (0.895:0.895:0.895) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_sel[25] (0.893:0.893:0.893) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm0[25] (0.895:0.895:0.895) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm1[25] (0.895:0.895:0.895) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm2[25] (0.892:0.892:0.892) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[25] gpio_holdover[25] (0.892:0.892:0.892) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[25] gpio_ib_mode_sel[25] (0.888:0.888:0.888) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[25] gpio_out[25] (0.891:0.891:0.891) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[25] gpio_slow_sel[25] (0.895:0.895:0.895) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[25] gpio_vtrip_sel[25] (0.889:0.889:0.889) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_en[24] (0.890:0.890:0.890) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_pol[24] (0.889:0.889:0.889) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_sel[24] (0.887:0.887:0.887) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm0[24] (0.890:0.890:0.890) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm1[24] (0.890:0.890:0.890) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm2[24] (0.887:0.887:0.887) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[24] gpio_holdover[24] (0.886:0.886:0.886) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[24] gpio_ib_mode_sel[24] (0.882:0.882:0.882) (0.416:0.416:0.416)) - (INTERCONNECT gpio_loopback_zero[24] gpio_out[24] (0.885:0.885:0.885) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[24] gpio_slow_sel[24] (0.890:0.890:0.890) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[24] gpio_vtrip_sel[24] (0.883:0.883:0.883) (0.417:0.417:0.417)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_en[35] (0.894:0.894:0.894) (0.424:0.424:0.424)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_pol[35] (0.893:0.893:0.893) (0.424:0.424:0.424)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_sel[35] (0.893:0.893:0.893) (0.423:0.423:0.423)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm0[35] (0.894:0.894:0.894) (0.424:0.424:0.424)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm1[35] (0.894:0.894:0.894) (0.424:0.424:0.424)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm2[35] (0.893:0.893:0.893) (0.423:0.423:0.423)) + (INTERCONNECT gpio_loopback_zero[35] gpio_holdover[35] (0.893:0.893:0.893) (0.423:0.423:0.423)) + (INTERCONNECT gpio_loopback_zero[35] gpio_ib_mode_sel[35] (0.892:0.892:0.892) (0.422:0.422:0.422)) + (INTERCONNECT gpio_loopback_zero[35] gpio_out[35] (0.893:0.893:0.893) (0.423:0.423:0.423)) + (INTERCONNECT gpio_loopback_zero[35] gpio_slow_sel[35] (0.894:0.894:0.894) (0.424:0.424:0.424)) + (INTERCONNECT gpio_loopback_zero[35] gpio_vtrip_sel[35] (0.892:0.892:0.892) (0.423:0.423:0.423)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_en[34] (0.737:0.737:0.737) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_pol[34] (0.737:0.737:0.737) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_sel[34] (0.737:0.737:0.737) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[34] gpio_dm0[34] (0.737:0.737:0.737) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[34] gpio_holdover[34] (0.736:0.736:0.736) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[34] gpio_ib_mode_sel[34] (0.736:0.736:0.736) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[34] gpio_oeb[34] (0.735:0.735:0.735) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_zero[34] gpio_slow_sel[34] (0.737:0.737:0.737) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[34] gpio_vtrip_sel[34] (0.736:0.736:0.736) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_en[33] (0.742:0.742:0.742) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_pol[33] (0.743:0.743:0.743) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_sel[33] (0.742:0.742:0.742) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[33] gpio_dm0[33] (0.743:0.743:0.743) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[33] gpio_holdover[33] (0.741:0.741:0.741) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[33] gpio_ib_mode_sel[33] (0.739:0.739:0.739) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[33] gpio_oeb[33] (0.738:0.738:0.738) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_zero[33] gpio_slow_sel[33] (0.742:0.742:0.742) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[33] gpio_vtrip_sel[33] (0.739:0.739:0.739) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_en[32] (0.741:0.741:0.741) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_pol[32] (0.741:0.741:0.741) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_sel[32] (0.739:0.739:0.739) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[32] gpio_dm0[32] (0.741:0.741:0.741) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[32] gpio_holdover[32] (0.739:0.739:0.739) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[32] gpio_ib_mode_sel[32] (0.738:0.738:0.738) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[32] gpio_oeb[32] (0.738:0.738:0.738) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_zero[32] gpio_slow_sel[32] (0.741:0.741:0.741) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[32] gpio_vtrip_sel[32] (0.738:0.738:0.738) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_en[31] (0.752:0.752:0.752) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_pol[31] (0.752:0.752:0.752) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_sel[31] (0.751:0.751:0.751) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[31] gpio_dm0[31] (0.752:0.752:0.752) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[31] gpio_holdover[31] (0.751:0.751:0.751) (0.356:0.356:0.356)) + (INTERCONNECT gpio_loopback_zero[31] gpio_ib_mode_sel[31] (0.751:0.751:0.751) (0.356:0.356:0.356)) + (INTERCONNECT gpio_loopback_zero[31] gpio_oeb[31] (0.751:0.751:0.751) (0.356:0.356:0.356)) + (INTERCONNECT gpio_loopback_zero[31] gpio_slow_sel[31] (0.752:0.752:0.752) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[31] gpio_vtrip_sel[31] (0.751:0.751:0.751) (0.356:0.356:0.356)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_en[30] (0.737:0.737:0.737) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_pol[30] (0.736:0.736:0.736) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_sel[30] (0.735:0.735:0.735) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_zero[30] gpio_dm0[30] (0.737:0.737:0.737) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[30] gpio_holdover[30] (0.734:0.734:0.734) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_zero[30] gpio_ib_mode_sel[30] (0.732:0.732:0.732) (0.346:0.346:0.346)) + (INTERCONNECT gpio_loopback_zero[30] gpio_oeb[30] (0.731:0.731:0.731) (0.345:0.345:0.345)) + (INTERCONNECT gpio_loopback_zero[30] gpio_slow_sel[30] (0.737:0.737:0.737) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[30] gpio_vtrip_sel[30] (0.732:0.732:0.732) (0.346:0.346:0.346)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_en[29] (0.744:0.744:0.744) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_pol[29] (0.744:0.744:0.744) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_sel[29] (0.744:0.744:0.744) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[29] gpio_dm0[29] (0.744:0.744:0.744) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[29] gpio_holdover[29] (0.744:0.744:0.744) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[29] gpio_ib_mode_sel[29] (0.743:0.743:0.743) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[29] gpio_oeb[29] (0.743:0.743:0.743) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[29] gpio_slow_sel[29] (0.744:0.744:0.744) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[29] gpio_vtrip_sel[29] (0.743:0.743:0.743) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_en[28] (0.743:0.743:0.743) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_pol[28] (0.742:0.742:0.742) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_sel[28] (0.742:0.742:0.742) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[28] gpio_dm0[28] (0.742:0.742:0.742) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[28] gpio_holdover[28] (0.741:0.741:0.741) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[28] gpio_ib_mode_sel[28] (0.739:0.739:0.739) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[28] gpio_oeb[28] (0.739:0.739:0.739) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[28] gpio_slow_sel[28] (0.743:0.743:0.743) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[28] gpio_vtrip_sel[28] (0.739:0.739:0.739) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_en[27] (0.742:0.742:0.742) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_pol[27] (0.742:0.742:0.742) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_sel[27] (0.740:0.740:0.740) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[27] gpio_dm0[27] (0.742:0.742:0.742) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[27] gpio_holdover[27] (0.739:0.739:0.739) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[27] gpio_ib_mode_sel[27] (0.737:0.737:0.737) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_zero[27] gpio_oeb[27] (0.736:0.736:0.736) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_zero[27] gpio_slow_sel[27] (0.743:0.743:0.743) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[27] gpio_vtrip_sel[27] (0.738:0.738:0.738) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_en[26] (0.745:0.745:0.745) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_pol[26] (0.745:0.745:0.745) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_sel[26] (0.744:0.744:0.744) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[26] gpio_dm0[26] (0.745:0.745:0.745) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[26] gpio_holdover[26] (0.744:0.744:0.744) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[26] gpio_ib_mode_sel[26] (0.744:0.744:0.744) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[26] gpio_oeb[26] (0.744:0.744:0.744) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[26] gpio_slow_sel[26] (0.745:0.745:0.745) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[26] gpio_vtrip_sel[26] (0.744:0.744:0.744) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_en[25] (0.745:0.745:0.745) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_pol[25] (0.745:0.745:0.745) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_sel[25] (0.744:0.744:0.744) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[25] gpio_dm0[25] (0.745:0.745:0.745) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[25] gpio_holdover[25] (0.744:0.744:0.744) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[25] gpio_ib_mode_sel[25] (0.741:0.741:0.741) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[25] gpio_oeb[25] (0.741:0.741:0.741) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[25] gpio_slow_sel[25] (0.745:0.745:0.745) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[25] gpio_vtrip_sel[25] (0.742:0.742:0.742) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_en[24] (0.738:0.738:0.738) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_pol[24] (0.738:0.738:0.738) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_sel[24] (0.736:0.736:0.736) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_zero[24] gpio_dm0[24] (0.738:0.738:0.738) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[24] gpio_holdover[24] (0.736:0.736:0.736) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_zero[24] gpio_ib_mode_sel[24] (0.734:0.734:0.734) (0.347:0.347:0.347)) + (INTERCONNECT gpio_loopback_zero[24] gpio_oeb[24] (0.734:0.734:0.734) (0.347:0.347:0.347)) + (INTERCONNECT gpio_loopback_zero[24] gpio_slow_sel[24] (0.739:0.739:0.739) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[24] gpio_vtrip_sel[24] (0.734:0.734:0.734) (0.347:0.347:0.347)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_en[23] (0.889:0.889:0.889) (0.422:0.422:0.422)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_pol[23] (0.889:0.889:0.889) (0.422:0.422:0.422)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_sel[23] (0.888:0.888:0.888) (0.421:0.421:0.421)) @@ -461,30 +454,30 @@ (INTERCONNECT gpio_loopback_zero[13] gpio_out[13] (0.882:0.882:0.882) (0.417:0.417:0.417)) (INTERCONNECT gpio_loopback_zero[13] gpio_slow_sel[13] (0.887:0.887:0.887) (0.422:0.422:0.422)) (INTERCONNECT gpio_loopback_zero[13] gpio_vtrip_sel[13] (0.880:0.880:0.880) (0.415:0.415:0.415)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_en[12] (0.735:0.735:0.735) (0.349:0.349:0.349)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_pol[12] (0.735:0.735:0.735) (0.349:0.349:0.349)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_sel[12] (0.735:0.735:0.735) (0.349:0.349:0.349)) - (INTERCONNECT gpio_loopback_zero[12] gpio_dm0[12] (0.735:0.735:0.735) (0.349:0.349:0.349)) - (INTERCONNECT gpio_loopback_zero[12] gpio_holdover[12] (0.734:0.734:0.734) (0.349:0.349:0.349)) - (INTERCONNECT gpio_loopback_zero[12] gpio_ib_mode_sel[12] (0.734:0.734:0.734) (0.348:0.348:0.348)) - (INTERCONNECT gpio_loopback_zero[12] gpio_oeb[12] (0.733:0.733:0.733) (0.347:0.347:0.347)) - (INTERCONNECT gpio_loopback_zero[12] gpio_slow_sel[12] (0.735:0.735:0.735) (0.349:0.349:0.349)) - (INTERCONNECT gpio_loopback_zero[12] gpio_vtrip_sel[12] (0.734:0.734:0.734) (0.348:0.348:0.348)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_en[11] (0.734:0.734:0.734) (0.349:0.349:0.349)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_pol[11] (0.734:0.734:0.734) (0.349:0.349:0.349)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_sel[11] (0.734:0.734:0.734) (0.348:0.348:0.348)) - (INTERCONNECT gpio_loopback_zero[11] gpio_dm0[11] (0.734:0.734:0.734) (0.349:0.349:0.349)) - (INTERCONNECT gpio_loopback_zero[11] gpio_holdover[11] (0.734:0.734:0.734) (0.348:0.348:0.348)) - (INTERCONNECT gpio_loopback_zero[11] gpio_ib_mode_sel[11] (0.733:0.733:0.733) (0.348:0.348:0.348)) - (INTERCONNECT gpio_loopback_zero[11] gpio_oeb[11] (0.733:0.733:0.733) (0.348:0.348:0.348)) - (INTERCONNECT gpio_loopback_zero[11] gpio_slow_sel[11] (0.734:0.734:0.734) (0.349:0.349:0.349)) - (INTERCONNECT gpio_loopback_zero[11] gpio_vtrip_sel[11] (0.733:0.733:0.733) (0.348:0.348:0.348)) - (INTERCONNECT gpio_loopback_zero[10] gpio_analog_en[10] (0.732:0.732:0.732) (0.348:0.348:0.348)) - (INTERCONNECT gpio_loopback_zero[10] gpio_analog_pol[10] (0.732:0.732:0.732) (0.348:0.348:0.348)) - (INTERCONNECT gpio_loopback_zero[10] gpio_analog_sel[10] (0.731:0.731:0.731) (0.348:0.348:0.348)) - (INTERCONNECT gpio_loopback_zero[10] gpio_dm0[10] (0.732:0.732:0.732) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_en[12] (0.730:0.730:0.730) (0.347:0.347:0.347)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_pol[12] (0.730:0.730:0.730) (0.347:0.347:0.347)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_sel[12] (0.730:0.730:0.730) (0.347:0.347:0.347)) + (INTERCONNECT gpio_loopback_zero[12] gpio_dm0[12] (0.730:0.730:0.730) (0.347:0.347:0.347)) + (INTERCONNECT gpio_loopback_zero[12] gpio_holdover[12] (0.730:0.730:0.730) (0.347:0.347:0.347)) + (INTERCONNECT gpio_loopback_zero[12] gpio_ib_mode_sel[12] (0.729:0.729:0.729) (0.346:0.346:0.346)) + (INTERCONNECT gpio_loopback_zero[12] gpio_oeb[12] (0.729:0.729:0.729) (0.345:0.345:0.345)) + (INTERCONNECT gpio_loopback_zero[12] gpio_slow_sel[12] (0.731:0.731:0.731) (0.347:0.347:0.347)) + (INTERCONNECT gpio_loopback_zero[12] gpio_vtrip_sel[12] (0.730:0.730:0.730) (0.346:0.346:0.346)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_en[11] (0.728:0.728:0.728) (0.347:0.347:0.347)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_pol[11] (0.727:0.727:0.727) (0.346:0.346:0.346)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_sel[11] (0.727:0.727:0.727) (0.346:0.346:0.346)) + (INTERCONNECT gpio_loopback_zero[11] gpio_dm0[11] (0.728:0.728:0.728) (0.346:0.346:0.346)) + (INTERCONNECT gpio_loopback_zero[11] gpio_holdover[11] (0.726:0.726:0.726) (0.345:0.345:0.345)) + (INTERCONNECT gpio_loopback_zero[11] gpio_ib_mode_sel[11] (0.723:0.723:0.723) (0.342:0.342:0.342)) + (INTERCONNECT gpio_loopback_zero[11] gpio_oeb[11] (0.723:0.723:0.723) (0.342:0.342:0.342)) + (INTERCONNECT gpio_loopback_zero[11] gpio_slow_sel[11] (0.728:0.728:0.728) (0.347:0.347:0.347)) + (INTERCONNECT gpio_loopback_zero[11] gpio_vtrip_sel[11] (0.724:0.724:0.724) (0.343:0.343:0.343)) + (INTERCONNECT gpio_loopback_zero[10] gpio_analog_en[10] (0.731:0.731:0.731) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_zero[10] gpio_analog_pol[10] (0.731:0.731:0.731) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_zero[10] gpio_analog_sel[10] (0.731:0.731:0.731) (0.347:0.347:0.347)) + (INTERCONNECT gpio_loopback_zero[10] gpio_dm0[10] (0.731:0.731:0.731) (0.348:0.348:0.348)) (INTERCONNECT gpio_loopback_zero[10] gpio_holdover[10] (0.731:0.731:0.731) (0.347:0.347:0.347)) - (INTERCONNECT gpio_loopback_zero[10] gpio_ib_mode_sel[10] (0.728:0.728:0.728) (0.345:0.345:0.345)) + (INTERCONNECT gpio_loopback_zero[10] gpio_ib_mode_sel[10] (0.728:0.728:0.728) (0.344:0.344:0.344)) (INTERCONNECT gpio_loopback_zero[10] gpio_oeb[10] (0.728:0.728:0.728) (0.344:0.344:0.344)) (INTERCONNECT gpio_loopback_zero[10] gpio_slow_sel[10] (0.732:0.732:0.732) (0.348:0.348:0.348)) (INTERCONNECT gpio_loopback_zero[10] gpio_vtrip_sel[10] (0.729:0.729:0.729) (0.345:0.345:0.345)) @@ -551,15 +544,15 @@ (INTERCONNECT gpio_loopback_zero[3] gpio_oeb[3] (0.731:0.731:0.731) (0.346:0.346:0.346)) (INTERCONNECT gpio_loopback_zero[3] gpio_slow_sel[3] (0.732:0.732:0.732) (0.348:0.348:0.348)) (INTERCONNECT gpio_loopback_zero[3] gpio_vtrip_sel[3] (0.731:0.731:0.731) (0.347:0.347:0.347)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_en[2] (0.732:0.732:0.732) (0.349:0.349:0.349)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_pol[2] (0.732:0.732:0.732) (0.349:0.349:0.349)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_sel[2] (0.730:0.730:0.730) (0.347:0.347:0.347)) - (INTERCONNECT gpio_loopback_zero[2] gpio_dm0[2] (0.732:0.732:0.732) (0.349:0.349:0.349)) - (INTERCONNECT gpio_loopback_zero[2] gpio_holdover[2] (0.729:0.729:0.729) (0.346:0.346:0.346)) - (INTERCONNECT gpio_loopback_zero[2] gpio_ib_mode_sel[2] (0.727:0.727:0.727) (0.344:0.344:0.344)) - (INTERCONNECT gpio_loopback_zero[2] gpio_oeb[2] (0.726:0.726:0.726) (0.343:0.343:0.343)) - (INTERCONNECT gpio_loopback_zero[2] gpio_slow_sel[2] (0.732:0.732:0.732) (0.349:0.349:0.349)) - (INTERCONNECT gpio_loopback_zero[2] gpio_vtrip_sel[2] (0.727:0.727:0.727) (0.344:0.344:0.344)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_en[2] (0.733:0.733:0.733) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_pol[2] (0.734:0.734:0.734) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_sel[2] (0.733:0.733:0.733) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_zero[2] gpio_dm0[2] (0.733:0.733:0.733) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_zero[2] gpio_holdover[2] (0.733:0.733:0.733) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_zero[2] gpio_ib_mode_sel[2] (0.732:0.732:0.732) (0.347:0.347:0.347)) + (INTERCONNECT gpio_loopback_zero[2] gpio_oeb[2] (0.732:0.732:0.732) (0.347:0.347:0.347)) + (INTERCONNECT gpio_loopback_zero[2] gpio_slow_sel[2] (0.733:0.733:0.733) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_zero[2] gpio_vtrip_sel[2] (0.733:0.733:0.733) (0.347:0.347:0.347)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_en[1] (0.731:0.731:0.731) (0.348:0.348:0.348)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_pol[1] (0.730:0.730:0.730) (0.348:0.348:0.348)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_sel[1] (0.729:0.729:0.729) (0.346:0.346:0.346)) @@ -1871,7 +1864,7 @@ (INTERCONNECT mprj.max_cap18.X mprj._623_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) (INTERCONNECT mprj.output10.X gpio_out[9] (0.004:0.004:0.004) (0.004:0.004:0.004)) (INTERCONNECT mprj.output11.X gpio_out[10] (0.003:0.003:0.003) (0.003:0.003:0.003)) - (INTERCONNECT mprj.output12.X gpio_out[11] (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj.output12.X gpio_out[11] (0.002:0.002:0.002) (0.002:0.002:0.002)) (INTERCONNECT mprj.output2.X gpio_out[2] (0.002:0.002:0.002) (0.002:0.002:0.002)) (INTERCONNECT mprj.output3.X gpio_out[12] (0.002:0.002:0.002) (0.002:0.002:0.002)) (INTERCONNECT mprj.output4.X gpio_out[3] (0.002:0.002:0.002) (0.002:0.002:0.002)) @@ -1915,6 +1908,1341 @@ (INTERCONNECT mprj.wire24.X mprj._645_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) (INTERCONNECT mprj.wire24.X mprj._646_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) (INTERCONNECT mprj.wire24.X mprj._651_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._332_.Y mprj2._361_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._332_.Y mprj2._574_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._333_.Y mprj2._570_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._334_.Y mprj2._501_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._335_.Y mprj2._527_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._336_.Y mprj2._429_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._337_.Y mprj2._433_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._337_.Y mprj2._434_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._338_.Y mprj2._440_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._339_.Y mprj2._675_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._340_.X mprj2._348_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._340_.X mprj2._350_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._341_.X mprj2._342_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._341_.X mprj2._345_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._341_.X mprj2._346_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._341_.X mprj2._347_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._342_.Y mprj2._345_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._343_.X mprj2._344_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._343_.X mprj2._347_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._343_.X mprj2._356_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._344_.X mprj2._345_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._344_.X mprj2._351_.C (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._344_.X mprj2._357_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._344_.X mprj2._359_.A2 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._344_.X mprj2._361_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._345_.Y mprj2.hold113.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._346_.X mprj2.hold143.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._347_.Y mprj2._348_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._348_.X mprj2.hold157.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._349_.Y mprj2.hold106.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._350_.Y mprj2.hold107.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._351_.X mprj2._352_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._351_.X mprj2._354_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._351_.X mprj2._360_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._352_.Y mprj2._353_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._352_.Y mprj2.hold182.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._353_.Y mprj2.hold78.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._354_.X mprj2._358_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._355_.Y mprj2._356_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._355_.Y mprj2._357_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._356_.X mprj2._362_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._356_.X mprj2._363_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._367_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._369_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._356_.X mprj2._373_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._356_.X mprj2._374_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._357_.Y mprj2._358_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._357_.Y mprj2._360_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._357_.Y mprj2._371_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._358_.X mprj2.hold183.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._359_.X mprj2._360_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._360_.X mprj2._686_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._361_.Y mprj2.hold175.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._362_.Y mprj2._372_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._363_.X mprj2._365_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._363_.X mprj2._370_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._364_.X mprj2._367_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._364_.X mprj2._371_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._364_.X mprj2._374_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._365_.Y mprj2.hold159.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._367_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._372_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._374_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._367_.X mprj2._368_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._367_.X mprj2._382_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._368_.Y mprj2.hold160.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._369_.X mprj2.hold171.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._370_.X mprj2._683_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._371_.Y mprj2._372_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._372_.X mprj2.hold140.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._373_.X mprj2.hold145.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._374_.X mprj2._375_.C (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._374_.X mprj2._377_.A2 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._374_.X mprj2._379_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._374_.X mprj2._381_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._374_.X mprj2._383_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._375_.X mprj2._376_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._376_.X mprj2.hold46.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._377_.Y mprj2._380_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._378_.X mprj2._379_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._379_.X mprj2._380_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._379_.X mprj2._381_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._380_.Y mprj2.hold34.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._381_.X mprj2.hold153.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._382_.Y mprj2.hold68.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._383_.Y mprj2.hold69.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__384__Y.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__386__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__568__B.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__572__B.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__579__A2.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA_output4_A.DIODE (0.028:0.028:0.028) (0.027:0.027:0.027)) + (INTERCONNECT mprj2._384_.Y mprj2._386_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._384_.Y mprj2._568_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._384_.Y mprj2._572_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._384_.Y mprj2._579_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._384_.Y mprj2.output4.A (0.028:0.028:0.028) (0.027:0.027:0.027)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__385__Y.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__386__B.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__568__C.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__572__C.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__580__A2.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA_output5_A.DIODE (0.014:0.014:0.014) (0.014:0.014:0.014)) + (INTERCONNECT mprj2._385_.Y mprj2._386_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2._568_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2._572_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2._580_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2.output5.A (0.014:0.014:0.014) (0.014:0.014:0.014)) + (INTERCONNECT mprj2._386_.Y mprj2._387_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._387_.X mprj2.hold151.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._388_.X mprj2.hold44.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._389_.X mprj2._393_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._390_.X mprj2._392_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._391_.X mprj2._392_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._392_.X mprj2._393_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._393_.X mprj2._399_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._394_.X mprj2._396_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._395_.Y mprj2.hold122.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._396_.X mprj2._399_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._397_.X mprj2._399_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._398_.X mprj2._399_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._399_.X mprj2._400_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._399_.X mprj2._488_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._399_.X mprj2._493_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._399_.X mprj2._498_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._400_.Y mprj2._726_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._401_.X mprj2._405_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._402_.X mprj2._405_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._403_.X mprj2._405_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._404_.X mprj2._405_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._405_.X mprj2._411_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._406_.X mprj2._408_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._406_.X mprj2._415_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._407_.X mprj2.hold195.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._408_.X mprj2._411_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._409_.X mprj2._411_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._410_.X mprj2._411_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._412_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._422_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._426_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._431_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._433_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._437_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._412_.Y mprj2._413_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._412_.Y mprj2._429_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._412_.Y mprj2._693_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._413_.Y mprj2.hold28.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._414_.Y mprj2._415_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._414_.Y mprj2._416_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._415_.X mprj2._728_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._416_.Y mprj2.hold60.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._417_.X mprj2._419_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._417_.X mprj2._420_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._417_.X mprj2._421_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._424_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._417_.X mprj2._425_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._417_.X mprj2._428_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._439_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._445_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._418_.X mprj2.hold167.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._419_.X mprj2.hold168.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._420_.Y mprj2._422_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._420_.Y mprj2._423_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._421_.X mprj2._422_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._422_.X mprj2._731_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._423_.Y mprj2.hold109.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._424_.X mprj2.hold178.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._425_.Y mprj2._426_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._425_.Y mprj2._429_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._426_.X mprj2.hold179.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._427_.X mprj2._428_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._427_.X mprj2._439_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._427_.X mprj2._445_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._429_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._430_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._431_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._432_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._429_.Y mprj2.hold149.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._430_.Y mprj2._431_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._430_.Y mprj2._433_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._430_.Y mprj2._434_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._431_.X mprj2.hold162.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._432_.X mprj2._435_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._432_.X mprj2._436_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._433_.Y mprj2._434_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._434_.Y mprj2.hold155.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._435_.X mprj2._437_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._436_.Y mprj2._437_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._436_.Y mprj2._440_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._437_.X mprj2.hold191.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._438_.X mprj2._439_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._438_.X mprj2._445_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._439_.X mprj2._440_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._439_.X mprj2._441_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._439_.X mprj2._442_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._440_.Y mprj2.hold136.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._441_.X mprj2._443_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._441_.X mprj2._446_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._442_.Y mprj2.hold97.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._443_.Y mprj2.hold98.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._444_.X mprj2._445_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._445_.X mprj2._446_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._445_.X mprj2._447_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._448_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._450_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._452_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._455_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._460_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._471_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._478_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._446_.X mprj2.hold95.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._447_.X mprj2.hold88.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._448_.Y mprj2.hold104.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._450_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._452_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._455_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._460_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._471_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._478_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._450_.X mprj2._451_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._450_.X mprj2._453_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._451_.Y mprj2._742_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._452_.X mprj2._454_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._452_.X mprj2._456_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._453_.Y mprj2._454_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._454_.Y mprj2._743_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._455_.X mprj2._457_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._455_.X mprj2._458_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._456_.X mprj2.hold54.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._457_.X mprj2._461_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._458_.X mprj2.hold52.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._459_.X mprj2._460_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._459_.X mprj2._470_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._460_.X mprj2._461_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._460_.X mprj2._462_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._460_.X mprj2._463_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._460_.X mprj2._464_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._460_.X mprj2._466_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._461_.X mprj2.hold82.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._462_.Y mprj2._465_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._463_.X mprj2.hold125.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._464_.X mprj2._467_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._465_.Y mprj2.hold66.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._466_.X mprj2._468_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._467_.X mprj2.hold64.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._468_.X mprj2.hold40.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._469_.X mprj2._470_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._470_.X mprj2._471_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._470_.X mprj2._478_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._471_.X mprj2._472_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._471_.X mprj2._473_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._471_.X mprj2._474_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._471_.X mprj2._479_.A4 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._472_.Y mprj2._475_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._473_.X mprj2._751_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._474_.X mprj2._476_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._475_.Y mprj2.hold80.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._476_.X mprj2.hold56.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._477_.X mprj2._478_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._478_.X mprj2._480_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._478_.X mprj2._481_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._478_.X mprj2._482_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._478_.X mprj2._483_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._478_.X mprj2._485_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._479_.X mprj2._480_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._480_.X mprj2._754_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._481_.X mprj2.hold102.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._482_.X mprj2._484_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._482_.X mprj2._486_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._483_.Y mprj2.hold73.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._484_.Y mprj2.hold74.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._485_.X mprj2._487_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._486_.X mprj2.hold42.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._487_.X mprj2.hold32.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._488_.X mprj2.hold173.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._489_.X mprj2._490_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._489_.X mprj2._491_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._489_.X mprj2._492_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._490_.Y mprj2.hold123.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._491_.X mprj2._493_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._492_.Y mprj2._493_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._492_.Y mprj2._495_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._493_.X mprj2._696_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._496_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._497_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._500_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._502_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._506_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._516_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._495_.Y mprj2.hold38.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._496_.X mprj2.hold187.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._497_.Y mprj2._498_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._497_.Y mprj2._501_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._498_.X mprj2.hold188.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._500_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._502_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._506_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._516_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._500_.X mprj2._501_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._500_.X mprj2._503_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._501_.Y mprj2.hold130.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._502_.X mprj2._504_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._502_.X mprj2._507_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._503_.Y mprj2.hold90.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._504_.Y mprj2.hold91.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._505_.X mprj2._506_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._505_.X mprj2._516_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._507_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._508_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._509_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._513_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._507_.X mprj2.hold93.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._508_.X mprj2._510_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._508_.X mprj2._511_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._508_.X mprj2._512_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._509_.Y mprj2.hold115.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._510_.Y mprj2.hold116.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._511_.X mprj2.hold111.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._512_.Y mprj2._514_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._513_.X mprj2._514_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._513_.X mprj2._517_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._514_.Y mprj2.hold138.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._515_.X mprj2._516_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._516_.X mprj2._517_.B1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._518_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._519_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._520_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._526_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._537_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._546_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._554_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._517_.X mprj2.hold84.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._518_.X mprj2.hold100.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._519_.Y mprj2.hold128.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._520_.X mprj2._521_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._520_.X mprj2._522_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._520_.X mprj2._523_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._521_.Y mprj2._707_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._522_.Y mprj2._524_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._523_.Y mprj2._524_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._523_.Y mprj2._527_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._524_.X mprj2._708_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._525_.X mprj2._526_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._525_.X mprj2._537_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._525_.X mprj2._546_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._525_.X mprj2._554_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._526_.X mprj2._527_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._528_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._529_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._530_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._532_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._535_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._527_.Y mprj2.hold120.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._528_.X mprj2.hold132.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._529_.Y mprj2.hold147.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._530_.X mprj2._531_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._530_.X mprj2._533_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._531_.Y mprj2._711_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._532_.X mprj2._536_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._533_.X mprj2.hold58.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._535_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._537_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._545_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._535_.Y mprj2._536_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._535_.Y mprj2._538_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._536_.X mprj2.hold62.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._537_.X mprj2._539_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._537_.X mprj2._540_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._537_.X mprj2._542_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._538_.Y mprj2.hold48.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._539_.Y mprj2.hold185.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._540_.Y mprj2._541_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._540_.Y mprj2._543_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._541_.X mprj2._715_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._542_.X mprj2._547_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._543_.Y mprj2.hold50.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._544_.X mprj2._545_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._545_.X mprj2._546_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._545_.X mprj2._554_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._547_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._548_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._549_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._550_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._555_.A4 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._547_.X mprj2.hold86.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._548_.Y mprj2._551_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._549_.X mprj2.hold134.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._550_.X mprj2._552_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._551_.Y mprj2.hold76.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._552_.X mprj2.hold71.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._553_.X mprj2._554_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._554_.X mprj2._556_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._554_.X mprj2._557_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._554_.X mprj2._558_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._554_.X mprj2._559_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._554_.X mprj2._561_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._555_.X mprj2._556_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._556_.X mprj2.hold164.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._557_.X mprj2.hold118.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._558_.Y mprj2._560_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._558_.Y mprj2._562_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._559_.X mprj2._560_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._560_.X mprj2._723_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._561_.X mprj2._563_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._562_.Y mprj2.hold36.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._563_.X mprj2.hold30.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__564__X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__571__A2.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__575__B1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__578__A2.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__580__B1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA_output2_A.DIODE (0.043:0.043:0.043) (0.042:0.042:0.042)) + (INTERCONNECT mprj2._564_.X mprj2._571_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2._575_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2._578_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2._580_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2.output2.A (0.043:0.043:0.043) (0.042:0.042:0.042)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA__565__Y.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA__579__B1.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA_output6_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._565_.Y mprj2._579_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._565_.Y mprj2.output6.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._566_.X mprj2._567_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._566_.X mprj2._585_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._566_.X mprj2._587_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._566_.X mprj2._588_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._567_.Y mprj2._576_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._567_.Y mprj2._577_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._567_.Y mprj2._578_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._568_.X mprj2._571_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._568_.X mprj2._578_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._569_.Y mprj2._570_.A2_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._570_.X mprj2._571_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._570_.X mprj2._578_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._571_.X mprj2._576_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._571_.X mprj2._577_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._571_.X mprj2._583_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._571_.X mprj2._585_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._572_.X mprj2._575_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._573_.X mprj2._575_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._574_.Y mprj2._575_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._575_.X mprj2._577_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._575_.X mprj2._583_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._575_.X mprj2._586_.A1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._575_.X mprj2._587_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._575_.X mprj2._590_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._576_.Y mprj2._586_.A2_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._582_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._584_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._589_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._591_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._578_.X mprj2._581_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._578_.X mprj2._590_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._579_.X mprj2._580_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._580_.X mprj2._581_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._580_.X mprj2._584_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._580_.X mprj2._586_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._580_.X mprj2._590_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._580_.X mprj2._591_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._581_.X mprj2._582_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._581_.X mprj2._588_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._581_.X mprj2._589_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._582_.X mprj2.output7.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._584_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._588_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._589_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._591_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._584_.X mprj2.ANTENNA__584__X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._584_.X mprj2.ANTENNA_output8_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._584_.X mprj2.output8.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._585_.X mprj2._586_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._586_.X mprj2.ANTENNA__586__X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._586_.X mprj2.ANTENNA_output9_A.DIODE (0.015:0.015:0.015) (0.014:0.014:0.014)) + (INTERCONNECT mprj2._586_.X mprj2.output9.A (0.015:0.015:0.015) (0.014:0.014:0.014)) + (INTERCONNECT mprj2._587_.Y mprj2._588_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._587_.Y mprj2._589_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._588_.X mprj2.ANTENNA__588__X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._588_.X mprj2.ANTENNA_wire14_A.DIODE (0.011:0.011:0.011) (0.011:0.011:0.011)) + (INTERCONNECT mprj2._588_.X mprj2.wire14.A (0.011:0.011:0.011) (0.011:0.011:0.011)) + (INTERCONNECT mprj2._589_.X mprj2.ANTENNA__589__X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._589_.X mprj2.ANTENNA_output10_A.DIODE (0.041:0.041:0.041) (0.039:0.040:0.040)) + (INTERCONNECT mprj2._589_.X mprj2.output10.A (0.041:0.041:0.041) (0.039:0.040:0.040)) + (INTERCONNECT mprj2._590_.X mprj2.ANTENNA__590__X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._590_.X mprj2.ANTENNA_output11_A.DIODE (0.042:0.042:0.042) (0.040:0.040:0.040)) + (INTERCONNECT mprj2._590_.X mprj2.output11.A (0.042:0.042:0.042) (0.040:0.040:0.040)) + (INTERCONNECT mprj2._591_.Y mprj2.ANTENNA__591__Y.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._591_.Y mprj2.ANTENNA_wire13_A.DIODE (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2._591_.Y mprj2.wire13.A (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2._592_.Y mprj2._676_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._593_.Y mprj2._677_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._594_.Y mprj2._678_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._595_.Y mprj2._679_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._596_.Y mprj2._680_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._597_.Y mprj2._681_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._598_.Y mprj2._682_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._599_.Y mprj2._683_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._600_.Y mprj2._684_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._601_.Y mprj2._685_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._602_.Y mprj2._686_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._603_.Y mprj2._687_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._604_.Y mprj2._688_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._605_.Y mprj2._689_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._606_.Y mprj2._690_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._607_.Y mprj2._691_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._608_.Y mprj2._692_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._609_.Y mprj2._693_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._610_.Y mprj2._694_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._611_.Y mprj2._695_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._612_.Y mprj2._696_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._613_.Y mprj2._697_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._614_.Y mprj2._698_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._615_.Y mprj2._699_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._616_.Y mprj2._700_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._617_.Y mprj2._701_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._618_.Y mprj2._702_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._619_.Y mprj2._703_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._620_.Y mprj2._704_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._621_.Y mprj2._705_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._622_.Y mprj2._706_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._623_.Y mprj2._707_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._624_.Y mprj2._708_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._625_.Y mprj2._709_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._626_.Y mprj2._710_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._627_.Y mprj2._711_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._628_.Y mprj2._712_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._629_.Y mprj2._713_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._630_.Y mprj2._714_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._631_.Y mprj2._715_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._632_.Y mprj2._716_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._633_.Y mprj2._717_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._634_.Y mprj2._718_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._635_.Y mprj2._719_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._636_.Y mprj2._720_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._637_.Y mprj2._721_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._638_.Y mprj2._722_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._639_.Y mprj2._723_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._640_.Y mprj2._724_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._641_.Y mprj2._725_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._642_.Y mprj2._726_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._643_.Y mprj2._727_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._644_.Y mprj2._728_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._645_.Y mprj2._729_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._646_.Y mprj2._730_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._647_.Y mprj2._731_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._648_.Y mprj2._732_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._649_.Y mprj2._733_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._650_.Y mprj2._734_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._651_.Y mprj2._735_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._652_.Y mprj2._736_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._653_.Y mprj2._737_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._654_.Y mprj2._738_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._655_.Y mprj2._739_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._656_.Y mprj2._740_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._657_.Y mprj2._741_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._658_.Y mprj2._742_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._659_.Y mprj2._743_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._660_.Y mprj2._744_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._661_.Y mprj2._745_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._662_.Y mprj2._746_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._663_.Y mprj2._747_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._664_.Y mprj2._748_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._665_.Y mprj2._749_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._666_.Y mprj2._750_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._667_.Y mprj2._751_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._668_.Y mprj2._752_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._669_.Y mprj2._753_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._670_.Y mprj2._754_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._671_.Y mprj2._755_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._672_.Y mprj2._756_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._673_.Y mprj2._757_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._674_.Y mprj2._758_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._675_.Q mprj2._384_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._675_.Q mprj2._385_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._675_.Q mprj2._388_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._675_.Q mprj2._564_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._675_.Q mprj2._565_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._675_.Q mprj2._566_.S0 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._570_.A1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._573_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._574_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._333_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._384_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._564_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._565_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._566_.S1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._569_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._573_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._574_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2.hold150.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._677_.Q mprj2._572_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._677_.Q mprj2.hold67.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2._375_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2._377_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2._568_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2.hold152.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._679_.Q mprj2._566_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._679_.Q mprj2.hold33.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._680_.Q mprj2._579_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._680_.Q mprj2.hold45.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._681_.Q mprj2._362_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._681_.Q mprj2._573_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._681_.Q mprj2.hold144.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._682_.Q mprj2._570_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._682_.Q mprj2.hold139.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._683_.Q mprj2._364_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._683_.Q mprj2._566_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._683_.Q mprj2.hold170.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._684_.Q mprj2._580_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._684_.Q mprj2.hold158.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._685_.Q mprj2._356_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._685_.Q mprj2.hold174.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._686_.Q mprj2._569_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._686_.Q mprj2.hold192.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._687_.Q mprj2._566_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._687_.Q mprj2.hold181.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._688_.Q mprj2._579_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._688_.Q mprj2.hold77.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._340_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._341_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._343_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._349_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._575_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._690_.Q mprj2._571_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._690_.Q mprj2._578_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._690_.Q mprj2.hold156.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2._342_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2._566_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2.hold142.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2.hold196.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._692_.Q mprj2._580_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._692_.Q mprj2.hold112.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._693_.Q mprj2.hold105.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._694_.Q mprj2._395_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._694_.Q mprj2.hold172.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._695_.Q mprj2.hold121.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._696_.Q mprj2._494_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._696_.Q mprj2.hold189.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._697_.Q mprj2.hold37.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._698_.Q mprj2._499_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._698_.Q mprj2.hold186.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._699_.Q mprj2.hold129.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._700_.Q mprj2.hold89.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._701_.Q mprj2.hold92.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._702_.Q mprj2.hold114.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._703_.Q mprj2._515_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._703_.Q mprj2.hold110.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._704_.Q mprj2._515_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._704_.Q mprj2.hold137.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._705_.Q mprj2.hold83.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._706_.Q mprj2.hold99.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._707_.Q mprj2.hold127.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._708_.Q mprj2._525_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._708_.Q mprj2.hold176.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._709_.Q mprj2.hold119.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2._532_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2._534_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2.hold131.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._711_.Q mprj2._532_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._711_.Q mprj2._534_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._711_.Q mprj2.hold146.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._712_.Q mprj2.hold57.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._713_.Q mprj2.hold61.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._714_.Q mprj2.hold47.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._715_.Q mprj2._542_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._715_.Q mprj2._544_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._715_.Q mprj2.hold184.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._716_.Q mprj2.hold49.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._717_.Q mprj2.hold85.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2._548_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2._550_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2._553_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2.hold133.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._719_.Q mprj2._550_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._719_.Q mprj2.hold75.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._720_.Q mprj2.hold70.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._721_.Q mprj2._553_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._721_.Q mprj2.hold163.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._722_.Q mprj2._561_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._722_.Q mprj2.hold117.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._723_.Q mprj2._561_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._723_.Q mprj2.hold169.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._724_.Q mprj2._561_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._724_.Q mprj2.hold35.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._725_.Q mprj2.hold29.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._726_.Q mprj2.hold43.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._727_.Q mprj2.hold27.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._728_.Q mprj2._418_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._728_.Q mprj2.hold180.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._729_.Q mprj2.hold59.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._730_.Q mprj2.hold166.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._731_.Q mprj2._424_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._731_.Q mprj2._425_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._731_.Q mprj2._427_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._731_.Q mprj2.hold193.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._732_.Q mprj2.hold108.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._733_.Q mprj2._427_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._733_.Q mprj2.hold177.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._734_.Q mprj2.hold148.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._734_.Q mprj2.hold194.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2._407_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2._438_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2.hold161.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._736_.Q mprj2._407_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._736_.Q mprj2._438_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._736_.Q mprj2.hold154.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._737_.Q mprj2._438_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._737_.Q mprj2.hold190.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._738_.Q mprj2.hold135.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._739_.Q mprj2.hold96.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._740_.Q mprj2.hold94.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._741_.Q mprj2.hold87.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._742_.Q mprj2.hold103.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._743_.Q mprj2._455_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._743_.Q mprj2.hold126.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._744_.Q mprj2.hold53.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._745_.Q mprj2.hold51.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._746_.Q mprj2.hold81.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2._462_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2._464_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2._466_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2.hold124.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._748_.Q mprj2._464_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._748_.Q mprj2._466_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._748_.Q mprj2.hold65.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._749_.Q mprj2._466_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._749_.Q mprj2.hold63.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._750_.Q mprj2.hold39.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2._472_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2._474_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2._477_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2.hold141.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._752_.Q mprj2._474_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._752_.Q mprj2.hold79.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._753_.Q mprj2.hold55.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._754_.Q mprj2.hold165.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2._482_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2._483_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2._485_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2.hold101.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._756_.Q mprj2._485_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._756_.Q mprj2.hold72.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._757_.Q mprj2._485_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._757_.Q mprj2.hold41.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._758_.Q mprj2.hold31.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_0_wb_clk_i_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_0_0_wb_clk_i_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_1_0_wb_clk_i_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_2_0_wb_clk_i_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_3_0_wb_clk_i_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_4_0_wb_clk_i_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_5_0_wb_clk_i_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_6_0_wb_clk_i_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_7_0_wb_clk_i_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_0_0_wb_clk_i.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_1_0_wb_clk_i.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_2_0_wb_clk_i.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_3_0_wb_clk_i.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_4_0_wb_clk_i.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_5_0_wb_clk_i.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_6_0_wb_clk_i.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_7_0_wb_clk_i.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._709_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._710_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._711_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._712_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._713_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._714_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._721_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._722_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._723_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._724_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2.clkload0.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._694_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._695_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._696_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._697_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._698_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._707_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._708_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._747_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._748_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._749_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2.clkload1.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._703_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._704_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._706_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._715_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._716_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._717_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._718_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._719_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._720_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._725_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2.clkload2.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._699_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._700_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._701_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._702_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._705_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._750_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._755_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._756_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._757_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._758_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2.clkload3.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._675_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._676_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._726_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._736_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._739_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._740_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._742_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._743_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._744_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._746_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2.clkload4.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._677_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._678_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._679_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._680_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._683_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._684_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._685_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._686_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._687_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._735_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2.clkload5.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._731_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._732_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._733_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._734_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._737_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._738_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._741_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._745_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._751_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._752_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._753_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._754_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._681_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._682_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._688_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._689_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._690_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._691_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._692_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._693_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._727_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._728_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._729_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._730_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout15.X mprj2._634_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2._635_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2._636_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2._638_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout15.X mprj2._639_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout15.X mprj2._640_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2._641_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2.load_slew16.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout17.X mprj2._610_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout17.X mprj2._611_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout17.X mprj2._612_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout17.X mprj2._614_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout17.X mprj2._615_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout17.X mprj2._663_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout17.X mprj2._664_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout17.X mprj2._665_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout17.X mprj2.max_cap18.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout19.X mprj2.fanout15.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout19.X mprj2.wire20.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout21.X mprj2._339_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout21.X mprj2._592_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout21.X mprj2._642_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout21.X mprj2._650_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout21.X mprj2._660_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout21.X mprj2._662_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout21.X mprj2._669_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout21.X mprj2._670_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout21.X mprj2.load_slew22.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout23.X mprj2._593_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout23.X mprj2._594_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout23.X mprj2._595_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout23.X mprj2._596_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout23.X mprj2._597_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout23.X mprj2._598_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout23.X mprj2.wire24.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout25.X mprj2._652_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2._653_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2._655_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2._656_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2._658_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2._659_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2.fanout21.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout25.X mprj2.load_slew26.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold100.X mprj2._706_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold101.X mprj2._404_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold101.X mprj2._481_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold102.X mprj2._755_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold103.X mprj2._409_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold103.X mprj2._448_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold103.X mprj2._449_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold104.X mprj2._451_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._340_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._341_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._343_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._349_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold106.X mprj2._350_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold107.X mprj2._689_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._410_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._423_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._424_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._425_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._427_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold109.X mprj2._732_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold110.X mprj2._398_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold110.X mprj2._511_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold110.X mprj2._512_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold110.X mprj2._513_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold111.X mprj2._703_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold112.X mprj2._342_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold112.X mprj2._343_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold112.X mprj2._345_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold113.X mprj2._692_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._398_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._508_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._509_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._513_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._515_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold115.X mprj2._510_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold116.X mprj2._702_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold117.X mprj2._390_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold117.X mprj2._557_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold117.X mprj2._558_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold117.X mprj2._559_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold118.X mprj2._722_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold119.X mprj2._335_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold119.X mprj2._397_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold119.X mprj2._525_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold120.X mprj2._709_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold121.X mprj2._395_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold121.X mprj2._489_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold121.X mprj2._494_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold122.X mprj2._396_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold122.X mprj2._490_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold123.X mprj2._695_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold124.X mprj2._401_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold124.X mprj2._463_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold124.X mprj2._469_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold125.X mprj2._747_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._402_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._452_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._453_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._459_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._397_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._519_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._520_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._525_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold128.X mprj2._521_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold129.X mprj2._334_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold129.X mprj2._394_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold129.X mprj2._499_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold130.X mprj2._699_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold131.X mprj2._393_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold131.X mprj2._528_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold131.X mprj2._529_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold131.X mprj2._530_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold132.X mprj2._710_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold133.X mprj2._392_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold133.X mprj2._549_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold133.X mprj2._555_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold134.X mprj2._718_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold135.X mprj2._338_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold135.X mprj2._410_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold135.X mprj2._438_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold136.X mprj2._738_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold137.X mprj2._398_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold137.X mprj2._512_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold137.X mprj2._513_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold138.X mprj2._704_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._363_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._366_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._369_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._372_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold140.X mprj2._682_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold141.X mprj2._403_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold141.X mprj2._473_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold141.X mprj2._479_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold142.X mprj2._343_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold142.X mprj2._346_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold143.X mprj2._691_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold144.X mprj2._363_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold144.X mprj2._366_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold144.X mprj2._369_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold144.X mprj2._373_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold145.X mprj2._681_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold146.X mprj2._391_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold146.X mprj2._529_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold146.X mprj2._530_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold147.X mprj2._531_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold148.X mprj2._336_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold148.X mprj2._427_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold149.X mprj2._734_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold150.X mprj2._385_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold150.X mprj2._387_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold151.X mprj2._676_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold152.X mprj2._379_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold152.X mprj2._381_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold153.X mprj2._678_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold154.X mprj2._337_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold154.X mprj2._432_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold155.X mprj2._736_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._341_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._344_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._348_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._356_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold157.X mprj2._690_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold158.X mprj2._364_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold158.X mprj2._365_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold159.X mprj2._368_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold160.X mprj2._684_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold161.X mprj2._430_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold161.X mprj2._431_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold161.X mprj2._432_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold162.X mprj2._735_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold163.X mprj2._392_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold163.X mprj2._555_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold164.X mprj2._721_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._403_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._477_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._479_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._408_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._417_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._418_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold167.X mprj2._419_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold168.X mprj2._730_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold169.X mprj2._390_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold169.X mprj2._558_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold169.X mprj2._559_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold170.X mprj2._363_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold170.X mprj2._369_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold171.X mprj2._370_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold172.X mprj2._488_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold172.X mprj2._489_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold172.X mprj2._494_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold173.X mprj2._694_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._332_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._351_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._357_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._359_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold175.X mprj2._685_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold176.X mprj2._397_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold176.X mprj2._522_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold176.X mprj2._523_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold177.X mprj2._407_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold177.X mprj2._424_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold177.X mprj2._425_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold178.X mprj2._426_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold179.X mprj2._733_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._406_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._414_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._417_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold181.X mprj2._352_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold181.X mprj2._354_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold181.X mprj2._355_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold182.X mprj2._358_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold183.X mprj2._687_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold184.X mprj2._389_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold184.X mprj2._539_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold184.X mprj2._540_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold185.X mprj2._541_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold186.X mprj2._394_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold186.X mprj2._496_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold186.X mprj2._497_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold187.X mprj2._498_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold188.X mprj2._698_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._396_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._491_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._492_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold190.X mprj2._410_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold190.X mprj2._435_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold190.X mprj2._436_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold191.X mprj2._737_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._351_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._355_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._359_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold193.X mprj2._410_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold193.X mprj2._420_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold193.X mprj2._421_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold194.X mprj2._407_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold195.X mprj2._408_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold196.X mprj2._345_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._406_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._413_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._414_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._417_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._418_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold28.X mprj2._727_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold29.X mprj2._390_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold29.X mprj2._563_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold30.X mprj2._725_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold31.X mprj2._404_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold31.X mprj2._487_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold32.X mprj2._758_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._375_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._377_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._378_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._380_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold34.X mprj2._679_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold35.X mprj2._390_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold35.X mprj2._562_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold36.X mprj2._724_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold37.X mprj2._396_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold37.X mprj2._494_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold37.X mprj2._495_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold38.X mprj2._697_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold39.X mprj2._401_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold39.X mprj2._468_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold39.X mprj2._469_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold40.X mprj2._750_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold41.X mprj2._404_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold41.X mprj2._486_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold42.X mprj2._757_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold43.X mprj2._387_.S (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold43.X mprj2._388_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold44.X mprj2._675_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold45.X mprj2._376_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold45.X mprj2._378_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold46.X mprj2._680_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._389_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._537_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._538_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._545_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold48.X mprj2._714_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._389_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._542_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._543_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._544_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold50.X mprj2._716_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._402_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._457_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._458_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._459_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold52.X mprj2._745_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._402_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._455_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._456_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._459_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold54.X mprj2._744_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._403_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._476_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._477_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._479_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold56.X mprj2._753_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._391_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._532_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._533_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._534_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold58.X mprj2._712_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._408_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._416_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._417_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._418_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold60.X mprj2._729_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold61.X mprj2._393_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold61.X mprj2._534_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold61.X mprj2._536_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold62.X mprj2._713_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold63.X mprj2._401_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold63.X mprj2._467_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold63.X mprj2._470_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold64.X mprj2._749_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold65.X mprj2._401_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold65.X mprj2._465_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold65.X mprj2._469_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold66.X mprj2._748_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold67.X mprj2._374_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold67.X mprj2._382_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold68.X mprj2._383_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold69.X mprj2._677_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._391_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._552_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._553_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._555_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold71.X mprj2._720_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold72.X mprj2._404_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold72.X mprj2._482_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold72.X mprj2._483_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold73.X mprj2._484_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold74.X mprj2._756_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold75.X mprj2._391_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold75.X mprj2._551_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold75.X mprj2._553_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold75.X mprj2._555_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold76.X mprj2._719_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold77.X mprj2._353_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold77.X mprj2._355_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold78.X mprj2._688_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._403_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._475_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._477_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._479_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold80.X mprj2._752_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._402_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._459_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._461_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold82.X mprj2._746_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._398_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._515_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._517_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold84.X mprj2._705_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold85.X mprj2._389_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold85.X mprj2._544_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold85.X mprj2._547_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold86.X mprj2._717_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._409_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._447_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._448_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._449_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold88.X mprj2._741_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._394_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._502_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._503_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._505_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold90.X mprj2._504_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold91.X mprj2._700_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._394_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._505_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._507_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold93.X mprj2._701_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._409_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._444_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._446_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold95.X mprj2._740_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._409_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._441_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._442_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._444_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold97.X mprj2._443_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold98.X mprj2._739_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold99.X mprj2._397_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold99.X mprj2._518_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold99.X mprj2._519_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold99.X mprj2._520_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold99.X mprj2._525_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_fanout19_A.DIODE (0.066:0.066:0.066) (0.062:0.062:0.062)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_fanout25_A.DIODE (0.067:0.067:0.067) (0.064:0.064:0.064)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_input1_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.input1.X mprj2.fanout19.A (0.066:0.066:0.066) (0.062:0.062:0.062)) + (INTERCONNECT mprj2.input1.X mprj2.fanout25.A (0.067:0.067:0.067) (0.064:0.064:0.064)) + (INTERCONNECT mprj2.load_slew16.X mprj2._622_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew16.X mprj2._624_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew16.X mprj2._625_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew16.X mprj2._626_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew16.X mprj2._627_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew16.X mprj2._628_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew16.X mprj2._629_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew16.X mprj2._630_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew16.X mprj2._637_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.load_slew22.X mprj2._647_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew22.X mprj2._648_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew22.X mprj2._649_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew22.X mprj2._654_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew22.X mprj2._657_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew22.X mprj2._661_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew22.X mprj2._667_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew22.X mprj2._668_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__599__A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__600__A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__601__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__605__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__606__A.DIODE (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__608__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA_fanout23_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA_load_slew26_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.load_slew26.X mprj2._599_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.load_slew26.X mprj2._600_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.load_slew26.X mprj2._601_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew26.X mprj2._605_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew26.X mprj2._606_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.load_slew26.X mprj2._608_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew26.X mprj2.fanout23.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.max_cap18.X mprj2._613_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.max_cap18.X mprj2._616_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.max_cap18.X mprj2._617_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.max_cap18.X mprj2._618_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.max_cap18.X mprj2._619_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.max_cap18.X mprj2._620_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.max_cap18.X mprj2._621_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.max_cap18.X mprj2._623_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.output10.X gpio_out[31] (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.output11.X gpio_out[32] (0.018:0.018:0.018) (0.018:0.018:0.018)) + (INTERCONNECT mprj2.output12.X gpio_out[33] (0.034:0.034:0.034) (0.034:0.034:0.034)) + (INTERCONNECT mprj2.output2.X gpio_out[24] (0.730:0.730:0.730) (0.740:0.740:0.740)) + (INTERCONNECT mprj2.output3.X gpio_out[34] (0.043:0.043:0.043) (0.043:0.043:0.043)) + (INTERCONNECT mprj2.output4.X gpio_out[25] (0.599:0.599:0.599) (0.613:0.613:0.613)) + (INTERCONNECT mprj2.output5.X gpio_out[26] (0.392:0.392:0.392) (0.387:0.387:0.387)) + (INTERCONNECT mprj2.output6.X gpio_out[27] (0.214:0.214:0.214) (0.210:0.210:0.210)) + (INTERCONNECT mprj2.output7.X gpio_out[28] (0.094:0.094:0.094) (0.093:0.093:0.093)) + (INTERCONNECT mprj2.output8.X gpio_out[29] (0.013:0.013:0.013) (0.013:0.013:0.013)) + (INTERCONNECT mprj2.output9.X gpio_out[30] (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.wire13.X mprj2.ANTENNA_output12_A.DIODE (0.073:0.073:0.073) (0.068:0.068:0.068)) + (INTERCONNECT mprj2.wire13.X mprj2.ANTENNA_wire13_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire13.X mprj2.output12.A (0.073:0.073:0.073) (0.068:0.068:0.068)) + (INTERCONNECT mprj2.wire14.X mprj2.ANTENNA_output3_A.DIODE (0.110:0.110:0.110) (0.100:0.100:0.100)) + (INTERCONNECT mprj2.wire14.X mprj2.ANTENNA_wire14_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire14.X mprj2.output3.A (0.110:0.110:0.110) (0.100:0.100:0.100)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__631__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__632__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__633__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__666__A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__671__A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__672__A.DIODE (0.005:0.005:0.005) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__673__A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__674__A.DIODE (0.005:0.005:0.005) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA_fanout17_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA_wire20_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire20.X mprj2._631_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.wire20.X mprj2._632_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire20.X mprj2._633_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire20.X mprj2._666_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.wire20.X mprj2._671_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.wire20.X mprj2._672_.A (0.005:0.005:0.005) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire20.X mprj2._673_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire20.X mprj2._674_.A (0.005:0.005:0.005) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire20.X mprj2.fanout17.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire24.X mprj2._602_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._603_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire24.X mprj2._604_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire24.X mprj2._607_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._609_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._643_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire24.X mprj2._644_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._645_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._646_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire24.X mprj2._651_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) ) ) ) @@ -5536,7 +6864,7 @@ (INSTANCE mprj._675_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.321:0.321:0.321) (0.316:0.316:0.316)) + (IOPATH CLK Q (0.321:0.321:0.321) (0.317:0.317:0.317)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5578,7 +6906,7 @@ (INSTANCE mprj._677_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.224:0.224:0.224) (0.251:0.251:0.251)) + (IOPATH CLK Q (0.224:0.224:0.224) (0.252:0.252:0.252)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5662,7 +6990,7 @@ (INSTANCE mprj._681_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.245:0.245:0.245) (0.269:0.269:0.269)) + (IOPATH CLK Q (0.246:0.246:0.246) (0.269:0.269:0.269)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5673,7 +7001,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.244:0.244:0.244)) ) @@ -5694,7 +7022,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.244:0.244:0.244)) ) @@ -5767,13 +7095,13 @@ (INSTANCE mprj._686_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.235:0.235:0.235) (0.260:0.260:0.260)) + (IOPATH CLK Q (0.236:0.236:0.236) (0.261:0.261:0.261)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.026)) (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) @@ -5820,7 +7148,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) ) @@ -5841,7 +7169,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) ) @@ -5862,7 +7190,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) ) @@ -5883,7 +7211,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) ) @@ -5904,7 +7232,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) ) @@ -5923,9 +7251,9 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) (HOLD (posedge D) (posedge CLK) (-0.021:-0.021:-0.021)) (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) - (SETUP (posedge D) (posedge CLK) (0.038:0.038:0.039)) - (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (SETUP (posedge D) (posedge CLK) (0.038:0.038:0.038)) + (SETUP (negedge D) (posedge CLK) (0.073:0.074:0.074)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) ) @@ -6051,7 +7379,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.251:0.251:0.251)) ) @@ -6072,7 +7400,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.205:0.205:0.205)) ) @@ -6093,7 +7421,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.205:0.205:0.205)) ) @@ -6114,7 +7442,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.205:0.205:0.205)) ) @@ -6129,13 +7457,13 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.198:0.198:0.198)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.150:0.150:0.150)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) (WIDTH (negedge CLK) (0.142:0.142:0.142)) (WIDTH (negedge RESET_B) (0.204:0.204:0.204)) ) @@ -6150,13 +7478,13 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.198:0.198:0.198)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.150:0.150:0.150)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) (WIDTH (negedge CLK) (0.142:0.142:0.142)) (WIDTH (negedge RESET_B) (0.204:0.204:0.204)) ) @@ -6177,7 +7505,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.207:0.207:0.207)) ) @@ -6198,7 +7526,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.150:0.150:0.150)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) (WIDTH (negedge CLK) (0.142:0.142:0.142)) (WIDTH (negedge RESET_B) (0.211:0.211:0.211)) ) @@ -6387,7 +7715,7 @@ (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.026)) (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) (SETUP (negedge D) (posedge CLK) (0.069:0.069:0.069)) - (WIDTH (posedge CLK) (0.150:0.150:0.150)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) (WIDTH (negedge CLK) (0.142:0.142:0.142)) (WIDTH (negedge RESET_B) (0.215:0.215:0.215)) ) @@ -6408,7 +7736,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.150:0.150:0.150)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) (WIDTH (negedge CLK) (0.142:0.142:0.142)) (WIDTH (negedge RESET_B) (0.215:0.215:0.215)) ) @@ -6426,10 +7754,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) - (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.150:0.150:0.150)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) (WIDTH (negedge CLK) (0.142:0.142:0.142)) (WIDTH (negedge RESET_B) (0.216:0.216:0.216)) ) @@ -6450,7 +7778,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.150:0.150:0.150)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) (WIDTH (negedge CLK) (0.142:0.142:0.142)) (WIDTH (negedge RESET_B) (0.243:0.243:0.243)) ) @@ -6471,7 +7799,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.150:0.150:0.150)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) (WIDTH (negedge CLK) (0.142:0.142:0.142)) (WIDTH (negedge RESET_B) (0.246:0.246:0.246)) ) @@ -6492,7 +7820,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.150:0.150:0.150)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) (WIDTH (negedge CLK) (0.142:0.142:0.142)) (WIDTH (negedge RESET_B) (0.243:0.243:0.243)) ) @@ -6597,7 +7925,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.150:0.150:0.150)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) (WIDTH (negedge CLK) (0.142:0.142:0.142)) (WIDTH (negedge RESET_B) (0.242:0.242:0.242)) ) @@ -6639,7 +7967,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) ) @@ -6660,7 +7988,7 @@ (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025)) (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) (SETUP (negedge D) (posedge CLK) (0.068:0.069:0.069)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.211:0.211:0.211)) ) @@ -6681,7 +8009,7 @@ (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.030)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) ) @@ -6702,7 +8030,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.211:0.211:0.211)) ) @@ -6717,13 +8045,13 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.025)) (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) (SETUP (negedge D) (posedge CLK) (0.068:0.069:0.069)) - (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.209:0.209:0.209)) ) @@ -6744,7 +8072,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.209:0.209:0.209)) ) @@ -6765,7 +8093,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.209:0.209:0.209)) ) @@ -6786,7 +8114,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.253:0.253:0.253)) ) @@ -6827,7 +8155,7 @@ (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) - (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.241:0.241:0.241)) @@ -6849,7 +8177,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.240:0.240:0.240)) ) @@ -6870,7 +8198,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.209:0.209:0.209)) ) @@ -6906,7 +8234,7 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.205:0.205:0.205)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) @@ -6933,7 +8261,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.208:0.208:0.208)) ) @@ -7017,7 +8345,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.208:0.208:0.208)) ) @@ -7116,13 +8444,13 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) ) @@ -7143,7 +8471,7 @@ (HOLD (negedge D) (posedge CLK) (-0.023:-0.026:-0.029)) (SETUP (posedge D) (posedge CLK) (0.037:0.038:0.039)) (SETUP (negedge D) (posedge CLK) (0.067:0.070:0.073)) - (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.209:0.209:0.209)) ) @@ -7185,7 +8513,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.256:0.256:0.256)) ) @@ -7206,7 +8534,7 @@ (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.025)) (SETUP (posedge D) (posedge CLK) (0.034:0.034:0.034)) (SETUP (negedge D) (posedge CLK) (0.068:0.068:0.068)) - (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.256:0.256:0.256)) ) @@ -7216,7 +8544,7 @@ (INSTANCE mprj._755_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.245:0.245:0.245) (0.268:0.268:0.268)) + (IOPATH CLK Q (0.245:0.245:0.245) (0.269:0.269:0.269)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -7227,7 +8555,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.215:0.215:0.215)) ) @@ -7237,7 +8565,7 @@ (INSTANCE mprj._756_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.223:0.223:0.223) (0.250:0.250:0.250)) + (IOPATH CLK Q (0.223:0.223:0.223) (0.251:0.251:0.251)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -7248,7 +8576,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.216:0.216:0.216)) ) @@ -7269,7 +8597,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.216:0.216:0.216)) ) @@ -7290,7 +8618,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.216:0.216:0.216)) ) @@ -7300,7 +8628,7 @@ (INSTANCE mprj.clkbuf_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.172:0.172:0.172) (0.224:0.224:0.224)) + (IOPATH A X (0.137:0.137:0.137) (0.379:0.379:0.379)) ) ) ) @@ -7309,7 +8637,7 @@ (INSTANCE mprj.clkbuf_3_0_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.116:0.116:0.116) (0.115:0.115:0.115)) + (IOPATH A X (0.123:0.123:0.123) (0.122:0.122:0.122)) ) ) ) @@ -7318,7 +8646,7 @@ (INSTANCE mprj.clkbuf_3_1_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.117:0.117:0.117) (0.116:0.116:0.116)) + (IOPATH A X (0.124:0.124:0.124) (0.123:0.123:0.123)) ) ) ) @@ -7327,7 +8655,7 @@ (INSTANCE mprj.clkbuf_3_2_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.117:0.117:0.117) (0.116:0.116:0.116)) + (IOPATH A X (0.124:0.124:0.124) (0.123:0.123:0.123)) ) ) ) @@ -7336,7 +8664,7 @@ (INSTANCE mprj.clkbuf_3_3_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.117:0.117:0.117) (0.116:0.116:0.116)) + (IOPATH A X (0.124:0.124:0.124) (0.123:0.123:0.123)) ) ) ) @@ -7345,7 +8673,7 @@ (INSTANCE mprj.clkbuf_3_4_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.117:0.117:0.117) (0.116:0.116:0.116)) + (IOPATH A X (0.124:0.124:0.124) (0.123:0.123:0.123)) ) ) ) @@ -7354,7 +8682,7 @@ (INSTANCE mprj.clkbuf_3_5_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.118:0.118:0.118) (0.117:0.117:0.117)) + (IOPATH A X (0.125:0.125:0.125) (0.124:0.124:0.124)) ) ) ) @@ -7363,7 +8691,7 @@ (INSTANCE mprj.clkbuf_3_6_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.118:0.118:0.118) (0.117:0.117:0.117)) + (IOPATH A X (0.125:0.125:0.125) (0.124:0.124:0.124)) ) ) ) @@ -7372,7 +8700,7 @@ (INSTANCE mprj.clkbuf_3_7_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.117:0.117:0.117) (0.116:0.116:0.116)) + (IOPATH A X (0.124:0.124:0.124) (0.123:0.123:0.123)) ) ) ) @@ -7453,7 +8781,7 @@ (INSTANCE mprj.fanout19) (DELAY (ABSOLUTE - (IOPATH A X (0.236:0.236:0.236) (0.250:0.250:0.250)) + (IOPATH A X (0.236:0.236:0.236) (0.251:0.251:0.251)) ) ) ) @@ -7480,7 +8808,7 @@ (INSTANCE mprj.fanout25) (DELAY (ABSOLUTE - (IOPATH A X (0.398:0.398:0.398) (0.360:0.360:0.360)) + (IOPATH A X (0.398:0.398:0.398) (0.361:0.361:0.361)) ) ) ) @@ -9019,7 +10347,7 @@ (INSTANCE mprj.input1) (DELAY (ABSOLUTE - (IOPATH A X (0.338:0.338:0.338) (0.188:0.188:0.188)) + (IOPATH A X (0.357:0.357:0.357) (0.324:0.324:0.324)) ) ) ) @@ -9064,7 +10392,7 @@ (INSTANCE mprj.output10) (DELAY (ABSOLUTE - (IOPATH A X (0.543:0.543:0.543) (0.462:0.463:0.465)) + (IOPATH A X (0.546:0.546:0.546) (0.464:0.465:0.466)) ) ) ) @@ -9073,7 +10401,7 @@ (INSTANCE mprj.output11) (DELAY (ABSOLUTE - (IOPATH A X (0.514:0.514:0.514) (0.453:0.453:0.453)) + (IOPATH A X (0.516:0.516:0.516) (0.455:0.455:0.455)) ) ) ) @@ -9082,7 +10410,7 @@ (INSTANCE mprj.output12) (DELAY (ABSOLUTE - (IOPATH A X (0.482:0.482:0.482) (0.416:0.416:0.416)) + (IOPATH A X (0.477:0.477:0.477) (0.412:0.412:0.412)) ) ) ) @@ -9091,7 +10419,7 @@ (INSTANCE mprj.output2) (DELAY (ABSOLUTE - (IOPATH A X (0.462:0.462:0.462) (0.419:0.419:0.419)) + (IOPATH A X (0.473:0.473:0.473) (0.426:0.426:0.426)) ) ) ) @@ -9100,7 +10428,7 @@ (INSTANCE mprj.output3) (DELAY (ABSOLUTE - (IOPATH A X (0.470:0.470:0.470) (0.419:0.419:0.419)) + (IOPATH A X (0.464:0.464:0.464) (0.415:0.415:0.415)) ) ) ) @@ -9109,7 +10437,7 @@ (INSTANCE mprj.output4) (DELAY (ABSOLUTE - (IOPATH A X (0.480:0.481:0.481) (0.433:0.434:0.435)) + (IOPATH A X (0.480:0.480:0.481) (0.433:0.434:0.434)) ) ) ) @@ -9118,7 +10446,7 @@ (INSTANCE mprj.output5) (DELAY (ABSOLUTE - (IOPATH A X (0.497:0.497:0.497) (0.431:0.431:0.431)) + (IOPATH A X (0.499:0.499:0.499) (0.433:0.433:0.433)) ) ) ) @@ -9127,7 +10455,7 @@ (INSTANCE mprj.output6) (DELAY (ABSOLUTE - (IOPATH A X (0.511:0.511:0.511) (0.427:0.427:0.427)) + (IOPATH A X (0.513:0.513:0.514) (0.428:0.428:0.429)) ) ) ) @@ -9136,7 +10464,7 @@ (INSTANCE mprj.output7) (DELAY (ABSOLUTE - (IOPATH A X (0.501:0.501:0.502) (0.411:0.411:0.411)) + (IOPATH A X (0.503:0.504:0.504) (0.412:0.412:0.412)) ) ) ) @@ -9145,7 +10473,7 @@ (INSTANCE mprj.output8) (DELAY (ABSOLUTE - (IOPATH A X (0.556:0.556:0.556) (0.459:0.459:0.459)) + (IOPATH A X (0.558:0.558:0.558) (0.461:0.461:0.461)) ) ) ) @@ -9154,7 +10482,7 @@ (INSTANCE mprj.output9) (DELAY (ABSOLUTE - (IOPATH A X (0.575:0.575:0.575) (0.468:0.469:0.471)) + (IOPATH A X (0.576:0.576:0.576) (0.469:0.471:0.472)) ) ) ) @@ -9194,4 +10522,7280 @@ ) ) ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._332_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.077:0.077:0.077) (0.042:0.042:0.042)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._333_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.040:0.040:0.040) (0.009:0.009:0.009)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._334_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.050:0.050:0.050) (0.023:0.023:0.023)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._335_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.045:0.045:0.045) (0.021:0.021:0.021)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._336_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.045:0.045:0.045) (0.021:0.021:0.021)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._337_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.056:0.056:0.056) (0.030:0.030:0.030)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._338_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.046:0.046:0.046) (0.020:0.020:0.020)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._339_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.091:0.091:0.091) (-0.007:-0.007:-0.007)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._340_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.113:0.113:0.113) (0.128:0.128:0.128)) + (IOPATH B X (0.107:0.107:0.107) (0.134:0.134:0.134)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._341_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.174:0.174:0.174) (0.158:0.158:0.158)) + (IOPATH B X (0.171:0.171:0.171) (0.170:0.170:0.170)) + (IOPATH C X (0.169:0.169:0.169) (0.176:0.176:0.176)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._342_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.096:0.096:0.096) (0.034:0.034:0.034)) + (IOPATH A2 Y (0.109:0.110:0.110) (0.042:0.042:0.042)) + (IOPATH B1 Y (0.071:0.071:0.071) (0.023:0.023:0.023)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4b_2") + (INSTANCE mprj2._343_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.196:0.196:0.196) (0.158:0.158:0.158)) + (IOPATH B X (0.150:0.150:0.150) (0.148:0.148:0.148)) + (IOPATH C X (0.158:0.158:0.158) (0.165:0.165:0.165)) + (IOPATH D X (0.159:0.159:0.159) (0.178:0.178:0.178)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._344_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.201:0.201:0.201) (0.177:0.177:0.177)) + (IOPATH B X (0.150:0.150:0.150) (0.160:0.161:0.162)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a311oi_2") + (INSTANCE mprj2._345_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.135:0.135:0.135) (0.060:0.060:0.060)) + (IOPATH A2 Y (0.153:0.153:0.153) (0.049:0.049:0.049)) + (IOPATH A3 Y (0.177:0.177:0.178) (0.058:0.058:0.058)) + (IOPATH B1 Y (0.082:0.083:0.084) (0.028:0.028:0.029)) + (IOPATH C1 Y (0.070:0.070:0.070) (0.021:0.021:0.021)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._346_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.111:0.111:0.111) (0.046:0.046:0.046)) + (IOPATH A X (0.082:0.082:0.082) (0.118:0.118:0.118)) + (IOPATH B X (0.087:0.088:0.088) (0.040:0.040:0.040)) + (IOPATH B X (0.086:0.086:0.086) (0.095:0.095:0.096)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._347_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.073:0.073:0.074) (0.025:0.025:0.025)) + (IOPATH B Y (0.050:0.051:0.052) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._348_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.084:0.084:0.084) (0.135:0.135:0.135)) + (IOPATH A2 X (0.067:0.067:0.067) (0.114:0.115:0.115)) + (IOPATH B1 X (0.058:0.058:0.058) (0.062:0.064:0.066)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._349_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.076:0.076:0.076) (0.024:0.024:0.024)) + (IOPATH B Y (0.054:0.054:0.054) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._350_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.063:0.063:0.063) (0.022:0.022:0.022)) + (IOPATH B Y (0.051:0.051:0.051) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._351_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.134:0.134:0.134) (0.135:0.135:0.135)) + (IOPATH B X (0.146:0.146:0.146) (0.157:0.157:0.157)) + (IOPATH C X (0.139:0.139:0.139) (0.158:0.158:0.158)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._352_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.070:0.070:0.070) (0.047:0.047:0.047)) + (IOPATH B Y (0.065:0.066:0.067) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._353_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.072:0.072:0.072) (0.100:0.100:0.100)) + (IOPATH A Y (0.106:0.106:0.106) (0.040:0.040:0.040)) + (IOPATH B Y (0.061:0.061:0.061) (0.075:0.077:0.079)) + (IOPATH B Y (0.071:0.072:0.074) (0.030:0.030:0.030)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._354_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.082:0.082:0.082) (0.180:0.180:0.180)) + (IOPATH B X (0.070:0.071:0.071) (0.159:0.160:0.160)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor3b_2") + (INSTANCE mprj2._355_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.178:0.178:0.178) (0.046:0.046:0.046)) + (IOPATH B Y (0.158:0.158:0.158) (0.041:0.041:0.041)) + (IOPATH C_N Y (0.159:0.159:0.159) (0.118:0.118:0.118)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4b_2") + (INSTANCE mprj2._356_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.243:0.243:0.243) (0.186:0.186:0.186)) + (IOPATH B X (0.191:0.191:0.191) (0.169:0.169:0.169)) + (IOPATH C X (0.199:0.199:0.199) (0.182:0.183:0.184)) + (IOPATH D X (0.214:0.214:0.214) (0.194:0.198:0.201)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3_2") + (INSTANCE mprj2._357_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.083:0.083:0.083) (0.074:0.074:0.074)) + (IOPATH B Y (0.084:0.084:0.084) (0.075:0.075:0.075)) + (IOPATH C Y (0.073:0.076:0.080) (0.073:0.073:0.073)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._358_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.090:0.090:0.090) (0.105:0.105:0.105)) + (IOPATH B X (0.092:0.093:0.093) (0.119:0.119:0.119)) + (IOPATH C X (0.104:0.104:0.105) (0.139:0.141:0.142)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21o_2") + (INSTANCE mprj2._359_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.082:0.082:0.082) (0.129:0.129:0.129)) + (IOPATH A2 X (0.082:0.082:0.082) (0.136:0.136:0.136)) + (IOPATH B1 X (0.057:0.057:0.057) (0.090:0.090:0.090)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3b_2") + (INSTANCE mprj2._360_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.137:0.137:0.138) (0.126:0.126:0.126)) + (IOPATH B X (0.104:0.105:0.106) (0.130:0.132:0.134)) + (IOPATH C X (0.098:0.098:0.099) (0.121:0.122:0.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._361_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.066:0.066:0.066) (0.087:0.087:0.087)) + (IOPATH A Y (0.096:0.096:0.096) (0.037:0.037:0.037)) + (IOPATH B Y (0.067:0.067:0.067) (0.086:0.086:0.086)) + (IOPATH B Y (0.082:0.082:0.082) (0.032:0.032:0.032)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._362_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.039:0.039:0.039) (0.023:0.023:0.023)) + (IOPATH B Y (0.053:0.054:0.055) (0.029:0.029:0.030)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._363_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.145:0.145:0.145) (0.133:0.133:0.133)) + (IOPATH B X (0.160:0.160:0.160) (0.157:0.157:0.157)) + (IOPATH C X (0.169:0.169:0.169) (0.176:0.176:0.176)) + (IOPATH D X (0.165:0.165:0.165) (0.176:0.177:0.178)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._364_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.154:0.154:0.154) (0.147:0.147:0.147)) + (IOPATH B X (0.117:0.117:0.117) (0.146:0.146:0.146)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._365_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.073:0.073:0.073) (0.096:0.096:0.096)) + (IOPATH A Y (0.106:0.106:0.106) (0.042:0.042:0.042)) + (IOPATH B Y (0.065:0.065:0.065) (0.079:0.080:0.081)) + (IOPATH B Y (0.077:0.078:0.079) (0.032:0.032:0.032)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._366_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.158:0.158:0.158) (0.149:0.149:0.149)) + (IOPATH B X (0.121:0.121:0.121) (0.151:0.151:0.151)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._367_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.143:0.143:0.144) (0.136:0.137:0.138)) + (IOPATH B X (0.129:0.129:0.129) (0.140:0.140:0.140)) + (IOPATH C X (0.131:0.131:0.131) (0.149:0.149:0.149)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._368_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.064:0.064:0.064) (0.022:0.022:0.022)) + (IOPATH B Y (0.047:0.047:0.048) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._369_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.086:0.086:0.086) (0.129:0.129:0.129)) + (IOPATH A2 X (0.098:0.098:0.098) (0.157:0.157:0.157)) + (IOPATH A3 X (0.094:0.094:0.094) (0.157:0.158:0.159)) + (IOPATH B1 X (0.056:0.056:0.056) (0.080:0.080:0.080)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._370_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.127:0.128:0.129) (0.129:0.129:0.129)) + (IOPATH B X (0.079:0.079:0.079) (0.115:0.115:0.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._371_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.074:0.076:0.077) (0.023:0.023:0.023)) + (IOPATH B Y (0.048:0.049:0.049) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a22o_2") + (INSTANCE mprj2._372_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.086:0.086:0.086) (0.127:0.127:0.127)) + (IOPATH A2 X (0.073:0.074:0.075) (0.121:0.123:0.124)) + (IOPATH B1 X (0.068:0.069:0.069) (0.094:0.094:0.094)) + (IOPATH B2 X (0.071:0.071:0.071) (0.095:0.096:0.097)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._373_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.107:0.107:0.107) (0.043:0.043:0.043)) + (IOPATH A X (0.074:0.074:0.074) (0.119:0.119:0.119)) + (IOPATH B X (0.081:0.081:0.082) (0.037:0.037:0.037)) + (IOPATH B X (0.077:0.077:0.077) (0.093:0.094:0.095)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._374_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.175:0.175:0.175) (0.149:0.149:0.149)) + (IOPATH B X (0.194:0.194:0.194) (0.172:0.173:0.175)) + (IOPATH C X (0.180:0.180:0.180) (0.173:0.174:0.174)) + (IOPATH D X (0.183:0.183:0.183) (0.180:0.181:0.181)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._375_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.136:0.136:0.136) (0.136:0.136:0.136)) + (IOPATH B X (0.122:0.122:0.122) (0.137:0.137:0.137)) + (IOPATH C X (0.131:0.131:0.131) (0.149:0.150:0.151)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._376_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.102:0.102:0.102) (0.042:0.042:0.042)) + (IOPATH A X (0.074:0.074:0.074) (0.114:0.114:0.114)) + (IOPATH B X (0.072:0.072:0.073) (0.031:0.031:0.031)) + (IOPATH B X (0.077:0.077:0.077) (0.083:0.084:0.085)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._377_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.091:0.091:0.091) (0.032:0.032:0.032)) + (IOPATH A2 Y (0.103:0.105:0.106) (0.040:0.040:0.040)) + (IOPATH B1 Y (0.070:0.070:0.070) (0.020:0.020:0.020)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._378_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.139:0.139:0.139) (0.134:0.134:0.134)) + (IOPATH B X (0.098:0.098:0.098) (0.131:0.131:0.131)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._379_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.096:0.096:0.096) (0.145:0.145:0.145)) + (IOPATH A2 X (0.077:0.077:0.077) (0.124:0.124:0.124)) + (IOPATH B1 X (0.082:0.082:0.082) (0.085:0.086:0.088)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._380_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.082:0.082:0.082) (0.028:0.028:0.028)) + (IOPATH A2 Y (0.074:0.076:0.078) (0.027:0.027:0.027)) + (IOPATH B1 Y (0.036:0.037:0.038) (0.015:0.015:0.014)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._381_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.088:0.088:0.088) (0.134:0.134:0.134)) + (IOPATH A2 X (0.082:0.082:0.082) (0.123:0.124:0.125)) + (IOPATH B1_N X (0.122:0.124:0.126) (0.093:0.093:0.093)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._382_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.070:0.070:0.070) (0.024:0.024:0.024)) + (IOPATH B Y (0.050:0.051:0.051) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._383_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.074:0.075:0.077) (0.026:0.026:0.026)) + (IOPATH B Y (0.056:0.056:0.056) (0.020:0.020:0.020)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._384_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.336:0.336:0.336) (0.286:0.286:0.286)) + (IOPATH B Y (0.299:0.299:0.299) (0.213:0.213:0.213)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._385_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.284:0.284:0.284) (0.256:0.256:0.256)) + (IOPATH B Y (0.234:0.234:0.234) (0.162:0.162:0.162)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._386_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.091:0.092:0.092) (0.009:0.008:0.007)) + (IOPATH B Y (0.093:0.093:0.093) (0.023:0.023:0.022)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__mux2_1") + (INSTANCE mprj2._387_) + (DELAY + (ABSOLUTE + (IOPATH A0 X (0.085:0.085:0.085) (0.150:0.150:0.150)) + (IOPATH A1 X (0.080:0.081:0.081) (0.152:0.154:0.157)) + (IOPATH S X (0.140:0.140:0.140) (0.192:0.192:0.192)) + (IOPATH S X (0.097:0.097:0.097) (0.192:0.192:0.192)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._388_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.106:0.106:0.106) (0.044:0.044:0.044)) + (IOPATH A X (0.076:0.076:0.076) (0.117:0.117:0.117)) + (IOPATH B X (0.092:0.092:0.092) (0.038:0.038:0.038)) + (IOPATH B X (0.077:0.077:0.077) (0.105:0.105:0.105)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._389_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.097:0.097:0.097) (0.382:0.382:0.382)) + (IOPATH B X (0.094:0.094:0.094) (0.369:0.369:0.369)) + (IOPATH C X (0.094:0.094:0.094) (0.349:0.349:0.349)) + (IOPATH D X (0.078:0.078:0.078) (0.299:0.299:0.299)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._390_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.108:0.108:0.108) (0.396:0.396:0.396)) + (IOPATH B X (0.094:0.094:0.094) (0.376:0.376:0.376)) + (IOPATH C X (0.093:0.093:0.093) (0.354:0.354:0.354)) + (IOPATH D X (0.090:0.090:0.090) (0.311:0.311:0.311)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._391_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.082:0.082:0.082) (0.371:0.371:0.371)) + (IOPATH B X (0.094:0.094:0.094) (0.365:0.365:0.365)) + (IOPATH C X (0.092:0.092:0.092) (0.345:0.345:0.345)) + (IOPATH D X (0.089:0.089:0.089) (0.302:0.302:0.302)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._392_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.098:0.098:0.098) (0.383:0.383:0.383)) + (IOPATH B X (0.080:0.080:0.080) (0.365:0.365:0.365)) + (IOPATH C X (0.069:0.069:0.070) (0.349:0.349:0.349)) + (IOPATH D X (0.063:0.064:0.064) (0.303:0.303:0.303)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._393_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.114:0.114:0.114) (0.405:0.405:0.405)) + (IOPATH B X (0.095:0.095:0.095) (0.383:0.383:0.383)) + (IOPATH C X (0.078:0.078:0.078) (0.363:0.363:0.363)) + (IOPATH D X (0.075:0.075:0.076) (0.321:0.321:0.321)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4b_2") + (INSTANCE mprj2._394_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.091:0.091:0.091) (0.380:0.380:0.380)) + (IOPATH B X (0.092:0.092:0.092) (0.362:0.362:0.362)) + (IOPATH C X (0.080:0.080:0.080) (0.340:0.340:0.340)) + (IOPATH D_N X (0.139:0.139:0.139) (0.323:0.323:0.323)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._395_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.061:0.061:0.061) (0.020:0.020:0.020)) + (IOPATH B Y (0.056:0.056:0.056) (0.015:0.015:0.015)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4bb_2") + (INSTANCE mprj2._396_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.069:0.069:0.069) (0.363:0.363:0.363)) + (IOPATH B X (0.096:0.096:0.096) (0.350:0.350:0.350)) + (IOPATH C_N X (0.133:0.133:0.133) (0.345:0.345:0.345)) + (IOPATH D_N X (0.121:0.121:0.121) (0.291:0.291:0.291)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._397_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.109:0.109:0.109) (0.397:0.397:0.397)) + (IOPATH B X (0.096:0.096:0.096) (0.377:0.377:0.377)) + (IOPATH C X (0.096:0.096:0.096) (0.357:0.357:0.357)) + (IOPATH D X (0.087:0.087:0.087) (0.311:0.311:0.311)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._398_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.096:0.096:0.096) (0.382:0.382:0.382)) + (IOPATH B X (0.100:0.100:0.100) (0.375:0.375:0.375)) + (IOPATH C X (0.084:0.084:0.084) (0.345:0.345:0.345)) + (IOPATH D X (0.078:0.078:0.078) (0.300:0.300:0.300)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._399_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.107:0.108:0.108) (0.430:0.430:0.430)) + (IOPATH B X (0.104:0.104:0.104) (0.415:0.415:0.415)) + (IOPATH C X (0.104:0.104:0.105) (0.396:0.396:0.396)) + (IOPATH D X (0.099:0.100:0.100) (0.351:0.351:0.351)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._400_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.070:0.070:0.070) (0.030:0.030:0.030)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._401_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.098:0.098:0.098) (0.383:0.383:0.383)) + (IOPATH B X (0.097:0.097:0.097) (0.372:0.372:0.372)) + (IOPATH C X (0.094:0.094:0.094) (0.349:0.349:0.349)) + (IOPATH D X (0.091:0.091:0.091) (0.307:0.307:0.307)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._402_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.103:0.103:0.103) (0.390:0.390:0.390)) + (IOPATH B X (0.097:0.097:0.097) (0.376:0.376:0.376)) + (IOPATH C X (0.084:0.084:0.084) (0.349:0.349:0.349)) + (IOPATH D X (0.096:0.096:0.096) (0.314:0.314:0.314)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._403_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.095:0.095:0.095) (0.377:0.377:0.377)) + (IOPATH B X (0.092:0.092:0.092) (0.364:0.364:0.364)) + (IOPATH C X (0.076:0.076:0.076) (0.336:0.336:0.336)) + (IOPATH D X (0.088:0.088:0.088) (0.301:0.301:0.301)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._404_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.084:0.084:0.084) (0.375:0.375:0.375)) + (IOPATH B X (0.088:0.088:0.088) (0.364:0.364:0.364)) + (IOPATH C X (0.085:0.085:0.085) (0.342:0.342:0.342)) + (IOPATH D X (0.085:0.085:0.085) (0.301:0.301:0.301)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._405_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.077:0.077:0.077) (0.393:0.393:0.394)) + (IOPATH B X (0.079:0.079:0.079) (0.383:0.383:0.383)) + (IOPATH C X (0.074:0.075:0.075) (0.359:0.359:0.359)) + (IOPATH D X (0.072:0.072:0.072) (0.317:0.317:0.317)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._406_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.096:0.096:0.096) (0.193:0.193:0.193)) + (IOPATH B X (0.083:0.083:0.083) (0.172:0.172:0.172)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._407_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.123:0.123:0.123) (0.119:0.119:0.119)) + (IOPATH B X (0.111:0.111:0.111) (0.122:0.122:0.122)) + (IOPATH C X (0.116:0.116:0.116) (0.133:0.133:0.133)) + (IOPATH D X (0.120:0.120:0.120) (0.141:0.141:0.141)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4b_2") + (INSTANCE mprj2._408_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.091:0.091:0.091) (0.389:0.389:0.389)) + (IOPATH B X (0.106:0.106:0.106) (0.378:0.378:0.378)) + (IOPATH C X (0.077:0.077:0.077) (0.349:0.349:0.349)) + (IOPATH D_N X (0.136:0.136:0.136) (0.331:0.331:0.331)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._409_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.084:0.084:0.084) (0.378:0.378:0.378)) + (IOPATH B X (0.092:0.092:0.092) (0.370:0.370:0.370)) + (IOPATH C X (0.085:0.085:0.085) (0.346:0.346:0.346)) + (IOPATH D X (0.096:0.096:0.096) (0.312:0.312:0.312)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4bb_2") + (INSTANCE mprj2._410_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.100:0.100:0.100) (0.364:0.364:0.364)) + (IOPATH B X (0.086:0.086:0.086) (0.341:0.341:0.341)) + (IOPATH C_N X (0.127:0.127:0.127) (0.337:0.337:0.337)) + (IOPATH D_N X (0.119:0.119:0.119) (0.284:0.284:0.284)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._411_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.124:0.124:0.124) (0.446:0.446:0.446)) + (IOPATH B X (0.124:0.125:0.125) (0.435:0.435:0.435)) + (IOPATH C X (0.120:0.120:0.120) (0.411:0.411:0.411)) + (IOPATH D X (0.115:0.116:0.117) (0.366:0.366:0.366)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._412_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.088:0.088:0.089) (0.038:0.038:0.038)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._413_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.079:0.079:0.079) (0.022:0.022:0.022)) + (IOPATH B Y (0.047:0.047:0.047) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._414_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.076:0.076:0.076) (0.049:0.049:0.049)) + (IOPATH B Y (0.073:0.073:0.073) (0.048:0.048:0.048)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._415_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.074:0.075:0.075) (0.104:0.104:0.104)) + (IOPATH B X (0.084:0.084:0.085) (0.116:0.119:0.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._416_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.075:0.075:0.075) (0.103:0.103:0.103)) + (IOPATH A Y (0.112:0.112:0.112) (0.043:0.043:0.043)) + (IOPATH B Y (0.064:0.064:0.064) (0.079:0.082:0.085)) + (IOPATH B Y (0.078:0.080:0.083) (0.032:0.032:0.032)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._417_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.212:0.212:0.212) (0.172:0.172:0.172)) + (IOPATH B X (0.203:0.203:0.203) (0.180:0.180:0.180)) + (IOPATH C X (0.201:0.201:0.201) (0.189:0.189:0.189)) + (IOPATH D X (0.212:0.212:0.212) (0.209:0.209:0.209)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._418_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.096:0.096:0.096) (0.139:0.139:0.139)) + (IOPATH A2 X (0.080:0.080:0.080) (0.139:0.139:0.139)) + (IOPATH A3 X (0.097:0.097:0.097) (0.165:0.165:0.165)) + (IOPATH B1 X (0.059:0.059:0.059) (0.084:0.084:0.084)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._419_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.134:0.135:0.136) (0.135:0.135:0.135)) + (IOPATH B X (0.078:0.078:0.078) (0.113:0.113:0.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._420_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.067:0.067:0.067) (0.045:0.045:0.045)) + (IOPATH B Y (0.072:0.073:0.075) (0.052:0.052:0.053)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._421_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.076:0.076:0.076) (0.175:0.175:0.175)) + (IOPATH B X (0.080:0.080:0.080) (0.161:0.162:0.163)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._422_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.105:0.105:0.105) (0.134:0.134:0.134)) + (IOPATH B X (0.098:0.099:0.100) (0.121:0.121:0.121)) + (IOPATH C X (0.095:0.095:0.095) (0.126:0.126:0.126)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._423_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.074:0.074:0.074) (0.108:0.108:0.108)) + (IOPATH A Y (0.114:0.114:0.114) (0.040:0.040:0.040)) + (IOPATH B Y (0.062:0.062:0.062) (0.079:0.079:0.080)) + (IOPATH B Y (0.075:0.076:0.076) (0.030:0.031:0.031)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._424_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.099:0.099:0.099) (0.145:0.145:0.145)) + (IOPATH A2 X (0.087:0.087:0.087) (0.145:0.145:0.145)) + (IOPATH A3 X (0.096:0.096:0.096) (0.157:0.158:0.159)) + (IOPATH B1 X (0.064:0.064:0.064) (0.091:0.091:0.091)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand4_2") + (INSTANCE mprj2._425_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.079:0.079:0.079) (0.065:0.065:0.065)) + (IOPATH B Y (0.071:0.071:0.071) (0.063:0.063:0.063)) + (IOPATH C Y (0.085:0.085:0.085) (0.068:0.068:0.068)) + (IOPATH D Y (0.081:0.082:0.084) (0.072:0.072:0.072)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._426_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.102:0.102:0.102) (0.131:0.131:0.131)) + (IOPATH B X (0.091:0.091:0.091) (0.115:0.115:0.115)) + (IOPATH C X (0.098:0.099:0.100) (0.131:0.135:0.139)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._427_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.158:0.158:0.158) (0.144:0.144:0.144)) + (IOPATH B X (0.138:0.138:0.138) (0.141:0.141:0.141)) + (IOPATH C X (0.135:0.135:0.135) (0.146:0.146:0.146)) + (IOPATH D X (0.144:0.144:0.144) (0.162:0.162:0.162)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._428_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.137:0.137:0.137) (0.138:0.139:0.140)) + (IOPATH B X (0.122:0.122:0.122) (0.141:0.142:0.143)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211oi_2") + (INSTANCE mprj2._429_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.106:0.106:0.106) (0.028:0.028:0.028)) + (IOPATH A2 Y (0.142:0.145:0.148) (0.038:0.039:0.040)) + (IOPATH B1 Y (0.086:0.086:0.086) (0.026:0.026:0.026)) + (IOPATH C1 Y (0.059:0.059:0.059) (0.019:0.019:0.019)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._430_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.077:0.077:0.077) (0.053:0.053:0.053)) + (IOPATH B Y (0.075:0.076:0.076) (0.053:0.053:0.053)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o211a_2") + (INSTANCE mprj2._431_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.104:0.104:0.104) (0.164:0.164:0.164)) + (IOPATH A2 X (0.095:0.095:0.095) (0.143:0.143:0.144)) + (IOPATH B1 X (0.085:0.086:0.086) (0.084:0.085:0.087)) + (IOPATH C1 X (0.087:0.087:0.087) (0.100:0.100:0.101)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._432_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.124:0.124:0.124) (0.128:0.128:0.128)) + (IOPATH B X (0.121:0.121:0.121) (0.137:0.137:0.137)) + (IOPATH C X (0.122:0.122:0.122) (0.143:0.144:0.144)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ai_2") + (INSTANCE mprj2._433_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.091:0.091:0.091) (0.036:0.036:0.036)) + (IOPATH A2 Y (0.083:0.085:0.086) (0.033:0.033:0.033)) + (IOPATH B1 Y (0.067:0.068:0.068) (0.025:0.025:0.025)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._434_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.073:0.073:0.073) (0.027:0.027:0.027)) + (IOPATH A2 Y (0.091:0.092:0.094) (0.034:0.034:0.034)) + (IOPATH B1 Y (0.041:0.042:0.043) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._435_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.075:0.075:0.075) (0.174:0.174:0.174)) + (IOPATH B X (0.063:0.063:0.063) (0.152:0.153:0.153)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._436_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.037:0.037:0.037)) + (IOPATH B Y (0.054:0.054:0.055) (0.037:0.037:0.037)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._437_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.102:0.102:0.103) (0.131:0.131:0.131)) + (IOPATH B X (0.088:0.088:0.088) (0.114:0.114:0.114)) + (IOPATH C X (0.096:0.097:0.097) (0.121:0.123:0.124)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._438_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.117:0.117:0.117) (0.114:0.114:0.114)) + (IOPATH B X (0.124:0.124:0.124) (0.131:0.131:0.131)) + (IOPATH C X (0.137:0.137:0.137) (0.153:0.153:0.153)) + (IOPATH D X (0.129:0.129:0.129) (0.147:0.147:0.147)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._439_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.151:0.151:0.151) (0.140:0.141:0.142)) + (IOPATH B X (0.137:0.137:0.137) (0.144:0.145:0.146)) + (IOPATH C X (0.137:0.137:0.137) (0.152:0.153:0.154)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._440_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.064:0.064:0.064) (0.022:0.022:0.022)) + (IOPATH A2 Y (0.077:0.079:0.081) (0.028:0.028:0.028)) + (IOPATH B1 Y (0.044:0.044:0.045) (0.015:0.015:0.015)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._441_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.112:0.112:0.112) (0.128:0.128:0.128)) + (IOPATH B X (0.106:0.106:0.106) (0.131:0.132:0.133)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._442_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.071:0.071:0.071) (0.023:0.023:0.023)) + (IOPATH B Y (0.048:0.048:0.049) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._443_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.059:0.059) (0.021:0.021:0.021)) + (IOPATH B Y (0.047:0.047:0.047) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._444_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.085:0.085:0.085) (0.108:0.108:0.108)) + (IOPATH B X (0.093:0.093:0.093) (0.125:0.125:0.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._445_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.221:0.221:0.222) (0.169:0.170:0.172)) + (IOPATH B X (0.210:0.210:0.210) (0.178:0.179:0.180)) + (IOPATH C X (0.210:0.210:0.210) (0.188:0.189:0.190)) + (IOPATH D X (0.211:0.211:0.211) (0.194:0.194:0.194)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._446_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.086:0.086:0.086) (0.133:0.133:0.133)) + (IOPATH A2 X (0.072:0.072:0.072) (0.115:0.115:0.116)) + (IOPATH B1_N X (0.138:0.140:0.141) (0.107:0.107:0.107)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._447_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.109:0.109:0.109) (0.043:0.043:0.043)) + (IOPATH A X (0.074:0.074:0.074) (0.121:0.121:0.121)) + (IOPATH B X (0.082:0.083:0.084) (0.037:0.037:0.037)) + (IOPATH B X (0.076:0.076:0.076) (0.095:0.096:0.097)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._448_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.088:0.088:0.088) (0.027:0.027:0.027)) + (IOPATH A2 Y (0.093:0.094:0.095) (0.034:0.034:0.034)) + (IOPATH B1 Y (0.050:0.050:0.050) (0.014:0.014:0.014)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._449_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.126:0.126:0.126) (0.139:0.139:0.139)) + (IOPATH B X (0.141:0.141:0.141) (0.164:0.164:0.164)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._450_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.124:0.124:0.124) (0.131:0.132:0.133)) + (IOPATH B X (0.111:0.111:0.111) (0.134:0.135:0.135)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._451_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.069:0.069:0.069) (0.024:0.024:0.024)) + (IOPATH B Y (0.050:0.050:0.051) (0.019:0.019:0.019)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._452_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.149:0.149:0.149) (0.144:0.144:0.144)) + (IOPATH B X (0.156:0.156:0.156) (0.158:0.159:0.160)) + (IOPATH C X (0.142:0.142:0.142) (0.158:0.159:0.159)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._453_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.089:0.089:0.089) (0.029:0.029:0.029)) + (IOPATH B Y (0.060:0.060:0.061) (0.022:0.022:0.022)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._454_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.067:0.067:0.068) (0.024:0.024:0.024)) + (IOPATH B Y (0.042:0.044:0.047) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._455_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.164:0.164:0.164) (0.145:0.145:0.145)) + (IOPATH B X (0.144:0.144:0.144) (0.143:0.143:0.143)) + (IOPATH C X (0.165:0.165:0.165) (0.167:0.168:0.170)) + (IOPATH D X (0.155:0.155:0.155) (0.165:0.165:0.166)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._456_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.113:0.113:0.113) (0.046:0.046:0.046)) + (IOPATH A X (0.079:0.079:0.079) (0.122:0.122:0.122)) + (IOPATH B X (0.079:0.079:0.080) (0.035:0.035:0.035)) + (IOPATH B X (0.081:0.081:0.081) (0.088:0.089:0.089)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._457_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.106:0.106:0.106) (0.124:0.124:0.124)) + (IOPATH B X (0.091:0.091:0.091) (0.119:0.120:0.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._458_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.108:0.108:0.108) (0.044:0.044:0.044)) + (IOPATH A X (0.075:0.075:0.075) (0.119:0.119:0.119)) + (IOPATH B X (0.072:0.073:0.074) (0.033:0.033:0.033)) + (IOPATH B X (0.077:0.077:0.077) (0.084:0.085:0.086)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._459_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.144:0.144:0.144) (0.133:0.133:0.133)) + (IOPATH B X (0.141:0.141:0.141) (0.145:0.145:0.145)) + (IOPATH C X (0.134:0.134:0.134) (0.149:0.149:0.149)) + (IOPATH D X (0.144:0.144:0.144) (0.167:0.167:0.167)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._460_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.175:0.175:0.175) (0.155:0.156:0.157)) + (IOPATH B X (0.162:0.162:0.162) (0.161:0.161:0.161)) + (IOPATH C X (0.158:0.158:0.158) (0.164:0.165:0.167)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._461_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.086:0.086:0.086) (0.133:0.133:0.133)) + (IOPATH A2 X (0.069:0.069:0.069) (0.112:0.113:0.113)) + (IOPATH B1_N X (0.133:0.133:0.134) (0.102:0.102:0.102)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._462_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.055:0.055:0.055) (0.038:0.038:0.038)) + (IOPATH B Y (0.066:0.067:0.067) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._463_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.110:0.110:0.110) (0.046:0.046:0.046)) + (IOPATH A X (0.079:0.079:0.079) (0.119:0.119:0.119)) + (IOPATH B X (0.082:0.083:0.083) (0.038:0.038:0.038)) + (IOPATH B X (0.082:0.082:0.082) (0.092:0.093:0.093)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._464_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.112:0.112:0.112) (0.119:0.119:0.119)) + (IOPATH B X (0.120:0.120:0.120) (0.135:0.135:0.135)) + (IOPATH C X (0.129:0.129:0.129) (0.149:0.149:0.150)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._465_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.074:0.074:0.074) (0.099:0.099:0.099)) + (IOPATH A Y (0.107:0.107:0.107) (0.041:0.041:0.041)) + (IOPATH B Y (0.060:0.061:0.062) (0.075:0.076:0.077)) + (IOPATH B Y (0.072:0.073:0.074) (0.030:0.030:0.031)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._466_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.130:0.130:0.130) (0.121:0.121:0.121)) + (IOPATH B X (0.140:0.140:0.140) (0.141:0.141:0.141)) + (IOPATH C X (0.138:0.138:0.138) (0.148:0.148:0.148)) + (IOPATH D X (0.150:0.151:0.151) (0.163:0.164:0.164)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._467_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.106:0.106:0.106) (0.044:0.044:0.044)) + (IOPATH A X (0.076:0.076:0.076) (0.117:0.117:0.117)) + (IOPATH B X (0.071:0.072:0.073) (0.031:0.031:0.031)) + (IOPATH B X (0.077:0.077:0.077) (0.083:0.084:0.084)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._468_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.105:0.105:0.105) (0.043:0.043:0.043)) + (IOPATH A X (0.075:0.075:0.075) (0.117:0.117:0.117)) + (IOPATH B X (0.070:0.071:0.072) (0.031:0.031:0.032)) + (IOPATH B X (0.076:0.076:0.076) (0.082:0.083:0.084)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._469_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.112:0.112:0.112) (0.119:0.119:0.119)) + (IOPATH B X (0.113:0.113:0.113) (0.132:0.132:0.132)) + (IOPATH C X (0.110:0.110:0.110) (0.140:0.140:0.140)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._470_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.119:0.119:0.119) (0.124:0.124:0.124)) + (IOPATH B X (0.101:0.101:0.102) (0.119:0.120:0.121)) + (IOPATH C X (0.101:0.101:0.101) (0.126:0.127:0.127)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._471_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.172:0.172:0.172) (0.154:0.155:0.156)) + (IOPATH B X (0.159:0.159:0.159) (0.159:0.159:0.160)) + (IOPATH C X (0.153:0.153:0.153) (0.162:0.163:0.163)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._472_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.054:0.054:0.054) (0.036:0.036:0.036)) + (IOPATH B Y (0.064:0.064:0.065) (0.044:0.044:0.044)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._473_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.107:0.107:0.107) (0.045:0.045:0.045)) + (IOPATH A X (0.076:0.076:0.076) (0.118:0.118:0.118)) + (IOPATH B X (0.079:0.079:0.080) (0.036:0.036:0.036)) + (IOPATH B X (0.078:0.078:0.078) (0.090:0.091:0.091)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._474_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.113:0.113:0.113) (0.119:0.119:0.119)) + (IOPATH B X (0.123:0.123:0.123) (0.138:0.138:0.138)) + (IOPATH C X (0.130:0.130:0.131) (0.150:0.150:0.151)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._475_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.075:0.075:0.075) (0.103:0.103:0.103)) + (IOPATH A Y (0.112:0.112:0.112) (0.043:0.043:0.043)) + (IOPATH B Y (0.061:0.062:0.063) (0.076:0.077:0.077)) + (IOPATH B Y (0.075:0.075:0.076) (0.031:0.031:0.031)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._476_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.112:0.112:0.112) (0.046:0.046:0.046)) + (IOPATH A X (0.079:0.079:0.079) (0.121:0.121:0.121)) + (IOPATH B X (0.075:0.076:0.076) (0.033:0.033:0.033)) + (IOPATH B X (0.080:0.080:0.080) (0.085:0.086:0.086)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._477_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.141:0.141:0.141) (0.131:0.131:0.131)) + (IOPATH B X (0.126:0.126:0.126) (0.133:0.133:0.133)) + (IOPATH C X (0.130:0.130:0.130) (0.146:0.146:0.146)) + (IOPATH D X (0.141:0.141:0.141) (0.165:0.165:0.165)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._478_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.197:0.197:0.197) (0.158:0.159:0.160)) + (IOPATH B X (0.186:0.186:0.186) (0.167:0.167:0.168)) + (IOPATH C X (0.180:0.180:0.180) (0.171:0.172:0.173)) + (IOPATH D X (0.185:0.185:0.185) (0.179:0.180:0.181)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a41o_2") + (INSTANCE mprj2._479_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.116:0.116:0.116) (0.150:0.150:0.150)) + (IOPATH A2 X (0.118:0.118:0.118) (0.167:0.167:0.167)) + (IOPATH A3 X (0.119:0.119:0.119) (0.184:0.184:0.184)) + (IOPATH A4 X (0.113:0.113:0.113) (0.176:0.177:0.177)) + (IOPATH B1 X (0.062:0.062:0.062) (0.087:0.087:0.087)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._480_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.131:0.132:0.133) (0.133:0.133:0.133)) + (IOPATH B X (0.074:0.075:0.076) (0.107:0.109:0.111)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._481_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.103:0.103:0.103) (0.042:0.042:0.042)) + (IOPATH A X (0.075:0.075:0.075) (0.114:0.114:0.114)) + (IOPATH B X (0.079:0.080:0.081) (0.037:0.037:0.037)) + (IOPATH B X (0.079:0.079:0.079) (0.090:0.091:0.092)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._482_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.141:0.141:0.141) (0.139:0.139:0.139)) + (IOPATH B X (0.137:0.137:0.137) (0.148:0.148:0.148)) + (IOPATH C X (0.146:0.146:0.146) (0.160:0.161:0.162)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._483_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.075:0.075:0.075) (0.027:0.027:0.027)) + (IOPATH A2 Y (0.089:0.090:0.091) (0.034:0.034:0.034)) + (IOPATH B1 Y (0.052:0.052:0.052) (0.015:0.015:0.015)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._484_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.066:0.066:0.067) (0.023:0.023:0.023)) + (IOPATH B Y (0.051:0.051:0.051) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._485_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.130:0.130:0.130) (0.121:0.121:0.121)) + (IOPATH B X (0.142:0.142:0.142) (0.143:0.143:0.143)) + (IOPATH C X (0.140:0.140:0.140) (0.149:0.149:0.149)) + (IOPATH D X (0.153:0.153:0.153) (0.164:0.165:0.166)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._486_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.105:0.105:0.105) (0.043:0.043:0.043)) + (IOPATH A X (0.076:0.076:0.076) (0.116:0.116:0.116)) + (IOPATH B X (0.076:0.077:0.078) (0.034:0.034:0.034)) + (IOPATH B X (0.079:0.079:0.079) (0.087:0.088:0.088)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._487_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.105:0.105:0.105) (0.043:0.043:0.043)) + (IOPATH A X (0.076:0.076:0.076) (0.115:0.115:0.115)) + (IOPATH B X (0.074:0.075:0.076) (0.033:0.033:0.033)) + (IOPATH B X (0.079:0.079:0.079) (0.084:0.085:0.086)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._488_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.133:0.133:0.133) (0.129:0.129:0.129)) + (IOPATH B X (0.085:0.085:0.085) (0.138:0.138:0.139)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._489_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.115:0.115:0.115) (0.129:0.129:0.129)) + (IOPATH B X (0.121:0.121:0.121) (0.146:0.146:0.146)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._490_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.071:0.071:0.071) (0.024:0.024:0.024)) + (IOPATH B Y (0.049:0.050:0.050) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._491_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.076:0.076:0.076) (0.175:0.175:0.175)) + (IOPATH B X (0.066:0.066:0.066) (0.154:0.154:0.154)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._492_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.068:0.068:0.068) (0.046:0.046:0.046)) + (IOPATH B Y (0.064:0.065:0.065) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._493_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.098:0.098:0.098) (0.128:0.129:0.129)) + (IOPATH B X (0.090:0.090:0.090) (0.116:0.116:0.116)) + (IOPATH C X (0.100:0.100:0.101) (0.126:0.128:0.129)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._494_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.169:0.169:0.169) (0.147:0.147:0.147)) + (IOPATH B X (0.179:0.179:0.179) (0.168:0.168:0.168)) + (IOPATH C X (0.184:0.184:0.184) (0.184:0.184:0.184)) + (IOPATH D X (0.172:0.172:0.172) (0.175:0.175:0.175)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._495_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.073:0.073:0.073) (0.097:0.097:0.097)) + (IOPATH A Y (0.104:0.104:0.104) (0.041:0.041:0.041)) + (IOPATH B Y (0.062:0.062:0.062) (0.076:0.077:0.079)) + (IOPATH B Y (0.072:0.074:0.075) (0.030:0.030:0.031)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._496_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.078:0.078:0.078) (0.177:0.177:0.177)) + (IOPATH B X (0.076:0.076:0.076) (0.160:0.161:0.162)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._497_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.057:0.057:0.057) (0.036:0.036:0.036)) + (IOPATH B Y (0.058:0.060:0.061) (0.040:0.040:0.040)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._498_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.100:0.100:0.100) (0.130:0.130:0.130)) + (IOPATH B X (0.095:0.095:0.095) (0.118:0.118:0.118)) + (IOPATH C X (0.100:0.100:0.101) (0.126:0.127:0.127)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._499_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.115:0.115:0.115) (0.131:0.131:0.131)) + (IOPATH B X (0.101:0.101:0.101) (0.130:0.130:0.130)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._500_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.113:0.113:0.113) (0.123:0.124:0.125)) + (IOPATH B X (0.107:0.107:0.107) (0.131:0.132:0.132)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._501_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.069:0.069:0.069) (0.024:0.024:0.024)) + (IOPATH A2 Y (0.082:0.083:0.084) (0.029:0.029:0.029)) + (IOPATH B1 Y (0.043:0.044:0.044) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._502_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.133:0.133:0.133) (0.134:0.134:0.134)) + (IOPATH B X (0.130:0.130:0.130) (0.139:0.140:0.141)) + (IOPATH C X (0.123:0.123:0.124) (0.144:0.144:0.144)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._503_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.076:0.076:0.076) (0.024:0.024:0.024)) + (IOPATH B Y (0.048:0.048:0.049) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._504_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.064:0.065:0.065) (0.023:0.023:0.023)) + (IOPATH B Y (0.052:0.052:0.052) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._505_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.100:0.100:0.100) (0.119:0.119:0.119)) + (IOPATH B X (0.092:0.092:0.092) (0.125:0.125:0.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._506_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.135:0.135:0.135) (0.131:0.132:0.133)) + (IOPATH B X (0.130:0.130:0.130) (0.141:0.141:0.141)) + (IOPATH C X (0.129:0.129:0.129) (0.147:0.147:0.147)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._507_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.087:0.087:0.087) (0.133:0.133:0.133)) + (IOPATH A2 X (0.074:0.074:0.074) (0.116:0.117:0.118)) + (IOPATH B1_N X (0.128:0.129:0.130) (0.097:0.097:0.097)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._508_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.149:0.149:0.149) (0.151:0.151:0.151)) + (IOPATH B X (0.136:0.136:0.136) (0.151:0.151:0.152)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._509_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.076:0.076:0.076) (0.024:0.024:0.024)) + (IOPATH B Y (0.048:0.049:0.049) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._510_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.065:0.066:0.066) (0.022:0.022:0.022)) + (IOPATH B Y (0.048:0.048:0.048) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._511_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.111:0.111:0.111) (0.044:0.044:0.044)) + (IOPATH A X (0.076:0.076:0.076) (0.122:0.122:0.122)) + (IOPATH B X (0.078:0.078:0.078) (0.035:0.035:0.035)) + (IOPATH B X (0.078:0.078:0.078) (0.089:0.089:0.090)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._512_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.106:0.106:0.106) (0.036:0.036:0.036)) + (IOPATH A2 Y (0.103:0.103:0.104) (0.039:0.039:0.039)) + (IOPATH B1 Y (0.064:0.064:0.064) (0.021:0.021:0.021)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._513_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.152:0.152:0.152) (0.136:0.136:0.136)) + (IOPATH B X (0.162:0.162:0.162) (0.159:0.159:0.159)) + (IOPATH C X (0.149:0.149:0.149) (0.158:0.158:0.158)) + (IOPATH D X (0.147:0.147:0.147) (0.158:0.158:0.159)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._514_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.060:0.063:0.067) (0.023:0.023:0.024)) + (IOPATH B Y (0.047:0.048:0.050) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._515_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.130:0.130:0.130) (0.123:0.123:0.123)) + (IOPATH B X (0.115:0.115:0.115) (0.124:0.124:0.124)) + (IOPATH C X (0.117:0.117:0.117) (0.134:0.134:0.134)) + (IOPATH D X (0.126:0.126:0.126) (0.149:0.149:0.149)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._516_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.215:0.215:0.215) (0.166:0.167:0.168)) + (IOPATH B X (0.212:0.212:0.212) (0.180:0.181:0.181)) + (IOPATH C X (0.210:0.211:0.211) (0.188:0.189:0.189)) + (IOPATH D X (0.214:0.214:0.214) (0.195:0.196:0.197)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._517_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.085:0.085:0.085) (0.132:0.132:0.132)) + (IOPATH A2 X (0.073:0.073:0.073) (0.114:0.115:0.116)) + (IOPATH B1_N X (0.139:0.140:0.141) (0.107:0.107:0.107)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._518_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.114:0.114:0.114) (0.044:0.044:0.044)) + (IOPATH A X (0.076:0.076:0.076) (0.125:0.125:0.125)) + (IOPATH B X (0.084:0.085:0.086) (0.038:0.038:0.038)) + (IOPATH B X (0.078:0.078:0.078) (0.096:0.097:0.099)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._519_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.098:0.098:0.098) (0.030:0.030:0.030)) + (IOPATH A2 Y (0.100:0.101:0.102) (0.037:0.037:0.037)) + (IOPATH B1 Y (0.057:0.057:0.057) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._520_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.167:0.167:0.167) (0.158:0.158:0.158)) + (IOPATH B X (0.155:0.155:0.155) (0.161:0.161:0.161)) + (IOPATH C X (0.160:0.160:0.160) (0.172:0.173:0.174)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._521_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.064:0.064:0.064) (0.022:0.022:0.022)) + (IOPATH B Y (0.049:0.050:0.051) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._522_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.075:0.075:0.075) (0.024:0.024:0.024)) + (IOPATH B Y (0.051:0.052:0.052) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._523_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.061:0.061:0.061) (0.038:0.038:0.038)) + (IOPATH B Y (0.058:0.059:0.060) (0.040:0.040:0.040)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._524_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.118:0.120:0.122) (0.125:0.125:0.125)) + (IOPATH B X (0.079:0.080:0.080) (0.111:0.113:0.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._525_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.173:0.173:0.173) (0.154:0.154:0.154)) + (IOPATH B X (0.163:0.163:0.163) (0.159:0.159:0.159)) + (IOPATH C X (0.150:0.150:0.150) (0.157:0.157:0.157)) + (IOPATH D X (0.162:0.162:0.162) (0.176:0.176:0.176)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._526_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.186:0.186:0.186) (0.167:0.168:0.169)) + (IOPATH B X (0.171:0.171:0.171) (0.169:0.170:0.171)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._527_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.066:0.066:0.066) (0.023:0.023:0.023)) + (IOPATH A2 Y (0.081:0.083:0.085) (0.029:0.029:0.029)) + (IOPATH B1 Y (0.055:0.056:0.056) (0.012:0.012:0.012)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._528_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.111:0.111:0.111) (0.042:0.042:0.042)) + (IOPATH A X (0.074:0.074:0.074) (0.123:0.123:0.123)) + (IOPATH B X (0.082:0.082:0.082) (0.037:0.037:0.037)) + (IOPATH B X (0.076:0.076:0.076) (0.095:0.096:0.096)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._529_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.092:0.092:0.092) (0.027:0.027:0.027)) + (IOPATH A2 Y (0.094:0.095:0.095) (0.035:0.035:0.035)) + (IOPATH B1 Y (0.052:0.052:0.052) (0.014:0.014:0.014)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._530_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.161:0.161:0.161) (0.155:0.155:0.155)) + (IOPATH B X (0.147:0.147:0.147) (0.156:0.156:0.156)) + (IOPATH C X (0.154:0.154:0.154) (0.168:0.169:0.169)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._531_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.068:0.068:0.068) (0.024:0.024:0.024)) + (IOPATH B Y (0.051:0.052:0.052) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._532_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.110:0.110:0.110) (0.108:0.108:0.108)) + (IOPATH B X (0.116:0.116:0.116) (0.125:0.125:0.125)) + (IOPATH C X (0.137:0.137:0.137) (0.154:0.154:0.154)) + (IOPATH D X (0.135:0.135:0.135) (0.155:0.155:0.155)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._533_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.112:0.112:0.112) (0.045:0.045:0.045)) + (IOPATH A X (0.078:0.078:0.078) (0.121:0.121:0.121)) + (IOPATH B X (0.077:0.078:0.079) (0.035:0.035:0.035)) + (IOPATH B X (0.080:0.080:0.080) (0.087:0.088:0.089)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._534_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.134:0.134:0.134) (0.124:0.124:0.124)) + (IOPATH B X (0.141:0.141:0.141) (0.142:0.142:0.142)) + (IOPATH C X (0.161:0.161:0.161) (0.171:0.171:0.171)) + (IOPATH D X (0.152:0.152:0.152) (0.167:0.167:0.167)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._535_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.078:0.078:0.079) (0.059:0.059:0.059)) + (IOPATH B Y (0.071:0.072:0.073) (0.051:0.051:0.051)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._536_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.080:0.080:0.080) (0.132:0.132:0.132)) + (IOPATH A2 X (0.062:0.062:0.062) (0.109:0.110:0.111)) + (IOPATH B1 X (0.060:0.061:0.061) (0.070:0.074:0.078)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._537_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.171:0.171:0.171) (0.148:0.148:0.148)) + (IOPATH B X (0.176:0.176:0.176) (0.162:0.164:0.165)) + (IOPATH C X (0.162:0.162:0.162) (0.162:0.163:0.164)) + (IOPATH D X (0.163:0.163:0.163) (0.167:0.168:0.169)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._538_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.075:0.075:0.075) (0.101:0.101:0.101)) + (IOPATH A Y (0.109:0.109:0.109) (0.042:0.042:0.042)) + (IOPATH B Y (0.064:0.064:0.064) (0.079:0.083:0.086)) + (IOPATH B Y (0.077:0.080:0.084) (0.032:0.032:0.032)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._539_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.078:0.078:0.078) (0.025:0.025:0.025)) + (IOPATH B Y (0.052:0.053:0.054) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._540_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.073:0.073:0.073) (0.051:0.051:0.051)) + (IOPATH B Y (0.067:0.069:0.070) (0.048:0.048:0.049)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._541_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.129:0.129:0.129) (0.127:0.127:0.127)) + (IOPATH B X (0.086:0.086:0.087) (0.118:0.120:0.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._542_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.096:0.096:0.096) (0.107:0.107:0.107)) + (IOPATH B X (0.121:0.121:0.121) (0.137:0.137:0.137)) + (IOPATH C X (0.108:0.108:0.108) (0.132:0.133:0.134)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._543_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.074:0.074:0.074) (0.100:0.100:0.100)) + (IOPATH A Y (0.108:0.108:0.108) (0.042:0.042:0.042)) + (IOPATH B Y (0.063:0.063:0.063) (0.078:0.080:0.083)) + (IOPATH B Y (0.075:0.078:0.080) (0.031:0.031:0.031)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._544_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.093:0.093:0.093) (0.106:0.106:0.106)) + (IOPATH B X (0.118:0.118:0.118) (0.136:0.136:0.136)) + (IOPATH C X (0.106:0.106:0.106) (0.135:0.135:0.135)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._545_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.120:0.120:0.120) (0.125:0.125:0.125)) + (IOPATH B X (0.105:0.105:0.105) (0.121:0.122:0.123)) + (IOPATH C X (0.102:0.102:0.102) (0.127:0.127:0.128)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._546_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.175:0.175:0.175) (0.156:0.157:0.158)) + (IOPATH B X (0.161:0.161:0.161) (0.159:0.160:0.161)) + (IOPATH C X (0.156:0.156:0.156) (0.163:0.164:0.165)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._547_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.087:0.087:0.087) (0.133:0.133:0.133)) + (IOPATH A2 X (0.069:0.069:0.069) (0.112:0.113:0.113)) + (IOPATH B1_N X (0.133:0.134:0.134) (0.102:0.102:0.102)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._548_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.056:0.056:0.056) (0.038:0.038:0.038)) + (IOPATH B Y (0.066:0.066:0.067) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._549_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.106:0.106:0.106) (0.044:0.044:0.044)) + (IOPATH A X (0.076:0.076:0.076) (0.117:0.117:0.117)) + (IOPATH B X (0.079:0.079:0.080) (0.036:0.036:0.036)) + (IOPATH B X (0.078:0.078:0.078) (0.090:0.091:0.091)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._550_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.118:0.118:0.118) (0.124:0.124:0.124)) + (IOPATH B X (0.116:0.116:0.116) (0.132:0.132:0.132)) + (IOPATH C X (0.129:0.129:0.130) (0.149:0.150:0.150)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._551_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.073:0.073:0.073) (0.103:0.103:0.103)) + (IOPATH A Y (0.109:0.109:0.109) (0.040:0.040:0.040)) + (IOPATH B Y (0.059:0.060:0.061) (0.075:0.075:0.076)) + (IOPATH B Y (0.071:0.071:0.072) (0.029:0.029:0.030)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._552_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.109:0.109:0.109) (0.043:0.043:0.043)) + (IOPATH A X (0.075:0.075:0.075) (0.121:0.121:0.121)) + (IOPATH B X (0.070:0.071:0.072) (0.030:0.031:0.031)) + (IOPATH B X (0.076:0.076:0.076) (0.083:0.083:0.084)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._553_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.117:0.117:0.117) (0.115:0.115:0.115)) + (IOPATH B X (0.143:0.143:0.143) (0.148:0.148:0.148)) + (IOPATH C X (0.140:0.140:0.140) (0.158:0.158:0.158)) + (IOPATH D X (0.123:0.123:0.123) (0.143:0.143:0.143)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._554_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.210:0.210:0.210) (0.165:0.166:0.167)) + (IOPATH B X (0.198:0.198:0.198) (0.172:0.174:0.175)) + (IOPATH C X (0.193:0.193:0.193) (0.178:0.179:0.180)) + (IOPATH D X (0.197:0.197:0.197) (0.185:0.187:0.188)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a41o_2") + (INSTANCE mprj2._555_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.109:0.109:0.109) (0.143:0.143:0.143)) + (IOPATH A2 X (0.117:0.117:0.117) (0.167:0.167:0.167)) + (IOPATH A3 X (0.116:0.116:0.116) (0.182:0.182:0.182)) + (IOPATH A4 X (0.109:0.109:0.109) (0.172:0.173:0.173)) + (IOPATH B1 X (0.056:0.056:0.056) (0.081:0.081:0.081)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._556_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.133:0.134:0.135) (0.134:0.134:0.134)) + (IOPATH B X (0.073:0.074:0.075) (0.105:0.107:0.109)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._557_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.119:0.119:0.119) (0.047:0.047:0.047)) + (IOPATH A X (0.081:0.081:0.081) (0.127:0.127:0.127)) + (IOPATH B X (0.086:0.087:0.088) (0.041:0.041:0.041)) + (IOPATH B X (0.084:0.084:0.084) (0.095:0.096:0.097)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3_2") + (INSTANCE mprj2._558_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.084:0.084:0.084) (0.070:0.070:0.070)) + (IOPATH B Y (0.080:0.080:0.080) (0.069:0.069:0.069)) + (IOPATH C Y (0.079:0.080:0.081) (0.066:0.066:0.066)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21o_2") + (INSTANCE mprj2._559_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.086:0.086:0.086) (0.137:0.137:0.137)) + (IOPATH A2 X (0.087:0.087:0.087) (0.139:0.139:0.140)) + (IOPATH B1 X (0.059:0.059:0.059) (0.093:0.093:0.093)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._560_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.081:0.082:0.083) (0.109:0.113:0.116)) + (IOPATH B X (0.074:0.075:0.075) (0.107:0.108:0.109)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._561_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.128:0.128:0.128) (0.120:0.120:0.120)) + (IOPATH B X (0.134:0.134:0.134) (0.137:0.137:0.137)) + (IOPATH C X (0.138:0.138:0.138) (0.148:0.148:0.148)) + (IOPATH D X (0.154:0.154:0.154) (0.165:0.167:0.168)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._562_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.073:0.073:0.073) (0.096:0.096:0.096)) + (IOPATH A Y (0.106:0.106:0.106) (0.042:0.042:0.042)) + (IOPATH B Y (0.065:0.065:0.065) (0.086:0.089:0.093)) + (IOPATH B Y (0.084:0.088:0.091) (0.032:0.033:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._563_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.102:0.102:0.102) (0.041:0.041:0.041)) + (IOPATH A X (0.073:0.073:0.073) (0.113:0.113:0.113)) + (IOPATH B X (0.070:0.071:0.072) (0.031:0.031:0.031)) + (IOPATH B X (0.076:0.076:0.076) (0.082:0.083:0.084)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._564_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.401:0.401:0.401) (0.362:0.362:0.362)) + (IOPATH B X (0.403:0.403:0.403) (0.354:0.354:0.354)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._565_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.138:0.138:0.138) (0.102:0.102:0.102)) + (IOPATH B Y (0.149:0.149:0.149) (0.108:0.108:0.108)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__mux4_2") + (INSTANCE mprj2._566_) + (DELAY + (ABSOLUTE + (IOPATH A0 X (0.209:0.209:0.209) (0.320:0.320:0.320)) + (IOPATH A1 X (0.208:0.208:0.208) (0.316:0.316:0.316)) + (IOPATH A2 X (0.210:0.210:0.210) (0.324:0.324:0.324)) + (IOPATH A3 X (0.205:0.205:0.205) (0.325:0.325:0.325)) + (IOPATH S0 X (0.290:0.290:0.290) (0.369:0.369:0.369)) + (IOPATH S0 X (0.215:0.215:0.215) (0.291:0.291:0.291)) + (IOPATH S1 X (0.218:0.218:0.218) (0.228:0.228:0.228)) + (IOPATH S1 X (0.197:0.197:0.197) (0.222:0.222:0.222)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._567_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.085:0.087:0.088) (0.042:0.043:0.043)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._568_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.122:0.122:0.122) (0.127:0.127:0.127)) + (IOPATH B X (0.169:0.170:0.170) (0.222:0.223:0.223)) + (IOPATH C X (0.158:0.158:0.158) (0.210:0.210:0.210)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._569_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.093:0.093:0.093) (0.125:0.125:0.125)) + (IOPATH B Y (0.046:0.046:0.046) (0.033:0.033:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o2bb2a_2") + (INSTANCE mprj2._570_) + (DELAY + (ABSOLUTE + (IOPATH A1_N X (0.175:0.175:0.175) (0.149:0.149:0.149)) + (IOPATH A2_N X (0.138:0.139:0.141) (0.130:0.130:0.131)) + (IOPATH B1 X (0.116:0.116:0.116) (0.166:0.166:0.166)) + (IOPATH B2 X (0.103:0.103:0.103) (0.155:0.155:0.155)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o22a_2") + (INSTANCE mprj2._571_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.115:0.115:0.115) (0.169:0.169:0.169)) + (IOPATH A2 X (0.127:0.127:0.127) (0.235:0.235:0.235)) + (IOPATH B1 X (0.109:0.109:0.110) (0.147:0.147:0.148)) + (IOPATH B2 X (0.096:0.097:0.097) (0.131:0.133:0.135)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._572_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.093:0.093:0.093) (0.105:0.105:0.105)) + (IOPATH B X (0.143:0.144:0.144) (0.203:0.204:0.205)) + (IOPATH C X (0.133:0.133:0.133) (0.191:0.191:0.191)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3b_2") + (INSTANCE mprj2._573_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.153:0.153:0.153) (0.131:0.131:0.131)) + (IOPATH B X (0.117:0.117:0.117) (0.134:0.134:0.134)) + (IOPATH C X (0.104:0.104:0.104) (0.129:0.129:0.129)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._574_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.078:0.078:0.078) (0.028:0.028:0.028)) + (IOPATH A2 Y (0.106:0.106:0.106) (0.035:0.035:0.035)) + (IOPATH B1 Y (0.061:0.061:0.061) (0.013:0.013:0.013)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o32a_2") + (INSTANCE mprj2._575_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.129:0.130:0.131) (0.260:0.261:0.262)) + (IOPATH A2 X (0.128:0.128:0.128) (0.247:0.248:0.248)) + (IOPATH A3 X (0.129:0.131:0.133) (0.222:0.224:0.226)) + (IOPATH B1 X (0.142:0.142:0.142) (0.216:0.216:0.216)) + (IOPATH B2 X (0.119:0.119:0.119) (0.144:0.144:0.144)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._576_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.066:0.066:0.066) (0.023:0.023:0.023)) + (IOPATH B Y (0.051:0.052:0.052) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._577_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.147:0.148:0.148) (0.049:0.050:0.050)) + (IOPATH A2 Y (0.155:0.159:0.162) (0.058:0.058:0.058)) + (IOPATH B1 Y (0.098:0.098:0.098) (0.036:0.036:0.036)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o221a_2") + (INSTANCE mprj2._578_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.112:0.112:0.112) (0.181:0.181:0.181)) + (IOPATH A2 X (0.137:0.137:0.137) (0.246:0.246:0.246)) + (IOPATH B1 X (0.106:0.107:0.108) (0.158:0.159:0.160)) + (IOPATH B2 X (0.102:0.103:0.103) (0.143:0.145:0.147)) + (IOPATH C1 X (0.091:0.091:0.091) (0.086:0.086:0.086)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o22a_2") + (INSTANCE mprj2._579_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.083:0.083:0.083) (0.145:0.145:0.145)) + (IOPATH A2 X (0.102:0.101:0.101) (0.218:0.219:0.220)) + (IOPATH B1 X (0.097:0.097:0.098) (0.153:0.153:0.153)) + (IOPATH B2 X (0.068:0.068:0.068) (0.113:0.113:0.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o221a_2") + (INSTANCE mprj2._580_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.154:0.154:0.154) (0.210:0.210:0.210)) + (IOPATH A2 X (0.184:0.184:0.184) (0.257:0.257:0.258)) + (IOPATH B1 X (0.186:0.186:0.186) (0.259:0.259:0.259)) + (IOPATH B2 X (0.149:0.149:0.149) (0.177:0.177:0.177)) + (IOPATH C1 X (0.127:0.128:0.129) (0.102:0.103:0.104)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._581_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.082:0.083:0.085) (0.180:0.183:0.185)) + (IOPATH B X (0.094:0.095:0.095) (0.174:0.177:0.180)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._582_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.080:0.083:0.086) (0.166:0.168:0.170)) + (IOPATH B X (0.063:0.063:0.063) (0.157:0.157:0.157)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._583_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.105:0.106:0.106) (0.203:0.203:0.204)) + (IOPATH B X (0.110:0.110:0.110) (0.192:0.196:0.199)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or3b_2") + (INSTANCE mprj2._584_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.167:0.170:0.174) (0.336:0.338:0.340)) + (IOPATH B X (0.164:0.164:0.165) (0.325:0.327:0.330)) + (IOPATH C_N X (0.211:0.211:0.212) (0.323:0.323:0.323)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._585_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.083:0.083:0.083) (0.187:0.189:0.190)) + (IOPATH B X (0.070:0.071:0.071) (0.158:0.158:0.159)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a2bb2o_2") + (INSTANCE mprj2._586_) + (DELAY + (ABSOLUTE + (IOPATH A1_N X (0.291:0.294:0.297) (0.211:0.211:0.211)) + (IOPATH A2_N X (0.269:0.269:0.270) (0.197:0.197:0.197)) + (IOPATH B1 X (0.246:0.246:0.247) (0.249:0.252:0.255)) + (IOPATH B2 X (0.223:0.224:0.224) (0.225:0.225:0.225)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._587_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.105:0.107:0.108) (0.033:0.033:0.033)) + (IOPATH B Y (0.074:0.077:0.081) (0.025:0.025:0.025)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211o_2") + (INSTANCE mprj2._588_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.205:0.205:0.205) (0.285:0.287:0.288)) + (IOPATH A2 X (0.196:0.196:0.196) (0.299:0.299:0.299)) + (IOPATH B1 X (0.181:0.181:0.181) (0.218:0.219:0.220)) + (IOPATH C1 X (0.172:0.172:0.173) (0.205:0.205:0.205)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211o_2") + (INSTANCE mprj2._589_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.285:0.288:0.290) (0.297:0.299:0.302)) + (IOPATH A2 X (0.279:0.279:0.279) (0.335:0.335:0.335)) + (IOPATH B1 X (0.263:0.263:0.263) (0.250:0.252:0.253)) + (IOPATH C1 X (0.255:0.255:0.255) (0.237:0.237:0.237)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or3b_2") + (INSTANCE mprj2._590_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.351:0.352:0.352) (0.443:0.445:0.448)) + (IOPATH B X (0.352:0.353:0.353) (0.426:0.428:0.431)) + (IOPATH C_N X (0.386:0.389:0.393) (0.421:0.422:0.423)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3b_2") + (INSTANCE mprj2._591_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.198:0.198:0.199) (0.231:0.235:0.238)) + (IOPATH B Y (0.179:0.179:0.179) (0.144:0.144:0.144)) + (IOPATH C Y (0.173:0.176:0.179) (0.149:0.151:0.154)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._592_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.091:0.091:0.091) (-0.007:-0.007:-0.007)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._593_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.080:0.080:0.080) (0.003:0.003:0.003)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._594_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.081:0.081:0.081) (0.004:0.004:0.004)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._595_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.081:0.081:0.081) (0.004:0.004:0.004)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._596_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.077:0.077:0.077) (0.001:0.001:0.001)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._597_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.080:0.080:0.080) (0.003:0.003:0.003)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._598_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.080:0.080:0.080) (0.003:0.003:0.003)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._599_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._600_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._601_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._602_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._603_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.019:0.019:0.019)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._604_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._605_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._606_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._607_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.020:0.020:0.020)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._608_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._609_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._610_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.086:0.086:0.086) (-0.004:-0.004:-0.004)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._611_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.085:0.085:0.085) (-0.004:-0.004:-0.004)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._612_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.085:0.085:0.085) (-0.005:-0.005:-0.005)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._613_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.035:0.035:0.035) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._614_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.085:0.085:0.085) (-0.005:-0.005:-0.005)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._615_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.087:0.087:0.087) (-0.003:-0.003:-0.003)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._616_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.036:0.036:0.036) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._617_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.036:0.036:0.036) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._618_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.036:0.036:0.036) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._619_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.035:0.035:0.035) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._620_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.036:0.036:0.036) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._621_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.038:0.038:0.038) (0.020:0.020:0.020)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._622_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._623_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.036:0.036:0.036) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._624_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._625_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._626_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._627_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._628_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._629_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._630_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.019:0.019:0.019)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._631_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._632_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.015:0.015:0.015)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._633_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._634_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.078:0.078:0.078) (-0.000:-0.000:-0.000)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._635_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.081:0.081:0.081) (0.002:0.002:0.002)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._636_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.078:0.078:0.078) (-0.001:-0.001:-0.001)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._637_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._638_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.080:0.080:0.080) (0.002:0.002:0.002)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._639_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.081:0.081:0.081) (0.002:0.002:0.002)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._640_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.084:0.084:0.084) (0.005:0.005:0.005)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._641_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.077:0.077:0.077) (-0.001:-0.001:-0.001)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._642_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.089:0.089:0.089) (-0.008:-0.008:-0.008)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._643_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._644_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._645_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.019:0.019:0.019)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._646_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.040:0.040:0.040) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._647_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._648_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.040:0.040:0.040) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._649_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.040:0.040:0.040) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._650_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.089:0.089:0.089) (-0.008:-0.008:-0.008)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._651_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._652_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.076:0.076:0.076) (0.004:0.004:0.004)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._653_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.076:0.076:0.076) (0.003:0.003:0.003)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._654_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.040:0.040:0.040) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._655_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.074:0.074:0.074) (0.002:0.002:0.002)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._656_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.078:0.078:0.078) (0.005:0.005:0.005)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._657_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.039:0.039:0.039) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._658_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.074:0.074:0.074) (0.002:0.002:0.002)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._659_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.075:0.075:0.075) (0.003:0.003:0.003)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._660_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.089:0.089:0.089) (-0.009:-0.009:-0.009)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._661_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.039:0.039:0.039) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._662_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.090:0.090:0.090) (-0.007:-0.007:-0.007)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._663_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.086:0.086:0.086) (-0.004:-0.004:-0.004)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._664_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.086:0.086:0.086) (-0.003:-0.003:-0.003)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._665_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.085:0.085:0.085) (-0.005:-0.005:-0.005)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._666_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.015:0.015:0.015)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._667_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.040:0.040:0.040) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._668_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.039:0.039:0.039) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._669_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.092:0.092:0.092) (-0.006:-0.006:-0.006)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._670_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.092:0.092:0.092) (-0.006:-0.006:-0.006)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._671_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._672_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.044:0.044:0.044) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._673_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.044:0.044:0.044) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._674_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._675_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.321:0.321:0.321) (0.317:0.317:0.317)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.131:-0.131:-0.131)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.255:0.255:0.255)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._676_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.303:0.303:0.303) (0.306:0.306:0.306)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.131:-0.131:-0.131)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.255:0.255:0.255)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._677_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.224:0.224:0.224) (0.252:0.252:0.252)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.244:0.244:0.244)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._678_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.244:0.244:0.244) (0.268:0.268:0.268)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.245:0.245:0.245)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._679_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.225:0.225:0.225) (0.252:0.252:0.252)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.245:0.245:0.245)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._680_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.225:0.225:0.225) (0.252:0.252:0.252)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.205:0.205:0.205)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.134:-0.134:-0.134)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.242:0.242:0.242)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._681_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.246:0.246:0.246) (0.269:0.269:0.269)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.244:0.244:0.244)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._682_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.223:0.223:0.223) (0.251:0.251:0.251)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.244:0.244:0.244)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._683_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.247:0.247:0.247) (0.270:0.270:0.270)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018)) + (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.025)) + (SETUP (posedge D) (posedge CLK) (0.034:0.034:0.034)) + (SETUP (negedge D) (posedge CLK) (0.068:0.068:0.069)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._684_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.234:0.234:0.234) (0.259:0.259:0.259)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._685_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.221:0.221:0.221) (0.249:0.249:0.249)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._686_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.236:0.236:0.236) (0.261:0.261:0.261)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.026)) + (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) + (SETUP (negedge D) (posedge CLK) (0.068:0.069:0.070)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._687_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.229:0.229:0.229) (0.255:0.255:0.255)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._688_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.224:0.224:0.224) (0.251:0.251:0.251)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._689_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.259:0.259:0.259) (0.278:0.278:0.278)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._690_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.241:0.241:0.241) (0.265:0.265:0.265)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._691_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.248:0.248:0.248) (0.271:0.271:0.271)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._692_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.238:0.238:0.238) (0.263:0.263:0.263)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._693_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.218:0.218:0.218) (0.246:0.246:0.246)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.021:-0.021:-0.021)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.038:0.038:0.038)) + (SETUP (negedge D) (posedge CLK) (0.073:0.074:0.074)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._694_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.229:0.229:0.229) (0.255:0.255:0.255)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.250:0.250:0.250)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._695_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.250:0.250:0.250)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._696_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.224:0.224:0.224) (0.252:0.252:0.252)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.025)) + (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) + (SETUP (negedge D) (posedge CLK) (0.068:0.069:0.069)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.250:0.250:0.250)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._697_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.204:0.204:0.204)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._698_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.225:0.225:0.225) (0.252:0.252:0.252)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.249:0.249:0.249)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._699_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.211:0.211:0.211) (0.240:0.240:0.240)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.251:0.251:0.251)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._700_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.240:0.240:0.240)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.205:0.205:0.205)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._701_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.240:0.240:0.240)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.205:0.205:0.205)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._702_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.205:0.205:0.205)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._703_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.228:0.228:0.228) (0.255:0.255:0.255)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (negedge CLK) (0.142:0.142:0.142)) + (WIDTH (negedge RESET_B) (0.204:0.204:0.204)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._704_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.227:0.227:0.227) (0.254:0.254:0.254)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (negedge CLK) (0.142:0.142:0.142)) + (WIDTH (negedge RESET_B) (0.204:0.204:0.204)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._705_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.211:0.211:0.211) (0.240:0.240:0.240)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.207:0.207:0.207)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._706_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (negedge CLK) (0.142:0.142:0.142)) + (WIDTH (negedge RESET_B) (0.211:0.211:0.211)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._707_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.211:0.211:0.211) (0.240:0.240:0.240)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.023:-0.023:-0.023)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.066:0.066:0.067)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.204:0.204:0.204)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._708_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.222:0.222:0.222) (0.250:0.250:0.250)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018)) + (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.025)) + (SETUP (posedge D) (posedge CLK) (0.034:0.034:0.034)) + (SETUP (negedge D) (posedge CLK) (0.068:0.068:0.069)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._709_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.211:0.211:0.211) (0.239:0.239:0.239)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.149:0.149:0.149)) + (WIDTH (negedge CLK) (0.142:0.142:0.142)) + (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._710_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.230:0.230:0.230) (0.257:0.257:0.257)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.149:0.149:0.149)) + (WIDTH (negedge CLK) (0.142:0.142:0.142)) + (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._711_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.231:0.231:0.231) (0.258:0.258:0.258)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.023:-0.023:-0.023)) + (SETUP (posedge D) (posedge CLK) (0.037:0.037:0.037)) + (SETUP (negedge D) (posedge CLK) (0.067:0.067:0.067)) + (WIDTH (posedge CLK) (0.149:0.149:0.149)) + (WIDTH (negedge CLK) (0.142:0.142:0.142)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._712_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) + (WIDTH (posedge CLK) (0.149:0.149:0.149)) + (WIDTH (negedge CLK) (0.142:0.142:0.142)) + (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._713_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.210:0.210:0.210) (0.239:0.239:0.239)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.149:0.149:0.149)) + (WIDTH (negedge CLK) (0.142:0.142:0.142)) + (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._714_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.211:0.211:0.211) (0.239:0.239:0.239)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.149:0.149:0.149)) + (WIDTH (negedge CLK) (0.142:0.142:0.142)) + (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._715_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.230:0.230:0.230) (0.257:0.257:0.257)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.026)) + (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) + (SETUP (negedge D) (posedge CLK) (0.069:0.069:0.069)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (negedge CLK) (0.142:0.142:0.142)) + (WIDTH (negedge RESET_B) (0.215:0.215:0.215)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._716_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (negedge CLK) (0.142:0.142:0.142)) + (WIDTH (negedge RESET_B) (0.215:0.215:0.215)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._717_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.211:0.211:0.211) (0.239:0.239:0.239)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (negedge CLK) (0.142:0.142:0.142)) + (WIDTH (negedge RESET_B) (0.216:0.216:0.216)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._718_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.248:0.248:0.248) (0.271:0.271:0.271)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.205:0.205:0.205)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (negedge CLK) (0.142:0.142:0.142)) + (WIDTH (negedge RESET_B) (0.243:0.243:0.243)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._719_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.226:0.226:0.226) (0.253:0.253:0.253)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (negedge CLK) (0.142:0.142:0.142)) + (WIDTH (negedge RESET_B) (0.246:0.246:0.246)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._720_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.211:0.211:0.211) (0.240:0.240:0.240)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.205:0.205:0.205)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (negedge CLK) (0.142:0.142:0.142)) + (WIDTH (negedge RESET_B) (0.243:0.243:0.243)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._721_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.224:0.224:0.224) (0.251:0.251:0.251)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.149:0.149:0.149)) + (WIDTH (negedge CLK) (0.142:0.142:0.142)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._722_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.223:0.223:0.223) (0.251:0.251:0.251)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.149:0.149:0.149)) + (WIDTH (negedge CLK) (0.142:0.142:0.142)) + (WIDTH (negedge RESET_B) (0.245:0.245:0.245)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._723_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.220:0.220:0.220) (0.248:0.248:0.248)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025)) + (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) + (SETUP (negedge D) (posedge CLK) (0.068:0.069:0.069)) + (WIDTH (posedge CLK) (0.149:0.149:0.149)) + (WIDTH (negedge CLK) (0.142:0.142:0.142)) + (WIDTH (negedge RESET_B) (0.246:0.246:0.246)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._724_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.223:0.223:0.223) (0.251:0.251:0.251)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.149:0.149:0.149)) + (WIDTH (negedge CLK) (0.142:0.142:0.142)) + (WIDTH (negedge RESET_B) (0.248:0.248:0.248)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._725_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.240:0.240:0.240)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.205:0.205:0.205)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (negedge CLK) (0.142:0.142:0.142)) + (WIDTH (negedge RESET_B) (0.242:0.242:0.242)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._726_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.026)) + (SETUP (posedge D) (posedge CLK) (0.037:0.037:0.037)) + (SETUP (negedge D) (posedge CLK) (0.070:0.070:0.070)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.253:0.253:0.253)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._727_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.211:0.211:0.211) (0.240:0.240:0.240)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._728_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.224:0.224:0.224) (0.251:0.251:0.251)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025)) + (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) + (SETUP (negedge D) (posedge CLK) (0.068:0.069:0.069)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.211:0.211:0.211)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._729_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.030)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._730_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.211:0.211:0.211)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._731_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.251:0.251:0.251) (0.274:0.274:0.274)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.025)) + (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) + (SETUP (negedge D) (posedge CLK) (0.068:0.069:0.069)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.209:0.209:0.209)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._732_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.209:0.209:0.209)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._733_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.226:0.226:0.226) (0.253:0.253:0.253)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.209:0.209:0.209)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._734_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.220:0.220:0.220) (0.248:0.248:0.248)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.253:0.253:0.253)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._735_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.232:0.232:0.232) (0.258:0.258:0.258)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._736_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.233:0.233:0.233) (0.259:0.259:0.259)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.205:0.205:0.205)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.134:-0.134:-0.134)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.241:0.241:0.241)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._737_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.228:0.228:0.228) (0.255:0.255:0.255)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.205:0.205:0.205)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.134:-0.134:-0.134)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.240:0.240:0.240)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._738_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.209:0.209:0.209)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._739_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.205:0.205:0.205)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.134:-0.134:-0.134)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.239:0.239:0.239)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._740_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.242:0.242:0.242)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._741_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.208:0.208:0.208)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._742_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.205:0.205:0.205)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.134:-0.134:-0.134)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.022:-0.023:-0.023)) + (SETUP (posedge D) (posedge CLK) (0.037:0.037:0.037)) + (SETUP (negedge D) (posedge CLK) (0.066:0.066:0.067)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.239:0.239:0.239)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._743_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.225:0.225:0.225) (0.253:0.253:0.253)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.205:0.205:0.205)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.134:-0.134:-0.134)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.022:-0.023:-0.024)) + (SETUP (posedge D) (posedge CLK) (0.037:0.037:0.037)) + (SETUP (negedge D) (posedge CLK) (0.066:0.067:0.068)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.239:0.239:0.239)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._744_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.253:0.253:0.253)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._745_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.208:0.208:0.208)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._746_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.240:0.240:0.240)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.131:-0.131:-0.131)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.254:0.254:0.254)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._747_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.242:0.242:0.242) (0.266:0.266:0.266)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.250:0.250:0.250)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._748_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.229:0.229:0.229) (0.256:0.256:0.256)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.251:0.251:0.251)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._749_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.226:0.226:0.226) (0.253:0.253:0.253)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.249:0.249:0.249)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._750_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.211:0.211:0.211) (0.240:0.240:0.240)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._751_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.245:0.245:0.245) (0.269:0.269:0.269)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.021:-0.022)) + (HOLD (negedge D) (posedge CLK) (-0.023:-0.026:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.037:0.038:0.039)) + (SETUP (negedge D) (posedge CLK) (0.067:0.070:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.209:0.209:0.209)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._752_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.225:0.225:0.225) (0.252:0.252:0.252)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.208:0.208:0.208)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._753_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.208:0.208:0.208)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.131:-0.131:-0.131)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.256:0.256:0.256)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._754_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.208:0.208:0.208)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.131:-0.131:-0.131)) + (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018)) + (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.025)) + (SETUP (posedge D) (posedge CLK) (0.034:0.034:0.034)) + (SETUP (negedge D) (posedge CLK) (0.068:0.068:0.068)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.256:0.256:0.256)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._755_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.245:0.245:0.245) (0.269:0.269:0.269)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.215:0.215:0.215)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._756_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.223:0.223:0.223) (0.251:0.251:0.251)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.216:0.216:0.216)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._757_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.226:0.226:0.226) (0.253:0.253:0.253)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.216:0.216:0.216)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._758_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.211:0.211:0.211) (0.240:0.240:0.240)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.216:0.216:0.216)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_16") + (INSTANCE mprj2.clkbuf_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.137:0.137:0.137) (0.380:0.380:0.380)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_0_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.123:0.123:0.123) (0.122:0.122:0.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_1_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.124:0.124:0.124) (0.123:0.123:0.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_2_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.124:0.124:0.124) (0.123:0.123:0.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_3_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.124:0.124:0.124) (0.123:0.123:0.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_4_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.124:0.124:0.124) (0.123:0.123:0.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_5_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.125:0.125:0.125) (0.124:0.124:0.124)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_6_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.125:0.125:0.125) (0.124:0.124:0.124)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_7_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.124:0.124:0.124) (0.123:0.123:0.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload0) + (DELAY + (ABSOLUTE + (IOPATH A X (0.072:0.072:0.072) (0.080:0.080:0.080)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload1) + (DELAY + (ABSOLUTE + (IOPATH A X (0.072:0.072:0.072) (0.080:0.080:0.080)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload2) + (DELAY + (ABSOLUTE + (IOPATH A X (0.072:0.072:0.072) (0.080:0.080:0.080)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload3) + (DELAY + (ABSOLUTE + (IOPATH A X (0.072:0.072:0.072) (0.080:0.080:0.080)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload4) + (DELAY + (ABSOLUTE + (IOPATH A X (0.072:0.072:0.072) (0.080:0.080:0.080)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload5) + (DELAY + (ABSOLUTE + (IOPATH A X (0.073:0.073:0.073) (0.081:0.081:0.081)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout15) + (DELAY + (ABSOLUTE + (IOPATH A X (0.395:0.395:0.395) (0.323:0.323:0.323)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout17) + (DELAY + (ABSOLUTE + (IOPATH A X (0.438:0.438:0.438) (0.347:0.347:0.347)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout19) + (DELAY + (ABSOLUTE + (IOPATH A X (0.236:0.236:0.236) (0.251:0.251:0.251)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout21) + (DELAY + (ABSOLUTE + (IOPATH A X (0.474:0.474:0.474) (0.407:0.407:0.407)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout23) + (DELAY + (ABSOLUTE + (IOPATH A X (0.395:0.395:0.395) (0.321:0.321:0.321)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout25) + (DELAY + (ABSOLUTE + (IOPATH A X (0.398:0.398:0.398) (0.361:0.361:0.361)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold100) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.375:0.377) (0.355:0.359:0.363)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold101) + (DELAY + (ABSOLUTE + (IOPATH A X (0.427:0.427:0.427) (0.402:0.402:0.402)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold102) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.373:0.375) (0.353:0.356:0.359)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold103) + (DELAY + (ABSOLUTE + (IOPATH A X (0.408:0.408:0.408) (0.386:0.386:0.386)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold104) + (DELAY + (ABSOLUTE + (IOPATH A X (0.386:0.388:0.390) (0.366:0.369:0.373)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold105) + (DELAY + (ABSOLUTE + (IOPATH A X (0.427:0.427:0.427) (0.400:0.400:0.400)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold106) + (DELAY + (ABSOLUTE + (IOPATH A X (0.386:0.386:0.386) (0.364:0.365:0.367)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold107) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.373:0.373) (0.355:0.355:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold108) + (DELAY + (ABSOLUTE + (IOPATH A X (0.478:0.478:0.478) (0.428:0.428:0.428)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold109) + (DELAY + (ABSOLUTE + (IOPATH A X (0.369:0.374:0.379) (0.356:0.360:0.364)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold110) + (DELAY + (ABSOLUTE + (IOPATH A X (0.463:0.463:0.463) (0.421:0.421:0.421)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold111) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.375:0.376) (0.355:0.358:0.362)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold112) + (DELAY + (ABSOLUTE + (IOPATH A X (0.434:0.434:0.434) (0.406:0.406:0.406)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold113) + (DELAY + (ABSOLUTE + (IOPATH A X (0.375:0.380:0.385) (0.355:0.361:0.367)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold114) + (DELAY + (ABSOLUTE + (IOPATH A X (0.435:0.435:0.435) (0.404:0.404:0.404)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold115) + (DELAY + (ABSOLUTE + (IOPATH A X (0.389:0.389:0.389) (0.366:0.368:0.370)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold116) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.373:0.373) (0.355:0.357:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold117) + (DELAY + (ABSOLUTE + (IOPATH A X (0.475:0.475:0.475) (0.428:0.428:0.428)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold118) + (DELAY + (ABSOLUTE + (IOPATH A X (0.374:0.376:0.377) (0.355:0.359:0.363)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold119) + (DELAY + (ABSOLUTE + (IOPATH A X (0.408:0.408:0.408) (0.387:0.387:0.387)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold120) + (DELAY + (ABSOLUTE + (IOPATH A X (0.370:0.372:0.374) (0.353:0.355:0.356)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold121) + (DELAY + (ABSOLUTE + (IOPATH A X (0.415:0.415:0.415) (0.392:0.392:0.392)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold122) + (DELAY + (ABSOLUTE + (IOPATH A X (0.402:0.402:0.403) (0.377:0.378:0.378)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold123) + (DELAY + (ABSOLUTE + (IOPATH A X (0.370:0.371:0.371) (0.352:0.353:0.354)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold124) + (DELAY + (ABSOLUTE + (IOPATH A X (0.448:0.448:0.448) (0.414:0.414:0.414)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold125) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.374:0.375) (0.353:0.356:0.360)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold126) + (DELAY + (ABSOLUTE + (IOPATH A X (0.430:0.430:0.430) (0.403:0.403:0.403)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold127) + (DELAY + (ABSOLUTE + (IOPATH A X (0.419:0.419:0.419) (0.394:0.394:0.394)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold128) + (DELAY + (ABSOLUTE + (IOPATH A X (0.385:0.387:0.389) (0.365:0.369:0.372)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold129) + (DELAY + (ABSOLUTE + (IOPATH A X (0.422:0.422:0.422) (0.396:0.396:0.396)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold130) + (DELAY + (ABSOLUTE + (IOPATH A X (0.369:0.372:0.374) (0.352:0.353:0.354)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold131) + (DELAY + (ABSOLUTE + (IOPATH A X (0.476:0.476:0.476) (0.429:0.429:0.429)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold132) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.374:0.376) (0.354:0.358:0.362)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold133) + (DELAY + (ABSOLUTE + (IOPATH A X (0.447:0.447:0.447) (0.414:0.414:0.414)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold134) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.375:0.376) (0.355:0.358:0.361)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold135) + (DELAY + (ABSOLUTE + (IOPATH A X (0.421:0.421:0.421) (0.396:0.396:0.396)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold136) + (DELAY + (ABSOLUTE + (IOPATH A X (0.370:0.372:0.374) (0.354:0.354:0.354)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold137) + (DELAY + (ABSOLUTE + (IOPATH A X (0.412:0.412:0.412) (0.390:0.390:0.390)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold138) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.372:0.372) (0.353:0.354:0.356)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold139) + (DELAY + (ABSOLUTE + (IOPATH A X (0.416:0.416:0.416) (0.394:0.394:0.394)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold140) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.367:0.367) (0.354:0.355:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold141) + (DELAY + (ABSOLUTE + (IOPATH A X (0.448:0.448:0.448) (0.414:0.414:0.414)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold142) + (DELAY + (ABSOLUTE + (IOPATH A X (0.433:0.433:0.433) (0.406:0.406:0.406)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold143) + (DELAY + (ABSOLUTE + (IOPATH A X (0.376:0.378:0.379) (0.357:0.360:0.363)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold144) + (DELAY + (ABSOLUTE + (IOPATH A X (0.459:0.459:0.459) (0.421:0.421:0.421)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold145) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.373:0.375) (0.353:0.357:0.360)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold146) + (DELAY + (ABSOLUTE + (IOPATH A X (0.417:0.417:0.417) (0.395:0.395:0.395)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold147) + (DELAY + (ABSOLUTE + (IOPATH A X (0.386:0.388:0.390) (0.367:0.370:0.374)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold148) + (DELAY + (ABSOLUTE + (IOPATH A X (0.402:0.402:0.402) (0.383:0.383:0.383)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold149) + (DELAY + (ABSOLUTE + (IOPATH A X (0.374:0.377:0.381) (0.353:0.355:0.357)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold150) + (DELAY + (ABSOLUTE + (IOPATH A X (0.425:0.425:0.425) (0.408:0.408:0.408)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold151) + (DELAY + (ABSOLUTE + (IOPATH A X (0.368:0.368:0.368) (0.360:0.360:0.360)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold152) + (DELAY + (ABSOLUTE + (IOPATH A X (0.402:0.402:0.402) (0.385:0.385:0.385)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold153) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.367:0.367) (0.352:0.354:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold154) + (DELAY + (ABSOLUTE + (IOPATH A X (0.401:0.401:0.401) (0.383:0.383:0.383)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold155) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.376:0.378) (0.355:0.357:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold156) + (DELAY + (ABSOLUTE + (IOPATH A X (0.417:0.417:0.417) (0.396:0.396:0.396)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold157) + (DELAY + (ABSOLUTE + (IOPATH A X (0.366:0.366:0.367) (0.352:0.354:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold158) + (DELAY + (ABSOLUTE + (IOPATH A X (0.426:0.426:0.426) (0.400:0.400:0.400)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold159) + (DELAY + (ABSOLUTE + (IOPATH A X (0.381:0.385:0.390) (0.364:0.366:0.368)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold160) + (DELAY + (ABSOLUTE + (IOPATH A X (0.374:0.374:0.374) (0.356:0.356:0.356)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold161) + (DELAY + (ABSOLUTE + (IOPATH A X (0.421:0.421:0.421) (0.398:0.398:0.398)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold162) + (DELAY + (ABSOLUTE + (IOPATH A X (0.368:0.368:0.368) (0.353:0.355:0.357)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold163) + (DELAY + (ABSOLUTE + (IOPATH A X (0.391:0.391:0.391) (0.375:0.375:0.375)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold164) + (DELAY + (ABSOLUTE + (IOPATH A X (0.366:0.366:0.366) (0.354:0.354:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold165) + (DELAY + (ABSOLUTE + (IOPATH A X (0.398:0.398:0.398) (0.379:0.379:0.379)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold166) + (DELAY + (ABSOLUTE + (IOPATH A X (0.398:0.398:0.398) (0.379:0.379:0.379)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold167) + (DELAY + (ABSOLUTE + (IOPATH A X (0.364:0.365:0.366) (0.351:0.352:0.354)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold168) + (DELAY + (ABSOLUTE + (IOPATH A X (0.366:0.366:0.366) (0.354:0.355:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold169) + (DELAY + (ABSOLUTE + (IOPATH A X (0.419:0.419:0.419) (0.395:0.395:0.395)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold170) + (DELAY + (ABSOLUTE + (IOPATH A X (0.391:0.391:0.391) (0.377:0.377:0.377)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold171) + (DELAY + (ABSOLUTE + (IOPATH A X (0.369:0.369:0.370) (0.355:0.356:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold172) + (DELAY + (ABSOLUTE + (IOPATH A X (0.403:0.403:0.403) (0.385:0.385:0.385)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold173) + (DELAY + (ABSOLUTE + (IOPATH A X (0.366:0.366:0.366) (0.354:0.354:0.354)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold174) + (DELAY + (ABSOLUTE + (IOPATH A X (0.447:0.447:0.447) (0.412:0.412:0.412)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold175) + (DELAY + (ABSOLUTE + (IOPATH A X (0.369:0.373:0.378) (0.356:0.357:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold176) + (DELAY + (ABSOLUTE + (IOPATH A X (0.430:0.430:0.430) (0.402:0.402:0.402)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold177) + (DELAY + (ABSOLUTE + (IOPATH A X (0.426:0.426:0.426) (0.400:0.400:0.400)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold178) + (DELAY + (ABSOLUTE + (IOPATH A X (0.365:0.365:0.366) (0.351:0.353:0.354)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold179) + (DELAY + (ABSOLUTE + (IOPATH A X (0.368:0.368:0.368) (0.355:0.356:0.356)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold180) + (DELAY + (ABSOLUTE + (IOPATH A X (0.412:0.412:0.412) (0.391:0.391:0.391)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold181) + (DELAY + (ABSOLUTE + (IOPATH A X (0.422:0.422:0.422) (0.398:0.398:0.398)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold182) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.371:0.372) (0.357:0.359:0.361)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold183) + (DELAY + (ABSOLUTE + (IOPATH A X (0.370:0.370:0.370) (0.357:0.358:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold184) + (DELAY + (ABSOLUTE + (IOPATH A X (0.435:0.435:0.435) (0.405:0.405:0.405)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold185) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.373:0.373) (0.354:0.356:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold186) + (DELAY + (ABSOLUTE + (IOPATH A X (0.413:0.413:0.413) (0.392:0.392:0.392)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold187) + (DELAY + (ABSOLUTE + (IOPATH A X (0.365:0.365:0.365) (0.357:0.357:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold188) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.371:0.371) (0.358:0.359:0.360)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold189) + (DELAY + (ABSOLUTE + (IOPATH A X (0.418:0.418:0.418) (0.396:0.396:0.396)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold190) + (DELAY + (ABSOLUTE + (IOPATH A X (0.414:0.414:0.414) (0.393:0.393:0.393)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold191) + (DELAY + (ABSOLUTE + (IOPATH A X (0.369:0.369:0.369) (0.356:0.356:0.357)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold192) + (DELAY + (ABSOLUTE + (IOPATH A X (0.420:0.420:0.420) (0.396:0.396:0.396)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold193) + (DELAY + (ABSOLUTE + (IOPATH A X (0.421:0.421:0.421) (0.400:0.400:0.400)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold194) + (DELAY + (ABSOLUTE + (IOPATH A X (0.365:0.365:0.365) (0.354:0.354:0.354)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold195) + (DELAY + (ABSOLUTE + (IOPATH A X (0.366:0.366:0.366) (0.352:0.353:0.354)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold196) + (DELAY + (ABSOLUTE + (IOPATH A X (0.388:0.388:0.388) (0.375:0.375:0.375)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold27) + (DELAY + (ABSOLUTE + (IOPATH A X (0.455:0.455:0.455) (0.415:0.415:0.415)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold28) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.371:0.371) (0.353:0.356:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold29) + (DELAY + (ABSOLUTE + (IOPATH A X (0.420:0.420:0.420) (0.394:0.394:0.394)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold30) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.372:0.374) (0.353:0.355:0.357)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold31) + (DELAY + (ABSOLUTE + (IOPATH A X (0.420:0.420:0.420) (0.394:0.394:0.394)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold32) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.373:0.375) (0.353:0.355:0.357)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold33) + (DELAY + (ABSOLUTE + (IOPATH A X (0.441:0.441:0.441) (0.408:0.408:0.408)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold34) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.374:0.376) (0.355:0.358:0.361)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold35) + (DELAY + (ABSOLUTE + (IOPATH A X (0.423:0.423:0.423) (0.398:0.398:0.398)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold36) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.372:0.377) (0.354:0.356:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold37) + (DELAY + (ABSOLUTE + (IOPATH A X (0.433:0.433:0.433) (0.403:0.403:0.403)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold38) + (DELAY + (ABSOLUTE + (IOPATH A X (0.369:0.374:0.379) (0.355:0.358:0.361)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold39) + (DELAY + (ABSOLUTE + (IOPATH A X (0.436:0.436:0.436) (0.404:0.404:0.404)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold40) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.373:0.375) (0.353:0.356:0.359)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold41) + (DELAY + (ABSOLUTE + (IOPATH A X (0.429:0.429:0.429) (0.402:0.402:0.402)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold42) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.373:0.375) (0.353:0.356:0.359)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold43) + (DELAY + (ABSOLUTE + (IOPATH A X (0.434:0.434:0.434) (0.402:0.402:0.402)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold44) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.375:0.376) (0.355:0.359:0.363)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold45) + (DELAY + (ABSOLUTE + (IOPATH A X (0.423:0.423:0.423) (0.397:0.397:0.397)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold46) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.373:0.375) (0.354:0.356:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold47) + (DELAY + (ABSOLUTE + (IOPATH A X (0.444:0.444:0.444) (0.408:0.408:0.408)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold48) + (DELAY + (ABSOLUTE + (IOPATH A X (0.369:0.374:0.378) (0.355:0.358:0.361)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold49) + (DELAY + (ABSOLUTE + (IOPATH A X (0.444:0.444:0.444) (0.409:0.409:0.409)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold50) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.372:0.377) (0.354:0.357:0.360)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold51) + (DELAY + (ABSOLUTE + (IOPATH A X (0.448:0.448:0.448) (0.410:0.410:0.410)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold52) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.373:0.374) (0.353:0.356:0.359)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold53) + (DELAY + (ABSOLUTE + (IOPATH A X (0.452:0.452:0.452) (0.413:0.413:0.413)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold54) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.374:0.376) (0.354:0.357:0.361)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold55) + (DELAY + (ABSOLUTE + (IOPATH A X (0.449:0.449:0.449) (0.411:0.411:0.411)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold56) + (DELAY + (ABSOLUTE + (IOPATH A X (0.374:0.375:0.377) (0.355:0.358:0.362)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold57) + (DELAY + (ABSOLUTE + (IOPATH A X (0.452:0.452:0.452) (0.413:0.413:0.413)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold58) + (DELAY + (ABSOLUTE + (IOPATH A X (0.376:0.378:0.379) (0.357:0.361:0.364)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold59) + (DELAY + (ABSOLUTE + (IOPATH A X (0.450:0.450:0.450) (0.412:0.412:0.412)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold60) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.378:0.383) (0.359:0.362:0.365)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold61) + (DELAY + (ABSOLUTE + (IOPATH A X (0.401:0.401:0.401) (0.382:0.382:0.382)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold62) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.367:0.368) (0.353:0.355:0.356)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold63) + (DELAY + (ABSOLUTE + (IOPATH A X (0.439:0.439:0.439) (0.407:0.407:0.407)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold64) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.374:0.375) (0.354:0.357:0.360)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold65) + (DELAY + (ABSOLUTE + (IOPATH A X (0.446:0.446:0.446) (0.412:0.412:0.412)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold66) + (DELAY + (ABSOLUTE + (IOPATH A X (0.370:0.375:0.380) (0.356:0.359:0.362)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold67) + (DELAY + (ABSOLUTE + (IOPATH A X (0.395:0.395:0.395) (0.378:0.378:0.378)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold68) + (DELAY + (ABSOLUTE + (IOPATH A X (0.387:0.387:0.387) (0.364:0.364:0.365)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold69) + (DELAY + (ABSOLUTE + (IOPATH A X (0.374:0.374:0.374) (0.354:0.356:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold70) + (DELAY + (ABSOLUTE + (IOPATH A X (0.458:0.458:0.458) (0.416:0.416:0.416)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold71) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.373:0.374) (0.353:0.357:0.360)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold72) + (DELAY + (ABSOLUTE + (IOPATH A X (0.413:0.413:0.413) (0.391:0.391:0.391)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold73) + (DELAY + (ABSOLUTE + (IOPATH A X (0.389:0.391:0.393) (0.368:0.369:0.370)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold74) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.372:0.372) (0.354:0.355:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold75) + (DELAY + (ABSOLUTE + (IOPATH A X (0.464:0.464:0.464) (0.422:0.422:0.422)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold76) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.372:0.377) (0.354:0.357:0.361)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold77) + (DELAY + (ABSOLUTE + (IOPATH A X (0.452:0.452:0.452) (0.414:0.414:0.414)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold78) + (DELAY + (ABSOLUTE + (IOPATH A X (0.368:0.372:0.377) (0.354:0.357:0.360)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold79) + (DELAY + (ABSOLUTE + (IOPATH A X (0.455:0.455:0.455) (0.417:0.417:0.417)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold80) + (DELAY + (ABSOLUTE + (IOPATH A X (0.368:0.372:0.377) (0.354:0.357:0.361)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold81) + (DELAY + (ABSOLUTE + (IOPATH A X (0.399:0.399:0.399) (0.380:0.380:0.380)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold82) + (DELAY + (ABSOLUTE + (IOPATH A X (0.366:0.366:0.367) (0.352:0.353:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold83) + (DELAY + (ABSOLUTE + (IOPATH A X (0.399:0.399:0.399) (0.380:0.380:0.380)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold84) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.367:0.367) (0.353:0.354:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold85) + (DELAY + (ABSOLUTE + (IOPATH A X (0.400:0.400:0.400) (0.381:0.381:0.381)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold86) + (DELAY + (ABSOLUTE + (IOPATH A X (0.366:0.366:0.366) (0.352:0.353:0.354)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold87) + (DELAY + (ABSOLUTE + (IOPATH A X (0.462:0.462:0.462) (0.418:0.418:0.418)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold88) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.374:0.376) (0.354:0.358:0.362)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold89) + (DELAY + (ABSOLUTE + (IOPATH A X (0.427:0.427:0.427) (0.399:0.399:0.399)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold90) + (DELAY + (ABSOLUTE + (IOPATH A X (0.387:0.387:0.387) (0.363:0.365:0.368)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold91) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.371:0.371) (0.353:0.353:0.353)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold92) + (DELAY + (ABSOLUTE + (IOPATH A X (0.398:0.398:0.398) (0.379:0.379:0.379)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold93) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.367:0.367) (0.352:0.354:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold94) + (DELAY + (ABSOLUTE + (IOPATH A X (0.400:0.400:0.400) (0.381:0.381:0.381)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold95) + (DELAY + (ABSOLUTE + (IOPATH A X (0.366:0.366:0.366) (0.352:0.353:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold96) + (DELAY + (ABSOLUTE + (IOPATH A X (0.421:0.421:0.421) (0.395:0.395:0.395)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold97) + (DELAY + (ABSOLUTE + (IOPATH A X (0.387:0.387:0.387) (0.365:0.366:0.368)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold98) + (DELAY + (ABSOLUTE + (IOPATH A X (0.374:0.374:0.374) (0.356:0.356:0.357)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold99) + (DELAY + (ABSOLUTE + (IOPATH A X (0.474:0.474:0.474) (0.425:0.425:0.425)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_2") + (INSTANCE mprj2.input1) + (DELAY + (ABSOLUTE + (IOPATH A X (0.357:0.357:0.357) (0.324:0.324:0.324)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew16) + (DELAY + (ABSOLUTE + (IOPATH A X (0.172:0.172:0.172) (0.202:0.202:0.202)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew22) + (DELAY + (ABSOLUTE + (IOPATH A X (0.160:0.160:0.160) (0.216:0.216:0.216)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew26) + (DELAY + (ABSOLUTE + (IOPATH A X (0.174:0.174:0.174) (0.196:0.196:0.196)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_6") + (INSTANCE mprj2.max_cap18) + (DELAY + (ABSOLUTE + (IOPATH A X (0.120:0.120:0.120) (0.182:0.182:0.182)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output10) + (DELAY + (ABSOLUTE + (IOPATH A X (0.644:0.644:0.644) (0.534:0.535:0.536)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output11) + (DELAY + (ABSOLUTE + (IOPATH A X (0.972:0.972:0.972) (0.778:0.778:0.778)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output12) + (DELAY + (ABSOLUTE + (IOPATH A X (1.231:1.231:1.231) (0.943:0.943:0.943)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output2) + (DELAY + (ABSOLUTE + (IOPATH A X (2.071:2.071:2.071) (1.372:1.372:1.372)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output3) + (DELAY + (ABSOLUTE + (IOPATH A X (1.369:1.369:1.369) (1.055:1.055:1.055)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output4) + (DELAY + (ABSOLUTE + (IOPATH A X (1.897:1.897:1.897) (1.247:1.248:1.248)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output5) + (DELAY + (ABSOLUTE + (IOPATH A X (1.707:1.707:1.707) (1.169:1.169:1.169)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output6) + (DELAY + (ABSOLUTE + (IOPATH A X (1.406:1.406:1.406) (1.002:1.002:1.002)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output7) + (DELAY + (ABSOLUTE + (IOPATH A X (1.104:1.104:1.105) (0.818:0.818:0.818)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output8) + (DELAY + (ABSOLUTE + (IOPATH A X (0.924:0.924:0.924) (0.720:0.720:0.720)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output9) + (DELAY + (ABSOLUTE + (IOPATH A X (0.486:0.486:0.487) (0.405:0.407:0.408)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_8") + (INSTANCE mprj2.wire13) + (DELAY + (ABSOLUTE + (IOPATH A X (0.136:0.137:0.138) (0.158:0.158:0.159)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_12") + (INSTANCE mprj2.wire14) + (DELAY + (ABSOLUTE + (IOPATH A X (0.116:0.116:0.116) (0.128:0.130:0.132)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.wire20) + (DELAY + (ABSOLUTE + (IOPATH A X (0.166:0.166:0.166) (0.145:0.145:0.145)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.wire24) + (DELAY + (ABSOLUTE + (IOPATH A X (0.172:0.172:0.172) (0.200:0.200:0.200)) + ) + ) + ) ) diff --git a/signoff/openframe_project_wrapper/sdf/min_ss_100C_1v60/openframe_project_wrapper.sdf b/signoff/openframe_project_wrapper/sdf/min_ss_100C_1v60/openframe_project_wrapper.sdf index 4abdc5b..d31e28c 100644 --- a/signoff/openframe_project_wrapper/sdf/min_ss_100C_1v60/openframe_project_wrapper.sdf +++ b/signoff/openframe_project_wrapper/sdf/min_ss_100C_1v60/openframe_project_wrapper.sdf @@ -1,7 +1,7 @@ (DELAYFILE (SDFVERSION "3.0") (DESIGN "openframe_project_wrapper") - (DATE "Thu Sep 24 11:25:20 2026") + (DATE "Thu Sep 24 10:41:30 2026") (VENDOR "Parallax") (PROGRAM "STA") (VERSION "2.7.0") @@ -15,10 +15,14 @@ (INSTANCE) (DELAY (ABSOLUTE - (INTERCONNECT gpio_in[1] mprj.ANTENNA_input1_A.DIODE (0.133:0.133:0.133) (0.081:0.081:0.081)) - (INTERCONNECT gpio_in[1] mprj.input1.A (0.133:0.133:0.133) (0.081:0.081:0.081)) - (INTERCONNECT gpio_in[0] mprj.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (0.877:0.877:0.877) (0.546:0.546:0.546)) - (INTERCONNECT gpio_in[0] mprj.clkbuf_0_wb_clk_i.A (0.877:0.877:0.877) (0.546:0.546:0.546)) + (INTERCONNECT gpio_in[1] mprj.ANTENNA_input1_A.DIODE (1.623:1.623:1.623) (0.980:0.980:0.980)) + (INTERCONNECT gpio_in[1] mprj.input1.A (1.623:1.623:1.623) (0.980:0.980:0.980)) + (INTERCONNECT gpio_in[1] mprj2.ANTENNA_input1_A.DIODE (1.629:1.629:1.629) (0.986:0.986:0.986)) + (INTERCONNECT gpio_in[1] mprj2.input1.A (1.629:1.629:1.629) (0.986:0.986:0.986)) + (INTERCONNECT gpio_in[0] mprj.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (3.038:3.038:3.038) (1.857:1.857:1.857)) + (INTERCONNECT gpio_in[0] mprj.clkbuf_0_wb_clk_i.A (3.038:3.038:3.038) (1.857:1.857:1.857)) + (INTERCONNECT gpio_in[0] mprj2.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (3.050:3.050:3.050) (1.868:1.868:1.868)) + (INTERCONNECT gpio_in[0] mprj2.clkbuf_0_wb_clk_i.A (3.050:3.050:3.050) (1.868:1.868:1.868)) (INTERCONNECT gpio_loopback_one[43] gpio_inp_dis[43] (0.363:0.363:0.363) (0.222:0.222:0.222)) (INTERCONNECT gpio_loopback_one[43] gpio_oeb[43] (0.362:0.362:0.362) (0.222:0.222:0.222)) (INTERCONNECT gpio_loopback_one[42] gpio_inp_dis[42] (0.366:0.366:0.366) (0.224:0.224:0.224)) @@ -35,30 +39,41 @@ (INTERCONNECT gpio_loopback_one[37] gpio_oeb[37] (0.379:0.379:0.379) (0.232:0.232:0.232)) (INTERCONNECT gpio_loopback_one[36] gpio_inp_dis[36] (0.378:0.378:0.378) (0.231:0.231:0.231)) (INTERCONNECT gpio_loopback_one[36] gpio_oeb[36] (0.378:0.378:0.378) (0.231:0.231:0.231)) - (INTERCONNECT gpio_loopback_one[35] gpio_inp_dis[35] (0.376:0.376:0.376) (0.230:0.230:0.230)) - (INTERCONNECT gpio_loopback_one[35] gpio_oeb[35] (0.376:0.376:0.376) (0.230:0.230:0.230)) - (INTERCONNECT gpio_loopback_one[34] gpio_inp_dis[34] (0.375:0.375:0.375) (0.229:0.229:0.229)) - (INTERCONNECT gpio_loopback_one[34] gpio_oeb[34] (0.374:0.374:0.374) (0.229:0.229:0.229)) - (INTERCONNECT gpio_loopback_one[33] gpio_inp_dis[33] (0.374:0.374:0.374) (0.229:0.229:0.229)) - (INTERCONNECT gpio_loopback_one[33] gpio_oeb[33] (0.374:0.374:0.374) (0.229:0.229:0.229)) - (INTERCONNECT gpio_loopback_one[32] gpio_inp_dis[32] (0.377:0.377:0.377) (0.231:0.231:0.231)) - (INTERCONNECT gpio_loopback_one[32] gpio_oeb[32] (0.377:0.377:0.377) (0.231:0.231:0.231)) - (INTERCONNECT gpio_loopback_one[31] gpio_inp_dis[31] (0.375:0.375:0.375) (0.230:0.230:0.230)) - (INTERCONNECT gpio_loopback_one[31] gpio_oeb[31] (0.375:0.375:0.375) (0.229:0.229:0.229)) - (INTERCONNECT gpio_loopback_one[30] gpio_inp_dis[30] (0.377:0.377:0.377) (0.231:0.231:0.231)) - (INTERCONNECT gpio_loopback_one[30] gpio_oeb[30] (0.377:0.377:0.377) (0.230:0.230:0.230)) - (INTERCONNECT gpio_loopback_one[29] gpio_inp_dis[29] (0.373:0.373:0.373) (0.229:0.229:0.229)) - (INTERCONNECT gpio_loopback_one[29] gpio_oeb[29] (0.372:0.372:0.372) (0.228:0.228:0.228)) - (INTERCONNECT gpio_loopback_one[28] gpio_inp_dis[28] (0.372:0.372:0.372) (0.228:0.228:0.228)) - (INTERCONNECT gpio_loopback_one[28] gpio_oeb[28] (0.372:0.372:0.372) (0.228:0.228:0.228)) - (INTERCONNECT gpio_loopback_one[27] gpio_inp_dis[27] (0.379:0.379:0.379) (0.232:0.232:0.232)) - (INTERCONNECT gpio_loopback_one[27] gpio_oeb[27] (0.379:0.379:0.379) (0.232:0.232:0.232)) - (INTERCONNECT gpio_loopback_one[26] gpio_inp_dis[26] (0.374:0.374:0.374) (0.229:0.229:0.229)) - (INTERCONNECT gpio_loopback_one[26] gpio_oeb[26] (0.374:0.374:0.374) (0.229:0.229:0.229)) - (INTERCONNECT gpio_loopback_one[25] gpio_inp_dis[25] (0.378:0.378:0.378) (0.231:0.231:0.231)) - (INTERCONNECT gpio_loopback_one[25] gpio_oeb[25] (0.378:0.378:0.378) (0.231:0.231:0.231)) - (INTERCONNECT gpio_loopback_one[24] gpio_inp_dis[24] (0.371:0.371:0.371) (0.227:0.227:0.227)) - (INTERCONNECT gpio_loopback_one[24] gpio_oeb[24] (0.371:0.371:0.371) (0.227:0.227:0.227)) + (INTERCONNECT gpio_loopback_one[35] gpio_inp_dis[35] (0.378:0.378:0.378) (0.232:0.232:0.232)) + (INTERCONNECT gpio_loopback_one[35] gpio_oeb[35] (0.378:0.378:0.378) (0.231:0.231:0.231)) + (INTERCONNECT gpio_loopback_one[34] gpio_dm1[34] (0.563:0.563:0.563) (0.343:0.343:0.343)) + (INTERCONNECT gpio_loopback_one[34] gpio_dm2[34] (0.562:0.562:0.562) (0.342:0.342:0.342)) + (INTERCONNECT gpio_loopback_one[34] gpio_inp_dis[34] (0.562:0.562:0.562) (0.342:0.342:0.342)) + (INTERCONNECT gpio_loopback_one[33] gpio_dm1[33] (0.564:0.564:0.564) (0.343:0.343:0.343)) + (INTERCONNECT gpio_loopback_one[33] gpio_dm2[33] (0.564:0.564:0.564) (0.343:0.343:0.343)) + (INTERCONNECT gpio_loopback_one[33] gpio_inp_dis[33] (0.564:0.564:0.564) (0.343:0.343:0.343)) + (INTERCONNECT gpio_loopback_one[32] gpio_dm1[32] (0.557:0.557:0.557) (0.339:0.339:0.339)) + (INTERCONNECT gpio_loopback_one[32] gpio_dm2[32] (0.556:0.556:0.556) (0.338:0.338:0.338)) + (INTERCONNECT gpio_loopback_one[32] gpio_inp_dis[32] (0.557:0.557:0.557) (0.339:0.339:0.339)) + (INTERCONNECT gpio_loopback_one[31] gpio_dm1[31] (0.554:0.554:0.554) (0.337:0.337:0.337)) + (INTERCONNECT gpio_loopback_one[31] gpio_dm2[31] (0.554:0.554:0.554) (0.337:0.337:0.337)) + (INTERCONNECT gpio_loopback_one[31] gpio_inp_dis[31] (0.554:0.554:0.554) (0.337:0.337:0.337)) + (INTERCONNECT gpio_loopback_one[30] gpio_dm1[30] (0.557:0.557:0.557) (0.339:0.339:0.339)) + (INTERCONNECT gpio_loopback_one[30] gpio_dm2[30] (0.556:0.556:0.556) (0.339:0.339:0.339)) + (INTERCONNECT gpio_loopback_one[30] gpio_inp_dis[30] (0.556:0.556:0.556) (0.339:0.339:0.339)) + (INTERCONNECT gpio_loopback_one[29] gpio_dm1[29] (0.587:0.587:0.587) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_one[29] gpio_dm2[29] (0.587:0.587:0.587) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_one[29] gpio_inp_dis[29] (0.587:0.587:0.587) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_one[28] gpio_dm1[28] (0.573:0.573:0.573) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_one[28] gpio_dm2[28] (0.573:0.573:0.573) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_one[28] gpio_inp_dis[28] (0.573:0.573:0.573) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_one[27] gpio_dm1[27] (0.572:0.572:0.572) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_one[27] gpio_dm2[27] (0.572:0.572:0.572) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_one[27] gpio_inp_dis[27] (0.572:0.572:0.572) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_one[26] gpio_dm1[26] (0.565:0.565:0.565) (0.344:0.344:0.344)) + (INTERCONNECT gpio_loopback_one[26] gpio_dm2[26] (0.564:0.564:0.564) (0.343:0.343:0.343)) + (INTERCONNECT gpio_loopback_one[26] gpio_inp_dis[26] (0.564:0.564:0.564) (0.344:0.344:0.344)) + (INTERCONNECT gpio_loopback_one[25] gpio_dm1[25] (0.562:0.562:0.562) (0.342:0.342:0.342)) + (INTERCONNECT gpio_loopback_one[25] gpio_dm2[25] (0.561:0.561:0.561) (0.341:0.341:0.341)) + (INTERCONNECT gpio_loopback_one[25] gpio_inp_dis[25] (0.562:0.562:0.562) (0.342:0.342:0.342)) + (INTERCONNECT gpio_loopback_one[24] gpio_dm1[24] (0.566:0.566:0.566) (0.344:0.344:0.344)) + (INTERCONNECT gpio_loopback_one[24] gpio_dm2[24] (0.565:0.565:0.565) (0.344:0.344:0.344)) + (INTERCONNECT gpio_loopback_one[24] gpio_inp_dis[24] (0.565:0.565:0.565) (0.344:0.344:0.344)) (INTERCONNECT gpio_loopback_one[23] gpio_inp_dis[23] (0.378:0.378:0.378) (0.231:0.231:0.231)) (INTERCONNECT gpio_loopback_one[23] gpio_oeb[23] (0.377:0.377:0.377) (0.231:0.231:0.231)) (INTERCONNECT gpio_loopback_one[22] gpio_inp_dis[22] (0.381:0.381:0.381) (0.233:0.233:0.233)) @@ -81,15 +96,15 @@ (INTERCONNECT gpio_loopback_one[14] gpio_oeb[14] (0.368:0.368:0.368) (0.225:0.225:0.225)) (INTERCONNECT gpio_loopback_one[13] gpio_inp_dis[13] (0.364:0.364:0.364) (0.223:0.223:0.223)) (INTERCONNECT gpio_loopback_one[13] gpio_oeb[13] (0.364:0.364:0.364) (0.223:0.223:0.223)) - (INTERCONNECT gpio_loopback_one[12] gpio_dm1[12] (0.546:0.546:0.546) (0.332:0.332:0.332)) - (INTERCONNECT gpio_loopback_one[12] gpio_dm2[12] (0.546:0.546:0.546) (0.332:0.332:0.332)) - (INTERCONNECT gpio_loopback_one[12] gpio_inp_dis[12] (0.546:0.546:0.546) (0.332:0.332:0.332)) - (INTERCONNECT gpio_loopback_one[11] gpio_dm1[11] (0.549:0.549:0.549) (0.334:0.334:0.334)) - (INTERCONNECT gpio_loopback_one[11] gpio_dm2[11] (0.549:0.549:0.549) (0.334:0.334:0.334)) - (INTERCONNECT gpio_loopback_one[11] gpio_inp_dis[11] (0.549:0.549:0.549) (0.334:0.334:0.334)) - (INTERCONNECT gpio_loopback_one[10] gpio_dm1[10] (0.546:0.546:0.546) (0.333:0.333:0.333)) - (INTERCONNECT gpio_loopback_one[10] gpio_dm2[10] (0.545:0.545:0.545) (0.332:0.332:0.332)) - (INTERCONNECT gpio_loopback_one[10] gpio_inp_dis[10] (0.546:0.546:0.546) (0.333:0.333:0.333)) + (INTERCONNECT gpio_loopback_one[12] gpio_dm1[12] (0.546:0.546:0.546) (0.333:0.333:0.333)) + (INTERCONNECT gpio_loopback_one[12] gpio_dm2[12] (0.546:0.546:0.546) (0.333:0.333:0.333)) + (INTERCONNECT gpio_loopback_one[12] gpio_inp_dis[12] (0.546:0.546:0.546) (0.333:0.333:0.333)) + (INTERCONNECT gpio_loopback_one[11] gpio_dm1[11] (0.544:0.544:0.544) (0.331:0.331:0.331)) + (INTERCONNECT gpio_loopback_one[11] gpio_dm2[11] (0.544:0.544:0.544) (0.331:0.331:0.331)) + (INTERCONNECT gpio_loopback_one[11] gpio_inp_dis[11] (0.544:0.544:0.544) (0.331:0.331:0.331)) + (INTERCONNECT gpio_loopback_one[10] gpio_dm1[10] (0.545:0.545:0.545) (0.332:0.332:0.332)) + (INTERCONNECT gpio_loopback_one[10] gpio_dm2[10] (0.544:0.544:0.544) (0.331:0.331:0.331)) + (INTERCONNECT gpio_loopback_one[10] gpio_inp_dis[10] (0.545:0.545:0.545) (0.332:0.332:0.332)) (INTERCONNECT gpio_loopback_one[9] gpio_dm1[9] (0.543:0.543:0.543) (0.331:0.331:0.331)) (INTERCONNECT gpio_loopback_one[9] gpio_dm2[9] (0.542:0.542:0.542) (0.330:0.330:0.330)) (INTERCONNECT gpio_loopback_one[9] gpio_inp_dis[9] (0.543:0.543:0.543) (0.331:0.331:0.331)) @@ -111,9 +126,9 @@ (INTERCONNECT gpio_loopback_one[3] gpio_dm1[3] (0.550:0.550:0.550) (0.335:0.335:0.335)) (INTERCONNECT gpio_loopback_one[3] gpio_dm2[3] (0.550:0.550:0.550) (0.335:0.335:0.335)) (INTERCONNECT gpio_loopback_one[3] gpio_inp_dis[3] (0.550:0.550:0.550) (0.335:0.335:0.335)) - (INTERCONNECT gpio_loopback_one[2] gpio_dm1[2] (0.549:0.549:0.549) (0.334:0.334:0.334)) - (INTERCONNECT gpio_loopback_one[2] gpio_dm2[2] (0.549:0.549:0.549) (0.334:0.334:0.334)) - (INTERCONNECT gpio_loopback_one[2] gpio_inp_dis[2] (0.549:0.549:0.549) (0.334:0.334:0.334)) + (INTERCONNECT gpio_loopback_one[2] gpio_dm1[2] (0.555:0.555:0.555) (0.338:0.338:0.338)) + (INTERCONNECT gpio_loopback_one[2] gpio_dm2[2] (0.554:0.554:0.554) (0.337:0.337:0.337)) + (INTERCONNECT gpio_loopback_one[2] gpio_inp_dis[2] (0.555:0.555:0.555) (0.338:0.338:0.338)) (INTERCONNECT gpio_loopback_one[1] gpio_dm0[1] (0.716:0.716:0.716) (0.435:0.435:0.435)) (INTERCONNECT gpio_loopback_one[1] gpio_dm1[1] (0.716:0.716:0.716) (0.435:0.435:0.435)) (INTERCONNECT gpio_loopback_one[1] gpio_dm2[1] (0.716:0.716:0.716) (0.435:0.435:0.435)) @@ -197,149 +212,127 @@ (INTERCONNECT gpio_loopback_zero[37] gpio_out[37] (1.899:1.899:1.899) (1.148:1.148:1.148)) (INTERCONNECT gpio_loopback_zero[37] gpio_slow_sel[37] (1.901:1.901:1.901) (1.151:1.151:1.151)) (INTERCONNECT gpio_loopback_zero[37] gpio_vtrip_sel[37] (1.897:1.897:1.897) (1.146:1.146:1.146)) - (INTERCONNECT gpio_loopback_zero[36] gpio_analog_en[36] (1.901:1.901:1.901) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[36] gpio_analog_pol[36] (1.901:1.901:1.901) (1.150:1.150:1.150)) + (INTERCONNECT gpio_loopback_zero[36] gpio_analog_en[36] (1.902:1.902:1.902) (1.151:1.151:1.151)) + (INTERCONNECT gpio_loopback_zero[36] gpio_analog_pol[36] (1.901:1.901:1.901) (1.151:1.151:1.151)) (INTERCONNECT gpio_loopback_zero[36] gpio_analog_sel[36] (1.899:1.899:1.899) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[36] gpio_dm0[36] (1.901:1.901:1.901) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[36] gpio_dm1[36] (1.901:1.901:1.901) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[36] gpio_dm2[36] (1.898:1.898:1.898) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[36] gpio_holdover[36] (1.898:1.898:1.898) (1.147:1.147:1.147)) + (INTERCONNECT gpio_loopback_zero[36] gpio_dm0[36] (1.902:1.902:1.902) (1.151:1.151:1.151)) + (INTERCONNECT gpio_loopback_zero[36] gpio_dm1[36] (1.902:1.902:1.902) (1.152:1.152:1.152)) + (INTERCONNECT gpio_loopback_zero[36] gpio_dm2[36] (1.899:1.899:1.899) (1.148:1.148:1.148)) + (INTERCONNECT gpio_loopback_zero[36] gpio_holdover[36] (1.898:1.898:1.898) (1.148:1.148:1.148)) (INTERCONNECT gpio_loopback_zero[36] gpio_ib_mode_sel[36] (1.894:1.894:1.894) (1.144:1.144:1.144)) (INTERCONNECT gpio_loopback_zero[36] gpio_out[36] (1.897:1.897:1.897) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[36] gpio_slow_sel[36] (1.902:1.902:1.902) (1.151:1.151:1.151)) + (INTERCONNECT gpio_loopback_zero[36] gpio_slow_sel[36] (1.902:1.902:1.902) (1.152:1.152:1.152)) (INTERCONNECT gpio_loopback_zero[36] gpio_vtrip_sel[36] (1.895:1.895:1.895) (1.145:1.145:1.145)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_en[35] (1.903:1.903:1.903) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_pol[35] (1.902:1.902:1.902) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_sel[35] (1.902:1.902:1.902) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm0[35] (1.903:1.903:1.903) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm1[35] (1.903:1.903:1.903) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm2[35] (1.902:1.902:1.902) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[35] gpio_holdover[35] (1.902:1.902:1.902) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[35] gpio_ib_mode_sel[35] (1.901:1.901:1.901) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[35] gpio_out[35] (1.902:1.902:1.902) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[35] gpio_slow_sel[35] (1.903:1.903:1.903) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[35] gpio_vtrip_sel[35] (1.901:1.901:1.901) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_en[34] (1.899:1.899:1.899) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_pol[34] (1.899:1.899:1.899) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_sel[34] (1.897:1.897:1.897) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm0[34] (1.899:1.899:1.899) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm1[34] (1.899:1.899:1.899) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm2[34] (1.896:1.896:1.896) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[34] gpio_holdover[34] (1.895:1.895:1.895) (1.146:1.146:1.146)) - (INTERCONNECT gpio_loopback_zero[34] gpio_ib_mode_sel[34] (1.892:1.892:1.892) (1.142:1.142:1.142)) - (INTERCONNECT gpio_loopback_zero[34] gpio_out[34] (1.895:1.895:1.895) (1.146:1.146:1.146)) - (INTERCONNECT gpio_loopback_zero[34] gpio_slow_sel[34] (1.899:1.899:1.899) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[34] gpio_vtrip_sel[34] (1.893:1.893:1.893) (1.143:1.143:1.143)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_en[33] (1.895:1.895:1.895) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_pol[33] (1.894:1.894:1.894) (1.146:1.146:1.146)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_sel[33] (1.893:1.893:1.893) (1.145:1.145:1.145)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm0[33] (1.894:1.894:1.894) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm1[33] (1.895:1.895:1.895) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm2[33] (1.893:1.893:1.893) (1.145:1.145:1.145)) - (INTERCONNECT gpio_loopback_zero[33] gpio_holdover[33] (1.892:1.892:1.892) (1.144:1.144:1.144)) - (INTERCONNECT gpio_loopback_zero[33] gpio_ib_mode_sel[33] (1.888:1.888:1.888) (1.140:1.140:1.140)) - (INTERCONNECT gpio_loopback_zero[33] gpio_out[33] (1.891:1.891:1.891) (1.144:1.144:1.144)) - (INTERCONNECT gpio_loopback_zero[33] gpio_slow_sel[33] (1.895:1.895:1.895) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[33] gpio_vtrip_sel[33] (1.889:1.889:1.889) (1.141:1.141:1.141)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_en[32] (1.902:1.902:1.902) (1.152:1.152:1.152)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_pol[32] (1.902:1.902:1.902) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_sel[32] (1.900:1.900:1.900) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm0[32] (1.902:1.902:1.902) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm1[32] (1.903:1.903:1.903) (1.152:1.152:1.152)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm2[32] (1.899:1.899:1.899) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[32] gpio_holdover[32] (1.899:1.899:1.899) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[32] gpio_ib_mode_sel[32] (1.897:1.897:1.897) (1.146:1.146:1.146)) - (INTERCONNECT gpio_loopback_zero[32] gpio_out[32] (1.898:1.898:1.898) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[32] gpio_slow_sel[32] (1.903:1.903:1.903) (1.152:1.152:1.152)) - (INTERCONNECT gpio_loopback_zero[32] gpio_vtrip_sel[32] (1.897:1.897:1.897) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_en[31] (1.898:1.898:1.898) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_pol[31] (1.898:1.898:1.898) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_sel[31] (1.896:1.896:1.896) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm0[31] (1.898:1.898:1.898) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm1[31] (1.898:1.898:1.898) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm2[31] (1.895:1.895:1.895) (1.146:1.146:1.146)) - (INTERCONNECT gpio_loopback_zero[31] gpio_holdover[31] (1.895:1.895:1.895) (1.146:1.146:1.146)) - (INTERCONNECT gpio_loopback_zero[31] gpio_ib_mode_sel[31] (1.891:1.891:1.891) (1.142:1.142:1.142)) - (INTERCONNECT gpio_loopback_zero[31] gpio_out[31] (1.894:1.894:1.894) (1.145:1.145:1.145)) - (INTERCONNECT gpio_loopback_zero[31] gpio_slow_sel[31] (1.898:1.898:1.898) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[31] gpio_vtrip_sel[31] (1.892:1.892:1.892) (1.143:1.143:1.143)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_en[30] (1.898:1.898:1.898) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_pol[30] (1.897:1.897:1.897) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_sel[30] (1.895:1.895:1.895) (1.146:1.146:1.146)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm0[30] (1.897:1.897:1.897) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm1[30] (1.898:1.898:1.898) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm2[30] (1.894:1.894:1.894) (1.146:1.146:1.146)) - (INTERCONNECT gpio_loopback_zero[30] gpio_holdover[30] (1.894:1.894:1.894) (1.145:1.145:1.145)) - (INTERCONNECT gpio_loopback_zero[30] gpio_ib_mode_sel[30] (1.891:1.891:1.891) (1.142:1.142:1.142)) - (INTERCONNECT gpio_loopback_zero[30] gpio_out[30] (1.893:1.893:1.893) (1.145:1.145:1.145)) - (INTERCONNECT gpio_loopback_zero[30] gpio_slow_sel[30] (1.898:1.898:1.898) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[30] gpio_vtrip_sel[30] (1.891:1.891:1.891) (1.142:1.142:1.142)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_en[29] (1.901:1.901:1.901) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_pol[29] (1.900:1.900:1.900) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_sel[29] (1.898:1.898:1.898) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm0[29] (1.901:1.901:1.901) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm1[29] (1.901:1.901:1.901) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm2[29] (1.898:1.898:1.898) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[29] gpio_holdover[29] (1.897:1.897:1.897) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[29] gpio_ib_mode_sel[29] (1.893:1.893:1.893) (1.143:1.143:1.143)) - (INTERCONNECT gpio_loopback_zero[29] gpio_out[29] (1.896:1.896:1.896) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[29] gpio_slow_sel[29] (1.901:1.901:1.901) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[29] gpio_vtrip_sel[29] (1.894:1.894:1.894) (1.144:1.144:1.144)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_en[28] (1.897:1.897:1.897) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_pol[28] (1.896:1.896:1.896) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_sel[28] (1.894:1.894:1.894) (1.146:1.146:1.146)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm0[28] (1.897:1.897:1.897) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm1[28] (1.897:1.897:1.897) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm2[28] (1.894:1.894:1.894) (1.145:1.145:1.145)) - (INTERCONNECT gpio_loopback_zero[28] gpio_holdover[28] (1.893:1.893:1.893) (1.145:1.145:1.145)) - (INTERCONNECT gpio_loopback_zero[28] gpio_ib_mode_sel[28] (1.890:1.890:1.890) (1.142:1.142:1.142)) - (INTERCONNECT gpio_loopback_zero[28] gpio_out[28] (1.892:1.892:1.892) (1.144:1.144:1.144)) - (INTERCONNECT gpio_loopback_zero[28] gpio_slow_sel[28] (1.897:1.897:1.897) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[28] gpio_vtrip_sel[28] (1.890:1.890:1.890) (1.142:1.142:1.142)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_en[27] (1.901:1.901:1.901) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_pol[27] (1.901:1.901:1.901) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_sel[27] (1.899:1.899:1.899) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm0[27] (1.901:1.901:1.901) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm1[27] (1.901:1.901:1.901) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm2[27] (1.898:1.898:1.898) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[27] gpio_holdover[27] (1.897:1.897:1.897) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[27] gpio_ib_mode_sel[27] (1.894:1.894:1.894) (1.144:1.144:1.144)) - (INTERCONNECT gpio_loopback_zero[27] gpio_out[27] (1.897:1.897:1.897) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[27] gpio_slow_sel[27] (1.901:1.901:1.901) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[27] gpio_vtrip_sel[27] (1.895:1.895:1.895) (1.145:1.145:1.145)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_en[26] (1.901:1.901:1.901) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_pol[26] (1.901:1.901:1.901) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_sel[26] (1.900:1.900:1.900) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm0[26] (1.901:1.901:1.901) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm1[26] (1.901:1.901:1.901) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm2[26] (1.900:1.900:1.900) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[26] gpio_holdover[26] (1.900:1.900:1.900) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[26] gpio_ib_mode_sel[26] (1.896:1.896:1.896) (1.146:1.146:1.146)) - (INTERCONNECT gpio_loopback_zero[26] gpio_out[26] (1.899:1.899:1.899) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[26] gpio_slow_sel[26] (1.901:1.901:1.901) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[26] gpio_vtrip_sel[26] (1.897:1.897:1.897) (1.146:1.146:1.146)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_en[25] (1.904:1.904:1.904) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_pol[25] (1.904:1.904:1.904) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_sel[25] (1.902:1.902:1.902) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm0[25] (1.904:1.904:1.904) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm1[25] (1.904:1.904:1.904) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm2[25] (1.902:1.902:1.902) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[25] gpio_holdover[25] (1.901:1.901:1.901) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[25] gpio_ib_mode_sel[25] (1.897:1.897:1.897) (1.146:1.146:1.146)) - (INTERCONNECT gpio_loopback_zero[25] gpio_out[25] (1.900:1.900:1.900) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[25] gpio_slow_sel[25] (1.904:1.904:1.904) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[25] gpio_vtrip_sel[25] (1.898:1.898:1.898) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_en[24] (1.895:1.895:1.895) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_pol[24] (1.895:1.895:1.895) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_sel[24] (1.893:1.893:1.893) (1.145:1.145:1.145)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm0[24] (1.895:1.895:1.895) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm1[24] (1.896:1.896:1.896) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm2[24] (1.892:1.892:1.892) (1.144:1.144:1.144)) - (INTERCONNECT gpio_loopback_zero[24] gpio_holdover[24] (1.891:1.891:1.891) (1.144:1.144:1.144)) - (INTERCONNECT gpio_loopback_zero[24] gpio_ib_mode_sel[24] (1.888:1.888:1.888) (1.140:1.140:1.140)) - (INTERCONNECT gpio_loopback_zero[24] gpio_out[24] (1.891:1.891:1.891) (1.143:1.143:1.143)) - (INTERCONNECT gpio_loopback_zero[24] gpio_slow_sel[24] (1.896:1.896:1.896) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[24] gpio_vtrip_sel[24] (1.889:1.889:1.889) (1.141:1.141:1.141)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_en[35] (1.907:1.907:1.907) (1.153:1.153:1.153)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_pol[35] (1.906:1.906:1.906) (1.153:1.153:1.153)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_sel[35] (1.906:1.906:1.906) (1.153:1.153:1.153)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm0[35] (1.906:1.906:1.906) (1.153:1.153:1.153)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm1[35] (1.907:1.907:1.907) (1.153:1.153:1.153)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm2[35] (1.906:1.906:1.906) (1.153:1.153:1.153)) + (INTERCONNECT gpio_loopback_zero[35] gpio_holdover[35] (1.906:1.906:1.906) (1.153:1.153:1.153)) + (INTERCONNECT gpio_loopback_zero[35] gpio_ib_mode_sel[35] (1.905:1.905:1.905) (1.152:1.152:1.152)) + (INTERCONNECT gpio_loopback_zero[35] gpio_out[35] (1.906:1.906:1.906) (1.152:1.152:1.152)) + (INTERCONNECT gpio_loopback_zero[35] gpio_slow_sel[35] (1.907:1.907:1.907) (1.154:1.154:1.154)) + (INTERCONNECT gpio_loopback_zero[35] gpio_vtrip_sel[35] (1.905:1.905:1.905) (1.152:1.152:1.152)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_en[34] (1.574:1.574:1.574) (0.953:0.953:0.953)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_pol[34] (1.574:1.574:1.574) (0.953:0.953:0.953)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_sel[34] (1.573:1.573:1.573) (0.952:0.952:0.952)) + (INTERCONNECT gpio_loopback_zero[34] gpio_dm0[34] (1.574:1.574:1.574) (0.953:0.953:0.953)) + (INTERCONNECT gpio_loopback_zero[34] gpio_holdover[34] (1.573:1.573:1.573) (0.952:0.952:0.952)) + (INTERCONNECT gpio_loopback_zero[34] gpio_ib_mode_sel[34] (1.573:1.573:1.573) (0.952:0.952:0.952)) + (INTERCONNECT gpio_loopback_zero[34] gpio_oeb[34] (1.572:1.572:1.572) (0.951:0.951:0.951)) + (INTERCONNECT gpio_loopback_zero[34] gpio_slow_sel[34] (1.574:1.574:1.574) (0.953:0.953:0.953)) + (INTERCONNECT gpio_loopback_zero[34] gpio_vtrip_sel[34] (1.573:1.573:1.573) (0.952:0.952:0.952)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_en[33] (1.586:1.586:1.586) (0.960:0.960:0.960)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_pol[33] (1.586:1.586:1.586) (0.960:0.960:0.960)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_sel[33] (1.585:1.585:1.585) (0.960:0.960:0.960)) + (INTERCONNECT gpio_loopback_zero[33] gpio_dm0[33] (1.586:1.586:1.586) (0.960:0.960:0.960)) + (INTERCONNECT gpio_loopback_zero[33] gpio_holdover[33] (1.584:1.584:1.584) (0.959:0.959:0.959)) + (INTERCONNECT gpio_loopback_zero[33] gpio_ib_mode_sel[33] (1.582:1.582:1.582) (0.956:0.956:0.956)) + (INTERCONNECT gpio_loopback_zero[33] gpio_oeb[33] (1.581:1.581:1.581) (0.955:0.955:0.955)) + (INTERCONNECT gpio_loopback_zero[33] gpio_slow_sel[33] (1.586:1.586:1.586) (0.960:0.960:0.960)) + (INTERCONNECT gpio_loopback_zero[33] gpio_vtrip_sel[33] (1.582:1.582:1.582) (0.957:0.957:0.957)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_en[32] (1.583:1.583:1.583) (0.958:0.958:0.958)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_pol[32] (1.583:1.583:1.583) (0.958:0.958:0.958)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_sel[32] (1.581:1.581:1.581) (0.956:0.956:0.956)) + (INTERCONNECT gpio_loopback_zero[32] gpio_dm0[32] (1.583:1.583:1.583) (0.958:0.958:0.958)) + (INTERCONNECT gpio_loopback_zero[32] gpio_holdover[32] (1.581:1.581:1.581) (0.956:0.956:0.956)) + (INTERCONNECT gpio_loopback_zero[32] gpio_ib_mode_sel[32] (1.580:1.580:1.580) (0.956:0.956:0.956)) + (INTERCONNECT gpio_loopback_zero[32] gpio_oeb[32] (1.580:1.580:1.580) (0.955:0.955:0.955)) + (INTERCONNECT gpio_loopback_zero[32] gpio_slow_sel[32] (1.583:1.583:1.583) (0.959:0.959:0.959)) + (INTERCONNECT gpio_loopback_zero[32] gpio_vtrip_sel[32] (1.580:1.580:1.580) (0.956:0.956:0.956)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_en[31] (1.608:1.608:1.608) (0.973:0.973:0.973)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_pol[31] (1.607:1.607:1.607) (0.973:0.973:0.973)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_sel[31] (1.607:1.607:1.607) (0.972:0.972:0.972)) + (INTERCONNECT gpio_loopback_zero[31] gpio_dm0[31] (1.607:1.607:1.607) (0.973:0.973:0.973)) + (INTERCONNECT gpio_loopback_zero[31] gpio_holdover[31] (1.607:1.607:1.607) (0.972:0.972:0.972)) + (INTERCONNECT gpio_loopback_zero[31] gpio_ib_mode_sel[31] (1.606:1.606:1.606) (0.971:0.971:0.971)) + (INTERCONNECT gpio_loopback_zero[31] gpio_oeb[31] (1.606:1.606:1.606) (0.971:0.971:0.971)) + (INTERCONNECT gpio_loopback_zero[31] gpio_slow_sel[31] (1.608:1.608:1.608) (0.973:0.973:0.973)) + (INTERCONNECT gpio_loopback_zero[31] gpio_vtrip_sel[31] (1.606:1.606:1.606) (0.972:0.972:0.972)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_en[30] (1.573:1.573:1.573) (0.953:0.953:0.953)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_pol[30] (1.572:1.572:1.572) (0.952:0.952:0.952)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_sel[30] (1.571:1.571:1.571) (0.951:0.951:0.951)) + (INTERCONNECT gpio_loopback_zero[30] gpio_dm0[30] (1.573:1.573:1.573) (0.952:0.952:0.952)) + (INTERCONNECT gpio_loopback_zero[30] gpio_holdover[30] (1.570:1.570:1.570) (0.950:0.950:0.950)) + (INTERCONNECT gpio_loopback_zero[30] gpio_ib_mode_sel[30] (1.568:1.568:1.568) (0.947:0.947:0.947)) + (INTERCONNECT gpio_loopback_zero[30] gpio_oeb[30] (1.567:1.567:1.567) (0.946:0.946:0.946)) + (INTERCONNECT gpio_loopback_zero[30] gpio_slow_sel[30] (1.573:1.573:1.573) (0.953:0.953:0.953)) + (INTERCONNECT gpio_loopback_zero[30] gpio_vtrip_sel[30] (1.568:1.568:1.568) (0.948:0.948:0.948)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_en[29] (1.591:1.591:1.591) (0.963:0.963:0.963)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_pol[29] (1.591:1.591:1.591) (0.963:0.963:0.963)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_sel[29] (1.591:1.591:1.591) (0.962:0.962:0.962)) + (INTERCONNECT gpio_loopback_zero[29] gpio_dm0[29] (1.591:1.591:1.591) (0.963:0.963:0.963)) + (INTERCONNECT gpio_loopback_zero[29] gpio_holdover[29] (1.591:1.591:1.591) (0.962:0.962:0.962)) + (INTERCONNECT gpio_loopback_zero[29] gpio_ib_mode_sel[29] (1.590:1.590:1.590) (0.962:0.962:0.962)) + (INTERCONNECT gpio_loopback_zero[29] gpio_oeb[29] (1.590:1.590:1.590) (0.962:0.962:0.962)) + (INTERCONNECT gpio_loopback_zero[29] gpio_slow_sel[29] (1.591:1.591:1.591) (0.963:0.963:0.963)) + (INTERCONNECT gpio_loopback_zero[29] gpio_vtrip_sel[29] (1.590:1.590:1.590) (0.962:0.962:0.962)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_en[28] (1.586:1.586:1.586) (0.960:0.960:0.960)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_pol[28] (1.586:1.586:1.586) (0.960:0.960:0.960)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_sel[28] (1.586:1.586:1.586) (0.960:0.960:0.960)) + (INTERCONNECT gpio_loopback_zero[28] gpio_dm0[28] (1.586:1.586:1.586) (0.960:0.960:0.960)) + (INTERCONNECT gpio_loopback_zero[28] gpio_holdover[28] (1.585:1.585:1.585) (0.959:0.959:0.959)) + (INTERCONNECT gpio_loopback_zero[28] gpio_ib_mode_sel[28] (1.583:1.583:1.583) (0.957:0.957:0.957)) + (INTERCONNECT gpio_loopback_zero[28] gpio_oeb[28] (1.583:1.583:1.583) (0.957:0.957:0.957)) + (INTERCONNECT gpio_loopback_zero[28] gpio_slow_sel[28] (1.587:1.587:1.587) (0.961:0.961:0.961)) + (INTERCONNECT gpio_loopback_zero[28] gpio_vtrip_sel[28] (1.583:1.583:1.583) (0.957:0.957:0.957)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_en[27] (1.584:1.584:1.584) (0.960:0.960:0.960)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_pol[27] (1.584:1.584:1.584) (0.959:0.959:0.959)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_sel[27] (1.582:1.582:1.582) (0.958:0.958:0.958)) + (INTERCONNECT gpio_loopback_zero[27] gpio_dm0[27] (1.584:1.584:1.584) (0.960:0.960:0.960)) + (INTERCONNECT gpio_loopback_zero[27] gpio_holdover[27] (1.582:1.582:1.582) (0.957:0.957:0.957)) + (INTERCONNECT gpio_loopback_zero[27] gpio_ib_mode_sel[27] (1.579:1.579:1.579) (0.954:0.954:0.954)) + (INTERCONNECT gpio_loopback_zero[27] gpio_oeb[27] (1.579:1.579:1.579) (0.954:0.954:0.954)) + (INTERCONNECT gpio_loopback_zero[27] gpio_slow_sel[27] (1.585:1.585:1.585) (0.960:0.960:0.960)) + (INTERCONNECT gpio_loopback_zero[27] gpio_vtrip_sel[27] (1.580:1.580:1.580) (0.955:0.955:0.955)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_en[26] (1.592:1.592:1.592) (0.964:0.964:0.964)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_pol[26] (1.592:1.592:1.592) (0.964:0.964:0.964)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_sel[26] (1.592:1.592:1.592) (0.963:0.963:0.963)) + (INTERCONNECT gpio_loopback_zero[26] gpio_dm0[26] (1.592:1.592:1.592) (0.964:0.964:0.964)) + (INTERCONNECT gpio_loopback_zero[26] gpio_holdover[26] (1.592:1.592:1.592) (0.963:0.963:0.963)) + (INTERCONNECT gpio_loopback_zero[26] gpio_ib_mode_sel[26] (1.591:1.591:1.591) (0.962:0.962:0.962)) + (INTERCONNECT gpio_loopback_zero[26] gpio_oeb[26] (1.591:1.591:1.591) (0.962:0.962:0.962)) + (INTERCONNECT gpio_loopback_zero[26] gpio_slow_sel[26] (1.592:1.592:1.592) (0.964:0.964:0.964)) + (INTERCONNECT gpio_loopback_zero[26] gpio_vtrip_sel[26] (1.591:1.591:1.591) (0.963:0.963:0.963)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_en[25] (1.591:1.591:1.591) (0.963:0.963:0.963)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_pol[25] (1.591:1.591:1.591) (0.963:0.963:0.963)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_sel[25] (1.590:1.590:1.590) (0.963:0.963:0.963)) + (INTERCONNECT gpio_loopback_zero[25] gpio_dm0[25] (1.591:1.591:1.591) (0.963:0.963:0.963)) + (INTERCONNECT gpio_loopback_zero[25] gpio_holdover[25] (1.590:1.590:1.590) (0.962:0.962:0.962)) + (INTERCONNECT gpio_loopback_zero[25] gpio_ib_mode_sel[25] (1.588:1.588:1.588) (0.960:0.960:0.960)) + (INTERCONNECT gpio_loopback_zero[25] gpio_oeb[25] (1.587:1.587:1.587) (0.959:0.959:0.959)) + (INTERCONNECT gpio_loopback_zero[25] gpio_slow_sel[25] (1.591:1.591:1.591) (0.963:0.963:0.963)) + (INTERCONNECT gpio_loopback_zero[25] gpio_vtrip_sel[25] (1.588:1.588:1.588) (0.960:0.960:0.960)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_en[24] (1.576:1.576:1.576) (0.954:0.954:0.954)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_pol[24] (1.576:1.576:1.576) (0.954:0.954:0.954)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_sel[24] (1.574:1.574:1.574) (0.952:0.952:0.952)) + (INTERCONNECT gpio_loopback_zero[24] gpio_dm0[24] (1.576:1.576:1.576) (0.954:0.954:0.954)) + (INTERCONNECT gpio_loopback_zero[24] gpio_holdover[24] (1.573:1.573:1.573) (0.952:0.952:0.952)) + (INTERCONNECT gpio_loopback_zero[24] gpio_ib_mode_sel[24] (1.571:1.571:1.571) (0.950:0.950:0.950)) + (INTERCONNECT gpio_loopback_zero[24] gpio_oeb[24] (1.571:1.571:1.571) (0.950:0.950:0.950)) + (INTERCONNECT gpio_loopback_zero[24] gpio_slow_sel[24] (1.576:1.576:1.576) (0.955:0.955:0.955)) + (INTERCONNECT gpio_loopback_zero[24] gpio_vtrip_sel[24] (1.572:1.572:1.572) (0.950:0.950:0.950)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_en[23] (1.896:1.896:1.896) (1.147:1.147:1.147)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_pol[23] (1.895:1.895:1.895) (1.147:1.147:1.147)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_sel[23] (1.894:1.894:1.894) (1.146:1.146:1.146)) @@ -461,33 +454,33 @@ (INTERCONNECT gpio_loopback_zero[13] gpio_out[13] (1.883:1.883:1.883) (1.139:1.139:1.139)) (INTERCONNECT gpio_loopback_zero[13] gpio_slow_sel[13] (1.888:1.888:1.888) (1.143:1.143:1.143)) (INTERCONNECT gpio_loopback_zero[13] gpio_vtrip_sel[13] (1.881:1.881:1.881) (1.136:1.136:1.136)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_en[12] (1.571:1.571:1.571) (0.951:0.951:0.951)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_pol[12] (1.571:1.571:1.571) (0.951:0.951:0.951)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_sel[12] (1.570:1.570:1.570) (0.950:0.950:0.950)) - (INTERCONNECT gpio_loopback_zero[12] gpio_dm0[12] (1.571:1.571:1.571) (0.951:0.951:0.951)) - (INTERCONNECT gpio_loopback_zero[12] gpio_holdover[12] (1.570:1.570:1.570) (0.950:0.950:0.950)) - (INTERCONNECT gpio_loopback_zero[12] gpio_ib_mode_sel[12] (1.570:1.570:1.570) (0.950:0.950:0.950)) - (INTERCONNECT gpio_loopback_zero[12] gpio_oeb[12] (1.569:1.569:1.569) (0.949:0.949:0.949)) - (INTERCONNECT gpio_loopback_zero[12] gpio_slow_sel[12] (1.571:1.571:1.571) (0.951:0.951:0.951)) - (INTERCONNECT gpio_loopback_zero[12] gpio_vtrip_sel[12] (1.570:1.570:1.570) (0.950:0.950:0.950)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_en[11] (1.570:1.570:1.570) (0.950:0.950:0.950)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_pol[11] (1.570:1.570:1.570) (0.950:0.950:0.950)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_sel[11] (1.570:1.570:1.570) (0.950:0.950:0.950)) - (INTERCONNECT gpio_loopback_zero[11] gpio_dm0[11] (1.570:1.570:1.570) (0.950:0.950:0.950)) - (INTERCONNECT gpio_loopback_zero[11] gpio_holdover[11] (1.570:1.570:1.570) (0.950:0.950:0.950)) - (INTERCONNECT gpio_loopback_zero[11] gpio_ib_mode_sel[11] (1.570:1.570:1.570) (0.949:0.949:0.949)) - (INTERCONNECT gpio_loopback_zero[11] gpio_oeb[11] (1.569:1.569:1.569) (0.949:0.949:0.949)) - (INTERCONNECT gpio_loopback_zero[11] gpio_slow_sel[11] (1.571:1.571:1.571) (0.950:0.950:0.950)) - (INTERCONNECT gpio_loopback_zero[11] gpio_vtrip_sel[11] (1.570:1.570:1.570) (0.949:0.949:0.949)) - (INTERCONNECT gpio_loopback_zero[10] gpio_analog_en[10] (1.564:1.564:1.564) (0.947:0.947:0.947)) - (INTERCONNECT gpio_loopback_zero[10] gpio_analog_pol[10] (1.564:1.564:1.564) (0.947:0.947:0.947)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_en[12] (1.561:1.561:1.561) (0.945:0.945:0.945)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_pol[12] (1.561:1.561:1.561) (0.945:0.945:0.945)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_sel[12] (1.561:1.561:1.561) (0.945:0.945:0.945)) + (INTERCONNECT gpio_loopback_zero[12] gpio_dm0[12] (1.561:1.561:1.561) (0.945:0.945:0.945)) + (INTERCONNECT gpio_loopback_zero[12] gpio_holdover[12] (1.561:1.561:1.561) (0.944:0.944:0.944)) + (INTERCONNECT gpio_loopback_zero[12] gpio_ib_mode_sel[12] (1.560:1.560:1.560) (0.944:0.944:0.944)) + (INTERCONNECT gpio_loopback_zero[12] gpio_oeb[12] (1.559:1.559:1.559) (0.943:0.943:0.943)) + (INTERCONNECT gpio_loopback_zero[12] gpio_slow_sel[12] (1.561:1.561:1.561) (0.945:0.945:0.945)) + (INTERCONNECT gpio_loopback_zero[12] gpio_vtrip_sel[12] (1.560:1.560:1.560) (0.944:0.944:0.944)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_en[11] (1.554:1.554:1.554) (0.941:0.941:0.941)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_pol[11] (1.553:1.553:1.553) (0.940:0.940:0.940)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_sel[11] (1.553:1.553:1.553) (0.940:0.940:0.940)) + (INTERCONNECT gpio_loopback_zero[11] gpio_dm0[11] (1.553:1.553:1.553) (0.941:0.941:0.941)) + (INTERCONNECT gpio_loopback_zero[11] gpio_holdover[11] (1.552:1.552:1.552) (0.939:0.939:0.939)) + (INTERCONNECT gpio_loopback_zero[11] gpio_ib_mode_sel[11] (1.549:1.549:1.549) (0.937:0.937:0.937)) + (INTERCONNECT gpio_loopback_zero[11] gpio_oeb[11] (1.549:1.549:1.549) (0.936:0.936:0.936)) + (INTERCONNECT gpio_loopback_zero[11] gpio_slow_sel[11] (1.554:1.554:1.554) (0.941:0.941:0.941)) + (INTERCONNECT gpio_loopback_zero[11] gpio_vtrip_sel[11] (1.550:1.550:1.550) (0.937:0.937:0.937)) + (INTERCONNECT gpio_loopback_zero[10] gpio_analog_en[10] (1.563:1.563:1.563) (0.946:0.946:0.946)) + (INTERCONNECT gpio_loopback_zero[10] gpio_analog_pol[10] (1.563:1.563:1.563) (0.946:0.946:0.946)) (INTERCONNECT gpio_loopback_zero[10] gpio_analog_sel[10] (1.563:1.563:1.563) (0.946:0.946:0.946)) - (INTERCONNECT gpio_loopback_zero[10] gpio_dm0[10] (1.564:1.564:1.564) (0.947:0.947:0.947)) - (INTERCONNECT gpio_loopback_zero[10] gpio_holdover[10] (1.563:1.563:1.563) (0.946:0.946:0.946)) + (INTERCONNECT gpio_loopback_zero[10] gpio_dm0[10] (1.563:1.563:1.563) (0.946:0.946:0.946)) + (INTERCONNECT gpio_loopback_zero[10] gpio_holdover[10] (1.562:1.562:1.562) (0.945:0.945:0.945)) (INTERCONNECT gpio_loopback_zero[10] gpio_ib_mode_sel[10] (1.560:1.560:1.560) (0.943:0.943:0.943)) - (INTERCONNECT gpio_loopback_zero[10] gpio_oeb[10] (1.560:1.560:1.560) (0.943:0.943:0.943)) - (INTERCONNECT gpio_loopback_zero[10] gpio_slow_sel[10] (1.564:1.564:1.564) (0.947:0.947:0.947)) - (INTERCONNECT gpio_loopback_zero[10] gpio_vtrip_sel[10] (1.561:1.561:1.561) (0.944:0.944:0.944)) + (INTERCONNECT gpio_loopback_zero[10] gpio_oeb[10] (1.559:1.559:1.559) (0.943:0.943:0.943)) + (INTERCONNECT gpio_loopback_zero[10] gpio_slow_sel[10] (1.563:1.563:1.563) (0.947:0.947:0.947)) + (INTERCONNECT gpio_loopback_zero[10] gpio_vtrip_sel[10] (1.560:1.560:1.560) (0.943:0.943:0.943)) (INTERCONNECT gpio_loopback_zero[9] gpio_analog_en[9] (1.566:1.566:1.566) (0.948:0.948:0.948)) (INTERCONNECT gpio_loopback_zero[9] gpio_analog_pol[9] (1.566:1.566:1.566) (0.947:0.947:0.947)) (INTERCONNECT gpio_loopback_zero[9] gpio_analog_sel[9] (1.566:1.566:1.566) (0.947:0.947:0.947)) @@ -551,15 +544,15 @@ (INTERCONNECT gpio_loopback_zero[3] gpio_oeb[3] (1.564:1.564:1.564) (0.946:0.946:0.946)) (INTERCONNECT gpio_loopback_zero[3] gpio_slow_sel[3] (1.566:1.566:1.566) (0.947:0.947:0.947)) (INTERCONNECT gpio_loopback_zero[3] gpio_vtrip_sel[3] (1.564:1.564:1.564) (0.946:0.946:0.946)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_en[2] (1.562:1.562:1.562) (0.946:0.946:0.946)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_pol[2] (1.562:1.562:1.562) (0.946:0.946:0.946)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_sel[2] (1.560:1.560:1.560) (0.944:0.944:0.944)) - (INTERCONNECT gpio_loopback_zero[2] gpio_dm0[2] (1.562:1.562:1.562) (0.946:0.946:0.946)) - (INTERCONNECT gpio_loopback_zero[2] gpio_holdover[2] (1.560:1.560:1.560) (0.944:0.944:0.944)) - (INTERCONNECT gpio_loopback_zero[2] gpio_ib_mode_sel[2] (1.557:1.557:1.557) (0.941:0.941:0.941)) - (INTERCONNECT gpio_loopback_zero[2] gpio_oeb[2] (1.556:1.556:1.556) (0.940:0.940:0.940)) - (INTERCONNECT gpio_loopback_zero[2] gpio_slow_sel[2] (1.563:1.563:1.563) (0.947:0.947:0.947)) - (INTERCONNECT gpio_loopback_zero[2] gpio_vtrip_sel[2] (1.558:1.558:1.558) (0.942:0.942:0.942)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_en[2] (1.569:1.569:1.569) (0.949:0.949:0.949)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_pol[2] (1.569:1.569:1.569) (0.949:0.949:0.949)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_sel[2] (1.568:1.568:1.568) (0.949:0.949:0.949)) + (INTERCONNECT gpio_loopback_zero[2] gpio_dm0[2] (1.569:1.569:1.569) (0.949:0.949:0.949)) + (INTERCONNECT gpio_loopback_zero[2] gpio_holdover[2] (1.568:1.568:1.568) (0.949:0.949:0.949)) + (INTERCONNECT gpio_loopback_zero[2] gpio_ib_mode_sel[2] (1.568:1.568:1.568) (0.948:0.948:0.948)) + (INTERCONNECT gpio_loopback_zero[2] gpio_oeb[2] (1.568:1.568:1.568) (0.948:0.948:0.948)) + (INTERCONNECT gpio_loopback_zero[2] gpio_slow_sel[2] (1.569:1.569:1.569) (0.949:0.949:0.949)) + (INTERCONNECT gpio_loopback_zero[2] gpio_vtrip_sel[2] (1.568:1.568:1.568) (0.948:0.948:0.948)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_en[1] (1.559:1.559:1.559) (0.944:0.944:0.944)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_pol[1] (1.559:1.559:1.559) (0.944:0.944:0.944)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_sel[1] (1.557:1.557:1.557) (0.943:0.943:0.943)) @@ -1825,7 +1818,7 @@ (INTERCONNECT mprj.hold99.X mprj._520_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) (INTERCONNECT mprj.hold99.X mprj._525_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) (INTERCONNECT mprj.input1.X mprj.ANTENNA_fanout19_A.DIODE (0.067:0.067:0.067) (0.066:0.066:0.066)) - (INTERCONNECT mprj.input1.X mprj.ANTENNA_fanout25_A.DIODE (0.068:0.068:0.068) (0.067:0.067:0.067)) + (INTERCONNECT mprj.input1.X mprj.ANTENNA_fanout25_A.DIODE (0.069:0.069:0.069) (0.067:0.067:0.067)) (INTERCONNECT mprj.input1.X mprj.ANTENNA_input1_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) (INTERCONNECT mprj.input1.X mprj.fanout19.A (0.067:0.067:0.067) (0.066:0.066:0.066)) (INTERCONNECT mprj.input1.X mprj.fanout25.A (0.068:0.068:0.068) (0.067:0.067:0.067)) @@ -1871,7 +1864,7 @@ (INTERCONNECT mprj.max_cap18.X mprj._623_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) (INTERCONNECT mprj.output10.X gpio_out[9] (0.004:0.004:0.004) (0.004:0.004:0.004)) (INTERCONNECT mprj.output11.X gpio_out[10] (0.003:0.003:0.003) (0.003:0.003:0.003)) - (INTERCONNECT mprj.output12.X gpio_out[11] (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj.output12.X gpio_out[11] (0.002:0.002:0.002) (0.002:0.002:0.002)) (INTERCONNECT mprj.output2.X gpio_out[2] (0.002:0.002:0.002) (0.002:0.002:0.002)) (INTERCONNECT mprj.output3.X gpio_out[12] (0.002:0.002:0.002) (0.002:0.002:0.002)) (INTERCONNECT mprj.output4.X gpio_out[3] (0.002:0.002:0.002) (0.002:0.002:0.002)) @@ -1915,6 +1908,1341 @@ (INTERCONNECT mprj.wire24.X mprj._645_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) (INTERCONNECT mprj.wire24.X mprj._646_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) (INTERCONNECT mprj.wire24.X mprj._651_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._332_.Y mprj2._361_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._332_.Y mprj2._574_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._333_.Y mprj2._570_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._334_.Y mprj2._501_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._335_.Y mprj2._527_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._336_.Y mprj2._429_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._337_.Y mprj2._433_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._337_.Y mprj2._434_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._338_.Y mprj2._440_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._339_.Y mprj2._675_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._340_.X mprj2._348_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._340_.X mprj2._350_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._341_.X mprj2._342_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._341_.X mprj2._345_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._341_.X mprj2._346_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._341_.X mprj2._347_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._342_.Y mprj2._345_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._343_.X mprj2._344_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._343_.X mprj2._347_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._343_.X mprj2._356_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._344_.X mprj2._345_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._344_.X mprj2._351_.C (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._344_.X mprj2._357_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._344_.X mprj2._359_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._344_.X mprj2._361_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._345_.Y mprj2.hold113.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._346_.X mprj2.hold143.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._347_.Y mprj2._348_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._348_.X mprj2.hold157.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._349_.Y mprj2.hold106.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._350_.Y mprj2.hold107.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._351_.X mprj2._352_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._351_.X mprj2._354_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._351_.X mprj2._360_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._352_.Y mprj2._353_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._352_.Y mprj2.hold182.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._353_.Y mprj2.hold78.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._354_.X mprj2._358_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._355_.Y mprj2._356_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._355_.Y mprj2._357_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._356_.X mprj2._362_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._356_.X mprj2._363_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._367_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._369_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._356_.X mprj2._373_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._356_.X mprj2._374_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._357_.Y mprj2._358_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._357_.Y mprj2._360_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._357_.Y mprj2._371_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._358_.X mprj2.hold183.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._359_.X mprj2._360_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._360_.X mprj2._686_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._361_.Y mprj2.hold175.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._362_.Y mprj2._372_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._363_.X mprj2._365_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._363_.X mprj2._370_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._364_.X mprj2._367_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._364_.X mprj2._371_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._364_.X mprj2._374_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._365_.Y mprj2.hold159.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._367_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._372_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._374_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._367_.X mprj2._368_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._367_.X mprj2._382_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._368_.Y mprj2.hold160.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._369_.X mprj2.hold171.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._370_.X mprj2._683_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._371_.Y mprj2._372_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._372_.X mprj2.hold140.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._373_.X mprj2.hold145.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._374_.X mprj2._375_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._374_.X mprj2._377_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._374_.X mprj2._379_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._374_.X mprj2._381_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._374_.X mprj2._383_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._375_.X mprj2._376_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._376_.X mprj2.hold46.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._377_.Y mprj2._380_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._378_.X mprj2._379_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._379_.X mprj2._380_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._379_.X mprj2._381_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._380_.Y mprj2.hold34.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._381_.X mprj2.hold153.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._382_.Y mprj2.hold68.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._383_.Y mprj2.hold69.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__384__Y.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__386__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__568__B.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__572__B.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__579__A2.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA_output4_A.DIODE (0.028:0.028:0.028) (0.028:0.028:0.028)) + (INTERCONNECT mprj2._384_.Y mprj2._386_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._384_.Y mprj2._568_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._384_.Y mprj2._572_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._384_.Y mprj2._579_.A2 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._384_.Y mprj2.output4.A (0.028:0.028:0.028) (0.028:0.028:0.028)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__385__Y.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__386__B.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__568__C.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__572__C.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__580__A2.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA_output5_A.DIODE (0.014:0.014:0.014) (0.014:0.014:0.014)) + (INTERCONNECT mprj2._385_.Y mprj2._386_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2._568_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2._572_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2._580_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2.output5.A (0.014:0.014:0.014) (0.014:0.014:0.014)) + (INTERCONNECT mprj2._386_.Y mprj2._387_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._387_.X mprj2.hold151.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._388_.X mprj2.hold44.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._389_.X mprj2._393_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._390_.X mprj2._392_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._391_.X mprj2._392_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._392_.X mprj2._393_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._393_.X mprj2._399_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._394_.X mprj2._396_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._395_.Y mprj2.hold122.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._396_.X mprj2._399_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._397_.X mprj2._399_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._398_.X mprj2._399_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._399_.X mprj2._400_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._399_.X mprj2._488_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._399_.X mprj2._493_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._399_.X mprj2._498_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._400_.Y mprj2._726_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._401_.X mprj2._405_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._402_.X mprj2._405_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._403_.X mprj2._405_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._404_.X mprj2._405_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._405_.X mprj2._411_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._406_.X mprj2._408_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._406_.X mprj2._415_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._407_.X mprj2.hold195.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._408_.X mprj2._411_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._409_.X mprj2._411_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._410_.X mprj2._411_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._412_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._422_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._426_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._431_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._433_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._437_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._412_.Y mprj2._413_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._412_.Y mprj2._429_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._412_.Y mprj2._693_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._413_.Y mprj2.hold28.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._414_.Y mprj2._415_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._414_.Y mprj2._416_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._415_.X mprj2._728_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._416_.Y mprj2.hold60.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._417_.X mprj2._419_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._417_.X mprj2._420_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._417_.X mprj2._421_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._424_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._417_.X mprj2._425_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._417_.X mprj2._428_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._439_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._445_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._418_.X mprj2.hold167.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._419_.X mprj2.hold168.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._420_.Y mprj2._422_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._420_.Y mprj2._423_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._421_.X mprj2._422_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._422_.X mprj2._731_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._423_.Y mprj2.hold109.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._424_.X mprj2.hold178.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._425_.Y mprj2._426_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._425_.Y mprj2._429_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._426_.X mprj2.hold179.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._427_.X mprj2._428_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._427_.X mprj2._439_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._427_.X mprj2._445_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._429_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._430_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._431_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._432_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._429_.Y mprj2.hold149.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._430_.Y mprj2._431_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._430_.Y mprj2._433_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._430_.Y mprj2._434_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._431_.X mprj2.hold162.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._432_.X mprj2._435_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._432_.X mprj2._436_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._433_.Y mprj2._434_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._434_.Y mprj2.hold155.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._435_.X mprj2._437_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._436_.Y mprj2._437_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._436_.Y mprj2._440_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._437_.X mprj2.hold191.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._438_.X mprj2._439_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._438_.X mprj2._445_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._439_.X mprj2._440_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._439_.X mprj2._441_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._439_.X mprj2._442_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._440_.Y mprj2.hold136.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._441_.X mprj2._443_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._441_.X mprj2._446_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._442_.Y mprj2.hold97.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._443_.Y mprj2.hold98.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._444_.X mprj2._445_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._445_.X mprj2._446_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._445_.X mprj2._447_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._448_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._450_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._452_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._455_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._460_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._471_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._478_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._446_.X mprj2.hold95.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._447_.X mprj2.hold88.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._448_.Y mprj2.hold104.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._450_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._452_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._455_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._460_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._471_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._478_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._450_.X mprj2._451_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._450_.X mprj2._453_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._451_.Y mprj2._742_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._452_.X mprj2._454_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._452_.X mprj2._456_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._453_.Y mprj2._454_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._454_.Y mprj2._743_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._455_.X mprj2._457_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._455_.X mprj2._458_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._456_.X mprj2.hold54.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._457_.X mprj2._461_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._458_.X mprj2.hold52.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._459_.X mprj2._460_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._459_.X mprj2._470_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._460_.X mprj2._461_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._460_.X mprj2._462_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._460_.X mprj2._463_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._460_.X mprj2._464_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._460_.X mprj2._466_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._461_.X mprj2.hold82.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._462_.Y mprj2._465_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._463_.X mprj2.hold125.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._464_.X mprj2._467_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._465_.Y mprj2.hold66.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._466_.X mprj2._468_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._467_.X mprj2.hold64.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._468_.X mprj2.hold40.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._469_.X mprj2._470_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._470_.X mprj2._471_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._470_.X mprj2._478_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._471_.X mprj2._472_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._471_.X mprj2._473_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._471_.X mprj2._474_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._471_.X mprj2._479_.A4 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._472_.Y mprj2._475_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._473_.X mprj2._751_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._474_.X mprj2._476_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._475_.Y mprj2.hold80.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._476_.X mprj2.hold56.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._477_.X mprj2._478_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._478_.X mprj2._480_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._478_.X mprj2._481_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._478_.X mprj2._482_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._478_.X mprj2._483_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._478_.X mprj2._485_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._479_.X mprj2._480_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._480_.X mprj2._754_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._481_.X mprj2.hold102.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._482_.X mprj2._484_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._482_.X mprj2._486_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._483_.Y mprj2.hold73.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._484_.Y mprj2.hold74.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._485_.X mprj2._487_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._486_.X mprj2.hold42.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._487_.X mprj2.hold32.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._488_.X mprj2.hold173.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._489_.X mprj2._490_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._489_.X mprj2._491_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._489_.X mprj2._492_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._490_.Y mprj2.hold123.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._491_.X mprj2._493_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._492_.Y mprj2._493_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._492_.Y mprj2._495_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._493_.X mprj2._696_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._496_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._497_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._500_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._502_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._506_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._516_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._495_.Y mprj2.hold38.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._496_.X mprj2.hold187.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._497_.Y mprj2._498_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._497_.Y mprj2._501_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._498_.X mprj2.hold188.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._500_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._502_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._506_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._516_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._500_.X mprj2._501_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._500_.X mprj2._503_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._501_.Y mprj2.hold130.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._502_.X mprj2._504_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._502_.X mprj2._507_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._503_.Y mprj2.hold90.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._504_.Y mprj2.hold91.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._505_.X mprj2._506_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._505_.X mprj2._516_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._507_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._508_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._509_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._513_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._507_.X mprj2.hold93.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._508_.X mprj2._510_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._508_.X mprj2._511_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._508_.X mprj2._512_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._509_.Y mprj2.hold115.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._510_.Y mprj2.hold116.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._511_.X mprj2.hold111.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._512_.Y mprj2._514_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._513_.X mprj2._514_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._513_.X mprj2._517_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._514_.Y mprj2.hold138.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._515_.X mprj2._516_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._516_.X mprj2._517_.B1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._518_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._519_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._520_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._526_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._537_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._546_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._554_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._517_.X mprj2.hold84.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._518_.X mprj2.hold100.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._519_.Y mprj2.hold128.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._520_.X mprj2._521_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._520_.X mprj2._522_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._520_.X mprj2._523_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._521_.Y mprj2._707_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._522_.Y mprj2._524_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._523_.Y mprj2._524_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._523_.Y mprj2._527_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._524_.X mprj2._708_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._525_.X mprj2._526_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._525_.X mprj2._537_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._525_.X mprj2._546_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._525_.X mprj2._554_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._526_.X mprj2._527_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._528_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._529_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._530_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._532_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._535_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._527_.Y mprj2.hold120.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._528_.X mprj2.hold132.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._529_.Y mprj2.hold147.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._530_.X mprj2._531_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._530_.X mprj2._533_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._531_.Y mprj2._711_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._532_.X mprj2._536_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._533_.X mprj2.hold58.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._535_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._537_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._545_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._535_.Y mprj2._536_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._535_.Y mprj2._538_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._536_.X mprj2.hold62.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._537_.X mprj2._539_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._537_.X mprj2._540_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._537_.X mprj2._542_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._538_.Y mprj2.hold48.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._539_.Y mprj2.hold185.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._540_.Y mprj2._541_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._540_.Y mprj2._543_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._541_.X mprj2._715_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._542_.X mprj2._547_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._543_.Y mprj2.hold50.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._544_.X mprj2._545_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._545_.X mprj2._546_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._545_.X mprj2._554_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._547_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._548_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._549_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._550_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._555_.A4 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._547_.X mprj2.hold86.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._548_.Y mprj2._551_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._549_.X mprj2.hold134.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._550_.X mprj2._552_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._551_.Y mprj2.hold76.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._552_.X mprj2.hold71.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._553_.X mprj2._554_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._554_.X mprj2._556_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._554_.X mprj2._557_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._554_.X mprj2._558_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._554_.X mprj2._559_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._554_.X mprj2._561_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._555_.X mprj2._556_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._556_.X mprj2.hold164.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._557_.X mprj2.hold118.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._558_.Y mprj2._560_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._558_.Y mprj2._562_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._559_.X mprj2._560_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._560_.X mprj2._723_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._561_.X mprj2._563_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._562_.Y mprj2.hold36.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._563_.X mprj2.hold30.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__564__X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__571__A2.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__575__B1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__578__A2.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__580__B1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA_output2_A.DIODE (0.044:0.044:0.044) (0.043:0.043:0.043)) + (INTERCONNECT mprj2._564_.X mprj2._571_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2._575_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2._578_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2._580_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2.output2.A (0.044:0.044:0.044) (0.043:0.043:0.043)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA__565__Y.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA__579__B1.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA_output6_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._565_.Y mprj2._579_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._565_.Y mprj2.output6.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._566_.X mprj2._567_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._566_.X mprj2._585_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._566_.X mprj2._587_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._566_.X mprj2._588_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._567_.Y mprj2._576_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._567_.Y mprj2._577_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._567_.Y mprj2._578_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._568_.X mprj2._571_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._568_.X mprj2._578_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._569_.Y mprj2._570_.A2_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._570_.X mprj2._571_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._570_.X mprj2._578_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._571_.X mprj2._576_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._571_.X mprj2._577_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._571_.X mprj2._583_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._571_.X mprj2._585_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._572_.X mprj2._575_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._573_.X mprj2._575_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._574_.Y mprj2._575_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._575_.X mprj2._577_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._575_.X mprj2._583_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._575_.X mprj2._586_.A1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._575_.X mprj2._587_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._575_.X mprj2._590_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._576_.Y mprj2._586_.A2_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._582_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._584_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._589_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._591_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._578_.X mprj2._581_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._578_.X mprj2._590_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._579_.X mprj2._580_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._580_.X mprj2._581_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._580_.X mprj2._584_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._580_.X mprj2._586_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._580_.X mprj2._590_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._580_.X mprj2._591_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._581_.X mprj2._582_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._581_.X mprj2._588_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._581_.X mprj2._589_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._582_.X mprj2.output7.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._584_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._588_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._589_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._591_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._584_.X mprj2.ANTENNA__584__X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._584_.X mprj2.ANTENNA_output8_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._584_.X mprj2.output8.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._585_.X mprj2._586_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._586_.X mprj2.ANTENNA__586__X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._586_.X mprj2.ANTENNA_output9_A.DIODE (0.015:0.015:0.015) (0.015:0.015:0.015)) + (INTERCONNECT mprj2._586_.X mprj2.output9.A (0.015:0.015:0.015) (0.015:0.015:0.015)) + (INTERCONNECT mprj2._587_.Y mprj2._588_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._587_.Y mprj2._589_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._588_.X mprj2.ANTENNA__588__X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._588_.X mprj2.ANTENNA_wire14_A.DIODE (0.011:0.011:0.011) (0.011:0.011:0.011)) + (INTERCONNECT mprj2._588_.X mprj2.wire14.A (0.011:0.011:0.011) (0.011:0.011:0.011)) + (INTERCONNECT mprj2._589_.X mprj2.ANTENNA__589__X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._589_.X mprj2.ANTENNA_output10_A.DIODE (0.042:0.042:0.042) (0.041:0.041:0.041)) + (INTERCONNECT mprj2._589_.X mprj2.output10.A (0.042:0.042:0.042) (0.041:0.041:0.041)) + (INTERCONNECT mprj2._590_.X mprj2.ANTENNA__590__X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._590_.X mprj2.ANTENNA_output11_A.DIODE (0.042:0.042:0.042) (0.042:0.042:0.042)) + (INTERCONNECT mprj2._590_.X mprj2.output11.A (0.042:0.042:0.042) (0.042:0.042:0.042)) + (INTERCONNECT mprj2._591_.Y mprj2.ANTENNA__591__Y.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._591_.Y mprj2.ANTENNA_wire13_A.DIODE (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2._591_.Y mprj2.wire13.A (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2._592_.Y mprj2._676_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._593_.Y mprj2._677_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._594_.Y mprj2._678_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._595_.Y mprj2._679_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._596_.Y mprj2._680_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._597_.Y mprj2._681_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._598_.Y mprj2._682_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._599_.Y mprj2._683_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._600_.Y mprj2._684_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._601_.Y mprj2._685_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._602_.Y mprj2._686_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._603_.Y mprj2._687_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._604_.Y mprj2._688_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._605_.Y mprj2._689_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._606_.Y mprj2._690_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._607_.Y mprj2._691_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._608_.Y mprj2._692_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._609_.Y mprj2._693_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._610_.Y mprj2._694_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._611_.Y mprj2._695_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._612_.Y mprj2._696_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._613_.Y mprj2._697_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._614_.Y mprj2._698_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._615_.Y mprj2._699_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._616_.Y mprj2._700_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._617_.Y mprj2._701_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._618_.Y mprj2._702_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._619_.Y mprj2._703_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._620_.Y mprj2._704_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._621_.Y mprj2._705_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._622_.Y mprj2._706_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._623_.Y mprj2._707_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._624_.Y mprj2._708_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._625_.Y mprj2._709_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._626_.Y mprj2._710_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._627_.Y mprj2._711_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._628_.Y mprj2._712_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._629_.Y mprj2._713_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._630_.Y mprj2._714_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._631_.Y mprj2._715_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._632_.Y mprj2._716_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._633_.Y mprj2._717_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._634_.Y mprj2._718_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._635_.Y mprj2._719_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._636_.Y mprj2._720_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._637_.Y mprj2._721_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._638_.Y mprj2._722_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._639_.Y mprj2._723_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._640_.Y mprj2._724_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._641_.Y mprj2._725_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._642_.Y mprj2._726_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._643_.Y mprj2._727_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._644_.Y mprj2._728_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._645_.Y mprj2._729_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._646_.Y mprj2._730_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._647_.Y mprj2._731_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._648_.Y mprj2._732_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._649_.Y mprj2._733_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._650_.Y mprj2._734_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._651_.Y mprj2._735_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._652_.Y mprj2._736_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._653_.Y mprj2._737_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._654_.Y mprj2._738_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._655_.Y mprj2._739_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._656_.Y mprj2._740_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._657_.Y mprj2._741_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._658_.Y mprj2._742_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._659_.Y mprj2._743_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._660_.Y mprj2._744_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._661_.Y mprj2._745_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._662_.Y mprj2._746_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._663_.Y mprj2._747_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._664_.Y mprj2._748_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._665_.Y mprj2._749_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._666_.Y mprj2._750_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._667_.Y mprj2._751_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._668_.Y mprj2._752_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._669_.Y mprj2._753_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._670_.Y mprj2._754_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._671_.Y mprj2._755_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._672_.Y mprj2._756_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._673_.Y mprj2._757_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._674_.Y mprj2._758_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._675_.Q mprj2._384_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._675_.Q mprj2._385_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._675_.Q mprj2._388_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._675_.Q mprj2._564_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._675_.Q mprj2._565_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._675_.Q mprj2._566_.S0 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._570_.A1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._573_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._574_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._333_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._384_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._564_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._676_.Q mprj2._565_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._566_.S1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._569_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._573_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._574_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2.hold150.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._677_.Q mprj2._572_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._677_.Q mprj2.hold67.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2._375_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2._377_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2._568_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2.hold152.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._679_.Q mprj2._566_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._679_.Q mprj2.hold33.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._680_.Q mprj2._579_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._680_.Q mprj2.hold45.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._681_.Q mprj2._362_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._681_.Q mprj2._573_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._681_.Q mprj2.hold144.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._682_.Q mprj2._570_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._682_.Q mprj2.hold139.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._683_.Q mprj2._364_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._683_.Q mprj2._566_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._683_.Q mprj2.hold170.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._684_.Q mprj2._580_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._684_.Q mprj2.hold158.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._685_.Q mprj2._356_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._685_.Q mprj2.hold174.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._686_.Q mprj2._569_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._686_.Q mprj2.hold192.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._687_.Q mprj2._566_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._687_.Q mprj2.hold181.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._688_.Q mprj2._579_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._688_.Q mprj2.hold77.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._340_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._341_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._343_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._349_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._575_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._690_.Q mprj2._571_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._690_.Q mprj2._578_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._690_.Q mprj2.hold156.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2._342_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2._566_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2.hold142.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2.hold196.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._692_.Q mprj2._580_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._692_.Q mprj2.hold112.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._693_.Q mprj2.hold105.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._694_.Q mprj2._395_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._694_.Q mprj2.hold172.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._695_.Q mprj2.hold121.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._696_.Q mprj2._494_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._696_.Q mprj2.hold189.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._697_.Q mprj2.hold37.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._698_.Q mprj2._499_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._698_.Q mprj2.hold186.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._699_.Q mprj2.hold129.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._700_.Q mprj2.hold89.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._701_.Q mprj2.hold92.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._702_.Q mprj2.hold114.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._703_.Q mprj2._515_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._703_.Q mprj2.hold110.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._704_.Q mprj2._515_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._704_.Q mprj2.hold137.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._705_.Q mprj2.hold83.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._706_.Q mprj2.hold99.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._707_.Q mprj2.hold127.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._708_.Q mprj2._525_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._708_.Q mprj2.hold176.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._709_.Q mprj2.hold119.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2._532_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2._534_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2.hold131.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._711_.Q mprj2._532_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._711_.Q mprj2._534_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._711_.Q mprj2.hold146.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._712_.Q mprj2.hold57.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._713_.Q mprj2.hold61.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._714_.Q mprj2.hold47.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._715_.Q mprj2._542_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._715_.Q mprj2._544_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._715_.Q mprj2.hold184.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._716_.Q mprj2.hold49.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._717_.Q mprj2.hold85.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2._548_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2._550_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2._553_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2.hold133.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._719_.Q mprj2._550_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._719_.Q mprj2.hold75.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._720_.Q mprj2.hold70.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._721_.Q mprj2._553_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._721_.Q mprj2.hold163.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._722_.Q mprj2._561_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._722_.Q mprj2.hold117.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._723_.Q mprj2._561_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._723_.Q mprj2.hold169.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._724_.Q mprj2._561_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._724_.Q mprj2.hold35.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._725_.Q mprj2.hold29.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._726_.Q mprj2.hold43.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._727_.Q mprj2.hold27.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._728_.Q mprj2._418_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._728_.Q mprj2.hold180.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._729_.Q mprj2.hold59.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._730_.Q mprj2.hold166.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._731_.Q mprj2._424_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._731_.Q mprj2._425_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._731_.Q mprj2._427_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._731_.Q mprj2.hold193.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._732_.Q mprj2.hold108.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._733_.Q mprj2._427_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._733_.Q mprj2.hold177.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._734_.Q mprj2.hold148.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._734_.Q mprj2.hold194.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2._407_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2._438_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2.hold161.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._736_.Q mprj2._407_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._736_.Q mprj2._438_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._736_.Q mprj2.hold154.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._737_.Q mprj2._438_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._737_.Q mprj2.hold190.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._738_.Q mprj2.hold135.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._739_.Q mprj2.hold96.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._740_.Q mprj2.hold94.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._741_.Q mprj2.hold87.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._742_.Q mprj2.hold103.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._743_.Q mprj2._455_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._743_.Q mprj2.hold126.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._744_.Q mprj2.hold53.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._745_.Q mprj2.hold51.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._746_.Q mprj2.hold81.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2._462_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2._464_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2._466_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2.hold124.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._748_.Q mprj2._464_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._748_.Q mprj2._466_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._748_.Q mprj2.hold65.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._749_.Q mprj2._466_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._749_.Q mprj2.hold63.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._750_.Q mprj2.hold39.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2._472_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2._474_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2._477_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2.hold141.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._752_.Q mprj2._474_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._752_.Q mprj2.hold79.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._753_.Q mprj2.hold55.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._754_.Q mprj2.hold165.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2._482_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2._483_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2._485_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2.hold101.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._756_.Q mprj2._485_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._756_.Q mprj2.hold72.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._757_.Q mprj2._485_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._757_.Q mprj2.hold41.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._758_.Q mprj2.hold31.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_0_wb_clk_i_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_0_0_wb_clk_i_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_1_0_wb_clk_i_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_2_0_wb_clk_i_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_3_0_wb_clk_i_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_4_0_wb_clk_i_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_5_0_wb_clk_i_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_6_0_wb_clk_i_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_7_0_wb_clk_i_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_0_0_wb_clk_i.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_1_0_wb_clk_i.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_2_0_wb_clk_i.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_3_0_wb_clk_i.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_4_0_wb_clk_i.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_5_0_wb_clk_i.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_6_0_wb_clk_i.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_7_0_wb_clk_i.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._709_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._710_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._711_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._712_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._713_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._714_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._721_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._722_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._723_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._724_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2.clkload0.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._694_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._695_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._696_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._697_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._698_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._707_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._708_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._747_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._748_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._749_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2.clkload1.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._703_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._704_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._706_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._715_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._716_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._717_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._718_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._719_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._720_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._725_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2.clkload2.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._699_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._700_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._701_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._702_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._705_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._750_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._755_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._756_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._757_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._758_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2.clkload3.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._675_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._676_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._726_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._736_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._739_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._740_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._742_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._743_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._744_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._746_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2.clkload4.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._677_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._678_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._679_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._680_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._683_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._684_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._685_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._686_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._687_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._735_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2.clkload5.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._731_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._732_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._733_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._734_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._737_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._738_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._741_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._745_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._751_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._752_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._753_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._754_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._681_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._682_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._688_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._689_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._690_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._691_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._692_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._693_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._727_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._728_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._729_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._730_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout15.X mprj2._634_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2._635_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2._636_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2._638_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout15.X mprj2._639_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout15.X mprj2._640_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2._641_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2.load_slew16.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout17.X mprj2._610_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout17.X mprj2._611_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout17.X mprj2._612_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout17.X mprj2._614_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout17.X mprj2._615_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout17.X mprj2._663_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout17.X mprj2._664_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout17.X mprj2._665_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout17.X mprj2.max_cap18.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout19.X mprj2.fanout15.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout19.X mprj2.wire20.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout21.X mprj2._339_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout21.X mprj2._592_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout21.X mprj2._642_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout21.X mprj2._650_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout21.X mprj2._660_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout21.X mprj2._662_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout21.X mprj2._669_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout21.X mprj2._670_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout21.X mprj2.load_slew22.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout23.X mprj2._593_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout23.X mprj2._594_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout23.X mprj2._595_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout23.X mprj2._596_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout23.X mprj2._597_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout23.X mprj2._598_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout23.X mprj2.wire24.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout25.X mprj2._652_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2._653_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2._655_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2._656_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2._658_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2._659_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2.fanout21.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout25.X mprj2.load_slew26.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold100.X mprj2._706_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold101.X mprj2._404_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold101.X mprj2._481_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold102.X mprj2._755_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold103.X mprj2._409_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold103.X mprj2._448_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold103.X mprj2._449_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold104.X mprj2._451_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._340_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._341_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._343_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._349_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold106.X mprj2._350_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold107.X mprj2._689_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._410_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._423_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._424_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._425_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._427_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold109.X mprj2._732_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold110.X mprj2._398_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold110.X mprj2._511_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold110.X mprj2._512_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold110.X mprj2._513_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold111.X mprj2._703_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold112.X mprj2._342_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold112.X mprj2._343_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold112.X mprj2._345_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold113.X mprj2._692_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._398_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._508_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._509_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._513_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._515_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold115.X mprj2._510_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold116.X mprj2._702_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold117.X mprj2._390_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold117.X mprj2._557_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold117.X mprj2._558_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold117.X mprj2._559_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold118.X mprj2._722_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold119.X mprj2._335_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold119.X mprj2._397_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold119.X mprj2._525_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold120.X mprj2._709_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold121.X mprj2._395_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold121.X mprj2._489_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold121.X mprj2._494_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold122.X mprj2._396_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold122.X mprj2._490_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold123.X mprj2._695_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold124.X mprj2._401_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold124.X mprj2._463_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold124.X mprj2._469_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold125.X mprj2._747_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._402_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._452_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._453_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._459_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._397_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._519_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._520_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._525_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold128.X mprj2._521_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold129.X mprj2._334_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold129.X mprj2._394_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold129.X mprj2._499_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold130.X mprj2._699_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold131.X mprj2._393_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold131.X mprj2._528_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold131.X mprj2._529_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold131.X mprj2._530_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold132.X mprj2._710_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold133.X mprj2._392_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold133.X mprj2._549_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold133.X mprj2._555_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold134.X mprj2._718_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold135.X mprj2._338_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold135.X mprj2._410_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold135.X mprj2._438_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold136.X mprj2._738_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold137.X mprj2._398_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold137.X mprj2._512_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold137.X mprj2._513_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold138.X mprj2._704_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._363_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._366_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._369_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._372_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold140.X mprj2._682_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold141.X mprj2._403_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold141.X mprj2._473_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold141.X mprj2._479_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold142.X mprj2._343_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold142.X mprj2._346_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold143.X mprj2._691_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold144.X mprj2._363_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold144.X mprj2._366_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold144.X mprj2._369_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold144.X mprj2._373_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold145.X mprj2._681_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold146.X mprj2._391_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold146.X mprj2._529_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold146.X mprj2._530_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold147.X mprj2._531_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold148.X mprj2._336_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold148.X mprj2._427_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold149.X mprj2._734_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold150.X mprj2._385_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold150.X mprj2._387_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold151.X mprj2._676_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold152.X mprj2._379_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold152.X mprj2._381_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold153.X mprj2._678_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold154.X mprj2._337_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold154.X mprj2._432_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold155.X mprj2._736_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._341_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._344_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._348_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._356_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold157.X mprj2._690_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold158.X mprj2._364_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold158.X mprj2._365_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold159.X mprj2._368_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold160.X mprj2._684_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold161.X mprj2._430_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold161.X mprj2._431_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold161.X mprj2._432_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold162.X mprj2._735_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold163.X mprj2._392_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold163.X mprj2._555_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold164.X mprj2._721_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._403_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._477_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._479_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._408_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._417_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._418_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold167.X mprj2._419_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold168.X mprj2._730_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold169.X mprj2._390_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold169.X mprj2._558_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold169.X mprj2._559_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold170.X mprj2._363_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold170.X mprj2._369_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold171.X mprj2._370_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold172.X mprj2._488_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold172.X mprj2._489_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold172.X mprj2._494_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold173.X mprj2._694_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._332_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._351_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._357_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._359_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold175.X mprj2._685_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold176.X mprj2._397_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold176.X mprj2._522_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold176.X mprj2._523_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold177.X mprj2._407_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold177.X mprj2._424_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold177.X mprj2._425_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold178.X mprj2._426_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold179.X mprj2._733_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._406_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._414_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._417_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold181.X mprj2._352_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold181.X mprj2._354_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold181.X mprj2._355_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold182.X mprj2._358_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold183.X mprj2._687_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold184.X mprj2._389_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold184.X mprj2._539_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold184.X mprj2._540_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold185.X mprj2._541_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold186.X mprj2._394_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold186.X mprj2._496_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold186.X mprj2._497_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold187.X mprj2._498_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold188.X mprj2._698_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._396_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._491_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._492_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold190.X mprj2._410_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold190.X mprj2._435_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold190.X mprj2._436_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold191.X mprj2._737_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._351_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._355_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._359_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold193.X mprj2._410_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold193.X mprj2._420_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold193.X mprj2._421_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold194.X mprj2._407_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold195.X mprj2._408_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold196.X mprj2._345_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._406_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._413_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._414_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._417_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._418_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold28.X mprj2._727_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold29.X mprj2._390_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold29.X mprj2._563_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold30.X mprj2._725_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold31.X mprj2._404_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold31.X mprj2._487_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold32.X mprj2._758_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._375_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._377_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._378_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._380_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold34.X mprj2._679_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold35.X mprj2._390_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold35.X mprj2._562_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold36.X mprj2._724_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold37.X mprj2._396_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold37.X mprj2._494_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold37.X mprj2._495_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold38.X mprj2._697_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold39.X mprj2._401_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold39.X mprj2._468_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold39.X mprj2._469_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold40.X mprj2._750_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold41.X mprj2._404_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold41.X mprj2._486_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold42.X mprj2._757_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold43.X mprj2._387_.S (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold43.X mprj2._388_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold44.X mprj2._675_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold45.X mprj2._376_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold45.X mprj2._378_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold46.X mprj2._680_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._389_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._537_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._538_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._545_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold48.X mprj2._714_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._389_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._542_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._543_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._544_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold50.X mprj2._716_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._402_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._457_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._458_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._459_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold52.X mprj2._745_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._402_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._455_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._456_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._459_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold54.X mprj2._744_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._403_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._476_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._477_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._479_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold56.X mprj2._753_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._391_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._532_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._533_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._534_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold58.X mprj2._712_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._408_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._416_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._417_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._418_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold60.X mprj2._729_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold61.X mprj2._393_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold61.X mprj2._534_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold61.X mprj2._536_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold62.X mprj2._713_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold63.X mprj2._401_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold63.X mprj2._467_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold63.X mprj2._470_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold64.X mprj2._749_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold65.X mprj2._401_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold65.X mprj2._465_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold65.X mprj2._469_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold66.X mprj2._748_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold67.X mprj2._374_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold67.X mprj2._382_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold68.X mprj2._383_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold69.X mprj2._677_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._391_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._552_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._553_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._555_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold71.X mprj2._720_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold72.X mprj2._404_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold72.X mprj2._482_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold72.X mprj2._483_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold73.X mprj2._484_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold74.X mprj2._756_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold75.X mprj2._391_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold75.X mprj2._551_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold75.X mprj2._553_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold75.X mprj2._555_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold76.X mprj2._719_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold77.X mprj2._353_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold77.X mprj2._355_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold78.X mprj2._688_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._403_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._475_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._477_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._479_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold80.X mprj2._752_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._402_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._459_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._461_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold82.X mprj2._746_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._398_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._515_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._517_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold84.X mprj2._705_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold85.X mprj2._389_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold85.X mprj2._544_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold85.X mprj2._547_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold86.X mprj2._717_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._409_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._447_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._448_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._449_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold88.X mprj2._741_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._394_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._502_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._503_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._505_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold90.X mprj2._504_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold91.X mprj2._700_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._394_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._505_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._507_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold93.X mprj2._701_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._409_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._444_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._446_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold95.X mprj2._740_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._409_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._441_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._442_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._444_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold97.X mprj2._443_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold98.X mprj2._739_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold99.X mprj2._397_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold99.X mprj2._518_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold99.X mprj2._519_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold99.X mprj2._520_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold99.X mprj2._525_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_fanout19_A.DIODE (0.067:0.067:0.067) (0.066:0.066:0.066)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_fanout25_A.DIODE (0.069:0.069:0.069) (0.067:0.067:0.067)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_input1_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.input1.X mprj2.fanout19.A (0.067:0.067:0.067) (0.066:0.066:0.066)) + (INTERCONNECT mprj2.input1.X mprj2.fanout25.A (0.068:0.068:0.068) (0.067:0.067:0.067)) + (INTERCONNECT mprj2.load_slew16.X mprj2._622_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew16.X mprj2._624_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew16.X mprj2._625_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew16.X mprj2._626_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew16.X mprj2._627_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew16.X mprj2._628_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew16.X mprj2._629_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew16.X mprj2._630_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew16.X mprj2._637_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.load_slew22.X mprj2._647_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew22.X mprj2._648_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew22.X mprj2._649_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew22.X mprj2._654_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew22.X mprj2._657_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew22.X mprj2._661_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew22.X mprj2._667_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew22.X mprj2._668_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__599__A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__600__A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__601__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__605__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__606__A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__608__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA_fanout23_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA_load_slew26_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.load_slew26.X mprj2._599_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.load_slew26.X mprj2._600_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.load_slew26.X mprj2._601_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew26.X mprj2._605_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew26.X mprj2._606_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.load_slew26.X mprj2._608_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew26.X mprj2.fanout23.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.max_cap18.X mprj2._613_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.max_cap18.X mprj2._616_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.max_cap18.X mprj2._617_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.max_cap18.X mprj2._618_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.max_cap18.X mprj2._619_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.max_cap18.X mprj2._620_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.max_cap18.X mprj2._621_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.max_cap18.X mprj2._623_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.output10.X gpio_out[31] (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.output11.X gpio_out[32] (0.018:0.018:0.018) (0.018:0.018:0.018)) + (INTERCONNECT mprj2.output12.X gpio_out[33] (0.034:0.034:0.034) (0.034:0.034:0.034)) + (INTERCONNECT mprj2.output2.X gpio_out[24] (0.755:0.755:0.755) (0.751:0.751:0.751)) + (INTERCONNECT mprj2.output3.X gpio_out[34] (0.043:0.043:0.043) (0.043:0.043:0.043)) + (INTERCONNECT mprj2.output4.X gpio_out[25] (0.617:0.617:0.617) (0.614:0.614:0.614)) + (INTERCONNECT mprj2.output5.X gpio_out[26] (0.399:0.399:0.399) (0.398:0.398:0.398)) + (INTERCONNECT mprj2.output6.X gpio_out[27] (0.216:0.216:0.216) (0.215:0.215:0.215)) + (INTERCONNECT mprj2.output7.X gpio_out[28] (0.094:0.094:0.094) (0.094:0.094:0.094)) + (INTERCONNECT mprj2.output8.X gpio_out[29] (0.013:0.013:0.013) (0.013:0.013:0.013)) + (INTERCONNECT mprj2.output9.X gpio_out[30] (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.wire13.X mprj2.ANTENNA_output12_A.DIODE (0.077:0.077:0.077) (0.073:0.073:0.073)) + (INTERCONNECT mprj2.wire13.X mprj2.ANTENNA_wire13_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire13.X mprj2.output12.A (0.077:0.077:0.077) (0.073:0.073:0.073)) + (INTERCONNECT mprj2.wire14.X mprj2.ANTENNA_output3_A.DIODE (0.114:0.114:0.114) (0.109:0.109:0.109)) + (INTERCONNECT mprj2.wire14.X mprj2.ANTENNA_wire14_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire14.X mprj2.output3.A (0.114:0.114:0.114) (0.109:0.109:0.109)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__631__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__632__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__633__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__666__A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__671__A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__672__A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__673__A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__674__A.DIODE (0.005:0.005:0.005) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA_fanout17_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA_wire20_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire20.X mprj2._631_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.wire20.X mprj2._632_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire20.X mprj2._633_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire20.X mprj2._666_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.wire20.X mprj2._671_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.wire20.X mprj2._672_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.wire20.X mprj2._673_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire20.X mprj2._674_.A (0.005:0.005:0.005) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire20.X mprj2.fanout17.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire24.X mprj2._602_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._603_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire24.X mprj2._604_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire24.X mprj2._607_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._609_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._643_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire24.X mprj2._644_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._645_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._646_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire24.X mprj2._651_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) ) ) ) @@ -5542,7 +6870,7 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.698:0.698:0.698)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.424:-0.424:-0.424)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.425:-0.425:-0.425)) (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) @@ -5578,7 +6906,7 @@ (INSTANCE mprj._677_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.719:0.719:0.719) (0.836:0.836:0.836)) + (IOPATH CLK Q (0.720:0.720:0.720) (0.836:0.836:0.836)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5714,7 +7042,7 @@ (HOLD (posedge D) (posedge CLK) (-0.066:-0.066:-0.066)) (HOLD (negedge D) (posedge CLK) (-0.076:-0.076:-0.076)) (SETUP (posedge D) (posedge CLK) (0.127:0.127:0.127)) - (SETUP (negedge D) (posedge CLK) (0.261:0.261:0.262)) + (SETUP (negedge D) (posedge CLK) (0.261:0.261:0.261)) (WIDTH (posedge CLK) (0.524:0.524:0.524)) (WIDTH (negedge CLK) (0.584:0.584:0.584)) (WIDTH (negedge RESET_B) (0.553:0.553:0.553)) @@ -5754,7 +7082,7 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) - (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.090)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.090:-0.090)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) (WIDTH (posedge CLK) (0.524:0.524:0.524)) @@ -5830,13 +7158,13 @@ (INSTANCE mprj._689_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.806:0.806:0.806) (0.908:0.908:0.908)) + (IOPATH CLK Q (0.806:0.806:0.806) (0.909:0.909:0.909)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) (HOLD (negedge D) (posedge CLK) (-0.092:-0.092:-0.092)) (SETUP (posedge D) (posedge CLK) (0.136:0.136:0.136)) @@ -5851,7 +7179,7 @@ (INSTANCE mprj._690_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.761:0.761:0.761) (0.871:0.871:0.871)) + (IOPATH CLK Q (0.761:0.761:0.761) (0.872:0.872:0.872)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6029,7 +7357,7 @@ (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) - (SETUP (negedge D) (posedge CLK) (0.279:0.279:0.278)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) (WIDTH (posedge CLK) (0.519:0.519:0.519)) (WIDTH (negedge CLK) (0.581:0.581:0.581)) (WIDTH (negedge RESET_B) (0.662:0.662:0.662)) @@ -6052,7 +7380,7 @@ (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) (WIDTH (posedge CLK) (0.519:0.519:0.519)) - (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) (WIDTH (negedge RESET_B) (0.666:0.666:0.666)) ) ) @@ -6073,7 +7401,7 @@ (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) (WIDTH (posedge CLK) (0.519:0.519:0.519)) - (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) (WIDTH (negedge RESET_B) (0.531:0.531:0.531)) ) ) @@ -6094,7 +7422,7 @@ (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) (WIDTH (posedge CLK) (0.519:0.519:0.519)) - (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) (WIDTH (negedge RESET_B) (0.531:0.531:0.531)) ) ) @@ -6115,7 +7443,7 @@ (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) (SETUP (negedge D) (posedge CLK) (0.280:0.280:0.280)) (WIDTH (posedge CLK) (0.519:0.519:0.519)) - (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) (WIDTH (negedge RESET_B) (0.531:0.531:0.531)) ) ) @@ -6178,7 +7506,7 @@ (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) (WIDTH (posedge CLK) (0.519:0.519:0.519)) - (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) (WIDTH (negedge RESET_B) (0.536:0.536:0.536)) ) ) @@ -6215,10 +7543,10 @@ (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.664:0.664:0.664)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) - (HOLD (posedge D) (posedge CLK) (-0.074:-0.075:-0.075)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.075)) (HOLD (negedge D) (posedge CLK) (-0.066:-0.067:-0.068)) - (SETUP (posedge D) (posedge CLK) (0.136:0.136:0.137)) - (SETUP (negedge D) (posedge CLK) (0.250:0.251:0.253)) + (SETUP (posedge D) (posedge CLK) (0.135:0.136:0.137)) + (SETUP (negedge D) (posedge CLK) (0.250:0.251:0.252)) (WIDTH (posedge CLK) (0.519:0.519:0.519)) (WIDTH (negedge CLK) (0.581:0.581:0.581)) (WIDTH (negedge RESET_B) (0.531:0.531:0.531)) @@ -6297,12 +7625,12 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.666:0.666:0.666)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) (HOLD (posedge D) (posedge CLK) (-0.076:-0.076:-0.077)) - (HOLD (negedge D) (posedge CLK) (-0.068:-0.068:-0.069)) + (HOLD (negedge D) (posedge CLK) (-0.068:-0.068:-0.068)) (SETUP (posedge D) (posedge CLK) (0.138:0.138:0.138)) - (SETUP (negedge D) (posedge CLK) (0.252:0.253:0.253)) + (SETUP (negedge D) (posedge CLK) (0.252:0.252:0.253)) (WIDTH (posedge CLK) (0.515:0.515:0.515)) (WIDTH (negedge CLK) (0.579:0.579:0.579)) (WIDTH (negedge RESET_B) (0.552:0.552:0.552)) @@ -6319,9 +7647,9 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.666:0.666:0.666)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) - (HOLD (negedge D) (posedge CLK) (-0.092:-0.092:-0.092)) + (HOLD (negedge D) (posedge CLK) (-0.092:-0.092:-0.091)) (SETUP (posedge D) (posedge CLK) (0.136:0.136:0.136)) (SETUP (negedge D) (posedge CLK) (0.279:0.279:0.279)) (WIDTH (posedge CLK) (0.515:0.515:0.515)) @@ -6344,7 +7672,7 @@ (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) (HOLD (negedge D) (posedge CLK) (-0.092:-0.092:-0.092)) (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) - (SETUP (negedge D) (posedge CLK) (0.280:0.280:0.280)) + (SETUP (negedge D) (posedge CLK) (0.280:0.279:0.279)) (WIDTH (posedge CLK) (0.515:0.515:0.515)) (WIDTH (negedge CLK) (0.579:0.579:0.579)) (WIDTH (negedge RESET_B) (0.550:0.550:0.550)) @@ -6465,12 +7793,12 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.692:0.692:0.692)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.693:0.693:0.693)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.431:-0.431:-0.431)) (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) - (SETUP (negedge D) (posedge CLK) (0.279:0.279:0.278)) + (SETUP (negedge D) (posedge CLK) (0.279:0.278:0.278)) (WIDTH (posedge CLK) (0.518:0.518:0.518)) (WIDTH (negedge CLK) (0.580:0.580:0.580)) (WIDTH (negedge RESET_B) (0.651:0.651:0.651)) @@ -6491,7 +7819,7 @@ (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) - (SETUP (negedge D) (posedge CLK) (0.278:0.277:0.277)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) (WIDTH (posedge CLK) (0.518:0.518:0.518)) (WIDTH (negedge CLK) (0.580:0.580:0.580)) (WIDTH (negedge RESET_B) (0.644:0.644:0.644)) @@ -6523,7 +7851,7 @@ (INSTANCE mprj._722_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.716:0.716:0.716) (0.833:0.833:0.833)) + (IOPATH CLK Q (0.717:0.717:0.717) (0.833:0.833:0.833)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6550,7 +7878,7 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.692:0.692:0.692)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.430:-0.430:-0.430)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.431:-0.431:-0.431)) (HOLD (posedge D) (posedge CLK) (-0.068:-0.068:-0.068)) (HOLD (negedge D) (posedge CLK) (-0.076:-0.077:-0.078)) (SETUP (posedge D) (posedge CLK) (0.129:0.129:0.129)) @@ -6637,7 +7965,7 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) - (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) (WIDTH (posedge CLK) (0.518:0.518:0.518)) (WIDTH (negedge CLK) (0.581:0.581:0.581)) @@ -6654,12 +7982,12 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.666:0.666:0.666)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) (HOLD (posedge D) (posedge CLK) (-0.068:-0.068:-0.068)) (HOLD (negedge D) (posedge CLK) (-0.076:-0.077:-0.078)) (SETUP (posedge D) (posedge CLK) (0.129:0.129:0.129)) - (SETUP (negedge D) (posedge CLK) (0.262:0.263:0.264)) + (SETUP (negedge D) (posedge CLK) (0.262:0.263:0.263)) (WIDTH (posedge CLK) (0.518:0.518:0.518)) (WIDTH (negedge CLK) (0.581:0.581:0.581)) (WIDTH (negedge RESET_B) (0.549:0.549:0.549)) @@ -6796,7 +8124,7 @@ (INSTANCE mprj._735_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.738:0.738:0.738) (0.853:0.853:0.853)) + (IOPATH CLK Q (0.738:0.738:0.738) (0.854:0.854:0.854)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -7016,7 +8344,7 @@ (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) - (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.276)) + (SETUP (negedge D) (posedge CLK) (0.277:0.276:0.276)) (WIDTH (posedge CLK) (0.523:0.523:0.523)) (WIDTH (negedge CLK) (0.584:0.584:0.584)) (WIDTH (negedge RESET_B) (0.543:0.543:0.543)) @@ -7079,7 +8407,7 @@ (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) - (SETUP (negedge D) (posedge CLK) (0.279:0.278:0.278)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) (WIDTH (posedge CLK) (0.519:0.519:0.519)) (WIDTH (negedge CLK) (0.581:0.581:0.581)) (WIDTH (negedge RESET_B) (0.665:0.665:0.665)) @@ -7121,9 +8449,9 @@ (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) - (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.277)) + (SETUP (negedge D) (posedge CLK) (0.278:0.277:0.277)) (WIDTH (posedge CLK) (0.519:0.519:0.519)) - (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) (WIDTH (negedge RESET_B) (0.559:0.559:0.559)) ) ) @@ -7158,7 +8486,7 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.666:0.666:0.666)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.470:-0.470:-0.470)) (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) @@ -7183,7 +8511,7 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.424:-0.424:-0.424)) (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) - (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) (WIDTH (posedge CLK) (0.523:0.523:0.523)) (WIDTH (negedge CLK) (0.584:0.584:0.584)) @@ -7228,7 +8556,7 @@ (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) (WIDTH (posedge CLK) (0.519:0.519:0.519)) - (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) (WIDTH (negedge RESET_B) (0.561:0.561:0.561)) ) ) @@ -7249,7 +8577,7 @@ (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) (SETUP (negedge D) (posedge CLK) (0.279:0.279:0.279)) (WIDTH (posedge CLK) (0.519:0.519:0.519)) - (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) (WIDTH (negedge RESET_B) (0.563:0.563:0.563)) ) ) @@ -7264,13 +8592,13 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.464:-0.464:-0.464)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.465:-0.465:-0.465)) (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) (WIDTH (posedge CLK) (0.519:0.519:0.519)) - (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) (WIDTH (negedge RESET_B) (0.563:0.563:0.563)) ) ) @@ -7287,11 +8615,11 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.465:-0.465:-0.465)) (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) - (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.089)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.089:-0.089)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) (WIDTH (posedge CLK) (0.519:0.519:0.519)) - (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) (WIDTH (negedge RESET_B) (0.562:0.562:0.562)) ) ) @@ -7300,7 +8628,7 @@ (INSTANCE mprj.clkbuf_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.678:0.678:0.678) (0.605:0.605:0.605)) + (IOPATH A X (1.224:1.224:1.224) (1.129:1.129:1.129)) ) ) ) @@ -7309,7 +8637,7 @@ (INSTANCE mprj.clkbuf_3_0_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.306:0.306:0.306) (0.297:0.297:0.297)) + (IOPATH A X (0.336:0.336:0.336) (0.317:0.317:0.317)) ) ) ) @@ -7318,7 +8646,7 @@ (INSTANCE mprj.clkbuf_3_1_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.308:0.308:0.308) (0.299:0.299:0.299)) + (IOPATH A X (0.338:0.338:0.338) (0.319:0.319:0.319)) ) ) ) @@ -7327,7 +8655,7 @@ (INSTANCE mprj.clkbuf_3_2_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.308:0.308:0.308) (0.298:0.298:0.298)) + (IOPATH A X (0.337:0.337:0.337) (0.318:0.318:0.318)) ) ) ) @@ -7336,7 +8664,7 @@ (INSTANCE mprj.clkbuf_3_3_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.308:0.308:0.308) (0.299:0.299:0.299)) + (IOPATH A X (0.338:0.338:0.338) (0.319:0.319:0.319)) ) ) ) @@ -7345,7 +8673,7 @@ (INSTANCE mprj.clkbuf_3_4_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.309:0.309:0.309) (0.299:0.299:0.299)) + (IOPATH A X (0.338:0.338:0.338) (0.319:0.319:0.319)) ) ) ) @@ -7354,7 +8682,7 @@ (INSTANCE mprj.clkbuf_3_5_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.311:0.311:0.311) (0.301:0.301:0.301)) + (IOPATH A X (0.340:0.340:0.340) (0.321:0.321:0.321)) ) ) ) @@ -7363,7 +8691,7 @@ (INSTANCE mprj.clkbuf_3_6_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.310:0.310:0.310) (0.300:0.300:0.300)) + (IOPATH A X (0.340:0.340:0.340) (0.320:0.320:0.320)) ) ) ) @@ -7372,7 +8700,7 @@ (INSTANCE mprj.clkbuf_3_7_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.308:0.308:0.308) (0.298:0.298:0.298)) + (IOPATH A X (0.337:0.337:0.337) (0.319:0.319:0.319)) ) ) ) @@ -7453,7 +8781,7 @@ (INSTANCE mprj.fanout19) (DELAY (ABSOLUTE - (IOPATH A X (0.837:0.837:0.837) (0.716:0.716:0.716)) + (IOPATH A X (0.838:0.838:0.838) (0.718:0.718:0.718)) ) ) ) @@ -7480,7 +8808,7 @@ (INSTANCE mprj.fanout25) (DELAY (ABSOLUTE - (IOPATH A X (1.190:1.190:1.190) (1.004:1.004:1.004)) + (IOPATH A X (1.190:1.190:1.190) (1.006:1.006:1.006)) ) ) ) @@ -9019,7 +10347,7 @@ (INSTANCE mprj.input1) (DELAY (ABSOLUTE - (IOPATH A X (0.839:0.839:0.839) (0.602:0.602:0.602)) + (IOPATH A X (1.383:1.383:1.383) (1.091:1.091:1.091)) ) ) ) @@ -9064,7 +10392,7 @@ (INSTANCE mprj.output10) (DELAY (ABSOLUTE - (IOPATH A X (1.458:1.458:1.459) (1.269:1.269:1.269)) + (IOPATH A X (1.463:1.464:1.464) (1.273:1.274:1.274)) ) ) ) @@ -9073,7 +10401,7 @@ (INSTANCE mprj.output11) (DELAY (ABSOLUTE - (IOPATH A X (1.428:1.428:1.429) (1.260:1.261:1.261)) + (IOPATH A X (1.434:1.434:1.434) (1.265:1.265:1.265)) ) ) ) @@ -9082,7 +10410,7 @@ (INSTANCE mprj.output12) (DELAY (ABSOLUTE - (IOPATH A X (1.231:1.231:1.231) (1.093:1.093:1.093)) + (IOPATH A X (1.219:1.219:1.219) (1.083:1.083:1.083)) ) ) ) @@ -9091,7 +10419,7 @@ (INSTANCE mprj.output2) (DELAY (ABSOLUTE - (IOPATH A X (1.347:1.347:1.348) (1.174:1.174:1.174)) + (IOPATH A X (1.371:1.371:1.371) (1.194:1.194:1.194)) ) ) ) @@ -9100,7 +10428,7 @@ (INSTANCE mprj.output3) (DELAY (ABSOLUTE - (IOPATH A X (1.197:1.197:1.197) (1.077:1.077:1.077)) + (IOPATH A X (1.183:1.183:1.183) (1.065:1.065:1.065)) ) ) ) @@ -9118,7 +10446,7 @@ (INSTANCE mprj.output5) (DELAY (ABSOLUTE - (IOPATH A X (1.329:1.331:1.333) (1.231:1.231:1.231)) + (IOPATH A X (1.334:1.336:1.338) (1.236:1.236:1.236)) ) ) ) @@ -9127,7 +10455,7 @@ (INSTANCE mprj.output6) (DELAY (ABSOLUTE - (IOPATH A X (1.283:1.285:1.286) (1.189:1.189:1.189)) + (IOPATH A X (1.289:1.290:1.291) (1.194:1.194:1.194)) ) ) ) @@ -9136,7 +10464,7 @@ (INSTANCE mprj.output7) (DELAY (ABSOLUTE - (IOPATH A X (1.206:1.207:1.207) (1.132:1.132:1.132)) + (IOPATH A X (1.212:1.212:1.213) (1.137:1.137:1.137)) ) ) ) @@ -9145,7 +10473,7 @@ (INSTANCE mprj.output8) (DELAY (ABSOLUTE - (IOPATH A X (1.374:1.374:1.374) (1.269:1.269:1.270)) + (IOPATH A X (1.379:1.379:1.380) (1.274:1.274:1.274)) ) ) ) @@ -9154,7 +10482,7 @@ (INSTANCE mprj.output9) (DELAY (ABSOLUTE - (IOPATH A X (1.465:1.467:1.469) (1.292:1.293:1.294)) + (IOPATH A X (1.468:1.470:1.472) (1.295:1.296:1.296)) ) ) ) @@ -9194,4 +10522,7280 @@ ) ) ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._332_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.197:0.197:0.197) (0.173:0.173:0.173)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._333_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.108:0.108:0.108) (0.103:0.103:0.103)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._334_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.136:0.136:0.136) (0.120:0.120:0.120)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._335_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.119:0.119:0.119) (0.102:0.102:0.102)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._336_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.118:0.118:0.118) (0.098:0.098:0.098)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._337_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.141:0.141:0.141) (0.111:0.111:0.111)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._338_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.127:0.127:0.127) (0.111:0.111:0.111)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._339_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.231:0.231:0.231) (0.219:0.219:0.219)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._340_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.360:0.360:0.360) (0.441:0.441:0.441)) + (IOPATH B X (0.342:0.342:0.342) (0.462:0.462:0.462)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._341_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.551:0.551:0.551) (0.527:0.527:0.527)) + (IOPATH B X (0.545:0.545:0.545) (0.560:0.560:0.560)) + (IOPATH C X (0.552:0.552:0.552) (0.579:0.579:0.579)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._342_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.243:0.243:0.243) (0.136:0.136:0.136)) + (IOPATH A2 Y (0.279:0.281:0.282) (0.178:0.179:0.179)) + (IOPATH B1 Y (0.247:0.247:0.247) (0.120:0.120:0.120)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4b_2") + (INSTANCE mprj2._343_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.687:0.687:0.687) (0.569:0.569:0.569)) + (IOPATH B X (0.544:0.544:0.544) (0.509:0.509:0.509)) + (IOPATH C X (0.579:0.579:0.579) (0.563:0.563:0.563)) + (IOPATH D X (0.591:0.591:0.591) (0.595:0.595:0.595)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._344_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.604:0.604:0.604) (0.602:0.602:0.602)) + (IOPATH B X (0.446:0.446:0.446) (0.531:0.532:0.534)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a311oi_2") + (INSTANCE mprj2._345_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.363:0.363:0.363) (0.228:0.228:0.228)) + (IOPATH A2 Y (0.397:0.397:0.397) (0.202:0.202:0.202)) + (IOPATH A3 Y (0.445:0.447:0.448) (0.253:0.253:0.253)) + (IOPATH B1 Y (0.371:0.374:0.376) (0.109:0.112:0.114)) + (IOPATH C1 Y (0.316:0.316:0.316) (0.116:0.116:0.116)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._346_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.278:0.278:0.278) (0.180:0.180:0.180)) + (IOPATH A X (0.259:0.259:0.259) (0.350:0.350:0.350)) + (IOPATH B X (0.219:0.221:0.222) (0.173:0.173:0.173)) + (IOPATH B X (0.271:0.271:0.271) (0.285:0.286:0.287)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._347_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.192:0.193:0.194) (0.128:0.128:0.128)) + (IOPATH B Y (0.132:0.133:0.134) (0.084:0.084:0.084)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._348_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.291:0.291:0.291) (0.416:0.416:0.416)) + (IOPATH A2 X (0.229:0.229:0.229) (0.356:0.357:0.358)) + (IOPATH B1 X (0.245:0.246:0.246) (0.188:0.192:0.196)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._349_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.206:0.206:0.206) (0.124:0.124:0.124)) + (IOPATH B Y (0.144:0.144:0.144) (0.088:0.088:0.088)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._350_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.161:0.162:0.162) (0.080:0.080:0.080)) + (IOPATH B Y (0.138:0.138:0.138) (0.073:0.073:0.073)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._351_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.452:0.452:0.452) (0.460:0.460:0.460)) + (IOPATH B X (0.490:0.490:0.490) (0.527:0.527:0.527)) + (IOPATH C X (0.481:0.481:0.481) (0.526:0.526:0.526)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._352_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.181:0.181:0.181) (0.182:0.182:0.182)) + (IOPATH B Y (0.155:0.157:0.158) (0.166:0.166:0.166)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._353_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.263:0.263:0.263) (0.284:0.284:0.284)) + (IOPATH A Y (0.269:0.269:0.269) (0.191:0.191:0.191)) + (IOPATH B Y (0.192:0.192:0.193) (0.230:0.232:0.234)) + (IOPATH B Y (0.177:0.179:0.181) (0.113:0.113:0.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._354_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.242:0.242:0.242) (0.706:0.706:0.706)) + (IOPATH B X (0.208:0.208:0.208) (0.629:0.631:0.632)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor3b_2") + (INSTANCE mprj2._355_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.466:0.466:0.466) (0.187:0.187:0.187)) + (IOPATH B Y (0.410:0.410:0.410) (0.151:0.151:0.151)) + (IOPATH C_N Y (0.443:0.443:0.443) (0.399:0.399:0.399)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4b_2") + (INSTANCE mprj2._356_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.801:0.801:0.801) (0.633:0.633:0.633)) + (IOPATH B X (0.640:0.640:0.640) (0.559:0.559:0.559)) + (IOPATH C X (0.680:0.680:0.680) (0.597:0.598:0.600)) + (IOPATH D X (0.749:0.749:0.749) (0.620:0.625:0.630)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3_2") + (INSTANCE mprj2._357_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.213:0.213:0.213) (0.276:0.276:0.276)) + (IOPATH B Y (0.202:0.202:0.202) (0.283:0.283:0.283)) + (IOPATH C Y (0.160:0.164:0.169) (0.319:0.319:0.319)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._358_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.330:0.330:0.330) (0.368:0.368:0.368)) + (IOPATH B X (0.332:0.332:0.332) (0.417:0.417:0.417)) + (IOPATH C X (0.376:0.378:0.379) (0.492:0.494:0.496)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21o_2") + (INSTANCE mprj2._359_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.300:0.300:0.300) (0.400:0.400:0.400)) + (IOPATH A2 X (0.288:0.288:0.288) (0.403:0.403:0.403)) + (IOPATH B1 X (0.200:0.200:0.200) (0.370:0.370:0.370)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3b_2") + (INSTANCE mprj2._360_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.469:0.470:0.472) (0.445:0.445:0.445)) + (IOPATH B X (0.371:0.373:0.374) (0.465:0.467:0.469)) + (IOPATH C X (0.353:0.355:0.356) (0.420:0.420:0.421)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._361_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.210:0.210:0.210) (0.225:0.225:0.225)) + (IOPATH A Y (0.219:0.219:0.219) (0.141:0.141:0.141)) + (IOPATH B Y (0.239:0.239:0.239) (0.255:0.255:0.255)) + (IOPATH B Y (0.203:0.203:0.203) (0.151:0.151:0.151)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._362_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.099:0.099:0.099) (0.099:0.099:0.099)) + (IOPATH B Y (0.138:0.140:0.141) (0.154:0.154:0.154)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._363_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.517:0.517:0.517) (0.450:0.450:0.450)) + (IOPATH B X (0.568:0.568:0.568) (0.534:0.534:0.534)) + (IOPATH C X (0.614:0.614:0.614) (0.594:0.594:0.594)) + (IOPATH D X (0.617:0.617:0.617) (0.585:0.586:0.588)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._364_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.482:0.482:0.482) (0.510:0.510:0.510)) + (IOPATH B X (0.372:0.372:0.372) (0.503:0.503:0.503)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._365_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.247:0.247:0.247) (0.274:0.274:0.274)) + (IOPATH A Y (0.265:0.265:0.265) (0.177:0.177:0.177)) + (IOPATH B Y (0.218:0.218:0.219) (0.233:0.235:0.238)) + (IOPATH B Y (0.186:0.188:0.190) (0.136:0.136:0.136)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._366_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.502:0.502:0.502) (0.529:0.529:0.529)) + (IOPATH B X (0.392:0.392:0.392) (0.517:0.517:0.517)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._367_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.488:0.488:0.489) (0.457:0.459:0.460)) + (IOPATH B X (0.436:0.436:0.436) (0.467:0.467:0.468)) + (IOPATH C X (0.447:0.447:0.447) (0.496:0.497:0.497)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._368_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.171:0.171:0.171) (0.083:0.083:0.083)) + (IOPATH B Y (0.122:0.123:0.124) (0.078:0.078:0.078)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._369_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.328:0.328:0.328) (0.402:0.402:0.402)) + (IOPATH A2 X (0.379:0.379:0.379) (0.474:0.474:0.474)) + (IOPATH A3 X (0.376:0.376:0.376) (0.470:0.471:0.473)) + (IOPATH B1 X (0.177:0.177:0.177) (0.397:0.397:0.397)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._370_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.414:0.416:0.419) (0.472:0.472:0.472)) + (IOPATH B X (0.266:0.266:0.266) (0.409:0.409:0.409)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._371_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.211:0.213:0.215) (0.090:0.092:0.093)) + (IOPATH B Y (0.128:0.129:0.129) (0.071:0.071:0.071)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a22o_2") + (INSTANCE mprj2._372_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.322:0.322:0.322) (0.457:0.457:0.457)) + (IOPATH A2 X (0.272:0.275:0.279) (0.447:0.449:0.451)) + (IOPATH B1 X (0.256:0.256:0.257) (0.382:0.382:0.383)) + (IOPATH B2 X (0.262:0.262:0.263) (0.387:0.389:0.391)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._373_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.272:0.272:0.272) (0.189:0.189:0.189)) + (IOPATH A X (0.260:0.260:0.260) (0.353:0.353:0.353)) + (IOPATH B X (0.207:0.209:0.210) (0.174:0.174:0.174)) + (IOPATH B X (0.262:0.262:0.262) (0.282:0.283:0.285)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._374_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.601:0.601:0.601) (0.501:0.501:0.501)) + (IOPATH B X (0.671:0.671:0.672) (0.575:0.576:0.578)) + (IOPATH C X (0.628:0.628:0.628) (0.572:0.572:0.572)) + (IOPATH D X (0.637:0.637:0.637) (0.592:0.593:0.593)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._375_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.462:0.462:0.462) (0.466:0.466:0.466)) + (IOPATH B X (0.424:0.424:0.424) (0.464:0.464:0.464)) + (IOPATH C X (0.471:0.471:0.471) (0.506:0.508:0.511)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._376_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.257:0.257:0.257) (0.167:0.167:0.167)) + (IOPATH A X (0.238:0.238:0.238) (0.337:0.337:0.337)) + (IOPATH B X (0.179:0.180:0.181) (0.121:0.121:0.121)) + (IOPATH B X (0.218:0.218:0.219) (0.253:0.254:0.255)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._377_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.230:0.230:0.230) (0.128:0.128:0.128)) + (IOPATH A2 Y (0.264:0.266:0.269) (0.174:0.175:0.175)) + (IOPATH B1 Y (0.242:0.242:0.242) (0.122:0.122:0.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._378_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.460:0.460:0.460) (0.495:0.495:0.495)) + (IOPATH B X (0.331:0.331:0.331) (0.463:0.463:0.463)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._379_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.318:0.318:0.318) (0.441:0.441:0.441)) + (IOPATH A2 X (0.250:0.250:0.250) (0.381:0.382:0.382)) + (IOPATH B1 X (0.341:0.341:0.341) (0.264:0.267:0.269)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._380_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.225:0.225:0.225) (0.154:0.154:0.154)) + (IOPATH A2 Y (0.188:0.191:0.194) (0.102:0.102:0.103)) + (IOPATH B1 Y (0.143:0.144:0.146) (0.077:0.079:0.080)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._381_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.305:0.305:0.305) (0.416:0.416:0.416)) + (IOPATH A2 X (0.303:0.303:0.303) (0.387:0.389:0.391)) + (IOPATH B1_N X (0.458:0.461:0.464) (0.292:0.292:0.293)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._382_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.187:0.187:0.187) (0.096:0.096:0.096)) + (IOPATH B Y (0.130:0.131:0.133) (0.081:0.081:0.081)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._383_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.193:0.195:0.197) (0.132:0.132:0.132)) + (IOPATH B Y (0.150:0.150:0.150) (0.078:0.078:0.078)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._384_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.796:0.796:0.796) (0.941:0.941:0.941)) + (IOPATH B Y (0.666:0.666:0.666) (0.709:0.709:0.709)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._385_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.699:0.699:0.699) (0.836:0.836:0.836)) + (IOPATH B Y (0.521:0.521:0.521) (0.534:0.534:0.534)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._386_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.269:0.269:0.269) (0.231:0.232:0.232)) + (IOPATH B Y (0.281:0.281:0.281) (0.232:0.233:0.235)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__mux2_1") + (INSTANCE mprj2._387_) + (DELAY + (ABSOLUTE + (IOPATH A0 X (0.270:0.270:0.270) (0.663:0.663:0.663)) + (IOPATH A1 X (0.260:0.264:0.269) (0.659:0.669:0.679)) + (IOPATH S X (0.443:0.443:0.443) (0.760:0.760:0.760)) + (IOPATH S X (0.310:0.310:0.310) (0.739:0.739:0.739)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._388_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.265:0.265:0.265) (0.177:0.177:0.177)) + (IOPATH A X (0.249:0.249:0.249) (0.344:0.344:0.344)) + (IOPATH B X (0.237:0.237:0.237) (0.193:0.193:0.193)) + (IOPATH B X (0.280:0.280:0.280) (0.310:0.310:0.310)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._389_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.283:0.283:0.283) (1.599:1.599:1.599)) + (IOPATH B X (0.269:0.269:0.269) (1.555:1.555:1.555)) + (IOPATH C X (0.280:0.280:0.280) (1.489:1.489:1.489)) + (IOPATH D X (0.227:0.227:0.227) (1.319:1.319:1.319)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._390_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.332:0.332:0.332) (1.653:1.653:1.653)) + (IOPATH B X (0.268:0.268:0.268) (1.585:1.585:1.585)) + (IOPATH C X (0.269:0.269:0.269) (1.516:1.516:1.516)) + (IOPATH D X (0.270:0.270:0.270) (1.367:1.367:1.367)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._391_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.238:0.238:0.238) (1.553:1.553:1.553)) + (IOPATH B X (0.284:0.284:0.284) (1.536:1.536:1.536)) + (IOPATH C X (0.289:0.289:0.289) (1.470:1.470:1.470)) + (IOPATH D X (0.283:0.283:0.283) (1.317:1.317:1.317)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._392_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.283:0.283:0.283) (1.605:1.605:1.605)) + (IOPATH B X (0.222:0.222:0.222) (1.540:1.540:1.540)) + (IOPATH C X (0.186:0.187:0.188) (1.501:1.502:1.502)) + (IOPATH D X (0.175:0.175:0.175) (1.341:1.341:1.342)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._393_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.345:0.345:0.345) (1.688:1.688:1.688)) + (IOPATH B X (0.262:0.262:0.262) (1.612:1.612:1.612)) + (IOPATH C X (0.206:0.206:0.207) (1.560:1.560:1.560)) + (IOPATH D X (0.204:0.205:0.205) (1.411:1.411:1.411)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4b_2") + (INSTANCE mprj2._394_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.259:0.259:0.259) (1.584:1.584:1.584)) + (IOPATH B X (0.261:0.261:0.261) (1.517:1.517:1.517)) + (IOPATH C X (0.226:0.226:0.226) (1.452:1.452:1.452)) + (IOPATH D_N X (0.417:0.417:0.417) (1.413:1.413:1.413)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._395_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.157:0.157:0.157) (0.075:0.075:0.075)) + (IOPATH B Y (0.151:0.151:0.151) (0.093:0.093:0.093)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4bb_2") + (INSTANCE mprj2._396_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.184:0.185:0.186) (1.515:1.515:1.515)) + (IOPATH B X (0.274:0.274:0.274) (1.458:1.458:1.458)) + (IOPATH C_N X (0.394:0.394:0.394) (1.463:1.463:1.463)) + (IOPATH D_N X (0.358:0.358:0.358) (1.270:1.270:1.270)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._397_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.333:0.333:0.333) (1.660:1.660:1.660)) + (IOPATH B X (0.271:0.271:0.271) (1.593:1.593:1.593)) + (IOPATH C X (0.278:0.278:0.278) (1.526:1.526:1.526)) + (IOPATH D X (0.253:0.253:0.253) (1.367:1.367:1.367)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._398_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.273:0.273:0.273) (1.599:1.599:1.599)) + (IOPATH B X (0.303:0.303:0.303) (1.574:1.574:1.574)) + (IOPATH C X (0.242:0.242:0.242) (1.476:1.476:1.476)) + (IOPATH D X (0.227:0.227:0.227) (1.323:1.323:1.323)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._399_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.276:0.276:0.277) (1.791:1.792:1.792)) + (IOPATH B X (0.263:0.263:0.263) (1.736:1.736:1.736)) + (IOPATH C X (0.265:0.266:0.266) (1.675:1.676:1.676)) + (IOPATH D X (0.256:0.256:0.257) (1.516:1.517:1.517)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._400_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.197:0.197:0.198) (0.107:0.108:0.108)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._401_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.284:0.284:0.284) (1.604:1.604:1.604)) + (IOPATH B X (0.282:0.282:0.282) (1.565:1.565:1.565)) + (IOPATH C X (0.273:0.273:0.273) (1.490:1.490:1.490)) + (IOPATH D X (0.274:0.274:0.274) (1.340:1.340:1.340)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._402_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.302:0.302:0.302) (1.631:1.631:1.631)) + (IOPATH B X (0.274:0.274:0.274) (1.581:1.581:1.581)) + (IOPATH C X (0.240:0.240:0.240) (1.494:1.494:1.494)) + (IOPATH D X (0.291:0.291:0.291) (1.367:1.367:1.367)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._403_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.285:0.285:0.285) (1.578:1.578:1.578)) + (IOPATH B X (0.272:0.272:0.272) (1.533:1.533:1.533)) + (IOPATH C X (0.221:0.221:0.221) (1.441:1.441:1.441)) + (IOPATH D X (0.277:0.277:0.277) (1.313:1.313:1.313)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._404_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.242:0.242:0.242) (1.569:1.569:1.569)) + (IOPATH B X (0.255:0.255:0.255) (1.539:1.539:1.539)) + (IOPATH C X (0.253:0.253:0.253) (1.467:1.467:1.467)) + (IOPATH D X (0.259:0.259:0.259) (1.320:1.320:1.320)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._405_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.205:0.206:0.206) (1.660:1.660:1.661)) + (IOPATH B X (0.208:0.209:0.209) (1.625:1.625:1.625)) + (IOPATH C X (0.197:0.198:0.198) (1.546:1.546:1.546)) + (IOPATH D X (0.197:0.197:0.197) (1.398:1.398:1.398)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._406_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.292:0.292:0.292) (0.747:0.747:0.747)) + (IOPATH B X (0.243:0.243:0.243) (0.677:0.677:0.677)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._407_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.457:0.457:0.457) (0.422:0.422:0.422)) + (IOPATH B X (0.430:0.430:0.430) (0.430:0.430:0.430)) + (IOPATH C X (0.453:0.453:0.453) (0.461:0.461:0.461)) + (IOPATH D X (0.466:0.466:0.466) (0.484:0.484:0.484)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4b_2") + (INSTANCE mprj2._408_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.252:0.252:0.252) (1.625:1.625:1.625)) + (IOPATH B X (0.311:0.311:0.311) (1.583:1.583:1.583)) + (IOPATH C X (0.203:0.203:0.204) (1.498:1.498:1.498)) + (IOPATH D_N X (0.402:0.402:0.402) (1.435:1.435:1.435)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._409_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.236:0.236:0.236) (1.585:1.585:1.585)) + (IOPATH B X (0.262:0.262:0.262) (1.561:1.561:1.561)) + (IOPATH C X (0.244:0.244:0.244) (1.481:1.481:1.481)) + (IOPATH D X (0.301:0.301:0.301) (1.357:1.357:1.357)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4bb_2") + (INSTANCE mprj2._410_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.315:0.315:0.315) (1.506:1.506:1.506)) + (IOPATH B X (0.250:0.250:0.250) (1.423:1.423:1.423)) + (IOPATH C_N X (0.378:0.378:0.378) (1.426:1.426:1.426)) + (IOPATH D_N X (0.359:0.359:0.359) (1.252:1.252:1.252)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._411_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.311:0.311:0.312) (1.848:1.849:1.849)) + (IOPATH B X (0.308:0.309:0.309) (1.805:1.806:1.806)) + (IOPATH C X (0.297:0.298:0.298) (1.728:1.728:1.728)) + (IOPATH D X (0.289:0.290:0.291) (1.568:1.568:1.568)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._412_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.237:0.238:0.239) (0.140:0.141:0.141)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._413_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.216:0.216:0.216) (0.140:0.140:0.140)) + (IOPATH B Y (0.113:0.113:0.113) (0.079:0.079:0.079)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._414_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.200:0.200:0.200) (0.209:0.209:0.209)) + (IOPATH B Y (0.186:0.186:0.186) (0.181:0.181:0.181)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._415_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.243:0.243:0.244) (0.368:0.368:0.368)) + (IOPATH B X (0.275:0.275:0.275) (0.406:0.412:0.418)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._416_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.271:0.271:0.271) (0.291:0.291:0.291)) + (IOPATH A Y (0.281:0.281:0.281) (0.200:0.200:0.200)) + (IOPATH B Y (0.199:0.199:0.199) (0.236:0.241:0.246)) + (IOPATH B Y (0.189:0.193:0.198) (0.120:0.120:0.120)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._417_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.695:0.695:0.695) (0.565:0.565:0.565)) + (IOPATH B X (0.674:0.674:0.674) (0.596:0.596:0.596)) + (IOPATH C X (0.677:0.677:0.677) (0.619:0.619:0.619)) + (IOPATH D X (0.731:0.731:0.731) (0.680:0.680:0.680)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._418_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.374:0.374:0.374) (0.431:0.431:0.431)) + (IOPATH A2 X (0.308:0.308:0.308) (0.413:0.413:0.413)) + (IOPATH A3 X (0.387:0.387:0.387) (0.500:0.500:0.500)) + (IOPATH B1 X (0.197:0.197:0.197) (0.410:0.410:0.410)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._419_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.438:0.441:0.443) (0.509:0.509:0.509)) + (IOPATH B X (0.262:0.262:0.262) (0.404:0.404:0.404)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._420_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.173:0.173:0.173) (0.173:0.173:0.173)) + (IOPATH B Y (0.179:0.181:0.184) (0.209:0.209:0.209)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._421_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.226:0.226:0.226) (0.686:0.686:0.686)) + (IOPATH B X (0.258:0.258:0.258) (0.635:0.638:0.640)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._422_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.372:0.373) (0.485:0.487:0.488)) + (IOPATH B X (0.352:0.354:0.355) (0.417:0.417:0.418)) + (IOPATH C X (0.341:0.341:0.342) (0.442:0.442:0.442)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._423_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.287:0.287:0.287) (0.304:0.304:0.304)) + (IOPATH A Y (0.288:0.288:0.288) (0.213:0.213:0.213)) + (IOPATH B Y (0.192:0.194:0.195) (0.234:0.235:0.235)) + (IOPATH B Y (0.183:0.184:0.184) (0.114:0.115:0.116)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._424_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.401:0.401:0.401) (0.447:0.447:0.447)) + (IOPATH A2 X (0.333:0.333:0.333) (0.434:0.434:0.434)) + (IOPATH A3 X (0.381:0.381:0.381) (0.469:0.471:0.474)) + (IOPATH B1 X (0.227:0.227:0.227) (0.429:0.429:0.429)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand4_2") + (INSTANCE mprj2._425_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.212:0.212:0.212) (0.281:0.281:0.281)) + (IOPATH B Y (0.177:0.177:0.177) (0.252:0.252:0.252)) + (IOPATH C Y (0.219:0.219:0.219) (0.292:0.292:0.292)) + (IOPATH D Y (0.193:0.196:0.198) (0.319:0.319:0.319)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._426_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.363:0.364:0.365) (0.478:0.479:0.481)) + (IOPATH B X (0.334:0.334:0.334) (0.402:0.402:0.402)) + (IOPATH C X (0.360:0.362:0.364) (0.480:0.485:0.490)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._427_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.570:0.570:0.570) (0.496:0.496:0.496)) + (IOPATH B X (0.511:0.511:0.511) (0.484:0.484:0.484)) + (IOPATH C X (0.504:0.504:0.504) (0.495:0.495:0.495)) + (IOPATH D X (0.540:0.540:0.540) (0.550:0.550:0.550)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._428_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.430:0.430:0.430) (0.457:0.459:0.462)) + (IOPATH B X (0.376:0.376:0.377) (0.468:0.471:0.473)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211oi_2") + (INSTANCE mprj2._429_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.270:0.270:0.270) (0.107:0.107:0.107)) + (IOPATH A2 Y (0.387:0.391:0.396) (0.139:0.142:0.145)) + (IOPATH B1 Y (0.321:0.321:0.322) (0.107:0.107:0.107)) + (IOPATH C1 Y (0.222:0.222:0.222) (0.086:0.086:0.086)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._430_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.197:0.197:0.197) (0.196:0.196:0.196)) + (IOPATH B Y (0.181:0.182:0.182) (0.189:0.189:0.189)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o211a_2") + (INSTANCE mprj2._431_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.412:0.412:0.412) (0.516:0.516:0.516)) + (IOPATH A2 X (0.370:0.371:0.371) (0.453:0.453:0.454)) + (IOPATH B1 X (0.376:0.377:0.378) (0.259:0.260:0.262)) + (IOPATH C1 X (0.378:0.379:0.379) (0.324:0.325:0.326)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._432_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.427:0.427:0.427) (0.443:0.443:0.443)) + (IOPATH B X (0.418:0.418:0.418) (0.470:0.470:0.470)) + (IOPATH C X (0.433:0.433:0.433) (0.486:0.487:0.488)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ai_2") + (INSTANCE mprj2._433_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.227:0.227:0.227) (0.130:0.130:0.130)) + (IOPATH A2 Y (0.220:0.222:0.223) (0.126:0.127:0.127)) + (IOPATH B1 Y (0.197:0.198:0.199) (0.153:0.154:0.154)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._434_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.180:0.180:0.180) (0.104:0.104:0.104)) + (IOPATH A2 Y (0.236:0.237:0.239) (0.129:0.130:0.131)) + (IOPATH B1 Y (0.158:0.161:0.165) (0.077:0.084:0.090)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._435_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.223:0.223:0.223) (0.685:0.685:0.685)) + (IOPATH B X (0.187:0.187:0.187) (0.609:0.610:0.611)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._436_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.153:0.153:0.153) (0.151:0.151:0.151)) + (IOPATH B Y (0.128:0.130:0.132) (0.135:0.135:0.135)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._437_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.365:0.365:0.366) (0.479:0.480:0.482)) + (IOPATH B X (0.319:0.319:0.319) (0.405:0.405:0.405)) + (IOPATH C X (0.352:0.352:0.352) (0.424:0.427:0.429)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._438_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.439:0.439:0.439) (0.391:0.391:0.391)) + (IOPATH B X (0.466:0.466:0.466) (0.450:0.450:0.450)) + (IOPATH C X (0.518:0.518:0.518) (0.527:0.527:0.527)) + (IOPATH D X (0.490:0.490:0.490) (0.499:0.499:0.499)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._439_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.506:0.507:0.507) (0.464:0.467:0.469)) + (IOPATH B X (0.461:0.461:0.461) (0.474:0.476:0.479)) + (IOPATH C X (0.468:0.468:0.468) (0.499:0.501:0.503)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._440_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.158:0.158:0.158) (0.085:0.085:0.085)) + (IOPATH A2 Y (0.197:0.200:0.203) (0.104:0.104:0.104)) + (IOPATH B1 Y (0.161:0.163:0.164) (0.081:0.081:0.081)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._441_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.359:0.359:0.359) (0.439:0.439:0.439)) + (IOPATH B X (0.343:0.343:0.343) (0.449:0.451:0.452)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._442_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.195:0.195:0.195) (0.117:0.117:0.117)) + (IOPATH B Y (0.125:0.126:0.128) (0.083:0.083:0.083)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._443_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.151:0.152:0.153) (0.078:0.078:0.078)) + (IOPATH B Y (0.129:0.129:0.129) (0.071:0.071:0.071)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._444_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.281:0.281:0.281) (0.378:0.378:0.378)) + (IOPATH B X (0.309:0.309:0.309) (0.443:0.443:0.443)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._445_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.720:0.720:0.720) (0.547:0.549:0.552)) + (IOPATH B X (0.690:0.690:0.690) (0.574:0.576:0.579)) + (IOPATH C X (0.697:0.698:0.698) (0.601:0.603:0.605)) + (IOPATH D X (0.692:0.692:0.692) (0.619:0.620:0.621)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._446_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.302:0.302:0.302) (0.412:0.412:0.412)) + (IOPATH A2 X (0.253:0.253:0.253) (0.362:0.363:0.364)) + (IOPATH B1_N X (0.506:0.509:0.511) (0.379:0.379:0.379)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._447_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.277:0.277:0.277) (0.197:0.197:0.197)) + (IOPATH A X (0.268:0.268:0.268) (0.358:0.358:0.358)) + (IOPATH B X (0.211:0.213:0.215) (0.185:0.185:0.185)) + (IOPATH B X (0.271:0.271:0.271) (0.285:0.288:0.290)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._448_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.241:0.241:0.241) (0.172:0.172:0.172)) + (IOPATH A2 Y (0.241:0.243:0.246) (0.177:0.177:0.178)) + (IOPATH B1 Y (0.182:0.182:0.182) (0.086:0.086:0.086)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._449_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.384:0.384:0.384) (0.457:0.457:0.457)) + (IOPATH B X (0.438:0.438:0.438) (0.546:0.546:0.546)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._450_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.410:0.410:0.410) (0.439:0.442:0.444)) + (IOPATH B X (0.348:0.348:0.348) (0.456:0.457:0.458)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._451_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.181:0.181:0.182) (0.088:0.088:0.088)) + (IOPATH B Y (0.129:0.130:0.130) (0.075:0.075:0.075)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._452_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.489:0.489:0.489) (0.486:0.486:0.486)) + (IOPATH B X (0.531:0.531:0.531) (0.523:0.526:0.528)) + (IOPATH C X (0.483:0.483:0.483) (0.524:0.525:0.526)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._453_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.236:0.236:0.236) (0.135:0.135:0.135)) + (IOPATH B Y (0.155:0.156:0.156) (0.082:0.082:0.083)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._454_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.173:0.174:0.175) (0.103:0.103:0.103)) + (IOPATH B Y (0.105:0.109:0.113) (0.078:0.078:0.078)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._455_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.576:0.576:0.576) (0.495:0.495:0.495)) + (IOPATH B X (0.524:0.524:0.524) (0.484:0.484:0.484)) + (IOPATH C X (0.613:0.613:0.613) (0.561:0.564:0.567)) + (IOPATH D X (0.572:0.572:0.572) (0.552:0.553:0.554)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._456_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.284:0.284:0.284) (0.195:0.195:0.195)) + (IOPATH A X (0.271:0.271:0.271) (0.359:0.359:0.359)) + (IOPATH B X (0.197:0.198:0.200) (0.142:0.142:0.142)) + (IOPATH B X (0.241:0.241:0.241) (0.266:0.268:0.269)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._457_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.353:0.353:0.353) (0.429:0.429:0.429)) + (IOPATH B X (0.308:0.308:0.308) (0.415:0.417:0.419)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._458_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.272:0.272:0.272) (0.187:0.187:0.187)) + (IOPATH A X (0.259:0.259:0.259) (0.352:0.352:0.352)) + (IOPATH B X (0.180:0.182:0.184) (0.135:0.135:0.135)) + (IOPATH B X (0.230:0.230:0.230) (0.255:0.257:0.259)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._459_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.520:0.520:0.520) (0.461:0.461:0.461)) + (IOPATH B X (0.517:0.517:0.517) (0.503:0.503:0.503)) + (IOPATH C X (0.507:0.507:0.507) (0.511:0.511:0.511)) + (IOPATH D X (0.556:0.556:0.556) (0.570:0.570:0.570)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._460_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.574:0.574:0.574) (0.511:0.514:0.516)) + (IOPATH B X (0.520:0.520:0.520) (0.527:0.528:0.529)) + (IOPATH C X (0.519:0.519:0.519) (0.538:0.541:0.543)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._461_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.303:0.303:0.303) (0.411:0.411:0.411)) + (IOPATH A2 X (0.241:0.241:0.241) (0.354:0.355:0.356)) + (IOPATH B1_N X (0.489:0.491:0.493) (0.345:0.345:0.345)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._462_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.136:0.136:0.136) (0.138:0.138:0.138)) + (IOPATH B Y (0.165:0.166:0.168) (0.184:0.184:0.184)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._463_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.277:0.277:0.277) (0.188:0.188:0.188)) + (IOPATH A X (0.263:0.263:0.263) (0.353:0.353:0.353)) + (IOPATH B X (0.208:0.209:0.211) (0.163:0.163:0.163)) + (IOPATH B X (0.258:0.258:0.258) (0.277:0.279:0.280)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._464_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.392:0.392:0.392) (0.406:0.406:0.406)) + (IOPATH B X (0.417:0.417:0.417) (0.459:0.459:0.459)) + (IOPATH C X (0.460:0.460:0.460) (0.505:0.506:0.508)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._465_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.259:0.259:0.259) (0.282:0.282:0.282)) + (IOPATH A Y (0.270:0.270:0.270) (0.187:0.187:0.187)) + (IOPATH B Y (0.186:0.189:0.191) (0.228:0.228:0.229)) + (IOPATH B Y (0.178:0.178:0.179) (0.109:0.111:0.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._466_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.480:0.480:0.480) (0.415:0.415:0.415)) + (IOPATH B X (0.516:0.516:0.516) (0.483:0.483:0.483)) + (IOPATH C X (0.518:0.518:0.518) (0.503:0.503:0.503)) + (IOPATH D X (0.573:0.573:0.573) (0.552:0.554:0.556)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._467_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.266:0.266:0.266) (0.181:0.181:0.181)) + (IOPATH A X (0.253:0.253:0.253) (0.346:0.346:0.346)) + (IOPATH B X (0.178:0.179:0.181) (0.120:0.120:0.120)) + (IOPATH B X (0.217:0.217:0.217) (0.252:0.253:0.255)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._468_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.265:0.265:0.265) (0.178:0.178:0.178)) + (IOPATH A X (0.249:0.249:0.249) (0.345:0.345:0.345)) + (IOPATH B X (0.177:0.179:0.182) (0.129:0.129:0.129)) + (IOPATH B X (0.224:0.225:0.225) (0.252:0.254:0.256)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._469_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.396:0.396:0.396) (0.418:0.418:0.418)) + (IOPATH B X (0.403:0.403:0.403) (0.460:0.460:0.460)) + (IOPATH C X (0.406:0.406:0.406) (0.486:0.486:0.486)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._470_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.413:0.413:0.413) (0.429:0.429:0.429)) + (IOPATH B X (0.368:0.368:0.368) (0.407:0.410:0.412)) + (IOPATH C X (0.366:0.367:0.367) (0.431:0.432:0.434)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._471_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.570:0.570:0.570) (0.508:0.511:0.514)) + (IOPATH B X (0.516:0.516:0.516) (0.524:0.525:0.526)) + (IOPATH C X (0.505:0.505:0.505) (0.533:0.534:0.536)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._472_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.134:0.134:0.134) (0.137:0.137:0.137)) + (IOPATH B Y (0.159:0.161:0.162) (0.177:0.177:0.177)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._473_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.270:0.270:0.270) (0.184:0.184:0.184)) + (IOPATH A X (0.256:0.256:0.256) (0.350:0.350:0.350)) + (IOPATH B X (0.199:0.201:0.202) (0.158:0.158:0.158)) + (IOPATH B X (0.249:0.249:0.250) (0.273:0.274:0.276)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._474_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.393:0.393:0.393) (0.407:0.407:0.407)) + (IOPATH B X (0.425:0.425:0.425) (0.466:0.466:0.466)) + (IOPATH C X (0.464:0.464:0.464) (0.507:0.509:0.511)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._475_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.271:0.271:0.271) (0.292:0.292:0.292)) + (IOPATH A Y (0.282:0.282:0.282) (0.199:0.199:0.199)) + (IOPATH B Y (0.189:0.191:0.192) (0.230:0.231:0.231)) + (IOPATH B Y (0.184:0.184:0.184) (0.112:0.113:0.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._476_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.281:0.281:0.281) (0.195:0.195:0.195)) + (IOPATH A X (0.271:0.271:0.271) (0.357:0.357:0.357)) + (IOPATH B X (0.186:0.188:0.189) (0.126:0.126:0.126)) + (IOPATH B X (0.226:0.226:0.226) (0.257:0.258:0.259)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._477_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.513:0.513:0.513) (0.457:0.457:0.457)) + (IOPATH B X (0.474:0.474:0.474) (0.458:0.458:0.458)) + (IOPATH C X (0.497:0.497:0.497) (0.507:0.507:0.507)) + (IOPATH D X (0.550:0.550:0.550) (0.565:0.565:0.565)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._478_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.673:0.673:0.673) (0.521:0.524:0.527)) + (IOPATH B X (0.635:0.635:0.635) (0.553:0.554:0.555)) + (IOPATH C X (0.626:0.626:0.626) (0.562:0.563:0.565)) + (IOPATH D X (0.645:0.645:0.645) (0.586:0.588:0.591)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a41o_2") + (INSTANCE mprj2._479_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.466:0.466:0.466) (0.455:0.455:0.455)) + (IOPATH A2 X (0.477:0.477:0.477) (0.501:0.501:0.501)) + (IOPATH A3 X (0.501:0.501:0.501) (0.544:0.544:0.544)) + (IOPATH A4 X (0.483:0.483:0.483) (0.513:0.514:0.516)) + (IOPATH B1 X (0.203:0.203:0.203) (0.447:0.447:0.447)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._480_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.430:0.432:0.435) (0.499:0.499:0.499)) + (IOPATH B X (0.249:0.255:0.261) (0.385:0.386:0.388)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._481_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.260:0.260:0.260) (0.169:0.169:0.169)) + (IOPATH A X (0.241:0.241:0.241) (0.339:0.339:0.339)) + (IOPATH B X (0.201:0.203:0.206) (0.168:0.168:0.168)) + (IOPATH B X (0.259:0.259:0.260) (0.273:0.276:0.278)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._482_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.468:0.468:0.468) (0.469:0.469:0.469)) + (IOPATH B X (0.460:0.460:0.460) (0.490:0.490:0.490)) + (IOPATH C X (0.508:0.509:0.509) (0.532:0.535:0.538)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._483_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.192:0.192:0.192) (0.113:0.113:0.113)) + (IOPATH A2 Y (0.229:0.231:0.234) (0.160:0.160:0.160)) + (IOPATH B1 Y (0.189:0.189:0.189) (0.089:0.089:0.089)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._484_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.169:0.171:0.172) (0.100:0.100:0.100)) + (IOPATH B Y (0.136:0.136:0.136) (0.074:0.074:0.074)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._485_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.479:0.479:0.479) (0.413:0.413:0.413)) + (IOPATH B X (0.523:0.523:0.523) (0.488:0.488:0.488)) + (IOPATH C X (0.522:0.522:0.522) (0.506:0.506:0.506)) + (IOPATH D X (0.584:0.584:0.584) (0.554:0.557:0.560)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._486_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.265:0.265:0.265) (0.176:0.176:0.176)) + (IOPATH A X (0.249:0.249:0.249) (0.343:0.343:0.343)) + (IOPATH B X (0.191:0.192:0.193) (0.138:0.138:0.138)) + (IOPATH B X (0.234:0.234:0.234) (0.263:0.264:0.265)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._487_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.263:0.263:0.263) (0.171:0.171:0.171)) + (IOPATH A X (0.244:0.244:0.244) (0.341:0.341:0.341)) + (IOPATH B X (0.183:0.185:0.187) (0.132:0.132:0.132)) + (IOPATH B X (0.230:0.230:0.230) (0.255:0.257:0.259)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._488_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.435:0.435:0.435) (0.464:0.464:0.464)) + (IOPATH B X (0.284:0.284:0.285) (0.510:0.511:0.512)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._489_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.354:0.354:0.354) (0.435:0.435:0.435)) + (IOPATH B X (0.377:0.377:0.377) (0.494:0.494:0.494)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._490_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.187:0.187:0.187) (0.099:0.099:0.099)) + (IOPATH B Y (0.128:0.129:0.130) (0.077:0.077:0.077)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._491_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.229:0.229:0.229) (0.686:0.686:0.686)) + (IOPATH B X (0.194:0.194:0.194) (0.612:0.613:0.614)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._492_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.175:0.175:0.175) (0.177:0.177:0.177)) + (IOPATH B Y (0.153:0.154:0.155) (0.161:0.161:0.161)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._493_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.350:0.350:0.351) (0.468:0.469:0.470)) + (IOPATH B X (0.324:0.324:0.324) (0.410:0.410:0.410)) + (IOPATH C X (0.365:0.365:0.365) (0.441:0.444:0.446)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._494_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.580:0.580:0.580) (0.491:0.491:0.491)) + (IOPATH B X (0.621:0.621:0.621) (0.565:0.565:0.565)) + (IOPATH C X (0.649:0.649:0.649) (0.613:0.613:0.613)) + (IOPATH D X (0.607:0.607:0.607) (0.575:0.575:0.575)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._495_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.251:0.251:0.251) (0.275:0.275:0.275)) + (IOPATH A Y (0.263:0.263:0.263) (0.180:0.180:0.180)) + (IOPATH B Y (0.193:0.193:0.194) (0.231:0.233:0.235)) + (IOPATH B Y (0.180:0.182:0.184) (0.114:0.114:0.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._496_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.228:0.228:0.228) (0.693:0.693:0.693)) + (IOPATH B X (0.237:0.237:0.237) (0.634:0.636:0.638)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._497_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.149:0.149:0.149) (0.147:0.147:0.147)) + (IOPATH B Y (0.145:0.147:0.150) (0.165:0.165:0.166)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._498_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.356:0.356:0.357) (0.472:0.473:0.474)) + (IOPATH B X (0.346:0.346:0.346) (0.412:0.412:0.412)) + (IOPATH C X (0.362:0.363:0.363) (0.433:0.435:0.437)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._499_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.361:0.361:0.361) (0.443:0.443:0.443)) + (IOPATH B X (0.316:0.316:0.316) (0.439:0.439:0.439)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._500_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.366:0.366:0.366) (0.415:0.418:0.420)) + (IOPATH B X (0.333:0.333:0.333) (0.444:0.445:0.446)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._501_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.169:0.169:0.169) (0.092:0.092:0.092)) + (IOPATH A2 Y (0.206:0.208:0.209) (0.106:0.107:0.108)) + (IOPATH B1 Y (0.161:0.162:0.163) (0.072:0.072:0.072)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._502_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.449:0.449:0.449) (0.459:0.459:0.459)) + (IOPATH B X (0.452:0.452:0.453) (0.470:0.472:0.475)) + (IOPATH C X (0.430:0.430:0.430) (0.483:0.484:0.485)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._503_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.206:0.206:0.206) (0.124:0.124:0.124)) + (IOPATH B Y (0.125:0.126:0.126) (0.073:0.073:0.073)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._504_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.164:0.165:0.167) (0.088:0.088:0.088)) + (IOPATH B Y (0.139:0.139:0.139) (0.074:0.074:0.074)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._505_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.324:0.324:0.324) (0.413:0.413:0.413)) + (IOPATH B X (0.300:0.300:0.300) (0.434:0.434:0.434)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._506_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.460:0.461:0.461) (0.438:0.441:0.443)) + (IOPATH B X (0.435:0.435:0.435) (0.465:0.466:0.467)) + (IOPATH C X (0.435:0.435:0.435) (0.485:0.486:0.487)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._507_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.303:0.303:0.303) (0.413:0.413:0.413)) + (IOPATH A2 X (0.262:0.262:0.262) (0.366:0.367:0.369)) + (IOPATH B1_N X (0.473:0.475:0.476) (0.315:0.315:0.315)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._508_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.446:0.446:0.446) (0.502:0.502:0.502)) + (IOPATH B X (0.411:0.411:0.411) (0.500:0.502:0.504)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._509_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.206:0.206:0.206) (0.127:0.127:0.127)) + (IOPATH B Y (0.125:0.126:0.127) (0.079:0.079:0.079)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._510_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.172:0.173:0.173) (0.109:0.109:0.109)) + (IOPATH B Y (0.132:0.132:0.132) (0.073:0.073:0.073)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._511_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.280:0.280:0.280) (0.198:0.198:0.198)) + (IOPATH A X (0.271:0.271:0.271) (0.359:0.359:0.359)) + (IOPATH B X (0.197:0.198:0.198) (0.149:0.149:0.149)) + (IOPATH B X (0.243:0.243:0.243) (0.270:0.271:0.271)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._512_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.284:0.284:0.284) (0.194:0.194:0.194)) + (IOPATH A2 Y (0.263:0.264:0.265) (0.161:0.161:0.161)) + (IOPATH B1 Y (0.224:0.224:0.224) (0.102:0.102:0.102)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._513_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.536:0.536:0.536) (0.468:0.468:0.468)) + (IOPATH B X (0.585:0.585:0.585) (0.547:0.547:0.547)) + (IOPATH C X (0.550:0.550:0.550) (0.539:0.539:0.539)) + (IOPATH D X (0.549:0.549:0.549) (0.531:0.533:0.535)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._514_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.150:0.159:0.168) (0.097:0.100:0.102)) + (IOPATH B Y (0.123:0.125:0.127) (0.080:0.080:0.080)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._515_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.472:0.472:0.472) (0.430:0.430:0.430)) + (IOPATH B X (0.442:0.442:0.442) (0.433:0.433:0.433)) + (IOPATH C X (0.456:0.456:0.456) (0.463:0.463:0.463)) + (IOPATH D X (0.489:0.489:0.489) (0.513:0.513:0.513)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._516_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.700:0.700:0.700) (0.536:0.538:0.541)) + (IOPATH B X (0.688:0.688:0.689) (0.581:0.582:0.583)) + (IOPATH C X (0.689:0.689:0.689) (0.603:0.603:0.604)) + (IOPATH D X (0.709:0.709:0.709) (0.623:0.625:0.628)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._517_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.300:0.300:0.300) (0.410:0.410:0.410)) + (IOPATH A2 X (0.263:0.264:0.264) (0.360:0.362:0.364)) + (IOPATH B1_N X (0.507:0.509:0.512) (0.380:0.380:0.380)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._518_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.287:0.287:0.287) (0.208:0.208:0.208)) + (IOPATH A X (0.281:0.281:0.281) (0.367:0.367:0.367)) + (IOPATH B X (0.216:0.218:0.220) (0.189:0.189:0.189)) + (IOPATH B X (0.276:0.276:0.276) (0.289:0.291:0.293)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._519_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.263:0.263:0.263) (0.189:0.189:0.189)) + (IOPATH A2 Y (0.256:0.259:0.261) (0.187:0.188:0.188)) + (IOPATH B1 Y (0.204:0.204:0.204) (0.099:0.099:0.099)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._520_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.558:0.558:0.558) (0.529:0.529:0.529)) + (IOPATH B X (0.509:0.509:0.509) (0.535:0.535:0.535)) + (IOPATH C X (0.555:0.555:0.555) (0.566:0.568:0.571)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._521_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.171:0.171:0.172) (0.084:0.084:0.084)) + (IOPATH B Y (0.131:0.133:0.134) (0.089:0.089:0.089)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._522_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.204:0.204:0.204) (0.124:0.124:0.124)) + (IOPATH B Y (0.135:0.136:0.138) (0.091:0.091:0.091)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._523_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.163:0.163:0.163) (0.164:0.164:0.164)) + (IOPATH B Y (0.145:0.146:0.148) (0.157:0.157:0.158)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._524_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.383:0.386:0.389) (0.438:0.439:0.439)) + (IOPATH B X (0.264:0.264:0.265) (0.396:0.399:0.403)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._525_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.605:0.605:0.605) (0.517:0.517:0.517)) + (IOPATH B X (0.572:0.572:0.572) (0.537:0.537:0.537)) + (IOPATH C X (0.543:0.543:0.543) (0.520:0.520:0.520)) + (IOPATH D X (0.587:0.587:0.587) (0.582:0.582:0.582)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._526_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.551:0.552:0.552) (0.534:0.537:0.539)) + (IOPATH B X (0.492:0.492:0.492) (0.545:0.547:0.550)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._527_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.163:0.163:0.163) (0.087:0.087:0.087)) + (IOPATH A2 Y (0.204:0.207:0.210) (0.107:0.107:0.107)) + (IOPATH B1 Y (0.195:0.196:0.197) (0.111:0.111:0.111)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._528_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.283:0.283:0.283) (0.205:0.205:0.205)) + (IOPATH A X (0.276:0.276:0.276) (0.364:0.364:0.364)) + (IOPATH B X (0.211:0.212:0.213) (0.177:0.177:0.178)) + (IOPATH B X (0.265:0.265:0.265) (0.286:0.287:0.288)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._529_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.249:0.249:0.249) (0.181:0.181:0.181)) + (IOPATH A2 Y (0.245:0.245:0.246) (0.172:0.172:0.172)) + (IOPATH B1 Y (0.188:0.188:0.188) (0.089:0.089:0.089)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._530_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.542:0.542:0.542) (0.520:0.520:0.520)) + (IOPATH B X (0.488:0.488:0.488) (0.520:0.520:0.520)) + (IOPATH C X (0.530:0.530:0.530) (0.556:0.557:0.558)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._531_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.178:0.178:0.178) (0.087:0.087:0.087)) + (IOPATH B Y (0.134:0.136:0.137) (0.088:0.088:0.089)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._532_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.422:0.422:0.422) (0.378:0.378:0.378)) + (IOPATH B X (0.448:0.448:0.448) (0.436:0.436:0.436)) + (IOPATH C X (0.528:0.528:0.528) (0.534:0.534:0.534)) + (IOPATH D X (0.534:0.534:0.534) (0.531:0.532:0.533)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._533_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.281:0.281:0.281) (0.196:0.196:0.196)) + (IOPATH A X (0.271:0.271:0.271) (0.358:0.358:0.358)) + (IOPATH B X (0.195:0.196:0.197) (0.142:0.142:0.142)) + (IOPATH B X (0.239:0.239:0.239) (0.266:0.267:0.268)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._534_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.487:0.487:0.487) (0.420:0.420:0.420)) + (IOPATH B X (0.514:0.514:0.514) (0.479:0.479:0.479)) + (IOPATH C X (0.593:0.593:0.593) (0.578:0.578:0.578)) + (IOPATH D X (0.560:0.560:0.560) (0.562:0.562:0.562)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._535_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.194:0.195:0.196) (0.229:0.229:0.229)) + (IOPATH B Y (0.166:0.169:0.171) (0.185:0.186:0.186)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._536_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.279:0.279:0.279) (0.407:0.407:0.407)) + (IOPATH A2 X (0.222:0.222:0.222) (0.343:0.345:0.347)) + (IOPATH B1 X (0.255:0.256:0.257) (0.229:0.234:0.239)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._537_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.589:0.589:0.589) (0.500:0.500:0.500)) + (IOPATH B X (0.629:0.629:0.629) (0.543:0.546:0.548)) + (IOPATH C X (0.587:0.587:0.587) (0.536:0.539:0.541)) + (IOPATH D X (0.592:0.592:0.592) (0.553:0.555:0.558)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._538_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.262:0.262:0.262) (0.285:0.285:0.285)) + (IOPATH A Y (0.275:0.275:0.275) (0.191:0.191:0.191)) + (IOPATH B Y (0.204:0.205:0.206) (0.245:0.249:0.254)) + (IOPATH B Y (0.196:0.200:0.204) (0.124:0.125:0.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._539_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.212:0.212:0.212) (0.129:0.129:0.129)) + (IOPATH B Y (0.135:0.137:0.139) (0.093:0.093:0.093)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._540_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.190:0.190:0.190) (0.196:0.196:0.196)) + (IOPATH B Y (0.161:0.164:0.166) (0.184:0.184:0.184)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._541_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.420:0.420:0.420) (0.444:0.444:0.444)) + (IOPATH B X (0.284:0.285:0.286) (0.423:0.426:0.429)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._542_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.347:0.347:0.347) (0.373:0.373:0.373)) + (IOPATH B X (0.425:0.425:0.425) (0.477:0.477:0.477)) + (IOPATH C X (0.403:0.403:0.403) (0.453:0.455:0.458)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._543_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.261:0.261:0.261) (0.284:0.284:0.284)) + (IOPATH A Y (0.273:0.273:0.273) (0.190:0.190:0.190)) + (IOPATH B Y (0.198:0.199:0.199) (0.238:0.241:0.243)) + (IOPATH B Y (0.189:0.191:0.194) (0.119:0.119:0.120)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._544_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.339:0.339:0.339) (0.367:0.367:0.367)) + (IOPATH B X (0.417:0.417:0.417) (0.471:0.471:0.471)) + (IOPATH C X (0.387:0.387:0.387) (0.468:0.468:0.468)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._545_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.418:0.418:0.418) (0.434:0.434:0.434)) + (IOPATH B X (0.380:0.380:0.380) (0.415:0.418:0.420)) + (IOPATH C X (0.369:0.369:0.369) (0.433:0.434:0.436)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._546_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.578:0.578:0.578) (0.513:0.515:0.518)) + (IOPATH B X (0.526:0.526:0.526) (0.521:0.524:0.526)) + (IOPATH C X (0.511:0.511:0.512) (0.536:0.537:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._547_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.303:0.303:0.303) (0.413:0.413:0.413)) + (IOPATH A2 X (0.245:0.245:0.245) (0.354:0.355:0.356)) + (IOPATH B1_N X (0.490:0.492:0.494) (0.346:0.346:0.347)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._548_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.140:0.140:0.140) (0.143:0.143:0.143)) + (IOPATH B Y (0.164:0.166:0.167) (0.183:0.183:0.183)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._549_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.268:0.268:0.268) (0.182:0.182:0.182)) + (IOPATH A X (0.254:0.254:0.254) (0.348:0.348:0.348)) + (IOPATH B X (0.199:0.201:0.202) (0.159:0.159:0.159)) + (IOPATH B X (0.250:0.250:0.251) (0.273:0.274:0.276)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._550_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.411:0.411:0.411) (0.421:0.421:0.421)) + (IOPATH B X (0.405:0.405:0.405) (0.449:0.449:0.449)) + (IOPATH C X (0.462:0.462:0.462) (0.506:0.508:0.509)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._551_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.272:0.272:0.272) (0.291:0.291:0.291)) + (IOPATH A Y (0.276:0.276:0.276) (0.199:0.199:0.199)) + (IOPATH B Y (0.184:0.186:0.189) (0.226:0.226:0.226)) + (IOPATH B Y (0.174:0.174:0.174) (0.107:0.108:0.110)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._552_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.277:0.277:0.277) (0.195:0.195:0.195)) + (IOPATH A X (0.266:0.266:0.266) (0.357:0.357:0.357)) + (IOPATH B X (0.176:0.177:0.179) (0.119:0.119:0.119)) + (IOPATH B X (0.215:0.215:0.215) (0.251:0.252:0.254)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._553_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.442:0.442:0.442) (0.396:0.396:0.396)) + (IOPATH B X (0.531:0.531:0.531) (0.515:0.515:0.515)) + (IOPATH C X (0.536:0.536:0.536) (0.544:0.544:0.544)) + (IOPATH D X (0.475:0.475:0.475) (0.488:0.488:0.488)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._554_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.707:0.707:0.707) (0.540:0.543:0.546)) + (IOPATH B X (0.671:0.671:0.671) (0.565:0.567:0.570)) + (IOPATH C X (0.658:0.658:0.658) (0.580:0.581:0.583)) + (IOPATH D X (0.674:0.674:0.674) (0.602:0.604:0.607)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a41o_2") + (INSTANCE mprj2._555_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.439:0.439:0.439) (0.437:0.437:0.437)) + (IOPATH A2 X (0.482:0.482:0.482) (0.504:0.504:0.504)) + (IOPATH A3 X (0.493:0.493:0.493) (0.539:0.539:0.539)) + (IOPATH A4 X (0.471:0.471:0.471) (0.503:0.505:0.506)) + (IOPATH B1 X (0.180:0.180:0.180) (0.428:0.428:0.428)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._556_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.437:0.439:0.442) (0.508:0.508:0.508)) + (IOPATH B X (0.244:0.250:0.256) (0.380:0.381:0.382)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._557_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.301:0.301:0.301) (0.217:0.217:0.217)) + (IOPATH A X (0.295:0.295:0.295) (0.374:0.374:0.374)) + (IOPATH B X (0.219:0.221:0.224) (0.185:0.185:0.185)) + (IOPATH B X (0.278:0.279:0.279) (0.286:0.288:0.291)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3_2") + (INSTANCE mprj2._558_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.220:0.220:0.220) (0.288:0.288:0.288)) + (IOPATH B Y (0.203:0.203:0.203) (0.262:0.262:0.262)) + (IOPATH C Y (0.190:0.193:0.195) (0.289:0.289:0.289)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21o_2") + (INSTANCE mprj2._559_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.335:0.335:0.335) (0.423:0.423:0.423)) + (IOPATH A2 X (0.312:0.312:0.313) (0.409:0.411:0.413)) + (IOPATH B1 X (0.207:0.207:0.207) (0.377:0.377:0.377)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._560_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.269:0.269:0.270) (0.395:0.401:0.406)) + (IOPATH B X (0.243:0.245:0.247) (0.378:0.378:0.378)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._561_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.476:0.476:0.476) (0.411:0.411:0.411)) + (IOPATH B X (0.500:0.500:0.500) (0.466:0.466:0.466)) + (IOPATH C X (0.517:0.517:0.517) (0.501:0.501:0.501)) + (IOPATH D X (0.591:0.591:0.591) (0.561:0.563:0.566)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._562_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.248:0.248:0.248) (0.274:0.274:0.274)) + (IOPATH A Y (0.267:0.267:0.267) (0.178:0.178:0.178)) + (IOPATH B Y (0.204:0.204:0.205) (0.270:0.275:0.280)) + (IOPATH B Y (0.220:0.225:0.229) (0.124:0.125:0.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._563_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.256:0.256:0.256) (0.167:0.167:0.167)) + (IOPATH A X (0.237:0.237:0.237) (0.336:0.336:0.336)) + (IOPATH B X (0.177:0.179:0.181) (0.129:0.129:0.129)) + (IOPATH B X (0.224:0.224:0.224) (0.251:0.254:0.256)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._564_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.961:0.961:0.961) (1.234:1.234:1.234)) + (IOPATH B X (0.978:0.978:0.978) (1.203:1.203:1.203)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._565_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.328:0.328:0.328) (0.363:0.363:0.363)) + (IOPATH B Y (0.354:0.354:0.354) (0.387:0.387:0.387)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__mux4_2") + (INSTANCE mprj2._566_) + (DELAY + (ABSOLUTE + (IOPATH A0 X (0.677:0.677:0.677) (1.227:1.227:1.227)) + (IOPATH A1 X (0.673:0.673:0.673) (1.197:1.197:1.197)) + (IOPATH A2 X (0.681:0.681:0.681) (1.232:1.232:1.232)) + (IOPATH A3 X (0.659:0.659:0.659) (1.232:1.232:1.232)) + (IOPATH S0 X (0.915:0.915:0.915) (1.375:1.375:1.375)) + (IOPATH S0 X (0.736:0.736:0.736) (1.203:1.203:1.203)) + (IOPATH S1 X (0.666:0.666:0.666) (0.951:0.951:0.951)) + (IOPATH S1 X (0.617:0.617:0.617) (0.901:0.901:0.901)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._567_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.214:0.215:0.216) (0.171:0.171:0.172)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._568_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.419:0.419:0.419) (0.428:0.428:0.428)) + (IOPATH B X (0.645:0.647:0.650) (0.792:0.792:0.792)) + (IOPATH C X (0.587:0.589:0.591) (0.741:0.741:0.741)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._569_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.285:0.285:0.285) (0.415:0.415:0.415)) + (IOPATH B Y (0.113:0.113:0.113) (0.118:0.118:0.118)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o2bb2a_2") + (INSTANCE mprj2._570_) + (DELAY + (ABSOLUTE + (IOPATH A1_N X (0.588:0.588:0.588) (0.543:0.543:0.543)) + (IOPATH A2_N X (0.489:0.494:0.499) (0.445:0.445:0.446)) + (IOPATH B1 X (0.376:0.376:0.376) (0.565:0.565:0.565)) + (IOPATH B2 X (0.332:0.332:0.332) (0.531:0.531:0.531)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o22a_2") + (INSTANCE mprj2._571_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.401:0.401:0.401) (0.523:0.523:0.523)) + (IOPATH A2 X (0.647:0.647:0.647) (0.720:0.721:0.721)) + (IOPATH B1 X (0.385:0.386:0.387) (0.482:0.484:0.485)) + (IOPATH B2 X (0.341:0.342:0.343) (0.442:0.447:0.452)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._572_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.338:0.338:0.338) (0.365:0.365:0.365)) + (IOPATH B X (0.581:0.584:0.586) (0.742:0.742:0.743)) + (IOPATH C X (0.524:0.526:0.528) (0.692:0.692:0.693)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3b_2") + (INSTANCE mprj2._573_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.528:0.528:0.528) (0.508:0.508:0.508)) + (IOPATH B X (0.421:0.421:0.421) (0.461:0.461:0.461)) + (IOPATH C X (0.384:0.384:0.384) (0.448:0.448:0.448)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._574_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.190:0.190:0.190) (0.113:0.113:0.113)) + (IOPATH A2 Y (0.276:0.276:0.276) (0.188:0.188:0.188)) + (IOPATH B1 Y (0.212:0.212:0.212) (0.112:0.112:0.112)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o32a_2") + (INSTANCE mprj2._575_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.435:0.437:0.438) (0.847:0.849:0.850)) + (IOPATH A2 X (0.420:0.421:0.421) (0.812:0.813:0.814)) + (IOPATH A3 X (0.411:0.414:0.417) (0.742:0.744:0.747)) + (IOPATH B1 X (0.753:0.754:0.754) (0.694:0.694:0.695)) + (IOPATH B2 X (0.419:0.419:0.419) (0.483:0.483:0.483)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._576_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.164:0.164:0.164) (0.091:0.092:0.092)) + (IOPATH B Y (0.144:0.144:0.144) (0.083:0.084:0.085)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._577_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.365:0.365:0.366) (0.187:0.189:0.190)) + (IOPATH A2 Y (0.394:0.403:0.412) (0.216:0.217:0.219)) + (IOPATH B1 Y (0.312:0.312:0.312) (0.118:0.118:0.119)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o221a_2") + (INSTANCE mprj2._578_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.465:0.465:0.465) (0.567:0.567:0.567)) + (IOPATH A2 X (0.716:0.716:0.717) (0.759:0.759:0.760)) + (IOPATH B1 X (0.452:0.453:0.453) (0.506:0.507:0.509)) + (IOPATH B2 X (0.425:0.426:0.426) (0.468:0.473:0.478)) + (IOPATH C1 X (0.423:0.424:0.424) (0.257:0.257:0.257)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o22a_2") + (INSTANCE mprj2._579_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.323:0.323:0.323) (0.457:0.457:0.457)) + (IOPATH A2 X (0.517:0.519:0.522) (0.714:0.714:0.714)) + (IOPATH B1 X (0.392:0.394:0.395) (0.515:0.515:0.515)) + (IOPATH B2 X (0.270:0.270:0.270) (0.385:0.385:0.385)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o221a_2") + (INSTANCE mprj2._580_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.567:0.567:0.567) (0.654:0.654:0.654)) + (IOPATH A2 X (0.713:0.715:0.717) (0.834:0.834:0.835)) + (IOPATH B1 X (0.859:0.859:0.860) (0.808:0.809:0.809)) + (IOPATH B2 X (0.538:0.538:0.538) (0.569:0.569:0.569)) + (IOPATH C1 X (0.510:0.512:0.513) (0.327:0.328:0.328)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._581_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.227:0.229:0.230) (0.702:0.708:0.715)) + (IOPATH B X (0.278:0.279:0.280) (0.685:0.693:0.701)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._582_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.275:0.276:0.276) (0.649:0.661:0.673)) + (IOPATH B X (0.176:0.176:0.176) (0.631:0.631:0.631)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._583_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.284:0.286:0.288) (0.775:0.775:0.775)) + (IOPATH B X (0.308:0.310:0.312) (0.744:0.752:0.760)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or3b_2") + (INSTANCE mprj2._584_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.464:0.465:0.465) (1.306:1.317:1.328)) + (IOPATH B X (0.424:0.425:0.426) (1.278:1.285:1.293)) + (IOPATH C_N X (0.574:0.574:0.574) (1.279:1.279:1.279)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._585_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.259:0.260:0.261) (0.728:0.729:0.730)) + (IOPATH B X (0.209:0.211:0.213) (0.635:0.636:0.636)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a2bb2o_2") + (INSTANCE mprj2._586_) + (DELAY + (ABSOLUTE + (IOPATH A1_N X (0.798:0.806:0.814) (0.837:0.839:0.840)) + (IOPATH A2_N X (0.718:0.718:0.719) (0.779:0.780:0.781)) + (IOPATH B1 X (0.677:0.678:0.679) (0.778:0.787:0.796)) + (IOPATH B2 X (0.601:0.601:0.601) (0.731:0.731:0.731)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._587_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.279:0.280:0.281) (0.152:0.152:0.153)) + (IOPATH B Y (0.203:0.211:0.219) (0.119:0.121:0.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211o_2") + (INSTANCE mprj2._588_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.594:0.594:0.595) (0.874:0.876:0.877)) + (IOPATH A2 X (0.545:0.545:0.545) (0.892:0.893:0.893)) + (IOPATH B1 X (0.467:0.468:0.468) (0.812:0.814:0.816)) + (IOPATH C1 X (0.429:0.429:0.429) (0.772:0.772:0.772)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211o_2") + (INSTANCE mprj2._589_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.806:0.806:0.807) (0.923:0.935:0.947)) + (IOPATH A2 X (0.740:0.740:0.740) (1.017:1.017:1.017)) + (IOPATH B1 X (0.660:0.661:0.661) (0.936:0.938:0.941)) + (IOPATH C1 X (0.623:0.624:0.624) (0.897:0.897:0.897)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or3b_2") + (INSTANCE mprj2._590_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.824:0.825:0.827) (1.645:1.653:1.660)) + (IOPATH B X (0.825:0.826:0.827) (1.581:1.589:1.596)) + (IOPATH C_N X (0.927:0.935:0.943) (1.575:1.576:1.577)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3b_2") + (INSTANCE mprj2._591_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.503:0.504:0.505) (0.848:0.858:0.867)) + (IOPATH B Y (0.410:0.411:0.411) (0.559:0.559:0.559)) + (IOPATH C Y (0.385:0.398:0.412) (0.627:0.627:0.628)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._592_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.231:0.231:0.231) (0.219:0.219:0.219)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._593_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.210:0.210:0.210) (0.200:0.200:0.200)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._594_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.214:0.214:0.214) (0.203:0.203:0.203)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._595_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.214:0.214:0.214) (0.204:0.204:0.204)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._596_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.203:0.203:0.203) (0.193:0.193:0.193)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._597_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.211:0.211:0.211) (0.201:0.201:0.201)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._598_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.210:0.210:0.210) (0.200:0.200:0.200)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._599_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.102:0.102:0.102) (0.117:0.117:0.117)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._600_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.100:0.100:0.100) (0.115:0.115:0.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._601_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.102:0.102:0.102) (0.117:0.117:0.117)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._602_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.098:0.098:0.098) (0.113:0.113:0.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._603_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.102:0.102:0.102) (0.118:0.118:0.118)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._604_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.099:0.099:0.099) (0.114:0.114:0.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._605_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.102:0.102:0.102) (0.117:0.117:0.117)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._606_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.100:0.100:0.100) (0.115:0.115:0.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._607_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.103:0.103:0.103) (0.119:0.119:0.119)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._608_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.101:0.101:0.101) (0.116:0.116:0.116)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._609_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.099:0.099:0.099) (0.114:0.114:0.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._610_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.223:0.223:0.223) (0.211:0.211:0.211)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._611_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.222:0.222:0.222) (0.210:0.210:0.210)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._612_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.220:0.220:0.220) (0.208:0.208:0.208)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._613_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.082:0.082:0.082) (0.091:0.091:0.091)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._614_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.220:0.220:0.220) (0.208:0.208:0.208)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._615_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.226:0.226:0.226) (0.213:0.213:0.213)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._616_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.083:0.083:0.083) (0.092:0.092:0.092)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._617_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.083:0.083:0.083) (0.092:0.092:0.092)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._618_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.083:0.083:0.083) (0.092:0.092:0.092)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._619_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.082:0.082:0.082) (0.091:0.091:0.091)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._620_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.082:0.082:0.082) (0.091:0.091:0.091)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._621_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.087:0.087:0.087) (0.097:0.097:0.097)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._622_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.097:0.097:0.097) (0.112:0.112:0.112)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._623_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.082:0.082:0.082) (0.091:0.091:0.091)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._624_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.101:0.101:0.101) (0.116:0.116:0.116)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._625_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.098:0.098:0.098) (0.113:0.113:0.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._626_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.098:0.098:0.098) (0.113:0.113:0.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._627_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.100:0.100:0.100) (0.115:0.115:0.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._628_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.098:0.098:0.098) (0.113:0.113:0.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._629_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.098:0.098:0.098) (0.113:0.113:0.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._630_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.102:0.102:0.102) (0.117:0.117:0.117)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._631_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.108:0.108:0.108) (0.124:0.124:0.124)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._632_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.107:0.107:0.107) (0.123:0.123:0.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._633_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.108:0.108:0.108) (0.125:0.125:0.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._634_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.205:0.205:0.205) (0.196:0.196:0.196)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._635_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.214:0.214:0.214) (0.203:0.203:0.203)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._636_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.205:0.205:0.205) (0.195:0.195:0.195)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._637_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.100:0.100:0.100) (0.115:0.115:0.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._638_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.212:0.212:0.212) (0.201:0.201:0.201)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._639_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.214:0.214:0.214) (0.203:0.203:0.203)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._640_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.222:0.222:0.222) (0.210:0.210:0.210)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._641_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.203:0.203:0.203) (0.193:0.193:0.193)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._642_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.226:0.226:0.226) (0.215:0.215:0.215)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._643_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.098:0.098:0.098) (0.113:0.113:0.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._644_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.097:0.097:0.097) (0.112:0.112:0.112)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._645_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.101:0.101:0.101) (0.116:0.116:0.116)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._646_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.097:0.097:0.097) (0.112:0.112:0.112)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._647_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.095:0.095:0.095) (0.109:0.109:0.109)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._648_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.094:0.094:0.094) (0.107:0.107:0.107)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._649_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.093:0.093:0.093) (0.106:0.106:0.106)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._650_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.226:0.226:0.226) (0.215:0.215:0.215)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._651_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.099:0.099:0.099) (0.114:0.114:0.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._652_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.199:0.199:0.199) (0.192:0.192:0.192)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._653_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.197:0.197:0.197) (0.191:0.191:0.191)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._654_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.093:0.093:0.093) (0.106:0.106:0.106)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._655_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.193:0.193:0.193) (0.186:0.186:0.186)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._656_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.203:0.203:0.203) (0.196:0.196:0.196)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._657_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.092:0.092:0.092) (0.106:0.106:0.106)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._658_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.194:0.194:0.194) (0.188:0.188:0.188)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._659_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.195:0.195:0.195) (0.189:0.189:0.189)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._660_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.224:0.224:0.224) (0.213:0.213:0.213)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._661_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.093:0.093:0.093) (0.106:0.106:0.106)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._662_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.230:0.230:0.230) (0.218:0.218:0.218)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._663_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.223:0.223:0.223) (0.210:0.210:0.210)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._664_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.225:0.225:0.225) (0.212:0.212:0.212)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._665_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.220:0.220:0.220) (0.208:0.208:0.208)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._666_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.106:0.106:0.106) (0.122:0.122:0.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._667_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.094:0.094:0.094) (0.108:0.108:0.108)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._668_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.092:0.092:0.092) (0.105:0.105:0.105)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._669_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.233:0.233:0.233) (0.221:0.221:0.221)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._670_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.235:0.235:0.235) (0.223:0.223:0.223)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._671_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.108:0.108:0.108) (0.124:0.124:0.124)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._672_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.110:0.110:0.110) (0.127:0.127:0.127)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._673_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.110:0.110:0.110) (0.127:0.127:0.127)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._674_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.109:0.109:0.109) (0.125:0.125:0.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._675_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.939:0.939:0.939) (1.004:1.004:1.004)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.698:0.698:0.698)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.425:-0.425:-0.425)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.520:0.520:0.520)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.675:0.675:0.675)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._676_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.899:0.899:0.899) (0.978:0.978:0.978)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.698:0.698:0.698)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.424:-0.424:-0.424)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.520:0.520:0.520)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.676:0.676:0.676)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._677_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.720:0.720:0.720) (0.836:0.836:0.836)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.693:0.693:0.693)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.434:-0.434:-0.434)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.647:0.647:0.647)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._678_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.768:0.768:0.768) (0.878:0.878:0.878)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.694:0.694:0.694)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.433:-0.433:-0.433)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.643:0.643:0.643)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._679_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.723:0.723:0.723) (0.839:0.839:0.839)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.694:0.694:0.694)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.433:-0.433:-0.433)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.279:0.279:0.279)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.650:0.650:0.650)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._680_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.724:0.724:0.724) (0.838:0.838:0.838)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.692:0.692:0.692)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.436:-0.436:-0.436)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.642:0.642:0.642)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._681_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.771:0.771:0.771) (0.881:0.881:0.881)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.692:0.692:0.692)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.432:-0.432:-0.432)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.518:0.518:0.518)) + (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge RESET_B) (0.648:0.648:0.648)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._682_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.718:0.718:0.718) (0.834:0.834:0.834)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.692:0.692:0.692)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.432:-0.432:-0.432)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.518:0.518:0.518)) + (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge RESET_B) (0.641:0.641:0.641)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._683_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.774:0.774:0.774) (0.885:0.885:0.885)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.066:-0.066:-0.066)) + (HOLD (negedge D) (posedge CLK) (-0.076:-0.076:-0.076)) + (SETUP (posedge D) (posedge CLK) (0.127:0.127:0.127)) + (SETUP (negedge D) (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.553:0.553:0.553)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._684_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.745:0.745:0.745) (0.858:0.858:0.858)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.552:0.552:0.552)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._685_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.710:0.710:0.710) (0.826:0.826:0.826)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.553:0.553:0.553)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._686_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.748:0.748:0.748) (0.861:0.861:0.861)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.469:-0.469:-0.469)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.076:-0.077:-0.078)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) + (SETUP (negedge D) (posedge CLK) (0.261:0.263:0.264)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.549:0.549:0.549)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._687_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.733:0.733:0.733) (0.848:0.848:0.848)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.554:0.554:0.554)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._688_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.722:0.722:0.722) (0.837:0.837:0.837)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.279:0.279:0.279)) + (WIDTH (posedge CLK) (0.518:0.518:0.518)) + (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge RESET_B) (0.550:0.550:0.550)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._689_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.806:0.806:0.806) (0.909:0.909:0.909)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.092:-0.092:-0.092)) + (SETUP (posedge D) (posedge CLK) (0.136:0.136:0.136)) + (SETUP (negedge D) (posedge CLK) (0.280:0.280:0.280)) + (WIDTH (posedge CLK) (0.518:0.518:0.518)) + (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge RESET_B) (0.553:0.553:0.553)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._690_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.761:0.761:0.761) (0.872:0.872:0.872)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.518:0.518:0.518)) + (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge RESET_B) (0.552:0.552:0.552)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._691_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.776:0.776:0.776) (0.885:0.885:0.885)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.092:-0.092:-0.092)) + (SETUP (posedge D) (posedge CLK) (0.136:0.136:0.136)) + (SETUP (negedge D) (posedge CLK) (0.280:0.280:0.280)) + (WIDTH (posedge CLK) (0.518:0.518:0.518)) + (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge RESET_B) (0.555:0.555:0.555)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._692_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.755:0.755:0.755) (0.867:0.867:0.867)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.518:0.518:0.518)) + (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge RESET_B) (0.553:0.553:0.553)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._693_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.703:0.703:0.703) (0.819:0.819:0.819)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.087:-0.088:-0.088)) + (HOLD (negedge D) (posedge CLK) (-0.081:-0.081:-0.081)) + (SETUP (posedge D) (posedge CLK) (0.150:0.151:0.151)) + (SETUP (negedge D) (posedge CLK) (0.268:0.268:0.268)) + (WIDTH (posedge CLK) (0.518:0.518:0.518)) + (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge RESET_B) (0.550:0.550:0.550)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._694_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.734:0.734:0.734) (0.848:0.848:0.848)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.696:0.696:0.696)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.428:-0.428:-0.428)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge RESET_B) (0.664:0.664:0.664)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._695_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.688:0.688:0.688) (0.805:0.805:0.805)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.695:0.695:0.695)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.428:-0.428:-0.428)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge RESET_B) (0.663:0.663:0.663)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._696_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.721:0.721:0.721) (0.837:0.837:0.837)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.695:0.695:0.695)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.428:-0.428:-0.428)) + (HOLD (posedge D) (posedge CLK) (-0.070:-0.070:-0.070)) + (HOLD (negedge D) (posedge CLK) (-0.076:-0.077:-0.078)) + (SETUP (posedge D) (posedge CLK) (0.131:0.131:0.131)) + (SETUP (negedge D) (posedge CLK) (0.261:0.262:0.263)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge RESET_B) (0.662:0.662:0.662)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._697_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.691:0.691:0.691) (0.808:0.808:0.808)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.664:0.664:0.664)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.472:-0.472:-0.472)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.092:-0.092:-0.092)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.279:0.279:0.279)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge RESET_B) (0.530:0.530:0.530)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._698_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.723:0.723:0.723) (0.839:0.839:0.839)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.695:0.695:0.695)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.428:-0.428:-0.428)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge RESET_B) (0.662:0.662:0.662)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._699_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.687:0.687:0.687) (0.804:0.804:0.804)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.696:0.696:0.696)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.427:-0.427:-0.427)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.666:0.666:0.666)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._700_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.687:0.687:0.687) (0.804:0.804:0.804)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.664:0.664:0.664)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.531:0.531:0.531)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._701_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.687:0.687:0.687) (0.804:0.804:0.804)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.664:0.664:0.664)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.531:0.531:0.531)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._702_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.689:0.689:0.689) (0.806:0.806:0.806)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.664:0.664:0.664)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.092:-0.092:-0.092)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.280:0.280:0.280)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.531:0.531:0.531)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._703_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.731:0.731:0.731) (0.847:0.847:0.847)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.664:0.664:0.664)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.279:0.279:0.279)) + (WIDTH (posedge CLK) (0.518:0.518:0.518)) + (WIDTH (negedge CLK) (0.580:0.580:0.580)) + (WIDTH (negedge RESET_B) (0.530:0.530:0.530)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._704_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.728:0.728:0.728) (0.844:0.844:0.844)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.664:0.664:0.664)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.279:0.279:0.279)) + (WIDTH (posedge CLK) (0.518:0.518:0.518)) + (WIDTH (negedge CLK) (0.580:0.580:0.580)) + (WIDTH (negedge RESET_B) (0.531:0.531:0.531)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._705_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.687:0.687:0.687) (0.804:0.804:0.804)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.666:0.666:0.666)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.469:-0.469:-0.469)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.536:0.536:0.536)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._706_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.689:0.689:0.689) (0.805:0.805:0.805)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.666:0.666:0.666)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.279:0.279:0.279)) + (WIDTH (posedge CLK) (0.518:0.518:0.518)) + (WIDTH (negedge CLK) (0.580:0.580:0.580)) + (WIDTH (negedge RESET_B) (0.549:0.549:0.549)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._707_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.687:0.687:0.687) (0.804:0.804:0.804)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.664:0.664:0.664)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.075)) + (HOLD (negedge D) (posedge CLK) (-0.066:-0.067:-0.068)) + (SETUP (posedge D) (posedge CLK) (0.135:0.136:0.137)) + (SETUP (negedge D) (posedge CLK) (0.250:0.251:0.252)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge RESET_B) (0.531:0.531:0.531)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._708_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.713:0.713:0.713) (0.829:0.829:0.829)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.066:-0.066:-0.066)) + (HOLD (negedge D) (posedge CLK) (-0.076:-0.076:-0.076)) + (SETUP (posedge D) (posedge CLK) (0.127:0.127:0.127)) + (SETUP (negedge D) (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge RESET_B) (0.553:0.553:0.553)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._709_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.684:0.684:0.684) (0.801:0.801:0.801)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.666:0.666:0.666)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.515:0.515:0.515)) + (WIDTH (negedge CLK) (0.579:0.579:0.579)) + (WIDTH (negedge RESET_B) (0.550:0.550:0.550)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._710_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.734:0.734:0.734) (0.850:0.850:0.850)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.666:0.666:0.666)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.279:0.279:0.279)) + (WIDTH (posedge CLK) (0.515:0.515:0.515)) + (WIDTH (negedge CLK) (0.579:0.579:0.579)) + (WIDTH (negedge RESET_B) (0.550:0.550:0.550)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._711_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.737:0.737:0.737) (0.852:0.852:0.852)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) + (HOLD (posedge D) (posedge CLK) (-0.076:-0.076:-0.077)) + (HOLD (negedge D) (posedge CLK) (-0.068:-0.068:-0.068)) + (SETUP (posedge D) (posedge CLK) (0.138:0.138:0.138)) + (SETUP (negedge D) (posedge CLK) (0.252:0.252:0.253)) + (WIDTH (posedge CLK) (0.515:0.515:0.515)) + (WIDTH (negedge CLK) (0.579:0.579:0.579)) + (WIDTH (negedge RESET_B) (0.552:0.552:0.552)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._712_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.690:0.690:0.690) (0.807:0.807:0.807)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.666:0.666:0.666)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.092:-0.092:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.136:0.136:0.136)) + (SETUP (negedge D) (posedge CLK) (0.279:0.279:0.279)) + (WIDTH (posedge CLK) (0.515:0.515:0.515)) + (WIDTH (negedge CLK) (0.579:0.579:0.579)) + (WIDTH (negedge RESET_B) (0.550:0.550:0.550)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._713_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.683:0.683:0.683) (0.800:0.800:0.800)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.666:0.666:0.666)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.092:-0.092:-0.092)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.280:0.279:0.279)) + (WIDTH (posedge CLK) (0.515:0.515:0.515)) + (WIDTH (negedge CLK) (0.579:0.579:0.579)) + (WIDTH (negedge RESET_B) (0.550:0.550:0.550)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._714_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.684:0.684:0.684) (0.801:0.801:0.801)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.465:-0.465:-0.465)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.092:-0.092:-0.092)) + (SETUP (posedge D) (posedge CLK) (0.136:0.136:0.136)) + (SETUP (negedge D) (posedge CLK) (0.280:0.280:0.280)) + (WIDTH (posedge CLK) (0.515:0.515:0.515)) + (WIDTH (negedge CLK) (0.579:0.579:0.579)) + (WIDTH (negedge RESET_B) (0.554:0.554:0.554)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._715_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.734:0.734:0.734) (0.850:0.850:0.850)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.465:-0.465:-0.465)) + (HOLD (posedge D) (posedge CLK) (-0.068:-0.068:-0.068)) + (HOLD (negedge D) (posedge CLK) (-0.078:-0.078:-0.078)) + (SETUP (posedge D) (posedge CLK) (0.129:0.129:0.129)) + (SETUP (negedge D) (posedge CLK) (0.264:0.264:0.264)) + (WIDTH (posedge CLK) (0.518:0.518:0.518)) + (WIDTH (negedge CLK) (0.580:0.580:0.580)) + (WIDTH (negedge RESET_B) (0.561:0.561:0.561)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._716_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.690:0.690:0.690) (0.806:0.806:0.806)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.465:-0.465:-0.465)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.518:0.518:0.518)) + (WIDTH (negedge CLK) (0.580:0.580:0.580)) + (WIDTH (negedge RESET_B) (0.560:0.560:0.560)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._717_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.685:0.685:0.685) (0.801:0.801:0.801)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.465:-0.465:-0.465)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.518:0.518:0.518)) + (WIDTH (negedge CLK) (0.580:0.580:0.580)) + (WIDTH (negedge RESET_B) (0.562:0.562:0.562)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._718_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.775:0.775:0.775) (0.885:0.885:0.885)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.691:0.691:0.691)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.433:-0.433:-0.433)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.279:0.279:0.279)) + (WIDTH (posedge CLK) (0.518:0.518:0.518)) + (WIDTH (negedge CLK) (0.580:0.580:0.580)) + (WIDTH (negedge RESET_B) (0.645:0.645:0.645)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._719_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.725:0.725:0.725) (0.841:0.841:0.841)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.693:0.693:0.693)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.431:-0.431:-0.431)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.279:0.278:0.278)) + (WIDTH (posedge CLK) (0.518:0.518:0.518)) + (WIDTH (negedge CLK) (0.580:0.580:0.580)) + (WIDTH (negedge RESET_B) (0.651:0.651:0.651)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._720_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.687:0.687:0.687) (0.803:0.803:0.803)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.691:0.691:0.691)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.433:-0.433:-0.433)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.518:0.518:0.518)) + (WIDTH (negedge CLK) (0.580:0.580:0.580)) + (WIDTH (negedge RESET_B) (0.644:0.644:0.644)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._721_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.719:0.719:0.719) (0.835:0.835:0.835)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.666:0.666:0.666)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.515:0.515:0.515)) + (WIDTH (negedge CLK) (0.579:0.579:0.579)) + (WIDTH (negedge RESET_B) (0.551:0.551:0.551)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._722_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.717:0.717:0.717) (0.833:0.833:0.833)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.692:0.692:0.692)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.431:-0.431:-0.431)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.279:0.279:0.279)) + (WIDTH (posedge CLK) (0.515:0.515:0.515)) + (WIDTH (negedge CLK) (0.579:0.579:0.579)) + (WIDTH (negedge RESET_B) (0.649:0.649:0.649)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._723_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.708:0.708:0.708) (0.824:0.824:0.824)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.692:0.692:0.692)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.431:-0.431:-0.431)) + (HOLD (posedge D) (posedge CLK) (-0.068:-0.068:-0.068)) + (HOLD (negedge D) (posedge CLK) (-0.076:-0.077:-0.078)) + (SETUP (posedge D) (posedge CLK) (0.129:0.129:0.129)) + (SETUP (negedge D) (posedge CLK) (0.262:0.263:0.263)) + (WIDTH (posedge CLK) (0.515:0.515:0.515)) + (WIDTH (negedge CLK) (0.579:0.579:0.579)) + (WIDTH (negedge RESET_B) (0.651:0.651:0.651)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._724_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.717:0.717:0.717) (0.833:0.833:0.833)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.692:0.692:0.692)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.431:-0.431:-0.431)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.515:0.515:0.515)) + (WIDTH (negedge CLK) (0.579:0.579:0.579)) + (WIDTH (negedge RESET_B) (0.650:0.650:0.650)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._725_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.687:0.687:0.687) (0.804:0.804:0.804)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.691:0.691:0.691)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.434:-0.434:-0.434)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.518:0.518:0.518)) + (WIDTH (negedge CLK) (0.580:0.580:0.580)) + (WIDTH (negedge RESET_B) (0.643:0.643:0.643)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._726_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.692:0.692:0.692) (0.808:0.808:0.808)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.697:0.697:0.697)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.426:-0.426:-0.426)) + (HOLD (posedge D) (posedge CLK) (-0.080:-0.080:-0.080)) + (HOLD (negedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (SETUP (posedge D) (posedge CLK) (0.142:0.142:0.143)) + (SETUP (negedge D) (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (posedge CLK) (0.520:0.520:0.520)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.672:0.672:0.672)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._727_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.686:0.686:0.686) (0.803:0.803:0.803)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.518:0.518:0.518)) + (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge RESET_B) (0.549:0.549:0.549)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._728_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.722:0.722:0.722) (0.837:0.837:0.837)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.068:-0.068:-0.068)) + (HOLD (negedge D) (posedge CLK) (-0.076:-0.077:-0.078)) + (SETUP (posedge D) (posedge CLK) (0.129:0.129:0.129)) + (SETUP (negedge D) (posedge CLK) (0.262:0.263:0.263)) + (WIDTH (posedge CLK) (0.518:0.518:0.518)) + (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge RESET_B) (0.549:0.549:0.549)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._729_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.688:0.688:0.688) (0.805:0.805:0.805)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) + (HOLD (posedge D) (posedge CLK) (-0.075:-0.075:-0.075)) + (HOLD (negedge D) (posedge CLK) (-0.092:-0.092:-0.092)) + (SETUP (posedge D) (posedge CLK) (0.136:0.136:0.136)) + (SETUP (negedge D) (posedge CLK) (0.280:0.280:0.280)) + (WIDTH (posedge CLK) (0.518:0.518:0.518)) + (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge RESET_B) (0.552:0.552:0.552)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._730_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.690:0.690:0.690) (0.807:0.807:0.807)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.666:0.666:0.666)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.518:0.518:0.518)) + (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge RESET_B) (0.548:0.548:0.548)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._731_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.787:0.787:0.787) (0.895:0.895:0.895)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.469:-0.469:-0.469)) + (HOLD (posedge D) (posedge CLK) (-0.070:-0.070:-0.070)) + (HOLD (negedge D) (posedge CLK) (-0.075:-0.076:-0.077)) + (SETUP (posedge D) (posedge CLK) (0.131:0.131:0.131)) + (SETUP (negedge D) (posedge CLK) (0.261:0.262:0.263)) + (WIDTH (posedge CLK) (0.523:0.523:0.523)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.545:0.545:0.545)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._732_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.689:0.689:0.689) (0.806:0.806:0.806)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.469:-0.469:-0.469)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.523:0.523:0.523)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.544:0.544:0.544)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._733_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.725:0.725:0.725) (0.842:0.842:0.842)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.470:-0.470:-0.470)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.523:0.523:0.523)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.543:0.543:0.543)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._734_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.708:0.708:0.708) (0.823:0.823:0.823)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.698:0.698:0.698)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.426:-0.426:-0.426)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.523:0.523:0.523)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.672:0.672:0.672)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._735_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.738:0.738:0.738) (0.854:0.854:0.854)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.551:0.551:0.551)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._736_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.742:0.742:0.742) (0.856:0.856:0.856)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.690:0.690:0.690)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.436:-0.436:-0.436)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.520:0.520:0.520)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.638:0.638:0.638)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._737_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.730:0.730:0.730) (0.846:0.846:0.846)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.690:0.690:0.690)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.437:-0.437:-0.437)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.523:0.523:0.523)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.637:0.637:0.637)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._738_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.688:0.688:0.688) (0.805:0.805:0.805)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.470:-0.470:-0.470)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.523:0.523:0.523)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.543:0.543:0.543)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._739_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.689:0.689:0.689) (0.806:0.806:0.806)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.689:0.689:0.689)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.438:-0.438:-0.438)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.279:0.279:0.279)) + (WIDTH (posedge CLK) (0.520:0.520:0.520)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.633:0.633:0.633)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._740_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.690:0.690:0.690) (0.807:0.807:0.807)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.690:0.690:0.690)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.435:-0.435:-0.435)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.520:0.520:0.520)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.641:0.641:0.641)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._741_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.690:0.690:0.690) (0.807:0.807:0.807)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.470:-0.470:-0.470)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.523:0.523:0.523)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.542:0.542:0.542)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._742_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.688:0.688:0.688) (0.805:0.805:0.805)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.689:0.689:0.689)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.437:-0.437:-0.437)) + (HOLD (posedge D) (posedge CLK) (-0.076:-0.076:-0.076)) + (HOLD (negedge D) (posedge CLK) (-0.065:-0.066:-0.067)) + (SETUP (posedge D) (posedge CLK) (0.138:0.138:0.138)) + (SETUP (negedge D) (posedge CLK) (0.249:0.250:0.251)) + (WIDTH (posedge CLK) (0.520:0.520:0.520)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.635:0.635:0.635)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._743_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.724:0.724:0.724) (0.841:0.841:0.841)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.689:0.689:0.689)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.437:-0.437:-0.437)) + (HOLD (posedge D) (posedge CLK) (-0.075:-0.075:-0.075)) + (HOLD (negedge D) (posedge CLK) (-0.065:-0.067:-0.069)) + (SETUP (posedge D) (posedge CLK) (0.136:0.137:0.137)) + (SETUP (negedge D) (posedge CLK) (0.250:0.252:0.254)) + (WIDTH (posedge CLK) (0.520:0.520:0.520)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.635:0.635:0.635)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._744_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.688:0.688:0.688) (0.805:0.805:0.805)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.697:0.697:0.697)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.426:-0.426:-0.426)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.520:0.520:0.520)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.671:0.671:0.671)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._745_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.689:0.689:0.689) (0.806:0.806:0.806)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.470:-0.470:-0.470)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.276:0.276)) + (WIDTH (posedge CLK) (0.523:0.523:0.523)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.543:0.543:0.543)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._746_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.688:0.688:0.688) (0.804:0.804:0.804)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.698:0.698:0.698)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.425:-0.425:-0.425)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.520:0.520:0.520)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.675:0.675:0.675)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._747_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.762:0.762:0.762) (0.873:0.873:0.873)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.696:0.696:0.696)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.428:-0.428:-0.428)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge RESET_B) (0.664:0.664:0.664)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._748_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.732:0.732:0.732) (0.848:0.848:0.848)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.696:0.696:0.696)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.427:-0.427:-0.427)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge RESET_B) (0.665:0.665:0.665)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._749_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.725:0.725:0.725) (0.841:0.841:0.841)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.695:0.695:0.695)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.428:-0.428:-0.428)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge RESET_B) (0.662:0.662:0.662)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._750_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.686:0.686:0.686) (0.803:0.803:0.803)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.278:0.277:0.277)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.559:0.559:0.559)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._751_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.770:0.770:0.770) (0.880:0.880:0.880)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.075:-0.079:-0.082)) + (HOLD (negedge D) (posedge CLK) (-0.070:-0.076:-0.081)) + (SETUP (posedge D) (posedge CLK) (0.137:0.141:0.144)) + (SETUP (negedge D) (posedge CLK) (0.255:0.261:0.268)) + (WIDTH (posedge CLK) (0.523:0.523:0.523)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.547:0.547:0.547)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._752_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.722:0.722:0.722) (0.839:0.839:0.839)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.470:-0.470:-0.470)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.523:0.523:0.523)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.542:0.542:0.542)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._753_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.690:0.690:0.690) (0.806:0.806:0.806)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.699:0.699:0.699)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.424:-0.424:-0.424)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.523:0.523:0.523)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.677:0.677:0.677)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._754_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.688:0.688:0.688) (0.805:0.805:0.805)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.700:0.700:0.700)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.424:-0.424:-0.424)) + (HOLD (posedge D) (posedge CLK) (-0.066:-0.066:-0.066)) + (HOLD (negedge D) (posedge CLK) (-0.075:-0.075:-0.076)) + (SETUP (posedge D) (posedge CLK) (0.127:0.127:0.127)) + (SETUP (negedge D) (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.523:0.523:0.523)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.679:0.679:0.679)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._755_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.769:0.769:0.769) (0.879:0.879:0.879)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.465:-0.465:-0.465)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.561:0.561:0.561)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._756_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.715:0.715:0.715) (0.832:0.832:0.832)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.465:-0.465:-0.465)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.279:0.279:0.279)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.563:0.563:0.563)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._757_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.725:0.725:0.725) (0.841:0.841:0.841)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.465:-0.465:-0.465)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.563:0.563:0.563)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._758_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.686:0.686:0.686) (0.803:0.803:0.803)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.465:-0.465:-0.465)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.562:0.562:0.562)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_16") + (INSTANCE mprj2.clkbuf_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (1.224:1.224:1.224) (1.129:1.129:1.129)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_0_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.336:0.336:0.336) (0.317:0.317:0.317)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_1_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.338:0.338:0.338) (0.319:0.319:0.319)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_2_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.337:0.337:0.337) (0.318:0.318:0.318)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_3_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.338:0.338:0.338) (0.319:0.319:0.319)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_4_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.338:0.338:0.338) (0.319:0.319:0.319)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_5_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.340:0.340:0.340) (0.321:0.321:0.321)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_6_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.340:0.340:0.340) (0.320:0.320:0.320)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_7_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.337:0.337:0.337) (0.319:0.319:0.319)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload0) + (DELAY + (ABSOLUTE + (IOPATH A X (0.203:0.203:0.203) (0.220:0.220:0.220)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload1) + (DELAY + (ABSOLUTE + (IOPATH A X (0.204:0.204:0.204) (0.220:0.220:0.220)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload2) + (DELAY + (ABSOLUTE + (IOPATH A X (0.203:0.203:0.203) (0.220:0.220:0.220)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload3) + (DELAY + (ABSOLUTE + (IOPATH A X (0.204:0.204:0.204) (0.220:0.220:0.220)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload4) + (DELAY + (ABSOLUTE + (IOPATH A X (0.204:0.204:0.204) (0.221:0.221:0.221)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload5) + (DELAY + (ABSOLUTE + (IOPATH A X (0.205:0.205:0.205) (0.221:0.221:0.221)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout15) + (DELAY + (ABSOLUTE + (IOPATH A X (0.999:0.999:0.999) (0.903:0.903:0.903)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout17) + (DELAY + (ABSOLUTE + (IOPATH A X (1.121:1.121:1.121) (0.963:0.963:0.963)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout19) + (DELAY + (ABSOLUTE + (IOPATH A X (0.838:0.838:0.838) (0.718:0.718:0.718)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout21) + (DELAY + (ABSOLUTE + (IOPATH A X (1.296:1.296:1.296) (1.143:1.143:1.143)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout23) + (DELAY + (ABSOLUTE + (IOPATH A X (1.018:1.018:1.018) (0.887:0.887:0.887)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout25) + (DELAY + (ABSOLUTE + (IOPATH A X (1.190:1.190:1.190) (1.006:1.006:1.006)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold100) + (DELAY + (ABSOLUTE + (IOPATH A X (1.046:1.053:1.059) (1.108:1.118:1.128)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold101) + (DELAY + (ABSOLUTE + (IOPATH A X (1.182:1.182:1.182) (1.250:1.250:1.250)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold102) + (DELAY + (ABSOLUTE + (IOPATH A X (1.043:1.049:1.055) (1.104:1.111:1.119)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold103) + (DELAY + (ABSOLUTE + (IOPATH A X (1.122:1.122:1.122) (1.199:1.199:1.199)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold104) + (DELAY + (ABSOLUTE + (IOPATH A X (1.088:1.091:1.094) (1.148:1.155:1.163)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold105) + (DELAY + (ABSOLUTE + (IOPATH A X (1.168:1.168:1.168) (1.243:1.243:1.243)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold106) + (DELAY + (ABSOLUTE + (IOPATH A X (1.083:1.083:1.084) (1.137:1.140:1.143)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold107) + (DELAY + (ABSOLUTE + (IOPATH A X (1.048:1.049:1.050) (1.103:1.104:1.105)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold108) + (DELAY + (ABSOLUTE + (IOPATH A X (1.273:1.273:1.273) (1.320:1.320:1.320)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold109) + (DELAY + (ABSOLUTE + (IOPATH A X (1.030:1.049:1.068) (1.112:1.120:1.128)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold110) + (DELAY + (ABSOLUTE + (IOPATH A X (1.249:1.249:1.249) (1.302:1.302:1.302)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold111) + (DELAY + (ABSOLUTE + (IOPATH A X (1.046:1.052:1.058) (1.108:1.115:1.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold112) + (DELAY + (ABSOLUTE + (IOPATH A X (1.195:1.195:1.195) (1.265:1.265:1.265)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold113) + (DELAY + (ABSOLUTE + (IOPATH A X (1.086:1.099:1.112) (1.110:1.131:1.152)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold114) + (DELAY + (ABSOLUTE + (IOPATH A X (1.180:1.180:1.180) (1.254:1.254:1.254)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold115) + (DELAY + (ABSOLUTE + (IOPATH A X (1.088:1.088:1.089) (1.142:1.147:1.151)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold116) + (DELAY + (ABSOLUTE + (IOPATH A X (1.047:1.048:1.049) (1.106:1.109:1.112)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold117) + (DELAY + (ABSOLUTE + (IOPATH A X (1.274:1.274:1.274) (1.320:1.320:1.320)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold118) + (DELAY + (ABSOLUTE + (IOPATH A X (1.050:1.057:1.064) (1.108:1.117:1.126)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold119) + (DELAY + (ABSOLUTE + (IOPATH A X (1.123:1.123:1.123) (1.201:1.201:1.201)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold120) + (DELAY + (ABSOLUTE + (IOPATH A X (1.046:1.050:1.054) (1.107:1.111:1.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold121) + (DELAY + (ABSOLUTE + (IOPATH A X (1.139:1.139:1.139) (1.214:1.214:1.214)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold122) + (DELAY + (ABSOLUTE + (IOPATH A X (1.114:1.116:1.118) (1.169:1.171:1.174)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold123) + (DELAY + (ABSOLUTE + (IOPATH A X (1.042:1.042:1.042) (1.096:1.098:1.101)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold124) + (DELAY + (ABSOLUTE + (IOPATH A X (1.223:1.223:1.223) (1.285:1.285:1.285)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold125) + (DELAY + (ABSOLUTE + (IOPATH A X (1.045:1.051:1.057) (1.104:1.110:1.117)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold126) + (DELAY + (ABSOLUTE + (IOPATH A X (1.178:1.178:1.178) (1.252:1.252:1.252)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold127) + (DELAY + (ABSOLUTE + (IOPATH A X (1.146:1.146:1.146) (1.221:1.221:1.221)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold128) + (DELAY + (ABSOLUTE + (IOPATH A X (1.090:1.092:1.095) (1.146:1.154:1.162)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold129) + (DELAY + (ABSOLUTE + (IOPATH A X (1.154:1.154:1.154) (1.231:1.231:1.231)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold130) + (DELAY + (ABSOLUTE + (IOPATH A X (1.047:1.050:1.053) (1.100:1.104:1.108)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold131) + (DELAY + (ABSOLUTE + (IOPATH A X (1.276:1.276:1.276) (1.323:1.323:1.323)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold132) + (DELAY + (ABSOLUTE + (IOPATH A X (1.043:1.049:1.056) (1.106:1.115:1.124)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold133) + (DELAY + (ABSOLUTE + (IOPATH A X (1.227:1.227:1.227) (1.289:1.289:1.289)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold134) + (DELAY + (ABSOLUTE + (IOPATH A X (1.046:1.052:1.058) (1.108:1.114:1.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold135) + (DELAY + (ABSOLUTE + (IOPATH A X (1.154:1.154:1.154) (1.231:1.231:1.231)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold136) + (DELAY + (ABSOLUTE + (IOPATH A X (1.045:1.049:1.052) (1.106:1.108:1.109)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold137) + (DELAY + (ABSOLUTE + (IOPATH A X (1.138:1.138:1.138) (1.211:1.211:1.211)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold138) + (DELAY + (ABSOLUTE + (IOPATH A X (1.045:1.046:1.046) (1.102:1.104:1.106)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold139) + (DELAY + (ABSOLUTE + (IOPATH A X (1.144:1.144:1.144) (1.221:1.221:1.221)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold140) + (DELAY + (ABSOLUTE + (IOPATH A X (1.028:1.029:1.030) (1.111:1.111:1.112)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold141) + (DELAY + (ABSOLUTE + (IOPATH A X (1.226:1.226:1.226) (1.288:1.288:1.288)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold142) + (DELAY + (ABSOLUTE + (IOPATH A X (1.197:1.197:1.197) (1.264:1.264:1.264)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold143) + (DELAY + (ABSOLUTE + (IOPATH A X (1.056:1.062:1.068) (1.113:1.121:1.129)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold144) + (DELAY + (ABSOLUTE + (IOPATH A X (1.248:1.248:1.248) (1.304:1.304:1.304)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold145) + (DELAY + (ABSOLUTE + (IOPATH A X (1.041:1.047:1.053) (1.104:1.112:1.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold146) + (DELAY + (ABSOLUTE + (IOPATH A X (1.150:1.150:1.150) (1.223:1.223:1.223)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold147) + (DELAY + (ABSOLUTE + (IOPATH A X (1.090:1.093:1.096) (1.150:1.158:1.166)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold148) + (DELAY + (ABSOLUTE + (IOPATH A X (1.114:1.114:1.114) (1.193:1.193:1.193)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold149) + (DELAY + (ABSOLUTE + (IOPATH A X (1.075:1.084:1.092) (1.103:1.112:1.120)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold150) + (DELAY + (ABSOLUTE + (IOPATH A X (1.205:1.205:1.205) (1.265:1.265:1.265)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold151) + (DELAY + (ABSOLUTE + (IOPATH A X (1.032:1.034:1.035) (1.131:1.131:1.131)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold152) + (DELAY + (ABSOLUTE + (IOPATH A X (1.126:1.126:1.126) (1.202:1.202:1.202)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold153) + (DELAY + (ABSOLUTE + (IOPATH A X (1.027:1.027:1.028) (1.101:1.104:1.107)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold154) + (DELAY + (ABSOLUTE + (IOPATH A X (1.116:1.116:1.116) (1.195:1.195:1.195)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold155) + (DELAY + (ABSOLUTE + (IOPATH A X (1.059:1.062:1.066) (1.110:1.115:1.120)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold156) + (DELAY + (ABSOLUTE + (IOPATH A X (1.152:1.152:1.152) (1.226:1.226:1.226)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold157) + (DELAY + (ABSOLUTE + (IOPATH A X (1.024:1.025:1.026) (1.102:1.105:1.108)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold158) + (DELAY + (ABSOLUTE + (IOPATH A X (1.176:1.176:1.176) (1.246:1.246:1.246)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold159) + (DELAY + (ABSOLUTE + (IOPATH A X (1.063:1.081:1.100) (1.144:1.149:1.153)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold160) + (DELAY + (ABSOLUTE + (IOPATH A X (1.048:1.048:1.049) (1.107:1.107:1.108)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold161) + (DELAY + (ABSOLUTE + (IOPATH A X (1.160:1.160:1.160) (1.236:1.236:1.236)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold162) + (DELAY + (ABSOLUTE + (IOPATH A X (1.034:1.034:1.034) (1.103:1.108:1.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold163) + (DELAY + (ABSOLUTE + (IOPATH A X (1.091:1.091:1.091) (1.170:1.170:1.170)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold164) + (DELAY + (ABSOLUTE + (IOPATH A X (1.026:1.026:1.026) (1.110:1.110:1.110)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold165) + (DELAY + (ABSOLUTE + (IOPATH A X (1.101:1.101:1.101) (1.181:1.181:1.181)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold166) + (DELAY + (ABSOLUTE + (IOPATH A X (1.101:1.101:1.101) (1.181:1.181:1.181)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold167) + (DELAY + (ABSOLUTE + (IOPATH A X (1.020:1.023:1.027) (1.102:1.103:1.104)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold168) + (DELAY + (ABSOLUTE + (IOPATH A X (1.026:1.026:1.026) (1.110:1.110:1.110)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold169) + (DELAY + (ABSOLUTE + (IOPATH A X (1.153:1.153:1.153) (1.226:1.226:1.226)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold170) + (DELAY + (ABSOLUTE + (IOPATH A X (1.100:1.100:1.100) (1.179:1.179:1.179)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold171) + (DELAY + (ABSOLUTE + (IOPATH A X (1.031:1.034:1.037) (1.114:1.114:1.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold172) + (DELAY + (ABSOLUTE + (IOPATH A X (1.116:1.116:1.116) (1.197:1.197:1.197)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold173) + (DELAY + (ABSOLUTE + (IOPATH A X (1.025:1.025:1.025) (1.109:1.109:1.109)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold174) + (DELAY + (ABSOLUTE + (IOPATH A X (1.213:1.213:1.213) (1.278:1.278:1.278)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold175) + (DELAY + (ABSOLUTE + (IOPATH A X (1.029:1.047:1.065) (1.113:1.117:1.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold176) + (DELAY + (ABSOLUTE + (IOPATH A X (1.178:1.178:1.178) (1.251:1.251:1.251)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold177) + (DELAY + (ABSOLUTE + (IOPATH A X (1.170:1.170:1.170) (1.245:1.245:1.245)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold178) + (DELAY + (ABSOLUTE + (IOPATH A X (1.022:1.025:1.028) (1.103:1.105:1.106)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold179) + (DELAY + (ABSOLUTE + (IOPATH A X (1.035:1.035:1.035) (1.112:1.113:1.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold180) + (DELAY + (ABSOLUTE + (IOPATH A X (1.137:1.137:1.137) (1.212:1.212:1.212)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold181) + (DELAY + (ABSOLUTE + (IOPATH A X (1.161:1.161:1.161) (1.237:1.237:1.237)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold182) + (DELAY + (ABSOLUTE + (IOPATH A X (1.046:1.047:1.047) (1.127:1.129:1.132)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold183) + (DELAY + (ABSOLUTE + (IOPATH A X (1.041:1.041:1.041) (1.117:1.118:1.119)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold184) + (DELAY + (ABSOLUTE + (IOPATH A X (1.191:1.191:1.191) (1.262:1.262:1.262)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold185) + (DELAY + (ABSOLUTE + (IOPATH A X (1.049:1.050:1.050) (1.105:1.108:1.112)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold186) + (DELAY + (ABSOLUTE + (IOPATH A X (1.139:1.139:1.139) (1.216:1.216:1.216)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold187) + (DELAY + (ABSOLUTE + (IOPATH A X (1.019:1.019:1.019) (1.127:1.127:1.127)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold188) + (DELAY + (ABSOLUTE + (IOPATH A X (1.045:1.045:1.045) (1.121:1.122:1.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold189) + (DELAY + (ABSOLUTE + (IOPATH A X (1.149:1.149:1.149) (1.226:1.226:1.226)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold190) + (DELAY + (ABSOLUTE + (IOPATH A X (1.142:1.142:1.142) (1.219:1.219:1.219)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold191) + (DELAY + (ABSOLUTE + (IOPATH A X (1.036:1.037:1.037) (1.113:1.114:1.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold192) + (DELAY + (ABSOLUTE + (IOPATH A X (1.159:1.159:1.159) (1.229:1.229:1.229)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold193) + (DELAY + (ABSOLUTE + (IOPATH A X (1.170:1.170:1.170) (1.243:1.243:1.243)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold194) + (DELAY + (ABSOLUTE + (IOPATH A X (1.028:1.028:1.028) (1.108:1.108:1.108)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold195) + (DELAY + (ABSOLUTE + (IOPATH A X (1.036:1.037:1.037) (1.104:1.106:1.108)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold196) + (DELAY + (ABSOLUTE + (IOPATH A X (1.099:1.099:1.099) (1.177:1.177:1.177)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold27) + (DELAY + (ABSOLUTE + (IOPATH A X (1.224:1.224:1.224) (1.285:1.285:1.285)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold28) + (DELAY + (ABSOLUTE + (IOPATH A X (1.040:1.041:1.042) (1.099:1.105:1.111)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold29) + (DELAY + (ABSOLUTE + (IOPATH A X (1.155:1.155:1.155) (1.228:1.228:1.228)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold30) + (DELAY + (ABSOLUTE + (IOPATH A X (1.040:1.046:1.052) (1.102:1.107:1.112)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold31) + (DELAY + (ABSOLUTE + (IOPATH A X (1.152:1.152:1.152) (1.225:1.225:1.225)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold32) + (DELAY + (ABSOLUTE + (IOPATH A X (1.043:1.049:1.055) (1.103:1.108:1.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold33) + (DELAY + (ABSOLUTE + (IOPATH A X (1.200:1.200:1.200) (1.267:1.267:1.267)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold34) + (DELAY + (ABSOLUTE + (IOPATH A X (1.050:1.053:1.056) (1.111:1.117:1.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold35) + (DELAY + (ABSOLUTE + (IOPATH A X (1.166:1.166:1.166) (1.237:1.237:1.237)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold36) + (DELAY + (ABSOLUTE + (IOPATH A X (1.026:1.045:1.064) (1.108:1.113:1.118)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold37) + (DELAY + (ABSOLUTE + (IOPATH A X (1.183:1.183:1.183) (1.254:1.254:1.254)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold38) + (DELAY + (ABSOLUTE + (IOPATH A X (1.030:1.048:1.066) (1.112:1.117:1.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold39) + (DELAY + (ABSOLUTE + (IOPATH A X (1.187:1.187:1.187) (1.256:1.256:1.256)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold40) + (DELAY + (ABSOLUTE + (IOPATH A X (1.042:1.048:1.054) (1.104:1.110:1.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold41) + (DELAY + (ABSOLUTE + (IOPATH A X (1.180:1.180:1.180) (1.252:1.252:1.252)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold42) + (DELAY + (ABSOLUTE + (IOPATH A X (1.043:1.049:1.055) (1.104:1.110:1.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold43) + (DELAY + (ABSOLUTE + (IOPATH A X (1.182:1.182:1.182) (1.253:1.253:1.253)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold44) + (DELAY + (ABSOLUTE + (IOPATH A X (1.045:1.051:1.057) (1.107:1.118:1.128)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold45) + (DELAY + (ABSOLUTE + (IOPATH A X (1.164:1.164:1.164) (1.235:1.235:1.235)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold46) + (DELAY + (ABSOLUTE + (IOPATH A X (1.043:1.048:1.054) (1.104:1.109:1.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold47) + (DELAY + (ABSOLUTE + (IOPATH A X (1.201:1.201:1.201) (1.268:1.268:1.268)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold48) + (DELAY + (ABSOLUTE + (IOPATH A X (1.030:1.048:1.067) (1.112:1.118:1.124)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold49) + (DELAY + (ABSOLUTE + (IOPATH A X (1.203:1.203:1.203) (1.269:1.269:1.269)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold50) + (DELAY + (ABSOLUTE + (IOPATH A X (1.026:1.044:1.063) (1.108:1.114:1.120)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold51) + (DELAY + (ABSOLUTE + (IOPATH A X (1.209:1.209:1.209) (1.273:1.273:1.273)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold52) + (DELAY + (ABSOLUTE + (IOPATH A X (1.041:1.047:1.053) (1.103:1.109:1.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold53) + (DELAY + (ABSOLUTE + (IOPATH A X (1.218:1.218:1.218) (1.280:1.280:1.280)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold54) + (DELAY + (ABSOLUTE + (IOPATH A X (1.046:1.052:1.058) (1.105:1.112:1.119)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold55) + (DELAY + (ABSOLUTE + (IOPATH A X (1.214:1.214:1.214) (1.275:1.275:1.275)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold56) + (DELAY + (ABSOLUTE + (IOPATH A X (1.049:1.055:1.061) (1.108:1.115:1.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold57) + (DELAY + (ABSOLUTE + (IOPATH A X (1.219:1.219:1.219) (1.280:1.280:1.280)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold58) + (DELAY + (ABSOLUTE + (IOPATH A X (1.054:1.060:1.066) (1.114:1.121:1.129)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold59) + (DELAY + (ABSOLUTE + (IOPATH A X (1.217:1.217:1.217) (1.278:1.278:1.278)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold60) + (DELAY + (ABSOLUTE + (IOPATH A X (1.039:1.059:1.078) (1.123:1.129:1.136)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold61) + (DELAY + (ABSOLUTE + (IOPATH A X (1.109:1.109:1.109) (1.189:1.189:1.189)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold62) + (DELAY + (ABSOLUTE + (IOPATH A X (1.026:1.027:1.027) (1.104:1.107:1.110)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold63) + (DELAY + (ABSOLUTE + (IOPATH A X (1.197:1.197:1.197) (1.266:1.266:1.266)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold64) + (DELAY + (ABSOLUTE + (IOPATH A X (1.043:1.049:1.055) (1.105:1.111:1.117)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold65) + (DELAY + (ABSOLUTE + (IOPATH A X (1.213:1.213:1.213) (1.278:1.278:1.278)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold66) + (DELAY + (ABSOLUTE + (IOPATH A X (1.033:1.051:1.069) (1.115:1.121:1.127)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold67) + (DELAY + (ABSOLUTE + (IOPATH A X (1.100:1.100:1.100) (1.179:1.179:1.179)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold68) + (DELAY + (ABSOLUTE + (IOPATH A X (1.084:1.084:1.084) (1.137:1.138:1.139)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold69) + (DELAY + (ABSOLUTE + (IOPATH A X (1.051:1.052:1.052) (1.102:1.107:1.112)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold70) + (DELAY + (ABSOLUTE + (IOPATH A X (1.232:1.232:1.232) (1.289:1.289:1.289)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold71) + (DELAY + (ABSOLUTE + (IOPATH A X (1.041:1.047:1.053) (1.102:1.109:1.116)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold72) + (DELAY + (ABSOLUTE + (IOPATH A X (1.137:1.137:1.137) (1.212:1.212:1.212)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold73) + (DELAY + (ABSOLUTE + (IOPATH A X (1.094:1.098:1.102) (1.152:1.155:1.158)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold74) + (DELAY + (ABSOLUTE + (IOPATH A X (1.045:1.046:1.046) (1.101:1.103:1.106)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold75) + (DELAY + (ABSOLUTE + (IOPATH A X (1.249:1.249:1.249) (1.304:1.304:1.304)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold76) + (DELAY + (ABSOLUTE + (IOPATH A X (1.026:1.043:1.061) (1.107:1.114:1.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold77) + (DELAY + (ABSOLUTE + (IOPATH A X (1.228:1.228:1.228) (1.289:1.289:1.289)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold78) + (DELAY + (ABSOLUTE + (IOPATH A X (1.026:1.044:1.061) (1.108:1.114:1.120)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold79) + (DELAY + (ABSOLUTE + (IOPATH A X (1.231:1.231:1.231) (1.291:1.291:1.291)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold80) + (DELAY + (ABSOLUTE + (IOPATH A X (1.027:1.046:1.065) (1.108:1.115:1.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold81) + (DELAY + (ABSOLUTE + (IOPATH A X (1.102:1.102:1.102) (1.183:1.183:1.183)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold82) + (DELAY + (ABSOLUTE + (IOPATH A X (1.025:1.026:1.026) (1.101:1.104:1.107)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold83) + (DELAY + (ABSOLUTE + (IOPATH A X (1.102:1.102:1.102) (1.183:1.183:1.183)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold84) + (DELAY + (ABSOLUTE + (IOPATH A X (1.026:1.026:1.027) (1.102:1.105:1.108)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold85) + (DELAY + (ABSOLUTE + (IOPATH A X (1.105:1.105:1.105) (1.185:1.185:1.185)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold86) + (DELAY + (ABSOLUTE + (IOPATH A X (1.024:1.025:1.025) (1.099:1.102:1.105)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold87) + (DELAY + (ABSOLUTE + (IOPATH A X (1.239:1.239:1.239) (1.294:1.294:1.294)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold88) + (DELAY + (ABSOLUTE + (IOPATH A X (1.043:1.050:1.056) (1.106:1.116:1.126)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold89) + (DELAY + (ABSOLUTE + (IOPATH A X (1.165:1.165:1.165) (1.241:1.241:1.241)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold90) + (DELAY + (ABSOLUTE + (IOPATH A X (1.083:1.084:1.084) (1.135:1.140:1.145)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold91) + (DELAY + (ABSOLUTE + (IOPATH A X (1.043:1.044:1.045) (1.098:1.099:1.100)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold92) + (DELAY + (ABSOLUTE + (IOPATH A X (1.100:1.100:1.100) (1.180:1.180:1.180)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold93) + (DELAY + (ABSOLUTE + (IOPATH A X (1.026:1.027:1.027) (1.101:1.104:1.107)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold94) + (DELAY + (ABSOLUTE + (IOPATH A X (1.105:1.105:1.105) (1.186:1.186:1.186)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold95) + (DELAY + (ABSOLUTE + (IOPATH A X (1.025:1.025:1.026) (1.100:1.103:1.106)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold96) + (DELAY + (ABSOLUTE + (IOPATH A X (1.150:1.150:1.150) (1.226:1.226:1.226)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold97) + (DELAY + (ABSOLUTE + (IOPATH A X (1.083:1.084:1.084) (1.140:1.143:1.146)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold98) + (DELAY + (ABSOLUTE + (IOPATH A X (1.048:1.049:1.050) (1.107:1.108:1.108)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold99) + (DELAY + (ABSOLUTE + (IOPATH A X (1.262:1.262:1.262) (1.312:1.312:1.312)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_2") + (INSTANCE mprj2.input1) + (DELAY + (ABSOLUTE + (IOPATH A X (1.384:1.384:1.384) (1.091:1.091:1.091)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew16) + (DELAY + (ABSOLUTE + (IOPATH A X (0.612:0.612:0.612) (0.583:0.583:0.583)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew22) + (DELAY + (ABSOLUTE + (IOPATH A X (0.631:0.631:0.631) (0.621:0.621:0.621)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew26) + (DELAY + (ABSOLUTE + (IOPATH A X (0.606:0.606:0.606) (0.566:0.566:0.566)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_6") + (INSTANCE mprj2.max_cap18) + (DELAY + (ABSOLUTE + (IOPATH A X (0.515:0.515:0.515) (0.536:0.536:0.536)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output10) + (DELAY + (ABSOLUTE + (IOPATH A X (1.679:1.680:1.681) (1.457:1.458:1.458)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output11) + (DELAY + (ABSOLUTE + (IOPATH A X (2.426:2.426:2.426) (2.115:2.115:2.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output12) + (DELAY + (ABSOLUTE + (IOPATH A X (2.863:2.863:2.863) (2.491:2.491:2.491)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output2) + (DELAY + (ABSOLUTE + (IOPATH A X (5.386:5.386:5.386) (4.533:4.534:4.534)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output3) + (DELAY + (ABSOLUTE + (IOPATH A X (3.154:3.154:3.154) (2.753:2.753:2.753)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output4) + (DELAY + (ABSOLUTE + (IOPATH A X (4.912:4.914:4.916) (4.213:4.213:4.213)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output5) + (DELAY + (ABSOLUTE + (IOPATH A X (4.262:4.264:4.266) (3.693:3.694:3.694)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output6) + (DELAY + (ABSOLUTE + (IOPATH A X (3.381:3.382:3.384) (2.961:2.961:2.961)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output7) + (DELAY + (ABSOLUTE + (IOPATH A X (2.580:2.580:2.581) (2.296:2.296:2.296)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output8) + (DELAY + (ABSOLUTE + (IOPATH A X (2.177:2.177:2.177) (1.956:1.956:1.957)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output9) + (DELAY + (ABSOLUTE + (IOPATH A X (1.271:1.273:1.275) (1.127:1.128:1.129)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_8") + (INSTANCE mprj2.wire13) + (DELAY + (ABSOLUTE + (IOPATH A X (0.455:0.465:0.475) (0.547:0.547:0.548)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_12") + (INSTANCE mprj2.wire14) + (DELAY + (ABSOLUTE + (IOPATH A X (0.416:0.417:0.418) (0.383:0.384:0.385)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.wire20) + (DELAY + (ABSOLUTE + (IOPATH A X (0.444:0.444:0.444) (0.404:0.404:0.404)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.wire24) + (DELAY + (ABSOLUTE + (IOPATH A X (0.605:0.605:0.605) (0.575:0.575:0.575)) + ) + ) + ) ) diff --git a/signoff/openframe_project_wrapper/sdf/min_tt_025C_1v80/openframe_project_wrapper.sdf b/signoff/openframe_project_wrapper/sdf/min_tt_025C_1v80/openframe_project_wrapper.sdf index fb37c37..1e6555f 100644 --- a/signoff/openframe_project_wrapper/sdf/min_tt_025C_1v80/openframe_project_wrapper.sdf +++ b/signoff/openframe_project_wrapper/sdf/min_tt_025C_1v80/openframe_project_wrapper.sdf @@ -1,7 +1,7 @@ (DELAYFILE (SDFVERSION "3.0") (DESIGN "openframe_project_wrapper") - (DATE "Thu Sep 24 11:25:17 2026") + (DATE "Thu Sep 24 10:41:26 2026") (VENDOR "Parallax") (PROGRAM "STA") (VERSION "2.7.0") @@ -15,10 +15,14 @@ (INSTANCE) (DELAY (ABSOLUTE - (INTERCONNECT gpio_in[1] mprj.ANTENNA_input1_A.DIODE (0.085:0.085:0.085) (0.042:0.042:0.042)) - (INTERCONNECT gpio_in[1] mprj.input1.A (0.085:0.085:0.085) (0.042:0.042:0.042)) - (INTERCONNECT gpio_in[0] mprj.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (0.561:0.561:0.561) (0.307:0.307:0.307)) - (INTERCONNECT gpio_in[0] mprj.clkbuf_0_wb_clk_i.A (0.561:0.561:0.561) (0.307:0.307:0.307)) + (INTERCONNECT gpio_in[1] mprj.ANTENNA_input1_A.DIODE (0.997:0.997:0.997) (0.524:0.524:0.524)) + (INTERCONNECT gpio_in[1] mprj.input1.A (0.997:0.997:0.997) (0.524:0.524:0.524)) + (INTERCONNECT gpio_in[1] mprj2.ANTENNA_input1_A.DIODE (1.003:1.003:1.003) (0.530:0.530:0.530)) + (INTERCONNECT gpio_in[1] mprj2.input1.A (1.003:1.003:1.003) (0.530:0.530:0.530)) + (INTERCONNECT gpio_in[0] mprj.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (1.896:1.896:1.896) (1.025:1.025:1.025)) + (INTERCONNECT gpio_in[0] mprj.clkbuf_0_wb_clk_i.A (1.896:1.896:1.896) (1.025:1.025:1.025)) + (INTERCONNECT gpio_in[0] mprj2.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (1.907:1.907:1.907) (1.036:1.036:1.036)) + (INTERCONNECT gpio_in[0] mprj2.clkbuf_0_wb_clk_i.A (1.907:1.907:1.907) (1.036:1.036:1.036)) (INTERCONNECT gpio_loopback_one[43] gpio_inp_dis[43] (0.228:0.228:0.228) (0.117:0.117:0.117)) (INTERCONNECT gpio_loopback_one[43] gpio_oeb[43] (0.228:0.228:0.228) (0.117:0.117:0.117)) (INTERCONNECT gpio_loopback_one[42] gpio_inp_dis[42] (0.230:0.230:0.230) (0.118:0.118:0.118)) @@ -35,30 +39,41 @@ (INTERCONNECT gpio_loopback_one[37] gpio_oeb[37] (0.238:0.238:0.238) (0.122:0.122:0.122)) (INTERCONNECT gpio_loopback_one[36] gpio_inp_dis[36] (0.237:0.237:0.237) (0.122:0.122:0.122)) (INTERCONNECT gpio_loopback_one[36] gpio_oeb[36] (0.237:0.237:0.237) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[35] gpio_inp_dis[35] (0.236:0.236:0.236) (0.121:0.121:0.121)) - (INTERCONNECT gpio_loopback_one[35] gpio_oeb[35] (0.236:0.236:0.236) (0.121:0.121:0.121)) - (INTERCONNECT gpio_loopback_one[34] gpio_inp_dis[34] (0.235:0.235:0.235) (0.121:0.121:0.121)) - (INTERCONNECT gpio_loopback_one[34] gpio_oeb[34] (0.235:0.235:0.235) (0.120:0.120:0.120)) - (INTERCONNECT gpio_loopback_one[33] gpio_inp_dis[33] (0.235:0.235:0.235) (0.121:0.121:0.121)) - (INTERCONNECT gpio_loopback_one[33] gpio_oeb[33] (0.235:0.235:0.235) (0.120:0.120:0.120)) - (INTERCONNECT gpio_loopback_one[32] gpio_inp_dis[32] (0.237:0.237:0.237) (0.121:0.121:0.121)) - (INTERCONNECT gpio_loopback_one[32] gpio_oeb[32] (0.236:0.236:0.236) (0.121:0.121:0.121)) - (INTERCONNECT gpio_loopback_one[31] gpio_inp_dis[31] (0.235:0.235:0.235) (0.121:0.121:0.121)) - (INTERCONNECT gpio_loopback_one[31] gpio_oeb[31] (0.235:0.235:0.235) (0.121:0.121:0.121)) - (INTERCONNECT gpio_loopback_one[30] gpio_inp_dis[30] (0.236:0.236:0.236) (0.121:0.121:0.121)) - (INTERCONNECT gpio_loopback_one[30] gpio_oeb[30] (0.236:0.236:0.236) (0.121:0.121:0.121)) - (INTERCONNECT gpio_loopback_one[29] gpio_inp_dis[29] (0.235:0.235:0.235) (0.121:0.121:0.121)) - (INTERCONNECT gpio_loopback_one[29] gpio_oeb[29] (0.234:0.234:0.234) (0.120:0.120:0.120)) - (INTERCONNECT gpio_loopback_one[28] gpio_inp_dis[28] (0.234:0.234:0.234) (0.120:0.120:0.120)) - (INTERCONNECT gpio_loopback_one[28] gpio_oeb[28] (0.233:0.233:0.233) (0.120:0.120:0.120)) - (INTERCONNECT gpio_loopback_one[27] gpio_inp_dis[27] (0.238:0.238:0.238) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[27] gpio_oeb[27] (0.238:0.238:0.238) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[26] gpio_inp_dis[26] (0.235:0.235:0.235) (0.120:0.120:0.120)) - (INTERCONNECT gpio_loopback_one[26] gpio_oeb[26] (0.234:0.234:0.234) (0.120:0.120:0.120)) - (INTERCONNECT gpio_loopback_one[25] gpio_inp_dis[25] (0.237:0.237:0.237) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[25] gpio_oeb[25] (0.237:0.237:0.237) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[24] gpio_inp_dis[24] (0.233:0.233:0.233) (0.120:0.120:0.120)) - (INTERCONNECT gpio_loopback_one[24] gpio_oeb[24] (0.233:0.233:0.233) (0.119:0.119:0.119)) + (INTERCONNECT gpio_loopback_one[35] gpio_inp_dis[35] (0.237:0.237:0.237) (0.122:0.122:0.122)) + (INTERCONNECT gpio_loopback_one[35] gpio_oeb[35] (0.237:0.237:0.237) (0.122:0.122:0.122)) + (INTERCONNECT gpio_loopback_one[34] gpio_dm1[34] (0.350:0.350:0.350) (0.181:0.181:0.181)) + (INTERCONNECT gpio_loopback_one[34] gpio_dm2[34] (0.349:0.349:0.349) (0.180:0.180:0.180)) + (INTERCONNECT gpio_loopback_one[34] gpio_inp_dis[34] (0.350:0.350:0.350) (0.181:0.181:0.181)) + (INTERCONNECT gpio_loopback_one[33] gpio_dm1[33] (0.350:0.350:0.350) (0.182:0.182:0.182)) + (INTERCONNECT gpio_loopback_one[33] gpio_dm2[33] (0.350:0.350:0.350) (0.181:0.181:0.181)) + (INTERCONNECT gpio_loopback_one[33] gpio_inp_dis[33] (0.350:0.350:0.350) (0.182:0.182:0.182)) + (INTERCONNECT gpio_loopback_one[32] gpio_dm1[32] (0.347:0.347:0.347) (0.180:0.180:0.180)) + (INTERCONNECT gpio_loopback_one[32] gpio_dm2[32] (0.345:0.345:0.345) (0.179:0.179:0.179)) + (INTERCONNECT gpio_loopback_one[32] gpio_inp_dis[32] (0.346:0.346:0.346) (0.179:0.179:0.179)) + (INTERCONNECT gpio_loopback_one[31] gpio_dm1[31] (0.345:0.345:0.345) (0.179:0.179:0.179)) + (INTERCONNECT gpio_loopback_one[31] gpio_dm2[31] (0.344:0.344:0.344) (0.178:0.178:0.178)) + (INTERCONNECT gpio_loopback_one[31] gpio_inp_dis[31] (0.344:0.344:0.344) (0.178:0.178:0.178)) + (INTERCONNECT gpio_loopback_one[30] gpio_dm1[30] (0.346:0.346:0.346) (0.179:0.179:0.179)) + (INTERCONNECT gpio_loopback_one[30] gpio_dm2[30] (0.346:0.346:0.346) (0.179:0.179:0.179)) + (INTERCONNECT gpio_loopback_one[30] gpio_inp_dis[30] (0.346:0.346:0.346) (0.179:0.179:0.179)) + (INTERCONNECT gpio_loopback_one[29] gpio_dm1[29] (0.365:0.365:0.365) (0.189:0.189:0.189)) + (INTERCONNECT gpio_loopback_one[29] gpio_dm2[29] (0.365:0.365:0.365) (0.189:0.189:0.189)) + (INTERCONNECT gpio_loopback_one[29] gpio_inp_dis[29] (0.365:0.365:0.365) (0.189:0.189:0.189)) + (INTERCONNECT gpio_loopback_one[28] gpio_dm1[28] (0.356:0.356:0.356) (0.185:0.185:0.185)) + (INTERCONNECT gpio_loopback_one[28] gpio_dm2[28] (0.356:0.356:0.356) (0.184:0.184:0.184)) + (INTERCONNECT gpio_loopback_one[28] gpio_inp_dis[28] (0.356:0.356:0.356) (0.184:0.184:0.184)) + (INTERCONNECT gpio_loopback_one[27] gpio_dm1[27] (0.356:0.356:0.356) (0.184:0.184:0.184)) + (INTERCONNECT gpio_loopback_one[27] gpio_dm2[27] (0.355:0.355:0.355) (0.184:0.184:0.184)) + (INTERCONNECT gpio_loopback_one[27] gpio_inp_dis[27] (0.356:0.356:0.356) (0.184:0.184:0.184)) + (INTERCONNECT gpio_loopback_one[26] gpio_dm1[26] (0.351:0.351:0.351) (0.182:0.182:0.182)) + (INTERCONNECT gpio_loopback_one[26] gpio_dm2[26] (0.351:0.351:0.351) (0.182:0.182:0.182)) + (INTERCONNECT gpio_loopback_one[26] gpio_inp_dis[26] (0.351:0.351:0.351) (0.182:0.182:0.182)) + (INTERCONNECT gpio_loopback_one[25] gpio_dm1[25] (0.350:0.350:0.350) (0.181:0.181:0.181)) + (INTERCONNECT gpio_loopback_one[25] gpio_dm2[25] (0.349:0.349:0.349) (0.180:0.180:0.180)) + (INTERCONNECT gpio_loopback_one[25] gpio_inp_dis[25] (0.350:0.350:0.350) (0.181:0.181:0.181)) + (INTERCONNECT gpio_loopback_one[24] gpio_dm1[24] (0.352:0.352:0.352) (0.182:0.182:0.182)) + (INTERCONNECT gpio_loopback_one[24] gpio_dm2[24] (0.351:0.351:0.351) (0.182:0.182:0.182)) + (INTERCONNECT gpio_loopback_one[24] gpio_inp_dis[24] (0.351:0.351:0.351) (0.182:0.182:0.182)) (INTERCONNECT gpio_loopback_one[23] gpio_inp_dis[23] (0.237:0.237:0.237) (0.122:0.122:0.122)) (INTERCONNECT gpio_loopback_one[23] gpio_oeb[23] (0.237:0.237:0.237) (0.121:0.121:0.121)) (INTERCONNECT gpio_loopback_one[22] gpio_inp_dis[22] (0.239:0.239:0.239) (0.123:0.123:0.123)) @@ -82,14 +97,14 @@ (INTERCONNECT gpio_loopback_one[13] gpio_inp_dis[13] (0.229:0.229:0.229) (0.117:0.117:0.117)) (INTERCONNECT gpio_loopback_one[13] gpio_oeb[13] (0.229:0.229:0.229) (0.117:0.117:0.117)) (INTERCONNECT gpio_loopback_one[12] gpio_dm1[12] (0.340:0.340:0.340) (0.176:0.176:0.176)) - (INTERCONNECT gpio_loopback_one[12] gpio_dm2[12] (0.339:0.339:0.339) (0.176:0.176:0.176)) - (INTERCONNECT gpio_loopback_one[12] gpio_inp_dis[12] (0.339:0.339:0.339) (0.176:0.176:0.176)) - (INTERCONNECT gpio_loopback_one[11] gpio_dm1[11] (0.341:0.341:0.341) (0.177:0.177:0.177)) - (INTERCONNECT gpio_loopback_one[11] gpio_dm2[11] (0.341:0.341:0.341) (0.177:0.177:0.177)) - (INTERCONNECT gpio_loopback_one[11] gpio_inp_dis[11] (0.341:0.341:0.341) (0.177:0.177:0.177)) - (INTERCONNECT gpio_loopback_one[10] gpio_dm1[10] (0.340:0.340:0.340) (0.176:0.176:0.176)) - (INTERCONNECT gpio_loopback_one[10] gpio_dm2[10] (0.339:0.339:0.339) (0.175:0.175:0.175)) - (INTERCONNECT gpio_loopback_one[10] gpio_inp_dis[10] (0.340:0.340:0.340) (0.176:0.176:0.176)) + (INTERCONNECT gpio_loopback_one[12] gpio_dm2[12] (0.340:0.340:0.340) (0.176:0.176:0.176)) + (INTERCONNECT gpio_loopback_one[12] gpio_inp_dis[12] (0.340:0.340:0.340) (0.176:0.176:0.176)) + (INTERCONNECT gpio_loopback_one[11] gpio_dm1[11] (0.338:0.338:0.338) (0.175:0.175:0.175)) + (INTERCONNECT gpio_loopback_one[11] gpio_dm2[11] (0.338:0.338:0.338) (0.175:0.175:0.175)) + (INTERCONNECT gpio_loopback_one[11] gpio_inp_dis[11] (0.338:0.338:0.338) (0.175:0.175:0.175)) + (INTERCONNECT gpio_loopback_one[10] gpio_dm1[10] (0.339:0.339:0.339) (0.176:0.176:0.176)) + (INTERCONNECT gpio_loopback_one[10] gpio_dm2[10] (0.338:0.338:0.338) (0.175:0.175:0.175)) + (INTERCONNECT gpio_loopback_one[10] gpio_inp_dis[10] (0.339:0.339:0.339) (0.176:0.176:0.176)) (INTERCONNECT gpio_loopback_one[9] gpio_dm1[9] (0.338:0.338:0.338) (0.175:0.175:0.175)) (INTERCONNECT gpio_loopback_one[9] gpio_dm2[9] (0.337:0.337:0.337) (0.174:0.174:0.174)) (INTERCONNECT gpio_loopback_one[9] gpio_inp_dis[9] (0.338:0.338:0.338) (0.175:0.175:0.175)) @@ -111,9 +126,9 @@ (INTERCONNECT gpio_loopback_one[3] gpio_dm1[3] (0.342:0.342:0.342) (0.177:0.177:0.177)) (INTERCONNECT gpio_loopback_one[3] gpio_dm2[3] (0.342:0.342:0.342) (0.177:0.177:0.177)) (INTERCONNECT gpio_loopback_one[3] gpio_inp_dis[3] (0.342:0.342:0.342) (0.177:0.177:0.177)) - (INTERCONNECT gpio_loopback_one[2] gpio_dm1[2] (0.341:0.341:0.341) (0.177:0.177:0.177)) - (INTERCONNECT gpio_loopback_one[2] gpio_dm2[2] (0.341:0.341:0.341) (0.177:0.177:0.177)) - (INTERCONNECT gpio_loopback_one[2] gpio_inp_dis[2] (0.341:0.341:0.341) (0.177:0.177:0.177)) + (INTERCONNECT gpio_loopback_one[2] gpio_dm1[2] (0.345:0.345:0.345) (0.179:0.179:0.179)) + (INTERCONNECT gpio_loopback_one[2] gpio_dm2[2] (0.344:0.344:0.344) (0.178:0.178:0.178)) + (INTERCONNECT gpio_loopback_one[2] gpio_inp_dis[2] (0.345:0.345:0.345) (0.179:0.179:0.179)) (INTERCONNECT gpio_loopback_one[1] gpio_dm0[1] (0.443:0.443:0.443) (0.231:0.231:0.231)) (INTERCONNECT gpio_loopback_one[1] gpio_dm1[1] (0.443:0.443:0.443) (0.231:0.231:0.231)) (INTERCONNECT gpio_loopback_one[1] gpio_dm2[1] (0.443:0.443:0.443) (0.231:0.231:0.231)) @@ -197,149 +212,127 @@ (INTERCONNECT gpio_loopback_zero[37] gpio_out[37] (1.168:1.168:1.168) (0.617:0.617:0.617)) (INTERCONNECT gpio_loopback_zero[37] gpio_slow_sel[37] (1.170:1.170:1.170) (0.619:0.619:0.619)) (INTERCONNECT gpio_loopback_zero[37] gpio_vtrip_sel[37] (1.165:1.165:1.165) (0.614:0.614:0.614)) - (INTERCONNECT gpio_loopback_zero[36] gpio_analog_en[36] (1.170:1.170:1.170) (0.619:0.619:0.619)) + (INTERCONNECT gpio_loopback_zero[36] gpio_analog_en[36] (1.171:1.171:1.171) (0.620:0.620:0.620)) (INTERCONNECT gpio_loopback_zero[36] gpio_analog_pol[36] (1.170:1.170:1.170) (0.619:0.619:0.619)) (INTERCONNECT gpio_loopback_zero[36] gpio_analog_sel[36] (1.168:1.168:1.168) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[36] gpio_dm0[36] (1.170:1.170:1.170) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[36] gpio_dm1[36] (1.170:1.170:1.170) (0.620:0.620:0.620)) - (INTERCONNECT gpio_loopback_zero[36] gpio_dm2[36] (1.167:1.167:1.167) (0.616:0.616:0.616)) + (INTERCONNECT gpio_loopback_zero[36] gpio_dm0[36] (1.170:1.170:1.170) (0.620:0.620:0.620)) + (INTERCONNECT gpio_loopback_zero[36] gpio_dm1[36] (1.171:1.171:1.171) (0.620:0.620:0.620)) + (INTERCONNECT gpio_loopback_zero[36] gpio_dm2[36] (1.168:1.168:1.168) (0.617:0.617:0.617)) (INTERCONNECT gpio_loopback_zero[36] gpio_holdover[36] (1.167:1.167:1.167) (0.616:0.616:0.616)) (INTERCONNECT gpio_loopback_zero[36] gpio_ib_mode_sel[36] (1.163:1.163:1.163) (0.612:0.612:0.612)) (INTERCONNECT gpio_loopback_zero[36] gpio_out[36] (1.166:1.166:1.166) (0.615:0.615:0.615)) (INTERCONNECT gpio_loopback_zero[36] gpio_slow_sel[36] (1.171:1.171:1.171) (0.620:0.620:0.620)) (INTERCONNECT gpio_loopback_zero[36] gpio_vtrip_sel[36] (1.164:1.164:1.164) (0.613:0.613:0.613)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_en[35] (1.170:1.170:1.170) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_pol[35] (1.170:1.170:1.170) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_sel[35] (1.169:1.169:1.169) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm0[35] (1.170:1.170:1.170) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm1[35] (1.170:1.170:1.170) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm2[35] (1.169:1.169:1.169) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[35] gpio_holdover[35] (1.169:1.169:1.169) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[35] gpio_ib_mode_sel[35] (1.168:1.168:1.168) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[35] gpio_out[35] (1.169:1.169:1.169) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[35] gpio_slow_sel[35] (1.170:1.170:1.170) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[35] gpio_vtrip_sel[35] (1.169:1.169:1.169) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_en[34] (1.169:1.169:1.169) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_pol[34] (1.168:1.168:1.168) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_sel[34] (1.166:1.166:1.166) (0.616:0.616:0.616)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm0[34] (1.169:1.169:1.169) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm1[34] (1.169:1.169:1.169) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm2[34] (1.166:1.166:1.166) (0.616:0.616:0.616)) - (INTERCONNECT gpio_loopback_zero[34] gpio_holdover[34] (1.165:1.165:1.165) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[34] gpio_ib_mode_sel[34] (1.162:1.162:1.162) (0.611:0.611:0.611)) - (INTERCONNECT gpio_loopback_zero[34] gpio_out[34] (1.165:1.165:1.165) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[34] gpio_slow_sel[34] (1.169:1.169:1.169) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[34] gpio_vtrip_sel[34] (1.163:1.163:1.163) (0.612:0.612:0.612)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_en[33] (1.166:1.166:1.166) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_pol[33] (1.165:1.165:1.165) (0.616:0.616:0.616)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_sel[33] (1.164:1.164:1.164) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm0[33] (1.166:1.166:1.166) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm1[33] (1.166:1.166:1.166) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm2[33] (1.164:1.164:1.164) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[33] gpio_holdover[33] (1.163:1.163:1.163) (0.614:0.614:0.614)) - (INTERCONNECT gpio_loopback_zero[33] gpio_ib_mode_sel[33] (1.160:1.160:1.160) (0.611:0.611:0.611)) - (INTERCONNECT gpio_loopback_zero[33] gpio_out[33] (1.163:1.163:1.163) (0.614:0.614:0.614)) - (INTERCONNECT gpio_loopback_zero[33] gpio_slow_sel[33] (1.166:1.166:1.166) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[33] gpio_vtrip_sel[33] (1.161:1.161:1.161) (0.612:0.612:0.612)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_en[32] (1.171:1.171:1.171) (0.620:0.620:0.620)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_pol[32] (1.170:1.170:1.170) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_sel[32] (1.168:1.168:1.168) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm0[32] (1.170:1.170:1.170) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm1[32] (1.171:1.171:1.171) (0.620:0.620:0.620)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm2[32] (1.168:1.168:1.168) (0.616:0.616:0.616)) - (INTERCONNECT gpio_loopback_zero[32] gpio_holdover[32] (1.167:1.167:1.167) (0.616:0.616:0.616)) - (INTERCONNECT gpio_loopback_zero[32] gpio_ib_mode_sel[32] (1.165:1.165:1.165) (0.614:0.614:0.614)) - (INTERCONNECT gpio_loopback_zero[32] gpio_out[32] (1.166:1.166:1.166) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[32] gpio_slow_sel[32] (1.171:1.171:1.171) (0.620:0.620:0.620)) - (INTERCONNECT gpio_loopback_zero[32] gpio_vtrip_sel[32] (1.166:1.166:1.166) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_en[31] (1.168:1.168:1.168) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_pol[31] (1.168:1.168:1.168) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_sel[31] (1.166:1.166:1.166) (0.616:0.616:0.616)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm0[31] (1.168:1.168:1.168) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm1[31] (1.168:1.168:1.168) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm2[31] (1.165:1.165:1.165) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[31] gpio_holdover[31] (1.165:1.165:1.165) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[31] gpio_ib_mode_sel[31] (1.161:1.161:1.161) (0.611:0.611:0.611)) - (INTERCONNECT gpio_loopback_zero[31] gpio_out[31] (1.164:1.164:1.164) (0.614:0.614:0.614)) - (INTERCONNECT gpio_loopback_zero[31] gpio_slow_sel[31] (1.169:1.169:1.169) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[31] gpio_vtrip_sel[31] (1.162:1.162:1.162) (0.612:0.612:0.612)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_en[30] (1.168:1.168:1.168) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_pol[30] (1.167:1.167:1.167) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_sel[30] (1.165:1.165:1.165) (0.616:0.616:0.616)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm0[30] (1.168:1.168:1.168) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm1[30] (1.168:1.168:1.168) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm2[30] (1.165:1.165:1.165) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[30] gpio_holdover[30] (1.164:1.164:1.164) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[30] gpio_ib_mode_sel[30] (1.161:1.161:1.161) (0.612:0.612:0.612)) - (INTERCONNECT gpio_loopback_zero[30] gpio_out[30] (1.164:1.164:1.164) (0.614:0.614:0.614)) - (INTERCONNECT gpio_loopback_zero[30] gpio_slow_sel[30] (1.169:1.169:1.169) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[30] gpio_vtrip_sel[30] (1.161:1.161:1.161) (0.612:0.612:0.612)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_en[29] (1.170:1.170:1.170) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_pol[29] (1.169:1.169:1.169) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_sel[29] (1.167:1.167:1.167) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm0[29] (1.170:1.170:1.170) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm1[29] (1.170:1.170:1.170) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm2[29] (1.167:1.167:1.167) (0.616:0.616:0.616)) - (INTERCONNECT gpio_loopback_zero[29] gpio_holdover[29] (1.166:1.166:1.166) (0.616:0.616:0.616)) - (INTERCONNECT gpio_loopback_zero[29] gpio_ib_mode_sel[29] (1.163:1.163:1.163) (0.612:0.612:0.612)) - (INTERCONNECT gpio_loopback_zero[29] gpio_out[29] (1.166:1.166:1.166) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[29] gpio_slow_sel[29] (1.170:1.170:1.170) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[29] gpio_vtrip_sel[29] (1.164:1.164:1.164) (0.613:0.613:0.613)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_en[28] (1.168:1.168:1.168) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_pol[28] (1.167:1.167:1.167) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_sel[28] (1.165:1.165:1.165) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm0[28] (1.167:1.167:1.167) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm1[28] (1.168:1.168:1.168) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm2[28] (1.164:1.164:1.164) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[28] gpio_holdover[28] (1.164:1.164:1.164) (0.614:0.614:0.614)) - (INTERCONNECT gpio_loopback_zero[28] gpio_ib_mode_sel[28] (1.161:1.161:1.161) (0.612:0.612:0.612)) - (INTERCONNECT gpio_loopback_zero[28] gpio_out[28] (1.163:1.163:1.163) (0.614:0.614:0.614)) - (INTERCONNECT gpio_loopback_zero[28] gpio_slow_sel[28] (1.168:1.168:1.168) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[28] gpio_vtrip_sel[28] (1.161:1.161:1.161) (0.611:0.611:0.611)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_en[27] (1.170:1.170:1.170) (0.620:0.620:0.620)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_pol[27] (1.170:1.170:1.170) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_sel[27] (1.168:1.168:1.168) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm0[27] (1.170:1.170:1.170) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm1[27] (1.170:1.170:1.170) (0.620:0.620:0.620)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm2[27] (1.167:1.167:1.167) (0.616:0.616:0.616)) - (INTERCONNECT gpio_loopback_zero[27] gpio_holdover[27] (1.167:1.167:1.167) (0.616:0.616:0.616)) - (INTERCONNECT gpio_loopback_zero[27] gpio_ib_mode_sel[27] (1.163:1.163:1.163) (0.612:0.612:0.612)) - (INTERCONNECT gpio_loopback_zero[27] gpio_out[27] (1.166:1.166:1.166) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[27] gpio_slow_sel[27] (1.170:1.170:1.170) (0.620:0.620:0.620)) - (INTERCONNECT gpio_loopback_zero[27] gpio_vtrip_sel[27] (1.164:1.164:1.164) (0.613:0.613:0.613)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_en[26] (1.169:1.169:1.169) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_pol[26] (1.169:1.169:1.169) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_sel[26] (1.169:1.169:1.169) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm0[26] (1.169:1.169:1.169) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm1[26] (1.169:1.169:1.169) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm2[26] (1.169:1.169:1.169) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[26] gpio_holdover[26] (1.168:1.168:1.168) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[26] gpio_ib_mode_sel[26] (1.165:1.165:1.165) (0.614:0.614:0.614)) - (INTERCONNECT gpio_loopback_zero[26] gpio_out[26] (1.168:1.168:1.168) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[26] gpio_slow_sel[26] (1.169:1.169:1.169) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[26] gpio_vtrip_sel[26] (1.166:1.166:1.166) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_en[25] (1.173:1.173:1.173) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_pol[25] (1.173:1.173:1.173) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_sel[25] (1.171:1.171:1.171) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm0[25] (1.173:1.173:1.173) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm1[25] (1.173:1.173:1.173) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm2[25] (1.171:1.171:1.171) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[25] gpio_holdover[25] (1.170:1.170:1.170) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[25] gpio_ib_mode_sel[25] (1.166:1.166:1.166) (0.614:0.614:0.614)) - (INTERCONNECT gpio_loopback_zero[25] gpio_out[25] (1.169:1.169:1.169) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[25] gpio_slow_sel[25] (1.173:1.173:1.173) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[25] gpio_vtrip_sel[25] (1.167:1.167:1.167) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_en[24] (1.167:1.167:1.167) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_pol[24] (1.166:1.166:1.166) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_sel[24] (1.164:1.164:1.164) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm0[24] (1.166:1.166:1.166) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm1[24] (1.167:1.167:1.167) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm2[24] (1.163:1.163:1.163) (0.614:0.614:0.614)) - (INTERCONNECT gpio_loopback_zero[24] gpio_holdover[24] (1.163:1.163:1.163) (0.614:0.614:0.614)) - (INTERCONNECT gpio_loopback_zero[24] gpio_ib_mode_sel[24] (1.159:1.159:1.159) (0.610:0.610:0.610)) - (INTERCONNECT gpio_loopback_zero[24] gpio_out[24] (1.162:1.162:1.162) (0.613:0.613:0.613)) - (INTERCONNECT gpio_loopback_zero[24] gpio_slow_sel[24] (1.167:1.167:1.167) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[24] gpio_vtrip_sel[24] (1.160:1.160:1.160) (0.611:0.611:0.611)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_en[35] (1.172:1.172:1.172) (0.620:0.620:0.620)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_pol[35] (1.172:1.172:1.172) (0.620:0.620:0.620)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_sel[35] (1.172:1.172:1.172) (0.619:0.619:0.619)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm0[35] (1.172:1.172:1.172) (0.620:0.620:0.620)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm1[35] (1.172:1.172:1.172) (0.620:0.620:0.620)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm2[35] (1.172:1.172:1.172) (0.619:0.619:0.619)) + (INTERCONNECT gpio_loopback_zero[35] gpio_holdover[35] (1.172:1.172:1.172) (0.619:0.619:0.619)) + (INTERCONNECT gpio_loopback_zero[35] gpio_ib_mode_sel[35] (1.171:1.171:1.171) (0.618:0.618:0.618)) + (INTERCONNECT gpio_loopback_zero[35] gpio_out[35] (1.171:1.171:1.171) (0.619:0.619:0.619)) + (INTERCONNECT gpio_loopback_zero[35] gpio_slow_sel[35] (1.173:1.173:1.173) (0.620:0.620:0.620)) + (INTERCONNECT gpio_loopback_zero[35] gpio_vtrip_sel[35] (1.171:1.171:1.171) (0.618:0.618:0.618)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_en[34] (0.968:0.968:0.968) (0.511:0.511:0.511)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_pol[34] (0.968:0.968:0.968) (0.511:0.511:0.511)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_sel[34] (0.968:0.968:0.968) (0.511:0.511:0.511)) + (INTERCONNECT gpio_loopback_zero[34] gpio_dm0[34] (0.968:0.968:0.968) (0.511:0.511:0.511)) + (INTERCONNECT gpio_loopback_zero[34] gpio_holdover[34] (0.968:0.968:0.968) (0.510:0.510:0.510)) + (INTERCONNECT gpio_loopback_zero[34] gpio_ib_mode_sel[34] (0.967:0.967:0.967) (0.510:0.510:0.510)) + (INTERCONNECT gpio_loopback_zero[34] gpio_oeb[34] (0.967:0.967:0.967) (0.509:0.509:0.509)) + (INTERCONNECT gpio_loopback_zero[34] gpio_slow_sel[34] (0.969:0.969:0.969) (0.511:0.511:0.511)) + (INTERCONNECT gpio_loopback_zero[34] gpio_vtrip_sel[34] (0.968:0.968:0.968) (0.510:0.510:0.510)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_en[33] (0.975:0.975:0.975) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_pol[33] (0.976:0.976:0.976) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_sel[33] (0.975:0.975:0.975) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[33] gpio_dm0[33] (0.976:0.976:0.976) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[33] gpio_holdover[33] (0.974:0.974:0.974) (0.514:0.514:0.514)) + (INTERCONNECT gpio_loopback_zero[33] gpio_ib_mode_sel[33] (0.972:0.972:0.972) (0.512:0.512:0.512)) + (INTERCONNECT gpio_loopback_zero[33] gpio_oeb[33] (0.971:0.971:0.971) (0.511:0.511:0.511)) + (INTERCONNECT gpio_loopback_zero[33] gpio_slow_sel[33] (0.975:0.975:0.975) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[33] gpio_vtrip_sel[33] (0.972:0.972:0.972) (0.512:0.512:0.512)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_en[32] (0.974:0.974:0.974) (0.514:0.514:0.514)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_pol[32] (0.973:0.973:0.973) (0.514:0.514:0.514)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_sel[32] (0.971:0.971:0.971) (0.512:0.512:0.512)) + (INTERCONNECT gpio_loopback_zero[32] gpio_dm0[32] (0.973:0.973:0.973) (0.514:0.514:0.514)) + (INTERCONNECT gpio_loopback_zero[32] gpio_holdover[32] (0.971:0.971:0.971) (0.512:0.512:0.512)) + (INTERCONNECT gpio_loopback_zero[32] gpio_ib_mode_sel[32] (0.971:0.971:0.971) (0.511:0.511:0.511)) + (INTERCONNECT gpio_loopback_zero[32] gpio_oeb[32] (0.970:0.970:0.970) (0.511:0.511:0.511)) + (INTERCONNECT gpio_loopback_zero[32] gpio_slow_sel[32] (0.974:0.974:0.974) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[32] gpio_vtrip_sel[32] (0.971:0.971:0.971) (0.512:0.512:0.512)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_en[31] (0.988:0.988:0.988) (0.522:0.522:0.522)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_pol[31] (0.988:0.988:0.988) (0.521:0.521:0.521)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_sel[31] (0.988:0.988:0.988) (0.521:0.521:0.521)) + (INTERCONNECT gpio_loopback_zero[31] gpio_dm0[31] (0.988:0.988:0.988) (0.521:0.521:0.521)) + (INTERCONNECT gpio_loopback_zero[31] gpio_holdover[31] (0.988:0.988:0.988) (0.521:0.521:0.521)) + (INTERCONNECT gpio_loopback_zero[31] gpio_ib_mode_sel[31] (0.987:0.987:0.987) (0.520:0.520:0.520)) + (INTERCONNECT gpio_loopback_zero[31] gpio_oeb[31] (0.987:0.987:0.987) (0.520:0.520:0.520)) + (INTERCONNECT gpio_loopback_zero[31] gpio_slow_sel[31] (0.988:0.988:0.988) (0.522:0.522:0.522)) + (INTERCONNECT gpio_loopback_zero[31] gpio_vtrip_sel[31] (0.987:0.987:0.987) (0.520:0.520:0.520)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_en[30] (0.968:0.968:0.968) (0.512:0.512:0.512)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_pol[30] (0.967:0.967:0.967) (0.511:0.511:0.511)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_sel[30] (0.966:0.966:0.966) (0.510:0.510:0.510)) + (INTERCONNECT gpio_loopback_zero[30] gpio_dm0[30] (0.968:0.968:0.968) (0.511:0.511:0.511)) + (INTERCONNECT gpio_loopback_zero[30] gpio_holdover[30] (0.965:0.965:0.965) (0.509:0.509:0.509)) + (INTERCONNECT gpio_loopback_zero[30] gpio_ib_mode_sel[30] (0.963:0.963:0.963) (0.506:0.506:0.506)) + (INTERCONNECT gpio_loopback_zero[30] gpio_oeb[30] (0.962:0.962:0.962) (0.505:0.505:0.505)) + (INTERCONNECT gpio_loopback_zero[30] gpio_slow_sel[30] (0.968:0.968:0.968) (0.512:0.512:0.512)) + (INTERCONNECT gpio_loopback_zero[30] gpio_vtrip_sel[30] (0.963:0.963:0.963) (0.507:0.507:0.507)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_en[29] (0.978:0.978:0.978) (0.516:0.516:0.516)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_pol[29] (0.978:0.978:0.978) (0.516:0.516:0.516)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_sel[29] (0.978:0.978:0.978) (0.516:0.516:0.516)) + (INTERCONNECT gpio_loopback_zero[29] gpio_dm0[29] (0.978:0.978:0.978) (0.516:0.516:0.516)) + (INTERCONNECT gpio_loopback_zero[29] gpio_holdover[29] (0.977:0.977:0.977) (0.516:0.516:0.516)) + (INTERCONNECT gpio_loopback_zero[29] gpio_ib_mode_sel[29] (0.977:0.977:0.977) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[29] gpio_oeb[29] (0.977:0.977:0.977) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[29] gpio_slow_sel[29] (0.978:0.978:0.978) (0.516:0.516:0.516)) + (INTERCONNECT gpio_loopback_zero[29] gpio_vtrip_sel[29] (0.977:0.977:0.977) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_en[28] (0.976:0.976:0.976) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_pol[28] (0.975:0.975:0.975) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_sel[28] (0.975:0.975:0.975) (0.514:0.514:0.514)) + (INTERCONNECT gpio_loopback_zero[28] gpio_dm0[28] (0.975:0.975:0.975) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[28] gpio_holdover[28] (0.974:0.974:0.974) (0.514:0.514:0.514)) + (INTERCONNECT gpio_loopback_zero[28] gpio_ib_mode_sel[28] (0.972:0.972:0.972) (0.512:0.512:0.512)) + (INTERCONNECT gpio_loopback_zero[28] gpio_oeb[28] (0.972:0.972:0.972) (0.512:0.512:0.512)) + (INTERCONNECT gpio_loopback_zero[28] gpio_slow_sel[28] (0.976:0.976:0.976) (0.516:0.516:0.516)) + (INTERCONNECT gpio_loopback_zero[28] gpio_vtrip_sel[28] (0.972:0.972:0.972) (0.512:0.512:0.512)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_en[27] (0.975:0.975:0.975) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_pol[27] (0.975:0.975:0.975) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_sel[27] (0.973:0.973:0.973) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[27] gpio_dm0[27] (0.975:0.975:0.975) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[27] gpio_holdover[27] (0.972:0.972:0.972) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[27] gpio_ib_mode_sel[27] (0.970:0.970:0.970) (0.510:0.510:0.510)) + (INTERCONNECT gpio_loopback_zero[27] gpio_oeb[27] (0.969:0.969:0.969) (0.509:0.509:0.509)) + (INTERCONNECT gpio_loopback_zero[27] gpio_slow_sel[27] (0.975:0.975:0.975) (0.516:0.516:0.516)) + (INTERCONNECT gpio_loopback_zero[27] gpio_vtrip_sel[27] (0.970:0.970:0.970) (0.511:0.511:0.511)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_en[26] (0.979:0.979:0.979) (0.517:0.517:0.517)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_pol[26] (0.979:0.979:0.979) (0.517:0.517:0.517)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_sel[26] (0.978:0.978:0.978) (0.516:0.516:0.516)) + (INTERCONNECT gpio_loopback_zero[26] gpio_dm0[26] (0.979:0.979:0.979) (0.517:0.517:0.517)) + (INTERCONNECT gpio_loopback_zero[26] gpio_holdover[26] (0.978:0.978:0.978) (0.516:0.516:0.516)) + (INTERCONNECT gpio_loopback_zero[26] gpio_ib_mode_sel[26] (0.978:0.978:0.978) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[26] gpio_oeb[26] (0.978:0.978:0.978) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[26] gpio_slow_sel[26] (0.979:0.979:0.979) (0.517:0.517:0.517)) + (INTERCONNECT gpio_loopback_zero[26] gpio_vtrip_sel[26] (0.978:0.978:0.978) (0.516:0.516:0.516)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_en[25] (0.978:0.978:0.978) (0.517:0.517:0.517)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_pol[25] (0.978:0.978:0.978) (0.517:0.517:0.517)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_sel[25] (0.978:0.978:0.978) (0.516:0.516:0.516)) + (INTERCONNECT gpio_loopback_zero[25] gpio_dm0[25] (0.978:0.978:0.978) (0.517:0.517:0.517)) + (INTERCONNECT gpio_loopback_zero[25] gpio_holdover[25] (0.978:0.978:0.978) (0.516:0.516:0.516)) + (INTERCONNECT gpio_loopback_zero[25] gpio_ib_mode_sel[25] (0.975:0.975:0.975) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[25] gpio_oeb[25] (0.974:0.974:0.974) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[25] gpio_slow_sel[25] (0.978:0.978:0.978) (0.517:0.517:0.517)) + (INTERCONNECT gpio_loopback_zero[25] gpio_vtrip_sel[25] (0.976:0.976:0.976) (0.514:0.514:0.514)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_en[24] (0.970:0.970:0.970) (0.512:0.512:0.512)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_pol[24] (0.969:0.969:0.969) (0.512:0.512:0.512)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_sel[24] (0.968:0.968:0.968) (0.510:0.510:0.510)) + (INTERCONNECT gpio_loopback_zero[24] gpio_dm0[24] (0.969:0.969:0.969) (0.512:0.512:0.512)) + (INTERCONNECT gpio_loopback_zero[24] gpio_holdover[24] (0.967:0.967:0.967) (0.510:0.510:0.510)) + (INTERCONNECT gpio_loopback_zero[24] gpio_ib_mode_sel[24] (0.965:0.965:0.965) (0.508:0.508:0.508)) + (INTERCONNECT gpio_loopback_zero[24] gpio_oeb[24] (0.965:0.965:0.965) (0.508:0.508:0.508)) + (INTERCONNECT gpio_loopback_zero[24] gpio_slow_sel[24] (0.970:0.970:0.970) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[24] gpio_vtrip_sel[24] (0.965:0.965:0.965) (0.508:0.508:0.508)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_en[23] (1.166:1.166:1.166) (0.617:0.617:0.617)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_pol[23] (1.166:1.166:1.166) (0.616:0.616:0.616)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_sel[23] (1.165:1.165:1.165) (0.616:0.616:0.616)) @@ -461,33 +454,33 @@ (INTERCONNECT gpio_loopback_zero[13] gpio_out[13] (1.158:1.158:1.158) (0.611:0.611:0.611)) (INTERCONNECT gpio_loopback_zero[13] gpio_slow_sel[13] (1.163:1.163:1.163) (0.616:0.616:0.616)) (INTERCONNECT gpio_loopback_zero[13] gpio_vtrip_sel[13] (1.156:1.156:1.156) (0.609:0.609:0.609)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_en[12] (0.966:0.966:0.966) (0.510:0.510:0.510)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_pol[12] (0.966:0.966:0.966) (0.510:0.510:0.510)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_sel[12] (0.966:0.966:0.966) (0.509:0.509:0.509)) - (INTERCONNECT gpio_loopback_zero[12] gpio_dm0[12] (0.966:0.966:0.966) (0.510:0.510:0.510)) - (INTERCONNECT gpio_loopback_zero[12] gpio_holdover[12] (0.965:0.965:0.965) (0.509:0.509:0.509)) - (INTERCONNECT gpio_loopback_zero[12] gpio_ib_mode_sel[12] (0.965:0.965:0.965) (0.509:0.509:0.509)) - (INTERCONNECT gpio_loopback_zero[12] gpio_oeb[12] (0.964:0.964:0.964) (0.508:0.508:0.508)) - (INTERCONNECT gpio_loopback_zero[12] gpio_slow_sel[12] (0.966:0.966:0.966) (0.510:0.510:0.510)) - (INTERCONNECT gpio_loopback_zero[12] gpio_vtrip_sel[12] (0.965:0.965:0.965) (0.509:0.509:0.509)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_en[11] (0.965:0.965:0.965) (0.509:0.509:0.509)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_pol[11] (0.965:0.965:0.965) (0.509:0.509:0.509)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_sel[11] (0.965:0.965:0.965) (0.509:0.509:0.509)) - (INTERCONNECT gpio_loopback_zero[11] gpio_dm0[11] (0.965:0.965:0.965) (0.509:0.509:0.509)) - (INTERCONNECT gpio_loopback_zero[11] gpio_holdover[11] (0.965:0.965:0.965) (0.509:0.509:0.509)) - (INTERCONNECT gpio_loopback_zero[11] gpio_ib_mode_sel[11] (0.964:0.964:0.964) (0.508:0.508:0.508)) - (INTERCONNECT gpio_loopback_zero[11] gpio_oeb[11] (0.964:0.964:0.964) (0.508:0.508:0.508)) - (INTERCONNECT gpio_loopback_zero[11] gpio_slow_sel[11] (0.965:0.965:0.965) (0.509:0.509:0.509)) - (INTERCONNECT gpio_loopback_zero[11] gpio_vtrip_sel[11] (0.964:0.964:0.964) (0.508:0.508:0.508)) - (INTERCONNECT gpio_loopback_zero[10] gpio_analog_en[10] (0.962:0.962:0.962) (0.508:0.508:0.508)) - (INTERCONNECT gpio_loopback_zero[10] gpio_analog_pol[10] (0.962:0.962:0.962) (0.508:0.508:0.508)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_en[12] (0.960:0.960:0.960) (0.507:0.507:0.507)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_pol[12] (0.960:0.960:0.960) (0.506:0.506:0.506)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_sel[12] (0.960:0.960:0.960) (0.506:0.506:0.506)) + (INTERCONNECT gpio_loopback_zero[12] gpio_dm0[12] (0.960:0.960:0.960) (0.507:0.507:0.507)) + (INTERCONNECT gpio_loopback_zero[12] gpio_holdover[12] (0.960:0.960:0.960) (0.506:0.506:0.506)) + (INTERCONNECT gpio_loopback_zero[12] gpio_ib_mode_sel[12] (0.959:0.959:0.959) (0.505:0.505:0.505)) + (INTERCONNECT gpio_loopback_zero[12] gpio_oeb[12] (0.958:0.958:0.958) (0.505:0.505:0.505)) + (INTERCONNECT gpio_loopback_zero[12] gpio_slow_sel[12] (0.960:0.960:0.960) (0.507:0.507:0.507)) + (INTERCONNECT gpio_loopback_zero[12] gpio_vtrip_sel[12] (0.959:0.959:0.959) (0.506:0.506:0.506)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_en[11] (0.956:0.956:0.956) (0.505:0.505:0.505)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_pol[11] (0.956:0.956:0.956) (0.505:0.505:0.505)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_sel[11] (0.955:0.955:0.955) (0.504:0.504:0.504)) + (INTERCONNECT gpio_loopback_zero[11] gpio_dm0[11] (0.956:0.956:0.956) (0.505:0.505:0.505)) + (INTERCONNECT gpio_loopback_zero[11] gpio_holdover[11] (0.954:0.954:0.954) (0.503:0.503:0.503)) + (INTERCONNECT gpio_loopback_zero[11] gpio_ib_mode_sel[11] (0.952:0.952:0.952) (0.501:0.501:0.501)) + (INTERCONNECT gpio_loopback_zero[11] gpio_oeb[11] (0.951:0.951:0.951) (0.500:0.500:0.500)) + (INTERCONNECT gpio_loopback_zero[11] gpio_slow_sel[11] (0.957:0.957:0.957) (0.505:0.505:0.505)) + (INTERCONNECT gpio_loopback_zero[11] gpio_vtrip_sel[11] (0.952:0.952:0.952) (0.501:0.501:0.501)) + (INTERCONNECT gpio_loopback_zero[10] gpio_analog_en[10] (0.961:0.961:0.961) (0.507:0.507:0.507)) + (INTERCONNECT gpio_loopback_zero[10] gpio_analog_pol[10] (0.961:0.961:0.961) (0.507:0.507:0.507)) (INTERCONNECT gpio_loopback_zero[10] gpio_analog_sel[10] (0.961:0.961:0.961) (0.507:0.507:0.507)) - (INTERCONNECT gpio_loopback_zero[10] gpio_dm0[10] (0.962:0.962:0.962) (0.508:0.508:0.508)) - (INTERCONNECT gpio_loopback_zero[10] gpio_holdover[10] (0.961:0.961:0.961) (0.507:0.507:0.507)) + (INTERCONNECT gpio_loopback_zero[10] gpio_dm0[10] (0.961:0.961:0.961) (0.507:0.507:0.507)) + (INTERCONNECT gpio_loopback_zero[10] gpio_holdover[10] (0.960:0.960:0.960) (0.507:0.507:0.507)) (INTERCONNECT gpio_loopback_zero[10] gpio_ib_mode_sel[10] (0.958:0.958:0.958) (0.504:0.504:0.504)) - (INTERCONNECT gpio_loopback_zero[10] gpio_oeb[10] (0.958:0.958:0.958) (0.504:0.504:0.504)) + (INTERCONNECT gpio_loopback_zero[10] gpio_oeb[10] (0.957:0.957:0.957) (0.504:0.504:0.504)) (INTERCONNECT gpio_loopback_zero[10] gpio_slow_sel[10] (0.962:0.962:0.962) (0.508:0.508:0.508)) - (INTERCONNECT gpio_loopback_zero[10] gpio_vtrip_sel[10] (0.959:0.959:0.959) (0.505:0.505:0.505)) + (INTERCONNECT gpio_loopback_zero[10] gpio_vtrip_sel[10] (0.958:0.958:0.958) (0.505:0.505:0.505)) (INTERCONNECT gpio_loopback_zero[9] gpio_analog_en[9] (0.962:0.962:0.962) (0.508:0.508:0.508)) (INTERCONNECT gpio_loopback_zero[9] gpio_analog_pol[9] (0.962:0.962:0.962) (0.508:0.508:0.508)) (INTERCONNECT gpio_loopback_zero[9] gpio_analog_sel[9] (0.962:0.962:0.962) (0.507:0.507:0.507)) @@ -551,15 +544,15 @@ (INTERCONNECT gpio_loopback_zero[3] gpio_oeb[3] (0.961:0.961:0.961) (0.507:0.507:0.507)) (INTERCONNECT gpio_loopback_zero[3] gpio_slow_sel[3] (0.962:0.962:0.962) (0.508:0.508:0.508)) (INTERCONNECT gpio_loopback_zero[3] gpio_vtrip_sel[3] (0.961:0.961:0.961) (0.507:0.507:0.507)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_en[2] (0.962:0.962:0.962) (0.508:0.508:0.508)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_pol[2] (0.961:0.961:0.961) (0.508:0.508:0.508)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_sel[2] (0.960:0.960:0.960) (0.506:0.506:0.506)) - (INTERCONNECT gpio_loopback_zero[2] gpio_dm0[2] (0.961:0.961:0.961) (0.508:0.508:0.508)) - (INTERCONNECT gpio_loopback_zero[2] gpio_holdover[2] (0.959:0.959:0.959) (0.505:0.505:0.505)) - (INTERCONNECT gpio_loopback_zero[2] gpio_ib_mode_sel[2] (0.956:0.956:0.956) (0.503:0.503:0.503)) - (INTERCONNECT gpio_loopback_zero[2] gpio_oeb[2] (0.956:0.956:0.956) (0.502:0.502:0.502)) - (INTERCONNECT gpio_loopback_zero[2] gpio_slow_sel[2] (0.962:0.962:0.962) (0.509:0.509:0.509)) - (INTERCONNECT gpio_loopback_zero[2] gpio_vtrip_sel[2] (0.957:0.957:0.957) (0.504:0.504:0.504)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_en[2] (0.964:0.964:0.964) (0.509:0.509:0.509)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_pol[2] (0.964:0.964:0.964) (0.509:0.509:0.509)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_sel[2] (0.964:0.964:0.964) (0.508:0.508:0.508)) + (INTERCONNECT gpio_loopback_zero[2] gpio_dm0[2] (0.964:0.964:0.964) (0.509:0.509:0.509)) + (INTERCONNECT gpio_loopback_zero[2] gpio_holdover[2] (0.964:0.964:0.964) (0.508:0.508:0.508)) + (INTERCONNECT gpio_loopback_zero[2] gpio_ib_mode_sel[2] (0.963:0.963:0.963) (0.508:0.508:0.508)) + (INTERCONNECT gpio_loopback_zero[2] gpio_oeb[2] (0.963:0.963:0.963) (0.508:0.508:0.508)) + (INTERCONNECT gpio_loopback_zero[2] gpio_slow_sel[2] (0.964:0.964:0.964) (0.509:0.509:0.509)) + (INTERCONNECT gpio_loopback_zero[2] gpio_vtrip_sel[2] (0.963:0.963:0.963) (0.508:0.508:0.508)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_en[1] (0.960:0.960:0.960) (0.507:0.507:0.507)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_pol[1] (0.959:0.959:0.959) (0.507:0.507:0.507)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_sel[1] (0.958:0.958:0.958) (0.505:0.505:0.505)) @@ -1824,7 +1817,7 @@ (INTERCONNECT mprj.hold99.X mprj._519_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) (INTERCONNECT mprj.hold99.X mprj._520_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) (INTERCONNECT mprj.hold99.X mprj._525_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) - (INTERCONNECT mprj.input1.X mprj.ANTENNA_fanout19_A.DIODE (0.066:0.066:0.066) (0.063:0.063:0.063)) + (INTERCONNECT mprj.input1.X mprj.ANTENNA_fanout19_A.DIODE (0.066:0.066:0.066) (0.064:0.064:0.064)) (INTERCONNECT mprj.input1.X mprj.ANTENNA_fanout25_A.DIODE (0.068:0.068:0.068) (0.065:0.065:0.065)) (INTERCONNECT mprj.input1.X mprj.ANTENNA_input1_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) (INTERCONNECT mprj.input1.X mprj.fanout19.A (0.066:0.066:0.066) (0.063:0.063:0.063)) @@ -1871,7 +1864,7 @@ (INTERCONNECT mprj.max_cap18.X mprj._623_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) (INTERCONNECT mprj.output10.X gpio_out[9] (0.004:0.004:0.004) (0.004:0.004:0.004)) (INTERCONNECT mprj.output11.X gpio_out[10] (0.003:0.003:0.003) (0.003:0.003:0.003)) - (INTERCONNECT mprj.output12.X gpio_out[11] (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj.output12.X gpio_out[11] (0.002:0.002:0.002) (0.002:0.002:0.002)) (INTERCONNECT mprj.output2.X gpio_out[2] (0.002:0.002:0.002) (0.002:0.002:0.002)) (INTERCONNECT mprj.output3.X gpio_out[12] (0.002:0.002:0.002) (0.002:0.002:0.002)) (INTERCONNECT mprj.output4.X gpio_out[3] (0.002:0.002:0.002) (0.002:0.002:0.002)) @@ -1915,6 +1908,1341 @@ (INTERCONNECT mprj.wire24.X mprj._645_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) (INTERCONNECT mprj.wire24.X mprj._646_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) (INTERCONNECT mprj.wire24.X mprj._651_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._332_.Y mprj2._361_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._332_.Y mprj2._574_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._333_.Y mprj2._570_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._334_.Y mprj2._501_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._335_.Y mprj2._527_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._336_.Y mprj2._429_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._337_.Y mprj2._433_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._337_.Y mprj2._434_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._338_.Y mprj2._440_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._339_.Y mprj2._675_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._340_.X mprj2._348_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._340_.X mprj2._350_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._341_.X mprj2._342_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._341_.X mprj2._345_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._341_.X mprj2._346_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._341_.X mprj2._347_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._342_.Y mprj2._345_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._343_.X mprj2._344_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._343_.X mprj2._347_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._343_.X mprj2._356_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._344_.X mprj2._345_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._344_.X mprj2._351_.C (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._344_.X mprj2._357_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._344_.X mprj2._359_.A2 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._344_.X mprj2._361_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._345_.Y mprj2.hold113.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._346_.X mprj2.hold143.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._347_.Y mprj2._348_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._348_.X mprj2.hold157.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._349_.Y mprj2.hold106.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._350_.Y mprj2.hold107.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._351_.X mprj2._352_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._351_.X mprj2._354_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._351_.X mprj2._360_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._352_.Y mprj2._353_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._352_.Y mprj2.hold182.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._353_.Y mprj2.hold78.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._354_.X mprj2._358_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._355_.Y mprj2._356_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._355_.Y mprj2._357_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._356_.X mprj2._362_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._356_.X mprj2._363_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._367_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._369_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._356_.X mprj2._373_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._356_.X mprj2._374_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._357_.Y mprj2._358_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._357_.Y mprj2._360_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._357_.Y mprj2._371_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._358_.X mprj2.hold183.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._359_.X mprj2._360_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._360_.X mprj2._686_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._361_.Y mprj2.hold175.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._362_.Y mprj2._372_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._363_.X mprj2._365_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._363_.X mprj2._370_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._364_.X mprj2._367_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._364_.X mprj2._371_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._364_.X mprj2._374_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._365_.Y mprj2.hold159.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._367_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._372_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._374_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._367_.X mprj2._368_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._367_.X mprj2._382_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._368_.Y mprj2.hold160.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._369_.X mprj2.hold171.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._370_.X mprj2._683_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._371_.Y mprj2._372_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._372_.X mprj2.hold140.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._373_.X mprj2.hold145.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._374_.X mprj2._375_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._374_.X mprj2._377_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._374_.X mprj2._379_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._374_.X mprj2._381_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._374_.X mprj2._383_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._375_.X mprj2._376_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._376_.X mprj2.hold46.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._377_.Y mprj2._380_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._378_.X mprj2._379_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._379_.X mprj2._380_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._379_.X mprj2._381_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._380_.Y mprj2.hold34.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._381_.X mprj2.hold153.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._382_.Y mprj2.hold68.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._383_.Y mprj2.hold69.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__384__Y.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__386__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__568__B.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__572__B.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__579__A2.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA_output4_A.DIODE (0.028:0.028:0.028) (0.027:0.027:0.027)) + (INTERCONNECT mprj2._384_.Y mprj2._386_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._384_.Y mprj2._568_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._384_.Y mprj2._572_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._384_.Y mprj2._579_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._384_.Y mprj2.output4.A (0.028:0.028:0.028) (0.027:0.027:0.027)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__385__Y.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__386__B.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__568__C.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__572__C.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__580__A2.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA_output5_A.DIODE (0.014:0.014:0.014) (0.014:0.014:0.014)) + (INTERCONNECT mprj2._385_.Y mprj2._386_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2._568_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2._572_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2._580_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2.output5.A (0.014:0.014:0.014) (0.014:0.014:0.014)) + (INTERCONNECT mprj2._386_.Y mprj2._387_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._387_.X mprj2.hold151.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._388_.X mprj2.hold44.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._389_.X mprj2._393_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._390_.X mprj2._392_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._391_.X mprj2._392_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._392_.X mprj2._393_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._393_.X mprj2._399_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._394_.X mprj2._396_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._395_.Y mprj2.hold122.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._396_.X mprj2._399_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._397_.X mprj2._399_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._398_.X mprj2._399_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._399_.X mprj2._400_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._399_.X mprj2._488_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._399_.X mprj2._493_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._399_.X mprj2._498_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._400_.Y mprj2._726_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._401_.X mprj2._405_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._402_.X mprj2._405_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._403_.X mprj2._405_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._404_.X mprj2._405_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._405_.X mprj2._411_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._406_.X mprj2._408_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._406_.X mprj2._415_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._407_.X mprj2.hold195.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._408_.X mprj2._411_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._409_.X mprj2._411_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._410_.X mprj2._411_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._412_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._422_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._426_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._431_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._433_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._437_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._412_.Y mprj2._413_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._412_.Y mprj2._429_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._412_.Y mprj2._693_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._413_.Y mprj2.hold28.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._414_.Y mprj2._415_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._414_.Y mprj2._416_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._415_.X mprj2._728_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._416_.Y mprj2.hold60.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._417_.X mprj2._419_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._417_.X mprj2._420_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._417_.X mprj2._421_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._424_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._417_.X mprj2._425_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._417_.X mprj2._428_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._439_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._445_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._418_.X mprj2.hold167.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._419_.X mprj2.hold168.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._420_.Y mprj2._422_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._420_.Y mprj2._423_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._421_.X mprj2._422_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._422_.X mprj2._731_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._423_.Y mprj2.hold109.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._424_.X mprj2.hold178.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._425_.Y mprj2._426_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._425_.Y mprj2._429_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._426_.X mprj2.hold179.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._427_.X mprj2._428_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._427_.X mprj2._439_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._427_.X mprj2._445_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._429_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._430_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._431_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._432_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._429_.Y mprj2.hold149.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._430_.Y mprj2._431_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._430_.Y mprj2._433_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._430_.Y mprj2._434_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._431_.X mprj2.hold162.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._432_.X mprj2._435_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._432_.X mprj2._436_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._433_.Y mprj2._434_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._434_.Y mprj2.hold155.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._435_.X mprj2._437_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._436_.Y mprj2._437_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._436_.Y mprj2._440_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._437_.X mprj2.hold191.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._438_.X mprj2._439_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._438_.X mprj2._445_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._439_.X mprj2._440_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._439_.X mprj2._441_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._439_.X mprj2._442_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._440_.Y mprj2.hold136.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._441_.X mprj2._443_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._441_.X mprj2._446_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._442_.Y mprj2.hold97.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._443_.Y mprj2.hold98.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._444_.X mprj2._445_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._445_.X mprj2._446_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._445_.X mprj2._447_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._448_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._450_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._452_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._455_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._460_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._471_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._478_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._446_.X mprj2.hold95.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._447_.X mprj2.hold88.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._448_.Y mprj2.hold104.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._450_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._452_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._455_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._460_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._471_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._478_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._450_.X mprj2._451_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._450_.X mprj2._453_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._451_.Y mprj2._742_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._452_.X mprj2._454_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._452_.X mprj2._456_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._453_.Y mprj2._454_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._454_.Y mprj2._743_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._455_.X mprj2._457_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._455_.X mprj2._458_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._456_.X mprj2.hold54.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._457_.X mprj2._461_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._458_.X mprj2.hold52.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._459_.X mprj2._460_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._459_.X mprj2._470_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._460_.X mprj2._461_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._460_.X mprj2._462_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._460_.X mprj2._463_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._460_.X mprj2._464_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._460_.X mprj2._466_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._461_.X mprj2.hold82.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._462_.Y mprj2._465_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._463_.X mprj2.hold125.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._464_.X mprj2._467_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._465_.Y mprj2.hold66.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._466_.X mprj2._468_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._467_.X mprj2.hold64.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._468_.X mprj2.hold40.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._469_.X mprj2._470_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._470_.X mprj2._471_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._470_.X mprj2._478_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._471_.X mprj2._472_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._471_.X mprj2._473_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._471_.X mprj2._474_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._471_.X mprj2._479_.A4 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._472_.Y mprj2._475_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._473_.X mprj2._751_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._474_.X mprj2._476_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._475_.Y mprj2.hold80.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._476_.X mprj2.hold56.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._477_.X mprj2._478_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._478_.X mprj2._480_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._478_.X mprj2._481_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._478_.X mprj2._482_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._478_.X mprj2._483_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._478_.X mprj2._485_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._479_.X mprj2._480_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._480_.X mprj2._754_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._481_.X mprj2.hold102.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._482_.X mprj2._484_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._482_.X mprj2._486_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._483_.Y mprj2.hold73.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._484_.Y mprj2.hold74.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._485_.X mprj2._487_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._486_.X mprj2.hold42.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._487_.X mprj2.hold32.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._488_.X mprj2.hold173.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._489_.X mprj2._490_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._489_.X mprj2._491_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._489_.X mprj2._492_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._490_.Y mprj2.hold123.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._491_.X mprj2._493_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._492_.Y mprj2._493_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._492_.Y mprj2._495_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._493_.X mprj2._696_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._496_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._497_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._500_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._502_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._506_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._516_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._495_.Y mprj2.hold38.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._496_.X mprj2.hold187.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._497_.Y mprj2._498_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._497_.Y mprj2._501_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._498_.X mprj2.hold188.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._500_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._502_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._506_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._516_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._500_.X mprj2._501_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._500_.X mprj2._503_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._501_.Y mprj2.hold130.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._502_.X mprj2._504_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._502_.X mprj2._507_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._503_.Y mprj2.hold90.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._504_.Y mprj2.hold91.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._505_.X mprj2._506_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._505_.X mprj2._516_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._507_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._508_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._509_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._513_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._507_.X mprj2.hold93.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._508_.X mprj2._510_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._508_.X mprj2._511_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._508_.X mprj2._512_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._509_.Y mprj2.hold115.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._510_.Y mprj2.hold116.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._511_.X mprj2.hold111.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._512_.Y mprj2._514_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._513_.X mprj2._514_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._513_.X mprj2._517_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._514_.Y mprj2.hold138.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._515_.X mprj2._516_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._516_.X mprj2._517_.B1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._518_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._519_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._520_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._526_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._537_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._546_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._554_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._517_.X mprj2.hold84.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._518_.X mprj2.hold100.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._519_.Y mprj2.hold128.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._520_.X mprj2._521_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._520_.X mprj2._522_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._520_.X mprj2._523_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._521_.Y mprj2._707_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._522_.Y mprj2._524_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._523_.Y mprj2._524_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._523_.Y mprj2._527_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._524_.X mprj2._708_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._525_.X mprj2._526_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._525_.X mprj2._537_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._525_.X mprj2._546_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._525_.X mprj2._554_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._526_.X mprj2._527_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._528_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._529_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._530_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._532_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._535_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._527_.Y mprj2.hold120.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._528_.X mprj2.hold132.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._529_.Y mprj2.hold147.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._530_.X mprj2._531_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._530_.X mprj2._533_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._531_.Y mprj2._711_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._532_.X mprj2._536_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._533_.X mprj2.hold58.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._535_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._537_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._545_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._535_.Y mprj2._536_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._535_.Y mprj2._538_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._536_.X mprj2.hold62.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._537_.X mprj2._539_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._537_.X mprj2._540_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._537_.X mprj2._542_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._538_.Y mprj2.hold48.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._539_.Y mprj2.hold185.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._540_.Y mprj2._541_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._540_.Y mprj2._543_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._541_.X mprj2._715_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._542_.X mprj2._547_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._543_.Y mprj2.hold50.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._544_.X mprj2._545_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._545_.X mprj2._546_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._545_.X mprj2._554_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._547_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._548_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._549_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._550_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._555_.A4 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._547_.X mprj2.hold86.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._548_.Y mprj2._551_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._549_.X mprj2.hold134.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._550_.X mprj2._552_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._551_.Y mprj2.hold76.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._552_.X mprj2.hold71.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._553_.X mprj2._554_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._554_.X mprj2._556_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._554_.X mprj2._557_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._554_.X mprj2._558_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._554_.X mprj2._559_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._554_.X mprj2._561_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._555_.X mprj2._556_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._556_.X mprj2.hold164.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._557_.X mprj2.hold118.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._558_.Y mprj2._560_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._558_.Y mprj2._562_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._559_.X mprj2._560_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._560_.X mprj2._723_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._561_.X mprj2._563_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._562_.Y mprj2.hold36.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._563_.X mprj2.hold30.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__564__X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__571__A2.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__575__B1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__578__A2.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__580__B1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA_output2_A.DIODE (0.043:0.043:0.043) (0.043:0.043:0.043)) + (INTERCONNECT mprj2._564_.X mprj2._571_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2._575_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2._578_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2._580_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2.output2.A (0.043:0.043:0.043) (0.043:0.043:0.043)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA__565__Y.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA__579__B1.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA_output6_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._565_.Y mprj2._579_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._565_.Y mprj2.output6.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._566_.X mprj2._567_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._566_.X mprj2._585_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._566_.X mprj2._587_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._566_.X mprj2._588_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._567_.Y mprj2._576_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._567_.Y mprj2._577_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._567_.Y mprj2._578_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._568_.X mprj2._571_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._568_.X mprj2._578_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._569_.Y mprj2._570_.A2_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._570_.X mprj2._571_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._570_.X mprj2._578_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._571_.X mprj2._576_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._571_.X mprj2._577_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._571_.X mprj2._583_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._571_.X mprj2._585_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._572_.X mprj2._575_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._573_.X mprj2._575_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._574_.Y mprj2._575_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._575_.X mprj2._577_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._575_.X mprj2._583_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._575_.X mprj2._586_.A1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._575_.X mprj2._587_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._575_.X mprj2._590_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._576_.Y mprj2._586_.A2_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._582_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._584_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._589_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._591_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._578_.X mprj2._581_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._578_.X mprj2._590_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._579_.X mprj2._580_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._580_.X mprj2._581_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._580_.X mprj2._584_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._580_.X mprj2._586_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._580_.X mprj2._590_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._580_.X mprj2._591_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._581_.X mprj2._582_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._581_.X mprj2._588_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._581_.X mprj2._589_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._582_.X mprj2.output7.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._584_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._588_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._589_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._591_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._584_.X mprj2.ANTENNA__584__X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._584_.X mprj2.ANTENNA_output8_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._584_.X mprj2.output8.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._585_.X mprj2._586_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._586_.X mprj2.ANTENNA__586__X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._586_.X mprj2.ANTENNA_output9_A.DIODE (0.015:0.015:0.015) (0.015:0.015:0.015)) + (INTERCONNECT mprj2._586_.X mprj2.output9.A (0.015:0.015:0.015) (0.015:0.015:0.015)) + (INTERCONNECT mprj2._587_.Y mprj2._588_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._587_.Y mprj2._589_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._588_.X mprj2.ANTENNA__588__X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._588_.X mprj2.ANTENNA_wire14_A.DIODE (0.011:0.011:0.011) (0.011:0.011:0.011)) + (INTERCONNECT mprj2._588_.X mprj2.wire14.A (0.011:0.011:0.011) (0.011:0.011:0.011)) + (INTERCONNECT mprj2._589_.X mprj2.ANTENNA__589__X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._589_.X mprj2.ANTENNA_output10_A.DIODE (0.041:0.041:0.041) (0.040:0.040:0.040)) + (INTERCONNECT mprj2._589_.X mprj2.output10.A (0.041:0.041:0.041) (0.040:0.040:0.040)) + (INTERCONNECT mprj2._590_.X mprj2.ANTENNA__590__X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._590_.X mprj2.ANTENNA_output11_A.DIODE (0.042:0.042:0.042) (0.041:0.041:0.041)) + (INTERCONNECT mprj2._590_.X mprj2.output11.A (0.042:0.042:0.042) (0.041:0.041:0.041)) + (INTERCONNECT mprj2._591_.Y mprj2.ANTENNA__591__Y.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._591_.Y mprj2.ANTENNA_wire13_A.DIODE (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2._591_.Y mprj2.wire13.A (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2._592_.Y mprj2._676_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._593_.Y mprj2._677_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._594_.Y mprj2._678_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._595_.Y mprj2._679_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._596_.Y mprj2._680_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._597_.Y mprj2._681_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._598_.Y mprj2._682_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._599_.Y mprj2._683_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._600_.Y mprj2._684_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._601_.Y mprj2._685_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._602_.Y mprj2._686_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._603_.Y mprj2._687_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._604_.Y mprj2._688_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._605_.Y mprj2._689_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._606_.Y mprj2._690_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._607_.Y mprj2._691_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._608_.Y mprj2._692_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._609_.Y mprj2._693_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._610_.Y mprj2._694_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._611_.Y mprj2._695_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._612_.Y mprj2._696_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._613_.Y mprj2._697_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._614_.Y mprj2._698_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._615_.Y mprj2._699_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._616_.Y mprj2._700_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._617_.Y mprj2._701_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._618_.Y mprj2._702_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._619_.Y mprj2._703_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._620_.Y mprj2._704_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._621_.Y mprj2._705_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._622_.Y mprj2._706_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._623_.Y mprj2._707_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._624_.Y mprj2._708_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._625_.Y mprj2._709_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._626_.Y mprj2._710_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._627_.Y mprj2._711_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._628_.Y mprj2._712_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._629_.Y mprj2._713_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._630_.Y mprj2._714_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._631_.Y mprj2._715_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._632_.Y mprj2._716_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._633_.Y mprj2._717_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._634_.Y mprj2._718_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._635_.Y mprj2._719_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._636_.Y mprj2._720_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._637_.Y mprj2._721_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._638_.Y mprj2._722_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._639_.Y mprj2._723_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._640_.Y mprj2._724_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._641_.Y mprj2._725_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._642_.Y mprj2._726_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._643_.Y mprj2._727_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._644_.Y mprj2._728_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._645_.Y mprj2._729_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._646_.Y mprj2._730_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._647_.Y mprj2._731_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._648_.Y mprj2._732_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._649_.Y mprj2._733_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._650_.Y mprj2._734_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._651_.Y mprj2._735_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._652_.Y mprj2._736_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._653_.Y mprj2._737_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._654_.Y mprj2._738_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._655_.Y mprj2._739_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._656_.Y mprj2._740_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._657_.Y mprj2._741_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._658_.Y mprj2._742_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._659_.Y mprj2._743_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._660_.Y mprj2._744_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._661_.Y mprj2._745_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._662_.Y mprj2._746_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._663_.Y mprj2._747_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._664_.Y mprj2._748_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._665_.Y mprj2._749_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._666_.Y mprj2._750_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._667_.Y mprj2._751_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._668_.Y mprj2._752_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._669_.Y mprj2._753_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._670_.Y mprj2._754_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._671_.Y mprj2._755_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._672_.Y mprj2._756_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._673_.Y mprj2._757_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._674_.Y mprj2._758_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._675_.Q mprj2._384_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._675_.Q mprj2._385_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._675_.Q mprj2._388_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._675_.Q mprj2._564_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._675_.Q mprj2._565_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._675_.Q mprj2._566_.S0 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._570_.A1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._573_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._574_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._333_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._384_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._564_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._565_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._566_.S1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._569_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._573_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._574_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2.hold150.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._677_.Q mprj2._572_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._677_.Q mprj2.hold67.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2._375_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2._377_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2._568_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2.hold152.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._679_.Q mprj2._566_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._679_.Q mprj2.hold33.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._680_.Q mprj2._579_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._680_.Q mprj2.hold45.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._681_.Q mprj2._362_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._681_.Q mprj2._573_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._681_.Q mprj2.hold144.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._682_.Q mprj2._570_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._682_.Q mprj2.hold139.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._683_.Q mprj2._364_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._683_.Q mprj2._566_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._683_.Q mprj2.hold170.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._684_.Q mprj2._580_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._684_.Q mprj2.hold158.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._685_.Q mprj2._356_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._685_.Q mprj2.hold174.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._686_.Q mprj2._569_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._686_.Q mprj2.hold192.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._687_.Q mprj2._566_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._687_.Q mprj2.hold181.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._688_.Q mprj2._579_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._688_.Q mprj2.hold77.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._340_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._341_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._343_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._349_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._575_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._690_.Q mprj2._571_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._690_.Q mprj2._578_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._690_.Q mprj2.hold156.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2._342_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2._566_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2.hold142.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2.hold196.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._692_.Q mprj2._580_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._692_.Q mprj2.hold112.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._693_.Q mprj2.hold105.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._694_.Q mprj2._395_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._694_.Q mprj2.hold172.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._695_.Q mprj2.hold121.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._696_.Q mprj2._494_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._696_.Q mprj2.hold189.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._697_.Q mprj2.hold37.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._698_.Q mprj2._499_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._698_.Q mprj2.hold186.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._699_.Q mprj2.hold129.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._700_.Q mprj2.hold89.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._701_.Q mprj2.hold92.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._702_.Q mprj2.hold114.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._703_.Q mprj2._515_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._703_.Q mprj2.hold110.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._704_.Q mprj2._515_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._704_.Q mprj2.hold137.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._705_.Q mprj2.hold83.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._706_.Q mprj2.hold99.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._707_.Q mprj2.hold127.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._708_.Q mprj2._525_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._708_.Q mprj2.hold176.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._709_.Q mprj2.hold119.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2._532_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2._534_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2.hold131.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._711_.Q mprj2._532_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._711_.Q mprj2._534_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._711_.Q mprj2.hold146.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._712_.Q mprj2.hold57.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._713_.Q mprj2.hold61.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._714_.Q mprj2.hold47.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._715_.Q mprj2._542_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._715_.Q mprj2._544_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._715_.Q mprj2.hold184.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._716_.Q mprj2.hold49.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._717_.Q mprj2.hold85.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2._548_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2._550_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2._553_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2.hold133.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._719_.Q mprj2._550_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._719_.Q mprj2.hold75.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._720_.Q mprj2.hold70.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._721_.Q mprj2._553_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._721_.Q mprj2.hold163.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._722_.Q mprj2._561_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._722_.Q mprj2.hold117.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._723_.Q mprj2._561_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._723_.Q mprj2.hold169.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._724_.Q mprj2._561_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._724_.Q mprj2.hold35.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._725_.Q mprj2.hold29.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._726_.Q mprj2.hold43.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._727_.Q mprj2.hold27.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._728_.Q mprj2._418_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._728_.Q mprj2.hold180.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._729_.Q mprj2.hold59.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._730_.Q mprj2.hold166.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._731_.Q mprj2._424_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._731_.Q mprj2._425_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._731_.Q mprj2._427_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._731_.Q mprj2.hold193.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._732_.Q mprj2.hold108.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._733_.Q mprj2._427_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._733_.Q mprj2.hold177.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._734_.Q mprj2.hold148.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._734_.Q mprj2.hold194.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2._407_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2._438_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2.hold161.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._736_.Q mprj2._407_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._736_.Q mprj2._438_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._736_.Q mprj2.hold154.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._737_.Q mprj2._438_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._737_.Q mprj2.hold190.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._738_.Q mprj2.hold135.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._739_.Q mprj2.hold96.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._740_.Q mprj2.hold94.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._741_.Q mprj2.hold87.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._742_.Q mprj2.hold103.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._743_.Q mprj2._455_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._743_.Q mprj2.hold126.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._744_.Q mprj2.hold53.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._745_.Q mprj2.hold51.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._746_.Q mprj2.hold81.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2._462_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2._464_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2._466_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2.hold124.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._748_.Q mprj2._464_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._748_.Q mprj2._466_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._748_.Q mprj2.hold65.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._749_.Q mprj2._466_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._749_.Q mprj2.hold63.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._750_.Q mprj2.hold39.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2._472_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2._474_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2._477_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2.hold141.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._752_.Q mprj2._474_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._752_.Q mprj2.hold79.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._753_.Q mprj2.hold55.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._754_.Q mprj2.hold165.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2._482_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2._483_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2._485_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2.hold101.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._756_.Q mprj2._485_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._756_.Q mprj2.hold72.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._757_.Q mprj2._485_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._757_.Q mprj2.hold41.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._758_.Q mprj2.hold31.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_0_wb_clk_i_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_0_0_wb_clk_i_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_1_0_wb_clk_i_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_2_0_wb_clk_i_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_3_0_wb_clk_i_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_4_0_wb_clk_i_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_5_0_wb_clk_i_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_6_0_wb_clk_i_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_7_0_wb_clk_i_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_0_0_wb_clk_i.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_1_0_wb_clk_i.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_2_0_wb_clk_i.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_3_0_wb_clk_i.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_4_0_wb_clk_i.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_5_0_wb_clk_i.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_6_0_wb_clk_i.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_7_0_wb_clk_i.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._709_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._710_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._711_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._712_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._713_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._714_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._721_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._722_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._723_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._724_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2.clkload0.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._694_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._695_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._696_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._697_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._698_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._707_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._708_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._747_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._748_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._749_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2.clkload1.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._703_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._704_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._706_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._715_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._716_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._717_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._718_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._719_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._720_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._725_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2.clkload2.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._699_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._700_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._701_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._702_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._705_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._750_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._755_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._756_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._757_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._758_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2.clkload3.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._675_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._676_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._726_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._736_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._739_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._740_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._742_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._743_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._744_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._746_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2.clkload4.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._677_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._678_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._679_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._680_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._683_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._684_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._685_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._686_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._687_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._735_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2.clkload5.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._731_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._732_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._733_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._734_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._737_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._738_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._741_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._745_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._751_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._752_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._753_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._754_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._681_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._682_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._688_.CLK (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._689_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._690_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._691_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._692_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._693_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._727_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._728_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._729_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._730_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout15.X mprj2._634_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2._635_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2._636_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2._638_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout15.X mprj2._639_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout15.X mprj2._640_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2._641_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2.load_slew16.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout17.X mprj2._610_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout17.X mprj2._611_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout17.X mprj2._612_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout17.X mprj2._614_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout17.X mprj2._615_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout17.X mprj2._663_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout17.X mprj2._664_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout17.X mprj2._665_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout17.X mprj2.max_cap18.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout19.X mprj2.fanout15.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout19.X mprj2.wire20.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout21.X mprj2._339_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout21.X mprj2._592_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout21.X mprj2._642_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout21.X mprj2._650_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout21.X mprj2._660_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout21.X mprj2._662_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout21.X mprj2._669_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout21.X mprj2._670_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout21.X mprj2.load_slew22.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout23.X mprj2._593_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout23.X mprj2._594_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout23.X mprj2._595_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout23.X mprj2._596_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout23.X mprj2._597_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout23.X mprj2._598_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout23.X mprj2.wire24.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout25.X mprj2._652_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2._653_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2._655_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2._656_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2._658_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2._659_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2.fanout21.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout25.X mprj2.load_slew26.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold100.X mprj2._706_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold101.X mprj2._404_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold101.X mprj2._481_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold102.X mprj2._755_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold103.X mprj2._409_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold103.X mprj2._448_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold103.X mprj2._449_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold104.X mprj2._451_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._340_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._341_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._343_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._349_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold106.X mprj2._350_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold107.X mprj2._689_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._410_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._423_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._424_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._425_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._427_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold109.X mprj2._732_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold110.X mprj2._398_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold110.X mprj2._511_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold110.X mprj2._512_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold110.X mprj2._513_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold111.X mprj2._703_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold112.X mprj2._342_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold112.X mprj2._343_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold112.X mprj2._345_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold113.X mprj2._692_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._398_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._508_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._509_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._513_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._515_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold115.X mprj2._510_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold116.X mprj2._702_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold117.X mprj2._390_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold117.X mprj2._557_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold117.X mprj2._558_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold117.X mprj2._559_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold118.X mprj2._722_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold119.X mprj2._335_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold119.X mprj2._397_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold119.X mprj2._525_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold120.X mprj2._709_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold121.X mprj2._395_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold121.X mprj2._489_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold121.X mprj2._494_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold122.X mprj2._396_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold122.X mprj2._490_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold123.X mprj2._695_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold124.X mprj2._401_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold124.X mprj2._463_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold124.X mprj2._469_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold125.X mprj2._747_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._402_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._452_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._453_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._459_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._397_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._519_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._520_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._525_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold128.X mprj2._521_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold129.X mprj2._334_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold129.X mprj2._394_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold129.X mprj2._499_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold130.X mprj2._699_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold131.X mprj2._393_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold131.X mprj2._528_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold131.X mprj2._529_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold131.X mprj2._530_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold132.X mprj2._710_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold133.X mprj2._392_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold133.X mprj2._549_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold133.X mprj2._555_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold134.X mprj2._718_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold135.X mprj2._338_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold135.X mprj2._410_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold135.X mprj2._438_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold136.X mprj2._738_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold137.X mprj2._398_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold137.X mprj2._512_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold137.X mprj2._513_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold138.X mprj2._704_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._363_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._366_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._369_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._372_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold140.X mprj2._682_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold141.X mprj2._403_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold141.X mprj2._473_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold141.X mprj2._479_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold142.X mprj2._343_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold142.X mprj2._346_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold143.X mprj2._691_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold144.X mprj2._363_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold144.X mprj2._366_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold144.X mprj2._369_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold144.X mprj2._373_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold145.X mprj2._681_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold146.X mprj2._391_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold146.X mprj2._529_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold146.X mprj2._530_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold147.X mprj2._531_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold148.X mprj2._336_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold148.X mprj2._427_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold149.X mprj2._734_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold150.X mprj2._385_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold150.X mprj2._387_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold151.X mprj2._676_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold152.X mprj2._379_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold152.X mprj2._381_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold153.X mprj2._678_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold154.X mprj2._337_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold154.X mprj2._432_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold155.X mprj2._736_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._341_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._344_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._348_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._356_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold157.X mprj2._690_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold158.X mprj2._364_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold158.X mprj2._365_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold159.X mprj2._368_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold160.X mprj2._684_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold161.X mprj2._430_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold161.X mprj2._431_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold161.X mprj2._432_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold162.X mprj2._735_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold163.X mprj2._392_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold163.X mprj2._555_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold164.X mprj2._721_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._403_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._477_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._479_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._408_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._417_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._418_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold167.X mprj2._419_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold168.X mprj2._730_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold169.X mprj2._390_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold169.X mprj2._558_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold169.X mprj2._559_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold170.X mprj2._363_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold170.X mprj2._369_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold171.X mprj2._370_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold172.X mprj2._488_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold172.X mprj2._489_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold172.X mprj2._494_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold173.X mprj2._694_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._332_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._351_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._357_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._359_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold175.X mprj2._685_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold176.X mprj2._397_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold176.X mprj2._522_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold176.X mprj2._523_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold177.X mprj2._407_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold177.X mprj2._424_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold177.X mprj2._425_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold178.X mprj2._426_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold179.X mprj2._733_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._406_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._414_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._417_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold181.X mprj2._352_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold181.X mprj2._354_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold181.X mprj2._355_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold182.X mprj2._358_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold183.X mprj2._687_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold184.X mprj2._389_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold184.X mprj2._539_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold184.X mprj2._540_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold185.X mprj2._541_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold186.X mprj2._394_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold186.X mprj2._496_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold186.X mprj2._497_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold187.X mprj2._498_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold188.X mprj2._698_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._396_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._491_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._492_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold190.X mprj2._410_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold190.X mprj2._435_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold190.X mprj2._436_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold191.X mprj2._737_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._351_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._355_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._359_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold193.X mprj2._410_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold193.X mprj2._420_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold193.X mprj2._421_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold194.X mprj2._407_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold195.X mprj2._408_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold196.X mprj2._345_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._406_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._413_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._414_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._417_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._418_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold28.X mprj2._727_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold29.X mprj2._390_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold29.X mprj2._563_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold30.X mprj2._725_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold31.X mprj2._404_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold31.X mprj2._487_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold32.X mprj2._758_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._375_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._377_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._378_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._380_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold34.X mprj2._679_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold35.X mprj2._390_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold35.X mprj2._562_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold36.X mprj2._724_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold37.X mprj2._396_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold37.X mprj2._494_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold37.X mprj2._495_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold38.X mprj2._697_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold39.X mprj2._401_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold39.X mprj2._468_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold39.X mprj2._469_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold40.X mprj2._750_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold41.X mprj2._404_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold41.X mprj2._486_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold42.X mprj2._757_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold43.X mprj2._387_.S (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold43.X mprj2._388_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold44.X mprj2._675_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold45.X mprj2._376_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold45.X mprj2._378_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold46.X mprj2._680_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._389_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._537_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._538_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._545_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold48.X mprj2._714_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._389_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._542_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._543_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._544_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold50.X mprj2._716_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._402_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._457_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._458_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._459_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold52.X mprj2._745_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._402_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._455_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._456_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._459_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold54.X mprj2._744_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._403_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._476_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._477_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._479_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold56.X mprj2._753_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._391_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._532_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._533_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._534_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold58.X mprj2._712_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._408_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._416_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._417_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._418_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold60.X mprj2._729_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold61.X mprj2._393_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold61.X mprj2._534_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold61.X mprj2._536_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold62.X mprj2._713_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold63.X mprj2._401_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold63.X mprj2._467_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold63.X mprj2._470_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold64.X mprj2._749_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold65.X mprj2._401_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold65.X mprj2._465_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold65.X mprj2._469_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold66.X mprj2._748_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold67.X mprj2._374_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold67.X mprj2._382_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold68.X mprj2._383_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold69.X mprj2._677_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._391_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._552_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._553_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._555_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold71.X mprj2._720_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold72.X mprj2._404_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold72.X mprj2._482_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold72.X mprj2._483_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold73.X mprj2._484_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold74.X mprj2._756_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold75.X mprj2._391_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold75.X mprj2._551_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold75.X mprj2._553_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold75.X mprj2._555_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold76.X mprj2._719_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold77.X mprj2._353_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold77.X mprj2._355_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold78.X mprj2._688_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._403_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._475_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._477_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._479_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold80.X mprj2._752_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._402_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._459_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._461_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold82.X mprj2._746_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._398_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._515_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._517_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold84.X mprj2._705_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold85.X mprj2._389_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold85.X mprj2._544_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold85.X mprj2._547_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold86.X mprj2._717_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._409_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._447_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._448_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._449_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold88.X mprj2._741_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._394_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._502_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._503_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._505_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold90.X mprj2._504_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold91.X mprj2._700_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._394_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._505_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._507_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold93.X mprj2._701_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._409_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._444_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._446_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold95.X mprj2._740_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._409_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._441_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._442_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._444_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold97.X mprj2._443_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold98.X mprj2._739_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold99.X mprj2._397_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold99.X mprj2._518_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold99.X mprj2._519_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold99.X mprj2._520_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold99.X mprj2._525_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_fanout19_A.DIODE (0.066:0.066:0.066) (0.064:0.064:0.064)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_fanout25_A.DIODE (0.068:0.068:0.068) (0.065:0.065:0.065)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_input1_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.input1.X mprj2.fanout19.A (0.066:0.066:0.066) (0.063:0.063:0.063)) + (INTERCONNECT mprj2.input1.X mprj2.fanout25.A (0.068:0.068:0.068) (0.065:0.065:0.065)) + (INTERCONNECT mprj2.load_slew16.X mprj2._622_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew16.X mprj2._624_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew16.X mprj2._625_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew16.X mprj2._626_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew16.X mprj2._627_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew16.X mprj2._628_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew16.X mprj2._629_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew16.X mprj2._630_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew16.X mprj2._637_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.load_slew22.X mprj2._647_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew22.X mprj2._648_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew22.X mprj2._649_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew22.X mprj2._654_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew22.X mprj2._657_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew22.X mprj2._661_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew22.X mprj2._667_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew22.X mprj2._668_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__599__A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__600__A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__601__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__605__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__606__A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__608__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA_fanout23_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA_load_slew26_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.load_slew26.X mprj2._599_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.load_slew26.X mprj2._600_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.load_slew26.X mprj2._601_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew26.X mprj2._605_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew26.X mprj2._606_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.load_slew26.X mprj2._608_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew26.X mprj2.fanout23.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.max_cap18.X mprj2._613_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.max_cap18.X mprj2._616_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.max_cap18.X mprj2._617_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.max_cap18.X mprj2._618_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.max_cap18.X mprj2._619_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.max_cap18.X mprj2._620_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.max_cap18.X mprj2._621_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.max_cap18.X mprj2._623_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.output10.X gpio_out[31] (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.output11.X gpio_out[32] (0.018:0.018:0.018) (0.018:0.018:0.018)) + (INTERCONNECT mprj2.output12.X gpio_out[33] (0.034:0.034:0.034) (0.034:0.034:0.034)) + (INTERCONNECT mprj2.output2.X gpio_out[24] (0.744:0.744:0.744) (0.732:0.732:0.732)) + (INTERCONNECT mprj2.output3.X gpio_out[34] (0.043:0.043:0.043) (0.043:0.043:0.043)) + (INTERCONNECT mprj2.output4.X gpio_out[25] (0.609:0.609:0.609) (0.600:0.600:0.600)) + (INTERCONNECT mprj2.output5.X gpio_out[26] (0.396:0.396:0.396) (0.390:0.390:0.390)) + (INTERCONNECT mprj2.output6.X gpio_out[27] (0.215:0.215:0.215) (0.213:0.213:0.213)) + (INTERCONNECT mprj2.output7.X gpio_out[28] (0.094:0.094:0.094) (0.094:0.094:0.094)) + (INTERCONNECT mprj2.output8.X gpio_out[29] (0.013:0.013:0.013) (0.013:0.013:0.013)) + (INTERCONNECT mprj2.output9.X gpio_out[30] (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.wire13.X mprj2.ANTENNA_output12_A.DIODE (0.074:0.074:0.074) (0.070:0.070:0.070)) + (INTERCONNECT mprj2.wire13.X mprj2.ANTENNA_wire13_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire13.X mprj2.output12.A (0.074:0.074:0.074) (0.070:0.070:0.070)) + (INTERCONNECT mprj2.wire14.X mprj2.ANTENNA_output3_A.DIODE (0.112:0.112:0.112) (0.104:0.104:0.104)) + (INTERCONNECT mprj2.wire14.X mprj2.ANTENNA_wire14_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire14.X mprj2.output3.A (0.112:0.112:0.112) (0.104:0.104:0.104)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__631__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__632__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__633__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__666__A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__671__A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__672__A.DIODE (0.005:0.005:0.005) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__673__A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__674__A.DIODE (0.005:0.005:0.005) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA_fanout17_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA_wire20_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire20.X mprj2._631_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.wire20.X mprj2._632_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire20.X mprj2._633_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire20.X mprj2._666_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.wire20.X mprj2._671_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.wire20.X mprj2._672_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.wire20.X mprj2._673_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire20.X mprj2._674_.A (0.005:0.005:0.005) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire20.X mprj2.fanout17.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire24.X mprj2._602_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._603_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire24.X mprj2._604_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire24.X mprj2._607_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._609_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._643_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire24.X mprj2._644_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._645_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._646_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire24.X mprj2._651_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) ) ) ) @@ -5536,7 +6864,7 @@ (INSTANCE mprj._675_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.490:0.490:0.490) (0.493:0.493:0.493)) + (IOPATH CLK Q (0.490:0.490:0.490) (0.494:0.494:0.494)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5547,7 +6875,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (posedge CLK) (0.260:0.260:0.260)) (WIDTH (negedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge RESET_B) (0.321:0.321:0.321)) ) @@ -5568,7 +6896,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (posedge CLK) (0.260:0.260:0.260)) (WIDTH (negedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge RESET_B) (0.321:0.321:0.321)) ) @@ -5690,7 +7018,7 @@ (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.337:0.337:0.337)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) - (HOLD (posedge D) (posedge CLK) (-0.031:-0.032:-0.032)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) @@ -5704,13 +7032,13 @@ (INSTANCE mprj._683_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.389:0.389:0.389) (0.429:0.429:0.429)) + (IOPATH CLK Q (0.389:0.389:0.389) (0.430:0.430:0.430)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) (HOLD (posedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.030)) (SETUP (posedge D) (posedge CLK) (0.056:0.056:0.056)) @@ -5725,7 +7053,7 @@ (INSTANCE mprj._684_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.370:0.370:0.370) (0.413:0.413:0.413)) + (IOPATH CLK Q (0.371:0.371:0.371) (0.413:0.413:0.413)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5735,7 +7063,7 @@ (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) - (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) @@ -5746,13 +7074,13 @@ (INSTANCE mprj._685_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.351:0.351:0.351) (0.397:0.397:0.397)) + (IOPATH CLK Q (0.352:0.352:0.352) (0.397:0.397:0.397)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) @@ -5796,7 +7124,7 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) - (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) (WIDTH (posedge CLK) (0.262:0.262:0.262)) @@ -5809,7 +7137,7 @@ (INSTANCE mprj._688_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.356:0.356:0.356) (0.401:0.401:0.401)) + (IOPATH CLK Q (0.357:0.357:0.357) (0.401:0.401:0.401)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5839,7 +7167,7 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) - (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) (WIDTH (posedge CLK) (0.259:0.259:0.259)) (WIDTH (negedge CLK) (0.265:0.265:0.265)) @@ -5945,7 +7273,7 @@ (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) - (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) (WIDTH (posedge CLK) (0.259:0.259:0.259)) (WIDTH (negedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge RESET_B) (0.315:0.315:0.315)) @@ -5985,9 +7313,9 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) (HOLD (posedge D) (posedge CLK) (-0.030:-0.030:-0.030)) - (HOLD (negedge D) (posedge CLK) (-0.030:-0.031:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.030:-0.031:-0.031)) (SETUP (posedge D) (posedge CLK) (0.058:0.058:0.058)) - (SETUP (negedge D) (posedge CLK) (0.103:0.104:0.105)) + (SETUP (negedge D) (posedge CLK) (0.103:0.104:0.104)) (WIDTH (posedge CLK) (0.259:0.259:0.259)) (WIDTH (negedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge RESET_B) (0.314:0.314:0.314)) @@ -6007,7 +7335,7 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) - (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) (WIDTH (posedge CLK) (0.259:0.259:0.259)) (WIDTH (negedge CLK) (0.265:0.265:0.265)) @@ -6019,7 +7347,7 @@ (INSTANCE mprj._698_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.357:0.357:0.357) (0.402:0.402:0.402)) + (IOPATH CLK Q (0.358:0.358:0.358) (0.402:0.402:0.402)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6027,7 +7355,7 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) - (HOLD (negedge D) (posedge CLK) (-0.039:-0.039:-0.039)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) (WIDTH (posedge CLK) (0.259:0.259:0.259)) @@ -6040,7 +7368,7 @@ (INSTANCE mprj._699_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.338:0.338:0.338) (0.384:0.384:0.384)) + (IOPATH CLK Q (0.338:0.338:0.338) (0.385:0.385:0.385)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6145,7 +7473,7 @@ (INSTANCE mprj._704_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.360:0.360:0.360) (0.405:0.405:0.405)) + (IOPATH CLK Q (0.361:0.361:0.361) (0.405:0.405:0.405)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6166,7 +7494,7 @@ (INSTANCE mprj._705_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.338:0.338:0.338) (0.384:0.384:0.384)) + (IOPATH CLK Q (0.338:0.338:0.338) (0.385:0.385:0.385)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6187,7 +7515,7 @@ (INSTANCE mprj._706_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.339:0.339:0.339) (0.385:0.385:0.385)) + (IOPATH CLK Q (0.339:0.339:0.339) (0.386:0.386:0.386)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6208,13 +7536,13 @@ (INSTANCE mprj._707_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.338:0.338:0.338) (0.384:0.384:0.384)) + (IOPATH CLK Q (0.338:0.338:0.338) (0.385:0.385:0.385)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.324:0.324:0.324)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) (HOLD (posedge D) (posedge CLK) (-0.033:-0.033:-0.033)) (HOLD (negedge D) (posedge CLK) (-0.026:-0.027:-0.027)) (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) @@ -6237,7 +7565,7 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) (HOLD (posedge D) (posedge CLK) (-0.028:-0.028:-0.028)) - (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.030)) (SETUP (posedge D) (posedge CLK) (0.056:0.056:0.056)) (SETUP (negedge D) (posedge CLK) (0.103:0.103:0.103)) (WIDTH (posedge CLK) (0.259:0.259:0.259)) @@ -6256,12 +7584,12 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.325:0.325:0.325)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.256:0.256:0.256)) + (WIDTH (posedge CLK) (0.257:0.257:0.257)) (WIDTH (negedge CLK) (0.264:0.264:0.264)) (WIDTH (negedge RESET_B) (0.262:0.262:0.262)) ) @@ -6277,12 +7605,12 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.325:0.325:0.325)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.256:0.256:0.256)) + (WIDTH (posedge CLK) (0.257:0.257:0.257)) (WIDTH (negedge CLK) (0.264:0.264:0.264)) (WIDTH (negedge RESET_B) (0.262:0.262:0.262)) ) @@ -6303,7 +7631,7 @@ (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027)) (SETUP (posedge D) (posedge CLK) (0.063:0.063:0.063)) (SETUP (negedge D) (posedge CLK) (0.100:0.100:0.100)) - (WIDTH (posedge CLK) (0.256:0.256:0.256)) + (WIDTH (posedge CLK) (0.257:0.257:0.257)) (WIDTH (negedge CLK) (0.264:0.264:0.264)) (WIDTH (negedge RESET_B) (0.264:0.264:0.264)) ) @@ -6319,12 +7647,12 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.325:0.325:0.325)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) (HOLD (posedge D) (posedge CLK) (-0.033:-0.033:-0.033)) (HOLD (negedge D) (posedge CLK) (-0.039:-0.039:-0.039)) (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) - (SETUP (negedge D) (posedge CLK) (0.113:0.112:0.112)) - (WIDTH (posedge CLK) (0.256:0.256:0.256)) + (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) + (WIDTH (posedge CLK) (0.257:0.257:0.257)) (WIDTH (negedge CLK) (0.264:0.264:0.264)) (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) ) @@ -6334,18 +7662,18 @@ (INSTANCE mprj._713_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.336:0.336:0.336) (0.382:0.382:0.382)) + (IOPATH CLK Q (0.336:0.336:0.336) (0.383:0.383:0.383)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.325:0.325:0.325)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) - (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) - (WIDTH (posedge CLK) (0.256:0.256:0.256)) + (WIDTH (posedge CLK) (0.257:0.257:0.257)) (WIDTH (negedge CLK) (0.264:0.264:0.264)) (WIDTH (negedge RESET_B) (0.262:0.262:0.262)) ) @@ -6366,7 +7694,7 @@ (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) - (WIDTH (posedge CLK) (0.256:0.256:0.256)) + (WIDTH (posedge CLK) (0.257:0.257:0.257)) (WIDTH (negedge CLK) (0.264:0.264:0.264)) (WIDTH (negedge RESET_B) (0.265:0.265:0.265)) ) @@ -6405,7 +7733,7 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) - (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) (WIDTH (posedge CLK) (0.258:0.258:0.258)) @@ -6439,12 +7767,12 @@ (INSTANCE mprj._718_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.389:0.389:0.389) (0.429:0.429:0.429)) + (IOPATH CLK Q (0.390:0.390:0.390) (0.429:0.429:0.429)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.336:0.336:0.336)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.337:0.337:0.337)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) @@ -6509,11 +7837,11 @@ (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.325:0.325:0.325)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) - (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.256:0.256:0.256)) + (WIDTH (posedge CLK) (0.257:0.257:0.257)) (WIDTH (negedge CLK) (0.264:0.264:0.264)) (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) ) @@ -6534,7 +7862,7 @@ (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.256:0.256:0.256)) + (WIDTH (posedge CLK) (0.257:0.257:0.257)) (WIDTH (negedge CLK) (0.264:0.264:0.264)) (WIDTH (negedge RESET_B) (0.308:0.308:0.308)) ) @@ -6544,7 +7872,7 @@ (INSTANCE mprj._723_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.350:0.350:0.350) (0.396:0.396:0.396)) + (IOPATH CLK Q (0.351:0.351:0.351) (0.396:0.396:0.396)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6555,7 +7883,7 @@ (HOLD (negedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (SETUP (posedge D) (posedge CLK) (0.057:0.057:0.057)) (SETUP (negedge D) (posedge CLK) (0.104:0.104:0.104)) - (WIDTH (posedge CLK) (0.256:0.256:0.256)) + (WIDTH (posedge CLK) (0.257:0.257:0.257)) (WIDTH (negedge CLK) (0.264:0.264:0.264)) (WIDTH (negedge RESET_B) (0.309:0.309:0.309)) ) @@ -6576,7 +7904,7 @@ (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.256:0.256:0.256)) + (WIDTH (posedge CLK) (0.257:0.257:0.257)) (WIDTH (negedge CLK) (0.264:0.264:0.264)) (WIDTH (negedge RESET_B) (0.310:0.310:0.310)) ) @@ -6607,7 +7935,7 @@ (INSTANCE mprj._726_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.340:0.340:0.340) (0.387:0.387:0.387)) + (IOPATH CLK Q (0.341:0.341:0.341) (0.387:0.387:0.387)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6615,10 +7943,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.217:-0.217:-0.217)) (HOLD (posedge D) (posedge CLK) (-0.035:-0.035:-0.035)) - (HOLD (negedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.031:-0.032:-0.032)) (SETUP (posedge D) (posedge CLK) (0.064:0.064:0.064)) - (SETUP (negedge D) (posedge CLK) (0.105:0.105:0.105)) - (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (SETUP (negedge D) (posedge CLK) (0.104:0.105:0.105)) + (WIDTH (posedge CLK) (0.260:0.260:0.260)) (WIDTH (negedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge RESET_B) (0.319:0.319:0.319)) ) @@ -6659,7 +7987,7 @@ (HOLD (posedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (HOLD (negedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (SETUP (posedge D) (posedge CLK) (0.057:0.057:0.057)) - (SETUP (negedge D) (posedge CLK) (0.104:0.104:0.104)) + (SETUP (negedge D) (posedge CLK) (0.103:0.104:0.104)) (WIDTH (posedge CLK) (0.259:0.259:0.259)) (WIDTH (negedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge RESET_B) (0.262:0.262:0.262)) @@ -6676,7 +8004,7 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) (HOLD (posedge D) (posedge CLK) (-0.033:-0.033:-0.033)) (HOLD (negedge D) (posedge CLK) (-0.039:-0.039:-0.039)) (SETUP (posedge D) (posedge CLK) (0.062:0.062:0.062)) @@ -6696,7 +8024,7 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.325:0.325:0.325)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) @@ -6723,7 +8051,7 @@ (HOLD (negedge D) (posedge CLK) (-0.030:-0.031:-0.031)) (SETUP (posedge D) (posedge CLK) (0.058:0.058:0.058)) (SETUP (negedge D) (posedge CLK) (0.103:0.104:0.104)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.260:0.260:0.260)) ) @@ -6744,7 +8072,7 @@ (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.259:0.259:0.259)) ) @@ -6765,7 +8093,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.259:0.259:0.259)) ) @@ -6786,7 +8114,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.318:0.318:0.318)) ) @@ -6801,7 +8129,7 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) @@ -6828,7 +8156,7 @@ (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) - (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (posedge CLK) (0.260:0.260:0.260)) (WIDTH (negedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge RESET_B) (0.302:0.302:0.302)) ) @@ -6845,11 +8173,11 @@ (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.337:0.337:0.337)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.221:-0.221:-0.221)) - (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.301:0.301:0.301)) ) @@ -6870,7 +8198,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.259:0.259:0.259)) ) @@ -6891,7 +8219,7 @@ (HOLD (negedge D) (posedge CLK) (-0.039:-0.039:-0.039)) (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) - (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (posedge CLK) (0.260:0.260:0.260)) (WIDTH (negedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge RESET_B) (0.299:0.299:0.299)) ) @@ -6911,8 +8239,8 @@ (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) - (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.110)) - (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.260:0.260:0.260)) (WIDTH (negedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge RESET_B) (0.304:0.304:0.304)) ) @@ -6922,7 +8250,7 @@ (INSTANCE mprj._741_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.340:0.340:0.340) (0.386:0.386:0.386)) + (IOPATH CLK Q (0.340:0.340:0.340) (0.387:0.387:0.387)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6932,8 +8260,8 @@ (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) - (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (SETUP (negedge D) (posedge CLK) (0.111:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.259:0.259:0.259)) ) @@ -6943,7 +8271,7 @@ (INSTANCE mprj._742_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.338:0.338:0.338) (0.385:0.385:0.385)) + (IOPATH CLK Q (0.339:0.339:0.339) (0.385:0.385:0.385)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6954,7 +8282,7 @@ (HOLD (negedge D) (posedge CLK) (-0.025:-0.026:-0.027)) (SETUP (posedge D) (posedge CLK) (0.063:0.063:0.063)) (SETUP (negedge D) (posedge CLK) (0.098:0.099:0.100)) - (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (posedge CLK) (0.260:0.260:0.260)) (WIDTH (negedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge RESET_B) (0.299:0.299:0.299)) ) @@ -6971,11 +8299,11 @@ (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.336:0.336:0.336)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.221:-0.221:-0.221)) - (HOLD (posedge D) (posedge CLK) (-0.033:-0.033:-0.034)) + (HOLD (posedge D) (posedge CLK) (-0.033:-0.033:-0.033)) (HOLD (negedge D) (posedge CLK) (-0.026:-0.027:-0.028)) (SETUP (posedge D) (posedge CLK) (0.062:0.062:0.062)) (SETUP (negedge D) (posedge CLK) (0.098:0.100:0.101)) - (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (posedge CLK) (0.260:0.260:0.260)) (WIDTH (negedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge RESET_B) (0.300:0.300:0.300)) ) @@ -6996,7 +8324,7 @@ (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (posedge CLK) (0.260:0.260:0.260)) (WIDTH (negedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge RESET_B) (0.318:0.318:0.318)) ) @@ -7017,7 +8345,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.259:0.259:0.259)) ) @@ -7037,8 +8365,8 @@ (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) - (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (SETUP (negedge D) (posedge CLK) (0.111:0.110:0.110)) + (WIDTH (posedge CLK) (0.260:0.260:0.260)) (WIDTH (negedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge RESET_B) (0.320:0.320:0.320)) ) @@ -7053,12 +8381,12 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) - (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.110)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) (WIDTH (posedge CLK) (0.259:0.259:0.259)) (WIDTH (negedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge RESET_B) (0.315:0.315:0.315)) @@ -7069,7 +8397,7 @@ (INSTANCE mprj._748_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.363:0.363:0.363) (0.407:0.407:0.407)) + (IOPATH CLK Q (0.363:0.363:0.363) (0.408:0.408:0.408)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -7077,7 +8405,7 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) - (HOLD (negedge D) (posedge CLK) (-0.039:-0.039:-0.038)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) (WIDTH (posedge CLK) (0.259:0.259:0.259)) @@ -7090,7 +8418,7 @@ (INSTANCE mprj._749_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.358:0.358:0.358) (0.403:0.403:0.403)) + (IOPATH CLK Q (0.358:0.358:0.358) (0.404:0.404:0.404)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -7143,7 +8471,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.032:-0.035)) (SETUP (posedge D) (posedge CLK) (0.063:0.065:0.068)) (SETUP (negedge D) (posedge CLK) (0.101:0.105:0.109)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.260:0.260:0.260)) ) @@ -7153,7 +8481,7 @@ (INSTANCE mprj._752_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.357:0.357:0.357) (0.402:0.402:0.402)) + (IOPATH CLK Q (0.357:0.357:0.357) (0.403:0.403:0.403)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -7164,7 +8492,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.258:0.258:0.258)) ) @@ -7185,7 +8513,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.322:0.322:0.322)) ) @@ -7202,11 +8530,11 @@ (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.341:0.341:0.341)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.217:-0.217:-0.217)) - (HOLD (posedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (HOLD (posedge D) (posedge CLK) (-0.027:-0.028:-0.028)) (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.030)) - (SETUP (posedge D) (posedge CLK) (0.056:0.056:0.056)) + (SETUP (posedge D) (posedge CLK) (0.055:0.055:0.056)) (SETUP (negedge D) (posedge CLK) (0.103:0.103:0.103)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.323:0.323:0.323)) ) @@ -7258,7 +8586,7 @@ (INSTANCE mprj._757_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.358:0.358:0.358) (0.403:0.403:0.403)) + (IOPATH CLK Q (0.358:0.358:0.358) (0.404:0.404:0.404)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -7284,12 +8612,12 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) - (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) - (SETUP (negedge D) (posedge CLK) (0.111:0.110:0.110)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) (WIDTH (posedge CLK) (0.259:0.259:0.259)) (WIDTH (negedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge RESET_B) (0.269:0.269:0.269)) @@ -7300,7 +8628,7 @@ (INSTANCE mprj.clkbuf_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.320:0.320:0.320) (0.326:0.326:0.326)) + (IOPATH A X (0.491:0.491:0.491) (0.592:0.592:0.592)) ) ) ) @@ -7309,7 +8637,7 @@ (INSTANCE mprj.clkbuf_3_0_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.171:0.171:0.171) (0.167:0.167:0.167)) + (IOPATH A X (0.185:0.185:0.185) (0.178:0.178:0.178)) ) ) ) @@ -7318,7 +8646,7 @@ (INSTANCE mprj.clkbuf_3_1_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.173:0.173:0.173) (0.168:0.168:0.168)) + (IOPATH A X (0.186:0.186:0.186) (0.179:0.179:0.179)) ) ) ) @@ -7327,7 +8655,7 @@ (INSTANCE mprj.clkbuf_3_2_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.172:0.172:0.172) (0.168:0.168:0.168)) + (IOPATH A X (0.186:0.186:0.186) (0.179:0.179:0.179)) ) ) ) @@ -7336,7 +8664,7 @@ (INSTANCE mprj.clkbuf_3_3_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.173:0.173:0.173) (0.168:0.168:0.168)) + (IOPATH A X (0.186:0.186:0.186) (0.180:0.180:0.180)) ) ) ) @@ -7345,7 +8673,7 @@ (INSTANCE mprj.clkbuf_3_4_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.173:0.173:0.173) (0.169:0.169:0.169)) + (IOPATH A X (0.186:0.186:0.186) (0.180:0.180:0.180)) ) ) ) @@ -7354,7 +8682,7 @@ (INSTANCE mprj.clkbuf_3_5_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.174:0.174:0.174) (0.170:0.170:0.170)) + (IOPATH A X (0.188:0.188:0.188) (0.181:0.181:0.181)) ) ) ) @@ -7363,7 +8691,7 @@ (INSTANCE mprj.clkbuf_3_6_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.174:0.174:0.174) (0.170:0.170:0.170)) + (IOPATH A X (0.187:0.187:0.187) (0.181:0.181:0.181)) ) ) ) @@ -7372,7 +8700,7 @@ (INSTANCE mprj.clkbuf_3_7_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.173:0.173:0.173) (0.168:0.168:0.168)) + (IOPATH A X (0.186:0.186:0.186) (0.180:0.180:0.180)) ) ) ) @@ -7417,7 +8745,7 @@ (INSTANCE mprj.clkload4) (DELAY (ABSOLUTE - (IOPATH A X (0.110:0.110:0.110) (0.121:0.121:0.121)) + (IOPATH A X (0.111:0.111:0.111) (0.121:0.121:0.121)) ) ) ) @@ -7480,7 +8808,7 @@ (INSTANCE mprj.fanout25) (DELAY (ABSOLUTE - (IOPATH A X (0.628:0.628:0.628) (0.537:0.537:0.537)) + (IOPATH A X (0.627:0.627:0.627) (0.538:0.538:0.538)) ) ) ) @@ -9019,7 +10347,7 @@ (INSTANCE mprj.input1) (DELAY (ABSOLUTE - (IOPATH A X (0.484:0.484:0.484) (0.294:0.294:0.294)) + (IOPATH A X (0.650:0.650:0.650) (0.533:0.533:0.533)) ) ) ) @@ -9064,7 +10392,7 @@ (INSTANCE mprj.output10) (DELAY (ABSOLUTE - (IOPATH A X (0.804:0.804:0.804) (0.691:0.692:0.693)) + (IOPATH A X (0.807:0.807:0.808) (0.694:0.694:0.695)) ) ) ) @@ -9073,7 +10401,7 @@ (INSTANCE mprj.output11) (DELAY (ABSOLUTE - (IOPATH A X (0.779:0.779:0.779) (0.673:0.673:0.673)) + (IOPATH A X (0.782:0.782:0.782) (0.675:0.675:0.675)) ) ) ) @@ -9082,7 +10410,7 @@ (INSTANCE mprj.output12) (DELAY (ABSOLUTE - (IOPATH A X (0.701:0.701:0.701) (0.604:0.604:0.604)) + (IOPATH A X (0.694:0.694:0.694) (0.599:0.599:0.599)) ) ) ) @@ -9091,7 +10419,7 @@ (INSTANCE mprj.output2) (DELAY (ABSOLUTE - (IOPATH A X (0.719:0.719:0.720) (0.623:0.623:0.623)) + (IOPATH A X (0.734:0.734:0.734) (0.634:0.634:0.634)) ) ) ) @@ -9100,7 +10428,7 @@ (INSTANCE mprj.output3) (DELAY (ABSOLUTE - (IOPATH A X (0.687:0.687:0.687) (0.607:0.607:0.607)) + (IOPATH A X (0.678:0.678:0.678) (0.600:0.600:0.600)) ) ) ) @@ -9118,7 +10446,7 @@ (INSTANCE mprj.output5) (DELAY (ABSOLUTE - (IOPATH A X (0.734:0.735:0.736) (0.654:0.654:0.654)) + (IOPATH A X (0.737:0.738:0.739) (0.656:0.657:0.657)) ) ) ) @@ -9127,7 +10455,7 @@ (INSTANCE mprj.output6) (DELAY (ABSOLUTE - (IOPATH A X (0.732:0.733:0.733) (0.635:0.635:0.635)) + (IOPATH A X (0.735:0.736:0.737) (0.637:0.637:0.637)) ) ) ) @@ -9136,7 +10464,7 @@ (INSTANCE mprj.output7) (DELAY (ABSOLUTE - (IOPATH A X (0.703:0.704:0.704) (0.610:0.610:0.610)) + (IOPATH A X (0.706:0.707:0.707) (0.612:0.612:0.612)) ) ) ) @@ -9145,7 +10473,7 @@ (INSTANCE mprj.output8) (DELAY (ABSOLUTE - (IOPATH A X (0.791:0.791:0.791) (0.684:0.684:0.685)) + (IOPATH A X (0.794:0.794:0.794) (0.687:0.687:0.687)) ) ) ) @@ -9154,7 +10482,7 @@ (INSTANCE mprj.output9) (DELAY (ABSOLUTE - (IOPATH A X (0.833:0.833:0.833) (0.696:0.697:0.697)) + (IOPATH A X (0.835:0.835:0.835) (0.698:0.698:0.699)) ) ) ) @@ -9194,4 +10522,7280 @@ ) ) ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._332_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.109:0.109:0.109) (0.080:0.080:0.080)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._333_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.035:0.035:0.035)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._334_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.071:0.071:0.071) (0.050:0.050:0.050)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._335_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.064:0.064:0.064) (0.044:0.044:0.044)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._336_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.063:0.063:0.063) (0.043:0.043:0.043)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._337_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.078:0.078:0.078) (0.053:0.053:0.053)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._338_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.066:0.066:0.066) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._339_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.132:0.132:0.132) (0.058:0.058:0.058)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._340_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.183:0.183:0.183) (0.203:0.203:0.203)) + (IOPATH B X (0.171:0.171:0.171) (0.213:0.213:0.213)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._341_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.278:0.278:0.278) (0.247:0.247:0.247)) + (IOPATH B X (0.273:0.273:0.273) (0.264:0.264:0.264)) + (IOPATH C X (0.272:0.272:0.272) (0.272:0.272:0.272)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._342_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.138:0.138:0.138) (0.060:0.060:0.060)) + (IOPATH A2 Y (0.159:0.160:0.160) (0.078:0.078:0.078)) + (IOPATH B1 Y (0.137:0.137:0.137) (0.051:0.051:0.051)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4b_2") + (INSTANCE mprj2._343_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.321:0.321:0.321) (0.263:0.263:0.263)) + (IOPATH B X (0.255:0.255:0.255) (0.235:0.235:0.235)) + (IOPATH C X (0.271:0.271:0.271) (0.261:0.261:0.261)) + (IOPATH D X (0.274:0.274:0.274) (0.278:0.278:0.278)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._344_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.306:0.306:0.306) (0.285:0.285:0.285)) + (IOPATH B X (0.230:0.230:0.230) (0.250:0.251:0.252)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a311oi_2") + (INSTANCE mprj2._345_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.201:0.201:0.201) (0.105:0.105:0.105)) + (IOPATH A2 Y (0.225:0.225:0.225) (0.086:0.086:0.086)) + (IOPATH A3 Y (0.258:0.259:0.260) (0.106:0.106:0.106)) + (IOPATH B1 Y (0.220:0.221:0.222) (0.053:0.054:0.055)) + (IOPATH C1 Y (0.184:0.184:0.184) (0.049:0.049:0.049)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._346_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.159:0.159:0.159) (0.082:0.082:0.082)) + (IOPATH A X (0.134:0.134:0.134) (0.182:0.182:0.182)) + (IOPATH B X (0.125:0.126:0.127) (0.076:0.076:0.076)) + (IOPATH B X (0.140:0.140:0.140) (0.148:0.149:0.150)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._347_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.106:0.107:0.108) (0.054:0.054:0.054)) + (IOPATH B Y (0.073:0.074:0.075) (0.036:0.036:0.036)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._348_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.139:0.139:0.139) (0.215:0.215:0.215)) + (IOPATH A2 X (0.108:0.108:0.108) (0.184:0.185:0.185)) + (IOPATH B1 X (0.118:0.118:0.118) (0.098:0.101:0.104)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._349_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.111:0.111:0.111) (0.053:0.053:0.053)) + (IOPATH B Y (0.078:0.078:0.078) (0.037:0.037:0.037)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._350_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.091:0.091:0.092) (0.038:0.038:0.038)) + (IOPATH B Y (0.075:0.074:0.074) (0.033:0.033:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._351_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.222:0.222:0.222) (0.213:0.213:0.213)) + (IOPATH B X (0.241:0.241:0.241) (0.247:0.247:0.247)) + (IOPATH C X (0.231:0.231:0.231) (0.249:0.249:0.249)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._352_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.098:0.098:0.098) (0.086:0.086:0.086)) + (IOPATH B Y (0.091:0.092:0.093) (0.076:0.077:0.077)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._353_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.126:0.126:0.126) (0.150:0.150:0.150)) + (IOPATH A Y (0.153:0.153:0.153) (0.081:0.081:0.081)) + (IOPATH B Y (0.096:0.097:0.097) (0.119:0.121:0.124)) + (IOPATH B Y (0.102:0.104:0.106) (0.051:0.052:0.052)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._354_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.128:0.128:0.128) (0.306:0.306:0.306)) + (IOPATH B X (0.109:0.109:0.109) (0.272:0.273:0.273)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor3b_2") + (INSTANCE mprj2._355_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.262:0.262:0.262) (0.087:0.087:0.087)) + (IOPATH B Y (0.230:0.230:0.230) (0.073:0.073:0.073)) + (IOPATH C_N Y (0.243:0.243:0.243) (0.185:0.185:0.185)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4b_2") + (INSTANCE mprj2._356_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.388:0.388:0.388) (0.300:0.300:0.300)) + (IOPATH B X (0.312:0.312:0.312) (0.264:0.264:0.264)) + (IOPATH C X (0.328:0.329:0.329) (0.283:0.285:0.286)) + (IOPATH D X (0.357:0.357:0.358) (0.299:0.303:0.307)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3_2") + (INSTANCE mprj2._357_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.118:0.118:0.118) (0.127:0.127:0.127)) + (IOPATH B Y (0.117:0.117:0.117) (0.128:0.128:0.128)) + (IOPATH C Y (0.100:0.103:0.107) (0.135:0.136:0.136)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._358_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.154:0.154:0.154) (0.168:0.168:0.168)) + (IOPATH B X (0.156:0.156:0.156) (0.191:0.191:0.191)) + (IOPATH C X (0.175:0.176:0.177) (0.224:0.226:0.228)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21o_2") + (INSTANCE mprj2._359_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.142:0.142:0.142) (0.205:0.205:0.205)) + (IOPATH A2 X (0.136:0.136:0.136) (0.214:0.214:0.214)) + (IOPATH B1 X (0.102:0.102:0.102) (0.191:0.191:0.191)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3b_2") + (INSTANCE mprj2._360_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.223:0.223:0.224) (0.206:0.206:0.206)) + (IOPATH B X (0.175:0.176:0.177) (0.211:0.214:0.216)) + (IOPATH C X (0.166:0.166:0.167) (0.195:0.196:0.196)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._361_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.104:0.104:0.104) (0.126:0.126:0.126)) + (IOPATH A Y (0.134:0.134:0.134) (0.063:0.063:0.063)) + (IOPATH B Y (0.115:0.115:0.115) (0.133:0.134:0.134)) + (IOPATH B Y (0.117:0.117:0.117) (0.064:0.064:0.064)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._362_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.055:0.055:0.055) (0.043:0.043:0.043)) + (IOPATH B Y (0.077:0.078:0.079) (0.063:0.063:0.063)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._363_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.246:0.246:0.246) (0.210:0.210:0.210)) + (IOPATH B X (0.270:0.270:0.270) (0.249:0.249:0.249)) + (IOPATH C X (0.289:0.289:0.289) (0.280:0.280:0.280)) + (IOPATH D X (0.286:0.286:0.286) (0.278:0.279:0.280)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._364_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.239:0.239:0.239) (0.238:0.238:0.238)) + (IOPATH B X (0.187:0.187:0.187) (0.231:0.231:0.231)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._365_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.121:0.121:0.121) (0.143:0.143:0.143)) + (IOPATH A Y (0.151:0.151:0.151) (0.078:0.078:0.078)) + (IOPATH B Y (0.106:0.106:0.106) (0.123:0.124:0.125)) + (IOPATH B Y (0.110:0.111:0.112) (0.059:0.059:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._366_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.245:0.245:0.245) (0.247:0.247:0.247)) + (IOPATH B X (0.196:0.196:0.196) (0.240:0.240:0.240)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._367_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.239:0.239:0.239) (0.216:0.217:0.218)) + (IOPATH B X (0.213:0.213:0.213) (0.221:0.221:0.221)) + (IOPATH C X (0.216:0.217:0.217) (0.234:0.234:0.234)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._368_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.094:0.094:0.094) (0.039:0.039:0.039)) + (IOPATH B Y (0.068:0.068:0.069) (0.033:0.033:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._369_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.150:0.150:0.150) (0.205:0.205:0.205)) + (IOPATH A2 X (0.172:0.172:0.172) (0.248:0.248:0.248)) + (IOPATH A3 X (0.165:0.165:0.165) (0.249:0.250:0.251)) + (IOPATH B1 X (0.093:0.093:0.093) (0.207:0.207:0.207)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._370_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.200:0.201:0.203) (0.215:0.215:0.215)) + (IOPATH B X (0.129:0.129:0.129) (0.186:0.186:0.186)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._371_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.112:0.114:0.116) (0.042:0.043:0.044)) + (IOPATH B Y (0.071:0.071:0.071) (0.032:0.032:0.032)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a22o_2") + (INSTANCE mprj2._372_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.150:0.150:0.150) (0.241:0.241:0.241)) + (IOPATH A2 X (0.126:0.128:0.129) (0.239:0.241:0.242)) + (IOPATH B1 X (0.120:0.120:0.120) (0.200:0.200:0.200)) + (IOPATH B2 X (0.122:0.122:0.123) (0.207:0.208:0.209)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._373_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.155:0.155:0.155) (0.084:0.084:0.084)) + (IOPATH A X (0.129:0.129:0.129) (0.185:0.185:0.185)) + (IOPATH B X (0.118:0.118:0.119) (0.073:0.073:0.073)) + (IOPATH B X (0.130:0.130:0.130) (0.146:0.147:0.148)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._374_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.289:0.289:0.289) (0.232:0.232:0.232)) + (IOPATH B X (0.321:0.321:0.321) (0.271:0.272:0.273)) + (IOPATH C X (0.299:0.299:0.299) (0.270:0.270:0.271)) + (IOPATH D X (0.303:0.303:0.303) (0.279:0.279:0.279)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._375_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.227:0.227:0.227) (0.216:0.216:0.216)) + (IOPATH B X (0.204:0.204:0.204) (0.218:0.218:0.218)) + (IOPATH C X (0.222:0.222:0.222) (0.236:0.238:0.239)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._376_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.146:0.146:0.146) (0.076:0.076:0.076)) + (IOPATH A X (0.122:0.122:0.122) (0.175:0.175:0.175)) + (IOPATH B X (0.103:0.104:0.104) (0.054:0.054:0.054)) + (IOPATH B X (0.118:0.118:0.118) (0.131:0.132:0.133)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._377_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.131:0.131:0.131) (0.057:0.057:0.057)) + (IOPATH A2 Y (0.150:0.151:0.153) (0.075:0.075:0.075)) + (IOPATH B1 Y (0.134:0.134:0.134) (0.050:0.050:0.050)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._378_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.219:0.219:0.219) (0.226:0.226:0.226)) + (IOPATH B X (0.161:0.161:0.161) (0.211:0.211:0.211)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._379_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.154:0.154:0.154) (0.229:0.229:0.229)) + (IOPATH A2 X (0.121:0.121:0.121) (0.198:0.198:0.199)) + (IOPATH B1 X (0.166:0.166:0.166) (0.135:0.136:0.138)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._380_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.121:0.121:0.121) (0.063:0.063:0.063)) + (IOPATH A2 Y (0.109:0.111:0.113) (0.046:0.046:0.046)) + (IOPATH B1 Y (0.082:0.084:0.085) (0.033:0.033:0.034)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._381_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.144:0.144:0.144) (0.215:0.215:0.215)) + (IOPATH A2 X (0.139:0.139:0.139) (0.200:0.201:0.202)) + (IOPATH B1_N X (0.218:0.220:0.221) (0.150:0.150:0.150)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._382_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.102:0.102:0.102) (0.044:0.044:0.044)) + (IOPATH B Y (0.072:0.073:0.074) (0.035:0.035:0.035)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._383_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.108:0.109:0.110) (0.056:0.056:0.056)) + (IOPATH B Y (0.081:0.081:0.081) (0.036:0.036:0.036)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._384_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.483:0.483:0.483) (0.459:0.459:0.459)) + (IOPATH B Y (0.411:0.411:0.411) (0.348:0.348:0.348)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._385_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.416:0.416:0.416) (0.406:0.406:0.406)) + (IOPATH B Y (0.322:0.322:0.322) (0.262:0.262:0.262)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._386_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.141:0.141:0.141) (0.070:0.070:0.071)) + (IOPATH B Y (0.148:0.148:0.148) (0.080:0.081:0.081)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__mux2_1") + (INSTANCE mprj2._387_) + (DELAY + (ABSOLUTE + (IOPATH A0 X (0.138:0.138:0.138) (0.290:0.290:0.290)) + (IOPATH A1 X (0.130:0.131:0.132) (0.293:0.298:0.302)) + (IOPATH S X (0.216:0.216:0.216) (0.335:0.335:0.335)) + (IOPATH S X (0.155:0.155:0.155) (0.324:0.324:0.324)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._388_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.152:0.152:0.152) (0.080:0.080:0.080)) + (IOPATH A X (0.127:0.127:0.127) (0.180:0.180:0.180)) + (IOPATH B X (0.132:0.132:0.132) (0.082:0.082:0.082)) + (IOPATH B X (0.137:0.137:0.137) (0.160:0.160:0.160)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._389_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.151:0.151:0.151) (0.674:0.674:0.674)) + (IOPATH B X (0.144:0.144:0.144) (0.652:0.652:0.652)) + (IOPATH C X (0.148:0.148:0.148) (0.621:0.621:0.621)) + (IOPATH D X (0.121:0.121:0.121) (0.541:0.541:0.541)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._390_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.175:0.175:0.175) (0.697:0.697:0.697)) + (IOPATH B X (0.144:0.144:0.144) (0.664:0.664:0.664)) + (IOPATH C X (0.143:0.143:0.143) (0.630:0.630:0.630)) + (IOPATH D X (0.141:0.141:0.141) (0.561:0.561:0.561)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._391_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.128:0.128:0.128) (0.653:0.653:0.653)) + (IOPATH B X (0.148:0.148:0.148) (0.644:0.644:0.644)) + (IOPATH C X (0.150:0.150:0.150) (0.612:0.612:0.612)) + (IOPATH D X (0.146:0.146:0.146) (0.541:0.541:0.541)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._392_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.151:0.151:0.151) (0.676:0.676:0.676)) + (IOPATH B X (0.121:0.121:0.121) (0.645:0.645:0.645)) + (IOPATH C X (0.102:0.103:0.103) (0.623:0.623:0.623)) + (IOPATH D X (0.095:0.095:0.095) (0.549:0.549:0.549)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._393_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.184:0.184:0.184) (0.713:0.713:0.713)) + (IOPATH B X (0.143:0.143:0.143) (0.677:0.677:0.677)) + (IOPATH C X (0.114:0.114:0.115) (0.648:0.648:0.649)) + (IOPATH D X (0.112:0.112:0.112) (0.580:0.580:0.580)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4b_2") + (INSTANCE mprj2._394_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.139:0.139:0.139) (0.668:0.668:0.668)) + (IOPATH B X (0.141:0.141:0.141) (0.637:0.637:0.637)) + (IOPATH C X (0.122:0.122:0.122) (0.605:0.605:0.605)) + (IOPATH D_N X (0.208:0.208:0.208) (0.586:0.586:0.586)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._395_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.088:0.088:0.088) (0.036:0.036:0.036)) + (IOPATH B Y (0.080:0.080:0.080) (0.038:0.038:0.038)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4bb_2") + (INSTANCE mprj2._396_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.102:0.102:0.102) (0.639:0.639:0.639)) + (IOPATH B X (0.147:0.147:0.147) (0.616:0.616:0.616)) + (IOPATH C_N X (0.199:0.199:0.199) (0.618:0.618:0.618)) + (IOPATH D_N X (0.182:0.182:0.181) (0.528:0.528:0.528)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._397_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.176:0.176:0.176) (0.700:0.700:0.700)) + (IOPATH B X (0.146:0.146:0.146) (0.666:0.666:0.666)) + (IOPATH C X (0.148:0.148:0.148) (0.634:0.634:0.634)) + (IOPATH D X (0.135:0.135:0.135) (0.560:0.560:0.560)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._398_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.147:0.147:0.147) (0.674:0.674:0.674)) + (IOPATH B X (0.160:0.160:0.160) (0.661:0.661:0.661)) + (IOPATH C X (0.130:0.130:0.130) (0.614:0.614:0.614)) + (IOPATH D X (0.121:0.121:0.121) (0.543:0.543:0.543)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._399_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.155:0.156:0.156) (0.756:0.756:0.756)) + (IOPATH B X (0.149:0.149:0.150) (0.731:0.731:0.731)) + (IOPATH C X (0.150:0.150:0.151) (0.700:0.700:0.701)) + (IOPATH D X (0.144:0.144:0.145) (0.628:0.628:0.629)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._400_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.104:0.105:0.105) (0.052:0.052:0.052)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._401_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.152:0.152:0.152) (0.676:0.676:0.676)) + (IOPATH B X (0.150:0.150:0.150) (0.657:0.657:0.657)) + (IOPATH C X (0.145:0.145:0.145) (0.621:0.621:0.621)) + (IOPATH D X (0.142:0.142:0.142) (0.552:0.552:0.552)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._402_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.161:0.161:0.161) (0.688:0.688:0.688)) + (IOPATH B X (0.147:0.147:0.147) (0.663:0.663:0.663)) + (IOPATH C X (0.128:0.128:0.128) (0.622:0.622:0.622)) + (IOPATH D X (0.153:0.153:0.153) (0.564:0.564:0.564)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._403_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.150:0.150:0.150) (0.664:0.664:0.664)) + (IOPATH B X (0.144:0.144:0.144) (0.642:0.642:0.642)) + (IOPATH C X (0.117:0.117:0.117) (0.598:0.598:0.598)) + (IOPATH D X (0.142:0.142:0.142) (0.540:0.540:0.540)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._404_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.130:0.130:0.130) (0.660:0.660:0.660)) + (IOPATH B X (0.136:0.136:0.136) (0.644:0.644:0.644)) + (IOPATH C X (0.133:0.133:0.133) (0.609:0.609:0.609)) + (IOPATH D X (0.134:0.134:0.134) (0.542:0.542:0.542)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._405_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.114:0.114:0.114) (0.696:0.696:0.696)) + (IOPATH B X (0.115:0.116:0.116) (0.679:0.679:0.680)) + (IOPATH C X (0.109:0.109:0.110) (0.641:0.641:0.641)) + (IOPATH D X (0.107:0.107:0.107) (0.573:0.573:0.573)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._406_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.154:0.154:0.154) (0.326:0.326:0.326)) + (IOPATH B X (0.129:0.129:0.129) (0.292:0.292:0.292)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._407_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.213:0.213:0.213) (0.191:0.191:0.191)) + (IOPATH B X (0.195:0.195:0.195) (0.197:0.197:0.197)) + (IOPATH C X (0.204:0.204:0.204) (0.214:0.214:0.214)) + (IOPATH D X (0.210:0.210:0.210) (0.224:0.224:0.224)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4b_2") + (INSTANCE mprj2._408_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.136:0.136:0.136) (0.684:0.684:0.684)) + (IOPATH B X (0.165:0.165:0.165) (0.665:0.665:0.665)) + (IOPATH C X (0.112:0.113:0.113) (0.623:0.623:0.623)) + (IOPATH D_N X (0.203:0.203:0.203) (0.594:0.594:0.594)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._409_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.128:0.128:0.128) (0.668:0.668:0.668)) + (IOPATH B X (0.140:0.140:0.140) (0.654:0.654:0.654)) + (IOPATH C X (0.131:0.131:0.131) (0.616:0.616:0.616)) + (IOPATH D X (0.157:0.157:0.157) (0.560:0.560:0.560)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4bb_2") + (INSTANCE mprj2._410_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.165:0.165:0.165) (0.639:0.639:0.639)) + (IOPATH B X (0.133:0.133:0.133) (0.599:0.599:0.599)) + (IOPATH C_N X (0.190:0.190:0.190) (0.602:0.602:0.602)) + (IOPATH D_N X (0.179:0.179:0.179) (0.518:0.518:0.518)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._411_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.177:0.177:0.177) (0.782:0.782:0.782)) + (IOPATH B X (0.177:0.177:0.177) (0.762:0.762:0.762)) + (IOPATH C X (0.170:0.170:0.171) (0.726:0.726:0.726)) + (IOPATH D X (0.165:0.165:0.166) (0.652:0.652:0.652)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._412_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.128:0.128:0.129) (0.069:0.069:0.069)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._413_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.118:0.118:0.118) (0.056:0.056:0.056)) + (IOPATH B Y (0.066:0.066:0.066) (0.033:0.033:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._414_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.110:0.110:0.110) (0.095:0.095:0.095)) + (IOPATH B Y (0.102:0.102:0.102) (0.084:0.084:0.084)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._415_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.120:0.121:0.121) (0.168:0.168:0.168)) + (IOPATH B X (0.135:0.135:0.136) (0.186:0.190:0.195)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._416_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.130:0.130:0.130) (0.154:0.154:0.154)) + (IOPATH A Y (0.160:0.160:0.160) (0.086:0.086:0.086)) + (IOPATH B Y (0.100:0.100:0.101) (0.123:0.127:0.131)) + (IOPATH B Y (0.110:0.114:0.118) (0.055:0.055:0.055)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._417_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.346:0.346:0.346) (0.267:0.267:0.267)) + (IOPATH B X (0.330:0.330:0.330) (0.281:0.281:0.281)) + (IOPATH C X (0.328:0.328:0.328) (0.293:0.293:0.293)) + (IOPATH D X (0.351:0.351:0.351) (0.324:0.324:0.324)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._418_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.172:0.172:0.172) (0.220:0.220:0.220)) + (IOPATH A2 X (0.136:0.136:0.136) (0.219:0.219:0.219)) + (IOPATH A3 X (0.171:0.171:0.171) (0.262:0.262:0.262)) + (IOPATH B1 X (0.103:0.103:0.103) (0.213:0.213:0.213)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._419_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.212:0.213:0.215) (0.229:0.229:0.229)) + (IOPATH B X (0.126:0.126:0.126) (0.182:0.182:0.182)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._420_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.094:0.094:0.094) (0.082:0.082:0.082)) + (IOPATH B Y (0.102:0.104:0.105) (0.094:0.094:0.094)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._421_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.120:0.120:0.120) (0.296:0.296:0.296)) + (IOPATH B X (0.130:0.130:0.130) (0.275:0.276:0.277)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._422_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.178:0.178:0.178) (0.219:0.219:0.219)) + (IOPATH B X (0.166:0.167:0.168) (0.193:0.193:0.194)) + (IOPATH C X (0.160:0.160:0.160) (0.202:0.203:0.203)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._423_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.136:0.136:0.136) (0.162:0.162:0.162)) + (IOPATH A Y (0.164:0.164:0.164) (0.090:0.090:0.090)) + (IOPATH B Y (0.097:0.097:0.098) (0.123:0.123:0.124)) + (IOPATH B Y (0.107:0.107:0.108) (0.052:0.053:0.053)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._424_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.184:0.184:0.184) (0.229:0.229:0.229)) + (IOPATH A2 X (0.148:0.148:0.148) (0.229:0.229:0.229)) + (IOPATH A3 X (0.167:0.167:0.167) (0.249:0.250:0.251)) + (IOPATH B1 X (0.117:0.117:0.117) (0.222:0.222:0.222)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand4_2") + (INSTANCE mprj2._425_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.115:0.115:0.115) (0.126:0.126:0.126)) + (IOPATH B Y (0.100:0.100:0.100) (0.109:0.109:0.109)) + (IOPATH C Y (0.120:0.120:0.120) (0.124:0.124:0.124)) + (IOPATH D Y (0.113:0.115:0.116) (0.133:0.133:0.133)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._426_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.173:0.173:0.173) (0.215:0.215:0.215)) + (IOPATH B X (0.155:0.155:0.155) (0.184:0.184:0.184)) + (IOPATH C X (0.166:0.168:0.170) (0.214:0.219:0.224)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._427_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.273:0.273:0.273) (0.230:0.230:0.230)) + (IOPATH B X (0.236:0.236:0.236) (0.225:0.225:0.225)) + (IOPATH C X (0.232:0.232:0.232) (0.232:0.232:0.232)) + (IOPATH D X (0.248:0.248:0.248) (0.256:0.256:0.256)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._428_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.218:0.218:0.218) (0.216:0.217:0.219)) + (IOPATH B X (0.190:0.190:0.190) (0.219:0.221:0.222)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211oi_2") + (INSTANCE mprj2._429_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.156:0.156:0.156) (0.047:0.047:0.047)) + (IOPATH A2 Y (0.213:0.217:0.221) (0.062:0.065:0.067)) + (IOPATH B1 Y (0.183:0.183:0.184) (0.050:0.050:0.050)) + (IOPATH C1 Y (0.130:0.130:0.130) (0.038:0.038:0.038)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._430_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.108:0.108:0.108) (0.093:0.093:0.093)) + (IOPATH B Y (0.104:0.105:0.105) (0.088:0.088:0.088)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o211a_2") + (INSTANCE mprj2._431_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.181:0.181:0.181) (0.264:0.264:0.264)) + (IOPATH A2 X (0.164:0.164:0.164) (0.232:0.233:0.233)) + (IOPATH B1 X (0.169:0.169:0.170) (0.132:0.134:0.136)) + (IOPATH C1 X (0.173:0.173:0.174) (0.160:0.160:0.160)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._432_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.207:0.207:0.207) (0.203:0.203:0.203)) + (IOPATH B X (0.201:0.201:0.201) (0.218:0.218:0.218)) + (IOPATH C X (0.204:0.205:0.205) (0.226:0.226:0.227)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ai_2") + (INSTANCE mprj2._433_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.132:0.132:0.132) (0.059:0.059:0.059)) + (IOPATH A2 Y (0.122:0.123:0.125) (0.057:0.058:0.058)) + (IOPATH B1 Y (0.102:0.102:0.102) (0.070:0.070:0.071)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._434_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.106:0.106:0.106) (0.047:0.047:0.047)) + (IOPATH A2 Y (0.132:0.134:0.135) (0.058:0.059:0.059)) + (IOPATH B1 Y (0.091:0.094:0.096) (0.035:0.037:0.040)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._435_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.119:0.119:0.119) (0.296:0.296:0.296)) + (IOPATH B X (0.098:0.098:0.098) (0.261:0.262:0.262)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._436_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.082:0.082:0.082) (0.069:0.069:0.069)) + (IOPATH B Y (0.075:0.075:0.076) (0.061:0.061:0.061)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._437_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.174:0.174:0.174) (0.215:0.215:0.216)) + (IOPATH B X (0.149:0.149:0.149) (0.185:0.185:0.185)) + (IOPATH C X (0.163:0.164:0.164) (0.194:0.196:0.198)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._438_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.202:0.202:0.202) (0.181:0.181:0.181)) + (IOPATH B X (0.214:0.214:0.214) (0.209:0.209:0.209)) + (IOPATH C X (0.237:0.237:0.237) (0.244:0.244:0.244)) + (IOPATH D X (0.223:0.223:0.223) (0.232:0.232:0.232)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._439_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.248:0.248:0.248) (0.220:0.221:0.222)) + (IOPATH B X (0.223:0.223:0.223) (0.224:0.226:0.227)) + (IOPATH C X (0.225:0.225:0.225) (0.236:0.237:0.239)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._440_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.093:0.093:0.093) (0.038:0.038:0.038)) + (IOPATH A2 Y (0.112:0.114:0.117) (0.047:0.047:0.048)) + (IOPATH B1 Y (0.090:0.091:0.092) (0.033:0.033:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._441_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.181:0.181:0.181) (0.202:0.202:0.202)) + (IOPATH B X (0.170:0.170:0.170) (0.208:0.209:0.210)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._442_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.104:0.104:0.104) (0.050:0.050:0.050)) + (IOPATH B Y (0.068:0.069:0.070) (0.034:0.034:0.034)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._443_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.085:0.085:0.086) (0.037:0.037:0.037)) + (IOPATH B Y (0.068:0.068:0.068) (0.031:0.031:0.031)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._444_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.139:0.139:0.139) (0.173:0.173:0.173)) + (IOPATH B X (0.151:0.151:0.151) (0.200:0.200:0.200)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._445_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.359:0.359:0.359) (0.263:0.265:0.266)) + (IOPATH B X (0.340:0.340:0.340) (0.276:0.277:0.278)) + (IOPATH C X (0.342:0.342:0.342) (0.290:0.292:0.293)) + (IOPATH D X (0.341:0.341:0.341) (0.298:0.298:0.299)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._446_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.142:0.142:0.142) (0.213:0.213:0.213)) + (IOPATH A2 X (0.118:0.118:0.118) (0.187:0.187:0.188)) + (IOPATH B1_N X (0.242:0.243:0.244) (0.184:0.184:0.184)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._447_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.158:0.158:0.158) (0.086:0.086:0.086)) + (IOPATH A X (0.132:0.132:0.132) (0.188:0.188:0.188)) + (IOPATH B X (0.120:0.121:0.122) (0.077:0.077:0.077)) + (IOPATH B X (0.132:0.132:0.132) (0.149:0.150:0.151)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._448_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.131:0.131:0.131) (0.069:0.069:0.069)) + (IOPATH A2 Y (0.137:0.138:0.139) (0.073:0.073:0.073)) + (IOPATH B1 Y (0.100:0.100:0.100) (0.035:0.035:0.035)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._449_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.198:0.198:0.198) (0.215:0.215:0.215)) + (IOPATH B X (0.224:0.224:0.224) (0.257:0.257:0.257)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._450_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.205:0.205:0.205) (0.208:0.209:0.210)) + (IOPATH B X (0.176:0.176:0.176) (0.212:0.213:0.213)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._451_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.101:0.101:0.101) (0.042:0.042:0.042)) + (IOPATH B Y (0.072:0.073:0.073) (0.035:0.035:0.035)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._452_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.242:0.242:0.242) (0.227:0.227:0.227)) + (IOPATH B X (0.258:0.258:0.258) (0.248:0.250:0.251)) + (IOPATH C X (0.233:0.233:0.233) (0.246:0.247:0.247)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._453_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.129:0.129:0.129) (0.060:0.060:0.060)) + (IOPATH B Y (0.087:0.088:0.088) (0.038:0.038:0.038)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._454_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.097:0.097:0.098) (0.046:0.046:0.046)) + (IOPATH B Y (0.060:0.063:0.066) (0.035:0.035:0.035)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._455_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.279:0.279:0.279) (0.230:0.230:0.230)) + (IOPATH B X (0.246:0.246:0.246) (0.227:0.227:0.227)) + (IOPATH C X (0.285:0.285:0.285) (0.266:0.268:0.269)) + (IOPATH D X (0.267:0.267:0.267) (0.259:0.260:0.260)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._456_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.162:0.162:0.162) (0.088:0.088:0.088)) + (IOPATH A X (0.136:0.136:0.136) (0.189:0.189:0.189)) + (IOPATH B X (0.113:0.113:0.114) (0.063:0.063:0.063)) + (IOPATH B X (0.128:0.128:0.128) (0.138:0.139:0.139)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._457_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.177:0.177:0.177) (0.198:0.198:0.198)) + (IOPATH B X (0.149:0.149:0.149) (0.191:0.193:0.194)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._458_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.155:0.155:0.155) (0.083:0.083:0.083)) + (IOPATH A X (0.129:0.129:0.129) (0.184:0.184:0.184)) + (IOPATH B X (0.104:0.105:0.106) (0.059:0.059:0.059)) + (IOPATH B X (0.121:0.121:0.121) (0.132:0.133:0.134)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._459_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.247:0.247:0.247) (0.213:0.213:0.213)) + (IOPATH B X (0.241:0.241:0.241) (0.232:0.232:0.232)) + (IOPATH C X (0.231:0.231:0.231) (0.237:0.237:0.237)) + (IOPATH D X (0.252:0.252:0.252) (0.265:0.265:0.265)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._460_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.285:0.285:0.285) (0.243:0.244:0.245)) + (IOPATH B X (0.258:0.258:0.258) (0.249:0.250:0.250)) + (IOPATH C X (0.254:0.254:0.254) (0.254:0.255:0.256)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._461_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.142:0.142:0.142) (0.213:0.213:0.213)) + (IOPATH A2 X (0.112:0.112:0.113) (0.183:0.184:0.184)) + (IOPATH B1_N X (0.232:0.233:0.233) (0.171:0.172:0.172)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._462_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.077:0.077:0.077) (0.064:0.064:0.064)) + (IOPATH B Y (0.094:0.094:0.095) (0.083:0.083:0.083)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._463_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.159:0.159:0.159) (0.085:0.085:0.085)) + (IOPATH A X (0.133:0.133:0.133) (0.185:0.185:0.185)) + (IOPATH B X (0.119:0.119:0.120) (0.072:0.072:0.072)) + (IOPATH B X (0.133:0.133:0.133) (0.144:0.145:0.145)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._464_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.188:0.188:0.188) (0.189:0.189:0.189)) + (IOPATH B X (0.200:0.200:0.200) (0.215:0.215:0.215)) + (IOPATH C X (0.217:0.217:0.217) (0.236:0.237:0.237)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._465_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.125:0.125:0.125) (0.149:0.149:0.149)) + (IOPATH A Y (0.154:0.154:0.154) (0.081:0.081:0.081)) + (IOPATH B Y (0.094:0.096:0.097) (0.119:0.119:0.120)) + (IOPATH B Y (0.103:0.104:0.105) (0.051:0.051:0.052)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._466_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.223:0.223:0.223) (0.193:0.193:0.193)) + (IOPATH B X (0.240:0.240:0.240) (0.226:0.226:0.226)) + (IOPATH C X (0.239:0.239:0.239) (0.235:0.235:0.235)) + (IOPATH D X (0.262:0.262:0.262) (0.258:0.259:0.260)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._467_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.152:0.152:0.152) (0.080:0.080:0.080)) + (IOPATH A X (0.127:0.127:0.127) (0.181:0.181:0.181)) + (IOPATH B X (0.103:0.103:0.104) (0.053:0.053:0.053)) + (IOPATH B X (0.118:0.118:0.118) (0.131:0.132:0.132)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._468_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.151:0.151:0.151) (0.080:0.080:0.080)) + (IOPATH A X (0.126:0.126:0.126) (0.180:0.180:0.180)) + (IOPATH B X (0.101:0.102:0.104) (0.056:0.056:0.056)) + (IOPATH B X (0.119:0.119:0.119) (0.130:0.131:0.132)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._469_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.190:0.190:0.190) (0.191:0.191:0.191)) + (IOPATH B X (0.191:0.191:0.191) (0.211:0.211:0.211)) + (IOPATH C X (0.188:0.188:0.188) (0.223:0.223:0.223)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._470_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.199:0.199:0.199) (0.197:0.197:0.197)) + (IOPATH B X (0.172:0.172:0.172) (0.189:0.191:0.192)) + (IOPATH C X (0.171:0.171:0.171) (0.200:0.201:0.201)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._471_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.282:0.282:0.282) (0.241:0.242:0.243)) + (IOPATH B X (0.255:0.255:0.255) (0.247:0.247:0.248)) + (IOPATH C X (0.247:0.247:0.247) (0.251:0.251:0.252)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._472_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.076:0.076:0.076) (0.063:0.063:0.063)) + (IOPATH B Y (0.090:0.091:0.092) (0.080:0.080:0.080)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._473_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.154:0.154:0.154) (0.083:0.083:0.083)) + (IOPATH A X (0.129:0.129:0.129) (0.183:0.183:0.183)) + (IOPATH B X (0.114:0.115:0.115) (0.070:0.070:0.070)) + (IOPATH B X (0.129:0.129:0.129) (0.142:0.142:0.143)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._474_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.189:0.189:0.189) (0.189:0.189:0.189)) + (IOPATH B X (0.204:0.204:0.204) (0.218:0.218:0.218)) + (IOPATH C X (0.220:0.220:0.220) (0.237:0.238:0.239)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._475_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.130:0.130:0.130) (0.155:0.155:0.155)) + (IOPATH A Y (0.161:0.161:0.161) (0.086:0.086:0.086)) + (IOPATH B Y (0.095:0.097:0.098) (0.119:0.120:0.120)) + (IOPATH B Y (0.107:0.107:0.108) (0.052:0.052:0.053)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._476_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.161:0.161:0.161) (0.087:0.087:0.087)) + (IOPATH A X (0.135:0.135:0.135) (0.187:0.187:0.187)) + (IOPATH B X (0.108:0.109:0.109) (0.056:0.056:0.056)) + (IOPATH B X (0.123:0.123:0.123) (0.134:0.134:0.135)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._477_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.243:0.243:0.243) (0.211:0.211:0.211)) + (IOPATH B X (0.217:0.217:0.217) (0.213:0.213:0.213)) + (IOPATH C X (0.227:0.227:0.227) (0.234:0.234:0.234)) + (IOPATH D X (0.249:0.249:0.249) (0.263:0.263:0.263)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._478_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.327:0.327:0.327) (0.247:0.248:0.250)) + (IOPATH B X (0.306:0.306:0.306) (0.260:0.261:0.261)) + (IOPATH C X (0.299:0.299:0.299) (0.266:0.267:0.268)) + (IOPATH D X (0.307:0.307:0.307) (0.277:0.278:0.279)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a41o_2") + (INSTANCE mprj2._479_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.209:0.209:0.209) (0.237:0.237:0.237)) + (IOPATH A2 X (0.209:0.209:0.209) (0.263:0.263:0.263)) + (IOPATH A3 X (0.215:0.215:0.215) (0.289:0.289:0.289)) + (IOPATH A4 X (0.204:0.204:0.204) (0.276:0.277:0.277)) + (IOPATH B1 X (0.106:0.106:0.106) (0.235:0.235:0.235)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._480_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.207:0.209:0.210) (0.225:0.225:0.225)) + (IOPATH B X (0.122:0.123:0.125) (0.176:0.177:0.178)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._481_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.148:0.148:0.148) (0.076:0.076:0.076)) + (IOPATH A X (0.124:0.124:0.124) (0.176:0.176:0.176)) + (IOPATH B X (0.115:0.116:0.117) (0.072:0.072:0.072)) + (IOPATH B X (0.131:0.131:0.131) (0.142:0.143:0.144)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._482_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.231:0.231:0.231) (0.219:0.219:0.219)) + (IOPATH B X (0.224:0.224:0.224) (0.232:0.232:0.232)) + (IOPATH C X (0.243:0.243:0.243) (0.251:0.252:0.254)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._483_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.108:0.108:0.108) (0.050:0.050:0.050)) + (IOPATH A2 Y (0.130:0.131:0.132) (0.067:0.067:0.067)) + (IOPATH B1 Y (0.104:0.104:0.104) (0.037:0.037:0.037)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._484_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.095:0.095:0.096) (0.044:0.044:0.044)) + (IOPATH B Y (0.074:0.074:0.074) (0.033:0.033:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._485_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.223:0.223:0.223) (0.192:0.192:0.192)) + (IOPATH B X (0.243:0.243:0.243) (0.228:0.228:0.228)) + (IOPATH C X (0.242:0.242:0.242) (0.237:0.237:0.237)) + (IOPATH D X (0.267:0.267:0.267) (0.259:0.261:0.262)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._486_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.151:0.151:0.151) (0.079:0.079:0.079)) + (IOPATH A X (0.126:0.126:0.126) (0.179:0.179:0.179)) + (IOPATH B X (0.109:0.110:0.110) (0.061:0.061:0.061)) + (IOPATH B X (0.124:0.124:0.124) (0.136:0.137:0.137)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._487_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.149:0.149:0.149) (0.077:0.077:0.077)) + (IOPATH A X (0.125:0.125:0.125) (0.177:0.177:0.177)) + (IOPATH B X (0.106:0.107:0.108) (0.058:0.058:0.058)) + (IOPATH B X (0.123:0.123:0.123) (0.133:0.134:0.135)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._488_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.209:0.209:0.209) (0.214:0.214:0.214)) + (IOPATH B X (0.138:0.138:0.139) (0.227:0.228:0.228)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._489_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.182:0.182:0.182) (0.204:0.204:0.204)) + (IOPATH B X (0.192:0.192:0.192) (0.230:0.230:0.230)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._490_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.103:0.103:0.103) (0.046:0.046:0.046)) + (IOPATH B Y (0.071:0.072:0.072) (0.034:0.034:0.034)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._491_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.121:0.121:0.121) (0.296:0.296:0.296)) + (IOPATH B X (0.102:0.102:0.102) (0.263:0.263:0.264)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._492_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.095:0.095:0.095) (0.083:0.083:0.083)) + (IOPATH B Y (0.089:0.090:0.090) (0.074:0.074:0.074)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._493_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.166:0.166:0.166) (0.210:0.210:0.211)) + (IOPATH B X (0.152:0.152:0.152) (0.188:0.188:0.188)) + (IOPATH C X (0.170:0.170:0.171) (0.202:0.205:0.207)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._494_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.278:0.278:0.278) (0.229:0.229:0.229)) + (IOPATH B X (0.295:0.295:0.295) (0.263:0.263:0.263)) + (IOPATH C X (0.306:0.306:0.306) (0.287:0.287:0.287)) + (IOPATH D X (0.286:0.286:0.286) (0.271:0.271:0.271)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._495_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.122:0.122:0.122) (0.145:0.145:0.145)) + (IOPATH A Y (0.150:0.150:0.150) (0.078:0.078:0.078)) + (IOPATH B Y (0.097:0.097:0.098) (0.119:0.121:0.124)) + (IOPATH B Y (0.104:0.106:0.107) (0.052:0.052:0.053)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._496_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.122:0.122:0.122) (0.300:0.300:0.300)) + (IOPATH B X (0.122:0.122:0.122) (0.273:0.274:0.275)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._497_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.080:0.080:0.080) (0.067:0.067:0.067)) + (IOPATH B Y (0.082:0.083:0.084) (0.073:0.073:0.073)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._498_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.169:0.169:0.170) (0.212:0.212:0.212)) + (IOPATH B X (0.161:0.161:0.161) (0.189:0.189:0.189)) + (IOPATH C X (0.169:0.170:0.170) (0.201:0.202:0.203)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._499_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.184:0.184:0.184) (0.206:0.206:0.206)) + (IOPATH B X (0.159:0.159:0.159) (0.205:0.205:0.205)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._500_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.184:0.184:0.184) (0.194:0.195:0.197)) + (IOPATH B X (0.168:0.168:0.168) (0.207:0.208:0.208)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._501_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.099:0.099:0.099) (0.041:0.041:0.041)) + (IOPATH A2 Y (0.119:0.120:0.121) (0.048:0.049:0.049)) + (IOPATH B1 Y (0.092:0.092:0.093) (0.033:0.033:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._502_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.220:0.220:0.220) (0.212:0.212:0.212)) + (IOPATH B X (0.217:0.217:0.217) (0.220:0.221:0.222)) + (IOPATH C X (0.206:0.206:0.206) (0.226:0.227:0.227)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._503_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.111:0.111:0.111) (0.053:0.053:0.053)) + (IOPATH B Y (0.069:0.070:0.070) (0.033:0.033:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._504_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.093:0.093:0.094) (0.041:0.041:0.041)) + (IOPATH B Y (0.074:0.074:0.074) (0.034:0.034:0.034)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._505_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.163:0.163:0.163) (0.189:0.189:0.189)) + (IOPATH B X (0.149:0.149:0.149) (0.200:0.200:0.200)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._506_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.225:0.225:0.225) (0.206:0.207:0.209)) + (IOPATH B X (0.213:0.213:0.213) (0.221:0.221:0.222)) + (IOPATH C X (0.212:0.212:0.212) (0.230:0.230:0.230)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._507_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.143:0.143:0.143) (0.214:0.214:0.214)) + (IOPATH A2 X (0.122:0.122:0.122) (0.189:0.190:0.190)) + (IOPATH B1_N X (0.224:0.225:0.226) (0.159:0.159:0.159)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._508_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.232:0.232:0.232) (0.235:0.235:0.235)) + (IOPATH B X (0.210:0.210:0.210) (0.234:0.235:0.236)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._509_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.112:0.112:0.112) (0.053:0.053:0.053)) + (IOPATH B Y (0.069:0.070:0.071) (0.034:0.034:0.034)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._510_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.095:0.096:0.096) (0.048:0.048:0.048)) + (IOPATH B Y (0.070:0.070:0.070) (0.031:0.031:0.031)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._511_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.160:0.160:0.160) (0.087:0.087:0.087)) + (IOPATH A X (0.134:0.134:0.134) (0.189:0.189:0.189)) + (IOPATH B X (0.112:0.112:0.113) (0.067:0.067:0.067)) + (IOPATH B X (0.127:0.127:0.127) (0.140:0.140:0.140)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._512_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.157:0.157:0.157) (0.082:0.082:0.082)) + (IOPATH A2 Y (0.149:0.150:0.150) (0.072:0.072:0.072)) + (IOPATH B1 Y (0.124:0.124:0.124) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._513_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.256:0.256:0.256) (0.216:0.216:0.216)) + (IOPATH B X (0.277:0.277:0.277) (0.254:0.254:0.254)) + (IOPATH C X (0.255:0.255:0.255) (0.251:0.251:0.251)) + (IOPATH D X (0.253:0.253:0.253) (0.248:0.249:0.250)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._514_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.088:0.093:0.097) (0.045:0.046:0.047)) + (IOPATH B Y (0.069:0.070:0.071) (0.034:0.034:0.034)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._515_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.222:0.222:0.222) (0.197:0.197:0.197)) + (IOPATH B X (0.201:0.201:0.201) (0.200:0.200:0.200)) + (IOPATH C X (0.206:0.206:0.206) (0.215:0.215:0.215)) + (IOPATH D X (0.221:0.221:0.221) (0.237:0.237:0.237)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._516_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.348:0.348:0.348) (0.257:0.258:0.260)) + (IOPATH B X (0.342:0.342:0.342) (0.280:0.280:0.281)) + (IOPATH C X (0.341:0.341:0.341) (0.291:0.292:0.292)) + (IOPATH D X (0.349:0.349:0.349) (0.300:0.301:0.303)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._517_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.141:0.141:0.141) (0.212:0.212:0.212)) + (IOPATH A2 X (0.121:0.121:0.121) (0.186:0.187:0.188)) + (IOPATH B1_N X (0.242:0.243:0.245) (0.184:0.184:0.184)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._518_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.164:0.164:0.164) (0.091:0.091:0.091)) + (IOPATH A X (0.137:0.137:0.137) (0.193:0.193:0.193)) + (IOPATH B X (0.123:0.124:0.125) (0.079:0.079:0.079)) + (IOPATH B X (0.135:0.135:0.135) (0.151:0.152:0.153)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._519_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.144:0.144:0.144) (0.077:0.077:0.077)) + (IOPATH A2 Y (0.146:0.147:0.148) (0.078:0.078:0.078)) + (IOPATH B1 Y (0.112:0.112:0.112) (0.041:0.041:0.041)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._520_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.278:0.278:0.278) (0.249:0.249:0.249)) + (IOPATH B X (0.250:0.250:0.250) (0.250:0.250:0.250)) + (IOPATH C X (0.265:0.265:0.265) (0.268:0.269:0.271)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._521_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.095:0.095:0.095) (0.040:0.040:0.040)) + (IOPATH B Y (0.072:0.072:0.073) (0.036:0.037:0.037)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._522_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.110:0.110:0.110) (0.053:0.053:0.053)) + (IOPATH B Y (0.074:0.074:0.075) (0.037:0.037:0.037)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._523_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.087:0.087:0.087) (0.073:0.073:0.073)) + (IOPATH B Y (0.081:0.082:0.083) (0.071:0.071:0.071)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._524_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.186:0.188:0.190) (0.203:0.203:0.203)) + (IOPATH B X (0.128:0.129:0.129) (0.180:0.183:0.185)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._525_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.296:0.296:0.296) (0.243:0.243:0.243)) + (IOPATH B X (0.273:0.273:0.273) (0.251:0.251:0.251)) + (IOPATH C X (0.255:0.255:0.255) (0.247:0.247:0.247)) + (IOPATH D X (0.276:0.276:0.276) (0.275:0.275:0.275)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._526_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.290:0.290:0.290) (0.259:0.260:0.261)) + (IOPATH B X (0.259:0.259:0.259) (0.261:0.262:0.264)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._527_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.096:0.096:0.096) (0.039:0.039:0.039)) + (IOPATH A2 Y (0.117:0.120:0.122) (0.048:0.049:0.049)) + (IOPATH B1 Y (0.110:0.110:0.111) (0.040:0.040:0.041)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._528_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.161:0.161:0.161) (0.089:0.089:0.089)) + (IOPATH A X (0.135:0.135:0.135) (0.191:0.191:0.191)) + (IOPATH B X (0.120:0.120:0.120) (0.075:0.075:0.075)) + (IOPATH B X (0.131:0.131:0.131) (0.149:0.149:0.150)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._529_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.136:0.136:0.136) (0.072:0.072:0.072)) + (IOPATH A2 Y (0.138:0.139:0.139) (0.072:0.072:0.072)) + (IOPATH B1 Y (0.103:0.103:0.103) (0.037:0.037:0.037)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._530_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.270:0.270:0.270) (0.245:0.245:0.245)) + (IOPATH B X (0.239:0.239:0.239) (0.243:0.243:0.243)) + (IOPATH C X (0.254:0.254:0.254) (0.263:0.264:0.264)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._531_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.099:0.098:0.098) (0.041:0.041:0.041)) + (IOPATH B Y (0.074:0.075:0.076) (0.037:0.037:0.037)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._532_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.192:0.192:0.192) (0.174:0.174:0.174)) + (IOPATH B X (0.204:0.204:0.204) (0.201:0.201:0.201)) + (IOPATH C X (0.240:0.240:0.240) (0.247:0.247:0.247)) + (IOPATH D X (0.239:0.239:0.239) (0.247:0.248:0.248)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._533_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.161:0.161:0.161) (0.087:0.087:0.087)) + (IOPATH A X (0.135:0.135:0.135) (0.188:0.188:0.188)) + (IOPATH B X (0.111:0.112:0.113) (0.063:0.063:0.063)) + (IOPATH B X (0.127:0.127:0.127) (0.137:0.138:0.139)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._534_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.228:0.228:0.228) (0.196:0.196:0.196)) + (IOPATH B X (0.240:0.240:0.240) (0.225:0.225:0.225)) + (IOPATH C X (0.276:0.276:0.276) (0.271:0.271:0.271)) + (IOPATH D X (0.260:0.260:0.260) (0.263:0.263:0.263)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._535_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.110:0.111:0.111) (0.105:0.105:0.105)) + (IOPATH B Y (0.098:0.099:0.100) (0.084:0.084:0.085)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._536_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.132:0.132:0.132) (0.211:0.211:0.211)) + (IOPATH A2 X (0.102:0.102:0.102) (0.178:0.179:0.180)) + (IOPATH B1 X (0.123:0.124:0.125) (0.114:0.118:0.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._537_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.286:0.286:0.286) (0.234:0.234:0.234)) + (IOPATH B X (0.298:0.299:0.299) (0.258:0.259:0.261)) + (IOPATH C X (0.274:0.274:0.274) (0.255:0.256:0.257)) + (IOPATH D X (0.276:0.276:0.276) (0.262:0.263:0.264)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._538_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.127:0.127:0.127) (0.151:0.151:0.151)) + (IOPATH A Y (0.157:0.157:0.157) (0.083:0.083:0.083)) + (IOPATH B Y (0.102:0.103:0.104) (0.125:0.129:0.133)) + (IOPATH B Y (0.111:0.115:0.119) (0.056:0.057:0.057)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._539_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.115:0.115:0.115) (0.055:0.055:0.055)) + (IOPATH B Y (0.075:0.076:0.077) (0.038:0.038:0.038)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._540_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.104:0.104:0.104) (0.091:0.091:0.091)) + (IOPATH B Y (0.094:0.095:0.096) (0.083:0.083:0.083)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._541_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.203:0.203:0.203) (0.206:0.206:0.206)) + (IOPATH B X (0.139:0.139:0.140) (0.191:0.194:0.198)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._542_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.163:0.163:0.163) (0.172:0.172:0.172)) + (IOPATH B X (0.203:0.203:0.203) (0.220:0.220:0.220)) + (IOPATH C X (0.185:0.185:0.185) (0.209:0.211:0.212)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._543_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.126:0.126:0.126) (0.150:0.150:0.150)) + (IOPATH A Y (0.156:0.156:0.156) (0.082:0.082:0.082)) + (IOPATH B Y (0.099:0.100:0.100) (0.122:0.125:0.128)) + (IOPATH B Y (0.108:0.111:0.113) (0.054:0.054:0.055)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._544_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.159:0.159:0.159) (0.170:0.170:0.170)) + (IOPATH B X (0.199:0.199:0.199) (0.217:0.217:0.217)) + (IOPATH C X (0.180:0.180:0.180) (0.216:0.216:0.216)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._545_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.203:0.203:0.203) (0.200:0.200:0.200)) + (IOPATH B X (0.178:0.178:0.178) (0.193:0.195:0.196)) + (IOPATH C X (0.172:0.172:0.172) (0.201:0.202:0.202)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._546_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.287:0.287:0.287) (0.243:0.245:0.246)) + (IOPATH B X (0.259:0.259:0.259) (0.247:0.248:0.249)) + (IOPATH C X (0.251:0.251:0.251) (0.253:0.253:0.254)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._547_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.143:0.143:0.143) (0.214:0.214:0.214)) + (IOPATH A2 X (0.114:0.114:0.114) (0.183:0.184:0.184)) + (IOPATH B1_N X (0.232:0.233:0.234) (0.172:0.172:0.172)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._548_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.078:0.078:0.078) (0.066:0.066:0.066)) + (IOPATH B Y (0.093:0.094:0.095) (0.083:0.083:0.083)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._549_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.153:0.153:0.153) (0.081:0.081:0.081)) + (IOPATH A X (0.128:0.128:0.128) (0.182:0.182:0.182)) + (IOPATH B X (0.113:0.114:0.115) (0.069:0.069:0.069)) + (IOPATH B X (0.128:0.128:0.128) (0.141:0.142:0.143)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._550_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.197:0.197:0.197) (0.196:0.196:0.196)) + (IOPATH B X (0.194:0.194:0.194) (0.210:0.210:0.210)) + (IOPATH C X (0.218:0.218:0.218) (0.236:0.237:0.238)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._551_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.130:0.130:0.130) (0.155:0.155:0.155)) + (IOPATH A Y (0.157:0.157:0.157) (0.085:0.085:0.085)) + (IOPATH B Y (0.093:0.094:0.095) (0.118:0.118:0.119)) + (IOPATH B Y (0.101:0.101:0.102) (0.049:0.050:0.051)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._552_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.158:0.158:0.158) (0.086:0.086:0.086)) + (IOPATH A X (0.132:0.132:0.132) (0.187:0.187:0.187)) + (IOPATH B X (0.101:0.102:0.103) (0.053:0.053:0.053)) + (IOPATH B X (0.117:0.117:0.117) (0.130:0.131:0.131)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._553_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.203:0.203:0.203) (0.183:0.183:0.183)) + (IOPATH B X (0.248:0.248:0.248) (0.238:0.238:0.238)) + (IOPATH C X (0.246:0.246:0.246) (0.253:0.253:0.253)) + (IOPATH D X (0.215:0.215:0.215) (0.227:0.227:0.227)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._554_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.348:0.348:0.348) (0.258:0.260:0.261)) + (IOPATH B X (0.325:0.325:0.325) (0.269:0.270:0.271)) + (IOPATH C X (0.318:0.318:0.318) (0.277:0.278:0.279)) + (IOPATH D X (0.325:0.325:0.326) (0.287:0.288:0.289)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a41o_2") + (INSTANCE mprj2._555_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.194:0.194:0.194) (0.226:0.226:0.226)) + (IOPATH A2 X (0.211:0.211:0.211) (0.264:0.264:0.264)) + (IOPATH A3 X (0.210:0.210:0.210) (0.286:0.286:0.286)) + (IOPATH A4 X (0.197:0.197:0.197) (0.270:0.271:0.272)) + (IOPATH B1 X (0.095:0.095:0.095) (0.225:0.225:0.225)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._556_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.211:0.212:0.214) (0.228:0.228:0.228)) + (IOPATH B X (0.119:0.120:0.122) (0.173:0.174:0.175)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._557_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.173:0.173:0.173) (0.096:0.096:0.096)) + (IOPATH A X (0.145:0.145:0.145) (0.197:0.197:0.197)) + (IOPATH B X (0.125:0.126:0.128) (0.079:0.079:0.079)) + (IOPATH B X (0.140:0.140:0.140) (0.149:0.150:0.151)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3_2") + (INSTANCE mprj2._558_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.122:0.122:0.122) (0.133:0.133:0.133)) + (IOPATH B Y (0.113:0.113:0.113) (0.118:0.118:0.118)) + (IOPATH C Y (0.111:0.112:0.113) (0.122:0.122:0.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21o_2") + (INSTANCE mprj2._559_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.158:0.158:0.158) (0.217:0.217:0.217)) + (IOPATH A2 X (0.146:0.146:0.146) (0.218:0.219:0.220)) + (IOPATH B1 X (0.106:0.106:0.106) (0.196:0.196:0.196)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._560_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.133:0.134:0.135) (0.178:0.183:0.188)) + (IOPATH B X (0.120:0.121:0.121) (0.173:0.174:0.175)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._561_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.221:0.221:0.221) (0.191:0.191:0.191)) + (IOPATH B X (0.231:0.231:0.231) (0.218:0.218:0.218)) + (IOPATH C X (0.239:0.239:0.239) (0.235:0.235:0.235)) + (IOPATH D X (0.269:0.269:0.269) (0.263:0.264:0.265)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._562_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.121:0.121:0.121) (0.143:0.143:0.143)) + (IOPATH A Y (0.151:0.151:0.151) (0.078:0.078:0.078)) + (IOPATH B Y (0.102:0.103:0.104) (0.136:0.141:0.145)) + (IOPATH B Y (0.122:0.127:0.131) (0.056:0.057:0.057)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._563_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.145:0.145:0.145) (0.075:0.075:0.075)) + (IOPATH A X (0.121:0.121:0.121) (0.175:0.175:0.175)) + (IOPATH B X (0.101:0.102:0.103) (0.056:0.056:0.056)) + (IOPATH B X (0.119:0.119:0.119) (0.130:0.131:0.132)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._564_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.565:0.565:0.565) (0.580:0.580:0.580)) + (IOPATH B X (0.573:0.573:0.573) (0.564:0.564:0.564)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._565_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.193:0.193:0.193) (0.173:0.173:0.173)) + (IOPATH B Y (0.205:0.205:0.205) (0.183:0.183:0.183)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__mux4_2") + (INSTANCE mprj2._566_) + (DELAY + (ABSOLUTE + (IOPATH A0 X (0.333:0.333:0.333) (0.554:0.554:0.554)) + (IOPATH A1 X (0.331:0.331:0.331) (0.545:0.545:0.545)) + (IOPATH A2 X (0.334:0.334:0.334) (0.559:0.559:0.559)) + (IOPATH A3 X (0.326:0.326:0.326) (0.561:0.561:0.561)) + (IOPATH S0 X (0.457:0.457:0.457) (0.624:0.624:0.624)) + (IOPATH S0 X (0.359:0.359:0.359) (0.543:0.543:0.543)) + (IOPATH S1 X (0.343:0.343:0.343) (0.418:0.418:0.418)) + (IOPATH S1 X (0.316:0.316:0.316) (0.402:0.402:0.402)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._567_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.121:0.122:0.123) (0.078:0.078:0.078)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._568_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.203:0.203:0.203) (0.201:0.201:0.201)) + (IOPATH B X (0.308:0.310:0.312) (0.368:0.369:0.369)) + (IOPATH C X (0.274:0.276:0.277) (0.345:0.345:0.346)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._569_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.150:0.150:0.150) (0.200:0.200:0.200)) + (IOPATH B Y (0.066:0.066:0.066) (0.056:0.056:0.056)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o2bb2a_2") + (INSTANCE mprj2._570_) + (DELAY + (ABSOLUTE + (IOPATH A1_N X (0.298:0.298:0.298) (0.257:0.257:0.257)) + (IOPATH A2_N X (0.247:0.249:0.252) (0.215:0.216:0.216)) + (IOPATH B1 X (0.187:0.187:0.187) (0.273:0.273:0.273)) + (IOPATH B2 X (0.166:0.166:0.166) (0.256:0.256:0.256)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o22a_2") + (INSTANCE mprj2._571_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.199:0.199:0.199) (0.275:0.275:0.275)) + (IOPATH A2 X (0.292:0.292:0.292) (0.369:0.369:0.369)) + (IOPATH B1 X (0.192:0.193:0.194) (0.241:0.242:0.243)) + (IOPATH B2 X (0.172:0.172:0.173) (0.219:0.221:0.223)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._572_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.158:0.158:0.158) (0.169:0.169:0.169)) + (IOPATH B X (0.270:0.272:0.274) (0.341:0.342:0.342)) + (IOPATH C X (0.238:0.239:0.240) (0.318:0.319:0.319)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3b_2") + (INSTANCE mprj2._573_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.249:0.249:0.249) (0.228:0.228:0.228)) + (IOPATH B X (0.199:0.199:0.199) (0.215:0.215:0.215)) + (IOPATH C X (0.177:0.177:0.177) (0.207:0.207:0.207)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._574_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.111:0.111:0.111) (0.050:0.050:0.050)) + (IOPATH A2 Y (0.153:0.153:0.153) (0.078:0.078:0.078)) + (IOPATH B1 Y (0.119:0.119:0.119) (0.042:0.042:0.042)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o32a_2") + (INSTANCE mprj2._575_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.220:0.221:0.222) (0.439:0.440:0.441)) + (IOPATH A2 X (0.215:0.215:0.215) (0.420:0.421:0.421)) + (IOPATH A3 X (0.212:0.214:0.216) (0.381:0.383:0.385)) + (IOPATH B1 X (0.354:0.354:0.354) (0.345:0.345:0.345)) + (IOPATH B2 X (0.216:0.216:0.216) (0.239:0.239:0.239)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._576_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.095:0.095:0.095) (0.042:0.042:0.042)) + (IOPATH B Y (0.075:0.077:0.078) (0.036:0.036:0.036)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._577_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.209:0.211:0.212) (0.085:0.086:0.087)) + (IOPATH A2 Y (0.228:0.230:0.232) (0.099:0.099:0.100)) + (IOPATH B1 Y (0.185:0.186:0.186) (0.059:0.059:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o221a_2") + (INSTANCE mprj2._578_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.208:0.208:0.208) (0.300:0.300:0.300)) + (IOPATH A2 X (0.311:0.311:0.312) (0.391:0.391:0.391)) + (IOPATH B1 X (0.203:0.204:0.205) (0.258:0.259:0.260)) + (IOPATH B2 X (0.194:0.195:0.195) (0.237:0.239:0.241)) + (IOPATH C1 X (0.193:0.193:0.193) (0.135:0.135:0.135)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o22a_2") + (INSTANCE mprj2._579_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.154:0.154:0.154) (0.243:0.243:0.243)) + (IOPATH A2 X (0.231:0.233:0.234) (0.366:0.367:0.367)) + (IOPATH B1 X (0.190:0.191:0.191) (0.250:0.250:0.250)) + (IOPATH B2 X (0.130:0.130:0.130) (0.189:0.189:0.189)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o221a_2") + (INSTANCE mprj2._580_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.268:0.268:0.268) (0.341:0.341:0.341)) + (IOPATH A2 X (0.333:0.334:0.335) (0.421:0.421:0.422)) + (IOPATH B1 X (0.401:0.401:0.401) (0.408:0.408:0.408)) + (IOPATH B2 X (0.260:0.260:0.260) (0.289:0.289:0.289)) + (IOPATH C1 X (0.244:0.245:0.246) (0.167:0.168:0.168)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._581_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.123:0.124:0.125) (0.307:0.309:0.312)) + (IOPATH B X (0.147:0.148:0.148) (0.299:0.303:0.306)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._582_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.142:0.142:0.142) (0.282:0.286:0.290)) + (IOPATH B X (0.095:0.095:0.095) (0.270:0.270:0.270)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._583_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.157:0.158:0.159) (0.340:0.342:0.343)) + (IOPATH B X (0.168:0.169:0.169) (0.329:0.331:0.333)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or3b_2") + (INSTANCE mprj2._584_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.259:0.259:0.260) (0.576:0.580:0.583)) + (IOPATH B X (0.240:0.241:0.241) (0.561:0.564:0.568)) + (IOPATH C_N X (0.308:0.308:0.308) (0.561:0.561:0.561)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._585_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.133:0.133:0.133) (0.319:0.319:0.320)) + (IOPATH B X (0.110:0.111:0.112) (0.271:0.272:0.273)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a2bb2o_2") + (INSTANCE mprj2._586_) + (DELAY + (ABSOLUTE + (IOPATH A1_N X (0.437:0.439:0.441) (0.417:0.418:0.418)) + (IOPATH A2_N X (0.398:0.398:0.398) (0.391:0.391:0.391)) + (IOPATH B1 X (0.366:0.367:0.367) (0.393:0.397:0.401)) + (IOPATH B2 X (0.329:0.329:0.330) (0.358:0.358:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._587_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.155:0.156:0.157) (0.065:0.066:0.066)) + (IOPATH B Y (0.113:0.115:0.117) (0.052:0.052:0.052)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211o_2") + (INSTANCE mprj2._588_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.312:0.312:0.313) (0.451:0.452:0.453)) + (IOPATH A2 X (0.291:0.291:0.291) (0.469:0.469:0.469)) + (IOPATH B1 X (0.267:0.267:0.267) (0.428:0.430:0.431)) + (IOPATH C1 X (0.249:0.249:0.249) (0.399:0.399:0.399)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211o_2") + (INSTANCE mprj2._589_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.437:0.437:0.437) (0.473:0.477:0.482)) + (IOPATH A2 X (0.406:0.406:0.406) (0.528:0.528:0.528)) + (IOPATH B1 X (0.381:0.381:0.382) (0.488:0.489:0.490)) + (IOPATH C1 X (0.364:0.364:0.364) (0.459:0.459:0.459)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or3b_2") + (INSTANCE mprj2._590_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.491:0.491:0.492) (0.747:0.749:0.751)) + (IOPATH B X (0.491:0.492:0.492) (0.719:0.722:0.725)) + (IOPATH C_N X (0.538:0.541:0.545) (0.713:0.714:0.714)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3b_2") + (INSTANCE mprj2._591_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.288:0.288:0.289) (0.382:0.386:0.391)) + (IOPATH B Y (0.246:0.246:0.246) (0.244:0.244:0.245)) + (IOPATH C Y (0.236:0.241:0.246) (0.270:0.270:0.270)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._592_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.132:0.132:0.132) (0.058:0.058:0.058)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._593_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.120:0.120:0.120) (0.059:0.059:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._594_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.121:0.121:0.121) (0.060:0.060:0.060)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._595_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.121:0.121:0.121) (0.060:0.060:0.060)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._596_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.116:0.116:0.116) (0.055:0.055:0.055)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._597_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.120:0.120:0.120) (0.059:0.059:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._598_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.120:0.120:0.120) (0.059:0.059:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._599_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._600_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.044:0.044:0.044)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._601_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._602_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._603_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.061:0.061:0.061) (0.047:0.047:0.047)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._604_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._605_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._606_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.044:0.044:0.044)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._607_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.061:0.061:0.061) (0.048:0.048:0.048)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._608_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._609_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._610_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.126:0.126:0.126) (0.058:0.058:0.058)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._611_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.125:0.125:0.125) (0.057:0.057:0.057)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._612_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.124:0.124:0.124) (0.056:0.056:0.056)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._613_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.049:0.049:0.049) (0.040:0.040:0.040)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._614_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.124:0.124:0.124) (0.056:0.056:0.056)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._615_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.128:0.128:0.128) (0.059:0.059:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._616_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.050:0.050:0.050) (0.041:0.041:0.041)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._617_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.050:0.050:0.050) (0.041:0.041:0.041)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._618_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.050:0.050:0.050) (0.041:0.041:0.041)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._619_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.050:0.050:0.050) (0.040:0.040:0.040)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._620_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.050:0.050:0.050) (0.040:0.040:0.040)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._621_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.053:0.053:0.053) (0.043:0.043:0.043)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._622_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.057:0.057:0.057) (0.044:0.044:0.044)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._623_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.050:0.050:0.050) (0.040:0.040:0.040)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._624_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.060:0.060:0.060) (0.047:0.047:0.047)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._625_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._626_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._627_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._628_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._629_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._630_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.060:0.060:0.060) (0.047:0.047:0.047)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._631_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.062:0.062:0.062) (0.047:0.047:0.047)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._632_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.061:0.061:0.061) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._633_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.062:0.062:0.062) (0.048:0.048:0.048)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._634_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.117:0.117:0.117) (0.055:0.055:0.055)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._635_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.121:0.121:0.121) (0.059:0.059:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._636_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.116:0.116:0.116) (0.054:0.054:0.054)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._637_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._638_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.120:0.120:0.120) (0.058:0.058:0.058)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._639_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.122:0.122:0.122) (0.059:0.059:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._640_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.124:0.124:0.124) (0.062:0.062:0.062)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._641_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.115:0.115:0.115) (0.053:0.053:0.053)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._642_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.129:0.129:0.129) (0.056:0.056:0.056)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._643_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._644_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.044:0.044:0.044)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._645_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.060:0.060:0.060) (0.047:0.047:0.047)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._646_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.044:0.044:0.044)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._647_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.057:0.057:0.057) (0.044:0.044:0.044)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._648_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.056:0.056:0.056) (0.044:0.044:0.044)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._649_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.056:0.056:0.056) (0.043:0.043:0.043)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._650_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.129:0.129:0.129) (0.056:0.056:0.056)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._651_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._652_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.115:0.115:0.115) (0.056:0.056:0.056)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._653_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.114:0.114:0.114) (0.055:0.055:0.055)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._654_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.056:0.056:0.056) (0.043:0.043:0.043)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._655_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.111:0.111:0.111) (0.053:0.053:0.053)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._656_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.117:0.117:0.117) (0.058:0.058:0.058)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._657_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.056:0.056:0.056) (0.043:0.043:0.043)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._658_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.112:0.112:0.112) (0.054:0.054:0.054)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._659_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.113:0.113:0.113) (0.054:0.054:0.054)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._660_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.128:0.128:0.128) (0.055:0.055:0.055)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._661_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.056:0.056:0.056) (0.043:0.043:0.043)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._662_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.131:0.131:0.131) (0.058:0.058:0.058)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._663_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.126:0.126:0.126) (0.057:0.057:0.057)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._664_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.127:0.127:0.127) (0.059:0.059:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._665_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.124:0.124:0.124) (0.056:0.056:0.056)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._666_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.061:0.061:0.061) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._667_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.057:0.057:0.057) (0.044:0.044:0.044)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._668_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.055:0.055:0.055) (0.042:0.042:0.042)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._669_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.133:0.133:0.133) (0.060:0.060:0.060)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._670_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.135:0.135:0.135) (0.061:0.061:0.061)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._671_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.062:0.062:0.062) (0.047:0.047:0.047)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._672_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.063:0.063:0.063) (0.049:0.049:0.049)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._673_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.064:0.064:0.064) (0.049:0.049:0.049)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._674_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.063:0.063:0.063) (0.048:0.048:0.048)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._675_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.490:0.490:0.490) (0.494:0.494:0.494)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.217:-0.217:-0.217)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.260:0.260:0.260)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.321:0.321:0.321)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._676_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.466:0.466:0.466) (0.479:0.479:0.479)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.217:-0.217:-0.217)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.260:0.260:0.260)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.321:0.321:0.321)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._677_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.356:0.356:0.356) (0.401:0.401:0.401)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.307:0.307:0.307)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._678_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.386:0.386:0.386) (0.426:0.426:0.426)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.307:0.307:0.307)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._679_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.357:0.357:0.357) (0.402:0.402:0.402)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.308:0.308:0.308)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._680_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.357:0.357:0.357) (0.402:0.402:0.402)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.337:0.337:0.337)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.221:-0.221:-0.221)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.303:0.303:0.303)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._681_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.387:0.387:0.387) (0.427:0.427:0.427)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.337:0.337:0.337)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.307:0.307:0.307)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._682_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.355:0.355:0.355) (0.400:0.400:0.400)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.337:0.337:0.337)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.307:0.307:0.307)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._683_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.389:0.389:0.389) (0.430:0.430:0.430)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.030)) + (SETUP (posedge D) (posedge CLK) (0.056:0.056:0.056)) + (SETUP (negedge D) (posedge CLK) (0.103:0.103:0.103)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.264:0.264:0.264)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._684_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.371:0.371:0.371) (0.413:0.413:0.413)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._685_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.352:0.352:0.352) (0.397:0.397:0.397)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.264:0.264:0.264)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._686_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.373:0.373:0.373) (0.415:0.415:0.415)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.030:-0.030:-0.030)) + (HOLD (negedge D) (posedge CLK) (-0.030:-0.031:-0.032)) + (SETUP (posedge D) (posedge CLK) (0.058:0.058:0.058)) + (SETUP (negedge D) (posedge CLK) (0.103:0.104:0.105)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.262:0.262:0.262)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._687_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.363:0.363:0.363) (0.407:0.407:0.407)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.265:0.265:0.265)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._688_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.357:0.357:0.357) (0.401:0.401:0.401)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._689_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.405:0.405:0.405) (0.439:0.439:0.439)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.264:0.264:0.264)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._690_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.381:0.381:0.381) (0.421:0.421:0.421)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._691_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.390:0.390:0.390) (0.429:0.429:0.429)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.265:0.265:0.265)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._692_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.377:0.377:0.377) (0.419:0.419:0.419)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.264:0.264:0.264)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._693_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.347:0.347:0.347) (0.393:0.393:0.393)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.039:-0.039:-0.039)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.068:0.068:0.068)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._694_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.364:0.364:0.364) (0.407:0.407:0.407)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.315:0.315:0.315)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._695_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.338:0.338:0.338) (0.385:0.385:0.385)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.314:0.314:0.314)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._696_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.356:0.356:0.356) (0.402:0.402:0.402)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.030:-0.030:-0.030)) + (HOLD (negedge D) (posedge CLK) (-0.030:-0.031:-0.031)) + (SETUP (posedge D) (posedge CLK) (0.058:0.058:0.058)) + (SETUP (negedge D) (posedge CLK) (0.103:0.104:0.104)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.314:0.314:0.314)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._697_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.340:0.340:0.340) (0.387:0.387:0.387)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.324:0.324:0.324)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.253:0.253:0.253)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._698_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.358:0.358:0.358) (0.402:0.402:0.402)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.313:0.313:0.313)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._699_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.338:0.338:0.338) (0.385:0.385:0.385)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.316:0.316:0.316)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._700_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.338:0.338:0.338) (0.385:0.385:0.385)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.324:0.324:0.324)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.254:0.254:0.254)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._701_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.338:0.338:0.338) (0.385:0.385:0.385)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.324:0.324:0.324)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.254:0.254:0.254)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._702_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.339:0.339:0.339) (0.386:0.386:0.386)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.324:0.324:0.324)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.254:0.254:0.254)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._703_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.362:0.362:0.362) (0.407:0.407:0.407)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.324:0.324:0.324)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.258:0.258:0.258)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.253:0.253:0.253)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._704_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.361:0.361:0.361) (0.405:0.405:0.405)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.324:0.324:0.324)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.258:0.258:0.258)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.254:0.254:0.254)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._705_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.338:0.338:0.338) (0.385:0.385:0.385)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.325:0.325:0.325)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.256:0.256:0.256)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._706_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.339:0.339:0.339) (0.386:0.386:0.386)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.325:0.325:0.325)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.258:0.258:0.258)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.262:0.262:0.262)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._707_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.338:0.338:0.338) (0.385:0.385:0.385)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.324:0.324:0.324)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.033:-0.033:-0.033)) + (HOLD (negedge D) (posedge CLK) (-0.026:-0.027:-0.027)) + (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (negedge D) (posedge CLK) (0.099:0.099:0.100)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.254:0.254:0.254)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._708_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.353:0.353:0.353) (0.399:0.399:0.399)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.030)) + (SETUP (posedge D) (posedge CLK) (0.056:0.056:0.056)) + (SETUP (negedge D) (posedge CLK) (0.103:0.103:0.103)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.264:0.264:0.264)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._709_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.336:0.336:0.336) (0.383:0.383:0.383)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.325:0.325:0.325)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.257:0.257:0.257)) + (WIDTH (negedge CLK) (0.264:0.264:0.264)) + (WIDTH (negedge RESET_B) (0.262:0.262:0.262)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._710_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.364:0.364:0.364) (0.409:0.409:0.409)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.325:0.325:0.325)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.257:0.257:0.257)) + (WIDTH (negedge CLK) (0.264:0.264:0.264)) + (WIDTH (negedge RESET_B) (0.262:0.262:0.262)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._711_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.366:0.366:0.366) (0.410:0.410:0.410)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.325:0.325:0.325)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) + (HOLD (posedge D) (posedge CLK) (-0.034:-0.034:-0.034)) + (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027)) + (SETUP (posedge D) (posedge CLK) (0.063:0.063:0.063)) + (SETUP (negedge D) (posedge CLK) (0.100:0.100:0.100)) + (WIDTH (posedge CLK) (0.257:0.257:0.257)) + (WIDTH (negedge CLK) (0.264:0.264:0.264)) + (WIDTH (negedge RESET_B) (0.264:0.264:0.264)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._712_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.340:0.340:0.340) (0.386:0.386:0.386)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.325:0.325:0.325)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.033:-0.033:-0.033)) + (HOLD (negedge D) (posedge CLK) (-0.039:-0.039:-0.039)) + (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) + (WIDTH (posedge CLK) (0.257:0.257:0.257)) + (WIDTH (negedge CLK) (0.264:0.264:0.264)) + (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._713_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.336:0.336:0.336) (0.383:0.383:0.383)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.325:0.325:0.325)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) + (WIDTH (posedge CLK) (0.257:0.257:0.257)) + (WIDTH (negedge CLK) (0.264:0.264:0.264)) + (WIDTH (negedge RESET_B) (0.262:0.262:0.262)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._714_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.336:0.336:0.336) (0.383:0.383:0.383)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) + (WIDTH (posedge CLK) (0.257:0.257:0.257)) + (WIDTH (negedge CLK) (0.264:0.264:0.264)) + (WIDTH (negedge RESET_B) (0.265:0.265:0.265)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._715_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.365:0.365:0.365) (0.409:0.409:0.409)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) + (HOLD (posedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (HOLD (negedge D) (posedge CLK) (-0.031:-0.032:-0.032)) + (SETUP (posedge D) (posedge CLK) (0.057:0.057:0.057)) + (SETUP (negedge D) (posedge CLK) (0.104:0.105:0.105)) + (WIDTH (posedge CLK) (0.258:0.258:0.258)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.268:0.268:0.268)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._716_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.339:0.339:0.339) (0.386:0.386:0.386)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.258:0.258:0.258)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.267:0.267:0.267)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._717_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.336:0.336:0.336) (0.383:0.383:0.383)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.258:0.258:0.258)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.268:0.268:0.268)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._718_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.390:0.390:0.390) (0.429:0.429:0.429)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.337:0.337:0.337)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.258:0.258:0.258)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.305:0.305:0.305)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._719_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.358:0.358:0.358) (0.403:0.403:0.403)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.337:0.337:0.337)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.258:0.258:0.258)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.309:0.309:0.309)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._720_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.338:0.338:0.338) (0.384:0.384:0.384)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.336:0.336:0.336)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.258:0.258:0.258)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.304:0.304:0.304)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._721_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.355:0.355:0.355) (0.401:0.401:0.401)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.325:0.325:0.325)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.257:0.257:0.257)) + (WIDTH (negedge CLK) (0.264:0.264:0.264)) + (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._722_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.354:0.354:0.354) (0.400:0.400:0.400)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.337:0.337:0.337)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.257:0.257:0.257)) + (WIDTH (negedge CLK) (0.264:0.264:0.264)) + (WIDTH (negedge RESET_B) (0.308:0.308:0.308)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._723_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.351:0.351:0.351) (0.396:0.396:0.396)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.337:0.337:0.337)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (HOLD (negedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (SETUP (posedge D) (posedge CLK) (0.057:0.057:0.057)) + (SETUP (negedge D) (posedge CLK) (0.104:0.104:0.104)) + (WIDTH (posedge CLK) (0.257:0.257:0.257)) + (WIDTH (negedge CLK) (0.264:0.264:0.264)) + (WIDTH (negedge RESET_B) (0.309:0.309:0.309)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._724_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.354:0.354:0.354) (0.400:0.400:0.400)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.257:0.257:0.257)) + (WIDTH (negedge CLK) (0.264:0.264:0.264)) + (WIDTH (negedge RESET_B) (0.310:0.310:0.310)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._725_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.338:0.338:0.338) (0.385:0.385:0.385)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.336:0.336:0.336)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.258:0.258:0.258)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.304:0.304:0.304)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._726_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.341:0.341:0.341) (0.387:0.387:0.387)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.217:-0.217:-0.217)) + (HOLD (posedge D) (posedge CLK) (-0.035:-0.035:-0.035)) + (HOLD (negedge D) (posedge CLK) (-0.031:-0.032:-0.032)) + (SETUP (posedge D) (posedge CLK) (0.064:0.064:0.064)) + (SETUP (negedge D) (posedge CLK) (0.104:0.105:0.105)) + (WIDTH (posedge CLK) (0.260:0.260:0.260)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.319:0.319:0.319)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._727_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.337:0.337:0.337) (0.384:0.384:0.384)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.262:0.262:0.262)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._728_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.356:0.356:0.356) (0.401:0.401:0.401)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (HOLD (negedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (SETUP (posedge D) (posedge CLK) (0.057:0.057:0.057)) + (SETUP (negedge D) (posedge CLK) (0.103:0.104:0.104)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.262:0.262:0.262)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._729_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.338:0.338:0.338) (0.385:0.385:0.385)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.033:-0.033:-0.033)) + (HOLD (negedge D) (posedge CLK) (-0.039:-0.039:-0.039)) + (SETUP (posedge D) (posedge CLK) (0.062:0.062:0.062)) + (SETUP (negedge D) (posedge CLK) (0.113:0.113:0.113)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.264:0.264:0.264)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._730_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.340:0.340:0.340) (0.386:0.386:0.386)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.262:0.262:0.262)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._731_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.395:0.395:0.395) (0.433:0.433:0.433)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (HOLD (negedge D) (posedge CLK) (-0.030:-0.031:-0.031)) + (SETUP (posedge D) (posedge CLK) (0.058:0.058:0.058)) + (SETUP (negedge D) (posedge CLK) (0.103:0.104:0.104)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.260:0.260:0.260)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._732_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.339:0.339:0.339) (0.386:0.386:0.386)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.259:0.259:0.259)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._733_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.359:0.359:0.359) (0.404:0.404:0.404)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.259:0.259:0.259)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._734_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.351:0.351:0.351) (0.396:0.396:0.396)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.318:0.318:0.318)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._735_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.367:0.367:0.367) (0.411:0.411:0.411)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._736_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.369:0.369:0.369) (0.412:0.412:0.412)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.336:0.336:0.336)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.221:-0.221:-0.221)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) + (WIDTH (posedge CLK) (0.260:0.260:0.260)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.302:0.302:0.302)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._737_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.362:0.362:0.362) (0.406:0.406:0.406)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.337:0.337:0.337)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.221:-0.221:-0.221)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.301:0.301:0.301)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._738_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.339:0.339:0.339) (0.385:0.385:0.385)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.259:0.259:0.259)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._739_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.339:0.339:0.339) (0.386:0.386:0.386)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.336:0.336:0.336)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.221:-0.221:-0.221)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.039:-0.039:-0.039)) + (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) + (WIDTH (posedge CLK) (0.260:0.260:0.260)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.299:0.299:0.299)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._740_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.340:0.340:0.340) (0.386:0.386:0.386)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.337:0.337:0.337)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.260:0.260:0.260)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.304:0.304:0.304)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._741_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.340:0.340:0.340) (0.387:0.387:0.387)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.259:0.259:0.259)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._742_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.339:0.339:0.339) (0.385:0.385:0.385)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.336:0.336:0.336)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.221:-0.221:-0.221)) + (HOLD (posedge D) (posedge CLK) (-0.034:-0.034:-0.034)) + (HOLD (negedge D) (posedge CLK) (-0.025:-0.026:-0.027)) + (SETUP (posedge D) (posedge CLK) (0.063:0.063:0.063)) + (SETUP (negedge D) (posedge CLK) (0.098:0.099:0.100)) + (WIDTH (posedge CLK) (0.260:0.260:0.260)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.299:0.299:0.299)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._743_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.358:0.358:0.358) (0.403:0.403:0.403)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.336:0.336:0.336)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.221:-0.221:-0.221)) + (HOLD (posedge D) (posedge CLK) (-0.033:-0.033:-0.033)) + (HOLD (negedge D) (posedge CLK) (-0.026:-0.027:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.062:0.062:0.062)) + (SETUP (negedge D) (posedge CLK) (0.098:0.100:0.101)) + (WIDTH (posedge CLK) (0.260:0.260:0.260)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.300:0.300:0.300)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._744_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.339:0.339:0.339) (0.385:0.385:0.385)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.260:0.260:0.260)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.318:0.318:0.318)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._745_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.339:0.339:0.339) (0.386:0.386:0.386)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.259:0.259:0.259)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._746_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.338:0.338:0.338) (0.385:0.385:0.385)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.217:-0.217:-0.217)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.110:0.110)) + (WIDTH (posedge CLK) (0.260:0.260:0.260)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.320:0.320:0.320)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._747_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.382:0.382:0.382) (0.423:0.423:0.423)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.315:0.315:0.315)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._748_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.363:0.363:0.363) (0.408:0.408:0.408)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.316:0.316:0.316)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._749_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.358:0.358:0.358) (0.404:0.404:0.404)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.313:0.313:0.313)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._750_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.337:0.337:0.337) (0.384:0.384:0.384)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.267:0.267:0.267)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._751_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.387:0.387:0.387) (0.427:0.427:0.427)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.034:-0.036:-0.039)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.032:-0.035)) + (SETUP (posedge D) (posedge CLK) (0.063:0.065:0.068)) + (SETUP (negedge D) (posedge CLK) (0.101:0.105:0.109)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.260:0.260:0.260)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._752_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.357:0.357:0.357) (0.403:0.403:0.403)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.258:0.258:0.258)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._753_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.339:0.339:0.339) (0.386:0.386:0.386)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.341:0.341:0.341)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.217:-0.217:-0.217)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.322:0.322:0.322)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._754_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.338:0.338:0.338) (0.385:0.385:0.385)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.341:0.341:0.341)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.217:-0.217:-0.217)) + (HOLD (posedge D) (posedge CLK) (-0.027:-0.028:-0.028)) + (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.030)) + (SETUP (posedge D) (posedge CLK) (0.055:0.055:0.056)) + (SETUP (negedge D) (posedge CLK) (0.103:0.103:0.103)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.323:0.323:0.323)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._755_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.387:0.387:0.387) (0.426:0.426:0.426)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.268:0.268:0.268)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._756_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.354:0.354:0.354) (0.400:0.400:0.400)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.269:0.269:0.269)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._757_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.358:0.358:0.358) (0.404:0.404:0.404)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.270:0.270:0.270)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._758_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.337:0.337:0.337) (0.384:0.384:0.384)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.269:0.269:0.269)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_16") + (INSTANCE mprj2.clkbuf_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.491:0.491:0.491) (0.593:0.593:0.593)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_0_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.185:0.185:0.185) (0.179:0.179:0.179)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_1_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.186:0.186:0.186) (0.180:0.180:0.180)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_2_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.186:0.186:0.186) (0.179:0.179:0.179)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_3_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.186:0.186:0.186) (0.180:0.180:0.180)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_4_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.186:0.186:0.186) (0.180:0.180:0.180)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_5_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.188:0.188:0.188) (0.181:0.181:0.181)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_6_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.188:0.188:0.188) (0.181:0.181:0.181)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_7_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.186:0.186:0.186) (0.180:0.180:0.180)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload0) + (DELAY + (ABSOLUTE + (IOPATH A X (0.110:0.110:0.110) (0.120:0.120:0.120)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload1) + (DELAY + (ABSOLUTE + (IOPATH A X (0.110:0.110:0.110) (0.121:0.121:0.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload2) + (DELAY + (ABSOLUTE + (IOPATH A X (0.110:0.110:0.110) (0.121:0.121:0.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload3) + (DELAY + (ABSOLUTE + (IOPATH A X (0.110:0.110:0.110) (0.121:0.121:0.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload4) + (DELAY + (ABSOLUTE + (IOPATH A X (0.111:0.111:0.111) (0.121:0.121:0.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload5) + (DELAY + (ABSOLUTE + (IOPATH A X (0.111:0.111:0.111) (0.121:0.121:0.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout15) + (DELAY + (ABSOLUTE + (IOPATH A X (0.569:0.569:0.569) (0.483:0.483:0.483)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout17) + (DELAY + (ABSOLUTE + (IOPATH A X (0.633:0.633:0.633) (0.517:0.517:0.517)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout19) + (DELAY + (ABSOLUTE + (IOPATH A X (0.408:0.408:0.408) (0.379:0.379:0.379)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout21) + (DELAY + (ABSOLUTE + (IOPATH A X (0.706:0.706:0.706) (0.613:0.613:0.613)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout23) + (DELAY + (ABSOLUTE + (IOPATH A X (0.572:0.572:0.572) (0.476:0.476:0.476)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout25) + (DELAY + (ABSOLUTE + (IOPATH A X (0.627:0.627:0.627) (0.538:0.538:0.538)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold100) + (DELAY + (ABSOLUTE + (IOPATH A X (0.538:0.541:0.545) (0.539:0.544:0.550)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold101) + (DELAY + (ABSOLUTE + (IOPATH A X (0.614:0.614:0.614) (0.607:0.607:0.607)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold102) + (DELAY + (ABSOLUTE + (IOPATH A X (0.536:0.539:0.542) (0.537:0.541:0.545)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold103) + (DELAY + (ABSOLUTE + (IOPATH A X (0.584:0.584:0.584) (0.584:0.584:0.584)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold104) + (DELAY + (ABSOLUTE + (IOPATH A X (0.560:0.562:0.563) (0.558:0.562:0.565)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold105) + (DELAY + (ABSOLUTE + (IOPATH A X (0.610:0.610:0.610) (0.604:0.604:0.604)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold106) + (DELAY + (ABSOLUTE + (IOPATH A X (0.557:0.557:0.557) (0.552:0.554:0.556)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold107) + (DELAY + (ABSOLUTE + (IOPATH A X (0.538:0.538:0.539) (0.538:0.538:0.538)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold108) + (DELAY + (ABSOLUTE + (IOPATH A X (0.678:0.678:0.678) (0.646:0.646:0.646)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold109) + (DELAY + (ABSOLUTE + (IOPATH A X (0.530:0.539:0.549) (0.540:0.545:0.550)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold110) + (DELAY + (ABSOLUTE + (IOPATH A X (0.660:0.660:0.660) (0.634:0.634:0.634)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold111) + (DELAY + (ABSOLUTE + (IOPATH A X (0.538:0.541:0.544) (0.539:0.543:0.547)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold112) + (DELAY + (ABSOLUTE + (IOPATH A X (0.623:0.623:0.623) (0.612:0.612:0.612)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold113) + (DELAY + (ABSOLUTE + (IOPATH A X (0.554:0.560:0.566) (0.542:0.550:0.558)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold114) + (DELAY + (ABSOLUTE + (IOPATH A X (0.619:0.619:0.619) (0.609:0.609:0.609)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold115) + (DELAY + (ABSOLUTE + (IOPATH A X (0.560:0.561:0.561) (0.555:0.557:0.560)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold116) + (DELAY + (ABSOLUTE + (IOPATH A X (0.538:0.538:0.538) (0.539:0.541:0.543)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold117) + (DELAY + (ABSOLUTE + (IOPATH A X (0.676:0.676:0.676) (0.646:0.646:0.646)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold118) + (DELAY + (ABSOLUTE + (IOPATH A X (0.540:0.543:0.546) (0.539:0.544:0.549)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold119) + (DELAY + (ABSOLUTE + (IOPATH A X (0.584:0.584:0.584) (0.586:0.586:0.586)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold120) + (DELAY + (ABSOLUTE + (IOPATH A X (0.537:0.538:0.540) (0.537:0.540:0.544)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold121) + (DELAY + (ABSOLUTE + (IOPATH A X (0.593:0.593:0.593) (0.591:0.591:0.591)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold122) + (DELAY + (ABSOLUTE + (IOPATH A X (0.578:0.579:0.579) (0.570:0.572:0.573)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold123) + (DELAY + (ABSOLUTE + (IOPATH A X (0.534:0.534:0.534) (0.534:0.535:0.536)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold124) + (DELAY + (ABSOLUTE + (IOPATH A X (0.641:0.641:0.641) (0.624:0.624:0.624)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold125) + (DELAY + (ABSOLUTE + (IOPATH A X (0.536:0.540:0.543) (0.536:0.540:0.544)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold126) + (DELAY + (ABSOLUTE + (IOPATH A X (0.615:0.615:0.615) (0.607:0.607:0.607)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold127) + (DELAY + (ABSOLUTE + (IOPATH A X (0.598:0.598:0.598) (0.594:0.594:0.594)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold128) + (DELAY + (ABSOLUTE + (IOPATH A X (0.560:0.561:0.562) (0.557:0.561:0.565)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold129) + (DELAY + (ABSOLUTE + (IOPATH A X (0.602:0.602:0.602) (0.598:0.598:0.598)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold130) + (DELAY + (ABSOLUTE + (IOPATH A X (0.537:0.539:0.541) (0.536:0.537:0.537)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold131) + (DELAY + (ABSOLUTE + (IOPATH A X (0.678:0.678:0.678) (0.647:0.647:0.647)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold132) + (DELAY + (ABSOLUTE + (IOPATH A X (0.536:0.540:0.543) (0.538:0.543:0.548)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold133) + (DELAY + (ABSOLUTE + (IOPATH A X (0.642:0.642:0.642) (0.625:0.625:0.625)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold134) + (DELAY + (ABSOLUTE + (IOPATH A X (0.538:0.541:0.544) (0.539:0.542:0.546)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold135) + (DELAY + (ABSOLUTE + (IOPATH A X (0.602:0.602:0.602) (0.598:0.598:0.598)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold136) + (DELAY + (ABSOLUTE + (IOPATH A X (0.537:0.538:0.540) (0.538:0.538:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold137) + (DELAY + (ABSOLUTE + (IOPATH A X (0.591:0.591:0.591) (0.590:0.590:0.590)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold138) + (DELAY + (ABSOLUTE + (IOPATH A X (0.537:0.537:0.537) (0.536:0.538:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold139) + (DELAY + (ABSOLUTE + (IOPATH A X (0.596:0.596:0.596) (0.595:0.595:0.595)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold140) + (DELAY + (ABSOLUTE + (IOPATH A X (0.527:0.527:0.528) (0.541:0.541:0.542)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold141) + (DELAY + (ABSOLUTE + (IOPATH A X (0.642:0.642:0.642) (0.625:0.625:0.625)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold142) + (DELAY + (ABSOLUTE + (IOPATH A X (0.622:0.622:0.622) (0.612:0.612:0.612)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold143) + (DELAY + (ABSOLUTE + (IOPATH A X (0.543:0.546:0.550) (0.542:0.546:0.550)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold144) + (DELAY + (ABSOLUTE + (IOPATH A X (0.656:0.656:0.656) (0.634:0.634:0.634)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold145) + (DELAY + (ABSOLUTE + (IOPATH A X (0.535:0.538:0.541) (0.537:0.541:0.546)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold146) + (DELAY + (ABSOLUTE + (IOPATH A X (0.598:0.598:0.598) (0.595:0.595:0.595)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold147) + (DELAY + (ABSOLUTE + (IOPATH A X (0.561:0.562:0.564) (0.559:0.563:0.567)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold148) + (DELAY + (ABSOLUTE + (IOPATH A X (0.578:0.578:0.578) (0.581:0.581:0.581)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold149) + (DELAY + (ABSOLUTE + (IOPATH A X (0.549:0.553:0.556) (0.538:0.540:0.543)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold150) + (DELAY + (ABSOLUTE + (IOPATH A X (0.622:0.622:0.622) (0.619:0.619:0.619)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold151) + (DELAY + (ABSOLUTE + (IOPATH A X (0.529:0.530:0.530) (0.547:0.547:0.547)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold152) + (DELAY + (ABSOLUTE + (IOPATH A X (0.581:0.581:0.581) (0.584:0.584:0.584)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold153) + (DELAY + (ABSOLUTE + (IOPATH A X (0.527:0.527:0.527) (0.535:0.537:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold154) + (DELAY + (ABSOLUTE + (IOPATH A X (0.577:0.577:0.577) (0.580:0.580:0.580)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold155) + (DELAY + (ABSOLUTE + (IOPATH A X (0.544:0.546:0.547) (0.541:0.543:0.544)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold156) + (DELAY + (ABSOLUTE + (IOPATH A X (0.599:0.599:0.599) (0.598:0.598:0.598)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold157) + (DELAY + (ABSOLUTE + (IOPATH A X (0.526:0.526:0.526) (0.535:0.537:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold158) + (DELAY + (ABSOLUTE + (IOPATH A X (0.612:0.612:0.612) (0.604:0.604:0.604)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold159) + (DELAY + (ABSOLUTE + (IOPATH A X (0.547:0.556:0.566) (0.553:0.556:0.559)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold160) + (DELAY + (ABSOLUTE + (IOPATH A X (0.538:0.539:0.539) (0.539:0.539:0.540)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold161) + (DELAY + (ABSOLUTE + (IOPATH A X (0.604:0.604:0.604) (0.600:0.600:0.600)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold162) + (DELAY + (ABSOLUTE + (IOPATH A X (0.529:0.529:0.529) (0.536:0.539:0.542)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold163) + (DELAY + (ABSOLUTE + (IOPATH A X (0.562:0.562:0.562) (0.567:0.567:0.567)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold164) + (DELAY + (ABSOLUTE + (IOPATH A X (0.526:0.526:0.526) (0.538:0.538:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold165) + (DELAY + (ABSOLUTE + (IOPATH A X (0.571:0.571:0.571) (0.574:0.574:0.574)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold166) + (DELAY + (ABSOLUTE + (IOPATH A X (0.571:0.571:0.571) (0.574:0.574:0.574)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold167) + (DELAY + (ABSOLUTE + (IOPATH A X (0.523:0.524:0.525) (0.535:0.536:0.537)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold168) + (DELAY + (ABSOLUTE + (IOPATH A X (0.526:0.526:0.526) (0.539:0.539:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold169) + (DELAY + (ABSOLUTE + (IOPATH A X (0.600:0.600:0.600) (0.596:0.596:0.596)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold170) + (DELAY + (ABSOLUTE + (IOPATH A X (0.564:0.564:0.564) (0.570:0.570:0.570)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold171) + (DELAY + (ABSOLUTE + (IOPATH A X (0.530:0.531:0.532) (0.541:0.542:0.543)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold172) + (DELAY + (ABSOLUTE + (IOPATH A X (0.579:0.579:0.579) (0.583:0.583:0.583)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold173) + (DELAY + (ABSOLUTE + (IOPATH A X (0.525:0.526:0.526) (0.538:0.538:0.538)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold174) + (DELAY + (ABSOLUTE + (IOPATH A X (0.638:0.638:0.638) (0.622:0.622:0.622)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold175) + (DELAY + (ABSOLUTE + (IOPATH A X (0.529:0.538:0.548) (0.540:0.542:0.544)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold176) + (DELAY + (ABSOLUTE + (IOPATH A X (0.614:0.614:0.614) (0.606:0.606:0.606)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold177) + (DELAY + (ABSOLUTE + (IOPATH A X (0.610:0.610:0.610) (0.603:0.603:0.603)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold178) + (DELAY + (ABSOLUTE + (IOPATH A X (0.524:0.525:0.526) (0.536:0.537:0.537)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold179) + (DELAY + (ABSOLUTE + (IOPATH A X (0.530:0.530:0.530) (0.540:0.540:0.541)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold180) + (DELAY + (ABSOLUTE + (IOPATH A X (0.591:0.591:0.591) (0.591:0.591:0.591)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold181) + (DELAY + (ABSOLUTE + (IOPATH A X (0.605:0.605:0.605) (0.601:0.601:0.601)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold182) + (DELAY + (ABSOLUTE + (IOPATH A X (0.535:0.535:0.536) (0.544:0.546:0.549)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold183) + (DELAY + (ABSOLUTE + (IOPATH A X (0.533:0.533:0.533) (0.542:0.543:0.544)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold184) + (DELAY + (ABSOLUTE + (IOPATH A X (0.622:0.622:0.622) (0.611:0.611:0.611)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold185) + (DELAY + (ABSOLUTE + (IOPATH A X (0.538:0.538:0.538) (0.538:0.540:0.542)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold186) + (DELAY + (ABSOLUTE + (IOPATH A X (0.592:0.592:0.592) (0.592:0.592:0.592)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold187) + (DELAY + (ABSOLUTE + (IOPATH A X (0.523:0.523:0.523) (0.544:0.544:0.544)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold188) + (DELAY + (ABSOLUTE + (IOPATH A X (0.535:0.535:0.535) (0.544:0.545:0.546)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold189) + (DELAY + (ABSOLUTE + (IOPATH A X (0.598:0.598:0.598) (0.597:0.597:0.597)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold190) + (DELAY + (ABSOLUTE + (IOPATH A X (0.594:0.594:0.594) (0.594:0.594:0.594)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold191) + (DELAY + (ABSOLUTE + (IOPATH A X (0.531:0.531:0.531) (0.541:0.541:0.542)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold192) + (DELAY + (ABSOLUTE + (IOPATH A X (0.603:0.603:0.603) (0.598:0.598:0.598)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold193) + (DELAY + (ABSOLUTE + (IOPATH A X (0.607:0.607:0.607) (0.604:0.604:0.604)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold194) + (DELAY + (ABSOLUTE + (IOPATH A X (0.525:0.525:0.525) (0.537:0.537:0.537)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold195) + (DELAY + (ABSOLUTE + (IOPATH A X (0.528:0.528:0.528) (0.535:0.536:0.537)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold196) + (DELAY + (ABSOLUTE + (IOPATH A X (0.562:0.562:0.562) (0.569:0.569:0.569)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold27) + (DELAY + (ABSOLUTE + (IOPATH A X (0.647:0.647:0.647) (0.626:0.626:0.626)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold28) + (DELAY + (ABSOLUTE + (IOPATH A X (0.534:0.534:0.535) (0.535:0.539:0.542)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold29) + (DELAY + (ABSOLUTE + (IOPATH A X (0.602:0.602:0.602) (0.596:0.596:0.596)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold30) + (DELAY + (ABSOLUTE + (IOPATH A X (0.534:0.537:0.541) (0.536:0.538:0.541)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold31) + (DELAY + (ABSOLUTE + (IOPATH A X (0.600:0.600:0.600) (0.595:0.595:0.595)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold32) + (DELAY + (ABSOLUTE + (IOPATH A X (0.535:0.539:0.542) (0.536:0.539:0.542)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold33) + (DELAY + (ABSOLUTE + (IOPATH A X (0.629:0.629:0.629) (0.615:0.615:0.615)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold34) + (DELAY + (ABSOLUTE + (IOPATH A X (0.540:0.541:0.543) (0.540:0.544:0.548)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold35) + (DELAY + (ABSOLUTE + (IOPATH A X (0.607:0.607:0.607) (0.601:0.601:0.601)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold36) + (DELAY + (ABSOLUTE + (IOPATH A X (0.527:0.537:0.546) (0.537:0.540:0.543)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold37) + (DELAY + (ABSOLUTE + (IOPATH A X (0.619:0.619:0.619) (0.608:0.608:0.608)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold38) + (DELAY + (ABSOLUTE + (IOPATH A X (0.530:0.539:0.548) (0.540:0.543:0.547)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold39) + (DELAY + (ABSOLUTE + (IOPATH A X (0.622:0.622:0.622) (0.609:0.609:0.609)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold40) + (DELAY + (ABSOLUTE + (IOPATH A X (0.535:0.539:0.542) (0.537:0.540:0.543)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold41) + (DELAY + (ABSOLUTE + (IOPATH A X (0.616:0.616:0.616) (0.606:0.606:0.606)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold42) + (DELAY + (ABSOLUTE + (IOPATH A X (0.536:0.539:0.543) (0.537:0.540:0.543)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold43) + (DELAY + (ABSOLUTE + (IOPATH A X (0.619:0.619:0.619) (0.608:0.608:0.608)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold44) + (DELAY + (ABSOLUTE + (IOPATH A X (0.537:0.541:0.544) (0.538:0.544:0.550)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold45) + (DELAY + (ABSOLUTE + (IOPATH A X (0.606:0.606:0.606) (0.600:0.600:0.600)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold46) + (DELAY + (ABSOLUTE + (IOPATH A X (0.536:0.539:0.542) (0.537:0.539:0.542)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold47) + (DELAY + (ABSOLUTE + (IOPATH A X (0.631:0.631:0.631) (0.616:0.616:0.616)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold48) + (DELAY + (ABSOLUTE + (IOPATH A X (0.529:0.539:0.548) (0.540:0.543:0.547)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold49) + (DELAY + (ABSOLUTE + (IOPATH A X (0.633:0.633:0.633) (0.617:0.617:0.617)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold50) + (DELAY + (ABSOLUTE + (IOPATH A X (0.527:0.537:0.546) (0.537:0.541:0.545)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold51) + (DELAY + (ABSOLUTE + (IOPATH A X (0.637:0.637:0.637) (0.619:0.619:0.619)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold52) + (DELAY + (ABSOLUTE + (IOPATH A X (0.535:0.538:0.541) (0.536:0.540:0.544)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold53) + (DELAY + (ABSOLUTE + (IOPATH A X (0.642:0.642:0.642) (0.624:0.624:0.624)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold54) + (DELAY + (ABSOLUTE + (IOPATH A X (0.537:0.540:0.544) (0.537:0.541:0.545)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold55) + (DELAY + (ABSOLUTE + (IOPATH A X (0.639:0.639:0.639) (0.620:0.620:0.620)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold56) + (DELAY + (ABSOLUTE + (IOPATH A X (0.539:0.542:0.545) (0.539:0.543:0.547)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold57) + (DELAY + (ABSOLUTE + (IOPATH A X (0.643:0.643:0.643) (0.624:0.624:0.624)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold58) + (DELAY + (ABSOLUTE + (IOPATH A X (0.542:0.545:0.549) (0.542:0.546:0.550)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold59) + (DELAY + (ABSOLUTE + (IOPATH A X (0.641:0.641:0.641) (0.622:0.622:0.622)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold60) + (DELAY + (ABSOLUTE + (IOPATH A X (0.535:0.545:0.555) (0.545:0.549:0.553)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold61) + (DELAY + (ABSOLUTE + (IOPATH A X (0.576:0.576:0.576) (0.579:0.579:0.579)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold62) + (DELAY + (ABSOLUTE + (IOPATH A X (0.527:0.527:0.528) (0.537:0.539:0.540)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold63) + (DELAY + (ABSOLUTE + (IOPATH A X (0.627:0.627:0.627) (0.614:0.614:0.614)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold64) + (DELAY + (ABSOLUTE + (IOPATH A X (0.536:0.539:0.543) (0.537:0.541:0.544)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold65) + (DELAY + (ABSOLUTE + (IOPATH A X (0.637:0.637:0.637) (0.621:0.621:0.621)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold66) + (DELAY + (ABSOLUTE + (IOPATH A X (0.531:0.541:0.550) (0.541:0.545:0.549)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold67) + (DELAY + (ABSOLUTE + (IOPATH A X (0.568:0.568:0.568) (0.573:0.573:0.573)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold68) + (DELAY + (ABSOLUTE + (IOPATH A X (0.557:0.557:0.558) (0.551:0.552:0.553)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold69) + (DELAY + (ABSOLUTE + (IOPATH A X (0.539:0.539:0.539) (0.537:0.539:0.542)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold70) + (DELAY + (ABSOLUTE + (IOPATH A X (0.651:0.651:0.651) (0.629:0.629:0.629)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold71) + (DELAY + (ABSOLUTE + (IOPATH A X (0.534:0.538:0.541) (0.536:0.540:0.544)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold72) + (DELAY + (ABSOLUTE + (IOPATH A X (0.592:0.592:0.592) (0.591:0.591:0.591)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold73) + (DELAY + (ABSOLUTE + (IOPATH A X (0.564:0.566:0.567) (0.560:0.561:0.562)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold74) + (DELAY + (ABSOLUTE + (IOPATH A X (0.537:0.537:0.537) (0.536:0.537:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold75) + (DELAY + (ABSOLUTE + (IOPATH A X (0.661:0.661:0.661) (0.636:0.636:0.636)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold76) + (DELAY + (ABSOLUTE + (IOPATH A X (0.527:0.536:0.545) (0.537:0.541:0.546)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold77) + (DELAY + (ABSOLUTE + (IOPATH A X (0.646:0.646:0.646) (0.626:0.626:0.626)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold78) + (DELAY + (ABSOLUTE + (IOPATH A X (0.528:0.536:0.545) (0.538:0.542:0.546)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold79) + (DELAY + (ABSOLUTE + (IOPATH A X (0.649:0.649:0.649) (0.629:0.629:0.629)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold80) + (DELAY + (ABSOLUTE + (IOPATH A X (0.528:0.537:0.547) (0.537:0.542:0.546)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold81) + (DELAY + (ABSOLUTE + (IOPATH A X (0.571:0.571:0.571) (0.576:0.576:0.576)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold82) + (DELAY + (ABSOLUTE + (IOPATH A X (0.526:0.526:0.526) (0.535:0.537:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold83) + (DELAY + (ABSOLUTE + (IOPATH A X (0.571:0.571:0.571) (0.576:0.576:0.576)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold84) + (DELAY + (ABSOLUTE + (IOPATH A X (0.526:0.527:0.527) (0.535:0.537:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold85) + (DELAY + (ABSOLUTE + (IOPATH A X (0.573:0.573:0.573) (0.577:0.577:0.577)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold86) + (DELAY + (ABSOLUTE + (IOPATH A X (0.525:0.525:0.526) (0.534:0.536:0.538)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold87) + (DELAY + (ABSOLUTE + (IOPATH A X (0.656:0.656:0.656) (0.631:0.631:0.631)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold88) + (DELAY + (ABSOLUTE + (IOPATH A X (0.536:0.540:0.543) (0.538:0.543:0.548)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold89) + (DELAY + (ABSOLUTE + (IOPATH A X (0.608:0.608:0.608) (0.602:0.602:0.602)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold90) + (DELAY + (ABSOLUTE + (IOPATH A X (0.557:0.558:0.558) (0.551:0.554:0.557)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold91) + (DELAY + (ABSOLUTE + (IOPATH A X (0.535:0.535:0.535) (0.534:0.535:0.536)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold92) + (DELAY + (ABSOLUTE + (IOPATH A X (0.570:0.570:0.570) (0.574:0.574:0.574)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold93) + (DELAY + (ABSOLUTE + (IOPATH A X (0.526:0.527:0.527) (0.535:0.537:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold94) + (DELAY + (ABSOLUTE + (IOPATH A X (0.573:0.573:0.573) (0.577:0.577:0.577)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold95) + (DELAY + (ABSOLUTE + (IOPATH A X (0.525:0.526:0.526) (0.534:0.536:0.538)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold96) + (DELAY + (ABSOLUTE + (IOPATH A X (0.600:0.600:0.600) (0.596:0.596:0.596)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold97) + (DELAY + (ABSOLUTE + (IOPATH A X (0.557:0.558:0.558) (0.553:0.555:0.557)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold98) + (DELAY + (ABSOLUTE + (IOPATH A X (0.539:0.539:0.539) (0.539:0.540:0.540)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold99) + (DELAY + (ABSOLUTE + (IOPATH A X (0.671:0.671:0.671) (0.642:0.642:0.642)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_2") + (INSTANCE mprj2.input1) + (DELAY + (ABSOLUTE + (IOPATH A X (0.650:0.650:0.650) (0.533:0.533:0.533)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew16) + (DELAY + (ABSOLUTE + (IOPATH A X (0.299:0.299:0.299) (0.311:0.311:0.311)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew22) + (DELAY + (ABSOLUTE + (IOPATH A X (0.299:0.299:0.299) (0.330:0.330:0.330)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew26) + (DELAY + (ABSOLUTE + (IOPATH A X (0.297:0.297:0.297) (0.303:0.303:0.303)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_6") + (INSTANCE mprj2.max_cap18) + (DELAY + (ABSOLUTE + (IOPATH A X (0.235:0.235:0.235) (0.281:0.281:0.281)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output10) + (DELAY + (ABSOLUTE + (IOPATH A X (0.940:0.940:0.940) (0.796:0.796:0.797)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output11) + (DELAY + (ABSOLUTE + (IOPATH A X (1.395:1.395:1.395) (1.145:1.145:1.146)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output12) + (DELAY + (ABSOLUTE + (IOPATH A X (1.715:1.715:1.715) (1.376:1.376:1.376)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output2) + (DELAY + (ABSOLUTE + (IOPATH A X (3.042:3.042:3.042) (2.248:2.248:2.248)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output3) + (DELAY + (ABSOLUTE + (IOPATH A X (1.903:1.903:1.903) (1.533:1.533:1.533)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output4) + (DELAY + (ABSOLUTE + (IOPATH A X (2.784:2.785:2.786) (2.079:2.079:2.079)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output5) + (DELAY + (ABSOLUTE + (IOPATH A X (2.458:2.459:2.460) (1.879:1.880:1.880)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output6) + (DELAY + (ABSOLUTE + (IOPATH A X (1.988:1.988:1.989) (1.550:1.550:1.550)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output7) + (DELAY + (ABSOLUTE + (IOPATH A X (1.531:1.532:1.533) (1.227:1.227:1.227)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output8) + (DELAY + (ABSOLUTE + (IOPATH A X (1.289:1.289:1.289) (1.064:1.064:1.064)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output9) + (DELAY + (ABSOLUTE + (IOPATH A X (0.714:0.714:0.714) (0.605:0.606:0.606)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_8") + (INSTANCE mprj2.wire13) + (DELAY + (ABSOLUTE + (IOPATH A X (0.231:0.233:0.235) (0.256:0.256:0.256)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_12") + (INSTANCE mprj2.wire14) + (DELAY + (ABSOLUTE + (IOPATH A X (0.203:0.203:0.203) (0.199:0.200:0.200)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.wire20) + (DELAY + (ABSOLUTE + (IOPATH A X (0.247:0.247:0.247) (0.218:0.218:0.218)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.wire24) + (DELAY + (ABSOLUTE + (IOPATH A X (0.296:0.296:0.296) (0.308:0.308:0.308)) + ) + ) + ) ) diff --git a/signoff/openframe_project_wrapper/sdf/nom_ff_n40C_1v95/openframe_project_wrapper.sdf b/signoff/openframe_project_wrapper/sdf/nom_ff_n40C_1v95/openframe_project_wrapper.sdf index 07ec204..0c33931 100644 --- a/signoff/openframe_project_wrapper/sdf/nom_ff_n40C_1v95/openframe_project_wrapper.sdf +++ b/signoff/openframe_project_wrapper/sdf/nom_ff_n40C_1v95/openframe_project_wrapper.sdf @@ -1,7 +1,7 @@ (DELAYFILE (SDFVERSION "3.0") (DESIGN "openframe_project_wrapper") - (DATE "Thu Sep 24 11:25:18 2026") + (DATE "Thu Sep 24 10:41:26 2026") (VENDOR "Parallax") (PROGRAM "STA") (VERSION "2.7.0") @@ -15,10 +15,14 @@ (INSTANCE) (DELAY (ABSOLUTE - (INTERCONNECT gpio_in[1] mprj.ANTENNA_input1_A.DIODE (0.067:0.067:0.067) (0.030:0.030:0.030)) - (INTERCONNECT gpio_in[1] mprj.input1.A (0.067:0.067:0.067) (0.030:0.030:0.030)) - (INTERCONNECT gpio_in[0] mprj.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (0.477:0.477:0.477) (0.253:0.253:0.253)) - (INTERCONNECT gpio_in[0] mprj.clkbuf_0_wb_clk_i.A (0.477:0.477:0.477) (0.253:0.253:0.253)) + (INTERCONNECT gpio_in[1] mprj.ANTENNA_input1_A.DIODE (0.815:0.815:0.815) (0.385:0.385:0.385)) + (INTERCONNECT gpio_in[1] mprj.input1.A (0.815:0.815:0.815) (0.385:0.385:0.385)) + (INTERCONNECT gpio_in[1] mprj2.ANTENNA_input1_A.DIODE (0.824:0.824:0.824) (0.393:0.393:0.393)) + (INTERCONNECT gpio_in[1] mprj2.input1.A (0.824:0.824:0.824) (0.393:0.393:0.393)) + (INTERCONNECT gpio_in[0] mprj.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (1.591:1.591:1.591) (0.786:0.786:0.786)) + (INTERCONNECT gpio_in[0] mprj.clkbuf_0_wb_clk_i.A (1.591:1.591:1.591) (0.786:0.786:0.786)) + (INTERCONNECT gpio_in[0] mprj2.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (1.607:1.607:1.607) (0.801:0.801:0.801)) + (INTERCONNECT gpio_in[0] mprj2.clkbuf_0_wb_clk_i.A (1.608:1.608:1.608) (0.801:0.801:0.801)) (INTERCONNECT gpio_loopback_one[43] gpio_inp_dis[43] (0.172:0.172:0.172) (0.081:0.081:0.081)) (INTERCONNECT gpio_loopback_one[43] gpio_oeb[43] (0.172:0.172:0.172) (0.081:0.081:0.081)) (INTERCONNECT gpio_loopback_one[42] gpio_inp_dis[42] (0.174:0.174:0.174) (0.082:0.082:0.082)) @@ -35,30 +39,41 @@ (INTERCONNECT gpio_loopback_one[37] gpio_oeb[37] (0.179:0.179:0.179) (0.084:0.084:0.084)) (INTERCONNECT gpio_loopback_one[36] gpio_inp_dis[36] (0.179:0.179:0.179) (0.084:0.084:0.084)) (INTERCONNECT gpio_loopback_one[36] gpio_oeb[36] (0.179:0.179:0.179) (0.084:0.084:0.084)) - (INTERCONNECT gpio_loopback_one[35] gpio_inp_dis[35] (0.178:0.178:0.178) (0.084:0.084:0.084)) - (INTERCONNECT gpio_loopback_one[35] gpio_oeb[35] (0.178:0.178:0.178) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[34] gpio_inp_dis[34] (0.177:0.177:0.177) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[34] gpio_oeb[34] (0.177:0.177:0.177) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[33] gpio_inp_dis[33] (0.177:0.177:0.177) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[33] gpio_oeb[33] (0.177:0.177:0.177) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[32] gpio_inp_dis[32] (0.178:0.178:0.178) (0.084:0.084:0.084)) - (INTERCONNECT gpio_loopback_one[32] gpio_oeb[32] (0.178:0.178:0.178) (0.084:0.084:0.084)) - (INTERCONNECT gpio_loopback_one[31] gpio_inp_dis[31] (0.177:0.177:0.177) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[31] gpio_oeb[31] (0.177:0.177:0.177) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[30] gpio_inp_dis[30] (0.178:0.178:0.178) (0.084:0.084:0.084)) - (INTERCONNECT gpio_loopback_one[30] gpio_oeb[30] (0.178:0.178:0.178) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[29] gpio_inp_dis[29] (0.177:0.177:0.177) (0.084:0.084:0.084)) - (INTERCONNECT gpio_loopback_one[29] gpio_oeb[29] (0.176:0.176:0.176) (0.082:0.082:0.082)) - (INTERCONNECT gpio_loopback_one[28] gpio_inp_dis[28] (0.176:0.176:0.176) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[28] gpio_oeb[28] (0.175:0.175:0.175) (0.082:0.082:0.082)) - (INTERCONNECT gpio_loopback_one[27] gpio_inp_dis[27] (0.180:0.180:0.180) (0.085:0.085:0.085)) - (INTERCONNECT gpio_loopback_one[27] gpio_oeb[27] (0.179:0.179:0.179) (0.084:0.084:0.084)) - (INTERCONNECT gpio_loopback_one[26] gpio_inp_dis[26] (0.177:0.177:0.177) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[26] gpio_oeb[26] (0.176:0.176:0.176) (0.083:0.083:0.083)) - (INTERCONNECT gpio_loopback_one[25] gpio_inp_dis[25] (0.179:0.179:0.179) (0.084:0.084:0.084)) - (INTERCONNECT gpio_loopback_one[25] gpio_oeb[25] (0.178:0.178:0.178) (0.084:0.084:0.084)) - (INTERCONNECT gpio_loopback_one[24] gpio_inp_dis[24] (0.175:0.175:0.175) (0.082:0.082:0.082)) - (INTERCONNECT gpio_loopback_one[24] gpio_oeb[24] (0.175:0.175:0.175) (0.082:0.082:0.082)) + (INTERCONNECT gpio_loopback_one[35] gpio_inp_dis[35] (0.179:0.179:0.179) (0.084:0.084:0.084)) + (INTERCONNECT gpio_loopback_one[35] gpio_oeb[35] (0.179:0.179:0.179) (0.084:0.084:0.084)) + (INTERCONNECT gpio_loopback_one[34] gpio_dm1[34] (0.265:0.265:0.265) (0.127:0.127:0.127)) + (INTERCONNECT gpio_loopback_one[34] gpio_dm2[34] (0.263:0.263:0.263) (0.125:0.125:0.125)) + (INTERCONNECT gpio_loopback_one[34] gpio_inp_dis[34] (0.264:0.264:0.264) (0.126:0.126:0.126)) + (INTERCONNECT gpio_loopback_one[33] gpio_dm1[33] (0.265:0.265:0.265) (0.126:0.126:0.126)) + (INTERCONNECT gpio_loopback_one[33] gpio_dm2[33] (0.265:0.265:0.265) (0.126:0.126:0.126)) + (INTERCONNECT gpio_loopback_one[33] gpio_inp_dis[33] (0.265:0.265:0.265) (0.126:0.126:0.126)) + (INTERCONNECT gpio_loopback_one[32] gpio_dm1[32] (0.262:0.262:0.262) (0.125:0.125:0.125)) + (INTERCONNECT gpio_loopback_one[32] gpio_dm2[32] (0.260:0.260:0.260) (0.124:0.124:0.124)) + (INTERCONNECT gpio_loopback_one[32] gpio_inp_dis[32] (0.262:0.262:0.262) (0.125:0.125:0.125)) + (INTERCONNECT gpio_loopback_one[31] gpio_dm1[31] (0.260:0.260:0.260) (0.124:0.124:0.124)) + (INTERCONNECT gpio_loopback_one[31] gpio_dm2[31] (0.259:0.259:0.259) (0.123:0.123:0.123)) + (INTERCONNECT gpio_loopback_one[31] gpio_inp_dis[31] (0.259:0.259:0.259) (0.124:0.124:0.124)) + (INTERCONNECT gpio_loopback_one[30] gpio_dm1[30] (0.261:0.261:0.261) (0.124:0.124:0.124)) + (INTERCONNECT gpio_loopback_one[30] gpio_dm2[30] (0.261:0.261:0.261) (0.124:0.124:0.124)) + (INTERCONNECT gpio_loopback_one[30] gpio_inp_dis[30] (0.261:0.261:0.261) (0.124:0.124:0.124)) + (INTERCONNECT gpio_loopback_one[29] gpio_dm1[29] (0.276:0.276:0.276) (0.132:0.132:0.132)) + (INTERCONNECT gpio_loopback_one[29] gpio_dm2[29] (0.276:0.276:0.276) (0.132:0.132:0.132)) + (INTERCONNECT gpio_loopback_one[29] gpio_inp_dis[29] (0.276:0.276:0.276) (0.132:0.132:0.132)) + (INTERCONNECT gpio_loopback_one[28] gpio_dm1[28] (0.269:0.269:0.269) (0.129:0.129:0.129)) + (INTERCONNECT gpio_loopback_one[28] gpio_dm2[28] (0.268:0.268:0.268) (0.128:0.128:0.128)) + (INTERCONNECT gpio_loopback_one[28] gpio_inp_dis[28] (0.269:0.269:0.269) (0.128:0.128:0.128)) + (INTERCONNECT gpio_loopback_one[27] gpio_dm1[27] (0.269:0.269:0.269) (0.128:0.128:0.128)) + (INTERCONNECT gpio_loopback_one[27] gpio_dm2[27] (0.269:0.269:0.269) (0.128:0.128:0.128)) + (INTERCONNECT gpio_loopback_one[27] gpio_inp_dis[27] (0.269:0.269:0.269) (0.128:0.128:0.128)) + (INTERCONNECT gpio_loopback_one[26] gpio_dm1[26] (0.265:0.265:0.265) (0.126:0.126:0.126)) + (INTERCONNECT gpio_loopback_one[26] gpio_dm2[26] (0.264:0.264:0.264) (0.126:0.126:0.126)) + (INTERCONNECT gpio_loopback_one[26] gpio_inp_dis[26] (0.265:0.265:0.265) (0.126:0.126:0.126)) + (INTERCONNECT gpio_loopback_one[25] gpio_dm1[25] (0.265:0.265:0.265) (0.127:0.127:0.127)) + (INTERCONNECT gpio_loopback_one[25] gpio_dm2[25] (0.263:0.263:0.263) (0.125:0.125:0.125)) + (INTERCONNECT gpio_loopback_one[25] gpio_inp_dis[25] (0.264:0.264:0.264) (0.126:0.126:0.126)) + (INTERCONNECT gpio_loopback_one[24] gpio_dm1[24] (0.266:0.266:0.266) (0.127:0.127:0.127)) + (INTERCONNECT gpio_loopback_one[24] gpio_dm2[24] (0.265:0.265:0.265) (0.126:0.126:0.126)) + (INTERCONNECT gpio_loopback_one[24] gpio_inp_dis[24] (0.265:0.265:0.265) (0.126:0.126:0.126)) (INTERCONNECT gpio_loopback_one[23] gpio_inp_dis[23] (0.180:0.180:0.180) (0.085:0.085:0.085)) (INTERCONNECT gpio_loopback_one[23] gpio_oeb[23] (0.179:0.179:0.179) (0.084:0.084:0.084)) (INTERCONNECT gpio_loopback_one[22] gpio_inp_dis[22] (0.182:0.182:0.182) (0.086:0.086:0.086)) @@ -84,12 +99,12 @@ (INTERCONNECT gpio_loopback_one[12] gpio_dm1[12] (0.256:0.256:0.256) (0.122:0.122:0.122)) (INTERCONNECT gpio_loopback_one[12] gpio_dm2[12] (0.256:0.256:0.256) (0.122:0.122:0.122)) (INTERCONNECT gpio_loopback_one[12] gpio_inp_dis[12] (0.256:0.256:0.256) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[11] gpio_dm1[11] (0.257:0.257:0.257) (0.123:0.123:0.123)) - (INTERCONNECT gpio_loopback_one[11] gpio_dm2[11] (0.257:0.257:0.257) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[11] gpio_inp_dis[11] (0.257:0.257:0.257) (0.123:0.123:0.123)) + (INTERCONNECT gpio_loopback_one[11] gpio_dm1[11] (0.255:0.255:0.255) (0.121:0.121:0.121)) + (INTERCONNECT gpio_loopback_one[11] gpio_dm2[11] (0.254:0.254:0.254) (0.121:0.121:0.121)) + (INTERCONNECT gpio_loopback_one[11] gpio_inp_dis[11] (0.255:0.255:0.255) (0.121:0.121:0.121)) (INTERCONNECT gpio_loopback_one[10] gpio_dm1[10] (0.257:0.257:0.257) (0.123:0.123:0.123)) (INTERCONNECT gpio_loopback_one[10] gpio_dm2[10] (0.255:0.255:0.255) (0.121:0.121:0.121)) - (INTERCONNECT gpio_loopback_one[10] gpio_inp_dis[10] (0.257:0.257:0.257) (0.123:0.123:0.123)) + (INTERCONNECT gpio_loopback_one[10] gpio_inp_dis[10] (0.256:0.256:0.256) (0.122:0.122:0.122)) (INTERCONNECT gpio_loopback_one[9] gpio_dm1[9] (0.255:0.255:0.255) (0.122:0.122:0.122)) (INTERCONNECT gpio_loopback_one[9] gpio_dm2[9] (0.254:0.254:0.254) (0.120:0.120:0.120)) (INTERCONNECT gpio_loopback_one[9] gpio_inp_dis[9] (0.255:0.255:0.255) (0.122:0.122:0.122)) @@ -111,9 +126,9 @@ (INTERCONNECT gpio_loopback_one[3] gpio_dm1[3] (0.258:0.258:0.258) (0.123:0.123:0.123)) (INTERCONNECT gpio_loopback_one[3] gpio_dm2[3] (0.258:0.258:0.258) (0.123:0.123:0.123)) (INTERCONNECT gpio_loopback_one[3] gpio_inp_dis[3] (0.258:0.258:0.258) (0.123:0.123:0.123)) - (INTERCONNECT gpio_loopback_one[2] gpio_dm1[2] (0.257:0.257:0.257) (0.123:0.123:0.123)) - (INTERCONNECT gpio_loopback_one[2] gpio_dm2[2] (0.257:0.257:0.257) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[2] gpio_inp_dis[2] (0.257:0.257:0.257) (0.123:0.123:0.123)) + (INTERCONNECT gpio_loopback_one[2] gpio_dm1[2] (0.261:0.261:0.261) (0.125:0.125:0.125)) + (INTERCONNECT gpio_loopback_one[2] gpio_dm2[2] (0.260:0.260:0.260) (0.123:0.123:0.123)) + (INTERCONNECT gpio_loopback_one[2] gpio_inp_dis[2] (0.260:0.260:0.260) (0.124:0.124:0.124)) (INTERCONNECT gpio_loopback_one[1] gpio_dm0[1] (0.334:0.334:0.334) (0.160:0.160:0.160)) (INTERCONNECT gpio_loopback_one[1] gpio_dm1[1] (0.334:0.334:0.334) (0.160:0.160:0.160)) (INTERCONNECT gpio_loopback_one[1] gpio_dm2[1] (0.334:0.334:0.334) (0.160:0.160:0.160)) @@ -199,147 +214,125 @@ (INTERCONNECT gpio_loopback_zero[37] gpio_vtrip_sel[37] (0.890:0.890:0.890) (0.420:0.420:0.420)) (INTERCONNECT gpio_loopback_zero[36] gpio_analog_en[36] (0.896:0.896:0.896) (0.427:0.427:0.427)) (INTERCONNECT gpio_loopback_zero[36] gpio_analog_pol[36] (0.895:0.895:0.895) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[36] gpio_analog_sel[36] (0.893:0.893:0.893) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[36] gpio_dm0[36] (0.896:0.896:0.896) (0.426:0.426:0.426)) + (INTERCONNECT gpio_loopback_zero[36] gpio_analog_sel[36] (0.893:0.893:0.893) (0.424:0.424:0.424)) + (INTERCONNECT gpio_loopback_zero[36] gpio_dm0[36] (0.896:0.896:0.896) (0.427:0.427:0.427)) (INTERCONNECT gpio_loopback_zero[36] gpio_dm1[36] (0.897:0.897:0.897) (0.428:0.428:0.428)) (INTERCONNECT gpio_loopback_zero[36] gpio_dm2[36] (0.892:0.892:0.892) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[36] gpio_holdover[36] (0.891:0.891:0.891) (0.422:0.422:0.422)) + (INTERCONNECT gpio_loopback_zero[36] gpio_holdover[36] (0.892:0.892:0.892) (0.422:0.422:0.422)) (INTERCONNECT gpio_loopback_zero[36] gpio_ib_mode_sel[36] (0.886:0.886:0.886) (0.417:0.417:0.417)) (INTERCONNECT gpio_loopback_zero[36] gpio_out[36] (0.891:0.891:0.891) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[36] gpio_slow_sel[36] (0.897:0.897:0.897) (0.428:0.428:0.428)) + (INTERCONNECT gpio_loopback_zero[36] gpio_slow_sel[36] (0.898:0.898:0.898) (0.428:0.428:0.428)) (INTERCONNECT gpio_loopback_zero[36] gpio_vtrip_sel[36] (0.888:0.888:0.888) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_en[35] (0.896:0.896:0.896) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_pol[35] (0.895:0.895:0.895) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_sel[35] (0.894:0.894:0.894) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm0[35] (0.895:0.895:0.895) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm1[35] (0.896:0.896:0.896) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm2[35] (0.894:0.894:0.894) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[35] gpio_holdover[35] (0.894:0.894:0.894) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[35] gpio_ib_mode_sel[35] (0.892:0.892:0.892) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[35] gpio_out[35] (0.894:0.894:0.894) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[35] gpio_slow_sel[35] (0.896:0.896:0.896) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[35] gpio_vtrip_sel[35] (0.893:0.893:0.893) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_en[34] (0.895:0.895:0.895) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_pol[34] (0.894:0.894:0.894) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_sel[34] (0.892:0.892:0.892) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm0[34] (0.895:0.895:0.895) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm1[34] (0.896:0.896:0.896) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm2[34] (0.891:0.891:0.891) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[34] gpio_holdover[34] (0.890:0.890:0.890) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[34] gpio_ib_mode_sel[34] (0.885:0.885:0.885) (0.416:0.416:0.416)) - (INTERCONNECT gpio_loopback_zero[34] gpio_out[34] (0.890:0.890:0.890) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[34] gpio_slow_sel[34] (0.896:0.896:0.896) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[34] gpio_vtrip_sel[34] (0.887:0.887:0.887) (0.418:0.418:0.418)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_en[33] (0.893:0.893:0.893) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_pol[33] (0.892:0.892:0.892) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_sel[33] (0.890:0.890:0.890) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm0[33] (0.893:0.893:0.893) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm1[33] (0.894:0.894:0.894) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm2[33] (0.889:0.889:0.889) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[33] gpio_holdover[33] (0.889:0.889:0.889) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[33] gpio_ib_mode_sel[33] (0.883:0.883:0.883) (0.415:0.415:0.415)) - (INTERCONNECT gpio_loopback_zero[33] gpio_out[33] (0.888:0.888:0.888) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[33] gpio_slow_sel[33] (0.894:0.894:0.894) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[33] gpio_vtrip_sel[33] (0.885:0.885:0.885) (0.417:0.417:0.417)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_en[32] (0.897:0.897:0.897) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_pol[32] (0.896:0.896:0.896) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_sel[32] (0.894:0.894:0.894) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm0[32] (0.896:0.896:0.896) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm1[32] (0.897:0.897:0.897) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm2[32] (0.893:0.893:0.893) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[32] gpio_holdover[32] (0.892:0.892:0.892) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[32] gpio_ib_mode_sel[32] (0.888:0.888:0.888) (0.418:0.418:0.418)) - (INTERCONNECT gpio_loopback_zero[32] gpio_out[32] (0.891:0.891:0.891) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[32] gpio_slow_sel[32] (0.898:0.898:0.898) (0.428:0.428:0.428)) - (INTERCONNECT gpio_loopback_zero[32] gpio_vtrip_sel[32] (0.889:0.889:0.889) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_en[31] (0.895:0.895:0.895) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_pol[31] (0.894:0.894:0.894) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_sel[31] (0.891:0.891:0.891) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm0[31] (0.895:0.895:0.895) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm1[31] (0.895:0.895:0.895) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm2[31] (0.891:0.891:0.891) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[31] gpio_holdover[31] (0.890:0.890:0.890) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[31] gpio_ib_mode_sel[31] (0.886:0.886:0.886) (0.417:0.417:0.417)) - (INTERCONNECT gpio_loopback_zero[31] gpio_out[31] (0.889:0.889:0.889) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[31] gpio_slow_sel[31] (0.895:0.895:0.895) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[31] gpio_vtrip_sel[31] (0.887:0.887:0.887) (0.418:0.418:0.418)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_en[30] (0.895:0.895:0.895) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_pol[30] (0.895:0.895:0.895) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_sel[30] (0.892:0.892:0.892) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm0[30] (0.895:0.895:0.895) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm1[30] (0.896:0.896:0.896) (0.428:0.428:0.428)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm2[30] (0.891:0.891:0.891) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[30] gpio_holdover[30] (0.889:0.889:0.889) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[30] gpio_ib_mode_sel[30] (0.885:0.885:0.885) (0.417:0.417:0.417)) - (INTERCONNECT gpio_loopback_zero[30] gpio_out[30] (0.888:0.888:0.888) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[30] gpio_slow_sel[30] (0.896:0.896:0.896) (0.428:0.428:0.428)) - (INTERCONNECT gpio_loopback_zero[30] gpio_vtrip_sel[30] (0.885:0.885:0.885) (0.417:0.417:0.417)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_en[29] (0.896:0.896:0.896) (0.428:0.428:0.428)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_pol[29] (0.895:0.895:0.895) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_sel[29] (0.893:0.893:0.893) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm0[29] (0.896:0.896:0.896) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm1[29] (0.896:0.896:0.896) (0.428:0.428:0.428)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm2[29] (0.892:0.892:0.892) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[29] gpio_holdover[29] (0.891:0.891:0.891) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[29] gpio_ib_mode_sel[29] (0.887:0.887:0.887) (0.418:0.418:0.418)) - (INTERCONNECT gpio_loopback_zero[29] gpio_out[29] (0.891:0.891:0.891) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[29] gpio_slow_sel[29] (0.896:0.896:0.896) (0.428:0.428:0.428)) - (INTERCONNECT gpio_loopback_zero[29] gpio_vtrip_sel[29] (0.888:0.888:0.888) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_en[28] (0.895:0.895:0.895) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_pol[28] (0.894:0.894:0.894) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_sel[28] (0.892:0.892:0.892) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm0[28] (0.895:0.895:0.895) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm1[28] (0.895:0.895:0.895) (0.428:0.428:0.428)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm2[28] (0.889:0.889:0.889) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[28] gpio_holdover[28] (0.888:0.888:0.888) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[28] gpio_ib_mode_sel[28] (0.885:0.885:0.885) (0.417:0.417:0.417)) - (INTERCONNECT gpio_loopback_zero[28] gpio_out[28] (0.887:0.887:0.887) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[28] gpio_slow_sel[28] (0.896:0.896:0.896) (0.428:0.428:0.428)) - (INTERCONNECT gpio_loopback_zero[28] gpio_vtrip_sel[28] (0.883:0.883:0.883) (0.416:0.416:0.416)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_en[27] (0.896:0.896:0.896) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_pol[27] (0.895:0.895:0.895) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_sel[27] (0.893:0.893:0.893) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm0[27] (0.896:0.896:0.896) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm1[27] (0.897:0.897:0.897) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm2[27] (0.892:0.892:0.892) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[27] gpio_holdover[27] (0.892:0.892:0.892) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[27] gpio_ib_mode_sel[27] (0.887:0.887:0.887) (0.418:0.418:0.418)) - (INTERCONNECT gpio_loopback_zero[27] gpio_out[27] (0.891:0.891:0.891) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[27] gpio_slow_sel[27] (0.897:0.897:0.897) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[27] gpio_vtrip_sel[27] (0.888:0.888:0.888) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_en[26] (0.895:0.895:0.895) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_pol[26] (0.895:0.895:0.895) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_sel[26] (0.895:0.895:0.895) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm0[26] (0.895:0.895:0.895) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm1[26] (0.895:0.895:0.895) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm2[26] (0.895:0.895:0.895) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[26] gpio_holdover[26] (0.893:0.893:0.893) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[26] gpio_ib_mode_sel[26] (0.889:0.889:0.889) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[26] gpio_out[26] (0.892:0.892:0.892) (0.422:0.422:0.422)) - (INTERCONNECT gpio_loopback_zero[26] gpio_slow_sel[26] (0.895:0.895:0.895) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[26] gpio_vtrip_sel[26] (0.889:0.889:0.889) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_en[25] (0.901:0.901:0.901) (0.429:0.429:0.429)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_pol[25] (0.900:0.900:0.900) (0.429:0.429:0.429)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_sel[25] (0.898:0.898:0.898) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm0[25] (0.901:0.901:0.901) (0.429:0.429:0.429)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm1[25] (0.901:0.901:0.901) (0.429:0.429:0.429)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm2[25] (0.897:0.897:0.897) (0.425:0.425:0.425)) - (INTERCONNECT gpio_loopback_zero[25] gpio_holdover[25] (0.896:0.896:0.896) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[25] gpio_ib_mode_sel[25] (0.888:0.888:0.888) (0.416:0.416:0.416)) - (INTERCONNECT gpio_loopback_zero[25] gpio_out[25] (0.896:0.896:0.896) (0.424:0.424:0.424)) - (INTERCONNECT gpio_loopback_zero[25] gpio_slow_sel[25] (0.901:0.901:0.901) (0.429:0.429:0.429)) - (INTERCONNECT gpio_loopback_zero[25] gpio_vtrip_sel[25] (0.892:0.892:0.892) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_en[24] (0.894:0.894:0.894) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_pol[24] (0.894:0.894:0.894) (0.426:0.426:0.426)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_sel[24] (0.891:0.891:0.891) (0.423:0.423:0.423)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm0[24] (0.894:0.894:0.894) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm1[24] (0.895:0.895:0.895) (0.427:0.427:0.427)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm2[24] (0.888:0.888:0.888) (0.421:0.421:0.421)) - (INTERCONNECT gpio_loopback_zero[24] gpio_holdover[24] (0.887:0.887:0.887) (0.420:0.420:0.420)) - (INTERCONNECT gpio_loopback_zero[24] gpio_ib_mode_sel[24] (0.883:0.883:0.883) (0.416:0.416:0.416)) - (INTERCONNECT gpio_loopback_zero[24] gpio_out[24] (0.887:0.887:0.887) (0.419:0.419:0.419)) - (INTERCONNECT gpio_loopback_zero[24] gpio_slow_sel[24] (0.895:0.895:0.895) (0.428:0.428:0.428)) - (INTERCONNECT gpio_loopback_zero[24] gpio_vtrip_sel[24] (0.884:0.884:0.884) (0.417:0.417:0.417)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_en[35] (0.898:0.898:0.898) (0.426:0.426:0.426)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_pol[35] (0.897:0.897:0.897) (0.426:0.426:0.426)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_sel[35] (0.896:0.896:0.896) (0.425:0.425:0.425)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm0[35] (0.897:0.897:0.897) (0.426:0.426:0.426)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm1[35] (0.898:0.898:0.898) (0.426:0.426:0.426)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm2[35] (0.896:0.896:0.896) (0.425:0.425:0.425)) + (INTERCONNECT gpio_loopback_zero[35] gpio_holdover[35] (0.896:0.896:0.896) (0.424:0.424:0.424)) + (INTERCONNECT gpio_loopback_zero[35] gpio_ib_mode_sel[35] (0.894:0.894:0.894) (0.422:0.422:0.422)) + (INTERCONNECT gpio_loopback_zero[35] gpio_out[35] (0.896:0.896:0.896) (0.424:0.424:0.424)) + (INTERCONNECT gpio_loopback_zero[35] gpio_slow_sel[35] (0.898:0.898:0.898) (0.426:0.426:0.426)) + (INTERCONNECT gpio_loopback_zero[35] gpio_vtrip_sel[35] (0.895:0.895:0.895) (0.424:0.424:0.424)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_en[34] (0.741:0.741:0.741) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_pol[34] (0.740:0.740:0.740) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_sel[34] (0.740:0.740:0.740) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[34] gpio_dm0[34] (0.741:0.741:0.741) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[34] gpio_holdover[34] (0.740:0.740:0.740) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[34] gpio_ib_mode_sel[34] (0.738:0.738:0.738) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[34] gpio_oeb[34] (0.737:0.737:0.737) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_zero[34] gpio_slow_sel[34] (0.741:0.741:0.741) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[34] gpio_vtrip_sel[34] (0.740:0.740:0.740) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_en[33] (0.748:0.748:0.748) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_pol[33] (0.748:0.748:0.748) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_sel[33] (0.746:0.746:0.746) (0.355:0.355:0.355)) + (INTERCONNECT gpio_loopback_zero[33] gpio_dm0[33] (0.748:0.748:0.748) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[33] gpio_holdover[33] (0.745:0.745:0.745) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[33] gpio_ib_mode_sel[33] (0.742:0.742:0.742) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[33] gpio_oeb[33] (0.739:0.739:0.739) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_zero[33] gpio_slow_sel[33] (0.748:0.748:0.748) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[33] gpio_vtrip_sel[33] (0.742:0.742:0.742) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_en[32] (0.745:0.745:0.745) (0.355:0.355:0.355)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_pol[32] (0.745:0.745:0.745) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_sel[32] (0.742:0.742:0.742) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[32] gpio_dm0[32] (0.745:0.745:0.745) (0.355:0.355:0.355)) + (INTERCONNECT gpio_loopback_zero[32] gpio_holdover[32] (0.741:0.741:0.741) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[32] gpio_ib_mode_sel[32] (0.741:0.741:0.741) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[32] gpio_oeb[32] (0.740:0.740:0.740) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[32] gpio_slow_sel[32] (0.746:0.746:0.746) (0.356:0.356:0.356)) + (INTERCONNECT gpio_loopback_zero[32] gpio_vtrip_sel[32] (0.741:0.741:0.741) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_en[31] (0.757:0.757:0.757) (0.360:0.360:0.360)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_pol[31] (0.756:0.756:0.756) (0.359:0.359:0.359)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_sel[31] (0.756:0.756:0.756) (0.359:0.359:0.359)) + (INTERCONNECT gpio_loopback_zero[31] gpio_dm0[31] (0.756:0.756:0.756) (0.359:0.359:0.359)) + (INTERCONNECT gpio_loopback_zero[31] gpio_holdover[31] (0.756:0.756:0.756) (0.359:0.359:0.359)) + (INTERCONNECT gpio_loopback_zero[31] gpio_ib_mode_sel[31] (0.754:0.754:0.754) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[31] gpio_oeb[31] (0.754:0.754:0.754) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[31] gpio_slow_sel[31] (0.757:0.757:0.757) (0.360:0.360:0.360)) + (INTERCONNECT gpio_loopback_zero[31] gpio_vtrip_sel[31] (0.754:0.754:0.754) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_en[30] (0.742:0.742:0.742) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_pol[30] (0.741:0.741:0.741) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_sel[30] (0.739:0.739:0.739) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[30] gpio_dm0[30] (0.741:0.741:0.741) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[30] gpio_holdover[30] (0.737:0.737:0.737) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_zero[30] gpio_ib_mode_sel[30] (0.733:0.733:0.733) (0.346:0.346:0.346)) + (INTERCONNECT gpio_loopback_zero[30] gpio_oeb[30] (0.731:0.731:0.731) (0.344:0.344:0.344)) + (INTERCONNECT gpio_loopback_zero[30] gpio_slow_sel[30] (0.742:0.742:0.742) (0.355:0.355:0.355)) + (INTERCONNECT gpio_loopback_zero[30] gpio_vtrip_sel[30] (0.734:0.734:0.734) (0.347:0.347:0.347)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_en[29] (0.748:0.748:0.748) (0.356:0.356:0.356)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_pol[29] (0.749:0.749:0.749) (0.356:0.356:0.356)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_sel[29] (0.748:0.748:0.748) (0.355:0.355:0.355)) + (INTERCONNECT gpio_loopback_zero[29] gpio_dm0[29] (0.748:0.748:0.748) (0.356:0.356:0.356)) + (INTERCONNECT gpio_loopback_zero[29] gpio_holdover[29] (0.748:0.748:0.748) (0.355:0.355:0.355)) + (INTERCONNECT gpio_loopback_zero[29] gpio_ib_mode_sel[29] (0.746:0.746:0.746) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[29] gpio_oeb[29] (0.746:0.746:0.746) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[29] gpio_slow_sel[29] (0.748:0.748:0.748) (0.356:0.356:0.356)) + (INTERCONNECT gpio_loopback_zero[29] gpio_vtrip_sel[29] (0.746:0.746:0.746) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_en[28] (0.748:0.748:0.748) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_pol[28] (0.747:0.747:0.747) (0.356:0.356:0.356)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_sel[28] (0.746:0.746:0.746) (0.355:0.355:0.355)) + (INTERCONNECT gpio_loopback_zero[28] gpio_dm0[28] (0.748:0.748:0.748) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[28] gpio_holdover[28] (0.745:0.745:0.745) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[28] gpio_ib_mode_sel[28] (0.742:0.742:0.742) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[28] gpio_oeb[28] (0.742:0.742:0.742) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[28] gpio_slow_sel[28] (0.749:0.749:0.749) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[28] gpio_vtrip_sel[28] (0.742:0.742:0.742) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_en[27] (0.747:0.747:0.747) (0.356:0.356:0.356)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_pol[27] (0.746:0.746:0.746) (0.356:0.356:0.356)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_sel[27] (0.744:0.744:0.744) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[27] gpio_dm0[27] (0.746:0.746:0.746) (0.356:0.356:0.356)) + (INTERCONNECT gpio_loopback_zero[27] gpio_holdover[27] (0.743:0.743:0.743) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[27] gpio_ib_mode_sel[27] (0.740:0.740:0.740) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[27] gpio_oeb[27] (0.738:0.738:0.738) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_zero[27] gpio_slow_sel[27] (0.747:0.747:0.747) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[27] gpio_vtrip_sel[27] (0.741:0.741:0.741) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_en[26] (0.749:0.749:0.749) (0.356:0.356:0.356)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_pol[26] (0.750:0.750:0.750) (0.356:0.356:0.356)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_sel[26] (0.749:0.749:0.749) (0.356:0.356:0.356)) + (INTERCONNECT gpio_loopback_zero[26] gpio_dm0[26] (0.749:0.749:0.749) (0.356:0.356:0.356)) + (INTERCONNECT gpio_loopback_zero[26] gpio_holdover[26] (0.748:0.748:0.748) (0.355:0.355:0.355)) + (INTERCONNECT gpio_loopback_zero[26] gpio_ib_mode_sel[26] (0.747:0.747:0.747) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[26] gpio_oeb[26] (0.747:0.747:0.747) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[26] gpio_slow_sel[26] (0.749:0.749:0.749) (0.356:0.356:0.356)) + (INTERCONNECT gpio_loopback_zero[26] gpio_vtrip_sel[26] (0.747:0.747:0.747) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_en[25] (0.750:0.750:0.750) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_pol[25] (0.750:0.750:0.750) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_sel[25] (0.749:0.749:0.749) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[25] gpio_dm0[25] (0.750:0.750:0.750) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[25] gpio_holdover[25] (0.748:0.748:0.748) (0.356:0.356:0.356)) + (INTERCONNECT gpio_loopback_zero[25] gpio_ib_mode_sel[25] (0.745:0.745:0.745) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[25] gpio_oeb[25] (0.743:0.743:0.743) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[25] gpio_slow_sel[25] (0.750:0.750:0.750) (0.357:0.357:0.357)) + (INTERCONNECT gpio_loopback_zero[25] gpio_vtrip_sel[25] (0.745:0.745:0.745) (0.353:0.353:0.353)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_en[24] (0.743:0.743:0.743) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_pol[24] (0.742:0.742:0.742) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_sel[24] (0.740:0.740:0.740) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[24] gpio_dm0[24] (0.742:0.742:0.742) (0.354:0.354:0.354)) + (INTERCONNECT gpio_loopback_zero[24] gpio_holdover[24] (0.738:0.738:0.738) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[24] gpio_ib_mode_sel[24] (0.735:0.735:0.735) (0.347:0.347:0.347)) + (INTERCONNECT gpio_loopback_zero[24] gpio_oeb[24] (0.735:0.735:0.735) (0.347:0.347:0.347)) + (INTERCONNECT gpio_loopback_zero[24] gpio_slow_sel[24] (0.743:0.743:0.743) (0.355:0.355:0.355)) + (INTERCONNECT gpio_loopback_zero[24] gpio_vtrip_sel[24] (0.735:0.735:0.735) (0.347:0.347:0.347)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_en[23] (0.894:0.894:0.894) (0.425:0.425:0.425)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_pol[23] (0.893:0.893:0.893) (0.425:0.425:0.425)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_sel[23] (0.892:0.892:0.892) (0.423:0.423:0.423)) @@ -461,29 +454,29 @@ (INTERCONNECT gpio_loopback_zero[13] gpio_out[13] (0.884:0.884:0.884) (0.417:0.417:0.417)) (INTERCONNECT gpio_loopback_zero[13] gpio_slow_sel[13] (0.892:0.892:0.892) (0.426:0.426:0.426)) (INTERCONNECT gpio_loopback_zero[13] gpio_vtrip_sel[13] (0.880:0.880:0.880) (0.414:0.414:0.414)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_en[12] (0.739:0.739:0.739) (0.351:0.351:0.351)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_pol[12] (0.739:0.739:0.739) (0.351:0.351:0.351)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_sel[12] (0.738:0.738:0.738) (0.351:0.351:0.351)) - (INTERCONNECT gpio_loopback_zero[12] gpio_dm0[12] (0.739:0.739:0.739) (0.351:0.351:0.351)) - (INTERCONNECT gpio_loopback_zero[12] gpio_holdover[12] (0.738:0.738:0.738) (0.351:0.351:0.351)) - (INTERCONNECT gpio_loopback_zero[12] gpio_ib_mode_sel[12] (0.736:0.736:0.736) (0.349:0.349:0.349)) - (INTERCONNECT gpio_loopback_zero[12] gpio_oeb[12] (0.735:0.735:0.735) (0.347:0.347:0.347)) - (INTERCONNECT gpio_loopback_zero[12] gpio_slow_sel[12] (0.739:0.739:0.739) (0.351:0.351:0.351)) - (INTERCONNECT gpio_loopback_zero[12] gpio_vtrip_sel[12] (0.738:0.738:0.738) (0.350:0.350:0.350)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_en[11] (0.737:0.737:0.737) (0.350:0.350:0.350)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_pol[11] (0.737:0.737:0.737) (0.350:0.350:0.350)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_sel[11] (0.737:0.737:0.737) (0.350:0.350:0.350)) - (INTERCONNECT gpio_loopback_zero[11] gpio_dm0[11] (0.737:0.737:0.737) (0.350:0.350:0.350)) - (INTERCONNECT gpio_loopback_zero[11] gpio_holdover[11] (0.736:0.736:0.736) (0.349:0.349:0.349)) - (INTERCONNECT gpio_loopback_zero[11] gpio_ib_mode_sel[11] (0.736:0.736:0.736) (0.349:0.349:0.349)) - (INTERCONNECT gpio_loopback_zero[11] gpio_oeb[11] (0.736:0.736:0.736) (0.349:0.349:0.349)) - (INTERCONNECT gpio_loopback_zero[11] gpio_slow_sel[11] (0.737:0.737:0.737) (0.350:0.350:0.350)) - (INTERCONNECT gpio_loopback_zero[11] gpio_vtrip_sel[11] (0.736:0.736:0.736) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_en[12] (0.734:0.734:0.734) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_pol[12] (0.733:0.733:0.733) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_sel[12] (0.733:0.733:0.733) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_zero[12] gpio_dm0[12] (0.733:0.733:0.733) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_zero[12] gpio_holdover[12] (0.733:0.733:0.733) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_zero[12] gpio_ib_mode_sel[12] (0.731:0.731:0.731) (0.347:0.347:0.347)) + (INTERCONNECT gpio_loopback_zero[12] gpio_oeb[12] (0.730:0.730:0.730) (0.345:0.345:0.345)) + (INTERCONNECT gpio_loopback_zero[12] gpio_slow_sel[12] (0.734:0.734:0.734) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_zero[12] gpio_vtrip_sel[12] (0.732:0.732:0.732) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_en[11] (0.731:0.731:0.731) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_pol[11] (0.730:0.730:0.730) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_sel[11] (0.728:0.728:0.728) (0.347:0.347:0.347)) + (INTERCONNECT gpio_loopback_zero[11] gpio_dm0[11] (0.731:0.731:0.731) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_zero[11] gpio_holdover[11] (0.727:0.727:0.727) (0.346:0.346:0.346)) + (INTERCONNECT gpio_loopback_zero[11] gpio_ib_mode_sel[11] (0.724:0.724:0.724) (0.343:0.343:0.343)) + (INTERCONNECT gpio_loopback_zero[11] gpio_oeb[11] (0.724:0.724:0.724) (0.342:0.342:0.342)) + (INTERCONNECT gpio_loopback_zero[11] gpio_slow_sel[11] (0.732:0.732:0.732) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[11] gpio_vtrip_sel[11] (0.725:0.725:0.725) (0.343:0.343:0.343)) (INTERCONNECT gpio_loopback_zero[10] gpio_analog_en[10] (0.735:0.735:0.735) (0.350:0.350:0.350)) (INTERCONNECT gpio_loopback_zero[10] gpio_analog_pol[10] (0.735:0.735:0.735) (0.350:0.350:0.350)) - (INTERCONNECT gpio_loopback_zero[10] gpio_analog_sel[10] (0.735:0.735:0.735) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[10] gpio_analog_sel[10] (0.734:0.734:0.734) (0.350:0.350:0.350)) (INTERCONNECT gpio_loopback_zero[10] gpio_dm0[10] (0.735:0.735:0.735) (0.350:0.350:0.350)) - (INTERCONNECT gpio_loopback_zero[10] gpio_holdover[10] (0.734:0.734:0.734) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_zero[10] gpio_holdover[10] (0.733:0.733:0.733) (0.349:0.349:0.349)) (INTERCONNECT gpio_loopback_zero[10] gpio_ib_mode_sel[10] (0.729:0.729:0.729) (0.344:0.344:0.344)) (INTERCONNECT gpio_loopback_zero[10] gpio_oeb[10] (0.729:0.729:0.729) (0.344:0.344:0.344)) (INTERCONNECT gpio_loopback_zero[10] gpio_slow_sel[10] (0.736:0.736:0.736) (0.351:0.351:0.351)) @@ -497,13 +490,13 @@ (INTERCONNECT gpio_loopback_zero[9] gpio_oeb[9] (0.733:0.733:0.733) (0.347:0.347:0.347)) (INTERCONNECT gpio_loopback_zero[9] gpio_slow_sel[9] (0.735:0.735:0.735) (0.349:0.349:0.349)) (INTERCONNECT gpio_loopback_zero[9] gpio_vtrip_sel[9] (0.733:0.733:0.733) (0.348:0.348:0.348)) - (INTERCONNECT gpio_loopback_zero[8] gpio_analog_en[8] (0.737:0.737:0.737) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_zero[8] gpio_analog_en[8] (0.736:0.736:0.736) (0.352:0.352:0.352)) (INTERCONNECT gpio_loopback_zero[8] gpio_analog_pol[8] (0.736:0.736:0.736) (0.351:0.351:0.351)) (INTERCONNECT gpio_loopback_zero[8] gpio_analog_sel[8] (0.735:0.735:0.735) (0.350:0.350:0.350)) (INTERCONNECT gpio_loopback_zero[8] gpio_dm0[8] (0.736:0.736:0.736) (0.351:0.351:0.351)) (INTERCONNECT gpio_loopback_zero[8] gpio_holdover[8] (0.733:0.733:0.733) (0.349:0.349:0.349)) (INTERCONNECT gpio_loopback_zero[8] gpio_ib_mode_sel[8] (0.730:0.730:0.730) (0.346:0.346:0.346)) - (INTERCONNECT gpio_loopback_zero[8] gpio_oeb[8] (0.730:0.730:0.730) (0.345:0.345:0.345)) + (INTERCONNECT gpio_loopback_zero[8] gpio_oeb[8] (0.729:0.729:0.729) (0.345:0.345:0.345)) (INTERCONNECT gpio_loopback_zero[8] gpio_slow_sel[8] (0.737:0.737:0.737) (0.352:0.352:0.352)) (INTERCONNECT gpio_loopback_zero[8] gpio_vtrip_sel[8] (0.731:0.731:0.731) (0.346:0.346:0.346)) (INTERCONNECT gpio_loopback_zero[7] gpio_analog_en[7] (0.735:0.735:0.735) (0.351:0.351:0.351)) @@ -551,15 +544,15 @@ (INTERCONNECT gpio_loopback_zero[3] gpio_oeb[3] (0.733:0.733:0.733) (0.347:0.347:0.347)) (INTERCONNECT gpio_loopback_zero[3] gpio_slow_sel[3] (0.736:0.736:0.736) (0.350:0.350:0.350)) (INTERCONNECT gpio_loopback_zero[3] gpio_vtrip_sel[3] (0.733:0.733:0.733) (0.348:0.348:0.348)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_en[2] (0.737:0.737:0.737) (0.352:0.352:0.352)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_pol[2] (0.736:0.736:0.736) (0.351:0.351:0.351)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_sel[2] (0.733:0.733:0.733) (0.348:0.348:0.348)) - (INTERCONNECT gpio_loopback_zero[2] gpio_dm0[2] (0.736:0.736:0.736) (0.351:0.351:0.351)) - (INTERCONNECT gpio_loopback_zero[2] gpio_holdover[2] (0.732:0.732:0.732) (0.347:0.347:0.347)) - (INTERCONNECT gpio_loopback_zero[2] gpio_ib_mode_sel[2] (0.729:0.729:0.729) (0.345:0.345:0.345)) - (INTERCONNECT gpio_loopback_zero[2] gpio_oeb[2] (0.728:0.728:0.728) (0.343:0.343:0.343)) - (INTERCONNECT gpio_loopback_zero[2] gpio_slow_sel[2] (0.737:0.737:0.737) (0.352:0.352:0.352)) - (INTERCONNECT gpio_loopback_zero[2] gpio_vtrip_sel[2] (0.730:0.730:0.730) (0.345:0.345:0.345)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_en[2] (0.736:0.736:0.736) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_pol[2] (0.736:0.736:0.736) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_sel[2] (0.735:0.735:0.735) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_zero[2] gpio_dm0[2] (0.736:0.736:0.736) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[2] gpio_holdover[2] (0.735:0.735:0.735) (0.349:0.349:0.349)) + (INTERCONNECT gpio_loopback_zero[2] gpio_ib_mode_sel[2] (0.735:0.735:0.735) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_zero[2] gpio_oeb[2] (0.735:0.735:0.735) (0.348:0.348:0.348)) + (INTERCONNECT gpio_loopback_zero[2] gpio_slow_sel[2] (0.736:0.736:0.736) (0.350:0.350:0.350)) + (INTERCONNECT gpio_loopback_zero[2] gpio_vtrip_sel[2] (0.735:0.735:0.735) (0.349:0.349:0.349)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_en[1] (0.734:0.734:0.734) (0.351:0.351:0.351)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_pol[1] (0.734:0.734:0.734) (0.350:0.350:0.350)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_sel[1] (0.732:0.732:0.732) (0.348:0.348:0.348)) @@ -1338,7 +1331,7 @@ (INTERCONNECT mprj.clkbuf_0_wb_clk_i.X mprj.clkbuf_3_2_0_wb_clk_i.A (0.004:0.004:0.004) (0.004:0.004:0.004)) (INTERCONNECT mprj.clkbuf_0_wb_clk_i.X mprj.clkbuf_3_3_0_wb_clk_i.A (0.003:0.003:0.003) (0.002:0.002:0.002)) (INTERCONNECT mprj.clkbuf_0_wb_clk_i.X mprj.clkbuf_3_4_0_wb_clk_i.A (0.003:0.003:0.003) (0.003:0.003:0.003)) - (INTERCONNECT mprj.clkbuf_0_wb_clk_i.X mprj.clkbuf_3_5_0_wb_clk_i.A (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj.clkbuf_0_wb_clk_i.X mprj.clkbuf_3_5_0_wb_clk_i.A (0.004:0.004:0.004) (0.004:0.004:0.004)) (INTERCONNECT mprj.clkbuf_0_wb_clk_i.X mprj.clkbuf_3_6_0_wb_clk_i.A (0.002:0.002:0.002) (0.002:0.002:0.002)) (INTERCONNECT mprj.clkbuf_0_wb_clk_i.X mprj.clkbuf_3_7_0_wb_clk_i.A (0.003:0.003:0.003) (0.003:0.003:0.003)) (INTERCONNECT mprj.clkbuf_3_0_0_wb_clk_i.X mprj._709_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) @@ -1827,7 +1820,7 @@ (INTERCONNECT mprj.input1.X mprj.ANTENNA_fanout19_A.DIODE (0.084:0.084:0.084) (0.080:0.080:0.080)) (INTERCONNECT mprj.input1.X mprj.ANTENNA_fanout25_A.DIODE (0.086:0.086:0.086) (0.082:0.082:0.082)) (INTERCONNECT mprj.input1.X mprj.ANTENNA_input1_X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) - (INTERCONNECT mprj.input1.X mprj.fanout19.A (0.083:0.083:0.083) (0.080:0.080:0.080)) + (INTERCONNECT mprj.input1.X mprj.fanout19.A (0.083:0.083:0.083) (0.079:0.079:0.079)) (INTERCONNECT mprj.input1.X mprj.fanout25.A (0.086:0.086:0.086) (0.082:0.082:0.082)) (INTERCONNECT mprj.load_slew16.X mprj._622_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) (INTERCONNECT mprj.load_slew16.X mprj._624_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) @@ -1871,8 +1864,8 @@ (INTERCONNECT mprj.max_cap18.X mprj._623_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) (INTERCONNECT mprj.output10.X gpio_out[9] (0.006:0.006:0.006) (0.006:0.006:0.006)) (INTERCONNECT mprj.output11.X gpio_out[10] (0.005:0.005:0.005) (0.005:0.005:0.005)) - (INTERCONNECT mprj.output12.X gpio_out[11] (0.005:0.005:0.005) (0.005:0.005:0.005)) - (INTERCONNECT mprj.output2.X gpio_out[2] (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj.output12.X gpio_out[11] (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj.output2.X gpio_out[2] (0.004:0.004:0.004) (0.004:0.004:0.004)) (INTERCONNECT mprj.output3.X gpio_out[12] (0.004:0.004:0.004) (0.004:0.004:0.004)) (INTERCONNECT mprj.output4.X gpio_out[3] (0.004:0.004:0.004) (0.004:0.004:0.004)) (INTERCONNECT mprj.output5.X gpio_out[4] (0.005:0.005:0.005) (0.005:0.005:0.005)) @@ -1915,6 +1908,1341 @@ (INTERCONNECT mprj.wire24.X mprj._645_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) (INTERCONNECT mprj.wire24.X mprj._646_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) (INTERCONNECT mprj.wire24.X mprj._651_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._332_.Y mprj2._361_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._332_.Y mprj2._574_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._333_.Y mprj2._570_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._334_.Y mprj2._501_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._335_.Y mprj2._527_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._336_.Y mprj2._429_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._337_.Y mprj2._433_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._337_.Y mprj2._434_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._338_.Y mprj2._440_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._339_.Y mprj2._675_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._340_.X mprj2._348_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._340_.X mprj2._350_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._341_.X mprj2._342_.A2 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._341_.X mprj2._345_.A3 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._341_.X mprj2._346_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._341_.X mprj2._347_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._342_.Y mprj2._345_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._343_.X mprj2._344_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._343_.X mprj2._347_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._343_.X mprj2._356_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._344_.X mprj2._345_.C1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._344_.X mprj2._351_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._344_.X mprj2._357_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._344_.X mprj2._359_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._344_.X mprj2._361_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._345_.Y mprj2.hold113.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._346_.X mprj2.hold143.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._347_.Y mprj2._348_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._348_.X mprj2.hold157.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._349_.Y mprj2.hold106.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._350_.Y mprj2.hold107.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._351_.X mprj2._352_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._351_.X mprj2._354_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._351_.X mprj2._360_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._352_.Y mprj2._353_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._352_.Y mprj2.hold182.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._353_.Y mprj2.hold78.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._354_.X mprj2._358_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._355_.Y mprj2._356_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._355_.Y mprj2._357_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._356_.X mprj2._362_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._363_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._367_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._369_.A3 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._373_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._374_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._357_.Y mprj2._358_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._357_.Y mprj2._360_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._357_.Y mprj2._371_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._358_.X mprj2.hold183.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._359_.X mprj2._360_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._360_.X mprj2._686_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._361_.Y mprj2.hold175.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._362_.Y mprj2._372_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._363_.X mprj2._365_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._363_.X mprj2._370_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._364_.X mprj2._367_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._364_.X mprj2._371_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._364_.X mprj2._374_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._365_.Y mprj2.hold159.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._367_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._372_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._374_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._367_.X mprj2._368_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._367_.X mprj2._382_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._368_.Y mprj2.hold160.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._369_.X mprj2.hold171.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._370_.X mprj2._683_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._371_.Y mprj2._372_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._372_.X mprj2.hold140.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._373_.X mprj2.hold145.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._374_.X mprj2._375_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._374_.X mprj2._377_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._374_.X mprj2._379_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._374_.X mprj2._381_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._374_.X mprj2._383_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._375_.X mprj2._376_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._376_.X mprj2.hold46.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._377_.Y mprj2._380_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._378_.X mprj2._379_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._379_.X mprj2._380_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._379_.X mprj2._381_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._380_.Y mprj2.hold34.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._381_.X mprj2.hold153.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._382_.Y mprj2.hold68.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._383_.Y mprj2.hold69.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__384__Y.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__386__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__568__B.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__572__B.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__579__A2.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA_output4_A.DIODE (0.038:0.038:0.038) (0.037:0.037:0.037)) + (INTERCONNECT mprj2._384_.Y mprj2._386_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2._384_.Y mprj2._568_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._384_.Y mprj2._572_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._384_.Y mprj2._579_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._384_.Y mprj2.output4.A (0.038:0.038:0.038) (0.038:0.038:0.038)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__385__Y.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__386__B.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__568__C.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__572__C.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__580__A2.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA_output5_A.DIODE (0.020:0.020:0.020) (0.020:0.020:0.020)) + (INTERCONNECT mprj2._385_.Y mprj2._386_.B (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._385_.Y mprj2._568_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._385_.Y mprj2._572_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._385_.Y mprj2._580_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._385_.Y mprj2.output5.A (0.020:0.020:0.020) (0.020:0.020:0.020)) + (INTERCONNECT mprj2._386_.Y mprj2._387_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._387_.X mprj2.hold151.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._388_.X mprj2.hold44.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._389_.X mprj2._393_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._390_.X mprj2._392_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._391_.X mprj2._392_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._392_.X mprj2._393_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._393_.X mprj2._399_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._394_.X mprj2._396_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._395_.Y mprj2.hold122.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._396_.X mprj2._399_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._397_.X mprj2._399_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._398_.X mprj2._399_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._399_.X mprj2._400_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._399_.X mprj2._488_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._399_.X mprj2._493_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._399_.X mprj2._498_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._400_.Y mprj2._726_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._401_.X mprj2._405_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._402_.X mprj2._405_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._403_.X mprj2._405_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._404_.X mprj2._405_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._405_.X mprj2._411_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._406_.X mprj2._408_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._406_.X mprj2._415_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._407_.X mprj2.hold195.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._408_.X mprj2._411_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._409_.X mprj2._411_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._410_.X mprj2._411_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._412_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._411_.X mprj2._422_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._426_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._411_.X mprj2._431_.C1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._411_.X mprj2._433_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._411_.X mprj2._437_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._412_.Y mprj2._413_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._412_.Y mprj2._429_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._412_.Y mprj2._693_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._413_.Y mprj2.hold28.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._414_.Y mprj2._415_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._414_.Y mprj2._416_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._415_.X mprj2._728_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._416_.Y mprj2.hold60.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._417_.X mprj2._419_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._417_.X mprj2._420_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._421_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._424_.A3 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._425_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._428_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._439_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._445_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._418_.X mprj2.hold167.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._419_.X mprj2.hold168.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._420_.Y mprj2._422_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._420_.Y mprj2._423_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._421_.X mprj2._422_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._422_.X mprj2._731_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._423_.Y mprj2.hold109.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._424_.X mprj2.hold178.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._425_.Y mprj2._426_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._425_.Y mprj2._429_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._426_.X mprj2.hold179.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._427_.X mprj2._428_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._427_.X mprj2._439_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._427_.X mprj2._445_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._429_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._430_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._431_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._432_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._429_.Y mprj2.hold149.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._430_.Y mprj2._431_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._430_.Y mprj2._433_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._430_.Y mprj2._434_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._431_.X mprj2.hold162.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._432_.X mprj2._435_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._432_.X mprj2._436_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._433_.Y mprj2._434_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._434_.Y mprj2.hold155.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._435_.X mprj2._437_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._436_.Y mprj2._437_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._436_.Y mprj2._440_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._437_.X mprj2.hold191.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._438_.X mprj2._439_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._438_.X mprj2._445_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._439_.X mprj2._440_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._439_.X mprj2._441_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._439_.X mprj2._442_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._440_.Y mprj2.hold136.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._441_.X mprj2._443_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._441_.X mprj2._446_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._442_.Y mprj2.hold97.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._443_.Y mprj2.hold98.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._444_.X mprj2._445_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._445_.X mprj2._446_.B1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._447_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._448_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._450_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._452_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._455_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._460_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._471_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._478_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._446_.X mprj2.hold95.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._447_.X mprj2.hold88.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._448_.Y mprj2.hold104.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._450_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._452_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._455_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._460_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._471_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._478_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._450_.X mprj2._451_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._450_.X mprj2._453_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._451_.Y mprj2._742_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._452_.X mprj2._454_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._452_.X mprj2._456_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._453_.Y mprj2._454_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._454_.Y mprj2._743_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._455_.X mprj2._457_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._455_.X mprj2._458_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._456_.X mprj2.hold54.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._457_.X mprj2._461_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._458_.X mprj2.hold52.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._459_.X mprj2._460_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._459_.X mprj2._470_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._460_.X mprj2._461_.B1_N (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._460_.X mprj2._462_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._460_.X mprj2._463_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._460_.X mprj2._464_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._460_.X mprj2._466_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._461_.X mprj2.hold82.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._462_.Y mprj2._465_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._463_.X mprj2.hold125.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._464_.X mprj2._467_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._465_.Y mprj2.hold66.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._466_.X mprj2._468_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._467_.X mprj2.hold64.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._468_.X mprj2.hold40.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._469_.X mprj2._470_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._470_.X mprj2._471_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._470_.X mprj2._478_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._471_.X mprj2._472_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._471_.X mprj2._473_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._471_.X mprj2._474_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._471_.X mprj2._479_.A4 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._472_.Y mprj2._475_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._473_.X mprj2._751_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._474_.X mprj2._476_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._475_.Y mprj2.hold80.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._476_.X mprj2.hold56.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._477_.X mprj2._478_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._478_.X mprj2._480_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._478_.X mprj2._481_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._478_.X mprj2._482_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._478_.X mprj2._483_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._478_.X mprj2._485_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._479_.X mprj2._480_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._480_.X mprj2._754_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._481_.X mprj2.hold102.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._482_.X mprj2._484_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._482_.X mprj2._486_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._483_.Y mprj2.hold73.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._484_.Y mprj2.hold74.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._485_.X mprj2._487_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._486_.X mprj2.hold42.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._487_.X mprj2.hold32.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._488_.X mprj2.hold173.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._489_.X mprj2._490_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._489_.X mprj2._491_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._489_.X mprj2._492_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._490_.Y mprj2.hold123.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._491_.X mprj2._493_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._492_.Y mprj2._493_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._492_.Y mprj2._495_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._493_.X mprj2._696_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._496_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._497_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._500_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._502_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._506_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._516_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._495_.Y mprj2.hold38.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._496_.X mprj2.hold187.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._497_.Y mprj2._498_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._497_.Y mprj2._501_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._498_.X mprj2.hold188.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._500_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._502_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._506_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._516_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._500_.X mprj2._501_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._500_.X mprj2._503_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._501_.Y mprj2.hold130.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._502_.X mprj2._504_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._502_.X mprj2._507_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._503_.Y mprj2.hold90.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._504_.Y mprj2.hold91.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._505_.X mprj2._506_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._505_.X mprj2._516_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._507_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._508_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._509_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._513_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._507_.X mprj2.hold93.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._508_.X mprj2._510_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._508_.X mprj2._511_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._508_.X mprj2._512_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._509_.Y mprj2.hold115.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._510_.Y mprj2.hold116.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._511_.X mprj2.hold111.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._512_.Y mprj2._514_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._513_.X mprj2._514_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._513_.X mprj2._517_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._514_.Y mprj2.hold138.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._515_.X mprj2._516_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._516_.X mprj2._517_.B1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._518_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._519_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._516_.X mprj2._520_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._526_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._537_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._516_.X mprj2._546_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._516_.X mprj2._554_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._517_.X mprj2.hold84.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._518_.X mprj2.hold100.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._519_.Y mprj2.hold128.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._520_.X mprj2._521_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._520_.X mprj2._522_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._520_.X mprj2._523_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._521_.Y mprj2._707_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._522_.Y mprj2._524_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._523_.Y mprj2._524_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._523_.Y mprj2._527_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._524_.X mprj2._708_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._525_.X mprj2._526_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._525_.X mprj2._537_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._525_.X mprj2._546_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._525_.X mprj2._554_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._527_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._528_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._529_.A2 (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._530_.C (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._532_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._535_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._527_.Y mprj2.hold120.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._528_.X mprj2.hold132.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._529_.Y mprj2.hold147.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._530_.X mprj2._531_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._530_.X mprj2._533_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._531_.Y mprj2._711_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._532_.X mprj2._536_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._533_.X mprj2.hold58.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._535_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._537_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._545_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._535_.Y mprj2._536_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._535_.Y mprj2._538_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._536_.X mprj2.hold62.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._537_.X mprj2._539_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._537_.X mprj2._540_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._537_.X mprj2._542_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._538_.Y mprj2.hold48.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._539_.Y mprj2.hold185.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._540_.Y mprj2._541_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._540_.Y mprj2._543_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._541_.X mprj2._715_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._542_.X mprj2._547_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._543_.Y mprj2.hold50.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._544_.X mprj2._545_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._545_.X mprj2._546_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._545_.X mprj2._554_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._547_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._548_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._546_.X mprj2._549_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._550_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._546_.X mprj2._555_.A4 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._547_.X mprj2.hold86.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._548_.Y mprj2._551_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._549_.X mprj2.hold134.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._550_.X mprj2._552_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._551_.Y mprj2.hold76.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._552_.X mprj2.hold71.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._553_.X mprj2._554_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._554_.X mprj2._556_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._554_.X mprj2._557_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._554_.X mprj2._558_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._554_.X mprj2._559_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._554_.X mprj2._561_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._555_.X mprj2._556_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._556_.X mprj2.hold164.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._557_.X mprj2.hold118.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._558_.Y mprj2._560_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._558_.Y mprj2._562_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._559_.X mprj2._560_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._560_.X mprj2._723_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._561_.X mprj2._563_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._562_.Y mprj2.hold36.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._563_.X mprj2.hold30.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__564__X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__571__A2.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__575__B1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__578__A2.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__580__B1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA_output2_A.DIODE (0.056:0.056:0.056) (0.054:0.054:0.054)) + (INTERCONNECT mprj2._564_.X mprj2._571_.A2 (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2._575_.B1 (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2._578_.A2 (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2._580_.B1 (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2.output2.A (0.056:0.056:0.056) (0.054:0.054:0.054)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA__565__Y.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA__579__B1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA_output6_A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2._565_.Y mprj2._579_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._565_.Y mprj2.output6.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2._566_.X mprj2._567_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._566_.X mprj2._585_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._566_.X mprj2._587_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._566_.X mprj2._588_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._567_.Y mprj2._576_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._567_.Y mprj2._577_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._567_.Y mprj2._578_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._568_.X mprj2._571_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._568_.X mprj2._578_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._569_.Y mprj2._570_.A2_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._570_.X mprj2._571_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._570_.X mprj2._578_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._571_.X mprj2._576_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._571_.X mprj2._577_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._571_.X mprj2._583_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._571_.X mprj2._585_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._572_.X mprj2._575_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._573_.X mprj2._575_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._574_.Y mprj2._575_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._575_.X mprj2._577_.A2 (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._575_.X mprj2._583_.B (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._575_.X mprj2._586_.A1_N (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._575_.X mprj2._587_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._575_.X mprj2._590_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._576_.Y mprj2._586_.A2_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._582_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._584_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._589_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._591_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._578_.X mprj2._581_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._578_.X mprj2._590_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._579_.X mprj2._580_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._580_.X mprj2._581_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._580_.X mprj2._584_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._580_.X mprj2._586_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._580_.X mprj2._590_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._580_.X mprj2._591_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._581_.X mprj2._582_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._581_.X mprj2._588_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._581_.X mprj2._589_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._582_.X mprj2.output7.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._584_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._588_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._589_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._591_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._584_.X mprj2.ANTENNA__584__X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._584_.X mprj2.ANTENNA_output8_A.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2._584_.X mprj2.output8.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2._585_.X mprj2._586_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._586_.X mprj2.ANTENNA__586__X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._586_.X mprj2.ANTENNA_output9_A.DIODE (0.019:0.019:0.019) (0.019:0.019:0.019)) + (INTERCONNECT mprj2._586_.X mprj2.output9.A (0.019:0.019:0.019) (0.019:0.019:0.019)) + (INTERCONNECT mprj2._587_.Y mprj2._588_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._587_.Y mprj2._589_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._588_.X mprj2.ANTENNA__588__X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._588_.X mprj2.ANTENNA_wire14_A.DIODE (0.015:0.015:0.015) (0.014:0.014:0.014)) + (INTERCONNECT mprj2._588_.X mprj2.wire14.A (0.015:0.015:0.015) (0.014:0.014:0.015)) + (INTERCONNECT mprj2._589_.X mprj2.ANTENNA__589__X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._589_.X mprj2.ANTENNA_output10_A.DIODE (0.053:0.053:0.053) (0.051:0.051:0.051)) + (INTERCONNECT mprj2._589_.X mprj2.output10.A (0.053:0.053:0.053) (0.051:0.051:0.051)) + (INTERCONNECT mprj2._590_.X mprj2.ANTENNA__590__X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._590_.X mprj2.ANTENNA_output11_A.DIODE (0.054:0.054:0.054) (0.052:0.052:0.052)) + (INTERCONNECT mprj2._590_.X mprj2.output11.A (0.054:0.054:0.054) (0.052:0.052:0.052)) + (INTERCONNECT mprj2._591_.Y mprj2.ANTENNA__591__Y.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._591_.Y mprj2.ANTENNA_wire13_A.DIODE (0.013:0.013:0.013) (0.012:0.012:0.012)) + (INTERCONNECT mprj2._591_.Y mprj2.wire13.A (0.013:0.013:0.013) (0.012:0.012:0.012)) + (INTERCONNECT mprj2._592_.Y mprj2._676_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._593_.Y mprj2._677_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._594_.Y mprj2._678_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._595_.Y mprj2._679_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._596_.Y mprj2._680_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._597_.Y mprj2._681_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._598_.Y mprj2._682_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._599_.Y mprj2._683_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._600_.Y mprj2._684_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._601_.Y mprj2._685_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._602_.Y mprj2._686_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._603_.Y mprj2._687_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._604_.Y mprj2._688_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._605_.Y mprj2._689_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._606_.Y mprj2._690_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._607_.Y mprj2._691_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._608_.Y mprj2._692_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._609_.Y mprj2._693_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._610_.Y mprj2._694_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._611_.Y mprj2._695_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._612_.Y mprj2._696_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._613_.Y mprj2._697_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._614_.Y mprj2._698_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._615_.Y mprj2._699_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._616_.Y mprj2._700_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._617_.Y mprj2._701_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._618_.Y mprj2._702_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._619_.Y mprj2._703_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._620_.Y mprj2._704_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._621_.Y mprj2._705_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._622_.Y mprj2._706_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._623_.Y mprj2._707_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._624_.Y mprj2._708_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._625_.Y mprj2._709_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._626_.Y mprj2._710_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._627_.Y mprj2._711_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._628_.Y mprj2._712_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._629_.Y mprj2._713_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._630_.Y mprj2._714_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._631_.Y mprj2._715_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._632_.Y mprj2._716_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._633_.Y mprj2._717_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._634_.Y mprj2._718_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._635_.Y mprj2._719_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._636_.Y mprj2._720_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._637_.Y mprj2._721_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._638_.Y mprj2._722_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._639_.Y mprj2._723_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._640_.Y mprj2._724_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._641_.Y mprj2._725_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._642_.Y mprj2._726_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._643_.Y mprj2._727_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._644_.Y mprj2._728_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._645_.Y mprj2._729_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._646_.Y mprj2._730_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._647_.Y mprj2._731_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._648_.Y mprj2._732_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._649_.Y mprj2._733_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._650_.Y mprj2._734_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._651_.Y mprj2._735_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._652_.Y mprj2._736_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._653_.Y mprj2._737_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._654_.Y mprj2._738_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._655_.Y mprj2._739_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._656_.Y mprj2._740_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._657_.Y mprj2._741_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._658_.Y mprj2._742_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._659_.Y mprj2._743_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._660_.Y mprj2._744_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._661_.Y mprj2._745_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._662_.Y mprj2._746_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._663_.Y mprj2._747_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._664_.Y mprj2._748_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._665_.Y mprj2._749_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._666_.Y mprj2._750_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._667_.Y mprj2._751_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._668_.Y mprj2._752_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._669_.Y mprj2._753_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._670_.Y mprj2._754_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._671_.Y mprj2._755_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._672_.Y mprj2._756_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._673_.Y mprj2._757_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._674_.Y mprj2._758_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._675_.Q mprj2._384_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._385_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._388_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._564_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._565_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._566_.S0 (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._570_.A1_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._675_.Q mprj2._573_.A_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._675_.Q mprj2._574_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._676_.Q mprj2._333_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._676_.Q mprj2._384_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._564_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._565_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._566_.S1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._676_.Q mprj2._569_.A_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._676_.Q mprj2._573_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._676_.Q mprj2._574_.B1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._676_.Q mprj2.hold150.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._677_.Q mprj2._572_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._677_.Q mprj2.hold67.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2._375_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2._377_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2._568_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2.hold152.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._679_.Q mprj2._566_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._679_.Q mprj2.hold33.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._680_.Q mprj2._579_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._680_.Q mprj2.hold45.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._681_.Q mprj2._362_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._681_.Q mprj2._573_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._681_.Q mprj2.hold144.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._682_.Q mprj2._570_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._682_.Q mprj2.hold139.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._683_.Q mprj2._364_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._683_.Q mprj2._566_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._683_.Q mprj2.hold170.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._684_.Q mprj2._580_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._684_.Q mprj2.hold158.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._685_.Q mprj2._356_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._685_.Q mprj2.hold174.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._686_.Q mprj2._569_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._686_.Q mprj2.hold192.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._687_.Q mprj2._566_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._687_.Q mprj2.hold181.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._688_.Q mprj2._579_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._688_.Q mprj2.hold77.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._340_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._341_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._343_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._349_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._575_.B2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._690_.Q mprj2._571_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._690_.Q mprj2._578_.A1 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._690_.Q mprj2.hold156.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2._342_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2._566_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2.hold142.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2.hold196.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._692_.Q mprj2._580_.B2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._692_.Q mprj2.hold112.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._693_.Q mprj2.hold105.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._694_.Q mprj2._395_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._694_.Q mprj2.hold172.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._695_.Q mprj2.hold121.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._696_.Q mprj2._494_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._696_.Q mprj2.hold189.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._697_.Q mprj2.hold37.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._698_.Q mprj2._499_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._698_.Q mprj2.hold186.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._699_.Q mprj2.hold129.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._700_.Q mprj2.hold89.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._701_.Q mprj2.hold92.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._702_.Q mprj2.hold114.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._703_.Q mprj2._515_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._703_.Q mprj2.hold110.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._704_.Q mprj2._515_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._704_.Q mprj2.hold137.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._705_.Q mprj2.hold83.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._706_.Q mprj2.hold99.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._707_.Q mprj2.hold127.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._708_.Q mprj2._525_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._708_.Q mprj2.hold176.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._709_.Q mprj2.hold119.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2._532_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2._534_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2.hold131.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._711_.Q mprj2._532_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._711_.Q mprj2._534_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._711_.Q mprj2.hold146.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._712_.Q mprj2.hold57.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._713_.Q mprj2.hold61.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._714_.Q mprj2.hold47.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._715_.Q mprj2._542_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._715_.Q mprj2._544_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._715_.Q mprj2.hold184.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._716_.Q mprj2.hold49.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._717_.Q mprj2.hold85.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2._548_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2._550_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2._553_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2.hold133.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._719_.Q mprj2._550_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._719_.Q mprj2.hold75.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._720_.Q mprj2.hold70.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._721_.Q mprj2._553_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._721_.Q mprj2.hold163.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._722_.Q mprj2._561_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._722_.Q mprj2.hold117.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._723_.Q mprj2._561_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._723_.Q mprj2.hold169.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._724_.Q mprj2._561_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._724_.Q mprj2.hold35.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._725_.Q mprj2.hold29.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._726_.Q mprj2.hold43.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._727_.Q mprj2.hold27.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._728_.Q mprj2._418_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._728_.Q mprj2.hold180.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._729_.Q mprj2.hold59.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._730_.Q mprj2.hold166.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._731_.Q mprj2._424_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._731_.Q mprj2._425_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._731_.Q mprj2._427_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._731_.Q mprj2.hold193.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._732_.Q mprj2.hold108.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._733_.Q mprj2._427_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._733_.Q mprj2.hold177.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._734_.Q mprj2.hold148.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._734_.Q mprj2.hold194.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2._407_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2._438_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2.hold161.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._736_.Q mprj2._407_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._736_.Q mprj2._438_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._736_.Q mprj2.hold154.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._737_.Q mprj2._438_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._737_.Q mprj2.hold190.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._738_.Q mprj2.hold135.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._739_.Q mprj2.hold96.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._740_.Q mprj2.hold94.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._741_.Q mprj2.hold87.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._742_.Q mprj2.hold103.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._743_.Q mprj2._455_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._743_.Q mprj2.hold126.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._744_.Q mprj2.hold53.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._745_.Q mprj2.hold51.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._746_.Q mprj2.hold81.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2._462_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2._464_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2._466_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2.hold124.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._748_.Q mprj2._464_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._748_.Q mprj2._466_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._748_.Q mprj2.hold65.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._749_.Q mprj2._466_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._749_.Q mprj2.hold63.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._750_.Q mprj2.hold39.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2._472_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2._474_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2._477_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2.hold141.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._752_.Q mprj2._474_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._752_.Q mprj2.hold79.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._753_.Q mprj2.hold55.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._754_.Q mprj2.hold165.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2._482_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2._483_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2._485_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2.hold101.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._756_.Q mprj2._485_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._756_.Q mprj2.hold72.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._757_.Q mprj2._485_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._757_.Q mprj2.hold41.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._758_.Q mprj2.hold31.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_0_wb_clk_i_X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_0_0_wb_clk_i_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_1_0_wb_clk_i_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_2_0_wb_clk_i_A.DIODE (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_3_0_wb_clk_i_A.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_4_0_wb_clk_i_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_5_0_wb_clk_i_A.DIODE (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_6_0_wb_clk_i_A.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_7_0_wb_clk_i_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_0_0_wb_clk_i.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_1_0_wb_clk_i.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_2_0_wb_clk_i.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_3_0_wb_clk_i.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_4_0_wb_clk_i.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_5_0_wb_clk_i.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_6_0_wb_clk_i.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_7_0_wb_clk_i.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._709_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._710_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._711_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._712_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._713_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._714_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._721_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._722_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._723_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._724_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2.clkload0.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._694_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._695_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._696_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._697_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._698_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._707_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._708_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._747_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._748_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._749_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2.clkload1.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._703_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._704_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._706_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._715_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._716_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._717_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._718_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._719_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._720_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._725_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2.clkload2.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._699_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._700_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._701_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._702_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._705_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._750_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._755_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._756_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._757_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._758_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2.clkload3.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._675_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._676_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._726_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._736_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._739_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._740_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._742_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._743_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._744_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._746_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2.clkload4.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._677_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._678_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._679_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._680_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._683_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._684_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._685_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._686_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._687_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._735_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2.clkload5.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._731_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._732_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._733_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._734_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._737_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._738_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._741_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._745_.CLK (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._751_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._752_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._753_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._754_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._681_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._682_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._688_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._689_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._690_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._691_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._692_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._693_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._727_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._728_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._729_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._730_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2._634_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout15.X mprj2._635_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout15.X mprj2._636_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout15.X mprj2._638_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2._639_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout15.X mprj2._640_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2._641_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout15.X mprj2.load_slew16.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout17.X mprj2._610_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout17.X mprj2._611_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout17.X mprj2._612_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout17.X mprj2._614_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout17.X mprj2._615_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout17.X mprj2._663_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout17.X mprj2._664_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout17.X mprj2._665_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout17.X mprj2.max_cap18.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout19.X mprj2.fanout15.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout19.X mprj2.wire20.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout21.X mprj2._339_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout21.X mprj2._592_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout21.X mprj2._642_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout21.X mprj2._650_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout21.X mprj2._660_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout21.X mprj2._662_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout21.X mprj2._669_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout21.X mprj2._670_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout21.X mprj2.load_slew22.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout23.X mprj2._593_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout23.X mprj2._594_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout23.X mprj2._595_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout23.X mprj2._596_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout23.X mprj2._597_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout23.X mprj2._598_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout23.X mprj2.wire24.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2._652_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout25.X mprj2._653_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout25.X mprj2._655_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout25.X mprj2._656_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout25.X mprj2._658_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout25.X mprj2._659_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2.fanout21.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2.load_slew26.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.hold100.X mprj2._706_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold101.X mprj2._404_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold101.X mprj2._481_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold102.X mprj2._755_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold103.X mprj2._409_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold103.X mprj2._448_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold103.X mprj2._449_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold104.X mprj2._451_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._340_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._341_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._343_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._349_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold106.X mprj2._350_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold107.X mprj2._689_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._410_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._423_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._424_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold108.X mprj2._425_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold108.X mprj2._427_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold109.X mprj2._732_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold110.X mprj2._398_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold110.X mprj2._511_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold110.X mprj2._512_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold110.X mprj2._513_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold111.X mprj2._703_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold112.X mprj2._342_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold112.X mprj2._343_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold112.X mprj2._345_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold113.X mprj2._692_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._398_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._508_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._509_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._513_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._515_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold115.X mprj2._510_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold116.X mprj2._702_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold117.X mprj2._390_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold117.X mprj2._557_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold117.X mprj2._558_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold117.X mprj2._559_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold118.X mprj2._722_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold119.X mprj2._335_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold119.X mprj2._397_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold119.X mprj2._525_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold120.X mprj2._709_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold121.X mprj2._395_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold121.X mprj2._489_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold121.X mprj2._494_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold122.X mprj2._396_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold122.X mprj2._490_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold123.X mprj2._695_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold124.X mprj2._401_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold124.X mprj2._463_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold124.X mprj2._469_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold125.X mprj2._747_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._402_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._452_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._453_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._459_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._397_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._519_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._520_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._525_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold128.X mprj2._521_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold129.X mprj2._334_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold129.X mprj2._394_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold129.X mprj2._499_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold130.X mprj2._699_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold131.X mprj2._393_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold131.X mprj2._528_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold131.X mprj2._529_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold131.X mprj2._530_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold132.X mprj2._710_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold133.X mprj2._392_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold133.X mprj2._549_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold133.X mprj2._555_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold134.X mprj2._718_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold135.X mprj2._338_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold135.X mprj2._410_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold135.X mprj2._438_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold136.X mprj2._738_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold137.X mprj2._398_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold137.X mprj2._512_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold137.X mprj2._513_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold138.X mprj2._704_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._363_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._366_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._369_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._372_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold140.X mprj2._682_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold141.X mprj2._403_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold141.X mprj2._473_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold141.X mprj2._479_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold142.X mprj2._343_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold142.X mprj2._346_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold143.X mprj2._691_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold144.X mprj2._363_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold144.X mprj2._366_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold144.X mprj2._369_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold144.X mprj2._373_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold145.X mprj2._681_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold146.X mprj2._391_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold146.X mprj2._529_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold146.X mprj2._530_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold147.X mprj2._531_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold148.X mprj2._336_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold148.X mprj2._427_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold149.X mprj2._734_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold150.X mprj2._385_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold150.X mprj2._387_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold151.X mprj2._676_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold152.X mprj2._379_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold152.X mprj2._381_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold153.X mprj2._678_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold154.X mprj2._337_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold154.X mprj2._432_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold155.X mprj2._736_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._341_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._344_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._348_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._356_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold157.X mprj2._690_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold158.X mprj2._364_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold158.X mprj2._365_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold159.X mprj2._368_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold160.X mprj2._684_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold161.X mprj2._430_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold161.X mprj2._431_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold161.X mprj2._432_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold162.X mprj2._735_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold163.X mprj2._392_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold163.X mprj2._555_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold164.X mprj2._721_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._403_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._477_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._479_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._408_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._417_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._418_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold167.X mprj2._419_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold168.X mprj2._730_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold169.X mprj2._390_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold169.X mprj2._558_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold169.X mprj2._559_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold170.X mprj2._363_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold170.X mprj2._369_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold171.X mprj2._370_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold172.X mprj2._488_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold172.X mprj2._489_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold172.X mprj2._494_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold173.X mprj2._694_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._332_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._351_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._357_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._359_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold175.X mprj2._685_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold176.X mprj2._397_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold176.X mprj2._522_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold176.X mprj2._523_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold177.X mprj2._407_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold177.X mprj2._424_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold177.X mprj2._425_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold178.X mprj2._426_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold179.X mprj2._733_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._406_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._414_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._417_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold181.X mprj2._352_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold181.X mprj2._354_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold181.X mprj2._355_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold182.X mprj2._358_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold183.X mprj2._687_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold184.X mprj2._389_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold184.X mprj2._539_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold184.X mprj2._540_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold185.X mprj2._541_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold186.X mprj2._394_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold186.X mprj2._496_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold186.X mprj2._497_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold187.X mprj2._498_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold188.X mprj2._698_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._396_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._491_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._492_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold190.X mprj2._410_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold190.X mprj2._435_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold190.X mprj2._436_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold191.X mprj2._737_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._351_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._355_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._359_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold193.X mprj2._410_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold193.X mprj2._420_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold193.X mprj2._421_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold194.X mprj2._407_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold195.X mprj2._408_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold196.X mprj2._345_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._406_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._413_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._414_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._417_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._418_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold28.X mprj2._727_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold29.X mprj2._390_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold29.X mprj2._563_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold30.X mprj2._725_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold31.X mprj2._404_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold31.X mprj2._487_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold32.X mprj2._758_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._375_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._377_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._378_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._380_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold34.X mprj2._679_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold35.X mprj2._390_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold35.X mprj2._562_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold36.X mprj2._724_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold37.X mprj2._396_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold37.X mprj2._494_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold37.X mprj2._495_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold38.X mprj2._697_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold39.X mprj2._401_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold39.X mprj2._468_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold39.X mprj2._469_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold40.X mprj2._750_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold41.X mprj2._404_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold41.X mprj2._486_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold42.X mprj2._757_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold43.X mprj2._387_.S (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold43.X mprj2._388_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold44.X mprj2._675_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold45.X mprj2._376_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold45.X mprj2._378_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold46.X mprj2._680_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._389_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._537_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._538_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._545_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold48.X mprj2._714_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._389_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._542_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._543_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._544_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold50.X mprj2._716_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._402_.D (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._457_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._458_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._459_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold52.X mprj2._745_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._402_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._455_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._456_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._459_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold54.X mprj2._744_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._403_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._476_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._477_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._479_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold56.X mprj2._753_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._391_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._532_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._533_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._534_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold58.X mprj2._712_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._408_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._416_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._417_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._418_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold60.X mprj2._729_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold61.X mprj2._393_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold61.X mprj2._534_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold61.X mprj2._536_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold62.X mprj2._713_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold63.X mprj2._401_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold63.X mprj2._467_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold63.X mprj2._470_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold64.X mprj2._749_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold65.X mprj2._401_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold65.X mprj2._465_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold65.X mprj2._469_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold66.X mprj2._748_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold67.X mprj2._374_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold67.X mprj2._382_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold68.X mprj2._383_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold69.X mprj2._677_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._391_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._552_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._553_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._555_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold71.X mprj2._720_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold72.X mprj2._404_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold72.X mprj2._482_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold72.X mprj2._483_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold73.X mprj2._484_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold74.X mprj2._756_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold75.X mprj2._391_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold75.X mprj2._551_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold75.X mprj2._553_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold75.X mprj2._555_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold76.X mprj2._719_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold77.X mprj2._353_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold77.X mprj2._355_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold78.X mprj2._688_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._403_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._475_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._477_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._479_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold80.X mprj2._752_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._402_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._459_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._461_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold82.X mprj2._746_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._398_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._515_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._517_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold84.X mprj2._705_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold85.X mprj2._389_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold85.X mprj2._544_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold85.X mprj2._547_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold86.X mprj2._717_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._409_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._447_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._448_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._449_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold88.X mprj2._741_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._394_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._502_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._503_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._505_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold90.X mprj2._504_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold91.X mprj2._700_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._394_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._505_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._507_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold93.X mprj2._701_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._409_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._444_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._446_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold95.X mprj2._740_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._409_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._441_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._442_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._444_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold97.X mprj2._443_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold98.X mprj2._739_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold99.X mprj2._397_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold99.X mprj2._518_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold99.X mprj2._519_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold99.X mprj2._520_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold99.X mprj2._525_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_fanout19_A.DIODE (0.084:0.084:0.084) (0.080:0.080:0.080)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_fanout25_A.DIODE (0.086:0.086:0.086) (0.082:0.082:0.082)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_input1_X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.input1.X mprj2.fanout19.A (0.083:0.083:0.083) (0.079:0.079:0.079)) + (INTERCONNECT mprj2.input1.X mprj2.fanout25.A (0.086:0.086:0.086) (0.082:0.082:0.082)) + (INTERCONNECT mprj2.load_slew16.X mprj2._622_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew16.X mprj2._624_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew16.X mprj2._625_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew16.X mprj2._626_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew16.X mprj2._627_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew16.X mprj2._628_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew16.X mprj2._629_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew16.X mprj2._630_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew16.X mprj2._637_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew22.X mprj2._647_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew22.X mprj2._648_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew22.X mprj2._649_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew22.X mprj2._654_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew22.X mprj2._657_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew22.X mprj2._661_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew22.X mprj2._667_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew22.X mprj2._668_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__599__A.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__600__A.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__601__A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__605__A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__606__A.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__608__A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA_fanout23_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA_load_slew26_X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew26.X mprj2._599_.A (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.load_slew26.X mprj2._600_.A (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.load_slew26.X mprj2._601_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.load_slew26.X mprj2._605_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.load_slew26.X mprj2._606_.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew26.X mprj2._608_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.load_slew26.X mprj2.fanout23.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.max_cap18.X mprj2._613_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.max_cap18.X mprj2._616_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.max_cap18.X mprj2._617_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.max_cap18.X mprj2._618_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.max_cap18.X mprj2._619_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.max_cap18.X mprj2._620_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.max_cap18.X mprj2._621_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.max_cap18.X mprj2._623_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.output10.X gpio_out[31] (0.009:0.009:0.009) (0.008:0.008:0.008)) + (INTERCONNECT mprj2.output11.X gpio_out[32] (0.026:0.026:0.026) (0.026:0.026:0.026)) + (INTERCONNECT mprj2.output12.X gpio_out[33] (0.047:0.047:0.047) (0.047:0.047:0.047)) + (INTERCONNECT mprj2.output2.X gpio_out[24] (0.923:0.923:0.923) (0.954:0.954:0.954)) + (INTERCONNECT mprj2.output3.X gpio_out[34] (0.058:0.058:0.058) (0.058:0.058:0.058)) + (INTERCONNECT mprj2.output4.X gpio_out[25] (0.762:0.762:0.762) (0.797:0.797:0.797)) + (INTERCONNECT mprj2.output5.X gpio_out[26] (0.498:0.498:0.498) (0.500:0.500:0.500)) + (INTERCONNECT mprj2.output6.X gpio_out[27] (0.274:0.274:0.274) (0.268:0.268:0.268)) + (INTERCONNECT mprj2.output7.X gpio_out[28] (0.122:0.122:0.122) (0.121:0.121:0.121)) + (INTERCONNECT mprj2.output8.X gpio_out[29] (0.019:0.019:0.019) (0.019:0.019:0.019)) + (INTERCONNECT mprj2.output9.X gpio_out[30] (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire13.X mprj2.ANTENNA_output12_A.DIODE (0.095:0.095:0.095) (0.088:0.088:0.088)) + (INTERCONNECT mprj2.wire13.X mprj2.ANTENNA_wire13_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire13.X mprj2.output12.A (0.095:0.095:0.095) (0.088:0.088:0.088)) + (INTERCONNECT mprj2.wire14.X mprj2.ANTENNA_output3_A.DIODE (0.141:0.141:0.141) (0.129:0.129:0.129)) + (INTERCONNECT mprj2.wire14.X mprj2.ANTENNA_wire14_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire14.X mprj2.output3.A (0.141:0.141:0.141) (0.129:0.129:0.129)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__631__A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__632__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__633__A.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__666__A.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__671__A.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__672__A.DIODE (0.008:0.008:0.008) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__673__A.DIODE (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__674__A.DIODE (0.008:0.008:0.008) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA_fanout17_A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA_wire20_X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire20.X mprj2._631_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire20.X mprj2._632_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire20.X mprj2._633_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire20.X mprj2._666_.A (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2.wire20.X mprj2._671_.A (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2.wire20.X mprj2._672_.A (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2.wire20.X mprj2._673_.A (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.wire20.X mprj2._674_.A (0.008:0.008:0.008) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.wire20.X mprj2.fanout17.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.wire24.X mprj2._602_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._603_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._604_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._607_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.wire24.X mprj2._609_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._643_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._644_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.wire24.X mprj2._645_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.wire24.X mprj2._646_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._651_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) ) ) ) @@ -5547,7 +6875,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.257:0.257:0.257)) ) @@ -5557,7 +6885,7 @@ (INSTANCE mprj._676_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.306:0.306:0.306) (0.307:0.307:0.307)) + (IOPATH CLK Q (0.306:0.306:0.306) (0.308:0.308:0.308)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5568,7 +6896,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.257:0.257:0.257)) ) @@ -5578,7 +6906,7 @@ (INSTANCE mprj._677_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.225:0.225:0.225) (0.252:0.252:0.252)) + (IOPATH CLK Q (0.225:0.225:0.225) (0.253:0.253:0.253)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5586,10 +6914,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) - (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) (WIDTH (negedge CLK) (0.145:0.145:0.145)) (WIDTH (negedge RESET_B) (0.246:0.246:0.246)) ) @@ -5599,7 +6927,7 @@ (INSTANCE mprj._678_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.245:0.245:0.245) (0.269:0.269:0.269)) + (IOPATH CLK Q (0.246:0.246:0.246) (0.269:0.269:0.269)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5610,7 +6938,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) - (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) (WIDTH (negedge CLK) (0.145:0.145:0.145)) (WIDTH (negedge RESET_B) (0.247:0.247:0.247)) ) @@ -5627,11 +6955,11 @@ (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) - (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) (WIDTH (negedge CLK) (0.145:0.145:0.145)) (WIDTH (negedge RESET_B) (0.247:0.247:0.247)) ) @@ -5641,7 +6969,7 @@ (INSTANCE mprj._680_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.226:0.226:0.226) (0.252:0.252:0.252)) + (IOPATH CLK Q (0.226:0.226:0.226) (0.253:0.253:0.253)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5652,7 +6980,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) (WIDTH (negedge CLK) (0.145:0.145:0.145)) (WIDTH (negedge RESET_B) (0.243:0.243:0.243)) ) @@ -5667,7 +6995,7 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) @@ -5715,7 +7043,7 @@ (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.025)) (SETUP (posedge D) (posedge CLK) (0.034:0.034:0.034)) (SETUP (negedge D) (posedge CLK) (0.068:0.068:0.069)) - (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) (WIDTH (negedge CLK) (0.145:0.145:0.145)) (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) ) @@ -5731,12 +7059,12 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) (WIDTH (negedge CLK) (0.145:0.145:0.145)) (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) ) @@ -5757,7 +7085,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) (WIDTH (negedge CLK) (0.145:0.145:0.145)) (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) ) @@ -5778,7 +7106,7 @@ (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.026)) (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) (SETUP (negedge D) (posedge CLK) (0.068:0.069:0.070)) - (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) (WIDTH (negedge CLK) (0.145:0.145:0.145)) (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) ) @@ -5799,7 +7127,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) (WIDTH (negedge CLK) (0.145:0.145:0.145)) (WIDTH (negedge RESET_B) (0.215:0.215:0.215)) ) @@ -5859,7 +7187,7 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) - (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) (WIDTH (posedge CLK) (0.154:0.154:0.154)) @@ -5879,7 +7207,7 @@ (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) - (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) @@ -5946,7 +7274,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.252:0.252:0.252)) ) @@ -5967,7 +7295,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.251:0.251:0.251)) ) @@ -5988,7 +7316,7 @@ (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.025)) (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) (SETUP (negedge D) (posedge CLK) (0.068:0.069:0.069)) - (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.251:0.251:0.251)) ) @@ -6005,11 +7333,11 @@ (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) - (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.205:0.205:0.205)) ) @@ -6030,7 +7358,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) - (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.251:0.251:0.251)) ) @@ -6124,7 +7452,7 @@ (INSTANCE mprj._703_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.230:0.230:0.230) (0.256:0.256:0.256)) + (IOPATH CLK Q (0.230:0.230:0.230) (0.257:0.257:0.257)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6145,7 +7473,7 @@ (INSTANCE mprj._704_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.229:0.229:0.229) (0.255:0.255:0.255)) + (IOPATH CLK Q (0.229:0.229:0.229) (0.256:0.256:0.256)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6172,9 +7500,9 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) - (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) (WIDTH (posedge CLK) (0.154:0.154:0.154)) @@ -6218,8 +7546,8 @@ (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) (HOLD (negedge D) (posedge CLK) (-0.023:-0.023:-0.023)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) - (SETUP (negedge D) (posedge CLK) (0.066:0.066:0.067)) - (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (SETUP (negedge D) (posedge CLK) (0.066:0.066:0.066)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.205:0.205:0.205)) ) @@ -6239,8 +7567,8 @@ (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018)) (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.025)) (SETUP (posedge D) (posedge CLK) (0.034:0.034:0.034)) - (SETUP (negedge D) (posedge CLK) (0.068:0.068:0.069)) - (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (SETUP (negedge D) (posedge CLK) (0.068:0.068:0.068)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) ) @@ -6255,13 +7583,13 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) ) @@ -6276,13 +7604,13 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) ) @@ -6303,7 +7631,7 @@ (HOLD (negedge D) (posedge CLK) (-0.023:-0.023:-0.023)) (SETUP (posedge D) (posedge CLK) (0.037:0.037:0.037)) (SETUP (negedge D) (posedge CLK) (0.067:0.067:0.067)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) ) @@ -6324,7 +7652,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) ) @@ -6345,7 +7673,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) ) @@ -6366,7 +7694,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) ) @@ -6376,7 +7704,7 @@ (INSTANCE mprj._715_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.231:0.231:0.231) (0.258:0.258:0.258)) + (IOPATH CLK Q (0.232:0.232:0.232) (0.258:0.258:0.258)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6513,7 +7841,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) ) @@ -6523,7 +7851,7 @@ (INSTANCE mprj._722_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.224:0.224:0.224) (0.251:0.251:0.251)) + (IOPATH CLK Q (0.224:0.224:0.224) (0.252:0.252:0.252)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6534,7 +7862,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.246:0.246:0.246)) ) @@ -6551,11 +7879,11 @@ (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) - (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (posedge D) (posedge CLK) (-0.018:-0.019:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.025)) (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) (SETUP (negedge D) (posedge CLK) (0.068:0.069:0.069)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.247:0.247:0.247)) ) @@ -6576,7 +7904,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.151:0.151:0.151)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) (WIDTH (negedge CLK) (0.143:0.143:0.143)) (WIDTH (negedge RESET_B) (0.250:0.250:0.250)) ) @@ -6618,7 +7946,7 @@ (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.026)) (SETUP (posedge D) (posedge CLK) (0.037:0.037:0.037)) (SETUP (negedge D) (posedge CLK) (0.070:0.070:0.070)) - (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.255:0.255:0.255)) ) @@ -6636,7 +7964,7 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) - (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) (WIDTH (posedge CLK) (0.154:0.154:0.154)) @@ -6657,7 +7985,7 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) - (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025)) + (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.025)) (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) (SETUP (negedge D) (posedge CLK) (0.068:0.069:0.069)) (WIDTH (posedge CLK) (0.154:0.154:0.154)) @@ -6697,7 +8025,7 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) @@ -6723,7 +8051,7 @@ (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.025)) (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) (SETUP (negedge D) (posedge CLK) (0.068:0.069:0.069)) - (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) (WIDTH (negedge CLK) (0.146:0.146:0.146)) (WIDTH (negedge RESET_B) (0.210:0.210:0.210)) ) @@ -6744,7 +8072,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) (WIDTH (negedge CLK) (0.146:0.146:0.146)) (WIDTH (negedge RESET_B) (0.210:0.210:0.210)) ) @@ -6765,7 +8093,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) (WIDTH (negedge CLK) (0.146:0.146:0.146)) (WIDTH (negedge RESET_B) (0.209:0.209:0.209)) ) @@ -6775,7 +8103,7 @@ (INSTANCE mprj._734_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.221:0.221:0.221) (0.248:0.248:0.248)) + (IOPATH CLK Q (0.221:0.221:0.221) (0.249:0.249:0.249)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6786,7 +8114,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) (WIDTH (negedge CLK) (0.146:0.146:0.146)) (WIDTH (negedge RESET_B) (0.255:0.255:0.255)) ) @@ -6807,7 +8135,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) (WIDTH (negedge CLK) (0.145:0.145:0.145)) (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) ) @@ -6827,8 +8155,8 @@ (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) - (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) - (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.242:0.242:0.242)) ) @@ -6849,7 +8177,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) (WIDTH (negedge CLK) (0.146:0.146:0.146)) (WIDTH (negedge RESET_B) (0.241:0.241:0.241)) ) @@ -6870,7 +8198,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) (WIDTH (negedge CLK) (0.146:0.146:0.146)) (WIDTH (negedge RESET_B) (0.209:0.209:0.209)) ) @@ -6891,7 +8219,7 @@ (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) - (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.240:0.240:0.240)) ) @@ -6912,7 +8240,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.243:0.243:0.243)) ) @@ -6933,7 +8261,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) (WIDTH (negedge CLK) (0.146:0.146:0.146)) (WIDTH (negedge RESET_B) (0.209:0.209:0.209)) ) @@ -6954,7 +8282,7 @@ (HOLD (negedge D) (posedge CLK) (-0.022:-0.023:-0.023)) (SETUP (posedge D) (posedge CLK) (0.037:0.037:0.037)) (SETUP (negedge D) (posedge CLK) (0.066:0.066:0.067)) - (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.240:0.240:0.240)) ) @@ -6975,7 +8303,7 @@ (HOLD (negedge D) (posedge CLK) (-0.022:-0.023:-0.024)) (SETUP (posedge D) (posedge CLK) (0.037:0.037:0.037)) (SETUP (negedge D) (posedge CLK) (0.066:0.067:0.068)) - (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.241:0.241:0.241)) ) @@ -6990,13 +8318,13 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.208:0.208:0.208)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.255:0.255:0.255)) ) @@ -7006,7 +8334,7 @@ (INSTANCE mprj._745_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.213:0.213:0.213) (0.241:0.241:0.241)) + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -7038,7 +8366,7 @@ (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) - (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) (WIDTH (negedge CLK) (0.144:0.144:0.144)) (WIDTH (negedge RESET_B) (0.256:0.256:0.256)) ) @@ -7143,7 +8471,7 @@ (HOLD (negedge D) (posedge CLK) (-0.023:-0.026:-0.028)) (SETUP (posedge D) (posedge CLK) (0.037:0.038:0.039)) (SETUP (negedge D) (posedge CLK) (0.067:0.070:0.073)) - (WIDTH (posedge CLK) (0.156:0.156:0.156)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) (WIDTH (negedge CLK) (0.146:0.146:0.146)) (WIDTH (negedge RESET_B) (0.210:0.210:0.210)) ) @@ -7300,7 +8628,7 @@ (INSTANCE mprj.clkbuf_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.175:0.175:0.175) (0.236:0.236:0.236)) + (IOPATH A X (0.134:0.134:0.134) (0.397:0.397:0.397)) ) ) ) @@ -7309,7 +8637,7 @@ (INSTANCE mprj.clkbuf_3_0_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.118:0.118:0.118) (0.117:0.117:0.117)) + (IOPATH A X (0.125:0.125:0.125) (0.124:0.124:0.124)) ) ) ) @@ -7318,7 +8646,7 @@ (INSTANCE mprj.clkbuf_3_1_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.119:0.119:0.119) (0.118:0.118:0.118)) + (IOPATH A X (0.126:0.126:0.126) (0.125:0.125:0.125)) ) ) ) @@ -7327,7 +8655,7 @@ (INSTANCE mprj.clkbuf_3_2_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.118:0.118:0.118) (0.117:0.117:0.117)) + (IOPATH A X (0.126:0.126:0.126) (0.125:0.125:0.125)) ) ) ) @@ -7336,7 +8664,7 @@ (INSTANCE mprj.clkbuf_3_3_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.119:0.119:0.119) (0.118:0.118:0.118)) + (IOPATH A X (0.127:0.127:0.127) (0.125:0.125:0.125)) ) ) ) @@ -7345,7 +8673,7 @@ (INSTANCE mprj.clkbuf_3_4_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.119:0.119:0.119) (0.118:0.118:0.118)) + (IOPATH A X (0.127:0.127:0.127) (0.125:0.125:0.125)) ) ) ) @@ -7354,7 +8682,7 @@ (INSTANCE mprj.clkbuf_3_5_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.120:0.120:0.120) (0.119:0.119:0.119)) + (IOPATH A X (0.128:0.128:0.128) (0.126:0.126:0.126)) ) ) ) @@ -7363,7 +8691,7 @@ (INSTANCE mprj.clkbuf_3_6_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.120:0.120:0.120) (0.119:0.119:0.119)) + (IOPATH A X (0.128:0.128:0.128) (0.126:0.126:0.126)) ) ) ) @@ -7372,7 +8700,7 @@ (INSTANCE mprj.clkbuf_3_7_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.119:0.119:0.119) (0.118:0.118:0.118)) + (IOPATH A X (0.127:0.127:0.127) (0.125:0.125:0.125)) ) ) ) @@ -7453,7 +8781,7 @@ (INSTANCE mprj.fanout19) (DELAY (ABSOLUTE - (IOPATH A X (0.239:0.239:0.239) (0.260:0.260:0.260)) + (IOPATH A X (0.239:0.239:0.239) (0.261:0.261:0.261)) ) ) ) @@ -7480,7 +8808,7 @@ (INSTANCE mprj.fanout25) (DELAY (ABSOLUTE - (IOPATH A X (0.403:0.403:0.403) (0.371:0.371:0.371)) + (IOPATH A X (0.403:0.403:0.403) (0.372:0.372:0.372)) ) ) ) @@ -9019,7 +10347,7 @@ (INSTANCE mprj.input1) (DELAY (ABSOLUTE - (IOPATH A X (0.351:0.351:0.351) (0.189:0.189:0.189)) + (IOPATH A X (0.366:0.366:0.366) (0.335:0.335:0.335)) ) ) ) @@ -9064,7 +10392,7 @@ (INSTANCE mprj.output10) (DELAY (ABSOLUTE - (IOPATH A X (0.554:0.554:0.554) (0.474:0.475:0.477)) + (IOPATH A X (0.557:0.557:0.557) (0.476:0.478:0.479)) ) ) ) @@ -9073,7 +10401,7 @@ (INSTANCE mprj.output11) (DELAY (ABSOLUTE - (IOPATH A X (0.523:0.523:0.523) (0.465:0.465:0.465)) + (IOPATH A X (0.526:0.526:0.526) (0.467:0.467:0.467)) ) ) ) @@ -9082,7 +10410,7 @@ (INSTANCE mprj.output12) (DELAY (ABSOLUTE - (IOPATH A X (0.493:0.493:0.493) (0.430:0.430:0.430)) + (IOPATH A X (0.487:0.487:0.487) (0.426:0.426:0.426)) ) ) ) @@ -9091,7 +10419,7 @@ (INSTANCE mprj.output2) (DELAY (ABSOLUTE - (IOPATH A X (0.468:0.468:0.468) (0.426:0.426:0.426)) + (IOPATH A X (0.481:0.481:0.481) (0.434:0.434:0.434)) ) ) ) @@ -9100,7 +10428,7 @@ (INSTANCE mprj.output3) (DELAY (ABSOLUTE - (IOPATH A X (0.480:0.480:0.480) (0.439:0.439:0.439)) + (IOPATH A X (0.474:0.474:0.474) (0.434:0.434:0.434)) ) ) ) @@ -9109,7 +10437,7 @@ (INSTANCE mprj.output4) (DELAY (ABSOLUTE - (IOPATH A X (0.488:0.488:0.488) (0.443:0.444:0.444)) + (IOPATH A X (0.488:0.488:0.488) (0.443:0.444:0.445)) ) ) ) @@ -9118,7 +10446,7 @@ (INSTANCE mprj.output5) (DELAY (ABSOLUTE - (IOPATH A X (0.504:0.504:0.504) (0.439:0.439:0.439)) + (IOPATH A X (0.507:0.507:0.507) (0.441:0.442:0.442)) ) ) ) @@ -9127,7 +10455,7 @@ (INSTANCE mprj.output6) (DELAY (ABSOLUTE - (IOPATH A X (0.521:0.521:0.521) (0.435:0.435:0.436)) + (IOPATH A X (0.524:0.524:0.524) (0.437:0.438:0.438)) ) ) ) @@ -9136,7 +10464,7 @@ (INSTANCE mprj.output7) (DELAY (ABSOLUTE - (IOPATH A X (0.510:0.511:0.511) (0.417:0.417:0.417)) + (IOPATH A X (0.513:0.514:0.514) (0.419:0.419:0.419)) ) ) ) @@ -9145,7 +10473,7 @@ (INSTANCE mprj.output8) (DELAY (ABSOLUTE - (IOPATH A X (0.567:0.567:0.567) (0.469:0.469:0.469)) + (IOPATH A X (0.570:0.570:0.570) (0.471:0.471:0.471)) ) ) ) @@ -9154,7 +10482,7 @@ (INSTANCE mprj.output9) (DELAY (ABSOLUTE - (IOPATH A X (0.589:0.589:0.589) (0.480:0.481:0.483)) + (IOPATH A X (0.591:0.592:0.592) (0.481:0.483:0.484)) ) ) ) @@ -9194,4 +10522,7280 @@ ) ) ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._332_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.077:0.077:0.077) (0.042:0.042:0.042)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._333_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.009:0.009:0.009)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._334_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.051:0.051:0.051) (0.023:0.023:0.023)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._335_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.046:0.046:0.046) (0.021:0.021:0.021)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._336_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.045:0.045:0.045) (0.022:0.022:0.022)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._337_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.056:0.056:0.056) (0.030:0.030:0.030)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._338_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.047:0.047:0.047) (0.020:0.020:0.020)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._339_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.093:0.093:0.093) (-0.008:-0.008:-0.008)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._340_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.115:0.115:0.115) (0.129:0.129:0.129)) + (IOPATH B X (0.108:0.108:0.108) (0.135:0.135:0.135)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._341_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.175:0.175:0.175) (0.159:0.159:0.159)) + (IOPATH B X (0.172:0.172:0.172) (0.170:0.170:0.170)) + (IOPATH C X (0.170:0.170:0.170) (0.176:0.176:0.176)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._342_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.097:0.097:0.097) (0.034:0.034:0.034)) + (IOPATH A2 Y (0.110:0.111:0.111) (0.042:0.042:0.042)) + (IOPATH B1 Y (0.072:0.072:0.072) (0.023:0.023:0.023)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4b_2") + (INSTANCE mprj2._343_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.197:0.197:0.197) (0.159:0.159:0.159)) + (IOPATH B X (0.152:0.152:0.152) (0.149:0.149:0.149)) + (IOPATH C X (0.160:0.160:0.160) (0.166:0.166:0.166)) + (IOPATH D X (0.161:0.161:0.161) (0.179:0.179:0.179)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._344_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.203:0.203:0.203) (0.178:0.178:0.178)) + (IOPATH B X (0.151:0.151:0.151) (0.161:0.162:0.163)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a311oi_2") + (INSTANCE mprj2._345_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.136:0.136:0.136) (0.060:0.060:0.060)) + (IOPATH A2 Y (0.154:0.154:0.154) (0.049:0.049:0.049)) + (IOPATH A3 Y (0.178:0.178:0.179) (0.058:0.058:0.058)) + (IOPATH B1 Y (0.083:0.084:0.085) (0.028:0.028:0.029)) + (IOPATH C1 Y (0.071:0.071:0.071) (0.022:0.022:0.022)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._346_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.112:0.112:0.112) (0.047:0.047:0.047)) + (IOPATH A X (0.083:0.083:0.083) (0.119:0.119:0.119)) + (IOPATH B X (0.088:0.089:0.089) (0.041:0.041:0.041)) + (IOPATH B X (0.087:0.087:0.087) (0.095:0.096:0.096)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._347_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.073:0.074:0.074) (0.025:0.025:0.025)) + (IOPATH B Y (0.051:0.052:0.053) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._348_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.085:0.085:0.085) (0.136:0.136:0.136)) + (IOPATH A2 X (0.067:0.067:0.067) (0.115:0.115:0.115)) + (IOPATH B1 X (0.059:0.059:0.059) (0.062:0.064:0.066)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._349_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.077:0.077:0.077) (0.025:0.025:0.025)) + (IOPATH B Y (0.055:0.055:0.055) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._350_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.063:0.064:0.064) (0.022:0.022:0.022)) + (IOPATH B Y (0.052:0.052:0.052) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._351_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.136:0.136:0.136) (0.136:0.136:0.136)) + (IOPATH B X (0.148:0.148:0.148) (0.158:0.158:0.158)) + (IOPATH C X (0.141:0.141:0.141) (0.159:0.159:0.159)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._352_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.070:0.070:0.070) (0.048:0.048:0.048)) + (IOPATH B Y (0.066:0.067:0.067) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._353_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.072:0.072:0.072) (0.101:0.101:0.101)) + (IOPATH A Y (0.106:0.106:0.106) (0.040:0.040:0.040)) + (IOPATH B Y (0.061:0.061:0.061) (0.076:0.078:0.080)) + (IOPATH B Y (0.071:0.073:0.075) (0.030:0.030:0.030)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._354_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.083:0.083:0.083) (0.182:0.182:0.182)) + (IOPATH B X (0.071:0.071:0.071) (0.160:0.160:0.161)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor3b_2") + (INSTANCE mprj2._355_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.180:0.180:0.180) (0.047:0.047:0.047)) + (IOPATH B Y (0.160:0.160:0.160) (0.042:0.042:0.042)) + (IOPATH C_N Y (0.162:0.162:0.162) (0.119:0.119:0.119)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4b_2") + (INSTANCE mprj2._356_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.246:0.246:0.246) (0.187:0.187:0.187)) + (IOPATH B X (0.193:0.193:0.193) (0.171:0.171:0.171)) + (IOPATH C X (0.201:0.201:0.202) (0.183:0.184:0.185)) + (IOPATH D X (0.216:0.216:0.216) (0.195:0.199:0.202)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3_2") + (INSTANCE mprj2._357_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.086:0.086:0.086) (0.076:0.076:0.076)) + (IOPATH B Y (0.086:0.086:0.086) (0.077:0.077:0.077)) + (IOPATH C Y (0.075:0.078:0.082) (0.075:0.075:0.075)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._358_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.091:0.091:0.091) (0.105:0.105:0.106)) + (IOPATH B X (0.093:0.093:0.093) (0.119:0.119:0.119)) + (IOPATH C X (0.105:0.105:0.106) (0.140:0.142:0.143)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21o_2") + (INSTANCE mprj2._359_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.082:0.082:0.082) (0.130:0.130:0.130)) + (IOPATH A2 X (0.082:0.082:0.082) (0.137:0.137:0.137)) + (IOPATH B1 X (0.057:0.057:0.057) (0.091:0.091:0.091)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3b_2") + (INSTANCE mprj2._360_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.138:0.138:0.139) (0.126:0.126:0.126)) + (IOPATH B X (0.105:0.106:0.107) (0.131:0.133:0.135)) + (IOPATH C X (0.099:0.099:0.099) (0.122:0.123:0.124)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._361_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.066:0.066:0.066) (0.088:0.088:0.088)) + (IOPATH A Y (0.097:0.097:0.097) (0.037:0.037:0.037)) + (IOPATH B Y (0.068:0.068:0.068) (0.086:0.086:0.086)) + (IOPATH B Y (0.083:0.083:0.083) (0.032:0.032:0.032)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._362_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.039:0.039:0.039) (0.023:0.023:0.023)) + (IOPATH B Y (0.054:0.054:0.055) (0.030:0.030:0.030)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._363_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.145:0.145:0.145) (0.133:0.133:0.133)) + (IOPATH B X (0.161:0.161:0.161) (0.158:0.158:0.158)) + (IOPATH C X (0.170:0.170:0.170) (0.177:0.177:0.177)) + (IOPATH D X (0.166:0.166:0.166) (0.177:0.178:0.179)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._364_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.156:0.156:0.156) (0.148:0.148:0.148)) + (IOPATH B X (0.118:0.118:0.118) (0.146:0.146:0.146)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._365_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.073:0.073:0.073) (0.096:0.096:0.096)) + (IOPATH A Y (0.106:0.106:0.106) (0.042:0.042:0.042)) + (IOPATH B Y (0.065:0.065:0.065) (0.079:0.080:0.081)) + (IOPATH B Y (0.078:0.079:0.080) (0.033:0.033:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._366_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.159:0.159:0.159) (0.151:0.151:0.151)) + (IOPATH B X (0.122:0.122:0.122) (0.152:0.152:0.152)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._367_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.145:0.145:0.145) (0.137:0.138:0.139)) + (IOPATH B X (0.130:0.130:0.130) (0.140:0.141:0.141)) + (IOPATH C X (0.132:0.132:0.132) (0.150:0.150:0.150)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._368_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.064:0.064:0.064) (0.022:0.022:0.022)) + (IOPATH B Y (0.047:0.048:0.048) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._369_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.087:0.087:0.087) (0.130:0.130:0.130)) + (IOPATH A2 X (0.098:0.098:0.098) (0.157:0.157:0.157)) + (IOPATH A3 X (0.095:0.095:0.095) (0.158:0.159:0.159)) + (IOPATH B1 X (0.056:0.056:0.056) (0.080:0.080:0.080)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._370_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.127:0.128:0.129) (0.130:0.130:0.130)) + (IOPATH B X (0.080:0.080:0.080) (0.116:0.116:0.116)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._371_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.075:0.076:0.078) (0.023:0.023:0.023)) + (IOPATH B Y (0.049:0.049:0.049) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a22o_2") + (INSTANCE mprj2._372_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.086:0.086:0.086) (0.127:0.127:0.127)) + (IOPATH A2 X (0.073:0.074:0.075) (0.121:0.123:0.125)) + (IOPATH B1 X (0.069:0.069:0.069) (0.095:0.095:0.095)) + (IOPATH B2 X (0.071:0.071:0.071) (0.096:0.097:0.098)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._373_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.108:0.108:0.108) (0.043:0.043:0.043)) + (IOPATH A X (0.074:0.074:0.074) (0.120:0.120:0.120)) + (IOPATH B X (0.081:0.082:0.083) (0.037:0.037:0.037)) + (IOPATH B X (0.077:0.077:0.077) (0.094:0.095:0.096)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._374_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.177:0.177:0.177) (0.150:0.150:0.150)) + (IOPATH B X (0.196:0.196:0.196) (0.174:0.175:0.176)) + (IOPATH C X (0.182:0.182:0.182) (0.174:0.174:0.175)) + (IOPATH D X (0.184:0.184:0.185) (0.181:0.182:0.182)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._375_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.137:0.137:0.137) (0.136:0.136:0.136)) + (IOPATH B X (0.123:0.123:0.123) (0.138:0.138:0.138)) + (IOPATH C X (0.132:0.132:0.132) (0.150:0.151:0.152)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._376_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.103:0.103:0.103) (0.042:0.042:0.042)) + (IOPATH A X (0.074:0.074:0.074) (0.114:0.114:0.114)) + (IOPATH B X (0.072:0.072:0.073) (0.031:0.032:0.032)) + (IOPATH B X (0.077:0.077:0.077) (0.083:0.084:0.085)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._377_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.091:0.091:0.091) (0.032:0.032:0.032)) + (IOPATH A2 Y (0.104:0.105:0.106) (0.040:0.040:0.040)) + (IOPATH B1 Y (0.071:0.071:0.071) (0.020:0.020:0.020)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._378_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.139:0.139:0.139) (0.134:0.134:0.134)) + (IOPATH B X (0.099:0.099:0.099) (0.131:0.131:0.131)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._379_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.097:0.097:0.097) (0.145:0.145:0.145)) + (IOPATH A2 X (0.077:0.077:0.077) (0.124:0.125:0.125)) + (IOPATH B1 X (0.083:0.083:0.083) (0.086:0.087:0.088)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._380_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.083:0.083:0.083) (0.028:0.028:0.028)) + (IOPATH A2 Y (0.074:0.076:0.078) (0.027:0.027:0.027)) + (IOPATH B1 Y (0.037:0.038:0.039) (0.015:0.015:0.014)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._381_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.088:0.088:0.088) (0.135:0.135:0.135)) + (IOPATH A2 X (0.083:0.083:0.083) (0.124:0.125:0.126)) + (IOPATH B1_N X (0.123:0.125:0.127) (0.093:0.093:0.094)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._382_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.071:0.071:0.071) (0.024:0.024:0.024)) + (IOPATH B Y (0.051:0.052:0.052) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._383_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.076:0.077:0.078) (0.027:0.027:0.027)) + (IOPATH B Y (0.057:0.057:0.057) (0.020:0.020:0.020)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._384_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.350:0.350:0.350) (0.293:0.293:0.293)) + (IOPATH B Y (0.313:0.313:0.313) (0.220:0.220:0.220)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._385_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.295:0.295:0.295) (0.263:0.263:0.263)) + (IOPATH B Y (0.244:0.244:0.244) (0.168:0.168:0.168)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._386_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.096:0.097:0.097) (0.007:0.006:0.006)) + (IOPATH B Y (0.097:0.097:0.097) (0.022:0.022:0.021)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__mux2_1") + (INSTANCE mprj2._387_) + (DELAY + (ABSOLUTE + (IOPATH A0 X (0.086:0.086:0.086) (0.151:0.151:0.151)) + (IOPATH A1 X (0.082:0.082:0.082) (0.153:0.156:0.159)) + (IOPATH S X (0.141:0.141:0.141) (0.192:0.192:0.192)) + (IOPATH S X (0.098:0.098:0.098) (0.193:0.193:0.193)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._388_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.106:0.106:0.106) (0.044:0.044:0.044)) + (IOPATH A X (0.076:0.076:0.076) (0.117:0.117:0.117)) + (IOPATH B X (0.093:0.093:0.093) (0.038:0.038:0.038)) + (IOPATH B X (0.077:0.077:0.077) (0.106:0.106:0.106)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._389_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.098:0.098:0.098) (0.384:0.384:0.384)) + (IOPATH B X (0.095:0.095:0.095) (0.371:0.371:0.371)) + (IOPATH C X (0.095:0.095:0.095) (0.351:0.351:0.351)) + (IOPATH D X (0.079:0.079:0.079) (0.301:0.301:0.301)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._390_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.109:0.109:0.109) (0.397:0.397:0.397)) + (IOPATH B X (0.096:0.096:0.096) (0.378:0.378:0.378)) + (IOPATH C X (0.094:0.094:0.094) (0.355:0.355:0.355)) + (IOPATH D X (0.092:0.092:0.092) (0.313:0.313:0.313)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._391_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.083:0.083:0.083) (0.371:0.371:0.371)) + (IOPATH B X (0.094:0.094:0.094) (0.366:0.366:0.366)) + (IOPATH C X (0.093:0.093:0.093) (0.346:0.346:0.346)) + (IOPATH D X (0.089:0.089:0.089) (0.303:0.303:0.303)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._392_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.099:0.099:0.099) (0.385:0.385:0.385)) + (IOPATH B X (0.081:0.081:0.081) (0.366:0.366:0.366)) + (IOPATH C X (0.070:0.070:0.071) (0.350:0.350:0.351)) + (IOPATH D X (0.064:0.065:0.065) (0.305:0.305:0.305)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._393_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.117:0.117:0.117) (0.408:0.408:0.408)) + (IOPATH B X (0.097:0.097:0.097) (0.386:0.386:0.386)) + (IOPATH C X (0.079:0.080:0.080) (0.366:0.366:0.366)) + (IOPATH D X (0.077:0.077:0.078) (0.323:0.323:0.323)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4b_2") + (INSTANCE mprj2._394_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.092:0.092:0.092) (0.381:0.381:0.381)) + (IOPATH B X (0.093:0.093:0.093) (0.363:0.363:0.363)) + (IOPATH C X (0.081:0.081:0.081) (0.341:0.341:0.341)) + (IOPATH D_N X (0.139:0.139:0.139) (0.324:0.324:0.324)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._395_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.061:0.061:0.061) (0.020:0.020:0.020)) + (IOPATH B Y (0.056:0.056:0.056) (0.015:0.015:0.015)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4bb_2") + (INSTANCE mprj2._396_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.069:0.070:0.070) (0.364:0.364:0.364)) + (IOPATH B X (0.097:0.097:0.097) (0.352:0.352:0.352)) + (IOPATH C_N X (0.134:0.134:0.134) (0.346:0.346:0.346)) + (IOPATH D_N X (0.122:0.122:0.122) (0.292:0.292:0.292)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._397_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.111:0.111:0.111) (0.399:0.399:0.399)) + (IOPATH B X (0.097:0.097:0.097) (0.379:0.379:0.379)) + (IOPATH C X (0.098:0.098:0.098) (0.358:0.358:0.358)) + (IOPATH D X (0.088:0.088:0.088) (0.313:0.313:0.313)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._398_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.097:0.097:0.097) (0.384:0.384:0.384)) + (IOPATH B X (0.101:0.101:0.101) (0.376:0.376:0.376)) + (IOPATH C X (0.085:0.085:0.085) (0.346:0.346:0.346)) + (IOPATH D X (0.079:0.079:0.079) (0.302:0.302:0.302)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._399_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.110:0.110:0.111) (0.433:0.433:0.433)) + (IOPATH B X (0.106:0.106:0.107) (0.417:0.417:0.417)) + (IOPATH C X (0.106:0.107:0.107) (0.398:0.398:0.398)) + (IOPATH D X (0.101:0.102:0.102) (0.354:0.354:0.354)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._400_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.073:0.073:0.073) (0.031:0.031:0.031)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._401_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.099:0.099:0.099) (0.385:0.385:0.385)) + (IOPATH B X (0.098:0.098:0.098) (0.374:0.374:0.374)) + (IOPATH C X (0.095:0.095:0.095) (0.351:0.351:0.351)) + (IOPATH D X (0.092:0.092:0.092) (0.308:0.308:0.308)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._402_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.104:0.104:0.104) (0.392:0.392:0.392)) + (IOPATH B X (0.098:0.098:0.098) (0.377:0.377:0.377)) + (IOPATH C X (0.085:0.085:0.085) (0.351:0.351:0.351)) + (IOPATH D X (0.097:0.097:0.097) (0.316:0.316:0.316)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._403_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.095:0.095:0.095) (0.378:0.378:0.378)) + (IOPATH B X (0.093:0.093:0.093) (0.364:0.364:0.364)) + (IOPATH C X (0.077:0.077:0.077) (0.336:0.336:0.336)) + (IOPATH D X (0.088:0.088:0.088) (0.301:0.301:0.301)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._404_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.086:0.086:0.086) (0.375:0.375:0.375)) + (IOPATH B X (0.089:0.089:0.089) (0.365:0.365:0.365)) + (IOPATH C X (0.086:0.086:0.086) (0.343:0.343:0.343)) + (IOPATH D X (0.086:0.086:0.086) (0.302:0.302:0.302)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._405_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.078:0.079:0.079) (0.395:0.395:0.395)) + (IOPATH B X (0.080:0.080:0.081) (0.385:0.385:0.385)) + (IOPATH C X (0.075:0.076:0.076) (0.361:0.361:0.361)) + (IOPATH D X (0.074:0.074:0.074) (0.319:0.319:0.319)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._406_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.097:0.097:0.097) (0.194:0.194:0.194)) + (IOPATH B X (0.084:0.084:0.084) (0.173:0.173:0.173)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._407_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.125:0.125:0.125) (0.120:0.120:0.120)) + (IOPATH B X (0.111:0.111:0.111) (0.123:0.123:0.123)) + (IOPATH C X (0.117:0.117:0.117) (0.134:0.134:0.134)) + (IOPATH D X (0.121:0.121:0.121) (0.141:0.141:0.141)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4b_2") + (INSTANCE mprj2._408_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.092:0.092:0.092) (0.390:0.390:0.390)) + (IOPATH B X (0.107:0.107:0.107) (0.379:0.379:0.379)) + (IOPATH C X (0.078:0.078:0.079) (0.351:0.351:0.351)) + (IOPATH D_N X (0.137:0.137:0.137) (0.332:0.332:0.332)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._409_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.085:0.085:0.085) (0.380:0.380:0.380)) + (IOPATH B X (0.093:0.093:0.093) (0.372:0.372:0.372)) + (IOPATH C X (0.086:0.086:0.086) (0.348:0.348:0.348)) + (IOPATH D X (0.097:0.097:0.097) (0.314:0.314:0.314)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4bb_2") + (INSTANCE mprj2._410_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.100:0.100:0.100) (0.365:0.365:0.365)) + (IOPATH B X (0.088:0.088:0.088) (0.342:0.342:0.342)) + (IOPATH C_N X (0.127:0.127:0.127) (0.337:0.337:0.337)) + (IOPATH D_N X (0.119:0.119:0.119) (0.285:0.285:0.285)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._411_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.126:0.126:0.126) (0.449:0.449:0.449)) + (IOPATH B X (0.127:0.127:0.127) (0.437:0.437:0.437)) + (IOPATH C X (0.122:0.122:0.123) (0.413:0.413:0.413)) + (IOPATH D X (0.117:0.118:0.119) (0.368:0.368:0.368)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._412_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.090:0.090:0.090) (0.039:0.039:0.039)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._413_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.080:0.080:0.080) (0.022:0.022:0.022)) + (IOPATH B Y (0.048:0.048:0.048) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._414_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.077:0.077:0.077) (0.049:0.049:0.049)) + (IOPATH B Y (0.073:0.073:0.073) (0.049:0.049:0.049)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._415_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.075:0.075:0.075) (0.104:0.105:0.105)) + (IOPATH B X (0.084:0.085:0.085) (0.116:0.119:0.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._416_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.076:0.076:0.076) (0.103:0.103:0.103)) + (IOPATH A Y (0.113:0.113:0.113) (0.043:0.043:0.043)) + (IOPATH B Y (0.064:0.064:0.064) (0.079:0.082:0.085)) + (IOPATH B Y (0.079:0.081:0.084) (0.033:0.033:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._417_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.215:0.215:0.215) (0.173:0.173:0.173)) + (IOPATH B X (0.205:0.205:0.205) (0.182:0.182:0.182)) + (IOPATH C X (0.203:0.203:0.203) (0.190:0.190:0.190)) + (IOPATH D X (0.214:0.214:0.214) (0.210:0.210:0.210)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._418_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.096:0.096:0.096) (0.140:0.140:0.140)) + (IOPATH A2 X (0.080:0.080:0.080) (0.139:0.139:0.139)) + (IOPATH A3 X (0.098:0.098:0.098) (0.166:0.166:0.166)) + (IOPATH B1 X (0.060:0.060:0.060) (0.085:0.085:0.085)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._419_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.135:0.136:0.137) (0.135:0.135:0.135)) + (IOPATH B X (0.078:0.078:0.078) (0.113:0.113:0.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._420_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.067:0.067:0.067) (0.045:0.045:0.045)) + (IOPATH B Y (0.073:0.074:0.075) (0.053:0.053:0.053)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._421_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.077:0.077:0.077) (0.175:0.175:0.175)) + (IOPATH B X (0.081:0.081:0.081) (0.162:0.163:0.164)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._422_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.106:0.106:0.106) (0.135:0.135:0.135)) + (IOPATH B X (0.099:0.100:0.100) (0.121:0.121:0.122)) + (IOPATH C X (0.095:0.095:0.095) (0.127:0.127:0.127)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._423_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.074:0.074:0.074) (0.109:0.109:0.109)) + (IOPATH A Y (0.115:0.115:0.115) (0.040:0.040:0.040)) + (IOPATH B Y (0.062:0.062:0.062) (0.079:0.080:0.080)) + (IOPATH B Y (0.076:0.076:0.076) (0.030:0.031:0.031)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._424_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.100:0.100:0.100) (0.146:0.146:0.146)) + (IOPATH A2 X (0.088:0.088:0.088) (0.146:0.146:0.146)) + (IOPATH A3 X (0.097:0.097:0.097) (0.158:0.159:0.160)) + (IOPATH B1 X (0.065:0.065:0.065) (0.092:0.092:0.092)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand4_2") + (INSTANCE mprj2._425_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.080:0.080:0.080) (0.066:0.066:0.066)) + (IOPATH B Y (0.072:0.072:0.072) (0.063:0.063:0.063)) + (IOPATH C Y (0.086:0.086:0.086) (0.069:0.069:0.069)) + (IOPATH D Y (0.082:0.083:0.085) (0.072:0.072:0.072)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._426_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.103:0.103:0.103) (0.131:0.132:0.132)) + (IOPATH B X (0.091:0.091:0.091) (0.115:0.115:0.115)) + (IOPATH C X (0.098:0.099:0.100) (0.131:0.135:0.139)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._427_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.159:0.159:0.159) (0.146:0.146:0.146)) + (IOPATH B X (0.139:0.139:0.139) (0.142:0.142:0.142)) + (IOPATH C X (0.136:0.136:0.136) (0.147:0.147:0.147)) + (IOPATH D X (0.145:0.145:0.145) (0.163:0.163:0.163)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._428_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.138:0.138:0.138) (0.139:0.140:0.141)) + (IOPATH B X (0.123:0.123:0.123) (0.142:0.143:0.144)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211oi_2") + (INSTANCE mprj2._429_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.107:0.107:0.107) (0.029:0.029:0.029)) + (IOPATH A2 Y (0.143:0.146:0.149) (0.039:0.040:0.040)) + (IOPATH B1 Y (0.086:0.087:0.087) (0.027:0.027:0.027)) + (IOPATH C1 Y (0.060:0.060:0.060) (0.019:0.019:0.019)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._430_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.078:0.078:0.078) (0.054:0.054:0.054)) + (IOPATH B Y (0.076:0.076:0.077) (0.053:0.053:0.053)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o211a_2") + (INSTANCE mprj2._431_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.104:0.104:0.104) (0.165:0.165:0.165)) + (IOPATH A2 X (0.095:0.095:0.095) (0.143:0.144:0.144)) + (IOPATH B1 X (0.086:0.086:0.086) (0.084:0.086:0.087)) + (IOPATH C1 X (0.088:0.088:0.088) (0.101:0.101:0.101)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._432_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.125:0.125:0.125) (0.129:0.129:0.129)) + (IOPATH B X (0.122:0.122:0.122) (0.138:0.138:0.138)) + (IOPATH C X (0.123:0.123:0.123) (0.144:0.144:0.145)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ai_2") + (INSTANCE mprj2._433_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.092:0.092:0.092) (0.036:0.036:0.036)) + (IOPATH A2 Y (0.083:0.085:0.086) (0.033:0.033:0.033)) + (IOPATH B1 Y (0.068:0.068:0.068) (0.025:0.025:0.025)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._434_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.075:0.075:0.075) (0.027:0.027:0.027)) + (IOPATH A2 Y (0.092:0.093:0.095) (0.034:0.034:0.035)) + (IOPATH B1 Y (0.042:0.043:0.044) (0.018:0.018:0.019)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._435_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.076:0.076:0.076) (0.175:0.175:0.175)) + (IOPATH B X (0.063:0.064:0.064) (0.153:0.153:0.154)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._436_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.038:0.038:0.038)) + (IOPATH B Y (0.054:0.055:0.056) (0.037:0.037:0.037)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._437_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.103:0.103:0.103) (0.132:0.132:0.132)) + (IOPATH B X (0.088:0.088:0.088) (0.115:0.115:0.115)) + (IOPATH C X (0.096:0.097:0.097) (0.121:0.123:0.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._438_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.118:0.118:0.118) (0.114:0.114:0.114)) + (IOPATH B X (0.125:0.125:0.125) (0.132:0.132:0.132)) + (IOPATH C X (0.139:0.139:0.139) (0.154:0.154:0.154)) + (IOPATH D X (0.130:0.130:0.130) (0.148:0.148:0.148)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._439_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.153:0.153:0.153) (0.141:0.142:0.144)) + (IOPATH B X (0.138:0.138:0.138) (0.145:0.146:0.147)) + (IOPATH C X (0.138:0.138:0.138) (0.153:0.154:0.155)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._440_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.065:0.065:0.065) (0.022:0.022:0.022)) + (IOPATH A2 Y (0.077:0.079:0.081) (0.028:0.028:0.029)) + (IOPATH B1 Y (0.044:0.045:0.045) (0.015:0.015:0.015)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._441_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.113:0.113:0.113) (0.128:0.128:0.128)) + (IOPATH B X (0.107:0.107:0.107) (0.132:0.133:0.133)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._442_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.072:0.072:0.072) (0.023:0.023:0.023)) + (IOPATH B Y (0.048:0.049:0.049) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._443_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.021:0.021:0.021)) + (IOPATH B Y (0.047:0.047:0.047) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._444_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.085:0.085:0.085) (0.109:0.109:0.109)) + (IOPATH B X (0.093:0.093:0.093) (0.126:0.126:0.126)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._445_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.224:0.225:0.225) (0.171:0.172:0.173)) + (IOPATH B X (0.212:0.212:0.212) (0.179:0.180:0.181)) + (IOPATH C X (0.213:0.213:0.213) (0.189:0.190:0.191)) + (IOPATH D X (0.213:0.213:0.213) (0.195:0.195:0.196)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._446_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.087:0.087:0.087) (0.133:0.133:0.133)) + (IOPATH A2 X (0.073:0.073:0.073) (0.115:0.116:0.116)) + (IOPATH B1_N X (0.139:0.141:0.142) (0.107:0.107:0.107)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._447_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.110:0.110:0.110) (0.043:0.043:0.043)) + (IOPATH A X (0.074:0.074:0.074) (0.121:0.121:0.121)) + (IOPATH B X (0.083:0.084:0.084) (0.037:0.037:0.037)) + (IOPATH B X (0.076:0.076:0.076) (0.096:0.097:0.098)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._448_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.089:0.089:0.089) (0.027:0.027:0.027)) + (IOPATH A2 Y (0.094:0.095:0.096) (0.034:0.034:0.034)) + (IOPATH B1 Y (0.051:0.051:0.051) (0.014:0.014:0.014)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._449_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.128:0.128:0.128) (0.140:0.140:0.140)) + (IOPATH B X (0.143:0.143:0.143) (0.166:0.166:0.166)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._450_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.125:0.125:0.125) (0.131:0.133:0.134)) + (IOPATH B X (0.112:0.112:0.112) (0.135:0.135:0.136)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._451_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.070:0.070:0.070) (0.024:0.024:0.024)) + (IOPATH B Y (0.050:0.051:0.051) (0.019:0.019:0.019)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._452_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.150:0.150:0.150) (0.145:0.145:0.145)) + (IOPATH B X (0.157:0.157:0.157) (0.159:0.160:0.162)) + (IOPATH C X (0.143:0.143:0.143) (0.159:0.159:0.160)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._453_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.089:0.089:0.089) (0.029:0.029:0.029)) + (IOPATH B Y (0.060:0.061:0.061) (0.022:0.022:0.022)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._454_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.067:0.068:0.068) (0.024:0.024:0.024)) + (IOPATH B Y (0.042:0.045:0.047) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._455_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.165:0.165:0.165) (0.146:0.146:0.146)) + (IOPATH B X (0.144:0.144:0.144) (0.143:0.143:0.143)) + (IOPATH C X (0.166:0.166:0.166) (0.168:0.169:0.171)) + (IOPATH D X (0.156:0.156:0.156) (0.166:0.166:0.166)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._456_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.114:0.114:0.114) (0.046:0.046:0.046)) + (IOPATH A X (0.080:0.080:0.080) (0.123:0.123:0.123)) + (IOPATH B X (0.079:0.080:0.081) (0.035:0.035:0.035)) + (IOPATH B X (0.082:0.082:0.082) (0.088:0.089:0.090)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._457_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.107:0.107:0.107) (0.125:0.125:0.125)) + (IOPATH B X (0.092:0.092:0.092) (0.120:0.121:0.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._458_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.108:0.108:0.108) (0.044:0.044:0.044)) + (IOPATH A X (0.076:0.076:0.076) (0.120:0.120:0.120)) + (IOPATH B X (0.072:0.074:0.075) (0.033:0.033:0.033)) + (IOPATH B X (0.077:0.077:0.077) (0.084:0.085:0.086)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._459_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.145:0.145:0.145) (0.134:0.134:0.134)) + (IOPATH B X (0.143:0.143:0.143) (0.146:0.146:0.146)) + (IOPATH C X (0.135:0.135:0.135) (0.150:0.150:0.150)) + (IOPATH D X (0.145:0.145:0.145) (0.168:0.168:0.168)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._460_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.177:0.177:0.177) (0.157:0.158:0.159)) + (IOPATH B X (0.164:0.164:0.164) (0.162:0.162:0.162)) + (IOPATH C X (0.159:0.159:0.159) (0.165:0.166:0.167)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._461_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.086:0.086:0.086) (0.133:0.133:0.133)) + (IOPATH A2 X (0.069:0.069:0.070) (0.113:0.113:0.114)) + (IOPATH B1_N X (0.133:0.134:0.135) (0.102:0.102:0.102)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._462_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.055:0.055:0.055) (0.038:0.038:0.038)) + (IOPATH B Y (0.067:0.067:0.068) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._463_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.112:0.112:0.112) (0.046:0.046:0.046)) + (IOPATH A X (0.080:0.080:0.080) (0.120:0.120:0.120)) + (IOPATH B X (0.083:0.084:0.084) (0.038:0.038:0.038)) + (IOPATH B X (0.082:0.082:0.082) (0.093:0.093:0.094)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._464_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.112:0.112:0.112) (0.119:0.119:0.119)) + (IOPATH B X (0.120:0.120:0.120) (0.136:0.136:0.136)) + (IOPATH C X (0.129:0.129:0.129) (0.149:0.150:0.151)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._465_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.074:0.074:0.074) (0.100:0.100:0.100)) + (IOPATH A Y (0.108:0.108:0.108) (0.042:0.042:0.042)) + (IOPATH B Y (0.060:0.061:0.062) (0.075:0.076:0.077)) + (IOPATH B Y (0.073:0.074:0.074) (0.030:0.030:0.031)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._466_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.130:0.130:0.130) (0.121:0.121:0.121)) + (IOPATH B X (0.140:0.140:0.140) (0.141:0.141:0.141)) + (IOPATH C X (0.139:0.139:0.139) (0.148:0.148:0.148)) + (IOPATH D X (0.151:0.151:0.151) (0.164:0.164:0.165)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._467_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.106:0.106:0.106) (0.044:0.044:0.044)) + (IOPATH A X (0.076:0.076:0.076) (0.117:0.117:0.117)) + (IOPATH B X (0.072:0.072:0.073) (0.031:0.031:0.031)) + (IOPATH B X (0.077:0.077:0.077) (0.083:0.084:0.084)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._468_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.106:0.106:0.106) (0.044:0.044:0.044)) + (IOPATH A X (0.075:0.075:0.075) (0.117:0.117:0.117)) + (IOPATH B X (0.071:0.072:0.073) (0.032:0.032:0.032)) + (IOPATH B X (0.077:0.077:0.077) (0.082:0.083:0.085)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._469_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.112:0.112:0.112) (0.120:0.120:0.120)) + (IOPATH B X (0.114:0.114:0.114) (0.132:0.132:0.132)) + (IOPATH C X (0.111:0.111:0.111) (0.140:0.140:0.140)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._470_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.119:0.119:0.119) (0.124:0.124:0.124)) + (IOPATH B X (0.102:0.102:0.102) (0.119:0.120:0.122)) + (IOPATH C X (0.102:0.102:0.102) (0.126:0.127:0.128)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._471_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.174:0.174:0.174) (0.155:0.156:0.157)) + (IOPATH B X (0.161:0.161:0.161) (0.160:0.160:0.161)) + (IOPATH C X (0.154:0.154:0.155) (0.163:0.163:0.164)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._472_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.054:0.054:0.054) (0.036:0.036:0.036)) + (IOPATH B Y (0.064:0.065:0.065) (0.044:0.044:0.044)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._473_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.108:0.108:0.108) (0.045:0.045:0.045)) + (IOPATH A X (0.076:0.076:0.076) (0.119:0.119:0.119)) + (IOPATH B X (0.079:0.080:0.080) (0.036:0.036:0.036)) + (IOPATH B X (0.079:0.079:0.079) (0.091:0.091:0.092)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._474_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.113:0.113:0.113) (0.120:0.120:0.120)) + (IOPATH B X (0.123:0.123:0.123) (0.138:0.138:0.138)) + (IOPATH C X (0.131:0.131:0.131) (0.150:0.151:0.152)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._475_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.076:0.076:0.076) (0.104:0.104:0.104)) + (IOPATH A Y (0.113:0.113:0.113) (0.043:0.043:0.043)) + (IOPATH B Y (0.061:0.062:0.063) (0.076:0.077:0.078)) + (IOPATH B Y (0.076:0.076:0.077) (0.031:0.031:0.032)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._476_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.112:0.112:0.112) (0.046:0.046:0.046)) + (IOPATH A X (0.079:0.079:0.079) (0.121:0.121:0.121)) + (IOPATH B X (0.076:0.076:0.077) (0.033:0.033:0.033)) + (IOPATH B X (0.081:0.081:0.081) (0.085:0.086:0.087)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._477_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.143:0.143:0.143) (0.133:0.133:0.133)) + (IOPATH B X (0.127:0.127:0.127) (0.134:0.134:0.134)) + (IOPATH C X (0.132:0.132:0.132) (0.148:0.148:0.148)) + (IOPATH D X (0.143:0.143:0.143) (0.167:0.167:0.167)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._478_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.199:0.199:0.199) (0.159:0.160:0.161)) + (IOPATH B X (0.187:0.187:0.188) (0.168:0.168:0.168)) + (IOPATH C X (0.181:0.181:0.182) (0.172:0.173:0.173)) + (IOPATH D X (0.186:0.186:0.186) (0.180:0.181:0.182)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a41o_2") + (INSTANCE mprj2._479_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.118:0.118:0.118) (0.151:0.151:0.151)) + (IOPATH A2 X (0.119:0.119:0.119) (0.168:0.168:0.168)) + (IOPATH A3 X (0.120:0.120:0.120) (0.186:0.186:0.186)) + (IOPATH A4 X (0.114:0.114:0.114) (0.177:0.178:0.178)) + (IOPATH B1 X (0.063:0.063:0.063) (0.088:0.088:0.088)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._480_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.131:0.133:0.134) (0.133:0.133:0.133)) + (IOPATH B X (0.075:0.076:0.077) (0.107:0.109:0.111)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._481_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.104:0.104:0.104) (0.042:0.042:0.042)) + (IOPATH A X (0.075:0.075:0.075) (0.114:0.114:0.114)) + (IOPATH B X (0.080:0.081:0.082) (0.037:0.037:0.037)) + (IOPATH B X (0.080:0.080:0.080) (0.091:0.092:0.093)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._482_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.142:0.142:0.142) (0.140:0.140:0.140)) + (IOPATH B X (0.138:0.138:0.138) (0.148:0.148:0.148)) + (IOPATH C X (0.147:0.147:0.147) (0.160:0.161:0.163)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._483_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.076:0.076:0.076) (0.027:0.027:0.027)) + (IOPATH A2 Y (0.090:0.091:0.092) (0.034:0.034:0.035)) + (IOPATH B1 Y (0.053:0.053:0.053) (0.015:0.015:0.015)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._484_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.066:0.067:0.067) (0.023:0.023:0.023)) + (IOPATH B Y (0.052:0.052:0.052) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._485_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.130:0.130:0.130) (0.121:0.121:0.121)) + (IOPATH B X (0.142:0.142:0.142) (0.143:0.143:0.143)) + (IOPATH C X (0.140:0.140:0.140) (0.149:0.149:0.149)) + (IOPATH D X (0.153:0.153:0.153) (0.164:0.165:0.166)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._486_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.106:0.106:0.106) (0.044:0.044:0.044)) + (IOPATH A X (0.077:0.077:0.077) (0.116:0.116:0.116)) + (IOPATH B X (0.077:0.077:0.078) (0.034:0.034:0.034)) + (IOPATH B X (0.079:0.079:0.079) (0.087:0.088:0.088)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._487_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.105:0.105:0.105) (0.043:0.043:0.043)) + (IOPATH A X (0.077:0.077:0.077) (0.115:0.115:0.115)) + (IOPATH B X (0.074:0.075:0.076) (0.033:0.033:0.033)) + (IOPATH B X (0.080:0.080:0.080) (0.084:0.085:0.086)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._488_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.134:0.134:0.134) (0.130:0.130:0.130)) + (IOPATH B X (0.086:0.086:0.086) (0.139:0.139:0.139)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._489_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.116:0.116:0.116) (0.130:0.130:0.130)) + (IOPATH B X (0.122:0.122:0.122) (0.147:0.147:0.147)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._490_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.072:0.072:0.072) (0.024:0.024:0.024)) + (IOPATH B Y (0.050:0.050:0.051) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._491_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.077:0.077:0.077) (0.175:0.175:0.175)) + (IOPATH B X (0.066:0.066:0.066) (0.154:0.154:0.155)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._492_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.068:0.068:0.068) (0.046:0.046:0.046)) + (IOPATH B Y (0.065:0.065:0.065) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._493_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.099:0.099:0.099) (0.129:0.129:0.129)) + (IOPATH B X (0.090:0.090:0.090) (0.117:0.117:0.117)) + (IOPATH C X (0.100:0.101:0.101) (0.126:0.128:0.130)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._494_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.171:0.171:0.171) (0.149:0.149:0.149)) + (IOPATH B X (0.181:0.181:0.181) (0.170:0.170:0.170)) + (IOPATH C X (0.186:0.186:0.186) (0.185:0.185:0.185)) + (IOPATH D X (0.174:0.174:0.174) (0.177:0.177:0.177)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._495_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.073:0.073:0.073) (0.097:0.097:0.097)) + (IOPATH A Y (0.105:0.105:0.105) (0.041:0.041:0.041)) + (IOPATH B Y (0.062:0.062:0.062) (0.076:0.078:0.080)) + (IOPATH B Y (0.073:0.074:0.076) (0.031:0.031:0.031)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._496_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.079:0.079:0.079) (0.178:0.178:0.178)) + (IOPATH B X (0.077:0.077:0.077) (0.161:0.162:0.162)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._497_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.057:0.057:0.057) (0.036:0.036:0.036)) + (IOPATH B Y (0.059:0.060:0.061) (0.040:0.040:0.040)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._498_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.101:0.101:0.101) (0.130:0.131:0.131)) + (IOPATH B X (0.096:0.096:0.096) (0.119:0.119:0.119)) + (IOPATH C X (0.100:0.101:0.101) (0.127:0.127:0.128)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._499_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.117:0.117:0.117) (0.132:0.132:0.132)) + (IOPATH B X (0.102:0.102:0.102) (0.132:0.132:0.132)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._500_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.114:0.114:0.114) (0.123:0.124:0.126)) + (IOPATH B X (0.107:0.107:0.108) (0.132:0.132:0.133)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._501_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.070:0.070:0.070) (0.024:0.024:0.024)) + (IOPATH A2 Y (0.083:0.084:0.084) (0.029:0.029:0.030)) + (IOPATH B1 Y (0.044:0.044:0.045) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._502_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.135:0.135:0.135) (0.135:0.135:0.135)) + (IOPATH B X (0.131:0.131:0.131) (0.140:0.141:0.142)) + (IOPATH C X (0.124:0.125:0.125) (0.145:0.145:0.145)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._503_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.077:0.077:0.077) (0.025:0.025:0.025)) + (IOPATH B Y (0.049:0.049:0.049) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._504_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.065:0.065:0.066) (0.023:0.023:0.023)) + (IOPATH B Y (0.052:0.052:0.052) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._505_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.101:0.101:0.101) (0.120:0.120:0.120)) + (IOPATH B X (0.093:0.093:0.093) (0.126:0.126:0.126)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._506_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.137:0.137:0.137) (0.132:0.133:0.134)) + (IOPATH B X (0.131:0.132:0.132) (0.142:0.142:0.142)) + (IOPATH C X (0.130:0.130:0.130) (0.148:0.148:0.148)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._507_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.087:0.087:0.087) (0.134:0.134:0.134)) + (IOPATH A2 X (0.075:0.075:0.075) (0.117:0.118:0.118)) + (IOPATH B1_N X (0.129:0.130:0.130) (0.097:0.097:0.097)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._508_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.150:0.150:0.150) (0.151:0.151:0.151)) + (IOPATH B X (0.137:0.137:0.137) (0.151:0.152:0.152)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._509_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.077:0.077:0.077) (0.024:0.024:0.024)) + (IOPATH B Y (0.049:0.049:0.050) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._510_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.066:0.066:0.066) (0.022:0.022:0.022)) + (IOPATH B Y (0.049:0.049:0.049) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._511_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.111:0.111:0.111) (0.044:0.044:0.044)) + (IOPATH A X (0.076:0.076:0.076) (0.122:0.122:0.122)) + (IOPATH B X (0.078:0.078:0.079) (0.035:0.035:0.035)) + (IOPATH B X (0.078:0.078:0.078) (0.089:0.089:0.090)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._512_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.107:0.107:0.107) (0.036:0.036:0.036)) + (IOPATH A2 Y (0.103:0.104:0.104) (0.039:0.039:0.039)) + (IOPATH B1 Y (0.064:0.064:0.064) (0.021:0.021:0.021)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._513_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.153:0.153:0.153) (0.137:0.137:0.137)) + (IOPATH B X (0.163:0.163:0.163) (0.160:0.160:0.160)) + (IOPATH C X (0.149:0.149:0.149) (0.159:0.159:0.159)) + (IOPATH D X (0.147:0.147:0.147) (0.158:0.159:0.160)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._514_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.060:0.064:0.068) (0.023:0.024:0.024)) + (IOPATH B Y (0.048:0.049:0.050) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._515_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.131:0.131:0.131) (0.124:0.124:0.124)) + (IOPATH B X (0.116:0.116:0.116) (0.125:0.125:0.125)) + (IOPATH C X (0.118:0.118:0.118) (0.135:0.135:0.135)) + (IOPATH D X (0.127:0.127:0.127) (0.150:0.150:0.150)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._516_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.218:0.218:0.218) (0.167:0.168:0.170)) + (IOPATH B X (0.215:0.215:0.215) (0.182:0.182:0.183)) + (IOPATH C X (0.213:0.213:0.214) (0.190:0.190:0.191)) + (IOPATH D X (0.217:0.217:0.217) (0.196:0.198:0.199)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._517_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.086:0.086:0.086) (0.133:0.133:0.133)) + (IOPATH A2 X (0.073:0.074:0.074) (0.114:0.116:0.117)) + (IOPATH B1_N X (0.140:0.141:0.142) (0.107:0.107:0.107)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._518_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.114:0.114:0.114) (0.044:0.044:0.044)) + (IOPATH A X (0.076:0.076:0.076) (0.125:0.125:0.125)) + (IOPATH B X (0.085:0.086:0.087) (0.038:0.038:0.038)) + (IOPATH B X (0.078:0.078:0.078) (0.097:0.098:0.099)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._519_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.099:0.099:0.099) (0.031:0.031:0.031)) + (IOPATH A2 Y (0.101:0.102:0.103) (0.038:0.038:0.038)) + (IOPATH B1 Y (0.058:0.058:0.058) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._520_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.168:0.168:0.168) (0.159:0.159:0.159)) + (IOPATH B X (0.156:0.156:0.156) (0.161:0.161:0.161)) + (IOPATH C X (0.162:0.162:0.162) (0.173:0.174:0.176)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._521_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.065:0.064:0.064) (0.022:0.022:0.022)) + (IOPATH B Y (0.050:0.051:0.051) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._522_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.076:0.076:0.076) (0.024:0.024:0.024)) + (IOPATH B Y (0.052:0.052:0.053) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._523_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.061:0.061:0.061) (0.038:0.038:0.038)) + (IOPATH B Y (0.059:0.059:0.060) (0.040:0.040:0.040)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._524_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.118:0.120:0.122) (0.125:0.125:0.125)) + (IOPATH B X (0.080:0.080:0.080) (0.112:0.113:0.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._525_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.176:0.176:0.176) (0.156:0.156:0.156)) + (IOPATH B X (0.165:0.165:0.165) (0.161:0.161:0.161)) + (IOPATH C X (0.153:0.153:0.153) (0.159:0.159:0.159)) + (IOPATH D X (0.164:0.164:0.164) (0.177:0.177:0.177)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._526_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.188:0.188:0.188) (0.168:0.169:0.171)) + (IOPATH B X (0.174:0.174:0.174) (0.171:0.172:0.173)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._527_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.067:0.067:0.067) (0.023:0.023:0.023)) + (IOPATH A2 Y (0.082:0.083:0.085) (0.029:0.029:0.029)) + (IOPATH B1 Y (0.056:0.057:0.057) (0.012:0.012:0.012)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._528_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.112:0.112:0.112) (0.042:0.042:0.042)) + (IOPATH A X (0.074:0.074:0.074) (0.124:0.124:0.124)) + (IOPATH B X (0.082:0.083:0.083) (0.037:0.037:0.037)) + (IOPATH B X (0.076:0.076:0.076) (0.096:0.096:0.097)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._529_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.093:0.093:0.093) (0.027:0.027:0.027)) + (IOPATH A2 Y (0.095:0.096:0.096) (0.035:0.035:0.035)) + (IOPATH B1 Y (0.052:0.052:0.052) (0.014:0.014:0.014)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._530_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.162:0.162:0.162) (0.156:0.156:0.156)) + (IOPATH B X (0.148:0.148:0.148) (0.157:0.157:0.157)) + (IOPATH C X (0.155:0.155:0.155) (0.170:0.170:0.170)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._531_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.068:0.068:0.068) (0.024:0.024:0.024)) + (IOPATH B Y (0.052:0.052:0.053) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._532_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.110:0.110:0.110) (0.109:0.109:0.109)) + (IOPATH B X (0.117:0.117:0.117) (0.125:0.125:0.125)) + (IOPATH C X (0.137:0.137:0.137) (0.154:0.154:0.154)) + (IOPATH D X (0.136:0.136:0.136) (0.156:0.156:0.156)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._533_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.113:0.113:0.113) (0.046:0.046:0.046)) + (IOPATH A X (0.079:0.079:0.079) (0.122:0.122:0.122)) + (IOPATH B X (0.078:0.079:0.079) (0.035:0.035:0.035)) + (IOPATH B X (0.081:0.081:0.081) (0.088:0.089:0.089)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._534_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.135:0.135:0.135) (0.125:0.125:0.125)) + (IOPATH B X (0.141:0.141:0.141) (0.142:0.142:0.142)) + (IOPATH C X (0.162:0.162:0.162) (0.172:0.172:0.172)) + (IOPATH D X (0.152:0.152:0.152) (0.168:0.168:0.168)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._535_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.080:0.080:0.080) (0.060:0.060:0.060)) + (IOPATH B Y (0.071:0.073:0.074) (0.052:0.052:0.052)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._536_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.081:0.081:0.081) (0.132:0.132:0.132)) + (IOPATH A2 X (0.062:0.062:0.063) (0.110:0.111:0.112)) + (IOPATH B1 X (0.061:0.061:0.061) (0.071:0.075:0.079)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._537_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.172:0.172:0.172) (0.149:0.149:0.149)) + (IOPATH B X (0.178:0.178:0.178) (0.164:0.165:0.166)) + (IOPATH C X (0.163:0.163:0.163) (0.163:0.164:0.165)) + (IOPATH D X (0.164:0.164:0.164) (0.168:0.169:0.170)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._538_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.075:0.075:0.075) (0.101:0.101:0.101)) + (IOPATH A Y (0.110:0.110:0.110) (0.043:0.043:0.043)) + (IOPATH B Y (0.064:0.065:0.065) (0.079:0.083:0.087)) + (IOPATH B Y (0.078:0.081:0.084) (0.032:0.032:0.032)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._539_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.079:0.079:0.079) (0.026:0.026:0.026)) + (IOPATH B Y (0.053:0.054:0.055) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._540_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.074:0.074:0.074) (0.051:0.051:0.051)) + (IOPATH B Y (0.068:0.069:0.070) (0.049:0.049:0.049)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._541_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.129:0.129:0.129) (0.127:0.127:0.127)) + (IOPATH B X (0.087:0.087:0.087) (0.119:0.121:0.124)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._542_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.097:0.097:0.097) (0.108:0.108:0.108)) + (IOPATH B X (0.121:0.121:0.121) (0.138:0.138:0.138)) + (IOPATH C X (0.109:0.109:0.109) (0.132:0.133:0.134)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._543_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.074:0.074:0.074) (0.101:0.101:0.101)) + (IOPATH A Y (0.109:0.109:0.109) (0.042:0.042:0.042)) + (IOPATH B Y (0.063:0.063:0.064) (0.078:0.081:0.083)) + (IOPATH B Y (0.076:0.078:0.080) (0.032:0.032:0.032)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._544_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.094:0.094:0.094) (0.107:0.107:0.107)) + (IOPATH B X (0.119:0.119:0.119) (0.137:0.137:0.137)) + (IOPATH C X (0.107:0.107:0.107) (0.136:0.136:0.136)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._545_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.121:0.121:0.121) (0.126:0.126:0.126)) + (IOPATH B X (0.105:0.105:0.106) (0.122:0.123:0.124)) + (IOPATH C X (0.102:0.102:0.102) (0.127:0.128:0.128)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._546_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.177:0.177:0.177) (0.157:0.158:0.159)) + (IOPATH B X (0.163:0.163:0.163) (0.160:0.161:0.162)) + (IOPATH C X (0.157:0.157:0.157) (0.164:0.165:0.165)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._547_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.087:0.087:0.087) (0.134:0.134:0.134)) + (IOPATH A2 X (0.070:0.070:0.070) (0.113:0.113:0.114)) + (IOPATH B1_N X (0.134:0.134:0.135) (0.102:0.102:0.102)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._548_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.057:0.057:0.057) (0.038:0.038:0.038)) + (IOPATH B Y (0.066:0.067:0.067) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._549_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.107:0.107:0.107) (0.044:0.044:0.044)) + (IOPATH A X (0.076:0.076:0.076) (0.118:0.118:0.118)) + (IOPATH B X (0.079:0.080:0.080) (0.036:0.036:0.036)) + (IOPATH B X (0.078:0.078:0.078) (0.091:0.091:0.092)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._550_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.118:0.118:0.118) (0.124:0.124:0.124)) + (IOPATH B X (0.116:0.116:0.116) (0.132:0.132:0.132)) + (IOPATH C X (0.130:0.130:0.130) (0.150:0.150:0.151)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._551_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.073:0.073:0.073) (0.104:0.104:0.104)) + (IOPATH A Y (0.110:0.110:0.110) (0.040:0.040:0.040)) + (IOPATH B Y (0.059:0.060:0.061) (0.075:0.076:0.076)) + (IOPATH B Y (0.071:0.071:0.072) (0.029:0.029:0.030)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._552_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.110:0.110:0.110) (0.043:0.043:0.043)) + (IOPATH A X (0.075:0.075:0.075) (0.121:0.121:0.121)) + (IOPATH B X (0.070:0.071:0.072) (0.031:0.031:0.031)) + (IOPATH B X (0.076:0.076:0.076) (0.083:0.083:0.084)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._553_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.118:0.118:0.118) (0.116:0.116:0.116)) + (IOPATH B X (0.144:0.144:0.144) (0.149:0.149:0.149)) + (IOPATH C X (0.142:0.142:0.142) (0.159:0.159:0.159)) + (IOPATH D X (0.124:0.124:0.124) (0.144:0.144:0.144)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._554_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.213:0.213:0.213) (0.167:0.168:0.169)) + (IOPATH B X (0.200:0.200:0.201) (0.174:0.175:0.176)) + (IOPATH C X (0.195:0.195:0.195) (0.179:0.180:0.181)) + (IOPATH D X (0.199:0.199:0.199) (0.187:0.188:0.189)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a41o_2") + (INSTANCE mprj2._555_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.110:0.110:0.110) (0.144:0.144:0.144)) + (IOPATH A2 X (0.118:0.118:0.118) (0.168:0.168:0.168)) + (IOPATH A3 X (0.116:0.116:0.116) (0.183:0.183:0.183)) + (IOPATH A4 X (0.109:0.109:0.109) (0.173:0.173:0.174)) + (IOPATH B1 X (0.057:0.057:0.057) (0.082:0.082:0.082)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._556_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.134:0.135:0.136) (0.134:0.134:0.134)) + (IOPATH B X (0.073:0.074:0.075) (0.105:0.107:0.109)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._557_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.121:0.121:0.121) (0.048:0.048:0.048)) + (IOPATH A X (0.082:0.082:0.082) (0.128:0.128:0.128)) + (IOPATH B X (0.088:0.089:0.090) (0.042:0.042:0.042)) + (IOPATH B X (0.085:0.085:0.085) (0.096:0.097:0.098)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3_2") + (INSTANCE mprj2._558_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.085:0.085:0.085) (0.071:0.071:0.071)) + (IOPATH B Y (0.081:0.081:0.081) (0.069:0.069:0.069)) + (IOPATH C Y (0.080:0.081:0.082) (0.067:0.067:0.067)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21o_2") + (INSTANCE mprj2._559_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.087:0.087:0.087) (0.138:0.138:0.138)) + (IOPATH A2 X (0.088:0.088:0.088) (0.139:0.140:0.141)) + (IOPATH B1 X (0.060:0.060:0.060) (0.094:0.094:0.094)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._560_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.082:0.082:0.083) (0.109:0.113:0.117)) + (IOPATH B X (0.075:0.075:0.075) (0.107:0.108:0.109)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._561_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.129:0.129:0.129) (0.120:0.120:0.120)) + (IOPATH B X (0.134:0.134:0.134) (0.137:0.137:0.137)) + (IOPATH C X (0.138:0.138:0.138) (0.148:0.148:0.148)) + (IOPATH D X (0.154:0.154:0.154) (0.166:0.167:0.168)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._562_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.073:0.073:0.073) (0.097:0.097:0.097)) + (IOPATH A Y (0.107:0.107:0.107) (0.042:0.042:0.042)) + (IOPATH B Y (0.065:0.065:0.065) (0.086:0.090:0.094)) + (IOPATH B Y (0.085:0.089:0.092) (0.033:0.033:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._563_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.102:0.102:0.102) (0.041:0.041:0.041)) + (IOPATH A X (0.073:0.073:0.073) (0.114:0.114:0.114)) + (IOPATH B X (0.070:0.071:0.072) (0.031:0.031:0.031)) + (IOPATH B X (0.076:0.076:0.076) (0.082:0.083:0.084)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._564_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.418:0.418:0.418) (0.368:0.368:0.368)) + (IOPATH B X (0.420:0.420:0.420) (0.361:0.361:0.361)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._565_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.145:0.145:0.145) (0.107:0.107:0.107)) + (IOPATH B Y (0.155:0.155:0.155) (0.113:0.113:0.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__mux4_2") + (INSTANCE mprj2._566_) + (DELAY + (ABSOLUTE + (IOPATH A0 X (0.212:0.212:0.212) (0.323:0.323:0.323)) + (IOPATH A1 X (0.212:0.212:0.212) (0.319:0.319:0.319)) + (IOPATH A2 X (0.214:0.214:0.214) (0.327:0.327:0.327)) + (IOPATH A3 X (0.209:0.209:0.209) (0.328:0.328:0.328)) + (IOPATH S0 X (0.294:0.294:0.294) (0.372:0.372:0.372)) + (IOPATH S0 X (0.218:0.218:0.218) (0.295:0.295:0.295)) + (IOPATH S1 X (0.222:0.222:0.222) (0.231:0.231:0.231)) + (IOPATH S1 X (0.201:0.201:0.201) (0.226:0.226:0.226)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._567_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.087:0.088:0.090) (0.044:0.044:0.044)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._568_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.124:0.124:0.124) (0.129:0.129:0.129)) + (IOPATH B X (0.172:0.173:0.173) (0.230:0.231:0.232)) + (IOPATH C X (0.160:0.160:0.160) (0.216:0.216:0.216)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._569_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.094:0.094:0.094) (0.127:0.127:0.127)) + (IOPATH B Y (0.047:0.047:0.047) (0.033:0.033:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o2bb2a_2") + (INSTANCE mprj2._570_) + (DELAY + (ABSOLUTE + (IOPATH A1_N X (0.176:0.176:0.176) (0.150:0.150:0.150)) + (IOPATH A2_N X (0.139:0.140:0.142) (0.130:0.131:0.131)) + (IOPATH B1 X (0.117:0.117:0.117) (0.167:0.167:0.167)) + (IOPATH B2 X (0.104:0.104:0.104) (0.156:0.156:0.156)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o22a_2") + (INSTANCE mprj2._571_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.116:0.116:0.116) (0.169:0.169:0.169)) + (IOPATH A2 X (0.127:0.127:0.127) (0.237:0.237:0.237)) + (IOPATH B1 X (0.110:0.111:0.111) (0.148:0.148:0.149)) + (IOPATH B2 X (0.097:0.098:0.098) (0.131:0.133:0.135)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._572_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.093:0.093:0.093) (0.106:0.106:0.106)) + (IOPATH B X (0.145:0.145:0.146) (0.210:0.211:0.212)) + (IOPATH C X (0.134:0.134:0.134) (0.197:0.197:0.197)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3b_2") + (INSTANCE mprj2._573_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.154:0.154:0.154) (0.131:0.131:0.131)) + (IOPATH B X (0.118:0.118:0.118) (0.135:0.135:0.135)) + (IOPATH C X (0.104:0.104:0.104) (0.130:0.130:0.130)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._574_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.079:0.079:0.079) (0.028:0.028:0.028)) + (IOPATH A2 Y (0.107:0.107:0.107) (0.035:0.035:0.035)) + (IOPATH B1 Y (0.062:0.062:0.062) (0.013:0.013:0.013)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o32a_2") + (INSTANCE mprj2._575_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.131:0.132:0.133) (0.262:0.263:0.264)) + (IOPATH A2 X (0.130:0.130:0.130) (0.249:0.249:0.250)) + (IOPATH A3 X (0.131:0.133:0.135) (0.224:0.226:0.228)) + (IOPATH B1 X (0.144:0.144:0.144) (0.218:0.218:0.218)) + (IOPATH B2 X (0.122:0.122:0.122) (0.146:0.146:0.146)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._576_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.067:0.067:0.067) (0.023:0.023:0.023)) + (IOPATH B Y (0.052:0.052:0.053) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._577_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.150:0.150:0.151) (0.050:0.050:0.051)) + (IOPATH A2 Y (0.158:0.161:0.165) (0.059:0.059:0.060)) + (IOPATH B1 Y (0.100:0.100:0.100) (0.036:0.037:0.037)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o221a_2") + (INSTANCE mprj2._578_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.113:0.113:0.113) (0.182:0.182:0.182)) + (IOPATH A2 X (0.139:0.139:0.139) (0.248:0.248:0.248)) + (IOPATH B1 X (0.108:0.109:0.109) (0.159:0.160:0.161)) + (IOPATH B2 X (0.104:0.104:0.104) (0.144:0.146:0.148)) + (IOPATH C1 X (0.092:0.092:0.092) (0.087:0.087:0.087)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o22a_2") + (INSTANCE mprj2._579_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.084:0.084:0.084) (0.146:0.146:0.146)) + (IOPATH A2 X (0.102:0.102:0.101) (0.226:0.227:0.228)) + (IOPATH B1 X (0.099:0.099:0.099) (0.156:0.156:0.157)) + (IOPATH B2 X (0.069:0.069:0.069) (0.114:0.114:0.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o221a_2") + (INSTANCE mprj2._580_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.157:0.157:0.157) (0.212:0.212:0.212)) + (IOPATH A2 X (0.186:0.186:0.186) (0.264:0.264:0.264)) + (IOPATH B1 X (0.189:0.189:0.189) (0.261:0.261:0.261)) + (IOPATH B2 X (0.152:0.152:0.152) (0.179:0.179:0.179)) + (IOPATH C1 X (0.130:0.131:0.132) (0.103:0.104:0.105)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._581_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.082:0.084:0.086) (0.181:0.184:0.186)) + (IOPATH B X (0.096:0.096:0.097) (0.175:0.178:0.181)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._582_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.081:0.084:0.087) (0.166:0.168:0.171)) + (IOPATH B X (0.063:0.063:0.063) (0.157:0.157:0.157)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._583_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.106:0.107:0.107) (0.204:0.204:0.205)) + (IOPATH B X (0.111:0.111:0.112) (0.193:0.197:0.200)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or3b_2") + (INSTANCE mprj2._584_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.173:0.176:0.179) (0.341:0.343:0.345)) + (IOPATH B X (0.170:0.171:0.172) (0.329:0.332:0.335)) + (IOPATH C_N X (0.217:0.217:0.217) (0.327:0.327:0.327)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._585_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.084:0.084:0.085) (0.188:0.190:0.191)) + (IOPATH B X (0.071:0.071:0.072) (0.158:0.159:0.159)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a2bb2o_2") + (INSTANCE mprj2._586_) + (DELAY + (ABSOLUTE + (IOPATH A1_N X (0.300:0.303:0.307) (0.214:0.214:0.215)) + (IOPATH A2_N X (0.278:0.278:0.278) (0.200:0.200:0.200)) + (IOPATH B1 X (0.256:0.256:0.257) (0.253:0.256:0.259)) + (IOPATH B2 X (0.232:0.233:0.233) (0.228:0.228:0.228)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._587_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.107:0.108:0.110) (0.033:0.033:0.033)) + (IOPATH B Y (0.075:0.079:0.082) (0.025:0.025:0.025)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211o_2") + (INSTANCE mprj2._588_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.213:0.213:0.213) (0.289:0.290:0.292)) + (IOPATH A2 X (0.203:0.203:0.203) (0.302:0.302:0.302)) + (IOPATH B1 X (0.187:0.188:0.188) (0.221:0.222:0.223)) + (IOPATH C1 X (0.179:0.179:0.180) (0.207:0.208:0.208)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211o_2") + (INSTANCE mprj2._589_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.296:0.299:0.302) (0.299:0.302:0.304)) + (IOPATH A2 X (0.290:0.290:0.290) (0.337:0.337:0.337)) + (IOPATH B1 X (0.274:0.274:0.274) (0.253:0.254:0.255)) + (IOPATH C1 X (0.266:0.266:0.267) (0.239:0.239:0.239)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or3b_2") + (INSTANCE mprj2._590_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.370:0.370:0.371) (0.450:0.452:0.455)) + (IOPATH B X (0.371:0.372:0.372) (0.433:0.436:0.438)) + (IOPATH C_N X (0.404:0.408:0.411) (0.428:0.429:0.430)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3b_2") + (INSTANCE mprj2._591_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.205:0.206:0.206) (0.237:0.241:0.245)) + (IOPATH B Y (0.186:0.187:0.187) (0.150:0.150:0.150)) + (IOPATH C Y (0.181:0.184:0.187) (0.155:0.157:0.160)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._592_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.093:0.093:0.093) (-0.008:-0.008:-0.008)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._593_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.082:0.082:0.082) (0.003:0.003:0.003)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._594_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.083:0.083:0.083) (0.004:0.004:0.004)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._595_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.083:0.083:0.083) (0.004:0.004:0.004)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._596_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.079:0.079:0.079) (-0.000:-0.000:-0.000)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._597_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.082:0.082:0.082) (0.003:0.003:0.003)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._598_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.082:0.082:0.082) (0.003:0.003:0.003)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._599_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.044:0.044:0.044) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._600_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._601_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._602_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._603_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.044:0.044:0.044) (0.020:0.020:0.020)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._604_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._605_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._606_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._607_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.044:0.044:0.044) (0.020:0.020:0.020)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._608_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._609_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._610_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.087:0.087:0.087) (-0.004:-0.004:-0.004)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._611_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.087:0.087:0.087) (-0.005:-0.005:-0.005)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._612_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.086:0.086:0.086) (-0.005:-0.005:-0.005)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._613_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.036:0.036:0.036) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._614_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.086:0.086:0.086) (-0.005:-0.005:-0.005)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._615_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.088:0.088:0.088) (-0.003:-0.003:-0.003)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._616_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.037:0.037:0.037) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._617_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.037:0.037:0.037) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._618_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.037:0.037:0.037) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._619_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.036:0.036:0.036) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._620_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.036:0.036:0.036) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._621_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.039:0.039:0.039) (0.020:0.020:0.020)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._622_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._623_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.036:0.036:0.036) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._624_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.019:0.019:0.019)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._625_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._626_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._627_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._628_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._629_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._630_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.044:0.044:0.044) (0.019:0.019:0.019)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._631_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._632_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.015:0.015:0.015)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._633_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.044:0.044:0.044) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._634_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.080:0.080:0.080) (-0.001:-0.001:-0.001)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._635_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.083:0.083:0.083) (0.002:0.002:0.002)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._636_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.079:0.079:0.079) (-0.001:-0.001:-0.001)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._637_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._638_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.082:0.082:0.082) (0.001:0.001:0.001)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._639_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.083:0.083:0.083) (0.002:0.002:0.002)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._640_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.086:0.086:0.086) (0.004:0.004:0.004)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._641_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.079:0.079:0.079) (-0.002:-0.002:-0.002)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._642_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.091:0.091:0.091) (-0.010:-0.010:-0.010)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._643_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._644_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._645_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.019:0.019:0.019)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._646_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._647_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._648_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._649_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.040:0.040:0.040) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._650_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.091:0.091:0.091) (-0.010:-0.010:-0.010)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._651_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.042:0.042:0.042) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._652_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.078:0.078:0.078) (0.003:0.003:0.003)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._653_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.077:0.077:0.077) (0.003:0.003:0.003)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._654_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.040:0.040:0.040) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._655_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.075:0.075:0.075) (0.001:0.001:0.001)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._656_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.079:0.079:0.079) (0.005:0.005:0.005)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._657_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.040:0.040:0.040) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._658_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.076:0.076:0.076) (0.002:0.002:0.002)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._659_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.076:0.076:0.076) (0.002:0.002:0.002)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._660_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.091:0.091:0.091) (-0.010:-0.010:-0.010)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._661_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.040:0.040:0.040) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._662_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.093:0.093:0.093) (-0.008:-0.008:-0.008)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._663_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.087:0.087:0.087) (-0.004:-0.004:-0.004)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._664_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.088:0.088:0.088) (-0.004:-0.004:-0.004)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._665_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.086:0.086:0.086) (-0.005:-0.005:-0.005)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._666_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.043:0.043:0.043) (0.015:0.015:0.015)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._667_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.041:0.041:0.041) (0.018:0.018:0.018)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._668_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.040:0.040:0.040) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._669_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.094:0.094:0.094) (-0.007:-0.007:-0.007)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._670_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.095:0.095:0.095) (-0.006:-0.006:-0.006)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._671_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.044:0.044:0.044) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._672_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.045:0.045:0.045) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._673_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.045:0.045:0.045) (0.017:0.017:0.017)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._674_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.044:0.044:0.044) (0.016:0.016:0.016)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._675_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.323:0.323:0.323) (0.318:0.318:0.318)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.208:0.208:0.208)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.131:-0.131:-0.131)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.257:0.257:0.257)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._676_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.306:0.306:0.306) (0.308:0.308:0.308)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.208:0.208:0.208)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.131:-0.131:-0.131)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.257:0.257:0.257)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._677_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.225:0.225:0.225) (0.253:0.253:0.253)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.145:0.145:0.145)) + (WIDTH (negedge RESET_B) (0.246:0.246:0.246)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._678_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.246:0.246:0.246) (0.269:0.269:0.269)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.145:0.145:0.145)) + (WIDTH (negedge RESET_B) (0.247:0.247:0.247)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._679_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.226:0.226:0.226) (0.253:0.253:0.253)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.145:0.145:0.145)) + (WIDTH (negedge RESET_B) (0.247:0.247:0.247)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._680_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.226:0.226:0.226) (0.253:0.253:0.253)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.134:-0.134:-0.134)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.145:0.145:0.145)) + (WIDTH (negedge RESET_B) (0.243:0.243:0.243)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._681_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.247:0.247:0.247) (0.271:0.271:0.271)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.246:0.246:0.246)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._682_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.224:0.224:0.224) (0.252:0.252:0.252)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.246:0.246:0.246)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._683_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.249:0.249:0.249) (0.273:0.273:0.273)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018)) + (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.025)) + (SETUP (posedge D) (posedge CLK) (0.034:0.034:0.034)) + (SETUP (negedge D) (posedge CLK) (0.068:0.068:0.069)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.145:0.145:0.145)) + (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._684_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.235:0.235:0.235) (0.261:0.261:0.261)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.145:0.145:0.145)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._685_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.222:0.222:0.222) (0.249:0.249:0.249)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.145:0.145:0.145)) + (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._686_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.237:0.237:0.237) (0.262:0.262:0.262)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.026)) + (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) + (SETUP (negedge D) (posedge CLK) (0.068:0.069:0.070)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.145:0.145:0.145)) + (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._687_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.230:0.230:0.230) (0.257:0.257:0.257)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.145:0.145:0.145)) + (WIDTH (negedge RESET_B) (0.215:0.215:0.215)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._688_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.225:0.225:0.225) (0.252:0.252:0.252)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._689_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.261:0.261:0.261) (0.280:0.280:0.280)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._690_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.242:0.242:0.242) (0.266:0.266:0.266)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._691_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.250:0.250:0.250) (0.272:0.272:0.272)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.215:0.215:0.215)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._692_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.240:0.240:0.240) (0.265:0.265:0.265)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._693_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.219:0.219:0.219) (0.247:0.247:0.247)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.021:-0.021:-0.021)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.039:0.039:0.039)) + (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._694_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.230:0.230:0.230) (0.256:0.256:0.256)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.252:0.252:0.252)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._695_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.251:0.251:0.251)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._696_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.225:0.225:0.225) (0.253:0.253:0.253)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.025)) + (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) + (SETUP (negedge D) (posedge CLK) (0.068:0.069:0.069)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.251:0.251:0.251)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._697_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.214:0.214:0.214) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.205:0.205:0.205)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._698_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.226:0.226:0.226) (0.253:0.253:0.253)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.251:0.251:0.251)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._699_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.253:0.253:0.253)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._700_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.205:0.205:0.205)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._701_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.205:0.205:0.205)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._702_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.205:0.205:0.205)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._703_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.230:0.230:0.230) (0.257:0.257:0.257)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.205:0.205:0.205)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._704_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.229:0.229:0.229) (0.256:0.256:0.256)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.205:0.205:0.205)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._705_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.208:0.208:0.208)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._706_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._707_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.199:0.199:0.199)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.023:-0.023:-0.023)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.066:0.066:0.066)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.205:0.205:0.205)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._708_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.223:0.223:0.223) (0.251:0.251:0.251)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018)) + (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.025)) + (SETUP (posedge D) (posedge CLK) (0.034:0.034:0.034)) + (SETUP (negedge D) (posedge CLK) (0.068:0.068:0.068)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._709_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.211:0.211:0.211) (0.240:0.240:0.240)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._710_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.231:0.231:0.231) (0.258:0.258:0.258)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._711_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.233:0.233:0.233) (0.259:0.259:0.259)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.023:-0.023:-0.023)) + (SETUP (posedge D) (posedge CLK) (0.037:0.037:0.037)) + (SETUP (negedge D) (posedge CLK) (0.067:0.067:0.067)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._712_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.214:0.214:0.214) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._713_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.211:0.211:0.211) (0.239:0.239:0.239)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._714_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.211:0.211:0.211) (0.240:0.240:0.240)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._715_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.232:0.232:0.232) (0.258:0.258:0.258)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.025:-0.025:-0.025)) + (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) + (SETUP (negedge D) (posedge CLK) (0.069:0.069:0.069)) + (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.216:0.216:0.216)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._716_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.216:0.216:0.216)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._717_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.211:0.211:0.211) (0.240:0.240:0.240)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.216:0.216:0.216)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._718_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.249:0.249:0.249) (0.272:0.272:0.272)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.244:0.244:0.244)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._719_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.227:0.227:0.227) (0.254:0.254:0.254)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.247:0.247:0.247)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._720_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.244:0.244:0.244)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._721_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.225:0.225:0.225) (0.252:0.252:0.252)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._722_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.224:0.224:0.224) (0.252:0.252:0.252)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.246:0.246:0.246)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._723_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.221:0.221:0.221) (0.249:0.249:0.249)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.018:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.025)) + (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) + (SETUP (negedge D) (posedge CLK) (0.068:0.069:0.069)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.247:0.247:0.247)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._724_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.224:0.224:0.224) (0.252:0.252:0.252)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.152:0.152:0.152)) + (WIDTH (negedge CLK) (0.143:0.143:0.143)) + (WIDTH (negedge RESET_B) (0.250:0.250:0.250)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._725_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.153:0.153:0.153)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.243:0.243:0.243)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._726_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.214:0.214:0.214) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.208:0.208:0.208)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.026)) + (SETUP (posedge D) (posedge CLK) (0.037:0.037:0.037)) + (SETUP (negedge D) (posedge CLK) (0.070:0.070:0.070)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.255:0.255:0.255)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._727_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.240:0.240:0.240)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._728_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.225:0.225:0.225) (0.252:0.252:0.252)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.025)) + (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) + (SETUP (negedge D) (posedge CLK) (0.068:0.069:0.069)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._729_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.030)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.214:0.214:0.214)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._730_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.212:0.212:0.212)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._731_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.253:0.253:0.253) (0.276:0.276:0.276)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.024:-0.025:-0.025)) + (SETUP (posedge D) (posedge CLK) (0.035:0.035:0.035)) + (SETUP (negedge D) (posedge CLK) (0.068:0.069:0.069)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.210:0.210:0.210)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._732_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.210:0.210:0.210)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._733_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.227:0.227:0.227) (0.254:0.254:0.254)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.209:0.209:0.209)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._734_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.221:0.221:0.221) (0.249:0.249:0.249)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.208:0.208:0.208)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.255:0.255:0.255)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._735_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.233:0.233:0.233) (0.259:0.259:0.259)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.145:0.145:0.145)) + (WIDTH (negedge RESET_B) (0.213:0.213:0.213)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._736_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.235:0.235:0.235) (0.260:0.260:0.260)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.134:-0.134:-0.134)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.242:0.242:0.242)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._737_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.229:0.229:0.229) (0.256:0.256:0.256)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.134:-0.134:-0.134)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.241:0.241:0.241)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._738_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.209:0.209:0.209)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._739_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.205:0.205:0.205)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.134:-0.134:-0.134)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.240:0.240:0.240)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._740_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.206:0.206:0.206)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.133:-0.133:-0.133)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.243:0.243:0.243)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._741_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.209:0.209:0.209)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._742_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.205:0.205:0.205)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.134:-0.134:-0.134)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.022:-0.023:-0.023)) + (SETUP (posedge D) (posedge CLK) (0.037:0.037:0.037)) + (SETUP (negedge D) (posedge CLK) (0.066:0.066:0.067)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.240:0.240:0.240)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._743_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.226:0.226:0.226) (0.254:0.254:0.254)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.205:0.205:0.205)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.134:-0.134:-0.134)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.022:-0.023:-0.024)) + (SETUP (posedge D) (posedge CLK) (0.037:0.037:0.037)) + (SETUP (negedge D) (posedge CLK) (0.066:0.067:0.068)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.241:0.241:0.241)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._744_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.208:0.208:0.208)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.255:0.255:0.255)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._745_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.072:0.072:0.072)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.209:0.209:0.209)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._746_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.208:0.208:0.208)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.131:-0.131:-0.131)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.155:0.155:0.155)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.256:0.256:0.256)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._747_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.243:0.243:0.243) (0.267:0.267:0.267)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.252:0.252:0.252)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._748_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.230:0.230:0.230) (0.257:0.257:0.257)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.020:-0.020)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.074:0.074:0.074)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.252:0.252:0.252)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._749_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.227:0.227:0.227) (0.254:0.254:0.254)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.207:0.207:0.207)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.132:-0.132:-0.132)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.251:0.251:0.251)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._750_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.240:0.240:0.240)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.215:0.215:0.215)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._751_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.247:0.247:0.247) (0.270:0.270:0.270)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.020:-0.021:-0.022)) + (HOLD (negedge D) (posedge CLK) (-0.023:-0.026:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.037:0.038:0.039)) + (SETUP (negedge D) (posedge CLK) (0.067:0.070:0.073)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.210:0.210:0.210)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._752_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.226:0.226:0.226) (0.253:0.253:0.253)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.140:-0.140:-0.140)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.209:0.209:0.209)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._753_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.242:0.242:0.242)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.208:0.208:0.208)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.131:-0.131:-0.131)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.258:0.258:0.258)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._754_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.213:0.213:0.213) (0.241:0.241:0.241)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.209:0.209:0.209)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.131:-0.131:-0.131)) + (HOLD (posedge D) (posedge CLK) (-0.018:-0.018:-0.018)) + (HOLD (negedge D) (posedge CLK) (-0.024:-0.024:-0.024)) + (SETUP (posedge D) (posedge CLK) (0.034:0.034:0.034)) + (SETUP (negedge D) (posedge CLK) (0.068:0.068:0.068)) + (WIDTH (posedge CLK) (0.157:0.157:0.157)) + (WIDTH (negedge CLK) (0.146:0.146:0.146)) + (WIDTH (negedge RESET_B) (0.258:0.258:0.258)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._755_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.246:0.246:0.246) (0.270:0.270:0.270)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.216:0.216:0.216)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._756_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.224:0.224:0.224) (0.251:0.251:0.251)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.217:0.217:0.217)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._757_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.227:0.227:0.227) (0.254:0.254:0.254)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.217:0.217:0.217)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._758_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.212:0.212:0.212) (0.240:0.240:0.240)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.200:0.200:0.200)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.139:-0.139:-0.139)) + (HOLD (posedge D) (posedge CLK) (-0.019:-0.019:-0.019)) + (HOLD (negedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.036:0.036:0.036)) + (SETUP (negedge D) (posedge CLK) (0.073:0.073:0.073)) + (WIDTH (posedge CLK) (0.154:0.154:0.154)) + (WIDTH (negedge CLK) (0.144:0.144:0.144)) + (WIDTH (negedge RESET_B) (0.217:0.217:0.217)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_16") + (INSTANCE mprj2.clkbuf_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.134:0.134:0.134) (0.398:0.398:0.398)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_0_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.125:0.125:0.125) (0.124:0.124:0.124)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_1_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.126:0.126:0.126) (0.125:0.125:0.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_2_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.126:0.126:0.126) (0.125:0.125:0.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_3_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.127:0.127:0.127) (0.125:0.125:0.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_4_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.127:0.127:0.127) (0.125:0.125:0.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_5_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.128:0.128:0.128) (0.126:0.126:0.126)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_6_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.128:0.128:0.128) (0.126:0.126:0.126)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_7_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.127:0.127:0.127) (0.125:0.125:0.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload0) + (DELAY + (ABSOLUTE + (IOPATH A X (0.072:0.072:0.072) (0.080:0.080:0.080)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload1) + (DELAY + (ABSOLUTE + (IOPATH A X (0.073:0.073:0.073) (0.081:0.081:0.081)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload2) + (DELAY + (ABSOLUTE + (IOPATH A X (0.072:0.072:0.072) (0.081:0.081:0.081)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload3) + (DELAY + (ABSOLUTE + (IOPATH A X (0.073:0.073:0.073) (0.081:0.081:0.081)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload4) + (DELAY + (ABSOLUTE + (IOPATH A X (0.073:0.073:0.073) (0.081:0.081:0.081)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload5) + (DELAY + (ABSOLUTE + (IOPATH A X (0.073:0.073:0.073) (0.081:0.081:0.081)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout15) + (DELAY + (ABSOLUTE + (IOPATH A X (0.402:0.402:0.402) (0.328:0.328:0.328)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout17) + (DELAY + (ABSOLUTE + (IOPATH A X (0.443:0.443:0.443) (0.351:0.351:0.351)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout19) + (DELAY + (ABSOLUTE + (IOPATH A X (0.239:0.239:0.239) (0.261:0.261:0.261)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout21) + (DELAY + (ABSOLUTE + (IOPATH A X (0.483:0.483:0.483) (0.414:0.414:0.414)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout23) + (DELAY + (ABSOLUTE + (IOPATH A X (0.402:0.402:0.402) (0.327:0.327:0.327)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout25) + (DELAY + (ABSOLUTE + (IOPATH A X (0.403:0.403:0.403) (0.372:0.372:0.372)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold100) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.375:0.377) (0.355:0.359:0.364)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold101) + (DELAY + (ABSOLUTE + (IOPATH A X (0.428:0.428:0.428) (0.402:0.402:0.402)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold102) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.374:0.375) (0.354:0.356:0.359)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold103) + (DELAY + (ABSOLUTE + (IOPATH A X (0.409:0.409:0.409) (0.387:0.387:0.387)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold104) + (DELAY + (ABSOLUTE + (IOPATH A X (0.386:0.388:0.390) (0.366:0.370:0.373)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold105) + (DELAY + (ABSOLUTE + (IOPATH A X (0.430:0.430:0.430) (0.402:0.402:0.402)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold106) + (DELAY + (ABSOLUTE + (IOPATH A X (0.386:0.386:0.387) (0.364:0.366:0.367)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold107) + (DELAY + (ABSOLUTE + (IOPATH A X (0.374:0.374:0.374) (0.355:0.356:0.356)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold108) + (DELAY + (ABSOLUTE + (IOPATH A X (0.480:0.480:0.480) (0.430:0.430:0.430)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold109) + (DELAY + (ABSOLUTE + (IOPATH A X (0.370:0.375:0.379) (0.356:0.360:0.364)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold110) + (DELAY + (ABSOLUTE + (IOPATH A X (0.464:0.464:0.464) (0.422:0.422:0.422)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold111) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.375:0.377) (0.355:0.359:0.363)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold112) + (DELAY + (ABSOLUTE + (IOPATH A X (0.436:0.436:0.436) (0.407:0.407:0.407)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold113) + (DELAY + (ABSOLUTE + (IOPATH A X (0.376:0.381:0.385) (0.355:0.362:0.368)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold114) + (DELAY + (ABSOLUTE + (IOPATH A X (0.437:0.437:0.437) (0.405:0.405:0.405)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold115) + (DELAY + (ABSOLUTE + (IOPATH A X (0.389:0.390:0.390) (0.366:0.368:0.371)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold116) + (DELAY + (ABSOLUTE + (IOPATH A X (0.374:0.374:0.374) (0.356:0.357:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold117) + (DELAY + (ABSOLUTE + (IOPATH A X (0.478:0.478:0.478) (0.430:0.430:0.430)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold118) + (DELAY + (ABSOLUTE + (IOPATH A X (0.374:0.376:0.378) (0.355:0.360:0.364)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold119) + (DELAY + (ABSOLUTE + (IOPATH A X (0.410:0.410:0.410) (0.388:0.388:0.388)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold120) + (DELAY + (ABSOLUTE + (IOPATH A X (0.370:0.372:0.374) (0.353:0.355:0.356)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold121) + (DELAY + (ABSOLUTE + (IOPATH A X (0.417:0.417:0.417) (0.393:0.393:0.393)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold122) + (DELAY + (ABSOLUTE + (IOPATH A X (0.403:0.403:0.404) (0.378:0.378:0.379)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold123) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.371:0.371) (0.352:0.353:0.354)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold124) + (DELAY + (ABSOLUTE + (IOPATH A X (0.450:0.450:0.450) (0.415:0.415:0.415)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold125) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.374:0.375) (0.353:0.357:0.360)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold126) + (DELAY + (ABSOLUTE + (IOPATH A X (0.432:0.432:0.432) (0.404:0.404:0.404)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold127) + (DELAY + (ABSOLUTE + (IOPATH A X (0.420:0.420:0.420) (0.395:0.395:0.395)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold128) + (DELAY + (ABSOLUTE + (IOPATH A X (0.385:0.387:0.389) (0.366:0.369:0.373)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold129) + (DELAY + (ABSOLUTE + (IOPATH A X (0.424:0.424:0.424) (0.398:0.398:0.398)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold130) + (DELAY + (ABSOLUTE + (IOPATH A X (0.370:0.372:0.374) (0.353:0.353:0.354)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold131) + (DELAY + (ABSOLUTE + (IOPATH A X (0.479:0.479:0.479) (0.431:0.431:0.431)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold132) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.374:0.376) (0.355:0.359:0.363)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold133) + (DELAY + (ABSOLUTE + (IOPATH A X (0.449:0.449:0.449) (0.415:0.415:0.415)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold134) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.375:0.377) (0.355:0.358:0.361)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold135) + (DELAY + (ABSOLUTE + (IOPATH A X (0.424:0.424:0.424) (0.398:0.398:0.398)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold136) + (DELAY + (ABSOLUTE + (IOPATH A X (0.370:0.372:0.375) (0.354:0.354:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold137) + (DELAY + (ABSOLUTE + (IOPATH A X (0.414:0.414:0.414) (0.392:0.392:0.392)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold138) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.373:0.373) (0.354:0.355:0.356)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold139) + (DELAY + (ABSOLUTE + (IOPATH A X (0.417:0.417:0.417) (0.395:0.395:0.395)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold140) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.367:0.368) (0.355:0.355:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold141) + (DELAY + (ABSOLUTE + (IOPATH A X (0.449:0.449:0.449) (0.415:0.415:0.415)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold142) + (DELAY + (ABSOLUTE + (IOPATH A X (0.434:0.434:0.434) (0.407:0.407:0.407)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold143) + (DELAY + (ABSOLUTE + (IOPATH A X (0.377:0.378:0.380) (0.357:0.360:0.363)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold144) + (DELAY + (ABSOLUTE + (IOPATH A X (0.461:0.461:0.461) (0.422:0.422:0.422)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold145) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.373:0.375) (0.354:0.357:0.360)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold146) + (DELAY + (ABSOLUTE + (IOPATH A X (0.419:0.419:0.419) (0.396:0.396:0.396)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold147) + (DELAY + (ABSOLUTE + (IOPATH A X (0.387:0.389:0.391) (0.367:0.371:0.374)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold148) + (DELAY + (ABSOLUTE + (IOPATH A X (0.403:0.403:0.403) (0.384:0.384:0.384)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold149) + (DELAY + (ABSOLUTE + (IOPATH A X (0.375:0.378:0.381) (0.353:0.355:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold150) + (DELAY + (ABSOLUTE + (IOPATH A X (0.427:0.427:0.427) (0.410:0.410:0.410)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold151) + (DELAY + (ABSOLUTE + (IOPATH A X (0.368:0.369:0.369) (0.360:0.360:0.360)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold152) + (DELAY + (ABSOLUTE + (IOPATH A X (0.403:0.403:0.403) (0.386:0.386:0.386)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold153) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.367:0.367) (0.352:0.354:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold154) + (DELAY + (ABSOLUTE + (IOPATH A X (0.402:0.402:0.402) (0.384:0.384:0.384)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold155) + (DELAY + (ABSOLUTE + (IOPATH A X (0.374:0.376:0.379) (0.356:0.357:0.359)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold156) + (DELAY + (ABSOLUTE + (IOPATH A X (0.419:0.419:0.419) (0.398:0.398:0.398)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold157) + (DELAY + (ABSOLUTE + (IOPATH A X (0.366:0.367:0.367) (0.353:0.354:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold158) + (DELAY + (ABSOLUTE + (IOPATH A X (0.427:0.427:0.427) (0.401:0.401:0.401)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold159) + (DELAY + (ABSOLUTE + (IOPATH A X (0.381:0.386:0.390) (0.364:0.366:0.369)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold160) + (DELAY + (ABSOLUTE + (IOPATH A X (0.374:0.374:0.374) (0.356:0.357:0.357)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold161) + (DELAY + (ABSOLUTE + (IOPATH A X (0.422:0.422:0.422) (0.399:0.399:0.399)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold162) + (DELAY + (ABSOLUTE + (IOPATH A X (0.368:0.368:0.368) (0.353:0.355:0.357)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold163) + (DELAY + (ABSOLUTE + (IOPATH A X (0.392:0.392:0.392) (0.376:0.376:0.376)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold164) + (DELAY + (ABSOLUTE + (IOPATH A X (0.366:0.366:0.366) (0.354:0.355:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold165) + (DELAY + (ABSOLUTE + (IOPATH A X (0.400:0.400:0.400) (0.381:0.381:0.381)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold166) + (DELAY + (ABSOLUTE + (IOPATH A X (0.399:0.399:0.399) (0.380:0.380:0.380)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold167) + (DELAY + (ABSOLUTE + (IOPATH A X (0.365:0.365:0.366) (0.351:0.353:0.354)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold168) + (DELAY + (ABSOLUTE + (IOPATH A X (0.366:0.366:0.367) (0.355:0.355:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold169) + (DELAY + (ABSOLUTE + (IOPATH A X (0.421:0.421:0.421) (0.396:0.396:0.396)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold170) + (DELAY + (ABSOLUTE + (IOPATH A X (0.392:0.392:0.392) (0.378:0.378:0.378)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold171) + (DELAY + (ABSOLUTE + (IOPATH A X (0.369:0.370:0.371) (0.356:0.357:0.359)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold172) + (DELAY + (ABSOLUTE + (IOPATH A X (0.405:0.405:0.405) (0.387:0.387:0.387)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold173) + (DELAY + (ABSOLUTE + (IOPATH A X (0.366:0.366:0.366) (0.354:0.354:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold174) + (DELAY + (ABSOLUTE + (IOPATH A X (0.449:0.449:0.449) (0.414:0.414:0.414)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold175) + (DELAY + (ABSOLUTE + (IOPATH A X (0.369:0.374:0.378) (0.356:0.357:0.359)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold176) + (DELAY + (ABSOLUTE + (IOPATH A X (0.431:0.431:0.431) (0.403:0.403:0.403)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold177) + (DELAY + (ABSOLUTE + (IOPATH A X (0.428:0.428:0.428) (0.402:0.402:0.402)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold178) + (DELAY + (ABSOLUTE + (IOPATH A X (0.365:0.366:0.366) (0.352:0.353:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold179) + (DELAY + (ABSOLUTE + (IOPATH A X (0.369:0.369:0.369) (0.356:0.356:0.357)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold180) + (DELAY + (ABSOLUTE + (IOPATH A X (0.413:0.413:0.413) (0.392:0.392:0.392)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold181) + (DELAY + (ABSOLUTE + (IOPATH A X (0.425:0.425:0.425) (0.400:0.400:0.400)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold182) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.372:0.372) (0.358:0.360:0.362)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold183) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.371:0.371) (0.358:0.358:0.359)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold184) + (DELAY + (ABSOLUTE + (IOPATH A X (0.436:0.436:0.436) (0.406:0.406:0.406)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold185) + (DELAY + (ABSOLUTE + (IOPATH A X (0.374:0.374:0.374) (0.355:0.357:0.359)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold186) + (DELAY + (ABSOLUTE + (IOPATH A X (0.414:0.414:0.414) (0.394:0.394:0.394)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold187) + (DELAY + (ABSOLUTE + (IOPATH A X (0.365:0.365:0.365) (0.358:0.358:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold188) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.372:0.372) (0.359:0.360:0.360)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold189) + (DELAY + (ABSOLUTE + (IOPATH A X (0.420:0.420:0.420) (0.397:0.397:0.397)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold190) + (DELAY + (ABSOLUTE + (IOPATH A X (0.416:0.416:0.416) (0.395:0.395:0.395)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold191) + (DELAY + (ABSOLUTE + (IOPATH A X (0.369:0.369:0.369) (0.356:0.357:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold192) + (DELAY + (ABSOLUTE + (IOPATH A X (0.421:0.421:0.421) (0.397:0.397:0.397)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold193) + (DELAY + (ABSOLUTE + (IOPATH A X (0.423:0.423:0.423) (0.402:0.402:0.402)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold194) + (DELAY + (ABSOLUTE + (IOPATH A X (0.365:0.365:0.365) (0.354:0.354:0.354)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold195) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.367:0.367) (0.352:0.353:0.354)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold196) + (DELAY + (ABSOLUTE + (IOPATH A X (0.389:0.389:0.389) (0.376:0.376:0.376)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold27) + (DELAY + (ABSOLUTE + (IOPATH A X (0.457:0.457:0.457) (0.416:0.416:0.416)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold28) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.371:0.372) (0.353:0.356:0.359)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold29) + (DELAY + (ABSOLUTE + (IOPATH A X (0.421:0.421:0.421) (0.395:0.395:0.395)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold30) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.373:0.374) (0.353:0.355:0.357)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold31) + (DELAY + (ABSOLUTE + (IOPATH A X (0.420:0.420:0.420) (0.394:0.394:0.394)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold32) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.373:0.375) (0.353:0.355:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold33) + (DELAY + (ABSOLUTE + (IOPATH A X (0.443:0.443:0.443) (0.409:0.409:0.409)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold34) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.374:0.377) (0.356:0.359:0.362)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold35) + (DELAY + (ABSOLUTE + (IOPATH A X (0.424:0.424:0.424) (0.399:0.399:0.399)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold36) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.372:0.377) (0.354:0.356:0.359)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold37) + (DELAY + (ABSOLUTE + (IOPATH A X (0.435:0.435:0.435) (0.403:0.403:0.403)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold38) + (DELAY + (ABSOLUTE + (IOPATH A X (0.370:0.374:0.379) (0.356:0.359:0.361)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold39) + (DELAY + (ABSOLUTE + (IOPATH A X (0.438:0.438:0.438) (0.404:0.404:0.404)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold40) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.373:0.375) (0.354:0.357:0.360)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold41) + (DELAY + (ABSOLUTE + (IOPATH A X (0.431:0.431:0.431) (0.402:0.402:0.402)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold42) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.374:0.375) (0.354:0.356:0.359)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold43) + (DELAY + (ABSOLUTE + (IOPATH A X (0.434:0.434:0.434) (0.403:0.403:0.403)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold44) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.375:0.377) (0.355:0.359:0.363)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold45) + (DELAY + (ABSOLUTE + (IOPATH A X (0.423:0.423:0.423) (0.398:0.398:0.398)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold46) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.373:0.375) (0.354:0.356:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold47) + (DELAY + (ABSOLUTE + (IOPATH A X (0.445:0.445:0.445) (0.409:0.409:0.409)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold48) + (DELAY + (ABSOLUTE + (IOPATH A X (0.369:0.374:0.379) (0.356:0.359:0.362)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold49) + (DELAY + (ABSOLUTE + (IOPATH A X (0.446:0.446:0.446) (0.410:0.410:0.410)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold50) + (DELAY + (ABSOLUTE + (IOPATH A X (0.368:0.373:0.377) (0.354:0.357:0.360)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold51) + (DELAY + (ABSOLUTE + (IOPATH A X (0.449:0.449:0.449) (0.411:0.411:0.411)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold52) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.373:0.375) (0.353:0.356:0.360)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold53) + (DELAY + (ABSOLUTE + (IOPATH A X (0.454:0.454:0.454) (0.414:0.414:0.414)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold54) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.374:0.376) (0.354:0.358:0.361)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold55) + (DELAY + (ABSOLUTE + (IOPATH A X (0.450:0.450:0.450) (0.412:0.412:0.412)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold56) + (DELAY + (ABSOLUTE + (IOPATH A X (0.374:0.376:0.377) (0.355:0.359:0.362)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold57) + (DELAY + (ABSOLUTE + (IOPATH A X (0.454:0.454:0.454) (0.414:0.414:0.414)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold58) + (DELAY + (ABSOLUTE + (IOPATH A X (0.377:0.378:0.380) (0.358:0.361:0.365)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold59) + (DELAY + (ABSOLUTE + (IOPATH A X (0.452:0.452:0.452) (0.413:0.413:0.413)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold60) + (DELAY + (ABSOLUTE + (IOPATH A X (0.374:0.379:0.384) (0.360:0.363:0.366)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold61) + (DELAY + (ABSOLUTE + (IOPATH A X (0.403:0.403:0.403) (0.383:0.383:0.383)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold62) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.368:0.368) (0.354:0.355:0.356)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold63) + (DELAY + (ABSOLUTE + (IOPATH A X (0.440:0.440:0.440) (0.408:0.408:0.408)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold64) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.374:0.376) (0.354:0.357:0.360)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold65) + (DELAY + (ABSOLUTE + (IOPATH A X (0.448:0.448:0.448) (0.413:0.413:0.413)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold66) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.376:0.380) (0.357:0.360:0.363)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold67) + (DELAY + (ABSOLUTE + (IOPATH A X (0.395:0.395:0.395) (0.379:0.379:0.379)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold68) + (DELAY + (ABSOLUTE + (IOPATH A X (0.387:0.387:0.387) (0.364:0.364:0.365)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold69) + (DELAY + (ABSOLUTE + (IOPATH A X (0.374:0.374:0.374) (0.354:0.356:0.358)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold70) + (DELAY + (ABSOLUTE + (IOPATH A X (0.460:0.460:0.460) (0.418:0.418:0.418)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold71) + (DELAY + (ABSOLUTE + (IOPATH A X (0.371:0.373:0.375) (0.353:0.357:0.360)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold72) + (DELAY + (ABSOLUTE + (IOPATH A X (0.415:0.415:0.415) (0.393:0.393:0.393)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold73) + (DELAY + (ABSOLUTE + (IOPATH A X (0.389:0.391:0.393) (0.368:0.370:0.371)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold74) + (DELAY + (ABSOLUTE + (IOPATH A X (0.373:0.373:0.373) (0.354:0.355:0.356)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold75) + (DELAY + (ABSOLUTE + (IOPATH A X (0.467:0.467:0.467) (0.423:0.423:0.423)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold76) + (DELAY + (ABSOLUTE + (IOPATH A X (0.368:0.372:0.377) (0.354:0.358:0.361)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold77) + (DELAY + (ABSOLUTE + (IOPATH A X (0.454:0.454:0.454) (0.416:0.416:0.416)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold78) + (DELAY + (ABSOLUTE + (IOPATH A X (0.368:0.373:0.377) (0.355:0.358:0.361)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold79) + (DELAY + (ABSOLUTE + (IOPATH A X (0.457:0.457:0.457) (0.418:0.418:0.418)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold80) + (DELAY + (ABSOLUTE + (IOPATH A X (0.368:0.373:0.378) (0.354:0.358:0.361)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold81) + (DELAY + (ABSOLUTE + (IOPATH A X (0.400:0.400:0.400) (0.381:0.381:0.381)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold82) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.367:0.367) (0.352:0.354:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold83) + (DELAY + (ABSOLUTE + (IOPATH A X (0.400:0.400:0.400) (0.381:0.381:0.381)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold84) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.367:0.367) (0.353:0.354:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold85) + (DELAY + (ABSOLUTE + (IOPATH A X (0.401:0.401:0.401) (0.382:0.382:0.382)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold86) + (DELAY + (ABSOLUTE + (IOPATH A X (0.366:0.366:0.366) (0.352:0.353:0.354)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold87) + (DELAY + (ABSOLUTE + (IOPATH A X (0.463:0.463:0.463) (0.419:0.419:0.419)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold88) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.374:0.376) (0.355:0.358:0.362)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold89) + (DELAY + (ABSOLUTE + (IOPATH A X (0.429:0.429:0.429) (0.401:0.401:0.401)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold90) + (DELAY + (ABSOLUTE + (IOPATH A X (0.387:0.387:0.387) (0.364:0.366:0.368)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold91) + (DELAY + (ABSOLUTE + (IOPATH A X (0.372:0.372:0.372) (0.353:0.353:0.354)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold92) + (DELAY + (ABSOLUTE + (IOPATH A X (0.399:0.399:0.399) (0.380:0.380:0.380)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold93) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.367:0.367) (0.353:0.354:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold94) + (DELAY + (ABSOLUTE + (IOPATH A X (0.401:0.401:0.401) (0.382:0.382:0.382)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold95) + (DELAY + (ABSOLUTE + (IOPATH A X (0.366:0.366:0.367) (0.352:0.353:0.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold96) + (DELAY + (ABSOLUTE + (IOPATH A X (0.422:0.422:0.422) (0.396:0.396:0.396)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold97) + (DELAY + (ABSOLUTE + (IOPATH A X (0.387:0.387:0.387) (0.365:0.366:0.368)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold98) + (DELAY + (ABSOLUTE + (IOPATH A X (0.374:0.375:0.375) (0.357:0.357:0.357)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold99) + (DELAY + (ABSOLUTE + (IOPATH A X (0.476:0.476:0.476) (0.427:0.427:0.427)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_2") + (INSTANCE mprj2.input1) + (DELAY + (ABSOLUTE + (IOPATH A X (0.366:0.366:0.366) (0.335:0.335:0.335)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew16) + (DELAY + (ABSOLUTE + (IOPATH A X (0.174:0.174:0.174) (0.205:0.205:0.205)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew22) + (DELAY + (ABSOLUTE + (IOPATH A X (0.160:0.160:0.160) (0.220:0.220:0.220)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew26) + (DELAY + (ABSOLUTE + (IOPATH A X (0.176:0.176:0.176) (0.198:0.198:0.198)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_6") + (INSTANCE mprj2.max_cap18) + (DELAY + (ABSOLUTE + (IOPATH A X (0.121:0.121:0.121) (0.184:0.184:0.184)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output10) + (DELAY + (ABSOLUTE + (IOPATH A X (0.664:0.664:0.664) (0.552:0.554:0.555)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output11) + (DELAY + (ABSOLUTE + (IOPATH A X (1.001:1.001:1.001) (0.803:0.803:0.803)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output12) + (DELAY + (ABSOLUTE + (IOPATH A X (1.274:1.274:1.274) (0.979:0.979:0.979)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output2) + (DELAY + (ABSOLUTE + (IOPATH A X (2.081:2.081:2.081) (1.330:1.330:1.330)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output3) + (DELAY + (ABSOLUTE + (IOPATH A X (1.412:1.412:1.412) (1.095:1.095:1.096)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output4) + (DELAY + (ABSOLUTE + (IOPATH A X (1.905:1.905:1.906) (1.218:1.219:1.220)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output5) + (DELAY + (ABSOLUTE + (IOPATH A X (1.738:1.738:1.738) (1.167:1.167:1.168)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output6) + (DELAY + (ABSOLUTE + (IOPATH A X (1.449:1.449:1.450) (1.015:1.015:1.015)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output7) + (DELAY + (ABSOLUTE + (IOPATH A X (1.146:1.146:1.146) (0.841:0.841:0.841)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output8) + (DELAY + (ABSOLUTE + (IOPATH A X (0.954:0.954:0.954) (0.742:0.742:0.742)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output9) + (DELAY + (ABSOLUTE + (IOPATH A X (0.500:0.500:0.501) (0.417:0.419:0.420)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_8") + (INSTANCE mprj2.wire13) + (DELAY + (ABSOLUTE + (IOPATH A X (0.136:0.137:0.137) (0.162:0.163:0.163)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_12") + (INSTANCE mprj2.wire14) + (DELAY + (ABSOLUTE + (IOPATH A X (0.116:0.116:0.116) (0.131:0.133:0.135)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.wire20) + (DELAY + (ABSOLUTE + (IOPATH A X (0.169:0.169:0.169) (0.146:0.146:0.146)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.wire24) + (DELAY + (ABSOLUTE + (IOPATH A X (0.173:0.173:0.173) (0.203:0.203:0.203)) + ) + ) + ) ) diff --git a/signoff/openframe_project_wrapper/sdf/nom_ss_100C_1v60/openframe_project_wrapper.sdf b/signoff/openframe_project_wrapper/sdf/nom_ss_100C_1v60/openframe_project_wrapper.sdf index e2d570c..948d272 100644 --- a/signoff/openframe_project_wrapper/sdf/nom_ss_100C_1v60/openframe_project_wrapper.sdf +++ b/signoff/openframe_project_wrapper/sdf/nom_ss_100C_1v60/openframe_project_wrapper.sdf @@ -1,7 +1,7 @@ (DELAYFILE (SDFVERSION "3.0") (DESIGN "openframe_project_wrapper") - (DATE "Thu Sep 24 11:25:18 2026") + (DATE "Thu Sep 24 10:41:26 2026") (VENDOR "Parallax") (PROGRAM "STA") (VERSION "2.7.0") @@ -15,10 +15,14 @@ (INSTANCE) (DELAY (ABSOLUTE - (INTERCONNECT gpio_in[1] mprj.ANTENNA_input1_A.DIODE (0.141:0.141:0.141) (0.085:0.085:0.085)) - (INTERCONNECT gpio_in[1] mprj.input1.A (0.141:0.141:0.141) (0.085:0.085:0.085)) - (INTERCONNECT gpio_in[0] mprj.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (0.957:0.957:0.957) (0.598:0.598:0.598)) - (INTERCONNECT gpio_in[0] mprj.clkbuf_0_wb_clk_i.A (0.957:0.957:0.957) (0.598:0.598:0.598)) + (INTERCONNECT gpio_in[1] mprj.ANTENNA_input1_A.DIODE (1.743:1.743:1.743) (1.053:1.053:1.053)) + (INTERCONNECT gpio_in[1] mprj.input1.A (1.743:1.743:1.743) (1.053:1.053:1.053)) + (INTERCONNECT gpio_in[1] mprj2.ANTENNA_input1_A.DIODE (1.752:1.752:1.752) (1.061:1.061:1.061)) + (INTERCONNECT gpio_in[1] mprj2.input1.A (1.752:1.752:1.752) (1.061:1.061:1.061)) + (INTERCONNECT gpio_in[0] mprj.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (3.290:3.290:3.290) (2.015:2.015:2.015)) + (INTERCONNECT gpio_in[0] mprj.clkbuf_0_wb_clk_i.A (3.290:3.290:3.290) (2.015:2.015:2.015)) + (INTERCONNECT gpio_in[0] mprj2.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (3.306:3.306:3.306) (2.031:2.031:2.031)) + (INTERCONNECT gpio_in[0] mprj2.clkbuf_0_wb_clk_i.A (3.307:3.307:3.307) (2.031:2.031:2.031)) (INTERCONNECT gpio_loopback_one[43] gpio_inp_dis[43] (0.366:0.366:0.366) (0.224:0.224:0.224)) (INTERCONNECT gpio_loopback_one[43] gpio_oeb[43] (0.366:0.366:0.366) (0.224:0.224:0.224)) (INTERCONNECT gpio_loopback_one[42] gpio_inp_dis[42] (0.370:0.370:0.370) (0.226:0.226:0.226)) @@ -35,30 +39,41 @@ (INTERCONNECT gpio_loopback_one[37] gpio_oeb[37] (0.382:0.382:0.382) (0.234:0.234:0.234)) (INTERCONNECT gpio_loopback_one[36] gpio_inp_dis[36] (0.381:0.381:0.381) (0.233:0.233:0.233)) (INTERCONNECT gpio_loopback_one[36] gpio_oeb[36] (0.380:0.380:0.380) (0.233:0.233:0.233)) - (INTERCONNECT gpio_loopback_one[35] gpio_inp_dis[35] (0.379:0.379:0.379) (0.232:0.232:0.232)) - (INTERCONNECT gpio_loopback_one[35] gpio_oeb[35] (0.379:0.379:0.379) (0.232:0.232:0.232)) - (INTERCONNECT gpio_loopback_one[34] gpio_inp_dis[34] (0.377:0.377:0.377) (0.230:0.230:0.230)) - (INTERCONNECT gpio_loopback_one[34] gpio_oeb[34] (0.376:0.376:0.376) (0.230:0.230:0.230)) - (INTERCONNECT gpio_loopback_one[33] gpio_inp_dis[33] (0.376:0.376:0.376) (0.230:0.230:0.230)) - (INTERCONNECT gpio_loopback_one[33] gpio_oeb[33] (0.376:0.376:0.376) (0.230:0.230:0.230)) - (INTERCONNECT gpio_loopback_one[32] gpio_inp_dis[32] (0.379:0.379:0.379) (0.232:0.232:0.232)) - (INTERCONNECT gpio_loopback_one[32] gpio_oeb[32] (0.379:0.379:0.379) (0.232:0.232:0.232)) - (INTERCONNECT gpio_loopback_one[31] gpio_inp_dis[31] (0.378:0.378:0.378) (0.231:0.231:0.231)) - (INTERCONNECT gpio_loopback_one[31] gpio_oeb[31] (0.377:0.377:0.377) (0.231:0.231:0.231)) - (INTERCONNECT gpio_loopback_one[30] gpio_inp_dis[30] (0.380:0.380:0.380) (0.232:0.232:0.232)) - (INTERCONNECT gpio_loopback_one[30] gpio_oeb[30] (0.379:0.379:0.379) (0.232:0.232:0.232)) - (INTERCONNECT gpio_loopback_one[29] gpio_inp_dis[29] (0.376:0.376:0.376) (0.230:0.230:0.230)) - (INTERCONNECT gpio_loopback_one[29] gpio_oeb[29] (0.375:0.375:0.375) (0.229:0.229:0.229)) - (INTERCONNECT gpio_loopback_one[28] gpio_inp_dis[28] (0.374:0.374:0.374) (0.229:0.229:0.229)) - (INTERCONNECT gpio_loopback_one[28] gpio_oeb[28] (0.374:0.374:0.374) (0.229:0.229:0.229)) - (INTERCONNECT gpio_loopback_one[27] gpio_inp_dis[27] (0.383:0.383:0.383) (0.234:0.234:0.234)) - (INTERCONNECT gpio_loopback_one[27] gpio_oeb[27] (0.382:0.382:0.382) (0.234:0.234:0.234)) - (INTERCONNECT gpio_loopback_one[26] gpio_inp_dis[26] (0.376:0.376:0.376) (0.230:0.230:0.230)) - (INTERCONNECT gpio_loopback_one[26] gpio_oeb[26] (0.376:0.376:0.376) (0.230:0.230:0.230)) - (INTERCONNECT gpio_loopback_one[25] gpio_inp_dis[25] (0.380:0.380:0.380) (0.233:0.233:0.233)) - (INTERCONNECT gpio_loopback_one[25] gpio_oeb[25] (0.380:0.380:0.380) (0.233:0.233:0.233)) - (INTERCONNECT gpio_loopback_one[24] gpio_inp_dis[24] (0.373:0.373:0.373) (0.228:0.228:0.228)) - (INTERCONNECT gpio_loopback_one[24] gpio_oeb[24] (0.373:0.373:0.373) (0.228:0.228:0.228)) + (INTERCONNECT gpio_loopback_one[35] gpio_inp_dis[35] (0.381:0.381:0.381) (0.233:0.233:0.233)) + (INTERCONNECT gpio_loopback_one[35] gpio_oeb[35] (0.381:0.381:0.381) (0.233:0.233:0.233)) + (INTERCONNECT gpio_loopback_one[34] gpio_dm1[34] (0.567:0.567:0.567) (0.346:0.346:0.346)) + (INTERCONNECT gpio_loopback_one[34] gpio_dm2[34] (0.565:0.565:0.565) (0.344:0.344:0.344)) + (INTERCONNECT gpio_loopback_one[34] gpio_inp_dis[34] (0.567:0.567:0.567) (0.345:0.345:0.345)) + (INTERCONNECT gpio_loopback_one[33] gpio_dm1[33] (0.569:0.569:0.569) (0.346:0.346:0.346)) + (INTERCONNECT gpio_loopback_one[33] gpio_dm2[33] (0.568:0.568:0.568) (0.346:0.346:0.346)) + (INTERCONNECT gpio_loopback_one[33] gpio_inp_dis[33] (0.569:0.569:0.569) (0.346:0.346:0.346)) + (INTERCONNECT gpio_loopback_one[32] gpio_dm1[32] (0.561:0.561:0.561) (0.342:0.342:0.342)) + (INTERCONNECT gpio_loopback_one[32] gpio_dm2[32] (0.560:0.560:0.560) (0.340:0.340:0.340)) + (INTERCONNECT gpio_loopback_one[32] gpio_inp_dis[32] (0.561:0.561:0.561) (0.342:0.342:0.342)) + (INTERCONNECT gpio_loopback_one[31] gpio_dm1[31] (0.558:0.558:0.558) (0.340:0.340:0.340)) + (INTERCONNECT gpio_loopback_one[31] gpio_dm2[31] (0.557:0.557:0.557) (0.339:0.339:0.339)) + (INTERCONNECT gpio_loopback_one[31] gpio_inp_dis[31] (0.557:0.557:0.557) (0.339:0.339:0.339)) + (INTERCONNECT gpio_loopback_one[30] gpio_dm1[30] (0.560:0.560:0.560) (0.341:0.341:0.341)) + (INTERCONNECT gpio_loopback_one[30] gpio_dm2[30] (0.559:0.559:0.559) (0.341:0.341:0.341)) + (INTERCONNECT gpio_loopback_one[30] gpio_inp_dis[30] (0.560:0.560:0.560) (0.341:0.341:0.341)) + (INTERCONNECT gpio_loopback_one[29] gpio_dm1[29] (0.593:0.593:0.593) (0.361:0.361:0.361)) + (INTERCONNECT gpio_loopback_one[29] gpio_dm2[29] (0.592:0.592:0.592) (0.360:0.360:0.360)) + (INTERCONNECT gpio_loopback_one[29] gpio_inp_dis[29] (0.593:0.593:0.593) (0.361:0.361:0.361)) + (INTERCONNECT gpio_loopback_one[28] gpio_dm1[28] (0.578:0.578:0.578) (0.352:0.352:0.352)) + (INTERCONNECT gpio_loopback_one[28] gpio_dm2[28] (0.577:0.577:0.577) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_one[28] gpio_inp_dis[28] (0.577:0.577:0.577) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_one[27] gpio_dm1[27] (0.578:0.578:0.578) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_one[27] gpio_dm2[27] (0.577:0.577:0.577) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_one[27] gpio_inp_dis[27] (0.577:0.577:0.577) (0.351:0.351:0.351)) + (INTERCONNECT gpio_loopback_one[26] gpio_dm1[26] (0.568:0.568:0.568) (0.346:0.346:0.346)) + (INTERCONNECT gpio_loopback_one[26] gpio_dm2[26] (0.568:0.568:0.568) (0.346:0.346:0.346)) + (INTERCONNECT gpio_loopback_one[26] gpio_inp_dis[26] (0.568:0.568:0.568) (0.346:0.346:0.346)) + (INTERCONNECT gpio_loopback_one[25] gpio_dm1[25] (0.567:0.567:0.567) (0.346:0.346:0.346)) + (INTERCONNECT gpio_loopback_one[25] gpio_dm2[25] (0.566:0.566:0.566) (0.344:0.344:0.344)) + (INTERCONNECT gpio_loopback_one[25] gpio_inp_dis[25] (0.567:0.567:0.567) (0.345:0.345:0.345)) + (INTERCONNECT gpio_loopback_one[24] gpio_dm1[24] (0.571:0.571:0.571) (0.347:0.347:0.347)) + (INTERCONNECT gpio_loopback_one[24] gpio_dm2[24] (0.570:0.570:0.570) (0.347:0.347:0.347)) + (INTERCONNECT gpio_loopback_one[24] gpio_inp_dis[24] (0.570:0.570:0.570) (0.347:0.347:0.347)) (INTERCONNECT gpio_loopback_one[23] gpio_inp_dis[23] (0.383:0.383:0.383) (0.234:0.234:0.234)) (INTERCONNECT gpio_loopback_one[23] gpio_oeb[23] (0.382:0.382:0.382) (0.234:0.234:0.234)) (INTERCONNECT gpio_loopback_one[22] gpio_inp_dis[22] (0.387:0.387:0.387) (0.237:0.237:0.237)) @@ -81,15 +96,15 @@ (INTERCONNECT gpio_loopback_one[14] gpio_oeb[14] (0.370:0.370:0.370) (0.226:0.226:0.226)) (INTERCONNECT gpio_loopback_one[13] gpio_inp_dis[13] (0.367:0.367:0.367) (0.225:0.225:0.225)) (INTERCONNECT gpio_loopback_one[13] gpio_oeb[13] (0.366:0.366:0.366) (0.224:0.224:0.224)) - (INTERCONNECT gpio_loopback_one[12] gpio_dm1[12] (0.549:0.549:0.549) (0.334:0.334:0.334)) + (INTERCONNECT gpio_loopback_one[12] gpio_dm1[12] (0.550:0.550:0.550) (0.335:0.335:0.335)) (INTERCONNECT gpio_loopback_one[12] gpio_dm2[12] (0.549:0.549:0.549) (0.334:0.334:0.334)) - (INTERCONNECT gpio_loopback_one[12] gpio_inp_dis[12] (0.549:0.549:0.549) (0.334:0.334:0.334)) - (INTERCONNECT gpio_loopback_one[11] gpio_dm1[11] (0.553:0.553:0.553) (0.336:0.336:0.336)) - (INTERCONNECT gpio_loopback_one[11] gpio_dm2[11] (0.552:0.552:0.552) (0.336:0.336:0.336)) - (INTERCONNECT gpio_loopback_one[11] gpio_inp_dis[11] (0.553:0.553:0.553) (0.336:0.336:0.336)) - (INTERCONNECT gpio_loopback_one[10] gpio_dm1[10] (0.550:0.550:0.550) (0.335:0.335:0.335)) - (INTERCONNECT gpio_loopback_one[10] gpio_dm2[10] (0.549:0.549:0.549) (0.334:0.334:0.334)) - (INTERCONNECT gpio_loopback_one[10] gpio_inp_dis[10] (0.550:0.550:0.550) (0.335:0.335:0.335)) + (INTERCONNECT gpio_loopback_one[12] gpio_inp_dis[12] (0.550:0.550:0.550) (0.335:0.335:0.335)) + (INTERCONNECT gpio_loopback_one[11] gpio_dm1[11] (0.546:0.546:0.546) (0.333:0.333:0.333)) + (INTERCONNECT gpio_loopback_one[11] gpio_dm2[11] (0.546:0.546:0.546) (0.332:0.332:0.332)) + (INTERCONNECT gpio_loopback_one[11] gpio_inp_dis[11] (0.546:0.546:0.546) (0.333:0.333:0.333)) + (INTERCONNECT gpio_loopback_one[10] gpio_dm1[10] (0.549:0.549:0.549) (0.335:0.335:0.335)) + (INTERCONNECT gpio_loopback_one[10] gpio_dm2[10] (0.547:0.547:0.547) (0.333:0.333:0.333)) + (INTERCONNECT gpio_loopback_one[10] gpio_inp_dis[10] (0.549:0.549:0.549) (0.334:0.334:0.334)) (INTERCONNECT gpio_loopback_one[9] gpio_dm1[9] (0.547:0.547:0.547) (0.333:0.333:0.333)) (INTERCONNECT gpio_loopback_one[9] gpio_dm2[9] (0.545:0.545:0.545) (0.331:0.331:0.331)) (INTERCONNECT gpio_loopback_one[9] gpio_inp_dis[9] (0.546:0.546:0.546) (0.333:0.333:0.333)) @@ -111,9 +126,9 @@ (INTERCONNECT gpio_loopback_one[3] gpio_dm1[3] (0.554:0.554:0.554) (0.337:0.337:0.337)) (INTERCONNECT gpio_loopback_one[3] gpio_dm2[3] (0.553:0.553:0.553) (0.337:0.337:0.337)) (INTERCONNECT gpio_loopback_one[3] gpio_inp_dis[3] (0.553:0.553:0.553) (0.337:0.337:0.337)) - (INTERCONNECT gpio_loopback_one[2] gpio_dm1[2] (0.552:0.552:0.552) (0.336:0.336:0.336)) - (INTERCONNECT gpio_loopback_one[2] gpio_dm2[2] (0.552:0.552:0.552) (0.336:0.336:0.336)) - (INTERCONNECT gpio_loopback_one[2] gpio_inp_dis[2] (0.552:0.552:0.552) (0.336:0.336:0.336)) + (INTERCONNECT gpio_loopback_one[2] gpio_dm1[2] (0.560:0.560:0.560) (0.341:0.341:0.341)) + (INTERCONNECT gpio_loopback_one[2] gpio_dm2[2] (0.558:0.558:0.558) (0.340:0.340:0.340)) + (INTERCONNECT gpio_loopback_one[2] gpio_inp_dis[2] (0.559:0.559:0.559) (0.340:0.340:0.340)) (INTERCONNECT gpio_loopback_one[1] gpio_dm0[1] (0.719:0.719:0.719) (0.437:0.437:0.437)) (INTERCONNECT gpio_loopback_one[1] gpio_dm1[1] (0.719:0.719:0.719) (0.437:0.437:0.437)) (INTERCONNECT gpio_loopback_one[1] gpio_dm2[1] (0.719:0.719:0.719) (0.437:0.437:0.437)) @@ -197,149 +212,127 @@ (INTERCONNECT gpio_loopback_zero[37] gpio_out[37] (1.904:1.904:1.904) (1.151:1.151:1.151)) (INTERCONNECT gpio_loopback_zero[37] gpio_slow_sel[37] (1.907:1.907:1.907) (1.155:1.155:1.155)) (INTERCONNECT gpio_loopback_zero[37] gpio_vtrip_sel[37] (1.901:1.901:1.901) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[36] gpio_analog_en[36] (1.906:1.906:1.906) (1.155:1.155:1.155)) + (INTERCONNECT gpio_loopback_zero[36] gpio_analog_en[36] (1.907:1.907:1.907) (1.155:1.155:1.155)) (INTERCONNECT gpio_loopback_zero[36] gpio_analog_pol[36] (1.906:1.906:1.906) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[36] gpio_analog_sel[36] (1.903:1.903:1.903) (1.152:1.152:1.152)) - (INTERCONNECT gpio_loopback_zero[36] gpio_dm0[36] (1.906:1.906:1.906) (1.155:1.155:1.155)) - (INTERCONNECT gpio_loopback_zero[36] gpio_dm1[36] (1.907:1.907:1.907) (1.156:1.156:1.156)) + (INTERCONNECT gpio_loopback_zero[36] gpio_analog_sel[36] (1.904:1.904:1.904) (1.152:1.152:1.152)) + (INTERCONNECT gpio_loopback_zero[36] gpio_dm0[36] (1.907:1.907:1.907) (1.155:1.155:1.155)) + (INTERCONNECT gpio_loopback_zero[36] gpio_dm1[36] (1.908:1.908:1.908) (1.156:1.156:1.156)) (INTERCONNECT gpio_loopback_zero[36] gpio_dm2[36] (1.903:1.903:1.903) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[36] gpio_holdover[36] (1.902:1.902:1.902) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[36] gpio_ib_mode_sel[36] (1.896:1.896:1.896) (1.145:1.145:1.145)) - (INTERCONNECT gpio_loopback_zero[36] gpio_out[36] (1.901:1.901:1.901) (1.149:1.149:1.149)) + (INTERCONNECT gpio_loopback_zero[36] gpio_holdover[36] (1.903:1.903:1.903) (1.151:1.151:1.151)) + (INTERCONNECT gpio_loopback_zero[36] gpio_ib_mode_sel[36] (1.897:1.897:1.897) (1.145:1.145:1.145)) + (INTERCONNECT gpio_loopback_zero[36] gpio_out[36] (1.902:1.902:1.902) (1.150:1.150:1.150)) (INTERCONNECT gpio_loopback_zero[36] gpio_slow_sel[36] (1.908:1.908:1.908) (1.156:1.156:1.156)) (INTERCONNECT gpio_loopback_zero[36] gpio_vtrip_sel[36] (1.899:1.899:1.899) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_en[35] (1.909:1.909:1.909) (1.155:1.155:1.155)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_pol[35] (1.908:1.908:1.908) (1.155:1.155:1.155)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_sel[35] (1.907:1.907:1.907) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm0[35] (1.908:1.908:1.908) (1.155:1.155:1.155)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm1[35] (1.909:1.909:1.909) (1.155:1.155:1.155)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm2[35] (1.907:1.907:1.907) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[35] gpio_holdover[35] (1.907:1.907:1.907) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[35] gpio_ib_mode_sel[35] (1.905:1.905:1.905) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[35] gpio_out[35] (1.907:1.907:1.907) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[35] gpio_slow_sel[35] (1.909:1.909:1.909) (1.155:1.155:1.155)) - (INTERCONNECT gpio_loopback_zero[35] gpio_vtrip_sel[35] (1.907:1.907:1.907) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_en[34] (1.904:1.904:1.904) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_pol[34] (1.903:1.903:1.903) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_sel[34] (1.901:1.901:1.901) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm0[34] (1.904:1.904:1.904) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm1[34] (1.905:1.905:1.905) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm2[34] (1.900:1.900:1.900) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[34] gpio_holdover[34] (1.900:1.900:1.900) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[34] gpio_ib_mode_sel[34] (1.894:1.894:1.894) (1.143:1.143:1.143)) - (INTERCONNECT gpio_loopback_zero[34] gpio_out[34] (1.899:1.899:1.899) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[34] gpio_slow_sel[34] (1.905:1.905:1.905) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[34] gpio_vtrip_sel[34] (1.896:1.896:1.896) (1.146:1.146:1.146)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_en[33] (1.901:1.901:1.901) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_pol[33] (1.899:1.899:1.899) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_sel[33] (1.897:1.897:1.897) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm0[33] (1.900:1.900:1.900) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm1[33] (1.901:1.901:1.901) (1.152:1.152:1.152)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm2[33] (1.896:1.896:1.896) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[33] gpio_holdover[33] (1.896:1.896:1.896) (1.146:1.146:1.146)) - (INTERCONNECT gpio_loopback_zero[33] gpio_ib_mode_sel[33] (1.890:1.890:1.890) (1.141:1.141:1.141)) - (INTERCONNECT gpio_loopback_zero[33] gpio_out[33] (1.895:1.895:1.895) (1.146:1.146:1.146)) - (INTERCONNECT gpio_loopback_zero[33] gpio_slow_sel[33] (1.901:1.901:1.901) (1.152:1.152:1.152)) - (INTERCONNECT gpio_loopback_zero[33] gpio_vtrip_sel[33] (1.892:1.892:1.892) (1.143:1.143:1.143)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_en[32] (1.908:1.908:1.908) (1.156:1.156:1.156)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_pol[32] (1.908:1.908:1.908) (1.155:1.155:1.155)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_sel[32] (1.905:1.905:1.905) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm0[32] (1.908:1.908:1.908) (1.155:1.155:1.155)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm1[32] (1.909:1.909:1.909) (1.156:1.156:1.156)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm2[32] (1.905:1.905:1.905) (1.152:1.152:1.152)) - (INTERCONNECT gpio_loopback_zero[32] gpio_holdover[32] (1.904:1.904:1.904) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[32] gpio_ib_mode_sel[32] (1.899:1.899:1.899) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[32] gpio_out[32] (1.902:1.902:1.902) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[32] gpio_slow_sel[32] (1.910:1.910:1.910) (1.157:1.157:1.157)) - (INTERCONNECT gpio_loopback_zero[32] gpio_vtrip_sel[32] (1.901:1.901:1.901) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_en[31] (1.904:1.904:1.904) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_pol[31] (1.903:1.903:1.903) (1.152:1.152:1.152)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_sel[31] (1.900:1.900:1.900) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm0[31] (1.904:1.904:1.904) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm1[31] (1.904:1.904:1.904) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm2[31] (1.900:1.900:1.900) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[31] gpio_holdover[31] (1.899:1.899:1.899) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[31] gpio_ib_mode_sel[31] (1.895:1.895:1.895) (1.144:1.144:1.144)) - (INTERCONNECT gpio_loopback_zero[31] gpio_out[31] (1.898:1.898:1.898) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[31] gpio_slow_sel[31] (1.904:1.904:1.904) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[31] gpio_vtrip_sel[31] (1.896:1.896:1.896) (1.145:1.145:1.145)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_en[30] (1.904:1.904:1.904) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_pol[30] (1.904:1.904:1.904) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_sel[30] (1.901:1.901:1.901) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm0[30] (1.904:1.904:1.904) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm1[30] (1.905:1.905:1.905) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm2[30] (1.900:1.900:1.900) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[30] gpio_holdover[30] (1.898:1.898:1.898) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[30] gpio_ib_mode_sel[30] (1.894:1.894:1.894) (1.143:1.143:1.143)) - (INTERCONNECT gpio_loopback_zero[30] gpio_out[30] (1.896:1.896:1.896) (1.146:1.146:1.146)) - (INTERCONNECT gpio_loopback_zero[30] gpio_slow_sel[30] (1.905:1.905:1.905) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[30] gpio_vtrip_sel[30] (1.894:1.894:1.894) (1.143:1.143:1.143)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_en[29] (1.907:1.907:1.907) (1.155:1.155:1.155)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_pol[29] (1.905:1.905:1.905) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_sel[29] (1.903:1.903:1.903) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm0[29] (1.906:1.906:1.906) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm1[29] (1.907:1.907:1.907) (1.155:1.155:1.155)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm2[29] (1.902:1.902:1.902) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[29] gpio_holdover[29] (1.902:1.902:1.902) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[29] gpio_ib_mode_sel[29] (1.897:1.897:1.897) (1.146:1.146:1.146)) - (INTERCONNECT gpio_loopback_zero[29] gpio_out[29] (1.901:1.901:1.901) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[29] gpio_slow_sel[29] (1.907:1.907:1.907) (1.155:1.155:1.155)) - (INTERCONNECT gpio_loopback_zero[29] gpio_vtrip_sel[29] (1.898:1.898:1.898) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_en[28] (1.903:1.903:1.903) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_pol[28] (1.902:1.902:1.902) (1.152:1.152:1.152)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_sel[28] (1.900:1.900:1.900) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm0[28] (1.903:1.903:1.903) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm1[28] (1.903:1.903:1.903) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm2[28] (1.898:1.898:1.898) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[28] gpio_holdover[28] (1.896:1.896:1.896) (1.146:1.146:1.146)) - (INTERCONNECT gpio_loopback_zero[28] gpio_ib_mode_sel[28] (1.893:1.893:1.893) (1.143:1.143:1.143)) - (INTERCONNECT gpio_loopback_zero[28] gpio_out[28] (1.895:1.895:1.895) (1.145:1.145:1.145)) - (INTERCONNECT gpio_loopback_zero[28] gpio_slow_sel[28] (1.904:1.904:1.904) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[28] gpio_vtrip_sel[28] (1.892:1.892:1.892) (1.142:1.142:1.142)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_en[27] (1.907:1.907:1.907) (1.155:1.155:1.155)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_pol[27] (1.906:1.906:1.906) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_sel[27] (1.904:1.904:1.904) (1.152:1.152:1.152)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm0[27] (1.907:1.907:1.907) (1.155:1.155:1.155)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm1[27] (1.907:1.907:1.907) (1.156:1.156:1.156)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm2[27] (1.903:1.903:1.903) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[27] gpio_holdover[27] (1.902:1.902:1.902) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[27] gpio_ib_mode_sel[27] (1.898:1.898:1.898) (1.146:1.146:1.146)) - (INTERCONNECT gpio_loopback_zero[27] gpio_out[27] (1.902:1.902:1.902) (1.150:1.150:1.150)) - (INTERCONNECT gpio_loopback_zero[27] gpio_slow_sel[27] (1.908:1.908:1.908) (1.156:1.156:1.156)) - (INTERCONNECT gpio_loopback_zero[27] gpio_vtrip_sel[27] (1.899:1.899:1.899) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_en[26] (1.906:1.906:1.906) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_pol[26] (1.906:1.906:1.906) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_sel[26] (1.906:1.906:1.906) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm0[26] (1.906:1.906:1.906) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm1[26] (1.906:1.906:1.906) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm2[26] (1.906:1.906:1.906) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[26] gpio_holdover[26] (1.905:1.905:1.905) (1.152:1.152:1.152)) - (INTERCONNECT gpio_loopback_zero[26] gpio_ib_mode_sel[26] (1.900:1.900:1.900) (1.147:1.147:1.147)) - (INTERCONNECT gpio_loopback_zero[26] gpio_out[26] (1.903:1.903:1.903) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[26] gpio_slow_sel[26] (1.906:1.906:1.906) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[26] gpio_vtrip_sel[26] (1.900:1.900:1.900) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_en[25] (1.912:1.912:1.912) (1.159:1.159:1.159)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_pol[25] (1.911:1.911:1.911) (1.158:1.158:1.158)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_sel[25] (1.908:1.908:1.908) (1.155:1.155:1.155)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm0[25] (1.912:1.912:1.912) (1.159:1.159:1.159)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm1[25] (1.912:1.912:1.912) (1.159:1.159:1.159)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm2[25] (1.907:1.907:1.907) (1.155:1.155:1.155)) - (INTERCONNECT gpio_loopback_zero[25] gpio_holdover[25] (1.907:1.907:1.907) (1.154:1.154:1.154)) - (INTERCONNECT gpio_loopback_zero[25] gpio_ib_mode_sel[25] (1.899:1.899:1.899) (1.146:1.146:1.146)) - (INTERCONNECT gpio_loopback_zero[25] gpio_out[25] (1.906:1.906:1.906) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[25] gpio_slow_sel[25] (1.912:1.912:1.912) (1.159:1.159:1.159)) - (INTERCONNECT gpio_loopback_zero[25] gpio_vtrip_sel[25] (1.902:1.902:1.902) (1.149:1.149:1.149)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_en[24] (1.901:1.901:1.901) (1.152:1.152:1.152)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_pol[24] (1.901:1.901:1.901) (1.151:1.151:1.151)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_sel[24] (1.898:1.898:1.898) (1.148:1.148:1.148)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm0[24] (1.901:1.901:1.901) (1.152:1.152:1.152)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm1[24] (1.902:1.902:1.902) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm2[24] (1.895:1.895:1.895) (1.146:1.146:1.146)) - (INTERCONNECT gpio_loopback_zero[24] gpio_holdover[24] (1.894:1.894:1.894) (1.145:1.145:1.145)) - (INTERCONNECT gpio_loopback_zero[24] gpio_ib_mode_sel[24] (1.890:1.890:1.890) (1.141:1.141:1.141)) - (INTERCONNECT gpio_loopback_zero[24] gpio_out[24] (1.894:1.894:1.894) (1.145:1.145:1.145)) - (INTERCONNECT gpio_loopback_zero[24] gpio_slow_sel[24] (1.902:1.902:1.902) (1.153:1.153:1.153)) - (INTERCONNECT gpio_loopback_zero[24] gpio_vtrip_sel[24] (1.891:1.891:1.891) (1.142:1.142:1.142)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_en[35] (1.913:1.913:1.913) (1.158:1.158:1.158)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_pol[35] (1.912:1.912:1.912) (1.157:1.157:1.157)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_sel[35] (1.911:1.911:1.911) (1.156:1.156:1.156)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm0[35] (1.912:1.912:1.912) (1.157:1.157:1.157)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm1[35] (1.913:1.913:1.913) (1.158:1.158:1.158)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm2[35] (1.911:1.911:1.911) (1.156:1.156:1.156)) + (INTERCONNECT gpio_loopback_zero[35] gpio_holdover[35] (1.911:1.911:1.911) (1.156:1.156:1.156)) + (INTERCONNECT gpio_loopback_zero[35] gpio_ib_mode_sel[35] (1.909:1.909:1.909) (1.154:1.154:1.154)) + (INTERCONNECT gpio_loopback_zero[35] gpio_out[35] (1.911:1.911:1.911) (1.156:1.156:1.156)) + (INTERCONNECT gpio_loopback_zero[35] gpio_slow_sel[35] (1.913:1.913:1.913) (1.158:1.158:1.158)) + (INTERCONNECT gpio_loopback_zero[35] gpio_vtrip_sel[35] (1.911:1.911:1.911) (1.155:1.155:1.155)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_en[34] (1.580:1.580:1.580) (0.957:0.957:0.957)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_pol[34] (1.580:1.580:1.580) (0.957:0.957:0.957)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_sel[34] (1.579:1.579:1.579) (0.956:0.956:0.956)) + (INTERCONNECT gpio_loopback_zero[34] gpio_dm0[34] (1.580:1.580:1.580) (0.957:0.957:0.957)) + (INTERCONNECT gpio_loopback_zero[34] gpio_holdover[34] (1.579:1.579:1.579) (0.956:0.956:0.956)) + (INTERCONNECT gpio_loopback_zero[34] gpio_ib_mode_sel[34] (1.578:1.578:1.578) (0.955:0.955:0.955)) + (INTERCONNECT gpio_loopback_zero[34] gpio_oeb[34] (1.576:1.576:1.576) (0.953:0.953:0.953)) + (INTERCONNECT gpio_loopback_zero[34] gpio_slow_sel[34] (1.580:1.580:1.580) (0.957:0.957:0.957)) + (INTERCONNECT gpio_loopback_zero[34] gpio_vtrip_sel[34] (1.579:1.579:1.579) (0.956:0.956:0.956)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_en[33] (1.594:1.594:1.594) (0.966:0.966:0.966)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_pol[33] (1.595:1.595:1.595) (0.966:0.966:0.966)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_sel[33] (1.593:1.593:1.593) (0.965:0.965:0.965)) + (INTERCONNECT gpio_loopback_zero[33] gpio_dm0[33] (1.594:1.594:1.594) (0.966:0.966:0.966)) + (INTERCONNECT gpio_loopback_zero[33] gpio_holdover[33] (1.591:1.591:1.591) (0.963:0.963:0.963)) + (INTERCONNECT gpio_loopback_zero[33] gpio_ib_mode_sel[33] (1.588:1.588:1.588) (0.960:0.960:0.960)) + (INTERCONNECT gpio_loopback_zero[33] gpio_oeb[33] (1.585:1.585:1.585) (0.957:0.957:0.957)) + (INTERCONNECT gpio_loopback_zero[33] gpio_slow_sel[33] (1.594:1.594:1.594) (0.966:0.966:0.966)) + (INTERCONNECT gpio_loopback_zero[33] gpio_vtrip_sel[33] (1.588:1.588:1.588) (0.960:0.960:0.960)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_en[32] (1.590:1.590:1.590) (0.963:0.963:0.963)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_pol[32] (1.589:1.589:1.589) (0.962:0.962:0.962)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_sel[32] (1.587:1.587:1.587) (0.960:0.960:0.960)) + (INTERCONNECT gpio_loopback_zero[32] gpio_dm0[32] (1.589:1.589:1.589) (0.963:0.963:0.963)) + (INTERCONNECT gpio_loopback_zero[32] gpio_holdover[32] (1.586:1.586:1.586) (0.959:0.959:0.959)) + (INTERCONNECT gpio_loopback_zero[32] gpio_ib_mode_sel[32] (1.585:1.585:1.585) (0.959:0.959:0.959)) + (INTERCONNECT gpio_loopback_zero[32] gpio_oeb[32] (1.584:1.584:1.584) (0.957:0.957:0.957)) + (INTERCONNECT gpio_loopback_zero[32] gpio_slow_sel[32] (1.591:1.591:1.591) (0.964:0.964:0.964)) + (INTERCONNECT gpio_loopback_zero[32] gpio_vtrip_sel[32] (1.586:1.586:1.586) (0.959:0.959:0.959)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_en[31] (1.617:1.617:1.617) (0.979:0.979:0.979)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_pol[31] (1.616:1.616:1.616) (0.978:0.978:0.978)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_sel[31] (1.615:1.615:1.615) (0.977:0.977:0.977)) + (INTERCONNECT gpio_loopback_zero[31] gpio_dm0[31] (1.616:1.616:1.616) (0.978:0.978:0.978)) + (INTERCONNECT gpio_loopback_zero[31] gpio_holdover[31] (1.615:1.615:1.615) (0.977:0.977:0.977)) + (INTERCONNECT gpio_loopback_zero[31] gpio_ib_mode_sel[31] (1.614:1.614:1.614) (0.976:0.976:0.976)) + (INTERCONNECT gpio_loopback_zero[31] gpio_oeb[31] (1.614:1.614:1.614) (0.976:0.976:0.976)) + (INTERCONNECT gpio_loopback_zero[31] gpio_slow_sel[31] (1.617:1.617:1.617) (0.979:0.979:0.979)) + (INTERCONNECT gpio_loopback_zero[31] gpio_vtrip_sel[31] (1.614:1.614:1.614) (0.976:0.976:0.976)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_en[30] (1.580:1.580:1.580) (0.958:0.958:0.958)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_pol[30] (1.579:1.579:1.579) (0.957:0.957:0.957)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_sel[30] (1.578:1.578:1.578) (0.955:0.955:0.955)) + (INTERCONNECT gpio_loopback_zero[30] gpio_dm0[30] (1.580:1.580:1.580) (0.958:0.958:0.958)) + (INTERCONNECT gpio_loopback_zero[30] gpio_holdover[30] (1.575:1.575:1.575) (0.953:0.953:0.953)) + (INTERCONNECT gpio_loopback_zero[30] gpio_ib_mode_sel[30] (1.572:1.572:1.572) (0.949:0.949:0.949)) + (INTERCONNECT gpio_loopback_zero[30] gpio_oeb[30] (1.570:1.570:1.570) (0.947:0.947:0.947)) + (INTERCONNECT gpio_loopback_zero[30] gpio_slow_sel[30] (1.580:1.580:1.580) (0.958:0.958:0.958)) + (INTERCONNECT gpio_loopback_zero[30] gpio_vtrip_sel[30] (1.572:1.572:1.572) (0.950:0.950:0.950)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_en[29] (1.599:1.599:1.599) (0.968:0.968:0.968)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_pol[29] (1.599:1.599:1.599) (0.968:0.968:0.968)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_sel[29] (1.598:1.598:1.598) (0.967:0.967:0.967)) + (INTERCONNECT gpio_loopback_zero[29] gpio_dm0[29] (1.599:1.599:1.599) (0.968:0.968:0.968)) + (INTERCONNECT gpio_loopback_zero[29] gpio_holdover[29] (1.598:1.598:1.598) (0.967:0.967:0.967)) + (INTERCONNECT gpio_loopback_zero[29] gpio_ib_mode_sel[29] (1.597:1.597:1.597) (0.966:0.966:0.966)) + (INTERCONNECT gpio_loopback_zero[29] gpio_oeb[29] (1.596:1.596:1.596) (0.965:0.965:0.965)) + (INTERCONNECT gpio_loopback_zero[29] gpio_slow_sel[29] (1.599:1.599:1.599) (0.968:0.968:0.968)) + (INTERCONNECT gpio_loopback_zero[29] gpio_vtrip_sel[29] (1.597:1.597:1.597) (0.966:0.966:0.966)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_en[28] (1.596:1.596:1.596) (0.967:0.967:0.967)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_pol[28] (1.595:1.595:1.595) (0.966:0.966:0.966)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_sel[28] (1.594:1.594:1.594) (0.965:0.965:0.965)) + (INTERCONNECT gpio_loopback_zero[28] gpio_dm0[28] (1.595:1.595:1.595) (0.966:0.966:0.966)) + (INTERCONNECT gpio_loopback_zero[28] gpio_holdover[28] (1.593:1.593:1.593) (0.964:0.964:0.964)) + (INTERCONNECT gpio_loopback_zero[28] gpio_ib_mode_sel[28] (1.589:1.589:1.589) (0.960:0.960:0.960)) + (INTERCONNECT gpio_loopback_zero[28] gpio_oeb[28] (1.589:1.589:1.589) (0.960:0.960:0.960)) + (INTERCONNECT gpio_loopback_zero[28] gpio_slow_sel[28] (1.596:1.596:1.596) (0.967:0.967:0.967)) + (INTERCONNECT gpio_loopback_zero[28] gpio_vtrip_sel[28] (1.589:1.589:1.589) (0.960:0.960:0.960)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_en[27] (1.592:1.592:1.592) (0.965:0.965:0.965)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_pol[27] (1.591:1.591:1.591) (0.964:0.964:0.964)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_sel[27] (1.589:1.589:1.589) (0.962:0.962:0.962)) + (INTERCONNECT gpio_loopback_zero[27] gpio_dm0[27] (1.592:1.592:1.592) (0.964:0.964:0.964)) + (INTERCONNECT gpio_loopback_zero[27] gpio_holdover[27] (1.588:1.588:1.588) (0.961:0.961:0.961)) + (INTERCONNECT gpio_loopback_zero[27] gpio_ib_mode_sel[27] (1.586:1.586:1.586) (0.958:0.958:0.958)) + (INTERCONNECT gpio_loopback_zero[27] gpio_oeb[27] (1.583:1.583:1.583) (0.956:0.956:0.956)) + (INTERCONNECT gpio_loopback_zero[27] gpio_slow_sel[27] (1.593:1.593:1.593) (0.965:0.965:0.965)) + (INTERCONNECT gpio_loopback_zero[27] gpio_vtrip_sel[27] (1.586:1.586:1.586) (0.959:0.959:0.959)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_en[26] (1.600:1.600:1.600) (0.969:0.969:0.969)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_pol[26] (1.601:1.601:1.601) (0.969:0.969:0.969)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_sel[26] (1.600:1.600:1.600) (0.968:0.968:0.968)) + (INTERCONNECT gpio_loopback_zero[26] gpio_dm0[26] (1.601:1.601:1.601) (0.969:0.969:0.969)) + (INTERCONNECT gpio_loopback_zero[26] gpio_holdover[26] (1.600:1.600:1.600) (0.968:0.968:0.968)) + (INTERCONNECT gpio_loopback_zero[26] gpio_ib_mode_sel[26] (1.598:1.598:1.598) (0.967:0.967:0.967)) + (INTERCONNECT gpio_loopback_zero[26] gpio_oeb[26] (1.598:1.598:1.598) (0.966:0.966:0.966)) + (INTERCONNECT gpio_loopback_zero[26] gpio_slow_sel[26] (1.601:1.601:1.601) (0.969:0.969:0.969)) + (INTERCONNECT gpio_loopback_zero[26] gpio_vtrip_sel[26] (1.599:1.599:1.599) (0.967:0.967:0.967)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_en[25] (1.599:1.599:1.599) (0.969:0.969:0.969)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_pol[25] (1.599:1.599:1.599) (0.969:0.969:0.969)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_sel[25] (1.599:1.599:1.599) (0.968:0.968:0.968)) + (INTERCONNECT gpio_loopback_zero[25] gpio_dm0[25] (1.599:1.599:1.599) (0.969:0.969:0.969)) + (INTERCONNECT gpio_loopback_zero[25] gpio_holdover[25] (1.598:1.598:1.598) (0.967:0.967:0.967)) + (INTERCONNECT gpio_loopback_zero[25] gpio_ib_mode_sel[25] (1.594:1.594:1.594) (0.964:0.964:0.964)) + (INTERCONNECT gpio_loopback_zero[25] gpio_oeb[25] (1.593:1.593:1.593) (0.962:0.962:0.962)) + (INTERCONNECT gpio_loopback_zero[25] gpio_slow_sel[25] (1.600:1.600:1.600) (0.969:0.969:0.969)) + (INTERCONNECT gpio_loopback_zero[25] gpio_vtrip_sel[25] (1.595:1.595:1.595) (0.965:0.965:0.965)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_en[24] (1.583:1.583:1.583) (0.959:0.959:0.959)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_pol[24] (1.582:1.582:1.582) (0.959:0.959:0.959)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_sel[24] (1.580:1.580:1.580) (0.956:0.956:0.956)) + (INTERCONNECT gpio_loopback_zero[24] gpio_dm0[24] (1.583:1.583:1.583) (0.959:0.959:0.959)) + (INTERCONNECT gpio_loopback_zero[24] gpio_holdover[24] (1.579:1.579:1.579) (0.955:0.955:0.955)) + (INTERCONNECT gpio_loopback_zero[24] gpio_ib_mode_sel[24] (1.576:1.576:1.576) (0.952:0.952:0.952)) + (INTERCONNECT gpio_loopback_zero[24] gpio_oeb[24] (1.576:1.576:1.576) (0.952:0.952:0.952)) + (INTERCONNECT gpio_loopback_zero[24] gpio_slow_sel[24] (1.583:1.583:1.583) (0.960:0.960:0.960)) + (INTERCONNECT gpio_loopback_zero[24] gpio_vtrip_sel[24] (1.576:1.576:1.576) (0.952:0.952:0.952)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_en[23] (1.903:1.903:1.903) (1.153:1.153:1.153)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_pol[23] (1.903:1.903:1.903) (1.152:1.152:1.152)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_sel[23] (1.901:1.901:1.901) (1.150:1.150:1.150)) @@ -461,33 +454,33 @@ (INTERCONNECT gpio_loopback_zero[13] gpio_out[13] (1.886:1.886:1.886) (1.140:1.140:1.140)) (INTERCONNECT gpio_loopback_zero[13] gpio_slow_sel[13] (1.895:1.895:1.895) (1.149:1.149:1.149)) (INTERCONNECT gpio_loopback_zero[13] gpio_vtrip_sel[13] (1.883:1.883:1.883) (1.137:1.137:1.137)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_en[12] (1.577:1.577:1.577) (0.955:0.955:0.955)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_pol[12] (1.577:1.577:1.577) (0.955:0.955:0.955)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_sel[12] (1.577:1.577:1.577) (0.954:0.954:0.954)) - (INTERCONNECT gpio_loopback_zero[12] gpio_dm0[12] (1.577:1.577:1.577) (0.955:0.955:0.955)) - (INTERCONNECT gpio_loopback_zero[12] gpio_holdover[12] (1.577:1.577:1.577) (0.954:0.954:0.954)) - (INTERCONNECT gpio_loopback_zero[12] gpio_ib_mode_sel[12] (1.575:1.575:1.575) (0.953:0.953:0.953)) - (INTERCONNECT gpio_loopback_zero[12] gpio_oeb[12] (1.573:1.573:1.573) (0.951:0.951:0.951)) - (INTERCONNECT gpio_loopback_zero[12] gpio_slow_sel[12] (1.577:1.577:1.577) (0.955:0.955:0.955)) - (INTERCONNECT gpio_loopback_zero[12] gpio_vtrip_sel[12] (1.576:1.576:1.576) (0.954:0.954:0.954)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_en[11] (1.576:1.576:1.576) (0.954:0.954:0.954)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_pol[11] (1.576:1.576:1.576) (0.954:0.954:0.954)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_sel[11] (1.575:1.575:1.575) (0.953:0.953:0.953)) - (INTERCONNECT gpio_loopback_zero[11] gpio_dm0[11] (1.576:1.576:1.576) (0.954:0.954:0.954)) - (INTERCONNECT gpio_loopback_zero[11] gpio_holdover[11] (1.575:1.575:1.575) (0.953:0.953:0.953)) - (INTERCONNECT gpio_loopback_zero[11] gpio_ib_mode_sel[11] (1.575:1.575:1.575) (0.953:0.953:0.953)) - (INTERCONNECT gpio_loopback_zero[11] gpio_oeb[11] (1.575:1.575:1.575) (0.952:0.952:0.952)) - (INTERCONNECT gpio_loopback_zero[11] gpio_slow_sel[11] (1.576:1.576:1.576) (0.954:0.954:0.954)) - (INTERCONNECT gpio_loopback_zero[11] gpio_vtrip_sel[11] (1.575:1.575:1.575) (0.953:0.953:0.953)) - (INTERCONNECT gpio_loopback_zero[10] gpio_analog_en[10] (1.570:1.570:1.570) (0.951:0.951:0.951)) - (INTERCONNECT gpio_loopback_zero[10] gpio_analog_pol[10] (1.569:1.569:1.569) (0.950:0.950:0.950)) - (INTERCONNECT gpio_loopback_zero[10] gpio_analog_sel[10] (1.569:1.569:1.569) (0.950:0.950:0.950)) - (INTERCONNECT gpio_loopback_zero[10] gpio_dm0[10] (1.569:1.569:1.569) (0.950:0.950:0.950)) - (INTERCONNECT gpio_loopback_zero[10] gpio_holdover[10] (1.568:1.568:1.568) (0.949:0.949:0.949)) - (INTERCONNECT gpio_loopback_zero[10] gpio_ib_mode_sel[10] (1.564:1.564:1.564) (0.945:0.945:0.945)) - (INTERCONNECT gpio_loopback_zero[10] gpio_oeb[10] (1.563:1.563:1.563) (0.944:0.944:0.944)) - (INTERCONNECT gpio_loopback_zero[10] gpio_slow_sel[10] (1.570:1.570:1.570) (0.951:0.951:0.951)) - (INTERCONNECT gpio_loopback_zero[10] gpio_vtrip_sel[10] (1.565:1.565:1.565) (0.946:0.946:0.946)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_en[12] (1.567:1.567:1.567) (0.949:0.949:0.949)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_pol[12] (1.566:1.566:1.566) (0.948:0.948:0.948)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_sel[12] (1.566:1.566:1.566) (0.948:0.948:0.948)) + (INTERCONNECT gpio_loopback_zero[12] gpio_dm0[12] (1.566:1.566:1.566) (0.948:0.948:0.948)) + (INTERCONNECT gpio_loopback_zero[12] gpio_holdover[12] (1.566:1.566:1.566) (0.948:0.948:0.948)) + (INTERCONNECT gpio_loopback_zero[12] gpio_ib_mode_sel[12] (1.564:1.564:1.564) (0.946:0.946:0.946)) + (INTERCONNECT gpio_loopback_zero[12] gpio_oeb[12] (1.563:1.563:1.563) (0.945:0.945:0.945)) + (INTERCONNECT gpio_loopback_zero[12] gpio_slow_sel[12] (1.566:1.566:1.566) (0.948:0.948:0.948)) + (INTERCONNECT gpio_loopback_zero[12] gpio_vtrip_sel[12] (1.565:1.565:1.565) (0.947:0.947:0.947)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_en[11] (1.559:1.559:1.559) (0.945:0.945:0.945)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_pol[11] (1.558:1.558:1.558) (0.944:0.944:0.944)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_sel[11] (1.556:1.556:1.556) (0.942:0.942:0.942)) + (INTERCONNECT gpio_loopback_zero[11] gpio_dm0[11] (1.559:1.559:1.559) (0.944:0.944:0.944)) + (INTERCONNECT gpio_loopback_zero[11] gpio_holdover[11] (1.555:1.555:1.555) (0.941:0.941:0.941)) + (INTERCONNECT gpio_loopback_zero[11] gpio_ib_mode_sel[11] (1.552:1.552:1.552) (0.938:0.938:0.938)) + (INTERCONNECT gpio_loopback_zero[11] gpio_oeb[11] (1.551:1.551:1.551) (0.937:0.937:0.937)) + (INTERCONNECT gpio_loopback_zero[11] gpio_slow_sel[11] (1.559:1.559:1.559) (0.945:0.945:0.945)) + (INTERCONNECT gpio_loopback_zero[11] gpio_vtrip_sel[11] (1.553:1.553:1.553) (0.939:0.939:0.939)) + (INTERCONNECT gpio_loopback_zero[10] gpio_analog_en[10] (1.569:1.569:1.569) (0.950:0.950:0.950)) + (INTERCONNECT gpio_loopback_zero[10] gpio_analog_pol[10] (1.568:1.568:1.568) (0.950:0.950:0.950)) + (INTERCONNECT gpio_loopback_zero[10] gpio_analog_sel[10] (1.568:1.568:1.568) (0.950:0.950:0.950)) + (INTERCONNECT gpio_loopback_zero[10] gpio_dm0[10] (1.568:1.568:1.568) (0.950:0.950:0.950)) + (INTERCONNECT gpio_loopback_zero[10] gpio_holdover[10] (1.567:1.567:1.567) (0.949:0.949:0.949)) + (INTERCONNECT gpio_loopback_zero[10] gpio_ib_mode_sel[10] (1.563:1.563:1.563) (0.944:0.944:0.944)) + (INTERCONNECT gpio_loopback_zero[10] gpio_oeb[10] (1.562:1.562:1.562) (0.944:0.944:0.944)) + (INTERCONNECT gpio_loopback_zero[10] gpio_slow_sel[10] (1.569:1.569:1.569) (0.951:0.951:0.951)) + (INTERCONNECT gpio_loopback_zero[10] gpio_vtrip_sel[10] (1.564:1.564:1.564) (0.946:0.946:0.946)) (INTERCONNECT gpio_loopback_zero[9] gpio_analog_en[9] (1.570:1.570:1.570) (0.950:0.950:0.950)) (INTERCONNECT gpio_loopback_zero[9] gpio_analog_pol[9] (1.570:1.570:1.570) (0.950:0.950:0.950)) (INTERCONNECT gpio_loopback_zero[9] gpio_analog_sel[9] (1.570:1.570:1.570) (0.950:0.950:0.950)) @@ -497,14 +490,14 @@ (INTERCONNECT gpio_loopback_zero[9] gpio_oeb[9] (1.569:1.569:1.569) (0.949:0.949:0.949)) (INTERCONNECT gpio_loopback_zero[9] gpio_slow_sel[9] (1.571:1.571:1.571) (0.951:0.951:0.951)) (INTERCONNECT gpio_loopback_zero[9] gpio_vtrip_sel[9] (1.569:1.569:1.569) (0.949:0.949:0.949)) - (INTERCONNECT gpio_loopback_zero[8] gpio_analog_en[8] (1.571:1.571:1.571) (0.952:0.952:0.952)) + (INTERCONNECT gpio_loopback_zero[8] gpio_analog_en[8] (1.570:1.570:1.570) (0.951:0.951:0.951)) (INTERCONNECT gpio_loopback_zero[8] gpio_analog_pol[8] (1.570:1.570:1.570) (0.951:0.951:0.951)) - (INTERCONNECT gpio_loopback_zero[8] gpio_analog_sel[8] (1.569:1.569:1.569) (0.950:0.950:0.950)) + (INTERCONNECT gpio_loopback_zero[8] gpio_analog_sel[8] (1.568:1.568:1.568) (0.950:0.950:0.950)) (INTERCONNECT gpio_loopback_zero[8] gpio_dm0[8] (1.570:1.570:1.570) (0.951:0.951:0.951)) - (INTERCONNECT gpio_loopback_zero[8] gpio_holdover[8] (1.567:1.567:1.567) (0.949:0.949:0.949)) - (INTERCONNECT gpio_loopback_zero[8] gpio_ib_mode_sel[8] (1.564:1.564:1.564) (0.946:0.946:0.946)) - (INTERCONNECT gpio_loopback_zero[8] gpio_oeb[8] (1.564:1.564:1.564) (0.945:0.945:0.945)) - (INTERCONNECT gpio_loopback_zero[8] gpio_slow_sel[8] (1.571:1.571:1.571) (0.952:0.952:0.952)) + (INTERCONNECT gpio_loopback_zero[8] gpio_holdover[8] (1.567:1.567:1.567) (0.948:0.948:0.948)) + (INTERCONNECT gpio_loopback_zero[8] gpio_ib_mode_sel[8] (1.564:1.564:1.564) (0.945:0.945:0.945)) + (INTERCONNECT gpio_loopback_zero[8] gpio_oeb[8] (1.563:1.563:1.563) (0.944:0.944:0.944)) + (INTERCONNECT gpio_loopback_zero[8] gpio_slow_sel[8] (1.570:1.570:1.570) (0.952:0.952:0.952)) (INTERCONNECT gpio_loopback_zero[8] gpio_vtrip_sel[8] (1.565:1.565:1.565) (0.946:0.946:0.946)) (INTERCONNECT gpio_loopback_zero[7] gpio_analog_en[7] (1.567:1.567:1.567) (0.950:0.950:0.950)) (INTERCONNECT gpio_loopback_zero[7] gpio_analog_pol[7] (1.567:1.567:1.567) (0.949:0.949:0.949)) @@ -551,15 +544,15 @@ (INTERCONNECT gpio_loopback_zero[3] gpio_oeb[3] (1.569:1.569:1.569) (0.949:0.949:0.949)) (INTERCONNECT gpio_loopback_zero[3] gpio_slow_sel[3] (1.571:1.571:1.571) (0.951:0.951:0.951)) (INTERCONNECT gpio_loopback_zero[3] gpio_vtrip_sel[3] (1.569:1.569:1.569) (0.949:0.949:0.949)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_en[2] (1.569:1.569:1.569) (0.951:0.951:0.951)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_pol[2] (1.568:1.568:1.568) (0.950:0.950:0.950)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_sel[2] (1.566:1.566:1.566) (0.948:0.948:0.948)) - (INTERCONNECT gpio_loopback_zero[2] gpio_dm0[2] (1.569:1.569:1.569) (0.951:0.951:0.951)) - (INTERCONNECT gpio_loopback_zero[2] gpio_holdover[2] (1.565:1.565:1.565) (0.947:0.947:0.947)) - (INTERCONNECT gpio_loopback_zero[2] gpio_ib_mode_sel[2] (1.562:1.562:1.562) (0.944:0.944:0.944)) - (INTERCONNECT gpio_loopback_zero[2] gpio_oeb[2] (1.560:1.560:1.560) (0.942:0.942:0.942)) - (INTERCONNECT gpio_loopback_zero[2] gpio_slow_sel[2] (1.570:1.570:1.570) (0.952:0.952:0.952)) - (INTERCONNECT gpio_loopback_zero[2] gpio_vtrip_sel[2] (1.563:1.563:1.563) (0.945:0.945:0.945)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_en[2] (1.574:1.574:1.574) (0.952:0.952:0.952)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_pol[2] (1.574:1.574:1.574) (0.953:0.953:0.953)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_sel[2] (1.573:1.573:1.573) (0.952:0.952:0.952)) + (INTERCONNECT gpio_loopback_zero[2] gpio_dm0[2] (1.574:1.574:1.574) (0.952:0.952:0.952)) + (INTERCONNECT gpio_loopback_zero[2] gpio_holdover[2] (1.573:1.573:1.573) (0.952:0.952:0.952)) + (INTERCONNECT gpio_loopback_zero[2] gpio_ib_mode_sel[2] (1.572:1.572:1.572) (0.951:0.951:0.951)) + (INTERCONNECT gpio_loopback_zero[2] gpio_oeb[2] (1.572:1.572:1.572) (0.951:0.951:0.951)) + (INTERCONNECT gpio_loopback_zero[2] gpio_slow_sel[2] (1.574:1.574:1.574) (0.952:0.952:0.952)) + (INTERCONNECT gpio_loopback_zero[2] gpio_vtrip_sel[2] (1.573:1.573:1.573) (0.951:0.951:0.951)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_en[1] (1.565:1.565:1.565) (0.948:0.948:0.948)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_pol[1] (1.564:1.564:1.564) (0.948:0.948:0.948)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_sel[1] (1.562:1.562:1.562) (0.946:0.946:0.946)) @@ -1871,8 +1864,8 @@ (INTERCONNECT mprj.max_cap18.X mprj._623_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) (INTERCONNECT mprj.output10.X gpio_out[9] (0.006:0.006:0.006) (0.006:0.006:0.006)) (INTERCONNECT mprj.output11.X gpio_out[10] (0.005:0.005:0.005) (0.005:0.005:0.005)) - (INTERCONNECT mprj.output12.X gpio_out[11] (0.005:0.005:0.005) (0.005:0.005:0.005)) - (INTERCONNECT mprj.output2.X gpio_out[2] (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj.output12.X gpio_out[11] (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj.output2.X gpio_out[2] (0.004:0.004:0.004) (0.004:0.004:0.004)) (INTERCONNECT mprj.output3.X gpio_out[12] (0.004:0.004:0.004) (0.004:0.004:0.004)) (INTERCONNECT mprj.output4.X gpio_out[3] (0.004:0.004:0.004) (0.004:0.004:0.004)) (INTERCONNECT mprj.output5.X gpio_out[4] (0.005:0.005:0.005) (0.005:0.005:0.005)) @@ -1915,6 +1908,1341 @@ (INTERCONNECT mprj.wire24.X mprj._645_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) (INTERCONNECT mprj.wire24.X mprj._646_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) (INTERCONNECT mprj.wire24.X mprj._651_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._332_.Y mprj2._361_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._332_.Y mprj2._574_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._333_.Y mprj2._570_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._334_.Y mprj2._501_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._335_.Y mprj2._527_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._336_.Y mprj2._429_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._337_.Y mprj2._433_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._337_.Y mprj2._434_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._338_.Y mprj2._440_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._339_.Y mprj2._675_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._340_.X mprj2._348_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._340_.X mprj2._350_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._341_.X mprj2._342_.A2 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._341_.X mprj2._345_.A3 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._341_.X mprj2._346_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._341_.X mprj2._347_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._342_.Y mprj2._345_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._343_.X mprj2._344_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._343_.X mprj2._347_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._343_.X mprj2._356_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._344_.X mprj2._345_.C1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._344_.X mprj2._351_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._344_.X mprj2._357_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._344_.X mprj2._359_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._344_.X mprj2._361_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._345_.Y mprj2.hold113.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._346_.X mprj2.hold143.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._347_.Y mprj2._348_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._348_.X mprj2.hold157.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._349_.Y mprj2.hold106.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._350_.Y mprj2.hold107.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._351_.X mprj2._352_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._351_.X mprj2._354_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._351_.X mprj2._360_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._352_.Y mprj2._353_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._352_.Y mprj2.hold182.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._353_.Y mprj2.hold78.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._354_.X mprj2._358_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._355_.Y mprj2._356_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._355_.Y mprj2._357_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._356_.X mprj2._362_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._363_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._367_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._369_.A3 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._373_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._374_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._357_.Y mprj2._358_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._357_.Y mprj2._360_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._357_.Y mprj2._371_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._358_.X mprj2.hold183.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._359_.X mprj2._360_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._360_.X mprj2._686_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._361_.Y mprj2.hold175.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._362_.Y mprj2._372_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._363_.X mprj2._365_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._363_.X mprj2._370_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._364_.X mprj2._367_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._364_.X mprj2._371_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._364_.X mprj2._374_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._365_.Y mprj2.hold159.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._367_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._372_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._374_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._367_.X mprj2._368_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._367_.X mprj2._382_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._368_.Y mprj2.hold160.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._369_.X mprj2.hold171.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._370_.X mprj2._683_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._371_.Y mprj2._372_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._372_.X mprj2.hold140.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._373_.X mprj2.hold145.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._374_.X mprj2._375_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._374_.X mprj2._377_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._374_.X mprj2._379_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._374_.X mprj2._381_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._374_.X mprj2._383_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._375_.X mprj2._376_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._376_.X mprj2.hold46.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._377_.Y mprj2._380_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._378_.X mprj2._379_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._379_.X mprj2._380_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._379_.X mprj2._381_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._380_.Y mprj2.hold34.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._381_.X mprj2.hold153.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._382_.Y mprj2.hold68.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._383_.Y mprj2.hold69.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__384__Y.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__386__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__568__B.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__572__B.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__579__A2.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA_output4_A.DIODE (0.039:0.039:0.039) (0.038:0.038:0.038)) + (INTERCONNECT mprj2._384_.Y mprj2._386_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2._384_.Y mprj2._568_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._384_.Y mprj2._572_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._384_.Y mprj2._579_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._384_.Y mprj2.output4.A (0.039:0.039:0.039) (0.038:0.038:0.038)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__385__Y.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__386__B.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__568__C.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__572__C.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__580__A2.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA_output5_A.DIODE (0.020:0.020:0.020) (0.020:0.020:0.020)) + (INTERCONNECT mprj2._385_.Y mprj2._386_.B (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._385_.Y mprj2._568_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._385_.Y mprj2._572_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._385_.Y mprj2._580_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._385_.Y mprj2.output5.A (0.020:0.020:0.020) (0.020:0.020:0.020)) + (INTERCONNECT mprj2._386_.Y mprj2._387_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._387_.X mprj2.hold151.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._388_.X mprj2.hold44.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._389_.X mprj2._393_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._390_.X mprj2._392_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._391_.X mprj2._392_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._392_.X mprj2._393_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._393_.X mprj2._399_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._394_.X mprj2._396_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._395_.Y mprj2.hold122.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._396_.X mprj2._399_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._397_.X mprj2._399_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._398_.X mprj2._399_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._399_.X mprj2._400_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._399_.X mprj2._488_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._399_.X mprj2._493_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._399_.X mprj2._498_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._400_.Y mprj2._726_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._401_.X mprj2._405_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._402_.X mprj2._405_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._403_.X mprj2._405_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._404_.X mprj2._405_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._405_.X mprj2._411_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._406_.X mprj2._408_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._406_.X mprj2._415_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._407_.X mprj2.hold195.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._408_.X mprj2._411_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._409_.X mprj2._411_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._410_.X mprj2._411_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._412_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._411_.X mprj2._422_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._426_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._411_.X mprj2._431_.C1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._411_.X mprj2._433_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._411_.X mprj2._437_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._412_.Y mprj2._413_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._412_.Y mprj2._429_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._412_.Y mprj2._693_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._413_.Y mprj2.hold28.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._414_.Y mprj2._415_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._414_.Y mprj2._416_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._415_.X mprj2._728_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._416_.Y mprj2.hold60.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._417_.X mprj2._419_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._417_.X mprj2._420_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._421_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._424_.A3 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._425_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._428_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._439_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._445_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._418_.X mprj2.hold167.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._419_.X mprj2.hold168.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._420_.Y mprj2._422_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._420_.Y mprj2._423_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._421_.X mprj2._422_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._422_.X mprj2._731_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._423_.Y mprj2.hold109.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._424_.X mprj2.hold178.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._425_.Y mprj2._426_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._425_.Y mprj2._429_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._426_.X mprj2.hold179.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._427_.X mprj2._428_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._427_.X mprj2._439_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._427_.X mprj2._445_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._429_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._430_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._431_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._432_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._429_.Y mprj2.hold149.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._430_.Y mprj2._431_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._430_.Y mprj2._433_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._430_.Y mprj2._434_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._431_.X mprj2.hold162.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._432_.X mprj2._435_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._432_.X mprj2._436_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._433_.Y mprj2._434_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._434_.Y mprj2.hold155.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._435_.X mprj2._437_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._436_.Y mprj2._437_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._436_.Y mprj2._440_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._437_.X mprj2.hold191.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._438_.X mprj2._439_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._438_.X mprj2._445_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._439_.X mprj2._440_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._439_.X mprj2._441_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._439_.X mprj2._442_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._440_.Y mprj2.hold136.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._441_.X mprj2._443_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._441_.X mprj2._446_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._442_.Y mprj2.hold97.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._443_.Y mprj2.hold98.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._444_.X mprj2._445_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._445_.X mprj2._446_.B1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._447_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._448_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._450_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._452_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._455_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._460_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._471_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._478_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._446_.X mprj2.hold95.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._447_.X mprj2.hold88.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._448_.Y mprj2.hold104.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._450_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._452_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._455_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._460_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._471_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._478_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._450_.X mprj2._451_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._450_.X mprj2._453_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._451_.Y mprj2._742_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._452_.X mprj2._454_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._452_.X mprj2._456_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._453_.Y mprj2._454_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._454_.Y mprj2._743_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._455_.X mprj2._457_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._455_.X mprj2._458_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._456_.X mprj2.hold54.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._457_.X mprj2._461_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._458_.X mprj2.hold52.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._459_.X mprj2._460_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._459_.X mprj2._470_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._460_.X mprj2._461_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._460_.X mprj2._462_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._460_.X mprj2._463_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._460_.X mprj2._464_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._460_.X mprj2._466_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._461_.X mprj2.hold82.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._462_.Y mprj2._465_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._463_.X mprj2.hold125.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._464_.X mprj2._467_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._465_.Y mprj2.hold66.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._466_.X mprj2._468_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._467_.X mprj2.hold64.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._468_.X mprj2.hold40.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._469_.X mprj2._470_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._470_.X mprj2._471_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._470_.X mprj2._478_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._471_.X mprj2._472_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._471_.X mprj2._473_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._471_.X mprj2._474_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._471_.X mprj2._479_.A4 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._472_.Y mprj2._475_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._473_.X mprj2._751_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._474_.X mprj2._476_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._475_.Y mprj2.hold80.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._476_.X mprj2.hold56.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._477_.X mprj2._478_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._478_.X mprj2._480_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._478_.X mprj2._481_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._478_.X mprj2._482_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._478_.X mprj2._483_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._478_.X mprj2._485_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._479_.X mprj2._480_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._480_.X mprj2._754_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._481_.X mprj2.hold102.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._482_.X mprj2._484_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._482_.X mprj2._486_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._483_.Y mprj2.hold73.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._484_.Y mprj2.hold74.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._485_.X mprj2._487_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._486_.X mprj2.hold42.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._487_.X mprj2.hold32.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._488_.X mprj2.hold173.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._489_.X mprj2._490_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._489_.X mprj2._491_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._489_.X mprj2._492_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._490_.Y mprj2.hold123.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._491_.X mprj2._493_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._492_.Y mprj2._493_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._492_.Y mprj2._495_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._493_.X mprj2._696_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._496_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._497_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._500_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._502_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._506_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._516_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._495_.Y mprj2.hold38.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._496_.X mprj2.hold187.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._497_.Y mprj2._498_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._497_.Y mprj2._501_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._498_.X mprj2.hold188.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._500_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._502_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._506_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._516_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._500_.X mprj2._501_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._500_.X mprj2._503_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._501_.Y mprj2.hold130.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._502_.X mprj2._504_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._502_.X mprj2._507_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._503_.Y mprj2.hold90.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._504_.Y mprj2.hold91.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._505_.X mprj2._506_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._505_.X mprj2._516_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._507_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._508_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._509_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._513_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._507_.X mprj2.hold93.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._508_.X mprj2._510_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._508_.X mprj2._511_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._508_.X mprj2._512_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._509_.Y mprj2.hold115.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._510_.Y mprj2.hold116.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._511_.X mprj2.hold111.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._512_.Y mprj2._514_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._513_.X mprj2._514_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._513_.X mprj2._517_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._514_.Y mprj2.hold138.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._515_.X mprj2._516_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._516_.X mprj2._517_.B1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._518_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._519_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._516_.X mprj2._520_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._526_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._537_.B (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._546_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._516_.X mprj2._554_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._517_.X mprj2.hold84.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._518_.X mprj2.hold100.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._519_.Y mprj2.hold128.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._520_.X mprj2._521_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._520_.X mprj2._522_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._520_.X mprj2._523_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._521_.Y mprj2._707_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._522_.Y mprj2._524_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._523_.Y mprj2._524_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._523_.Y mprj2._527_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._524_.X mprj2._708_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._525_.X mprj2._526_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._525_.X mprj2._537_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._525_.X mprj2._546_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._525_.X mprj2._554_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._527_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._528_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._529_.A2 (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._530_.C (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._532_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._535_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._527_.Y mprj2.hold120.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._528_.X mprj2.hold132.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._529_.Y mprj2.hold147.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._530_.X mprj2._531_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._530_.X mprj2._533_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._531_.Y mprj2._711_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._532_.X mprj2._536_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._533_.X mprj2.hold58.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._535_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._537_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._545_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._535_.Y mprj2._536_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._535_.Y mprj2._538_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._536_.X mprj2.hold62.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._537_.X mprj2._539_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._537_.X mprj2._540_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._537_.X mprj2._542_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._538_.Y mprj2.hold48.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._539_.Y mprj2.hold185.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._540_.Y mprj2._541_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._540_.Y mprj2._543_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._541_.X mprj2._715_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._542_.X mprj2._547_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._543_.Y mprj2.hold50.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._544_.X mprj2._545_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._545_.X mprj2._546_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._545_.X mprj2._554_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._547_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._548_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._546_.X mprj2._549_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._546_.X mprj2._550_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._546_.X mprj2._555_.A4 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._547_.X mprj2.hold86.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._548_.Y mprj2._551_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._549_.X mprj2.hold134.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._550_.X mprj2._552_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._551_.Y mprj2.hold76.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._552_.X mprj2.hold71.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._553_.X mprj2._554_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._554_.X mprj2._556_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._554_.X mprj2._557_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._554_.X mprj2._558_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._554_.X mprj2._559_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._554_.X mprj2._561_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._555_.X mprj2._556_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._556_.X mprj2.hold164.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._557_.X mprj2.hold118.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._558_.Y mprj2._560_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._558_.Y mprj2._562_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._559_.X mprj2._560_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._560_.X mprj2._723_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._561_.X mprj2._563_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._562_.Y mprj2.hold36.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._563_.X mprj2.hold30.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__564__X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__571__A2.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__575__B1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__578__A2.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__580__B1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA_output2_A.DIODE (0.057:0.057:0.057) (0.056:0.056:0.056)) + (INTERCONNECT mprj2._564_.X mprj2._571_.A2 (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2._575_.B1 (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2._578_.A2 (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2._580_.B1 (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2.output2.A (0.057:0.057:0.057) (0.056:0.056:0.056)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA__565__Y.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA__579__B1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA_output6_A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2._565_.Y mprj2._579_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._565_.Y mprj2.output6.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2._566_.X mprj2._567_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._566_.X mprj2._585_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._566_.X mprj2._587_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._566_.X mprj2._588_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._567_.Y mprj2._576_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._567_.Y mprj2._577_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._567_.Y mprj2._578_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._568_.X mprj2._571_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._568_.X mprj2._578_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._569_.Y mprj2._570_.A2_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._570_.X mprj2._571_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._570_.X mprj2._578_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._571_.X mprj2._576_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._571_.X mprj2._577_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._571_.X mprj2._583_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._571_.X mprj2._585_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._572_.X mprj2._575_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._573_.X mprj2._575_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._574_.Y mprj2._575_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._575_.X mprj2._577_.A2 (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._575_.X mprj2._583_.B (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._575_.X mprj2._586_.A1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._575_.X mprj2._587_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._575_.X mprj2._590_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._576_.Y mprj2._586_.A2_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._582_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._584_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._589_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._591_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._578_.X mprj2._581_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._578_.X mprj2._590_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._579_.X mprj2._580_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._580_.X mprj2._581_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._580_.X mprj2._584_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._580_.X mprj2._586_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._580_.X mprj2._590_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._580_.X mprj2._591_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._581_.X mprj2._582_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._581_.X mprj2._588_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._581_.X mprj2._589_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._582_.X mprj2.output7.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._584_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._588_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._589_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._591_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._584_.X mprj2.ANTENNA__584__X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._584_.X mprj2.ANTENNA_output8_A.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2._584_.X mprj2.output8.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2._585_.X mprj2._586_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._586_.X mprj2.ANTENNA__586__X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._586_.X mprj2.ANTENNA_output9_A.DIODE (0.020:0.020:0.020) (0.019:0.019:0.019)) + (INTERCONNECT mprj2._586_.X mprj2.output9.A (0.020:0.020:0.020) (0.019:0.019:0.019)) + (INTERCONNECT mprj2._587_.Y mprj2._588_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._587_.Y mprj2._589_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._588_.X mprj2.ANTENNA__588__X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._588_.X mprj2.ANTENNA_wire14_A.DIODE (0.015:0.015:0.015) (0.015:0.015:0.015)) + (INTERCONNECT mprj2._588_.X mprj2.wire14.A (0.015:0.015:0.015) (0.015:0.015:0.015)) + (INTERCONNECT mprj2._589_.X mprj2.ANTENNA__589__X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._589_.X mprj2.ANTENNA_output10_A.DIODE (0.054:0.054:0.054) (0.054:0.054:0.054)) + (INTERCONNECT mprj2._589_.X mprj2.output10.A (0.054:0.054:0.054) (0.054:0.054:0.054)) + (INTERCONNECT mprj2._590_.X mprj2.ANTENNA__590__X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._590_.X mprj2.ANTENNA_output11_A.DIODE (0.055:0.055:0.055) (0.054:0.054:0.054)) + (INTERCONNECT mprj2._590_.X mprj2.output11.A (0.055:0.055:0.055) (0.054:0.054:0.054)) + (INTERCONNECT mprj2._591_.Y mprj2.ANTENNA__591__Y.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._591_.Y mprj2.ANTENNA_wire13_A.DIODE (0.013:0.013:0.013) (0.012:0.012:0.012)) + (INTERCONNECT mprj2._591_.Y mprj2.wire13.A (0.013:0.013:0.013) (0.013:0.013:0.013)) + (INTERCONNECT mprj2._592_.Y mprj2._676_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._593_.Y mprj2._677_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._594_.Y mprj2._678_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._595_.Y mprj2._679_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._596_.Y mprj2._680_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._597_.Y mprj2._681_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._598_.Y mprj2._682_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._599_.Y mprj2._683_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._600_.Y mprj2._684_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._601_.Y mprj2._685_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._602_.Y mprj2._686_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._603_.Y mprj2._687_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._604_.Y mprj2._688_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._605_.Y mprj2._689_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._606_.Y mprj2._690_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._607_.Y mprj2._691_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._608_.Y mprj2._692_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._609_.Y mprj2._693_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._610_.Y mprj2._694_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._611_.Y mprj2._695_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._612_.Y mprj2._696_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._613_.Y mprj2._697_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._614_.Y mprj2._698_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._615_.Y mprj2._699_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._616_.Y mprj2._700_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._617_.Y mprj2._701_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._618_.Y mprj2._702_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._619_.Y mprj2._703_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._620_.Y mprj2._704_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._621_.Y mprj2._705_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._622_.Y mprj2._706_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._623_.Y mprj2._707_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._624_.Y mprj2._708_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._625_.Y mprj2._709_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._626_.Y mprj2._710_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._627_.Y mprj2._711_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._628_.Y mprj2._712_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._629_.Y mprj2._713_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._630_.Y mprj2._714_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._631_.Y mprj2._715_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._632_.Y mprj2._716_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._633_.Y mprj2._717_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._634_.Y mprj2._718_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._635_.Y mprj2._719_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._636_.Y mprj2._720_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._637_.Y mprj2._721_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._638_.Y mprj2._722_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._639_.Y mprj2._723_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._640_.Y mprj2._724_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._641_.Y mprj2._725_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._642_.Y mprj2._726_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._643_.Y mprj2._727_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._644_.Y mprj2._728_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._645_.Y mprj2._729_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._646_.Y mprj2._730_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._647_.Y mprj2._731_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._648_.Y mprj2._732_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._649_.Y mprj2._733_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._650_.Y mprj2._734_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._651_.Y mprj2._735_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._652_.Y mprj2._736_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._653_.Y mprj2._737_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._654_.Y mprj2._738_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._655_.Y mprj2._739_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._656_.Y mprj2._740_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._657_.Y mprj2._741_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._658_.Y mprj2._742_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._659_.Y mprj2._743_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._660_.Y mprj2._744_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._661_.Y mprj2._745_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._662_.Y mprj2._746_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._663_.Y mprj2._747_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._664_.Y mprj2._748_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._665_.Y mprj2._749_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._666_.Y mprj2._750_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._667_.Y mprj2._751_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._668_.Y mprj2._752_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._669_.Y mprj2._753_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._670_.Y mprj2._754_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._671_.Y mprj2._755_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._672_.Y mprj2._756_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._673_.Y mprj2._757_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._674_.Y mprj2._758_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._675_.Q mprj2._384_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._385_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._388_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._564_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._565_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._566_.S0 (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._570_.A1_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._675_.Q mprj2._573_.A_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._675_.Q mprj2._574_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._676_.Q mprj2._333_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._676_.Q mprj2._384_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._564_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._565_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._566_.S1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._676_.Q mprj2._569_.A_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._676_.Q mprj2._573_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._676_.Q mprj2._574_.B1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._676_.Q mprj2.hold150.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._677_.Q mprj2._572_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._677_.Q mprj2.hold67.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2._375_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2._377_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2._568_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2.hold152.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._679_.Q mprj2._566_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._679_.Q mprj2.hold33.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._680_.Q mprj2._579_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._680_.Q mprj2.hold45.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._681_.Q mprj2._362_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._681_.Q mprj2._573_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._681_.Q mprj2.hold144.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._682_.Q mprj2._570_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._682_.Q mprj2.hold139.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._683_.Q mprj2._364_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._683_.Q mprj2._566_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._683_.Q mprj2.hold170.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._684_.Q mprj2._580_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._684_.Q mprj2.hold158.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._685_.Q mprj2._356_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._685_.Q mprj2.hold174.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._686_.Q mprj2._569_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._686_.Q mprj2.hold192.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._687_.Q mprj2._566_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._687_.Q mprj2.hold181.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._688_.Q mprj2._579_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._688_.Q mprj2.hold77.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._340_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._341_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._343_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._349_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._575_.B2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._690_.Q mprj2._571_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._690_.Q mprj2._578_.A1 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._690_.Q mprj2.hold156.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2._342_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2._566_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2.hold142.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2.hold196.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._692_.Q mprj2._580_.B2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._692_.Q mprj2.hold112.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._693_.Q mprj2.hold105.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._694_.Q mprj2._395_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._694_.Q mprj2.hold172.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._695_.Q mprj2.hold121.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._696_.Q mprj2._494_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._696_.Q mprj2.hold189.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._697_.Q mprj2.hold37.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._698_.Q mprj2._499_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._698_.Q mprj2.hold186.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._699_.Q mprj2.hold129.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._700_.Q mprj2.hold89.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._701_.Q mprj2.hold92.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._702_.Q mprj2.hold114.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._703_.Q mprj2._515_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._703_.Q mprj2.hold110.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._704_.Q mprj2._515_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._704_.Q mprj2.hold137.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._705_.Q mprj2.hold83.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._706_.Q mprj2.hold99.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._707_.Q mprj2.hold127.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._708_.Q mprj2._525_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._708_.Q mprj2.hold176.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._709_.Q mprj2.hold119.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2._532_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2._534_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2.hold131.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._711_.Q mprj2._532_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._711_.Q mprj2._534_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._711_.Q mprj2.hold146.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._712_.Q mprj2.hold57.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._713_.Q mprj2.hold61.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._714_.Q mprj2.hold47.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._715_.Q mprj2._542_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._715_.Q mprj2._544_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._715_.Q mprj2.hold184.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._716_.Q mprj2.hold49.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._717_.Q mprj2.hold85.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2._548_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2._550_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2._553_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2.hold133.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._719_.Q mprj2._550_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._719_.Q mprj2.hold75.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._720_.Q mprj2.hold70.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._721_.Q mprj2._553_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._721_.Q mprj2.hold163.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._722_.Q mprj2._561_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._722_.Q mprj2.hold117.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._723_.Q mprj2._561_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._723_.Q mprj2.hold169.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._724_.Q mprj2._561_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._724_.Q mprj2.hold35.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._725_.Q mprj2.hold29.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._726_.Q mprj2.hold43.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._727_.Q mprj2.hold27.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._728_.Q mprj2._418_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._728_.Q mprj2.hold180.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._729_.Q mprj2.hold59.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._730_.Q mprj2.hold166.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._731_.Q mprj2._424_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._731_.Q mprj2._425_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._731_.Q mprj2._427_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._731_.Q mprj2.hold193.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._732_.Q mprj2.hold108.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._733_.Q mprj2._427_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._733_.Q mprj2.hold177.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._734_.Q mprj2.hold148.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._734_.Q mprj2.hold194.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2._407_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2._438_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2.hold161.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._736_.Q mprj2._407_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._736_.Q mprj2._438_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._736_.Q mprj2.hold154.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._737_.Q mprj2._438_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._737_.Q mprj2.hold190.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._738_.Q mprj2.hold135.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._739_.Q mprj2.hold96.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._740_.Q mprj2.hold94.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._741_.Q mprj2.hold87.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._742_.Q mprj2.hold103.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._743_.Q mprj2._455_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._743_.Q mprj2.hold126.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._744_.Q mprj2.hold53.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._745_.Q mprj2.hold51.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._746_.Q mprj2.hold81.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2._462_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2._464_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2._466_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2.hold124.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._748_.Q mprj2._464_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._748_.Q mprj2._466_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._748_.Q mprj2.hold65.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._749_.Q mprj2._466_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._749_.Q mprj2.hold63.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._750_.Q mprj2.hold39.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2._472_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2._474_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2._477_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2.hold141.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._752_.Q mprj2._474_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._752_.Q mprj2.hold79.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._753_.Q mprj2.hold55.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._754_.Q mprj2.hold165.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2._482_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2._483_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2._485_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2.hold101.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._756_.Q mprj2._485_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._756_.Q mprj2.hold72.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._757_.Q mprj2._485_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._757_.Q mprj2.hold41.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._758_.Q mprj2.hold31.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_0_wb_clk_i_X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_0_0_wb_clk_i_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_1_0_wb_clk_i_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_2_0_wb_clk_i_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_3_0_wb_clk_i_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_4_0_wb_clk_i_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_5_0_wb_clk_i_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_6_0_wb_clk_i_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_7_0_wb_clk_i_A.DIODE (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_0_0_wb_clk_i.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_1_0_wb_clk_i.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_2_0_wb_clk_i.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_3_0_wb_clk_i.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_4_0_wb_clk_i.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_5_0_wb_clk_i.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_6_0_wb_clk_i.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_7_0_wb_clk_i.A (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._709_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._710_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._711_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._712_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._713_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._714_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._721_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._722_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._723_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._724_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2.clkload0.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._694_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._695_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._696_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._697_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._698_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._707_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._708_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._747_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._748_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._749_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2.clkload1.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._703_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._704_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._706_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._715_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._716_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._717_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._718_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._719_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._720_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._725_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2.clkload2.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._699_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._700_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._701_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._702_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._705_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._750_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._755_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._756_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._757_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._758_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2.clkload3.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._675_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._676_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._726_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._736_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._739_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._740_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._742_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._743_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._744_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._746_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2.clkload4.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._677_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._678_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._679_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._680_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._683_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._684_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._685_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._686_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._687_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._735_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2.clkload5.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._731_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._732_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._733_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._734_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._737_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._738_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._741_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._745_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._751_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._752_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._753_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._754_.CLK (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._681_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._682_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._688_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._689_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._690_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._691_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._692_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._693_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._727_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._728_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._729_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._730_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2._634_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout15.X mprj2._635_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout15.X mprj2._636_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout15.X mprj2._638_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2._639_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout15.X mprj2._640_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2._641_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout15.X mprj2.load_slew16.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout17.X mprj2._610_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout17.X mprj2._611_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout17.X mprj2._612_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout17.X mprj2._614_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout17.X mprj2._615_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout17.X mprj2._663_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout17.X mprj2._664_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout17.X mprj2._665_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout17.X mprj2.max_cap18.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout19.X mprj2.fanout15.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout19.X mprj2.wire20.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout21.X mprj2._339_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout21.X mprj2._592_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout21.X mprj2._642_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout21.X mprj2._650_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout21.X mprj2._660_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout21.X mprj2._662_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout21.X mprj2._669_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout21.X mprj2._670_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout21.X mprj2.load_slew22.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout23.X mprj2._593_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout23.X mprj2._594_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout23.X mprj2._595_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout23.X mprj2._596_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout23.X mprj2._597_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout23.X mprj2._598_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout23.X mprj2.wire24.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2._652_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout25.X mprj2._653_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout25.X mprj2._655_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout25.X mprj2._656_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout25.X mprj2._658_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout25.X mprj2._659_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2.fanout21.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2.load_slew26.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.hold100.X mprj2._706_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold101.X mprj2._404_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold101.X mprj2._481_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold102.X mprj2._755_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold103.X mprj2._409_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold103.X mprj2._448_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold103.X mprj2._449_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold104.X mprj2._451_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._340_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._341_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._343_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._349_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold106.X mprj2._350_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold107.X mprj2._689_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._410_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._423_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._424_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold108.X mprj2._425_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold108.X mprj2._427_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold109.X mprj2._732_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold110.X mprj2._398_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold110.X mprj2._511_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold110.X mprj2._512_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold110.X mprj2._513_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold111.X mprj2._703_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold112.X mprj2._342_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold112.X mprj2._343_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold112.X mprj2._345_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold113.X mprj2._692_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._398_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._508_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._509_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._513_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._515_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold115.X mprj2._510_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold116.X mprj2._702_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold117.X mprj2._390_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold117.X mprj2._557_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold117.X mprj2._558_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold117.X mprj2._559_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold118.X mprj2._722_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold119.X mprj2._335_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold119.X mprj2._397_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold119.X mprj2._525_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold120.X mprj2._709_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold121.X mprj2._395_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold121.X mprj2._489_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold121.X mprj2._494_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold122.X mprj2._396_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold122.X mprj2._490_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold123.X mprj2._695_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold124.X mprj2._401_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold124.X mprj2._463_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold124.X mprj2._469_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold125.X mprj2._747_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._402_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._452_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._453_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._459_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._397_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._519_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._520_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._525_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold128.X mprj2._521_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold129.X mprj2._334_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold129.X mprj2._394_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold129.X mprj2._499_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold130.X mprj2._699_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold131.X mprj2._393_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold131.X mprj2._528_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold131.X mprj2._529_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold131.X mprj2._530_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold132.X mprj2._710_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold133.X mprj2._392_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold133.X mprj2._549_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold133.X mprj2._555_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold134.X mprj2._718_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold135.X mprj2._338_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold135.X mprj2._410_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold135.X mprj2._438_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold136.X mprj2._738_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold137.X mprj2._398_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold137.X mprj2._512_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold137.X mprj2._513_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold138.X mprj2._704_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._363_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._366_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._369_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._372_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold140.X mprj2._682_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold141.X mprj2._403_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold141.X mprj2._473_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold141.X mprj2._479_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold142.X mprj2._343_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold142.X mprj2._346_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold143.X mprj2._691_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold144.X mprj2._363_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold144.X mprj2._366_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold144.X mprj2._369_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold144.X mprj2._373_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold145.X mprj2._681_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold146.X mprj2._391_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold146.X mprj2._529_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold146.X mprj2._530_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold147.X mprj2._531_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold148.X mprj2._336_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold148.X mprj2._427_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold149.X mprj2._734_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold150.X mprj2._385_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold150.X mprj2._387_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold151.X mprj2._676_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold152.X mprj2._379_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold152.X mprj2._381_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold153.X mprj2._678_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold154.X mprj2._337_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold154.X mprj2._432_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold155.X mprj2._736_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._341_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._344_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._348_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._356_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold157.X mprj2._690_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold158.X mprj2._364_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold158.X mprj2._365_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold159.X mprj2._368_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold160.X mprj2._684_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold161.X mprj2._430_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold161.X mprj2._431_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold161.X mprj2._432_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold162.X mprj2._735_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold163.X mprj2._392_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold163.X mprj2._555_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold164.X mprj2._721_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._403_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._477_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._479_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._408_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._417_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._418_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold167.X mprj2._419_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold168.X mprj2._730_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold169.X mprj2._390_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold169.X mprj2._558_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold169.X mprj2._559_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold170.X mprj2._363_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold170.X mprj2._369_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold171.X mprj2._370_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold172.X mprj2._488_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold172.X mprj2._489_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold172.X mprj2._494_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold173.X mprj2._694_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._332_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._351_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._357_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._359_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold175.X mprj2._685_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold176.X mprj2._397_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold176.X mprj2._522_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold176.X mprj2._523_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold177.X mprj2._407_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold177.X mprj2._424_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold177.X mprj2._425_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold178.X mprj2._426_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold179.X mprj2._733_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._406_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._414_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._417_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold181.X mprj2._352_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold181.X mprj2._354_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold181.X mprj2._355_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold182.X mprj2._358_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold183.X mprj2._687_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold184.X mprj2._389_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold184.X mprj2._539_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold184.X mprj2._540_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold185.X mprj2._541_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold186.X mprj2._394_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold186.X mprj2._496_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold186.X mprj2._497_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold187.X mprj2._498_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold188.X mprj2._698_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._396_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._491_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._492_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold190.X mprj2._410_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold190.X mprj2._435_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold190.X mprj2._436_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold191.X mprj2._737_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._351_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._355_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._359_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold193.X mprj2._410_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold193.X mprj2._420_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold193.X mprj2._421_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold194.X mprj2._407_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold195.X mprj2._408_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold196.X mprj2._345_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._406_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._413_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._414_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._417_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._418_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold28.X mprj2._727_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold29.X mprj2._390_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold29.X mprj2._563_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold30.X mprj2._725_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold31.X mprj2._404_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold31.X mprj2._487_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold32.X mprj2._758_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._375_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._377_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._378_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._380_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold34.X mprj2._679_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold35.X mprj2._390_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold35.X mprj2._562_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold36.X mprj2._724_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold37.X mprj2._396_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold37.X mprj2._494_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold37.X mprj2._495_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold38.X mprj2._697_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold39.X mprj2._401_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold39.X mprj2._468_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold39.X mprj2._469_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold40.X mprj2._750_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold41.X mprj2._404_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold41.X mprj2._486_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold42.X mprj2._757_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold43.X mprj2._387_.S (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold43.X mprj2._388_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold44.X mprj2._675_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold45.X mprj2._376_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold45.X mprj2._378_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold46.X mprj2._680_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._389_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._537_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._538_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._545_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold48.X mprj2._714_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._389_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._542_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._543_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._544_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold50.X mprj2._716_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._402_.D (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._457_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._458_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._459_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold52.X mprj2._745_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._402_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._455_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._456_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._459_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold54.X mprj2._744_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._403_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._476_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._477_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._479_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold56.X mprj2._753_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._391_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._532_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._533_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._534_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold58.X mprj2._712_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._408_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._416_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._417_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._418_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold60.X mprj2._729_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold61.X mprj2._393_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold61.X mprj2._534_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold61.X mprj2._536_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold62.X mprj2._713_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold63.X mprj2._401_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold63.X mprj2._467_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold63.X mprj2._470_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold64.X mprj2._749_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold65.X mprj2._401_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold65.X mprj2._465_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold65.X mprj2._469_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold66.X mprj2._748_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold67.X mprj2._374_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold67.X mprj2._382_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold68.X mprj2._383_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold69.X mprj2._677_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._391_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._552_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._553_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._555_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold71.X mprj2._720_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold72.X mprj2._404_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold72.X mprj2._482_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold72.X mprj2._483_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold73.X mprj2._484_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold74.X mprj2._756_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold75.X mprj2._391_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold75.X mprj2._551_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold75.X mprj2._553_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold75.X mprj2._555_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold76.X mprj2._719_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold77.X mprj2._353_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold77.X mprj2._355_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold78.X mprj2._688_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._403_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._475_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._477_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._479_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold80.X mprj2._752_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._402_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._459_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._461_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold82.X mprj2._746_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._398_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._515_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._517_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold84.X mprj2._705_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold85.X mprj2._389_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold85.X mprj2._544_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold85.X mprj2._547_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold86.X mprj2._717_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._409_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._447_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._448_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._449_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold88.X mprj2._741_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._394_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._502_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._503_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._505_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold90.X mprj2._504_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold91.X mprj2._700_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._394_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._505_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._507_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold93.X mprj2._701_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._409_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._444_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._446_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold95.X mprj2._740_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._409_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._441_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._442_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._444_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold97.X mprj2._443_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold98.X mprj2._739_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold99.X mprj2._397_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold99.X mprj2._518_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold99.X mprj2._519_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold99.X mprj2._520_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold99.X mprj2._525_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_fanout19_A.DIODE (0.086:0.086:0.086) (0.084:0.084:0.084)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_fanout25_A.DIODE (0.088:0.088:0.088) (0.086:0.086:0.086)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_input1_X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.input1.X mprj2.fanout19.A (0.085:0.085:0.085) (0.084:0.084:0.084)) + (INTERCONNECT mprj2.input1.X mprj2.fanout25.A (0.088:0.088:0.088) (0.086:0.086:0.086)) + (INTERCONNECT mprj2.load_slew16.X mprj2._622_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew16.X mprj2._624_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew16.X mprj2._625_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew16.X mprj2._626_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew16.X mprj2._627_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew16.X mprj2._628_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew16.X mprj2._629_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew16.X mprj2._630_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew16.X mprj2._637_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew22.X mprj2._647_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew22.X mprj2._648_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew22.X mprj2._649_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew22.X mprj2._654_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew22.X mprj2._657_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew22.X mprj2._661_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew22.X mprj2._667_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew22.X mprj2._668_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__599__A.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__600__A.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__601__A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__605__A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__606__A.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__608__A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA_fanout23_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA_load_slew26_X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew26.X mprj2._599_.A (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.load_slew26.X mprj2._600_.A (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.load_slew26.X mprj2._601_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.load_slew26.X mprj2._605_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.load_slew26.X mprj2._606_.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew26.X mprj2._608_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.load_slew26.X mprj2.fanout23.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.max_cap18.X mprj2._613_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.max_cap18.X mprj2._616_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.max_cap18.X mprj2._617_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.max_cap18.X mprj2._618_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.max_cap18.X mprj2._619_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.max_cap18.X mprj2._620_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.max_cap18.X mprj2._621_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.max_cap18.X mprj2._623_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.output10.X gpio_out[31] (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.output11.X gpio_out[32] (0.026:0.026:0.026) (0.026:0.026:0.026)) + (INTERCONNECT mprj2.output12.X gpio_out[33] (0.048:0.048:0.048) (0.048:0.048:0.048)) + (INTERCONNECT mprj2.output2.X gpio_out[24] (0.959:0.959:0.959) (0.951:0.951:0.951)) + (INTERCONNECT mprj2.output3.X gpio_out[34] (0.058:0.058:0.058) (0.058:0.058:0.058)) + (INTERCONNECT mprj2.output4.X gpio_out[25] (0.789:0.789:0.789) (0.784:0.784:0.784)) + (INTERCONNECT mprj2.output5.X gpio_out[26] (0.511:0.511:0.511) (0.509:0.509:0.509)) + (INTERCONNECT mprj2.output6.X gpio_out[27] (0.278:0.278:0.278) (0.277:0.277:0.277)) + (INTERCONNECT mprj2.output7.X gpio_out[28] (0.123:0.123:0.123) (0.123:0.123:0.123)) + (INTERCONNECT mprj2.output8.X gpio_out[29] (0.019:0.019:0.019) (0.019:0.019:0.019)) + (INTERCONNECT mprj2.output9.X gpio_out[30] (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire13.X mprj2.ANTENNA_output12_A.DIODE (0.099:0.099:0.099) (0.094:0.094:0.094)) + (INTERCONNECT mprj2.wire13.X mprj2.ANTENNA_wire13_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire13.X mprj2.output12.A (0.099:0.099:0.099) (0.095:0.095:0.095)) + (INTERCONNECT mprj2.wire14.X mprj2.ANTENNA_output3_A.DIODE (0.149:0.149:0.149) (0.141:0.141:0.141)) + (INTERCONNECT mprj2.wire14.X mprj2.ANTENNA_wire14_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire14.X mprj2.output3.A (0.149:0.149:0.149) (0.141:0.141:0.141)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__631__A.DIODE (0.005:0.005:0.005) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__632__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__633__A.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__666__A.DIODE (0.009:0.009:0.009) (0.008:0.008:0.008)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__671__A.DIODE (0.009:0.009:0.009) (0.008:0.008:0.008)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__672__A.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__673__A.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__674__A.DIODE (0.008:0.008:0.008) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA_fanout17_A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA_wire20_X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire20.X mprj2._631_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire20.X mprj2._632_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire20.X mprj2._633_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire20.X mprj2._666_.A (0.009:0.009:0.009) (0.008:0.008:0.008)) + (INTERCONNECT mprj2.wire20.X mprj2._671_.A (0.009:0.009:0.009) (0.008:0.008:0.008)) + (INTERCONNECT mprj2.wire20.X mprj2._672_.A (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2.wire20.X mprj2._673_.A (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.wire20.X mprj2._674_.A (0.008:0.008:0.008) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.wire20.X mprj2.fanout17.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.wire24.X mprj2._602_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._603_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._604_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._607_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.wire24.X mprj2._609_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._643_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._644_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.wire24.X mprj2._645_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.wire24.X mprj2._646_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._651_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) ) ) ) @@ -5578,7 +6906,7 @@ (INSTANCE mprj._677_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.723:0.723:0.723) (0.840:0.840:0.840)) + (IOPATH CLK Q (0.724:0.724:0.724) (0.840:0.840:0.840)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5586,7 +6914,7 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.694:0.694:0.694)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.435:-0.435:-0.435)) (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) - (HOLD (negedge D) (posedge CLK) (-0.089:-0.088:-0.088)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) (WIDTH (posedge CLK) (0.530:0.530:0.530)) @@ -5683,17 +7011,17 @@ (INSTANCE mprj._682_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.721:0.721:0.721) (0.837:0.837:0.837)) + (IOPATH CLK Q (0.722:0.722:0.722) (0.837:0.837:0.837)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.692:0.692:0.692)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.693:0.693:0.693)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.434:-0.434:-0.434)) (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) - (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) (WIDTH (posedge CLK) (0.523:0.523:0.523)) (WIDTH (negedge CLK) (0.584:0.584:0.584)) (WIDTH (negedge RESET_B) (0.645:0.645:0.645)) @@ -5817,7 +7145,7 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) - (HOLD (negedge D) (posedge CLK) (-0.090:-0.089:-0.089)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) (WIDTH (posedge CLK) (0.523:0.523:0.523)) @@ -5882,7 +7210,7 @@ (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) - (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (SETUP (negedge D) (posedge CLK) (0.278:0.277:0.277)) (WIDTH (posedge CLK) (0.523:0.523:0.523)) (WIDTH (negedge CLK) (0.584:0.584:0.584)) (WIDTH (negedge RESET_B) (0.557:0.557:0.557)) @@ -5923,7 +7251,7 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) (HOLD (posedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (HOLD (negedge D) (posedge CLK) (-0.081:-0.081:-0.081)) - (SETUP (posedge D) (posedge CLK) (0.151:0.151:0.151)) + (SETUP (posedge D) (posedge CLK) (0.150:0.151:0.151)) (SETUP (negedge D) (posedge CLK) (0.268:0.268:0.268)) (WIDTH (posedge CLK) (0.523:0.523:0.523)) (WIDTH (negedge CLK) (0.584:0.584:0.584)) @@ -5945,7 +7273,7 @@ (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) - (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) (WIDTH (posedge CLK) (0.524:0.524:0.524)) (WIDTH (negedge CLK) (0.584:0.584:0.584)) (WIDTH (negedge RESET_B) (0.660:0.660:0.660)) @@ -6087,10 +7415,10 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.665:0.665:0.665)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.666:0.666:0.666)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.472:-0.472:-0.472)) (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) - (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) (WIDTH (posedge CLK) (0.524:0.524:0.524)) @@ -6108,7 +7436,7 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.665:0.665:0.665)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.666:0.666:0.666)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.472:-0.472:-0.472)) (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) @@ -6124,7 +7452,7 @@ (INSTANCE mprj._703_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.735:0.735:0.735) (0.850:0.850:0.850)) + (IOPATH CLK Q (0.735:0.735:0.735) (0.851:0.851:0.851)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6132,7 +7460,7 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.665:0.665:0.665)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.472:-0.472:-0.472)) (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) - (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.089)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) (WIDTH (posedge CLK) (0.522:0.522:0.522)) @@ -6166,7 +7494,7 @@ (INSTANCE mprj._705_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.689:0.689:0.689) (0.805:0.805:0.805)) + (IOPATH CLK Q (0.689:0.689:0.689) (0.806:0.806:0.806)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6238,7 +7566,7 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) (HOLD (posedge D) (posedge CLK) (-0.066:-0.066:-0.066)) (HOLD (negedge D) (posedge CLK) (-0.075:-0.075:-0.076)) - (SETUP (posedge D) (posedge CLK) (0.126:0.127:0.127)) + (SETUP (posedge D) (posedge CLK) (0.126:0.126:0.126)) (SETUP (negedge D) (posedge CLK) (0.261:0.261:0.261)) (WIDTH (posedge CLK) (0.524:0.524:0.524)) (WIDTH (negedge CLK) (0.584:0.584:0.584)) @@ -6262,7 +7590,7 @@ (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) (WIDTH (posedge CLK) (0.519:0.519:0.519)) - (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) (WIDTH (negedge RESET_B) (0.551:0.551:0.551)) ) ) @@ -6283,7 +7611,7 @@ (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) (WIDTH (posedge CLK) (0.519:0.519:0.519)) - (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) (WIDTH (negedge RESET_B) (0.551:0.551:0.551)) ) ) @@ -6298,13 +7626,13 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) (HOLD (posedge D) (posedge CLK) (-0.076:-0.076:-0.076)) (HOLD (negedge D) (posedge CLK) (-0.067:-0.068:-0.068)) (SETUP (posedge D) (posedge CLK) (0.137:0.138:0.138)) (SETUP (negedge D) (posedge CLK) (0.251:0.252:0.252)) (WIDTH (posedge CLK) (0.519:0.519:0.519)) - (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) (WIDTH (negedge RESET_B) (0.553:0.553:0.553)) ) ) @@ -6313,7 +7641,7 @@ (INSTANCE mprj._712_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.692:0.692:0.692) (0.809:0.809:0.809)) + (IOPATH CLK Q (0.693:0.693:0.693) (0.809:0.809:0.809)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6325,7 +7653,7 @@ (SETUP (posedge D) (posedge CLK) (0.136:0.136:0.136)) (SETUP (negedge D) (posedge CLK) (0.279:0.279:0.279)) (WIDTH (posedge CLK) (0.519:0.519:0.519)) - (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) (WIDTH (negedge RESET_B) (0.552:0.552:0.552)) ) ) @@ -6343,10 +7671,10 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) - (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) (WIDTH (posedge CLK) (0.519:0.519:0.519)) - (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) (WIDTH (negedge RESET_B) (0.551:0.551:0.551)) ) ) @@ -6367,7 +7695,7 @@ (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) (WIDTH (posedge CLK) (0.519:0.519:0.519)) - (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) (WIDTH (negedge RESET_B) (0.556:0.556:0.556)) ) ) @@ -6468,7 +7796,7 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.693:0.693:0.693)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.433:-0.433:-0.433)) (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) - (HOLD (negedge D) (posedge CLK) (-0.090:-0.089:-0.089)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) (WIDTH (posedge CLK) (0.522:0.522:0.522)) @@ -6514,7 +7842,7 @@ (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) (WIDTH (posedge CLK) (0.519:0.519:0.519)) - (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) (WIDTH (negedge RESET_B) (0.553:0.553:0.553)) ) ) @@ -6535,7 +7863,7 @@ (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) (WIDTH (posedge CLK) (0.519:0.519:0.519)) - (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) (WIDTH (negedge RESET_B) (0.647:0.647:0.647)) ) ) @@ -6549,14 +7877,14 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.692:0.692:0.692)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.693:0.693:0.693)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.432:-0.432:-0.432)) (HOLD (posedge D) (posedge CLK) (-0.067:-0.067:-0.067)) (HOLD (negedge D) (posedge CLK) (-0.076:-0.076:-0.077)) (SETUP (posedge D) (posedge CLK) (0.128:0.128:0.128)) (SETUP (negedge D) (posedge CLK) (0.261:0.262:0.263)) (WIDTH (posedge CLK) (0.519:0.519:0.519)) - (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) (WIDTH (negedge RESET_B) (0.649:0.649:0.649)) ) ) @@ -6565,19 +7893,19 @@ (INSTANCE mprj._724_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.720:0.720:0.720) (0.837:0.837:0.837)) + (IOPATH CLK Q (0.721:0.721:0.721) (0.837:0.837:0.837)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.694:0.694:0.694)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.430:-0.430:-0.430)) - (HOLD (posedge D) (posedge CLK) (-0.072:-0.073:-0.073)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) (WIDTH (posedge CLK) (0.519:0.519:0.519)) - (WIDTH (negedge CLK) (0.581:0.581:0.581)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) (WIDTH (negedge RESET_B) (0.655:0.655:0.655)) ) ) @@ -6594,7 +7922,7 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.691:0.691:0.691)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.435:-0.435:-0.435)) (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) - (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) (WIDTH (posedge CLK) (0.522:0.522:0.522)) @@ -6607,7 +7935,7 @@ (INSTANCE mprj._726_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.694:0.694:0.694) (0.810:0.810:0.810)) + (IOPATH CLK Q (0.694:0.694:0.694) (0.811:0.811:0.811)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6649,7 +7977,7 @@ (INSTANCE mprj._728_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.724:0.724:0.724) (0.840:0.840:0.840)) + (IOPATH CLK Q (0.725:0.725:0.725) (0.840:0.840:0.840)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6680,7 +8008,7 @@ (HOLD (posedge D) (posedge CLK) (-0.075:-0.075:-0.075)) (HOLD (negedge D) (posedge CLK) (-0.092:-0.092:-0.092)) (SETUP (posedge D) (posedge CLK) (0.136:0.136:0.136)) - (SETUP (negedge D) (posedge CLK) (0.280:0.280:0.280)) + (SETUP (negedge D) (posedge CLK) (0.279:0.279:0.279)) (WIDTH (posedge CLK) (0.523:0.523:0.523)) (WIDTH (negedge CLK) (0.584:0.584:0.584)) (WIDTH (negedge RESET_B) (0.554:0.554:0.554)) @@ -6696,7 +8024,7 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.469:-0.469:-0.469)) (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) @@ -6723,7 +8051,7 @@ (HOLD (negedge D) (posedge CLK) (-0.075:-0.076:-0.077)) (SETUP (posedge D) (posedge CLK) (0.131:0.131:0.131)) (SETUP (negedge D) (posedge CLK) (0.260:0.261:0.262)) - (WIDTH (posedge CLK) (0.528:0.528:0.528)) + (WIDTH (posedge CLK) (0.529:0.529:0.529)) (WIDTH (negedge CLK) (0.587:0.587:0.587)) (WIDTH (negedge RESET_B) (0.546:0.546:0.546)) ) @@ -6744,7 +8072,7 @@ (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) - (WIDTH (posedge CLK) (0.528:0.528:0.528)) + (WIDTH (posedge CLK) (0.529:0.529:0.529)) (WIDTH (negedge CLK) (0.587:0.587:0.587)) (WIDTH (negedge RESET_B) (0.545:0.545:0.545)) ) @@ -6765,7 +8093,7 @@ (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) - (WIDTH (posedge CLK) (0.528:0.528:0.528)) + (WIDTH (posedge CLK) (0.529:0.529:0.529)) (WIDTH (negedge CLK) (0.587:0.587:0.587)) (WIDTH (negedge RESET_B) (0.544:0.544:0.544)) ) @@ -6786,7 +8114,7 @@ (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.528:0.528:0.528)) + (WIDTH (posedge CLK) (0.529:0.529:0.529)) (WIDTH (negedge CLK) (0.587:0.587:0.587)) (WIDTH (negedge RESET_B) (0.670:0.670:0.670)) ) @@ -6838,18 +8166,18 @@ (INSTANCE mprj._737_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.734:0.734:0.734) (0.850:0.850:0.850)) + (IOPATH CLK Q (0.735:0.735:0.735) (0.850:0.850:0.850)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.690:0.690:0.690)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.691:0.691:0.691)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.439:-0.439:-0.439)) (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) - (WIDTH (posedge CLK) (0.528:0.528:0.528)) + (WIDTH (posedge CLK) (0.529:0.529:0.529)) (WIDTH (negedge CLK) (0.587:0.587:0.587)) (WIDTH (negedge RESET_B) (0.634:0.634:0.634)) ) @@ -6867,10 +8195,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) - (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) - (WIDTH (posedge CLK) (0.528:0.528:0.528)) + (WIDTH (posedge CLK) (0.529:0.529:0.529)) (WIDTH (negedge CLK) (0.587:0.587:0.587)) (WIDTH (negedge RESET_B) (0.544:0.544:0.544)) ) @@ -6930,10 +8258,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) - (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.088)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) - (WIDTH (posedge CLK) (0.528:0.528:0.528)) + (WIDTH (posedge CLK) (0.529:0.529:0.529)) (WIDTH (negedge CLK) (0.587:0.587:0.587)) (WIDTH (negedge RESET_B) (0.544:0.544:0.544)) ) @@ -6969,11 +8297,11 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.689:0.689:0.689)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.690:0.690:0.690)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.439:-0.439:-0.439)) - (HOLD (posedge D) (posedge CLK) (-0.075:-0.075:-0.075)) - (HOLD (negedge D) (posedge CLK) (-0.065:-0.067:-0.069)) - (SETUP (posedge D) (posedge CLK) (0.136:0.136:0.137)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.075:-0.075)) + (HOLD (negedge D) (posedge CLK) (-0.064:-0.067:-0.069)) + (SETUP (posedge D) (posedge CLK) (0.136:0.136:0.136)) (SETUP (negedge D) (posedge CLK) (0.248:0.251:0.253)) (WIDTH (posedge CLK) (0.525:0.525:0.525)) (WIDTH (negedge CLK) (0.585:0.585:0.585)) @@ -6985,17 +8313,17 @@ (INSTANCE mprj._744_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.690:0.690:0.690) (0.807:0.807:0.807)) + (IOPATH CLK Q (0.691:0.691:0.691) (0.807:0.807:0.807)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.697:0.697:0.697)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.698:0.698:0.698)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.428:-0.428:-0.428)) (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) - (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.275)) + (SETUP (negedge D) (posedge CLK) (0.276:0.275:0.275)) (WIDTH (posedge CLK) (0.525:0.525:0.525)) (WIDTH (negedge CLK) (0.585:0.585:0.585)) (WIDTH (negedge RESET_B) (0.669:0.669:0.669)) @@ -7014,10 +8342,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) - (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) - (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.087)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) - (WIDTH (posedge CLK) (0.528:0.528:0.528)) + (WIDTH (posedge CLK) (0.529:0.529:0.529)) (WIDTH (negedge CLK) (0.587:0.587:0.587)) (WIDTH (negedge RESET_B) (0.544:0.544:0.544)) ) @@ -7058,7 +8386,7 @@ (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) - (SETUP (negedge D) (posedge CLK) (0.276:0.275:0.275)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) (WIDTH (posedge CLK) (0.524:0.524:0.524)) (WIDTH (negedge CLK) (0.584:0.584:0.584)) (WIDTH (negedge RESET_B) (0.660:0.660:0.660)) @@ -7069,7 +8397,7 @@ (INSTANCE mprj._748_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.735:0.735:0.735) (0.851:0.851:0.851)) + (IOPATH CLK Q (0.736:0.736:0.736) (0.851:0.851:0.851)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -7111,12 +8439,12 @@ (INSTANCE mprj._750_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.688:0.688:0.688) (0.804:0.804:0.804)) + (IOPATH CLK Q (0.688:0.688:0.688) (0.805:0.805:0.805)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) @@ -7143,7 +8471,7 @@ (HOLD (negedge D) (posedge CLK) (-0.069:-0.075:-0.081)) (SETUP (posedge D) (posedge CLK) (0.136:0.140:0.144)) (SETUP (negedge D) (posedge CLK) (0.254:0.261:0.267)) - (WIDTH (posedge CLK) (0.528:0.528:0.528)) + (WIDTH (posedge CLK) (0.529:0.529:0.529)) (WIDTH (negedge CLK) (0.587:0.587:0.587)) (WIDTH (negedge RESET_B) (0.545:0.545:0.545)) ) @@ -7163,8 +8491,8 @@ (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) - (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) - (WIDTH (posedge CLK) (0.528:0.528:0.528)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.275)) + (WIDTH (posedge CLK) (0.529:0.529:0.529)) (WIDTH (negedge CLK) (0.587:0.587:0.587)) (WIDTH (negedge RESET_B) (0.543:0.543:0.543)) ) @@ -7180,12 +8508,12 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.700:0.700:0.700)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.426:-0.426:-0.426)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.427:-0.427:-0.427)) (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) - (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) - (WIDTH (posedge CLK) (0.528:0.528:0.528)) + (WIDTH (posedge CLK) (0.529:0.529:0.529)) (WIDTH (negedge CLK) (0.587:0.587:0.587)) (WIDTH (negedge RESET_B) (0.675:0.675:0.675)) ) @@ -7206,7 +8534,7 @@ (HOLD (negedge D) (posedge CLK) (-0.074:-0.075:-0.075)) (SETUP (posedge D) (posedge CLK) (0.126:0.126:0.126)) (SETUP (negedge D) (posedge CLK) (0.260:0.260:0.260)) - (WIDTH (posedge CLK) (0.528:0.528:0.528)) + (WIDTH (posedge CLK) (0.529:0.529:0.529)) (WIDTH (negedge CLK) (0.587:0.587:0.587)) (WIDTH (negedge RESET_B) (0.677:0.677:0.677)) ) @@ -7224,7 +8552,7 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) - (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.088)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) (WIDTH (posedge CLK) (0.524:0.524:0.524)) @@ -7266,7 +8594,7 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.671:0.671:0.671)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.465:-0.465:-0.465)) (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) - (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.088)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.088:-0.088)) (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) (WIDTH (posedge CLK) (0.524:0.524:0.524)) @@ -7300,7 +8628,7 @@ (INSTANCE mprj.clkbuf_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.707:0.707:0.707) (0.629:0.629:0.629)) + (IOPATH A X (1.280:1.280:1.280) (1.174:1.174:1.174)) ) ) ) @@ -7309,7 +8637,7 @@ (INSTANCE mprj.clkbuf_3_0_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.311:0.311:0.311) (0.301:0.301:0.301)) + (IOPATH A X (0.342:0.342:0.342) (0.322:0.322:0.322)) ) ) ) @@ -7318,7 +8646,7 @@ (INSTANCE mprj.clkbuf_3_1_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.313:0.313:0.313) (0.302:0.302:0.302)) + (IOPATH A X (0.344:0.344:0.344) (0.323:0.323:0.323)) ) ) ) @@ -7327,7 +8655,7 @@ (INSTANCE mprj.clkbuf_3_2_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.312:0.312:0.312) (0.302:0.302:0.302)) + (IOPATH A X (0.343:0.343:0.343) (0.323:0.323:0.323)) ) ) ) @@ -7336,7 +8664,7 @@ (INSTANCE mprj.clkbuf_3_3_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.313:0.313:0.313) (0.302:0.302:0.302)) + (IOPATH A X (0.344:0.344:0.344) (0.324:0.324:0.324)) ) ) ) @@ -7345,7 +8673,7 @@ (INSTANCE mprj.clkbuf_3_4_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.314:0.314:0.314) (0.303:0.303:0.303)) + (IOPATH A X (0.345:0.345:0.345) (0.324:0.324:0.324)) ) ) ) @@ -7354,7 +8682,7 @@ (INSTANCE mprj.clkbuf_3_5_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.316:0.316:0.316) (0.304:0.304:0.304)) + (IOPATH A X (0.347:0.347:0.347) (0.326:0.326:0.326)) ) ) ) @@ -7363,7 +8691,7 @@ (INSTANCE mprj.clkbuf_3_6_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.315:0.315:0.315) (0.304:0.304:0.304)) + (IOPATH A X (0.347:0.347:0.347) (0.325:0.325:0.325)) ) ) ) @@ -7372,7 +8700,7 @@ (INSTANCE mprj.clkbuf_3_7_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.313:0.313:0.313) (0.302:0.302:0.302)) + (IOPATH A X (0.344:0.344:0.344) (0.323:0.323:0.323)) ) ) ) @@ -7426,7 +8754,7 @@ (INSTANCE mprj.clkload5) (DELAY (ABSOLUTE - (IOPATH A X (0.207:0.207:0.207) (0.222:0.222:0.222)) + (IOPATH A X (0.207:0.207:0.207) (0.223:0.223:0.223)) ) ) ) @@ -7453,7 +8781,7 @@ (INSTANCE mprj.fanout19) (DELAY (ABSOLUTE - (IOPATH A X (0.861:0.861:0.861) (0.737:0.737:0.737)) + (IOPATH A X (0.861:0.861:0.861) (0.740:0.740:0.740)) ) ) ) @@ -7480,7 +8808,7 @@ (INSTANCE mprj.fanout25) (DELAY (ABSOLUTE - (IOPATH A X (1.216:1.216:1.216) (1.028:1.028:1.028)) + (IOPATH A X (1.217:1.217:1.217) (1.031:1.031:1.031)) ) ) ) @@ -9019,7 +10347,7 @@ (INSTANCE mprj.input1) (DELAY (ABSOLUTE - (IOPATH A X (0.880:0.880:0.880) (0.621:0.621:0.621)) + (IOPATH A X (1.447:1.447:1.447) (1.143:1.143:1.143)) ) ) ) @@ -9064,7 +10392,7 @@ (INSTANCE mprj.output10) (DELAY (ABSOLUTE - (IOPATH A X (1.495:1.495:1.496) (1.301:1.301:1.302)) + (IOPATH A X (1.501:1.502:1.503) (1.307:1.307:1.308)) ) ) ) @@ -9073,7 +10401,7 @@ (INSTANCE mprj.output11) (DELAY (ABSOLUTE - (IOPATH A X (1.464:1.464:1.465) (1.290:1.290:1.290)) + (IOPATH A X (1.471:1.471:1.471) (1.295:1.296:1.296)) ) ) ) @@ -9082,7 +10410,7 @@ (INSTANCE mprj.output12) (DELAY (ABSOLUTE - (IOPATH A X (1.263:1.263:1.263) (1.121:1.121:1.121)) + (IOPATH A X (1.250:1.250:1.250) (1.110:1.110:1.110)) ) ) ) @@ -9091,7 +10419,7 @@ (INSTANCE mprj.output2) (DELAY (ABSOLUTE - (IOPATH A X (1.377:1.378:1.378) (1.193:1.194:1.194)) + (IOPATH A X (1.404:1.405:1.405) (1.217:1.217:1.217)) ) ) ) @@ -9100,7 +10428,7 @@ (INSTANCE mprj.output3) (DELAY (ABSOLUTE - (IOPATH A X (1.235:1.235:1.235) (1.111:1.111:1.111)) + (IOPATH A X (1.220:1.220:1.220) (1.099:1.099:1.099)) ) ) ) @@ -9109,7 +10437,7 @@ (INSTANCE mprj.output4) (DELAY (ABSOLUTE - (IOPATH A X (1.361:1.363:1.365) (1.261:1.261:1.261)) + (IOPATH A X (1.361:1.363:1.366) (1.262:1.262:1.262)) ) ) ) @@ -9118,7 +10446,7 @@ (INSTANCE mprj.output5) (DELAY (ABSOLUTE - (IOPATH A X (1.358:1.359:1.361) (1.258:1.258:1.258)) + (IOPATH A X (1.364:1.366:1.367) (1.263:1.264:1.264)) ) ) ) @@ -9127,7 +10455,7 @@ (INSTANCE mprj.output6) (DELAY (ABSOLUTE - (IOPATH A X (1.312:1.313:1.314) (1.214:1.214:1.214)) + (IOPATH A X (1.318:1.320:1.321) (1.220:1.220:1.220)) ) ) ) @@ -9136,7 +10464,7 @@ (INSTANCE mprj.output7) (DELAY (ABSOLUTE - (IOPATH A X (1.228:1.228:1.229) (1.150:1.150:1.150)) + (IOPATH A X (1.234:1.235:1.235) (1.156:1.156:1.156)) ) ) ) @@ -9145,7 +10473,7 @@ (INSTANCE mprj.output8) (DELAY (ABSOLUTE - (IOPATH A X (1.405:1.405:1.406) (1.294:1.294:1.295)) + (IOPATH A X (1.412:1.412:1.412) (1.300:1.300:1.300)) ) ) ) @@ -9154,7 +10482,7 @@ (INSTANCE mprj.output9) (DELAY (ABSOLUTE - (IOPATH A X (1.507:1.509:1.511) (1.318:1.319:1.320)) + (IOPATH A X (1.512:1.513:1.515) (1.322:1.323:1.323)) ) ) ) @@ -9194,4 +10522,7280 @@ ) ) ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._332_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.199:0.199:0.199) (0.176:0.176:0.176)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._333_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.110:0.110:0.110) (0.105:0.105:0.105)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._334_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.140:0.140:0.140) (0.122:0.122:0.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._335_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.121:0.121:0.121) (0.103:0.103:0.103)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._336_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.119:0.119:0.119) (0.100:0.100:0.100)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._337_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.142:0.142:0.142) (0.112:0.112:0.112)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._338_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.130:0.130:0.130) (0.113:0.113:0.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._339_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.234:0.234:0.234) (0.223:0.223:0.223)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._340_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.364:0.364:0.364) (0.442:0.442:0.442)) + (IOPATH B X (0.344:0.344:0.344) (0.465:0.465:0.465)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._341_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.554:0.554:0.554) (0.528:0.528:0.528)) + (IOPATH B X (0.548:0.548:0.548) (0.563:0.563:0.563)) + (IOPATH C X (0.553:0.553:0.553) (0.582:0.582:0.582)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._342_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.246:0.246:0.246) (0.138:0.138:0.138)) + (IOPATH A2 Y (0.281:0.283:0.284) (0.180:0.180:0.180)) + (IOPATH B1 Y (0.249:0.249:0.249) (0.122:0.122:0.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4b_2") + (INSTANCE mprj2._343_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.689:0.689:0.689) (0.571:0.571:0.571)) + (IOPATH B X (0.547:0.547:0.547) (0.513:0.513:0.513)) + (IOPATH C X (0.583:0.583:0.583) (0.566:0.566:0.566)) + (IOPATH D X (0.594:0.594:0.594) (0.597:0.597:0.597)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._344_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.608:0.608:0.608) (0.606:0.606:0.606)) + (IOPATH B X (0.449:0.449:0.449) (0.533:0.534:0.536)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a311oi_2") + (INSTANCE mprj2._345_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.367:0.367:0.367) (0.231:0.231:0.231)) + (IOPATH A2 Y (0.400:0.400:0.400) (0.204:0.204:0.204)) + (IOPATH A3 Y (0.448:0.450:0.451) (0.255:0.255:0.255)) + (IOPATH B1 Y (0.374:0.377:0.379) (0.110:0.113:0.116)) + (IOPATH C1 Y (0.319:0.319:0.319) (0.118:0.118:0.118)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._346_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.280:0.280:0.280) (0.182:0.182:0.182)) + (IOPATH A X (0.262:0.262:0.262) (0.351:0.351:0.351)) + (IOPATH B X (0.222:0.224:0.225) (0.175:0.175:0.175)) + (IOPATH B X (0.274:0.274:0.274) (0.286:0.288:0.289)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._347_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.192:0.194:0.195) (0.129:0.129:0.129)) + (IOPATH B Y (0.133:0.134:0.135) (0.084:0.085:0.085)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._348_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.293:0.293:0.293) (0.418:0.418:0.418)) + (IOPATH A2 X (0.231:0.231:0.231) (0.358:0.358:0.359)) + (IOPATH B1 X (0.247:0.247:0.247) (0.188:0.193:0.197)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._349_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.208:0.208:0.208) (0.125:0.125:0.125)) + (IOPATH B Y (0.148:0.148:0.148) (0.089:0.089:0.089)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._350_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.162:0.163:0.164) (0.081:0.081:0.081)) + (IOPATH B Y (0.137:0.137:0.137) (0.073:0.073:0.073)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._351_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.455:0.455:0.455) (0.461:0.461:0.461)) + (IOPATH B X (0.496:0.496:0.496) (0.531:0.531:0.531)) + (IOPATH C X (0.485:0.486:0.486) (0.529:0.529:0.529)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._352_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.184:0.184:0.184) (0.186:0.186:0.186)) + (IOPATH B Y (0.157:0.158:0.160) (0.168:0.168:0.168)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._353_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.265:0.265:0.265) (0.286:0.286:0.286)) + (IOPATH A Y (0.270:0.270:0.270) (0.193:0.193:0.193)) + (IOPATH B Y (0.193:0.193:0.193) (0.231:0.233:0.235)) + (IOPATH B Y (0.178:0.180:0.182) (0.113:0.114:0.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._354_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.246:0.246:0.246) (0.711:0.711:0.711)) + (IOPATH B X (0.211:0.211:0.211) (0.632:0.634:0.635)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor3b_2") + (INSTANCE mprj2._355_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.472:0.472:0.472) (0.191:0.191:0.191)) + (IOPATH B Y (0.415:0.415:0.415) (0.152:0.152:0.152)) + (IOPATH C_N Y (0.452:0.452:0.452) (0.403:0.403:0.403)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4b_2") + (INSTANCE mprj2._356_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.807:0.807:0.807) (0.638:0.638:0.638)) + (IOPATH B X (0.645:0.645:0.645) (0.562:0.562:0.562)) + (IOPATH C X (0.685:0.685:0.685) (0.600:0.602:0.603)) + (IOPATH D X (0.755:0.755:0.756) (0.623:0.628:0.634)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3_2") + (INSTANCE mprj2._357_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.218:0.218:0.218) (0.284:0.284:0.284)) + (IOPATH B Y (0.206:0.206:0.206) (0.290:0.290:0.290)) + (IOPATH C Y (0.163:0.168:0.174) (0.327:0.327:0.327)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._358_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.331:0.331:0.331) (0.368:0.368:0.368)) + (IOPATH B X (0.334:0.334:0.334) (0.418:0.418:0.418)) + (IOPATH C X (0.379:0.380:0.382) (0.497:0.499:0.501)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21o_2") + (INSTANCE mprj2._359_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.303:0.303:0.303) (0.402:0.402:0.402)) + (IOPATH A2 X (0.290:0.290:0.290) (0.404:0.404:0.404)) + (IOPATH B1 X (0.200:0.200:0.200) (0.370:0.370:0.370)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3b_2") + (INSTANCE mprj2._360_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.471:0.472:0.474) (0.447:0.447:0.447)) + (IOPATH B X (0.374:0.375:0.377) (0.469:0.471:0.474)) + (IOPATH C X (0.354:0.356:0.358) (0.421:0.422:0.422)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._361_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.211:0.211:0.211) (0.227:0.227:0.227)) + (IOPATH A Y (0.221:0.221:0.221) (0.142:0.142:0.142)) + (IOPATH B Y (0.241:0.241:0.241) (0.256:0.256:0.256)) + (IOPATH B Y (0.204:0.204:0.204) (0.153:0.153:0.153)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._362_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.100:0.100:0.100) (0.101:0.101:0.101)) + (IOPATH B Y (0.140:0.141:0.143) (0.156:0.156:0.156)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._363_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.519:0.519:0.519) (0.451:0.451:0.451)) + (IOPATH B X (0.571:0.571:0.571) (0.536:0.536:0.536)) + (IOPATH C X (0.617:0.617:0.617) (0.597:0.597:0.597)) + (IOPATH D X (0.620:0.621:0.621) (0.588:0.589:0.591)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._364_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.486:0.486:0.486) (0.514:0.514:0.514)) + (IOPATH B X (0.375:0.375:0.375) (0.505:0.505:0.505)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._365_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.248:0.248:0.248) (0.275:0.275:0.275)) + (IOPATH A Y (0.268:0.268:0.268) (0.178:0.178:0.178)) + (IOPATH B Y (0.220:0.220:0.220) (0.234:0.237:0.239)) + (IOPATH B Y (0.188:0.190:0.192) (0.137:0.137:0.137)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._366_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.507:0.507:0.507) (0.533:0.533:0.533)) + (IOPATH B X (0.397:0.397:0.397) (0.521:0.521:0.521)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._367_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.493:0.493:0.493) (0.460:0.462:0.463)) + (IOPATH B X (0.439:0.439:0.439) (0.469:0.469:0.470)) + (IOPATH C X (0.450:0.450:0.450) (0.499:0.499:0.499)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._368_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.170:0.170:0.170) (0.081:0.081:0.081)) + (IOPATH B Y (0.123:0.124:0.126) (0.079:0.079:0.079)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._369_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.330:0.330:0.330) (0.403:0.403:0.403)) + (IOPATH A2 X (0.381:0.381:0.381) (0.476:0.476:0.476)) + (IOPATH A3 X (0.378:0.378:0.378) (0.472:0.473:0.475)) + (IOPATH B1 X (0.178:0.178:0.178) (0.398:0.398:0.398)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._370_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.415:0.417:0.420) (0.473:0.473:0.473)) + (IOPATH B X (0.267:0.267:0.267) (0.410:0.410:0.410)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._371_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.215:0.217:0.218) (0.092:0.093:0.095)) + (IOPATH B Y (0.129:0.129:0.130) (0.072:0.072:0.072)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a22o_2") + (INSTANCE mprj2._372_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.325:0.325:0.325) (0.459:0.459:0.459)) + (IOPATH A2 X (0.273:0.276:0.280) (0.448:0.450:0.451)) + (IOPATH B1 X (0.259:0.259:0.259) (0.383:0.384:0.384)) + (IOPATH B2 X (0.262:0.263:0.263) (0.388:0.390:0.392)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._373_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.274:0.274:0.274) (0.191:0.191:0.191)) + (IOPATH A X (0.262:0.262:0.262) (0.354:0.354:0.354)) + (IOPATH B X (0.209:0.210:0.212) (0.176:0.176:0.176)) + (IOPATH B X (0.264:0.264:0.264) (0.283:0.285:0.286)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._374_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.603:0.603:0.603) (0.501:0.501:0.501)) + (IOPATH B X (0.677:0.677:0.677) (0.578:0.580:0.581)) + (IOPATH C X (0.632:0.632:0.632) (0.574:0.575:0.575)) + (IOPATH D X (0.641:0.641:0.642) (0.595:0.596:0.596)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._375_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.465:0.465:0.465) (0.468:0.468:0.468)) + (IOPATH B X (0.425:0.425:0.425) (0.466:0.466:0.466)) + (IOPATH C X (0.473:0.473:0.473) (0.507:0.510:0.512)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._376_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.258:0.258:0.258) (0.168:0.168:0.168)) + (IOPATH A X (0.239:0.239:0.239) (0.338:0.338:0.338)) + (IOPATH B X (0.179:0.181:0.182) (0.122:0.122:0.122)) + (IOPATH B X (0.219:0.219:0.219) (0.253:0.254:0.256)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._377_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.232:0.232:0.232) (0.129:0.129:0.129)) + (IOPATH A2 Y (0.265:0.268:0.270) (0.176:0.176:0.176)) + (IOPATH B1 Y (0.244:0.244:0.244) (0.123:0.123:0.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._378_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.461:0.461:0.461) (0.496:0.496:0.496)) + (IOPATH B X (0.332:0.332:0.332) (0.465:0.465:0.465)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._379_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.320:0.320:0.320) (0.443:0.443:0.443)) + (IOPATH A2 X (0.251:0.251:0.251) (0.382:0.382:0.383)) + (IOPATH B1 X (0.343:0.344:0.344) (0.265:0.268:0.271)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._380_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.226:0.226:0.226) (0.155:0.155:0.155)) + (IOPATH A2 Y (0.189:0.192:0.195) (0.102:0.103:0.103)) + (IOPATH B1 Y (0.144:0.145:0.146) (0.076:0.078:0.080)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._381_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.308:0.308:0.308) (0.418:0.418:0.418)) + (IOPATH A2 X (0.305:0.306:0.306) (0.389:0.391:0.394)) + (IOPATH B1_N X (0.460:0.463:0.466) (0.293:0.294:0.295)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._382_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.187:0.187:0.187) (0.095:0.095:0.095)) + (IOPATH B Y (0.132:0.133:0.135) (0.083:0.083:0.083)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._383_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.196:0.198:0.200) (0.134:0.134:0.134)) + (IOPATH B Y (0.151:0.151:0.151) (0.078:0.078:0.078)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._384_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.831:0.831:0.831) (0.976:0.976:0.976)) + (IOPATH B Y (0.699:0.699:0.699) (0.744:0.744:0.744)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._385_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.726:0.726:0.726) (0.863:0.863:0.863)) + (IOPATH B Y (0.546:0.546:0.546) (0.560:0.560:0.560)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._386_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.279:0.279:0.279) (0.239:0.240:0.241)) + (IOPATH B Y (0.294:0.294:0.295) (0.242:0.242:0.243)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__mux2_1") + (INSTANCE mprj2._387_) + (DELAY + (ABSOLUTE + (IOPATH A0 X (0.274:0.274:0.274) (0.666:0.666:0.666)) + (IOPATH A1 X (0.264:0.269:0.274) (0.663:0.673:0.684)) + (IOPATH S X (0.445:0.445:0.445) (0.763:0.763:0.763)) + (IOPATH S X (0.312:0.312:0.312) (0.742:0.742:0.742)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._388_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.266:0.266:0.266) (0.178:0.178:0.178)) + (IOPATH A X (0.250:0.250:0.250) (0.345:0.345:0.345)) + (IOPATH B X (0.239:0.239:0.239) (0.195:0.195:0.195)) + (IOPATH B X (0.282:0.282:0.282) (0.311:0.311:0.311)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._389_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.287:0.287:0.287) (1.605:1.605:1.605)) + (IOPATH B X (0.273:0.273:0.273) (1.560:1.560:1.560)) + (IOPATH C X (0.283:0.283:0.283) (1.494:1.494:1.494)) + (IOPATH D X (0.231:0.231:0.231) (1.324:1.324:1.324)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._390_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.338:0.338:0.338) (1.663:1.663:1.663)) + (IOPATH B X (0.273:0.273:0.273) (1.594:1.594:1.594)) + (IOPATH C X (0.273:0.273:0.273) (1.524:1.524:1.524)) + (IOPATH D X (0.272:0.272:0.272) (1.376:1.376:1.376)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._391_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.240:0.240:0.240) (1.556:1.556:1.556)) + (IOPATH B X (0.284:0.284:0.284) (1.538:1.538:1.538)) + (IOPATH C X (0.292:0.292:0.292) (1.473:1.473:1.473)) + (IOPATH D X (0.287:0.287:0.287) (1.319:1.319:1.319)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._392_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.287:0.287:0.287) (1.612:1.612:1.612)) + (IOPATH B X (0.226:0.226:0.226) (1.546:1.546:1.546)) + (IOPATH C X (0.190:0.191:0.192) (1.509:1.509:1.510)) + (IOPATH D X (0.177:0.177:0.178) (1.347:1.347:1.347)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._393_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.352:0.352:0.352) (1.698:1.698:1.698)) + (IOPATH B X (0.268:0.268:0.268) (1.621:1.621:1.621)) + (IOPATH C X (0.210:0.211:0.211) (1.569:1.569:1.569)) + (IOPATH D X (0.209:0.210:0.210) (1.419:1.420:1.420)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4b_2") + (INSTANCE mprj2._394_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.263:0.263:0.263) (1.589:1.589:1.589)) + (IOPATH B X (0.265:0.265:0.265) (1.520:1.520:1.520)) + (IOPATH C X (0.229:0.229:0.229) (1.456:1.456:1.456)) + (IOPATH D_N X (0.419:0.419:0.419) (1.417:1.417:1.417)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._395_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.157:0.157:0.157) (0.075:0.075:0.075)) + (IOPATH B Y (0.153:0.153:0.153) (0.094:0.094:0.094)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4bb_2") + (INSTANCE mprj2._396_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.186:0.187:0.187) (1.518:1.518:1.519)) + (IOPATH B X (0.277:0.277:0.277) (1.463:1.463:1.463)) + (IOPATH C_N X (0.397:0.397:0.397) (1.467:1.467:1.467)) + (IOPATH D_N X (0.360:0.360:0.360) (1.275:1.275:1.275)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._397_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.338:0.338:0.338) (1.669:1.669:1.669)) + (IOPATH B X (0.275:0.275:0.275) (1.601:1.601:1.601)) + (IOPATH C X (0.282:0.282:0.282) (1.534:1.534:1.534)) + (IOPATH D X (0.257:0.257:0.257) (1.375:1.375:1.375)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._398_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.277:0.277:0.277) (1.604:1.604:1.604)) + (IOPATH B X (0.306:0.306:0.306) (1.579:1.579:1.579)) + (IOPATH C X (0.245:0.245:0.245) (1.481:1.481:1.481)) + (IOPATH D X (0.230:0.230:0.230) (1.328:1.328:1.328)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._399_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.282:0.283:0.284) (1.803:1.803:1.803)) + (IOPATH B X (0.268:0.268:0.268) (1.747:1.747:1.747)) + (IOPATH C X (0.271:0.272:0.272) (1.687:1.688:1.688)) + (IOPATH D X (0.261:0.262:0.262) (1.527:1.527:1.527)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._400_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.204:0.205:0.206) (0.112:0.113:0.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._401_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.288:0.288:0.288) (1.610:1.610:1.610)) + (IOPATH B X (0.286:0.286:0.286) (1.570:1.570:1.570)) + (IOPATH C X (0.277:0.277:0.277) (1.496:1.496:1.496)) + (IOPATH D X (0.274:0.274:0.274) (1.345:1.345:1.345)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._402_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.307:0.307:0.307) (1.639:1.639:1.639)) + (IOPATH B X (0.278:0.278:0.278) (1.588:1.588:1.588)) + (IOPATH C X (0.241:0.241:0.241) (1.502:1.502:1.502)) + (IOPATH D X (0.296:0.296:0.296) (1.375:1.375:1.375)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._403_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.288:0.288:0.288) (1.580:1.580:1.580)) + (IOPATH B X (0.274:0.274:0.274) (1.534:1.534:1.534)) + (IOPATH C X (0.220:0.220:0.220) (1.440:1.440:1.440)) + (IOPATH D X (0.276:0.276:0.276) (1.315:1.315:1.315)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._404_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.245:0.245:0.245) (1.573:1.573:1.573)) + (IOPATH B X (0.257:0.257:0.257) (1.542:1.542:1.542)) + (IOPATH C X (0.253:0.253:0.253) (1.470:1.470:1.470)) + (IOPATH D X (0.259:0.259:0.259) (1.323:1.323:1.323)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._405_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.209:0.209:0.210) (1.667:1.667:1.667)) + (IOPATH B X (0.212:0.212:0.213) (1.633:1.633:1.633)) + (IOPATH C X (0.200:0.200:0.201) (1.551:1.552:1.552)) + (IOPATH D X (0.200:0.200:0.200) (1.404:1.404:1.404)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._406_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.296:0.296:0.296) (0.750:0.750:0.750)) + (IOPATH B X (0.244:0.244:0.244) (0.679:0.679:0.679)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._407_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.460:0.460:0.460) (0.423:0.423:0.423)) + (IOPATH B X (0.431:0.431:0.431) (0.430:0.430:0.430)) + (IOPATH C X (0.454:0.454:0.454) (0.462:0.462:0.462)) + (IOPATH D X (0.468:0.468:0.468) (0.486:0.486:0.486)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4b_2") + (INSTANCE mprj2._408_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.253:0.253:0.253) (1.630:1.630:1.630)) + (IOPATH B X (0.313:0.313:0.313) (1.590:1.590:1.590)) + (IOPATH C X (0.206:0.206:0.207) (1.505:1.505:1.505)) + (IOPATH D_N X (0.404:0.404:0.404) (1.441:1.441:1.441)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._409_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.239:0.239:0.239) (1.592:1.592:1.592)) + (IOPATH B X (0.265:0.265:0.265) (1.567:1.567:1.567)) + (IOPATH C X (0.245:0.245:0.245) (1.487:1.487:1.487)) + (IOPATH D X (0.305:0.305:0.305) (1.364:1.364:1.364)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4bb_2") + (INSTANCE mprj2._410_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.318:0.318:0.318) (1.509:1.509:1.509)) + (IOPATH B X (0.253:0.253:0.253) (1.426:1.426:1.426)) + (IOPATH C_N X (0.380:0.380:0.380) (1.428:1.428:1.428)) + (IOPATH D_N X (0.361:0.361:0.361) (1.255:1.255:1.255)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._411_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.317:0.317:0.318) (1.855:1.855:1.855)) + (IOPATH B X (0.313:0.314:0.315) (1.812:1.813:1.813)) + (IOPATH C X (0.302:0.303:0.303) (1.734:1.734:1.734)) + (IOPATH D X (0.294:0.295:0.295) (1.573:1.573:1.573)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._412_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.240:0.241:0.242) (0.144:0.144:0.145)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._413_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.218:0.218:0.218) (0.141:0.141:0.141)) + (IOPATH B Y (0.114:0.114:0.114) (0.080:0.080:0.080)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._414_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.201:0.201:0.201) (0.211:0.211:0.211)) + (IOPATH B Y (0.185:0.185:0.185) (0.180:0.180:0.180)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._415_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.244:0.245:0.245) (0.369:0.369:0.369)) + (IOPATH B X (0.276:0.276:0.276) (0.407:0.413:0.419)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._416_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.271:0.271:0.271) (0.293:0.293:0.293)) + (IOPATH A Y (0.284:0.284:0.284) (0.200:0.200:0.200)) + (IOPATH B Y (0.200:0.200:0.200) (0.237:0.242:0.247)) + (IOPATH B Y (0.190:0.195:0.200) (0.121:0.121:0.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._417_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.702:0.702:0.702) (0.570:0.570:0.570)) + (IOPATH B X (0.679:0.679:0.679) (0.598:0.598:0.598)) + (IOPATH C X (0.682:0.682:0.682) (0.621:0.621:0.621)) + (IOPATH D X (0.736:0.736:0.736) (0.685:0.685:0.685)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._418_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.376:0.376:0.376) (0.433:0.433:0.433)) + (IOPATH A2 X (0.308:0.308:0.308) (0.414:0.414:0.414)) + (IOPATH A3 X (0.386:0.386:0.386) (0.501:0.501:0.501)) + (IOPATH B1 X (0.197:0.197:0.197) (0.409:0.409:0.409)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._419_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.440:0.443:0.445) (0.511:0.511:0.511)) + (IOPATH B X (0.262:0.262:0.262) (0.404:0.404:0.404)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._420_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.174:0.174:0.174) (0.175:0.175:0.175)) + (IOPATH B Y (0.181:0.183:0.186) (0.212:0.212:0.212)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._421_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.229:0.229:0.229) (0.688:0.688:0.688)) + (IOPATH B X (0.260:0.260:0.260) (0.637:0.639:0.642)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._422_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.375:0.376:0.376) (0.488:0.489:0.490)) + (IOPATH B X (0.354:0.355:0.356) (0.418:0.419:0.419)) + (IOPATH C X (0.342:0.342:0.343) (0.442:0.443:0.443)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._423_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.290:0.290:0.290) (0.306:0.306:0.306)) + (IOPATH A Y (0.290:0.290:0.290) (0.216:0.216:0.216)) + (IOPATH B Y (0.193:0.194:0.195) (0.235:0.235:0.236)) + (IOPATH B Y (0.184:0.185:0.185) (0.114:0.115:0.116)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._424_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.404:0.404:0.404) (0.450:0.450:0.450)) + (IOPATH A2 X (0.335:0.335:0.335) (0.436:0.436:0.436)) + (IOPATH A3 X (0.384:0.384:0.384) (0.471:0.473:0.476)) + (IOPATH B1 X (0.230:0.230:0.230) (0.430:0.430:0.430)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand4_2") + (INSTANCE mprj2._425_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.214:0.214:0.214) (0.285:0.285:0.285)) + (IOPATH B Y (0.179:0.179:0.179) (0.255:0.255:0.255)) + (IOPATH C Y (0.221:0.221:0.221) (0.295:0.295:0.295)) + (IOPATH D Y (0.196:0.198:0.201) (0.322:0.322:0.322)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._426_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.366:0.367:0.367) (0.480:0.481:0.482)) + (IOPATH B X (0.334:0.334:0.334) (0.402:0.402:0.402)) + (IOPATH C X (0.361:0.363:0.365) (0.478:0.483:0.488)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._427_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.575:0.575:0.575) (0.499:0.499:0.499)) + (IOPATH B X (0.514:0.514:0.514) (0.487:0.487:0.487)) + (IOPATH C X (0.507:0.507:0.507) (0.497:0.497:0.497)) + (IOPATH D X (0.543:0.543:0.543) (0.552:0.552:0.552)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._428_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.435:0.435:0.435) (0.460:0.462:0.465)) + (IOPATH B X (0.379:0.379:0.379) (0.470:0.473:0.476)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211oi_2") + (INSTANCE mprj2._429_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.272:0.272:0.272) (0.108:0.108:0.108)) + (IOPATH A2 Y (0.387:0.392:0.396) (0.141:0.143:0.146)) + (IOPATH B1 Y (0.323:0.324:0.325) (0.108:0.108:0.108)) + (IOPATH C1 Y (0.225:0.225:0.225) (0.087:0.087:0.087)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._430_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.200:0.200:0.200) (0.199:0.199:0.199)) + (IOPATH B Y (0.183:0.184:0.184) (0.191:0.191:0.191)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o211a_2") + (INSTANCE mprj2._431_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.414:0.414:0.414) (0.517:0.517:0.517)) + (IOPATH A2 X (0.372:0.372:0.372) (0.454:0.454:0.455)) + (IOPATH B1 X (0.377:0.378:0.379) (0.260:0.262:0.263)) + (IOPATH C1 X (0.381:0.381:0.382) (0.326:0.327:0.328)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._432_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.430:0.430:0.430) (0.446:0.446:0.446)) + (IOPATH B X (0.420:0.420:0.420) (0.471:0.471:0.471)) + (IOPATH C X (0.435:0.435:0.435) (0.488:0.489:0.490)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ai_2") + (INSTANCE mprj2._433_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.228:0.228:0.228) (0.131:0.131:0.131)) + (IOPATH A2 Y (0.221:0.223:0.224) (0.126:0.127:0.128)) + (IOPATH B1 Y (0.198:0.199:0.200) (0.156:0.156:0.157)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._434_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.183:0.183:0.183) (0.105:0.105:0.105)) + (IOPATH A2 Y (0.239:0.241:0.242) (0.131:0.132:0.132)) + (IOPATH B1 Y (0.160:0.164:0.168) (0.077:0.084:0.090)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._435_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.225:0.225:0.225) (0.687:0.687:0.687)) + (IOPATH B X (0.188:0.188:0.189) (0.610:0.611:0.612)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._436_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.155:0.155:0.155) (0.153:0.153:0.153)) + (IOPATH B Y (0.129:0.131:0.133) (0.136:0.136:0.136)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._437_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.367:0.368:0.368) (0.481:0.482:0.483)) + (IOPATH B X (0.319:0.320:0.320) (0.406:0.406:0.406)) + (IOPATH C X (0.353:0.353:0.353) (0.424:0.427:0.430)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._438_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.442:0.442:0.442) (0.393:0.393:0.393)) + (IOPATH B X (0.469:0.469:0.469) (0.452:0.452:0.452)) + (IOPATH C X (0.522:0.522:0.522) (0.532:0.532:0.532)) + (IOPATH D X (0.492:0.492:0.492) (0.501:0.501:0.501)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._439_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.512:0.512:0.512) (0.468:0.471:0.473)) + (IOPATH B X (0.465:0.465:0.465) (0.477:0.479:0.482)) + (IOPATH C X (0.470:0.470:0.470) (0.502:0.504:0.506)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._440_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.159:0.159:0.159) (0.086:0.086:0.086)) + (IOPATH A2 Y (0.198:0.201:0.204) (0.104:0.104:0.104)) + (IOPATH B1 Y (0.162:0.164:0.165) (0.082:0.082:0.082)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._441_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.360:0.360:0.360) (0.440:0.440:0.440)) + (IOPATH B X (0.345:0.346:0.346) (0.451:0.453:0.454)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._442_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.196:0.196:0.196) (0.117:0.117:0.117)) + (IOPATH B Y (0.126:0.128:0.129) (0.084:0.084:0.084)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._443_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.152:0.152:0.153) (0.078:0.078:0.078)) + (IOPATH B Y (0.127:0.127:0.127) (0.070:0.070:0.070)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._444_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.284:0.284:0.284) (0.380:0.380:0.380)) + (IOPATH B X (0.310:0.310:0.310) (0.443:0.443:0.443)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._445_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.728:0.728:0.728) (0.551:0.554:0.556)) + (IOPATH B X (0.696:0.696:0.696) (0.577:0.580:0.582)) + (IOPATH C X (0.702:0.702:0.702) (0.604:0.606:0.608)) + (IOPATH D X (0.697:0.697:0.697) (0.623:0.624:0.625)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._446_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.304:0.304:0.304) (0.414:0.414:0.414)) + (IOPATH A2 X (0.254:0.254:0.254) (0.363:0.364:0.365)) + (IOPATH B1_N X (0.509:0.511:0.514) (0.382:0.382:0.382)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._447_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.278:0.278:0.278) (0.198:0.198:0.198)) + (IOPATH A X (0.269:0.269:0.269) (0.359:0.359:0.359)) + (IOPATH B X (0.213:0.215:0.217) (0.187:0.187:0.187)) + (IOPATH B X (0.273:0.273:0.273) (0.287:0.289:0.292)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._448_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.242:0.242:0.242) (0.173:0.173:0.173)) + (IOPATH A2 Y (0.243:0.246:0.248) (0.180:0.180:0.180)) + (IOPATH B1 Y (0.183:0.183:0.183) (0.086:0.086:0.086)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._449_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.387:0.387:0.387) (0.461:0.461:0.461)) + (IOPATH B X (0.444:0.444:0.444) (0.551:0.551:0.551)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._450_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.414:0.414:0.414) (0.442:0.444:0.447)) + (IOPATH B X (0.351:0.351:0.351) (0.458:0.459:0.460)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._451_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.183:0.183:0.183) (0.088:0.088:0.088)) + (IOPATH B Y (0.130:0.131:0.132) (0.076:0.076:0.076)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._452_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.493:0.493:0.493) (0.488:0.488:0.488)) + (IOPATH B X (0.535:0.535:0.535) (0.526:0.529:0.531)) + (IOPATH C X (0.486:0.486:0.486) (0.526:0.527:0.528)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._453_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.237:0.237:0.237) (0.137:0.137:0.137)) + (IOPATH B Y (0.155:0.156:0.157) (0.083:0.083:0.083)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._454_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.174:0.175:0.177) (0.104:0.104:0.104)) + (IOPATH B Y (0.106:0.110:0.114) (0.077:0.077:0.078)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._455_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.579:0.579:0.579) (0.497:0.497:0.497)) + (IOPATH B X (0.525:0.525:0.525) (0.486:0.486:0.486)) + (IOPATH C X (0.616:0.616:0.616) (0.564:0.566:0.569)) + (IOPATH D X (0.575:0.575:0.575) (0.554:0.556:0.557)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._456_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.287:0.287:0.287) (0.198:0.198:0.198)) + (IOPATH A X (0.274:0.274:0.274) (0.361:0.361:0.361)) + (IOPATH B X (0.199:0.200:0.202) (0.144:0.144:0.144)) + (IOPATH B X (0.243:0.243:0.243) (0.268:0.269:0.270)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._457_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.357:0.357:0.357) (0.432:0.432:0.432)) + (IOPATH B X (0.310:0.310:0.310) (0.416:0.419:0.421)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._458_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.274:0.274:0.274) (0.189:0.189:0.189)) + (IOPATH A X (0.261:0.261:0.261) (0.353:0.353:0.353)) + (IOPATH B X (0.181:0.183:0.185) (0.135:0.136:0.136)) + (IOPATH B X (0.230:0.231:0.231) (0.255:0.257:0.259)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._459_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.525:0.525:0.525) (0.465:0.465:0.465)) + (IOPATH B X (0.522:0.522:0.522) (0.506:0.506:0.506)) + (IOPATH C X (0.509:0.509:0.509) (0.514:0.514:0.514)) + (IOPATH D X (0.560:0.560:0.560) (0.574:0.574:0.574)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._460_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.580:0.580:0.580) (0.515:0.517:0.520)) + (IOPATH B X (0.525:0.525:0.525) (0.531:0.532:0.533)) + (IOPATH C X (0.523:0.523:0.523) (0.541:0.543:0.546)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._461_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.303:0.303:0.303) (0.413:0.413:0.413)) + (IOPATH A2 X (0.242:0.242:0.242) (0.355:0.356:0.357)) + (IOPATH B1_N X (0.491:0.493:0.494) (0.347:0.348:0.348)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._462_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.137:0.137:0.137) (0.140:0.140:0.140)) + (IOPATH B Y (0.166:0.168:0.169) (0.186:0.186:0.186)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._463_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.280:0.280:0.280) (0.190:0.190:0.190)) + (IOPATH A X (0.266:0.266:0.266) (0.355:0.355:0.355)) + (IOPATH B X (0.210:0.212:0.213) (0.165:0.166:0.166)) + (IOPATH B X (0.261:0.261:0.261) (0.279:0.280:0.282)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._464_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.393:0.393:0.393) (0.407:0.407:0.407)) + (IOPATH B X (0.418:0.418:0.418) (0.460:0.460:0.460)) + (IOPATH C X (0.462:0.462:0.462) (0.506:0.508:0.510)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._465_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.261:0.261:0.261) (0.284:0.284:0.284)) + (IOPATH A Y (0.272:0.272:0.272) (0.190:0.190:0.190)) + (IOPATH B Y (0.187:0.189:0.192) (0.229:0.229:0.229)) + (IOPATH B Y (0.179:0.179:0.180) (0.110:0.112:0.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._466_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.481:0.481:0.481) (0.416:0.416:0.416)) + (IOPATH B X (0.517:0.517:0.517) (0.484:0.484:0.484)) + (IOPATH C X (0.520:0.520:0.520) (0.504:0.504:0.504)) + (IOPATH D X (0.574:0.574:0.575) (0.554:0.556:0.557)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._467_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.268:0.268:0.268) (0.180:0.180:0.180)) + (IOPATH A X (0.252:0.252:0.252) (0.347:0.347:0.347)) + (IOPATH B X (0.179:0.180:0.181) (0.120:0.120:0.120)) + (IOPATH B X (0.218:0.218:0.218) (0.252:0.253:0.255)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._468_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.266:0.266:0.266) (0.180:0.180:0.180)) + (IOPATH A X (0.251:0.251:0.251) (0.346:0.346:0.346)) + (IOPATH B X (0.176:0.178:0.181) (0.127:0.127:0.127)) + (IOPATH B X (0.223:0.223:0.223) (0.251:0.253:0.255)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._469_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.400:0.400:0.400) (0.420:0.420:0.420)) + (IOPATH B X (0.405:0.405:0.405) (0.462:0.462:0.462)) + (IOPATH C X (0.407:0.407:0.407) (0.488:0.488:0.488)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._470_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.413:0.413:0.413) (0.431:0.431:0.431)) + (IOPATH B X (0.370:0.370:0.370) (0.409:0.411:0.414)) + (IOPATH C X (0.368:0.368:0.368) (0.432:0.433:0.435)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._471_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.576:0.576:0.576) (0.512:0.514:0.517)) + (IOPATH B X (0.520:0.521:0.521) (0.528:0.529:0.530)) + (IOPATH C X (0.508:0.508:0.508) (0.535:0.536:0.538)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._472_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.135:0.135:0.135) (0.138:0.138:0.138)) + (IOPATH B Y (0.160:0.162:0.163) (0.179:0.179:0.179)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._473_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.271:0.271:0.271) (0.186:0.186:0.186)) + (IOPATH A X (0.257:0.257:0.257) (0.351:0.351:0.351)) + (IOPATH B X (0.200:0.202:0.203) (0.159:0.159:0.160)) + (IOPATH B X (0.251:0.251:0.251) (0.274:0.275:0.277)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._474_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.395:0.395:0.395) (0.409:0.409:0.409)) + (IOPATH B X (0.427:0.427:0.427) (0.467:0.467:0.467)) + (IOPATH C X (0.466:0.466:0.466) (0.509:0.511:0.512)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._475_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.273:0.273:0.273) (0.295:0.295:0.295)) + (IOPATH A Y (0.285:0.285:0.285) (0.202:0.202:0.202)) + (IOPATH B Y (0.188:0.191:0.193) (0.230:0.230:0.230)) + (IOPATH B Y (0.184:0.184:0.184) (0.112:0.114:0.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._476_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.283:0.283:0.283) (0.195:0.195:0.195)) + (IOPATH A X (0.271:0.271:0.271) (0.358:0.358:0.358)) + (IOPATH B X (0.188:0.189:0.191) (0.127:0.127:0.127)) + (IOPATH B X (0.227:0.228:0.228) (0.258:0.259:0.260)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._477_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.520:0.520:0.520) (0.462:0.462:0.462)) + (IOPATH B X (0.480:0.480:0.480) (0.462:0.462:0.462)) + (IOPATH C X (0.502:0.502:0.502) (0.509:0.509:0.509)) + (IOPATH D X (0.554:0.554:0.554) (0.570:0.570:0.570)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._478_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.679:0.679:0.679) (0.525:0.528:0.530)) + (IOPATH B X (0.640:0.640:0.640) (0.556:0.557:0.558)) + (IOPATH C X (0.629:0.629:0.629) (0.564:0.565:0.567)) + (IOPATH D X (0.649:0.649:0.649) (0.588:0.591:0.593)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a41o_2") + (INSTANCE mprj2._479_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.471:0.471:0.471) (0.458:0.458:0.458)) + (IOPATH A2 X (0.480:0.480:0.480) (0.504:0.504:0.504)) + (IOPATH A3 X (0.502:0.502:0.502) (0.547:0.547:0.547)) + (IOPATH A4 X (0.487:0.487:0.487) (0.516:0.517:0.519)) + (IOPATH B1 X (0.204:0.204:0.204) (0.447:0.447:0.447)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._480_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.431:0.433:0.436) (0.500:0.500:0.501)) + (IOPATH B X (0.250:0.256:0.261) (0.386:0.387:0.388)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._481_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.261:0.261:0.261) (0.170:0.170:0.170)) + (IOPATH A X (0.242:0.242:0.242) (0.339:0.339:0.339)) + (IOPATH B X (0.203:0.205:0.207) (0.169:0.169:0.169)) + (IOPATH B X (0.261:0.261:0.261) (0.275:0.277:0.279)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._482_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.471:0.471:0.471) (0.471:0.471:0.471)) + (IOPATH B X (0.461:0.461:0.461) (0.491:0.491:0.491)) + (IOPATH C X (0.510:0.510:0.511) (0.534:0.536:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._483_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.194:0.194:0.194) (0.115:0.115:0.115)) + (IOPATH A2 Y (0.231:0.234:0.236) (0.162:0.162:0.162)) + (IOPATH B1 Y (0.191:0.191:0.191) (0.091:0.091:0.091)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._484_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.171:0.172:0.173) (0.101:0.101:0.101)) + (IOPATH B Y (0.138:0.138:0.138) (0.075:0.075:0.075)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._485_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.480:0.480:0.480) (0.414:0.414:0.414)) + (IOPATH B X (0.525:0.525:0.525) (0.490:0.490:0.490)) + (IOPATH C X (0.524:0.524:0.524) (0.507:0.507:0.507)) + (IOPATH D X (0.586:0.586:0.586) (0.555:0.558:0.561)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._486_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.266:0.266:0.266) (0.176:0.176:0.176)) + (IOPATH A X (0.249:0.249:0.249) (0.344:0.344:0.344)) + (IOPATH B X (0.192:0.193:0.194) (0.139:0.139:0.139)) + (IOPATH B X (0.235:0.235:0.235) (0.263:0.265:0.266)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._487_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.264:0.264:0.264) (0.171:0.171:0.171)) + (IOPATH A X (0.244:0.244:0.244) (0.341:0.341:0.341)) + (IOPATH B X (0.184:0.187:0.189) (0.133:0.133:0.133)) + (IOPATH B X (0.231:0.232:0.232) (0.255:0.257:0.259)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._488_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.438:0.438:0.438) (0.466:0.466:0.466)) + (IOPATH B X (0.286:0.287:0.287) (0.514:0.515:0.516)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._489_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.357:0.357:0.357) (0.437:0.437:0.437)) + (IOPATH B X (0.378:0.378:0.378) (0.496:0.496:0.496)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._490_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.189:0.189:0.189) (0.100:0.100:0.100)) + (IOPATH B Y (0.130:0.130:0.131) (0.077:0.077:0.078)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._491_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.230:0.230:0.230) (0.688:0.688:0.688)) + (IOPATH B X (0.195:0.195:0.195) (0.613:0.614:0.615)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._492_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.177:0.177:0.177) (0.178:0.178:0.178)) + (IOPATH B Y (0.154:0.155:0.156) (0.162:0.162:0.162)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._493_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.353:0.353:0.354) (0.472:0.473:0.474)) + (IOPATH B X (0.324:0.325:0.325) (0.410:0.410:0.410)) + (IOPATH C X (0.366:0.366:0.366) (0.442:0.445:0.447)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._494_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.586:0.586:0.586) (0.496:0.496:0.496)) + (IOPATH B X (0.626:0.626:0.626) (0.571:0.571:0.571)) + (IOPATH C X (0.654:0.654:0.654) (0.617:0.617:0.617)) + (IOPATH D X (0.612:0.612:0.612) (0.580:0.580:0.580)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._495_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.252:0.252:0.252) (0.276:0.276:0.276)) + (IOPATH A Y (0.264:0.264:0.264) (0.181:0.181:0.181)) + (IOPATH B Y (0.193:0.194:0.194) (0.231:0.233:0.235)) + (IOPATH B Y (0.181:0.183:0.184) (0.114:0.115:0.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._496_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.231:0.231:0.231) (0.696:0.696:0.696)) + (IOPATH B X (0.240:0.240:0.240) (0.636:0.638:0.640)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._497_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.151:0.151:0.151) (0.148:0.148:0.148)) + (IOPATH B Y (0.145:0.148:0.151) (0.167:0.167:0.168)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._498_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.359:0.360:0.361) (0.477:0.478:0.479)) + (IOPATH B X (0.347:0.347:0.347) (0.412:0.412:0.412)) + (IOPATH C X (0.364:0.364:0.365) (0.435:0.437:0.438)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._499_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.366:0.366:0.366) (0.448:0.448:0.448)) + (IOPATH B X (0.319:0.319:0.319) (0.442:0.442:0.442)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._500_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.369:0.369:0.370) (0.417:0.419:0.422)) + (IOPATH B X (0.335:0.335:0.335) (0.446:0.447:0.448)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._501_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.172:0.172:0.172) (0.094:0.094:0.094)) + (IOPATH A2 Y (0.208:0.209:0.211) (0.107:0.108:0.108)) + (IOPATH B1 Y (0.163:0.164:0.165) (0.072:0.072:0.072)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._502_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.454:0.454:0.454) (0.461:0.461:0.461)) + (IOPATH B X (0.456:0.456:0.456) (0.472:0.474:0.477)) + (IOPATH C X (0.433:0.433:0.433) (0.486:0.487:0.487)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._503_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.208:0.208:0.208) (0.126:0.126:0.126)) + (IOPATH B Y (0.126:0.127:0.128) (0.074:0.074:0.074)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._504_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.166:0.168:0.169) (0.090:0.090:0.090)) + (IOPATH B Y (0.140:0.140:0.140) (0.074:0.074:0.074)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._505_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.328:0.328:0.328) (0.414:0.414:0.414)) + (IOPATH B X (0.302:0.302:0.302) (0.436:0.436:0.436)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._506_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.465:0.465:0.465) (0.440:0.443:0.446)) + (IOPATH B X (0.439:0.439:0.439) (0.468:0.469:0.470)) + (IOPATH C X (0.438:0.438:0.438) (0.487:0.488:0.489)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._507_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.305:0.305:0.305) (0.415:0.415:0.415)) + (IOPATH A2 X (0.264:0.264:0.264) (0.367:0.369:0.370)) + (IOPATH B1_N X (0.475:0.476:0.478) (0.317:0.317:0.317)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._508_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.450:0.450:0.450) (0.504:0.504:0.504)) + (IOPATH B X (0.413:0.413:0.414) (0.502:0.504:0.505)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._509_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.209:0.209:0.209) (0.128:0.128:0.128)) + (IOPATH B Y (0.126:0.128:0.129) (0.080:0.080:0.080)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._510_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.172:0.173:0.174) (0.110:0.110:0.110)) + (IOPATH B Y (0.130:0.130:0.130) (0.072:0.072:0.072)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._511_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.282:0.282:0.282) (0.199:0.199:0.199)) + (IOPATH A X (0.272:0.272:0.272) (0.360:0.360:0.360)) + (IOPATH B X (0.198:0.199:0.199) (0.151:0.151:0.151)) + (IOPATH B X (0.244:0.244:0.244) (0.270:0.271:0.272)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._512_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.286:0.286:0.286) (0.196:0.196:0.196)) + (IOPATH A2 Y (0.264:0.265:0.266) (0.162:0.162:0.162)) + (IOPATH B1 Y (0.225:0.225:0.225) (0.103:0.103:0.103)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._513_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.540:0.540:0.540) (0.471:0.471:0.471)) + (IOPATH B X (0.587:0.587:0.587) (0.549:0.549:0.549)) + (IOPATH C X (0.552:0.552:0.552) (0.541:0.541:0.541)) + (IOPATH D X (0.552:0.552:0.552) (0.533:0.535:0.536)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._514_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.151:0.160:0.169) (0.098:0.100:0.103)) + (IOPATH B Y (0.125:0.127:0.129) (0.081:0.081:0.081)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._515_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.477:0.477:0.477) (0.433:0.433:0.433)) + (IOPATH B X (0.445:0.445:0.445) (0.435:0.435:0.435)) + (IOPATH C X (0.459:0.459:0.459) (0.465:0.465:0.465)) + (IOPATH D X (0.492:0.492:0.492) (0.516:0.516:0.516)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._516_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.708:0.709:0.709) (0.540:0.543:0.545)) + (IOPATH B X (0.697:0.697:0.697) (0.586:0.587:0.588)) + (IOPATH C X (0.696:0.696:0.697) (0.607:0.608:0.609)) + (IOPATH D X (0.716:0.717:0.717) (0.628:0.630:0.632)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._517_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.302:0.302:0.302) (0.412:0.412:0.412)) + (IOPATH A2 X (0.265:0.265:0.265) (0.361:0.363:0.365)) + (IOPATH B1_N X (0.510:0.512:0.515) (0.384:0.384:0.384)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._518_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.289:0.289:0.289) (0.210:0.210:0.210)) + (IOPATH A X (0.283:0.283:0.283) (0.368:0.368:0.368)) + (IOPATH B X (0.218:0.221:0.223) (0.192:0.192:0.192)) + (IOPATH B X (0.279:0.279:0.279) (0.291:0.293:0.295)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._519_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.266:0.266:0.266) (0.192:0.192:0.192)) + (IOPATH A2 Y (0.260:0.263:0.265) (0.191:0.191:0.191)) + (IOPATH B1 Y (0.207:0.207:0.207) (0.101:0.101:0.101)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._520_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.563:0.563:0.563) (0.533:0.533:0.533)) + (IOPATH B X (0.513:0.513:0.513) (0.539:0.539:0.539)) + (IOPATH C X (0.560:0.560:0.561) (0.570:0.573:0.576)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._521_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.170:0.170:0.170) (0.082:0.082:0.082)) + (IOPATH B Y (0.133:0.134:0.135) (0.089:0.090:0.090)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._522_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.206:0.206:0.206) (0.126:0.126:0.126)) + (IOPATH B Y (0.137:0.138:0.140) (0.091:0.091:0.092)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._523_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.164:0.164:0.164) (0.166:0.166:0.166)) + (IOPATH B Y (0.146:0.148:0.149) (0.158:0.158:0.158)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._524_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.383:0.386:0.389) (0.439:0.440:0.440)) + (IOPATH B X (0.265:0.265:0.265) (0.396:0.400:0.404)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._525_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.613:0.613:0.613) (0.522:0.522:0.522)) + (IOPATH B X (0.579:0.579:0.579) (0.542:0.542:0.542)) + (IOPATH C X (0.548:0.548:0.548) (0.523:0.523:0.523)) + (IOPATH D X (0.594:0.594:0.594) (0.587:0.587:0.587)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._526_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.560:0.560:0.560) (0.539:0.542:0.544)) + (IOPATH B X (0.499:0.499:0.499) (0.549:0.552:0.554)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._527_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.164:0.164:0.164) (0.088:0.088:0.088)) + (IOPATH A2 Y (0.205:0.209:0.212) (0.107:0.108:0.108)) + (IOPATH B1 Y (0.198:0.198:0.199) (0.112:0.112:0.112)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._528_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.284:0.284:0.284) (0.207:0.207:0.207)) + (IOPATH A X (0.279:0.279:0.279) (0.366:0.366:0.366)) + (IOPATH B X (0.213:0.214:0.215) (0.179:0.179:0.180)) + (IOPATH B X (0.266:0.266:0.266) (0.288:0.289:0.290)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._529_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.252:0.252:0.252) (0.183:0.183:0.183)) + (IOPATH A2 Y (0.247:0.248:0.249) (0.174:0.174:0.174)) + (IOPATH B1 Y (0.190:0.190:0.190) (0.091:0.091:0.091)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._530_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.547:0.547:0.547) (0.524:0.524:0.524)) + (IOPATH B X (0.491:0.491:0.491) (0.523:0.523:0.523)) + (IOPATH C X (0.534:0.534:0.534) (0.559:0.560:0.561)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._531_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.179:0.179:0.179) (0.087:0.087:0.087)) + (IOPATH B Y (0.136:0.137:0.139) (0.089:0.090:0.090)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._532_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.423:0.423:0.423) (0.380:0.380:0.380)) + (IOPATH B X (0.450:0.450:0.450) (0.438:0.438:0.438)) + (IOPATH C X (0.528:0.528:0.528) (0.536:0.536:0.536)) + (IOPATH D X (0.537:0.537:0.537) (0.533:0.534:0.535)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._533_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.284:0.284:0.284) (0.196:0.196:0.196)) + (IOPATH A X (0.272:0.272:0.272) (0.360:0.360:0.360)) + (IOPATH B X (0.197:0.198:0.199) (0.143:0.144:0.144)) + (IOPATH B X (0.241:0.241:0.241) (0.267:0.268:0.269)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._534_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.489:0.489:0.489) (0.422:0.422:0.422)) + (IOPATH B X (0.516:0.516:0.516) (0.481:0.481:0.481)) + (IOPATH C X (0.595:0.595:0.595) (0.581:0.581:0.581)) + (IOPATH D X (0.564:0.564:0.564) (0.564:0.564:0.564)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._535_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.198:0.199:0.200) (0.234:0.234:0.234)) + (IOPATH B Y (0.169:0.171:0.174) (0.188:0.188:0.188)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._536_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.281:0.281:0.281) (0.408:0.408:0.408)) + (IOPATH A2 X (0.222:0.222:0.223) (0.344:0.346:0.348)) + (IOPATH B1 X (0.257:0.258:0.258) (0.230:0.236:0.241)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._537_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.594:0.594:0.594) (0.503:0.503:0.503)) + (IOPATH B X (0.635:0.635:0.635) (0.547:0.550:0.552)) + (IOPATH C X (0.591:0.591:0.591) (0.539:0.542:0.544)) + (IOPATH D X (0.595:0.595:0.595) (0.555:0.557:0.560)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._538_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.264:0.264:0.264) (0.287:0.287:0.287)) + (IOPATH A Y (0.277:0.277:0.277) (0.192:0.192:0.192)) + (IOPATH B Y (0.206:0.206:0.207) (0.246:0.251:0.256)) + (IOPATH B Y (0.198:0.202:0.206) (0.125:0.126:0.127)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._539_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.215:0.215:0.215) (0.131:0.131:0.131)) + (IOPATH B Y (0.137:0.139:0.141) (0.094:0.094:0.095)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._540_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.192:0.192:0.192) (0.198:0.198:0.198)) + (IOPATH B Y (0.163:0.165:0.168) (0.186:0.186:0.186)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._541_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.422:0.422:0.422) (0.445:0.445:0.445)) + (IOPATH B X (0.286:0.286:0.286) (0.423:0.426:0.429)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._542_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.350:0.350:0.350) (0.375:0.375:0.375)) + (IOPATH B X (0.428:0.428:0.428) (0.479:0.479:0.479)) + (IOPATH C X (0.405:0.405:0.405) (0.455:0.457:0.459)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._543_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.263:0.263:0.263) (0.285:0.285:0.285)) + (IOPATH A Y (0.275:0.275:0.275) (0.191:0.191:0.191)) + (IOPATH B Y (0.198:0.199:0.199) (0.237:0.240:0.243)) + (IOPATH B Y (0.189:0.191:0.193) (0.119:0.120:0.120)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._544_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.341:0.341:0.341) (0.370:0.370:0.370)) + (IOPATH B X (0.420:0.420:0.420) (0.474:0.474:0.474)) + (IOPATH C X (0.390:0.390:0.390) (0.471:0.471:0.471)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._545_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.421:0.421:0.421) (0.436:0.436:0.436)) + (IOPATH B X (0.381:0.381:0.381) (0.417:0.419:0.422)) + (IOPATH C X (0.370:0.370:0.370) (0.434:0.435:0.437)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._546_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.584:0.584:0.584) (0.517:0.519:0.522)) + (IOPATH B X (0.531:0.531:0.531) (0.524:0.527:0.529)) + (IOPATH C X (0.513:0.513:0.513) (0.537:0.539:0.540)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._547_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.306:0.306:0.306) (0.415:0.415:0.415)) + (IOPATH A2 X (0.246:0.246:0.246) (0.355:0.356:0.357)) + (IOPATH B1_N X (0.492:0.494:0.495) (0.349:0.349:0.349)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._548_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.141:0.141:0.141) (0.145:0.145:0.145)) + (IOPATH B Y (0.165:0.167:0.168) (0.185:0.185:0.185)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._549_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.270:0.270:0.270) (0.184:0.184:0.184)) + (IOPATH A X (0.256:0.256:0.256) (0.349:0.349:0.349)) + (IOPATH B X (0.201:0.202:0.204) (0.160:0.161:0.161)) + (IOPATH B X (0.252:0.252:0.252) (0.274:0.275:0.277)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._550_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.413:0.413:0.413) (0.423:0.423:0.423)) + (IOPATH B X (0.406:0.406:0.406) (0.450:0.450:0.450)) + (IOPATH C X (0.463:0.464:0.464) (0.507:0.509:0.510)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._551_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.275:0.275:0.275) (0.294:0.294:0.294)) + (IOPATH A Y (0.278:0.278:0.278) (0.201:0.201:0.201)) + (IOPATH B Y (0.185:0.187:0.189) (0.226:0.226:0.226)) + (IOPATH B Y (0.174:0.174:0.174) (0.107:0.109:0.110)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._552_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.278:0.278:0.278) (0.197:0.197:0.197)) + (IOPATH A X (0.269:0.269:0.269) (0.359:0.359:0.359)) + (IOPATH B X (0.176:0.177:0.179) (0.119:0.119:0.119)) + (IOPATH B X (0.216:0.216:0.216) (0.251:0.252:0.254)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._553_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.446:0.446:0.446) (0.400:0.400:0.400)) + (IOPATH B X (0.537:0.537:0.537) (0.520:0.520:0.520)) + (IOPATH C X (0.542:0.542:0.542) (0.549:0.549:0.549)) + (IOPATH D X (0.478:0.478:0.478) (0.491:0.491:0.491)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._554_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.715:0.715:0.715) (0.545:0.548:0.551)) + (IOPATH B X (0.678:0.678:0.678) (0.569:0.572:0.574)) + (IOPATH C X (0.662:0.662:0.662) (0.583:0.584:0.586)) + (IOPATH D X (0.679:0.679:0.679) (0.606:0.608:0.610)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a41o_2") + (INSTANCE mprj2._555_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.442:0.442:0.442) (0.438:0.438:0.438)) + (IOPATH A2 X (0.486:0.486:0.486) (0.506:0.506:0.506)) + (IOPATH A3 X (0.496:0.496:0.496) (0.542:0.542:0.542)) + (IOPATH A4 X (0.473:0.473:0.473) (0.505:0.506:0.508)) + (IOPATH B1 X (0.182:0.182:0.182) (0.429:0.429:0.429)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._556_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.438:0.441:0.444) (0.510:0.510:0.510)) + (IOPATH B X (0.244:0.250:0.256) (0.380:0.381:0.383)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._557_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.305:0.305:0.305) (0.220:0.220:0.220)) + (IOPATH A X (0.299:0.299:0.299) (0.377:0.377:0.377)) + (IOPATH B X (0.222:0.225:0.227) (0.188:0.188:0.188)) + (IOPATH B X (0.282:0.282:0.282) (0.288:0.291:0.293)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3_2") + (INSTANCE mprj2._558_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.223:0.223:0.223) (0.293:0.293:0.293)) + (IOPATH B Y (0.206:0.206:0.206) (0.265:0.265:0.265)) + (IOPATH C Y (0.193:0.195:0.198) (0.293:0.293:0.293)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21o_2") + (INSTANCE mprj2._559_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.339:0.339:0.339) (0.426:0.426:0.426)) + (IOPATH A2 X (0.316:0.316:0.316) (0.411:0.413:0.416)) + (IOPATH B1 X (0.210:0.210:0.210) (0.380:0.380:0.380)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._560_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.270:0.270:0.271) (0.397:0.402:0.408)) + (IOPATH B X (0.244:0.246:0.248) (0.378:0.378:0.379)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._561_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.477:0.477:0.477) (0.412:0.412:0.412)) + (IOPATH B X (0.500:0.500:0.500) (0.468:0.468:0.468)) + (IOPATH C X (0.518:0.518:0.518) (0.502:0.502:0.502)) + (IOPATH D X (0.593:0.593:0.593) (0.562:0.565:0.568)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._562_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.248:0.248:0.248) (0.276:0.276:0.276)) + (IOPATH A Y (0.269:0.269:0.269) (0.179:0.179:0.179)) + (IOPATH B Y (0.205:0.206:0.207) (0.272:0.277:0.282)) + (IOPATH B Y (0.223:0.228:0.232) (0.126:0.126:0.127)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._563_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.257:0.257:0.257) (0.167:0.167:0.167)) + (IOPATH A X (0.238:0.238:0.238) (0.337:0.337:0.337)) + (IOPATH B X (0.176:0.178:0.180) (0.127:0.127:0.127)) + (IOPATH B X (0.222:0.223:0.223) (0.250:0.252:0.255)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._564_) + (DELAY + (ABSOLUTE + (IOPATH A X (1.003:1.003:1.003) (1.257:1.257:1.257)) + (IOPATH B X (1.019:1.019:1.019) (1.226:1.226:1.226)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._565_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.344:0.344:0.344) (0.381:0.381:0.381)) + (IOPATH B Y (0.370:0.370:0.370) (0.404:0.404:0.404)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__mux4_2") + (INSTANCE mprj2._566_) + (DELAY + (ABSOLUTE + (IOPATH A0 X (0.686:0.686:0.686) (1.235:1.235:1.235)) + (IOPATH A1 X (0.682:0.682:0.682) (1.205:1.205:1.205)) + (IOPATH A2 X (0.691:0.691:0.691) (1.241:1.241:1.241)) + (IOPATH A3 X (0.668:0.668:0.668) (1.240:1.240:1.240)) + (IOPATH S0 X (0.925:0.925:0.925) (1.385:1.385:1.385)) + (IOPATH S0 X (0.746:0.746:0.746) (1.212:1.212:1.212)) + (IOPATH S1 X (0.676:0.676:0.676) (0.961:0.961:0.961)) + (IOPATH S1 X (0.628:0.628:0.628) (0.910:0.910:0.910)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._567_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.218:0.219:0.220) (0.175:0.176:0.176)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._568_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.424:0.424:0.424) (0.431:0.431:0.431)) + (IOPATH B X (0.665:0.667:0.670) (0.817:0.817:0.817)) + (IOPATH C X (0.602:0.604:0.605) (0.763:0.763:0.764)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._569_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.290:0.290:0.290) (0.420:0.420:0.420)) + (IOPATH B Y (0.115:0.115:0.115) (0.120:0.120:0.120)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o2bb2a_2") + (INSTANCE mprj2._570_) + (DELAY + (ABSOLUTE + (IOPATH A1_N X (0.592:0.592:0.592) (0.547:0.547:0.547)) + (IOPATH A2_N X (0.492:0.497:0.502) (0.447:0.448:0.449)) + (IOPATH B1 X (0.378:0.378:0.378) (0.568:0.568:0.568)) + (IOPATH B2 X (0.334:0.334:0.334) (0.533:0.533:0.533)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o22a_2") + (INSTANCE mprj2._571_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.405:0.405:0.405) (0.526:0.526:0.526)) + (IOPATH A2 X (0.667:0.667:0.667) (0.737:0.737:0.738)) + (IOPATH B1 X (0.389:0.391:0.392) (0.486:0.487:0.489)) + (IOPATH B2 X (0.344:0.345:0.346) (0.445:0.449:0.454)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._572_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.340:0.340:0.340) (0.367:0.367:0.367)) + (IOPATH B X (0.598:0.600:0.603) (0.766:0.766:0.766)) + (IOPATH C X (0.536:0.538:0.539) (0.712:0.712:0.713)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3b_2") + (INSTANCE mprj2._573_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.529:0.529:0.529) (0.510:0.510:0.510)) + (IOPATH B X (0.424:0.424:0.424) (0.464:0.464:0.464)) + (IOPATH C X (0.385:0.385:0.385) (0.450:0.450:0.450)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._574_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.192:0.192:0.192) (0.114:0.114:0.114)) + (IOPATH A2 Y (0.278:0.278:0.278) (0.190:0.190:0.190)) + (IOPATH B1 Y (0.215:0.215:0.215) (0.114:0.114:0.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o32a_2") + (INSTANCE mprj2._575_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.441:0.442:0.443) (0.852:0.853:0.855)) + (IOPATH A2 X (0.425:0.426:0.426) (0.816:0.817:0.818)) + (IOPATH A3 X (0.415:0.419:0.423) (0.746:0.749:0.751)) + (IOPATH B1 X (0.779:0.779:0.779) (0.710:0.710:0.710)) + (IOPATH B2 X (0.425:0.425:0.425) (0.489:0.489:0.489)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._576_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.166:0.166:0.166) (0.093:0.093:0.093)) + (IOPATH B Y (0.146:0.146:0.146) (0.084:0.085:0.087)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._577_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.372:0.372:0.372) (0.191:0.192:0.194)) + (IOPATH A2 Y (0.401:0.410:0.418) (0.221:0.222:0.224)) + (IOPATH B1 Y (0.319:0.319:0.319) (0.121:0.121:0.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o221a_2") + (INSTANCE mprj2._578_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.469:0.469:0.469) (0.570:0.570:0.570)) + (IOPATH A2 X (0.737:0.737:0.738) (0.776:0.777:0.777)) + (IOPATH B1 X (0.456:0.457:0.458) (0.509:0.511:0.513)) + (IOPATH B2 X (0.429:0.429:0.430) (0.471:0.476:0.481)) + (IOPATH C1 X (0.427:0.428:0.428) (0.260:0.260:0.261)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o22a_2") + (INSTANCE mprj2._579_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.326:0.326:0.326) (0.459:0.459:0.459)) + (IOPATH A2 X (0.534:0.536:0.538) (0.735:0.735:0.735)) + (IOPATH B1 X (0.403:0.405:0.406) (0.526:0.526:0.526)) + (IOPATH B2 X (0.273:0.273:0.273) (0.388:0.388:0.388)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o221a_2") + (INSTANCE mprj2._580_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.574:0.574:0.574) (0.659:0.659:0.659)) + (IOPATH A2 X (0.730:0.732:0.734) (0.854:0.854:0.855)) + (IOPATH B1 X (0.886:0.886:0.886) (0.826:0.826:0.826)) + (IOPATH B2 X (0.546:0.546:0.546) (0.574:0.574:0.574)) + (IOPATH C1 X (0.517:0.518:0.520) (0.331:0.332:0.333)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._581_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.230:0.231:0.233) (0.704:0.710:0.717)) + (IOPATH B X (0.282:0.283:0.284) (0.688:0.695:0.703)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._582_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.278:0.279:0.279) (0.650:0.662:0.674)) + (IOPATH B X (0.177:0.177:0.177) (0.632:0.632:0.632)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._583_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.287:0.289:0.291) (0.778:0.778:0.778)) + (IOPATH B X (0.313:0.315:0.316) (0.748:0.755:0.763)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or3b_2") + (INSTANCE mprj2._584_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.480:0.480:0.481) (1.318:1.330:1.341)) + (IOPATH B X (0.440:0.441:0.442) (1.291:1.299:1.306)) + (IOPATH C_N X (0.587:0.587:0.587) (1.292:1.292:1.292)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._585_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.264:0.264:0.265) (0.731:0.733:0.734)) + (IOPATH B X (0.211:0.213:0.215) (0.637:0.638:0.638)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a2bb2o_2") + (INSTANCE mprj2._586_) + (DELAY + (ABSOLUTE + (IOPATH A1_N X (0.821:0.829:0.837) (0.855:0.857:0.858)) + (IOPATH A2_N X (0.739:0.740:0.740) (0.795:0.796:0.797)) + (IOPATH B1 X (0.702:0.703:0.704) (0.795:0.804:0.812)) + (IOPATH B2 X (0.623:0.623:0.623) (0.746:0.746:0.746)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._587_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.283:0.284:0.285) (0.155:0.156:0.156)) + (IOPATH B Y (0.207:0.215:0.223) (0.123:0.124:0.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211o_2") + (INSTANCE mprj2._588_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.615:0.615:0.616) (0.889:0.890:0.892)) + (IOPATH A2 X (0.563:0.563:0.563) (0.906:0.906:0.906)) + (IOPATH B1 X (0.485:0.486:0.486) (0.825:0.827:0.830)) + (IOPATH C1 X (0.447:0.447:0.447) (0.785:0.785:0.785)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211o_2") + (INSTANCE mprj2._589_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.841:0.842:0.842) (0.940:0.952:0.964)) + (IOPATH A2 X (0.773:0.773:0.773) (1.034:1.034:1.034)) + (IOPATH B1 X (0.693:0.694:0.695) (0.953:0.955:0.958)) + (IOPATH C1 X (0.657:0.657:0.657) (0.913:0.913:0.913)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or3b_2") + (INSTANCE mprj2._590_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.870:0.871:0.873) (1.672:1.679:1.687)) + (IOPATH B X (0.870:0.871:0.872) (1.607:1.615:1.622)) + (IOPATH C_N X (0.970:0.978:0.986) (1.600:1.602:1.603)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3b_2") + (INSTANCE mprj2._591_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.521:0.522:0.523) (0.878:0.887:0.897)) + (IOPATH B Y (0.428:0.429:0.429) (0.587:0.587:0.587)) + (IOPATH C Y (0.403:0.417:0.431) (0.656:0.657:0.657)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._592_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.235:0.235:0.235) (0.223:0.223:0.223)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._593_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.216:0.216:0.216) (0.204:0.204:0.204)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._594_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.219:0.219:0.219) (0.207:0.207:0.207)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._595_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.220:0.220:0.220) (0.208:0.208:0.208)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._596_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.207:0.207:0.207) (0.196:0.196:0.196)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._597_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.217:0.217:0.217) (0.205:0.205:0.205)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._598_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.216:0.216:0.216) (0.204:0.204:0.204)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._599_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.105:0.105:0.105) (0.119:0.119:0.119)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._600_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.103:0.103:0.103) (0.117:0.117:0.117)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._601_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.104:0.104:0.104) (0.119:0.119:0.119)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._602_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.099:0.099:0.099) (0.114:0.114:0.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._603_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.104:0.104:0.104) (0.119:0.119:0.119)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._604_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.100:0.100:0.100) (0.115:0.115:0.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._605_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.104:0.104:0.104) (0.119:0.119:0.119)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._606_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.103:0.103:0.103) (0.117:0.117:0.117)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._607_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.105:0.105:0.105) (0.121:0.121:0.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._608_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.104:0.104:0.104) (0.118:0.118:0.118)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._609_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.100:0.100:0.100) (0.115:0.115:0.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._610_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.226:0.226:0.226) (0.214:0.214:0.214)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._611_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.224:0.224:0.224) (0.212:0.212:0.212)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._612_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.223:0.223:0.223) (0.211:0.211:0.211)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._613_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.083:0.083:0.083) (0.092:0.092:0.092)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._614_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.222:0.222:0.222) (0.210:0.210:0.210)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._615_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.228:0.228:0.228) (0.216:0.216:0.216)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._616_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.084:0.084:0.084) (0.094:0.094:0.094)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._617_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.084:0.084:0.084) (0.094:0.094:0.094)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._618_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.084:0.084:0.084) (0.094:0.094:0.094)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._619_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.083:0.083:0.083) (0.093:0.093:0.093)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._620_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.083:0.083:0.083) (0.093:0.093:0.093)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._621_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.089:0.089:0.089) (0.099:0.099:0.099)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._622_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.098:0.098:0.098) (0.113:0.113:0.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._623_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.083:0.083:0.083) (0.093:0.093:0.093)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._624_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.103:0.103:0.103) (0.118:0.118:0.118)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._625_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.100:0.100:0.100) (0.114:0.114:0.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._626_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.100:0.100:0.100) (0.114:0.114:0.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._627_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.102:0.102:0.102) (0.117:0.117:0.117)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._628_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.100:0.100:0.100) (0.115:0.115:0.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._629_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.100:0.100:0.100) (0.115:0.115:0.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._630_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.104:0.104:0.104) (0.119:0.119:0.119)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._631_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.110:0.110:0.110) (0.126:0.126:0.126)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._632_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.109:0.109:0.109) (0.125:0.125:0.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._633_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.111:0.111:0.111) (0.127:0.127:0.127)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._634_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.210:0.210:0.210) (0.198:0.198:0.198)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._635_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.219:0.219:0.219) (0.206:0.206:0.206)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._636_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.209:0.209:0.209) (0.197:0.197:0.197)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._637_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.101:0.101:0.101) (0.117:0.117:0.117)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._638_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.216:0.216:0.216) (0.204:0.204:0.204)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._639_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.219:0.219:0.219) (0.207:0.207:0.207)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._640_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.228:0.228:0.228) (0.214:0.214:0.214)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._641_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.207:0.207:0.207) (0.196:0.196:0.196)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._642_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.230:0.230:0.230) (0.219:0.219:0.219)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._643_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.099:0.099:0.099) (0.114:0.114:0.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._644_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.098:0.098:0.098) (0.113:0.113:0.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._645_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.102:0.102:0.102) (0.118:0.118:0.118)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._646_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.097:0.097:0.097) (0.113:0.113:0.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._647_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.096:0.096:0.096) (0.110:0.110:0.110)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._648_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.095:0.095:0.095) (0.109:0.109:0.109)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._649_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.094:0.094:0.094) (0.107:0.107:0.107)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._650_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.229:0.229:0.229) (0.218:0.218:0.218)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._651_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.100:0.100:0.100) (0.115:0.115:0.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._652_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.203:0.203:0.203) (0.195:0.195:0.195)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._653_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.201:0.201:0.201) (0.193:0.193:0.193)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._654_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.094:0.094:0.094) (0.108:0.108:0.108)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._655_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.195:0.195:0.195) (0.188:0.188:0.188)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._656_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.207:0.207:0.207) (0.199:0.199:0.199)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._657_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.093:0.093:0.093) (0.107:0.107:0.107)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._658_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.197:0.197:0.197) (0.190:0.190:0.190)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._659_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.199:0.199:0.199) (0.191:0.191:0.191)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._660_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.227:0.227:0.227) (0.217:0.217:0.217)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._661_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.094:0.094:0.094) (0.107:0.107:0.107)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._662_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.233:0.233:0.233) (0.222:0.222:0.222)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._663_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.225:0.225:0.225) (0.213:0.213:0.213)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._664_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.228:0.228:0.228) (0.215:0.215:0.215)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._665_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.222:0.222:0.222) (0.210:0.210:0.210)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._666_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.108:0.108:0.108) (0.124:0.124:0.124)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._667_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.095:0.095:0.095) (0.109:0.109:0.109)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._668_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.093:0.093:0.093) (0.107:0.107:0.107)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._669_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.237:0.237:0.237) (0.226:0.226:0.226)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._670_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.240:0.240:0.240) (0.228:0.228:0.228)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._671_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.110:0.110:0.110) (0.126:0.126:0.126)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._672_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.113:0.113:0.113) (0.129:0.129:0.129)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._673_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.113:0.113:0.113) (0.129:0.129:0.129)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._674_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.111:0.111:0.111) (0.127:0.127:0.127)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._675_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.944:0.944:0.944) (1.008:1.008:1.008)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.699:0.699:0.699)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.426:-0.426:-0.426)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) + (WIDTH (negedge CLK) (0.585:0.585:0.585)) + (WIDTH (negedge RESET_B) (0.673:0.673:0.673)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._676_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.906:0.906:0.906) (0.984:0.984:0.984)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.699:0.699:0.699)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.426:-0.426:-0.426)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) + (WIDTH (negedge CLK) (0.585:0.585:0.585)) + (WIDTH (negedge RESET_B) (0.673:0.673:0.673)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._677_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.724:0.724:0.724) (0.840:0.840:0.840)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.694:0.694:0.694)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.435:-0.435:-0.435)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.645:0.645:0.645)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._678_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.772:0.772:0.772) (0.882:0.882:0.882)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.694:0.694:0.694)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.434:-0.434:-0.434)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.087:-0.087:-0.087)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.648:0.648:0.648)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._679_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.727:0.727:0.727) (0.843:0.843:0.843)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.695:0.695:0.695)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.434:-0.434:-0.434)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.649:0.649:0.649)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._680_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.726:0.726:0.726) (0.841:0.841:0.841)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.692:0.692:0.692)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.437:-0.437:-0.437)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.639:0.639:0.639)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._681_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.776:0.776:0.776) (0.886:0.886:0.886)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.693:0.693:0.693)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.434:-0.434:-0.434)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.523:0.523:0.523)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.646:0.646:0.646)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._682_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.722:0.722:0.722) (0.837:0.837:0.837)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.693:0.693:0.693)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.434:-0.434:-0.434)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.523:0.523:0.523)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.645:0.645:0.645)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._683_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.781:0.781:0.781) (0.891:0.891:0.891)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.066:-0.066:-0.066)) + (HOLD (negedge D) (posedge CLK) (-0.075:-0.075:-0.075)) + (SETUP (posedge D) (posedge CLK) (0.126:0.126:0.126)) + (SETUP (negedge D) (posedge CLK) (0.260:0.260:0.261)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.556:0.556:0.556)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._684_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.750:0.750:0.750) (0.863:0.863:0.863)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.469:-0.469:-0.469)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.554:0.554:0.554)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._685_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.713:0.713:0.713) (0.829:0.829:0.829)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.556:0.556:0.556)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._686_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.752:0.752:0.752) (0.864:0.864:0.864)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.470:-0.470:-0.470)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.075:-0.076:-0.077)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) + (SETUP (negedge D) (posedge CLK) (0.261:0.262:0.263)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.551:0.551:0.551)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._687_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.737:0.737:0.737) (0.852:0.852:0.852)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.556:0.556:0.556)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._688_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.725:0.725:0.725) (0.840:0.840:0.840)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.523:0.523:0.523)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.552:0.552:0.552)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._689_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.812:0.812:0.812) (0.914:0.914:0.914)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.523:0.523:0.523)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.555:0.555:0.555)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._690_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.765:0.765:0.765) (0.875:0.875:0.875)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.523:0.523:0.523)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.554:0.554:0.554)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._691_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.781:0.781:0.781) (0.889:0.889:0.889)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.278:0.277:0.277)) + (WIDTH (posedge CLK) (0.523:0.523:0.523)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.557:0.557:0.557)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._692_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.761:0.761:0.761) (0.873:0.873:0.873)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.523:0.523:0.523)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.555:0.555:0.555)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._693_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.706:0.706:0.706) (0.823:0.823:0.823)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (HOLD (negedge D) (posedge CLK) (-0.081:-0.081:-0.081)) + (SETUP (posedge D) (posedge CLK) (0.150:0.151:0.151)) + (SETUP (negedge D) (posedge CLK) (0.268:0.268:0.268)) + (WIDTH (posedge CLK) (0.523:0.523:0.523)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.552:0.552:0.552)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._694_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.736:0.736:0.736) (0.850:0.850:0.850)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.696:0.696:0.696)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.430:-0.430:-0.430)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.660:0.660:0.660)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._695_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.690:0.690:0.690) (0.807:0.807:0.807)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.695:0.695:0.695)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.430:-0.430:-0.430)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.659:0.659:0.659)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._696_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.725:0.725:0.725) (0.841:0.841:0.841)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.695:0.695:0.695)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.431:-0.431:-0.431)) + (HOLD (posedge D) (posedge CLK) (-0.070:-0.070:-0.070)) + (HOLD (negedge D) (posedge CLK) (-0.075:-0.076:-0.077)) + (SETUP (posedge D) (posedge CLK) (0.131:0.131:0.131)) + (SETUP (negedge D) (posedge CLK) (0.260:0.262:0.263)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.658:0.658:0.658)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._697_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.693:0.693:0.693) (0.810:0.810:0.810)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.665:0.665:0.665)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.472:-0.472:-0.472)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.531:0.531:0.531)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._698_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.727:0.727:0.727) (0.843:0.843:0.843)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.695:0.695:0.695)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.431:-0.431:-0.431)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.658:0.658:0.658)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._699_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.689:0.689:0.689) (0.805:0.805:0.805)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.696:0.696:0.696)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.429:-0.429:-0.429)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.662:0.662:0.662)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._700_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.689:0.689:0.689) (0.806:0.806:0.806)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.666:0.666:0.666)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.472:-0.472:-0.472)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.533:0.533:0.533)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._701_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.689:0.689:0.689) (0.806:0.806:0.806)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.666:0.666:0.666)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.472:-0.472:-0.472)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.533:0.533:0.533)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._702_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.691:0.691:0.691) (0.808:0.808:0.808)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.666:0.666:0.666)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.472:-0.472:-0.472)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.533:0.533:0.533)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._703_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.735:0.735:0.735) (0.851:0.851:0.851)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.665:0.665:0.665)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.472:-0.472:-0.472)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.522:0.522:0.522)) + (WIDTH (negedge CLK) (0.583:0.583:0.583)) + (WIDTH (negedge RESET_B) (0.532:0.532:0.532)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._704_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.732:0.732:0.732) (0.848:0.848:0.848)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.665:0.665:0.665)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.472:-0.472:-0.472)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.522:0.522:0.522)) + (WIDTH (negedge CLK) (0.583:0.583:0.583)) + (WIDTH (negedge RESET_B) (0.532:0.532:0.532)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._705_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.689:0.689:0.689) (0.806:0.806:0.806)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.470:-0.470:-0.470)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.538:0.538:0.538)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._706_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.691:0.691:0.691) (0.807:0.807:0.807)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.522:0.522:0.522)) + (WIDTH (negedge CLK) (0.583:0.583:0.583)) + (WIDTH (negedge RESET_B) (0.550:0.550:0.550)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._707_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.689:0.689:0.689) (0.806:0.806:0.806)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.665:0.665:0.665)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.472:-0.472:-0.472)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.065:-0.066:-0.067)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.136)) + (SETUP (negedge D) (posedge CLK) (0.249:0.251:0.252)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.532:0.532:0.532)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._708_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.716:0.716:0.716) (0.832:0.832:0.832)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.066:-0.066:-0.066)) + (HOLD (negedge D) (posedge CLK) (-0.075:-0.075:-0.076)) + (SETUP (posedge D) (posedge CLK) (0.126:0.126:0.126)) + (SETUP (negedge D) (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.555:0.555:0.555)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._709_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.686:0.686:0.686) (0.803:0.803:0.803)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.551:0.551:0.551)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._710_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.737:0.737:0.737) (0.853:0.853:0.853)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.551:0.551:0.551)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._711_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.741:0.741:0.741) (0.855:0.855:0.855)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.076:-0.076:-0.076)) + (HOLD (negedge D) (posedge CLK) (-0.067:-0.068:-0.068)) + (SETUP (posedge D) (posedge CLK) (0.137:0.138:0.138)) + (SETUP (negedge D) (posedge CLK) (0.251:0.252:0.252)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.553:0.553:0.553)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._712_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.693:0.693:0.693) (0.809:0.809:0.809)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.091:-0.091:-0.091)) + (SETUP (posedge D) (posedge CLK) (0.136:0.136:0.136)) + (SETUP (negedge D) (posedge CLK) (0.279:0.279:0.279)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.552:0.552:0.552)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._713_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.685:0.685:0.685) (0.801:0.801:0.801)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.667:0.667:0.667)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.551:0.551:0.551)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._714_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.686:0.686:0.686) (0.803:0.803:0.803)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.556:0.556:0.556)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._715_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.738:0.738:0.738) (0.853:0.853:0.853)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.465:-0.465:-0.465)) + (HOLD (posedge D) (posedge CLK) (-0.068:-0.068:-0.068)) + (HOLD (negedge D) (posedge CLK) (-0.077:-0.078:-0.078)) + (SETUP (posedge D) (posedge CLK) (0.129:0.129:0.129)) + (SETUP (negedge D) (posedge CLK) (0.263:0.263:0.264)) + (WIDTH (posedge CLK) (0.522:0.522:0.522)) + (WIDTH (negedge CLK) (0.583:0.583:0.583)) + (WIDTH (negedge RESET_B) (0.563:0.563:0.563)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._716_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.692:0.692:0.692) (0.808:0.808:0.808)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.522:0.522:0.522)) + (WIDTH (negedge CLK) (0.583:0.583:0.583)) + (WIDTH (negedge RESET_B) (0.562:0.562:0.562)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._717_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.686:0.686:0.686) (0.803:0.803:0.803)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.465:-0.465:-0.465)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.522:0.522:0.522)) + (WIDTH (negedge CLK) (0.583:0.583:0.583)) + (WIDTH (negedge RESET_B) (0.564:0.564:0.564)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._718_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.780:0.780:0.780) (0.889:0.889:0.889)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.691:0.691:0.691)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.435:-0.435:-0.435)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.522:0.522:0.522)) + (WIDTH (negedge CLK) (0.583:0.583:0.583)) + (WIDTH (negedge RESET_B) (0.642:0.642:0.642)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._719_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.728:0.728:0.728) (0.844:0.844:0.844)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.693:0.693:0.693)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.433:-0.433:-0.433)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.522:0.522:0.522)) + (WIDTH (negedge CLK) (0.583:0.583:0.583)) + (WIDTH (negedge RESET_B) (0.648:0.648:0.648)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._720_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.688:0.688:0.688) (0.805:0.805:0.805)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.691:0.691:0.691)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.435:-0.435:-0.435)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.522:0.522:0.522)) + (WIDTH (negedge CLK) (0.583:0.583:0.583)) + (WIDTH (negedge RESET_B) (0.641:0.641:0.641)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._721_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.723:0.723:0.723) (0.839:0.839:0.839)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.553:0.553:0.553)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._722_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.720:0.720:0.720) (0.836:0.836:0.836)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.692:0.692:0.692)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.433:-0.433:-0.433)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.647:0.647:0.647)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._723_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.711:0.711:0.711) (0.827:0.827:0.827)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.693:0.693:0.693)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.432:-0.432:-0.432)) + (HOLD (posedge D) (posedge CLK) (-0.067:-0.067:-0.067)) + (HOLD (negedge D) (posedge CLK) (-0.076:-0.076:-0.077)) + (SETUP (posedge D) (posedge CLK) (0.128:0.128:0.128)) + (SETUP (negedge D) (posedge CLK) (0.261:0.262:0.263)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.649:0.649:0.649)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._724_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.721:0.721:0.721) (0.837:0.837:0.837)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.694:0.694:0.694)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.430:-0.430:-0.430)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.519:0.519:0.519)) + (WIDTH (negedge CLK) (0.582:0.582:0.582)) + (WIDTH (negedge RESET_B) (0.655:0.655:0.655)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._725_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.689:0.689:0.689) (0.806:0.806:0.806)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.691:0.691:0.691)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.435:-0.435:-0.435)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.522:0.522:0.522)) + (WIDTH (negedge CLK) (0.583:0.583:0.583)) + (WIDTH (negedge RESET_B) (0.640:0.640:0.640)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._726_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.694:0.694:0.694) (0.811:0.811:0.811)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.698:0.698:0.698)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.428:-0.428:-0.428)) + (HOLD (posedge D) (posedge CLK) (-0.081:-0.081:-0.081)) + (HOLD (negedge D) (posedge CLK) (-0.075:-0.075:-0.075)) + (SETUP (posedge D) (posedge CLK) (0.143:0.143:0.143)) + (SETUP (negedge D) (posedge CLK) (0.260:0.260:0.260)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) + (WIDTH (negedge CLK) (0.585:0.585:0.585)) + (WIDTH (negedge RESET_B) (0.670:0.670:0.670)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._727_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.688:0.688:0.688) (0.804:0.804:0.804)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.523:0.523:0.523)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.551:0.551:0.551)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._728_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.725:0.725:0.725) (0.840:0.840:0.840)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.468:-0.468:-0.468)) + (HOLD (posedge D) (posedge CLK) (-0.068:-0.068:-0.068)) + (HOLD (negedge D) (posedge CLK) (-0.076:-0.076:-0.077)) + (SETUP (posedge D) (posedge CLK) (0.128:0.128:0.128)) + (SETUP (negedge D) (posedge CLK) (0.261:0.262:0.263)) + (WIDTH (posedge CLK) (0.523:0.523:0.523)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.550:0.550:0.550)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._729_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.690:0.690:0.690) (0.807:0.807:0.807)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.467:-0.467:-0.467)) + (HOLD (posedge D) (posedge CLK) (-0.075:-0.075:-0.075)) + (HOLD (negedge D) (posedge CLK) (-0.092:-0.092:-0.092)) + (SETUP (posedge D) (posedge CLK) (0.136:0.136:0.136)) + (SETUP (negedge D) (posedge CLK) (0.279:0.279:0.279)) + (WIDTH (posedge CLK) (0.523:0.523:0.523)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.554:0.554:0.554)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._730_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.692:0.692:0.692) (0.809:0.809:0.809)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.469:-0.469:-0.469)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.523:0.523:0.523)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.549:0.549:0.549)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._731_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.792:0.792:0.792) (0.899:0.899:0.899)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.470:-0.470:-0.470)) + (HOLD (posedge D) (posedge CLK) (-0.070:-0.070:-0.070)) + (HOLD (negedge D) (posedge CLK) (-0.075:-0.076:-0.077)) + (SETUP (posedge D) (posedge CLK) (0.131:0.131:0.131)) + (SETUP (negedge D) (posedge CLK) (0.260:0.261:0.262)) + (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (negedge CLK) (0.587:0.587:0.587)) + (WIDTH (negedge RESET_B) (0.546:0.546:0.546)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._732_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.691:0.691:0.691) (0.808:0.808:0.808)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.470:-0.470:-0.470)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (negedge CLK) (0.587:0.587:0.587)) + (WIDTH (negedge RESET_B) (0.545:0.545:0.545)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._733_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.729:0.729:0.729) (0.845:0.845:0.845)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (negedge CLK) (0.587:0.587:0.587)) + (WIDTH (negedge RESET_B) (0.544:0.544:0.544)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._734_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.710:0.710:0.710) (0.826:0.826:0.826)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.698:0.698:0.698)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.428:-0.428:-0.428)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (negedge CLK) (0.587:0.587:0.587)) + (WIDTH (negedge RESET_B) (0.670:0.670:0.670)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._735_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.742:0.742:0.742) (0.857:0.857:0.857)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.669:0.669:0.669)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.469:-0.469:-0.469)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.530:0.530:0.530)) + (WIDTH (negedge CLK) (0.588:0.588:0.588)) + (WIDTH (negedge RESET_B) (0.552:0.552:0.552)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._736_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.746:0.746:0.746) (0.860:0.860:0.860)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.690:0.690:0.690)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.438:-0.438:-0.438)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) + (WIDTH (negedge CLK) (0.585:0.585:0.585)) + (WIDTH (negedge RESET_B) (0.635:0.635:0.635)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._737_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.735:0.735:0.735) (0.850:0.850:0.850)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.691:0.691:0.691)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.439:-0.439:-0.439)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (negedge CLK) (0.587:0.587:0.587)) + (WIDTH (negedge RESET_B) (0.634:0.634:0.634)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._738_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.691:0.691:0.691) (0.807:0.807:0.807)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (negedge CLK) (0.587:0.587:0.587)) + (WIDTH (negedge RESET_B) (0.544:0.544:0.544)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._739_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.691:0.691:0.691) (0.808:0.808:0.808)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.689:0.689:0.689)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.440:-0.440:-0.440)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) + (WIDTH (negedge CLK) (0.585:0.585:0.585)) + (WIDTH (negedge RESET_B) (0.630:0.630:0.630)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._740_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.692:0.692:0.692) (0.809:0.809:0.809)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.691:0.691:0.691)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.437:-0.437:-0.437)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) + (WIDTH (negedge CLK) (0.585:0.585:0.585)) + (WIDTH (negedge RESET_B) (0.638:0.638:0.638)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._741_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.693:0.693:0.693) (0.809:0.809:0.809)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (negedge CLK) (0.587:0.587:0.587)) + (WIDTH (negedge RESET_B) (0.544:0.544:0.544)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._742_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.690:0.690:0.690) (0.807:0.807:0.807)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.689:0.689:0.689)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.439:-0.439:-0.439)) + (HOLD (posedge D) (posedge CLK) (-0.076:-0.076:-0.076)) + (HOLD (negedge D) (posedge CLK) (-0.064:-0.065:-0.067)) + (SETUP (posedge D) (posedge CLK) (0.138:0.138:0.138)) + (SETUP (negedge D) (posedge CLK) (0.248:0.249:0.251)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) + (WIDTH (negedge CLK) (0.585:0.585:0.585)) + (WIDTH (negedge RESET_B) (0.631:0.631:0.631)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._743_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.727:0.727:0.727) (0.844:0.844:0.844)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.690:0.690:0.690)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.439:-0.439:-0.439)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.075:-0.075)) + (HOLD (negedge D) (posedge CLK) (-0.064:-0.067:-0.069)) + (SETUP (posedge D) (posedge CLK) (0.136:0.136:0.136)) + (SETUP (negedge D) (posedge CLK) (0.248:0.251:0.253)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) + (WIDTH (negedge CLK) (0.585:0.585:0.585)) + (WIDTH (negedge RESET_B) (0.632:0.632:0.632)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._744_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.691:0.691:0.691) (0.807:0.807:0.807)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.698:0.698:0.698)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.428:-0.428:-0.428)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.275:0.275)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) + (WIDTH (negedge CLK) (0.585:0.585:0.585)) + (WIDTH (negedge RESET_B) (0.669:0.669:0.669)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._745_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.691:0.691:0.691) (0.808:0.808:0.808)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) + (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.087)) + (SETUP (posedge D) (posedge CLK) (0.132:0.132:0.132)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (negedge CLK) (0.587:0.587:0.587)) + (WIDTH (negedge RESET_B) (0.544:0.544:0.544)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._746_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.690:0.690:0.690) (0.806:0.806:0.806)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.698:0.698:0.698)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.427:-0.427:-0.427)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.525:0.525:0.525)) + (WIDTH (negedge CLK) (0.585:0.585:0.585)) + (WIDTH (negedge RESET_B) (0.672:0.672:0.672)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._747_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.765:0.765:0.765) (0.876:0.876:0.876)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.696:0.696:0.696)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.430:-0.430:-0.430)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.660:0.660:0.660)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._748_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.736:0.736:0.736) (0.851:0.851:0.851)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.696:0.696:0.696)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.429:-0.429:-0.429)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074)) + (HOLD (negedge D) (posedge CLK) (-0.090:-0.090:-0.090)) + (SETUP (posedge D) (posedge CLK) (0.135:0.135:0.135)) + (SETUP (negedge D) (posedge CLK) (0.278:0.278:0.278)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.662:0.662:0.662)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._749_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.728:0.728:0.728) (0.845:0.845:0.845)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.695:0.695:0.695)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.431:-0.431:-0.431)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.658:0.658:0.658)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._750_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.688:0.688:0.688) (0.805:0.805:0.805)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.561:0.561:0.561)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._751_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.774:0.774:0.774) (0.884:0.884:0.884)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.470:-0.470:-0.470)) + (HOLD (posedge D) (posedge CLK) (-0.074:-0.078:-0.081)) + (HOLD (negedge D) (posedge CLK) (-0.069:-0.075:-0.081)) + (SETUP (posedge D) (posedge CLK) (0.136:0.140:0.144)) + (SETUP (negedge D) (posedge CLK) (0.254:0.261:0.267)) + (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (negedge CLK) (0.587:0.587:0.587)) + (WIDTH (negedge RESET_B) (0.545:0.545:0.545)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._752_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.726:0.726:0.726) (0.843:0.843:0.843)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.668:0.668:0.668)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.471:-0.471:-0.471)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.275)) + (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (negedge CLK) (0.587:0.587:0.587)) + (WIDTH (negedge RESET_B) (0.543:0.543:0.543)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._753_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.692:0.692:0.692) (0.809:0.809:0.809)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.700:0.700:0.700)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.427:-0.427:-0.427)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (negedge CLK) (0.587:0.587:0.587)) + (WIDTH (negedge RESET_B) (0.675:0.675:0.675)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._754_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.690:0.690:0.690) (0.807:0.807:0.807)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.700:0.700:0.700)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.426:-0.426:-0.426)) + (HOLD (posedge D) (posedge CLK) (-0.065:-0.065:-0.065)) + (HOLD (negedge D) (posedge CLK) (-0.074:-0.075:-0.075)) + (SETUP (posedge D) (posedge CLK) (0.126:0.126:0.126)) + (SETUP (negedge D) (posedge CLK) (0.260:0.260:0.260)) + (WIDTH (posedge CLK) (0.529:0.529:0.529)) + (WIDTH (negedge CLK) (0.587:0.587:0.587)) + (WIDTH (negedge RESET_B) (0.677:0.677:0.677)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._755_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.773:0.773:0.773) (0.883:0.883:0.883)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.466:-0.466:-0.466)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.563:0.563:0.563)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._756_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.719:0.719:0.719) (0.835:0.835:0.835)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.671:0.671:0.671)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.465:-0.465:-0.465)) + (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.089:-0.089)) + (SETUP (posedge D) (posedge CLK) (0.134:0.134:0.134)) + (SETUP (negedge D) (posedge CLK) (0.277:0.277:0.277)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.566:0.566:0.566)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._757_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.728:0.728:0.728) (0.844:0.844:0.844)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.671:0.671:0.671)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.465:-0.465:-0.465)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.089:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.276:0.276:0.276)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.566:0.566:0.566)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._758_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.688:0.688:0.688) (0.805:0.805:0.805)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.670:0.670:0.670)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.465:-0.465:-0.465)) + (HOLD (posedge D) (posedge CLK) (-0.072:-0.072:-0.072)) + (HOLD (negedge D) (posedge CLK) (-0.088:-0.088:-0.088)) + (SETUP (posedge D) (posedge CLK) (0.133:0.133:0.133)) + (SETUP (negedge D) (posedge CLK) (0.275:0.275:0.275)) + (WIDTH (posedge CLK) (0.524:0.524:0.524)) + (WIDTH (negedge CLK) (0.584:0.584:0.584)) + (WIDTH (negedge RESET_B) (0.564:0.564:0.564)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_16") + (INSTANCE mprj2.clkbuf_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (1.281:1.281:1.281) (1.174:1.174:1.174)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_0_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.342:0.342:0.342) (0.322:0.322:0.322)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_1_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.344:0.344:0.344) (0.324:0.324:0.324)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_2_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.344:0.344:0.344) (0.323:0.323:0.323)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_3_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.344:0.344:0.344) (0.324:0.324:0.324)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_4_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.345:0.345:0.345) (0.324:0.324:0.324)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_5_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.347:0.347:0.347) (0.326:0.326:0.326)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_6_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.347:0.347:0.347) (0.325:0.325:0.325)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_7_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.344:0.344:0.344) (0.323:0.323:0.323)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload0) + (DELAY + (ABSOLUTE + (IOPATH A X (0.204:0.204:0.204) (0.220:0.220:0.220)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload1) + (DELAY + (ABSOLUTE + (IOPATH A X (0.205:0.205:0.205) (0.221:0.221:0.221)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload2) + (DELAY + (ABSOLUTE + (IOPATH A X (0.205:0.205:0.205) (0.221:0.221:0.221)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload3) + (DELAY + (ABSOLUTE + (IOPATH A X (0.205:0.205:0.205) (0.221:0.221:0.221)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload4) + (DELAY + (ABSOLUTE + (IOPATH A X (0.206:0.206:0.206) (0.222:0.222:0.222)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload5) + (DELAY + (ABSOLUTE + (IOPATH A X (0.207:0.207:0.207) (0.223:0.223:0.223)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout15) + (DELAY + (ABSOLUTE + (IOPATH A X (1.016:1.016:1.016) (0.917:0.917:0.917)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout17) + (DELAY + (ABSOLUTE + (IOPATH A X (1.135:1.135:1.135) (0.975:0.975:0.975)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout19) + (DELAY + (ABSOLUTE + (IOPATH A X (0.861:0.861:0.861) (0.740:0.740:0.740)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout21) + (DELAY + (ABSOLUTE + (IOPATH A X (1.319:1.319:1.319) (1.164:1.164:1.164)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout23) + (DELAY + (ABSOLUTE + (IOPATH A X (1.037:1.037:1.037) (0.903:0.903:0.903)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout25) + (DELAY + (ABSOLUTE + (IOPATH A X (1.217:1.217:1.217) (1.031:1.031:1.031)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold100) + (DELAY + (ABSOLUTE + (IOPATH A X (1.047:1.054:1.060) (1.109:1.120:1.130)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold101) + (DELAY + (ABSOLUTE + (IOPATH A X (1.184:1.184:1.184) (1.252:1.252:1.252)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold102) + (DELAY + (ABSOLUTE + (IOPATH A X (1.044:1.050:1.056) (1.105:1.112:1.120)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold103) + (DELAY + (ABSOLUTE + (IOPATH A X (1.124:1.124:1.124) (1.200:1.200:1.200)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold104) + (DELAY + (ABSOLUTE + (IOPATH A X (1.089:1.092:1.095) (1.149:1.156:1.164)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold105) + (DELAY + (ABSOLUTE + (IOPATH A X (1.174:1.174:1.174) (1.248:1.248:1.248)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold106) + (DELAY + (ABSOLUTE + (IOPATH A X (1.084:1.084:1.085) (1.138:1.141:1.144)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold107) + (DELAY + (ABSOLUTE + (IOPATH A X (1.050:1.051:1.052) (1.105:1.106:1.107)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold108) + (DELAY + (ABSOLUTE + (IOPATH A X (1.278:1.278:1.278) (1.324:1.324:1.324)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold109) + (DELAY + (ABSOLUTE + (IOPATH A X (1.032:1.051:1.069) (1.114:1.122:1.130)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold110) + (DELAY + (ABSOLUTE + (IOPATH A X (1.252:1.252:1.252) (1.305:1.305:1.305)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold111) + (DELAY + (ABSOLUTE + (IOPATH A X (1.047:1.053:1.060) (1.109:1.116:1.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold112) + (DELAY + (ABSOLUTE + (IOPATH A X (1.200:1.200:1.200) (1.270:1.270:1.270)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold113) + (DELAY + (ABSOLUTE + (IOPATH A X (1.087:1.100:1.113) (1.111:1.132:1.153)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold114) + (DELAY + (ABSOLUTE + (IOPATH A X (1.185:1.185:1.185) (1.258:1.258:1.258)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold115) + (DELAY + (ABSOLUTE + (IOPATH A X (1.089:1.090:1.090) (1.144:1.148:1.153)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold116) + (DELAY + (ABSOLUTE + (IOPATH A X (1.049:1.049:1.050) (1.107:1.111:1.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold117) + (DELAY + (ABSOLUTE + (IOPATH A X (1.280:1.280:1.280) (1.325:1.325:1.325)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold118) + (DELAY + (ABSOLUTE + (IOPATH A X (1.052:1.059:1.065) (1.109:1.119:1.128)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold119) + (DELAY + (ABSOLUTE + (IOPATH A X (1.126:1.126:1.126) (1.204:1.204:1.204)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold120) + (DELAY + (ABSOLUTE + (IOPATH A X (1.047:1.051:1.055) (1.108:1.112:1.116)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold121) + (DELAY + (ABSOLUTE + (IOPATH A X (1.143:1.143:1.143) (1.218:1.218:1.218)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold122) + (DELAY + (ABSOLUTE + (IOPATH A X (1.117:1.119:1.121) (1.171:1.173:1.176)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold123) + (DELAY + (ABSOLUTE + (IOPATH A X (1.043:1.043:1.043) (1.097:1.099:1.101)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold124) + (DELAY + (ABSOLUTE + (IOPATH A X (1.228:1.228:1.228) (1.289:1.289:1.289)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold125) + (DELAY + (ABSOLUTE + (IOPATH A X (1.046:1.052:1.058) (1.104:1.111:1.118)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold126) + (DELAY + (ABSOLUTE + (IOPATH A X (1.182:1.182:1.182) (1.257:1.257:1.257)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold127) + (DELAY + (ABSOLUTE + (IOPATH A X (1.149:1.149:1.149) (1.224:1.224:1.224)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold128) + (DELAY + (ABSOLUTE + (IOPATH A X (1.091:1.093:1.096) (1.147:1.155:1.164)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold129) + (DELAY + (ABSOLUTE + (IOPATH A X (1.160:1.160:1.160) (1.237:1.237:1.237)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold130) + (DELAY + (ABSOLUTE + (IOPATH A X (1.048:1.051:1.055) (1.101:1.105:1.109)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold131) + (DELAY + (ABSOLUTE + (IOPATH A X (1.283:1.283:1.283) (1.329:1.329:1.329)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold132) + (DELAY + (ABSOLUTE + (IOPATH A X (1.044:1.050:1.057) (1.107:1.116:1.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold133) + (DELAY + (ABSOLUTE + (IOPATH A X (1.231:1.231:1.231) (1.292:1.292:1.292)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold134) + (DELAY + (ABSOLUTE + (IOPATH A X (1.047:1.053:1.059) (1.109:1.116:1.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold135) + (DELAY + (ABSOLUTE + (IOPATH A X (1.160:1.160:1.160) (1.237:1.237:1.237)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold136) + (DELAY + (ABSOLUTE + (IOPATH A X (1.046:1.049:1.053) (1.108:1.109:1.110)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold137) + (DELAY + (ABSOLUTE + (IOPATH A X (1.141:1.141:1.141) (1.214:1.214:1.214)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold138) + (DELAY + (ABSOLUTE + (IOPATH A X (1.047:1.047:1.047) (1.103:1.105:1.107)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold139) + (DELAY + (ABSOLUTE + (IOPATH A X (1.148:1.148:1.148) (1.225:1.225:1.225)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold140) + (DELAY + (ABSOLUTE + (IOPATH A X (1.029:1.030:1.031) (1.112:1.112:1.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold141) + (DELAY + (ABSOLUTE + (IOPATH A X (1.230:1.230:1.230) (1.291:1.291:1.291)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold142) + (DELAY + (ABSOLUTE + (IOPATH A X (1.200:1.200:1.200) (1.267:1.267:1.267)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold143) + (DELAY + (ABSOLUTE + (IOPATH A X (1.059:1.065:1.071) (1.115:1.123:1.131)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold144) + (DELAY + (ABSOLUTE + (IOPATH A X (1.253:1.253:1.253) (1.308:1.308:1.308)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold145) + (DELAY + (ABSOLUTE + (IOPATH A X (1.041:1.048:1.054) (1.104:1.113:1.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold146) + (DELAY + (ABSOLUTE + (IOPATH A X (1.154:1.154:1.154) (1.227:1.227:1.227)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold147) + (DELAY + (ABSOLUTE + (IOPATH A X (1.091:1.094:1.097) (1.151:1.159:1.167)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold148) + (DELAY + (ABSOLUTE + (IOPATH A X (1.117:1.117:1.117) (1.195:1.195:1.195)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold149) + (DELAY + (ABSOLUTE + (IOPATH A X (1.076:1.084:1.093) (1.104:1.113:1.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold150) + (DELAY + (ABSOLUTE + (IOPATH A X (1.211:1.211:1.211) (1.272:1.272:1.272)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold151) + (DELAY + (ABSOLUTE + (IOPATH A X (1.033:1.035:1.036) (1.132:1.132:1.132)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold152) + (DELAY + (ABSOLUTE + (IOPATH A X (1.129:1.129:1.129) (1.205:1.205:1.205)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold153) + (DELAY + (ABSOLUTE + (IOPATH A X (1.028:1.028:1.029) (1.102:1.105:1.108)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold154) + (DELAY + (ABSOLUTE + (IOPATH A X (1.119:1.119:1.119) (1.197:1.197:1.197)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold155) + (DELAY + (ABSOLUTE + (IOPATH A X (1.062:1.065:1.068) (1.112:1.117:1.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold156) + (DELAY + (ABSOLUTE + (IOPATH A X (1.156:1.156:1.156) (1.230:1.230:1.230)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold157) + (DELAY + (ABSOLUTE + (IOPATH A X (1.025:1.026:1.027) (1.103:1.106:1.109)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold158) + (DELAY + (ABSOLUTE + (IOPATH A X (1.179:1.179:1.179) (1.249:1.249:1.249)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold159) + (DELAY + (ABSOLUTE + (IOPATH A X (1.063:1.082:1.101) (1.145:1.149:1.154)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold160) + (DELAY + (ABSOLUTE + (IOPATH A X (1.050:1.050:1.050) (1.109:1.109:1.109)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold161) + (DELAY + (ABSOLUTE + (IOPATH A X (1.164:1.164:1.164) (1.240:1.240:1.240)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold162) + (DELAY + (ABSOLUTE + (IOPATH A X (1.034:1.035:1.035) (1.104:1.108:1.113)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold163) + (DELAY + (ABSOLUTE + (IOPATH A X (1.094:1.094:1.094) (1.173:1.173:1.173)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold164) + (DELAY + (ABSOLUTE + (IOPATH A X (1.026:1.026:1.026) (1.110:1.110:1.110)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold165) + (DELAY + (ABSOLUTE + (IOPATH A X (1.105:1.105:1.105) (1.184:1.184:1.184)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold166) + (DELAY + (ABSOLUTE + (IOPATH A X (1.104:1.104:1.104) (1.184:1.184:1.184)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold167) + (DELAY + (ABSOLUTE + (IOPATH A X (1.021:1.024:1.028) (1.103:1.104:1.105)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold168) + (DELAY + (ABSOLUTE + (IOPATH A X (1.027:1.027:1.027) (1.110:1.111:1.111)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold169) + (DELAY + (ABSOLUTE + (IOPATH A X (1.157:1.157:1.157) (1.230:1.230:1.230)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold170) + (DELAY + (ABSOLUTE + (IOPATH A X (1.104:1.104:1.104) (1.182:1.182:1.182)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold171) + (DELAY + (ABSOLUTE + (IOPATH A X (1.032:1.035:1.039) (1.115:1.116:1.117)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold172) + (DELAY + (ABSOLUTE + (IOPATH A X (1.121:1.121:1.121) (1.201:1.201:1.201)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold173) + (DELAY + (ABSOLUTE + (IOPATH A X (1.026:1.026:1.026) (1.109:1.109:1.110)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold174) + (DELAY + (ABSOLUTE + (IOPATH A X (1.218:1.218:1.218) (1.282:1.282:1.282)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold175) + (DELAY + (ABSOLUTE + (IOPATH A X (1.030:1.048:1.066) (1.114:1.118:1.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold176) + (DELAY + (ABSOLUTE + (IOPATH A X (1.181:1.181:1.181) (1.253:1.253:1.253)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold177) + (DELAY + (ABSOLUTE + (IOPATH A X (1.177:1.177:1.177) (1.250:1.250:1.250)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold178) + (DELAY + (ABSOLUTE + (IOPATH A X (1.022:1.026:1.029) (1.105:1.106:1.106)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold179) + (DELAY + (ABSOLUTE + (IOPATH A X (1.036:1.036:1.036) (1.113:1.114:1.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold180) + (DELAY + (ABSOLUTE + (IOPATH A X (1.140:1.140:1.140) (1.216:1.216:1.216)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold181) + (DELAY + (ABSOLUTE + (IOPATH A X (1.168:1.168:1.168) (1.243:1.243:1.243)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold182) + (DELAY + (ABSOLUTE + (IOPATH A X (1.048:1.048:1.048) (1.129:1.131:1.133)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold183) + (DELAY + (ABSOLUTE + (IOPATH A X (1.043:1.043:1.043) (1.119:1.120:1.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold184) + (DELAY + (ABSOLUTE + (IOPATH A X (1.195:1.195:1.195) (1.266:1.266:1.266)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold185) + (DELAY + (ABSOLUTE + (IOPATH A X (1.052:1.052:1.052) (1.107:1.111:1.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold186) + (DELAY + (ABSOLUTE + (IOPATH A X (1.142:1.142:1.142) (1.220:1.220:1.220)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold187) + (DELAY + (ABSOLUTE + (IOPATH A X (1.020:1.020:1.021) (1.129:1.129:1.129)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold188) + (DELAY + (ABSOLUTE + (IOPATH A X (1.046:1.047:1.047) (1.123:1.124:1.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold189) + (DELAY + (ABSOLUTE + (IOPATH A X (1.154:1.154:1.154) (1.231:1.231:1.231)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold190) + (DELAY + (ABSOLUTE + (IOPATH A X (1.146:1.146:1.146) (1.222:1.222:1.222)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold191) + (DELAY + (ABSOLUTE + (IOPATH A X (1.038:1.038:1.038) (1.115:1.116:1.117)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold192) + (DELAY + (ABSOLUTE + (IOPATH A X (1.163:1.163:1.163) (1.232:1.232:1.232)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold193) + (DELAY + (ABSOLUTE + (IOPATH A X (1.176:1.176:1.176) (1.248:1.248:1.248)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold194) + (DELAY + (ABSOLUTE + (IOPATH A X (1.029:1.029:1.029) (1.109:1.109:1.109)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold195) + (DELAY + (ABSOLUTE + (IOPATH A X (1.038:1.038:1.038) (1.105:1.107:1.109)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold196) + (DELAY + (ABSOLUTE + (IOPATH A X (1.101:1.101:1.101) (1.178:1.178:1.178)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold27) + (DELAY + (ABSOLUTE + (IOPATH A X (1.229:1.229:1.229) (1.289:1.289:1.289)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold28) + (DELAY + (ABSOLUTE + (IOPATH A X (1.041:1.042:1.043) (1.100:1.106:1.112)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold29) + (DELAY + (ABSOLUTE + (IOPATH A X (1.156:1.156:1.156) (1.229:1.229:1.229)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold30) + (DELAY + (ABSOLUTE + (IOPATH A X (1.040:1.046:1.052) (1.102:1.107:1.112)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold31) + (DELAY + (ABSOLUTE + (IOPATH A X (1.153:1.153:1.153) (1.226:1.226:1.226)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold32) + (DELAY + (ABSOLUTE + (IOPATH A X (1.044:1.050:1.056) (1.103:1.108:1.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold33) + (DELAY + (ABSOLUTE + (IOPATH A X (1.204:1.204:1.204) (1.270:1.270:1.270)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold34) + (DELAY + (ABSOLUTE + (IOPATH A X (1.051:1.054:1.057) (1.112:1.118:1.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold35) + (DELAY + (ABSOLUTE + (IOPATH A X (1.169:1.169:1.169) (1.240:1.240:1.240)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold36) + (DELAY + (ABSOLUTE + (IOPATH A X (1.026:1.046:1.065) (1.109:1.114:1.119)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold37) + (DELAY + (ABSOLUTE + (IOPATH A X (1.185:1.185:1.185) (1.256:1.256:1.256)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold38) + (DELAY + (ABSOLUTE + (IOPATH A X (1.031:1.049:1.067) (1.113:1.119:1.124)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold39) + (DELAY + (ABSOLUTE + (IOPATH A X (1.190:1.190:1.190) (1.259:1.259:1.259)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold40) + (DELAY + (ABSOLUTE + (IOPATH A X (1.042:1.048:1.054) (1.105:1.110:1.116)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold41) + (DELAY + (ABSOLUTE + (IOPATH A X (1.184:1.184:1.184) (1.255:1.255:1.255)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold42) + (DELAY + (ABSOLUTE + (IOPATH A X (1.044:1.050:1.056) (1.105:1.110:1.116)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold43) + (DELAY + (ABSOLUTE + (IOPATH A X (1.184:1.184:1.184) (1.255:1.255:1.255)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold44) + (DELAY + (ABSOLUTE + (IOPATH A X (1.046:1.052:1.058) (1.108:1.119:1.130)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold45) + (DELAY + (ABSOLUTE + (IOPATH A X (1.165:1.165:1.165) (1.237:1.237:1.237)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold46) + (DELAY + (ABSOLUTE + (IOPATH A X (1.043:1.049:1.055) (1.105:1.110:1.115)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold47) + (DELAY + (ABSOLUTE + (IOPATH A X (1.204:1.204:1.204) (1.270:1.270:1.270)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold48) + (DELAY + (ABSOLUTE + (IOPATH A X (1.031:1.050:1.069) (1.114:1.120:1.125)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold49) + (DELAY + (ABSOLUTE + (IOPATH A X (1.206:1.206:1.206) (1.271:1.271:1.271)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold50) + (DELAY + (ABSOLUTE + (IOPATH A X (1.027:1.046:1.064) (1.109:1.115:1.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold51) + (DELAY + (ABSOLUTE + (IOPATH A X (1.213:1.213:1.213) (1.276:1.276:1.276)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold52) + (DELAY + (ABSOLUTE + (IOPATH A X (1.041:1.047:1.053) (1.103:1.110:1.116)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold53) + (DELAY + (ABSOLUTE + (IOPATH A X (1.222:1.222:1.222) (1.283:1.283:1.283)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold54) + (DELAY + (ABSOLUTE + (IOPATH A X (1.047:1.053:1.059) (1.105:1.113:1.120)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold55) + (DELAY + (ABSOLUTE + (IOPATH A X (1.217:1.217:1.217) (1.278:1.278:1.278)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold56) + (DELAY + (ABSOLUTE + (IOPATH A X (1.050:1.056:1.062) (1.109:1.116:1.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold57) + (DELAY + (ABSOLUTE + (IOPATH A X (1.223:1.223:1.223) (1.284:1.284:1.284)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold58) + (DELAY + (ABSOLUTE + (IOPATH A X (1.056:1.062:1.068) (1.116:1.124:1.131)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold59) + (DELAY + (ABSOLUTE + (IOPATH A X (1.220:1.220:1.220) (1.281:1.281:1.281)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold60) + (DELAY + (ABSOLUTE + (IOPATH A X (1.042:1.061:1.080) (1.125:1.132:1.138)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold61) + (DELAY + (ABSOLUTE + (IOPATH A X (1.112:1.112:1.112) (1.192:1.192:1.192)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold62) + (DELAY + (ABSOLUTE + (IOPATH A X (1.027:1.028:1.028) (1.105:1.108:1.111)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold63) + (DELAY + (ABSOLUTE + (IOPATH A X (1.201:1.201:1.201) (1.269:1.269:1.269)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold64) + (DELAY + (ABSOLUTE + (IOPATH A X (1.044:1.050:1.056) (1.106:1.112:1.118)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold65) + (DELAY + (ABSOLUTE + (IOPATH A X (1.219:1.219:1.219) (1.282:1.282:1.282)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold66) + (DELAY + (ABSOLUTE + (IOPATH A X (1.034:1.052:1.071) (1.117:1.123:1.129)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold67) + (DELAY + (ABSOLUTE + (IOPATH A X (1.102:1.102:1.102) (1.181:1.181:1.181)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold68) + (DELAY + (ABSOLUTE + (IOPATH A X (1.085:1.085:1.085) (1.137:1.138:1.139)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold69) + (DELAY + (ABSOLUTE + (IOPATH A X (1.053:1.054:1.054) (1.103:1.108:1.114)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold70) + (DELAY + (ABSOLUTE + (IOPATH A X (1.237:1.237:1.237) (1.293:1.293:1.293)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold71) + (DELAY + (ABSOLUTE + (IOPATH A X (1.041:1.047:1.053) (1.103:1.110:1.117)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold72) + (DELAY + (ABSOLUTE + (IOPATH A X (1.142:1.142:1.142) (1.216:1.216:1.216)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold73) + (DELAY + (ABSOLUTE + (IOPATH A X (1.095:1.099:1.103) (1.153:1.156:1.159)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold74) + (DELAY + (ABSOLUTE + (IOPATH A X (1.046:1.047:1.048) (1.102:1.105:1.107)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold75) + (DELAY + (ABSOLUTE + (IOPATH A X (1.257:1.257:1.257) (1.310:1.310:1.310)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold76) + (DELAY + (ABSOLUTE + (IOPATH A X (1.026:1.044:1.062) (1.108:1.115:1.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold77) + (DELAY + (ABSOLUTE + (IOPATH A X (1.233:1.233:1.233) (1.291:1.291:1.291)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold78) + (DELAY + (ABSOLUTE + (IOPATH A X (1.027:1.045:1.062) (1.109:1.115:1.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold79) + (DELAY + (ABSOLUTE + (IOPATH A X (1.236:1.236:1.236) (1.295:1.295:1.295)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold80) + (DELAY + (ABSOLUTE + (IOPATH A X (1.028:1.047:1.067) (1.109:1.116:1.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold81) + (DELAY + (ABSOLUTE + (IOPATH A X (1.106:1.106:1.106) (1.186:1.186:1.186)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold82) + (DELAY + (ABSOLUTE + (IOPATH A X (1.026:1.027:1.027) (1.101:1.104:1.107)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold83) + (DELAY + (ABSOLUTE + (IOPATH A X (1.105:1.105:1.105) (1.186:1.186:1.186)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold84) + (DELAY + (ABSOLUTE + (IOPATH A X (1.027:1.027:1.028) (1.102:1.105:1.108)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold85) + (DELAY + (ABSOLUTE + (IOPATH A X (1.108:1.108:1.108) (1.188:1.188:1.188)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold86) + (DELAY + (ABSOLUTE + (IOPATH A X (1.025:1.025:1.026) (1.100:1.103:1.106)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold87) + (DELAY + (ABSOLUTE + (IOPATH A X (1.243:1.243:1.243) (1.296:1.296:1.296)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold88) + (DELAY + (ABSOLUTE + (IOPATH A X (1.044:1.050:1.057) (1.107:1.117:1.127)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold89) + (DELAY + (ABSOLUTE + (IOPATH A X (1.170:1.170:1.170) (1.247:1.247:1.247)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold90) + (DELAY + (ABSOLUTE + (IOPATH A X (1.084:1.085:1.085) (1.136:1.141:1.146)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold91) + (DELAY + (ABSOLUTE + (IOPATH A X (1.045:1.045:1.046) (1.098:1.100:1.101)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold92) + (DELAY + (ABSOLUTE + (IOPATH A X (1.103:1.103:1.103) (1.183:1.183:1.183)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold93) + (DELAY + (ABSOLUTE + (IOPATH A X (1.027:1.028:1.028) (1.102:1.105:1.108)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold94) + (DELAY + (ABSOLUTE + (IOPATH A X (1.108:1.108:1.108) (1.189:1.189:1.189)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold95) + (DELAY + (ABSOLUTE + (IOPATH A X (1.025:1.026:1.026) (1.101:1.104:1.107)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold96) + (DELAY + (ABSOLUTE + (IOPATH A X (1.154:1.154:1.154) (1.229:1.229:1.229)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold97) + (DELAY + (ABSOLUTE + (IOPATH A X (1.084:1.084:1.085) (1.141:1.144:1.147)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold98) + (DELAY + (ABSOLUTE + (IOPATH A X (1.049:1.050:1.051) (1.109:1.109:1.110)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold99) + (DELAY + (ABSOLUTE + (IOPATH A X (1.267:1.267:1.267) (1.315:1.315:1.315)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_2") + (INSTANCE mprj2.input1) + (DELAY + (ABSOLUTE + (IOPATH A X (1.447:1.447:1.447) (1.143:1.143:1.143)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew16) + (DELAY + (ABSOLUTE + (IOPATH A X (0.621:0.621:0.621) (0.593:0.593:0.593)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew22) + (DELAY + (ABSOLUTE + (IOPATH A X (0.641:0.641:0.641) (0.631:0.631:0.631)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew26) + (DELAY + (ABSOLUTE + (IOPATH A X (0.615:0.615:0.615) (0.575:0.575:0.575)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_6") + (INSTANCE mprj2.max_cap18) + (DELAY + (ABSOLUTE + (IOPATH A X (0.521:0.521:0.521) (0.541:0.541:0.541)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output10) + (DELAY + (ABSOLUTE + (IOPATH A X (1.737:1.738:1.739) (1.508:1.508:1.509)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output11) + (DELAY + (ABSOLUTE + (IOPATH A X (2.507:2.507:2.507) (2.182:2.183:2.183)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output12) + (DELAY + (ABSOLUTE + (IOPATH A X (2.970:2.970:2.970) (2.582:2.582:2.582)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output2) + (DELAY + (ABSOLUTE + (IOPATH A X (5.586:5.586:5.586) (4.663:4.664:4.664)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output3) + (DELAY + (ABSOLUTE + (IOPATH A X (3.268:3.268:3.268) (2.852:2.852:2.852)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output4) + (DELAY + (ABSOLUTE + (IOPATH A X (5.107:5.109:5.111) (4.355:4.355:4.355)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output5) + (DELAY + (ABSOLUTE + (IOPATH A X (4.449:4.451:4.453) (3.840:3.840:3.841)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output6) + (DELAY + (ABSOLUTE + (IOPATH A X (3.535:3.536:3.537) (3.087:3.087:3.087)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output7) + (DELAY + (ABSOLUTE + (IOPATH A X (2.690:2.691:2.691) (2.388:2.388:2.388)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output8) + (DELAY + (ABSOLUTE + (IOPATH A X (2.251:2.252:2.252) (2.018:2.018:2.019)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output9) + (DELAY + (ABSOLUTE + (IOPATH A X (1.311:1.313:1.315) (1.152:1.152:1.153)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_8") + (INSTANCE mprj2.wire13) + (DELAY + (ABSOLUTE + (IOPATH A X (0.469:0.479:0.489) (0.560:0.561:0.562)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_12") + (INSTANCE mprj2.wire14) + (DELAY + (ABSOLUTE + (IOPATH A X (0.423:0.425:0.426) (0.389:0.390:0.391)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.wire20) + (DELAY + (ABSOLUTE + (IOPATH A X (0.453:0.453:0.453) (0.410:0.410:0.410)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.wire24) + (DELAY + (ABSOLUTE + (IOPATH A X (0.613:0.613:0.613) (0.585:0.585:0.585)) + ) + ) + ) ) diff --git a/signoff/openframe_project_wrapper/sdf/nom_tt_025C_1v80/openframe_project_wrapper.sdf b/signoff/openframe_project_wrapper/sdf/nom_tt_025C_1v80/openframe_project_wrapper.sdf index 947ecdc..1f3363f 100644 --- a/signoff/openframe_project_wrapper/sdf/nom_tt_025C_1v80/openframe_project_wrapper.sdf +++ b/signoff/openframe_project_wrapper/sdf/nom_tt_025C_1v80/openframe_project_wrapper.sdf @@ -1,7 +1,7 @@ (DELAYFILE (SDFVERSION "3.0") (DESIGN "openframe_project_wrapper") - (DATE "Thu Sep 24 11:25:17 2026") + (DATE "Thu Sep 24 10:41:26 2026") (VENDOR "Parallax") (PROGRAM "STA") (VERSION "2.7.0") @@ -15,10 +15,14 @@ (INSTANCE) (DELAY (ABSOLUTE - (INTERCONNECT gpio_in[1] mprj.ANTENNA_input1_A.DIODE (0.090:0.090:0.090) (0.044:0.044:0.044)) - (INTERCONNECT gpio_in[1] mprj.input1.A (0.090:0.090:0.090) (0.044:0.044:0.044)) - (INTERCONNECT gpio_in[0] mprj.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (0.615:0.615:0.615) (0.340:0.340:0.340)) - (INTERCONNECT gpio_in[0] mprj.clkbuf_0_wb_clk_i.A (0.615:0.615:0.615) (0.340:0.340:0.340)) + (INTERCONNECT gpio_in[1] mprj.ANTENNA_input1_A.DIODE (1.072:1.072:1.072) (0.563:0.563:0.563)) + (INTERCONNECT gpio_in[1] mprj.input1.A (1.072:1.072:1.072) (0.563:0.563:0.563)) + (INTERCONNECT gpio_in[1] mprj2.ANTENNA_input1_A.DIODE (1.080:1.080:1.080) (0.572:0.572:0.572)) + (INTERCONNECT gpio_in[1] mprj2.input1.A (1.080:1.080:1.080) (0.572:0.572:0.572)) + (INTERCONNECT gpio_in[0] mprj.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (2.058:2.058:2.058) (1.118:1.118:1.118)) + (INTERCONNECT gpio_in[0] mprj.clkbuf_0_wb_clk_i.A (2.058:2.058:2.058) (1.118:1.118:1.118)) + (INTERCONNECT gpio_in[0] mprj2.ANTENNA_clkbuf_0_wb_clk_i_A.DIODE (2.074:2.074:2.074) (1.134:1.134:1.134)) + (INTERCONNECT gpio_in[0] mprj2.clkbuf_0_wb_clk_i.A (2.074:2.074:2.074) (1.134:1.134:1.134)) (INTERCONNECT gpio_loopback_one[43] gpio_inp_dis[43] (0.230:0.230:0.230) (0.118:0.118:0.118)) (INTERCONNECT gpio_loopback_one[43] gpio_oeb[43] (0.230:0.230:0.230) (0.118:0.118:0.118)) (INTERCONNECT gpio_loopback_one[42] gpio_inp_dis[42] (0.232:0.232:0.232) (0.119:0.119:0.119)) @@ -35,30 +39,41 @@ (INTERCONNECT gpio_loopback_one[37] gpio_oeb[37] (0.240:0.240:0.240) (0.123:0.123:0.123)) (INTERCONNECT gpio_loopback_one[36] gpio_inp_dis[36] (0.239:0.239:0.239) (0.123:0.123:0.123)) (INTERCONNECT gpio_loopback_one[36] gpio_oeb[36] (0.239:0.239:0.239) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[35] gpio_inp_dis[35] (0.238:0.238:0.238) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[35] gpio_oeb[35] (0.238:0.238:0.238) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[34] gpio_inp_dis[34] (0.236:0.236:0.236) (0.121:0.121:0.121)) - (INTERCONNECT gpio_loopback_one[34] gpio_oeb[34] (0.236:0.236:0.236) (0.121:0.121:0.121)) - (INTERCONNECT gpio_loopback_one[33] gpio_inp_dis[33] (0.236:0.236:0.236) (0.121:0.121:0.121)) - (INTERCONNECT gpio_loopback_one[33] gpio_oeb[33] (0.236:0.236:0.236) (0.121:0.121:0.121)) - (INTERCONNECT gpio_loopback_one[32] gpio_inp_dis[32] (0.238:0.238:0.238) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[32] gpio_oeb[32] (0.238:0.238:0.238) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[31] gpio_inp_dis[31] (0.237:0.237:0.237) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[31] gpio_oeb[31] (0.237:0.237:0.237) (0.121:0.121:0.121)) - (INTERCONNECT gpio_loopback_one[30] gpio_inp_dis[30] (0.238:0.238:0.238) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[30] gpio_oeb[30] (0.238:0.238:0.238) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[29] gpio_inp_dis[29] (0.236:0.236:0.236) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[29] gpio_oeb[29] (0.235:0.235:0.235) (0.120:0.120:0.120)) - (INTERCONNECT gpio_loopback_one[28] gpio_inp_dis[28] (0.235:0.235:0.235) (0.120:0.120:0.120)) - (INTERCONNECT gpio_loopback_one[28] gpio_oeb[28] (0.235:0.235:0.235) (0.120:0.120:0.120)) - (INTERCONNECT gpio_loopback_one[27] gpio_inp_dis[27] (0.240:0.240:0.240) (0.123:0.123:0.123)) - (INTERCONNECT gpio_loopback_one[27] gpio_oeb[27] (0.240:0.240:0.240) (0.123:0.123:0.123)) - (INTERCONNECT gpio_loopback_one[26] gpio_inp_dis[26] (0.236:0.236:0.236) (0.121:0.121:0.121)) - (INTERCONNECT gpio_loopback_one[26] gpio_oeb[26] (0.236:0.236:0.236) (0.121:0.121:0.121)) - (INTERCONNECT gpio_loopback_one[25] gpio_inp_dis[25] (0.239:0.239:0.239) (0.123:0.123:0.123)) - (INTERCONNECT gpio_loopback_one[25] gpio_oeb[25] (0.238:0.238:0.238) (0.122:0.122:0.122)) - (INTERCONNECT gpio_loopback_one[24] gpio_inp_dis[24] (0.234:0.234:0.234) (0.120:0.120:0.120)) - (INTERCONNECT gpio_loopback_one[24] gpio_oeb[24] (0.234:0.234:0.234) (0.120:0.120:0.120)) + (INTERCONNECT gpio_loopback_one[35] gpio_inp_dis[35] (0.239:0.239:0.239) (0.123:0.123:0.123)) + (INTERCONNECT gpio_loopback_one[35] gpio_oeb[35] (0.239:0.239:0.239) (0.123:0.123:0.123)) + (INTERCONNECT gpio_loopback_one[34] gpio_dm1[34] (0.353:0.353:0.353) (0.183:0.183:0.183)) + (INTERCONNECT gpio_loopback_one[34] gpio_dm2[34] (0.351:0.351:0.351) (0.181:0.181:0.181)) + (INTERCONNECT gpio_loopback_one[34] gpio_inp_dis[34] (0.353:0.353:0.353) (0.183:0.183:0.183)) + (INTERCONNECT gpio_loopback_one[33] gpio_dm1[33] (0.354:0.354:0.354) (0.183:0.183:0.183)) + (INTERCONNECT gpio_loopback_one[33] gpio_dm2[33] (0.353:0.353:0.353) (0.183:0.183:0.183)) + (INTERCONNECT gpio_loopback_one[33] gpio_inp_dis[33] (0.353:0.353:0.353) (0.183:0.183:0.183)) + (INTERCONNECT gpio_loopback_one[32] gpio_dm1[32] (0.349:0.349:0.349) (0.181:0.181:0.181)) + (INTERCONNECT gpio_loopback_one[32] gpio_dm2[32] (0.348:0.348:0.348) (0.180:0.180:0.180)) + (INTERCONNECT gpio_loopback_one[32] gpio_inp_dis[32] (0.349:0.349:0.349) (0.181:0.181:0.181)) + (INTERCONNECT gpio_loopback_one[31] gpio_dm1[31] (0.347:0.347:0.347) (0.180:0.180:0.180)) + (INTERCONNECT gpio_loopback_one[31] gpio_dm2[31] (0.346:0.346:0.346) (0.179:0.179:0.179)) + (INTERCONNECT gpio_loopback_one[31] gpio_inp_dis[31] (0.346:0.346:0.346) (0.179:0.179:0.179)) + (INTERCONNECT gpio_loopback_one[30] gpio_dm1[30] (0.348:0.348:0.348) (0.180:0.180:0.180)) + (INTERCONNECT gpio_loopback_one[30] gpio_dm2[30] (0.348:0.348:0.348) (0.180:0.180:0.180)) + (INTERCONNECT gpio_loopback_one[30] gpio_inp_dis[30] (0.348:0.348:0.348) (0.180:0.180:0.180)) + (INTERCONNECT gpio_loopback_one[29] gpio_dm1[29] (0.368:0.368:0.368) (0.191:0.191:0.191)) + (INTERCONNECT gpio_loopback_one[29] gpio_dm2[29] (0.368:0.368:0.368) (0.191:0.191:0.191)) + (INTERCONNECT gpio_loopback_one[29] gpio_inp_dis[29] (0.368:0.368:0.368) (0.191:0.191:0.191)) + (INTERCONNECT gpio_loopback_one[28] gpio_dm1[28] (0.359:0.359:0.359) (0.186:0.186:0.186)) + (INTERCONNECT gpio_loopback_one[28] gpio_dm2[28] (0.358:0.358:0.358) (0.185:0.185:0.185)) + (INTERCONNECT gpio_loopback_one[28] gpio_inp_dis[28] (0.359:0.359:0.359) (0.186:0.186:0.186)) + (INTERCONNECT gpio_loopback_one[27] gpio_dm1[27] (0.359:0.359:0.359) (0.186:0.186:0.186)) + (INTERCONNECT gpio_loopback_one[27] gpio_dm2[27] (0.359:0.359:0.359) (0.186:0.186:0.186)) + (INTERCONNECT gpio_loopback_one[27] gpio_inp_dis[27] (0.359:0.359:0.359) (0.186:0.186:0.186)) + (INTERCONNECT gpio_loopback_one[26] gpio_dm1[26] (0.353:0.353:0.353) (0.183:0.183:0.183)) + (INTERCONNECT gpio_loopback_one[26] gpio_dm2[26] (0.353:0.353:0.353) (0.183:0.183:0.183)) + (INTERCONNECT gpio_loopback_one[26] gpio_inp_dis[26] (0.353:0.353:0.353) (0.183:0.183:0.183)) + (INTERCONNECT gpio_loopback_one[25] gpio_dm1[25] (0.353:0.353:0.353) (0.183:0.183:0.183)) + (INTERCONNECT gpio_loopback_one[25] gpio_dm2[25] (0.352:0.352:0.352) (0.182:0.182:0.182)) + (INTERCONNECT gpio_loopback_one[25] gpio_inp_dis[25] (0.353:0.353:0.353) (0.183:0.183:0.183)) + (INTERCONNECT gpio_loopback_one[24] gpio_dm1[24] (0.355:0.355:0.355) (0.184:0.184:0.184)) + (INTERCONNECT gpio_loopback_one[24] gpio_dm2[24] (0.354:0.354:0.354) (0.183:0.183:0.183)) + (INTERCONNECT gpio_loopback_one[24] gpio_inp_dis[24] (0.354:0.354:0.354) (0.183:0.183:0.183)) (INTERCONNECT gpio_loopback_one[23] gpio_inp_dis[23] (0.240:0.240:0.240) (0.123:0.123:0.123)) (INTERCONNECT gpio_loopback_one[23] gpio_oeb[23] (0.240:0.240:0.240) (0.123:0.123:0.123)) (INTERCONNECT gpio_loopback_one[22] gpio_inp_dis[22] (0.243:0.243:0.243) (0.125:0.125:0.125)) @@ -82,14 +97,14 @@ (INTERCONNECT gpio_loopback_one[13] gpio_inp_dis[13] (0.230:0.230:0.230) (0.118:0.118:0.118)) (INTERCONNECT gpio_loopback_one[13] gpio_oeb[13] (0.230:0.230:0.230) (0.118:0.118:0.118)) (INTERCONNECT gpio_loopback_one[12] gpio_dm1[12] (0.342:0.342:0.342) (0.177:0.177:0.177)) - (INTERCONNECT gpio_loopback_one[12] gpio_dm2[12] (0.341:0.341:0.341) (0.177:0.177:0.177)) - (INTERCONNECT gpio_loopback_one[12] gpio_inp_dis[12] (0.341:0.341:0.341) (0.177:0.177:0.177)) - (INTERCONNECT gpio_loopback_one[11] gpio_dm1[11] (0.344:0.344:0.344) (0.178:0.178:0.178)) - (INTERCONNECT gpio_loopback_one[11] gpio_dm2[11] (0.343:0.343:0.343) (0.178:0.178:0.178)) - (INTERCONNECT gpio_loopback_one[11] gpio_inp_dis[11] (0.344:0.344:0.344) (0.178:0.178:0.178)) - (INTERCONNECT gpio_loopback_one[10] gpio_dm1[10] (0.343:0.343:0.343) (0.178:0.178:0.178)) - (INTERCONNECT gpio_loopback_one[10] gpio_dm2[10] (0.341:0.341:0.341) (0.176:0.176:0.176)) - (INTERCONNECT gpio_loopback_one[10] gpio_inp_dis[10] (0.342:0.342:0.342) (0.178:0.178:0.178)) + (INTERCONNECT gpio_loopback_one[12] gpio_dm2[12] (0.342:0.342:0.342) (0.177:0.177:0.177)) + (INTERCONNECT gpio_loopback_one[12] gpio_inp_dis[12] (0.342:0.342:0.342) (0.177:0.177:0.177)) + (INTERCONNECT gpio_loopback_one[11] gpio_dm1[11] (0.340:0.340:0.340) (0.176:0.176:0.176)) + (INTERCONNECT gpio_loopback_one[11] gpio_dm2[11] (0.340:0.340:0.340) (0.176:0.176:0.176)) + (INTERCONNECT gpio_loopback_one[11] gpio_inp_dis[11] (0.340:0.340:0.340) (0.176:0.176:0.176)) + (INTERCONNECT gpio_loopback_one[10] gpio_dm1[10] (0.342:0.342:0.342) (0.178:0.178:0.178)) + (INTERCONNECT gpio_loopback_one[10] gpio_dm2[10] (0.340:0.340:0.340) (0.176:0.176:0.176)) + (INTERCONNECT gpio_loopback_one[10] gpio_inp_dis[10] (0.342:0.342:0.342) (0.177:0.177:0.177)) (INTERCONNECT gpio_loopback_one[9] gpio_dm1[9] (0.340:0.340:0.340) (0.177:0.177:0.177)) (INTERCONNECT gpio_loopback_one[9] gpio_dm2[9] (0.339:0.339:0.339) (0.175:0.175:0.175)) (INTERCONNECT gpio_loopback_one[9] gpio_inp_dis[9] (0.340:0.340:0.340) (0.176:0.176:0.176)) @@ -111,9 +126,9 @@ (INTERCONNECT gpio_loopback_one[3] gpio_dm1[3] (0.344:0.344:0.344) (0.178:0.178:0.178)) (INTERCONNECT gpio_loopback_one[3] gpio_dm2[3] (0.344:0.344:0.344) (0.178:0.178:0.178)) (INTERCONNECT gpio_loopback_one[3] gpio_inp_dis[3] (0.344:0.344:0.344) (0.178:0.178:0.178)) - (INTERCONNECT gpio_loopback_one[2] gpio_dm1[2] (0.343:0.343:0.343) (0.178:0.178:0.178)) - (INTERCONNECT gpio_loopback_one[2] gpio_dm2[2] (0.343:0.343:0.343) (0.178:0.178:0.178)) - (INTERCONNECT gpio_loopback_one[2] gpio_inp_dis[2] (0.343:0.343:0.343) (0.178:0.178:0.178)) + (INTERCONNECT gpio_loopback_one[2] gpio_dm1[2] (0.348:0.348:0.348) (0.181:0.181:0.181)) + (INTERCONNECT gpio_loopback_one[2] gpio_dm2[2] (0.347:0.347:0.347) (0.179:0.179:0.179)) + (INTERCONNECT gpio_loopback_one[2] gpio_inp_dis[2] (0.348:0.348:0.348) (0.180:0.180:0.180)) (INTERCONNECT gpio_loopback_one[1] gpio_dm0[1] (0.445:0.445:0.445) (0.232:0.232:0.232)) (INTERCONNECT gpio_loopback_one[1] gpio_dm1[1] (0.445:0.445:0.445) (0.232:0.232:0.232)) (INTERCONNECT gpio_loopback_one[1] gpio_dm2[1] (0.444:0.444:0.444) (0.232:0.232:0.232)) @@ -197,149 +212,127 @@ (INTERCONNECT gpio_loopback_zero[37] gpio_out[37] (1.171:1.171:1.171) (0.618:0.618:0.618)) (INTERCONNECT gpio_loopback_zero[37] gpio_slow_sel[37] (1.174:1.174:1.174) (0.622:0.622:0.622)) (INTERCONNECT gpio_loopback_zero[37] gpio_vtrip_sel[37] (1.168:1.168:1.168) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[36] gpio_analog_en[36] (1.174:1.174:1.174) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[36] gpio_analog_pol[36] (1.173:1.173:1.173) (0.621:0.621:0.621)) + (INTERCONNECT gpio_loopback_zero[36] gpio_analog_en[36] (1.175:1.175:1.175) (0.622:0.622:0.622)) + (INTERCONNECT gpio_loopback_zero[36] gpio_analog_pol[36] (1.174:1.174:1.174) (0.621:0.621:0.621)) (INTERCONNECT gpio_loopback_zero[36] gpio_analog_sel[36] (1.171:1.171:1.171) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[36] gpio_dm0[36] (1.174:1.174:1.174) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[36] gpio_dm1[36] (1.175:1.175:1.175) (0.623:0.623:0.623)) + (INTERCONNECT gpio_loopback_zero[36] gpio_dm0[36] (1.175:1.175:1.175) (0.622:0.622:0.622)) + (INTERCONNECT gpio_loopback_zero[36] gpio_dm1[36] (1.176:1.176:1.176) (0.623:0.623:0.623)) (INTERCONNECT gpio_loopback_zero[36] gpio_dm2[36] (1.171:1.171:1.171) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[36] gpio_holdover[36] (1.170:1.170:1.170) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[36] gpio_ib_mode_sel[36] (1.164:1.164:1.164) (0.612:0.612:0.612)) + (INTERCONNECT gpio_loopback_zero[36] gpio_holdover[36] (1.170:1.170:1.170) (0.618:0.618:0.618)) + (INTERCONNECT gpio_loopback_zero[36] gpio_ib_mode_sel[36] (1.165:1.165:1.165) (0.612:0.612:0.612)) (INTERCONNECT gpio_loopback_zero[36] gpio_out[36] (1.169:1.169:1.169) (0.617:0.617:0.617)) (INTERCONNECT gpio_loopback_zero[36] gpio_slow_sel[36] (1.176:1.176:1.176) (0.623:0.623:0.623)) (INTERCONNECT gpio_loopback_zero[36] gpio_vtrip_sel[36] (1.167:1.167:1.167) (0.614:0.614:0.614)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_en[35] (1.175:1.175:1.175) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_pol[35] (1.174:1.174:1.174) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[35] gpio_analog_sel[35] (1.173:1.173:1.173) (0.620:0.620:0.620)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm0[35] (1.174:1.174:1.174) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm1[35] (1.175:1.175:1.175) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[35] gpio_dm2[35] (1.173:1.173:1.173) (0.620:0.620:0.620)) - (INTERCONNECT gpio_loopback_zero[35] gpio_holdover[35] (1.173:1.173:1.173) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[35] gpio_ib_mode_sel[35] (1.171:1.171:1.171) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[35] gpio_out[35] (1.173:1.173:1.173) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[35] gpio_slow_sel[35] (1.175:1.175:1.175) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[35] gpio_vtrip_sel[35] (1.172:1.172:1.172) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_en[34] (1.173:1.173:1.173) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_pol[34] (1.172:1.172:1.172) (0.620:0.620:0.620)) - (INTERCONNECT gpio_loopback_zero[34] gpio_analog_sel[34] (1.170:1.170:1.170) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm0[34] (1.173:1.173:1.173) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm1[34] (1.174:1.174:1.174) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[34] gpio_dm2[34] (1.169:1.169:1.169) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[34] gpio_holdover[34] (1.168:1.168:1.168) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[34] gpio_ib_mode_sel[34] (1.163:1.163:1.163) (0.611:0.611:0.611)) - (INTERCONNECT gpio_loopback_zero[34] gpio_out[34] (1.168:1.168:1.168) (0.616:0.616:0.616)) - (INTERCONNECT gpio_loopback_zero[34] gpio_slow_sel[34] (1.174:1.174:1.174) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[34] gpio_vtrip_sel[34] (1.165:1.165:1.165) (0.613:0.613:0.613)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_en[33] (1.171:1.171:1.171) (0.620:0.620:0.620)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_pol[33] (1.170:1.170:1.170) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[33] gpio_analog_sel[33] (1.167:1.167:1.167) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm0[33] (1.171:1.171:1.171) (0.620:0.620:0.620)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm1[33] (1.171:1.171:1.171) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[33] gpio_dm2[33] (1.167:1.167:1.167) (0.616:0.616:0.616)) - (INTERCONNECT gpio_loopback_zero[33] gpio_holdover[33] (1.166:1.166:1.166) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[33] gpio_ib_mode_sel[33] (1.160:1.160:1.160) (0.610:0.610:0.610)) - (INTERCONNECT gpio_loopback_zero[33] gpio_out[33] (1.165:1.165:1.165) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[33] gpio_slow_sel[33] (1.171:1.171:1.171) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[33] gpio_vtrip_sel[33] (1.163:1.163:1.163) (0.612:0.612:0.612)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_en[32] (1.175:1.175:1.175) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_pol[32] (1.175:1.175:1.175) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[32] gpio_analog_sel[32] (1.172:1.172:1.172) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm0[32] (1.175:1.175:1.175) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm1[32] (1.176:1.176:1.176) (0.623:0.623:0.623)) - (INTERCONNECT gpio_loopback_zero[32] gpio_dm2[32] (1.172:1.172:1.172) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[32] gpio_holdover[32] (1.171:1.171:1.171) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[32] gpio_ib_mode_sel[32] (1.166:1.166:1.166) (0.613:0.613:0.613)) - (INTERCONNECT gpio_loopback_zero[32] gpio_out[32] (1.169:1.169:1.169) (0.616:0.616:0.616)) - (INTERCONNECT gpio_loopback_zero[32] gpio_slow_sel[32] (1.177:1.177:1.177) (0.624:0.624:0.624)) - (INTERCONNECT gpio_loopback_zero[32] gpio_vtrip_sel[32] (1.168:1.168:1.168) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_en[31] (1.173:1.173:1.173) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_pol[31] (1.172:1.172:1.172) (0.620:0.620:0.620)) - (INTERCONNECT gpio_loopback_zero[31] gpio_analog_sel[31] (1.169:1.169:1.169) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm0[31] (1.172:1.172:1.172) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm1[31] (1.173:1.173:1.173) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[31] gpio_dm2[31] (1.169:1.169:1.169) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[31] gpio_holdover[31] (1.168:1.168:1.168) (0.616:0.616:0.616)) - (INTERCONNECT gpio_loopback_zero[31] gpio_ib_mode_sel[31] (1.164:1.164:1.164) (0.612:0.612:0.612)) - (INTERCONNECT gpio_loopback_zero[31] gpio_out[31] (1.167:1.167:1.167) (0.616:0.616:0.616)) - (INTERCONNECT gpio_loopback_zero[31] gpio_slow_sel[31] (1.173:1.173:1.173) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[31] gpio_vtrip_sel[31] (1.165:1.165:1.165) (0.613:0.613:0.613)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_en[30] (1.173:1.173:1.173) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_pol[30] (1.173:1.173:1.173) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[30] gpio_analog_sel[30] (1.170:1.170:1.170) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm0[30] (1.173:1.173:1.173) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm1[30] (1.174:1.174:1.174) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[30] gpio_dm2[30] (1.169:1.169:1.169) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[30] gpio_holdover[30] (1.167:1.167:1.167) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[30] gpio_ib_mode_sel[30] (1.163:1.163:1.163) (0.611:0.611:0.611)) - (INTERCONNECT gpio_loopback_zero[30] gpio_out[30] (1.166:1.166:1.166) (0.614:0.614:0.614)) - (INTERCONNECT gpio_loopback_zero[30] gpio_slow_sel[30] (1.174:1.174:1.174) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[30] gpio_vtrip_sel[30] (1.163:1.163:1.163) (0.611:0.611:0.611)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_en[29] (1.175:1.175:1.175) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_pol[29] (1.173:1.173:1.173) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[29] gpio_analog_sel[29] (1.171:1.171:1.171) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm0[29] (1.174:1.174:1.174) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm1[29] (1.175:1.175:1.175) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[29] gpio_dm2[29] (1.170:1.170:1.170) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[29] gpio_holdover[29] (1.170:1.170:1.170) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[29] gpio_ib_mode_sel[29] (1.165:1.165:1.165) (0.613:0.613:0.613)) - (INTERCONNECT gpio_loopback_zero[29] gpio_out[29] (1.169:1.169:1.169) (0.616:0.616:0.616)) - (INTERCONNECT gpio_loopback_zero[29] gpio_slow_sel[29] (1.175:1.175:1.175) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[29] gpio_vtrip_sel[29] (1.166:1.166:1.166) (0.614:0.614:0.614)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_en[28] (1.173:1.173:1.173) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_pol[28] (1.172:1.172:1.172) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[28] gpio_analog_sel[28] (1.170:1.170:1.170) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm0[28] (1.172:1.172:1.172) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm1[28] (1.173:1.173:1.173) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[28] gpio_dm2[28] (1.167:1.167:1.167) (0.616:0.616:0.616)) - (INTERCONNECT gpio_loopback_zero[28] gpio_holdover[28] (1.166:1.166:1.166) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[28] gpio_ib_mode_sel[28] (1.163:1.163:1.163) (0.611:0.611:0.611)) - (INTERCONNECT gpio_loopback_zero[28] gpio_out[28] (1.165:1.165:1.165) (0.614:0.614:0.614)) - (INTERCONNECT gpio_loopback_zero[28] gpio_slow_sel[28] (1.173:1.173:1.173) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[28] gpio_vtrip_sel[28] (1.161:1.161:1.161) (0.610:0.610:0.610)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_en[27] (1.175:1.175:1.175) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_pol[27] (1.174:1.174:1.174) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[27] gpio_analog_sel[27] (1.171:1.171:1.171) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm0[27] (1.174:1.174:1.174) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm1[27] (1.175:1.175:1.175) (0.623:0.623:0.623)) - (INTERCONNECT gpio_loopback_zero[27] gpio_dm2[27] (1.171:1.171:1.171) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[27] gpio_holdover[27] (1.170:1.170:1.170) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[27] gpio_ib_mode_sel[27] (1.166:1.166:1.166) (0.613:0.613:0.613)) - (INTERCONNECT gpio_loopback_zero[27] gpio_out[27] (1.169:1.169:1.169) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[27] gpio_slow_sel[27] (1.175:1.175:1.175) (0.623:0.623:0.623)) - (INTERCONNECT gpio_loopback_zero[27] gpio_vtrip_sel[27] (1.167:1.167:1.167) (0.614:0.614:0.614)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_en[26] (1.174:1.174:1.174) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_pol[26] (1.174:1.174:1.174) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[26] gpio_analog_sel[26] (1.173:1.173:1.173) (0.620:0.620:0.620)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm0[26] (1.174:1.174:1.174) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm1[26] (1.174:1.174:1.174) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[26] gpio_dm2[26] (1.173:1.173:1.173) (0.620:0.620:0.620)) - (INTERCONNECT gpio_loopback_zero[26] gpio_holdover[26] (1.172:1.172:1.172) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[26] gpio_ib_mode_sel[26] (1.167:1.167:1.167) (0.614:0.614:0.614)) - (INTERCONNECT gpio_loopback_zero[26] gpio_out[26] (1.170:1.170:1.170) (0.618:0.618:0.618)) - (INTERCONNECT gpio_loopback_zero[26] gpio_slow_sel[26] (1.174:1.174:1.174) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[26] gpio_vtrip_sel[26] (1.168:1.168:1.168) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_en[25] (1.180:1.180:1.180) (0.624:0.624:0.624)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_pol[25] (1.180:1.180:1.180) (0.624:0.624:0.624)) - (INTERCONNECT gpio_loopback_zero[25] gpio_analog_sel[25] (1.177:1.177:1.177) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm0[25] (1.180:1.180:1.180) (0.624:0.624:0.624)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm1[25] (1.180:1.180:1.180) (0.624:0.624:0.624)) - (INTERCONNECT gpio_loopback_zero[25] gpio_dm2[25] (1.176:1.176:1.176) (0.620:0.620:0.620)) - (INTERCONNECT gpio_loopback_zero[25] gpio_holdover[25] (1.175:1.175:1.175) (0.620:0.620:0.620)) - (INTERCONNECT gpio_loopback_zero[25] gpio_ib_mode_sel[25] (1.167:1.167:1.167) (0.612:0.612:0.612)) - (INTERCONNECT gpio_loopback_zero[25] gpio_out[25] (1.175:1.175:1.175) (0.619:0.619:0.619)) - (INTERCONNECT gpio_loopback_zero[25] gpio_slow_sel[25] (1.180:1.180:1.180) (0.625:0.625:0.625)) - (INTERCONNECT gpio_loopback_zero[25] gpio_vtrip_sel[25] (1.171:1.171:1.171) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_en[24] (1.172:1.172:1.172) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_pol[24] (1.171:1.171:1.171) (0.620:0.620:0.620)) - (INTERCONNECT gpio_loopback_zero[24] gpio_analog_sel[24] (1.168:1.168:1.168) (0.617:0.617:0.617)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm0[24] (1.172:1.172:1.172) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm1[24] (1.172:1.172:1.172) (0.621:0.621:0.621)) - (INTERCONNECT gpio_loopback_zero[24] gpio_dm2[24] (1.166:1.166:1.166) (0.615:0.615:0.615)) - (INTERCONNECT gpio_loopback_zero[24] gpio_holdover[24] (1.165:1.165:1.165) (0.614:0.614:0.614)) - (INTERCONNECT gpio_loopback_zero[24] gpio_ib_mode_sel[24] (1.161:1.161:1.161) (0.610:0.610:0.610)) - (INTERCONNECT gpio_loopback_zero[24] gpio_out[24] (1.164:1.164:1.164) (0.613:0.613:0.613)) - (INTERCONNECT gpio_loopback_zero[24] gpio_slow_sel[24] (1.172:1.172:1.172) (0.622:0.622:0.622)) - (INTERCONNECT gpio_loopback_zero[24] gpio_vtrip_sel[24] (1.162:1.162:1.162) (0.611:0.611:0.611)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_en[35] (1.177:1.177:1.177) (0.623:0.623:0.623)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_pol[35] (1.177:1.177:1.177) (0.622:0.622:0.622)) + (INTERCONNECT gpio_loopback_zero[35] gpio_analog_sel[35] (1.176:1.176:1.176) (0.621:0.621:0.621)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm0[35] (1.177:1.177:1.177) (0.622:0.622:0.622)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm1[35] (1.177:1.177:1.177) (0.623:0.623:0.623)) + (INTERCONNECT gpio_loopback_zero[35] gpio_dm2[35] (1.175:1.175:1.175) (0.621:0.621:0.621)) + (INTERCONNECT gpio_loopback_zero[35] gpio_holdover[35] (1.175:1.175:1.175) (0.621:0.621:0.621)) + (INTERCONNECT gpio_loopback_zero[35] gpio_ib_mode_sel[35] (1.173:1.173:1.173) (0.619:0.619:0.619)) + (INTERCONNECT gpio_loopback_zero[35] gpio_out[35] (1.175:1.175:1.175) (0.621:0.621:0.621)) + (INTERCONNECT gpio_loopback_zero[35] gpio_slow_sel[35] (1.177:1.177:1.177) (0.623:0.623:0.623)) + (INTERCONNECT gpio_loopback_zero[35] gpio_vtrip_sel[35] (1.175:1.175:1.175) (0.620:0.620:0.620)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_en[34] (0.973:0.973:0.973) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_pol[34] (0.973:0.973:0.973) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[34] gpio_analog_sel[34] (0.972:0.972:0.972) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[34] gpio_dm0[34] (0.973:0.973:0.973) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[34] gpio_holdover[34] (0.972:0.972:0.972) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[34] gpio_ib_mode_sel[34] (0.971:0.971:0.971) (0.511:0.511:0.511)) + (INTERCONNECT gpio_loopback_zero[34] gpio_oeb[34] (0.969:0.969:0.969) (0.510:0.510:0.510)) + (INTERCONNECT gpio_loopback_zero[34] gpio_slow_sel[34] (0.973:0.973:0.973) (0.514:0.514:0.514)) + (INTERCONNECT gpio_loopback_zero[34] gpio_vtrip_sel[34] (0.972:0.972:0.972) (0.512:0.512:0.512)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_en[33] (0.982:0.982:0.982) (0.519:0.519:0.519)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_pol[33] (0.982:0.982:0.982) (0.520:0.520:0.520)) + (INTERCONNECT gpio_loopback_zero[33] gpio_analog_sel[33] (0.980:0.980:0.980) (0.518:0.518:0.518)) + (INTERCONNECT gpio_loopback_zero[33] gpio_dm0[33] (0.982:0.982:0.982) (0.519:0.519:0.519)) + (INTERCONNECT gpio_loopback_zero[33] gpio_holdover[33] (0.979:0.979:0.979) (0.516:0.516:0.516)) + (INTERCONNECT gpio_loopback_zero[33] gpio_ib_mode_sel[33] (0.976:0.976:0.976) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[33] gpio_oeb[33] (0.973:0.973:0.973) (0.510:0.510:0.510)) + (INTERCONNECT gpio_loopback_zero[33] gpio_slow_sel[33] (0.982:0.982:0.982) (0.519:0.519:0.519)) + (INTERCONNECT gpio_loopback_zero[33] gpio_vtrip_sel[33] (0.976:0.976:0.976) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_en[32] (0.978:0.978:0.978) (0.517:0.517:0.517)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_pol[32] (0.978:0.978:0.978) (0.517:0.517:0.517)) + (INTERCONNECT gpio_loopback_zero[32] gpio_analog_sel[32] (0.975:0.975:0.975) (0.514:0.514:0.514)) + (INTERCONNECT gpio_loopback_zero[32] gpio_dm0[32] (0.978:0.978:0.978) (0.517:0.517:0.517)) + (INTERCONNECT gpio_loopback_zero[32] gpio_holdover[32] (0.975:0.975:0.975) (0.514:0.514:0.514)) + (INTERCONNECT gpio_loopback_zero[32] gpio_ib_mode_sel[32] (0.974:0.974:0.974) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[32] gpio_oeb[32] (0.973:0.973:0.973) (0.512:0.512:0.512)) + (INTERCONNECT gpio_loopback_zero[32] gpio_slow_sel[32] (0.979:0.979:0.979) (0.518:0.518:0.518)) + (INTERCONNECT gpio_loopback_zero[32] gpio_vtrip_sel[32] (0.974:0.974:0.974) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_en[31] (0.995:0.995:0.995) (0.525:0.525:0.525)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_pol[31] (0.994:0.994:0.994) (0.524:0.524:0.524)) + (INTERCONNECT gpio_loopback_zero[31] gpio_analog_sel[31] (0.993:0.993:0.993) (0.524:0.524:0.524)) + (INTERCONNECT gpio_loopback_zero[31] gpio_dm0[31] (0.994:0.994:0.994) (0.524:0.524:0.524)) + (INTERCONNECT gpio_loopback_zero[31] gpio_holdover[31] (0.993:0.993:0.993) (0.524:0.524:0.524)) + (INTERCONNECT gpio_loopback_zero[31] gpio_ib_mode_sel[31] (0.992:0.992:0.992) (0.522:0.522:0.522)) + (INTERCONNECT gpio_loopback_zero[31] gpio_oeb[31] (0.991:0.991:0.991) (0.522:0.522:0.522)) + (INTERCONNECT gpio_loopback_zero[31] gpio_slow_sel[31] (0.995:0.995:0.995) (0.525:0.525:0.525)) + (INTERCONNECT gpio_loopback_zero[31] gpio_vtrip_sel[31] (0.992:0.992:0.992) (0.523:0.523:0.523)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_en[30] (0.973:0.973:0.973) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_pol[30] (0.973:0.973:0.973) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[30] gpio_analog_sel[30] (0.971:0.971:0.971) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[30] gpio_dm0[30] (0.973:0.973:0.973) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[30] gpio_holdover[30] (0.969:0.969:0.969) (0.510:0.510:0.510)) + (INTERCONNECT gpio_loopback_zero[30] gpio_ib_mode_sel[30] (0.965:0.965:0.965) (0.507:0.507:0.507)) + (INTERCONNECT gpio_loopback_zero[30] gpio_oeb[30] (0.963:0.963:0.963) (0.505:0.505:0.505)) + (INTERCONNECT gpio_loopback_zero[30] gpio_slow_sel[30] (0.974:0.974:0.974) (0.516:0.516:0.516)) + (INTERCONNECT gpio_loopback_zero[30] gpio_vtrip_sel[30] (0.966:0.966:0.966) (0.508:0.508:0.508)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_en[29] (0.983:0.983:0.983) (0.519:0.519:0.519)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_pol[29] (0.984:0.984:0.984) (0.519:0.519:0.519)) + (INTERCONNECT gpio_loopback_zero[29] gpio_analog_sel[29] (0.983:0.983:0.983) (0.518:0.518:0.518)) + (INTERCONNECT gpio_loopback_zero[29] gpio_dm0[29] (0.983:0.983:0.983) (0.519:0.519:0.519)) + (INTERCONNECT gpio_loopback_zero[29] gpio_holdover[29] (0.982:0.982:0.982) (0.518:0.518:0.518)) + (INTERCONNECT gpio_loopback_zero[29] gpio_ib_mode_sel[29] (0.981:0.981:0.981) (0.517:0.517:0.517)) + (INTERCONNECT gpio_loopback_zero[29] gpio_oeb[29] (0.981:0.981:0.981) (0.517:0.517:0.517)) + (INTERCONNECT gpio_loopback_zero[29] gpio_slow_sel[29] (0.983:0.983:0.983) (0.519:0.519:0.519)) + (INTERCONNECT gpio_loopback_zero[29] gpio_vtrip_sel[29] (0.981:0.981:0.981) (0.517:0.517:0.517)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_en[28] (0.982:0.982:0.982) (0.519:0.519:0.519)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_pol[28] (0.981:0.981:0.981) (0.518:0.518:0.518)) + (INTERCONNECT gpio_loopback_zero[28] gpio_analog_sel[28] (0.981:0.981:0.981) (0.518:0.518:0.518)) + (INTERCONNECT gpio_loopback_zero[28] gpio_dm0[28] (0.982:0.982:0.982) (0.519:0.519:0.519)) + (INTERCONNECT gpio_loopback_zero[28] gpio_holdover[28] (0.980:0.980:0.980) (0.517:0.517:0.517)) + (INTERCONNECT gpio_loopback_zero[28] gpio_ib_mode_sel[28] (0.976:0.976:0.976) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[28] gpio_oeb[28] (0.976:0.976:0.976) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[28] gpio_slow_sel[28] (0.983:0.983:0.983) (0.520:0.520:0.520)) + (INTERCONNECT gpio_loopback_zero[28] gpio_vtrip_sel[28] (0.976:0.976:0.976) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_en[27] (0.980:0.980:0.980) (0.518:0.518:0.518)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_pol[27] (0.980:0.980:0.980) (0.518:0.518:0.518)) + (INTERCONNECT gpio_loopback_zero[27] gpio_analog_sel[27] (0.978:0.978:0.978) (0.516:0.516:0.516)) + (INTERCONNECT gpio_loopback_zero[27] gpio_dm0[27] (0.980:0.980:0.980) (0.518:0.518:0.518)) + (INTERCONNECT gpio_loopback_zero[27] gpio_holdover[27] (0.977:0.977:0.977) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[27] gpio_ib_mode_sel[27] (0.974:0.974:0.974) (0.512:0.512:0.512)) + (INTERCONNECT gpio_loopback_zero[27] gpio_oeb[27] (0.972:0.972:0.972) (0.510:0.510:0.510)) + (INTERCONNECT gpio_loopback_zero[27] gpio_slow_sel[27] (0.981:0.981:0.981) (0.519:0.519:0.519)) + (INTERCONNECT gpio_loopback_zero[27] gpio_vtrip_sel[27] (0.975:0.975:0.975) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_en[26] (0.984:0.984:0.984) (0.520:0.520:0.520)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_pol[26] (0.985:0.985:0.985) (0.520:0.520:0.520)) + (INTERCONNECT gpio_loopback_zero[26] gpio_analog_sel[26] (0.984:0.984:0.984) (0.519:0.519:0.519)) + (INTERCONNECT gpio_loopback_zero[26] gpio_dm0[26] (0.984:0.984:0.984) (0.520:0.520:0.520)) + (INTERCONNECT gpio_loopback_zero[26] gpio_holdover[26] (0.984:0.984:0.984) (0.519:0.519:0.519)) + (INTERCONNECT gpio_loopback_zero[26] gpio_ib_mode_sel[26] (0.982:0.982:0.982) (0.518:0.518:0.518)) + (INTERCONNECT gpio_loopback_zero[26] gpio_oeb[26] (0.982:0.982:0.982) (0.517:0.517:0.517)) + (INTERCONNECT gpio_loopback_zero[26] gpio_slow_sel[26] (0.984:0.984:0.984) (0.520:0.520:0.520)) + (INTERCONNECT gpio_loopback_zero[26] gpio_vtrip_sel[26] (0.983:0.983:0.983) (0.518:0.518:0.518)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_en[25] (0.985:0.985:0.985) (0.520:0.520:0.520)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_pol[25] (0.984:0.984:0.984) (0.520:0.520:0.520)) + (INTERCONNECT gpio_loopback_zero[25] gpio_analog_sel[25] (0.984:0.984:0.984) (0.520:0.520:0.520)) + (INTERCONNECT gpio_loopback_zero[25] gpio_dm0[25] (0.985:0.985:0.985) (0.520:0.520:0.520)) + (INTERCONNECT gpio_loopback_zero[25] gpio_holdover[25] (0.983:0.983:0.983) (0.519:0.519:0.519)) + (INTERCONNECT gpio_loopback_zero[25] gpio_ib_mode_sel[25] (0.980:0.980:0.980) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[25] gpio_oeb[25] (0.978:0.978:0.978) (0.514:0.514:0.514)) + (INTERCONNECT gpio_loopback_zero[25] gpio_slow_sel[25] (0.985:0.985:0.985) (0.520:0.520:0.520)) + (INTERCONNECT gpio_loopback_zero[25] gpio_vtrip_sel[25] (0.980:0.980:0.980) (0.516:0.516:0.516)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_en[24] (0.975:0.975:0.975) (0.516:0.516:0.516)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_pol[24] (0.974:0.974:0.974) (0.515:0.515:0.515)) + (INTERCONNECT gpio_loopback_zero[24] gpio_analog_sel[24] (0.972:0.972:0.972) (0.513:0.513:0.513)) + (INTERCONNECT gpio_loopback_zero[24] gpio_dm0[24] (0.975:0.975:0.975) (0.516:0.516:0.516)) + (INTERCONNECT gpio_loopback_zero[24] gpio_holdover[24] (0.971:0.971:0.971) (0.511:0.511:0.511)) + (INTERCONNECT gpio_loopback_zero[24] gpio_ib_mode_sel[24] (0.968:0.968:0.968) (0.508:0.508:0.508)) + (INTERCONNECT gpio_loopback_zero[24] gpio_oeb[24] (0.968:0.968:0.968) (0.509:0.509:0.509)) + (INTERCONNECT gpio_loopback_zero[24] gpio_slow_sel[24] (0.976:0.976:0.976) (0.516:0.516:0.516)) + (INTERCONNECT gpio_loopback_zero[24] gpio_vtrip_sel[24] (0.968:0.968:0.968) (0.509:0.509:0.509)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_en[23] (1.172:1.172:1.172) (0.621:0.621:0.621)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_pol[23] (1.171:1.171:1.171) (0.620:0.620:0.620)) (INTERCONNECT gpio_loopback_zero[23] gpio_analog_sel[23] (1.170:1.170:1.170) (0.618:0.618:0.618)) @@ -461,33 +454,33 @@ (INTERCONNECT gpio_loopback_zero[13] gpio_out[13] (1.160:1.160:1.160) (0.611:0.611:0.611)) (INTERCONNECT gpio_loopback_zero[13] gpio_slow_sel[13] (1.169:1.169:1.169) (0.620:0.620:0.620)) (INTERCONNECT gpio_loopback_zero[13] gpio_vtrip_sel[13] (1.156:1.156:1.156) (0.607:0.607:0.607)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_en[12] (0.971:0.971:0.971) (0.512:0.512:0.512)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_pol[12] (0.970:0.970:0.970) (0.512:0.512:0.512)) - (INTERCONNECT gpio_loopback_zero[12] gpio_analog_sel[12] (0.970:0.970:0.970) (0.512:0.512:0.512)) - (INTERCONNECT gpio_loopback_zero[12] gpio_dm0[12] (0.970:0.970:0.970) (0.512:0.512:0.512)) - (INTERCONNECT gpio_loopback_zero[12] gpio_holdover[12] (0.970:0.970:0.970) (0.512:0.512:0.512)) - (INTERCONNECT gpio_loopback_zero[12] gpio_ib_mode_sel[12] (0.968:0.968:0.968) (0.510:0.510:0.510)) - (INTERCONNECT gpio_loopback_zero[12] gpio_oeb[12] (0.967:0.967:0.967) (0.508:0.508:0.508)) - (INTERCONNECT gpio_loopback_zero[12] gpio_slow_sel[12] (0.971:0.971:0.971) (0.512:0.512:0.512)) - (INTERCONNECT gpio_loopback_zero[12] gpio_vtrip_sel[12] (0.969:0.969:0.969) (0.511:0.511:0.511)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_en[11] (0.969:0.969:0.969) (0.511:0.511:0.511)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_pol[11] (0.969:0.969:0.969) (0.511:0.511:0.511)) - (INTERCONNECT gpio_loopback_zero[11] gpio_analog_sel[11] (0.968:0.968:0.968) (0.511:0.511:0.511)) - (INTERCONNECT gpio_loopback_zero[11] gpio_dm0[11] (0.969:0.969:0.969) (0.511:0.511:0.511)) - (INTERCONNECT gpio_loopback_zero[11] gpio_holdover[11] (0.968:0.968:0.968) (0.511:0.511:0.511)) - (INTERCONNECT gpio_loopback_zero[11] gpio_ib_mode_sel[11] (0.968:0.968:0.968) (0.510:0.510:0.510)) - (INTERCONNECT gpio_loopback_zero[11] gpio_oeb[11] (0.967:0.967:0.967) (0.510:0.510:0.510)) - (INTERCONNECT gpio_loopback_zero[11] gpio_slow_sel[11] (0.969:0.969:0.969) (0.511:0.511:0.511)) - (INTERCONNECT gpio_loopback_zero[11] gpio_vtrip_sel[11] (0.968:0.968:0.968) (0.510:0.510:0.510)) - (INTERCONNECT gpio_loopback_zero[10] gpio_analog_en[10] (0.966:0.966:0.966) (0.510:0.510:0.510)) - (INTERCONNECT gpio_loopback_zero[10] gpio_analog_pol[10] (0.966:0.966:0.966) (0.510:0.510:0.510)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_en[12] (0.964:0.964:0.964) (0.509:0.509:0.509)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_pol[12] (0.964:0.964:0.964) (0.509:0.509:0.509)) + (INTERCONNECT gpio_loopback_zero[12] gpio_analog_sel[12] (0.963:0.963:0.963) (0.508:0.508:0.508)) + (INTERCONNECT gpio_loopback_zero[12] gpio_dm0[12] (0.964:0.964:0.964) (0.509:0.509:0.509)) + (INTERCONNECT gpio_loopback_zero[12] gpio_holdover[12] (0.963:0.963:0.963) (0.508:0.508:0.508)) + (INTERCONNECT gpio_loopback_zero[12] gpio_ib_mode_sel[12] (0.962:0.962:0.962) (0.507:0.507:0.507)) + (INTERCONNECT gpio_loopback_zero[12] gpio_oeb[12] (0.960:0.960:0.960) (0.505:0.505:0.505)) + (INTERCONNECT gpio_loopback_zero[12] gpio_slow_sel[12] (0.964:0.964:0.964) (0.509:0.509:0.509)) + (INTERCONNECT gpio_loopback_zero[12] gpio_vtrip_sel[12] (0.963:0.963:0.963) (0.508:0.508:0.508)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_en[11] (0.960:0.960:0.960) (0.508:0.508:0.508)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_pol[11] (0.959:0.959:0.959) (0.507:0.507:0.507)) + (INTERCONNECT gpio_loopback_zero[11] gpio_analog_sel[11] (0.957:0.957:0.957) (0.505:0.505:0.505)) + (INTERCONNECT gpio_loopback_zero[11] gpio_dm0[11] (0.960:0.960:0.960) (0.508:0.508:0.508)) + (INTERCONNECT gpio_loopback_zero[11] gpio_holdover[11] (0.956:0.956:0.956) (0.504:0.504:0.504)) + (INTERCONNECT gpio_loopback_zero[11] gpio_ib_mode_sel[11] (0.953:0.953:0.953) (0.501:0.501:0.501)) + (INTERCONNECT gpio_loopback_zero[11] gpio_oeb[11] (0.953:0.953:0.953) (0.500:0.500:0.500)) + (INTERCONNECT gpio_loopback_zero[11] gpio_slow_sel[11] (0.961:0.961:0.961) (0.508:0.508:0.508)) + (INTERCONNECT gpio_loopback_zero[11] gpio_vtrip_sel[11] (0.954:0.954:0.954) (0.502:0.502:0.502)) + (INTERCONNECT gpio_loopback_zero[10] gpio_analog_en[10] (0.965:0.965:0.965) (0.510:0.510:0.510)) + (INTERCONNECT gpio_loopback_zero[10] gpio_analog_pol[10] (0.965:0.965:0.965) (0.510:0.510:0.510)) (INTERCONNECT gpio_loopback_zero[10] gpio_analog_sel[10] (0.965:0.965:0.965) (0.510:0.510:0.510)) - (INTERCONNECT gpio_loopback_zero[10] gpio_dm0[10] (0.966:0.966:0.966) (0.510:0.510:0.510)) + (INTERCONNECT gpio_loopback_zero[10] gpio_dm0[10] (0.965:0.965:0.965) (0.510:0.510:0.510)) (INTERCONNECT gpio_loopback_zero[10] gpio_holdover[10] (0.964:0.964:0.964) (0.509:0.509:0.509)) - (INTERCONNECT gpio_loopback_zero[10] gpio_ib_mode_sel[10] (0.960:0.960:0.960) (0.504:0.504:0.504)) - (INTERCONNECT gpio_loopback_zero[10] gpio_oeb[10] (0.960:0.960:0.960) (0.504:0.504:0.504)) - (INTERCONNECT gpio_loopback_zero[10] gpio_slow_sel[10] (0.967:0.967:0.967) (0.511:0.511:0.511)) - (INTERCONNECT gpio_loopback_zero[10] gpio_vtrip_sel[10] (0.962:0.962:0.962) (0.506:0.506:0.506)) + (INTERCONNECT gpio_loopback_zero[10] gpio_ib_mode_sel[10] (0.959:0.959:0.959) (0.504:0.504:0.504)) + (INTERCONNECT gpio_loopback_zero[10] gpio_oeb[10] (0.959:0.959:0.959) (0.504:0.504:0.504)) + (INTERCONNECT gpio_loopback_zero[10] gpio_slow_sel[10] (0.966:0.966:0.966) (0.511:0.511:0.511)) + (INTERCONNECT gpio_loopback_zero[10] gpio_vtrip_sel[10] (0.961:0.961:0.961) (0.506:0.506:0.506)) (INTERCONNECT gpio_loopback_zero[9] gpio_analog_en[9] (0.965:0.965:0.965) (0.509:0.509:0.509)) (INTERCONNECT gpio_loopback_zero[9] gpio_analog_pol[9] (0.965:0.965:0.965) (0.509:0.509:0.509)) (INTERCONNECT gpio_loopback_zero[9] gpio_analog_sel[9] (0.965:0.965:0.965) (0.509:0.509:0.509)) @@ -499,12 +492,12 @@ (INTERCONNECT gpio_loopback_zero[9] gpio_vtrip_sel[9] (0.964:0.964:0.964) (0.508:0.508:0.508)) (INTERCONNECT gpio_loopback_zero[8] gpio_analog_en[8] (0.967:0.967:0.967) (0.511:0.511:0.511)) (INTERCONNECT gpio_loopback_zero[8] gpio_analog_pol[8] (0.967:0.967:0.967) (0.511:0.511:0.511)) - (INTERCONNECT gpio_loopback_zero[8] gpio_analog_sel[8] (0.966:0.966:0.966) (0.510:0.510:0.510)) + (INTERCONNECT gpio_loopback_zero[8] gpio_analog_sel[8] (0.965:0.965:0.965) (0.509:0.509:0.509)) (INTERCONNECT gpio_loopback_zero[8] gpio_dm0[8] (0.967:0.967:0.967) (0.511:0.511:0.511)) (INTERCONNECT gpio_loopback_zero[8] gpio_holdover[8] (0.964:0.964:0.964) (0.508:0.508:0.508)) (INTERCONNECT gpio_loopback_zero[8] gpio_ib_mode_sel[8] (0.961:0.961:0.961) (0.505:0.505:0.505)) (INTERCONNECT gpio_loopback_zero[8] gpio_oeb[8] (0.960:0.960:0.960) (0.504:0.504:0.504)) - (INTERCONNECT gpio_loopback_zero[8] gpio_slow_sel[8] (0.968:0.968:0.968) (0.512:0.512:0.512)) + (INTERCONNECT gpio_loopback_zero[8] gpio_slow_sel[8] (0.967:0.967:0.967) (0.511:0.511:0.511)) (INTERCONNECT gpio_loopback_zero[8] gpio_vtrip_sel[8] (0.962:0.962:0.962) (0.506:0.506:0.506)) (INTERCONNECT gpio_loopback_zero[7] gpio_analog_en[7] (0.965:0.965:0.965) (0.510:0.510:0.510)) (INTERCONNECT gpio_loopback_zero[7] gpio_analog_pol[7] (0.965:0.965:0.965) (0.510:0.510:0.510)) @@ -551,15 +544,15 @@ (INTERCONNECT gpio_loopback_zero[3] gpio_oeb[3] (0.964:0.964:0.964) (0.508:0.508:0.508)) (INTERCONNECT gpio_loopback_zero[3] gpio_slow_sel[3] (0.967:0.967:0.967) (0.510:0.510:0.510)) (INTERCONNECT gpio_loopback_zero[3] gpio_vtrip_sel[3] (0.964:0.964:0.964) (0.508:0.508:0.508)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_en[2] (0.967:0.967:0.967) (0.512:0.512:0.512)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_pol[2] (0.966:0.966:0.966) (0.510:0.510:0.510)) - (INTERCONNECT gpio_loopback_zero[2] gpio_analog_sel[2] (0.964:0.964:0.964) (0.508:0.508:0.508)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_en[2] (0.967:0.967:0.967) (0.510:0.510:0.510)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_pol[2] (0.968:0.968:0.968) (0.511:0.511:0.511)) + (INTERCONNECT gpio_loopback_zero[2] gpio_analog_sel[2] (0.967:0.967:0.967) (0.510:0.510:0.510)) (INTERCONNECT gpio_loopback_zero[2] gpio_dm0[2] (0.967:0.967:0.967) (0.511:0.511:0.511)) - (INTERCONNECT gpio_loopback_zero[2] gpio_holdover[2] (0.963:0.963:0.963) (0.507:0.507:0.507)) - (INTERCONNECT gpio_loopback_zero[2] gpio_ib_mode_sel[2] (0.960:0.960:0.960) (0.504:0.504:0.504)) - (INTERCONNECT gpio_loopback_zero[2] gpio_oeb[2] (0.958:0.958:0.958) (0.502:0.502:0.502)) - (INTERCONNECT gpio_loopback_zero[2] gpio_slow_sel[2] (0.968:0.968:0.968) (0.512:0.512:0.512)) - (INTERCONNECT gpio_loopback_zero[2] gpio_vtrip_sel[2] (0.960:0.960:0.960) (0.505:0.505:0.505)) + (INTERCONNECT gpio_loopback_zero[2] gpio_holdover[2] (0.967:0.967:0.967) (0.510:0.510:0.510)) + (INTERCONNECT gpio_loopback_zero[2] gpio_ib_mode_sel[2] (0.966:0.966:0.966) (0.509:0.509:0.509)) + (INTERCONNECT gpio_loopback_zero[2] gpio_oeb[2] (0.966:0.966:0.966) (0.509:0.509:0.509)) + (INTERCONNECT gpio_loopback_zero[2] gpio_slow_sel[2] (0.967:0.967:0.967) (0.511:0.511:0.511)) + (INTERCONNECT gpio_loopback_zero[2] gpio_vtrip_sel[2] (0.966:0.966:0.966) (0.509:0.509:0.509)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_en[1] (0.964:0.964:0.964) (0.510:0.510:0.510)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_pol[1] (0.964:0.964:0.964) (0.509:0.509:0.509)) (INTERCONNECT gpio_loopback_zero[1] gpio_analog_sel[1] (0.962:0.962:0.962) (0.508:0.508:0.508)) @@ -1827,7 +1820,7 @@ (INTERCONNECT mprj.input1.X mprj.ANTENNA_fanout19_A.DIODE (0.085:0.085:0.085) (0.081:0.081:0.081)) (INTERCONNECT mprj.input1.X mprj.ANTENNA_fanout25_A.DIODE (0.087:0.087:0.087) (0.083:0.083:0.083)) (INTERCONNECT mprj.input1.X mprj.ANTENNA_input1_X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) - (INTERCONNECT mprj.input1.X mprj.fanout19.A (0.084:0.084:0.084) (0.081:0.081:0.081)) + (INTERCONNECT mprj.input1.X mprj.fanout19.A (0.084:0.084:0.084) (0.080:0.080:0.080)) (INTERCONNECT mprj.input1.X mprj.fanout25.A (0.087:0.087:0.087) (0.083:0.083:0.083)) (INTERCONNECT mprj.load_slew16.X mprj._622_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) (INTERCONNECT mprj.load_slew16.X mprj._624_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) @@ -1871,8 +1864,8 @@ (INTERCONNECT mprj.max_cap18.X mprj._623_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) (INTERCONNECT mprj.output10.X gpio_out[9] (0.006:0.006:0.006) (0.006:0.006:0.006)) (INTERCONNECT mprj.output11.X gpio_out[10] (0.005:0.005:0.005) (0.005:0.005:0.005)) - (INTERCONNECT mprj.output12.X gpio_out[11] (0.005:0.005:0.005) (0.005:0.005:0.005)) - (INTERCONNECT mprj.output2.X gpio_out[2] (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj.output12.X gpio_out[11] (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj.output2.X gpio_out[2] (0.004:0.004:0.004) (0.004:0.004:0.004)) (INTERCONNECT mprj.output3.X gpio_out[12] (0.004:0.004:0.004) (0.004:0.004:0.004)) (INTERCONNECT mprj.output4.X gpio_out[3] (0.004:0.004:0.004) (0.004:0.004:0.004)) (INTERCONNECT mprj.output5.X gpio_out[4] (0.005:0.005:0.005) (0.005:0.005:0.005)) @@ -1915,6 +1908,1341 @@ (INTERCONNECT mprj.wire24.X mprj._645_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) (INTERCONNECT mprj.wire24.X mprj._646_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) (INTERCONNECT mprj.wire24.X mprj._651_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._332_.Y mprj2._361_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._332_.Y mprj2._574_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._333_.Y mprj2._570_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._334_.Y mprj2._501_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._335_.Y mprj2._527_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._336_.Y mprj2._429_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._337_.Y mprj2._433_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._337_.Y mprj2._434_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._338_.Y mprj2._440_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._339_.Y mprj2._675_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._340_.X mprj2._348_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._340_.X mprj2._350_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._341_.X mprj2._342_.A2 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._341_.X mprj2._345_.A3 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._341_.X mprj2._346_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._341_.X mprj2._347_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._342_.Y mprj2._345_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._343_.X mprj2._344_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._343_.X mprj2._347_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._343_.X mprj2._356_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._344_.X mprj2._345_.C1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._344_.X mprj2._351_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._344_.X mprj2._357_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._344_.X mprj2._359_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._344_.X mprj2._361_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._345_.Y mprj2.hold113.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._346_.X mprj2.hold143.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._347_.Y mprj2._348_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._348_.X mprj2.hold157.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._349_.Y mprj2.hold106.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._350_.Y mprj2.hold107.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._351_.X mprj2._352_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._351_.X mprj2._354_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._351_.X mprj2._360_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._352_.Y mprj2._353_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._352_.Y mprj2.hold182.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._353_.Y mprj2.hold78.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._354_.X mprj2._358_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._355_.Y mprj2._356_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._355_.Y mprj2._357_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._356_.X mprj2._362_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._363_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._367_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._369_.A3 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._373_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._356_.X mprj2._374_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._357_.Y mprj2._358_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._357_.Y mprj2._360_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._357_.Y mprj2._371_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._358_.X mprj2.hold183.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._359_.X mprj2._360_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._360_.X mprj2._686_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._361_.Y mprj2.hold175.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._362_.Y mprj2._372_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._363_.X mprj2._365_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._363_.X mprj2._370_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._364_.X mprj2._367_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._364_.X mprj2._371_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._364_.X mprj2._374_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._365_.Y mprj2.hold159.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._367_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._372_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._366_.X mprj2._374_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._367_.X mprj2._368_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._367_.X mprj2._382_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._368_.Y mprj2.hold160.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._369_.X mprj2.hold171.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._370_.X mprj2._683_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._371_.Y mprj2._372_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._372_.X mprj2.hold140.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._373_.X mprj2.hold145.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._374_.X mprj2._375_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._374_.X mprj2._377_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._374_.X mprj2._379_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._374_.X mprj2._381_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._374_.X mprj2._383_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._375_.X mprj2._376_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._376_.X mprj2.hold46.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._377_.Y mprj2._380_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._378_.X mprj2._379_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._379_.X mprj2._380_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._379_.X mprj2._381_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._380_.Y mprj2.hold34.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._381_.X mprj2.hold153.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._382_.Y mprj2.hold68.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._383_.Y mprj2.hold69.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__384__Y.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__386__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__568__B.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__572__B.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA__579__A2.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._384_.Y mprj2.ANTENNA_output4_A.DIODE (0.038:0.038:0.038) (0.038:0.038:0.038)) + (INTERCONNECT mprj2._384_.Y mprj2._386_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2._384_.Y mprj2._568_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._384_.Y mprj2._572_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._384_.Y mprj2._579_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._384_.Y mprj2.output4.A (0.038:0.038:0.038) (0.038:0.038:0.038)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__385__Y.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__386__B.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__568__C.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__572__C.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA__580__A2.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._385_.Y mprj2.ANTENNA_output5_A.DIODE (0.020:0.020:0.020) (0.020:0.020:0.020)) + (INTERCONNECT mprj2._385_.Y mprj2._386_.B (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2._385_.Y mprj2._568_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._385_.Y mprj2._572_.C (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._385_.Y mprj2._580_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._385_.Y mprj2.output5.A (0.020:0.020:0.020) (0.020:0.020:0.020)) + (INTERCONNECT mprj2._386_.Y mprj2._387_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._387_.X mprj2.hold151.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._388_.X mprj2.hold44.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._389_.X mprj2._393_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._390_.X mprj2._392_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._391_.X mprj2._392_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._392_.X mprj2._393_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._393_.X mprj2._399_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._394_.X mprj2._396_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._395_.Y mprj2.hold122.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._396_.X mprj2._399_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._397_.X mprj2._399_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._398_.X mprj2._399_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._399_.X mprj2._400_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._399_.X mprj2._488_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._399_.X mprj2._493_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._399_.X mprj2._498_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._400_.Y mprj2._726_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._401_.X mprj2._405_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._402_.X mprj2._405_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._403_.X mprj2._405_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._404_.X mprj2._405_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._405_.X mprj2._411_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._406_.X mprj2._408_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._406_.X mprj2._415_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._407_.X mprj2.hold195.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._408_.X mprj2._411_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._409_.X mprj2._411_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._410_.X mprj2._411_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._412_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._411_.X mprj2._422_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._411_.X mprj2._426_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._411_.X mprj2._431_.C1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._411_.X mprj2._433_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._411_.X mprj2._437_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._412_.Y mprj2._413_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._412_.Y mprj2._429_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._412_.Y mprj2._693_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._413_.Y mprj2.hold28.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._414_.Y mprj2._415_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._414_.Y mprj2._416_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._415_.X mprj2._728_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._416_.Y mprj2.hold60.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._417_.X mprj2._419_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._417_.X mprj2._420_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._421_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._424_.A3 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._425_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._428_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._439_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._417_.X mprj2._445_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._418_.X mprj2.hold167.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._419_.X mprj2.hold168.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._420_.Y mprj2._422_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._420_.Y mprj2._423_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._421_.X mprj2._422_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._422_.X mprj2._731_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._423_.Y mprj2.hold109.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._424_.X mprj2.hold178.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._425_.Y mprj2._426_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._425_.Y mprj2._429_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._426_.X mprj2.hold179.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._427_.X mprj2._428_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._427_.X mprj2._439_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._427_.X mprj2._445_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._429_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._430_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._431_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._428_.X mprj2._432_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._429_.Y mprj2.hold149.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._430_.Y mprj2._431_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._430_.Y mprj2._433_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._430_.Y mprj2._434_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._431_.X mprj2.hold162.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._432_.X mprj2._435_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._432_.X mprj2._436_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._433_.Y mprj2._434_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._434_.Y mprj2.hold155.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._435_.X mprj2._437_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._436_.Y mprj2._437_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._436_.Y mprj2._440_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._437_.X mprj2.hold191.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._438_.X mprj2._439_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._438_.X mprj2._445_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._439_.X mprj2._440_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._439_.X mprj2._441_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._439_.X mprj2._442_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._440_.Y mprj2.hold136.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._441_.X mprj2._443_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._441_.X mprj2._446_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._442_.Y mprj2.hold97.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._443_.Y mprj2.hold98.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._444_.X mprj2._445_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._445_.X mprj2._446_.B1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._447_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._448_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._450_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._452_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._455_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._460_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._471_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._445_.X mprj2._478_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._446_.X mprj2.hold95.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._447_.X mprj2.hold88.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._448_.Y mprj2.hold104.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._450_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._449_.X mprj2._452_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._455_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._460_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._471_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._449_.X mprj2._478_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._450_.X mprj2._451_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._450_.X mprj2._453_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._451_.Y mprj2._742_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._452_.X mprj2._454_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._452_.X mprj2._456_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._453_.Y mprj2._454_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._454_.Y mprj2._743_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._455_.X mprj2._457_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._455_.X mprj2._458_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._456_.X mprj2.hold54.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._457_.X mprj2._461_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._458_.X mprj2.hold52.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._459_.X mprj2._460_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._459_.X mprj2._470_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._460_.X mprj2._461_.B1_N (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._460_.X mprj2._462_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._460_.X mprj2._463_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._460_.X mprj2._464_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._460_.X mprj2._466_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._461_.X mprj2.hold82.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._462_.Y mprj2._465_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._463_.X mprj2.hold125.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._464_.X mprj2._467_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._465_.Y mprj2.hold66.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._466_.X mprj2._468_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._467_.X mprj2.hold64.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._468_.X mprj2.hold40.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._469_.X mprj2._470_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._470_.X mprj2._471_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._470_.X mprj2._478_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._471_.X mprj2._472_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._471_.X mprj2._473_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._471_.X mprj2._474_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._471_.X mprj2._479_.A4 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._472_.Y mprj2._475_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._473_.X mprj2._751_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._474_.X mprj2._476_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._475_.Y mprj2.hold80.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._476_.X mprj2.hold56.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._477_.X mprj2._478_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._478_.X mprj2._480_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._478_.X mprj2._481_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._478_.X mprj2._482_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._478_.X mprj2._483_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._478_.X mprj2._485_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._479_.X mprj2._480_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._480_.X mprj2._754_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._481_.X mprj2.hold102.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._482_.X mprj2._484_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._482_.X mprj2._486_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._483_.Y mprj2.hold73.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._484_.Y mprj2.hold74.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._485_.X mprj2._487_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._486_.X mprj2.hold42.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._487_.X mprj2.hold32.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._488_.X mprj2.hold173.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._489_.X mprj2._490_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._489_.X mprj2._491_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._489_.X mprj2._492_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._490_.Y mprj2.hold123.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._491_.X mprj2._493_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._492_.Y mprj2._493_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._492_.Y mprj2._495_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._493_.X mprj2._696_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._496_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._497_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._500_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._502_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._494_.X mprj2._506_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._494_.X mprj2._516_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._495_.Y mprj2.hold38.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._496_.X mprj2.hold187.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._497_.Y mprj2._498_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._497_.Y mprj2._501_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._498_.X mprj2.hold188.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._500_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._502_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._506_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._499_.X mprj2._516_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._500_.X mprj2._501_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._500_.X mprj2._503_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._501_.Y mprj2.hold130.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._502_.X mprj2._504_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._502_.X mprj2._507_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._503_.Y mprj2.hold90.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._504_.Y mprj2.hold91.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._505_.X mprj2._506_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._505_.X mprj2._516_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._507_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._508_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._509_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._506_.X mprj2._513_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._507_.X mprj2.hold93.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._508_.X mprj2._510_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._508_.X mprj2._511_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._508_.X mprj2._512_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._509_.Y mprj2.hold115.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._510_.Y mprj2.hold116.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._511_.X mprj2.hold111.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._512_.Y mprj2._514_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._513_.X mprj2._514_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._513_.X mprj2._517_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._514_.Y mprj2.hold138.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._515_.X mprj2._516_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._516_.X mprj2._517_.B1_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._518_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._519_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._516_.X mprj2._520_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._526_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._537_.B (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._516_.X mprj2._546_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._516_.X mprj2._554_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._517_.X mprj2.hold84.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._518_.X mprj2.hold100.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._519_.Y mprj2.hold128.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._520_.X mprj2._521_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._520_.X mprj2._522_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._520_.X mprj2._523_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._521_.Y mprj2._707_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._522_.Y mprj2._524_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._523_.Y mprj2._524_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._523_.Y mprj2._527_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._524_.X mprj2._708_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._525_.X mprj2._526_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._525_.X mprj2._537_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._525_.X mprj2._546_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._525_.X mprj2._554_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._527_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._528_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._529_.A2 (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._530_.C (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._532_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._526_.X mprj2._535_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._527_.Y mprj2.hold120.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._528_.X mprj2.hold132.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._529_.Y mprj2.hold147.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._530_.X mprj2._531_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._530_.X mprj2._533_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._531_.Y mprj2._711_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._532_.X mprj2._536_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._533_.X mprj2.hold58.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._535_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._537_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._534_.X mprj2._545_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._535_.Y mprj2._536_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._535_.Y mprj2._538_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._536_.X mprj2.hold62.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._537_.X mprj2._539_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._537_.X mprj2._540_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._537_.X mprj2._542_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._538_.Y mprj2.hold48.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._539_.Y mprj2.hold185.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._540_.Y mprj2._541_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._540_.Y mprj2._543_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._541_.X mprj2._715_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._542_.X mprj2._547_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._543_.Y mprj2.hold50.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._544_.X mprj2._545_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._545_.X mprj2._546_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._545_.X mprj2._554_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._547_.B1_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._548_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._546_.X mprj2._549_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._546_.X mprj2._550_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._546_.X mprj2._555_.A4 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._547_.X mprj2.hold86.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._548_.Y mprj2._551_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._549_.X mprj2.hold134.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._550_.X mprj2._552_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._551_.Y mprj2.hold76.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._552_.X mprj2.hold71.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._553_.X mprj2._554_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._554_.X mprj2._556_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._554_.X mprj2._557_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._554_.X mprj2._558_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._554_.X mprj2._559_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._554_.X mprj2._561_.D (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._555_.X mprj2._556_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._556_.X mprj2.hold164.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._557_.X mprj2.hold118.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._558_.Y mprj2._560_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._558_.Y mprj2._562_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._559_.X mprj2._560_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._560_.X mprj2._723_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._561_.X mprj2._563_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._562_.Y mprj2.hold36.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._563_.X mprj2.hold30.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__564__X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__571__A2.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__575__B1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__578__A2.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA__580__B1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2.ANTENNA_output2_A.DIODE (0.056:0.056:0.056) (0.055:0.055:0.055)) + (INTERCONNECT mprj2._564_.X mprj2._571_.A2 (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2._575_.B1 (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2._578_.A2 (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2._580_.B1 (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2._564_.X mprj2.output2.A (0.056:0.056:0.056) (0.055:0.055:0.055)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA__565__Y.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA__579__B1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._565_.Y mprj2.ANTENNA_output6_A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2._565_.Y mprj2._579_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._565_.Y mprj2.output6.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2._566_.X mprj2._567_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._566_.X mprj2._585_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._566_.X mprj2._587_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._566_.X mprj2._588_.A1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._567_.Y mprj2._576_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._567_.Y mprj2._577_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._567_.Y mprj2._578_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._568_.X mprj2._571_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._568_.X mprj2._578_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._569_.Y mprj2._570_.A2_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._570_.X mprj2._571_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._570_.X mprj2._578_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._571_.X mprj2._576_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._571_.X mprj2._577_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._571_.X mprj2._583_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._571_.X mprj2._585_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._572_.X mprj2._575_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._573_.X mprj2._575_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._574_.Y mprj2._575_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._575_.X mprj2._577_.A2 (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._575_.X mprj2._583_.B (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._575_.X mprj2._586_.A1_N (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._575_.X mprj2._587_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._575_.X mprj2._590_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._576_.Y mprj2._586_.A2_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._582_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._584_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._589_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._577_.Y mprj2._591_.C (0.001:0.001:0.001) (0.000:0.001:0.001)) + (INTERCONNECT mprj2._578_.X mprj2._581_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._578_.X mprj2._590_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._579_.X mprj2._580_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._580_.X mprj2._581_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._580_.X mprj2._584_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._580_.X mprj2._586_.B1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._580_.X mprj2._590_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._580_.X mprj2._591_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._581_.X mprj2._582_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._581_.X mprj2._588_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._581_.X mprj2._589_.C1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._582_.X mprj2.output7.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._584_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._588_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._589_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._583_.X mprj2._591_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._584_.X mprj2.ANTENNA__584__X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._584_.X mprj2.ANTENNA_output8_A.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2._584_.X mprj2.output8.A (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2._585_.X mprj2._586_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._586_.X mprj2.ANTENNA__586__X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._586_.X mprj2.ANTENNA_output9_A.DIODE (0.020:0.020:0.020) (0.019:0.019:0.019)) + (INTERCONNECT mprj2._586_.X mprj2.output9.A (0.020:0.020:0.020) (0.019:0.019:0.019)) + (INTERCONNECT mprj2._587_.Y mprj2._588_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._587_.Y mprj2._589_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._588_.X mprj2.ANTENNA__588__X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._588_.X mprj2.ANTENNA_wire14_A.DIODE (0.015:0.015:0.015) (0.015:0.015:0.015)) + (INTERCONNECT mprj2._588_.X mprj2.wire14.A (0.015:0.015:0.015) (0.015:0.015:0.015)) + (INTERCONNECT mprj2._589_.X mprj2.ANTENNA__589__X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._589_.X mprj2.ANTENNA_output10_A.DIODE (0.054:0.054:0.054) (0.052:0.052:0.052)) + (INTERCONNECT mprj2._589_.X mprj2.output10.A (0.054:0.054:0.054) (0.052:0.052:0.052)) + (INTERCONNECT mprj2._590_.X mprj2.ANTENNA__590__X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._590_.X mprj2.ANTENNA_output11_A.DIODE (0.055:0.055:0.055) (0.054:0.054:0.054)) + (INTERCONNECT mprj2._590_.X mprj2.output11.A (0.055:0.055:0.055) (0.054:0.054:0.054)) + (INTERCONNECT mprj2._591_.Y mprj2.ANTENNA__591__Y.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._591_.Y mprj2.ANTENNA_wire13_A.DIODE (0.013:0.013:0.013) (0.012:0.012:0.012)) + (INTERCONNECT mprj2._591_.Y mprj2.wire13.A (0.013:0.013:0.013) (0.012:0.012:0.012)) + (INTERCONNECT mprj2._592_.Y mprj2._676_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._593_.Y mprj2._677_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._594_.Y mprj2._678_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._595_.Y mprj2._679_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._596_.Y mprj2._680_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._597_.Y mprj2._681_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._598_.Y mprj2._682_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._599_.Y mprj2._683_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._600_.Y mprj2._684_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._601_.Y mprj2._685_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._602_.Y mprj2._686_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._603_.Y mprj2._687_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._604_.Y mprj2._688_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._605_.Y mprj2._689_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._606_.Y mprj2._690_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._607_.Y mprj2._691_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._608_.Y mprj2._692_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._609_.Y mprj2._693_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._610_.Y mprj2._694_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._611_.Y mprj2._695_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._612_.Y mprj2._696_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._613_.Y mprj2._697_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._614_.Y mprj2._698_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._615_.Y mprj2._699_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._616_.Y mprj2._700_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._617_.Y mprj2._701_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._618_.Y mprj2._702_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._619_.Y mprj2._703_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._620_.Y mprj2._704_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._621_.Y mprj2._705_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._622_.Y mprj2._706_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._623_.Y mprj2._707_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._624_.Y mprj2._708_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._625_.Y mprj2._709_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._626_.Y mprj2._710_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._627_.Y mprj2._711_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._628_.Y mprj2._712_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._629_.Y mprj2._713_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._630_.Y mprj2._714_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._631_.Y mprj2._715_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._632_.Y mprj2._716_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._633_.Y mprj2._717_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._634_.Y mprj2._718_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._635_.Y mprj2._719_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._636_.Y mprj2._720_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._637_.Y mprj2._721_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._638_.Y mprj2._722_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._639_.Y mprj2._723_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._640_.Y mprj2._724_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._641_.Y mprj2._725_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._642_.Y mprj2._726_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._643_.Y mprj2._727_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._644_.Y mprj2._728_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._645_.Y mprj2._729_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._646_.Y mprj2._730_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._647_.Y mprj2._731_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._648_.Y mprj2._732_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._649_.Y mprj2._733_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._650_.Y mprj2._734_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._651_.Y mprj2._735_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._652_.Y mprj2._736_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._653_.Y mprj2._737_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._654_.Y mprj2._738_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._655_.Y mprj2._739_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._656_.Y mprj2._740_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._657_.Y mprj2._741_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._658_.Y mprj2._742_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._659_.Y mprj2._743_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._660_.Y mprj2._744_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._661_.Y mprj2._745_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._662_.Y mprj2._746_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._663_.Y mprj2._747_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._664_.Y mprj2._748_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._665_.Y mprj2._749_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._666_.Y mprj2._750_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._667_.Y mprj2._751_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._668_.Y mprj2._752_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._669_.Y mprj2._753_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._670_.Y mprj2._754_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._671_.Y mprj2._755_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._672_.Y mprj2._756_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._673_.Y mprj2._757_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._674_.Y mprj2._758_.RESET_B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._675_.Q mprj2._384_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._385_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._388_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._564_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._565_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._566_.S0 (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._675_.Q mprj2._570_.A1_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._675_.Q mprj2._573_.A_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._675_.Q mprj2._574_.A2 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._676_.Q mprj2._333_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._676_.Q mprj2._384_.A_N (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._564_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._565_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._676_.Q mprj2._566_.S1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._676_.Q mprj2._569_.A_N (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._676_.Q mprj2._573_.B (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._676_.Q mprj2._574_.B1 (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2._676_.Q mprj2.hold150.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._677_.Q mprj2._572_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._677_.Q mprj2.hold67.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2._375_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2._377_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2._568_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._678_.Q mprj2.hold152.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._679_.Q mprj2._566_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._679_.Q mprj2.hold33.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._680_.Q mprj2._579_.B2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._680_.Q mprj2.hold45.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._681_.Q mprj2._362_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._681_.Q mprj2._573_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._681_.Q mprj2.hold144.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._682_.Q mprj2._570_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._682_.Q mprj2.hold139.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._683_.Q mprj2._364_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._683_.Q mprj2._566_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._683_.Q mprj2.hold170.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._684_.Q mprj2._580_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._684_.Q mprj2.hold158.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._685_.Q mprj2._356_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._685_.Q mprj2.hold174.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._686_.Q mprj2._569_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._686_.Q mprj2.hold192.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._687_.Q mprj2._566_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._687_.Q mprj2.hold181.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._688_.Q mprj2._579_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._688_.Q mprj2.hold77.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._340_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._341_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._343_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._349_.B (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._689_.Q mprj2._575_.B2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._690_.Q mprj2._571_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._690_.Q mprj2._578_.A1 (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._690_.Q mprj2.hold156.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2._342_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2._566_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2.hold142.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._691_.Q mprj2.hold196.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._692_.Q mprj2._580_.B2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._692_.Q mprj2.hold112.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._693_.Q mprj2.hold105.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._694_.Q mprj2._395_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._694_.Q mprj2.hold172.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._695_.Q mprj2.hold121.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._696_.Q mprj2._494_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._696_.Q mprj2.hold189.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._697_.Q mprj2.hold37.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._698_.Q mprj2._499_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._698_.Q mprj2.hold186.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._699_.Q mprj2.hold129.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._700_.Q mprj2.hold89.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._701_.Q mprj2.hold92.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._702_.Q mprj2.hold114.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._703_.Q mprj2._515_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._703_.Q mprj2.hold110.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._704_.Q mprj2._515_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._704_.Q mprj2.hold137.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._705_.Q mprj2.hold83.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._706_.Q mprj2.hold99.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._707_.Q mprj2.hold127.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._708_.Q mprj2._525_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._708_.Q mprj2.hold176.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._709_.Q mprj2.hold119.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2._532_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2._534_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._710_.Q mprj2.hold131.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._711_.Q mprj2._532_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._711_.Q mprj2._534_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._711_.Q mprj2.hold146.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._712_.Q mprj2.hold57.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._713_.Q mprj2.hold61.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._714_.Q mprj2.hold47.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._715_.Q mprj2._542_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._715_.Q mprj2._544_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._715_.Q mprj2.hold184.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._716_.Q mprj2.hold49.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._717_.Q mprj2.hold85.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2._548_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2._550_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2._553_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._718_.Q mprj2.hold133.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._719_.Q mprj2._550_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._719_.Q mprj2.hold75.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._720_.Q mprj2.hold70.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._721_.Q mprj2._553_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._721_.Q mprj2.hold163.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._722_.Q mprj2._561_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._722_.Q mprj2.hold117.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._723_.Q mprj2._561_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._723_.Q mprj2.hold169.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._724_.Q mprj2._561_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._724_.Q mprj2.hold35.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._725_.Q mprj2.hold29.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._726_.Q mprj2.hold43.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._727_.Q mprj2.hold27.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._728_.Q mprj2._418_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._728_.Q mprj2.hold180.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._729_.Q mprj2.hold59.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._730_.Q mprj2.hold166.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._731_.Q mprj2._424_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._731_.Q mprj2._425_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._731_.Q mprj2._427_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2._731_.Q mprj2.hold193.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._732_.Q mprj2.hold108.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._733_.Q mprj2._427_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._733_.Q mprj2.hold177.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._734_.Q mprj2.hold148.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._734_.Q mprj2.hold194.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2._407_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2._438_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._735_.Q mprj2.hold161.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._736_.Q mprj2._407_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._736_.Q mprj2._438_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._736_.Q mprj2.hold154.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._737_.Q mprj2._438_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._737_.Q mprj2.hold190.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._738_.Q mprj2.hold135.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._739_.Q mprj2.hold96.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._740_.Q mprj2.hold94.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._741_.Q mprj2.hold87.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._742_.Q mprj2.hold103.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._743_.Q mprj2._455_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._743_.Q mprj2.hold126.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._744_.Q mprj2.hold53.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._745_.Q mprj2.hold51.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._746_.Q mprj2.hold81.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2._462_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2._464_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2._466_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._747_.Q mprj2.hold124.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._748_.Q mprj2._464_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._748_.Q mprj2._466_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._748_.Q mprj2.hold65.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._749_.Q mprj2._466_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._749_.Q mprj2.hold63.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._750_.Q mprj2.hold39.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2._472_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2._474_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2._477_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._751_.Q mprj2.hold141.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._752_.Q mprj2._474_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._752_.Q mprj2.hold79.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._753_.Q mprj2.hold55.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._754_.Q mprj2.hold165.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2._482_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2._483_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2._485_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._755_.Q mprj2.hold101.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._756_.Q mprj2._485_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._756_.Q mprj2.hold72.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._757_.Q mprj2._485_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._757_.Q mprj2.hold41.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2._758_.Q mprj2.hold31.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_0_wb_clk_i_X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_0_0_wb_clk_i_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_1_0_wb_clk_i_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_2_0_wb_clk_i_A.DIODE (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_3_0_wb_clk_i_A.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_4_0_wb_clk_i_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_5_0_wb_clk_i_A.DIODE (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_6_0_wb_clk_i_A.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.ANTENNA_clkbuf_3_7_0_wb_clk_i_A.DIODE (0.004:0.004:0.004) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_0_0_wb_clk_i.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_1_0_wb_clk_i.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_2_0_wb_clk_i.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_3_0_wb_clk_i.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_4_0_wb_clk_i.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_5_0_wb_clk_i.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_6_0_wb_clk_i.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_0_wb_clk_i.X mprj2.clkbuf_3_7_0_wb_clk_i.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._709_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._710_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._711_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._712_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._713_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._714_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._721_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._722_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._723_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2._724_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_0_0_wb_clk_i.X mprj2.clkload0.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._694_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._695_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._696_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._697_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._698_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._707_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._708_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._747_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._748_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2._749_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_1_0_wb_clk_i.X mprj2.clkload1.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._703_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._704_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._706_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._715_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._716_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._717_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._718_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._719_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._720_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2._725_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_2_0_wb_clk_i.X mprj2.clkload2.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._699_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._700_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._701_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._702_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._705_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._750_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._755_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._756_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._757_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2._758_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_3_0_wb_clk_i.X mprj2.clkload3.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._675_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._676_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._726_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._736_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._739_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._740_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._742_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._743_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._744_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2._746_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_4_0_wb_clk_i.X mprj2.clkload4.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._677_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._678_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._679_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._680_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._683_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._684_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._685_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._686_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._687_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2._735_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_5_0_wb_clk_i.X mprj2.clkload5.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._731_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._732_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._733_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._734_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._737_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._738_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._741_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._745_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._751_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._752_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._753_.CLK (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.clkbuf_3_6_0_wb_clk_i.X mprj2._754_.CLK (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._681_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._682_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._688_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._689_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._690_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._691_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._692_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._693_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._727_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._728_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._729_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.clkbuf_3_7_0_wb_clk_i.X mprj2._730_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2._634_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout15.X mprj2._635_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout15.X mprj2._636_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout15.X mprj2._638_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2._639_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout15.X mprj2._640_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout15.X mprj2._641_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout15.X mprj2.load_slew16.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout17.X mprj2._610_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout17.X mprj2._611_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout17.X mprj2._612_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout17.X mprj2._614_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout17.X mprj2._615_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout17.X mprj2._663_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout17.X mprj2._664_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout17.X mprj2._665_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout17.X mprj2.max_cap18.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout19.X mprj2.fanout15.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout19.X mprj2.wire20.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout21.X mprj2._339_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout21.X mprj2._592_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout21.X mprj2._642_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout21.X mprj2._650_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.fanout21.X mprj2._660_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout21.X mprj2._662_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout21.X mprj2._669_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout21.X mprj2._670_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout21.X mprj2.load_slew22.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout23.X mprj2._593_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout23.X mprj2._594_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout23.X mprj2._595_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.fanout23.X mprj2._596_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout23.X mprj2._597_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout23.X mprj2._598_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout23.X mprj2.wire24.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2._652_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout25.X mprj2._653_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout25.X mprj2._655_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout25.X mprj2._656_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout25.X mprj2._658_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.fanout25.X mprj2._659_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2.fanout21.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.fanout25.X mprj2.load_slew26.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.hold100.X mprj2._706_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold101.X mprj2._404_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold101.X mprj2._481_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold102.X mprj2._755_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold103.X mprj2._409_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold103.X mprj2._448_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold103.X mprj2._449_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold104.X mprj2._451_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._340_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._341_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._343_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold105.X mprj2._349_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold106.X mprj2._350_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold107.X mprj2._689_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._410_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._423_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold108.X mprj2._424_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold108.X mprj2._425_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold108.X mprj2._427_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold109.X mprj2._732_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold110.X mprj2._398_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold110.X mprj2._511_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold110.X mprj2._512_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold110.X mprj2._513_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold111.X mprj2._703_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold112.X mprj2._342_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold112.X mprj2._343_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold112.X mprj2._345_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold113.X mprj2._692_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._398_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._508_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._509_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._513_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold114.X mprj2._515_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold115.X mprj2._510_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold116.X mprj2._702_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold117.X mprj2._390_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold117.X mprj2._557_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold117.X mprj2._558_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold117.X mprj2._559_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold118.X mprj2._722_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold119.X mprj2._335_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold119.X mprj2._397_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold119.X mprj2._525_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold120.X mprj2._709_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold121.X mprj2._395_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold121.X mprj2._489_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold121.X mprj2._494_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold122.X mprj2._396_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold122.X mprj2._490_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold123.X mprj2._695_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold124.X mprj2._401_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold124.X mprj2._463_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold124.X mprj2._469_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold125.X mprj2._747_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._402_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._452_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._453_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold126.X mprj2._459_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._397_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._519_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._520_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold127.X mprj2._525_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold128.X mprj2._521_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold129.X mprj2._334_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold129.X mprj2._394_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold129.X mprj2._499_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold130.X mprj2._699_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold131.X mprj2._393_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold131.X mprj2._528_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold131.X mprj2._529_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold131.X mprj2._530_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold132.X mprj2._710_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold133.X mprj2._392_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold133.X mprj2._549_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold133.X mprj2._555_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold134.X mprj2._718_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold135.X mprj2._338_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold135.X mprj2._410_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold135.X mprj2._438_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold136.X mprj2._738_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold137.X mprj2._398_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold137.X mprj2._512_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold137.X mprj2._513_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold138.X mprj2._704_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._363_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._366_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._369_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold139.X mprj2._372_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold140.X mprj2._682_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold141.X mprj2._403_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold141.X mprj2._473_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold141.X mprj2._479_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold142.X mprj2._343_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold142.X mprj2._346_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold143.X mprj2._691_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold144.X mprj2._363_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold144.X mprj2._366_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold144.X mprj2._369_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold144.X mprj2._373_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold145.X mprj2._681_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold146.X mprj2._391_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold146.X mprj2._529_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold146.X mprj2._530_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold147.X mprj2._531_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold148.X mprj2._336_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold148.X mprj2._427_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold149.X mprj2._734_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold150.X mprj2._385_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold150.X mprj2._387_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold151.X mprj2._676_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold152.X mprj2._379_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold152.X mprj2._381_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold153.X mprj2._678_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold154.X mprj2._337_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold154.X mprj2._432_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold155.X mprj2._736_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._341_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._344_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._348_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold156.X mprj2._356_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold157.X mprj2._690_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold158.X mprj2._364_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold158.X mprj2._365_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold159.X mprj2._368_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold160.X mprj2._684_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold161.X mprj2._430_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold161.X mprj2._431_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold161.X mprj2._432_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold162.X mprj2._735_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold163.X mprj2._392_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold163.X mprj2._555_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold164.X mprj2._721_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._403_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._477_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold165.X mprj2._479_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._408_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._417_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold166.X mprj2._418_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold167.X mprj2._419_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold168.X mprj2._730_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold169.X mprj2._390_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold169.X mprj2._558_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold169.X mprj2._559_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold170.X mprj2._363_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold170.X mprj2._369_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold171.X mprj2._370_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold172.X mprj2._488_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold172.X mprj2._489_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold172.X mprj2._494_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold173.X mprj2._694_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._332_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._351_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._357_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold174.X mprj2._359_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold175.X mprj2._685_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold176.X mprj2._397_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold176.X mprj2._522_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold176.X mprj2._523_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold177.X mprj2._407_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold177.X mprj2._424_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold177.X mprj2._425_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold178.X mprj2._426_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold179.X mprj2._733_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._406_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._414_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold180.X mprj2._417_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold181.X mprj2._352_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold181.X mprj2._354_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold181.X mprj2._355_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold182.X mprj2._358_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold183.X mprj2._687_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold184.X mprj2._389_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold184.X mprj2._539_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold184.X mprj2._540_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold185.X mprj2._541_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold186.X mprj2._394_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold186.X mprj2._496_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold186.X mprj2._497_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold187.X mprj2._498_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold188.X mprj2._698_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._396_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._491_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold189.X mprj2._492_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold190.X mprj2._410_.C_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold190.X mprj2._435_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold190.X mprj2._436_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold191.X mprj2._737_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._351_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._355_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold192.X mprj2._359_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold193.X mprj2._410_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold193.X mprj2._420_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold193.X mprj2._421_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold194.X mprj2._407_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold195.X mprj2._408_.D_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold196.X mprj2._345_.A2 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._406_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._413_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._414_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._417_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold27.X mprj2._418_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold28.X mprj2._727_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold29.X mprj2._390_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold29.X mprj2._563_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold30.X mprj2._725_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold31.X mprj2._404_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold31.X mprj2._487_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold32.X mprj2._758_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._375_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._377_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._378_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold33.X mprj2._380_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold34.X mprj2._679_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold35.X mprj2._390_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold35.X mprj2._562_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold36.X mprj2._724_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold37.X mprj2._396_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold37.X mprj2._494_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold37.X mprj2._495_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold38.X mprj2._697_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold39.X mprj2._401_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold39.X mprj2._468_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold39.X mprj2._469_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold40.X mprj2._750_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold41.X mprj2._404_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold41.X mprj2._486_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold42.X mprj2._757_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold43.X mprj2._387_.S (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold43.X mprj2._388_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold44.X mprj2._675_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold45.X mprj2._376_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold45.X mprj2._378_.A_N (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold46.X mprj2._680_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._389_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._537_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._538_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold47.X mprj2._545_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold48.X mprj2._714_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._389_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._542_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._543_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold49.X mprj2._544_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold50.X mprj2._716_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._402_.D (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._457_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._458_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold51.X mprj2._459_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold52.X mprj2._745_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._402_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._455_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._456_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold53.X mprj2._459_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold54.X mprj2._744_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._403_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._476_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._477_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold55.X mprj2._479_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold56.X mprj2._753_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._391_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._532_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._533_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold57.X mprj2._534_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold58.X mprj2._712_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._408_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._416_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._417_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold59.X mprj2._418_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold60.X mprj2._729_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold61.X mprj2._393_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold61.X mprj2._534_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold61.X mprj2._536_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold62.X mprj2._713_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold63.X mprj2._401_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold63.X mprj2._467_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold63.X mprj2._470_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold64.X mprj2._749_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold65.X mprj2._401_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold65.X mprj2._465_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold65.X mprj2._469_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold66.X mprj2._748_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold67.X mprj2._374_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold67.X mprj2._382_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold68.X mprj2._383_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold69.X mprj2._677_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._391_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._552_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._553_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold70.X mprj2._555_.A3 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold71.X mprj2._720_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold72.X mprj2._404_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold72.X mprj2._482_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold72.X mprj2._483_.B1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold73.X mprj2._484_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold74.X mprj2._756_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold75.X mprj2._391_.C (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold75.X mprj2._551_.A (0.001:0.001:0.001) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold75.X mprj2._553_.B (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold75.X mprj2._555_.A2 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold76.X mprj2._719_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold77.X mprj2._353_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold77.X mprj2._355_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold78.X mprj2._688_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._403_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._475_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._477_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold79.X mprj2._479_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold80.X mprj2._752_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._402_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._459_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold81.X mprj2._461_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold82.X mprj2._746_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._398_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._515_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold83.X mprj2._517_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold84.X mprj2._705_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold85.X mprj2._389_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold85.X mprj2._544_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold85.X mprj2._547_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold86.X mprj2._717_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._409_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._447_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._448_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold87.X mprj2._449_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold88.X mprj2._741_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._394_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._502_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._503_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold89.X mprj2._505_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold90.X mprj2._504_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold91.X mprj2._700_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._394_.C (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._505_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold92.X mprj2._507_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold93.X mprj2._701_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._409_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._444_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold94.X mprj2._446_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold95.X mprj2._740_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._409_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._441_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._442_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold96.X mprj2._444_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold97.X mprj2._443_.B (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold98.X mprj2._739_.D (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold99.X mprj2._397_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold99.X mprj2._518_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold99.X mprj2._519_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.hold99.X mprj2._520_.A (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.hold99.X mprj2._525_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_fanout19_A.DIODE (0.085:0.085:0.085) (0.081:0.081:0.081)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_fanout25_A.DIODE (0.087:0.087:0.087) (0.083:0.083:0.083)) + (INTERCONNECT mprj2.input1.X mprj2.ANTENNA_input1_X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.input1.X mprj2.fanout19.A (0.084:0.084:0.084) (0.080:0.080:0.080)) + (INTERCONNECT mprj2.input1.X mprj2.fanout25.A (0.087:0.087:0.087) (0.083:0.083:0.083)) + (INTERCONNECT mprj2.load_slew16.X mprj2._622_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew16.X mprj2._624_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew16.X mprj2._625_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew16.X mprj2._626_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew16.X mprj2._627_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew16.X mprj2._628_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew16.X mprj2._629_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew16.X mprj2._630_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew16.X mprj2._637_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew22.X mprj2._647_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew22.X mprj2._648_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew22.X mprj2._649_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew22.X mprj2._654_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew22.X mprj2._657_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew22.X mprj2._661_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew22.X mprj2._667_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew22.X mprj2._668_.A (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__599__A.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__600__A.DIODE (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__601__A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__605__A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__606__A.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA__608__A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA_fanout23_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.load_slew26.X mprj2.ANTENNA_load_slew26_X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.load_slew26.X mprj2._599_.A (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.load_slew26.X mprj2._600_.A (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.load_slew26.X mprj2._601_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.load_slew26.X mprj2._605_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.load_slew26.X mprj2._606_.A (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.load_slew26.X mprj2._608_.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.load_slew26.X mprj2.fanout23.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.max_cap18.X mprj2._613_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.max_cap18.X mprj2._616_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.max_cap18.X mprj2._617_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.max_cap18.X mprj2._618_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.max_cap18.X mprj2._619_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.max_cap18.X mprj2._620_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.max_cap18.X mprj2._621_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.max_cap18.X mprj2._623_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.output10.X gpio_out[31] (0.009:0.009:0.009) (0.009:0.009:0.009)) + (INTERCONNECT mprj2.output11.X gpio_out[32] (0.026:0.026:0.026) (0.026:0.026:0.026)) + (INTERCONNECT mprj2.output12.X gpio_out[33] (0.048:0.048:0.048) (0.047:0.047:0.047)) + (INTERCONNECT mprj2.output2.X gpio_out[24] (0.938:0.938:0.938) (0.936:0.936:0.936)) + (INTERCONNECT mprj2.output3.X gpio_out[34] (0.058:0.058:0.058) (0.058:0.058:0.058)) + (INTERCONNECT mprj2.output4.X gpio_out[25] (0.774:0.774:0.774) (0.774:0.774:0.774)) + (INTERCONNECT mprj2.output5.X gpio_out[26] (0.505:0.505:0.505) (0.496:0.496:0.496)) + (INTERCONNECT mprj2.output6.X gpio_out[27] (0.276:0.276:0.276) (0.273:0.273:0.273)) + (INTERCONNECT mprj2.output7.X gpio_out[28] (0.122:0.122:0.122) (0.122:0.122:0.122)) + (INTERCONNECT mprj2.output8.X gpio_out[29] (0.019:0.019:0.019) (0.019:0.019:0.019)) + (INTERCONNECT mprj2.output9.X gpio_out[30] (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire13.X mprj2.ANTENNA_output12_A.DIODE (0.097:0.097:0.097) (0.091:0.091:0.091)) + (INTERCONNECT mprj2.wire13.X mprj2.ANTENNA_wire13_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire13.X mprj2.output12.A (0.097:0.097:0.097) (0.091:0.091:0.091)) + (INTERCONNECT mprj2.wire14.X mprj2.ANTENNA_output3_A.DIODE (0.145:0.145:0.145) (0.133:0.133:0.133)) + (INTERCONNECT mprj2.wire14.X mprj2.ANTENNA_wire14_X.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000)) + (INTERCONNECT mprj2.wire14.X mprj2.output3.A (0.146:0.146:0.145) (0.133:0.133:0.133)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__631__A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__632__A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__633__A.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__666__A.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__671__A.DIODE (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__672__A.DIODE (0.008:0.008:0.008) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__673__A.DIODE (0.007:0.007:0.007) (0.006:0.006:0.006)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA__674__A.DIODE (0.008:0.008:0.008) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA_fanout17_A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.wire20.X mprj2.ANTENNA_wire20_X.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire20.X mprj2._631_.A (0.004:0.004:0.004) (0.004:0.004:0.004)) + (INTERCONNECT mprj2.wire20.X mprj2._632_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire20.X mprj2._633_.A (0.003:0.003:0.003) (0.003:0.003:0.003)) + (INTERCONNECT mprj2.wire20.X mprj2._666_.A (0.009:0.009:0.009) (0.008:0.008:0.008)) + (INTERCONNECT mprj2.wire20.X mprj2._671_.A (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2.wire20.X mprj2._672_.A (0.008:0.008:0.008) (0.008:0.008:0.008)) + (INTERCONNECT mprj2.wire20.X mprj2._673_.A (0.007:0.007:0.007) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.wire20.X mprj2._674_.A (0.008:0.008:0.008) (0.007:0.007:0.007)) + (INTERCONNECT mprj2.wire20.X mprj2.fanout17.A (0.005:0.005:0.005) (0.005:0.005:0.005)) + (INTERCONNECT mprj2.wire24.X mprj2._602_.A (0.002:0.002:0.002) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._603_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._604_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._607_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.wire24.X mprj2._609_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._643_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._644_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.wire24.X mprj2._645_.A (0.002:0.002:0.002) (0.002:0.002:0.002)) + (INTERCONNECT mprj2.wire24.X mprj2._646_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) + (INTERCONNECT mprj2.wire24.X mprj2._651_.A (0.001:0.001:0.001) (0.001:0.001:0.001)) ) ) ) @@ -5546,8 +6874,8 @@ (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) - (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.110)) - (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.324:0.324:0.324)) ) @@ -5568,7 +6896,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.324:0.324:0.324)) ) @@ -5578,7 +6906,7 @@ (INSTANCE mprj._677_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.357:0.357:0.357) (0.403:0.403:0.403)) + (IOPATH CLK Q (0.358:0.358:0.358) (0.403:0.403:0.403)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5599,7 +6927,7 @@ (INSTANCE mprj._678_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.387:0.387:0.387) (0.427:0.427:0.427)) + (IOPATH CLK Q (0.388:0.388:0.388) (0.427:0.427:0.427)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5628,7 +6956,7 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) - (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) (WIDTH (posedge CLK) (0.265:0.265:0.265)) @@ -5671,9 +6999,9 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) - (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.309:0.309:0.309)) ) @@ -5683,7 +7011,7 @@ (INSTANCE mprj._682_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.356:0.356:0.356) (0.402:0.402:0.402)) + (IOPATH CLK Q (0.357:0.357:0.357) (0.402:0.402:0.402)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5693,8 +7021,8 @@ (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) - (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.309:0.309:0.309)) ) @@ -5704,15 +7032,15 @@ (INSTANCE mprj._683_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.392:0.392:0.392) (0.432:0.432:0.432)) + (IOPATH CLK Q (0.393:0.393:0.393) (0.432:0.432:0.432)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) - (HOLD (posedge D) (posedge CLK) (-0.028:-0.028:-0.028)) - (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.030)) + (HOLD (posedge D) (posedge CLK) (-0.027:-0.027:-0.027)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.030:-0.030)) (SETUP (posedge D) (posedge CLK) (0.055:0.055:0.055)) (SETUP (negedge D) (posedge CLK) (0.102:0.103:0.103)) (WIDTH (posedge CLK) (0.265:0.265:0.265)) @@ -5756,7 +7084,7 @@ (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) - (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.110)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) (WIDTH (posedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge CLK) (0.268:0.268:0.268)) (WIDTH (negedge RESET_B) (0.265:0.265:0.265)) @@ -5767,7 +7095,7 @@ (INSTANCE mprj._686_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.375:0.375:0.375) (0.417:0.417:0.417)) + (IOPATH CLK Q (0.376:0.376:0.376) (0.417:0.417:0.417)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -5777,7 +7105,7 @@ (HOLD (posedge D) (posedge CLK) (-0.030:-0.030:-0.030)) (HOLD (negedge D) (posedge CLK) (-0.030:-0.031:-0.031)) (SETUP (posedge D) (posedge CLK) (0.058:0.058:0.058)) - (SETUP (negedge D) (posedge CLK) (0.103:0.104:0.105)) + (SETUP (negedge D) (posedge CLK) (0.103:0.104:0.104)) (WIDTH (posedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge CLK) (0.268:0.268:0.268)) (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) @@ -5816,11 +7144,11 @@ (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) - (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.264:0.264:0.264)) ) @@ -5835,13 +7163,13 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.265:0.265:0.265)) ) @@ -5862,7 +7190,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.264:0.264:0.264)) ) @@ -5883,7 +7211,7 @@ (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.266:0.266:0.266)) ) @@ -5893,18 +7221,18 @@ (INSTANCE mprj._692_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.380:0.380:0.380) (0.422:0.422:0.422)) + (IOPATH CLK Q (0.381:0.381:0.381) (0.422:0.422:0.422)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.265:0.265:0.265)) ) @@ -5925,7 +7253,7 @@ (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.068:0.068:0.068)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.264:0.264:0.264)) ) @@ -5940,13 +7268,13 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.317:0.317:0.317)) ) @@ -5967,7 +7295,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.316:0.316:0.316)) ) @@ -5986,9 +7314,9 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) (HOLD (posedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.031)) - (SETUP (posedge D) (posedge CLK) (0.058:0.058:0.058)) + (SETUP (posedge D) (posedge CLK) (0.057:0.057:0.057)) (SETUP (negedge D) (posedge CLK) (0.103:0.103:0.104)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.315:0.315:0.315)) ) @@ -6009,7 +7337,7 @@ (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.254:0.254:0.254)) ) @@ -6030,7 +7358,7 @@ (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.315:0.315:0.315)) ) @@ -6049,7 +7377,7 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) - (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) @@ -6070,7 +7398,7 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) - (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) @@ -6093,7 +7421,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.255:0.255:0.255)) ) @@ -6114,7 +7442,7 @@ (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.255:0.255:0.255)) ) @@ -6124,7 +7452,7 @@ (INSTANCE mprj._703_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.364:0.364:0.364) (0.409:0.409:0.409)) + (IOPATH CLK Q (0.365:0.365:0.365) (0.409:0.409:0.409)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6132,10 +7460,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.325:0.325:0.325)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) - (HOLD (negedge D) (posedge CLK) (-0.038:-0.037:-0.037)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.260:0.260:0.260)) + (WIDTH (posedge CLK) (0.261:0.261:0.261)) (WIDTH (negedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge RESET_B) (0.254:0.254:0.254)) ) @@ -6152,11 +7480,11 @@ (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.325:0.325:0.325)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) - (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.260:0.260:0.260)) + (WIDTH (posedge CLK) (0.261:0.261:0.261)) (WIDTH (negedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge RESET_B) (0.254:0.254:0.254)) ) @@ -6166,7 +7494,7 @@ (INSTANCE mprj._705_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.339:0.339:0.339) (0.385:0.385:0.385)) + (IOPATH CLK Q (0.339:0.339:0.339) (0.386:0.386:0.386)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6193,12 +7521,12 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) - (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.260:0.260:0.260)) + (WIDTH (posedge CLK) (0.261:0.261:0.261)) (WIDTH (negedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge RESET_B) (0.262:0.262:0.262)) ) @@ -6208,7 +7536,7 @@ (INSTANCE mprj._707_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.339:0.339:0.339) (0.385:0.385:0.385)) + (IOPATH CLK Q (0.339:0.339:0.339) (0.386:0.386:0.386)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6218,8 +7546,8 @@ (HOLD (posedge D) (posedge CLK) (-0.032:-0.033:-0.033)) (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.027)) (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) - (SETUP (negedge D) (posedge CLK) (0.098:0.099:0.100)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (SETUP (negedge D) (posedge CLK) (0.098:0.099:0.099)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.254:0.254:0.254)) ) @@ -6238,9 +7566,9 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) (HOLD (posedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.030)) - (SETUP (posedge D) (posedge CLK) (0.056:0.056:0.056)) + (SETUP (posedge D) (posedge CLK) (0.055:0.056:0.056)) (SETUP (negedge D) (posedge CLK) (0.103:0.103:0.103)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.265:0.265:0.265)) ) @@ -6292,7 +7620,7 @@ (INSTANCE mprj._711_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.368:0.368:0.368) (0.412:0.412:0.412)) + (IOPATH CLK Q (0.369:0.369:0.369) (0.412:0.412:0.412)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6301,7 +7629,7 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) (HOLD (posedge D) (posedge CLK) (-0.034:-0.034:-0.034)) (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027)) - (SETUP (posedge D) (posedge CLK) (0.063:0.063:0.063)) + (SETUP (posedge D) (posedge CLK) (0.062:0.063:0.063)) (SETUP (negedge D) (posedge CLK) (0.100:0.100:0.100)) (WIDTH (posedge CLK) (0.259:0.259:0.259)) (WIDTH (negedge CLK) (0.265:0.265:0.265)) @@ -6365,7 +7693,7 @@ (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) - (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) (WIDTH (posedge CLK) (0.259:0.259:0.259)) (WIDTH (negedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge RESET_B) (0.266:0.266:0.266)) @@ -6376,18 +7704,18 @@ (INSTANCE mprj._715_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.367:0.367:0.367) (0.410:0.410:0.410)) + (IOPATH CLK Q (0.367:0.367:0.367) (0.411:0.411:0.411)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) (HOLD (posedge D) (posedge CLK) (-0.029:-0.029:-0.029)) - (HOLD (negedge D) (posedge CLK) (-0.031:-0.031:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (SETUP (posedge D) (posedge CLK) (0.057:0.057:0.057)) - (SETUP (negedge D) (posedge CLK) (0.104:0.104:0.105)) - (WIDTH (posedge CLK) (0.260:0.260:0.260)) + (SETUP (negedge D) (posedge CLK) (0.104:0.104:0.104)) + (WIDTH (posedge CLK) (0.261:0.261:0.261)) (WIDTH (negedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge RESET_B) (0.269:0.269:0.269)) ) @@ -6397,7 +7725,7 @@ (INSTANCE mprj._716_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.340:0.340:0.340) (0.387:0.387:0.387)) + (IOPATH CLK Q (0.341:0.341:0.341) (0.387:0.387:0.387)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6408,7 +7736,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.260:0.260:0.260)) + (WIDTH (posedge CLK) (0.261:0.261:0.261)) (WIDTH (negedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge RESET_B) (0.269:0.269:0.269)) ) @@ -6429,7 +7757,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.260:0.260:0.260)) + (WIDTH (posedge CLK) (0.261:0.261:0.261)) (WIDTH (negedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge RESET_B) (0.270:0.270:0.270)) ) @@ -6447,10 +7775,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.337:0.337:0.337)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) - (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.260:0.260:0.260)) + (WIDTH (posedge CLK) (0.261:0.261:0.261)) (WIDTH (negedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge RESET_B) (0.307:0.307:0.307)) ) @@ -6471,7 +7799,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.260:0.260:0.260)) + (WIDTH (posedge CLK) (0.261:0.261:0.261)) (WIDTH (negedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge RESET_B) (0.311:0.311:0.311)) ) @@ -6481,7 +7809,7 @@ (INSTANCE mprj._720_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.338:0.338:0.338) (0.385:0.385:0.385)) + (IOPATH CLK Q (0.339:0.339:0.339) (0.385:0.385:0.385)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6492,7 +7820,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.260:0.260:0.260)) + (WIDTH (posedge CLK) (0.261:0.261:0.261)) (WIDTH (negedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge RESET_B) (0.306:0.306:0.306)) ) @@ -6531,7 +7859,7 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) - (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) (WIDTH (posedge CLK) (0.259:0.259:0.259)) @@ -6550,7 +7878,7 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) (HOLD (posedge D) (posedge CLK) (-0.028:-0.028:-0.028)) (HOLD (negedge D) (posedge CLK) (-0.030:-0.031:-0.031)) (SETUP (posedge D) (posedge CLK) (0.056:0.056:0.056)) @@ -6570,7 +7898,7 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) @@ -6597,7 +7925,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.260:0.260:0.260)) + (WIDTH (posedge CLK) (0.261:0.261:0.261)) (WIDTH (negedge CLK) (0.266:0.266:0.266)) (WIDTH (negedge RESET_B) (0.305:0.305:0.305)) ) @@ -6613,12 +7941,12 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.217:-0.217:-0.217)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) (HOLD (posedge D) (posedge CLK) (-0.035:-0.035:-0.035)) (HOLD (negedge D) (posedge CLK) (-0.032:-0.032:-0.032)) (SETUP (posedge D) (posedge CLK) (0.064:0.064:0.064)) (SETUP (negedge D) (posedge CLK) (0.105:0.105:0.105)) - (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.321:0.321:0.321)) ) @@ -6634,12 +7962,12 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) ) @@ -6649,7 +7977,7 @@ (INSTANCE mprj._728_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.358:0.358:0.358) (0.402:0.402:0.402)) + (IOPATH CLK Q (0.358:0.358:0.358) (0.403:0.403:0.403)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6660,7 +7988,7 @@ (HOLD (negedge D) (posedge CLK) (-0.030:-0.031:-0.031)) (SETUP (posedge D) (posedge CLK) (0.057:0.057:0.057)) (SETUP (negedge D) (posedge CLK) (0.103:0.104:0.104)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) ) @@ -6670,7 +7998,7 @@ (INSTANCE mprj._729_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.339:0.339:0.339) (0.386:0.386:0.386)) + (IOPATH CLK Q (0.340:0.340:0.340) (0.386:0.386:0.386)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6679,9 +8007,9 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) (HOLD (posedge D) (posedge CLK) (-0.033:-0.033:-0.033)) (HOLD (negedge D) (posedge CLK) (-0.039:-0.039:-0.039)) - (SETUP (posedge D) (posedge CLK) (0.062:0.062:0.062)) + (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) (SETUP (negedge D) (posedge CLK) (0.113:0.113:0.113)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.265:0.265:0.265)) ) @@ -6691,7 +8019,7 @@ (INSTANCE mprj._730_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.341:0.341:0.341) (0.387:0.387:0.387)) + (IOPATH CLK Q (0.341:0.341:0.341) (0.388:0.388:0.388)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6702,7 +8030,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.262:0.262:0.262)) ) @@ -6720,10 +8048,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) (HOLD (posedge D) (posedge CLK) (-0.029:-0.029:-0.029)) - (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.030:-0.031)) (SETUP (posedge D) (posedge CLK) (0.057:0.057:0.057)) (SETUP (negedge D) (posedge CLK) (0.102:0.103:0.104)) - (WIDTH (posedge CLK) (0.264:0.264:0.264)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.261:0.261:0.261)) ) @@ -6744,7 +8072,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.264:0.264:0.264)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.260:0.260:0.260)) ) @@ -6765,7 +8093,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.264:0.264:0.264)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.259:0.259:0.259)) ) @@ -6786,7 +8114,7 @@ (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.264:0.264:0.264)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.321:0.321:0.321)) ) @@ -6804,7 +8132,7 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) - (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.036)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) (WIDTH (posedge CLK) (0.265:0.265:0.265)) @@ -6817,7 +8145,7 @@ (INSTANCE mprj._736_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.371:0.371:0.371) (0.414:0.414:0.414)) + (IOPATH CLK Q (0.372:0.372:0.372) (0.415:0.415:0.415)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6828,7 +8156,7 @@ (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) - (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.303:0.303:0.303)) ) @@ -6838,7 +8166,7 @@ (INSTANCE mprj._737_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.364:0.364:0.364) (0.408:0.408:0.408)) + (IOPATH CLK Q (0.364:0.364:0.364) (0.409:0.409:0.409)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -6848,8 +8176,8 @@ (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) - (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) - (WIDTH (posedge CLK) (0.264:0.264:0.264)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.302:0.302:0.302)) ) @@ -6865,12 +8193,12 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) - (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.264:0.264:0.264)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.260:0.260:0.260)) ) @@ -6885,13 +8213,13 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.336:0.336:0.336)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.337:0.337:0.337)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.222:-0.222:-0.222)) (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) - (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.300:0.300:0.300)) ) @@ -6909,10 +8237,10 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) - (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.305:0.305:0.305)) ) @@ -6927,13 +8255,13 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) - (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.264:0.264:0.264)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.259:0.259:0.259)) ) @@ -6954,7 +8282,7 @@ (HOLD (negedge D) (posedge CLK) (-0.025:-0.026:-0.027)) (SETUP (posedge D) (posedge CLK) (0.063:0.063:0.063)) (SETUP (negedge D) (posedge CLK) (0.098:0.098:0.099)) - (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.301:0.301:0.301)) ) @@ -6964,18 +8292,18 @@ (INSTANCE mprj._743_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.359:0.359:0.359) (0.405:0.405:0.405)) + (IOPATH CLK Q (0.360:0.360:0.360) (0.405:0.405:0.405)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.337:0.337:0.337)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.221:-0.221:-0.221)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.222:-0.222:-0.222)) (HOLD (posedge D) (posedge CLK) (-0.033:-0.033:-0.033)) (HOLD (negedge D) (posedge CLK) (-0.025:-0.027:-0.028)) (SETUP (posedge D) (posedge CLK) (0.062:0.062:0.062)) (SETUP (negedge D) (posedge CLK) (0.098:0.099:0.101)) - (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.301:0.301:0.301)) ) @@ -6996,7 +8324,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.320:0.320:0.320)) ) @@ -7016,7 +8344,7 @@ (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) - (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.109)) (WIDTH (posedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.259:0.259:0.259)) @@ -7038,7 +8366,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.323:0.323:0.323)) ) @@ -7059,7 +8387,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.316:0.316:0.316)) ) @@ -7080,7 +8408,7 @@ (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.318:0.318:0.318)) ) @@ -7101,7 +8429,7 @@ (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) - (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) (WIDTH (negedge RESET_B) (0.315:0.315:0.315)) ) @@ -7120,7 +8448,7 @@ (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) - (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) (WIDTH (posedge CLK) (0.262:0.262:0.262)) (WIDTH (negedge CLK) (0.267:0.267:0.267)) @@ -7143,7 +8471,7 @@ (HOLD (negedge D) (posedge CLK) (-0.027:-0.031:-0.035)) (SETUP (posedge D) (posedge CLK) (0.062:0.065:0.068)) (SETUP (negedge D) (posedge CLK) (0.100:0.104:0.108)) - (WIDTH (posedge CLK) (0.264:0.264:0.264)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) (WIDTH (negedge CLK) (0.269:0.269:0.269)) (WIDTH (negedge RESET_B) (0.260:0.260:0.260)) ) @@ -7158,10 +8486,10 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) - (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.036)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) (WIDTH (posedge CLK) (0.265:0.265:0.265)) @@ -7174,7 +8502,7 @@ (INSTANCE mprj._753_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.340:0.340:0.340) (0.387:0.387:0.387)) + (IOPATH CLK Q (0.341:0.341:0.341) (0.387:0.387:0.387)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -7195,7 +8523,7 @@ (INSTANCE mprj._754_) (DELAY (ABSOLUTE - (IOPATH CLK Q (0.339:0.339:0.339) (0.386:0.386:0.386)) + (IOPATH CLK Q (0.340:0.340:0.340) (0.386:0.386:0.386)) (IOPATH RESET_B Q () (0.000:0.000:0.000)) ) ) @@ -7203,7 +8531,7 @@ (REMOVAL (posedge RESET_B) (posedge CLK) (0.342:0.342:0.342)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.217:-0.217:-0.217)) (HOLD (posedge D) (posedge CLK) (-0.027:-0.027:-0.027)) - (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.030)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) (SETUP (posedge D) (posedge CLK) (0.055:0.055:0.055)) (SETUP (negedge D) (posedge CLK) (0.102:0.102:0.102)) (WIDTH (posedge CLK) (0.265:0.265:0.265)) @@ -7242,9 +8570,9 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) - (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) @@ -7263,7 +8591,7 @@ ) ) (TIMINGCHECK - (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) @@ -7285,7 +8613,7 @@ ) (TIMINGCHECK (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) - (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) @@ -7300,7 +8628,7 @@ (INSTANCE mprj.clkbuf_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.328:0.328:0.328) (0.344:0.344:0.344)) + (IOPATH A X (0.512:0.512:0.512) (0.622:0.622:0.622)) ) ) ) @@ -7309,7 +8637,7 @@ (INSTANCE mprj.clkbuf_3_0_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.174:0.174:0.174) (0.170:0.170:0.170)) + (IOPATH A X (0.188:0.188:0.188) (0.182:0.182:0.182)) ) ) ) @@ -7318,7 +8646,7 @@ (INSTANCE mprj.clkbuf_3_1_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.176:0.176:0.176) (0.171:0.171:0.171)) + (IOPATH A X (0.190:0.190:0.190) (0.183:0.183:0.183)) ) ) ) @@ -7327,7 +8655,7 @@ (INSTANCE mprj.clkbuf_3_2_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.175:0.175:0.175) (0.171:0.171:0.171)) + (IOPATH A X (0.189:0.189:0.189) (0.182:0.182:0.182)) ) ) ) @@ -7336,7 +8664,7 @@ (INSTANCE mprj.clkbuf_3_3_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.176:0.176:0.176) (0.171:0.171:0.171)) + (IOPATH A X (0.190:0.190:0.190) (0.183:0.183:0.183)) ) ) ) @@ -7345,7 +8673,7 @@ (INSTANCE mprj.clkbuf_3_4_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.176:0.176:0.176) (0.171:0.171:0.171)) + (IOPATH A X (0.190:0.190:0.190) (0.183:0.183:0.183)) ) ) ) @@ -7354,7 +8682,7 @@ (INSTANCE mprj.clkbuf_3_5_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.178:0.178:0.178) (0.172:0.172:0.172)) + (IOPATH A X (0.192:0.192:0.192) (0.184:0.184:0.184)) ) ) ) @@ -7363,7 +8691,7 @@ (INSTANCE mprj.clkbuf_3_6_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.177:0.177:0.177) (0.172:0.172:0.172)) + (IOPATH A X (0.191:0.191:0.191) (0.184:0.184:0.184)) ) ) ) @@ -7372,7 +8700,7 @@ (INSTANCE mprj.clkbuf_3_7_0_wb_clk_i) (DELAY (ABSOLUTE - (IOPATH A X (0.175:0.175:0.175) (0.171:0.171:0.171)) + (IOPATH A X (0.190:0.190:0.190) (0.183:0.183:0.183)) ) ) ) @@ -7453,7 +8781,7 @@ (INSTANCE mprj.fanout19) (DELAY (ABSOLUTE - (IOPATH A X (0.419:0.419:0.419) (0.389:0.389:0.389)) + (IOPATH A X (0.418:0.418:0.418) (0.389:0.389:0.389)) ) ) ) @@ -7480,7 +8808,7 @@ (INSTANCE mprj.fanout25) (DELAY (ABSOLUTE - (IOPATH A X (0.640:0.640:0.640) (0.549:0.549:0.549)) + (IOPATH A X (0.640:0.640:0.640) (0.550:0.550:0.550)) ) ) ) @@ -9019,7 +10347,7 @@ (INSTANCE mprj.input1) (DELAY (ABSOLUTE - (IOPATH A X (0.506:0.506:0.506) (0.300:0.300:0.300)) + (IOPATH A X (0.678:0.678:0.678) (0.550:0.550:0.550)) ) ) ) @@ -9064,7 +10392,7 @@ (INSTANCE mprj.output10) (DELAY (ABSOLUTE - (IOPATH A X (0.823:0.824:0.824) (0.710:0.710:0.711)) + (IOPATH A X (0.828:0.828:0.828) (0.713:0.713:0.714)) ) ) ) @@ -9073,7 +10401,7 @@ (INSTANCE mprj.output11) (DELAY (ABSOLUTE - (IOPATH A X (0.797:0.797:0.797) (0.687:0.687:0.687)) + (IOPATH A X (0.801:0.801:0.801) (0.690:0.690:0.690)) ) ) ) @@ -9082,7 +10410,7 @@ (INSTANCE mprj.output12) (DELAY (ABSOLUTE - (IOPATH A X (0.720:0.720:0.720) (0.625:0.625:0.625)) + (IOPATH A X (0.712:0.712:0.712) (0.619:0.619:0.619)) ) ) ) @@ -9091,7 +10419,7 @@ (INSTANCE mprj.output2) (DELAY (ABSOLUTE - (IOPATH A X (0.731:0.731:0.731) (0.634:0.634:0.634)) + (IOPATH A X (0.747:0.747:0.747) (0.647:0.647:0.647)) ) ) ) @@ -9100,7 +10428,7 @@ (INSTANCE mprj.output3) (DELAY (ABSOLUTE - (IOPATH A X (0.705:0.705:0.705) (0.633:0.633:0.633)) + (IOPATH A X (0.696:0.696:0.696) (0.627:0.627:0.627)) ) ) ) @@ -9109,7 +10437,7 @@ (INSTANCE mprj.output4) (DELAY (ABSOLUTE - (IOPATH A X (0.740:0.742:0.744) (0.669:0.669:0.669)) + (IOPATH A X (0.741:0.742:0.744) (0.669:0.669:0.669)) ) ) ) @@ -9118,7 +10446,7 @@ (INSTANCE mprj.output5) (DELAY (ABSOLUTE - (IOPATH A X (0.748:0.749:0.750) (0.666:0.666:0.667)) + (IOPATH A X (0.752:0.753:0.754) (0.669:0.669:0.670)) ) ) ) @@ -9127,7 +10455,7 @@ (INSTANCE mprj.output6) (DELAY (ABSOLUTE - (IOPATH A X (0.748:0.748:0.749) (0.647:0.647:0.647)) + (IOPATH A X (0.752:0.753:0.753) (0.650:0.650:0.650)) ) ) ) @@ -9136,7 +10464,7 @@ (INSTANCE mprj.output7) (DELAY (ABSOLUTE - (IOPATH A X (0.716:0.717:0.717) (0.619:0.619:0.619)) + (IOPATH A X (0.720:0.721:0.721) (0.622:0.622:0.622)) ) ) ) @@ -9145,7 +10473,7 @@ (INSTANCE mprj.output8) (DELAY (ABSOLUTE - (IOPATH A X (0.809:0.809:0.809) (0.695:0.696:0.696)) + (IOPATH A X (0.813:0.813:0.813) (0.699:0.699:0.699)) ) ) ) @@ -9154,7 +10482,7 @@ (INSTANCE mprj.output9) (DELAY (ABSOLUTE - (IOPATH A X (0.854:0.855:0.855) (0.713:0.714:0.715)) + (IOPATH A X (0.857:0.857:0.858) (0.716:0.716:0.717)) ) ) ) @@ -9194,4 +10522,7280 @@ ) ) ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._332_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.111:0.111:0.111) (0.081:0.081:0.081)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._333_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.060:0.060:0.060) (0.036:0.036:0.036)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._334_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.073:0.073:0.073) (0.051:0.051:0.051)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._335_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.064:0.064:0.064) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._336_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.064:0.064:0.064) (0.044:0.044:0.044)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._337_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.079:0.079:0.079) (0.054:0.054:0.054)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._338_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.067:0.067:0.067) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._339_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.135:0.135:0.135) (0.059:0.059:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._340_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.185:0.185:0.185) (0.205:0.205:0.205)) + (IOPATH B X (0.172:0.172:0.172) (0.214:0.214:0.214)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._341_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.280:0.280:0.280) (0.248:0.248:0.248)) + (IOPATH B X (0.275:0.275:0.275) (0.265:0.265:0.265)) + (IOPATH C X (0.273:0.273:0.273) (0.274:0.274:0.274)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._342_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.139:0.139:0.139) (0.061:0.061:0.061)) + (IOPATH A2 Y (0.160:0.161:0.162) (0.078:0.078:0.078)) + (IOPATH B1 Y (0.138:0.138:0.138) (0.051:0.051:0.051)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4b_2") + (INSTANCE mprj2._343_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.323:0.323:0.323) (0.264:0.264:0.264)) + (IOPATH B X (0.257:0.257:0.257) (0.237:0.237:0.237)) + (IOPATH C X (0.273:0.273:0.273) (0.263:0.263:0.263)) + (IOPATH D X (0.276:0.276:0.276) (0.280:0.280:0.280)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._344_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.308:0.308:0.308) (0.287:0.287:0.287)) + (IOPATH B X (0.232:0.232:0.232) (0.251:0.252:0.253)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a311oi_2") + (INSTANCE mprj2._345_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.203:0.203:0.203) (0.106:0.106:0.106)) + (IOPATH A2 Y (0.227:0.227:0.227) (0.086:0.086:0.086)) + (IOPATH A3 Y (0.260:0.261:0.261) (0.107:0.107:0.107)) + (IOPATH B1 Y (0.222:0.223:0.223) (0.054:0.055:0.056)) + (IOPATH C1 Y (0.186:0.186:0.186) (0.049:0.049:0.049)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._346_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.160:0.160:0.160) (0.083:0.083:0.083)) + (IOPATH A X (0.136:0.136:0.136) (0.183:0.183:0.183)) + (IOPATH B X (0.127:0.128:0.128) (0.077:0.077:0.077)) + (IOPATH B X (0.141:0.141:0.141) (0.149:0.150:0.150)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._347_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.107:0.107:0.108) (0.054:0.054:0.054)) + (IOPATH B Y (0.073:0.074:0.075) (0.036:0.036:0.036)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._348_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.140:0.140:0.140) (0.216:0.216:0.216)) + (IOPATH A2 X (0.109:0.109:0.109) (0.185:0.185:0.186)) + (IOPATH B1 X (0.118:0.119:0.119) (0.099:0.101:0.104)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._349_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.113:0.113:0.113) (0.054:0.054:0.054)) + (IOPATH B Y (0.080:0.080:0.080) (0.038:0.038:0.038)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._350_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.092:0.092:0.093) (0.039:0.039:0.039)) + (IOPATH B Y (0.074:0.074:0.074) (0.033:0.033:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._351_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.225:0.225:0.225) (0.215:0.215:0.215)) + (IOPATH B X (0.244:0.244:0.244) (0.250:0.250:0.250)) + (IOPATH C X (0.234:0.234:0.234) (0.251:0.251:0.251)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._352_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.100:0.100:0.100) (0.087:0.087:0.087)) + (IOPATH B Y (0.092:0.093:0.094) (0.077:0.077:0.077)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._353_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.127:0.127:0.127) (0.151:0.151:0.151)) + (IOPATH A Y (0.154:0.154:0.154) (0.082:0.082:0.082)) + (IOPATH B Y (0.096:0.097:0.097) (0.119:0.122:0.124)) + (IOPATH B Y (0.102:0.104:0.107) (0.051:0.052:0.052)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._354_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.130:0.130:0.130) (0.308:0.308:0.308)) + (IOPATH B X (0.110:0.111:0.111) (0.274:0.274:0.275)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor3b_2") + (INSTANCE mprj2._355_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.266:0.266:0.266) (0.089:0.089:0.089)) + (IOPATH B Y (0.234:0.234:0.234) (0.074:0.074:0.074)) + (IOPATH C_N Y (0.248:0.248:0.248) (0.187:0.187:0.187)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4b_2") + (INSTANCE mprj2._356_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.392:0.392:0.392) (0.302:0.302:0.302)) + (IOPATH B X (0.315:0.315:0.315) (0.266:0.266:0.266)) + (IOPATH C X (0.332:0.332:0.332) (0.285:0.286:0.288)) + (IOPATH D X (0.361:0.361:0.361) (0.301:0.305:0.309)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3_2") + (INSTANCE mprj2._357_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.121:0.121:0.121) (0.131:0.131:0.131)) + (IOPATH B Y (0.120:0.120:0.120) (0.131:0.131:0.131)) + (IOPATH C Y (0.102:0.106:0.109) (0.139:0.139:0.139)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._358_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.155:0.155:0.155) (0.169:0.169:0.169)) + (IOPATH B X (0.157:0.157:0.157) (0.192:0.192:0.192)) + (IOPATH C X (0.177:0.178:0.179) (0.226:0.228:0.230)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21o_2") + (INSTANCE mprj2._359_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.144:0.144:0.144) (0.206:0.206:0.206)) + (IOPATH A2 X (0.137:0.137:0.137) (0.215:0.215:0.215)) + (IOPATH B1 X (0.103:0.103:0.103) (0.191:0.191:0.191)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3b_2") + (INSTANCE mprj2._360_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.224:0.225:0.225) (0.206:0.207:0.207)) + (IOPATH B X (0.177:0.178:0.179) (0.213:0.216:0.218)) + (IOPATH C X (0.167:0.167:0.168) (0.196:0.196:0.197)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._361_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.105:0.105:0.105) (0.127:0.127:0.127)) + (IOPATH A Y (0.135:0.135:0.135) (0.064:0.064:0.064)) + (IOPATH B Y (0.116:0.116:0.116) (0.134:0.134:0.134)) + (IOPATH B Y (0.118:0.118:0.118) (0.065:0.065:0.065)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._362_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.055:0.055:0.055) (0.044:0.044:0.044)) + (IOPATH B Y (0.078:0.079:0.080) (0.063:0.063:0.063)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._363_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.247:0.247:0.247) (0.210:0.210:0.210)) + (IOPATH B X (0.272:0.272:0.272) (0.250:0.250:0.250)) + (IOPATH C X (0.291:0.291:0.291) (0.282:0.282:0.282)) + (IOPATH D X (0.288:0.288:0.288) (0.279:0.280:0.281)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._364_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.241:0.241:0.241) (0.240:0.240:0.240)) + (IOPATH B X (0.188:0.188:0.188) (0.233:0.233:0.233)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._365_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.122:0.122:0.122) (0.144:0.144:0.144)) + (IOPATH A Y (0.152:0.152:0.152) (0.078:0.078:0.078)) + (IOPATH B Y (0.107:0.107:0.107) (0.123:0.124:0.125)) + (IOPATH B Y (0.111:0.112:0.113) (0.059:0.059:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._366_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.248:0.248:0.248) (0.249:0.249:0.249)) + (IOPATH B X (0.198:0.198:0.198) (0.242:0.242:0.242)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._367_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.241:0.241:0.242) (0.218:0.218:0.219)) + (IOPATH B X (0.214:0.214:0.214) (0.222:0.222:0.222)) + (IOPATH C X (0.218:0.218:0.218) (0.235:0.235:0.235)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._368_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.093:0.093:0.093) (0.039:0.039:0.039)) + (IOPATH B Y (0.068:0.069:0.070) (0.033:0.033:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._369_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.151:0.151:0.151) (0.205:0.205:0.205)) + (IOPATH A2 X (0.173:0.173:0.173) (0.248:0.248:0.248)) + (IOPATH A3 X (0.165:0.165:0.165) (0.250:0.251:0.252)) + (IOPATH B1 X (0.094:0.094:0.094) (0.207:0.207:0.207)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._370_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.201:0.202:0.203) (0.215:0.215:0.215)) + (IOPATH B X (0.130:0.130:0.130) (0.186:0.186:0.186)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._371_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.113:0.115:0.117) (0.043:0.044:0.045)) + (IOPATH B Y (0.072:0.072:0.072) (0.032:0.033:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a22o_2") + (INSTANCE mprj2._372_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.151:0.151:0.151) (0.242:0.242:0.242)) + (IOPATH A2 X (0.126:0.128:0.130) (0.240:0.242:0.243)) + (IOPATH B1 X (0.121:0.121:0.121) (0.201:0.201:0.201)) + (IOPATH B2 X (0.122:0.122:0.123) (0.208:0.209:0.210)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._373_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.156:0.156:0.156) (0.084:0.084:0.084)) + (IOPATH A X (0.130:0.130:0.130) (0.186:0.186:0.186)) + (IOPATH B X (0.118:0.119:0.120) (0.074:0.074:0.074)) + (IOPATH B X (0.131:0.131:0.131) (0.147:0.148:0.149)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._374_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.291:0.291:0.291) (0.234:0.234:0.234)) + (IOPATH B X (0.324:0.324:0.324) (0.273:0.274:0.275)) + (IOPATH C X (0.301:0.301:0.301) (0.272:0.272:0.272)) + (IOPATH D X (0.306:0.306:0.306) (0.281:0.281:0.281)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._375_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.228:0.228:0.228) (0.217:0.217:0.217)) + (IOPATH B X (0.204:0.204:0.204) (0.219:0.219:0.219)) + (IOPATH C X (0.223:0.223:0.223) (0.237:0.238:0.240)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._376_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.147:0.147:0.147) (0.076:0.076:0.076)) + (IOPATH A X (0.122:0.122:0.122) (0.176:0.176:0.176)) + (IOPATH B X (0.103:0.104:0.105) (0.054:0.055:0.055)) + (IOPATH B X (0.119:0.119:0.119) (0.132:0.132:0.133)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._377_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.132:0.132:0.132) (0.057:0.057:0.057)) + (IOPATH A2 Y (0.151:0.152:0.153) (0.075:0.075:0.075)) + (IOPATH B1 Y (0.135:0.135:0.135) (0.050:0.050:0.050)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._378_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.220:0.220:0.220) (0.226:0.226:0.226)) + (IOPATH B X (0.162:0.162:0.162) (0.212:0.212:0.212)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._379_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.156:0.156:0.156) (0.230:0.230:0.230)) + (IOPATH A2 X (0.122:0.122:0.122) (0.199:0.199:0.199)) + (IOPATH B1 X (0.167:0.167:0.167) (0.136:0.137:0.138)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._380_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.122:0.122:0.122) (0.064:0.064:0.064)) + (IOPATH A2 Y (0.110:0.111:0.113) (0.046:0.046:0.046)) + (IOPATH B1 Y (0.082:0.084:0.085) (0.033:0.033:0.034)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._381_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.146:0.146:0.146) (0.217:0.217:0.217)) + (IOPATH A2 X (0.141:0.141:0.141) (0.201:0.202:0.203)) + (IOPATH B1_N X (0.219:0.221:0.222) (0.150:0.151:0.151)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._382_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.103:0.103:0.103) (0.045:0.045:0.045)) + (IOPATH B Y (0.074:0.074:0.075) (0.036:0.036:0.036)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._383_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.110:0.111:0.112) (0.056:0.056:0.056)) + (IOPATH B Y (0.082:0.082:0.082) (0.036:0.036:0.036)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._384_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.504:0.504:0.504) (0.474:0.474:0.474)) + (IOPATH B Y (0.430:0.430:0.430) (0.363:0.363:0.363)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._385_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.432:0.432:0.432) (0.417:0.417:0.417)) + (IOPATH B Y (0.337:0.337:0.337) (0.274:0.274:0.274)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._386_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.147:0.147:0.147) (0.072:0.072:0.073)) + (IOPATH B Y (0.153:0.154:0.154) (0.082:0.082:0.083)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__mux2_1") + (INSTANCE mprj2._387_) + (DELAY + (ABSOLUTE + (IOPATH A0 X (0.140:0.140:0.140) (0.292:0.292:0.292)) + (IOPATH A1 X (0.132:0.133:0.135) (0.295:0.300:0.305)) + (IOPATH S X (0.218:0.218:0.218) (0.336:0.336:0.336)) + (IOPATH S X (0.156:0.156:0.156) (0.325:0.325:0.325)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._388_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.152:0.152:0.152) (0.080:0.080:0.080)) + (IOPATH A X (0.127:0.127:0.127) (0.181:0.181:0.181)) + (IOPATH B X (0.133:0.133:0.133) (0.082:0.082:0.082)) + (IOPATH B X (0.138:0.138:0.138) (0.161:0.161:0.161)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._389_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.153:0.153:0.153) (0.677:0.677:0.677)) + (IOPATH B X (0.146:0.146:0.146) (0.655:0.655:0.655)) + (IOPATH C X (0.150:0.150:0.150) (0.623:0.623:0.623)) + (IOPATH D X (0.123:0.123:0.123) (0.544:0.544:0.544)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._390_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.178:0.178:0.178) (0.701:0.701:0.701)) + (IOPATH B X (0.146:0.146:0.146) (0.667:0.667:0.667)) + (IOPATH C X (0.145:0.145:0.145) (0.632:0.632:0.632)) + (IOPATH D X (0.143:0.143:0.143) (0.564:0.564:0.564)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._391_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.129:0.129:0.129) (0.653:0.653:0.653)) + (IOPATH B X (0.150:0.150:0.150) (0.645:0.645:0.645)) + (IOPATH C X (0.152:0.152:0.152) (0.614:0.614:0.614)) + (IOPATH D X (0.148:0.148:0.148) (0.543:0.543:0.543)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._392_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.153:0.153:0.153) (0.680:0.680:0.680)) + (IOPATH B X (0.123:0.123:0.123) (0.648:0.648:0.648)) + (IOPATH C X (0.104:0.105:0.105) (0.626:0.626:0.626)) + (IOPATH D X (0.096:0.096:0.097) (0.552:0.552:0.552)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._393_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.187:0.187:0.187) (0.718:0.718:0.718)) + (IOPATH B X (0.146:0.146:0.146) (0.681:0.681:0.681)) + (IOPATH C X (0.117:0.117:0.117) (0.653:0.653:0.653)) + (IOPATH D X (0.114:0.115:0.115) (0.584:0.585:0.585)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4b_2") + (INSTANCE mprj2._394_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.141:0.141:0.141) (0.670:0.670:0.670)) + (IOPATH B X (0.143:0.143:0.143) (0.640:0.640:0.640)) + (IOPATH C X (0.124:0.124:0.124) (0.607:0.607:0.607)) + (IOPATH D_N X (0.209:0.209:0.209) (0.588:0.588:0.588)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._395_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.089:0.089:0.089) (0.036:0.036:0.036)) + (IOPATH B Y (0.081:0.081:0.081) (0.038:0.038:0.038)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4bb_2") + (INSTANCE mprj2._396_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.103:0.103:0.103) (0.641:0.641:0.641)) + (IOPATH B X (0.148:0.148:0.148) (0.618:0.618:0.618)) + (IOPATH C_N X (0.200:0.200:0.200) (0.620:0.620:0.620)) + (IOPATH D_N X (0.183:0.183:0.183) (0.530:0.530:0.530)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._397_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.179:0.179:0.179) (0.703:0.703:0.703)) + (IOPATH B X (0.148:0.148:0.148) (0.669:0.669:0.669)) + (IOPATH C X (0.151:0.151:0.151) (0.637:0.637:0.637)) + (IOPATH D X (0.137:0.137:0.137) (0.563:0.563:0.563)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._398_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.149:0.149:0.149) (0.676:0.676:0.676)) + (IOPATH B X (0.162:0.162:0.162) (0.664:0.664:0.664)) + (IOPATH C X (0.132:0.132:0.132) (0.616:0.616:0.616)) + (IOPATH D X (0.123:0.123:0.123) (0.545:0.545:0.545)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._399_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.159:0.160:0.160) (0.760:0.760:0.760)) + (IOPATH B X (0.152:0.152:0.153) (0.734:0.734:0.734)) + (IOPATH C X (0.153:0.153:0.154) (0.704:0.704:0.704)) + (IOPATH D X (0.147:0.147:0.148) (0.632:0.632:0.632)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._400_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.108:0.109:0.109) (0.055:0.055:0.055)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._401_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.154:0.154:0.154) (0.679:0.679:0.679)) + (IOPATH B X (0.153:0.153:0.153) (0.660:0.660:0.660)) + (IOPATH C X (0.147:0.147:0.147) (0.624:0.624:0.624)) + (IOPATH D X (0.144:0.144:0.144) (0.554:0.554:0.554)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._402_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.164:0.164:0.164) (0.691:0.691:0.691)) + (IOPATH B X (0.150:0.150:0.150) (0.666:0.666:0.666)) + (IOPATH C X (0.130:0.130:0.130) (0.625:0.625:0.625)) + (IOPATH D X (0.155:0.155:0.155) (0.567:0.567:0.567)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._403_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.152:0.152:0.152) (0.665:0.665:0.665)) + (IOPATH B X (0.145:0.145:0.145) (0.643:0.643:0.643)) + (IOPATH C X (0.118:0.118:0.118) (0.599:0.599:0.599)) + (IOPATH D X (0.143:0.143:0.143) (0.541:0.541:0.541)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._404_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.132:0.132:0.132) (0.662:0.662:0.662)) + (IOPATH B X (0.137:0.137:0.137) (0.645:0.645:0.645)) + (IOPATH C X (0.134:0.134:0.134) (0.611:0.611:0.611)) + (IOPATH D X (0.136:0.136:0.136) (0.543:0.543:0.543)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._405_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.116:0.116:0.116) (0.700:0.700:0.700)) + (IOPATH B X (0.118:0.118:0.119) (0.683:0.683:0.683)) + (IOPATH C X (0.111:0.111:0.112) (0.644:0.644:0.644)) + (IOPATH D X (0.109:0.109:0.109) (0.576:0.576:0.576)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._406_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.156:0.156:0.156) (0.328:0.328:0.328)) + (IOPATH B X (0.131:0.131:0.131) (0.294:0.294:0.294)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._407_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.215:0.215:0.215) (0.192:0.192:0.192)) + (IOPATH B X (0.195:0.195:0.195) (0.197:0.197:0.197)) + (IOPATH C X (0.205:0.205:0.205) (0.214:0.214:0.214)) + (IOPATH D X (0.211:0.211:0.211) (0.224:0.224:0.224)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4b_2") + (INSTANCE mprj2._408_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.138:0.138:0.138) (0.687:0.687:0.687)) + (IOPATH B X (0.167:0.167:0.167) (0.668:0.668:0.668)) + (IOPATH C X (0.114:0.115:0.115) (0.625:0.626:0.626)) + (IOPATH D_N X (0.205:0.205:0.205) (0.597:0.597:0.597)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._409_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.130:0.130:0.130) (0.671:0.671:0.671)) + (IOPATH B X (0.142:0.142:0.142) (0.657:0.657:0.657)) + (IOPATH C X (0.132:0.132:0.132) (0.619:0.619:0.619)) + (IOPATH D X (0.159:0.159:0.159) (0.564:0.564:0.564)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4bb_2") + (INSTANCE mprj2._410_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.166:0.166:0.166) (0.640:0.640:0.640)) + (IOPATH B X (0.135:0.135:0.135) (0.600:0.600:0.600)) + (IOPATH C_N X (0.191:0.191:0.191) (0.603:0.603:0.603)) + (IOPATH D_N X (0.180:0.180:0.180) (0.519:0.519:0.519)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or4_2") + (INSTANCE mprj2._411_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.180:0.180:0.181) (0.786:0.786:0.786)) + (IOPATH B X (0.180:0.180:0.181) (0.766:0.766:0.766)) + (IOPATH C X (0.173:0.174:0.174) (0.729:0.729:0.729)) + (IOPATH D X (0.167:0.168:0.169) (0.655:0.655:0.655)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._412_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.130:0.130:0.130) (0.070:0.071:0.071)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._413_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.119:0.119:0.119) (0.057:0.057:0.057)) + (IOPATH B Y (0.066:0.066:0.067) (0.034:0.034:0.034)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._414_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.111:0.111:0.111) (0.096:0.096:0.096)) + (IOPATH B Y (0.103:0.103:0.103) (0.085:0.085:0.085)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._415_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.121:0.121:0.122) (0.169:0.169:0.169)) + (IOPATH B X (0.135:0.136:0.136) (0.186:0.191:0.196)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._416_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.131:0.131:0.131) (0.155:0.155:0.155)) + (IOPATH A Y (0.162:0.162:0.162) (0.087:0.087:0.087)) + (IOPATH B Y (0.101:0.101:0.101) (0.123:0.128:0.132)) + (IOPATH B Y (0.111:0.115:0.119) (0.055:0.056:0.056)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._417_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.351:0.351:0.351) (0.270:0.270:0.270)) + (IOPATH B X (0.333:0.333:0.333) (0.283:0.283:0.283)) + (IOPATH C X (0.332:0.332:0.332) (0.296:0.296:0.296)) + (IOPATH D X (0.355:0.355:0.355) (0.326:0.326:0.326)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._418_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.173:0.173:0.173) (0.221:0.221:0.221)) + (IOPATH A2 X (0.136:0.136:0.136) (0.219:0.219:0.219)) + (IOPATH A3 X (0.172:0.172:0.172) (0.263:0.263:0.263)) + (IOPATH B1 X (0.104:0.104:0.104) (0.214:0.214:0.214)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._419_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.213:0.215:0.216) (0.230:0.230:0.230)) + (IOPATH B X (0.127:0.127:0.127) (0.183:0.183:0.183)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._420_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.095:0.095:0.095) (0.083:0.083:0.083)) + (IOPATH B Y (0.104:0.105:0.106) (0.095:0.095:0.095)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._421_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.122:0.122:0.122) (0.297:0.297:0.297)) + (IOPATH B X (0.131:0.131:0.131) (0.276:0.277:0.278)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._422_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.180:0.180:0.180) (0.221:0.221:0.221)) + (IOPATH B X (0.166:0.167:0.168) (0.194:0.194:0.194)) + (IOPATH C X (0.160:0.161:0.161) (0.203:0.203:0.203)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._423_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.137:0.137:0.137) (0.162:0.162:0.162)) + (IOPATH A Y (0.165:0.165:0.165) (0.091:0.091:0.091)) + (IOPATH B Y (0.097:0.098:0.099) (0.124:0.124:0.124)) + (IOPATH B Y (0.108:0.108:0.108) (0.052:0.053:0.053)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a31o_2") + (INSTANCE mprj2._424_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.186:0.186:0.186) (0.229:0.229:0.229)) + (IOPATH A2 X (0.150:0.150:0.150) (0.230:0.230:0.230)) + (IOPATH A3 X (0.169:0.169:0.169) (0.250:0.252:0.253)) + (IOPATH B1 X (0.118:0.118:0.118) (0.223:0.223:0.223)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand4_2") + (INSTANCE mprj2._425_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.115:0.115:0.115) (0.128:0.128:0.128)) + (IOPATH B Y (0.101:0.101:0.101) (0.110:0.110:0.110)) + (IOPATH C Y (0.122:0.122:0.122) (0.126:0.126:0.126)) + (IOPATH D Y (0.115:0.116:0.117) (0.134:0.134:0.134)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._426_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.174:0.175:0.175) (0.216:0.216:0.216)) + (IOPATH B X (0.155:0.155:0.155) (0.184:0.184:0.184)) + (IOPATH C X (0.166:0.168:0.170) (0.215:0.220:0.225)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._427_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.276:0.276:0.276) (0.231:0.231:0.231)) + (IOPATH B X (0.238:0.238:0.238) (0.226:0.226:0.226)) + (IOPATH C X (0.233:0.233:0.233) (0.233:0.233:0.233)) + (IOPATH D X (0.250:0.250:0.250) (0.257:0.257:0.257)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._428_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.220:0.220:0.220) (0.218:0.219:0.220)) + (IOPATH B X (0.191:0.191:0.192) (0.220:0.222:0.223)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211oi_2") + (INSTANCE mprj2._429_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.157:0.157:0.157) (0.048:0.048:0.048)) + (IOPATH A2 Y (0.215:0.219:0.223) (0.063:0.065:0.067)) + (IOPATH B1 Y (0.184:0.185:0.185) (0.051:0.051:0.051)) + (IOPATH C1 Y (0.131:0.131:0.131) (0.038:0.038:0.038)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._430_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.110:0.110:0.110) (0.094:0.094:0.094)) + (IOPATH B Y (0.105:0.106:0.106) (0.089:0.089:0.089)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o211a_2") + (INSTANCE mprj2._431_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.182:0.182:0.182) (0.265:0.265:0.265)) + (IOPATH A2 X (0.165:0.165:0.165) (0.233:0.233:0.234)) + (IOPATH B1 X (0.169:0.170:0.171) (0.133:0.134:0.136)) + (IOPATH C1 X (0.175:0.175:0.175) (0.161:0.161:0.162)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._432_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.209:0.209:0.209) (0.205:0.205:0.205)) + (IOPATH B X (0.202:0.202:0.202) (0.219:0.219:0.219)) + (IOPATH C X (0.206:0.206:0.206) (0.227:0.227:0.228)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ai_2") + (INSTANCE mprj2._433_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.133:0.133:0.133) (0.060:0.060:0.060)) + (IOPATH A2 Y (0.122:0.124:0.126) (0.057:0.058:0.059)) + (IOPATH B1 Y (0.103:0.103:0.103) (0.071:0.071:0.071)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._434_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.108:0.108:0.108) (0.048:0.048:0.048)) + (IOPATH A2 Y (0.134:0.136:0.137) (0.059:0.060:0.060)) + (IOPATH B1 Y (0.093:0.095:0.098) (0.035:0.037:0.040)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._435_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.120:0.120:0.120) (0.297:0.297:0.297)) + (IOPATH B X (0.098:0.098:0.098) (0.262:0.262:0.263)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._436_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.083:0.083:0.083) (0.070:0.070:0.070)) + (IOPATH B Y (0.075:0.076:0.077) (0.062:0.062:0.062)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._437_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.175:0.175:0.175) (0.217:0.217:0.217)) + (IOPATH B X (0.149:0.149:0.149) (0.185:0.185:0.185)) + (IOPATH C X (0.164:0.164:0.164) (0.194:0.197:0.199)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._438_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.203:0.203:0.203) (0.182:0.182:0.182)) + (IOPATH B X (0.215:0.215:0.215) (0.210:0.210:0.210)) + (IOPATH C X (0.239:0.239:0.239) (0.245:0.245:0.245)) + (IOPATH D X (0.224:0.224:0.224) (0.233:0.233:0.233)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._439_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.251:0.251:0.251) (0.222:0.223:0.224)) + (IOPATH B X (0.225:0.225:0.225) (0.225:0.227:0.228)) + (IOPATH C X (0.226:0.227:0.227) (0.237:0.238:0.240)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._440_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.093:0.093:0.093) (0.038:0.038:0.038)) + (IOPATH A2 Y (0.113:0.115:0.117) (0.047:0.048:0.048)) + (IOPATH B1 Y (0.091:0.092:0.093) (0.034:0.034:0.034)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._441_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.183:0.183:0.183) (0.203:0.203:0.203)) + (IOPATH B X (0.171:0.172:0.172) (0.209:0.210:0.211)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._442_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.105:0.105:0.105) (0.050:0.050:0.050)) + (IOPATH B Y (0.069:0.070:0.070) (0.034:0.034:0.034)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._443_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.085:0.086:0.086) (0.037:0.037:0.037)) + (IOPATH B Y (0.068:0.068:0.068) (0.031:0.031:0.031)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._444_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.141:0.141:0.141) (0.174:0.174:0.174)) + (IOPATH B X (0.152:0.152:0.152) (0.201:0.201:0.201)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._445_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.364:0.364:0.364) (0.266:0.267:0.268)) + (IOPATH B X (0.344:0.344:0.344) (0.278:0.279:0.280)) + (IOPATH C X (0.346:0.346:0.346) (0.292:0.294:0.295)) + (IOPATH D X (0.345:0.345:0.345) (0.300:0.300:0.301)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._446_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.143:0.143:0.143) (0.214:0.214:0.214)) + (IOPATH A2 X (0.119:0.119:0.119) (0.187:0.188:0.188)) + (IOPATH B1_N X (0.243:0.244:0.246) (0.185:0.185:0.185)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._447_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.159:0.159:0.159) (0.087:0.087:0.087)) + (IOPATH A X (0.133:0.133:0.133) (0.188:0.188:0.188)) + (IOPATH B X (0.121:0.122:0.123) (0.078:0.078:0.078)) + (IOPATH B X (0.133:0.133:0.133) (0.150:0.151:0.152)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._448_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.132:0.132:0.132) (0.070:0.070:0.070)) + (IOPATH A2 Y (0.138:0.139:0.140) (0.073:0.073:0.073)) + (IOPATH B1 Y (0.101:0.101:0.101) (0.036:0.036:0.036)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._449_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.201:0.201:0.201) (0.216:0.216:0.216)) + (IOPATH B X (0.227:0.227:0.227) (0.259:0.259:0.259)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._450_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.207:0.207:0.207) (0.209:0.210:0.212)) + (IOPATH B X (0.177:0.177:0.177) (0.213:0.214:0.214)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._451_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.102:0.102:0.102) (0.042:0.042:0.042)) + (IOPATH B Y (0.073:0.074:0.074) (0.035:0.035:0.035)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._452_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.244:0.244:0.244) (0.228:0.228:0.228)) + (IOPATH B X (0.260:0.260:0.260) (0.250:0.251:0.252)) + (IOPATH C X (0.235:0.235:0.235) (0.247:0.248:0.248)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._453_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.130:0.130:0.130) (0.060:0.060:0.060)) + (IOPATH B Y (0.088:0.088:0.088) (0.038:0.039:0.039)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._454_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.097:0.098:0.099) (0.046:0.046:0.046)) + (IOPATH B Y (0.061:0.064:0.067) (0.035:0.035:0.035)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._455_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.281:0.281:0.281) (0.232:0.232:0.232)) + (IOPATH B X (0.247:0.247:0.247) (0.228:0.228:0.228)) + (IOPATH C X (0.287:0.287:0.287) (0.268:0.269:0.271)) + (IOPATH D X (0.268:0.268:0.268) (0.260:0.261:0.262)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._456_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.164:0.164:0.164) (0.089:0.089:0.089)) + (IOPATH A X (0.138:0.138:0.138) (0.190:0.190:0.190)) + (IOPATH B X (0.114:0.114:0.115) (0.064:0.064:0.064)) + (IOPATH B X (0.129:0.129:0.129) (0.139:0.139:0.140)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._457_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.178:0.178:0.178) (0.200:0.200:0.200)) + (IOPATH B X (0.150:0.150:0.150) (0.192:0.194:0.195)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._458_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.156:0.156:0.156) (0.084:0.084:0.084)) + (IOPATH A X (0.130:0.130:0.130) (0.185:0.185:0.185)) + (IOPATH B X (0.104:0.106:0.107) (0.059:0.059:0.059)) + (IOPATH B X (0.122:0.122:0.122) (0.133:0.134:0.135)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._459_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.249:0.249:0.249) (0.214:0.214:0.214)) + (IOPATH B X (0.243:0.243:0.243) (0.233:0.233:0.233)) + (IOPATH C X (0.233:0.233:0.233) (0.239:0.239:0.239)) + (IOPATH D X (0.254:0.254:0.254) (0.267:0.267:0.267)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._460_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.289:0.289:0.289) (0.245:0.246:0.248)) + (IOPATH B X (0.261:0.261:0.261) (0.251:0.251:0.252)) + (IOPATH C X (0.256:0.256:0.256) (0.255:0.257:0.258)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._461_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.143:0.143:0.143) (0.214:0.214:0.214)) + (IOPATH A2 X (0.113:0.113:0.113) (0.184:0.184:0.185)) + (IOPATH B1_N X (0.233:0.234:0.235) (0.172:0.172:0.172)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._462_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.078:0.078:0.078) (0.065:0.065:0.065)) + (IOPATH B Y (0.094:0.095:0.096) (0.084:0.084:0.084)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._463_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.160:0.160:0.160) (0.086:0.086:0.086)) + (IOPATH A X (0.135:0.135:0.135) (0.186:0.186:0.186)) + (IOPATH B X (0.120:0.121:0.121) (0.073:0.073:0.073)) + (IOPATH B X (0.135:0.135:0.135) (0.145:0.146:0.146)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._464_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.188:0.188:0.188) (0.189:0.189:0.189)) + (IOPATH B X (0.200:0.200:0.200) (0.216:0.216:0.216)) + (IOPATH C X (0.218:0.218:0.218) (0.237:0.237:0.238)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._465_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.126:0.126:0.126) (0.150:0.150:0.150)) + (IOPATH A Y (0.155:0.155:0.155) (0.082:0.082:0.082)) + (IOPATH B Y (0.095:0.096:0.097) (0.119:0.120:0.120)) + (IOPATH B Y (0.104:0.105:0.105) (0.051:0.052:0.052)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._466_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.224:0.224:0.224) (0.193:0.193:0.193)) + (IOPATH B X (0.241:0.241:0.241) (0.226:0.226:0.226)) + (IOPATH C X (0.240:0.240:0.240) (0.236:0.236:0.236)) + (IOPATH D X (0.263:0.263:0.263) (0.259:0.260:0.261)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._467_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.153:0.153:0.153) (0.081:0.081:0.081)) + (IOPATH A X (0.127:0.127:0.127) (0.181:0.181:0.181)) + (IOPATH B X (0.103:0.104:0.104) (0.054:0.054:0.054)) + (IOPATH B X (0.119:0.119:0.119) (0.131:0.132:0.132)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._468_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.152:0.152:0.152) (0.081:0.081:0.081)) + (IOPATH A X (0.127:0.127:0.127) (0.181:0.181:0.181)) + (IOPATH B X (0.102:0.103:0.104) (0.056:0.056:0.056)) + (IOPATH B X (0.119:0.119:0.119) (0.130:0.131:0.132)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._469_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.192:0.192:0.192) (0.192:0.192:0.192)) + (IOPATH B X (0.192:0.192:0.192) (0.212:0.212:0.212)) + (IOPATH C X (0.188:0.188:0.188) (0.224:0.224:0.224)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._470_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.200:0.200:0.200) (0.198:0.198:0.198)) + (IOPATH B X (0.173:0.173:0.173) (0.190:0.191:0.193)) + (IOPATH C X (0.172:0.172:0.172) (0.201:0.201:0.202)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._471_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.285:0.285:0.285) (0.243:0.244:0.245)) + (IOPATH B X (0.257:0.258:0.258) (0.248:0.249:0.249)) + (IOPATH C X (0.249:0.249:0.249) (0.252:0.252:0.253)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._472_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.076:0.076:0.076) (0.063:0.063:0.063)) + (IOPATH B Y (0.091:0.091:0.092) (0.080:0.080:0.080)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._473_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.155:0.155:0.155) (0.083:0.083:0.083)) + (IOPATH A X (0.130:0.130:0.130) (0.184:0.184:0.184)) + (IOPATH B X (0.115:0.115:0.116) (0.070:0.070:0.070)) + (IOPATH B X (0.129:0.130:0.130) (0.142:0.143:0.144)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._474_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.190:0.190:0.190) (0.190:0.190:0.190)) + (IOPATH B X (0.205:0.205:0.205) (0.219:0.219:0.219)) + (IOPATH C X (0.221:0.221:0.221) (0.238:0.239:0.240)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._475_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.132:0.132:0.132) (0.156:0.156:0.156)) + (IOPATH A Y (0.163:0.163:0.163) (0.087:0.087:0.087)) + (IOPATH B Y (0.096:0.097:0.098) (0.120:0.120:0.121)) + (IOPATH B Y (0.108:0.108:0.109) (0.052:0.053:0.054)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._476_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.162:0.162:0.162) (0.087:0.087:0.087)) + (IOPATH A X (0.136:0.136:0.136) (0.188:0.188:0.188)) + (IOPATH B X (0.109:0.109:0.110) (0.057:0.057:0.057)) + (IOPATH B X (0.124:0.124:0.124) (0.134:0.135:0.135)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._477_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.247:0.247:0.247) (0.213:0.213:0.213)) + (IOPATH B X (0.220:0.220:0.220) (0.215:0.215:0.215)) + (IOPATH C X (0.229:0.229:0.229) (0.237:0.237:0.237)) + (IOPATH D X (0.251:0.251:0.251) (0.265:0.265:0.265)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._478_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.331:0.331:0.331) (0.249:0.250:0.251)) + (IOPATH B X (0.308:0.308:0.308) (0.262:0.262:0.263)) + (IOPATH C X (0.301:0.301:0.301) (0.267:0.268:0.269)) + (IOPATH D X (0.309:0.309:0.309) (0.278:0.279:0.281)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a41o_2") + (INSTANCE mprj2._479_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.211:0.211:0.211) (0.239:0.239:0.239)) + (IOPATH A2 X (0.211:0.211:0.211) (0.265:0.265:0.265)) + (IOPATH A3 X (0.216:0.216:0.216) (0.291:0.291:0.291)) + (IOPATH A4 X (0.206:0.206:0.206) (0.278:0.278:0.279)) + (IOPATH B1 X (0.108:0.108:0.108) (0.237:0.237:0.237)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._480_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.208:0.209:0.211) (0.226:0.226:0.226)) + (IOPATH B X (0.122:0.124:0.125) (0.177:0.178:0.179)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._481_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.148:0.148:0.148) (0.077:0.077:0.077)) + (IOPATH A X (0.124:0.124:0.124) (0.177:0.177:0.177)) + (IOPATH B X (0.115:0.117:0.118) (0.072:0.072:0.072)) + (IOPATH B X (0.132:0.132:0.132) (0.143:0.144:0.145)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._482_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.232:0.232:0.232) (0.220:0.220:0.220)) + (IOPATH B X (0.224:0.224:0.224) (0.232:0.232:0.232)) + (IOPATH C X (0.243:0.243:0.243) (0.252:0.253:0.254)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._483_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.109:0.109:0.109) (0.051:0.051:0.051)) + (IOPATH A2 Y (0.131:0.132:0.134) (0.068:0.068:0.068)) + (IOPATH B1 Y (0.105:0.105:0.105) (0.038:0.038:0.038)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._484_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.095:0.096:0.097) (0.045:0.045:0.045)) + (IOPATH B Y (0.075:0.075:0.075) (0.034:0.034:0.034)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._485_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.223:0.223:0.223) (0.192:0.192:0.192)) + (IOPATH B X (0.244:0.244:0.244) (0.228:0.228:0.228)) + (IOPATH C X (0.242:0.242:0.242) (0.237:0.237:0.237)) + (IOPATH D X (0.267:0.267:0.267) (0.260:0.261:0.263)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._486_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.152:0.152:0.152) (0.079:0.079:0.079)) + (IOPATH A X (0.127:0.127:0.127) (0.179:0.179:0.179)) + (IOPATH B X (0.109:0.110:0.111) (0.061:0.061:0.061)) + (IOPATH B X (0.125:0.125:0.125) (0.136:0.137:0.138)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._487_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.150:0.150:0.150) (0.078:0.078:0.078)) + (IOPATH A X (0.126:0.126:0.126) (0.177:0.177:0.177)) + (IOPATH B X (0.107:0.108:0.109) (0.058:0.058:0.058)) + (IOPATH B X (0.124:0.124:0.124) (0.133:0.134:0.135)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._488_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.210:0.210:0.210) (0.215:0.215:0.215)) + (IOPATH B X (0.140:0.140:0.140) (0.229:0.229:0.229)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._489_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.184:0.184:0.184) (0.205:0.205:0.205)) + (IOPATH B X (0.193:0.193:0.193) (0.231:0.231:0.231)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._490_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.104:0.104:0.104) (0.046:0.046:0.046)) + (IOPATH B Y (0.072:0.073:0.073) (0.034:0.034:0.034)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._491_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.122:0.122:0.122) (0.297:0.297:0.297)) + (IOPATH B X (0.102:0.102:0.102) (0.263:0.264:0.264)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._492_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.096:0.096:0.096) (0.084:0.084:0.084)) + (IOPATH B Y (0.090:0.090:0.091) (0.075:0.075:0.075)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._493_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.168:0.168:0.168) (0.211:0.211:0.212)) + (IOPATH B X (0.152:0.152:0.152) (0.188:0.188:0.188)) + (IOPATH C X (0.170:0.171:0.171) (0.203:0.205:0.208)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._494_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.281:0.281:0.281) (0.231:0.231:0.231)) + (IOPATH B X (0.299:0.299:0.299) (0.265:0.265:0.265)) + (IOPATH C X (0.309:0.309:0.309) (0.289:0.289:0.289)) + (IOPATH D X (0.289:0.289:0.289) (0.272:0.272:0.272)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._495_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.122:0.122:0.122) (0.146:0.146:0.146)) + (IOPATH A Y (0.151:0.151:0.151) (0.079:0.079:0.079)) + (IOPATH B Y (0.097:0.098:0.098) (0.120:0.122:0.124)) + (IOPATH B Y (0.104:0.106:0.108) (0.052:0.053:0.053)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._496_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.124:0.124:0.124) (0.301:0.301:0.301)) + (IOPATH B X (0.124:0.124:0.124) (0.275:0.276:0.277)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._497_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.081:0.081:0.081) (0.068:0.068:0.068)) + (IOPATH B Y (0.083:0.084:0.085) (0.074:0.074:0.074)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._498_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.171:0.171:0.172) (0.213:0.214:0.214)) + (IOPATH B X (0.162:0.162:0.162) (0.190:0.190:0.190)) + (IOPATH C X (0.170:0.170:0.171) (0.201:0.203:0.204)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._499_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.187:0.187:0.187) (0.208:0.208:0.208)) + (IOPATH B X (0.161:0.161:0.161) (0.207:0.207:0.207)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._500_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.186:0.186:0.186) (0.195:0.196:0.198)) + (IOPATH B X (0.169:0.169:0.170) (0.208:0.209:0.209)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._501_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.101:0.101:0.101) (0.041:0.041:0.041)) + (IOPATH A2 Y (0.120:0.121:0.122) (0.048:0.049:0.050)) + (IOPATH B1 Y (0.093:0.093:0.094) (0.033:0.033:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._502_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.223:0.223:0.223) (0.214:0.214:0.214)) + (IOPATH B X (0.219:0.219:0.219) (0.221:0.222:0.224)) + (IOPATH C X (0.207:0.207:0.207) (0.228:0.228:0.229)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._503_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.113:0.113:0.113) (0.054:0.054:0.054)) + (IOPATH B Y (0.070:0.071:0.071) (0.033:0.033:0.033)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._504_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.094:0.095:0.096) (0.041:0.041:0.041)) + (IOPATH B Y (0.076:0.076:0.076) (0.034:0.034:0.034)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._505_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.165:0.165:0.165) (0.191:0.191:0.191)) + (IOPATH B X (0.150:0.150:0.150) (0.201:0.201:0.201)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._506_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.228:0.228:0.228) (0.208:0.209:0.210)) + (IOPATH B X (0.215:0.215:0.215) (0.222:0.223:0.223)) + (IOPATH C X (0.213:0.213:0.213) (0.231:0.231:0.232)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._507_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.144:0.144:0.144) (0.215:0.215:0.215)) + (IOPATH A2 X (0.123:0.123:0.123) (0.190:0.190:0.191)) + (IOPATH B1_N X (0.225:0.226:0.227) (0.160:0.160:0.160)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._508_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.234:0.234:0.234) (0.236:0.236:0.236)) + (IOPATH B X (0.212:0.212:0.212) (0.235:0.236:0.237)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._509_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.113:0.113:0.113) (0.054:0.054:0.054)) + (IOPATH B Y (0.070:0.071:0.071) (0.034:0.034:0.034)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._510_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.096:0.096:0.097) (0.048:0.048:0.048)) + (IOPATH B Y (0.070:0.070:0.070) (0.032:0.032:0.032)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._511_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.161:0.161:0.161) (0.088:0.088:0.088)) + (IOPATH A X (0.135:0.135:0.135) (0.189:0.189:0.189)) + (IOPATH B X (0.112:0.113:0.113) (0.068:0.068:0.068)) + (IOPATH B X (0.128:0.128:0.128) (0.140:0.140:0.141)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._512_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.158:0.158:0.158) (0.082:0.082:0.082)) + (IOPATH A2 Y (0.150:0.151:0.151) (0.072:0.072:0.073)) + (IOPATH B1 Y (0.125:0.125:0.125) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._513_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.258:0.258:0.258) (0.217:0.217:0.217)) + (IOPATH B X (0.279:0.279:0.279) (0.255:0.255:0.255)) + (IOPATH C X (0.256:0.256:0.256) (0.252:0.252:0.252)) + (IOPATH D X (0.254:0.254:0.254) (0.249:0.250:0.251)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._514_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.089:0.094:0.098) (0.045:0.046:0.047)) + (IOPATH B Y (0.070:0.071:0.072) (0.035:0.035:0.035)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._515_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.224:0.224:0.224) (0.199:0.199:0.199)) + (IOPATH B X (0.202:0.202:0.202) (0.201:0.201:0.201)) + (IOPATH C X (0.208:0.208:0.208) (0.216:0.216:0.216)) + (IOPATH D X (0.223:0.223:0.223) (0.238:0.238:0.238)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._516_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.354:0.354:0.354) (0.260:0.261:0.262)) + (IOPATH B X (0.347:0.347:0.347) (0.282:0.283:0.283)) + (IOPATH C X (0.345:0.345:0.346) (0.294:0.294:0.295)) + (IOPATH D X (0.353:0.353:0.353) (0.302:0.304:0.305)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._517_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.142:0.142:0.142) (0.213:0.213:0.213)) + (IOPATH A2 X (0.122:0.122:0.122) (0.186:0.188:0.189)) + (IOPATH B1_N X (0.244:0.245:0.246) (0.185:0.185:0.185)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._518_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.165:0.165:0.165) (0.092:0.092:0.092)) + (IOPATH A X (0.138:0.138:0.138) (0.194:0.194:0.194)) + (IOPATH B X (0.124:0.125:0.127) (0.080:0.080:0.080)) + (IOPATH B X (0.136:0.136:0.136) (0.152:0.153:0.154)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._519_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.146:0.146:0.146) (0.078:0.078:0.078)) + (IOPATH A2 Y (0.148:0.149:0.151) (0.079:0.079:0.079)) + (IOPATH B1 Y (0.113:0.113:0.113) (0.042:0.042:0.042)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._520_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.280:0.280:0.280) (0.251:0.251:0.251)) + (IOPATH B X (0.252:0.252:0.252) (0.251:0.251:0.251)) + (IOPATH C X (0.267:0.267:0.267) (0.270:0.271:0.273)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._521_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.094:0.094:0.094) (0.039:0.039:0.039)) + (IOPATH B Y (0.072:0.073:0.074) (0.037:0.037:0.037)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._522_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.111:0.111:0.111) (0.053:0.053:0.053)) + (IOPATH B Y (0.075:0.075:0.076) (0.038:0.038:0.038)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._523_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.087:0.087:0.087) (0.073:0.073:0.073)) + (IOPATH B Y (0.082:0.083:0.084) (0.071:0.071:0.071)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._524_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.187:0.189:0.191) (0.204:0.204:0.204)) + (IOPATH B X (0.129:0.129:0.129) (0.180:0.183:0.186)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._525_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.300:0.300:0.300) (0.246:0.246:0.246)) + (IOPATH B X (0.277:0.277:0.277) (0.254:0.254:0.254)) + (IOPATH C X (0.259:0.259:0.259) (0.249:0.249:0.249)) + (IOPATH D X (0.279:0.279:0.279) (0.277:0.277:0.277)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._526_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.294:0.294:0.294) (0.262:0.263:0.264)) + (IOPATH B X (0.263:0.263:0.263) (0.263:0.265:0.266)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._527_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.097:0.097:0.097) (0.039:0.039:0.039)) + (IOPATH A2 Y (0.118:0.120:0.123) (0.049:0.049:0.049)) + (IOPATH B1 Y (0.111:0.112:0.112) (0.041:0.041:0.041)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._528_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.162:0.162:0.162) (0.090:0.090:0.090)) + (IOPATH A X (0.135:0.135:0.135) (0.192:0.192:0.192)) + (IOPATH B X (0.121:0.121:0.121) (0.076:0.076:0.076)) + (IOPATH B X (0.131:0.131:0.131) (0.150:0.150:0.151)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._529_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.138:0.138:0.138) (0.073:0.073:0.073)) + (IOPATH A2 Y (0.140:0.140:0.140) (0.073:0.073:0.073)) + (IOPATH B1 Y (0.104:0.104:0.104) (0.038:0.038:0.038)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._530_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.272:0.272:0.272) (0.246:0.246:0.246)) + (IOPATH B X (0.241:0.241:0.241) (0.244:0.244:0.244)) + (IOPATH C X (0.256:0.256:0.256) (0.265:0.265:0.266)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._531_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.099:0.099:0.099) (0.042:0.042:0.042)) + (IOPATH B Y (0.075:0.076:0.077) (0.038:0.038:0.038)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._532_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.193:0.193:0.193) (0.174:0.174:0.174)) + (IOPATH B X (0.205:0.205:0.205) (0.202:0.202:0.202)) + (IOPATH C X (0.241:0.241:0.241) (0.248:0.248:0.248)) + (IOPATH D X (0.241:0.241:0.241) (0.249:0.249:0.250)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._533_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.162:0.162:0.162) (0.088:0.088:0.088)) + (IOPATH A X (0.136:0.136:0.136) (0.189:0.189:0.189)) + (IOPATH B X (0.112:0.113:0.114) (0.063:0.064:0.064)) + (IOPATH B X (0.128:0.128:0.128) (0.138:0.139:0.139)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._534_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.230:0.230:0.230) (0.197:0.197:0.197)) + (IOPATH B X (0.242:0.242:0.242) (0.226:0.226:0.226)) + (IOPATH C X (0.278:0.278:0.278) (0.273:0.273:0.273)) + (IOPATH D X (0.262:0.262:0.262) (0.264:0.264:0.264)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._535_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.113:0.113:0.113) (0.107:0.107:0.107)) + (IOPATH B Y (0.099:0.100:0.102) (0.086:0.086:0.086)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21a_2") + (INSTANCE mprj2._536_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.133:0.133:0.133) (0.211:0.211:0.211)) + (IOPATH A2 X (0.103:0.103:0.103) (0.178:0.179:0.180)) + (IOPATH B1 X (0.124:0.125:0.125) (0.115:0.119:0.124)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._537_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.288:0.288:0.288) (0.236:0.236:0.236)) + (IOPATH B X (0.300:0.300:0.300) (0.260:0.261:0.263)) + (IOPATH C X (0.276:0.276:0.276) (0.256:0.257:0.259)) + (IOPATH D X (0.278:0.278:0.278) (0.263:0.264:0.265)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._538_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.128:0.128:0.128) (0.152:0.152:0.152)) + (IOPATH A Y (0.158:0.158:0.158) (0.084:0.084:0.084)) + (IOPATH B Y (0.103:0.104:0.105) (0.126:0.130:0.135)) + (IOPATH B Y (0.112:0.116:0.120) (0.057:0.057:0.058)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._539_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.117:0.117:0.117) (0.056:0.056:0.056)) + (IOPATH B Y (0.076:0.077:0.078) (0.039:0.039:0.039)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._540_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.105:0.105:0.105) (0.093:0.093:0.093)) + (IOPATH B Y (0.094:0.096:0.097) (0.084:0.084:0.084)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._541_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.203:0.203:0.203) (0.207:0.207:0.207)) + (IOPATH B X (0.140:0.140:0.141) (0.192:0.195:0.199)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._542_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.165:0.165:0.165) (0.173:0.173:0.173)) + (IOPATH B X (0.205:0.205:0.205) (0.221:0.221:0.221)) + (IOPATH C X (0.186:0.186:0.186) (0.210:0.212:0.213)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._543_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.127:0.127:0.127) (0.151:0.151:0.151)) + (IOPATH A Y (0.157:0.157:0.157) (0.083:0.083:0.083)) + (IOPATH B Y (0.100:0.100:0.101) (0.123:0.126:0.129)) + (IOPATH B Y (0.109:0.111:0.114) (0.054:0.055:0.055)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._544_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.160:0.160:0.160) (0.171:0.171:0.171)) + (IOPATH B X (0.201:0.201:0.201) (0.219:0.219:0.219)) + (IOPATH C X (0.182:0.182:0.182) (0.217:0.217:0.217)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._545_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.204:0.204:0.204) (0.201:0.201:0.201)) + (IOPATH B X (0.179:0.179:0.179) (0.194:0.195:0.197)) + (IOPATH C X (0.173:0.173:0.173) (0.202:0.202:0.203)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._546_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.290:0.290:0.290) (0.246:0.247:0.248)) + (IOPATH B X (0.261:0.261:0.261) (0.248:0.249:0.251)) + (IOPATH C X (0.253:0.253:0.253) (0.254:0.255:0.255)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o21ba_2") + (INSTANCE mprj2._547_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.144:0.144:0.144) (0.215:0.215:0.215)) + (IOPATH A2 X (0.114:0.114:0.114) (0.184:0.184:0.185)) + (IOPATH B1_N X (0.234:0.234:0.235) (0.173:0.173:0.173)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._548_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.079:0.079:0.079) (0.066:0.066:0.066)) + (IOPATH B Y (0.094:0.095:0.095) (0.083:0.083:0.083)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._549_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.154:0.154:0.154) (0.082:0.082:0.082)) + (IOPATH A X (0.128:0.128:0.128) (0.183:0.183:0.183)) + (IOPATH B X (0.114:0.115:0.115) (0.070:0.070:0.070)) + (IOPATH B X (0.129:0.129:0.129) (0.142:0.143:0.143)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._550_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.198:0.198:0.198) (0.196:0.196:0.196)) + (IOPATH B X (0.194:0.194:0.194) (0.210:0.210:0.210)) + (IOPATH C X (0.219:0.219:0.219) (0.237:0.238:0.239)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._551_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.131:0.131:0.131) (0.156:0.156:0.156)) + (IOPATH A Y (0.158:0.158:0.158) (0.085:0.085:0.085)) + (IOPATH B Y (0.093:0.094:0.095) (0.118:0.118:0.119)) + (IOPATH B Y (0.101:0.102:0.102) (0.050:0.050:0.051)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._552_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.159:0.159:0.159) (0.087:0.087:0.087)) + (IOPATH A X (0.133:0.133:0.133) (0.188:0.188:0.188)) + (IOPATH B X (0.101:0.102:0.103) (0.053:0.053:0.053)) + (IOPATH B X (0.117:0.117:0.117) (0.130:0.131:0.132)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._553_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.205:0.205:0.205) (0.184:0.184:0.184)) + (IOPATH B X (0.251:0.251:0.251) (0.241:0.241:0.241)) + (IOPATH C X (0.248:0.248:0.248) (0.255:0.255:0.255)) + (IOPATH D X (0.217:0.217:0.217) (0.228:0.228:0.228)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._554_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.352:0.352:0.352) (0.261:0.262:0.264)) + (IOPATH B X (0.329:0.329:0.329) (0.271:0.272:0.273)) + (IOPATH C X (0.321:0.321:0.321) (0.279:0.280:0.280)) + (IOPATH D X (0.329:0.329:0.329) (0.289:0.290:0.291)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a41o_2") + (INSTANCE mprj2._555_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.195:0.195:0.195) (0.227:0.227:0.227)) + (IOPATH A2 X (0.213:0.213:0.213) (0.266:0.266:0.266)) + (IOPATH A3 X (0.212:0.212:0.212) (0.288:0.288:0.288)) + (IOPATH A4 X (0.198:0.198:0.198) (0.271:0.272:0.273)) + (IOPATH B1 X (0.096:0.096:0.096) (0.226:0.226:0.226)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2b_2") + (INSTANCE mprj2._556_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.212:0.213:0.215) (0.229:0.229:0.229)) + (IOPATH B X (0.119:0.121:0.122) (0.173:0.174:0.175)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._557_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.175:0.175:0.175) (0.098:0.098:0.098)) + (IOPATH A X (0.147:0.147:0.147) (0.199:0.199:0.199)) + (IOPATH B X (0.127:0.128:0.130) (0.081:0.081:0.081)) + (IOPATH B X (0.141:0.141:0.141) (0.151:0.152:0.153)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3_2") + (INSTANCE mprj2._558_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.123:0.123:0.123) (0.135:0.135:0.135)) + (IOPATH B Y (0.114:0.114:0.114) (0.120:0.120:0.120)) + (IOPATH C Y (0.112:0.113:0.115) (0.123:0.123:0.123)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21o_2") + (INSTANCE mprj2._559_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.160:0.160:0.160) (0.219:0.219:0.219)) + (IOPATH A2 X (0.147:0.147:0.147) (0.219:0.221:0.222)) + (IOPATH B1 X (0.107:0.107:0.107) (0.197:0.197:0.197)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and2_2") + (INSTANCE mprj2._560_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.133:0.134:0.135) (0.179:0.184:0.189)) + (IOPATH B X (0.120:0.121:0.122) (0.174:0.174:0.175)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and4_2") + (INSTANCE mprj2._561_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.221:0.221:0.221) (0.191:0.191:0.191)) + (IOPATH B X (0.232:0.232:0.232) (0.218:0.218:0.218)) + (IOPATH C X (0.239:0.239:0.239) (0.235:0.235:0.235)) + (IOPATH D X (0.270:0.270:0.270) (0.264:0.265:0.267)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xnor2_2") + (INSTANCE mprj2._562_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.122:0.122:0.122) (0.144:0.144:0.144)) + (IOPATH A Y (0.153:0.153:0.153) (0.079:0.079:0.079)) + (IOPATH B Y (0.103:0.104:0.105) (0.137:0.142:0.146)) + (IOPATH B Y (0.124:0.128:0.132) (0.057:0.058:0.058)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__xor2_2") + (INSTANCE mprj2._563_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.146:0.146:0.146) (0.075:0.075:0.075)) + (IOPATH A X (0.121:0.121:0.121) (0.175:0.175:0.175)) + (IOPATH B X (0.101:0.102:0.103) (0.055:0.055:0.055)) + (IOPATH B X (0.119:0.119:0.119) (0.130:0.131:0.132)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._564_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.589:0.589:0.589) (0.589:0.589:0.589)) + (IOPATH B X (0.597:0.597:0.597) (0.572:0.572:0.572)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2_2") + (INSTANCE mprj2._565_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.202:0.202:0.202) (0.181:0.181:0.181)) + (IOPATH B Y (0.214:0.214:0.214) (0.190:0.190:0.190)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__mux4_2") + (INSTANCE mprj2._566_) + (DELAY + (ABSOLUTE + (IOPATH A0 X (0.338:0.338:0.338) (0.559:0.559:0.559)) + (IOPATH A1 X (0.337:0.337:0.337) (0.549:0.549:0.549)) + (IOPATH A2 X (0.340:0.340:0.340) (0.564:0.564:0.564)) + (IOPATH A3 X (0.331:0.331:0.331) (0.566:0.566:0.566)) + (IOPATH S0 X (0.462:0.462:0.462) (0.629:0.629:0.629)) + (IOPATH S0 X (0.365:0.365:0.365) (0.549:0.549:0.549)) + (IOPATH S1 X (0.349:0.349:0.349) (0.423:0.423:0.423)) + (IOPATH S1 X (0.322:0.322:0.322) (0.407:0.407:0.407)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._567_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.124:0.125:0.126) (0.079:0.080:0.080)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._568_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.206:0.206:0.206) (0.203:0.203:0.203)) + (IOPATH B X (0.317:0.319:0.321) (0.381:0.381:0.381)) + (IOPATH C X (0.281:0.282:0.284) (0.356:0.357:0.357)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand2b_2") + (INSTANCE mprj2._569_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.152:0.152:0.152) (0.203:0.203:0.203)) + (IOPATH B Y (0.067:0.067:0.067) (0.057:0.057:0.057)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o2bb2a_2") + (INSTANCE mprj2._570_) + (DELAY + (ABSOLUTE + (IOPATH A1_N X (0.301:0.301:0.301) (0.259:0.259:0.259)) + (IOPATH A2_N X (0.248:0.251:0.254) (0.217:0.217:0.218)) + (IOPATH B1 X (0.189:0.189:0.189) (0.274:0.274:0.274)) + (IOPATH B2 X (0.167:0.167:0.167) (0.258:0.258:0.258)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o22a_2") + (INSTANCE mprj2._571_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.201:0.201:0.201) (0.276:0.276:0.276)) + (IOPATH A2 X (0.296:0.296:0.296) (0.378:0.378:0.378)) + (IOPATH B1 X (0.194:0.195:0.196) (0.243:0.244:0.245)) + (IOPATH B2 X (0.174:0.174:0.174) (0.220:0.222:0.224)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3_2") + (INSTANCE mprj2._572_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.159:0.159:0.159) (0.169:0.169:0.169)) + (IOPATH B X (0.277:0.280:0.282) (0.353:0.353:0.353)) + (IOPATH C X (0.242:0.244:0.245) (0.328:0.329:0.329)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__and3b_2") + (INSTANCE mprj2._573_) + (DELAY + (ABSOLUTE + (IOPATH A_N X (0.250:0.250:0.250) (0.229:0.229:0.229)) + (IOPATH B X (0.200:0.200:0.200) (0.217:0.217:0.217)) + (IOPATH C X (0.178:0.178:0.178) (0.207:0.207:0.207)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._574_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.112:0.112:0.112) (0.051:0.051:0.051)) + (IOPATH A2 Y (0.154:0.154:0.154) (0.079:0.079:0.079)) + (IOPATH B1 Y (0.121:0.121:0.121) (0.042:0.042:0.042)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o32a_2") + (INSTANCE mprj2._575_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.223:0.224:0.225) (0.442:0.443:0.444)) + (IOPATH A2 X (0.218:0.218:0.218) (0.422:0.423:0.424)) + (IOPATH A3 X (0.215:0.217:0.219) (0.384:0.386:0.388)) + (IOPATH B1 X (0.361:0.361:0.361) (0.353:0.353:0.353)) + (IOPATH B2 X (0.220:0.220:0.220) (0.242:0.242:0.242)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._576_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.096:0.096:0.096) (0.043:0.043:0.043)) + (IOPATH B Y (0.076:0.077:0.079) (0.036:0.036:0.037)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a21oi_2") + (INSTANCE mprj2._577_) + (DELAY + (ABSOLUTE + (IOPATH A1 Y (0.213:0.214:0.216) (0.087:0.088:0.089)) + (IOPATH A2 Y (0.232:0.234:0.236) (0.101:0.101:0.102)) + (IOPATH B1 Y (0.189:0.189:0.189) (0.060:0.060:0.060)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o221a_2") + (INSTANCE mprj2._578_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.210:0.210:0.210) (0.302:0.302:0.302)) + (IOPATH A2 X (0.317:0.317:0.317) (0.401:0.401:0.401)) + (IOPATH B1 X (0.206:0.207:0.208) (0.260:0.261:0.262)) + (IOPATH B2 X (0.197:0.197:0.197) (0.239:0.241:0.243)) + (IOPATH C1 X (0.195:0.195:0.195) (0.136:0.136:0.136)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o22a_2") + (INSTANCE mprj2._579_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.156:0.156:0.156) (0.244:0.244:0.244)) + (IOPATH A2 X (0.238:0.239:0.241) (0.378:0.378:0.378)) + (IOPATH B1 X (0.196:0.196:0.197) (0.255:0.255:0.256)) + (IOPATH B2 X (0.132:0.132:0.132) (0.191:0.191:0.191)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__o221a_2") + (INSTANCE mprj2._580_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.272:0.272:0.272) (0.343:0.343:0.343)) + (IOPATH A2 X (0.340:0.342:0.343) (0.432:0.433:0.433)) + (IOPATH B1 X (0.409:0.409:0.409) (0.418:0.418:0.418)) + (IOPATH B2 X (0.264:0.264:0.264) (0.292:0.292:0.292)) + (IOPATH C1 X (0.248:0.249:0.250) (0.169:0.170:0.171)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._581_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.124:0.126:0.127) (0.308:0.310:0.313)) + (IOPATH B X (0.149:0.150:0.151) (0.301:0.304:0.308)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._582_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.143:0.143:0.143) (0.283:0.287:0.291)) + (IOPATH B X (0.095:0.095:0.096) (0.270:0.270:0.271)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._583_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.158:0.159:0.160) (0.341:0.343:0.344)) + (IOPATH B X (0.170:0.171:0.171) (0.331:0.333:0.335)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or3b_2") + (INSTANCE mprj2._584_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.268:0.268:0.268) (0.584:0.588:0.591)) + (IOPATH B X (0.249:0.250:0.250) (0.570:0.573:0.576)) + (IOPATH C_N X (0.316:0.316:0.316) (0.569:0.569:0.569)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or2_2") + (INSTANCE mprj2._585_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.135:0.135:0.135) (0.321:0.322:0.322)) + (IOPATH B X (0.111:0.112:0.113) (0.271:0.273:0.274)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a2bb2o_2") + (INSTANCE mprj2._586_) + (DELAY + (ABSOLUTE + (IOPATH A1_N X (0.451:0.453:0.455) (0.424:0.424:0.425)) + (IOPATH A2_N X (0.410:0.411:0.411) (0.396:0.397:0.397)) + (IOPATH B1 X (0.380:0.381:0.382) (0.400:0.404:0.407)) + (IOPATH B2 X (0.342:0.342:0.343) (0.364:0.364:0.364)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nor2_2") + (INSTANCE mprj2._587_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.158:0.159:0.160) (0.067:0.067:0.067)) + (IOPATH B Y (0.115:0.117:0.119) (0.053:0.053:0.053)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211o_2") + (INSTANCE mprj2._588_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.324:0.324:0.324) (0.457:0.458:0.459)) + (IOPATH A2 X (0.301:0.301:0.301) (0.474:0.474:0.474)) + (IOPATH B1 X (0.277:0.277:0.277) (0.434:0.435:0.436)) + (IOPATH C1 X (0.259:0.259:0.259) (0.404:0.404:0.405)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__a211o_2") + (INSTANCE mprj2._589_) + (DELAY + (ABSOLUTE + (IOPATH A1 X (0.456:0.456:0.456) (0.480:0.484:0.488)) + (IOPATH A2 X (0.424:0.424:0.424) (0.535:0.535:0.535)) + (IOPATH B1 X (0.399:0.399:0.400) (0.494:0.495:0.497)) + (IOPATH C1 X (0.382:0.382:0.382) (0.465:0.465:0.465)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__or3b_2") + (INSTANCE mprj2._590_) + (DELAY + (ABSOLUTE + (IOPATH A X (0.517:0.518:0.519) (0.759:0.760:0.762)) + (IOPATH B X (0.518:0.518:0.519) (0.730:0.733:0.736)) + (IOPATH C_N X (0.564:0.567:0.571) (0.724:0.725:0.725)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__nand3b_2") + (INSTANCE mprj2._591_) + (DELAY + (ABSOLUTE + (IOPATH A_N Y (0.298:0.299:0.299) (0.394:0.398:0.403)) + (IOPATH B Y (0.256:0.256:0.256) (0.256:0.256:0.256)) + (IOPATH C Y (0.247:0.252:0.257) (0.282:0.282:0.282)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._592_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.135:0.135:0.135) (0.059:0.059:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._593_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.122:0.122:0.122) (0.059:0.059:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._594_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.124:0.124:0.124) (0.061:0.061:0.061)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._595_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.124:0.124:0.124) (0.061:0.061:0.061)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._596_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.118:0.118:0.118) (0.055:0.055:0.055)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._597_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.123:0.123:0.123) (0.060:0.060:0.060)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._598_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.122:0.122:0.122) (0.059:0.059:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._599_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.061:0.061:0.061) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._600_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._601_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.060:0.060:0.060) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._602_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._603_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.061:0.061:0.061) (0.048:0.048:0.048)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._604_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._605_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.060:0.060:0.060) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._606_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._607_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.062:0.062:0.062) (0.049:0.049:0.049)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._608_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.060:0.060:0.060) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._609_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._610_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.128:0.128:0.128) (0.058:0.058:0.058)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._611_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.127:0.127:0.127) (0.058:0.058:0.058)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._612_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.126:0.126:0.126) (0.057:0.057:0.057)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._613_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.050:0.050:0.050) (0.040:0.040:0.040)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._614_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.126:0.126:0.126) (0.056:0.056:0.056)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._615_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.129:0.129:0.129) (0.060:0.060:0.060)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._616_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.051:0.051:0.051) (0.041:0.041:0.041)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._617_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.051:0.051:0.051) (0.041:0.041:0.041)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._618_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.051:0.051:0.051) (0.041:0.041:0.041)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._619_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.051:0.051:0.051) (0.041:0.041:0.041)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._620_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.051:0.051:0.051) (0.041:0.041:0.041)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._621_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.054:0.054:0.054) (0.044:0.044:0.044)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._622_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.057:0.057:0.057) (0.044:0.044:0.044)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._623_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.051:0.051:0.051) (0.041:0.041:0.041)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._624_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.060:0.060:0.060) (0.047:0.047:0.047)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._625_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._626_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._627_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.060:0.060:0.060) (0.047:0.047:0.047)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._628_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._629_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._630_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.061:0.061:0.061) (0.048:0.048:0.048)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._631_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.063:0.063:0.063) (0.048:0.048:0.048)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._632_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.062:0.062:0.062) (0.047:0.047:0.047)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._633_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.064:0.064:0.064) (0.048:0.048:0.048)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._634_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.118:0.118:0.118) (0.055:0.055:0.055)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._635_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.123:0.123:0.123) (0.060:0.060:0.060)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._636_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.118:0.118:0.118) (0.055:0.055:0.055)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._637_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._638_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.122:0.122:0.122) (0.059:0.059:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._639_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.124:0.124:0.124) (0.060:0.060:0.060)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._640_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.127:0.127:0.127) (0.063:0.063:0.063)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._641_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.117:0.117:0.117) (0.054:0.054:0.054)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._642_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.132:0.132:0.132) (0.057:0.057:0.057)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._643_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._644_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._645_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.060:0.060:0.060) (0.047:0.047:0.047)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._646_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.044:0.044:0.044)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._647_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.045:0.045:0.045)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._648_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.057:0.057:0.057) (0.044:0.044:0.044)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._649_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.057:0.057:0.057) (0.043:0.043:0.043)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._650_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.132:0.132:0.132) (0.056:0.056:0.056)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._651_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.059:0.059:0.059) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._652_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.117:0.117:0.117) (0.057:0.057:0.057)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._653_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.115:0.115:0.115) (0.056:0.056:0.056)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._654_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.057:0.057:0.057) (0.043:0.043:0.043)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._655_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.112:0.112:0.112) (0.053:0.053:0.053)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._656_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.119:0.119:0.119) (0.059:0.059:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._657_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.056:0.056:0.056) (0.043:0.043:0.043)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._658_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.113:0.113:0.113) (0.054:0.054:0.054)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._659_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.114:0.114:0.114) (0.055:0.055:0.055)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._660_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.131:0.131:0.131) (0.056:0.056:0.056)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._661_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.057:0.057:0.057) (0.043:0.043:0.043)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._662_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.134:0.134:0.134) (0.059:0.059:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._663_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.128:0.128:0.128) (0.058:0.058:0.058)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._664_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.129:0.129:0.129) (0.059:0.059:0.059)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._665_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.126:0.126:0.126) (0.056:0.056:0.056)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._666_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.062:0.062:0.062) (0.046:0.046:0.046)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._667_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.058:0.058:0.058) (0.044:0.044:0.044)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._668_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.056:0.056:0.056) (0.043:0.043:0.043)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._669_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.136:0.136:0.136) (0.061:0.061:0.061)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._670_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.137:0.137:0.137) (0.062:0.062:0.062)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._671_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.063:0.063:0.063) (0.048:0.048:0.048)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._672_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.065:0.065:0.065) (0.050:0.050:0.050)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._673_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.065:0.065:0.065) (0.050:0.050:0.050)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__inv_2") + (INSTANCE mprj2._674_) + (DELAY + (ABSOLUTE + (IOPATH A Y (0.064:0.064:0.064) (0.049:0.049:0.049)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._675_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.493:0.493:0.493) (0.495:0.495:0.495)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.341:0.341:0.341)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.217:-0.217:-0.217)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.324:0.324:0.324)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._676_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.470:0.470:0.470) (0.482:0.482:0.482)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.341:0.341:0.341)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.217:-0.217:-0.217)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.324:0.324:0.324)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._677_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.358:0.358:0.358) (0.403:0.403:0.403)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.268:0.268:0.268)) + (WIDTH (negedge RESET_B) (0.309:0.309:0.309)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._678_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.388:0.388:0.388) (0.427:0.427:0.427)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.268:0.268:0.268)) + (WIDTH (negedge RESET_B) (0.310:0.310:0.310)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._679_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.359:0.359:0.359) (0.404:0.404:0.404)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.268:0.268:0.268)) + (WIDTH (negedge RESET_B) (0.310:0.310:0.310)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._680_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.359:0.359:0.359) (0.403:0.403:0.403)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.221:-0.221:-0.221)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.268:0.268:0.268)) + (WIDTH (negedge RESET_B) (0.305:0.305:0.305)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._681_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.390:0.390:0.390) (0.430:0.430:0.430)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.309:0.309:0.309)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._682_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.357:0.357:0.357) (0.402:0.402:0.402)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.309:0.309:0.309)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._683_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.393:0.393:0.393) (0.432:0.432:0.432)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.027:-0.027:-0.027)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.030:-0.030)) + (SETUP (posedge D) (posedge CLK) (0.055:0.055:0.055)) + (SETUP (negedge D) (posedge CLK) (0.102:0.103:0.103)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.268:0.268:0.268)) + (WIDTH (negedge RESET_B) (0.266:0.266:0.266)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._684_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.373:0.373:0.373) (0.416:0.416:0.416)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.268:0.268:0.268)) + (WIDTH (negedge RESET_B) (0.264:0.264:0.264)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._685_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.353:0.353:0.353) (0.399:0.399:0.399)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.268:0.268:0.268)) + (WIDTH (negedge RESET_B) (0.265:0.265:0.265)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._686_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.376:0.376:0.376) (0.417:0.417:0.417)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.030:-0.030:-0.030)) + (HOLD (negedge D) (posedge CLK) (-0.030:-0.031:-0.031)) + (SETUP (posedge D) (posedge CLK) (0.058:0.058:0.058)) + (SETUP (negedge D) (posedge CLK) (0.103:0.104:0.104)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.268:0.268:0.268)) + (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._687_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.366:0.366:0.366) (0.410:0.410:0.410)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.268:0.268:0.268)) + (WIDTH (negedge RESET_B) (0.265:0.265:0.265)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._688_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.358:0.358:0.358) (0.403:0.403:0.403)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.264:0.264:0.264)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._689_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.408:0.408:0.408) (0.441:0.441:0.441)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.265:0.265:0.265)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._690_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.383:0.383:0.383) (0.423:0.423:0.423)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.264:0.264:0.264)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._691_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.393:0.393:0.393) (0.431:0.431:0.431)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.266:0.266:0.266)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._692_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.381:0.381:0.381) (0.422:0.422:0.422)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.265:0.265:0.265)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._693_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.349:0.349:0.349) (0.395:0.395:0.395)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.039:-0.039:-0.039)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.068:0.068:0.068)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.264:0.264:0.264)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._694_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.365:0.365:0.365) (0.408:0.408:0.408)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.317:0.317:0.317)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._695_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.339:0.339:0.339) (0.386:0.386:0.386)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.316:0.316:0.316)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._696_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.358:0.358:0.358) (0.403:0.403:0.403)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) + (HOLD (posedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.031)) + (SETUP (posedge D) (posedge CLK) (0.057:0.057:0.057)) + (SETUP (negedge D) (posedge CLK) (0.103:0.103:0.104)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.315:0.315:0.315)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._697_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.341:0.341:0.341) (0.388:0.388:0.388)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.325:0.325:0.325)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.254:0.254:0.254)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._698_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.359:0.359:0.359) (0.404:0.404:0.404)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.315:0.315:0.315)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._699_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.339:0.339:0.339) (0.385:0.385:0.385)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.318:0.318:0.318)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._700_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.339:0.339:0.339) (0.386:0.386:0.386)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.325:0.325:0.325)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.255:0.255:0.255)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._701_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.339:0.339:0.339) (0.386:0.386:0.386)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.325:0.325:0.325)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.255:0.255:0.255)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._702_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.340:0.340:0.340) (0.387:0.387:0.387)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.325:0.325:0.325)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.255:0.255:0.255)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._703_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.365:0.365:0.365) (0.409:0.409:0.409)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.325:0.325:0.325)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (negedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge RESET_B) (0.254:0.254:0.254)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._704_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.363:0.363:0.363) (0.407:0.407:0.407)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.325:0.325:0.325)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (negedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge RESET_B) (0.254:0.254:0.254)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._705_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.339:0.339:0.339) (0.386:0.386:0.386)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.257:0.257:0.257)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._706_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.340:0.340:0.340) (0.387:0.387:0.387)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (negedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge RESET_B) (0.262:0.262:0.262)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._707_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.339:0.339:0.339) (0.386:0.386:0.386)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.325:0.325:0.325)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.033:-0.033)) + (HOLD (negedge D) (posedge CLK) (-0.026:-0.026:-0.027)) + (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (negedge D) (posedge CLK) (0.098:0.099:0.099)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.254:0.254:0.254)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._708_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.354:0.354:0.354) (0.400:0.400:0.400)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (HOLD (negedge D) (posedge CLK) (-0.030:-0.030:-0.030)) + (SETUP (posedge D) (posedge CLK) (0.055:0.056:0.056)) + (SETUP (negedge D) (posedge CLK) (0.103:0.103:0.103)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.265:0.265:0.265)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._709_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.337:0.337:0.337) (0.384:0.384:0.384)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._710_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.366:0.366:0.366) (0.410:0.410:0.410)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._711_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.369:0.369:0.369) (0.412:0.412:0.412)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.034:-0.034:-0.034)) + (HOLD (negedge D) (posedge CLK) (-0.027:-0.027:-0.027)) + (SETUP (posedge D) (posedge CLK) (0.062:0.063:0.063)) + (SETUP (negedge D) (posedge CLK) (0.100:0.100:0.100)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.265:0.265:0.265)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._712_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.341:0.341:0.341) (0.388:0.388:0.388)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.039:-0.039:-0.039)) + (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._713_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.336:0.336:0.336) (0.383:0.383:0.383)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._714_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.337:0.337:0.337) (0.384:0.384:0.384)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.266:0.266:0.266)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._715_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.367:0.367:0.367) (0.411:0.411:0.411)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (HOLD (negedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (SETUP (posedge D) (posedge CLK) (0.057:0.057:0.057)) + (SETUP (negedge D) (posedge CLK) (0.104:0.104:0.104)) + (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (negedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge RESET_B) (0.269:0.269:0.269)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._716_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.341:0.341:0.341) (0.387:0.387:0.387)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (negedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge RESET_B) (0.269:0.269:0.269)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._717_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.337:0.337:0.337) (0.384:0.384:0.384)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (negedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge RESET_B) (0.270:0.270:0.270)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._718_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.392:0.392:0.392) (0.431:0.431:0.431)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.337:0.337:0.337)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (negedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge RESET_B) (0.307:0.307:0.307)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._719_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.360:0.360:0.360) (0.405:0.405:0.405)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (negedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge RESET_B) (0.311:0.311:0.311)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._720_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.339:0.339:0.339) (0.385:0.385:0.385)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.337:0.337:0.337)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (negedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge RESET_B) (0.306:0.306:0.306)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._721_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.357:0.357:0.357) (0.402:0.402:0.402)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.264:0.264:0.264)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._722_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.356:0.356:0.356) (0.401:0.401:0.401)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.310:0.310:0.310)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._723_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.352:0.352:0.352) (0.398:0.398:0.398)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) + (HOLD (posedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (HOLD (negedge D) (posedge CLK) (-0.030:-0.031:-0.031)) + (SETUP (posedge D) (posedge CLK) (0.056:0.056:0.056)) + (SETUP (negedge D) (posedge CLK) (0.103:0.104:0.104)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.311:0.311:0.311)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._724_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.356:0.356:0.356) (0.401:0.401:0.401)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.259:0.259:0.259)) + (WIDTH (negedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge RESET_B) (0.312:0.312:0.312)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._725_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.339:0.339:0.339) (0.386:0.386:0.386)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.337:0.337:0.337)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.261:0.261:0.261)) + (WIDTH (negedge CLK) (0.266:0.266:0.266)) + (WIDTH (negedge RESET_B) (0.305:0.305:0.305)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._726_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.342:0.342:0.342) (0.388:0.388:0.388)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.035:-0.035:-0.035)) + (HOLD (negedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (SETUP (posedge D) (posedge CLK) (0.064:0.064:0.064)) + (SETUP (negedge D) (posedge CLK) (0.105:0.105:0.105)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.321:0.321:0.321)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._727_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.338:0.338:0.338) (0.385:0.385:0.385)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._728_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.358:0.358:0.358) (0.403:0.403:0.403)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.028:-0.028:-0.028)) + (HOLD (negedge D) (posedge CLK) (-0.030:-0.031:-0.031)) + (SETUP (posedge D) (posedge CLK) (0.057:0.057:0.057)) + (SETUP (negedge D) (posedge CLK) (0.103:0.104:0.104)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.263:0.263:0.263)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._729_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.340:0.340:0.340) (0.386:0.386:0.386)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.033:-0.033:-0.033)) + (HOLD (negedge D) (posedge CLK) (-0.039:-0.039:-0.039)) + (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (negedge D) (posedge CLK) (0.113:0.113:0.113)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.265:0.265:0.265)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._730_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.341:0.341:0.341) (0.388:0.388:0.388)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.326:0.326:0.326)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.262:0.262:0.262)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._731_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.398:0.398:0.398) (0.435:0.435:0.435)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.030:-0.031)) + (SETUP (posedge D) (posedge CLK) (0.057:0.057:0.057)) + (SETUP (negedge D) (posedge CLK) (0.102:0.103:0.104)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.261:0.261:0.261)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._732_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.340:0.340:0.340) (0.387:0.387:0.387)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.260:0.260:0.260)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._733_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.361:0.361:0.361) (0.406:0.406:0.406)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.259:0.259:0.259)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._734_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.352:0.352:0.352) (0.397:0.397:0.397)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.341:0.341:0.341)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.321:0.321:0.321)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._735_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.369:0.369:0.369) (0.413:0.413:0.413)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.268:0.268:0.268)) + (WIDTH (negedge RESET_B) (0.264:0.264:0.264)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._736_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.372:0.372:0.372) (0.415:0.415:0.415)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.337:0.337:0.337)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.221:-0.221:-0.221)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.303:0.303:0.303)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._737_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.364:0.364:0.364) (0.409:0.409:0.409)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.222:-0.222:-0.222)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.302:0.302:0.302)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._738_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.340:0.340:0.340) (0.387:0.387:0.387)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.260:0.260:0.260)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._739_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.340:0.340:0.340) (0.387:0.387:0.387)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.337:0.337:0.337)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.222:-0.222:-0.222)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.300:0.300:0.300)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._740_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.341:0.341:0.341) (0.387:0.387:0.387)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.338:0.338:0.338)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.220:-0.220:-0.220)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.305:0.305:0.305)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._741_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.341:0.341:0.341) (0.388:0.388:0.388)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.259:0.259:0.259)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._742_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.340:0.340:0.340) (0.386:0.386:0.386)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.337:0.337:0.337)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.222:-0.222:-0.222)) + (HOLD (posedge D) (posedge CLK) (-0.034:-0.034:-0.034)) + (HOLD (negedge D) (posedge CLK) (-0.025:-0.026:-0.027)) + (SETUP (posedge D) (posedge CLK) (0.063:0.063:0.063)) + (SETUP (negedge D) (posedge CLK) (0.098:0.098:0.099)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.301:0.301:0.301)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._743_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.360:0.360:0.360) (0.405:0.405:0.405)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.337:0.337:0.337)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.222:-0.222:-0.222)) + (HOLD (posedge D) (posedge CLK) (-0.033:-0.033:-0.033)) + (HOLD (negedge D) (posedge CLK) (-0.025:-0.027:-0.028)) + (SETUP (posedge D) (posedge CLK) (0.062:0.062:0.062)) + (SETUP (negedge D) (posedge CLK) (0.098:0.099:0.101)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.301:0.301:0.301)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._744_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.340:0.340:0.340) (0.386:0.386:0.386)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.320:0.320:0.320)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._745_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.340:0.340:0.340) (0.387:0.387:0.387)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.109)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.259:0.259:0.259)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._746_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.339:0.339:0.339) (0.386:0.386:0.386)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.341:0.341:0.341)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.217:-0.217:-0.217)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.263:0.263:0.263)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.323:0.323:0.323)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._747_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.384:0.384:0.384) (0.424:0.424:0.424)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.316:0.316:0.316)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._748_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.365:0.365:0.365) (0.409:0.409:0.409)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.340:0.340:0.340)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.218:-0.218:-0.218)) + (HOLD (posedge D) (posedge CLK) (-0.032:-0.032:-0.032)) + (HOLD (negedge D) (posedge CLK) (-0.038:-0.038:-0.038)) + (SETUP (posedge D) (posedge CLK) (0.061:0.061:0.061)) + (SETUP (negedge D) (posedge CLK) (0.112:0.112:0.112)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.318:0.318:0.318)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._749_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.360:0.360:0.360) (0.405:0.405:0.405)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.339:0.339:0.339)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.219:-0.219:-0.219)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.315:0.315:0.315)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._750_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.338:0.338:0.338) (0.385:0.385:0.385)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.268:0.268:0.268)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._751_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.389:0.389:0.389) (0.429:0.429:0.429)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.233:-0.233:-0.233)) + (HOLD (posedge D) (posedge CLK) (-0.034:-0.036:-0.038)) + (HOLD (negedge D) (posedge CLK) (-0.027:-0.031:-0.035)) + (SETUP (posedge D) (posedge CLK) (0.062:0.065:0.068)) + (SETUP (negedge D) (posedge CLK) (0.100:0.104:0.108)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.260:0.260:0.260)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._752_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.359:0.359:0.359) (0.404:0.404:0.404)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.234:-0.234:-0.234)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.036:-0.036:-0.036)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.259:0.259:0.259)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._753_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.341:0.341:0.341) (0.387:0.387:0.387)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.342:0.342:0.342)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.217:-0.217:-0.217)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.325:0.325:0.325)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._754_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.340:0.340:0.340) (0.386:0.386:0.386)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.342:0.342:0.342)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.217:-0.217:-0.217)) + (HOLD (posedge D) (posedge CLK) (-0.027:-0.027:-0.027)) + (HOLD (negedge D) (posedge CLK) (-0.029:-0.029:-0.029)) + (SETUP (posedge D) (posedge CLK) (0.055:0.055:0.055)) + (SETUP (negedge D) (posedge CLK) (0.102:0.102:0.102)) + (WIDTH (posedge CLK) (0.265:0.265:0.265)) + (WIDTH (negedge CLK) (0.269:0.269:0.269)) + (WIDTH (negedge RESET_B) (0.326:0.326:0.326)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._755_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.389:0.389:0.389) (0.428:0.428:0.428)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.269:0.269:0.269)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._756_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.355:0.355:0.355) (0.401:0.401:0.401)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.060:0.060:0.060)) + (SETUP (negedge D) (posedge CLK) (0.111:0.111:0.111)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.271:0.271:0.271)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._757_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.360:0.360:0.360) (0.405:0.405:0.405)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.328:0.328:0.328)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.231:-0.231:-0.231)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.271:0.271:0.271)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dfrtp_2") + (INSTANCE mprj2._758_) + (DELAY + (ABSOLUTE + (IOPATH CLK Q (0.338:0.338:0.338) (0.385:0.385:0.385)) + (IOPATH RESET_B Q () (0.000:0.000:0.000)) + ) + ) + (TIMINGCHECK + (REMOVAL (posedge RESET_B) (posedge CLK) (0.327:0.327:0.327)) + (RECOVERY (posedge RESET_B) (posedge CLK) (-0.232:-0.232:-0.232)) + (HOLD (posedge D) (posedge CLK) (-0.031:-0.031:-0.031)) + (HOLD (negedge D) (posedge CLK) (-0.037:-0.037:-0.037)) + (SETUP (posedge D) (posedge CLK) (0.059:0.059:0.059)) + (SETUP (negedge D) (posedge CLK) (0.110:0.110:0.110)) + (WIDTH (posedge CLK) (0.262:0.262:0.262)) + (WIDTH (negedge CLK) (0.267:0.267:0.267)) + (WIDTH (negedge RESET_B) (0.270:0.270:0.270)) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_16") + (INSTANCE mprj2.clkbuf_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.513:0.513:0.513) (0.624:0.624:0.624)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_0_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.188:0.188:0.188) (0.182:0.182:0.182)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_1_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.190:0.190:0.190) (0.183:0.183:0.183)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_2_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.189:0.189:0.189) (0.182:0.182:0.182)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_3_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.190:0.190:0.190) (0.183:0.183:0.183)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_4_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.190:0.190:0.190) (0.183:0.183:0.183)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_5_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.192:0.192:0.192) (0.184:0.184:0.184)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_6_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.191:0.191:0.191) (0.184:0.184:0.184)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkbuf_3_7_0_wb_clk_i) + (DELAY + (ABSOLUTE + (IOPATH A X (0.190:0.190:0.190) (0.183:0.183:0.183)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload0) + (DELAY + (ABSOLUTE + (IOPATH A X (0.110:0.110:0.110) (0.121:0.121:0.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload1) + (DELAY + (ABSOLUTE + (IOPATH A X (0.111:0.111:0.111) (0.121:0.121:0.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload2) + (DELAY + (ABSOLUTE + (IOPATH A X (0.111:0.111:0.111) (0.121:0.121:0.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload3) + (DELAY + (ABSOLUTE + (IOPATH A X (0.111:0.111:0.111) (0.121:0.121:0.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload4) + (DELAY + (ABSOLUTE + (IOPATH A X (0.111:0.111:0.111) (0.121:0.121:0.121)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkbuf_8") + (INSTANCE mprj2.clkload5) + (DELAY + (ABSOLUTE + (IOPATH A X (0.112:0.112:0.112) (0.122:0.122:0.122)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout15) + (DELAY + (ABSOLUTE + (IOPATH A X (0.579:0.579:0.579) (0.491:0.491:0.491)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout17) + (DELAY + (ABSOLUTE + (IOPATH A X (0.641:0.641:0.641) (0.523:0.523:0.523)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout19) + (DELAY + (ABSOLUTE + (IOPATH A X (0.418:0.418:0.418) (0.389:0.389:0.389)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout21) + (DELAY + (ABSOLUTE + (IOPATH A X (0.720:0.720:0.720) (0.624:0.624:0.624)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout23) + (DELAY + (ABSOLUTE + (IOPATH A X (0.583:0.583:0.583) (0.484:0.484:0.484)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.fanout25) + (DELAY + (ABSOLUTE + (IOPATH A X (0.640:0.640:0.640) (0.550:0.550:0.550)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold100) + (DELAY + (ABSOLUTE + (IOPATH A X (0.538:0.542:0.545) (0.539:0.545:0.551)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold101) + (DELAY + (ABSOLUTE + (IOPATH A X (0.615:0.615:0.615) (0.607:0.607:0.607)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold102) + (DELAY + (ABSOLUTE + (IOPATH A X (0.536:0.539:0.543) (0.537:0.541:0.545)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold103) + (DELAY + (ABSOLUTE + (IOPATH A X (0.585:0.585:0.585) (0.585:0.585:0.585)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold104) + (DELAY + (ABSOLUTE + (IOPATH A X (0.561:0.562:0.564) (0.559:0.562:0.566)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold105) + (DELAY + (ABSOLUTE + (IOPATH A X (0.613:0.613:0.613) (0.606:0.606:0.606)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold106) + (DELAY + (ABSOLUTE + (IOPATH A X (0.557:0.557:0.557) (0.552:0.554:0.556)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold107) + (DELAY + (ABSOLUTE + (IOPATH A X (0.540:0.540:0.540) (0.538:0.539:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold108) + (DELAY + (ABSOLUTE + (IOPATH A X (0.681:0.681:0.681) (0.648:0.648:0.648)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold109) + (DELAY + (ABSOLUTE + (IOPATH A X (0.531:0.540:0.550) (0.541:0.546:0.551)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold110) + (DELAY + (ABSOLUTE + (IOPATH A X (0.662:0.662:0.662) (0.636:0.636:0.636)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold111) + (DELAY + (ABSOLUTE + (IOPATH A X (0.538:0.542:0.545) (0.539:0.544:0.548)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold112) + (DELAY + (ABSOLUTE + (IOPATH A X (0.626:0.626:0.626) (0.615:0.615:0.615)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold113) + (DELAY + (ABSOLUTE + (IOPATH A X (0.555:0.561:0.566) (0.543:0.551:0.559)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold114) + (DELAY + (ABSOLUTE + (IOPATH A X (0.621:0.621:0.621) (0.611:0.611:0.611)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold115) + (DELAY + (ABSOLUTE + (IOPATH A X (0.561:0.561:0.562) (0.555:0.558:0.561)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold116) + (DELAY + (ABSOLUTE + (IOPATH A X (0.539:0.539:0.539) (0.540:0.542:0.544)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold117) + (DELAY + (ABSOLUTE + (IOPATH A X (0.680:0.680:0.680) (0.648:0.648:0.648)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold118) + (DELAY + (ABSOLUTE + (IOPATH A X (0.540:0.544:0.547) (0.540:0.545:0.550)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold119) + (DELAY + (ABSOLUTE + (IOPATH A X (0.586:0.586:0.586) (0.587:0.587:0.587)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold120) + (DELAY + (ABSOLUTE + (IOPATH A X (0.537:0.539:0.541) (0.537:0.541:0.545)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold121) + (DELAY + (ABSOLUTE + (IOPATH A X (0.596:0.596:0.596) (0.593:0.593:0.593)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold122) + (DELAY + (ABSOLUTE + (IOPATH A X (0.580:0.580:0.581) (0.572:0.573:0.574)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold123) + (DELAY + (ABSOLUTE + (IOPATH A X (0.534:0.535:0.535) (0.534:0.535:0.537)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold124) + (DELAY + (ABSOLUTE + (IOPATH A X (0.644:0.644:0.644) (0.627:0.627:0.627)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold125) + (DELAY + (ABSOLUTE + (IOPATH A X (0.537:0.540:0.543) (0.537:0.541:0.544)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold126) + (DELAY + (ABSOLUTE + (IOPATH A X (0.618:0.618:0.618) (0.609:0.609:0.609)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold127) + (DELAY + (ABSOLUTE + (IOPATH A X (0.600:0.600:0.600) (0.595:0.595:0.595)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold128) + (DELAY + (ABSOLUTE + (IOPATH A X (0.560:0.561:0.563) (0.558:0.562:0.565)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold129) + (DELAY + (ABSOLUTE + (IOPATH A X (0.605:0.605:0.605) (0.600:0.600:0.600)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold130) + (DELAY + (ABSOLUTE + (IOPATH A X (0.538:0.540:0.541) (0.537:0.537:0.538)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold131) + (DELAY + (ABSOLUTE + (IOPATH A X (0.682:0.682:0.682) (0.650:0.650:0.650)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold132) + (DELAY + (ABSOLUTE + (IOPATH A X (0.537:0.540:0.543) (0.538:0.543:0.548)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold133) + (DELAY + (ABSOLUTE + (IOPATH A X (0.644:0.644:0.644) (0.626:0.626:0.626)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold134) + (DELAY + (ABSOLUTE + (IOPATH A X (0.538:0.542:0.545) (0.539:0.543:0.547)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold135) + (DELAY + (ABSOLUTE + (IOPATH A X (0.605:0.605:0.605) (0.601:0.601:0.601)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold136) + (DELAY + (ABSOLUTE + (IOPATH A X (0.537:0.539:0.541) (0.538:0.539:0.540)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold137) + (DELAY + (ABSOLUTE + (IOPATH A X (0.593:0.593:0.593) (0.592:0.592:0.592)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold138) + (DELAY + (ABSOLUTE + (IOPATH A X (0.537:0.538:0.538) (0.537:0.538:0.540)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold139) + (DELAY + (ABSOLUTE + (IOPATH A X (0.598:0.598:0.598) (0.596:0.596:0.596)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold140) + (DELAY + (ABSOLUTE + (IOPATH A X (0.528:0.528:0.528) (0.541:0.542:0.542)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold141) + (DELAY + (ABSOLUTE + (IOPATH A X (0.644:0.644:0.644) (0.626:0.626:0.626)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold142) + (DELAY + (ABSOLUTE + (IOPATH A X (0.624:0.624:0.624) (0.613:0.613:0.613)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold143) + (DELAY + (ABSOLUTE + (IOPATH A X (0.544:0.548:0.551) (0.543:0.547:0.551)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold144) + (DELAY + (ABSOLUTE + (IOPATH A X (0.659:0.659:0.659) (0.636:0.636:0.636)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold145) + (DELAY + (ABSOLUTE + (IOPATH A X (0.535:0.538:0.542) (0.537:0.541:0.546)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold146) + (DELAY + (ABSOLUTE + (IOPATH A X (0.601:0.601:0.601) (0.597:0.597:0.597)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold147) + (DELAY + (ABSOLUTE + (IOPATH A X (0.562:0.563:0.565) (0.560:0.564:0.567)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold148) + (DELAY + (ABSOLUTE + (IOPATH A X (0.580:0.580:0.580) (0.583:0.583:0.583)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold149) + (DELAY + (ABSOLUTE + (IOPATH A X (0.550:0.553:0.557) (0.538:0.541:0.543)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold150) + (DELAY + (ABSOLUTE + (IOPATH A X (0.625:0.625:0.625) (0.622:0.622:0.622)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold151) + (DELAY + (ABSOLUTE + (IOPATH A X (0.530:0.530:0.531) (0.548:0.548:0.548)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold152) + (DELAY + (ABSOLUTE + (IOPATH A X (0.583:0.583:0.583) (0.586:0.586:0.586)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold153) + (DELAY + (ABSOLUTE + (IOPATH A X (0.527:0.527:0.528) (0.535:0.537:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold154) + (DELAY + (ABSOLUTE + (IOPATH A X (0.579:0.579:0.579) (0.582:0.582:0.582)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold155) + (DELAY + (ABSOLUTE + (IOPATH A X (0.546:0.547:0.549) (0.542:0.544:0.545)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold156) + (DELAY + (ABSOLUTE + (IOPATH A X (0.601:0.601:0.601) (0.600:0.600:0.600)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold157) + (DELAY + (ABSOLUTE + (IOPATH A X (0.526:0.526:0.527) (0.536:0.538:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold158) + (DELAY + (ABSOLUTE + (IOPATH A X (0.614:0.614:0.614) (0.606:0.606:0.606)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold159) + (DELAY + (ABSOLUTE + (IOPATH A X (0.547:0.557:0.566) (0.554:0.556:0.559)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold160) + (DELAY + (ABSOLUTE + (IOPATH A X (0.539:0.540:0.540) (0.540:0.540:0.541)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold161) + (DELAY + (ABSOLUTE + (IOPATH A X (0.606:0.606:0.606) (0.602:0.602:0.602)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold162) + (DELAY + (ABSOLUTE + (IOPATH A X (0.530:0.530:0.530) (0.536:0.539:0.542)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold163) + (DELAY + (ABSOLUTE + (IOPATH A X (0.564:0.564:0.564) (0.569:0.569:0.569)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold164) + (DELAY + (ABSOLUTE + (IOPATH A X (0.526:0.526:0.526) (0.539:0.539:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold165) + (DELAY + (ABSOLUTE + (IOPATH A X (0.573:0.573:0.573) (0.576:0.576:0.576)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold166) + (DELAY + (ABSOLUTE + (IOPATH A X (0.572:0.572:0.572) (0.576:0.576:0.576)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold167) + (DELAY + (ABSOLUTE + (IOPATH A X (0.524:0.525:0.526) (0.536:0.536:0.537)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold168) + (DELAY + (ABSOLUTE + (IOPATH A X (0.526:0.527:0.527) (0.539:0.539:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold169) + (DELAY + (ABSOLUTE + (IOPATH A X (0.602:0.602:0.602) (0.598:0.598:0.598)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold170) + (DELAY + (ABSOLUTE + (IOPATH A X (0.566:0.566:0.566) (0.571:0.571:0.571)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold171) + (DELAY + (ABSOLUTE + (IOPATH A X (0.531:0.532:0.533) (0.542:0.543:0.544)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold172) + (DELAY + (ABSOLUTE + (IOPATH A X (0.582:0.582:0.582) (0.585:0.585:0.585)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold173) + (DELAY + (ABSOLUTE + (IOPATH A X (0.526:0.526:0.526) (0.538:0.538:0.538)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold174) + (DELAY + (ABSOLUTE + (IOPATH A X (0.641:0.641:0.641) (0.624:0.624:0.624)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold175) + (DELAY + (ABSOLUTE + (IOPATH A X (0.530:0.539:0.548) (0.541:0.543:0.545)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold176) + (DELAY + (ABSOLUTE + (IOPATH A X (0.617:0.617:0.617) (0.607:0.607:0.607)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold177) + (DELAY + (ABSOLUTE + (IOPATH A X (0.613:0.613:0.613) (0.606:0.606:0.606)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold178) + (DELAY + (ABSOLUTE + (IOPATH A X (0.525:0.525:0.526) (0.537:0.537:0.538)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold179) + (DELAY + (ABSOLUTE + (IOPATH A X (0.530:0.531:0.531) (0.540:0.541:0.542)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold180) + (DELAY + (ABSOLUTE + (IOPATH A X (0.593:0.593:0.593) (0.592:0.592:0.592)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold181) + (DELAY + (ABSOLUTE + (IOPATH A X (0.608:0.608:0.608) (0.603:0.603:0.603)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold182) + (DELAY + (ABSOLUTE + (IOPATH A X (0.535:0.536:0.537) (0.544:0.547:0.550)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold183) + (DELAY + (ABSOLUTE + (IOPATH A X (0.534:0.534:0.534) (0.543:0.544:0.544)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold184) + (DELAY + (ABSOLUTE + (IOPATH A X (0.625:0.625:0.625) (0.613:0.613:0.613)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold185) + (DELAY + (ABSOLUTE + (IOPATH A X (0.539:0.539:0.540) (0.539:0.541:0.543)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold186) + (DELAY + (ABSOLUTE + (IOPATH A X (0.594:0.594:0.594) (0.594:0.594:0.594)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold187) + (DELAY + (ABSOLUTE + (IOPATH A X (0.524:0.524:0.524) (0.545:0.545:0.545)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold188) + (DELAY + (ABSOLUTE + (IOPATH A X (0.536:0.536:0.536) (0.545:0.546:0.547)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold189) + (DELAY + (ABSOLUTE + (IOPATH A X (0.601:0.601:0.601) (0.598:0.598:0.598)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold190) + (DELAY + (ABSOLUTE + (IOPATH A X (0.596:0.596:0.596) (0.595:0.595:0.595)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold191) + (DELAY + (ABSOLUTE + (IOPATH A X (0.532:0.532:0.532) (0.541:0.542:0.542)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold192) + (DELAY + (ABSOLUTE + (IOPATH A X (0.605:0.605:0.605) (0.599:0.599:0.599)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold193) + (DELAY + (ABSOLUTE + (IOPATH A X (0.610:0.610:0.610) (0.606:0.606:0.606)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold194) + (DELAY + (ABSOLUTE + (IOPATH A X (0.526:0.526:0.526) (0.538:0.538:0.538)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold195) + (DELAY + (ABSOLUTE + (IOPATH A X (0.529:0.529:0.529) (0.536:0.537:0.538)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold196) + (DELAY + (ABSOLUTE + (IOPATH A X (0.563:0.563:0.563) (0.569:0.569:0.569)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold27) + (DELAY + (ABSOLUTE + (IOPATH A X (0.650:0.650:0.650) (0.628:0.628:0.628)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold28) + (DELAY + (ABSOLUTE + (IOPATH A X (0.534:0.535:0.535) (0.535:0.539:0.543)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold29) + (DELAY + (ABSOLUTE + (IOPATH A X (0.602:0.602:0.602) (0.597:0.597:0.597)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold30) + (DELAY + (ABSOLUTE + (IOPATH A X (0.534:0.538:0.541) (0.536:0.539:0.541)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold31) + (DELAY + (ABSOLUTE + (IOPATH A X (0.601:0.601:0.601) (0.595:0.595:0.595)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold32) + (DELAY + (ABSOLUTE + (IOPATH A X (0.536:0.539:0.542) (0.536:0.539:0.542)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold33) + (DELAY + (ABSOLUTE + (IOPATH A X (0.632:0.632:0.632) (0.616:0.616:0.616)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold34) + (DELAY + (ABSOLUTE + (IOPATH A X (0.540:0.542:0.544) (0.541:0.545:0.549)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold35) + (DELAY + (ABSOLUTE + (IOPATH A X (0.609:0.609:0.609) (0.602:0.602:0.602)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold36) + (DELAY + (ABSOLUTE + (IOPATH A X (0.527:0.537:0.547) (0.538:0.541:0.544)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold37) + (DELAY + (ABSOLUTE + (IOPATH A X (0.621:0.621:0.621) (0.609:0.609:0.609)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold38) + (DELAY + (ABSOLUTE + (IOPATH A X (0.531:0.540:0.549) (0.540:0.544:0.548)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold39) + (DELAY + (ABSOLUTE + (IOPATH A X (0.624:0.624:0.624) (0.611:0.611:0.611)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold40) + (DELAY + (ABSOLUTE + (IOPATH A X (0.536:0.539:0.542) (0.537:0.540:0.544)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold41) + (DELAY + (ABSOLUTE + (IOPATH A X (0.618:0.618:0.618) (0.608:0.608:0.608)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold42) + (DELAY + (ABSOLUTE + (IOPATH A X (0.536:0.540:0.543) (0.537:0.540:0.543)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold43) + (DELAY + (ABSOLUTE + (IOPATH A X (0.620:0.620:0.620) (0.608:0.608:0.608)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold44) + (DELAY + (ABSOLUTE + (IOPATH A X (0.538:0.541:0.544) (0.539:0.545:0.551)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold45) + (DELAY + (ABSOLUTE + (IOPATH A X (0.607:0.607:0.607) (0.600:0.600:0.600)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold46) + (DELAY + (ABSOLUTE + (IOPATH A X (0.536:0.539:0.542) (0.537:0.540:0.543)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold47) + (DELAY + (ABSOLUTE + (IOPATH A X (0.634:0.634:0.634) (0.618:0.618:0.618)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold48) + (DELAY + (ABSOLUTE + (IOPATH A X (0.530:0.540:0.549) (0.541:0.544:0.548)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold49) + (DELAY + (ABSOLUTE + (IOPATH A X (0.635:0.635:0.635) (0.618:0.618:0.618)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold50) + (DELAY + (ABSOLUTE + (IOPATH A X (0.528:0.537:0.547) (0.538:0.542:0.546)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold51) + (DELAY + (ABSOLUTE + (IOPATH A X (0.639:0.639:0.639) (0.621:0.621:0.621)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold52) + (DELAY + (ABSOLUTE + (IOPATH A X (0.535:0.538:0.542) (0.536:0.540:0.544)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold53) + (DELAY + (ABSOLUTE + (IOPATH A X (0.645:0.645:0.645) (0.625:0.625:0.625)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold54) + (DELAY + (ABSOLUTE + (IOPATH A X (0.538:0.541:0.544) (0.538:0.542:0.546)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold55) + (DELAY + (ABSOLUTE + (IOPATH A X (0.641:0.641:0.641) (0.622:0.622:0.622)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold56) + (DELAY + (ABSOLUTE + (IOPATH A X (0.540:0.543:0.546) (0.540:0.544:0.548)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold57) + (DELAY + (ABSOLUTE + (IOPATH A X (0.646:0.646:0.646) (0.626:0.626:0.626)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold58) + (DELAY + (ABSOLUTE + (IOPATH A X (0.543:0.547:0.550) (0.543:0.548:0.552)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold59) + (DELAY + (ABSOLUTE + (IOPATH A X (0.644:0.644:0.644) (0.624:0.624:0.624)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold60) + (DELAY + (ABSOLUTE + (IOPATH A X (0.537:0.547:0.556) (0.547:0.551:0.555)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold61) + (DELAY + (ABSOLUTE + (IOPATH A X (0.578:0.578:0.578) (0.581:0.581:0.581)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold62) + (DELAY + (ABSOLUTE + (IOPATH A X (0.527:0.528:0.528) (0.537:0.539:0.541)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold63) + (DELAY + (ABSOLUTE + (IOPATH A X (0.629:0.629:0.629) (0.615:0.615:0.615)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold64) + (DELAY + (ABSOLUTE + (IOPATH A X (0.537:0.540:0.543) (0.538:0.541:0.545)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold65) + (DELAY + (ABSOLUTE + (IOPATH A X (0.640:0.640:0.640) (0.623:0.623:0.623)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold66) + (DELAY + (ABSOLUTE + (IOPATH A X (0.532:0.542:0.551) (0.542:0.546:0.550)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold67) + (DELAY + (ABSOLUTE + (IOPATH A X (0.569:0.569:0.569) (0.574:0.574:0.574)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold68) + (DELAY + (ABSOLUTE + (IOPATH A X (0.558:0.558:0.558) (0.552:0.552:0.553)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold69) + (DELAY + (ABSOLUTE + (IOPATH A X (0.540:0.540:0.540) (0.537:0.540:0.543)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold70) + (DELAY + (ABSOLUTE + (IOPATH A X (0.655:0.655:0.655) (0.631:0.631:0.631)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold71) + (DELAY + (ABSOLUTE + (IOPATH A X (0.535:0.538:0.541) (0.536:0.541:0.545)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold72) + (DELAY + (ABSOLUTE + (IOPATH A X (0.594:0.594:0.594) (0.592:0.592:0.592)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold73) + (DELAY + (ABSOLUTE + (IOPATH A X (0.565:0.567:0.568) (0.560:0.562:0.563)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold74) + (DELAY + (ABSOLUTE + (IOPATH A X (0.537:0.537:0.537) (0.537:0.538:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold75) + (DELAY + (ABSOLUTE + (IOPATH A X (0.665:0.665:0.665) (0.639:0.639:0.639)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold76) + (DELAY + (ABSOLUTE + (IOPATH A X (0.528:0.537:0.546) (0.537:0.542:0.547)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold77) + (DELAY + (ABSOLUTE + (IOPATH A X (0.649:0.649:0.649) (0.628:0.628:0.628)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold78) + (DELAY + (ABSOLUTE + (IOPATH A X (0.528:0.537:0.546) (0.538:0.542:0.546)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold79) + (DELAY + (ABSOLUTE + (IOPATH A X (0.652:0.652:0.652) (0.630:0.630:0.630)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold80) + (DELAY + (ABSOLUTE + (IOPATH A X (0.528:0.538:0.548) (0.538:0.542:0.547)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold81) + (DELAY + (ABSOLUTE + (IOPATH A X (0.573:0.573:0.573) (0.577:0.577:0.577)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold82) + (DELAY + (ABSOLUTE + (IOPATH A X (0.526:0.527:0.527) (0.535:0.537:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold83) + (DELAY + (ABSOLUTE + (IOPATH A X (0.573:0.573:0.573) (0.577:0.577:0.577)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold84) + (DELAY + (ABSOLUTE + (IOPATH A X (0.527:0.527:0.527) (0.536:0.538:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold85) + (DELAY + (ABSOLUTE + (IOPATH A X (0.575:0.575:0.575) (0.579:0.579:0.579)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold86) + (DELAY + (ABSOLUTE + (IOPATH A X (0.525:0.526:0.526) (0.534:0.536:0.538)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold87) + (DELAY + (ABSOLUTE + (IOPATH A X (0.658:0.658:0.658) (0.632:0.632:0.632)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold88) + (DELAY + (ABSOLUTE + (IOPATH A X (0.537:0.540:0.543) (0.538:0.544:0.549)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold89) + (DELAY + (ABSOLUTE + (IOPATH A X (0.612:0.612:0.612) (0.605:0.605:0.605)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold90) + (DELAY + (ABSOLUTE + (IOPATH A X (0.558:0.558:0.558) (0.551:0.554:0.557)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold91) + (DELAY + (ABSOLUTE + (IOPATH A X (0.536:0.536:0.536) (0.535:0.535:0.536)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold92) + (DELAY + (ABSOLUTE + (IOPATH A X (0.572:0.572:0.572) (0.576:0.576:0.576)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold93) + (DELAY + (ABSOLUTE + (IOPATH A X (0.527:0.527:0.527) (0.535:0.537:0.539)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold94) + (DELAY + (ABSOLUTE + (IOPATH A X (0.575:0.575:0.575) (0.579:0.579:0.579)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold95) + (DELAY + (ABSOLUTE + (IOPATH A X (0.526:0.526:0.526) (0.535:0.537:0.538)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold96) + (DELAY + (ABSOLUTE + (IOPATH A X (0.602:0.602:0.602) (0.597:0.597:0.597)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold97) + (DELAY + (ABSOLUTE + (IOPATH A X (0.558:0.558:0.558) (0.554:0.555:0.557)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold98) + (DELAY + (ABSOLUTE + (IOPATH A X (0.540:0.540:0.540) (0.540:0.541:0.541)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1") + (INSTANCE mprj2.hold99) + (DELAY + (ABSOLUTE + (IOPATH A X (0.674:0.674:0.674) (0.644:0.644:0.644)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_2") + (INSTANCE mprj2.input1) + (DELAY + (ABSOLUTE + (IOPATH A X (0.678:0.678:0.678) (0.550:0.550:0.550)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew16) + (DELAY + (ABSOLUTE + (IOPATH A X (0.303:0.303:0.303) (0.315:0.315:0.315)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew22) + (DELAY + (ABSOLUTE + (IOPATH A X (0.304:0.304:0.304) (0.335:0.335:0.335)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.load_slew26) + (DELAY + (ABSOLUTE + (IOPATH A X (0.302:0.302:0.302) (0.307:0.307:0.307)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_6") + (INSTANCE mprj2.max_cap18) + (DELAY + (ABSOLUTE + (IOPATH A X (0.237:0.237:0.237) (0.283:0.283:0.283)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output10) + (DELAY + (ABSOLUTE + (IOPATH A X (0.972:0.972:0.973) (0.824:0.824:0.825)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output11) + (DELAY + (ABSOLUTE + (IOPATH A X (1.440:1.440:1.440) (1.179:1.179:1.179)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output12) + (DELAY + (ABSOLUTE + (IOPATH A X (1.780:1.780:1.780) (1.428:1.428:1.428)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output2) + (DELAY + (ABSOLUTE + (IOPATH A X (3.098:3.098:3.098) (2.246:2.246:2.246)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output3) + (DELAY + (ABSOLUTE + (IOPATH A X (1.966:1.966:1.966) (1.593:1.593:1.593)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output4) + (DELAY + (ABSOLUTE + (IOPATH A X (2.848:2.849:2.850) (2.080:2.080:2.080)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output5) + (DELAY + (ABSOLUTE + (IOPATH A X (2.537:2.538:2.539) (1.909:1.909:1.909)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output6) + (DELAY + (ABSOLUTE + (IOPATH A X (2.069:2.069:2.070) (1.593:1.593:1.593)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output7) + (DELAY + (ABSOLUTE + (IOPATH A X (1.595:1.595:1.596) (1.269:1.269:1.269)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output8) + (DELAY + (ABSOLUTE + (IOPATH A X (1.333:1.333:1.333) (1.095:1.095:1.095)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__clkdlybuf4s25_1") + (INSTANCE mprj2.output9) + (DELAY + (ABSOLUTE + (IOPATH A X (0.734:0.734:0.734) (0.622:0.622:0.623)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_8") + (INSTANCE mprj2.wire13) + (DELAY + (ABSOLUTE + (IOPATH A X (0.233:0.235:0.237) (0.261:0.262:0.262)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_12") + (INSTANCE mprj2.wire14) + (DELAY + (ABSOLUTE + (IOPATH A X (0.203:0.203:0.203) (0.203:0.203:0.204)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.wire20) + (DELAY + (ABSOLUTE + (IOPATH A X (0.252:0.252:0.252) (0.220:0.220:0.220)) + ) + ) + ) + (CELL + (CELLTYPE "sky130_fd_sc_hd__buf_4") + (INSTANCE mprj2.wire24) + (DELAY + (ABSOLUTE + (IOPATH A X (0.300:0.300:0.300) (0.312:0.312:0.312)) + ) + ) + ) ) diff --git a/spef/multicorner/openframe_project_wrapper.max.spef b/spef/multicorner/openframe_project_wrapper.max.spef index a605117..2305af4 100644 --- a/spef/multicorner/openframe_project_wrapper.max.spef +++ b/spef/multicorner/openframe_project_wrapper.max.spef @@ -1,6 +1,6 @@ *SPEF "ieee 1481-1999" *DESIGN "openframe_project_wrapper" -*DATE "11:25:16 Thursday September 24, 2026" +*DATE "10:41:22 Thursday September 24, 2026" *VENDOR "The OpenROAD Project" *PROGRAM "OpenROAD" *VERSION "dcf36133a369abc8f3c5e5738cd4d82e4903c0e0" @@ -151,124 +151,124 @@ *135 gpio_loopback_one[10] *136 gpio_loopback_one[11] *137 gpio_loopback_one[12] -*138 gpio_loopback_one[2] -*139 gpio_loopback_one[3] -*140 gpio_loopback_one[4] -*141 gpio_loopback_one[5] -*142 gpio_loopback_one[6] -*143 gpio_loopback_one[7] -*144 gpio_loopback_one[8] -*145 gpio_loopback_one[9] -*146 gpio_in[0] -*147 gpio_in[10] -*148 gpio_in[11] -*149 gpio_in[12] -*150 gpio_in[13] -*151 gpio_in[14] -*152 gpio_in[15] -*153 gpio_in[16] -*154 gpio_in[17] -*155 gpio_in[18] -*156 gpio_in[19] -*157 gpio_in[1] -*158 gpio_in[20] -*159 gpio_in[21] -*160 gpio_in[22] -*161 gpio_in[23] -*162 gpio_in[24] -*163 gpio_in[25] -*164 gpio_in[26] -*165 gpio_in[27] -*166 gpio_in[28] -*167 gpio_in[29] -*168 gpio_in[2] -*169 gpio_in[30] -*170 gpio_in[31] -*171 gpio_in[32] -*172 gpio_in[33] -*173 gpio_in[34] -*174 gpio_in[35] -*175 gpio_in[36] -*176 gpio_in[37] -*177 gpio_in[38] -*178 gpio_in[39] -*179 gpio_in[3] -*180 gpio_in[40] -*181 gpio_in[41] -*182 gpio_in[42] -*183 gpio_in[43] -*184 gpio_in[4] -*185 gpio_in[5] -*186 gpio_in[6] -*187 gpio_in[7] -*188 gpio_in[8] -*189 gpio_in[9] -*190 gpio_in_h[0] -*191 gpio_in_h[10] -*192 gpio_in_h[11] -*193 gpio_in_h[12] -*194 gpio_in_h[13] -*195 gpio_in_h[14] -*196 gpio_in_h[15] -*197 gpio_in_h[16] -*198 gpio_in_h[17] -*199 gpio_in_h[18] -*200 gpio_in_h[19] -*201 gpio_in_h[1] -*202 gpio_in_h[20] -*203 gpio_in_h[21] -*204 gpio_in_h[22] -*205 gpio_in_h[23] -*206 gpio_in_h[24] -*207 gpio_in_h[25] -*208 gpio_in_h[26] -*209 gpio_in_h[27] -*210 gpio_in_h[28] -*211 gpio_in_h[29] -*212 gpio_in_h[2] -*213 gpio_in_h[30] -*214 gpio_in_h[31] -*215 gpio_in_h[32] -*216 gpio_in_h[33] -*217 gpio_in_h[34] -*218 gpio_in_h[35] -*219 gpio_in_h[36] -*220 gpio_in_h[37] -*221 gpio_in_h[38] -*222 gpio_in_h[39] -*223 gpio_in_h[3] -*224 gpio_in_h[40] -*225 gpio_in_h[41] -*226 gpio_in_h[42] -*227 gpio_in_h[43] -*228 gpio_in_h[4] -*229 gpio_in_h[5] -*230 gpio_in_h[6] -*231 gpio_in_h[7] -*232 gpio_in_h[8] -*233 gpio_in_h[9] -*234 gpio_loopback_one[13] -*235 gpio_loopback_one[14] -*236 gpio_loopback_one[15] -*237 gpio_loopback_one[16] -*238 gpio_loopback_one[17] -*239 gpio_loopback_one[18] -*240 gpio_loopback_one[19] -*241 gpio_loopback_one[20] -*242 gpio_loopback_one[21] -*243 gpio_loopback_one[22] -*244 gpio_loopback_one[23] -*245 gpio_loopback_one[24] -*246 gpio_loopback_one[25] -*247 gpio_loopback_one[26] -*248 gpio_loopback_one[27] -*249 gpio_loopback_one[28] -*250 gpio_loopback_one[29] -*251 gpio_loopback_one[30] -*252 gpio_loopback_one[31] -*253 gpio_loopback_one[32] -*254 gpio_loopback_one[33] -*255 gpio_loopback_one[34] +*138 gpio_loopback_one[24] +*139 gpio_loopback_one[25] +*140 gpio_loopback_one[26] +*141 gpio_loopback_one[27] +*142 gpio_loopback_one[28] +*143 gpio_loopback_one[29] +*144 gpio_loopback_one[2] +*145 gpio_loopback_one[30] +*146 gpio_loopback_one[31] +*147 gpio_loopback_one[32] +*148 gpio_loopback_one[33] +*149 gpio_loopback_one[34] +*150 gpio_loopback_one[3] +*151 gpio_loopback_one[4] +*152 gpio_loopback_one[5] +*153 gpio_loopback_one[6] +*154 gpio_loopback_one[7] +*155 gpio_loopback_one[8] +*156 gpio_loopback_one[9] +*157 gpio_in[0] +*158 gpio_in[10] +*159 gpio_in[11] +*160 gpio_in[12] +*161 gpio_in[13] +*162 gpio_in[14] +*163 gpio_in[15] +*164 gpio_in[16] +*165 gpio_in[17] +*166 gpio_in[18] +*167 gpio_in[19] +*168 gpio_in[1] +*169 gpio_in[20] +*170 gpio_in[21] +*171 gpio_in[22] +*172 gpio_in[23] +*173 gpio_in[24] +*174 gpio_in[25] +*175 gpio_in[26] +*176 gpio_in[27] +*177 gpio_in[28] +*178 gpio_in[29] +*179 gpio_in[2] +*180 gpio_in[30] +*181 gpio_in[31] +*182 gpio_in[32] +*183 gpio_in[33] +*184 gpio_in[34] +*185 gpio_in[35] +*186 gpio_in[36] +*187 gpio_in[37] +*188 gpio_in[38] +*189 gpio_in[39] +*190 gpio_in[3] +*191 gpio_in[40] +*192 gpio_in[41] +*193 gpio_in[42] +*194 gpio_in[43] +*195 gpio_in[4] +*196 gpio_in[5] +*197 gpio_in[6] +*198 gpio_in[7] +*199 gpio_in[8] +*200 gpio_in[9] +*201 gpio_in_h[0] +*202 gpio_in_h[10] +*203 gpio_in_h[11] +*204 gpio_in_h[12] +*205 gpio_in_h[13] +*206 gpio_in_h[14] +*207 gpio_in_h[15] +*208 gpio_in_h[16] +*209 gpio_in_h[17] +*210 gpio_in_h[18] +*211 gpio_in_h[19] +*212 gpio_in_h[1] +*213 gpio_in_h[20] +*214 gpio_in_h[21] +*215 gpio_in_h[22] +*216 gpio_in_h[23] +*217 gpio_in_h[24] +*218 gpio_in_h[25] +*219 gpio_in_h[26] +*220 gpio_in_h[27] +*221 gpio_in_h[28] +*222 gpio_in_h[29] +*223 gpio_in_h[2] +*224 gpio_in_h[30] +*225 gpio_in_h[31] +*226 gpio_in_h[32] +*227 gpio_in_h[33] +*228 gpio_in_h[34] +*229 gpio_in_h[35] +*230 gpio_in_h[36] +*231 gpio_in_h[37] +*232 gpio_in_h[38] +*233 gpio_in_h[39] +*234 gpio_in_h[3] +*235 gpio_in_h[40] +*236 gpio_in_h[41] +*237 gpio_in_h[42] +*238 gpio_in_h[43] +*239 gpio_in_h[4] +*240 gpio_in_h[5] +*241 gpio_in_h[6] +*242 gpio_in_h[7] +*243 gpio_in_h[8] +*244 gpio_in_h[9] +*245 gpio_loopback_one[13] +*246 gpio_loopback_one[14] +*247 gpio_loopback_one[15] +*248 gpio_loopback_one[16] +*249 gpio_loopback_one[17] +*250 gpio_loopback_one[18] +*251 gpio_loopback_one[19] +*252 gpio_loopback_one[20] +*253 gpio_loopback_one[21] +*254 gpio_loopback_one[22] +*255 gpio_loopback_one[23] *256 gpio_loopback_one[35] *257 gpio_loopback_one[36] *258 gpio_loopback_one[37] @@ -281,52 +281,64 @@ *265 gpio_out[10] *266 gpio_out[11] *267 gpio_out[12] -*268 gpio_out[2] -*269 gpio_out[3] -*270 gpio_out[4] -*271 gpio_out[5] -*272 gpio_out[6] -*273 gpio_out[7] -*274 gpio_out[8] -*275 gpio_out[9] -*276 mask_rev[0] -*277 mask_rev[10] -*278 mask_rev[11] -*279 mask_rev[12] -*280 mask_rev[13] -*281 mask_rev[14] -*282 mask_rev[15] -*283 mask_rev[16] -*284 mask_rev[17] -*285 mask_rev[18] -*286 mask_rev[19] -*287 mask_rev[1] -*288 mask_rev[20] -*289 mask_rev[21] -*290 mask_rev[22] -*291 mask_rev[23] -*292 mask_rev[24] -*293 mask_rev[25] -*294 mask_rev[26] -*295 mask_rev[27] -*296 mask_rev[28] -*297 mask_rev[29] -*298 mask_rev[2] -*299 mask_rev[30] -*300 mask_rev[31] -*301 mask_rev[3] -*302 mask_rev[4] -*303 mask_rev[5] -*304 mask_rev[6] -*305 mask_rev[7] -*306 mask_rev[8] -*307 mask_rev[9] -*308 por_l -*309 porb_h -*310 porb_l -*311 resetb_h -*312 resetb_l -*313 mprj +*268 gpio_out[24] +*269 gpio_out[25] +*270 gpio_out[26] +*271 gpio_out[27] +*272 gpio_out[28] +*273 gpio_out[29] +*274 gpio_out[2] +*275 gpio_out[30] +*276 gpio_out[31] +*277 gpio_out[32] +*278 gpio_out[33] +*279 gpio_out[34] +*280 gpio_out[3] +*281 gpio_out[4] +*282 gpio_out[5] +*283 gpio_out[6] +*284 gpio_out[7] +*285 gpio_out[8] +*286 gpio_out[9] +*287 mask_rev[0] +*288 mask_rev[10] +*289 mask_rev[11] +*290 mask_rev[12] +*291 mask_rev[13] +*292 mask_rev[14] +*293 mask_rev[15] +*294 mask_rev[16] +*295 mask_rev[17] +*296 mask_rev[18] +*297 mask_rev[19] +*298 mask_rev[1] +*299 mask_rev[20] +*300 mask_rev[21] +*301 mask_rev[22] +*302 mask_rev[23] +*303 mask_rev[24] +*304 mask_rev[25] +*305 mask_rev[26] +*306 mask_rev[27] +*307 mask_rev[28] +*308 mask_rev[29] +*309 mask_rev[2] +*310 mask_rev[30] +*311 mask_rev[31] +*312 mask_rev[3] +*313 mask_rev[4] +*314 mask_rev[5] +*315 mask_rev[6] +*316 mask_rev[7] +*317 mask_rev[8] +*318 mask_rev[9] +*319 por_l +*320 porb_h +*321 porb_l +*322 resetb_h +*323 resetb_l +*324 mprj +*325 mprj2 *PORTS analog_io[0] I @@ -1275,7 +1287,7 @@ resetb_l I 21 *89:13 gpio_ib_mode_sel[0] 0.199733 *END -*D_NET *90 0.0130291 +*D_NET *90 0.01287 *CONN *P gpio_oeb[10] O *P gpio_ib_mode_sel[10] O @@ -1297,7 +1309,7 @@ resetb_l I 7 gpio_dm0[10] 5.19145e-05 8 gpio_slow_sel[10] 0.000791422 9 gpio_analog_en[10] 7.07446e-05 -10 gpio_loopback_zero[10] 0.00110951 +10 gpio_loopback_zero[10] 0.00108353 11 *90:51 0.000919098 12 *90:47 0.000145403 13 *90:45 0.000528717 @@ -1305,7 +1317,7 @@ resetb_l I 15 *90:31 0.00102133 16 *90:27 0.000816002 17 *90:23 0.000393697 -18 *90:13 0.00134645 +18 *90:13 0.00132047 19 gpio_analog_en[10] gpio_dm1[10] 0 20 gpio_analog_pol[10] gpio_inp_dis[10] 1.5186e-05 21 gpio_analog_sel[10] gpio_dm2[10] 1.02521e-05 @@ -1313,19 +1325,18 @@ resetb_l I 23 gpio_slow_sel[10] gpio_dm1[10] 0 24 gpio_slow_sel[10] gpio_out[10] 0.000207907 25 *90:13 *135:23 0.000550537 -26 *90:23 *135:23 0.000107127 -27 *90:31 *135:23 0.000277518 -28 *90:41 gpio_dm2[10] 1.16525e-05 -29 *90:41 gpio_out[10] 0.000137351 -30 *90:41 *135:23 0.000286442 -31 *90:45 gpio_dm1[10] 0.00027289 -32 *90:45 gpio_out[10] 0.00124585 -33 *90:45 *135:23 0 -34 *90:45 *135:29 0.000393165 -35 *90:47 gpio_dm1[10] 0.000288894 -36 *90:47 gpio_out[10] 0.000264272 -37 *90:51 gpio_dm1[10] 0.000288154 -38 *90:51 gpio_out[10] 0.000293408 +26 *90:31 *135:23 0.000277518 +27 *90:41 gpio_dm2[10] 1.16525e-05 +28 *90:41 gpio_out[10] 0.000137351 +29 *90:41 *135:23 0.000286442 +30 *90:45 gpio_dm1[10] 0.00027289 +31 *90:45 gpio_out[10] 0.00124585 +32 *90:45 *135:23 0 +33 *90:45 *135:29 0.000393165 +34 *90:47 gpio_dm1[10] 0.000288894 +35 *90:47 gpio_out[10] 0.000264272 +36 *90:51 gpio_dm1[10] 0.000288154 +37 *90:51 gpio_out[10] 0.000293408 *RES 1 gpio_loopback_zero[10] *90:13 20.2915 2 *90:13 *90:23 1.13867 @@ -1346,7 +1357,7 @@ resetb_l I 17 *90:13 gpio_oeb[10] 0.1568 *END -*D_NET *91 0.0151802 +*D_NET *91 0.0101967 *CONN *P gpio_oeb[11] O *P gpio_ib_mode_sel[11] O @@ -1359,66 +1370,55 @@ resetb_l I *P gpio_slow_sel[11] O *P gpio_loopback_zero[11] I *CAP -1 gpio_oeb[11] 7.17706e-05 -2 gpio_ib_mode_sel[11] 4.04594e-05 -3 gpio_vtrip_sel[11] 8.95386e-05 -4 gpio_holdover[11] 0.00010764 -5 gpio_analog_sel[11] 0.000116841 -6 gpio_analog_pol[11] 8.9247e-05 -7 gpio_dm0[11] 6.29019e-05 -8 gpio_analog_en[11] 0.000113011 -9 gpio_slow_sel[11] 0.000543574 -10 gpio_loopback_zero[11] 0.000927141 -11 *91:23 0.00071757 -12 *91:21 0.000184872 -13 *91:19 0.000459424 -14 *91:17 0.000746006 -15 *91:15 0.000813975 -16 *91:13 0.000601597 -17 *91:11 0.000291852 -18 *91:9 0.00112461 +1 gpio_oeb[11] 3.24618e-05 +2 gpio_ib_mode_sel[11] 1.80579e-05 +3 gpio_vtrip_sel[11] 3.8393e-05 +4 gpio_holdover[11] 3.5202e-05 +5 gpio_analog_sel[11] 3.89629e-05 +6 gpio_analog_pol[11] 2.67582e-05 +7 gpio_dm0[11] 1.80579e-05 +8 gpio_analog_en[11] 3.8393e-05 +9 gpio_slow_sel[11] 0.00077654 +10 gpio_loopback_zero[11] 0.000972381 +11 *91:37 0.000989405 +12 *91:35 0.000367002 +13 *91:31 0.00084654 +14 *91:17 0.00102453 +15 *91:15 0.00095612 +16 *91:13 0.000793529 +17 *91:11 0.000367002 +18 *91:9 0.00117932 19 gpio_analog_en[11] gpio_dm1[11] 0 -20 gpio_analog_pol[11] gpio_inp_dis[11] 4.13233e-05 -21 gpio_analog_sel[11] gpio_dm2[11] 3.93393e-05 -22 gpio_analog_sel[11] *266:15 1.0698e-05 -23 gpio_holdover[11] gpio_dm2[11] 3.93393e-05 -24 gpio_holdover[11] gpio_out[11] 2.16353e-05 -25 gpio_slow_sel[11] gpio_dm1[11] 0.000511395 -26 gpio_slow_sel[11] *266:15 0.0012503 -27 *91:9 *136:9 0.000754708 -28 *91:11 *136:9 0.000264272 -29 *91:13 *136:9 0.000264272 -30 *91:15 *136:9 0.000981582 -31 *91:17 *136:9 0.000279934 -32 *91:17 *136:11 0.000255409 -33 *91:19 gpio_dm1[11] 0.000217656 -34 *91:19 *136:11 0.001035 -35 *91:19 *266:15 0.00103679 -36 *91:21 gpio_dm1[11] 0.000264272 -37 *91:21 *266:15 0.000273004 -38 *91:23 gpio_dm1[11] 0.000264272 -39 *91:23 *266:15 0.000273004 +20 gpio_analog_pol[11] gpio_inp_dis[11] 1.83467e-05 +21 gpio_analog_sel[11] gpio_dm2[11] 1.78301e-05 +22 gpio_holdover[11] gpio_dm2[11] 1.78301e-05 +23 gpio_holdover[11] gpio_out[11] 2.16353e-05 +24 *91:9 *136:9 0.000207907 +25 *91:15 *136:9 0.000207907 +26 *91:31 gpio_dm1[11] 0.000242277 +27 *91:31 gpio_inp_dis[11] 7.3716e-06 +28 *91:31 *136:11 0.000936921 *RES -1 gpio_loopback_zero[11] *91:9 12.0208 -2 *91:9 *91:11 0.657067 -3 *91:11 *91:13 0.657067 -4 *91:13 *91:15 2.28853 -5 *91:15 *91:17 1.25813 -6 *91:17 *91:19 2.8896 -7 *91:19 *91:21 0.657067 -8 *91:21 *91:23 0.657067 -9 *91:23 gpio_slow_sel[11] 11.2611 -10 *91:23 gpio_analog_en[11] 8.37147 -11 *91:21 gpio_dm0[11] 8.37147 -12 *91:19 gpio_analog_pol[11] 8.37147 -13 *91:17 gpio_analog_sel[11] 8.37147 -14 *91:15 gpio_holdover[11] 8.37147 -15 *91:13 gpio_vtrip_sel[11] 8.37147 -16 *91:11 gpio_ib_mode_sel[11] 8.37147 -17 *91:9 gpio_oeb[11] 8.37147 +1 gpio_loopback_zero[11] *91:9 28.2393 +2 *91:9 *91:11 3.48 +3 *91:11 *91:13 3.48 +4 *91:13 *91:15 12.5321 +5 *91:15 *91:17 6.815 +6 *91:17 *91:31 28.2471 +7 *91:31 *91:35 11.48 +8 *91:35 *91:37 3.48 +9 *91:37 gpio_slow_sel[11] 24.0239 +10 *91:37 gpio_analog_en[11] 8.1568 +11 *91:35 gpio_dm0[11] 8.1568 +12 *91:31 gpio_analog_pol[11] 0.1568 +13 *91:17 gpio_analog_sel[11] 8.1568 +14 *91:15 gpio_holdover[11] 8.1568 +15 *91:13 gpio_vtrip_sel[11] 8.1568 +16 *91:11 gpio_ib_mode_sel[11] 8.1568 +17 *91:9 gpio_oeb[11] 8.1568 *END -*D_NET *92 0.014878 +*D_NET *92 0.0125574 *CONN *P gpio_oeb[12] O *P gpio_ib_mode_sel[12] O @@ -1434,42 +1434,36 @@ resetb_l I 1 gpio_oeb[12] 3.34592e-05 2 gpio_ib_mode_sel[12] 2.00528e-05 3 gpio_vtrip_sel[12] 7.91049e-05 -4 gpio_holdover[12] 9.61007e-05 -5 gpio_analog_sel[12] 0.000113218 -6 gpio_analog_pol[12] 8.04996e-05 -7 gpio_dm0[12] 7.67593e-05 -8 gpio_analog_en[12] 0.000134165 -9 gpio_slow_sel[12] 0.00062078 +4 gpio_holdover[12] 7.42986e-05 +5 gpio_analog_sel[12] 9.28684e-05 +6 gpio_analog_pol[12] 7.1875e-05 +7 gpio_dm0[12] 6.55136e-05 +8 gpio_analog_en[12] 0.000122403 +9 gpio_slow_sel[12] 0.000887735 10 gpio_loopback_zero[12] 0.000961021 -11 *92:29 0.000835454 -12 *92:27 0.00019485 -13 *92:25 0.000377076 -14 *92:23 0.000524901 -15 *92:21 0.000625932 -16 *92:19 0.000556208 +11 *92:29 0.00114565 +12 *92:27 0.00028745 +13 *92:25 0.000692632 +14 *92:23 0.000897276 +15 *92:21 0.000725138 +16 *92:19 0.000559831 17 *92:13 0.000294485 18 *92:9 0.00116895 -19 gpio_analog_pol[12] gpio_inp_dis[12] 1.5186e-05 -20 gpio_analog_pol[12] gpio_out[12] 4.72106e-05 -21 gpio_analog_sel[12] gpio_dm2[12] 1.64528e-05 -22 gpio_holdover[12] gpio_dm2[12] 1.57222e-05 -23 gpio_holdover[12] gpio_out[12] 2.37069e-05 +19 gpio_analog_en[12] gpio_dm1[12] 0 +20 gpio_analog_pol[12] gpio_inp_dis[12] 2.05329e-05 +21 gpio_analog_sel[12] gpio_dm2[12] 2.12019e-05 +22 gpio_holdover[12] gpio_dm2[12] 2.04713e-05 +23 gpio_holdover[12] gpio_out[12] 2.45583e-05 24 gpio_slow_sel[12] gpio_dm1[12] 0.000574962 -25 gpio_slow_sel[12] gpio_out[12] 0.00127858 -26 *92:9 *137:9 0.000225234 -27 *92:19 *137:9 0.000247447 -28 *92:21 gpio_out[12] 0.000186795 -29 *92:21 *137:9 0.00100456 -30 *92:23 gpio_out[12] 0.000501784 -31 *92:23 *137:9 0.000272919 -32 *92:23 *137:11 0.000236161 -33 *92:25 gpio_dm1[12] 0.000236161 -34 *92:25 gpio_out[12] 0.0012461 -35 *92:25 *137:11 0.00105425 -36 *92:27 gpio_dm1[12] 0.000223236 -37 *92:27 gpio_out[12] 0.000217983 -38 *92:29 gpio_dm1[12] 0.000223236 -39 *92:29 gpio_out[12] 0.00023734 +25 *92:9 *137:9 0.000225234 +26 *92:19 *137:9 0.000247447 +27 *92:21 *137:9 0.000997268 +28 *92:23 *137:9 0.000272919 +29 *92:23 *137:11 0.000236161 +30 *92:25 gpio_dm1[12] 0.000236161 +31 *92:25 *137:11 0.00105425 +32 *92:27 gpio_dm1[12] 0.000223236 +33 *92:29 gpio_dm1[12] 0.000223236 *RES 1 gpio_loopback_zero[12] *92:9 28.2393 2 *92:9 *92:13 11.48 @@ -1529,7 +1523,7 @@ resetb_l I 22 *93:24 3.43553e-05 23 gpio_analog_pol[13] gpio_inp_dis[13] 2.16353e-05 24 gpio_ib_mode_sel[13] gpio_oeb[13] 1.94175e-05 -25 gpio_ib_mode_sel[13] *234:11 0.000685896 +25 gpio_ib_mode_sel[13] *245:11 0.000685896 26 *93:33 gpio_inp_dis[13] 0.000107127 27 *93:45 gpio_inp_dis[13] 0.000277518 28 *93:61 gpio_inp_dis[13] 0.000273004 @@ -1598,7 +1592,7 @@ resetb_l I 23 gpio_analog_pol[14] gpio_inp_dis[14] 2.16353e-05 24 gpio_ib_mode_sel[14] gpio_oeb[14] 2.28949e-05 25 *94:13 gpio_inp_dis[14] 0.000284113 -26 *94:13 *235:9 0.00101938 +26 *94:13 *246:9 0.00101938 27 *94:47 gpio_inp_dis[14] 0.000994012 *RES 1 gpio_loopback_zero[14] *94:13 21.4096 @@ -1654,7 +1648,7 @@ resetb_l I 13 *95:83 0.000963057 14 gpio_analog_pol[15] gpio_inp_dis[15] 0.00107209 15 gpio_ib_mode_sel[15] gpio_inp_dis[15] 0.000245086 -16 gpio_ib_mode_sel[15] *236:9 0.00300907 +16 gpio_ib_mode_sel[15] *247:9 0.00300907 17 gpio_out[15] gpio_inp_dis[15] 0.000977432 *RES 1 gpio_loopback_zero[15] gpio_ib_mode_sel[15] 26.807 @@ -1702,7 +1696,7 @@ resetb_l I 14 gpio_analog_pol[16] gpio_inp_dis[16] 0.00107209 15 gpio_ib_mode_sel[16] gpio_inp_dis[16] 0.000197959 16 gpio_ib_mode_sel[16] gpio_oeb[16] 0 -17 gpio_ib_mode_sel[16] *237:11 0.00099992 +17 gpio_ib_mode_sel[16] *248:11 0.00099992 18 gpio_out[16] gpio_inp_dis[16] 0.000788119 *RES 1 gpio_loopback_zero[16] gpio_ib_mode_sel[16] 25.4237 @@ -1848,7 +1842,7 @@ resetb_l I 14 *99:41 0.000786417 15 gpio_analog_pol[19] gpio_inp_dis[19] 0.00121407 16 gpio_ib_mode_sel[19] gpio_inp_dis[19] 0.000141985 -17 gpio_ib_mode_sel[19] *240:9 0.00334385 +17 gpio_ib_mode_sel[19] *251:9 0.00334385 18 gpio_out[19] gpio_inp_dis[19] 0.000740791 *RES 1 gpio_loopback_zero[19] gpio_ib_mode_sel[19] 26.5687 @@ -2012,7 +2006,7 @@ resetb_l I 17 gpio_dm2[21] gpio_inp_dis[21] 0.000287395 18 gpio_holdover[21] gpio_inp_dis[21] 0.000232058 19 gpio_ib_mode_sel[21] gpio_inp_dis[21] 0.000406017 -20 gpio_ib_mode_sel[21] *242:9 0.00272858 +20 gpio_ib_mode_sel[21] *253:9 0.00272858 21 gpio_vtrip_sel[21] gpio_inp_dis[21] 0.000287395 22 *102:37 gpio_inp_dis[21] 0.000831972 *RES @@ -2066,7 +2060,7 @@ resetb_l I 18 gpio_holdover[22] gpio_inp_dis[22] 0.000246338 19 gpio_out[22] gpio_inp_dis[22] 0.000788119 20 *103:11 gpio_inp_dis[22] 0.000267508 -21 *103:11 *243:9 0.00287056 +21 *103:11 *254:9 0.00287056 *RES 1 gpio_loopback_zero[22] *103:11 25.5046 2 *103:11 gpio_ib_mode_sel[22] 0.548929 @@ -2132,820 +2126,893 @@ resetb_l I 13 *104:93 gpio_slow_sel[23] 11.1034 *END -*D_NET *105 0.0123651 +*D_NET *105 0.0156011 *CONN -*P gpio_dm2[24] O -*P gpio_slow_sel[24] O -*P gpio_dm1[24] O -*P gpio_analog_en[24] O +*P gpio_analog_sel[24] O *P gpio_dm0[24] O +*P gpio_analog_en[24] O +*P gpio_slow_sel[24] O *P gpio_analog_pol[24] O -*P gpio_analog_sel[24] O *P gpio_holdover[24] O -*P gpio_out[24] O *P gpio_vtrip_sel[24] O *P gpio_ib_mode_sel[24] O +*P gpio_oeb[24] O *P gpio_loopback_zero[24] I *CAP -1 gpio_dm2[24] 9.21331e-05 -2 gpio_slow_sel[24] 0.000496264 -3 gpio_dm1[24] 3.40276e-05 -4 gpio_analog_en[24] 2.48801e-05 -5 gpio_dm0[24] 1.8077e-05 -6 gpio_analog_pol[24] 2.91607e-05 -7 gpio_analog_sel[24] 4.12823e-05 -8 gpio_holdover[24] 1.78505e-05 -9 gpio_out[24] 3.77244e-05 -10 gpio_vtrip_sel[24] 3.24935e-05 -11 gpio_ib_mode_sel[24] 1.19977e-05 -12 gpio_loopback_zero[24] 0.00190413 -13 *105:117 0.000830649 -14 *105:107 0.000499709 -15 *105:97 0.000355662 -16 *105:87 0.000916016 -17 *105:77 0.00100515 -18 *105:61 0.000506731 -19 *105:51 0.000349601 -20 *105:41 0.000638438 -21 *105:31 0.000639042 -22 *105:21 0.00207924 -23 gpio_analog_pol[24] gpio_inp_dis[24] 2.16266e-05 -24 *105:21 gpio_inp_dis[24] 7.96168e-05 -25 *105:21 gpio_oeb[24] 2.70681e-05 -26 *105:21 *245:13 0.0013429 -27 *105:41 gpio_inp_dis[24] 0.000207907 -28 *105:77 gpio_inp_dis[24] 0.000125722 +1 gpio_analog_sel[24] 7.3727e-05 +2 gpio_dm0[24] 9.69372e-05 +3 gpio_analog_en[24] 5.61456e-05 +4 gpio_slow_sel[24] 0.000792502 +5 gpio_analog_pol[24] 2.91607e-05 +6 gpio_holdover[24] 5.58842e-05 +7 gpio_vtrip_sel[24] 5.7148e-05 +8 gpio_ib_mode_sel[24] 0.000129898 +9 gpio_oeb[24] 0.00022714 +10 gpio_loopback_zero[24] 0.00179781 +11 *105:87 0.000974036 +12 *105:85 0.000337743 +13 *105:75 0.000831659 +14 *105:71 0.00117924 +15 *105:55 0.00106634 +16 *105:43 0.000720664 +17 *105:21 0.000468691 +18 *105:19 0.00198096 +19 gpio_analog_en[24] gpio_dm1[24] 0 +20 gpio_analog_pol[24] gpio_inp_dis[24] 2.16266e-05 +21 gpio_analog_sel[24] gpio_dm2[24] 1.3094e-05 +22 gpio_dm0[24] gpio_inp_dis[24] 0 +23 gpio_holdover[24] gpio_dm2[24] 1.87463e-05 +24 gpio_holdover[24] gpio_out[24] 1.6303e-05 +25 gpio_slow_sel[24] gpio_dm1[24] 0.00016738 +26 *105:19 *138:15 0.00280981 +27 *105:19 *268:17 0.000538619 +28 *105:55 *138:15 0.000241999 +29 *105:71 gpio_dm2[24] 7.18895e-06 +30 *105:71 gpio_out[24] 3.34421e-05 +31 *105:71 *138:15 0.000116034 +32 *105:71 *138:39 0.00018859 +33 *105:75 gpio_dm1[24] 0.000117858 +34 *105:75 *138:39 0.000161338 +35 *105:85 gpio_dm1[24] 0.000139873 +36 *105:87 gpio_dm1[24] 0.000133537 *RES -1 gpio_loopback_zero[24] *105:21 34.1179 -2 *105:21 gpio_ib_mode_sel[24] 8.1568 -3 *105:21 *105:31 3.48 -4 *105:31 gpio_vtrip_sel[24] 8.1568 -5 *105:31 *105:41 9.67357 -6 *105:41 gpio_out[24] 8.1568 -7 *105:41 *105:51 3.00357 -8 *105:51 gpio_holdover[24] 8.1568 -9 *105:51 *105:61 3.48 -10 *105:61 *105:77 26.788 -11 *105:77 gpio_analog_sel[24] 0.1568 -12 *105:77 *105:87 23.8671 -13 *105:87 gpio_analog_pol[24] 8.1568 -14 *105:87 *105:97 3.48 -15 *105:97 gpio_dm0[24] 8.1568 -16 *105:97 *105:107 3.48 -17 *105:107 gpio_analog_en[24] 8.1568 -18 *105:107 *105:117 6.33857 -19 *105:117 gpio_dm1[24] 8.1568 -20 *105:117 gpio_slow_sel[24] 17.8304 -21 *105:61 gpio_dm2[24] 8.8641 +1 gpio_loopback_zero[24] *105:19 34.1043 +2 *105:19 *105:21 2.24232 +3 *105:21 gpio_oeb[24] 11.6368 +4 *105:21 gpio_ib_mode_sel[24] 8.8641 +5 *105:19 *105:43 1.38268 +6 *105:43 gpio_vtrip_sel[24] 8.1568 +7 *105:43 *105:55 20.5321 +8 *105:55 gpio_holdover[24] 0.1568 +9 *105:55 *105:71 17.8228 +10 *105:71 *105:75 23.7377 +11 *105:75 gpio_analog_pol[24] 8.1568 +12 *105:75 *105:85 3.48 +13 *105:85 *105:87 3.48 +14 *105:87 gpio_slow_sel[24] 25.2668 +15 *105:87 gpio_analog_en[24] 8.1568 +16 *105:85 gpio_dm0[24] 8.8641 +17 *105:71 gpio_analog_sel[24] 0.279067 *END -*D_NET *106 0.013636 +*D_NET *106 0.0197031 *CONN -*P gpio_ib_mode_sel[25] O +*P gpio_oeb[25] O *P gpio_slow_sel[25] O -*P gpio_dm1[25] O *P gpio_analog_en[25] O *P gpio_dm0[25] O *P gpio_analog_pol[25] O *P gpio_analog_sel[25] O -*P gpio_dm2[25] O *P gpio_holdover[25] O -*P gpio_out[25] O *P gpio_vtrip_sel[25] O +*P gpio_ib_mode_sel[25] O *P gpio_loopback_zero[25] I *CAP -1 gpio_ib_mode_sel[25] 0.000102463 -2 gpio_slow_sel[25] 0.000608039 -3 gpio_dm1[25] 0.000108833 -4 gpio_analog_en[25] 5.35435e-05 -5 gpio_dm0[25] 6.40613e-05 -6 gpio_analog_pol[25] 4.87643e-05 -7 gpio_analog_sel[25] 3.24935e-05 -8 gpio_dm2[25] 1.8077e-05 -9 gpio_holdover[25] 1.78505e-05 -10 gpio_out[25] 3.77244e-05 -11 gpio_vtrip_sel[25] 3.81617e-05 -12 gpio_loopback_zero[25] 5.28284e-05 -13 *106:121 0.00110077 -14 *106:103 0.000634257 -15 *106:89 0.000445501 -16 *106:75 0.000979846 -17 *106:63 0.000953428 -18 *106:53 0.000367021 -19 *106:43 0.000338241 -20 *106:33 0.000615755 -21 *106:23 0.000740952 -22 *106:9 0.00244162 -23 *106:7 0.00212131 -24 gpio_analog_pol[25] gpio_inp_dis[25] 2.77658e-05 -25 gpio_ib_mode_sel[25] gpio_oeb[25] 1.27198e-05 -26 *106:9 *246:9 0.000814375 -27 *106:23 gpio_inp_dis[25] 0.000343466 -28 *106:23 gpio_oeb[25] 1.56757e-05 -29 *106:33 gpio_inp_dis[25] 0.000223196 -30 *106:75 gpio_inp_dis[25] 0.000277217 +1 gpio_oeb[25] 7.98326e-05 +2 gpio_slow_sel[25] 0.000544712 +3 gpio_analog_en[25] 0.000107118 +4 gpio_dm0[25] 6.29263e-05 +5 gpio_analog_pol[25] 0.000118677 +6 gpio_analog_sel[25] 0.000162236 +7 gpio_holdover[25] 5.10078e-05 +8 gpio_vtrip_sel[25] 6.12277e-05 +9 gpio_ib_mode_sel[25] 3.43682e-05 +10 gpio_loopback_zero[25] 0.000977977 +11 *106:83 0.000732288 +12 *106:73 0.000223844 +13 *106:63 0.000689226 +14 *106:53 0.000974058 +15 *106:41 0.000953386 +16 *106:29 0.000816347 +17 *106:19 0.000388735 +18 *106:13 0.0012377 +19 gpio_analog_en[25] gpio_dm1[25] 0 +20 gpio_analog_pol[25] gpio_dm1[25] 2.40097e-05 +21 gpio_analog_pol[25] gpio_inp_dis[25] 1.83293e-05 +22 gpio_analog_sel[25] gpio_dm2[25] 1.50005e-05 +23 gpio_holdover[25] gpio_dm2[25] 1.21257e-05 +24 gpio_holdover[25] gpio_out[25] 1.83293e-05 +25 gpio_holdover[25] *139:17 5.34147e-06 +26 gpio_slow_sel[25] gpio_dm1[25] 0.000506399 +27 gpio_slow_sel[25] *268:17 0.0012289 +28 *106:13 *139:17 0.00268224 +29 *106:13 *268:17 0.00349051 +30 *106:41 *269:17 0.00022183 +31 *106:53 gpio_out[25] 2.74032e-05 +32 *106:53 *139:17 0.000223352 +33 *106:53 *268:17 0.000517304 +34 *106:63 gpio_dm1[25] 0.000232887 +35 *106:63 *268:17 0.00121429 +36 *106:73 gpio_dm1[25] 0.000273004 +37 *106:73 *268:17 0.000251605 +38 *106:83 gpio_dm1[25] 0.000273004 +39 *106:83 *268:17 0.000251605 *RES -1 gpio_loopback_zero[25] *106:7 8.1568 -2 *106:7 *106:9 46.2654 -3 *106:9 *106:23 25.1004 -4 *106:23 gpio_vtrip_sel[25] 0.1568 -5 *106:23 *106:33 17.6736 -6 *106:33 gpio_out[25] 8.1568 -7 *106:33 *106:43 3.00357 -8 *106:43 gpio_holdover[25] 8.1568 -9 *106:43 *106:53 3.48 -10 *106:53 gpio_dm2[25] 8.1568 -11 *106:53 *106:63 3.48 -12 *106:63 gpio_analog_sel[25] 8.1568 -13 *106:63 *106:75 23.8671 -14 *106:75 gpio_analog_pol[25] 0.199733 -15 *106:75 *106:89 8.6132 -16 *106:89 gpio_dm0[25] 8.3556 -17 *106:89 *106:103 0.690667 -18 *106:103 gpio_analog_en[25] 8.322 -19 *106:103 *106:121 1.46627 -20 *106:121 gpio_dm1[25] 8.37147 -21 *106:121 gpio_slow_sel[25] 10.1448 -22 *106:9 gpio_ib_mode_sel[25] 9.35305 +1 gpio_loopback_zero[25] *106:13 24.5867 +2 *106:13 *106:19 11.408 +3 *106:19 gpio_ib_mode_sel[25] 8.08713 +4 *106:19 *106:29 3.48 +5 *106:29 gpio_vtrip_sel[25] 8.1568 +6 *106:29 *106:41 20.5321 +7 *106:41 gpio_holdover[25] 0.1568 +8 *106:41 *106:53 9.5288 +9 *106:53 gpio_analog_sel[25] 8.37147 +10 *106:53 *106:63 2.8896 +11 *106:63 gpio_analog_pol[25] 8.37147 +12 *106:63 *106:73 0.657067 +13 *106:73 gpio_dm0[25] 8.37147 +14 *106:73 *106:83 0.657067 +15 *106:83 gpio_analog_en[25] 8.37147 +16 *106:83 gpio_slow_sel[25] 11.2611 +17 *106:13 gpio_oeb[25] 0.286533 *END -*D_NET *107 0.0143636 +*D_NET *107 0.0204578 *CONN *P gpio_slow_sel[26] O -*P gpio_dm1[26] O *P gpio_analog_en[26] O -*P gpio_dm0[26] O *P gpio_analog_pol[26] O +*P gpio_dm0[26] O *P gpio_analog_sel[26] O -*P gpio_dm2[26] O *P gpio_holdover[26] O -*P gpio_out[26] O *P gpio_vtrip_sel[26] O *P gpio_ib_mode_sel[26] O +*P gpio_oeb[26] O *P gpio_loopback_zero[26] I *CAP -1 gpio_slow_sel[26] 0.000583158 -2 gpio_dm1[26] 7.38858e-05 -3 gpio_analog_en[26] 5.83678e-05 -4 gpio_dm0[26] 4.04838e-05 -5 gpio_analog_pol[26] 8.62979e-05 -6 gpio_analog_sel[26] 0.000107118 -7 gpio_dm2[26] 7.47854e-05 -8 gpio_holdover[26] 2.61852e-05 -9 gpio_out[26] 4.89045e-05 -10 gpio_vtrip_sel[26] 4.32437e-05 -11 gpio_ib_mode_sel[26] 8.46565e-05 -12 gpio_loopback_zero[26] 0.00186235 -13 *107:115 0.00100227 -14 *107:105 0.000620055 -15 *107:95 0.000473411 -16 *107:85 0.000991893 -17 *107:75 0.000941419 -18 *107:65 0.000429945 -19 *107:53 0.000382093 -20 *107:41 0.000638258 -21 *107:31 0.000623784 -22 *107:19 0.00208411 -23 gpio_analog_pol[26] gpio_inp_dis[26] 2.16266e-05 -24 gpio_ib_mode_sel[26] gpio_oeb[26] 1.6828e-05 -25 *107:19 gpio_inp_dis[26] 0.000186765 -26 *107:19 *247:9 0.00148405 -27 *107:41 gpio_inp_dis[26] 0.000277518 -28 *107:65 gpio_inp_dis[26] 0.00028031 -29 *107:75 gpio_inp_dis[26] 0.000251605 -30 *107:85 gpio_inp_dis[26] 0.000568271 +1 gpio_slow_sel[26] 0.000608945 +2 gpio_analog_en[26] 0.000136612 +3 gpio_analog_pol[26] 0.000220498 +4 gpio_dm0[26] 3.44283e-05 +5 gpio_analog_sel[26] 0.000161797 +6 gpio_holdover[26] 0.000122919 +7 gpio_vtrip_sel[26] 0.000218502 +8 gpio_ib_mode_sel[26] 2.20043e-05 +9 gpio_oeb[26] 4.39418e-05 +10 gpio_loopback_zero[26] 0.00162774 +11 *107:101 0.000839253 +12 *107:81 0.000335741 +13 *107:77 0.000530767 +14 *107:67 0.000692744 +15 *107:57 0.000704485 +16 *107:29 0.000295746 +17 *107:27 0.000633332 +18 *107:19 0.0018429 +19 gpio_analog_pol[26] gpio_inp_dis[26] 1.5186e-05 +20 gpio_analog_sel[26] gpio_dm2[26] 2.88035e-05 +21 gpio_holdover[26] gpio_dm2[26] 2.864e-05 +22 gpio_holdover[26] gpio_out[26] 1.75276e-05 +23 gpio_holdover[26] *268:15 9.99315e-05 +24 gpio_slow_sel[26] gpio_dm1[26] 0.000273772 +25 gpio_slow_sel[26] *268:17 0.0012289 +26 gpio_vtrip_sel[26] *268:9 0 +27 *107:19 *269:17 0.00336265 +28 *107:27 *270:17 0.000399603 +29 *107:57 *140:13 0.00122262 +30 *107:57 *268:17 7.81047e-05 +31 *107:57 *269:17 5.46327e-05 +32 *107:57 *270:17 0.00103151 +33 *107:67 *140:13 0.00015955 +34 *107:67 *140:27 0.000136696 +35 *107:67 *268:17 0.000510517 +36 *107:77 gpio_dm1[26] 0.000266101 +37 *107:77 *140:27 0.000588516 +38 *107:77 *268:17 0.00148051 +39 *107:101 gpio_dm1[26] 0.000150029 +40 *107:101 *268:17 0.000251605 *RES -1 gpio_loopback_zero[26] *107:19 33.6152 -2 *107:19 gpio_ib_mode_sel[26] 9.11484 -3 *107:19 *107:31 2.66696 -4 *107:31 gpio_vtrip_sel[26] 8.1568 -5 *107:31 *107:41 9.67357 -6 *107:41 gpio_out[26] 8.1568 -7 *107:41 *107:53 11.0036 -8 *107:53 gpio_holdover[26] 0.1568 -9 *107:53 *107:65 8.92773 -10 *107:65 gpio_dm2[26] 8.37147 -11 *107:65 *107:75 0.657067 -12 *107:75 gpio_analog_sel[26] 8.37147 -13 *107:75 *107:85 2.8896 -14 *107:85 gpio_analog_pol[26] 8.37147 -15 *107:85 *107:95 0.657067 -16 *107:95 gpio_dm0[26] 8.37147 -17 *107:95 *107:105 0.657067 -18 *107:105 gpio_analog_en[26] 8.37147 -19 *107:105 *107:115 1.17227 -20 *107:115 gpio_dm1[26] 8.37147 -21 *107:115 gpio_slow_sel[26] 10.1448 +1 gpio_loopback_zero[26] *107:19 25.1383 +2 *107:19 gpio_oeb[26] 0.371467 +3 *107:19 *107:27 0.657067 +4 *107:27 *107:29 0.270667 +5 *107:29 gpio_ib_mode_sel[26] 0.1568 +6 *107:29 gpio_vtrip_sel[26] 19.6368 +7 *107:27 *107:57 11.4011 +8 *107:57 gpio_holdover[26] 8.37147 +9 *107:57 *107:67 1.25813 +10 *107:67 gpio_analog_sel[26] 8.37147 +11 *107:67 *107:77 3.49067 +12 *107:77 *107:81 8.27067 +13 *107:81 gpio_dm0[26] 0.1568 +14 *107:81 gpio_analog_pol[26] 19.6368 +15 *107:77 *107:101 0.657067 +16 *107:101 gpio_analog_en[26] 8.37147 +17 *107:101 gpio_slow_sel[26] 11.2611 *END -*D_NET *108 0.0138854 +*D_NET *108 0.0175913 *CONN -*P gpio_slow_sel[27] O -*P gpio_dm1[27] O *P gpio_analog_en[27] O +*P gpio_slow_sel[27] O *P gpio_dm0[27] O *P gpio_analog_pol[27] O *P gpio_analog_sel[27] O -*P gpio_dm2[27] O *P gpio_holdover[27] O -*P gpio_out[27] O *P gpio_vtrip_sel[27] O *P gpio_ib_mode_sel[27] O +*P gpio_oeb[27] O *P gpio_loopback_zero[27] I *CAP -1 gpio_slow_sel[27] 0.000510145 -2 gpio_dm1[27] 6.31298e-05 -3 gpio_analog_en[27] 2.18861e-05 -4 gpio_dm0[27] 1.8077e-05 -5 gpio_analog_pol[27] 2.91607e-05 -6 gpio_analog_sel[27] 5.01095e-05 -7 gpio_dm2[27] 2.92739e-05 -8 gpio_holdover[27] 2.87955e-05 -9 gpio_out[27] 4.9643e-05 -10 gpio_vtrip_sel[27] 5.01095e-05 -11 gpio_ib_mode_sel[27] 4.03476e-05 -12 gpio_loopback_zero[27] 0.0017589 -13 *108:117 0.00106742 -14 *108:97 0.000679144 -15 *108:87 0.000355662 -16 *108:77 0.000938735 -17 *108:67 0.000948324 -18 *108:57 0.000366858 -19 *108:47 0.000360546 -20 *108:37 0.000650357 -21 *108:27 0.000656658 -22 *108:17 0.00196236 -23 gpio_analog_pol[27] gpio_inp_dis[27] 2.16266e-05 -24 gpio_ib_mode_sel[27] gpio_oeb[27] 7.77166e-06 -25 *108:17 gpio_inp_dis[27] 0.000235298 -26 *108:17 gpio_oeb[27] 6.54308e-06 -27 *108:17 *248:13 0.00241389 -28 *108:37 gpio_inp_dis[27] 0.000241999 -29 *108:77 gpio_inp_dis[27] 0.000322675 +1 gpio_analog_en[27] 0.000131574 +2 gpio_slow_sel[27] 0.000634743 +3 gpio_dm0[27] 2.86924e-05 +4 gpio_analog_pol[27] 4.29595e-05 +5 gpio_analog_sel[27] 6.47529e-05 +6 gpio_holdover[27] 3.34294e-05 +7 gpio_vtrip_sel[27] 5.01095e-05 +8 gpio_ib_mode_sel[27] 3.02873e-05 +9 gpio_oeb[27] 0.000242192 +10 gpio_loopback_zero[27] 0.000567242 +11 *108:91 0.000876728 +12 *108:81 0.000313577 +13 *108:71 0.000941174 +14 *108:61 0.00112875 +15 *108:51 0.000977067 +16 *108:41 0.000816605 +17 *108:31 0.00037836 +18 *108:9 0.000994394 +19 gpio_analog_en[27] *268:9 0 +20 gpio_analog_pol[27] gpio_inp_dis[27] 1.6303e-05 +21 gpio_analog_sel[27] gpio_dm2[27] 1.3094e-05 +22 gpio_holdover[27] gpio_out[27] 2.16266e-05 +23 gpio_holdover[27] *269:15 2.52409e-05 +24 gpio_slow_sel[27] gpio_dm1[27] 8.54524e-06 +25 gpio_slow_sel[27] *268:9 0 +26 gpio_slow_sel[27] *269:17 0.000839862 +27 gpio_slow_sel[27] *270:17 0.000829344 +28 *108:9 *270:17 0.00323589 +29 *108:9 *271:17 0.00324115 +30 *108:31 *270:17 0.000278537 +31 *108:31 *271:17 0.000264445 +32 *108:41 *269:9 0 +33 *108:51 *269:9 0 +34 *108:51 *271:17 0.00022183 +35 *108:61 *268:9 0 +36 *108:61 *269:9 0 +37 *108:71 *268:9 0 +38 *108:71 *269:17 0.000342844 +39 *108:81 *268:9 0 +40 *108:91 *268:9 0 *RES -1 gpio_loopback_zero[27] *108:17 33.32 -2 *108:17 gpio_ib_mode_sel[27] 8.1568 -3 *108:17 *108:27 3.48 -4 *108:27 gpio_vtrip_sel[27] 8.1568 -5 *108:27 *108:37 9.67357 -6 *108:37 gpio_out[27] 8.1568 -7 *108:37 *108:47 3.00357 -8 *108:47 gpio_holdover[27] 8.1568 -9 *108:47 *108:57 3.48 -10 *108:57 gpio_dm2[27] 8.1568 -11 *108:57 *108:67 3.48 -12 *108:67 gpio_analog_sel[27] 8.1568 -13 *108:67 *108:77 15.8671 -14 *108:77 gpio_analog_pol[27] 8.1568 -15 *108:77 *108:87 3.48 -16 *108:87 gpio_dm0[27] 8.1568 -17 *108:87 *108:97 3.48 -18 *108:97 gpio_analog_en[27] 8.1568 -19 *108:97 *108:117 18.6123 -20 *108:117 gpio_dm1[27] 8.266 -21 *108:117 gpio_slow_sel[27] 9.97587 +1 gpio_loopback_zero[27] *108:9 15.5973 +2 *108:9 gpio_oeb[27] 8.84093 +3 *108:9 *108:31 17.7787 +4 *108:31 gpio_ib_mode_sel[27] 8.1568 +5 *108:31 *108:41 3.48 +6 *108:41 gpio_vtrip_sel[27] 8.1568 +7 *108:41 *108:51 12.5321 +8 *108:51 gpio_holdover[27] 8.1568 +9 *108:51 *108:61 6.815 +10 *108:61 gpio_analog_sel[27] 8.1568 +11 *108:61 *108:71 15.8671 +12 *108:71 gpio_analog_pol[27] 8.1568 +13 *108:71 *108:81 3.48 +14 *108:81 gpio_dm0[27] 8.1568 +15 *108:81 *108:91 2.22161 +16 *108:91 gpio_slow_sel[27] 48.8759 +17 *108:91 gpio_analog_en[27] 9.56019 *END -*D_NET *109 0.0126734 +*D_NET *109 0.0185213 *CONN +*P gpio_oeb[28] O +*P gpio_ib_mode_sel[28] O *P gpio_slow_sel[28] O -*P gpio_dm1[28] O *P gpio_analog_en[28] O *P gpio_dm0[28] O *P gpio_analog_pol[28] O *P gpio_analog_sel[28] O -*P gpio_dm2[28] O *P gpio_holdover[28] O -*P gpio_out[28] O -*P gpio_ib_mode_sel[28] O *P gpio_vtrip_sel[28] O *P gpio_loopback_zero[28] I *CAP -1 gpio_slow_sel[28] 0.000496264 -2 gpio_dm1[28] 3.40276e-05 -3 gpio_analog_en[28] 2.48801e-05 -4 gpio_dm0[28] 1.8077e-05 -5 gpio_analog_pol[28] 2.91607e-05 -6 gpio_analog_sel[28] 3.23188e-05 -7 gpio_dm2[28] 2.18485e-05 -8 gpio_holdover[28] 1.78505e-05 -9 gpio_out[28] 3.77244e-05 -10 gpio_ib_mode_sel[28] 0.000196984 -11 gpio_vtrip_sel[28] 2.64142e-05 -12 gpio_loopback_zero[28] 0.00192072 -13 *109:123 0.000819289 -14 *109:113 0.000488349 -15 *109:103 0.000367021 -16 *109:93 0.000950095 -17 *109:83 0.00102417 -18 *109:61 0.000441711 -19 *109:49 0.000338241 -20 *109:39 0.000627078 -21 *109:27 0.00064042 -22 *109:19 0.00194713 -23 gpio_analog_pol[28] gpio_inp_dis[28] 2.16266e-05 -24 gpio_ib_mode_sel[28] gpio_oeb[28] 2.07427e-05 -25 *109:19 gpio_inp_dis[28] 0.000204277 -26 *109:19 *249:13 0.00124477 -27 *109:39 gpio_inp_dis[28] 0.000207907 -28 *109:83 gpio_inp_dis[28] 0.000197123 -29 *109:93 gpio_inp_dis[28] 0.000277217 +1 gpio_oeb[28] 0.0002357 +2 gpio_ib_mode_sel[28] 4.37752e-05 +3 gpio_slow_sel[28] 0.000692769 +4 gpio_analog_en[28] 7.59011e-05 +5 gpio_dm0[28] 3.78969e-05 +6 gpio_analog_pol[28] 6.01732e-05 +7 gpio_analog_sel[28] 0.000195233 +8 gpio_holdover[28] 5.759e-05 +9 gpio_vtrip_sel[28] 5.36785e-05 +10 gpio_loopback_zero[28] 0.00159838 +11 *109:107 0.000342437 +12 *109:83 0.000883498 +13 *109:73 0.000269468 +14 *109:63 0.000620598 +15 *109:49 0.000938518 +16 *109:37 0.000949218 +17 *109:23 0.00083275 +18 *109:17 0.00184839 +19 gpio_analog_en[28] gpio_dm1[28] 0 +20 gpio_analog_pol[28] gpio_dm1[28] 1.39654e-05 +21 gpio_analog_pol[28] gpio_inp_dis[28] 1.07019e-05 +22 gpio_analog_pol[28] *142:31 1.59657e-05 +23 gpio_analog_sel[28] gpio_dm2[28] 5.39889e-05 +24 gpio_holdover[28] gpio_dm2[28] 1.3094e-05 +25 gpio_holdover[28] gpio_out[28] 1.6303e-05 +26 gpio_oeb[28] *270:9 0 +27 gpio_slow_sel[28] gpio_dm1[28] 0.000485405 +28 gpio_slow_sel[28] *269:9 0 +29 gpio_slow_sel[28] *270:17 0.000358965 +30 *109:17 *271:17 0.00347426 +31 *109:23 *271:17 0.000308784 +32 *109:37 *269:9 0 +33 *109:37 *270:9 0 +34 *109:37 *271:17 0.000110915 +35 *109:49 gpio_dm2[28] 3.53804e-05 +36 *109:49 gpio_out[28] 2.72653e-06 +37 *109:49 *142:13 0.000299212 +38 *109:49 *142:31 0.000232703 +39 *109:49 *270:15 0 +40 *109:49 *270:17 0.000524609 +41 *109:63 *142:31 0.0010849 +42 *109:63 *270:17 0.0012216 +43 *109:73 gpio_dm1[28] 0.000266195 +44 *109:73 *269:9 0 +45 *109:83 gpio_dm1[28] 0.000255651 +46 *109:83 *269:9 0 *RES -1 gpio_loopback_zero[28] *109:19 25.6665 -2 *109:19 gpio_vtrip_sel[28] 0.1568 -3 *109:19 *109:27 8 -4 *109:27 gpio_ib_mode_sel[28] 11.6368 -5 *109:27 *109:39 9.67357 -6 *109:39 gpio_out[28] 8.1568 -7 *109:39 *109:49 3.00357 -8 *109:49 gpio_holdover[28] 8.1568 -9 *109:49 *109:61 11.48 -10 *109:61 gpio_dm2[28] 0.1568 -11 *109:61 *109:83 25.8328 -12 *109:83 gpio_analog_sel[28] 8.1568 -13 *109:83 *109:93 15.8671 -14 *109:93 gpio_analog_pol[28] 8.1568 -15 *109:93 *109:103 3.48 -16 *109:103 gpio_dm0[28] 8.1568 -17 *109:103 *109:113 3.48 -18 *109:113 gpio_analog_en[28] 8.1568 -19 *109:113 *109:123 6.33857 -20 *109:123 gpio_dm1[28] 8.1568 -21 *109:123 gpio_slow_sel[28] 17.8304 +1 gpio_loopback_zero[28] *109:17 24.9376 +2 *109:17 *109:23 0.883867 +3 *109:23 gpio_vtrip_sel[28] 0.199733 +4 *109:23 *109:37 28.5321 +5 *109:37 gpio_holdover[28] 0.1568 +6 *109:37 *109:49 9.70053 +7 *109:49 gpio_analog_sel[28] 8.5432 +8 *109:49 *109:63 11.2461 +9 *109:63 gpio_analog_pol[28] 0.242667 +10 *109:63 *109:73 11.48 +11 *109:73 gpio_dm0[28] 8.24267 +12 *109:73 *109:83 3.48 +13 *109:83 gpio_analog_en[28] 8.24267 +14 *109:83 gpio_slow_sel[28] 24.6454 +15 *109:17 *109:107 0.340667 +16 *109:107 gpio_ib_mode_sel[28] 0.199733 +17 *109:107 gpio_oeb[28] 19.6368 *END -*D_NET *110 0.0140329 +*D_NET *110 0.0200222 *CONN *P gpio_slow_sel[29] O -*P gpio_dm1[29] O *P gpio_analog_en[29] O -*P gpio_dm0[29] O *P gpio_analog_pol[29] O +*P gpio_dm0[29] O *P gpio_analog_sel[29] O -*P gpio_dm2[29] O *P gpio_holdover[29] O -*P gpio_out[29] O *P gpio_vtrip_sel[29] O *P gpio_ib_mode_sel[29] O +*P gpio_oeb[29] O *P gpio_loopback_zero[29] I *CAP -1 gpio_slow_sel[29] 0.000608039 -2 gpio_dm1[29] 7.38858e-05 -3 gpio_analog_en[29] 7.05105e-05 -4 gpio_dm0[29] 1.8077e-05 -5 gpio_analog_pol[29] 3.89786e-05 -6 gpio_analog_sel[29] 5.82851e-05 -7 gpio_dm2[29] 3.27954e-05 -8 gpio_holdover[29] 3.22948e-05 -9 gpio_out[29] 6.32418e-05 -10 gpio_vtrip_sel[29] 5.82851e-05 -11 gpio_ib_mode_sel[29] 2.48823e-05 -12 gpio_loopback_zero[29] 0.00181186 -13 *110:117 0.00102715 -14 *110:107 0.000696816 -15 *110:95 0.000458885 -16 *110:83 0.000715585 -17 *110:71 0.000689993 -18 *110:61 0.000251276 -19 *110:51 0.000230201 -20 *110:41 0.000439222 -21 *110:31 0.000454839 -22 *110:21 0.00195157 -23 gpio_analog_pol[29] gpio_inp_dis[29] 2.16266e-05 -24 *110:21 gpio_inp_dis[29] 0.00011246 -25 *110:21 gpio_oeb[29] 3.12764e-05 -26 *110:21 *250:17 0.0013133 -27 *110:31 gpio_inp_dis[29] 0.000255651 -28 *110:41 gpio_inp_dis[29] 0.000745427 -29 *110:51 gpio_inp_dis[29] 0.000221006 -30 *110:61 gpio_inp_dis[29] 0.000260028 -31 *110:71 gpio_inp_dis[29] 0.000255651 -32 *110:83 gpio_inp_dis[29] 0.00100983 +1 gpio_slow_sel[29] 0.000759878 +2 gpio_analog_en[29] 0.000136612 +3 gpio_analog_pol[29] 0.000212268 +4 gpio_dm0[29] 3.75582e-05 +5 gpio_analog_sel[29] 0.000195935 +6 gpio_holdover[29] 0.000198518 +7 gpio_vtrip_sel[29] 0.000226183 +8 gpio_ib_mode_sel[29] 2.32257e-05 +9 gpio_oeb[29] 5.22825e-05 +10 gpio_loopback_zero[29] 0.00163137 +11 *110:101 0.000976949 +12 *110:81 0.000330641 +13 *110:77 0.00050743 +14 *110:63 0.000705803 +15 *110:53 0.000706417 +16 *110:29 0.000330682 +17 *110:27 0.000615721 +18 *110:19 0.00187391 +19 gpio_analog_pol[29] gpio_inp_dis[29] 1.5186e-05 +20 gpio_analog_pol[29] *270:9 0 +21 gpio_analog_sel[29] gpio_dm2[29] 5.16904e-05 +22 gpio_holdover[29] gpio_dm2[29] 5.11705e-05 +23 gpio_holdover[29] gpio_out[29] 3.59765e-05 +24 gpio_slow_sel[29] gpio_dm1[29] 0.000499093 +25 gpio_slow_sel[29] *272:17 0.0012216 +26 gpio_slow_sel[29] *277:9 0 +27 gpio_vtrip_sel[29] *271:9 0 +28 gpio_vtrip_sel[29] *271:15 0 +29 *110:19 *272:17 0.00173106 +30 *110:27 *273:9 0.000399603 +31 *110:53 *143:13 0.0012503 +32 *110:53 *272:17 0.000122268 +33 *110:53 *273:9 0.00102421 +34 *110:63 *143:13 0.000282093 +35 *110:63 *143:31 0.000249822 +36 *110:63 *272:17 0.000285288 +37 *110:77 gpio_dm1[29] 0.000485 +38 *110:77 *143:31 0.000828307 +39 *110:77 *272:17 0.00144359 +40 *110:101 gpio_dm1[29] 0.000273004 +41 *110:101 *272:17 0.000251605 *RES -1 gpio_loopback_zero[29] *110:21 34.1532 -2 *110:21 gpio_ib_mode_sel[29] 8.24267 -3 *110:21 *110:31 3.48 -4 *110:31 gpio_vtrip_sel[29] 8.24267 -5 *110:31 *110:41 9.67357 -6 *110:41 gpio_out[29] 8.24267 -7 *110:41 *110:51 3.00357 -8 *110:51 gpio_holdover[29] 8.24267 -9 *110:51 *110:61 3.48 -10 *110:61 gpio_dm2[29] 8.24267 -11 *110:61 *110:71 3.48 -12 *110:71 gpio_analog_sel[29] 8.24267 -13 *110:71 *110:83 16.4886 -14 *110:83 gpio_analog_pol[29] 8.1568 -15 *110:83 *110:95 11.48 -16 *110:95 gpio_dm0[29] 0.1568 -17 *110:95 *110:107 8.92773 -18 *110:107 gpio_analog_en[29] 8.37147 -19 *110:107 *110:117 1.17227 -20 *110:117 gpio_dm1[29] 8.37147 -21 *110:117 gpio_slow_sel[29] 10.1448 +1 gpio_loopback_zero[29] *110:19 24.4924 +2 *110:19 gpio_oeb[29] 0.371467 +3 *110:19 *110:27 0.657067 +4 *110:27 *110:29 0.270667 +5 *110:29 gpio_ib_mode_sel[29] 0.1568 +6 *110:29 gpio_vtrip_sel[29] 19.6368 +7 *110:27 *110:53 11.1173 +8 *110:53 gpio_holdover[29] 8.5432 +9 *110:53 *110:63 1.25813 +10 *110:63 gpio_analog_sel[29] 8.5432 +11 *110:63 *110:77 3.7744 +12 *110:77 *110:81 8.27067 +13 *110:81 gpio_dm0[29] 0.1568 +14 *110:81 gpio_analog_pol[29] 19.6368 +15 *110:77 *110:101 0.657067 +16 *110:101 gpio_analog_en[29] 8.37147 +17 *110:101 gpio_slow_sel[29] 11.2611 *END -*D_NET *111 0.0123126 +*D_NET *111 0.0147832 *CONN +*P gpio_oeb[2] O *P gpio_ib_mode_sel[2] O *P gpio_vtrip_sel[2] O *P gpio_holdover[2] O *P gpio_analog_sel[2] O -*P gpio_analog_en[2] O -*P gpio_slow_sel[2] O *P gpio_dm0[2] O *P gpio_analog_pol[2] O -*P gpio_oeb[2] O +*P gpio_analog_en[2] O +*P gpio_slow_sel[2] O *P gpio_loopback_zero[2] I *CAP -1 gpio_ib_mode_sel[2] 2.91719e-05 -2 gpio_vtrip_sel[2] 5.0129e-05 -3 gpio_holdover[2] 5.70427e-05 -4 gpio_analog_sel[2] 6.47621e-05 -5 gpio_analog_en[2] 4.95332e-05 -6 gpio_slow_sel[2] 0.000775961 -7 gpio_dm0[2] 0.000208459 -8 gpio_analog_pol[2] 7.43577e-05 -9 gpio_oeb[2] 8.49566e-05 -10 gpio_loopback_zero[2] 0.00116334 -11 *111:75 0.000959598 -12 *111:59 0.000656876 -13 *111:45 0.00113525 -14 *111:39 0.00115159 -15 *111:37 0.00098932 -16 *111:35 0.000816625 -17 *111:33 0.000376983 -18 *111:19 0.00142164 -19 gpio_analog_en[2] gpio_dm1[2] 0 -20 gpio_analog_pol[2] gpio_inp_dis[2] 9.76246e-06 -21 gpio_analog_sel[2] gpio_dm2[2] 1.30913e-05 -22 gpio_holdover[2] gpio_dm2[2] 1.49608e-05 -23 gpio_holdover[2] gpio_out[2] 1.63001e-05 -24 *111:19 *138:13 0.00120898 -25 *111:37 *138:13 0.000241999 -26 *111:45 gpio_inp_dis[2] 8.88779e-06 -27 *111:45 *138:15 0.000342844 -28 *111:59 gpio_dm1[2] 0.000390166 +1 gpio_oeb[2] 0.000164763 +2 gpio_ib_mode_sel[2] 9.71812e-05 +3 gpio_vtrip_sel[2] 0.000170694 +4 gpio_holdover[2] 0.000143689 +5 gpio_analog_sel[2] 0.000132729 +6 gpio_dm0[2] 1.7604e-05 +7 gpio_analog_pol[2] 0.000218242 +8 gpio_analog_en[2] 0.000109992 +9 gpio_slow_sel[2] 0.000890775 +10 gpio_loopback_zero[2] 0.000973693 +11 *111:51 0.000322723 +12 *111:29 0.00112885 +13 *111:27 0.000939122 +14 *111:21 0.00114394 +15 *111:19 0.000827966 +16 *111:17 0.000719674 +17 *111:15 0.000400686 +18 *111:13 0.00129021 +19 gpio_analog_en[2] gpio_dm1[2] 1.95651e-05 +20 gpio_analog_pol[2] gpio_inp_dis[2] 1.83467e-05 +21 gpio_analog_sel[2] gpio_dm2[2] 2.64222e-05 +22 gpio_analog_sel[2] *144:13 1.51984e-05 +23 gpio_holdover[2] gpio_out[2] 3.33328e-05 +24 gpio_holdover[2] *144:13 2.69345e-05 +25 gpio_holdover[2] *144:31 2.95288e-05 +26 gpio_slow_sel[2] gpio_dm1[2] 0.000134898 +27 *111:13 *144:13 0.00118413 +28 *111:13 *274:9 0.000660533 +29 *111:15 *144:13 0.000273004 +30 *111:17 *144:13 0.000273004 +31 *111:19 *144:13 0.000991389 +32 *111:21 *144:13 0.000259356 +33 *111:21 *144:31 3.33274e-05 +34 *111:27 gpio_dm1[2] 0.000530565 +35 *111:27 *144:31 0.000300801 +36 *111:29 gpio_dm1[2] 0.00028031 *RES -1 gpio_loopback_zero[2] *111:19 44.5785 -2 *111:19 gpio_oeb[2] 0.307067 -3 *111:19 *111:33 11.2941 -4 *111:33 *111:35 3.48 -5 *111:35 *111:37 12.5321 -6 *111:37 *111:39 6.815 -7 *111:39 *111:45 23.6502 -8 *111:45 gpio_analog_pol[2] 0.312667 -9 *111:45 *111:59 16.9445 -10 *111:59 gpio_dm0[2] 0.885733 -11 *111:59 *111:75 10.2998 -12 *111:75 gpio_slow_sel[2] 24.0239 -13 *111:75 gpio_analog_en[2] 8.1568 -14 *111:39 gpio_analog_sel[2] 8.1568 -15 *111:37 gpio_holdover[2] 8.1568 -16 *111:35 gpio_vtrip_sel[2] 8.1568 -17 *111:33 gpio_ib_mode_sel[2] 8.1568 +1 gpio_loopback_zero[2] *111:13 13.2379 +2 *111:13 *111:15 0.657067 +3 *111:15 *111:17 0.657067 +4 *111:17 *111:19 2.28853 +5 *111:19 *111:21 1.25813 +6 *111:21 *111:27 3.7744 +7 *111:27 *111:29 0.657067 +8 *111:29 gpio_slow_sel[2] 11.2611 +9 *111:29 gpio_analog_en[2] 8.37147 +10 *111:27 *111:51 8.27067 +11 *111:51 gpio_analog_pol[2] 19.6368 +12 *111:51 gpio_dm0[2] 0.1568 +13 *111:21 gpio_analog_sel[2] 8.5432 +14 *111:19 gpio_holdover[2] 8.5432 +15 *111:17 gpio_vtrip_sel[2] 8.5432 +16 *111:15 gpio_ib_mode_sel[2] 8.5432 +17 *111:13 gpio_oeb[2] 8.5432 *END -*D_NET *112 0.0131203 +*D_NET *112 0.0146818 *CONN *P gpio_slow_sel[30] O -*P gpio_dm1[30] O *P gpio_analog_en[30] O *P gpio_dm0[30] O *P gpio_analog_pol[30] O *P gpio_analog_sel[30] O -*P gpio_dm2[30] O *P gpio_holdover[30] O -*P gpio_out[30] O *P gpio_vtrip_sel[30] O *P gpio_ib_mode_sel[30] O +*P gpio_oeb[30] O *P gpio_loopback_zero[30] I *CAP -1 gpio_slow_sel[30] 0.000496264 -2 gpio_dm1[30] 3.40276e-05 -3 gpio_analog_en[30] 2.48801e-05 -4 gpio_dm0[30] 1.8077e-05 -5 gpio_analog_pol[30] 4.03138e-05 -6 gpio_analog_sel[30] 4.40302e-05 -7 gpio_dm2[30] 3.28831e-05 -8 gpio_holdover[30] 2.87955e-05 -9 gpio_out[30] 4.9643e-05 -10 gpio_vtrip_sel[30] 5.13096e-05 -11 gpio_ib_mode_sel[30] 0.000182399 -12 gpio_loopback_zero[30] 0.00179531 -13 *112:115 0.000830649 -14 *112:105 0.000488349 -15 *112:95 0.000355662 -16 *112:85 0.000949888 -17 *112:75 0.000953605 -18 *112:65 0.000493466 -19 *112:49 0.000472185 -20 *112:37 0.000650357 -21 *112:27 0.000545336 -22 *112:15 0.0020283 -23 gpio_analog_pol[30] gpio_inp_dis[30] 1.6303e-05 -24 gpio_ib_mode_sel[30] gpio_oeb[30] 1.20892e-05 -25 *112:15 gpio_inp_dis[30] 0.000555552 -26 *112:15 *251:13 0.00123572 -27 *112:37 gpio_inp_dis[30] 0.000241999 -28 *112:65 gpio_inp_dis[30] 0.000150029 -29 *112:85 gpio_inp_dis[30] 0.000342844 +1 gpio_slow_sel[30] 0.000801919 +2 gpio_analog_en[30] 6.12277e-05 +3 gpio_dm0[30] 3.75582e-05 +4 gpio_analog_pol[30] 5.54556e-05 +5 gpio_analog_sel[30] 8.36646e-05 +6 gpio_holdover[30] 2.55353e-05 +7 gpio_vtrip_sel[30] 3.24935e-05 +8 gpio_ib_mode_sel[30] 2.22256e-05 +9 gpio_oeb[30] 7.20143e-05 +10 gpio_loopback_zero[30] 0.000849565 +11 *112:103 0.00102626 +12 *112:93 0.000375143 +13 *112:83 0.000967203 +14 *112:69 0.00122226 +15 *112:45 0.00101888 +16 *112:33 0.000787629 +17 *112:23 0.00035981 +18 *112:11 0.00109605 +19 gpio_analog_pol[30] gpio_inp_dis[30] 1.2976e-05 +20 gpio_analog_sel[30] gpio_dm2[30] 3.37651e-06 +21 gpio_holdover[30] gpio_out[30] 1.83293e-05 +22 gpio_slow_sel[30] *271:9 0 +23 gpio_slow_sel[30] *272:17 0.000277518 +24 *112:11 *145:13 0.00124113 +25 *112:11 *273:9 0.00304904 +26 *112:23 *272:9 0 +27 *112:33 *272:9 0 +28 *112:45 *271:9 0 +29 *112:45 *272:9 0 +30 *112:69 gpio_dm2[30] 7.97123e-05 +31 *112:69 gpio_out[30] 3.6843e-06 +32 *112:69 *145:13 0.000242593 +33 *112:69 *145:29 0.000130986 +34 *112:69 *271:9 0 +35 *112:69 *272:17 0.000334347 +36 *112:83 *271:9 0 +37 *112:83 *272:17 0.000393165 +38 *112:93 *271:9 0 +39 *112:103 *271:9 0 *RES -1 gpio_loopback_zero[30] *112:15 32.3981 -2 *112:15 gpio_ib_mode_sel[30] 10.9377 -3 *112:15 *112:27 0.844107 -4 *112:27 gpio_vtrip_sel[30] 8.1568 -5 *112:27 *112:37 9.67357 -6 *112:37 gpio_out[30] 8.1568 -7 *112:37 *112:49 11.0036 -8 *112:49 gpio_holdover[30] 0.1568 -9 *112:49 *112:65 17.1984 -10 *112:65 gpio_dm2[30] 0.1568 -11 *112:65 *112:75 11.48 -12 *112:75 gpio_analog_sel[30] 8.1568 -13 *112:75 *112:85 15.8671 -14 *112:85 gpio_analog_pol[30] 8.1568 -15 *112:85 *112:95 3.48 -16 *112:95 gpio_dm0[30] 8.1568 -17 *112:95 *112:105 3.48 -18 *112:105 gpio_analog_en[30] 8.1568 -19 *112:105 *112:115 6.33857 -20 *112:115 gpio_dm1[30] 8.1568 -21 *112:115 gpio_slow_sel[30] 17.8304 +1 gpio_loopback_zero[30] *112:11 23.2231 +2 *112:11 gpio_oeb[30] 0.199733 +3 *112:11 *112:23 11.48 +4 *112:23 gpio_ib_mode_sel[30] 8.1568 +5 *112:23 *112:33 3.48 +6 *112:33 gpio_vtrip_sel[30] 8.1568 +7 *112:33 *112:45 20.5321 +8 *112:45 gpio_holdover[30] 0.1568 +9 *112:45 *112:69 27.6961 +10 *112:69 gpio_analog_sel[30] 8.3612 +11 *112:69 *112:83 15.9034 +12 *112:83 gpio_analog_pol[30] 8.1568 +13 *112:83 *112:93 3.48 +14 *112:93 gpio_dm0[30] 8.1568 +15 *112:93 *112:103 3.48 +16 *112:103 gpio_analog_en[30] 8.1568 +17 *112:103 gpio_slow_sel[30] 24.0239 *END -*D_NET *113 0.0131724 +*D_NET *113 0.0221277 *CONN -*P gpio_slow_sel[31] O -*P gpio_dm1[31] O *P gpio_analog_en[31] O +*P gpio_slow_sel[31] O *P gpio_dm0[31] O *P gpio_analog_pol[31] O *P gpio_analog_sel[31] O -*P gpio_dm2[31] O *P gpio_holdover[31] O -*P gpio_out[31] O *P gpio_vtrip_sel[31] O *P gpio_ib_mode_sel[31] O +*P gpio_oeb[31] O *P gpio_loopback_zero[31] I *CAP -1 gpio_slow_sel[31] 0.000608039 -2 gpio_dm1[31] 7.38858e-05 -3 gpio_analog_en[31] 7.05105e-05 -4 gpio_dm0[31] 1.8077e-05 -5 gpio_analog_pol[31] 2.91607e-05 -6 gpio_analog_sel[31] 3.24935e-05 -7 gpio_dm2[31] 1.8077e-05 -8 gpio_holdover[31] 1.78505e-05 -9 gpio_out[31] 3.77244e-05 -10 gpio_vtrip_sel[31] 3.24935e-05 -11 gpio_ib_mode_sel[31] 2.49501e-05 -12 gpio_loopback_zero[31] 0.00156148 -13 *113:111 0.00100227 -14 *113:101 0.000671935 -15 *113:89 0.000473631 -16 *113:77 0.000938735 -17 *113:67 0.000942068 -18 *113:57 0.000367021 -19 *113:47 0.000338241 -20 *113:37 0.000627078 -21 *113:27 0.000650402 -22 *113:17 0.00176091 -23 gpio_analog_pol[31] gpio_inp_dis[31] 2.16266e-05 -24 gpio_ib_mode_sel[31] gpio_oeb[31] 1.25104e-05 -25 *113:17 gpio_inp_dis[31] 0.000166195 -26 *113:17 gpio_oeb[31] 1.31892e-05 -27 *113:17 *252:9 0.00217675 -28 *113:37 gpio_inp_dis[31] 0.000207907 -29 *113:77 gpio_inp_dis[31] 0.000277217 -30 *113:101 gpio_inp_dis[31] 0 +1 gpio_analog_en[31] 0.000323934 +2 gpio_slow_sel[31] 0.000461717 +3 gpio_dm0[31] 0.000131068 +4 gpio_analog_pol[31] 0.000147085 +5 gpio_analog_sel[31] 0.000168177 +6 gpio_holdover[31] 0.000148998 +7 gpio_vtrip_sel[31] 8.94249e-05 +8 gpio_ib_mode_sel[31] 5.16806e-05 +9 gpio_oeb[31] 4.71158e-05 +10 gpio_loopback_zero[31] 0.00156227 +11 *113:93 0.00144723 +12 *113:77 0.00105526 +13 *113:67 0.000885795 +14 *113:57 0.00110978 +15 *113:47 0.00132843 +16 *113:35 0.00104503 +17 *113:27 0.000535056 +18 *113:19 0.00185107 +19 gpio_analog_en[31] gpio_dm1[31] 0.000442621 +20 gpio_analog_en[31] *272:9 0 +21 gpio_analog_pol[31] gpio_inp_dis[31] 2.90018e-05 +22 gpio_analog_sel[31] gpio_dm2[31] 2.40416e-05 +23 gpio_holdover[31] gpio_dm2[31] 2.16937e-05 +24 gpio_holdover[31] gpio_out[31] 6.35274e-05 +25 gpio_slow_sel[31] *272:9 0 +26 *113:19 *146:13 0.00180095 +27 *113:19 *273:9 0.000754676 +28 *113:27 *273:9 0.000399603 +29 *113:35 *273:9 0.000399603 +30 *113:47 *270:9 0.000105239 +31 *113:47 *271:9 0.000115866 +32 *113:47 *272:9 0.000269731 +33 *113:47 *273:9 0.000984094 +34 *113:47 *277:9 0 +35 *113:57 *273:9 0.000517811 +36 *113:57 *277:9 0 +37 *113:67 *268:9 0.00014399 +38 *113:67 *269:9 0.00014399 +39 *113:67 *270:9 0.000175669 +40 *113:67 *271:9 0.000193407 +41 *113:67 *272:9 0.000450244 +42 *113:67 *273:9 0.0012362 +43 *113:67 *277:9 0 +44 *113:77 *273:9 0.000251605 +45 *113:77 *277:9 0 +46 *113:93 gpio_dm1[31] 2.80038e-05 +47 *113:93 *270:9 0.000114393 +48 *113:93 *271:9 0.000125944 +49 *113:93 *272:9 0.000146596 +50 *113:93 *273:9 0.000800066 +51 *113:93 *277:9 0 *RES -1 gpio_loopback_zero[31] *113:17 32.8111 -2 *113:17 gpio_ib_mode_sel[31] 8.1568 -3 *113:17 *113:27 3.48 -4 *113:27 gpio_vtrip_sel[31] 8.1568 -5 *113:27 *113:37 9.67357 -6 *113:37 gpio_out[31] 8.1568 -7 *113:37 *113:47 3.00357 -8 *113:47 gpio_holdover[31] 8.1568 -9 *113:47 *113:57 3.48 -10 *113:57 gpio_dm2[31] 8.1568 -11 *113:57 *113:67 3.48 -12 *113:67 gpio_analog_sel[31] 8.1568 -13 *113:67 *113:77 15.8671 -14 *113:77 gpio_analog_pol[31] 8.1568 -15 *113:77 *113:89 11.48 -16 *113:89 gpio_dm0[31] 0.1568 -17 *113:89 *113:101 8.92773 -18 *113:101 gpio_analog_en[31] 8.37147 -19 *113:101 *113:111 1.17227 -20 *113:111 gpio_dm1[31] 8.37147 -21 *113:111 gpio_slow_sel[31] 10.1448 +1 gpio_loopback_zero[31] *113:19 24.1191 +2 *113:19 gpio_oeb[31] 0.371467 +3 *113:19 *113:27 0.657067 +4 *113:27 gpio_ib_mode_sel[31] 0.371467 +5 *113:27 *113:35 0.657067 +6 *113:35 gpio_vtrip_sel[31] 0.371467 +7 *113:35 *113:47 10.5163 +8 *113:47 gpio_holdover[31] 8.5432 +9 *113:47 *113:57 1.25813 +10 *113:57 gpio_analog_sel[31] 8.5432 +11 *113:57 *113:67 2.8896 +12 *113:67 gpio_analog_pol[31] 8.5432 +13 *113:67 *113:77 0.657067 +14 *113:77 gpio_dm0[31] 8.5432 +15 *113:77 *113:93 18.3436 +16 *113:93 gpio_slow_sel[31] 17.1209 +17 *113:93 gpio_analog_en[31] 16.4477 *END -*D_NET *114 0.0143456 +*D_NET *114 0.0173296 *CONN -*P gpio_holdover[32] O *P gpio_slow_sel[32] O -*P gpio_dm1[32] O *P gpio_analog_en[32] O *P gpio_dm0[32] O *P gpio_analog_pol[32] O *P gpio_analog_sel[32] O -*P gpio_dm2[32] O -*P gpio_out[32] O +*P gpio_holdover[32] O *P gpio_vtrip_sel[32] O *P gpio_ib_mode_sel[32] O +*P gpio_oeb[32] O *P gpio_loopback_zero[32] I *CAP -1 gpio_holdover[32] 0.000101062 -2 gpio_slow_sel[32] 0.000686196 -3 gpio_dm1[32] 2.73562e-05 -4 gpio_analog_en[32] 2.48801e-05 -5 gpio_dm0[32] 1.8077e-05 -6 gpio_analog_pol[32] 4.03138e-05 -7 gpio_analog_sel[32] 5.01095e-05 -8 gpio_dm2[32] 2.92739e-05 -9 gpio_out[32] 4.9643e-05 -10 gpio_vtrip_sel[32] 9.00618e-05 -11 gpio_ib_mode_sel[32] 4.34081e-05 -12 gpio_loopback_zero[32] 0.00193888 -13 *114:109 0.00100255 -14 *114:97 0.00047699 -15 *114:87 0.000355662 -16 *114:77 0.000949888 -17 *114:67 0.000959684 -18 *114:57 0.000378218 -19 *114:55 0.000432812 -20 *114:45 0.000633878 -21 *114:31 0.00074854 -22 *114:17 0.00221381 -23 gpio_analog_pol[32] gpio_inp_dis[32] 1.6303e-05 -24 *114:17 gpio_inp_dis[32] 0.000217972 -25 *114:17 gpio_oeb[32] 2.96025e-05 -26 *114:17 *253:13 0.00190638 -27 *114:31 gpio_inp_dis[32] 0.000159344 -28 *114:45 gpio_inp_dis[32] 0.000421829 -29 *114:77 gpio_inp_dis[32] 0.000342844 +1 gpio_slow_sel[32] 4.95786e-05 +2 gpio_analog_en[32] 4.90689e-05 +3 gpio_dm0[32] 3.27954e-05 +4 gpio_analog_pol[32] 5.49523e-05 +5 gpio_analog_sel[32] 6.38094e-05 +6 gpio_holdover[32] 9.48101e-05 +7 gpio_vtrip_sel[32] 8.94249e-05 +8 gpio_ib_mode_sel[32] 5.13643e-05 +9 gpio_oeb[32] 6.1597e-05 +10 gpio_loopback_zero[32] 0.00181107 +11 *114:121 0.000835631 +12 *114:95 0.000938775 +13 *114:85 0.000251276 +14 *114:75 0.00063322 +15 *114:65 0.00105347 +16 *114:51 0.00138093 +17 *114:41 0.0010823 +18 *114:31 0.000568469 +19 *114:17 0.00215679 +20 gpio_analog_en[32] gpio_dm1[32] 0 +21 gpio_analog_pol[32] gpio_inp_dis[32] 2.16266e-05 +22 gpio_analog_sel[32] gpio_dm2[32] 2.16937e-05 +23 gpio_holdover[32] gpio_out[32] 4.66586e-05 +24 gpio_holdover[32] *147:19 2.47419e-05 +25 *114:17 *147:19 0.002754 +26 *114:31 *147:19 0.00014108 +27 *114:41 *147:19 0.000139071 +28 *114:51 *147:19 0.00053695 +29 *114:51 *277:9 0 +30 *114:65 *147:19 0.000128295 +31 *114:65 *277:9 0 +32 *114:75 gpio_dm1[32] 0.000227173 +33 *114:75 *147:31 0.00102037 +34 *114:75 *271:9 0 +35 *114:85 gpio_dm1[32] 0.000255651 +36 *114:85 *271:9 0 +37 *114:95 gpio_dm1[32] 0.000260028 +38 *114:95 *271:9 0 +39 *114:121 gpio_dm1[32] 0.000492937 +40 *114:121 *271:9 0 +41 *114:121 *277:9 0 *RES -1 gpio_loopback_zero[32] *114:17 25.9867 -2 *114:17 gpio_ib_mode_sel[32] 0.303333 -3 *114:17 *114:31 8.9324 -4 *114:31 gpio_vtrip_sel[32] 8.37147 -5 *114:31 *114:45 10.044 -6 *114:45 gpio_out[32] 0.1568 -7 *114:45 *114:55 11.0036 -8 *114:55 *114:57 3.48 -9 *114:57 gpio_dm2[32] 8.1568 -10 *114:57 *114:67 3.48 -11 *114:67 gpio_analog_sel[32] 8.1568 -12 *114:67 *114:77 15.8671 -13 *114:77 gpio_analog_pol[32] 8.1568 -14 *114:77 *114:87 3.48 -15 *114:87 gpio_dm0[32] 8.1568 -16 *114:87 *114:97 3.48 -17 *114:97 gpio_analog_en[32] 8.1568 -18 *114:97 *114:109 14.3386 -19 *114:109 gpio_dm1[32] 0.1568 -20 *114:109 gpio_slow_sel[32] 39.4008 -21 *114:55 gpio_holdover[32] 8.8641 +1 gpio_loopback_zero[32] *114:17 25.4789 +2 *114:17 gpio_oeb[32] 0.301467 +3 *114:17 *114:31 8.83907 +4 *114:31 gpio_ib_mode_sel[32] 8.37147 +5 *114:31 *114:41 0.657067 +6 *114:41 gpio_vtrip_sel[32] 8.37147 +7 *114:41 *114:51 2.28853 +8 *114:51 gpio_holdover[32] 8.37147 +9 *114:51 *114:65 9.44293 +10 *114:65 gpio_analog_sel[32] 0.242667 +11 *114:65 *114:75 23.8671 +12 *114:75 gpio_analog_pol[32] 8.24267 +13 *114:75 *114:85 3.48 +14 *114:85 gpio_dm0[32] 8.24267 +15 *114:85 *114:95 3.48 +16 *114:95 gpio_analog_en[32] 8.24267 +17 *114:95 *114:121 45.9566 +18 *114:121 gpio_slow_sel[32] 8.1568 *END -*D_NET *115 0.0125067 +*D_NET *115 0.0177458 *CONN *P gpio_slow_sel[33] O -*P gpio_dm1[33] O -*P gpio_analog_en[33] O -*P gpio_dm0[33] O *P gpio_analog_pol[33] O +*P gpio_dm0[33] O +*P gpio_analog_en[33] O *P gpio_analog_sel[33] O -*P gpio_dm2[33] O *P gpio_holdover[33] O -*P gpio_out[33] O *P gpio_vtrip_sel[33] O *P gpio_ib_mode_sel[33] O +*P gpio_oeb[33] O *P gpio_loopback_zero[33] I *CAP -1 gpio_slow_sel[33] 0.000496264 -2 gpio_dm1[33] 3.40276e-05 -3 gpio_analog_en[33] 2.48801e-05 -4 gpio_dm0[33] 2.28765e-05 -5 gpio_analog_pol[33] 2.19633e-05 -6 gpio_analog_sel[33] 2.37432e-05 -7 gpio_dm2[33] 1.8077e-05 -8 gpio_holdover[33] 1.78505e-05 -9 gpio_out[33] 3.77244e-05 -10 gpio_vtrip_sel[33] 2.64142e-05 -11 gpio_ib_mode_sel[33] 4.04679e-05 -12 gpio_loopback_zero[33] 0.0021376 -13 *115:123 0.000830649 -14 *115:113 0.000499709 -15 *115:103 0.000371821 -16 *115:93 0.000956181 -17 *115:71 0.000957961 -18 *115:61 0.000355662 -19 *115:51 0.000326881 -20 *115:41 0.000627078 -21 *115:31 0.000632839 -22 *115:17 0.00234105 -23 gpio_analog_pol[33] gpio_inp_dis[33] 2.49287e-05 -24 gpio_ib_mode_sel[33] gpio_oeb[33] 4.45441e-05 -25 *115:17 gpio_inp_dis[33] 1.21157e-05 -26 *115:17 *254:13 0.000643821 -27 *115:93 gpio_inp_dis[33] 0.000979568 +1 gpio_slow_sel[33] 0.00079633 +2 gpio_analog_pol[33] 0.000209818 +3 gpio_dm0[33] 1.02279e-05 +4 gpio_analog_en[33] 2.79338e-05 +5 gpio_analog_sel[33] 5.97823e-05 +6 gpio_holdover[33] 5.759e-05 +7 gpio_vtrip_sel[33] 3.42295e-05 +8 gpio_ib_mode_sel[33] 8.55119e-06 +9 gpio_oeb[33] 1.84221e-05 +10 gpio_loopback_zero[33] 0.0017351 +11 *115:101 0.000422771 +12 *115:85 0.00034524 +13 *115:81 0.00177637 +14 *115:69 0.00125442 +15 *115:57 0.000967426 +16 *115:47 0.000839687 +17 *115:31 0.000396457 +18 *115:19 0.00191663 +19 gpio_analog_en[33] gpio_dm1[33] 0 +20 gpio_analog_pol[33] gpio_inp_dis[33] 2.05213e-05 +21 gpio_analog_pol[33] *270:9 0 +22 gpio_analog_sel[33] gpio_dm2[33] 1.50005e-05 +23 gpio_holdover[33] gpio_dm2[33] 1.3094e-05 +24 gpio_holdover[33] gpio_out[33] 1.6303e-05 +25 gpio_slow_sel[33] gpio_dm1[33] 0.000472345 +26 gpio_slow_sel[33] *268:9 0.00014399 +27 gpio_slow_sel[33] *269:9 0.00014399 +28 gpio_slow_sel[33] *270:9 0.000287981 +29 *115:19 *148:15 0.00255633 +30 *115:31 *270:9 0 +31 *115:47 *148:15 0.000308784 +32 *115:57 *148:15 0.000241999 +33 *115:57 *270:9 0 +34 *115:69 *270:9 0 +35 *115:81 gpio_dm1[33] 0.000733061 +36 *115:81 *148:31 0.00104185 +37 *115:81 *268:9 0.000207923 +38 *115:81 *269:9 0.000207923 +39 *115:81 *270:9 0.000350585 +40 *115:101 gpio_dm1[33] 0.000107127 *RES -1 gpio_loopback_zero[33] *115:17 25.6469 -2 *115:17 gpio_ib_mode_sel[33] 0.290267 -3 *115:17 *115:31 11.2884 -4 *115:31 gpio_vtrip_sel[33] 8.1568 -5 *115:31 *115:41 9.67357 -6 *115:41 gpio_out[33] 8.1568 -7 *115:41 *115:51 3.00357 -8 *115:51 gpio_holdover[33] 8.1568 -9 *115:51 *115:61 3.48 -10 *115:61 gpio_dm2[33] 8.1568 -11 *115:61 *115:71 3.48 -12 *115:71 gpio_analog_sel[33] 8.1568 -13 *115:71 *115:93 28.4292 -14 *115:93 gpio_analog_pol[33] 0.1568 -15 *115:93 *115:103 11.48 -16 *115:103 gpio_dm0[33] 8.1568 -17 *115:103 *115:113 3.48 -18 *115:113 gpio_analog_en[33] 8.1568 -19 *115:113 *115:123 6.33857 -20 *115:123 gpio_dm1[33] 8.1568 -21 *115:123 gpio_slow_sel[33] 17.8304 +1 gpio_loopback_zero[33] *115:19 25.0244 +2 *115:19 gpio_oeb[33] 0.1568 +3 *115:19 *115:31 19.48 +4 *115:31 gpio_ib_mode_sel[33] 0.1568 +5 *115:31 *115:47 1.13867 +6 *115:47 gpio_vtrip_sel[33] 0.1568 +7 *115:47 *115:57 20.5321 +8 *115:57 gpio_holdover[33] 8.1568 +9 *115:57 *115:69 14.815 +10 *115:69 gpio_analog_sel[33] 0.1568 +11 *115:69 *115:81 12.3624 +12 *115:81 *115:85 8.27067 +13 *115:85 gpio_analog_en[33] 0.1568 +14 *115:85 *115:101 1.13867 +15 *115:101 gpio_dm0[33] 0.1568 +16 *115:101 gpio_analog_pol[33] 19.6368 +17 *115:81 gpio_slow_sel[33] 11.2611 *END -*D_NET *116 0.0132552 +*D_NET *116 0.0149736 *CONN -*P gpio_analog_pol[34] O -*P gpio_analog_en[34] O *P gpio_slow_sel[34] O -*P gpio_dm1[34] O +*P gpio_analog_en[34] O *P gpio_dm0[34] O +*P gpio_analog_pol[34] O *P gpio_analog_sel[34] O -*P gpio_dm2[34] O *P gpio_holdover[34] O -*P gpio_out[34] O *P gpio_vtrip_sel[34] O *P gpio_ib_mode_sel[34] O +*P gpio_oeb[34] O *P gpio_loopback_zero[34] I *CAP -1 gpio_analog_pol[34] 0.00010096 -2 gpio_analog_en[34] 4.59889e-05 -3 gpio_slow_sel[34] 0.000608039 -4 gpio_dm1[34] 8.3082e-05 -5 gpio_dm0[34] 1.8077e-05 -6 gpio_analog_sel[34] 3.24935e-05 -7 gpio_dm2[34] 1.8077e-05 -8 gpio_holdover[34] 1.78505e-05 -9 gpio_out[34] 3.77244e-05 -10 gpio_vtrip_sel[34] 4.76525e-05 -11 gpio_ib_mode_sel[34] 3.76536e-05 -12 gpio_loopback_zero[34] 0.00189079 -13 *116:101 0.00108945 -14 *116:95 0.000632757 -15 *116:83 0.000369628 -16 *116:81 0.000987815 -17 *116:71 0.000919349 -18 *116:61 0.000355662 -19 *116:51 0.000349601 -20 *116:41 0.000638438 -21 *116:31 0.000654478 -22 *116:21 0.00209183 -23 gpio_analog_pol[34] gpio_inp_dis[34] 3.45916e-05 -24 gpio_ib_mode_sel[34] gpio_oeb[34] 1.60142e-05 -25 *116:21 gpio_inp_dis[34] 0.000199366 -26 *116:21 gpio_oeb[34] 5.67954e-06 -27 *116:21 *255:9 0.00146967 -28 *116:41 gpio_inp_dis[34] 0.000207907 -29 *116:81 gpio_inp_dis[34] 0.000294545 +1 gpio_slow_sel[34] 0.00077563 +2 gpio_analog_en[34] 6.8947e-05 +3 gpio_dm0[34] 4.19035e-05 +4 gpio_analog_pol[34] 9.10842e-05 +5 gpio_analog_sel[34] 9.24469e-05 +6 gpio_holdover[34] 9.56542e-05 +7 gpio_vtrip_sel[34] 8.54738e-05 +8 gpio_ib_mode_sel[34] 4.93089e-05 +9 gpio_oeb[34] 4.99218e-05 +10 gpio_loopback_zero[34] 4.08584e-05 +11 *116:109 0.000973604 +12 *116:95 0.000278147 +13 *116:81 0.000884811 +14 *116:67 0.00122233 +15 *116:53 0.000957492 +16 *116:39 0.000682032 +17 *116:23 0.000385605 +18 *116:9 0.00213448 +19 *116:7 0.00196721 +20 gpio_analog_en[34] gpio_dm1[34] 0 +21 gpio_analog_pol[34] gpio_dm1[34] 3.69307e-06 +22 gpio_analog_pol[34] gpio_inp_dis[34] 1.83293e-05 +23 gpio_analog_sel[34] gpio_dm2[34] 1.50005e-05 +24 gpio_dm0[34] gpio_dm1[34] 2.64769e-06 +25 gpio_holdover[34] gpio_out[34] 1.5186e-05 +26 gpio_holdover[34] *149:19 7.06625e-05 +27 gpio_slow_sel[34] gpio_dm1[34] 0.000484696 +28 gpio_slow_sel[34] *269:9 0 +29 gpio_vtrip_sel[34] *149:19 3.89602e-05 +30 *116:9 *149:19 0.000887409 +31 *116:9 *269:9 0 +32 *116:23 *269:9 0 +33 *116:39 *149:19 0.000262834 +34 *116:53 *149:19 0.00090546 +35 *116:67 *149:19 0.00018902 +36 *116:81 gpio_dm1[34] 0.000230564 +37 *116:81 *149:31 0.000393165 +38 *116:95 gpio_dm1[34] 0.000293149 +39 *116:109 gpio_dm1[34] 0.000285843 *RES -1 gpio_loopback_zero[34] *116:21 25.4705 -2 *116:21 gpio_ib_mode_sel[34] 0.1568 -3 *116:21 *116:31 11.48 -4 *116:31 gpio_vtrip_sel[34] 8.1568 -5 *116:31 *116:41 9.67357 -6 *116:41 gpio_out[34] 8.1568 -7 *116:41 *116:51 3.00357 -8 *116:51 gpio_holdover[34] 8.1568 -9 *116:51 *116:61 3.48 -10 *116:61 gpio_dm2[34] 8.1568 -11 *116:61 *116:71 3.48 -12 *116:71 gpio_analog_sel[34] 8.1568 -13 *116:71 *116:81 15.8671 -14 *116:81 *116:83 3.48 -15 *116:83 gpio_dm0[34] 8.1568 -16 *116:83 *116:95 11.713 -17 *116:95 *116:101 9.40093 -18 *116:101 gpio_dm1[34] 8.37147 -19 *116:101 gpio_slow_sel[34] 10.1448 -20 *116:95 gpio_analog_en[34] 0.297733 -21 *116:81 gpio_analog_pol[34] 8.8641 +1 gpio_loopback_zero[34] *116:7 8.1568 +2 *116:7 *116:9 42.9459 +3 *116:9 gpio_oeb[34] 8.1568 +4 *116:9 *116:23 10.8158 +5 *116:23 gpio_ib_mode_sel[34] 0.308933 +6 *116:23 *116:39 8.93147 +7 *116:39 gpio_vtrip_sel[34] 8.33507 +8 *116:39 *116:53 2.21387 +9 *116:53 gpio_holdover[34] 8.36307 +10 *116:53 *116:67 1.32533 +11 *116:67 gpio_analog_sel[34] 8.3276 +12 *116:67 *116:81 2.84853 +13 *116:81 gpio_analog_pol[34] 8.33693 +14 *116:81 *116:95 0.690667 +15 *116:95 gpio_dm0[34] 8.32013 +16 *116:95 *116:109 0.690667 +17 *116:109 gpio_analog_en[34] 8.35373 +18 *116:109 gpio_slow_sel[34] 31.8629 *END -*D_NET *117 0.0152847 +*D_NET *117 0.0159885 *CONN *P gpio_slow_sel[35] O *P gpio_dm1[35] O @@ -2976,12 +3043,12 @@ resetb_l I 14 *117:117 0.000792522 15 *117:103 0.000584155 16 *117:89 0.000842174 -17 *117:75 0.000894228 -18 *117:65 0.000353266 -19 *117:55 0.00032331 -20 *117:45 0.000545703 -21 *117:31 0.00067085 -22 *117:19 0.00209979 +17 *117:75 0.000924771 +18 *117:65 0.000414353 +19 *117:55 0.000380034 +20 *117:45 0.000660241 +21 *117:31 0.000791506 +22 *117:19 0.00213209 23 gpio_analog_pol[35] gpio_inp_dis[35] 2.05213e-05 24 *117:19 gpio_inp_dis[35] 0.000122793 25 *117:19 gpio_oeb[35] 1.96951e-05 @@ -2993,6 +3060,7 @@ resetb_l I 31 *117:65 gpio_inp_dis[35] 0.000251605 32 *117:75 gpio_inp_dis[35] 0.000251605 33 *117:89 gpio_inp_dis[35] 0.000989758 +34 *117:89 *268:9 0.000287981 *RES 1 gpio_loopback_zero[35] *117:19 25.3529 2 *117:19 gpio_ib_mode_sel[35] 0.1568 @@ -3017,7 +3085,7 @@ resetb_l I 21 *117:131 gpio_slow_sel[35] 10.0617 *END -*D_NET *118 0.013416 +*D_NET *118 0.0135179 *CONN *P gpio_slow_sel[36] O *P gpio_dm1[36] O @@ -3044,8 +3112,8 @@ resetb_l I 10 gpio_vtrip_sel[36] 4.91248e-05 11 gpio_ib_mode_sel[36] 5.58246e-05 12 gpio_loopback_zero[36] 0.00238104 -13 *118:129 0.00102394 -14 *118:109 0.000722378 +13 *118:129 0.00107493 +14 *118:109 0.000773362 15 *118:93 0.000381238 16 *118:81 0.000938719 17 *118:71 0.000959667 @@ -3056,10 +3124,18 @@ resetb_l I 22 *118:19 0.00261369 23 gpio_analog_pol[36] gpio_inp_dis[36] 2.16266e-05 24 gpio_ib_mode_sel[36] gpio_oeb[36] 1.50005e-05 -25 *118:19 gpio_inp_dis[36] 0.000314728 -26 *118:19 *257:9 0.000645254 -27 *118:41 gpio_inp_dis[36] 0.000241999 -28 *118:81 gpio_inp_dis[36] 0.000302506 +25 gpio_slow_sel[36] *268:9 0 +26 *118:19 gpio_inp_dis[36] 0.000314728 +27 *118:19 *257:9 0.000645254 +28 *118:31 *268:9 0 +29 *118:41 gpio_inp_dis[36] 0.000241999 +30 *118:41 *268:9 0 +31 *118:51 *268:9 0 +32 *118:61 *268:9 0 +33 *118:71 *268:9 0 +34 *118:81 gpio_inp_dis[36] 0.000302506 +35 *118:81 *268:9 0 +36 *118:93 *268:9 0 *RES 1 gpio_loopback_zero[36] *118:19 25.6563 2 *118:19 gpio_ib_mode_sel[36] 0.239867 @@ -3329,15 +3405,15 @@ resetb_l I 22 gpio_holdover[3] gpio_dm2[3] 1.68383e-05 23 gpio_holdover[3] gpio_out[3] 2.05329e-05 24 gpio_slow_sel[3] gpio_dm1[3] 0.000506979 -25 *122:17 *139:9 0.00106652 -26 *122:19 *139:9 0.000279045 -27 *122:21 *139:9 0.000279045 -28 *122:23 *139:9 0.000941459 -29 *122:31 *139:9 0.000300196 -30 *122:31 *139:11 0.000296619 +25 *122:17 *150:9 0.00106652 +26 *122:19 *150:9 0.000279045 +27 *122:21 *150:9 0.000279045 +28 *122:23 *150:9 0.000941459 +29 *122:31 *150:9 0.000300196 +30 *122:31 *150:11 0.000296619 31 *122:39 gpio_dm1[3] 0.000245189 32 *122:39 gpio_dm2[3] 0 -33 *122:39 *139:11 0.000945541 +33 *122:39 *150:11 0.000945541 34 *122:41 gpio_dm1[3] 0.00028031 35 *122:43 gpio_dm1[3] 0.000273004 *RES @@ -3681,12 +3757,12 @@ resetb_l I 22 gpio_holdover[4] gpio_dm2[4] 1.89257e-05 23 gpio_holdover[4] gpio_out[4] 2.62729e-05 24 gpio_slow_sel[4] gpio_dm1[4] 0.000489022 -25 *127:9 *140:9 0.000311873 -26 *127:21 *140:9 0.000943591 -27 *127:23 *140:9 0.000305903 -28 *127:23 *140:11 0.000266291 +25 *127:9 *151:9 0.000311873 +26 *127:21 *151:9 0.000943591 +27 *127:23 *151:9 0.000305903 +28 *127:23 *151:11 0.000266291 29 *127:25 gpio_dm1[4] 0.000210482 -30 *127:25 *140:11 0.00103142 +30 *127:25 *151:11 0.00103142 31 *127:27 gpio_dm1[4] 0.000279045 32 *127:29 gpio_dm1[4] 0.000279045 *RES @@ -3745,12 +3821,12 @@ resetb_l I 21 gpio_analog_pol[5] gpio_inp_dis[5] 1.93441e-05 22 gpio_analog_sel[5] gpio_dm2[5] 1.30913e-05 23 gpio_holdover[5] gpio_out[5] 2.16353e-05 -24 gpio_holdover[5] *141:13 1.30444e-06 -25 gpio_holdover[5] *141:27 1.44027e-05 +24 gpio_holdover[5] *152:13 1.30444e-06 +25 gpio_holdover[5] *152:27 1.44027e-05 26 gpio_slow_sel[5] gpio_dm1[5] 0.000370222 -27 *128:21 *141:13 0.00060844 +27 *128:21 *152:13 0.00060844 28 *128:43 gpio_dm1[5] 0.000253389 -29 *128:43 *141:27 0.000829841 +29 *128:43 *152:27 0.000829841 30 *128:61 gpio_dm1[5] 0.000381412 *RES 1 gpio_loopback_zero[5] *128:21 44.0481 @@ -3809,11 +3885,11 @@ resetb_l I 21 gpio_analog_sel[6] gpio_dm2[6] 1.78301e-05 22 gpio_holdover[6] gpio_dm2[6] 1.78301e-05 23 gpio_holdover[6] gpio_out[6] 2.16353e-05 -24 *129:17 *142:9 0.000961556 -25 *129:33 *142:9 0.000207907 +24 *129:17 *153:9 0.000961556 +25 *129:33 *153:9 0.000207907 26 *129:53 gpio_dm1[6] 0.000190707 27 *129:53 gpio_inp_dis[6] 1.08303e-05 -28 *129:53 *142:11 0.000964198 +28 *129:53 *153:11 0.000964198 *RES 1 gpio_loopback_zero[6] *129:17 29.9895 2 *129:17 gpio_oeb[6] 8.8641 @@ -3869,11 +3945,11 @@ resetb_l I 20 gpio_analog_sel[7] gpio_dm2[7] 1.50156e-05 21 gpio_holdover[7] gpio_dm2[7] 1.50156e-05 22 gpio_holdover[7] gpio_out[7] 1.83467e-05 -23 gpio_slow_sel[7] *274:9 0.00106514 -24 *130:21 *143:9 0.000876201 -25 *130:21 *274:9 0.000586961 -26 *130:27 *274:9 0.000277518 -27 *130:31 *274:9 0.000393165 +23 gpio_slow_sel[7] *285:9 0.00106514 +24 *130:21 *154:9 0.000876201 +25 *130:21 *285:9 0.000586961 +26 *130:27 *285:9 0.000277518 +27 *130:31 *285:9 0.000393165 *RES 1 gpio_loopback_zero[7] *130:21 29.9487 2 *130:21 *130:23 3.48 @@ -3930,13 +4006,13 @@ resetb_l I 21 gpio_holdover[8] gpio_dm2[8] 1.50156e-05 22 gpio_holdover[8] gpio_out[8] 2.09463e-05 23 gpio_slow_sel[8] gpio_dm1[8] 0.000510535 -24 gpio_slow_sel[8] *274:9 0.0012503 -25 *131:17 *275:17 0.000467796 -26 *131:23 *275:17 0.000207907 +24 gpio_slow_sel[8] *285:9 0.0012503 +25 *131:17 *286:17 0.000467796 +26 *131:23 *286:17 0.000207907 27 *131:43 gpio_dm2[8] 1.17237e-05 -28 *131:43 *274:9 0.00128107 +28 *131:43 *285:9 0.00128107 29 *131:63 gpio_dm1[8] 0.000287663 -30 *131:63 *274:9 0.000300638 +30 *131:63 *285:9 0.000300638 *RES 1 gpio_loopback_zero[8] *131:17 29.0372 2 *131:17 *131:19 3.48 @@ -3957,7 +4033,7 @@ resetb_l I 17 *131:17 gpio_oeb[8] 8.1568 *END -*D_NET *132 0.0140646 +*D_NET *132 0.0140644 *CONN *P gpio_oeb[9] O *P gpio_ib_mode_sel[9] O @@ -3977,11 +4053,11 @@ resetb_l I 5 gpio_analog_sel[9] 8.01728e-05 6 gpio_analog_pol[9] 8.99469e-05 7 gpio_dm0[9] 7.91904e-05 -8 gpio_analog_en[9] 0.000107382 +8 gpio_analog_en[9] 0.00012123 9 gpio_slow_sel[9] 0.000627348 10 gpio_loopback_zero[9] 0.000913696 -11 *132:31 0.000844343 -12 *132:27 0.000286936 +11 *132:31 0.000844262 +12 *132:27 0.000273008 13 *132:23 0.000691911 14 *132:19 0.000796113 15 *132:15 0.000705182 @@ -3991,22 +4067,22 @@ resetb_l I 19 gpio_analog_en[9] gpio_dm1[9] 0 20 gpio_analog_pol[9] gpio_inp_dis[9] 1.83467e-05 21 gpio_analog_sel[9] gpio_dm2[9] 1.50156e-05 -22 gpio_analog_sel[9] *145:21 1.30466e-05 +22 gpio_analog_sel[9] *156:21 1.30466e-05 23 gpio_holdover[9] gpio_dm2[9] 1.50156e-05 24 gpio_holdover[9] gpio_out[9] 4.13233e-05 -25 gpio_slow_sel[9] *275:17 0.000621842 +25 gpio_slow_sel[9] *286:17 0.000621842 26 *132:9 gpio_out[10] 0.00110748 -27 *132:9 *145:21 0.000383683 -28 *132:11 *145:21 0.000273004 -29 *132:13 *145:21 0.000273004 -30 *132:15 *145:21 0.000984094 -31 *132:15 *275:17 0.000220879 -32 *132:19 *145:21 0.000291417 -33 *132:19 *275:17 0.000553166 -34 *132:23 *145:25 0.000393165 -35 *132:23 *275:17 0.000738261 -36 *132:27 *275:17 0.000159929 -37 *132:31 *275:17 0.000159929 +27 *132:9 *156:21 0.000383683 +28 *132:11 *156:21 0.000273004 +29 *132:13 *156:21 0.000273004 +30 *132:15 *156:21 0.000984094 +31 *132:15 *286:17 0.000220879 +32 *132:19 *156:21 0.000291417 +33 *132:19 *286:17 0.000553166 +34 *132:23 *156:25 0.000393165 +35 *132:23 *286:17 0.000738261 +36 *132:27 *286:17 0.000159929 +37 *132:31 *286:17 0.000159929 *RES 1 gpio_loopback_zero[9] *132:9 12.2075 2 *132:9 *132:11 0.657067 @@ -4094,7 +4170,7 @@ resetb_l I 7 *134:9 gpio_out[1] 8.37147 *END -*D_NET *135 0.00988315 +*D_NET *135 0.00969018 *CONN *P gpio_dm2[10] O *P gpio_dm1[10] O @@ -4104,9 +4180,9 @@ resetb_l I 1 gpio_dm2[10] 7.46309e-05 2 gpio_dm1[10] 0.000822684 3 gpio_inp_dis[10] 5.78586e-05 -4 gpio_loopback_one[10] 0.00160802 +4 gpio_loopback_one[10] 0.0015651 5 *135:29 0.00161639 -6 *135:23 0.0024185 +6 *135:23 0.00237558 7 gpio_dm1[10] gpio_out[10] 0.000287872 8 *135:23 gpio_out[10] 0.000495373 9 gpio_analog_en[10] gpio_dm1[10] 0 @@ -4114,15 +4190,14 @@ resetb_l I 11 gpio_analog_sel[10] gpio_dm2[10] 1.02521e-05 12 gpio_slow_sel[10] gpio_dm1[10] 0 13 *90:13 *135:23 0.000550537 -14 *90:23 *135:23 0.000107127 -15 *90:31 *135:23 0.000277518 -16 *90:41 gpio_dm2[10] 1.16525e-05 -17 *90:41 *135:23 0.000286442 -18 *90:45 gpio_dm1[10] 0.00027289 -19 *90:45 *135:23 0 -20 *90:45 *135:29 0.000393165 -21 *90:47 gpio_dm1[10] 0.000288894 -22 *90:51 gpio_dm1[10] 0.000288154 +14 *90:31 *135:23 0.000277518 +15 *90:41 gpio_dm2[10] 1.16525e-05 +16 *90:41 *135:23 0.000286442 +17 *90:45 gpio_dm1[10] 0.00027289 +18 *90:45 *135:23 0 +19 *90:45 *135:29 0.000393165 +20 *90:47 gpio_dm1[10] 0.000288894 +21 *90:51 gpio_dm1[10] 0.000288154 *RES 1 gpio_loopback_one[10] *135:23 40.6877 2 *135:23 *135:29 32.0691 @@ -4131,68 +4206,64 @@ resetb_l I 5 *135:23 gpio_dm2[10] 0.1568 *END -*D_NET *136 0.0107449 +*D_NET *136 0.00901229 *CONN *P gpio_dm2[11] O *P gpio_inp_dis[11] O *P gpio_dm1[11] O *P gpio_loopback_one[11] I *CAP -1 gpio_dm2[11] 0.000179568 -2 gpio_inp_dis[11] 0.000220443 -3 gpio_dm1[11] 0.000720958 -4 gpio_loopback_one[11] 0.00113329 -5 *136:11 0.0014532 -6 *136:9 0.00182465 -7 gpio_analog_en[11] gpio_dm1[11] 0 -8 gpio_analog_pol[11] gpio_inp_dis[11] 4.13233e-05 -9 gpio_analog_sel[11] gpio_dm2[11] 3.93393e-05 -10 gpio_holdover[11] gpio_dm2[11] 3.93393e-05 -11 gpio_slow_sel[11] gpio_dm1[11] 0.000511395 -12 *91:9 *136:9 0.000754708 -13 *91:11 *136:9 0.000264272 -14 *91:13 *136:9 0.000264272 -15 *91:15 *136:9 0.000981582 -16 *91:17 *136:9 0.000279934 -17 *91:17 *136:11 0.000255409 -18 *91:19 gpio_dm1[11] 0.000217656 -19 *91:19 *136:11 0.001035 -20 *91:21 gpio_dm1[11] 0.000264272 -21 *91:23 gpio_dm1[11] 0.000264272 +1 gpio_dm2[11] 0.000123018 +2 gpio_inp_dis[11] 0.000170098 +3 gpio_dm1[11] 0.000958963 +4 gpio_loopback_one[11] 0.00180011 +5 *136:11 0.00175482 +6 *136:9 0.00254889 +7 gpio_dm2[11] gpio_out[11] 0 +8 gpio_analog_en[11] gpio_dm1[11] 0 +9 gpio_analog_pol[11] gpio_inp_dis[11] 1.83467e-05 +10 gpio_analog_sel[11] gpio_dm2[11] 1.78301e-05 +11 gpio_holdover[11] gpio_dm2[11] 1.78301e-05 +12 *91:9 *136:9 0.000207907 +13 *91:15 *136:9 0.000207907 +14 *91:31 gpio_dm1[11] 0.000242277 +15 *91:31 gpio_inp_dis[11] 7.3716e-06 +16 *91:31 *136:11 0.000936921 *RES -1 gpio_loopback_one[11] *136:9 14.3616 +1 gpio_loopback_one[11] *136:9 14.1899 2 *136:9 *136:11 2.97547 -3 *136:11 gpio_dm1[11] 11.4328 -4 *136:11 gpio_inp_dis[11] 8.5432 -5 *136:9 gpio_dm2[11] 8.5432 +3 *136:11 gpio_dm1[11] 11.2611 +4 *136:11 gpio_inp_dis[11] 8.37147 +5 *136:9 gpio_dm2[11] 8.37147 *END -*D_NET *137 0.00991799 +*D_NET *137 0.00996413 *CONN *P gpio_dm2[12] O *P gpio_inp_dis[12] O *P gpio_dm1[12] O *P gpio_loopback_one[12] I *CAP -1 gpio_dm2[12] 0.000160415 -2 gpio_inp_dis[12] 0.000168755 -3 gpio_dm1[12] 0.000658078 -4 gpio_loopback_one[12] 0.00128719 -5 *137:11 0.00133863 -6 *137:9 0.0019594 -7 gpio_analog_pol[12] gpio_inp_dis[12] 1.5186e-05 -8 gpio_analog_sel[12] gpio_dm2[12] 1.64528e-05 -9 gpio_holdover[12] gpio_dm2[12] 1.57222e-05 -10 gpio_slow_sel[12] gpio_dm1[12] 0.000574962 -11 *92:9 *137:9 0.000225234 -12 *92:19 *137:9 0.000247447 -13 *92:21 *137:9 0.00100456 -14 *92:23 *137:9 0.000272919 -15 *92:23 *137:11 0.000236161 -16 *92:25 gpio_dm1[12] 0.000236161 -17 *92:25 *137:11 0.00105425 -18 *92:27 gpio_dm1[12] 0.000223236 -19 *92:29 gpio_dm1[12] 0.000223236 +1 gpio_dm2[12] 0.000137923 +2 gpio_inp_dis[12] 0.000148449 +3 gpio_dm1[12] 0.00063987 +4 gpio_loopback_one[12] 0.00136749 +5 *137:11 0.00130012 +6 *137:9 0.00201721 +7 gpio_analog_en[12] gpio_dm1[12] 0 +8 gpio_analog_pol[12] gpio_inp_dis[12] 2.05329e-05 +9 gpio_analog_sel[12] gpio_dm2[12] 2.12019e-05 +10 gpio_holdover[12] gpio_dm2[12] 2.04713e-05 +11 gpio_slow_sel[12] gpio_dm1[12] 0.000574962 +12 *92:9 *137:9 0.000225234 +13 *92:19 *137:9 0.000247447 +14 *92:21 *137:9 0.000997268 +15 *92:23 *137:9 0.000272919 +16 *92:23 *137:11 0.000236161 +17 *92:25 gpio_dm1[12] 0.000236161 +18 *92:25 *137:11 0.00105425 +19 *92:27 gpio_dm1[12] 0.000223236 +20 *92:29 gpio_dm1[12] 0.000223236 *RES 1 gpio_loopback_one[12] *137:9 14.1899 2 *137:9 *137:11 2.97547 @@ -4201,38 +4272,440 @@ resetb_l I 5 *137:9 gpio_dm2[12] 8.37147 *END -*D_NET *138 0.0104412 +*D_NET *138 0.0142232 +*CONN +*P gpio_dm1[24] O +*P gpio_inp_dis[24] O +*P gpio_dm2[24] O +*P gpio_loopback_one[24] I +*CAP +1 gpio_dm1[24] 0.000643818 +2 gpio_inp_dis[24] 6.3166e-05 +3 gpio_dm2[24] 0.000150962 +4 gpio_loopback_one[24] 0.00149735 +5 *138:39 0.0016148 +6 *138:15 0.00255613 +7 *138:15 *268:17 0.00355991 +8 gpio_analog_en[24] gpio_dm1[24] 0 +9 gpio_analog_pol[24] gpio_inp_dis[24] 2.16266e-05 +10 gpio_analog_sel[24] gpio_dm2[24] 1.3094e-05 +11 gpio_dm0[24] gpio_inp_dis[24] 0 +12 gpio_holdover[24] gpio_dm2[24] 1.87463e-05 +13 gpio_slow_sel[24] gpio_dm1[24] 0.00016738 +14 *105:19 *138:15 0.00280981 +15 *105:55 *138:15 0.000241999 +16 *105:71 gpio_dm2[24] 7.18895e-06 +17 *105:71 *138:15 0.000116034 +18 *105:71 *138:39 0.00018859 +19 *105:75 gpio_dm1[24] 0.000117858 +20 *105:75 *138:39 0.000161338 +21 *105:85 gpio_dm1[24] 0.000139873 +22 *105:87 gpio_dm1[24] 0.000133537 +*RES +1 gpio_loopback_one[24] *138:15 18.6848 +2 *138:15 gpio_dm2[24] 25.2479 +3 *138:15 *138:39 11.5681 +4 *138:39 gpio_inp_dis[24] 0.371467 +5 *138:39 gpio_dm1[24] 33.1218 +*END + +*D_NET *139 0.0137107 +*CONN +*P gpio_dm1[25] O +*P gpio_inp_dis[25] O +*P gpio_dm2[25] O +*P gpio_loopback_one[25] I +*CAP +1 gpio_dm1[25] 0.00100598 +2 gpio_inp_dis[25] 5.89434e-05 +3 gpio_dm2[25] 4.05922e-05 +4 gpio_loopback_one[25] 0.0022657 +5 *139:29 0.00182858 +6 *139:17 0.00306995 +7 *139:17 *268:17 0.000805263 +8 *139:29 *268:17 0.000370035 +9 gpio_analog_en[25] gpio_dm1[25] 0 +10 gpio_analog_pol[25] gpio_dm1[25] 2.40097e-05 +11 gpio_analog_pol[25] gpio_inp_dis[25] 1.83293e-05 +12 gpio_analog_sel[25] gpio_dm2[25] 1.50005e-05 +13 gpio_holdover[25] gpio_dm2[25] 1.21257e-05 +14 gpio_holdover[25] *139:17 5.34147e-06 +15 gpio_slow_sel[25] gpio_dm1[25] 0.000506399 +16 *106:13 *139:17 0.00268224 +17 *106:53 *139:17 0.000223352 +18 *106:63 gpio_dm1[25] 0.000232887 +19 *106:73 gpio_dm1[25] 0.000273004 +20 *106:83 gpio_dm1[25] 0.000273004 +*RES +1 gpio_loopback_one[25] *139:17 36.1521 +2 *139:17 gpio_dm2[25] 8.1568 +3 *139:17 *139:29 24.3436 +4 *139:29 gpio_inp_dis[25] 0.1568 +5 *139:29 gpio_dm1[25] 19.8752 +*END + +*D_NET *140 0.0137179 +*CONN +*P gpio_dm1[26] O +*P gpio_inp_dis[26] O +*P gpio_dm2[26] O +*P gpio_loopback_one[26] I +*CAP +1 gpio_dm1[26] 0.000892416 +2 gpio_inp_dis[26] 0.000312307 +3 gpio_dm2[26] 0.000309987 +4 gpio_loopback_one[26] 0.00200738 +5 *140:27 0.00175867 +6 *140:13 0.00287131 +7 *140:13 *268:9 0.00108987 +8 *140:13 *270:17 0.00160602 +9 gpio_analog_pol[26] gpio_inp_dis[26] 1.5186e-05 +10 gpio_analog_sel[26] gpio_dm2[26] 2.88035e-05 +11 gpio_holdover[26] gpio_dm2[26] 2.864e-05 +12 gpio_slow_sel[26] gpio_dm1[26] 0.000273772 +13 *107:57 *140:13 0.00122262 +14 *107:67 *140:13 0.00015955 +15 *107:67 *140:27 0.000136696 +16 *107:77 gpio_dm1[26] 0.000266101 +17 *107:77 *140:27 0.000588516 +18 *107:101 gpio_dm1[26] 0.000150029 +*RES +1 gpio_loopback_one[26] *140:13 18.7893 +2 *140:13 gpio_dm2[26] 8.83907 +3 *140:13 *140:27 2.97547 +4 *140:27 gpio_inp_dis[26] 8.83907 +5 *140:27 gpio_dm1[26] 11.7044 +*END + +*D_NET *141 0.0156265 +*CONN +*P gpio_dm1[27] O +*P gpio_inp_dis[27] O +*P gpio_dm2[27] O +*P gpio_loopback_one[27] I +*CAP +1 gpio_dm1[27] 0.000762873 +2 gpio_inp_dis[27] 0.000227402 +3 gpio_dm2[27] 0.000171463 +4 gpio_loopback_one[27] 0.001879 +5 *141:19 0.00147182 +6 *141:9 0.00253201 +7 gpio_dm1[27] *268:9 0.00014399 +8 gpio_dm1[27] *270:17 0.0012362 +9 gpio_dm2[27] *269:15 0.000226134 +10 *141:9 *268:9 0.000495572 +11 *141:9 *269:9 0.000794024 +12 *141:9 *270:17 0.00422337 +13 *141:19 *268:9 0.000148354 +14 *141:19 *270:17 0.00127631 +15 gpio_analog_pol[27] gpio_inp_dis[27] 1.6303e-05 +16 gpio_analog_sel[27] gpio_dm2[27] 1.3094e-05 +17 gpio_slow_sel[27] gpio_dm1[27] 8.54524e-06 +*RES +1 gpio_loopback_one[27] *141:9 18.2956 +2 *141:9 gpio_dm2[27] 8.5432 +3 *141:9 *141:19 2.97547 +4 *141:19 gpio_inp_dis[27] 8.5432 +5 *141:19 gpio_dm1[27] 11.4328 +*END + +*D_NET *142 0.0149546 +*CONN +*P gpio_inp_dis[28] O +*P gpio_dm1[28] O +*P gpio_dm2[28] O +*P gpio_loopback_one[28] I +*CAP +1 gpio_inp_dis[28] 8.01294e-05 +2 gpio_dm1[28] 0.000621427 +3 gpio_dm2[28] 0.000300132 +4 gpio_loopback_one[28] 0.0021126 +5 *142:31 0.00143186 +6 *142:13 0.00314304 +7 gpio_dm1[28] *269:9 0 +8 *142:13 *268:9 0.000593664 +9 *142:13 *269:9 0.00065361 +10 *142:13 *270:9 0.00105538 +11 *142:13 *270:17 0.000245645 +12 *142:13 *272:17 0.00137318 +13 *142:13 *277:9 0 +14 *142:31 *268:9 0.000180992 +15 *142:31 *269:9 0.000395734 +16 gpio_analog_en[28] gpio_dm1[28] 0 +17 gpio_analog_pol[28] gpio_dm1[28] 1.39654e-05 +18 gpio_analog_pol[28] gpio_inp_dis[28] 1.07019e-05 +19 gpio_analog_pol[28] *142:31 1.59657e-05 +20 gpio_analog_sel[28] gpio_dm2[28] 5.39889e-05 +21 gpio_holdover[28] gpio_dm2[28] 1.3094e-05 +22 gpio_slow_sel[28] gpio_dm1[28] 0.000485405 +23 *109:49 gpio_dm2[28] 3.53804e-05 +24 *109:49 *142:13 0.000299212 +25 *109:49 *142:31 0.000232703 +26 *109:63 *142:31 0.0010849 +27 *109:73 gpio_dm1[28] 0.000266195 +28 *109:83 gpio_dm1[28] 0.000255651 +*RES +1 gpio_loopback_one[28] *142:13 18.4421 +2 *142:13 gpio_dm2[28] 8.8764 +3 *142:13 *142:31 11.5467 +4 *142:31 gpio_dm1[28] 31.8484 +5 *142:31 gpio_inp_dis[28] 0.3052 +*END + +*D_NET *143 0.0180023 +*CONN +*P gpio_dm1[29] O +*P gpio_inp_dis[29] O +*P gpio_dm2[29] O +*P gpio_loopback_one[29] I +*CAP +1 gpio_dm1[29] 0.000794107 +2 gpio_inp_dis[29] 0.000249842 +3 gpio_dm2[29] 0.000268789 +4 gpio_loopback_one[29] 0.00194058 +5 *143:31 0.00172352 +6 *143:13 0.00288894 +7 gpio_dm1[29] *268:9 0.00014399 +8 gpio_dm1[29] *269:9 0.00014399 +9 gpio_dm1[29] *270:9 0.000283061 +10 gpio_dm1[29] *277:9 0 +11 *143:13 *268:9 0.000555596 +12 *143:13 *269:9 0.000599697 +13 *143:13 *270:9 0.00083296 +14 *143:13 *271:9 0.00109646 +15 *143:13 *273:9 0.0019089 +16 *143:13 *277:9 0 +17 *143:31 *268:9 0.000125676 +18 *143:31 *269:9 0.000138367 +19 *143:31 *270:9 0.000322112 +20 *143:31 *277:9 0 +21 gpio_analog_pol[29] gpio_inp_dis[29] 1.5186e-05 +22 gpio_analog_sel[29] gpio_dm2[29] 5.16904e-05 +23 gpio_holdover[29] gpio_dm2[29] 5.11705e-05 +24 gpio_slow_sel[29] gpio_dm1[29] 0.000499093 +25 *110:53 *143:13 0.0012503 +26 *110:63 *143:13 0.000282093 +27 *110:63 *143:31 0.000249822 +28 *110:77 gpio_dm1[29] 0.000485 +29 *110:77 *143:31 0.000828307 +30 *110:101 gpio_dm1[29] 0.000273004 +*RES +1 gpio_loopback_one[29] *143:13 18.2107 +2 *143:13 gpio_dm2[29] 8.8316 +3 *143:13 *143:31 3.25453 +4 *143:31 gpio_inp_dis[29] 8.5432 +5 *143:31 gpio_dm1[29] 11.4328 +*END + +*D_NET *144 0.0120535 *CONN -*P gpio_dm2[2] O -*P gpio_inp_dis[2] O *P gpio_dm1[2] O +*P gpio_inp_dis[2] O +*P gpio_dm2[2] O *P gpio_loopback_one[2] I *CAP -1 gpio_dm2[2] 0.000112411 -2 gpio_inp_dis[2] 0.000127506 -3 gpio_dm1[2] 0.00110618 -4 gpio_loopback_one[2] 0.00188814 -5 *138:15 0.00210469 -6 *138:13 0.00287156 -7 gpio_dm2[2] gpio_out[2] 0 -8 gpio_analog_en[2] gpio_dm1[2] 0 -9 gpio_analog_pol[2] gpio_inp_dis[2] 9.76246e-06 -10 gpio_analog_sel[2] gpio_dm2[2] 1.30913e-05 -11 gpio_holdover[2] gpio_dm2[2] 1.49608e-05 -12 *111:19 *138:13 0.00120898 -13 *111:37 *138:13 0.000241999 -14 *111:45 gpio_inp_dis[2] 8.88779e-06 -15 *111:45 *138:15 0.000342844 -16 *111:59 gpio_dm1[2] 0.000390166 +1 gpio_dm1[2] 0.000760983 +2 gpio_inp_dis[2] 6.42209e-05 +3 gpio_dm2[2] 4.12488e-05 +4 gpio_loopback_one[2] 0.000897322 +5 *144:31 0.00166199 +6 *144:13 0.00177536 +7 *144:13 *274:9 0.00245558 +8 gpio_analog_en[2] gpio_dm1[2] 1.95651e-05 +9 gpio_analog_pol[2] gpio_inp_dis[2] 1.83467e-05 +10 gpio_analog_sel[2] gpio_dm2[2] 2.64222e-05 +11 gpio_analog_sel[2] *144:13 1.51984e-05 +12 gpio_holdover[2] *144:13 2.69345e-05 +13 gpio_holdover[2] *144:31 2.95288e-05 +14 gpio_slow_sel[2] gpio_dm1[2] 0.000134898 +15 *111:13 *144:13 0.00118413 +16 *111:15 *144:13 0.000273004 +17 *111:17 *144:13 0.000273004 +18 *111:19 *144:13 0.000991389 +19 *111:21 *144:13 0.000259356 +20 *111:21 *144:31 3.33274e-05 +21 *111:27 gpio_dm1[2] 0.000530565 +22 *111:27 *144:31 0.000300801 +23 *111:29 gpio_dm1[2] 0.00028031 +*RES +1 gpio_loopback_one[2] *144:13 23.3005 +2 *144:13 gpio_dm2[2] 0.3052 +3 *144:13 *144:31 19.7744 +4 *144:31 gpio_inp_dis[2] 0.3052 +5 *144:31 gpio_dm1[2] 39.2157 +*END + +*D_NET *145 0.0121069 +*CONN +*P gpio_dm1[30] O +*P gpio_inp_dis[30] O +*P gpio_dm2[30] O +*P gpio_loopback_one[30] I +*CAP +1 gpio_dm1[30] 0.00085448 +2 gpio_inp_dis[30] 0.000184569 +3 gpio_dm2[30] 0.000219572 +4 gpio_loopback_one[30] 0.0020348 +5 *145:29 0.00163538 +6 *145:13 0.0028507 +7 gpio_dm1[30] *272:17 0.00115485 +8 gpio_inp_dis[30] *272:17 0.00012368 +9 *145:13 *272:17 0.000223901 +10 *145:13 *273:9 0.000456585 +11 *145:29 *272:17 0.000657591 +12 gpio_analog_pol[30] gpio_inp_dis[30] 1.2976e-05 +13 gpio_analog_sel[30] gpio_dm2[30] 3.37651e-06 +14 *112:11 *145:13 0.00124113 +15 *112:69 gpio_dm2[30] 7.97123e-05 +16 *112:69 *145:13 0.000242593 +17 *112:69 *145:29 0.000130986 +*RES +1 gpio_loopback_one[30] *145:13 18.1509 +2 *145:13 gpio_dm2[30] 8.69533 +3 *145:13 *145:29 3.45707 +4 *145:29 gpio_inp_dis[30] 8.83347 +5 *145:29 gpio_dm1[30] 11.2508 +*END + +*D_NET *146 0.0118949 +*CONN +*P gpio_dm1[31] O +*P gpio_inp_dis[31] O +*P gpio_dm2[31] O +*P gpio_loopback_one[31] I +*CAP +1 gpio_dm1[31] 0.000701016 +2 gpio_inp_dis[31] 9.70593e-05 +3 gpio_dm2[31] 8.81312e-05 +4 gpio_loopback_one[31] 0.00144151 +5 *146:27 0.00141245 +6 *146:13 0.00214402 +7 gpio_dm1[31] *273:9 0.000455053 +8 *146:13 *273:9 0.00249128 +9 *146:27 *273:9 0.000718065 +10 gpio_analog_en[31] gpio_dm1[31] 0.000442621 +11 gpio_analog_pol[31] gpio_inp_dis[31] 2.90018e-05 +12 gpio_analog_sel[31] gpio_dm2[31] 2.40416e-05 +13 gpio_holdover[31] gpio_dm2[31] 2.16937e-05 +14 *113:19 *146:13 0.00180095 +15 *113:93 gpio_dm1[31] 2.80038e-05 *RES -1 gpio_loopback_one[2] *138:13 15.1848 -2 *138:13 *138:15 2.97547 -3 *138:15 gpio_dm1[2] 11.4953 -4 *138:15 gpio_inp_dis[2] 8.53293 -5 *138:13 gpio_dm2[2] 8.53293 +1 gpio_loopback_one[31] *146:13 17.5312 +2 *146:13 gpio_dm2[31] 8.52547 +3 *146:13 *146:27 2.97547 +4 *146:27 gpio_inp_dis[31] 8.52547 +5 *146:27 gpio_dm1[31] 31.3714 *END -*D_NET *139 0.0108882 +*D_NET *147 0.012418 +*CONN +*P gpio_dm1[32] O +*P gpio_inp_dis[32] O +*P gpio_dm2[32] O +*P gpio_loopback_one[32] I +*CAP +1 gpio_dm1[32] 0.000545624 +2 gpio_inp_dis[32] 4.35773e-05 +3 gpio_dm2[32] 2.49635e-05 +4 gpio_loopback_one[32] 0.00204545 +5 *147:31 0.00112678 +6 *147:19 0.00260799 +7 *147:31 *271:9 0 +8 gpio_analog_en[32] gpio_dm1[32] 0 +9 gpio_analog_pol[32] gpio_inp_dis[32] 2.16266e-05 +10 gpio_analog_sel[32] gpio_dm2[32] 2.16937e-05 +11 gpio_holdover[32] *147:19 2.47419e-05 +12 *114:17 *147:19 0.002754 +13 *114:31 *147:19 0.00014108 +14 *114:41 *147:19 0.000139071 +15 *114:51 *147:19 0.00053695 +16 *114:65 *147:19 0.000128295 +17 *114:75 gpio_dm1[32] 0.000227173 +18 *114:75 *147:31 0.00102037 +19 *114:85 gpio_dm1[32] 0.000255651 +20 *114:95 gpio_dm1[32] 0.000260028 +21 *114:121 gpio_dm1[32] 0.000492937 +*RES +1 gpio_loopback_one[32] *147:19 27.0796 +2 *147:19 gpio_dm2[32] 0.199733 +3 *147:19 *147:31 24.3436 +4 *147:31 gpio_inp_dis[32] 8.1568 +5 *147:31 gpio_dm1[32] 24.0239 +*END + +*D_NET *148 0.0139065 +*CONN +*P gpio_dm1[33] O +*P gpio_inp_dis[33] O +*P gpio_dm2[33] O +*P gpio_loopback_one[33] I +*CAP +1 gpio_dm1[33] 0.000832884 +2 gpio_inp_dis[33] 8.99806e-05 +3 gpio_dm2[33] 0.000102135 +4 gpio_loopback_one[33] 0.0024771 +5 *148:31 0.00161897 +6 *148:15 0.00327534 +7 gpio_analog_en[33] gpio_dm1[33] 0 +8 gpio_analog_pol[33] gpio_inp_dis[33] 2.05213e-05 +9 gpio_analog_sel[33] gpio_dm2[33] 1.50005e-05 +10 gpio_holdover[33] gpio_dm2[33] 1.3094e-05 +11 gpio_slow_sel[33] gpio_dm1[33] 0.000472345 +12 *115:19 *148:15 0.00255633 +13 *115:47 *148:15 0.000308784 +14 *115:57 *148:15 0.000241999 +15 *115:81 gpio_dm1[33] 0.000733061 +16 *115:81 *148:31 0.00104185 +17 *115:101 gpio_dm1[33] 0.000107127 +*RES +1 gpio_loopback_one[33] *148:15 18.5672 +2 *148:15 gpio_dm2[33] 8.4396 +3 *148:15 *148:31 3.38427 +4 *148:31 gpio_inp_dis[33] 8.3388 +5 *148:31 gpio_dm1[33] 11.1743 +*END + +*D_NET *149 0.0132313 +*CONN +*P gpio_dm1[34] O +*P gpio_inp_dis[34] O +*P gpio_dm2[34] O +*P gpio_loopback_one[34] I +*CAP +1 gpio_dm1[34] 0.00084175 +2 gpio_inp_dis[34] 5.89434e-05 +3 gpio_dm2[34] 3.60611e-05 +4 gpio_loopback_one[34] 0.00267805 +5 *149:31 0.00164163 +6 *149:19 0.00345505 +7 gpio_dm1[34] *268:9 0.000146836 +8 gpio_dm1[34] *269:9 0.000291585 +9 *149:31 *269:9 0 +10 gpio_analog_en[34] gpio_dm1[34] 0 +11 gpio_analog_pol[34] gpio_dm1[34] 3.69307e-06 +12 gpio_analog_pol[34] gpio_inp_dis[34] 1.83293e-05 +13 gpio_analog_sel[34] gpio_dm2[34] 1.50005e-05 +14 gpio_dm0[34] gpio_dm1[34] 2.64769e-06 +15 gpio_holdover[34] *149:19 7.06625e-05 +16 gpio_slow_sel[34] gpio_dm1[34] 0.000484696 +17 gpio_vtrip_sel[34] *149:19 3.89602e-05 +18 *116:9 *149:19 0.000887409 +19 *116:39 *149:19 0.000262834 +20 *116:53 *149:19 0.00090546 +21 *116:67 *149:19 0.00018902 +22 *116:81 gpio_dm1[34] 0.000230564 +23 *116:81 *149:31 0.000393165 +24 *116:95 gpio_dm1[34] 0.000293149 +25 *116:109 gpio_dm1[34] 0.000285843 +*RES +1 gpio_loopback_one[34] *149:19 26.7343 +2 *149:19 gpio_dm2[34] 0.1568 +3 *149:19 *149:31 32.3436 +4 *149:31 gpio_inp_dis[34] 0.1568 +5 *149:31 gpio_dm1[34] 19.5317 +*END + +*D_NET *150 0.0108882 *CONN *P gpio_dm2[3] O *P gpio_inp_dis[3] O @@ -4243,33 +4716,33 @@ resetb_l I 2 gpio_inp_dis[3] 9.88318e-05 3 gpio_dm1[3] 0.000698057 4 gpio_loopback_one[3] 0.0012395 -5 *139:11 0.00132401 -6 *139:9 0.00189741 +5 *150:11 0.00132401 +6 *150:9 0.00189741 7 gpio_analog_en[3] gpio_dm1[3] 0 8 gpio_analog_pol[3] gpio_inp_dis[3] 5.19938e-05 9 gpio_analog_sel[3] gpio_dm2[3] 1.68383e-05 10 gpio_holdover[3] gpio_dm2[3] 1.68383e-05 11 gpio_slow_sel[3] gpio_dm1[3] 0.000506979 -12 *122:17 *139:9 0.00106652 -13 *122:19 *139:9 0.000279045 -14 *122:21 *139:9 0.000279045 -15 *122:23 *139:9 0.000941459 -16 *122:31 *139:9 0.000300196 -17 *122:31 *139:11 0.000296619 +12 *122:17 *150:9 0.00106652 +13 *122:19 *150:9 0.000279045 +14 *122:21 *150:9 0.000279045 +15 *122:23 *150:9 0.000941459 +16 *122:31 *150:9 0.000300196 +17 *122:31 *150:11 0.000296619 18 *122:39 gpio_dm1[3] 0.000245189 19 *122:39 gpio_dm2[3] 0 -20 *122:39 *139:11 0.000945541 +20 *122:39 *150:11 0.000945541 21 *122:41 gpio_dm1[3] 0.00028031 22 *122:43 gpio_dm1[3] 0.000273004 *RES -1 gpio_loopback_one[3] *139:9 14.9356 -2 *139:9 *139:11 2.97547 -3 *139:11 gpio_dm1[3] 11.2611 -4 *139:11 gpio_inp_dis[3] 8.37147 -5 *139:9 gpio_dm2[3] 8.37147 +1 gpio_loopback_one[3] *150:9 14.9356 +2 *150:9 *150:11 2.97547 +3 *150:11 gpio_dm1[3] 11.2611 +4 *150:11 gpio_inp_dis[3] 8.37147 +5 *150:9 gpio_dm2[3] 8.37147 *END -*D_NET *140 0.0103136 +*D_NET *151 0.0103136 *CONN *P gpio_dm2[4] O *P gpio_inp_dis[4] O @@ -4280,30 +4753,30 @@ resetb_l I 2 gpio_inp_dis[4] 0.000146395 3 gpio_dm1[4] 0.00063987 4 gpio_loopback_one[4] 0.00165296 -5 *140:11 0.00127439 -6 *140:9 0.00228002 +5 *151:11 0.00127439 +6 *151:9 0.00228002 7 gpio_analog_en[4] gpio_dm1[4] 0 8 gpio_analog_pol[4] gpio_inp_dis[4] 2.54581e-05 9 gpio_analog_sel[4] gpio_dm2[4] 2.00158e-05 10 gpio_holdover[4] gpio_dm2[4] 1.89257e-05 11 gpio_slow_sel[4] gpio_dm1[4] 0.000489022 -12 *127:9 *140:9 0.000311873 -13 *127:21 *140:9 0.000943591 -14 *127:23 *140:9 0.000305903 -15 *127:23 *140:11 0.000266291 +12 *127:9 *151:9 0.000311873 +13 *127:21 *151:9 0.000943591 +14 *127:23 *151:9 0.000305903 +15 *127:23 *151:11 0.000266291 16 *127:25 gpio_dm1[4] 0.000210482 -17 *127:25 *140:11 0.00103142 +17 *127:25 *151:11 0.00103142 18 *127:27 gpio_dm1[4] 0.000279045 19 *127:29 gpio_dm1[4] 0.000279045 *RES -1 gpio_loopback_one[4] *140:9 14.9356 -2 *140:9 *140:11 2.97547 -3 *140:11 gpio_dm1[4] 11.2611 -4 *140:11 gpio_inp_dis[4] 8.37147 -5 *140:9 gpio_dm2[4] 8.37147 +1 gpio_loopback_one[4] *151:9 14.9356 +2 *151:9 *151:11 2.97547 +3 *151:11 gpio_dm1[4] 11.2611 +4 *151:11 gpio_inp_dis[4] 8.37147 +5 *151:9 gpio_dm2[4] 8.37147 *END -*D_NET *141 0.00997804 +*D_NET *152 0.00997804 *CONN *P gpio_inp_dis[5] O *P gpio_dm1[5] O @@ -4314,29 +4787,29 @@ resetb_l I 2 gpio_dm1[5] 0.000806854 3 gpio_dm2[5] 6.3006e-05 4 gpio_loopback_one[5] 0.00201032 -5 *141:27 0.00165441 -6 *141:13 0.00279822 -7 *141:13 gpio_out[5] 0 -8 *141:27 gpio_out[5] 0 +5 *152:27 0.00165441 +6 *152:13 0.00279822 +7 *152:13 gpio_out[5] 0 +8 *152:27 gpio_out[5] 0 9 gpio_analog_en[5] gpio_dm1[5] 3.11196e-05 10 gpio_analog_pol[5] gpio_inp_dis[5] 1.93441e-05 11 gpio_analog_sel[5] gpio_dm2[5] 1.30913e-05 -12 gpio_holdover[5] *141:13 1.30444e-06 -13 gpio_holdover[5] *141:27 1.44027e-05 +12 gpio_holdover[5] *152:13 1.30444e-06 +13 gpio_holdover[5] *152:27 1.44027e-05 14 gpio_slow_sel[5] gpio_dm1[5] 0.000370222 -15 *128:21 *141:13 0.00060844 +15 *128:21 *152:13 0.00060844 16 *128:43 gpio_dm1[5] 0.000253389 -17 *128:43 *141:27 0.000829841 +17 *128:43 *152:27 0.000829841 18 *128:61 gpio_dm1[5] 0.000381412 *RES -1 gpio_loopback_one[5] *141:13 23.4723 -2 *141:13 gpio_dm2[5] 0.290267 -3 *141:13 *141:27 11.2032 -4 *141:27 gpio_dm1[5] 31.2187 -5 *141:27 gpio_inp_dis[5] 8.518 +1 gpio_loopback_one[5] *152:13 23.4723 +2 *152:13 gpio_dm2[5] 0.290267 +3 *152:13 *152:27 11.2032 +4 *152:27 gpio_dm1[5] 31.2187 +5 *152:27 gpio_inp_dis[5] 8.518 *END -*D_NET *142 0.00946635 +*D_NET *153 0.00946635 *CONN *P gpio_dm2[6] O *P gpio_inp_dis[6] O @@ -4347,27 +4820,27 @@ resetb_l I 2 gpio_inp_dis[6] 0.000151307 3 gpio_dm1[6] 0.000962526 4 gpio_loopback_one[6] 0.00171633 -5 *142:11 0.00170184 -6 *142:9 0.00242624 +5 *153:11 0.00170184 +6 *153:9 0.00242624 7 gpio_dm2[6] gpio_out[6] 0 8 gpio_analog_en[6] gpio_dm1[6] 0 9 gpio_analog_pol[6] gpio_inp_dis[6] 1.53391e-05 10 gpio_analog_sel[6] gpio_dm2[6] 1.78301e-05 11 gpio_holdover[6] gpio_dm2[6] 1.78301e-05 -12 *129:17 *142:9 0.000961556 -13 *129:33 *142:9 0.000207907 +12 *129:17 *153:9 0.000961556 +13 *129:33 *153:9 0.000207907 14 *129:53 gpio_dm1[6] 0.000190707 15 *129:53 gpio_inp_dis[6] 1.08303e-05 -16 *129:53 *142:11 0.000964198 +16 *129:53 *153:11 0.000964198 *RES -1 gpio_loopback_one[6] *142:9 14.7489 -2 *142:9 *142:11 2.97547 -3 *142:11 gpio_dm1[6] 11.2611 -4 *142:11 gpio_inp_dis[6] 8.37147 -5 *142:9 gpio_dm2[6] 8.37147 +1 gpio_loopback_one[6] *153:9 14.7489 +2 *153:9 *153:11 2.97547 +3 *153:11 gpio_dm1[6] 11.2611 +4 *153:11 gpio_inp_dis[6] 8.37147 +5 *153:9 gpio_dm2[6] 8.37147 *END -*D_NET *143 0.0126852 +*D_NET *154 0.0126852 *CONN *P gpio_dm2[7] O *P gpio_inp_dis[7] O @@ -4378,27 +4851,27 @@ resetb_l I 2 gpio_inp_dis[7] 0.000162445 3 gpio_dm1[7] 0.000363121 4 gpio_loopback_one[7] 0.000865715 -5 *143:11 0.00071302 -6 *143:9 0.00120941 +5 *154:11 0.00071302 +6 *154:9 0.00120941 7 gpio_dm1[7] gpio_out[7] 0.00127048 -8 gpio_dm1[7] *274:9 0.00125759 -9 *143:9 gpio_out[7] 0.00048687 -10 *143:9 *274:9 0.0026944 -11 *143:11 gpio_out[7] 0.00128361 -12 *143:11 *274:9 0.00129771 +8 gpio_dm1[7] *285:9 0.00125759 +9 *154:9 gpio_out[7] 0.00048687 +10 *154:9 *285:9 0.0026944 +11 *154:11 gpio_out[7] 0.00128361 +12 *154:11 *285:9 0.00129771 13 gpio_analog_pol[7] gpio_inp_dis[7] 1.83467e-05 14 gpio_analog_sel[7] gpio_dm2[7] 1.50156e-05 15 gpio_holdover[7] gpio_dm2[7] 1.50156e-05 -16 *130:21 *143:9 0.000876201 +16 *130:21 *154:9 0.000876201 *RES -1 gpio_loopback_one[7] *143:9 14.5623 -2 *143:9 *143:11 2.97547 -3 *143:11 gpio_dm1[7] 11.2611 -4 *143:11 gpio_inp_dis[7] 8.37147 -5 *143:9 gpio_dm2[7] 8.37147 +1 gpio_loopback_one[7] *154:9 14.5623 +2 *154:9 *154:11 2.97547 +3 *154:11 gpio_dm1[7] 11.2611 +4 *154:11 gpio_inp_dis[7] 8.37147 +5 *154:9 gpio_dm2[7] 8.37147 *END -*D_NET *144 0.0108832 +*D_NET *155 0.0108832 *CONN *P gpio_dm2[8] O *P gpio_inp_dis[8] O @@ -4409,13 +4882,13 @@ resetb_l I 2 gpio_inp_dis[8] 0.000202973 3 gpio_dm1[8] 0.000736112 4 gpio_loopback_one[8] 0.00118737 -5 *144:11 0.00148114 -6 *144:9 0.00197749 -7 gpio_dm1[8] *274:9 0.000260051 -8 gpio_inp_dis[8] *275:11 7.77019e-05 -9 *144:9 *275:17 0.0026234 -10 *144:11 *274:9 4.03631e-05 -11 *144:11 *275:17 0.00120428 +5 *155:11 0.00148114 +6 *155:9 0.00197749 +7 gpio_dm1[8] *285:9 0.000260051 +8 gpio_inp_dis[8] *286:11 7.77019e-05 +9 *155:9 *286:17 0.0026234 +10 *155:11 *285:9 4.03631e-05 +11 *155:11 *286:17 0.00120428 12 gpio_analog_en[8] gpio_dm1[8] 0 13 gpio_analog_pol[8] gpio_inp_dis[8] 1.93441e-05 14 gpio_holdover[8] gpio_dm2[8] 1.50156e-05 @@ -4423,14 +4896,14 @@ resetb_l I 16 *131:43 gpio_dm2[8] 1.17237e-05 17 *131:63 gpio_dm1[8] 0.000287663 *RES -1 gpio_loopback_one[8] *144:9 14.5483 -2 *144:9 *144:11 2.97547 -3 *144:11 gpio_dm1[8] 11.4328 -4 *144:11 gpio_inp_dis[8] 8.5432 -5 *144:9 gpio_dm2[8] 8.5432 +1 gpio_loopback_one[8] *155:9 14.5483 +2 *155:9 *155:11 2.97547 +3 *155:11 gpio_dm1[8] 11.4328 +4 *155:11 gpio_inp_dis[8] 8.5432 +5 *155:9 gpio_dm2[8] 8.5432 *END -*D_NET *145 0.00925883 +*D_NET *156 0.00925883 *CONN *P gpio_dm2[9] O *P gpio_inp_dis[9] O @@ -4441,56 +4914,72 @@ resetb_l I 2 gpio_inp_dis[9] 5.88683e-05 3 gpio_dm1[9] 0.000825342 4 gpio_loopback_one[9] 0.00148046 -5 *145:25 0.00163651 -6 *145:21 0.00228542 -7 *145:21 gpio_out[10] 0.00023734 -8 *145:21 *265:7 2.2447e-05 +5 *156:25 0.00163651 +6 *156:21 0.00228542 +7 *156:21 gpio_out[10] 0.00023734 +8 *156:21 *265:7 2.2447e-05 9 gpio_analog_en[9] gpio_dm1[9] 0 10 gpio_analog_pol[9] gpio_inp_dis[9] 1.83467e-05 11 gpio_analog_sel[9] gpio_dm2[9] 1.50156e-05 -12 gpio_analog_sel[9] *145:21 1.30466e-05 +12 gpio_analog_sel[9] *156:21 1.30466e-05 13 gpio_holdover[9] gpio_dm2[9] 1.50156e-05 -14 *132:9 *145:21 0.000383683 -15 *132:11 *145:21 0.000273004 -16 *132:13 *145:21 0.000273004 -17 *132:15 *145:21 0.000984094 -18 *132:19 *145:21 0.000291417 -19 *132:23 *145:25 0.000393165 +14 *132:9 *156:21 0.000383683 +15 *132:11 *156:21 0.000273004 +16 *132:13 *156:21 0.000273004 +17 *132:15 *156:21 0.000984094 +18 *132:19 *156:21 0.000291417 +19 *132:23 *156:25 0.000393165 *RES -1 gpio_loopback_one[9] *145:21 23.2147 -2 *145:21 *145:25 24.3436 -3 *145:25 gpio_dm1[9] 24.0239 -4 *145:25 gpio_inp_dis[9] 8.1568 -5 *145:21 gpio_dm2[9] 0.1568 +1 gpio_loopback_one[9] *156:21 23.2147 +2 *156:21 *156:25 24.3436 +3 *156:25 gpio_dm1[9] 24.0239 +4 *156:25 gpio_inp_dis[9] 8.1568 +5 *156:21 gpio_dm2[9] 0.1568 *END -*D_NET *146 0.0194136 +*D_NET *157 0.36789 *CONN *P gpio_in[0] I -*I *313:wb_clk_i I *D user_proj_timer +*I *325:wb_clk_i I *D user_proj_timer +*I *324:wb_clk_i I *D user_proj_timer *CAP -1 gpio_in[0] 0.00497774 -2 *313:wb_clk_i 0.00472905 -3 *146:15 0.00970679 +1 gpio_in[0] 0.0102453 +2 *325:wb_clk_i 3.17006e-05 +3 *324:wb_clk_i 0 +4 *157:34 0.173654 +5 *157:32 0.173668 +6 *157:23 0.0102914 *RES -1 gpio_in[0] *146:15 35.6551 -2 *146:15 *313:wb_clk_i 16.1037 +1 gpio_in[0] *157:23 44.3991 +2 *157:23 *324:wb_clk_i 8 +3 *157:23 *157:32 1.01047 +4 *157:32 *157:34 65.6657 +5 *157:34 *325:wb_clk_i 8.97313 *END -*D_NET *157 0.0242702 +*D_NET *168 0.382025 *CONN *P gpio_in[1] I -*I *313:wb_rst_i I *D user_proj_timer +*I *324:wb_rst_i I *D user_proj_timer +*I *325:wb_rst_i I *D user_proj_timer *CAP -1 gpio_in[1] 0.00635778 -2 *313:wb_rst_i 0.00577731 -3 *157:15 0.0121351 +1 gpio_in[1] 0.00679375 +2 *324:wb_rst_i 3.25761e-05 +3 *325:wb_rst_i 4.03462e-05 +4 *168:23 0.17838 +5 *168:21 0.178339 +6 *168:19 0.00583904 +7 *168:15 0.0126002 *RES -1 gpio_in[1] *157:15 30.3991 -2 *157:15 *313:wb_rst_i 30.0229 +1 gpio_in[1] *168:15 30.3991 +2 *168:15 *168:19 21.9296 +3 *168:19 *168:21 0.891 +4 *168:21 *168:23 65.6688 +5 *168:23 *325:wb_rst_i 8.99553 +6 *168:19 *324:wb_rst_i 8.10453 *END -*D_NET *234 0.00690292 +*D_NET *245 0.00690292 *CONN *P gpio_oeb[13] O *P gpio_inp_dis[13] O @@ -4499,21 +4988,21 @@ resetb_l I 1 gpio_oeb[13] 7.78778e-05 2 gpio_inp_dis[13] 0.00219849 3 gpio_loopback_one[13] 0.000297779 -4 *234:11 0.00257414 +4 *245:11 0.00257414 5 gpio_analog_pol[13] gpio_inp_dis[13] 2.16353e-05 6 gpio_ib_mode_sel[13] gpio_oeb[13] 1.94175e-05 -7 gpio_ib_mode_sel[13] *234:11 0.000685896 +7 gpio_ib_mode_sel[13] *245:11 0.000685896 8 *93:33 gpio_inp_dis[13] 0.000107127 9 *93:45 gpio_inp_dis[13] 0.000277518 10 *93:61 gpio_inp_dis[13] 0.000273004 11 *93:65 gpio_inp_dis[13] 0.000370035 *RES -1 gpio_loopback_one[13] *234:11 24.8464 -2 *234:11 gpio_inp_dis[13] 23.3229 -3 *234:11 gpio_oeb[13] 0.199733 +1 gpio_loopback_one[13] *245:11 24.8464 +2 *245:11 gpio_inp_dis[13] 23.3229 +3 *245:11 gpio_oeb[13] 0.199733 *END -*D_NET *235 0.0076287 +*D_NET *246 0.0076287 *CONN *P gpio_oeb[14] O *P gpio_inp_dis[14] O @@ -4522,19 +5011,19 @@ resetb_l I 1 gpio_oeb[14] 0.000198462 2 gpio_inp_dis[14] 0.00185102 3 gpio_loopback_one[14] 0.000593849 -4 *235:9 0.00264333 +4 *246:9 0.00264333 5 gpio_analog_pol[14] gpio_inp_dis[14] 2.16353e-05 6 gpio_ib_mode_sel[14] gpio_oeb[14] 2.28949e-05 7 *94:13 gpio_inp_dis[14] 0.000284113 -8 *94:13 *235:9 0.00101938 +8 *94:13 *246:9 0.00101938 9 *94:47 gpio_inp_dis[14] 0.000994012 *RES -1 gpio_loopback_one[14] *235:9 10.8859 -2 *235:9 gpio_inp_dis[14] 15.5544 -3 *235:9 gpio_oeb[14] 8.5432 +1 gpio_loopback_one[14] *246:9 10.8859 +2 *246:9 gpio_inp_dis[14] 15.5544 +3 *246:9 gpio_oeb[14] 8.5432 *END -*D_NET *236 0.0113779 +*D_NET *247 0.0113779 *CONN *P gpio_inp_dis[15] O *P gpio_oeb[15] O @@ -4543,18 +5032,18 @@ resetb_l I 1 gpio_inp_dis[15] 0.00195297 2 gpio_oeb[15] 0.000127119 3 gpio_loopback_one[15] 0.000957012 -4 *236:9 0.0030371 +4 *247:9 0.0030371 5 gpio_analog_pol[15] gpio_inp_dis[15] 0.00107209 6 gpio_ib_mode_sel[15] gpio_inp_dis[15] 0.000245086 -7 gpio_ib_mode_sel[15] *236:9 0.00300907 +7 gpio_ib_mode_sel[15] *247:9 0.00300907 8 gpio_out[15] gpio_inp_dis[15] 0.000977432 *RES -1 gpio_loopback_one[15] *236:9 14.9674 -2 *236:9 gpio_oeb[15] 10.5893 -3 *236:9 gpio_inp_dis[15] 17.0583 +1 gpio_loopback_one[15] *247:9 14.9674 +2 *247:9 gpio_oeb[15] 10.5893 +3 *247:9 gpio_inp_dis[15] 17.0583 *END -*D_NET *237 0.00857404 +*D_NET *248 0.00857404 *CONN *P gpio_inp_dis[16] O *P gpio_oeb[16] O @@ -4563,19 +5052,19 @@ resetb_l I 1 gpio_inp_dis[16] 0.00195972 2 gpio_oeb[16] 8.89492e-05 3 gpio_loopback_one[16] 0.000709307 -4 *237:11 0.00275798 +4 *248:11 0.00275798 5 gpio_analog_pol[16] gpio_inp_dis[16] 0.00107209 6 gpio_ib_mode_sel[16] gpio_inp_dis[16] 0.000197959 7 gpio_ib_mode_sel[16] gpio_oeb[16] 0 -8 gpio_ib_mode_sel[16] *237:11 0.00099992 +8 gpio_ib_mode_sel[16] *248:11 0.00099992 9 gpio_out[16] gpio_inp_dis[16] 0.000788119 *RES -1 gpio_loopback_one[16] *237:11 14.1464 -2 *237:11 gpio_oeb[16] 9.87464 -3 *237:11 gpio_inp_dis[16] 17.667 +1 gpio_loopback_one[16] *248:11 14.1464 +2 *248:11 gpio_oeb[16] 9.87464 +3 *248:11 gpio_inp_dis[16] 17.667 *END -*D_NET *238 0.00859921 +*D_NET *249 0.00859921 *CONN *P gpio_inp_dis[17] O *P gpio_oeb[17] O @@ -4593,7 +5082,7 @@ resetb_l I 2 gpio_oeb[17] gpio_inp_dis[17] 26.0265 *END -*D_NET *239 0.00906129 +*D_NET *250 0.00906129 *CONN *P gpio_inp_dis[18] O *P gpio_oeb[18] O @@ -4611,7 +5100,7 @@ resetb_l I 2 gpio_oeb[18] gpio_inp_dis[18] 26.8076 *END -*D_NET *240 0.0113458 +*D_NET *251 0.0113458 *CONN *P gpio_inp_dis[19] O *P gpio_oeb[19] O @@ -4620,18 +5109,18 @@ resetb_l I 1 gpio_inp_dis[19] 0.00178764 2 gpio_oeb[19] 6.5784e-05 3 gpio_loopback_one[19] 0.00109915 -4 *240:9 0.00295257 +4 *251:9 0.00295257 5 gpio_analog_pol[19] gpio_inp_dis[19] 0.00121407 6 gpio_ib_mode_sel[19] gpio_inp_dis[19] 0.000141985 -7 gpio_ib_mode_sel[19] *240:9 0.00334385 +7 gpio_ib_mode_sel[19] *251:9 0.00334385 8 gpio_out[19] gpio_inp_dis[19] 0.000740791 *RES -1 gpio_loopback_one[19] *240:9 15.3302 -2 *240:9 gpio_oeb[19] 9.50179 -3 *240:9 gpio_inp_dis[19] 15.9978 +1 gpio_loopback_one[19] *251:9 15.3302 +2 *251:9 gpio_oeb[19] 9.50179 +3 *251:9 gpio_inp_dis[19] 15.9978 *END -*D_NET *241 0.0110013 +*D_NET *252 0.0110013 *CONN *P gpio_inp_dis[20] O *P gpio_oeb[20] O @@ -4649,7 +5138,7 @@ resetb_l I 2 gpio_oeb[20] gpio_inp_dis[20] 27.5119 *END -*D_NET *242 0.0113312 +*D_NET *253 0.0113312 *CONN *P gpio_inp_dis[21] O *P gpio_oeb[21] O @@ -4658,22 +5147,22 @@ resetb_l I 1 gpio_inp_dis[21] 0.00168068 2 gpio_oeb[21] 5.53493e-05 3 gpio_loopback_one[21] 0.000886785 -4 *242:9 0.00262281 +4 *253:9 0.00262281 5 gpio_analog_pol[21] gpio_inp_dis[21] 0.00102476 6 gpio_analog_sel[21] gpio_inp_dis[21] 0.000287395 7 gpio_dm2[21] gpio_inp_dis[21] 0.000287395 8 gpio_holdover[21] gpio_inp_dis[21] 0.000232058 9 gpio_ib_mode_sel[21] gpio_inp_dis[21] 0.000406017 -10 gpio_ib_mode_sel[21] *242:9 0.00272858 +10 gpio_ib_mode_sel[21] *253:9 0.00272858 11 gpio_vtrip_sel[21] gpio_inp_dis[21] 0.000287395 12 *102:37 gpio_inp_dis[21] 0.000831972 *RES -1 gpio_loopback_one[21] *242:9 14.6904 -2 *242:9 gpio_oeb[21] 9.26357 -3 *242:9 gpio_inp_dis[21] 16.2748 +1 gpio_loopback_one[21] *253:9 14.6904 +2 *253:9 gpio_oeb[21] 9.26357 +3 *253:9 gpio_inp_dis[21] 16.2748 *END -*D_NET *243 0.0109873 +*D_NET *254 0.0109873 *CONN *P gpio_inp_dis[22] O *P gpio_oeb[22] O @@ -4682,21 +5171,21 @@ resetb_l I 1 gpio_inp_dis[22] 0.00150123 2 gpio_oeb[22] 6.5784e-05 3 gpio_loopback_one[22] 0.000993267 -4 *243:9 0.00256028 +4 *254:9 0.00256028 5 gpio_analog_pol[22] gpio_inp_dis[22] 0.00111942 6 gpio_analog_sel[22] gpio_inp_dis[22] 0.000287395 7 gpio_dm2[22] gpio_inp_dis[22] 0.000287395 8 gpio_holdover[22] gpio_inp_dis[22] 0.000246338 9 gpio_out[22] gpio_inp_dis[22] 0.000788119 10 *103:11 gpio_inp_dis[22] 0.000267508 -11 *103:11 *243:9 0.00287056 +11 *103:11 *254:9 0.00287056 *RES -1 gpio_loopback_one[22] *243:9 15.1862 -2 *243:9 gpio_oeb[22] 9.50179 -3 *243:9 gpio_inp_dis[22] 15.9978 +1 gpio_loopback_one[22] *254:9 15.1862 +2 *254:9 gpio_oeb[22] 9.50179 +3 *254:9 gpio_inp_dis[22] 15.9978 *END -*D_NET *244 0.00979663 +*D_NET *255 0.00979663 *CONN *P gpio_inp_dis[23] O *P gpio_oeb[23] O @@ -4714,262 +5203,7 @@ resetb_l I 2 gpio_oeb[23] gpio_inp_dis[23] 27.9024 *END -*D_NET *245 0.00812839 -*CONN -*P gpio_inp_dis[24] O -*P gpio_oeb[24] O -*P gpio_loopback_one[24] I -*CAP -1 gpio_inp_dis[24] 0.00191255 -2 gpio_oeb[24] 0.000109994 -3 gpio_loopback_one[24] 0.00113923 -4 *245:13 0.00316177 -5 gpio_analog_pol[24] gpio_inp_dis[24] 2.16266e-05 -6 *105:21 gpio_inp_dis[24] 7.96168e-05 -7 *105:21 gpio_oeb[24] 2.70681e-05 -8 *105:21 *245:13 0.0013429 -9 *105:41 gpio_inp_dis[24] 0.000207907 -10 *105:77 gpio_inp_dis[24] 0.000125722 -*RES -1 gpio_loopback_one[24] *245:13 14.3868 -2 *245:13 gpio_oeb[24] 8.37147 -3 *245:13 gpio_inp_dis[24] 15.3827 -*END - -*D_NET *246 0.00922573 -*CONN -*P gpio_inp_dis[25] O -*P gpio_oeb[25] O -*P gpio_loopback_one[25] I -*CAP -1 gpio_inp_dis[25] 0.00196814 -2 gpio_oeb[25] 0.000123149 -3 gpio_loopback_one[25] 0.00166437 -4 *246:9 0.00375566 -5 gpio_analog_pol[25] gpio_inp_dis[25] 2.77658e-05 -6 gpio_ib_mode_sel[25] gpio_oeb[25] 1.27198e-05 -7 *106:9 *246:9 0.000814375 -8 *106:23 gpio_inp_dis[25] 0.000343466 -9 *106:23 gpio_oeb[25] 1.56757e-05 -10 *106:33 gpio_inp_dis[25] 0.000223196 -11 *106:75 gpio_inp_dis[25] 0.000277217 -*RES -1 gpio_loopback_one[25] *246:9 14.4615 -2 *246:9 gpio_oeb[25] 8.37147 -3 *246:9 gpio_inp_dis[25] 15.3827 -*END - -*D_NET *247 0.00903861 -*CONN -*P gpio_inp_dis[26] O -*P gpio_oeb[26] O -*P gpio_loopback_one[26] I -*CAP -1 gpio_inp_dis[26] 0.0018118 -2 gpio_oeb[26] 8.65233e-05 -3 gpio_loopback_one[26] 0.00107749 -4 *247:9 0.00297582 -5 gpio_analog_pol[26] gpio_inp_dis[26] 2.16266e-05 -6 gpio_ib_mode_sel[26] gpio_oeb[26] 1.6828e-05 -7 *107:19 gpio_inp_dis[26] 0.000186765 -8 *107:19 *247:9 0.00148405 -9 *107:41 gpio_inp_dis[26] 0.000277518 -10 *107:65 gpio_inp_dis[26] 0.00028031 -11 *107:75 gpio_inp_dis[26] 0.000251605 -12 *107:85 gpio_inp_dis[26] 0.000568271 -*RES -1 gpio_loopback_one[26] *247:9 14.0891 -2 *247:9 gpio_oeb[26] 8.32573 -3 *247:9 gpio_inp_dis[26] 35.9896 -*END - -*D_NET *248 0.0101291 -*CONN -*P gpio_inp_dis[27] O -*P gpio_oeb[27] O -*P gpio_loopback_one[27] I -*CAP -1 gpio_inp_dis[27] 0.00227004 -2 gpio_oeb[27] 0.000128108 -3 gpio_loopback_one[27] 0.00104151 -4 *248:13 0.00343966 -5 gpio_analog_pol[27] gpio_inp_dis[27] 2.16266e-05 -6 gpio_ib_mode_sel[27] gpio_oeb[27] 7.77166e-06 -7 *108:17 gpio_inp_dis[27] 0.000235298 -8 *108:17 gpio_oeb[27] 6.54308e-06 -9 *108:17 *248:13 0.00241389 -10 *108:37 gpio_inp_dis[27] 0.000241999 -11 *108:77 gpio_inp_dis[27] 0.000322675 -*RES -1 gpio_loopback_one[27] *248:13 14.0555 -2 *248:13 gpio_oeb[27] 8.4564 -3 *248:13 gpio_inp_dis[27] 15.8969 -*END - -*D_NET *249 0.00826091 -*CONN -*P gpio_inp_dis[28] O -*P gpio_oeb[28] O -*P gpio_loopback_one[28] I -*CAP -1 gpio_inp_dis[28] 0.00185321 -2 gpio_oeb[28] 0.000111268 -3 gpio_loopback_one[28] 0.00107915 -4 *249:13 0.00304363 -5 gpio_analog_pol[28] gpio_inp_dis[28] 2.16266e-05 -6 gpio_ib_mode_sel[28] gpio_oeb[28] 2.07427e-05 -7 *109:19 gpio_inp_dis[28] 0.000204277 -8 *109:19 *249:13 0.00124477 -9 *109:39 gpio_inp_dis[28] 0.000207907 -10 *109:83 gpio_inp_dis[28] 0.000197123 -11 *109:93 gpio_inp_dis[28] 0.000277217 -*RES -1 gpio_loopback_one[28] *249:13 14.0135 -2 *249:13 gpio_oeb[28] 8.37147 -3 *249:13 gpio_inp_dis[28] 15.3827 -*END - -*D_NET *250 0.00887753 -*CONN -*P gpio_inp_dis[29] O -*P gpio_oeb[29] O -*P gpio_loopback_one[29] I -*CAP -1 gpio_inp_dis[29] 0.00124642 -2 gpio_oeb[29] 3.29927e-05 -3 gpio_loopback_one[29] 0.00104623 -4 *250:17 0.00232564 -5 gpio_analog_pol[29] gpio_inp_dis[29] 2.16266e-05 -6 *110:21 gpio_inp_dis[29] 0.00011246 -7 *110:21 gpio_oeb[29] 3.12764e-05 -8 *110:21 *250:17 0.0013133 -9 *110:31 gpio_inp_dis[29] 0.000255651 -10 *110:41 gpio_inp_dis[29] 0.000745427 -11 *110:51 gpio_inp_dis[29] 0.000221006 -12 *110:61 gpio_inp_dis[29] 0.000260028 -13 *110:71 gpio_inp_dis[29] 0.000255651 -14 *110:83 gpio_inp_dis[29] 0.00100983 -*RES -1 gpio_loopback_one[29] *250:17 30.462 -2 *250:17 gpio_oeb[29] 8.1568 -3 *250:17 gpio_inp_dis[29] 46.8925 -*END - -*D_NET *251 0.00961565 -*CONN -*P gpio_oeb[30] O -*P gpio_inp_dis[30] O -*P gpio_loopback_one[30] I -*CAP -1 gpio_oeb[30] 0.000153034 -2 gpio_inp_dis[30] 0.00221658 -3 gpio_loopback_one[30] 0.00116094 -4 *251:13 0.00353056 -5 gpio_analog_pol[30] gpio_inp_dis[30] 1.6303e-05 -6 gpio_ib_mode_sel[30] gpio_oeb[30] 1.20892e-05 -7 *112:15 gpio_inp_dis[30] 0.000555552 -8 *112:15 *251:13 0.00123572 -9 *112:37 gpio_inp_dis[30] 0.000241999 -10 *112:65 gpio_inp_dis[30] 0.000150029 -11 *112:85 gpio_inp_dis[30] 0.000342844 -*RES -1 gpio_loopback_one[30] *251:13 21.7344 -2 *251:13 gpio_inp_dis[30] 24.0873 -3 *251:13 gpio_oeb[30] 0.620667 -*END - -*D_NET *252 0.00900474 -*CONN -*P gpio_inp_dis[31] O -*P gpio_oeb[31] O -*P gpio_loopback_one[31] I -*CAP -1 gpio_inp_dis[31] 0.00197565 -2 gpio_oeb[31] 0.000146102 -3 gpio_loopback_one[31] 0.000942925 -4 *252:9 0.00306467 -5 gpio_analog_pol[31] gpio_inp_dis[31] 2.16266e-05 -6 gpio_ib_mode_sel[31] gpio_oeb[31] 1.25104e-05 -7 *113:17 gpio_inp_dis[31] 0.000166195 -8 *113:17 gpio_oeb[31] 1.31892e-05 -9 *113:17 *252:9 0.00217675 -10 *113:37 gpio_inp_dis[31] 0.000207907 -11 *113:77 gpio_inp_dis[31] 0.000277217 -12 *113:101 gpio_inp_dis[31] 0 -*RES -1 gpio_loopback_one[31] *252:9 13.3415 -2 *252:9 gpio_oeb[31] 8.37147 -3 *252:9 gpio_inp_dis[31] 15.3827 -*END - -*D_NET *253 0.00960848 -*CONN -*P gpio_inp_dis[32] O -*P gpio_oeb[32] O -*P gpio_loopback_one[32] I -*CAP -1 gpio_inp_dis[32] 0.00195272 -2 gpio_oeb[32] 9.73678e-05 -3 gpio_loopback_one[32] 0.00120701 -4 *253:13 0.0032571 -5 gpio_analog_pol[32] gpio_inp_dis[32] 1.6303e-05 -6 *114:17 gpio_inp_dis[32] 0.000217972 -7 *114:17 gpio_oeb[32] 2.96025e-05 -8 *114:17 *253:13 0.00190638 -9 *114:31 gpio_inp_dis[32] 0.000159344 -10 *114:45 gpio_inp_dis[32] 0.000421829 -11 *114:77 gpio_inp_dis[32] 0.000342844 -*RES -1 gpio_loopback_one[32] *253:13 14.8059 -2 *253:13 gpio_oeb[32] 8.5292 -3 *253:13 gpio_inp_dis[32] 15.4489 -*END - -*D_NET *254 0.00890626 -*CONN -*P gpio_inp_dis[33] O -*P gpio_oeb[33] O -*P gpio_loopback_one[33] I -*CAP -1 gpio_inp_dis[33] 0.00180354 -2 gpio_oeb[33] 0.000273711 -3 gpio_loopback_one[33] 0.00152339 -4 *254:13 0.00360064 -5 gpio_analog_pol[33] gpio_inp_dis[33] 2.49287e-05 -6 gpio_ib_mode_sel[33] gpio_oeb[33] 4.45441e-05 -7 *115:17 gpio_inp_dis[33] 1.21157e-05 -8 *115:17 *254:13 0.000643821 -9 *115:93 gpio_inp_dis[33] 0.000979568 -*RES -1 gpio_loopback_one[33] *254:13 15.1269 -2 *254:13 gpio_oeb[33] 26.8622 -3 *254:13 gpio_inp_dis[33] 15.1727 -*END - -*D_NET *255 0.00879391 -*CONN -*P gpio_inp_dis[34] O -*P gpio_oeb[34] O -*P gpio_loopback_one[34] I -*CAP -1 gpio_inp_dis[34] 0.0019801 -2 gpio_oeb[34] 0.000128895 -3 gpio_loopback_one[34] 0.00117407 -4 *255:9 0.00328307 -5 gpio_analog_pol[34] gpio_inp_dis[34] 3.45916e-05 -6 gpio_ib_mode_sel[34] gpio_oeb[34] 1.60142e-05 -7 *116:21 gpio_inp_dis[34] 0.000199366 -8 *116:21 gpio_oeb[34] 5.67954e-06 -9 *116:21 *255:9 0.00146967 -10 *116:41 gpio_inp_dis[34] 0.000207907 -11 *116:81 gpio_inp_dis[34] 0.000294545 -*RES -1 gpio_loopback_one[34] *255:9 14.2748 -2 *255:9 gpio_oeb[34] 8.37147 -3 *255:9 gpio_inp_dis[34] 15.4387 -*END - -*D_NET *256 0.00962251 +*D_NET *256 0.0100329 *CONN *P gpio_inp_dis[35] O *P gpio_oeb[35] O @@ -4979,17 +5213,18 @@ resetb_l I 2 gpio_oeb[35] 9.04553e-05 3 gpio_loopback_one[35] 0.00121572 4 *256:13 0.00278275 -5 gpio_analog_pol[35] gpio_inp_dis[35] 2.05213e-05 -6 *117:19 gpio_inp_dis[35] 0.000122793 -7 *117:19 gpio_oeb[35] 1.96951e-05 -8 *117:19 *256:13 0.00116165 -9 *117:31 gpio_inp_dis[35] 0.000264801 -10 *117:31 gpio_oeb[35] 3.69356e-06 -11 *117:45 gpio_inp_dis[35] 0.000752104 -12 *117:55 gpio_inp_dis[35] 0.000218794 -13 *117:65 gpio_inp_dis[35] 0.000251605 -14 *117:75 gpio_inp_dis[35] 0.000251605 -15 *117:89 gpio_inp_dis[35] 0.000989758 +5 *256:13 *268:9 0.000410344 +6 gpio_analog_pol[35] gpio_inp_dis[35] 2.05213e-05 +7 *117:19 gpio_inp_dis[35] 0.000122793 +8 *117:19 gpio_oeb[35] 1.96951e-05 +9 *117:19 *256:13 0.00116165 +10 *117:31 gpio_inp_dis[35] 0.000264801 +11 *117:31 gpio_oeb[35] 3.69356e-06 +12 *117:45 gpio_inp_dis[35] 0.000752104 +13 *117:55 gpio_inp_dis[35] 0.000218794 +14 *117:65 gpio_inp_dis[35] 0.000251605 +15 *117:75 gpio_inp_dis[35] 0.000251605 +16 *117:89 gpio_inp_dis[35] 0.000989758 *RES 1 gpio_loopback_one[35] *256:13 14.4101 2 *256:13 gpio_oeb[35] 8.35 @@ -5006,12 +5241,13 @@ resetb_l I 2 gpio_inp_dis[36] 0.00242816 3 gpio_loopback_one[36] 0.00135971 4 *257:9 0.00388844 -5 gpio_analog_pol[36] gpio_inp_dis[36] 2.16266e-05 -6 gpio_ib_mode_sel[36] gpio_oeb[36] 1.50005e-05 -7 *118:19 gpio_inp_dis[36] 0.000314728 -8 *118:19 *257:9 0.000645254 -9 *118:41 gpio_inp_dis[36] 0.000241999 -10 *118:81 gpio_inp_dis[36] 0.000302506 +5 *257:9 *268:9 0 +6 gpio_analog_pol[36] gpio_inp_dis[36] 2.16266e-05 +7 gpio_ib_mode_sel[36] gpio_oeb[36] 1.50005e-05 +8 *118:19 gpio_inp_dis[36] 0.000314728 +9 *118:19 *257:9 0.000645254 +10 *118:41 gpio_inp_dis[36] 0.000241999 +11 *118:81 gpio_inp_dis[36] 0.000302506 *RES 1 gpio_loopback_one[36] *257:9 37.9336 2 *257:9 gpio_inp_dis[36] 32.3543 @@ -5195,14 +5431,14 @@ resetb_l I 3 *264:13 gpio_oeb[43] 10.9518 *END -*D_NET *265 0.0342476 +*D_NET *265 0.0351195 *CONN *P gpio_out[10] O -*I *313:io_out[8] O *D user_proj_timer +*I *324:io_out[8] O *D user_proj_timer *CAP 1 gpio_out[10] 0.00882368 -2 *313:io_out[8] 0.00614286 -3 *265:7 0.0149665 +2 *324:io_out[8] 0.00657884 +3 *265:7 0.0154025 4 gpio_dm1[10] gpio_out[10] 0.000287872 5 gpio_holdover[10] gpio_out[10] 1.5186e-05 6 gpio_slow_sel[10] gpio_out[10] 0.000207907 @@ -5212,213 +5448,631 @@ resetb_l I 10 *90:51 gpio_out[10] 0.000293408 11 *132:9 gpio_out[10] 0.00110748 12 *135:23 gpio_out[10] 0.000495373 -13 *145:21 gpio_out[10] 0.00023734 -14 *145:21 *265:7 2.2447e-05 +13 *156:21 gpio_out[10] 0.00023734 +14 *156:21 *265:7 2.2447e-05 *RES -1 *313:io_out[8] *265:7 29.4275 +1 *324:io_out[8] *265:7 29.4275 2 *265:7 gpio_out[10] 46.7156 *END -*D_NET *266 0.0294625 +*D_NET *266 0.0282807 *CONN *P gpio_out[11] O -*I *313:io_out[9] O *D user_proj_timer +*I *324:io_out[9] O *D user_proj_timer *CAP -1 gpio_out[11] 0.000645527 -2 *313:io_out[9] 0.00611629 -3 *266:15 0.00718222 -4 *266:7 0.012653 -5 gpio_analog_sel[11] *266:15 1.0698e-05 -6 gpio_holdover[11] gpio_out[11] 2.16353e-05 -7 gpio_slow_sel[11] *266:15 0.0012503 -8 *91:19 *266:15 0.00103679 -9 *91:21 *266:15 0.000273004 -10 *91:23 *266:15 0.000273004 +1 gpio_out[11] 0.00450298 +2 *324:io_out[9] 0.00962654 +3 *266:9 0.0141295 +4 gpio_dm2[11] gpio_out[11] 0 +5 gpio_holdover[11] gpio_out[11] 2.16353e-05 *RES -1 *313:io_out[9] *266:7 29.4275 -2 *266:7 *266:15 43.6995 -3 *266:15 gpio_out[11] 20.4766 +1 *324:io_out[9] *266:9 46.2611 +2 *266:9 gpio_out[11] 21.454 *END -*D_NET *267 0.0260854 +*D_NET *267 0.0249605 *CONN *P gpio_out[12] O -*I *313:io_out[10] O *D user_proj_timer +*I *324:io_out[10] O *D user_proj_timer +*CAP +1 gpio_out[12] 0.00519873 +2 *324:io_out[10] 0.00726923 +3 *267:11 0.012468 +4 gpio_holdover[12] gpio_out[12] 2.45583e-05 +*RES +1 *324:io_out[10] *267:11 43.4344 +2 *267:11 gpio_out[12] 16.0449 +*END + +*D_NET *268 0.493536 +*CONN +*P gpio_out[24] O +*I *325:io_out[0] O *D user_proj_timer *CAP -1 gpio_out[12] 0.00458471 -2 *313:io_out[10] 0.00658826 -3 *267:11 0.011173 -4 gpio_analog_pol[12] gpio_out[12] 4.72106e-05 -5 gpio_holdover[12] gpio_out[12] 2.37069e-05 -6 gpio_slow_sel[12] gpio_out[12] 0.00127858 -7 *92:21 gpio_out[12] 0.000186795 -8 *92:23 gpio_out[12] 0.000501784 -9 *92:25 gpio_out[12] 0.0012461 -10 *92:27 gpio_out[12] 0.000217983 -11 *92:29 gpio_out[12] 0.00023734 +1 gpio_out[24] 0.000207943 +2 *325:io_out[0] 0.00675676 +3 *268:17 0.0459091 +4 *268:15 0.0460208 +5 *268:9 0.0839445 +6 *268:7 0.0903817 +7 *268:9 *269:9 0.173439 +8 *268:9 *270:17 0.00379464 +9 *268:9 *273:9 0.00494532 +10 *268:15 gpio_out[26] 4.17978e-05 +11 *268:17 *269:17 0.0173489 +12 gpio_analog_en[27] *268:9 0 +13 gpio_dm1[27] *268:9 0.00014399 +14 gpio_dm1[29] *268:9 0.00014399 +15 gpio_dm1[34] *268:9 0.000146836 +16 gpio_holdover[24] gpio_out[24] 1.6303e-05 +17 gpio_holdover[26] *268:15 9.99315e-05 +18 gpio_slow_sel[25] *268:17 0.0012289 +19 gpio_slow_sel[26] *268:17 0.0012289 +20 gpio_slow_sel[27] *268:9 0 +21 gpio_slow_sel[33] *268:9 0.00014399 +22 gpio_slow_sel[36] *268:9 0 +23 gpio_vtrip_sel[26] *268:9 0 +24 *105:19 *268:17 0.000538619 +25 *105:71 gpio_out[24] 3.34421e-05 +26 *106:13 *268:17 0.00349051 +27 *106:53 *268:17 0.000517304 +28 *106:63 *268:17 0.00121429 +29 *106:73 *268:17 0.000251605 +30 *106:83 *268:17 0.000251605 +31 *107:57 *268:17 7.81047e-05 +32 *107:67 *268:17 0.000510517 +33 *107:77 *268:17 0.00148051 +34 *107:101 *268:17 0.000251605 +35 *108:61 *268:9 0 +36 *108:71 *268:9 0 +37 *108:81 *268:9 0 +38 *108:91 *268:9 0 +39 *113:67 *268:9 0.00014399 +40 *115:81 *268:9 0.000207923 +41 *117:89 *268:9 0.000287981 +42 *118:31 *268:9 0 +43 *118:41 *268:9 0 +44 *118:51 *268:9 0 +45 *118:61 *268:9 0 +46 *118:71 *268:9 0 +47 *118:81 *268:9 0 +48 *118:93 *268:9 0 +49 *138:15 *268:17 0.00355991 +50 *139:17 *268:17 0.000805263 +51 *139:29 *268:17 0.000370035 +52 *140:13 *268:9 0.00108987 +53 *141:9 *268:9 0.000495572 +54 *141:19 *268:9 0.000148354 +55 *142:13 *268:9 0.000593664 +56 *142:31 *268:9 0.000180992 +57 *143:13 *268:9 0.000555596 +58 *143:31 *268:9 0.000125676 +59 *256:13 *268:9 0.000410344 +60 *257:9 *268:9 0 *RES -1 *313:io_out[10] *267:11 31.2867 -2 *267:11 gpio_out[12] 28.3513 +1 *325:io_out[0] *268:7 28.4923 +2 *268:7 *268:9 2703.19 +3 *268:9 *268:15 16.8717 +4 *268:15 *268:17 198.326 +5 *268:17 gpio_out[24] 8.81853 *END -*D_NET *268 0.0225179 +*D_NET *269 0.457999 +*CONN +*P gpio_out[25] O +*I *325:io_out[1] O *D user_proj_timer +*CAP +1 gpio_out[25] 0.000285876 +2 *325:io_out[1] 0.00680556 +3 *269:17 0.013441 +4 *269:15 0.0134516 +5 *269:9 0.0340638 +6 *269:7 0.0405728 +7 *269:9 *270:9 0.133139 +8 *269:9 *270:17 0.00255322 +9 *269:9 *273:9 0.00494532 +10 *269:15 gpio_out[27] 0 +11 *269:17 *270:17 0.00932117 +12 gpio_dm1[28] *269:9 0 +13 gpio_dm1[29] *269:9 0.00014399 +14 gpio_dm1[34] *269:9 0.000291585 +15 gpio_dm2[27] *269:15 0.000226134 +16 gpio_holdover[25] gpio_out[25] 1.83293e-05 +17 gpio_holdover[27] *269:15 2.52409e-05 +18 gpio_slow_sel[27] *269:17 0.000839862 +19 gpio_slow_sel[28] *269:9 0 +20 gpio_slow_sel[33] *269:9 0.00014399 +21 gpio_slow_sel[34] *269:9 0 +22 *106:41 *269:17 0.00022183 +23 *106:53 gpio_out[25] 2.74032e-05 +24 *107:19 *269:17 0.00336265 +25 *107:57 *269:17 5.46327e-05 +26 *108:41 *269:9 0 +27 *108:51 *269:9 0 +28 *108:61 *269:9 0 +29 *108:71 *269:17 0.000342844 +30 *109:37 *269:9 0 +31 *109:73 *269:9 0 +32 *109:83 *269:9 0 +33 *113:67 *269:9 0.00014399 +34 *115:81 *269:9 0.000207923 +35 *116:9 *269:9 0 +36 *116:23 *269:9 0 +37 *141:9 *269:9 0.000794024 +38 *142:13 *269:9 0.00065361 +39 *142:31 *269:9 0.000395734 +40 *143:13 *269:9 0.000599697 +41 *143:31 *269:9 0.000138367 +42 *149:31 *269:9 0 +43 *268:9 *269:9 0.173439 +44 *268:17 *269:17 0.0173489 +*RES +1 *325:io_out[1] *269:7 28.5781 +2 *269:7 *269:9 2203.85 +3 *269:9 *269:15 16.9576 +4 *269:15 *269:17 79.5163 +5 *269:17 gpio_out[25] 9.05 +*END + +*D_NET *270 0.371921 +*CONN +*P gpio_out[26] O +*I *325:io_out[2] O *D user_proj_timer +*CAP +1 gpio_out[26] 0.000116211 +2 *325:io_out[2] 0.00686675 +3 *270:17 0.0120097 +4 *270:15 0.0121035 +5 *270:9 0.0282098 +6 *270:7 0.0348666 +7 *270:9 *271:9 0.0934042 +8 *270:9 *272:17 0.00237034 +9 *270:9 *273:9 0.00494532 +10 *270:17 *271:17 0.00797864 +11 *270:17 *272:17 0.000186784 +12 gpio_analog_pol[29] *270:9 0 +13 gpio_analog_pol[33] *270:9 0 +14 gpio_dm1[27] *270:17 0.0012362 +15 gpio_dm1[29] *270:9 0.000283061 +16 gpio_holdover[26] gpio_out[26] 1.75276e-05 +17 gpio_oeb[28] *270:9 0 +18 gpio_slow_sel[27] *270:17 0.000829344 +19 gpio_slow_sel[28] *270:17 0.000358965 +20 gpio_slow_sel[33] *270:9 0.000287981 +21 *107:27 *270:17 0.000399603 +22 *107:57 *270:17 0.00103151 +23 *108:9 *270:17 0.00323589 +24 *108:31 *270:17 0.000278537 +25 *109:37 *270:9 0 +26 *109:49 *270:15 0 +27 *109:49 *270:17 0.000524609 +28 *109:63 *270:17 0.0012216 +29 *113:47 *270:9 0.000105239 +30 *113:67 *270:9 0.000175669 +31 *113:93 *270:9 0.000114393 +32 *115:31 *270:9 0 +33 *115:57 *270:9 0 +34 *115:69 *270:9 0 +35 *115:81 *270:9 0.000350585 +36 *140:13 *270:17 0.00160602 +37 *141:9 *270:17 0.00422337 +38 *141:19 *270:17 0.00127631 +39 *142:13 *270:9 0.00105538 +40 *142:13 *270:17 0.000245645 +41 *143:13 *270:9 0.00083296 +42 *143:31 *270:9 0.000322112 +43 *268:9 *270:17 0.00379464 +44 *268:15 gpio_out[26] 4.17978e-05 +45 *269:9 *270:9 0.133139 +46 *269:9 *270:17 0.00255322 +47 *269:17 *270:17 0.00932117 +*RES +1 *325:io_out[2] *270:7 28.664 +2 *270:7 *270:9 1693.25 +3 *270:9 *270:15 16.5283 +4 *270:15 *270:17 81.1804 +5 *270:17 gpio_out[26] 8.37147 +*END + +*D_NET *271 0.275785 +*CONN +*P gpio_out[27] O +*I *325:io_out[3] O *D user_proj_timer +*CAP +1 gpio_out[27] 0.000252205 +2 *325:io_out[3] 0.00695189 +3 *271:17 0.01379 +4 *271:15 0.0139076 +5 *271:9 0.0229327 +6 *271:7 0.0295148 +7 *271:9 *272:9 0.0538928 +8 *271:9 *273:9 0.00613874 +9 *271:15 gpio_out[29] 1.76954e-05 +10 *271:17 *272:17 0.0178293 +11 gpio_holdover[27] gpio_out[27] 2.16266e-05 +12 gpio_slow_sel[30] *271:9 0 +13 gpio_vtrip_sel[29] *271:9 0 +14 gpio_vtrip_sel[29] *271:15 0 +15 *108:9 *271:17 0.00324115 +16 *108:31 *271:17 0.000264445 +17 *108:51 *271:17 0.00022183 +18 *109:17 *271:17 0.00347426 +19 *109:23 *271:17 0.000308784 +20 *109:37 *271:17 0.000110915 +21 *112:45 *271:9 0 +22 *112:69 *271:9 0 +23 *112:83 *271:9 0 +24 *112:93 *271:9 0 +25 *112:103 *271:9 0 +26 *113:47 *271:9 0.000115866 +27 *113:67 *271:9 0.000193407 +28 *113:93 *271:9 0.000125944 +29 *114:75 *271:9 0 +30 *114:85 *271:9 0 +31 *114:95 *271:9 0 +32 *114:121 *271:9 0 +33 *143:13 *271:9 0.00109646 +34 *147:31 *271:9 0 +35 *269:15 gpio_out[27] 0 +36 *270:9 *271:9 0.0934042 +37 *270:17 *271:17 0.00797864 +*RES +1 *325:io_out[3] *271:7 28.7499 +2 *271:7 *271:9 1189.68 +3 *271:9 *271:15 16.7859 +4 *271:15 *271:17 81.1664 +5 *271:17 gpio_out[27] 9.01267 +*END + +*D_NET *272 0.187328 +*CONN +*P gpio_out[28] O +*I *325:io_out[4] O *D user_proj_timer +*CAP +1 gpio_out[28] 0.000141827 +2 *325:io_out[4] 0.00701308 +3 *272:17 0.0112014 +4 *272:15 0.0112375 +5 *272:9 0.0202761 +6 *272:7 0.0271113 +7 *272:9 *273:9 0.00780094 +8 *272:15 gpio_out[30] 0.000102825 +9 *272:17 *273:9 0.0176841 +10 *272:17 *277:9 0 +11 gpio_analog_en[31] *272:9 0 +12 gpio_dm1[30] *272:17 0.00115485 +13 gpio_holdover[28] gpio_out[28] 1.6303e-05 +14 gpio_inp_dis[30] *272:17 0.00012368 +15 gpio_slow_sel[29] *272:17 0.0012216 +16 gpio_slow_sel[30] *272:17 0.000277518 +17 gpio_slow_sel[31] *272:9 0 +18 *109:49 gpio_out[28] 2.72653e-06 +19 *110:19 *272:17 0.00173106 +20 *110:53 *272:17 0.000122268 +21 *110:63 *272:17 0.000285288 +22 *110:77 *272:17 0.00144359 +23 *110:101 *272:17 0.000251605 +24 *112:23 *272:9 0 +25 *112:33 *272:9 0 +26 *112:45 *272:9 0 +27 *112:69 *272:17 0.000334347 +28 *112:83 *272:17 0.000393165 +29 *113:47 *272:9 0.000269731 +30 *113:67 *272:9 0.000450244 +31 *113:93 *272:9 0.000146596 +32 *142:13 *272:17 0.00137318 +33 *145:13 *272:17 0.000223901 +34 *145:29 *272:17 0.000657591 +35 *270:9 *272:17 0.00237034 +36 *270:17 *272:17 0.000186784 +37 *271:9 *272:9 0.0538928 +38 *271:17 *272:17 0.0178293 +*RES +1 *325:io_out[4] *272:7 28.8357 +2 *272:7 *272:9 688.936 +3 *272:9 *272:15 16.5283 +4 *272:15 *272:17 80.9125 +5 *272:17 gpio_out[28] 8.41533 +*END + +*D_NET *273 0.121382 +*CONN +*P gpio_out[29] O +*I *325:io_out[5] O *D user_proj_timer +*CAP +1 gpio_out[29] 0.000151144 +2 *325:io_out[5] 0.00712994 +3 *273:9 0.0223813 +4 *273:7 0.0293601 +5 *273:9 *277:9 0 +6 gpio_dm1[31] *273:9 0.000455053 +7 gpio_holdover[29] gpio_out[29] 3.59765e-05 +8 *110:27 *273:9 0.000399603 +9 *110:53 *273:9 0.00102421 +10 *112:11 *273:9 0.00304904 +11 *113:19 *273:9 0.000754676 +12 *113:27 *273:9 0.000399603 +13 *113:35 *273:9 0.000399603 +14 *113:47 *273:9 0.000984094 +15 *113:57 *273:9 0.000517811 +16 *113:67 *273:9 0.0012362 +17 *113:77 *273:9 0.000251605 +18 *113:93 *273:9 0.000800066 +19 *143:13 *273:9 0.0019089 +20 *145:13 *273:9 0.000456585 +21 *146:13 *273:9 0.00249128 +22 *146:27 *273:9 0.000718065 +23 *268:9 *273:9 0.00494532 +24 *269:9 *273:9 0.00494532 +25 *270:9 *273:9 0.00494532 +26 *271:9 *273:9 0.00613874 +27 *271:15 gpio_out[29] 1.76954e-05 +28 *272:9 *273:9 0.00780094 +29 *272:17 *273:9 0.0176841 +*RES +1 *325:io_out[5] *273:7 29.1363 +2 *273:7 *273:9 114.571 +3 *273:9 gpio_out[29] 8.37147 +*END + +*D_NET *274 0.025418 *CONN *P gpio_out[2] O -*I *313:io_out[0] O *D user_proj_timer +*I *324:io_out[0] O *D user_proj_timer +*CAP +1 gpio_out[2] 7.83942e-05 +2 *324:io_out[0] 0.0110559 +3 *274:9 0.0111343 +4 gpio_holdover[2] gpio_out[2] 3.33328e-05 +5 *111:13 *274:9 0.000660533 +6 *144:13 *274:9 0.00245558 +*RES +1 *324:io_out[0] *274:9 49.5389 +2 *274:9 gpio_out[2] 8.36307 +*END + +*D_NET *275 0.0312632 +*CONN +*P gpio_out[30] O +*I *325:io_out[6] O *D user_proj_timer +*CAP +1 gpio_out[30] 0.00626662 +2 *325:io_out[6] 0.00930258 +3 *275:11 0.0155692 +4 gpio_holdover[30] gpio_out[30] 1.83293e-05 +5 *112:69 gpio_out[30] 3.6843e-06 +6 *272:15 gpio_out[30] 0.000102825 +*RES +1 *325:io_out[6] *275:11 43.1507 +2 *275:11 gpio_out[30] 18.5761 +*END + +*D_NET *276 0.0652695 +*CONN +*P gpio_out[31] O +*I *325:io_out[7] O *D user_proj_timer +*CAP +1 gpio_out[31] 0.00717979 +2 *325:io_out[7] 0.000146487 +3 *276:9 0.0179217 +4 *276:7 0.0108884 +5 *276:9 *278:9 0.0290695 +6 gpio_holdover[31] gpio_out[31] 6.35274e-05 +*RES +1 *325:io_out[7] *276:7 8.3304 +2 *276:7 *276:9 66.6325 +3 *276:9 gpio_out[31] 29.2791 +*END + +*D_NET *277 0.137861 +*CONN +*P gpio_out[32] O +*I *325:io_out[8] O *D user_proj_timer +*CAP +1 gpio_out[32] 0.000554944 +2 *325:io_out[8] 0.00670797 +3 *277:9 0.062199 +4 *277:7 0.068352 +5 *277:9 *279:9 0 +6 gpio_dm1[29] *277:9 0 +7 gpio_holdover[32] gpio_out[32] 4.66586e-05 +8 gpio_slow_sel[29] *277:9 0 +9 *113:47 *277:9 0 +10 *113:57 *277:9 0 +11 *113:67 *277:9 0 +12 *113:77 *277:9 0 +13 *113:93 *277:9 0 +14 *114:51 *277:9 0 +15 *114:65 *277:9 0 +16 *114:121 *277:9 0 +17 *142:13 *277:9 0 +18 *143:13 *277:9 0 +19 *143:31 *277:9 0 +20 *272:17 *277:9 0 +21 *273:9 *277:9 0 +*RES +1 *325:io_out[8] *277:7 27.9341 +2 *277:7 *277:9 236.025 +3 *277:9 gpio_out[32] 9.73133 +*END + +*D_NET *278 0.197591 +*CONN +*P gpio_out[33] O +*I *325:io_out[9] O *D user_proj_timer +*CAP +1 gpio_out[33] 0.0071173 +2 *325:io_out[9] 6.53991e-05 +3 *278:9 0.0841872 +4 *278:7 0.0771353 +5 gpio_holdover[33] gpio_out[33] 1.6303e-05 +6 *276:9 *278:9 0.0290695 +*RES +1 *325:io_out[9] *278:7 8.15867 +2 *278:7 *278:9 326.592 +3 *278:9 gpio_out[33] 29.4359 +*END + +*D_NET *279 0.226429 +*CONN +*P gpio_out[34] O +*I *325:io_out[10] O *D user_proj_timer *CAP -1 gpio_out[2] 0.00120353 -2 *313:io_out[0] 0.0100473 -3 *268:9 0.0112508 -4 gpio_dm2[2] gpio_out[2] 0 -5 gpio_holdover[2] gpio_out[2] 1.63001e-05 +1 gpio_out[34] 0.000895503 +2 *325:io_out[10] 0.00627738 +3 *279:9 0.106929 +4 *279:7 0.112311 +5 gpio_holdover[34] gpio_out[34] 1.5186e-05 +6 *277:9 *279:9 0 *RES -1 *313:io_out[0] *268:9 45.4173 -2 *268:9 gpio_out[2] 12.4847 +1 *325:io_out[10] *279:7 26.5603 +2 *279:7 *279:9 417.286 +3 *279:9 gpio_out[34] 11.1033 *END -*D_NET *269 0.0272227 +*D_NET *280 0.0273941 *CONN *P gpio_out[3] O -*I *313:io_out[1] O *D user_proj_timer +*I *324:io_out[1] O *D user_proj_timer *CAP -1 gpio_out[3] 0.00622027 -2 *313:io_out[1] 0.00738081 -3 *269:16 0.0136011 +1 gpio_out[3] 0.0082085 +2 *324:io_out[1] 0.00547827 +3 *280:7 0.0136868 4 gpio_holdover[3] gpio_out[3] 2.05329e-05 *RES -1 *313:io_out[1] *269:16 44.8251 -2 *269:16 gpio_out[3] 21.6375 +1 *324:io_out[1] *280:7 25.3059 +2 *280:7 gpio_out[3] 40.5724 *END -*D_NET *270 0.0309563 +*D_NET *281 0.0318282 *CONN *P gpio_out[4] O -*I *313:io_out[2] O *D user_proj_timer +*I *324:io_out[2] O *D user_proj_timer *CAP -1 gpio_out[4] 0.00622186 -2 *313:io_out[2] 0.00924313 -3 *270:14 0.015465 +1 gpio_out[4] 0.00665784 +2 *324:io_out[2] 0.00924313 +3 *281:14 0.015901 4 gpio_holdover[4] gpio_out[4] 2.62729e-05 *RES -1 *313:io_out[2] *270:14 45.0757 -2 *270:14 gpio_out[4] 29.6524 +1 *324:io_out[2] *281:14 45.0757 +2 *281:14 gpio_out[4] 29.6524 *END -*D_NET *271 0.0370967 +*D_NET *282 0.0379687 *CONN *P gpio_out[5] O -*I *313:io_out[3] O *D user_proj_timer +*I *324:io_out[3] O *D user_proj_timer *CAP -1 gpio_out[5] 0.00622017 -2 *313:io_out[3] 0.00200907 -3 *271:20 0.0160031 -4 *271:12 0.011792 -5 *271:12 gpio_out[6] 0.00105077 -6 *271:12 *272:12 0 +1 gpio_out[5] 0.00665614 +2 *324:io_out[3] 0.00200907 +3 *282:20 0.0164391 +4 *282:12 0.011792 +5 *282:12 gpio_out[6] 0.00105077 +6 *282:12 *283:12 0 7 gpio_holdover[5] gpio_out[5] 2.16353e-05 -8 *141:13 gpio_out[5] 0 -9 *141:27 gpio_out[5] 0 +8 *152:13 gpio_out[5] 0 +9 *152:27 gpio_out[5] 0 *RES -1 *313:io_out[3] *271:12 15.7504 -2 *271:12 *271:20 46.1584 -3 *271:20 gpio_out[5] 21.6729 +1 *324:io_out[3] *282:12 15.7504 +2 *282:12 *282:20 46.1584 +3 *282:20 gpio_out[5] 21.6729 *END -*D_NET *272 0.0404263 +*D_NET *283 0.0412983 *CONN *P gpio_out[6] O -*I *313:io_out[4] O *D user_proj_timer +*I *324:io_out[4] O *D user_proj_timer *CAP -1 gpio_out[6] 0.00690114 -2 *313:io_out[4] 0.000245829 -3 *272:12 0.0194311 -4 *272:8 0.0127758 +1 gpio_out[6] 0.00733712 +2 *324:io_out[4] 0.000245829 +3 *283:12 0.0198671 +4 *283:8 0.0127758 5 gpio_dm2[6] gpio_out[6] 0 6 gpio_holdover[6] gpio_out[6] 2.16353e-05 -7 *271:12 gpio_out[6] 0.00105077 -8 *271:12 *272:12 0 +7 *282:12 gpio_out[6] 0.00105077 +8 *282:12 *283:12 0 *RES -1 *313:io_out[4] *272:8 9.02293 -2 *272:8 *272:12 49.3248 -3 *272:12 gpio_out[6] 32.7249 +1 *324:io_out[4] *283:8 9.02293 +2 *283:8 *283:12 49.3248 +3 *283:12 gpio_out[6] 32.7249 *END -*D_NET *273 0.0469035 +*D_NET *284 0.0477754 *CONN *P gpio_out[7] O -*I *313:io_out[5] O *D user_proj_timer +*I *324:io_out[5] O *D user_proj_timer *CAP 1 gpio_out[7] 0.00153399 -2 *313:io_out[5] 0.00607154 -3 *273:9 0.0147861 -4 *273:7 0.0193237 -5 gpio_out[7] *274:9 0.000239658 -6 *273:9 *274:9 0.00188915 +2 *324:io_out[5] 0.00650752 +3 *284:9 0.0147861 +4 *284:7 0.0197597 +5 gpio_out[7] *285:9 0.000239658 +6 *284:9 *285:9 0.00188915 7 gpio_dm1[7] gpio_out[7] 0.00127048 8 gpio_holdover[7] gpio_out[7] 1.83467e-05 -9 *143:9 gpio_out[7] 0.00048687 -10 *143:11 gpio_out[7] 0.00128361 +9 *154:9 gpio_out[7] 0.00048687 +10 *154:11 gpio_out[7] 0.00128361 *RES -1 *313:io_out[5] *273:7 29.2557 -2 *273:7 *273:9 54.6075 -3 *273:9 gpio_out[7] 16.7033 +1 *324:io_out[5] *284:7 29.2557 +2 *284:7 *284:9 54.6075 +3 *284:9 gpio_out[7] 16.7033 *END -*D_NET *274 0.0499846 +*D_NET *285 0.0506742 *CONN *P gpio_out[8] O -*I *313:io_out[6] O *D user_proj_timer +*I *324:io_out[6] O *D user_proj_timer *CAP 1 gpio_out[8] 0.000137785 -2 *313:io_out[6] 0.00615263 -3 *274:9 0.0116007 -4 *274:7 0.0176156 -5 *274:9 *275:17 0.00162323 -6 gpio_dm1[7] *274:9 0.00125759 -7 gpio_dm1[8] *274:9 0.000260051 +2 *324:io_out[6] 0.0065886 +3 *285:9 0.0115096 +4 *285:7 0.0179604 +5 *285:9 *286:17 0.00162323 +6 gpio_dm1[7] *285:9 0.00125759 +7 gpio_dm1[8] *285:9 0.000260051 8 gpio_holdover[8] gpio_out[8] 2.09463e-05 -9 gpio_out[7] *274:9 0.000239658 -10 gpio_slow_sel[7] *274:9 0.00106514 -11 gpio_slow_sel[8] *274:9 0.0012503 -12 *130:21 *274:9 0.000586961 -13 *130:27 *274:9 0.000277518 -14 *130:31 *274:9 0.000393165 -15 *131:43 *274:9 0.00128107 -16 *131:63 *274:9 0.000300638 -17 *143:9 *274:9 0.0026944 -18 *143:11 *274:9 0.00129771 -19 *144:11 *274:9 4.03631e-05 -20 *273:9 *274:9 0.00188915 +9 gpio_out[7] *285:9 0.000239658 +10 gpio_slow_sel[7] *285:9 0.00106514 +11 gpio_slow_sel[8] *285:9 0.0012503 +12 *130:21 *285:9 0.000586961 +13 *130:27 *285:9 0.000277518 +14 *130:31 *285:9 0.000393165 +15 *131:43 *285:9 0.00128107 +16 *131:63 *285:9 0.000300638 +17 *154:9 *285:9 0.0026944 +18 *154:11 *285:9 0.00129771 +19 *155:11 *285:9 4.03631e-05 +20 *284:9 *285:9 0.00188915 *RES -1 *313:io_out[6] *274:7 29.4275 -2 *274:7 *274:9 54.2565 -3 *274:9 gpio_out[8] 8.46013 +1 *324:io_out[6] *285:7 29.4275 +2 *285:7 *285:9 54.2565 +3 *285:9 gpio_out[8] 8.46013 *END -*D_NET *275 0.0408884 +*D_NET *286 0.0417603 *CONN *P gpio_out[9] O -*I *313:io_out[7] O *D user_proj_timer +*I *324:io_out[7] O *D user_proj_timer *CAP 1 gpio_out[9] 0.000220443 -2 *313:io_out[7] 0.0061583 -3 *275:17 0.00993605 -4 *275:11 0.0158739 +2 *324:io_out[7] 0.00659428 +3 *286:17 0.00993605 +4 *286:11 0.0163099 5 gpio_holdover[9] gpio_out[9] 4.13233e-05 -6 gpio_inp_dis[8] *275:11 7.77019e-05 -7 gpio_slow_sel[9] *275:17 0.000621842 -8 *131:17 *275:17 0.000467796 -9 *131:23 *275:17 0.000207907 -10 *132:15 *275:17 0.000220879 -11 *132:19 *275:17 0.000553166 -12 *132:23 *275:17 0.000738261 -13 *132:27 *275:17 0.000159929 -14 *132:31 *275:17 0.000159929 -15 *144:9 *275:17 0.0026234 -16 *144:11 *275:17 0.00120428 -17 *274:9 *275:17 0.00162323 +6 gpio_inp_dis[8] *286:11 7.77019e-05 +7 gpio_slow_sel[9] *286:17 0.000621842 +8 *131:17 *286:17 0.000467796 +9 *131:23 *286:17 0.000207907 +10 *132:15 *286:17 0.000220879 +11 *132:19 *286:17 0.000553166 +12 *132:23 *286:17 0.000738261 +13 *132:27 *286:17 0.000159929 +14 *132:31 *286:17 0.000159929 +15 *155:9 *286:17 0.0026234 +16 *155:11 *286:17 0.00120428 +17 *285:9 *286:17 0.00162323 *RES -1 *313:io_out[7] *275:11 29.6216 -2 *275:11 *275:17 46.1692 -3 *275:17 gpio_out[9] 8.5432 +1 *324:io_out[7] *286:11 29.6216 +2 *286:11 *286:17 46.1692 +3 *286:17 gpio_out[9] 8.5432 *END diff --git a/spef/multicorner/openframe_project_wrapper.min.spef b/spef/multicorner/openframe_project_wrapper.min.spef index 0d239c7..b9c8918 100644 --- a/spef/multicorner/openframe_project_wrapper.min.spef +++ b/spef/multicorner/openframe_project_wrapper.min.spef @@ -1,6 +1,6 @@ *SPEF "ieee 1481-1999" *DESIGN "openframe_project_wrapper" -*DATE "11:25:16 Thursday September 24, 2026" +*DATE "10:41:22 Thursday September 24, 2026" *VENDOR "The OpenROAD Project" *PROGRAM "OpenROAD" *VERSION "dcf36133a369abc8f3c5e5738cd4d82e4903c0e0" @@ -151,124 +151,124 @@ *135 gpio_loopback_one[10] *136 gpio_loopback_one[11] *137 gpio_loopback_one[12] -*138 gpio_loopback_one[2] -*139 gpio_loopback_one[3] -*140 gpio_loopback_one[4] -*141 gpio_loopback_one[5] -*142 gpio_loopback_one[6] -*143 gpio_loopback_one[7] -*144 gpio_loopback_one[8] -*145 gpio_loopback_one[9] -*146 gpio_in[0] -*147 gpio_in[10] -*148 gpio_in[11] -*149 gpio_in[12] -*150 gpio_in[13] -*151 gpio_in[14] -*152 gpio_in[15] -*153 gpio_in[16] -*154 gpio_in[17] -*155 gpio_in[18] -*156 gpio_in[19] -*157 gpio_in[1] -*158 gpio_in[20] -*159 gpio_in[21] -*160 gpio_in[22] -*161 gpio_in[23] -*162 gpio_in[24] -*163 gpio_in[25] -*164 gpio_in[26] -*165 gpio_in[27] -*166 gpio_in[28] -*167 gpio_in[29] -*168 gpio_in[2] -*169 gpio_in[30] -*170 gpio_in[31] -*171 gpio_in[32] -*172 gpio_in[33] -*173 gpio_in[34] -*174 gpio_in[35] -*175 gpio_in[36] -*176 gpio_in[37] -*177 gpio_in[38] -*178 gpio_in[39] -*179 gpio_in[3] -*180 gpio_in[40] -*181 gpio_in[41] -*182 gpio_in[42] -*183 gpio_in[43] -*184 gpio_in[4] -*185 gpio_in[5] -*186 gpio_in[6] -*187 gpio_in[7] -*188 gpio_in[8] -*189 gpio_in[9] -*190 gpio_in_h[0] -*191 gpio_in_h[10] -*192 gpio_in_h[11] -*193 gpio_in_h[12] -*194 gpio_in_h[13] -*195 gpio_in_h[14] -*196 gpio_in_h[15] -*197 gpio_in_h[16] -*198 gpio_in_h[17] -*199 gpio_in_h[18] -*200 gpio_in_h[19] -*201 gpio_in_h[1] -*202 gpio_in_h[20] -*203 gpio_in_h[21] -*204 gpio_in_h[22] -*205 gpio_in_h[23] -*206 gpio_in_h[24] -*207 gpio_in_h[25] -*208 gpio_in_h[26] -*209 gpio_in_h[27] -*210 gpio_in_h[28] -*211 gpio_in_h[29] -*212 gpio_in_h[2] -*213 gpio_in_h[30] -*214 gpio_in_h[31] -*215 gpio_in_h[32] -*216 gpio_in_h[33] -*217 gpio_in_h[34] -*218 gpio_in_h[35] -*219 gpio_in_h[36] -*220 gpio_in_h[37] -*221 gpio_in_h[38] -*222 gpio_in_h[39] -*223 gpio_in_h[3] -*224 gpio_in_h[40] -*225 gpio_in_h[41] -*226 gpio_in_h[42] -*227 gpio_in_h[43] -*228 gpio_in_h[4] -*229 gpio_in_h[5] -*230 gpio_in_h[6] -*231 gpio_in_h[7] -*232 gpio_in_h[8] -*233 gpio_in_h[9] -*234 gpio_loopback_one[13] -*235 gpio_loopback_one[14] -*236 gpio_loopback_one[15] -*237 gpio_loopback_one[16] -*238 gpio_loopback_one[17] -*239 gpio_loopback_one[18] -*240 gpio_loopback_one[19] -*241 gpio_loopback_one[20] -*242 gpio_loopback_one[21] -*243 gpio_loopback_one[22] -*244 gpio_loopback_one[23] -*245 gpio_loopback_one[24] -*246 gpio_loopback_one[25] -*247 gpio_loopback_one[26] -*248 gpio_loopback_one[27] -*249 gpio_loopback_one[28] -*250 gpio_loopback_one[29] -*251 gpio_loopback_one[30] -*252 gpio_loopback_one[31] -*253 gpio_loopback_one[32] -*254 gpio_loopback_one[33] -*255 gpio_loopback_one[34] +*138 gpio_loopback_one[24] +*139 gpio_loopback_one[25] +*140 gpio_loopback_one[26] +*141 gpio_loopback_one[27] +*142 gpio_loopback_one[28] +*143 gpio_loopback_one[29] +*144 gpio_loopback_one[2] +*145 gpio_loopback_one[30] +*146 gpio_loopback_one[31] +*147 gpio_loopback_one[32] +*148 gpio_loopback_one[33] +*149 gpio_loopback_one[34] +*150 gpio_loopback_one[3] +*151 gpio_loopback_one[4] +*152 gpio_loopback_one[5] +*153 gpio_loopback_one[6] +*154 gpio_loopback_one[7] +*155 gpio_loopback_one[8] +*156 gpio_loopback_one[9] +*157 gpio_in[0] +*158 gpio_in[10] +*159 gpio_in[11] +*160 gpio_in[12] +*161 gpio_in[13] +*162 gpio_in[14] +*163 gpio_in[15] +*164 gpio_in[16] +*165 gpio_in[17] +*166 gpio_in[18] +*167 gpio_in[19] +*168 gpio_in[1] +*169 gpio_in[20] +*170 gpio_in[21] +*171 gpio_in[22] +*172 gpio_in[23] +*173 gpio_in[24] +*174 gpio_in[25] +*175 gpio_in[26] +*176 gpio_in[27] +*177 gpio_in[28] +*178 gpio_in[29] +*179 gpio_in[2] +*180 gpio_in[30] +*181 gpio_in[31] +*182 gpio_in[32] +*183 gpio_in[33] +*184 gpio_in[34] +*185 gpio_in[35] +*186 gpio_in[36] +*187 gpio_in[37] +*188 gpio_in[38] +*189 gpio_in[39] +*190 gpio_in[3] +*191 gpio_in[40] +*192 gpio_in[41] +*193 gpio_in[42] +*194 gpio_in[43] +*195 gpio_in[4] +*196 gpio_in[5] +*197 gpio_in[6] +*198 gpio_in[7] +*199 gpio_in[8] +*200 gpio_in[9] +*201 gpio_in_h[0] +*202 gpio_in_h[10] +*203 gpio_in_h[11] +*204 gpio_in_h[12] +*205 gpio_in_h[13] +*206 gpio_in_h[14] +*207 gpio_in_h[15] +*208 gpio_in_h[16] +*209 gpio_in_h[17] +*210 gpio_in_h[18] +*211 gpio_in_h[19] +*212 gpio_in_h[1] +*213 gpio_in_h[20] +*214 gpio_in_h[21] +*215 gpio_in_h[22] +*216 gpio_in_h[23] +*217 gpio_in_h[24] +*218 gpio_in_h[25] +*219 gpio_in_h[26] +*220 gpio_in_h[27] +*221 gpio_in_h[28] +*222 gpio_in_h[29] +*223 gpio_in_h[2] +*224 gpio_in_h[30] +*225 gpio_in_h[31] +*226 gpio_in_h[32] +*227 gpio_in_h[33] +*228 gpio_in_h[34] +*229 gpio_in_h[35] +*230 gpio_in_h[36] +*231 gpio_in_h[37] +*232 gpio_in_h[38] +*233 gpio_in_h[39] +*234 gpio_in_h[3] +*235 gpio_in_h[40] +*236 gpio_in_h[41] +*237 gpio_in_h[42] +*238 gpio_in_h[43] +*239 gpio_in_h[4] +*240 gpio_in_h[5] +*241 gpio_in_h[6] +*242 gpio_in_h[7] +*243 gpio_in_h[8] +*244 gpio_in_h[9] +*245 gpio_loopback_one[13] +*246 gpio_loopback_one[14] +*247 gpio_loopback_one[15] +*248 gpio_loopback_one[16] +*249 gpio_loopback_one[17] +*250 gpio_loopback_one[18] +*251 gpio_loopback_one[19] +*252 gpio_loopback_one[20] +*253 gpio_loopback_one[21] +*254 gpio_loopback_one[22] +*255 gpio_loopback_one[23] *256 gpio_loopback_one[35] *257 gpio_loopback_one[36] *258 gpio_loopback_one[37] @@ -281,52 +281,64 @@ *265 gpio_out[10] *266 gpio_out[11] *267 gpio_out[12] -*268 gpio_out[2] -*269 gpio_out[3] -*270 gpio_out[4] -*271 gpio_out[5] -*272 gpio_out[6] -*273 gpio_out[7] -*274 gpio_out[8] -*275 gpio_out[9] -*276 mask_rev[0] -*277 mask_rev[10] -*278 mask_rev[11] -*279 mask_rev[12] -*280 mask_rev[13] -*281 mask_rev[14] -*282 mask_rev[15] -*283 mask_rev[16] -*284 mask_rev[17] -*285 mask_rev[18] -*286 mask_rev[19] -*287 mask_rev[1] -*288 mask_rev[20] -*289 mask_rev[21] -*290 mask_rev[22] -*291 mask_rev[23] -*292 mask_rev[24] -*293 mask_rev[25] -*294 mask_rev[26] -*295 mask_rev[27] -*296 mask_rev[28] -*297 mask_rev[29] -*298 mask_rev[2] -*299 mask_rev[30] -*300 mask_rev[31] -*301 mask_rev[3] -*302 mask_rev[4] -*303 mask_rev[5] -*304 mask_rev[6] -*305 mask_rev[7] -*306 mask_rev[8] -*307 mask_rev[9] -*308 por_l -*309 porb_h -*310 porb_l -*311 resetb_h -*312 resetb_l -*313 mprj +*268 gpio_out[24] +*269 gpio_out[25] +*270 gpio_out[26] +*271 gpio_out[27] +*272 gpio_out[28] +*273 gpio_out[29] +*274 gpio_out[2] +*275 gpio_out[30] +*276 gpio_out[31] +*277 gpio_out[32] +*278 gpio_out[33] +*279 gpio_out[34] +*280 gpio_out[3] +*281 gpio_out[4] +*282 gpio_out[5] +*283 gpio_out[6] +*284 gpio_out[7] +*285 gpio_out[8] +*286 gpio_out[9] +*287 mask_rev[0] +*288 mask_rev[10] +*289 mask_rev[11] +*290 mask_rev[12] +*291 mask_rev[13] +*292 mask_rev[14] +*293 mask_rev[15] +*294 mask_rev[16] +*295 mask_rev[17] +*296 mask_rev[18] +*297 mask_rev[19] +*298 mask_rev[1] +*299 mask_rev[20] +*300 mask_rev[21] +*301 mask_rev[22] +*302 mask_rev[23] +*303 mask_rev[24] +*304 mask_rev[25] +*305 mask_rev[26] +*306 mask_rev[27] +*307 mask_rev[28] +*308 mask_rev[29] +*309 mask_rev[2] +*310 mask_rev[30] +*311 mask_rev[31] +*312 mask_rev[3] +*313 mask_rev[4] +*314 mask_rev[5] +*315 mask_rev[6] +*316 mask_rev[7] +*317 mask_rev[8] +*318 mask_rev[9] +*319 por_l +*320 porb_h +*321 porb_l +*322 resetb_h +*323 resetb_l +*324 mprj +*325 mprj2 *PORTS analog_io[0] I @@ -1275,7 +1287,7 @@ resetb_l I 21 *89:13 gpio_ib_mode_sel[0] 0.135533 *END -*D_NET *90 0.0114444 +*D_NET *90 0.0112705 *CONN *P gpio_oeb[10] O *P gpio_ib_mode_sel[10] O @@ -1297,7 +1309,7 @@ resetb_l I 7 gpio_dm0[10] 3.90281e-05 8 gpio_slow_sel[10] 0.00070535 9 gpio_analog_en[10] 5.43833e-05 -10 gpio_loopback_zero[10] 0.000962503 +10 gpio_loopback_zero[10] 0.000929535 11 *90:51 0.000804893 12 *90:47 0.000115857 13 *90:45 0.00045792 @@ -1305,7 +1317,7 @@ resetb_l I 15 *90:31 0.000881917 16 *90:27 0.000713476 17 *90:23 0.000342326 -18 *90:13 0.00116914 +18 *90:13 0.00113618 19 gpio_analog_en[10] gpio_dm1[10] 0 20 gpio_analog_pol[10] gpio_inp_dis[10] 1.57861e-05 21 gpio_analog_sel[10] gpio_dm2[10] 1.14269e-05 @@ -1313,19 +1325,18 @@ resetb_l I 23 gpio_slow_sel[10] gpio_dm1[10] 0 24 gpio_slow_sel[10] gpio_out[10] 0.000263841 25 *90:13 *135:23 0.000483713 -26 *90:23 *135:23 0.000107996 -27 *90:31 *135:23 0.000253564 -28 *90:41 gpio_dm2[10] 1.2567e-05 -29 *90:41 gpio_out[10] 0.000125705 -30 *90:41 *135:23 0.000250532 -31 *90:45 gpio_dm1[10] 0.000239983 -32 *90:45 gpio_out[10] 0.00109562 -33 *90:45 *135:23 0 -34 *90:45 *135:29 0.000359229 -35 *90:47 gpio_dm1[10] 0.000254057 -36 *90:47 gpio_out[10] 0.000232405 -37 *90:51 gpio_dm1[10] 0.000253168 -38 *90:51 gpio_out[10] 0.000258027 +26 *90:31 *135:23 0.000253564 +27 *90:41 gpio_dm2[10] 1.2567e-05 +28 *90:41 gpio_out[10] 0.000125705 +29 *90:41 *135:23 0.000250532 +30 *90:45 gpio_dm1[10] 0.000239983 +31 *90:45 gpio_out[10] 0.00109562 +32 *90:45 *135:23 0 +33 *90:45 *135:29 0.000359229 +34 *90:47 gpio_dm1[10] 0.000254057 +35 *90:47 gpio_out[10] 0.000232405 +36 *90:51 gpio_dm1[10] 0.000253168 +37 *90:51 gpio_out[10] 0.000258027 *RES 1 gpio_loopback_zero[10] *90:13 3.91207 2 *90:13 *90:23 0.772667 @@ -1346,7 +1357,7 @@ resetb_l I 17 *90:13 gpio_oeb[10] 0.1064 *END -*D_NET *91 0.0130283 +*D_NET *91 0.00906006 *CONN *P gpio_oeb[11] O *P gpio_ib_mode_sel[11] O @@ -1359,66 +1370,55 @@ resetb_l I *P gpio_slow_sel[11] O *P gpio_loopback_zero[11] I *CAP -1 gpio_oeb[11] 5.82432e-05 -2 gpio_ib_mode_sel[11] 2.97713e-05 -3 gpio_vtrip_sel[11] 7.24795e-05 -4 gpio_holdover[11] 8.15671e-05 -5 gpio_analog_sel[11] 8.80811e-05 -6 gpio_analog_pol[11] 6.1486e-05 -7 gpio_dm0[11] 4.37557e-05 -8 gpio_analog_en[11] 8.47313e-05 -9 gpio_slow_sel[11] 0.000445674 -10 gpio_loopback_zero[11] 0.000802532 -11 *91:23 0.000575104 -12 *91:21 0.000133154 -13 *91:19 0.000363538 -14 *91:17 0.000624589 -15 *91:15 0.000713241 -16 *91:13 0.000528195 -17 *91:11 0.000236165 -18 *91:9 0.000963972 +1 gpio_oeb[11] 2.66735e-05 +2 gpio_ib_mode_sel[11] 1.36548e-05 +3 gpio_vtrip_sel[11] 3.14258e-05 +4 gpio_holdover[11] 2.66534e-05 +5 gpio_analog_sel[11] 3.04806e-05 +6 gpio_analog_pol[11] 1.89207e-05 +7 gpio_dm0[11] 1.36548e-05 +8 gpio_analog_en[11] 3.14258e-05 +9 gpio_slow_sel[11] 0.00069369 +10 gpio_loopback_zero[11] 0.000868207 +11 *91:37 0.000876483 +12 *91:35 0.000316389 +13 *91:31 0.00070243 +14 *91:17 0.00085824 +15 *91:15 0.000840209 +16 *91:13 0.000700732 +17 *91:11 0.000316389 +18 *91:9 0.00104625 19 gpio_analog_en[11] gpio_dm1[11] 0 -20 gpio_analog_pol[11] gpio_inp_dis[11] 4.18658e-05 -21 gpio_analog_sel[11] gpio_dm2[11] 4.16565e-05 -22 gpio_analog_sel[11] gpio_out[11] 1.11211e-05 -23 gpio_holdover[11] gpio_dm2[11] 4.16565e-05 -24 gpio_holdover[11] gpio_out[11] 2.10284e-05 -25 gpio_slow_sel[11] gpio_dm1[11] 0.000449545 -26 gpio_slow_sel[11] gpio_out[11] 0.00109861 -27 *91:9 *136:9 0.000663498 -28 *91:11 *136:9 0.000232405 -29 *91:13 *136:9 0.000232405 -30 *91:15 *136:9 0.000863217 -31 *91:17 *136:9 0.00024577 -32 *91:17 *136:11 0.000224206 -33 *91:19 gpio_dm1[11] 0.000191006 -34 *91:19 gpio_out[11] 0.000910677 -35 *91:19 *136:11 0.000909783 -36 *91:21 gpio_dm1[11] 0.000232405 -37 *91:21 gpio_out[11] 0.00023936 -38 *91:23 gpio_dm1[11] 0.000232405 -39 *91:23 gpio_out[11] 0.00023936 +20 gpio_analog_pol[11] gpio_inp_dis[11] 1.81358e-05 +21 gpio_analog_sel[11] gpio_dm2[11] 1.86516e-05 +22 gpio_holdover[11] gpio_dm2[11] 1.86516e-05 +23 gpio_holdover[11] gpio_out[11] 2.10284e-05 +24 *91:9 *136:9 0.000263841 +25 *91:15 *136:9 0.000263841 +26 *91:31 gpio_dm1[11] 0.000212658 +27 *91:31 gpio_inp_dis[11] 7.81773e-06 +28 *91:31 *136:11 0.000823533 *RES -1 gpio_loopback_zero[11] *91:9 3.2284 -2 *91:9 *91:11 0.445867 -3 *91:11 *91:13 0.445867 -4 *91:13 *91:15 1.55293 -5 *91:15 *91:17 0.853733 -6 *91:17 *91:19 1.9608 -7 *91:19 *91:21 0.445867 -8 *91:21 *91:23 0.445867 -9 *91:23 gpio_slow_sel[11] 2.71287 -10 *91:23 gpio_analog_en[11] 0.752067 -11 *91:21 gpio_dm0[11] 0.752067 -12 *91:19 gpio_analog_pol[11] 0.752067 -13 *91:17 gpio_analog_sel[11] 0.752067 -14 *91:15 gpio_holdover[11] 0.752067 -15 *91:13 gpio_vtrip_sel[11] 0.752067 -16 *91:11 gpio_ib_mode_sel[11] 0.752067 -17 *91:9 gpio_oeb[11] 0.752067 +1 gpio_loopback_zero[11] *91:9 15.1489 +2 *91:9 *91:11 2.52 +3 *91:11 *91:13 2.52 +4 *91:13 *91:15 9.075 +5 *91:15 *91:17 4.935 +6 *91:17 *91:31 4.44495 +7 *91:31 *91:35 3.02 +8 *91:35 *91:37 2.52 +9 *91:37 gpio_slow_sel[11] 12.0964 +10 *91:37 gpio_analog_en[11] 0.6064 +11 *91:35 gpio_dm0[11] 0.6064 +12 *91:31 gpio_analog_pol[11] 0.1064 +13 *91:17 gpio_analog_sel[11] 0.6064 +14 *91:15 gpio_holdover[11] 0.6064 +15 *91:13 gpio_vtrip_sel[11] 0.6064 +16 *91:11 gpio_ib_mode_sel[11] 0.6064 +17 *91:9 gpio_oeb[11] 0.6064 *END -*D_NET *92 0.012866 +*D_NET *92 0.0109455 *CONN *P gpio_oeb[12] O *P gpio_ib_mode_sel[12] O @@ -1434,42 +1434,36 @@ resetb_l I 1 gpio_oeb[12] 2.70563e-05 2 gpio_ib_mode_sel[12] 1.44203e-05 3 gpio_vtrip_sel[12] 6.30805e-05 -4 gpio_holdover[12] 6.9742e-05 -5 gpio_analog_sel[12] 8.6252e-05 -6 gpio_analog_pol[12] 5.95374e-05 -7 gpio_dm0[12] 5.93109e-05 -8 gpio_analog_en[12] 0.000101899 -9 gpio_slow_sel[12] 0.000522445 +4 gpio_holdover[12] 5.61719e-05 +5 gpio_analog_sel[12] 7.4233e-05 +6 gpio_analog_pol[12] 5.64798e-05 +7 gpio_dm0[12] 5.23036e-05 +8 gpio_analog_en[12] 9.57598e-05 +9 gpio_slow_sel[12] 0.00077416 10 gpio_loopback_zero[12] 0.00086173 -11 *92:29 0.000683855 -12 *92:27 0.000148691 -13 *92:25 0.000289966 -14 *92:23 0.000394621 -15 *92:21 0.000501068 -16 *92:19 0.000478198 +11 *92:29 0.000979349 +12 *92:27 0.000236194 +13 *92:25 0.000583523 +14 *92:23 0.00074098 +15 *92:21 0.000600114 +16 *92:19 0.000484457 17 *92:13 0.000257388 18 *92:9 0.00104015 -19 gpio_analog_pol[12] gpio_inp_dis[12] 1.57861e-05 -20 gpio_analog_pol[12] gpio_out[12] 4.12258e-05 -21 gpio_analog_sel[12] gpio_dm2[12] 1.78857e-05 -22 gpio_holdover[12] gpio_dm2[12] 1.73241e-05 -23 gpio_holdover[12] gpio_out[12] 2.41112e-05 +19 gpio_analog_en[12] gpio_dm1[12] 0 +20 gpio_analog_pol[12] gpio_inp_dis[12] 2.02539e-05 +21 gpio_analog_sel[12] gpio_dm2[12] 2.23791e-05 +22 gpio_holdover[12] gpio_dm2[12] 2.18174e-05 +23 gpio_holdover[12] gpio_out[12] 2.44743e-05 24 gpio_slow_sel[12] gpio_dm1[12] 0.000505407 -25 gpio_slow_sel[12] gpio_out[12] 0.00112565 -26 *92:9 *137:9 0.00028583 -27 *92:19 *137:9 0.000217609 -28 *92:21 gpio_out[12] 0.000164031 -29 *92:21 *137:9 0.000883426 -30 *92:23 gpio_out[12] 0.000440133 -31 *92:23 *137:9 0.000239561 -32 *92:23 *137:11 0.000207318 -33 *92:25 gpio_dm1[12] 0.000207318 -34 *92:25 gpio_out[12] 0.00109493 -35 *92:25 *137:11 0.000926671 -36 *92:27 gpio_dm1[12] 0.000196317 -37 *92:27 gpio_out[12] 0.000191458 -38 *92:29 gpio_dm1[12] 0.000196317 -39 *92:29 gpio_out[12] 0.000208241 +25 *92:9 *137:9 0.00028583 +26 *92:19 *137:9 0.000217609 +27 *92:21 *137:9 0.000876679 +28 *92:23 *137:9 0.000239561 +29 *92:23 *137:11 0.000207318 +30 *92:25 gpio_dm1[12] 0.000207318 +31 *92:25 *137:11 0.000926671 +32 *92:27 gpio_dm1[12] 0.000196317 +33 *92:29 gpio_dm1[12] 0.000196317 *RES 1 gpio_loopback_zero[12] *92:9 15.1489 2 *92:9 *92:13 3.02 @@ -1529,7 +1523,7 @@ resetb_l I 22 *93:24 2.85157e-05 23 gpio_analog_pol[13] gpio_inp_dis[13] 2.10284e-05 24 gpio_ib_mode_sel[13] gpio_oeb[13] 2.07817e-05 -25 gpio_ib_mode_sel[13] *234:11 0.000569526 +25 gpio_ib_mode_sel[13] *245:11 0.000569526 26 *93:33 gpio_inp_dis[13] 0.000107996 27 *93:45 gpio_inp_dis[13] 0.000253564 28 *93:61 gpio_inp_dis[13] 0.00023936 @@ -1598,7 +1592,7 @@ resetb_l I 23 gpio_analog_pol[14] gpio_inp_dis[14] 2.10284e-05 24 gpio_ib_mode_sel[14] gpio_oeb[14] 2.39431e-05 25 *94:13 gpio_inp_dis[14] 0.000249635 -26 *94:13 *235:9 0.000895973 +26 *94:13 *246:9 0.000895973 27 *94:47 gpio_inp_dis[14] 0.000877722 *RES 1 gpio_loopback_zero[14] *94:13 4.6708 @@ -1654,7 +1648,7 @@ resetb_l I 13 *95:83 0.000856043 14 gpio_analog_pol[15] gpio_inp_dis[15] 0.000904766 15 gpio_ib_mode_sel[15] gpio_inp_dis[15] 0.000219549 -16 gpio_ib_mode_sel[15] *236:9 0.0025396 +16 gpio_ib_mode_sel[15] *247:9 0.0025396 17 gpio_out[15] gpio_inp_dis[15] 0.000824883 *RES 1 gpio_loopback_zero[15] gpio_ib_mode_sel[15] 8.4593 @@ -1702,7 +1696,7 @@ resetb_l I 14 gpio_analog_pol[16] gpio_inp_dis[16] 0.000904766 15 gpio_ib_mode_sel[16] gpio_inp_dis[16] 0.000179877 16 gpio_ib_mode_sel[16] gpio_oeb[16] 0 -17 gpio_ib_mode_sel[16] *237:11 0.000908585 +17 gpio_ib_mode_sel[16] *248:11 0.000908585 18 gpio_out[16] gpio_inp_dis[16] 0.000665116 *RES 1 gpio_loopback_zero[16] gpio_ib_mode_sel[16] 7.55937 @@ -1848,7 +1842,7 @@ resetb_l I 14 *99:41 0.000699989 15 gpio_analog_pol[19] gpio_inp_dis[19] 0.00102459 16 gpio_ib_mode_sel[19] gpio_inp_dis[19] 0.000119825 -17 gpio_ib_mode_sel[19] *240:9 0.00282197 +17 gpio_ib_mode_sel[19] *251:9 0.00282197 18 gpio_out[19] gpio_inp_dis[19] 0.000625175 *RES 1 gpio_loopback_zero[19] gpio_ib_mode_sel[19] 8.2868 @@ -2009,7 +2003,7 @@ resetb_l I 14 *102:37 0.000461979 15 gpio_analog_pol[21] gpio_inp_dis[21] 0.000864825 16 gpio_ib_mode_sel[21] gpio_inp_dis[21] 0.000342804 -17 gpio_ib_mode_sel[21] *242:9 0.00230273 +17 gpio_ib_mode_sel[21] *253:9 0.00230273 18 *102:37 gpio_inp_dis[21] 0.00070228 *RES 1 gpio_loopback_zero[21] gpio_ib_mode_sel[21] 8.3797 @@ -2059,7 +2053,7 @@ resetb_l I 15 gpio_analog_pol[22] gpio_inp_dis[22] 0.000944708 16 gpio_out[22] gpio_inp_dis[22] 0.000665116 17 *103:11 gpio_inp_dis[22] 0.000225757 -18 *103:11 *243:9 0.00242255 +18 *103:11 *254:9 0.00242255 *RES 1 gpio_loopback_zero[22] *103:11 7.5397 2 *103:11 gpio_ib_mode_sel[22] 0.3975 @@ -2125,818 +2119,896 @@ resetb_l I 13 *104:93 gpio_slow_sel[23] 2.6743 *END -*D_NET *105 0.0109707 +*D_NET *105 0.0136408 *CONN -*P gpio_dm2[24] O -*P gpio_slow_sel[24] O -*P gpio_dm1[24] O -*P gpio_analog_en[24] O +*P gpio_analog_sel[24] O *P gpio_dm0[24] O +*P gpio_analog_en[24] O +*P gpio_slow_sel[24] O *P gpio_analog_pol[24] O -*P gpio_analog_sel[24] O *P gpio_holdover[24] O -*P gpio_out[24] O *P gpio_vtrip_sel[24] O *P gpio_ib_mode_sel[24] O +*P gpio_oeb[24] O *P gpio_loopback_zero[24] I *CAP -1 gpio_dm2[24] 7.39917e-05 -2 gpio_slow_sel[24] 0.000441537 -3 gpio_dm1[24] 2.82795e-05 -4 gpio_analog_en[24] 2.06477e-05 -5 gpio_dm0[24] 1.36679e-05 -6 gpio_analog_pol[24] 2.22165e-05 -7 gpio_analog_sel[24] 3.11545e-05 -8 gpio_holdover[24] 1.34854e-05 -9 gpio_out[24] 3.09632e-05 -10 gpio_vtrip_sel[24] 2.66951e-05 -11 gpio_ib_mode_sel[24] 9.20497e-06 -12 gpio_loopback_zero[24] 0.0016761 -13 *105:117 0.000735583 -14 *105:107 0.000437781 -15 *105:97 0.000309926 -16 *105:87 0.000816353 -17 *105:77 0.000876726 -18 *105:61 0.000421685 -19 *105:51 0.000299312 -20 *105:41 0.000562495 -21 *105:31 0.000568659 -22 *105:21 0.00183019 -23 gpio_analog_pol[24] gpio_inp_dis[24] 2.10208e-05 -24 *105:21 gpio_inp_dis[24] 7.33938e-05 -25 *105:21 gpio_oeb[24] 2.6249e-05 -26 *105:21 *245:13 0.00122942 -27 *105:41 gpio_inp_dis[24] 0.000263841 -28 *105:77 gpio_inp_dis[24] 0.000110083 +1 gpio_analog_sel[24] 5.75245e-05 +2 gpio_dm0[24] 7.82904e-05 +3 gpio_analog_en[24] 4.26077e-05 +4 gpio_slow_sel[24] 0.000691579 +5 gpio_analog_pol[24] 2.22165e-05 +6 gpio_holdover[24] 3.90032e-05 +7 gpio_vtrip_sel[24] 4.03321e-05 +8 gpio_ib_mode_sel[24] 9.74198e-05 +9 gpio_oeb[24] 0.000189724 +10 gpio_loopback_zero[24] 0.00155379 +11 *105:87 0.000838691 +12 *105:85 0.000282232 +13 *105:75 0.000732455 +14 *105:71 0.00100054 +15 *105:55 0.000895636 +16 *105:43 0.000626126 +17 *105:21 0.00038424 +18 *105:19 0.00171226 +19 gpio_analog_en[24] gpio_dm1[24] 0 +20 gpio_analog_pol[24] gpio_inp_dis[24] 2.10208e-05 +21 gpio_analog_sel[24] gpio_dm2[24] 1.417e-05 +22 gpio_dm0[24] gpio_inp_dis[24] 0 +23 gpio_holdover[24] gpio_dm2[24] 1.90978e-05 +24 gpio_holdover[24] gpio_out[24] 1.65723e-05 +25 gpio_slow_sel[24] gpio_dm1[24] 0.000168434 +26 *105:19 *138:15 0.00247074 +27 *105:19 *268:17 0.000493208 +28 *105:55 *138:15 0.000283534 +29 *105:71 gpio_dm2[24] 7.14533e-06 +30 *105:71 gpio_out[24] 3.21531e-05 +31 *105:71 *138:15 0.00010695 +32 *105:71 *138:39 0.000173478 +33 *105:75 gpio_dm1[24] 0.000108626 +34 *105:75 *138:39 0.000189028 +35 *105:85 gpio_dm1[24] 0.000128335 +36 *105:87 gpio_dm1[24] 0.000123605 *RES -1 gpio_loopback_zero[24] *105:21 8.40512 -2 *105:21 gpio_ib_mode_sel[24] 0.6064 -3 *105:21 *105:31 2.52 -4 *105:31 gpio_vtrip_sel[24] 0.6064 -5 *105:31 *105:41 7.005 -6 *105:41 gpio_out[24] 0.6064 -7 *105:41 *105:51 2.175 -8 *105:51 gpio_holdover[24] 0.6064 -9 *105:51 *105:61 2.52 -10 *105:61 *105:77 3.49212 -11 *105:77 gpio_analog_sel[24] 0.1064 -12 *105:77 *105:87 11.99 -13 *105:87 gpio_analog_pol[24] 0.6064 -14 *105:87 *105:97 2.52 -15 *105:97 gpio_dm0[24] 0.6064 -16 *105:97 *105:107 2.52 -17 *105:107 gpio_analog_en[24] 0.6064 -18 *105:107 *105:117 4.59 -19 *105:117 gpio_dm1[24] 0.6064 -20 *105:117 gpio_slow_sel[24] 7.6114 -21 *105:61 gpio_dm2[24] 1.11467 +1 gpio_loopback_zero[24] *105:19 8.35647 +2 *105:19 *105:21 1.62375 +3 *105:21 gpio_oeb[24] 3.1264 +4 *105:21 gpio_ib_mode_sel[24] 1.11467 +5 *105:19 *105:43 1.00125 +6 *105:43 gpio_vtrip_sel[24] 0.6064 +7 *105:43 *105:55 9.575 +8 *105:55 gpio_holdover[24] 0.1064 +9 *105:55 *105:71 2.2369 +10 *105:71 *105:75 11.8962 +11 *105:75 gpio_analog_pol[24] 0.6064 +12 *105:75 *105:85 2.52 +13 *105:85 *105:87 2.52 +14 *105:87 gpio_slow_sel[24] 12.9964 +15 *105:87 gpio_analog_en[24] 0.6064 +16 *105:85 gpio_dm0[24] 1.11467 +17 *105:71 gpio_analog_sel[24] 0.189367 *END -*D_NET *106 0.0124142 +*D_NET *106 0.0168058 *CONN -*P gpio_ib_mode_sel[25] O +*P gpio_oeb[25] O *P gpio_slow_sel[25] O -*P gpio_dm1[25] O *P gpio_analog_en[25] O *P gpio_dm0[25] O *P gpio_analog_pol[25] O *P gpio_analog_sel[25] O -*P gpio_dm2[25] O *P gpio_holdover[25] O -*P gpio_out[25] O *P gpio_vtrip_sel[25] O +*P gpio_ib_mode_sel[25] O *P gpio_loopback_zero[25] I *CAP -1 gpio_ib_mode_sel[25] 8.09108e-05 -2 gpio_slow_sel[25] 0.000524647 -3 gpio_dm1[25] 8.87142e-05 -4 gpio_analog_en[25] 4.32146e-05 -5 gpio_dm0[25] 4.96152e-05 -6 gpio_analog_pol[25] 3.61985e-05 -7 gpio_analog_sel[25] 2.66951e-05 -8 gpio_dm2[25] 1.36679e-05 -9 gpio_holdover[25] 1.34854e-05 -10 gpio_out[25] 3.09632e-05 -11 gpio_vtrip_sel[25] 2.96105e-05 -12 gpio_loopback_zero[25] 0.0019137 -13 *106:121 0.000952526 -14 *106:103 0.000543947 -15 *106:89 0.000363702 -16 *106:75 0.000850917 -17 *106:63 0.000840261 -18 *106:53 0.000316402 -19 *106:43 0.000292835 -20 *106:33 0.000549661 -21 *106:23 0.000626536 -22 *106:9 0.00220082 -23 gpio_analog_pol[25] gpio_inp_dis[25] 2.69681e-05 -24 gpio_ib_mode_sel[25] gpio_oeb[25] 1.32603e-05 -25 *106:9 *246:9 0.00103347 -26 *106:23 gpio_inp_dis[25] 0.000300769 -27 *106:23 gpio_oeb[25] 1.56843e-05 -28 *106:33 gpio_inp_dis[25] 0.000283243 -29 *106:75 gpio_inp_dis[25] 0.000351799 +1 gpio_oeb[25] 6.25952e-05 +2 gpio_slow_sel[25] 0.00044574 +3 gpio_analog_en[25] 8.00026e-05 +4 gpio_dm0[25] 4.37709e-05 +5 gpio_analog_pol[25] 8.20673e-05 +6 gpio_analog_sel[25] 0.000121047 +7 gpio_holdover[25] 3.58221e-05 +8 gpio_vtrip_sel[25] 4.38015e-05 +9 gpio_ib_mode_sel[25] 2.34829e-05 +10 gpio_loopback_zero[25] 0.00080189 +11 *106:83 0.000580829 +12 *106:73 0.000153944 +13 *106:63 0.000538598 +14 *106:53 0.00075994 +15 *106:41 0.000791201 +16 *106:29 0.000713098 +17 *106:19 0.000329172 +18 *106:13 0.00101881 +19 gpio_analog_en[25] gpio_dm1[25] 0 +20 gpio_analog_pol[25] gpio_dm1[25] 2.51128e-05 +21 gpio_analog_pol[25] gpio_inp_dis[25] 1.81205e-05 +22 gpio_analog_sel[25] gpio_dm2[25] 1.59213e-05 +23 gpio_holdover[25] gpio_dm2[25] 1.26871e-05 +24 gpio_holdover[25] gpio_out[25] 1.81205e-05 +25 gpio_holdover[25] *139:17 5.70965e-06 +26 gpio_slow_sel[25] gpio_dm1[25] 0.000444924 +27 gpio_slow_sel[25] *268:17 0.00107994 +28 *106:13 *139:17 0.00235839 +29 *106:13 *268:17 0.00306863 +30 *106:41 *269:17 0.000259903 +31 *106:53 gpio_out[25] 2.70732e-05 +32 *106:53 *139:17 0.000201714 +33 *106:53 *268:17 0.000453292 +34 *106:63 gpio_dm1[25] 0.000203973 +35 *106:63 *268:17 0.00106643 +36 *106:73 gpio_dm1[25] 0.00023936 +37 *106:73 *268:17 0.000220689 +38 *106:83 gpio_dm1[25] 0.00023936 +39 *106:83 *268:17 0.000220689 *RES -1 gpio_loopback_zero[25] *106:9 34.1089 -2 *106:9 *106:23 2.2467 -3 *106:23 gpio_vtrip_sel[25] 0.1064 -4 *106:23 *106:33 7.505 -5 *106:33 gpio_out[25] 0.6064 -6 *106:33 *106:43 2.175 -7 *106:43 gpio_holdover[25] 0.6064 -8 *106:43 *106:53 2.52 -9 *106:53 gpio_dm2[25] 0.6064 -10 *106:53 *106:63 2.52 -11 *106:63 gpio_analog_sel[25] 0.6064 -12 *106:63 *106:75 11.99 -13 *106:75 gpio_analog_pol[25] 0.135533 -14 *106:75 *106:89 0.9161 -15 *106:89 gpio_dm0[25] 0.7413 -16 *106:89 *106:103 0.468667 -17 *106:103 gpio_analog_en[25] 0.7185 -18 *106:103 *106:121 0.994967 -19 *106:121 gpio_dm1[25] 0.752067 -20 *106:121 gpio_slow_sel[25] 1.9554 -21 *106:9 gpio_ib_mode_sel[25] 1.47265 +1 gpio_loopback_zero[25] *106:13 6.82667 +2 *106:13 *106:19 2.96338 +3 *106:19 gpio_ib_mode_sel[25] 0.568304 +4 *106:19 *106:29 2.52 +5 *106:29 gpio_vtrip_sel[25] 0.6064 +6 *106:29 *106:41 9.575 +7 *106:41 gpio_holdover[25] 0.1064 +8 *106:41 *106:53 1.5374 +9 *106:53 gpio_analog_sel[25] 0.752067 +10 *106:53 *106:63 1.9608 +11 *106:63 gpio_analog_pol[25] 0.752067 +12 *106:63 *106:73 0.445867 +13 *106:73 gpio_dm0[25] 0.752067 +14 *106:73 *106:83 0.445867 +15 *106:83 gpio_analog_en[25] 0.752067 +16 *106:83 gpio_slow_sel[25] 2.71287 +17 *106:13 gpio_oeb[25] 0.194433 *END -*D_NET *107 0.0124722 +*D_NET *107 0.0173701 *CONN *P gpio_slow_sel[26] O -*P gpio_dm1[26] O *P gpio_analog_en[26] O -*P gpio_dm0[26] O *P gpio_analog_pol[26] O +*P gpio_dm0[26] O *P gpio_analog_sel[26] O -*P gpio_dm2[26] O *P gpio_holdover[26] O -*P gpio_out[26] O *P gpio_vtrip_sel[26] O *P gpio_ib_mode_sel[26] O +*P gpio_oeb[26] O *P gpio_loopback_zero[26] I *CAP -1 gpio_slow_sel[26] 0.000511396 -2 gpio_dm1[26] 6.05238e-05 -3 gpio_analog_en[26] 4.82296e-05 -4 gpio_dm0[26] 2.97865e-05 -5 gpio_analog_pol[26] 6.69926e-05 -6 gpio_analog_sel[26] 8.00026e-05 -7 gpio_dm2[26] 5.1821e-05 -8 gpio_holdover[26] 1.84939e-05 -9 gpio_out[26] 3.72463e-05 -10 gpio_vtrip_sel[26] 3.25986e-05 -11 gpio_ib_mode_sel[26] 6.65543e-05 -12 gpio_loopback_zero[26] 0.00164453 -13 *107:115 0.000864342 -14 *107:105 0.000516786 -15 *107:95 0.000382056 -16 *107:85 0.000871682 -17 *107:75 0.000822141 -18 *107:65 0.000329535 -19 *107:53 0.000310607 -20 *107:41 0.000562302 -21 *107:31 0.000547609 -22 *107:19 0.00182902 -23 gpio_analog_pol[26] gpio_inp_dis[26] 2.10208e-05 -24 gpio_ib_mode_sel[26] gpio_oeb[26] 1.7889e-05 -25 *107:19 gpio_inp_dis[26] 0.000171188 -26 *107:19 *247:9 0.00135821 -27 *107:41 gpio_inp_dis[26] 0.000253564 -28 *107:65 gpio_inp_dis[26] 0.000246117 -29 *107:75 gpio_inp_dis[26] 0.000220689 -30 *107:85 gpio_inp_dis[26] 0.000499293 +1 gpio_slow_sel[26] 0.00049114 +2 gpio_analog_en[26] 9.89078e-05 +3 gpio_analog_pol[26] 0.000182696 +4 gpio_dm0[26] 2.35359e-05 +5 gpio_analog_sel[26] 0.000116209 +6 gpio_holdover[26] 8.2735e-05 +7 gpio_vtrip_sel[26] 0.000184443 +8 gpio_ib_mode_sel[26] 1.56363e-05 +9 gpio_oeb[26] 3.06783e-05 +10 gpio_loopback_zero[26] 0.0014068 +11 *107:101 0.000655552 +12 *107:81 0.000264674 +13 *107:77 0.000398575 +14 *107:67 0.000517477 +15 *107:57 0.000527076 +16 *107:29 0.000242927 +17 *107:27 0.000515696 +18 *107:19 0.00159262 +19 gpio_analog_pol[26] gpio_inp_dis[26] 1.57861e-05 +20 gpio_analog_sel[26] gpio_dm2[26] 3.18837e-05 +21 gpio_holdover[26] gpio_dm2[26] 3.1758e-05 +22 gpio_holdover[26] gpio_out[26] 1.74847e-05 +23 gpio_holdover[26] *268:15 8.59669e-05 +24 gpio_slow_sel[26] gpio_dm1[26] 0.000251281 +25 gpio_slow_sel[26] *268:17 0.00107994 +26 gpio_vtrip_sel[26] *268:9 0 +27 *107:19 *269:17 0.00295668 +28 *107:27 *270:17 0.000287804 +29 *107:57 *140:13 0.00107612 +30 *107:57 *268:17 6.81509e-05 +31 *107:57 *269:17 5.01614e-05 +32 *107:57 *270:17 0.000906553 +33 *107:67 *140:13 0.00014648 +34 *107:67 *140:27 0.000125696 +35 *107:67 *268:17 0.000448135 +36 *107:77 gpio_dm1[26] 0.000244149 +37 *107:77 *140:27 0.000539263 +38 *107:77 *268:17 0.00130063 +39 *107:101 gpio_dm1[26] 0.000138091 +40 *107:101 *268:17 0.000220689 *RES -1 gpio_loopback_zero[26] *107:19 8.0246 -2 *107:19 gpio_ib_mode_sel[26] 1.30015 -3 *107:19 *107:31 1.93125 -4 *107:31 gpio_vtrip_sel[26] 0.6064 -5 *107:31 *107:41 7.005 -6 *107:41 gpio_out[26] 0.6064 -7 *107:41 *107:53 2.675 -8 *107:53 gpio_holdover[26] 0.1064 -9 *107:53 *107:65 1.12953 -10 *107:65 gpio_dm2[26] 0.752067 -11 *107:65 *107:75 0.445867 -12 *107:75 gpio_analog_sel[26] 0.752067 -13 *107:75 *107:85 1.9608 -14 *107:85 gpio_analog_pol[26] 0.752067 -15 *107:85 *107:95 0.445867 -16 *107:95 gpio_dm0[26] 0.752067 -17 *107:95 *107:105 0.445867 -18 *107:105 gpio_analog_en[26] 0.752067 -19 *107:105 *107:115 0.795467 -20 *107:115 gpio_dm1[26] 0.752067 -21 *107:115 gpio_slow_sel[26] 1.9554 +1 gpio_loopback_zero[26] *107:19 7.20097 +2 *107:19 gpio_oeb[26] 0.252067 +3 *107:19 *107:27 0.445867 +4 *107:27 *107:29 0.183667 +5 *107:29 gpio_ib_mode_sel[26] 0.1064 +6 *107:29 gpio_vtrip_sel[26] 3.6264 +7 *107:27 *107:57 2.80787 +8 *107:57 gpio_holdover[26] 0.752067 +9 *107:57 *107:67 0.853733 +10 *107:67 gpio_analog_sel[26] 0.752067 +11 *107:67 *107:77 2.36867 +12 *107:77 *107:81 0.683667 +13 *107:81 gpio_dm0[26] 0.1064 +14 *107:81 gpio_analog_pol[26] 3.6264 +15 *107:77 *107:101 0.445867 +16 *107:101 gpio_analog_en[26] 0.752067 +17 *107:101 gpio_slow_sel[26] 2.71287 *END -*D_NET *108 0.0122072 +*D_NET *108 0.0152852 *CONN -*P gpio_slow_sel[27] O -*P gpio_dm1[27] O *P gpio_analog_en[27] O +*P gpio_slow_sel[27] O *P gpio_dm0[27] O *P gpio_analog_pol[27] O *P gpio_analog_sel[27] O -*P gpio_dm2[27] O *P gpio_holdover[27] O -*P gpio_out[27] O *P gpio_vtrip_sel[27] O *P gpio_ib_mode_sel[27] O +*P gpio_oeb[27] O *P gpio_loopback_zero[27] I *CAP -1 gpio_slow_sel[27] 0.000446194 -2 gpio_dm1[27] 4.87547e-05 -3 gpio_analog_en[27] 1.7993e-05 -4 gpio_dm0[27] 1.36679e-05 -5 gpio_analog_pol[27] 2.22165e-05 -6 gpio_analog_sel[27] 3.75393e-05 -7 gpio_dm2[27] 2.06449e-05 -8 gpio_holdover[27] 2.02403e-05 -9 gpio_out[27] 3.71444e-05 -10 gpio_vtrip_sel[27] 3.75393e-05 -11 gpio_ib_mode_sel[27] 2.75746e-05 -12 gpio_loopback_zero[27] 0.00151225 -13 *108:117 0.000918739 -14 *108:97 0.000586674 -15 *108:87 0.000309926 -16 *108:77 0.000829306 -17 *108:67 0.000838152 -18 *108:57 0.000316903 -19 *108:47 0.000306067 -20 *108:37 0.000568677 -21 *108:27 0.000579503 -22 *108:17 0.00168472 -23 gpio_analog_pol[27] gpio_inp_dis[27] 2.10208e-05 -24 gpio_ib_mode_sel[27] gpio_oeb[27] 8.61775e-06 -25 *108:17 gpio_inp_dis[27] 0.000206353 -26 *108:17 gpio_oeb[27] 6.84111e-06 -27 *108:17 *248:13 0.00212233 -28 *108:37 gpio_inp_dis[27] 0.000283534 -29 *108:77 gpio_inp_dis[27] 0.000378056 +1 gpio_analog_en[27] 0.000104346 +2 gpio_slow_sel[27] 0.000512731 +3 gpio_dm0[27] 2.01593e-05 +4 gpio_analog_pol[27] 3.01627e-05 +5 gpio_analog_sel[27] 4.78669e-05 +6 gpio_holdover[27] 2.52642e-05 +7 gpio_vtrip_sel[27] 3.75393e-05 +8 gpio_ib_mode_sel[27] 2.06871e-05 +9 gpio_oeb[27] 0.000185842 +10 gpio_loopback_zero[27] 0.000465799 +11 *108:91 0.000713155 +12 *108:81 0.000267605 +13 *108:71 0.000830775 +14 *108:61 0.00099273 +15 *108:51 0.000851773 +16 *108:41 0.000713322 +17 *108:31 0.000297995 +18 *108:9 0.000784058 +19 gpio_analog_en[27] *268:9 0 +20 gpio_analog_pol[27] gpio_inp_dis[27] 1.65723e-05 +21 gpio_analog_sel[27] gpio_dm2[27] 1.417e-05 +22 gpio_holdover[27] gpio_out[27] 2.10208e-05 +23 gpio_holdover[27] *269:15 2.49794e-05 +24 gpio_slow_sel[27] gpio_dm1[27] 9.16349e-06 +25 gpio_slow_sel[27] *268:9 0 +26 gpio_slow_sel[27] *269:17 0.000737589 +27 gpio_slow_sel[27] *270:17 0.000727861 +28 *108:9 *270:17 0.00284493 +29 *108:9 *271:17 0.00284979 +30 *108:31 *270:17 0.000243806 +31 *108:31 *271:17 0.000231892 +32 *108:41 *269:9 0 +33 *108:51 *269:9 0 +34 *108:51 *271:17 0.000259903 +35 *108:61 *268:9 0 +36 *108:61 *269:9 0 +37 *108:71 *268:9 0 +38 *108:71 *269:17 0.000401687 +39 *108:81 *268:9 0 +40 *108:91 *268:9 0 *RES -1 gpio_loopback_zero[27] *108:17 7.86938 -2 *108:17 gpio_ib_mode_sel[27] 0.6064 -3 *108:17 *108:27 2.52 -4 *108:27 gpio_vtrip_sel[27] 0.6064 -5 *108:27 *108:37 7.005 -6 *108:37 gpio_out[27] 0.6064 -7 *108:37 *108:47 2.175 -8 *108:47 gpio_holdover[27] 0.6064 -9 *108:47 *108:57 2.52 -10 *108:57 gpio_dm2[27] 0.6064 -11 *108:57 *108:67 2.52 -12 *108:67 gpio_analog_sel[27] 0.6064 -13 *108:67 *108:77 11.49 -14 *108:77 gpio_analog_pol[27] 0.6064 -15 *108:77 *108:87 2.52 -16 *108:87 gpio_dm0[27] 0.6064 -17 *108:87 *108:97 2.52 -18 *108:97 gpio_analog_en[27] 0.6064 -19 *108:97 *108:117 2.81815 -20 *108:117 gpio_dm1[27] 0.6805 -21 *108:117 gpio_slow_sel[27] 1.84077 +1 gpio_loopback_zero[27] *108:9 5.65533 +2 *108:9 gpio_oeb[27] 1.07063 +3 *108:9 *108:31 2.25205 +4 *108:31 gpio_ib_mode_sel[27] 0.6064 +5 *108:31 *108:41 2.52 +6 *108:41 gpio_vtrip_sel[27] 0.6064 +7 *108:41 *108:51 9.075 +8 *108:51 gpio_holdover[27] 0.6064 +9 *108:51 *108:61 4.935 +10 *108:61 gpio_analog_sel[27] 0.6064 +11 *108:61 *108:71 11.49 +12 *108:71 gpio_analog_pol[27] 0.6064 +13 *108:71 *108:81 2.52 +14 *108:81 gpio_dm0[27] 0.6064 +15 *108:81 *108:91 1.60875 +16 *108:91 gpio_slow_sel[27] 8.82192 +17 *108:91 gpio_analog_en[27] 1.62265 *END -*D_NET *109 0.0113751 +*D_NET *109 0.0159254 *CONN +*P gpio_oeb[28] O +*P gpio_ib_mode_sel[28] O *P gpio_slow_sel[28] O -*P gpio_dm1[28] O *P gpio_analog_en[28] O *P gpio_dm0[28] O *P gpio_analog_pol[28] O *P gpio_analog_sel[28] O -*P gpio_dm2[28] O *P gpio_holdover[28] O -*P gpio_out[28] O -*P gpio_ib_mode_sel[28] O *P gpio_vtrip_sel[28] O *P gpio_loopback_zero[28] I *CAP -1 gpio_slow_sel[28] 0.000441537 -2 gpio_dm1[28] 2.82795e-05 -3 gpio_analog_en[28] 2.06477e-05 -4 gpio_dm0[28] 1.36679e-05 -5 gpio_analog_pol[28] 2.22165e-05 -6 gpio_analog_sel[28] 2.60449e-05 -7 gpio_dm2[28] 1.58069e-05 -8 gpio_holdover[28] 1.34854e-05 -9 gpio_out[28] 3.09632e-05 -10 gpio_ib_mode_sel[28] 0.000169029 -11 gpio_vtrip_sel[28] 2.22321e-05 -12 gpio_loopback_zero[28] 0.00170708 -13 *109:123 0.000729106 -14 *109:113 0.000431304 -15 *109:103 0.000316402 -16 *109:93 0.000835782 -17 *109:83 0.000885089 -18 *109:61 0.00036402 -19 *109:49 0.000292835 -20 *109:39 0.000556019 -21 *109:27 0.000566102 -22 *109:19 0.00172931 -23 gpio_analog_pol[28] gpio_inp_dis[28] 2.10208e-05 -24 gpio_ib_mode_sel[28] gpio_oeb[28] 2.15929e-05 -25 *109:19 gpio_inp_dis[28] 0.000187616 -26 *109:19 *249:13 0.00113961 -27 *109:39 gpio_inp_dis[28] 0.000263841 -28 *109:83 gpio_inp_dis[28] 0.00017264 -29 *109:93 gpio_inp_dis[28] 0.000351799 +1 gpio_oeb[28] 0.000195169 +2 gpio_ib_mode_sel[28] 2.95114e-05 +3 gpio_slow_sel[28] 0.00061873 +4 gpio_analog_en[28] 5.75828e-05 +5 gpio_dm0[28] 2.69753e-05 +6 gpio_analog_pol[28] 4.36265e-05 +7 gpio_analog_sel[28] 0.000145297 +8 gpio_holdover[28] 4.048e-05 +9 gpio_vtrip_sel[28] 3.92159e-05 +10 gpio_loopback_zero[28] 0.00137521 +11 *109:107 0.000272092 +12 *109:83 0.00077365 +13 *109:73 0.000223015 +14 *109:63 0.00048967 +15 *109:49 0.000709031 +16 *109:37 0.000781288 +17 *109:23 0.000725597 +18 *109:17 0.00158459 +19 gpio_analog_en[28] gpio_dm1[28] 0 +20 gpio_analog_pol[28] gpio_dm1[28] 1.37749e-05 +21 gpio_analog_pol[28] gpio_inp_dis[28] 1.09332e-05 +22 gpio_analog_pol[28] *142:31 1.56067e-05 +23 gpio_analog_sel[28] gpio_dm2[28] 5.74315e-05 +24 gpio_holdover[28] gpio_dm2[28] 1.417e-05 +25 gpio_holdover[28] gpio_out[28] 1.65723e-05 +26 gpio_oeb[28] *270:9 0 +27 gpio_slow_sel[28] gpio_dm1[28] 0.000402897 +28 gpio_slow_sel[28] *269:9 0 +29 gpio_slow_sel[28] *270:17 0.000420574 +30 *109:17 *271:17 0.00305484 +31 *109:23 *271:17 0.000123462 +32 *109:37 *269:9 0 +33 *109:37 *270:9 0 +34 *109:37 *271:17 0.000231598 +35 *109:49 gpio_dm2[28] 3.82517e-05 +36 *109:49 gpio_out[28] 3.07548e-06 +37 *109:49 *142:13 0.000262611 +38 *109:49 *142:31 0.000204196 +39 *109:49 *270:15 0 +40 *109:49 *270:17 0.000460049 +41 *109:63 *142:31 0.000958815 +42 *109:63 *270:17 0.00107318 +43 *109:73 gpio_dm1[28] 0.000220656 +44 *109:73 *269:9 0 +45 *109:83 gpio_dm1[28] 0.000211941 +46 *109:83 *269:9 0 *RES -1 gpio_loopback_zero[28] *109:19 7.55943 -2 *109:19 gpio_vtrip_sel[28] 0.1064 -3 *109:19 *109:27 0.5 -4 *109:27 gpio_ib_mode_sel[28] 3.1264 -5 *109:27 *109:39 7.005 -6 *109:39 gpio_out[28] 0.6064 -7 *109:39 *109:49 2.175 -8 *109:49 gpio_holdover[28] 0.6064 -9 *109:49 *109:61 3.02 -10 *109:61 gpio_dm2[28] 0.1064 -11 *109:61 *109:83 2.79348 -12 *109:83 gpio_analog_sel[28] 0.6064 -13 *109:83 *109:93 11.49 -14 *109:93 gpio_analog_pol[28] 0.6064 -15 *109:93 *109:103 2.52 -16 *109:103 gpio_dm0[28] 0.6064 -17 *109:103 *109:113 2.52 -18 *109:113 gpio_analog_en[28] 0.6064 -19 *109:113 *109:123 4.59 -20 *109:123 gpio_dm1[28] 0.6064 -21 *109:123 gpio_slow_sel[28] 7.6114 +1 gpio_loopback_zero[28] *109:17 7.0648 +2 *109:17 *109:23 0.599767 +3 *109:23 gpio_vtrip_sel[28] 0.135533 +4 *109:23 *109:37 10.075 +5 *109:37 gpio_holdover[28] 0.1064 +6 *109:37 *109:49 1.65393 +7 *109:49 gpio_analog_sel[28] 0.8686 +8 *109:49 *109:63 2.70273 +9 *109:63 gpio_analog_pol[28] 0.164667 +10 *109:63 *109:73 3.02 +11 *109:73 gpio_dm0[28] 0.664667 +12 *109:73 *109:83 2.52 +13 *109:83 gpio_analog_en[28] 0.664667 +14 *109:83 gpio_slow_sel[28] 12.5464 +15 *109:17 *109:107 0.231167 +16 *109:107 gpio_ib_mode_sel[28] 0.135533 +17 *109:107 gpio_oeb[28] 3.6264 *END -*D_NET *110 0.0120956 +*D_NET *110 0.017122 *CONN *P gpio_slow_sel[29] O -*P gpio_dm1[29] O *P gpio_analog_en[29] O -*P gpio_dm0[29] O *P gpio_analog_pol[29] O +*P gpio_dm0[29] O *P gpio_analog_sel[29] O -*P gpio_dm2[29] O *P gpio_holdover[29] O -*P gpio_out[29] O *P gpio_vtrip_sel[29] O *P gpio_ib_mode_sel[29] O +*P gpio_oeb[29] O *P gpio_loopback_zero[29] I *CAP -1 gpio_slow_sel[29] 0.000524647 -2 gpio_dm1[29] 6.05238e-05 -3 gpio_analog_en[29] 5.71438e-05 -4 gpio_dm0[29] 1.36679e-05 -5 gpio_analog_pol[29] 2.88217e-05 -6 gpio_analog_sel[29] 4.67386e-05 -7 gpio_dm2[29] 2.4473e-05 -8 gpio_holdover[29] 2.40695e-05 -9 gpio_out[29] 5.07857e-05 -10 gpio_vtrip_sel[29] 4.67386e-05 -11 gpio_ib_mode_sel[29] 1.85337e-05 -12 gpio_loopback_zero[29] 0.00159707 -13 *110:117 0.000877593 -14 *110:107 0.000575433 -15 *110:95 0.000381549 -16 *110:83 0.000635773 -17 *110:71 0.000609014 -18 *110:61 0.000212678 -19 *110:51 0.000196102 -20 *110:41 0.000381282 -21 *110:31 0.000393407 -22 *110:21 0.00171295 -23 gpio_analog_pol[29] gpio_inp_dis[29] 2.10208e-05 -24 *110:21 gpio_inp_dis[29] 9.31649e-05 -25 *110:21 gpio_oeb[29] 3.00686e-05 -26 *110:21 *250:17 0.00120245 -27 *110:31 gpio_inp_dis[29] 0.000211941 -28 *110:41 gpio_inp_dis[29] 0.000618661 -29 *110:51 gpio_inp_dis[29] 0.000183305 -30 *110:61 gpio_inp_dis[29] 0.000215769 -31 *110:71 gpio_inp_dis[29] 0.000211941 -32 *110:83 gpio_inp_dis[29] 0.000838253 +1 gpio_slow_sel[29] 0.000667003 +2 gpio_analog_en[29] 9.89078e-05 +3 gpio_analog_pol[29] 0.000178328 +4 gpio_dm0[29] 2.56442e-05 +5 gpio_analog_sel[29] 0.000145925 +6 gpio_holdover[29] 0.000139387 +7 gpio_vtrip_sel[29] 0.000189847 +8 gpio_ib_mode_sel[29] 1.65565e-05 +9 gpio_oeb[29] 3.53542e-05 +10 gpio_loopback_zero[29] 0.00140741 +11 *110:101 0.000820997 +12 *110:81 0.000262414 +13 *110:77 0.000396363 +14 *110:63 0.000550729 +15 *110:53 0.00052327 +16 *110:29 0.000265085 +17 *110:27 0.000497137 +18 *110:19 0.00161931 +19 gpio_analog_pol[29] gpio_inp_dis[29] 1.57861e-05 +20 gpio_analog_pol[29] *270:9 0 +21 gpio_analog_sel[29] gpio_dm2[29] 5.56255e-05 +22 gpio_holdover[29] gpio_dm2[29] 5.52819e-05 +23 gpio_holdover[29] gpio_out[29] 3.73979e-05 +24 gpio_slow_sel[29] gpio_dm1[29] 0.000438167 +25 gpio_slow_sel[29] *272:17 0.00107318 +26 gpio_slow_sel[29] *277:9 0 +27 gpio_vtrip_sel[29] *271:9 0 +28 gpio_vtrip_sel[29] *271:15 0 +29 *110:19 *272:17 0.0015848 +30 *110:27 *273:9 0.000287804 +31 *110:53 *143:13 0.00109861 +32 *110:53 *272:17 0.000112282 +33 *110:53 *273:9 0.000899806 +34 *110:63 *143:13 0.000247673 +35 *110:63 *143:31 0.000219133 +36 *110:63 *272:17 0.000261987 +37 *110:77 gpio_dm1[29] 0.000426252 +38 *110:77 *143:31 0.000737624 +39 *110:77 *272:17 0.00127088 +40 *110:101 gpio_dm1[29] 0.00023936 +41 *110:101 *272:17 0.000220689 *RES -1 gpio_loopback_zero[29] *110:21 8.45738 -2 *110:21 gpio_ib_mode_sel[29] 0.664667 -3 *110:21 *110:31 2.52 -4 *110:31 gpio_vtrip_sel[29] 0.664667 -5 *110:31 *110:41 7.005 -6 *110:41 gpio_out[29] 0.664667 -7 *110:41 *110:51 2.175 -8 *110:51 gpio_holdover[29] 0.664667 -9 *110:51 *110:61 2.52 -10 *110:61 gpio_dm2[29] 0.664667 -11 *110:61 *110:71 2.52 -12 *110:71 gpio_analog_sel[29] 0.664667 -13 *110:71 *110:83 11.94 -14 *110:83 gpio_analog_pol[29] 0.6064 -15 *110:83 *110:95 3.02 -16 *110:95 gpio_dm0[29] 0.1064 -17 *110:95 *110:107 1.12953 -18 *110:107 gpio_analog_en[29] 0.752067 -19 *110:107 *110:117 0.795467 -20 *110:117 gpio_dm1[29] 0.752067 -21 *110:117 gpio_slow_sel[29] 1.9554 +1 gpio_loopback_zero[29] *110:19 6.7627 +2 *110:19 gpio_oeb[29] 0.252067 +3 *110:19 *110:27 0.445867 +4 *110:27 *110:29 0.183667 +5 *110:29 gpio_ib_mode_sel[29] 0.1064 +6 *110:29 gpio_vtrip_sel[29] 3.6264 +7 *110:27 *110:53 2.61533 +8 *110:53 gpio_holdover[29] 0.8686 +9 *110:53 *110:63 0.853733 +10 *110:63 gpio_analog_sel[29] 0.8686 +11 *110:63 *110:77 2.5612 +12 *110:77 *110:81 0.683667 +13 *110:81 gpio_dm0[29] 0.1064 +14 *110:81 gpio_analog_pol[29] 3.6264 +15 *110:77 *110:101 0.445867 +16 *110:101 gpio_analog_en[29] 0.752067 +17 *110:101 gpio_slow_sel[29] 2.71287 *END -*D_NET *111 0.0107529 +*D_NET *111 0.0126586 *CONN +*P gpio_oeb[2] O *P gpio_ib_mode_sel[2] O *P gpio_vtrip_sel[2] O *P gpio_holdover[2] O *P gpio_analog_sel[2] O -*P gpio_analog_en[2] O -*P gpio_slow_sel[2] O *P gpio_dm0[2] O *P gpio_analog_pol[2] O -*P gpio_oeb[2] O +*P gpio_analog_en[2] O +*P gpio_slow_sel[2] O *P gpio_loopback_zero[2] I *CAP -1 gpio_ib_mode_sel[2] 2.05605e-05 -2 gpio_vtrip_sel[2] 3.75517e-05 -3 gpio_holdover[2] 4.00122e-05 -4 gpio_analog_sel[2] 4.787e-05 -5 gpio_analog_en[2] 3.7055e-05 -6 gpio_slow_sel[2] 0.000692745 -7 gpio_dm0[2] 0.0001675 -8 gpio_analog_pol[2] 5.69231e-05 -9 gpio_oeb[2] 6.7351e-05 -10 gpio_loopback_zero[2] 0.0009855 -11 *111:75 0.0008421 -12 *111:59 0.00053246 -13 *111:45 0.000969879 -14 *111:39 0.00100378 -15 *111:37 0.000860045 -16 *111:35 0.000713334 -17 *111:33 0.000320997 -18 *111:19 0.00120192 -19 gpio_analog_en[2] gpio_dm1[2] 0 -20 gpio_analog_pol[2] gpio_inp_dis[2] 1.01482e-05 -21 gpio_analog_sel[2] gpio_dm2[2] 1.4168e-05 -22 gpio_holdover[2] gpio_dm2[2] 1.55676e-05 -23 gpio_holdover[2] gpio_out[2] 1.65703e-05 -24 *111:19 *138:13 0.00106221 -25 *111:37 *138:13 0.000283534 -26 *111:45 gpio_inp_dis[2] 9.41659e-06 -27 *111:45 *138:15 0.000401687 -28 *111:59 gpio_dm1[2] 0.000341974 +1 gpio_oeb[2] 0.000121989 +2 gpio_ib_mode_sel[2] 6.72241e-05 +3 gpio_vtrip_sel[2] 0.000126742 +4 gpio_holdover[2] 0.000109186 +5 gpio_analog_sel[2] 0.000111519 +6 gpio_dm0[2] 1.27093e-05 +7 gpio_analog_pol[2] 0.00018181 +8 gpio_analog_en[2] 8.05297e-05 +9 gpio_slow_sel[2] 0.000798785 +10 gpio_loopback_zero[2] 0.000836934 +11 *111:51 0.000257036 +12 *111:29 0.000984335 +13 *111:27 0.000805199 +14 *111:21 0.000991538 +15 *111:19 0.000691279 +16 *111:17 0.000584114 +17 *111:15 0.000302498 +18 *111:13 0.00107656 +19 gpio_analog_en[2] gpio_dm1[2] 1.83959e-05 +20 gpio_analog_pol[2] gpio_inp_dis[2] 1.81358e-05 +21 gpio_analog_sel[2] gpio_dm2[2] 2.75052e-05 +22 gpio_analog_sel[2] *144:13 1.60886e-05 +23 gpio_holdover[2] gpio_out[2] 3.22329e-05 +24 gpio_holdover[2] *144:13 2.74199e-05 +25 gpio_holdover[2] *144:31 2.92375e-05 +26 gpio_slow_sel[2] gpio_dm1[2] 0.000118365 +27 *111:13 gpio_out[2] 0.000588062 +28 *111:13 *144:13 0.00104091 +29 *111:15 *144:13 0.00023936 +30 *111:17 *144:13 0.00023936 +31 *111:19 *144:13 0.000871166 +32 *111:21 *144:13 0.000227726 +33 *111:21 *144:31 3.31862e-05 +34 *111:27 gpio_dm1[2] 0.000466286 +35 *111:27 *144:31 0.000279067 +36 *111:29 gpio_dm1[2] 0.000246117 *RES -1 gpio_loopback_zero[2] *111:19 10.9614 -2 *111:19 gpio_oeb[2] 0.208367 -3 *111:19 *111:33 2.88088 -4 *111:33 *111:35 2.52 -5 *111:35 *111:37 9.075 -6 *111:37 *111:39 4.935 -7 *111:39 *111:45 11.8284 -8 *111:45 gpio_analog_pol[2] 0.212167 -9 *111:45 *111:59 1.64093 -10 *111:59 gpio_dm0[2] 0.601033 -11 *111:59 *111:75 2.16088 -12 *111:75 gpio_slow_sel[2] 12.0964 -13 *111:75 gpio_analog_en[2] 0.6064 -14 *111:39 gpio_analog_sel[2] 0.6064 -15 *111:37 gpio_holdover[2] 0.6064 -16 *111:35 gpio_vtrip_sel[2] 0.6064 -17 *111:33 gpio_ib_mode_sel[2] 0.6064 +1 gpio_loopback_zero[2] *111:13 4.05427 +2 *111:13 *111:15 0.445867 +3 *111:15 *111:17 0.445867 +4 *111:17 *111:19 1.55293 +5 *111:19 *111:21 0.853733 +6 *111:21 *111:27 2.5612 +7 *111:27 *111:29 0.445867 +8 *111:29 gpio_slow_sel[2] 2.71287 +9 *111:29 gpio_analog_en[2] 0.752067 +10 *111:27 *111:51 0.683667 +11 *111:51 gpio_analog_pol[2] 3.6264 +12 *111:51 gpio_dm0[2] 0.1064 +13 *111:21 gpio_analog_sel[2] 0.8686 +14 *111:19 gpio_holdover[2] 0.8686 +15 *111:17 gpio_vtrip_sel[2] 0.8686 +16 *111:15 gpio_ib_mode_sel[2] 0.8686 +17 *111:13 gpio_oeb[2] 0.8686 *END -*D_NET *112 0.0115466 +*D_NET *112 0.0129268 *CONN *P gpio_slow_sel[30] O -*P gpio_dm1[30] O *P gpio_analog_en[30] O *P gpio_dm0[30] O *P gpio_analog_pol[30] O *P gpio_analog_sel[30] O -*P gpio_dm2[30] O *P gpio_holdover[30] O -*P gpio_out[30] O *P gpio_vtrip_sel[30] O *P gpio_ib_mode_sel[30] O +*P gpio_oeb[30] O *P gpio_loopback_zero[30] I *CAP -1 gpio_slow_sel[30] 0.000441537 -2 gpio_dm1[30] 2.82795e-05 -3 gpio_analog_en[30] 2.06477e-05 -4 gpio_dm0[30] 1.36679e-05 -5 gpio_analog_pol[30] 2.90401e-05 -6 gpio_analog_sel[30] 3.30763e-05 -7 gpio_dm2[30] 2.36226e-05 -8 gpio_holdover[30] 2.02403e-05 -9 gpio_out[30] 3.71444e-05 -10 gpio_vtrip_sel[30] 3.77056e-05 -11 gpio_ib_mode_sel[30] 0.00015106 -12 gpio_loopback_zero[30] 0.00153749 -13 *112:115 0.000735583 -14 *112:105 0.000431304 -15 *112:95 0.000309926 -16 *112:85 0.000836129 -17 *112:75 0.000840165 -18 *112:65 0.000396552 -19 *112:49 0.000376262 -20 *112:37 0.000568677 -21 *112:27 0.000476209 -22 *112:15 0.00172998 -23 gpio_analog_pol[30] gpio_inp_dis[30] 1.65723e-05 -24 gpio_ib_mode_sel[30] gpio_oeb[30] 1.34054e-05 -25 *112:15 gpio_inp_dis[30] 0.000487324 -26 *112:15 *251:13 0.0011317 -27 *112:37 gpio_inp_dis[30] 0.000283534 -28 *112:65 gpio_inp_dis[30] 0.000138091 -29 *112:85 gpio_inp_dis[30] 0.000401687 +1 gpio_slow_sel[30] 0.000707745 +2 gpio_analog_en[30] 4.38015e-05 +3 gpio_dm0[30] 2.56442e-05 +4 gpio_analog_pol[30] 3.76549e-05 +5 gpio_analog_sel[30] 6.42478e-05 +6 gpio_holdover[30] 1.80189e-05 +7 gpio_vtrip_sel[30] 2.66951e-05 +8 gpio_ib_mode_sel[30] 1.61727e-05 +9 gpio_oeb[30] 5.41943e-05 +10 gpio_loopback_zero[30] 0.000702025 +11 *112:103 0.000896437 +12 *112:93 0.000321902 +13 *112:83 0.000846523 +14 *112:69 0.00102745 +15 *112:45 0.000848138 +16 *112:33 0.000696001 +17 *112:23 0.00031243 +18 *112:11 0.000907586 +19 gpio_analog_pol[30] gpio_inp_dis[30] 1.36435e-05 +20 gpio_analog_sel[30] gpio_dm2[30] 3.72154e-06 +21 gpio_holdover[30] gpio_out[30] 1.81205e-05 +22 gpio_slow_sel[30] *271:9 0 +23 gpio_slow_sel[30] *272:17 0.000253564 +24 *112:11 *145:13 0.00113615 +25 *112:11 *273:9 0.00267959 +26 *112:23 *272:9 0 +27 *112:33 *272:9 0 +28 *112:45 *145:13 0.000210351 +29 *112:45 *271:9 0 +30 *112:45 *272:9 0 +31 *112:69 gpio_dm2[30] 7.49418e-05 +32 *112:69 gpio_out[30] 3.86207e-06 +33 *112:69 *145:13 0.0002131 +34 *112:69 *145:29 0.000114952 +35 *112:69 *271:9 0 +36 *112:69 *272:17 0.000292885 +37 *112:83 *271:9 0 +38 *112:83 *272:17 0.000359229 +39 *112:93 *271:9 0 +40 *112:103 *271:9 0 *RES -1 gpio_loopback_zero[30] *112:15 7.19873 -2 *112:15 gpio_ib_mode_sel[30] 2.62015 -3 *112:15 *112:27 0.61125 -4 *112:27 gpio_vtrip_sel[30] 0.6064 -5 *112:27 *112:37 7.005 -6 *112:37 gpio_out[30] 0.6064 -7 *112:37 *112:49 2.675 -8 *112:49 gpio_holdover[30] 0.1064 -9 *112:49 *112:65 1.8132 -10 *112:65 gpio_dm2[30] 0.1064 -11 *112:65 *112:75 3.02 -12 *112:75 gpio_analog_sel[30] 0.6064 -13 *112:75 *112:85 11.49 -14 *112:85 gpio_analog_pol[30] 0.6064 -15 *112:85 *112:95 2.52 -16 *112:95 gpio_dm0[30] 0.6064 -17 *112:95 *112:105 2.52 -18 *112:105 gpio_analog_en[30] 0.6064 -19 *112:105 *112:115 4.59 -20 *112:115 gpio_dm1[30] 0.6064 -21 *112:115 gpio_slow_sel[30] 7.6114 +1 gpio_loopback_zero[30] *112:11 5.90137 +2 *112:11 gpio_oeb[30] 0.135533 +3 *112:11 *112:23 3.02 +4 *112:23 gpio_ib_mode_sel[30] 0.6064 +5 *112:23 *112:33 2.52 +6 *112:33 gpio_vtrip_sel[30] 0.6064 +7 *112:33 *112:45 9.575 +8 *112:45 gpio_holdover[30] 0.1064 +9 *112:45 *112:69 4.11097 +10 *112:69 gpio_analog_sel[30] 0.7451 +11 *112:69 *112:83 11.5162 +12 *112:83 gpio_analog_pol[30] 0.6064 +13 *112:83 *112:93 2.52 +14 *112:93 gpio_dm0[30] 0.6064 +15 *112:93 *112:103 2.52 +16 *112:103 gpio_analog_en[30] 0.6064 +17 *112:103 gpio_slow_sel[30] 12.0964 *END -*D_NET *113 0.011626 +*D_NET *113 0.0204145 *CONN -*P gpio_slow_sel[31] O -*P gpio_dm1[31] O *P gpio_analog_en[31] O +*P gpio_slow_sel[31] O *P gpio_dm0[31] O *P gpio_analog_pol[31] O *P gpio_analog_sel[31] O -*P gpio_dm2[31] O *P gpio_holdover[31] O -*P gpio_out[31] O *P gpio_vtrip_sel[31] O *P gpio_ib_mode_sel[31] O +*P gpio_oeb[31] O *P gpio_loopback_zero[31] I *CAP -1 gpio_slow_sel[31] 0.000524647 -2 gpio_dm1[31] 6.05238e-05 -3 gpio_analog_en[31] 5.71438e-05 -4 gpio_dm0[31] 1.36679e-05 -5 gpio_analog_pol[31] 2.22165e-05 -6 gpio_analog_sel[31] 2.66951e-05 -7 gpio_dm2[31] 1.36679e-05 -8 gpio_holdover[31] 1.34854e-05 -9 gpio_out[31] 3.09632e-05 -10 gpio_vtrip_sel[31] 2.66951e-05 -11 gpio_ib_mode_sel[31] 1.85537e-05 -12 gpio_loopback_zero[31] 0.00135181 -13 *113:111 0.000864342 -14 *113:101 0.000562182 -15 *113:89 0.000390902 -16 *113:77 0.000829306 -17 *113:67 0.000833784 -18 *113:57 0.000316402 -19 *113:47 0.000292835 -20 *113:37 0.000556019 -21 *113:27 0.000575135 -22 *113:17 0.00152173 -23 gpio_analog_pol[31] gpio_inp_dis[31] 2.10208e-05 -24 gpio_ib_mode_sel[31] gpio_oeb[31] 1.31014e-05 -25 *113:17 gpio_inp_dis[31] 0.000145781 -26 *113:17 gpio_oeb[31] 1.39114e-05 -27 *113:17 *252:9 0.00191388 -28 *113:37 gpio_inp_dis[31] 0.000263841 -29 *113:77 gpio_inp_dis[31] 0.000351799 -30 *113:101 gpio_inp_dis[31] 0 +1 gpio_analog_en[31] 0.000282099 +2 gpio_slow_sel[31] 0.000410315 +3 gpio_dm0[31] 9.74019e-05 +4 gpio_analog_pol[31] 0.000108675 +5 gpio_analog_sel[31] 0.000128523 +6 gpio_holdover[31] 0.000107674 +7 gpio_vtrip_sel[31] 6.91111e-05 +8 gpio_ib_mode_sel[31] 3.67635e-05 +9 gpio_oeb[31] 3.29385e-05 +10 gpio_loopback_zero[31] 0.00136465 +11 *113:93 0.00116238 +12 *113:77 0.000822033 +13 *113:67 0.000778191 +14 *113:57 0.000854327 +15 *113:47 0.00106449 +16 *113:35 0.000949916 +17 *113:27 0.000506642 +18 *113:19 0.00163253 +19 gpio_analog_en[31] gpio_dm1[31] 0.000369731 +20 gpio_analog_en[31] *272:9 0 +21 gpio_analog_en[31] *273:9 0.000111099 +22 gpio_analog_pol[31] gpio_inp_dis[31] 2.87705e-05 +23 gpio_analog_sel[31] gpio_dm2[31] 2.45177e-05 +24 gpio_holdover[31] gpio_dm2[31] 2.30313e-05 +25 gpio_holdover[31] gpio_out[31] 6.38277e-05 +26 gpio_slow_sel[31] *272:9 0 +27 gpio_slow_sel[31] *273:9 0.000241851 +28 *113:19 *146:13 0.00159672 +29 *113:19 *273:9 0.000664697 +30 *113:27 *273:9 0.000287804 +31 *113:35 *273:9 0.000287804 +32 *113:47 *270:9 0.000136834 +33 *113:47 *271:9 0.000147038 +34 *113:47 *272:9 0.000316026 +35 *113:47 *273:9 0.000864419 +36 *113:47 *277:9 0 +37 *113:57 *271:9 0.000104126 +38 *113:57 *272:9 0.000223797 +39 *113:57 *273:9 0.000454882 +40 *113:57 *277:9 0 +41 *113:67 *268:9 0.000164405 +42 *113:67 *269:9 0.000164405 +43 *113:67 *270:9 0.000228407 +44 *113:67 *271:9 0.000245441 +45 *113:67 *272:9 0.000527521 +46 *113:67 *273:9 0.00108669 +47 *113:67 *277:9 0 +48 *113:77 *273:9 0.000220689 +49 *113:77 *277:9 0 +50 *113:93 gpio_dm1[31] 2.37603e-05 +51 *113:93 *268:9 0.000107059 +52 *113:93 *269:9 0.000107059 +53 *113:93 *270:9 0.000148736 +54 *113:93 *271:9 0.000159828 +55 *113:93 *272:9 0.000171757 +56 *113:93 *273:9 0.000703079 +57 *113:93 *277:9 0 *RES -1 gpio_loopback_zero[31] *113:17 7.53725 -2 *113:17 gpio_ib_mode_sel[31] 0.6064 -3 *113:17 *113:27 2.52 -4 *113:27 gpio_vtrip_sel[31] 0.6064 -5 *113:27 *113:37 7.005 -6 *113:37 gpio_out[31] 0.6064 -7 *113:37 *113:47 2.175 -8 *113:47 gpio_holdover[31] 0.6064 -9 *113:47 *113:57 2.52 -10 *113:57 gpio_dm2[31] 0.6064 -11 *113:57 *113:67 2.52 -12 *113:67 gpio_analog_sel[31] 0.6064 -13 *113:67 *113:77 11.49 -14 *113:77 gpio_analog_pol[31] 0.6064 -15 *113:77 *113:89 3.02 -16 *113:89 gpio_dm0[31] 0.1064 -17 *113:89 *113:101 1.12953 -18 *113:101 gpio_analog_en[31] 0.752067 -19 *113:101 *113:111 0.795467 -20 *113:111 gpio_dm1[31] 0.752067 -21 *113:111 gpio_slow_sel[31] 1.9554 +1 gpio_loopback_zero[31] *113:19 6.50937 +2 *113:19 gpio_oeb[31] 0.252067 +3 *113:19 *113:27 0.445867 +4 *113:27 gpio_ib_mode_sel[31] 0.252067 +5 *113:27 *113:35 0.445867 +6 *113:35 gpio_vtrip_sel[31] 0.252067 +7 *113:35 *113:47 2.20747 +8 *113:47 gpio_holdover[31] 0.8686 +9 *113:47 *113:57 0.853733 +10 *113:57 gpio_analog_sel[31] 0.8686 +11 *113:57 *113:67 1.9608 +12 *113:67 gpio_analog_pol[31] 0.8686 +13 *113:67 *113:77 0.445867 +14 *113:77 gpio_dm0[31] 0.8686 +15 *113:77 *113:93 2.5903 +16 *113:93 gpio_slow_sel[31] 7.09765 +17 *113:93 gpio_analog_en[31] 6.61015 *END -*D_NET *114 0.0125835 +*D_NET *114 0.0152379 *CONN -*P gpio_holdover[32] O *P gpio_slow_sel[32] O -*P gpio_dm1[32] O *P gpio_analog_en[32] O *P gpio_dm0[32] O *P gpio_analog_pol[32] O *P gpio_analog_sel[32] O -*P gpio_dm2[32] O -*P gpio_out[32] O +*P gpio_holdover[32] O *P gpio_vtrip_sel[32] O *P gpio_ib_mode_sel[32] O +*P gpio_oeb[32] O *P gpio_loopback_zero[32] I *CAP -1 gpio_holdover[32] 7.82211e-05 -2 gpio_slow_sel[32] 0.000581414 -3 gpio_dm1[32] 2.28188e-05 -4 gpio_analog_en[32] 2.06477e-05 -5 gpio_dm0[32] 1.36679e-05 -6 gpio_analog_pol[32] 2.90401e-05 -7 gpio_analog_sel[32] 3.75393e-05 -8 gpio_dm2[32] 2.06449e-05 -9 gpio_out[32] 3.71444e-05 -10 gpio_vtrip_sel[32] 6.97947e-05 -11 gpio_ib_mode_sel[32] 3.66149e-05 -12 gpio_loopback_zero[32] 0.00171126 -13 *114:109 0.000863523 -14 *114:97 0.000424828 -15 *114:87 0.000309926 -16 *114:77 0.000836129 -17 *114:67 0.000844628 -18 *114:57 0.000323379 -19 *114:55 0.000364048 -20 *114:45 0.0005273 -21 *114:31 0.000608906 -22 *114:17 0.00193129 -23 gpio_analog_pol[32] gpio_inp_dis[32] 1.65723e-05 -24 *114:17 gpio_inp_dis[32] 0.000191448 -25 *114:17 gpio_oeb[32] 2.91467e-05 -26 *114:17 *253:13 0.00171847 -27 *114:31 gpio_inp_dis[32] 0.000146751 -28 *114:45 gpio_inp_dis[32] 0.000386612 -29 *114:77 gpio_inp_dis[32] 0.000401687 +1 gpio_slow_sel[32] 0.0007289 +2 gpio_analog_en[32] 3.94181e-05 +3 gpio_dm0[32] 2.4473e-05 +4 gpio_analog_pol[32] 4.226e-05 +5 gpio_analog_sel[32] 5.11502e-05 +6 gpio_holdover[32] 6.94873e-05 +7 gpio_vtrip_sel[32] 6.91111e-05 +8 gpio_ib_mode_sel[32] 3.64847e-05 +9 gpio_oeb[32] 5.25914e-05 +10 gpio_loopback_zero[32] 0.0016038 +11 *114:95 0.000859184 +12 *114:85 0.000212678 +13 *114:75 0.000550109 +14 *114:65 0.000950657 +15 *114:51 0.00127248 +16 *114:41 0.000992924 +17 *114:31 0.000497058 +18 *114:17 0.00190715 +19 gpio_analog_en[32] gpio_dm1[32] 0 +20 gpio_analog_pol[32] gpio_inp_dis[32] 2.10208e-05 +21 gpio_analog_sel[32] gpio_dm2[32] 2.30313e-05 +22 gpio_holdover[32] gpio_out[32] 4.6324e-05 +23 gpio_holdover[32] *147:19 2.4961e-05 +24 gpio_slow_sel[32] gpio_dm1[32] 0.000409797 +25 gpio_slow_sel[32] *271:9 0 +26 gpio_slow_sel[32] *277:9 0 +27 *114:17 *147:19 0.00242167 +28 *114:31 *147:19 0.000129771 +29 *114:41 *147:19 0.000127903 +30 *114:51 *147:19 0.000492713 +31 *114:51 *277:9 0 +32 *114:65 *147:19 0.000117885 +33 *114:65 *277:9 0 +34 *114:75 gpio_dm1[32] 0.000188192 +35 *114:75 *147:31 0.000846968 +36 *114:75 *271:9 0 +37 *114:85 gpio_dm1[32] 0.000211941 +38 *114:85 *271:9 0 +39 *114:95 gpio_dm1[32] 0.000215769 +40 *114:95 *271:9 0 *RES -1 gpio_loopback_zero[32] *114:17 7.77667 -2 *114:17 gpio_ib_mode_sel[32] 0.205833 -3 *114:17 *114:31 1.1327 -4 *114:31 gpio_vtrip_sel[32] 0.752067 -5 *114:31 *114:45 1.887 -6 *114:45 gpio_out[32] 0.1064 -7 *114:45 *114:55 2.675 -8 *114:55 *114:57 2.52 -9 *114:57 gpio_dm2[32] 0.6064 -10 *114:57 *114:67 2.52 -11 *114:67 gpio_analog_sel[32] 0.6064 -12 *114:67 *114:77 11.49 -13 *114:77 gpio_analog_pol[32] 0.6064 -14 *114:77 *114:87 2.52 -15 *114:87 gpio_dm0[32] 0.6064 -16 *114:87 *114:97 2.52 -17 *114:97 gpio_analog_en[32] 0.6064 -18 *114:97 *114:109 5.09 -19 *114:109 gpio_dm1[32] 0.1064 -20 *114:109 gpio_slow_sel[32] 7.29455 -21 *114:55 gpio_holdover[32] 1.11467 +1 gpio_loopback_zero[32] *114:17 7.43213 +2 *114:17 gpio_oeb[32] 0.204567 +3 *114:17 *114:31 1.06937 +4 *114:31 gpio_ib_mode_sel[32] 0.752067 +5 *114:31 *114:41 0.445867 +6 *114:41 gpio_vtrip_sel[32] 0.752067 +7 *114:41 *114:51 1.55293 +8 *114:51 gpio_holdover[32] 0.752067 +9 *114:51 *114:65 1.47913 +10 *114:65 gpio_analog_sel[32] 0.164667 +11 *114:65 *114:75 11.99 +12 *114:75 gpio_analog_pol[32] 0.664667 +13 *114:75 *114:85 2.52 +14 *114:85 gpio_dm0[32] 0.664667 +15 *114:85 *114:95 2.52 +16 *114:95 gpio_analog_en[32] 0.664667 +17 *114:95 gpio_slow_sel[32] 12.6782 *END -*D_NET *115 0.0110126 +*D_NET *115 0.0157149 *CONN *P gpio_slow_sel[33] O -*P gpio_dm1[33] O -*P gpio_analog_en[33] O -*P gpio_dm0[33] O *P gpio_analog_pol[33] O +*P gpio_dm0[33] O +*P gpio_analog_en[33] O *P gpio_analog_sel[33] O -*P gpio_dm2[33] O *P gpio_holdover[33] O -*P gpio_out[33] O *P gpio_vtrip_sel[33] O *P gpio_ib_mode_sel[33] O +*P gpio_oeb[33] O *P gpio_loopback_zero[33] I *CAP -1 gpio_slow_sel[33] 0.000441537 -2 gpio_dm1[33] 2.82795e-05 -3 gpio_analog_en[33] 2.06477e-05 -4 gpio_dm0[33] 1.71913e-05 -5 gpio_analog_pol[33] 1.73322e-05 -6 gpio_analog_sel[33] 1.94564e-05 -7 gpio_dm2[33] 1.36679e-05 -8 gpio_holdover[33] 1.34854e-05 -9 gpio_out[33] 3.09632e-05 -10 gpio_vtrip_sel[33] 2.22321e-05 -11 gpio_ib_mode_sel[33] 3.41394e-05 -12 gpio_loopback_zero[33] 0.00190437 -13 *115:123 0.000735583 -14 *115:113 0.000437781 -15 *115:103 0.000319925 -16 *115:93 0.000805904 -17 *115:71 0.000808028 -18 *115:61 0.000309926 -19 *115:51 0.000286359 -20 *115:41 0.000556019 -21 *115:31 0.000561268 -22 *115:17 0.00208047 -23 gpio_analog_pol[33] gpio_inp_dis[33] 2.39271e-05 -24 gpio_ib_mode_sel[33] gpio_oeb[33] 4.08084e-05 -25 *115:17 gpio_inp_dis[33] 1.21073e-05 -26 *115:17 *254:13 0.000607125 -27 *115:93 gpio_inp_dis[33] 0.000864092 +1 gpio_slow_sel[33] 0.00068662 +2 gpio_analog_pol[33] 0.000176853 +3 gpio_dm0[33] 6.96774e-06 +4 gpio_analog_en[33] 2.26428e-05 +5 gpio_analog_sel[33] 4.4689e-05 +6 gpio_holdover[33] 4.048e-05 +7 gpio_vtrip_sel[33] 2.64095e-05 +8 gpio_ib_mode_sel[33] 5.85433e-06 +9 gpio_oeb[33] 1.28479e-05 +10 gpio_loopback_zero[33] 0.00152769 +11 *115:101 0.000363614 +12 *115:85 0.000287999 +13 *115:81 0.00149746 +14 *115:69 0.00106 +15 *115:57 0.000848456 +16 *115:47 0.000737823 +17 *115:31 0.00034422 +18 *115:19 0.00168542 +19 gpio_analog_en[33] gpio_dm1[33] 0 +20 gpio_analog_pol[33] gpio_inp_dis[33] 2.02442e-05 +21 gpio_analog_pol[33] *270:9 0 +22 gpio_analog_sel[33] gpio_dm2[33] 1.59213e-05 +23 gpio_holdover[33] gpio_dm2[33] 1.417e-05 +24 gpio_holdover[33] gpio_out[33] 1.65723e-05 +25 gpio_slow_sel[33] gpio_dm1[33] 0.000414827 +26 gpio_slow_sel[33] *268:9 0.000164405 +27 gpio_slow_sel[33] *269:9 0.000164405 +28 gpio_slow_sel[33] *270:9 0.000328811 +29 *115:19 *148:15 0.00225075 +30 *115:31 *270:9 0 +31 *115:47 *148:15 0.000123462 +32 *115:57 *148:15 0.000283534 +33 *115:57 *270:9 0 +34 *115:69 *270:9 0 +35 *115:81 gpio_dm1[33] 0.000643084 +36 *115:81 *148:31 0.000915578 +37 *115:81 *268:9 0.000237402 +38 *115:81 *269:9 0.000237402 +39 *115:81 *270:9 0.000400292 +40 *115:101 gpio_dm1[33] 0.000107996 *RES -1 gpio_loopback_zero[33] *115:17 7.54613 -2 *115:17 gpio_ib_mode_sel[33] 0.196967 -3 *115:17 *115:31 2.88125 -4 *115:31 gpio_vtrip_sel[33] 0.6064 -5 *115:31 *115:41 7.005 -6 *115:41 gpio_out[33] 0.6064 -7 *115:41 *115:51 2.175 -8 *115:51 gpio_holdover[33] 0.6064 -9 *115:51 *115:61 2.52 -10 *115:61 gpio_dm2[33] 0.6064 -11 *115:61 *115:71 2.52 -12 *115:71 gpio_analog_sel[33] 0.6064 -13 *115:71 *115:93 4.55958 -14 *115:93 gpio_analog_pol[33] 0.1064 -15 *115:93 *115:103 3.02 -16 *115:103 gpio_dm0[33] 0.6064 -17 *115:103 *115:113 2.52 -18 *115:113 gpio_analog_en[33] 0.6064 -19 *115:113 *115:123 4.59 -20 *115:123 gpio_dm1[33] 0.6064 -21 *115:123 gpio_slow_sel[33] 7.6114 +1 gpio_loopback_zero[33] *115:19 7.1237 +2 *115:19 gpio_oeb[33] 0.1064 +3 *115:19 *115:31 3.52 +4 *115:31 gpio_ib_mode_sel[33] 0.1064 +5 *115:31 *115:47 0.772667 +6 *115:47 gpio_vtrip_sel[33] 0.1064 +7 *115:47 *115:57 9.575 +8 *115:57 gpio_holdover[33] 0.6064 +9 *115:57 *115:69 5.435 +10 *115:69 gpio_analog_sel[33] 0.1064 +11 *115:69 *115:81 3.4602 +12 *115:81 *115:85 0.683667 +13 *115:85 gpio_analog_en[33] 0.1064 +14 *115:85 *115:101 0.772667 +15 *115:101 gpio_dm0[33] 0.1064 +16 *115:101 gpio_analog_pol[33] 3.6264 +17 *115:81 gpio_slow_sel[33] 2.71287 *END -*D_NET *116 0.0117918 +*D_NET *116 0.0132051 *CONN -*P gpio_analog_pol[34] O -*P gpio_analog_en[34] O *P gpio_slow_sel[34] O -*P gpio_dm1[34] O +*P gpio_analog_en[34] O *P gpio_dm0[34] O +*P gpio_analog_pol[34] O *P gpio_analog_sel[34] O -*P gpio_dm2[34] O *P gpio_holdover[34] O -*P gpio_out[34] O *P gpio_vtrip_sel[34] O *P gpio_ib_mode_sel[34] O +*P gpio_oeb[34] O *P gpio_loopback_zero[34] I *CAP -1 gpio_analog_pol[34] 8.01369e-05 -2 gpio_analog_en[34] 4.02703e-05 -3 gpio_slow_sel[34] 0.000524647 -4 gpio_dm1[34] 6.78284e-05 -5 gpio_dm0[34] 1.36679e-05 -6 gpio_analog_sel[34] 2.66951e-05 -7 gpio_dm2[34] 1.36679e-05 -8 gpio_holdover[34] 1.34854e-05 -9 gpio_out[34] 3.09632e-05 -10 gpio_vtrip_sel[34] 3.67723e-05 -11 gpio_ib_mode_sel[34] 2.63501e-05 -12 gpio_loopback_zero[34] 0.00164336 -13 *116:101 0.00092989 -14 *116:95 0.00054049 -15 *116:83 0.000321363 -16 *116:81 0.000874273 -17 *116:71 0.000820831 -18 *116:61 0.000309926 -19 *116:51 0.000299312 -20 *116:41 0.000562495 -21 *116:31 0.000579632 -22 *116:21 0.00181549 -23 gpio_analog_pol[34] gpio_inp_dis[34] 3.35195e-05 -24 gpio_ib_mode_sel[34] gpio_oeb[34] 1.7119e-05 -25 *116:21 gpio_inp_dis[34] 0.000180165 -26 *116:21 gpio_oeb[34] 5.91233e-06 -27 *116:21 *255:9 0.00134595 -28 *116:41 gpio_inp_dis[34] 0.000263841 -29 *116:81 gpio_inp_dis[34] 0.000373788 +1 gpio_slow_sel[34] 0.000658191 +2 gpio_analog_en[34] 5.46809e-05 +3 gpio_dm0[34] 3.12474e-05 +4 gpio_analog_pol[34] 6.83113e-05 +5 gpio_analog_sel[34] 7.12537e-05 +6 gpio_holdover[34] 6.94524e-05 +7 gpio_vtrip_sel[34] 6.55876e-05 +8 gpio_ib_mode_sel[34] 3.85484e-05 +9 gpio_oeb[34] 3.7388e-05 +10 gpio_loopback_zero[34] 0.00177572 +11 *116:109 0.000813159 +12 *116:95 0.000220586 +13 *116:81 0.000761623 +14 *116:67 0.00103527 +15 *116:53 0.000783188 +16 *116:39 0.000566594 +17 *116:23 0.000322362 +18 *116:9 0.0019499 +19 gpio_analog_en[34] gpio_dm1[34] 0 +20 gpio_analog_pol[34] gpio_dm1[34] 3.96125e-06 +21 gpio_analog_pol[34] gpio_inp_dis[34] 1.81205e-05 +22 gpio_analog_sel[34] gpio_dm2[34] 1.59213e-05 +23 gpio_dm0[34] gpio_dm1[34] 2.28878e-06 +24 gpio_holdover[34] gpio_out[34] 1.57861e-05 +25 gpio_holdover[34] *149:19 6.47705e-05 +26 gpio_slow_sel[34] gpio_dm1[34] 0.000426021 +27 gpio_slow_sel[34] *269:9 0 +28 gpio_vtrip_sel[34] *149:19 3.40213e-05 +29 *116:9 *149:19 0.00103972 +30 *116:9 *269:9 0 +31 *116:23 *269:9 0 +32 *116:39 *149:19 0.000230869 +33 *116:53 *149:19 0.000795424 +34 *116:67 *149:19 0.000165697 +35 *116:81 gpio_dm1[34] 0.000202328 +36 *116:81 *149:31 0.000359229 +37 *116:95 gpio_dm1[34] 0.00025732 +38 *116:109 gpio_dm1[34] 0.000250563 *RES -1 gpio_loopback_zero[34] *116:21 7.42643 -2 *116:21 gpio_ib_mode_sel[34] 0.1064 -3 *116:21 *116:31 3.02 -4 *116:31 gpio_vtrip_sel[34] 0.6064 -5 *116:31 *116:41 7.005 -6 *116:41 gpio_out[34] 0.6064 -7 *116:41 *116:51 2.175 -8 *116:51 gpio_holdover[34] 0.6064 -9 *116:51 *116:61 2.52 -10 *116:61 gpio_dm2[34] 0.6064 -11 *116:61 *116:71 2.52 -12 *116:71 gpio_analog_sel[34] 0.6064 -13 *116:71 *116:81 11.49 -14 *116:81 *116:83 2.52 -15 *116:83 gpio_dm0[34] 0.6064 -16 *116:83 *116:95 3.18875 -17 *116:95 *116:101 1.45063 -18 *116:101 gpio_dm1[34] 0.752067 -19 *116:101 gpio_slow_sel[34] 1.9554 -20 *116:95 gpio_analog_en[34] 0.202033 -21 *116:81 gpio_analog_pol[34] 1.11467 +1 gpio_loopback_zero[34] *116:9 31.7052 +2 *116:9 gpio_oeb[34] 0.6064 +3 *116:9 *116:23 2.53462 +4 *116:23 gpio_ib_mode_sel[34] 0.209633 +5 *116:23 *116:39 1.13207 +6 *116:39 gpio_vtrip_sel[34] 0.727367 +7 *116:39 *116:53 1.50227 +8 *116:53 gpio_holdover[34] 0.746367 +9 *116:53 *116:67 0.899333 +10 *116:67 gpio_analog_sel[34] 0.7223 +11 *116:67 *116:81 1.93293 +12 *116:81 gpio_analog_pol[34] 0.728633 +13 *116:81 *116:95 0.468667 +14 *116:95 gpio_dm0[34] 0.717233 +15 *116:95 *116:109 0.468667 +16 *116:109 gpio_analog_en[34] 0.740033 +17 *116:109 gpio_slow_sel[34] 7.09865 *END -*D_NET *117 0.0130717 +*D_NET *117 0.0138753 *CONN *P gpio_slow_sel[35] O *P gpio_dm1[35] O @@ -2967,12 +3039,12 @@ resetb_l I 14 *117:117 0.00064895 15 *117:103 0.000480695 16 *117:89 0.000731098 -17 *117:75 0.00074819 -18 *117:65 0.000270939 -19 *117:55 0.000249878 -20 *117:45 0.000446274 -21 *117:31 0.000538122 -22 *117:19 0.00182304 +17 *117:75 0.000783063 +18 *117:65 0.000340687 +19 *117:55 0.000314643 +20 *117:45 0.000476166 +21 *117:31 0.000574999 +22 *117:19 0.00185991 23 gpio_analog_pol[35] gpio_inp_dis[35] 2.02442e-05 24 *117:19 gpio_inp_dis[35] 0.000112641 25 *117:19 gpio_oeb[35] 1.97816e-05 @@ -2980,10 +3052,12 @@ resetb_l I 27 *117:31 gpio_inp_dis[35] 0.000232203 28 *117:31 gpio_oeb[35] 3.96527e-06 29 *117:45 gpio_inp_dis[35] 0.000660846 -30 *117:55 gpio_inp_dis[35] 0.000192059 -31 *117:65 gpio_inp_dis[35] 0.000220689 -32 *117:75 gpio_inp_dis[35] 0.000220689 -33 *117:89 gpio_inp_dis[35] 0.000870884 +30 *117:45 *268:9 0.00020177 +31 *117:55 gpio_inp_dis[35] 0.000192059 +32 *117:65 gpio_inp_dis[35] 0.000220689 +33 *117:75 gpio_inp_dis[35] 0.000220689 +34 *117:89 gpio_inp_dis[35] 0.000870884 +35 *117:89 *268:9 0.000328811 *RES 1 gpio_loopback_zero[35] *117:19 7.34663 2 *117:19 gpio_ib_mode_sel[35] 0.1064 @@ -3008,7 +3082,7 @@ resetb_l I 21 *117:131 gpio_slow_sel[35] 1.89903 *END -*D_NET *118 0.0122076 +*D_NET *118 0.012324 *CONN *P gpio_slow_sel[36] O *P gpio_dm1[36] O @@ -3035,8 +3109,8 @@ resetb_l I 10 gpio_vtrip_sel[36] 3.6682e-05 11 gpio_ib_mode_sel[36] 4.36931e-05 12 gpio_loopback_zero[36] 0.00212452 -13 *118:129 0.00088277 -14 *118:109 0.000616541 +13 *118:129 0.000940983 +14 *118:109 0.000674754 15 *118:93 0.000334858 16 *118:81 0.000829296 17 *118:71 0.000844619 @@ -3047,10 +3121,18 @@ resetb_l I 22 *118:19 0.00231868 23 gpio_analog_pol[36] gpio_inp_dis[36] 2.10208e-05 24 gpio_ib_mode_sel[36] gpio_oeb[36] 1.59213e-05 -25 *118:19 gpio_inp_dis[36] 0.000281116 -26 *118:19 *257:9 0.000838968 -27 *118:41 gpio_inp_dis[36] 0.000283534 -28 *118:81 gpio_inp_dis[36] 0.000354426 +25 gpio_slow_sel[36] *268:9 0 +26 *118:19 gpio_inp_dis[36] 0.000281116 +27 *118:19 *257:9 0.000838968 +28 *118:31 *268:9 0 +29 *118:41 gpio_inp_dis[36] 0.000283534 +30 *118:41 *268:9 0 +31 *118:51 *268:9 0 +32 *118:61 *268:9 0 +33 *118:71 *268:9 0 +34 *118:81 gpio_inp_dis[36] 0.000354426 +35 *118:81 *268:9 0 +36 *118:93 *268:9 0 *RES 1 gpio_loopback_zero[36] *118:19 7.55247 2 *118:19 gpio_ib_mode_sel[36] 0.162767 @@ -3320,15 +3402,15 @@ resetb_l I 22 gpio_holdover[3] gpio_dm2[3] 1.78987e-05 23 gpio_holdover[3] gpio_out[3] 2.02539e-05 24 gpio_slow_sel[3] gpio_dm1[3] 0.00044546 -25 *122:17 *139:9 0.000937594 -26 *122:19 *139:9 0.000245396 -27 *122:21 *139:9 0.000245396 -28 *122:23 *139:9 0.000827599 -29 *122:31 *139:9 0.000263745 -30 *122:31 *139:11 0.000260624 +25 *122:17 *150:9 0.000937594 +26 *122:19 *150:9 0.000245396 +27 *122:21 *150:9 0.000245396 +28 *122:23 *150:9 0.000827599 +29 *122:31 *150:9 0.000263745 +30 *122:31 *150:11 0.000260624 31 *122:39 gpio_dm1[3] 0.000215351 32 *122:39 gpio_dm2[3] 0 -33 *122:39 *139:11 0.000831282 +33 *122:39 *150:11 0.000831282 34 *122:41 gpio_dm1[3] 0.000246117 35 *122:43 gpio_dm1[3] 0.00023936 *RES @@ -3672,12 +3754,12 @@ resetb_l I 22 gpio_holdover[4] gpio_dm2[4] 2.02465e-05 23 gpio_holdover[4] gpio_out[4] 2.62587e-05 24 gpio_slow_sel[4] gpio_dm1[4] 0.000429655 -25 *127:9 *140:9 0.000395777 -26 *127:21 *140:9 0.000829142 -27 *127:23 *140:9 0.000268725 -28 *127:23 *140:11 0.000233992 +25 *127:9 *151:9 0.000395777 +26 *127:21 *151:9 0.000829142 +27 *127:23 *151:9 0.000268725 +28 *127:23 *151:11 0.000233992 29 *127:25 gpio_dm1[4] 0.000184913 -30 *127:25 *140:11 0.000906754 +30 *127:25 *151:11 0.000906754 31 *127:27 gpio_dm1[4] 0.000245396 32 *127:29 gpio_dm1[4] 0.000245396 *RES @@ -3735,12 +3817,12 @@ resetb_l I 20 gpio_analog_pol[5] gpio_inp_dis[5] 2.01084e-05 21 gpio_analog_sel[5] gpio_dm2[5] 1.4168e-05 22 gpio_holdover[5] gpio_out[5] 2.10284e-05 -23 gpio_holdover[5] *141:13 1.33888e-06 -24 gpio_holdover[5] *141:27 1.51498e-05 +23 gpio_holdover[5] *152:13 1.33888e-06 +24 gpio_holdover[5] *152:27 1.51498e-05 25 gpio_slow_sel[5] gpio_dm1[5] 0.000307061 -26 *128:25 *141:13 0.00055739 +26 *128:25 *152:13 0.00055739 27 *128:43 gpio_dm1[5] 0.000222245 -28 *128:43 *141:27 0.000729441 +28 *128:43 *152:27 0.000729441 29 *128:61 gpio_dm1[5] 0.000334718 *RES 1 gpio_loopback_zero[5] *128:25 11.9488 @@ -3798,11 +3880,11 @@ resetb_l I 21 gpio_analog_sel[6] gpio_dm2[6] 1.86516e-05 22 gpio_holdover[6] gpio_dm2[6] 1.86516e-05 23 gpio_holdover[6] gpio_out[6] 2.10284e-05 -24 *129:17 *142:9 0.000845366 -25 *129:33 *142:9 0.000263841 +24 *129:17 *153:9 0.000845366 +25 *129:33 *153:9 0.000263841 26 *129:53 gpio_dm1[6] 0.000167444 27 *129:53 gpio_inp_dis[6] 1.15013e-05 -28 *129:53 *142:11 0.000847717 +28 *129:53 *153:11 0.000847717 *RES 1 gpio_loopback_zero[6] *129:17 5.60698 2 *129:17 gpio_oeb[6] 1.11467 @@ -3860,7 +3942,7 @@ resetb_l I 22 gpio_holdover[7] gpio_out[7] 1.81358e-05 23 gpio_slow_sel[7] gpio_out[8] 0.000935794 24 *130:21 gpio_out[8] 0.000526898 -25 *130:21 *143:9 0.000770304 +25 *130:21 *154:9 0.000770304 26 *130:27 gpio_out[8] 0.000253564 27 *130:31 gpio_out[8] 0.000359229 *RES @@ -3946,7 +4028,7 @@ resetb_l I 17 *131:17 gpio_oeb[8] 0.6064 *END -*D_NET *132 0.0121087 +*D_NET *132 0.0121085 *CONN *P gpio_oeb[9] O *P gpio_ib_mode_sel[9] O @@ -3966,11 +4048,11 @@ resetb_l I 5 gpio_analog_sel[9] 6.30645e-05 6 gpio_analog_pol[9] 6.99836e-05 7 gpio_dm0[9] 6.08961e-05 -8 gpio_analog_en[9] 8.81219e-05 +8 gpio_analog_en[9] 0.000100765 9 gpio_slow_sel[9] 0.000546952 10 gpio_loopback_zero[9] 0.000753219 -11 *132:31 0.000733451 -12 *132:27 0.000247135 +11 *132:31 0.000733367 +12 *132:27 0.000234409 13 *132:23 0.000609083 14 *132:19 0.000710691 15 *132:15 0.000590837 @@ -3980,20 +4062,20 @@ resetb_l I 19 gpio_analog_en[9] gpio_dm1[9] 0 20 gpio_analog_pol[9] gpio_inp_dis[9] 1.81358e-05 21 gpio_analog_sel[9] gpio_dm2[9] 1.59362e-05 -22 gpio_analog_sel[9] *145:21 1.30296e-05 +22 gpio_analog_sel[9] *156:21 1.30296e-05 23 gpio_holdover[9] gpio_dm2[9] 1.59362e-05 24 gpio_holdover[9] gpio_out[9] 4.18658e-05 25 gpio_slow_sel[9] gpio_out[9] 0.000569115 26 *132:9 gpio_out[10] 0.000972847 -27 *132:9 *145:21 0.000345137 -28 *132:11 *145:21 0.00023936 -29 *132:13 *145:21 0.00023936 +27 *132:9 *156:21 0.000345137 +28 *132:11 *156:21 0.00023936 +29 *132:13 *156:21 0.00023936 30 *132:15 gpio_out[9] 0.000193987 -31 *132:15 *145:21 0.000864419 +31 *132:15 *156:21 0.000864419 32 *132:19 gpio_out[9] 0.000486462 -33 *132:19 *145:21 0.000256913 +33 *132:19 *156:21 0.000256913 34 *132:23 gpio_out[9] 0.000675663 -35 *132:23 *145:25 0.000359229 +35 *132:23 *156:25 0.000359229 36 *132:27 gpio_out[9] 0.000146369 37 *132:31 gpio_out[9] 0.000146369 *RES @@ -4083,7 +4165,7 @@ resetb_l I 7 *134:9 gpio_out[1] 0.752067 *END -*D_NET *135 0.00862152 +*D_NET *135 0.00842698 *CONN *P gpio_dm2[10] O *P gpio_dm1[10] O @@ -4093,9 +4175,9 @@ resetb_l I 1 gpio_dm2[10] 5.08497e-05 2 gpio_dm1[10] 0.000702713 3 gpio_inp_dis[10] 4.55176e-05 -4 gpio_loopback_one[10] 0.00138291 +4 gpio_loopback_one[10] 0.00133964 5 *135:29 0.00140739 -6 *135:23 0.00209292 +6 *135:23 0.00204965 7 gpio_dm1[10] gpio_out[10] 0.000263463 8 *135:23 gpio_out[10] 0.000433724 9 gpio_analog_en[10] gpio_dm1[10] 0 @@ -4103,15 +4185,14 @@ resetb_l I 11 gpio_analog_sel[10] gpio_dm2[10] 1.14269e-05 12 gpio_slow_sel[10] gpio_dm1[10] 0 13 *90:13 *135:23 0.000483713 -14 *90:23 *135:23 0.000107996 -15 *90:31 *135:23 0.000253564 -16 *90:41 gpio_dm2[10] 1.2567e-05 -17 *90:41 *135:23 0.000250532 -18 *90:45 gpio_dm1[10] 0.000239983 -19 *90:45 *135:23 0 -20 *90:45 *135:29 0.000359229 -21 *90:47 gpio_dm1[10] 0.000254057 -22 *90:51 gpio_dm1[10] 0.000253168 +14 *90:31 *135:23 0.000253564 +15 *90:41 gpio_dm2[10] 1.2567e-05 +16 *90:41 *135:23 0.000250532 +17 *90:45 gpio_dm1[10] 0.000239983 +18 *90:45 *135:23 0 +19 *90:45 *135:29 0.000359229 +20 *90:47 gpio_dm1[10] 0.000254057 +21 *90:51 gpio_dm1[10] 0.000253168 *RES 1 gpio_loopback_one[10] *135:23 8.03045 2 *135:23 *135:29 12.6362 @@ -4120,68 +4201,64 @@ resetb_l I 5 *135:23 gpio_dm2[10] 0.1064 *END -*D_NET *136 0.00923827 +*D_NET *136 0.00820023 *CONN *P gpio_dm2[11] O *P gpio_inp_dis[11] O *P gpio_dm1[11] O *P gpio_loopback_one[11] I *CAP -1 gpio_dm2[11] 0.000132195 -2 gpio_inp_dis[11] 0.000163014 -3 gpio_dm1[11] 0.000600412 -4 gpio_loopback_one[11] 0.000983377 -5 *136:11 0.00120265 -6 *136:9 0.0015548 -7 gpio_analog_en[11] gpio_dm1[11] 0 -8 gpio_analog_pol[11] gpio_inp_dis[11] 4.18658e-05 -9 gpio_analog_sel[11] gpio_dm2[11] 4.16565e-05 -10 gpio_holdover[11] gpio_dm2[11] 4.16565e-05 -11 gpio_slow_sel[11] gpio_dm1[11] 0.000449545 -12 *91:9 *136:9 0.000663498 -13 *91:11 *136:9 0.000232405 -14 *91:13 *136:9 0.000232405 -15 *91:15 *136:9 0.000863217 -16 *91:17 *136:9 0.00024577 -17 *91:17 *136:11 0.000224206 -18 *91:19 gpio_dm1[11] 0.000191006 -19 *91:19 *136:11 0.000909783 -20 *91:21 gpio_dm1[11] 0.000232405 -21 *91:23 gpio_dm1[11] 0.000232405 +1 gpio_dm2[11] 9.51974e-05 +2 gpio_inp_dis[11] 0.000125971 +3 gpio_dm1[11] 0.000884606 +4 gpio_loopback_one[11] 0.00162519 +5 *136:11 0.00156616 +6 *136:9 0.00227597 +7 gpio_dm2[11] gpio_out[11] 0 +8 gpio_analog_en[11] gpio_dm1[11] 0 +9 gpio_analog_pol[11] gpio_inp_dis[11] 1.81358e-05 +10 gpio_analog_sel[11] gpio_dm2[11] 1.86516e-05 +11 gpio_holdover[11] gpio_dm2[11] 1.86516e-05 +12 *91:9 *136:9 0.000263841 +13 *91:15 *136:9 0.000263841 +14 *91:31 gpio_dm1[11] 0.000212658 +15 *91:31 gpio_inp_dis[11] 7.81773e-06 +16 *91:31 *136:11 0.000823533 *RES -1 gpio_loopback_one[11] *136:9 4.8168 +1 gpio_loopback_one[11] *136:9 4.70027 2 *136:9 *136:11 2.01907 -3 *136:11 gpio_dm1[11] 2.8294 -4 *136:11 gpio_inp_dis[11] 0.8686 -5 *136:9 gpio_dm2[11] 0.8686 +3 *136:11 gpio_dm1[11] 2.71287 +4 *136:11 gpio_inp_dis[11] 0.752067 +5 *136:9 gpio_dm2[11] 0.752067 *END -*D_NET *137 0.00864139 +*D_NET *137 0.00872929 *CONN *P gpio_dm2[12] O *P gpio_inp_dis[12] O *P gpio_dm1[12] O *P gpio_loopback_one[12] I *CAP -1 gpio_dm2[12] 0.000114781 -2 gpio_inp_dis[12] 0.000123949 -3 gpio_dm1[12] 0.000549883 -4 gpio_loopback_one[12] 0.00113447 -5 *137:11 0.00111306 -6 *137:9 0.00168848 -7 gpio_analog_pol[12] gpio_inp_dis[12] 1.57861e-05 -8 gpio_analog_sel[12] gpio_dm2[12] 1.78857e-05 -9 gpio_holdover[12] gpio_dm2[12] 1.73241e-05 -10 gpio_slow_sel[12] gpio_dm1[12] 0.000505407 -11 *92:9 *137:9 0.00028583 -12 *92:19 *137:9 0.000217609 -13 *92:21 *137:9 0.000883426 -14 *92:23 *137:9 0.000239561 -15 *92:23 *137:11 0.000207318 -16 *92:25 gpio_dm1[12] 0.000207318 -17 *92:25 *137:11 0.000926671 -18 *92:27 gpio_dm1[12] 0.000196317 -19 *92:29 gpio_dm1[12] 0.000196317 +1 gpio_dm2[12] 0.000100766 +2 gpio_inp_dis[12] 0.000112084 +3 gpio_dm1[12] 0.000539859 +4 gpio_loopback_one[12] 0.00121097 +5 *137:11 0.00109117 +6 *137:9 0.00175096 +7 gpio_analog_en[12] gpio_dm1[12] 0 +8 gpio_analog_pol[12] gpio_inp_dis[12] 2.02539e-05 +9 gpio_analog_sel[12] gpio_dm2[12] 2.23791e-05 +10 gpio_holdover[12] gpio_dm2[12] 2.18174e-05 +11 gpio_slow_sel[12] gpio_dm1[12] 0.000505407 +12 *92:9 *137:9 0.00028583 +13 *92:19 *137:9 0.000217609 +14 *92:21 *137:9 0.000876679 +15 *92:23 *137:9 0.000239561 +16 *92:23 *137:11 0.000207318 +17 *92:25 gpio_dm1[12] 0.000207318 +18 *92:25 *137:11 0.000926671 +19 *92:27 gpio_dm1[12] 0.000196317 +20 *92:29 gpio_dm1[12] 0.000196317 *RES 1 gpio_loopback_one[12] *137:9 4.70027 2 *137:9 *137:11 2.01907 @@ -4190,38 +4267,441 @@ resetb_l I 5 *137:9 gpio_dm2[12] 0.752067 *END -*D_NET *138 0.00921215 +*D_NET *138 0.0124655 +*CONN +*P gpio_dm1[24] O +*P gpio_inp_dis[24] O +*P gpio_dm2[24] O +*P gpio_loopback_one[24] I +*CAP +1 gpio_dm1[24] 0.000555225 +2 gpio_inp_dis[24] 4.99046e-05 +3 gpio_dm2[24] 0.000112201 +4 gpio_loopback_one[24] 0.00126333 +5 *138:39 0.00138564 +6 *138:15 0.00215604 +7 *138:15 *268:17 0.00312898 +8 gpio_analog_en[24] gpio_dm1[24] 0 +9 gpio_analog_pol[24] gpio_inp_dis[24] 2.10208e-05 +10 gpio_analog_sel[24] gpio_dm2[24] 1.417e-05 +11 gpio_dm0[24] gpio_inp_dis[24] 0 +12 gpio_holdover[24] gpio_dm2[24] 1.90978e-05 +13 gpio_slow_sel[24] gpio_dm1[24] 0.000168434 +14 *105:19 *138:15 0.00247074 +15 *105:55 *138:15 0.000283534 +16 *105:71 gpio_dm2[24] 7.14533e-06 +17 *105:71 *138:15 0.00010695 +18 *105:71 *138:39 0.000173478 +19 *105:75 gpio_dm1[24] 0.000108626 +20 *105:75 *138:39 0.000189028 +21 *105:85 gpio_dm1[24] 0.000128335 +22 *105:87 gpio_dm1[24] 0.000123605 +*RES +1 gpio_loopback_one[24] *138:15 7.7504 +2 *138:15 gpio_dm2[24] 2.38805 +3 *138:15 *138:39 2.92123 +4 *138:39 gpio_inp_dis[24] 0.252067 +5 *138:39 gpio_dm1[24] 13.3914 +*END + +*D_NET *139 0.0117669 +*CONN +*P gpio_dm1[25] O +*P gpio_inp_dis[25] O +*P gpio_dm2[25] O +*P gpio_loopback_one[25] I +*CAP +1 gpio_dm1[25] 0.00079391 +2 gpio_inp_dis[25] 4.40304e-05 +3 gpio_dm2[25] 2.88754e-05 +4 gpio_loopback_one[25] 0.00191639 +5 *139:29 0.00151705 +6 *139:17 0.00262437 +7 *139:17 *268:17 0.000738918 +8 *139:29 *268:17 0.000338096 +9 gpio_analog_en[25] gpio_dm1[25] 0 +10 gpio_analog_pol[25] gpio_dm1[25] 2.51128e-05 +11 gpio_analog_pol[25] gpio_inp_dis[25] 1.81205e-05 +12 gpio_analog_sel[25] gpio_dm2[25] 1.59213e-05 +13 gpio_holdover[25] gpio_dm2[25] 1.26871e-05 +14 gpio_holdover[25] *139:17 5.70965e-06 +15 gpio_slow_sel[25] gpio_dm1[25] 0.000444924 +16 *106:13 *139:17 0.00235839 +17 *106:53 *139:17 0.000201714 +18 *106:63 gpio_dm1[25] 0.000203973 +19 *106:73 gpio_dm1[25] 0.00023936 +20 *106:83 gpio_dm1[25] 0.00023936 +*RES +1 gpio_loopback_one[25] *139:17 9.80245 +2 *139:17 gpio_dm2[25] 0.6064 +3 *139:17 *139:29 12.335 +4 *139:29 gpio_inp_dis[25] 0.1064 +5 *139:29 gpio_dm1[25] 3.6296 +*END + +*D_NET *140 0.0122959 +*CONN +*P gpio_dm1[26] O +*P gpio_inp_dis[26] O +*P gpio_dm2[26] O +*P gpio_loopback_one[26] I +*CAP +1 gpio_dm1[26] 0.0007283 +2 gpio_inp_dis[26] 0.000241117 +3 gpio_dm2[26] 0.000228664 +4 gpio_loopback_one[26] 0.00173198 +5 *140:27 0.00144309 +6 *140:13 0.00243431 +7 *140:13 *268:9 0.00141706 +8 *140:13 *270:17 0.00147087 +9 gpio_analog_pol[26] gpio_inp_dis[26] 1.57861e-05 +10 gpio_analog_sel[26] gpio_dm2[26] 3.18837e-05 +11 gpio_holdover[26] gpio_dm2[26] 3.1758e-05 +12 gpio_slow_sel[26] gpio_dm1[26] 0.000251281 +13 *107:57 *140:13 0.00107612 +14 *107:67 *140:13 0.00014648 +15 *107:67 *140:27 0.000125696 +16 *107:77 gpio_dm1[26] 0.000244149 +17 *107:77 *140:27 0.000539263 +18 *107:101 gpio_dm1[26] 0.000138091 +*RES +1 gpio_loopback_one[26] *140:13 7.82133 +2 *140:13 gpio_dm2[26] 1.06937 +3 *140:13 *140:27 2.01907 +4 *140:27 gpio_inp_dis[26] 1.06937 +5 *140:27 gpio_dm1[26] 3.0137 +*END + +*D_NET *141 0.0138789 +*CONN +*P gpio_dm1[27] O +*P gpio_inp_dis[27] O +*P gpio_dm2[27] O +*P gpio_loopback_one[27] I +*CAP +1 gpio_dm1[27] 0.000638372 +2 gpio_inp_dis[27] 0.000173106 +3 gpio_dm2[27] 0.00012272 +4 gpio_loopback_one[27] 0.00160188 +5 *141:19 0.00123404 +6 *141:9 0.00214716 +7 gpio_dm1[27] *268:9 0.000164405 +8 gpio_dm1[27] *270:17 0.00108669 +9 gpio_dm2[27] *269:15 0.000195545 +10 *141:9 *268:9 0.000565834 +11 *141:9 *269:9 0.000906602 +12 *141:9 *270:17 0.00371116 +13 *141:19 *268:9 0.000169387 +14 *141:19 *270:17 0.00112207 +15 gpio_analog_pol[27] gpio_inp_dis[27] 1.65723e-05 +16 gpio_analog_sel[27] gpio_dm2[27] 1.417e-05 +17 gpio_slow_sel[27] gpio_dm1[27] 9.16349e-06 +*RES +1 gpio_loopback_one[27] *141:9 7.4863 +2 *141:9 gpio_dm2[27] 0.8686 +3 *141:9 *141:19 2.01907 +4 *141:19 gpio_inp_dis[27] 0.8686 +5 *141:19 gpio_dm1[27] 2.8294 +*END + +*D_NET *142 0.0139599 +*CONN +*P gpio_inp_dis[28] O +*P gpio_dm1[28] O +*P gpio_dm2[28] O +*P gpio_loopback_one[28] I +*CAP +1 gpio_inp_dis[28] 6.55212e-05 +2 gpio_dm1[28] 0.000528894 +3 gpio_dm2[28] 0.000220523 +4 gpio_loopback_one[28] 0.00182812 +5 *142:31 0.00119456 +6 *142:13 0.00264879 +7 gpio_dm1[28] *269:9 0 +8 *142:13 *268:9 0.000771891 +9 *142:13 *269:9 0.000829454 +10 *142:13 *270:9 0.00123651 +11 *142:13 *270:17 0.000225131 +12 *142:13 *272:17 0.00126172 +13 *142:13 *277:9 0 +14 *142:31 *268:9 0.000235329 +15 *142:31 *269:9 0.0005022 +16 gpio_analog_en[28] gpio_dm1[28] 0 +17 gpio_analog_pol[28] gpio_dm1[28] 1.37749e-05 +18 gpio_analog_pol[28] gpio_inp_dis[28] 1.09332e-05 +19 gpio_analog_pol[28] *142:31 1.56067e-05 +20 gpio_analog_sel[28] gpio_dm2[28] 5.74315e-05 +21 gpio_holdover[28] gpio_dm2[28] 1.417e-05 +22 gpio_slow_sel[28] gpio_dm1[28] 0.000402897 +23 *109:49 gpio_dm2[28] 3.82517e-05 +24 *109:49 *142:13 0.000262611 +25 *109:49 *142:31 0.000204196 +26 *109:63 *142:31 0.000958815 +27 *109:73 gpio_dm1[28] 0.000220656 +28 *109:83 gpio_dm1[28] 0.000211941 +*RES +1 gpio_loopback_one[28] *142:13 7.58573 +2 *142:13 gpio_dm2[28] 1.0947 +3 *142:13 *142:31 2.90667 +4 *142:31 gpio_dm1[28] 12.4648 +5 *142:31 gpio_inp_dis[28] 0.2071 +*END + +*D_NET *143 0.0168573 +*CONN +*P gpio_dm1[29] O +*P gpio_inp_dis[29] O +*P gpio_dm2[29] O +*P gpio_loopback_one[29] I +*CAP +1 gpio_dm1[29] 0.000651552 +2 gpio_inp_dis[29] 0.000184502 +3 gpio_dm2[29] 0.000195322 +4 gpio_loopback_one[29] 0.0016665 +5 *143:31 0.00145945 +6 *143:13 0.00248522 +7 gpio_dm1[29] *268:9 0.000164405 +8 gpio_dm1[29] *269:9 0.000164405 +9 gpio_dm1[29] *270:9 0.00036804 +10 gpio_dm1[29] *277:9 0 +11 *143:13 *268:9 0.000703564 +12 *143:13 *269:9 0.000745912 +13 *143:13 *270:9 0.000994567 +14 *143:13 *271:9 0.00111392 +15 *143:13 *273:9 0.00171006 +16 *143:13 *277:9 0 +17 *143:31 *268:9 0.000163406 +18 *143:31 *269:9 0.000175592 +19 *143:31 *270:9 0.000377396 +20 *143:31 *277:9 0 +21 gpio_analog_pol[29] gpio_inp_dis[29] 1.57861e-05 +22 gpio_analog_sel[29] gpio_dm2[29] 5.56255e-05 +23 gpio_holdover[29] gpio_dm2[29] 5.52819e-05 +24 gpio_slow_sel[29] gpio_dm1[29] 0.000438167 +25 *110:53 *143:13 0.00109861 +26 *110:63 *143:13 0.000247673 +27 *110:63 *143:31 0.000219133 +28 *110:77 gpio_dm1[29] 0.000426252 +29 *110:77 *143:31 0.000737624 +30 *110:101 gpio_dm1[29] 0.00023936 +*RES +1 gpio_loopback_one[29] *143:13 7.42867 +2 *143:13 gpio_dm2[29] 1.0643 +3 *143:13 *143:31 2.20843 +4 *143:31 gpio_inp_dis[29] 0.8686 +5 *143:31 gpio_dm1[29] 2.8294 +*END + +*D_NET *144 0.0103339 *CONN -*P gpio_dm2[2] O -*P gpio_inp_dis[2] O *P gpio_dm1[2] O +*P gpio_inp_dis[2] O +*P gpio_dm2[2] O *P gpio_loopback_one[2] I *CAP -1 gpio_dm2[2] 8.73013e-05 -2 gpio_inp_dis[2] 9.78232e-05 -3 gpio_dm1[2] 0.000951762 -4 gpio_loopback_one[2] 0.00163154 -5 *138:15 0.00181788 -6 *138:13 0.00248713 -7 gpio_dm2[2] gpio_out[2] 0 -8 gpio_analog_en[2] gpio_dm1[2] 0 -9 gpio_analog_pol[2] gpio_inp_dis[2] 1.01482e-05 -10 gpio_analog_sel[2] gpio_dm2[2] 1.4168e-05 -11 gpio_holdover[2] gpio_dm2[2] 1.55676e-05 -12 *111:19 *138:13 0.00106221 -13 *111:37 *138:13 0.000283534 -14 *111:45 gpio_inp_dis[2] 9.41659e-06 -15 *111:45 *138:15 0.000401687 -16 *111:59 gpio_dm1[2] 0.000341974 +1 gpio_dm1[2] 0.00063884 +2 gpio_inp_dis[2] 5.11409e-05 +3 gpio_dm2[2] 3.5933e-05 +4 gpio_loopback_one[2] 0.000697848 +5 *144:31 0.00140527 +6 *144:13 0.00144907 +7 *144:13 gpio_out[2] 0.00215745 +8 gpio_analog_en[2] gpio_dm1[2] 1.83959e-05 +9 gpio_analog_pol[2] gpio_inp_dis[2] 1.81358e-05 +10 gpio_analog_sel[2] gpio_dm2[2] 2.75052e-05 +11 gpio_analog_sel[2] *144:13 1.60886e-05 +12 gpio_holdover[2] *144:13 2.74199e-05 +13 gpio_holdover[2] *144:31 2.92375e-05 +14 gpio_slow_sel[2] gpio_dm1[2] 0.000118365 +15 *111:13 *144:13 0.00104091 +16 *111:15 *144:13 0.00023936 +17 *111:17 *144:13 0.00023936 +18 *111:19 *144:13 0.000871166 +19 *111:21 *144:13 0.000227726 +20 *111:21 *144:31 3.31862e-05 +21 *111:27 gpio_dm1[2] 0.000466286 +22 *111:27 *144:31 0.000279067 +23 *111:29 gpio_dm1[2] 0.000246117 +*RES +1 gpio_loopback_one[2] *144:13 5.95393 +2 *144:13 gpio_dm2[2] 0.2071 +3 *144:13 *144:31 3.5612 +4 *144:31 gpio_inp_dis[2] 0.2071 +5 *144:31 gpio_dm1[2] 7.11842 +*END + +*D_NET *145 0.0107065 +*CONN +*P gpio_dm1[30] O +*P gpio_inp_dis[30] O +*P gpio_dm2[30] O +*P gpio_loopback_one[30] I +*CAP +1 gpio_dm1[30] 0.00074197 +2 gpio_inp_dis[30] 0.000140678 +3 gpio_dm2[30] 0.000159029 +4 gpio_loopback_one[30] 0.00172616 +5 *145:29 0.00141116 +6 *145:13 0.0024137 +7 gpio_dm1[30] *272:17 0.00101369 +8 gpio_inp_dis[30] *272:17 0.000108195 +9 *145:13 *272:17 0.000204916 +10 *145:13 *273:9 0.000418355 +11 *145:29 *272:17 0.000601833 +12 gpio_analog_pol[30] gpio_inp_dis[30] 1.36435e-05 +13 gpio_analog_sel[30] gpio_dm2[30] 3.72154e-06 +14 *112:11 *145:13 0.00113615 +15 *112:45 *145:13 0.000210351 +16 *112:69 gpio_dm2[30] 7.49418e-05 +17 *112:69 *145:13 0.0002131 +18 *112:69 *145:29 0.000114952 +*RES +1 gpio_loopback_one[30] *145:13 7.38813 +2 *145:13 gpio_dm2[30] 0.971833 +3 *145:13 *145:29 2.34587 +4 *145:29 gpio_inp_dis[30] 1.06557 +5 *145:29 gpio_dm1[30] 2.7059 +*END + +*D_NET *146 0.0102136 +*CONN +*P gpio_dm1[31] O +*P gpio_inp_dis[31] O +*P gpio_dm2[31] O +*P gpio_loopback_one[31] I +*CAP +1 gpio_dm1[31] 0.000564428 +2 gpio_inp_dis[31] 7.82119e-05 +3 gpio_dm2[31] 6.8615e-05 +4 gpio_loopback_one[31] 0.00118308 +5 *146:27 0.00115344 +6 *146:13 0.00176249 +7 gpio_dm1[31] *273:9 0.000418427 +8 *146:13 *273:9 0.00225961 +9 *146:27 *273:9 0.000658779 +10 gpio_analog_en[31] gpio_dm1[31] 0.000369731 +11 gpio_analog_pol[31] gpio_inp_dis[31] 2.87705e-05 +12 gpio_analog_sel[31] gpio_dm2[31] 2.45177e-05 +13 gpio_holdover[31] gpio_dm2[31] 2.30313e-05 +14 *113:19 *146:13 0.00159672 +15 *113:93 gpio_dm1[31] 2.37603e-05 *RES -1 gpio_loopback_one[2] *138:13 5.3754 -2 *138:13 *138:15 2.01907 -3 *138:15 gpio_dm1[2] 2.87183 -4 *138:15 gpio_inp_dis[2] 0.861633 -5 *138:13 gpio_dm2[2] 0.861633 +1 gpio_loopback_one[31] *146:13 6.9676 +2 *146:13 gpio_dm2[31] 0.856567 +3 *146:13 *146:27 2.01907 +4 *146:27 gpio_inp_dis[31] 0.856567 +5 *146:27 gpio_dm1[31] 6.73305 *END -*D_NET *139 0.00940721 +*D_NET *147 0.0107154 +*CONN +*P gpio_dm1[32] O +*P gpio_inp_dis[32] O +*P gpio_dm2[32] O +*P gpio_loopback_one[32] I +*CAP +1 gpio_dm1[32] 0.000470726 +2 gpio_inp_dis[32] 3.52436e-05 +3 gpio_dm2[32] 1.80073e-05 +4 gpio_loopback_one[32] 0.00174212 +5 *147:31 0.000981759 +6 *147:19 0.00223592 +7 *147:31 *271:9 0 +8 gpio_analog_en[32] gpio_dm1[32] 0 +9 gpio_analog_pol[32] gpio_inp_dis[32] 2.10208e-05 +10 gpio_analog_sel[32] gpio_dm2[32] 2.30313e-05 +11 gpio_holdover[32] *147:19 2.4961e-05 +12 gpio_slow_sel[32] gpio_dm1[32] 0.000409797 +13 *114:17 *147:19 0.00242167 +14 *114:31 *147:19 0.000129771 +15 *114:41 *147:19 0.000127903 +16 *114:51 *147:19 0.000492713 +17 *114:65 *147:19 0.000117885 +18 *114:75 gpio_dm1[32] 0.000188192 +19 *114:75 *147:31 0.000846968 +20 *114:85 gpio_dm1[32] 0.000211941 +21 *114:95 gpio_dm1[32] 0.000215769 +*RES +1 gpio_loopback_one[32] *147:19 8.5183 +2 *147:19 gpio_dm2[32] 0.135533 +3 *147:19 *147:31 12.335 +4 *147:31 gpio_inp_dis[32] 0.6064 +5 *147:31 gpio_dm1[32] 12.0964 +*END + +*D_NET *148 0.0121526 +*CONN +*P gpio_dm1[33] O +*P gpio_inp_dis[33] O +*P gpio_dm2[33] O +*P gpio_loopback_one[33] I +*CAP +1 gpio_dm1[33] 0.000680487 +2 gpio_inp_dis[33] 7.22476e-05 +3 gpio_dm2[33] 7.92072e-05 +4 gpio_loopback_one[33] 0.00224579 +5 *148:31 0.00135653 +6 *148:15 0.00292879 +7 gpio_analog_en[33] gpio_dm1[33] 0 +8 gpio_analog_pol[33] gpio_inp_dis[33] 2.02442e-05 +9 gpio_analog_sel[33] gpio_dm2[33] 1.59213e-05 +10 gpio_holdover[33] gpio_dm2[33] 1.417e-05 +11 gpio_slow_sel[33] gpio_dm1[33] 0.000414827 +12 *115:19 *148:15 0.00225075 +13 *115:47 *148:15 0.000123462 +14 *115:57 *148:15 0.000283534 +15 *115:81 gpio_dm1[33] 0.000643084 +16 *115:81 *148:31 0.000915578 +17 *115:101 gpio_dm1[33] 0.000107996 +*RES +1 gpio_loopback_one[33] *148:15 7.6706 +2 *148:15 gpio_dm2[33] 0.7983 +3 *148:15 *148:31 2.29647 +4 *148:31 gpio_inp_dis[33] 0.7299 +5 *148:31 gpio_dm1[33] 2.65397 +*END + +*D_NET *149 0.0118208 +*CONN +*P gpio_dm1[34] O +*P gpio_inp_dis[34] O +*P gpio_dm2[34] O +*P gpio_loopback_one[34] I +*CAP +1 gpio_dm1[34] 0.000676048 +2 gpio_inp_dis[34] 4.40304e-05 +3 gpio_dm2[34] 2.469e-05 +4 gpio_loopback_one[34] 0.00231605 +5 *149:31 0.00138623 +6 *149:19 0.00300689 +7 gpio_dm1[34] *268:9 0.000167655 +8 gpio_dm1[34] *269:9 0.000332927 +9 *149:31 *269:9 0 +10 gpio_analog_en[34] gpio_dm1[34] 0 +11 gpio_analog_pol[34] gpio_dm1[34] 3.96125e-06 +12 gpio_analog_pol[34] gpio_inp_dis[34] 1.81205e-05 +13 gpio_analog_sel[34] gpio_dm2[34] 1.59213e-05 +14 gpio_dm0[34] gpio_dm1[34] 2.28878e-06 +15 gpio_holdover[34] *149:19 6.47705e-05 +16 gpio_slow_sel[34] gpio_dm1[34] 0.000426021 +17 gpio_vtrip_sel[34] *149:19 3.40213e-05 +18 *116:9 *149:19 0.00103972 +19 *116:39 *149:19 0.000230869 +20 *116:53 *149:19 0.000795424 +21 *116:67 *149:19 0.000165697 +22 *116:81 gpio_dm1[34] 0.000202328 +23 *116:81 *149:31 0.000359229 +24 *116:95 gpio_dm1[34] 0.00025732 +25 *116:109 gpio_dm1[34] 0.000250563 +*RES +1 gpio_loopback_one[34] *149:19 8.28397 +2 *149:19 gpio_dm2[34] 0.1064 +3 *149:19 *149:31 12.835 +4 *149:31 gpio_inp_dis[34] 0.1064 +5 *149:31 gpio_dm1[34] 3.39653 +*END + +*D_NET *150 0.00940721 *CONN *P gpio_dm2[3] O *P gpio_inp_dis[3] O @@ -4232,33 +4712,33 @@ resetb_l I 2 gpio_inp_dis[3] 7.87831e-05 3 gpio_dm1[3] 0.00057186 4 gpio_loopback_one[3] 0.00107284 -5 *139:11 0.00110986 -6 *139:9 0.00163071 +5 *150:11 0.00110986 +6 *150:9 0.00163071 7 gpio_analog_en[3] gpio_dm1[3] 0 8 gpio_analog_pol[3] gpio_inp_dis[3] 5.07822e-05 9 gpio_analog_sel[3] gpio_dm2[3] 1.78987e-05 10 gpio_holdover[3] gpio_dm2[3] 1.78987e-05 11 gpio_slow_sel[3] gpio_dm1[3] 0.00044546 -12 *122:17 *139:9 0.000937594 -13 *122:19 *139:9 0.000245396 -14 *122:21 *139:9 0.000245396 -15 *122:23 *139:9 0.000827599 -16 *122:31 *139:9 0.000263745 -17 *122:31 *139:11 0.000260624 +12 *122:17 *150:9 0.000937594 +13 *122:19 *150:9 0.000245396 +14 *122:21 *150:9 0.000245396 +15 *122:23 *150:9 0.000827599 +16 *122:31 *150:9 0.000263745 +17 *122:31 *150:11 0.000260624 18 *122:39 gpio_dm1[3] 0.000215351 19 *122:39 gpio_dm2[3] 0 -20 *122:39 *139:11 0.000831282 +20 *122:39 *150:11 0.000831282 21 *122:41 gpio_dm1[3] 0.000246117 22 *122:43 gpio_dm1[3] 0.00023936 *RES -1 gpio_loopback_one[3] *139:9 5.2063 -2 *139:9 *139:11 2.01907 -3 *139:11 gpio_dm1[3] 2.71287 -4 *139:11 gpio_inp_dis[3] 0.752067 -5 *139:9 gpio_dm2[3] 0.752067 +1 gpio_loopback_one[3] *150:9 5.2063 +2 *150:9 *150:11 2.01907 +3 *150:11 gpio_dm1[3] 2.71287 +4 *150:11 gpio_inp_dis[3] 0.752067 +5 *150:9 gpio_dm2[3] 0.752067 *END -*D_NET *140 0.00911155 +*D_NET *151 0.00911155 *CONN *P gpio_dm2[4] O *P gpio_inp_dis[4] O @@ -4269,30 +4749,30 @@ resetb_l I 2 gpio_inp_dis[4] 0.000109944 3 gpio_dm1[4] 0.000539859 4 gpio_loopback_one[4] 0.00147419 -5 *140:11 0.00107641 -6 *140:9 0.00200257 +5 *151:11 0.00107641 +6 *151:9 0.00200257 7 gpio_analog_en[4] gpio_dm1[4] 0 8 gpio_analog_pol[4] gpio_inp_dis[4] 2.5346e-05 9 gpio_analog_sel[4] gpio_dm2[4] 2.14672e-05 10 gpio_holdover[4] gpio_dm2[4] 2.02465e-05 11 gpio_slow_sel[4] gpio_dm1[4] 0.000429655 -12 *127:9 *140:9 0.000395777 -13 *127:21 *140:9 0.000829142 -14 *127:23 *140:9 0.000268725 -15 *127:23 *140:11 0.000233992 +12 *127:9 *151:9 0.000395777 +13 *127:21 *151:9 0.000829142 +14 *127:23 *151:9 0.000268725 +15 *127:23 *151:11 0.000233992 16 *127:25 gpio_dm1[4] 0.000184913 -17 *127:25 *140:11 0.000906754 +17 *127:25 *151:11 0.000906754 18 *127:27 gpio_dm1[4] 0.000245396 19 *127:29 gpio_dm1[4] 0.000245396 *RES -1 gpio_loopback_one[4] *140:9 5.2063 -2 *140:9 *140:11 2.01907 -3 *140:11 gpio_dm1[4] 2.71287 -4 *140:11 gpio_inp_dis[4] 0.752067 -5 *140:9 gpio_dm2[4] 0.752067 +1 gpio_loopback_one[4] *151:9 5.2063 +2 *151:9 *151:11 2.01907 +3 *151:11 gpio_dm1[4] 2.71287 +4 *151:11 gpio_inp_dis[4] 0.752067 +5 *151:9 gpio_dm2[4] 0.752067 *END -*D_NET *141 0.00869633 +*D_NET *152 0.00869633 *CONN *P gpio_inp_dis[5] O *P gpio_dm1[5] O @@ -4303,29 +4783,29 @@ resetb_l I 2 gpio_dm1[5] 0.000662147 3 gpio_dm2[5] 4.95926e-05 4 gpio_loopback_one[5] 0.00178685 -5 *141:27 0.00139651 -6 *141:13 0.00247808 -7 *141:13 gpio_out[5] 0 -8 *141:27 gpio_out[5] 0 +5 *152:27 0.00139651 +6 *152:13 0.00247808 +7 *152:13 gpio_out[5] 0 +8 *152:27 gpio_out[5] 0 9 gpio_analog_en[5] gpio_dm1[5] 2.88116e-05 10 gpio_analog_pol[5] gpio_inp_dis[5] 2.01084e-05 11 gpio_analog_sel[5] gpio_dm2[5] 1.4168e-05 -12 gpio_holdover[5] *141:13 1.33888e-06 -13 gpio_holdover[5] *141:27 1.51498e-05 +12 gpio_holdover[5] *152:13 1.33888e-06 +13 gpio_holdover[5] *152:27 1.51498e-05 14 gpio_slow_sel[5] gpio_dm1[5] 0.000307061 -15 *128:25 *141:13 0.00055739 +15 *128:25 *152:13 0.00055739 16 *128:43 gpio_dm1[5] 0.000222245 -17 *128:43 *141:27 0.000729441 +17 *128:43 *152:27 0.000729441 18 *128:61 gpio_dm1[5] 0.000334718 *RES -1 gpio_loopback_one[5] *141:13 6.07047 -2 *141:13 gpio_dm2[5] 0.196967 -3 *141:13 *141:27 2.6736 -4 *141:27 gpio_dm1[5] 6.61668 -5 *141:27 gpio_inp_dis[5] 0.8515 +1 gpio_loopback_one[5] *152:13 6.07047 +2 *152:13 gpio_dm2[5] 0.196967 +3 *152:13 *152:27 2.6736 +4 *152:27 gpio_dm1[5] 6.61668 +5 *152:27 gpio_inp_dis[5] 0.8515 *END -*D_NET *142 0.00855939 +*D_NET *153 0.00855939 *CONN *P gpio_dm2[6] O *P gpio_inp_dis[6] O @@ -4336,27 +4816,27 @@ resetb_l I 2 gpio_inp_dis[6] 0.000113073 3 gpio_dm1[6] 0.000884663 4 gpio_loopback_one[6] 0.00156628 -5 *142:11 0.00152492 -6 *142:9 0.00218798 +5 *153:11 0.00152492 +6 *153:9 0.00218798 7 gpio_dm2[6] gpio_out[6] 0 8 gpio_analog_en[6] gpio_dm1[6] 0 9 gpio_analog_pol[6] gpio_inp_dis[6] 1.47775e-05 10 gpio_analog_sel[6] gpio_dm2[6] 1.86516e-05 11 gpio_holdover[6] gpio_dm2[6] 1.86516e-05 -12 *129:17 *142:9 0.000845366 -13 *129:33 *142:9 0.000263841 +12 *129:17 *153:9 0.000845366 +13 *129:33 *153:9 0.000263841 14 *129:53 gpio_dm1[6] 0.000167444 15 *129:53 gpio_inp_dis[6] 1.15013e-05 -16 *129:53 *142:11 0.000847717 +16 *129:53 *153:11 0.000847717 *RES -1 gpio_loopback_one[6] *142:9 5.07963 -2 *142:9 *142:11 2.01907 -3 *142:11 gpio_dm1[6] 2.71287 -4 *142:11 gpio_inp_dis[6] 0.752067 -5 *142:9 gpio_dm2[6] 0.752067 +1 gpio_loopback_one[6] *153:9 5.07963 +2 *153:9 *153:11 2.01907 +3 *153:11 gpio_dm1[6] 2.71287 +4 *153:11 gpio_inp_dis[6] 0.752067 +5 *153:9 gpio_dm2[6] 0.752067 *END -*D_NET *143 0.0109239 +*D_NET *154 0.0109239 *CONN *P gpio_dm2[7] O *P gpio_inp_dis[7] O @@ -4367,27 +4847,27 @@ resetb_l I 2 gpio_inp_dis[7] 0.000121028 3 gpio_dm1[7] 0.000287011 4 gpio_loopback_one[7] 0.000728192 -5 *143:11 0.000565047 -6 *143:9 0.000999546 +5 *154:11 0.000565047 +6 *154:9 0.000999546 7 gpio_dm1[7] gpio_out[7] 0.00111727 8 gpio_dm1[7] gpio_out[8] 0.00110536 -9 *143:9 gpio_out[7] 0.000427981 -10 *143:9 gpio_out[8] 0.00236824 -11 *143:11 gpio_out[7] 0.00112882 -12 *143:11 gpio_out[8] 0.00114075 +9 *154:9 gpio_out[7] 0.000427981 +10 *154:9 gpio_out[8] 0.00236824 +11 *154:11 gpio_out[7] 0.00112882 +12 *154:11 gpio_out[8] 0.00114075 13 gpio_analog_pol[7] gpio_inp_dis[7] 1.81358e-05 14 gpio_analog_sel[7] gpio_dm2[7] 1.59362e-05 15 gpio_holdover[7] gpio_dm2[7] 1.59362e-05 -16 *130:21 *143:9 0.000770304 +16 *130:21 *154:9 0.000770304 *RES -1 gpio_loopback_one[7] *143:9 4.95297 -2 *143:9 *143:11 2.01907 -3 *143:11 gpio_dm1[7] 2.71287 -4 *143:11 gpio_inp_dis[7] 0.752067 -5 *143:9 gpio_dm2[7] 0.752067 +1 gpio_loopback_one[7] *154:9 4.95297 +2 *154:9 *154:11 2.01907 +3 *154:11 gpio_dm1[7] 2.71287 +4 *154:11 gpio_inp_dis[7] 0.752067 +5 *154:9 gpio_dm2[7] 0.752067 *END -*D_NET *144 0.00930786 +*D_NET *155 0.00930786 *CONN *P gpio_dm2[8] O *P gpio_inp_dis[8] O @@ -4398,13 +4878,13 @@ resetb_l I 2 gpio_inp_dis[8] 0.000149924 3 gpio_dm1[8] 0.000612696 4 gpio_loopback_one[8] 0.00102393 -5 *144:11 0.00121951 -6 *144:9 0.00166226 +5 *155:11 0.00121951 +6 *155:9 0.00166226 7 gpio_dm1[8] gpio_out[8] 0.000238396 8 gpio_inp_dis[8] gpio_out[9] 6.7041e-05 -9 *144:9 gpio_out[9] 0.00230629 -10 *144:11 gpio_out[8] 3.75261e-05 -11 *144:11 gpio_out[9] 0.00105846 +9 *155:9 gpio_out[9] 0.00230629 +10 *155:11 gpio_out[8] 3.75261e-05 +11 *155:11 gpio_out[9] 0.00105846 12 gpio_analog_en[8] gpio_dm1[8] 0 13 gpio_analog_pol[8] gpio_inp_dis[8] 2.01084e-05 14 gpio_holdover[8] gpio_dm2[8] 1.59362e-05 @@ -4412,14 +4892,14 @@ resetb_l I 16 *131:43 gpio_dm2[8] 1.2625e-05 17 *131:63 gpio_dm1[8] 0.000252975 *RES -1 gpio_loopback_one[8] *144:9 4.94347 -2 *144:9 *144:11 2.01907 -3 *144:11 gpio_dm1[8] 2.8294 -4 *144:11 gpio_inp_dis[8] 0.8686 -5 *144:9 gpio_dm2[8] 0.8686 +1 gpio_loopback_one[8] *155:9 4.94347 +2 *155:9 *155:11 2.01907 +3 *155:11 gpio_dm1[8] 2.8294 +4 *155:11 gpio_inp_dis[8] 0.8686 +5 *155:9 gpio_dm2[8] 0.8686 *END -*D_NET *145 0.0079824 +*D_NET *156 0.0079824 *CONN *P gpio_dm2[9] O *P gpio_inp_dis[9] O @@ -4430,51 +4910,61 @@ resetb_l I 2 gpio_inp_dis[9] 4.39846e-05 3 gpio_dm1[9] 0.000723238 4 gpio_loopback_one[9] 0.00121458 -5 *145:25 0.00143985 -6 *145:21 0.00192452 -7 *145:21 gpio_out[10] 0.000231469 +5 *156:25 0.00143985 +6 *156:21 0.00192452 +7 *156:21 gpio_out[10] 0.000231469 8 gpio_analog_en[9] gpio_dm1[9] 0 9 gpio_analog_pol[9] gpio_inp_dis[9] 1.81358e-05 10 gpio_analog_sel[9] gpio_dm2[9] 1.59362e-05 -11 gpio_analog_sel[9] *145:21 1.30296e-05 +11 gpio_analog_sel[9] *156:21 1.30296e-05 12 gpio_holdover[9] gpio_dm2[9] 1.59362e-05 -13 *132:9 *145:21 0.000345137 -14 *132:11 *145:21 0.00023936 -15 *132:13 *145:21 0.00023936 -16 *132:15 *145:21 0.000864419 -17 *132:19 *145:21 0.000256913 -18 *132:23 *145:25 0.000359229 +13 *132:9 *156:21 0.000345137 +14 *132:11 *156:21 0.00023936 +15 *132:13 *156:21 0.00023936 +16 *132:15 *156:21 0.000864419 +17 *132:19 *156:21 0.000256913 +18 *132:23 *156:25 0.000359229 *RES -1 gpio_loopback_one[9] *145:21 5.89567 -2 *145:21 *145:25 12.335 -3 *145:25 gpio_dm1[9] 12.0964 -4 *145:25 gpio_inp_dis[9] 0.6064 -5 *145:21 gpio_dm2[9] 0.1064 +1 gpio_loopback_one[9] *156:21 5.89567 +2 *156:21 *156:25 12.335 +3 *156:25 gpio_dm1[9] 12.0964 +4 *156:25 gpio_inp_dis[9] 0.6064 +5 *156:21 gpio_dm2[9] 0.1064 *END -*D_NET *146 0.0171772 +*D_NET *157 0.302365 *CONN *P gpio_in[0] I -*I *313:wb_clk_i I *D user_proj_timer +*I *325:wb_clk_i I *D user_proj_timer +*I *324:wb_clk_i I *D user_proj_timer *CAP -1 gpio_in[0] 0.00858862 -2 *313:wb_clk_i 0.00858862 +1 gpio_in[0] 0.00893697 +2 *325:wb_clk_i 0.142246 +3 *324:wb_clk_i 0 +4 *157:23 0.151183 *RES -1 gpio_in[0] *313:wb_clk_i 25.2649 +1 gpio_in[0] *157:23 25.1994 +2 *157:23 *324:wb_clk_i 0.5 +3 *157:23 *325:wb_clk_i 39.5466 *END -*D_NET *157 0.021396 +*D_NET *168 0.314892 *CONN *P gpio_in[1] I -*I *313:wb_rst_i I *D user_proj_timer +*I *324:wb_rst_i I *D user_proj_timer +*I *325:wb_rst_i I *D user_proj_timer *CAP -1 gpio_in[1] 0.010698 -2 *313:wb_rst_i 0.010698 +1 gpio_in[1] 0.0109502 +2 *324:wb_rst_i 2.55954e-05 +3 *325:wb_rst_i 0.14647 +4 *168:19 0.157446 *RES -1 gpio_in[1] *313:wb_rst_i 31.1435 +1 gpio_in[1] *168:19 30.5802 +2 *168:19 *325:wb_rst_i 39.4826 +3 *168:19 *324:wb_rst_i 0.570933 *END -*D_NET *234 0.00598259 +*D_NET *245 0.00598259 *CONN *P gpio_oeb[13] O *P gpio_inp_dis[13] O @@ -4483,21 +4973,21 @@ resetb_l I 1 gpio_oeb[13] 5.7525e-05 2 gpio_inp_dis[13] 0.0018947 3 gpio_loopback_one[13] 0.000263889 -4 *234:11 0.00221612 +4 *245:11 0.00221612 5 gpio_analog_pol[13] gpio_inp_dis[13] 2.10284e-05 6 gpio_ib_mode_sel[13] gpio_oeb[13] 2.07817e-05 -7 gpio_ib_mode_sel[13] *234:11 0.000569526 +7 gpio_ib_mode_sel[13] *245:11 0.000569526 8 *93:33 gpio_inp_dis[13] 0.000107996 9 *93:45 gpio_inp_dis[13] 0.000253564 10 *93:61 gpio_inp_dis[13] 0.00023936 11 *93:65 gpio_inp_dis[13] 0.000338096 *RES -1 gpio_loopback_one[13] *234:11 7.3989 -2 *234:11 gpio_inp_dis[13] 5.96913 -3 *234:11 gpio_oeb[13] 0.135533 +1 gpio_loopback_one[13] *245:11 7.3989 +2 *245:11 gpio_inp_dis[13] 5.96913 +3 *245:11 gpio_oeb[13] 0.135533 *END -*D_NET *235 0.0067322 +*D_NET *246 0.0067322 *CONN *P gpio_oeb[14] O *P gpio_inp_dis[14] O @@ -4506,19 +4996,19 @@ resetb_l I 1 gpio_oeb[14] 0.000155004 2 gpio_inp_dis[14] 0.00167551 3 gpio_loopback_one[14] 0.000501434 -4 *235:9 0.00233195 +4 *246:9 0.00233195 5 gpio_analog_pol[14] gpio_inp_dis[14] 2.10284e-05 6 gpio_ib_mode_sel[14] gpio_oeb[14] 2.39431e-05 7 *94:13 gpio_inp_dis[14] 0.000249635 -8 *94:13 *235:9 0.000895973 +8 *94:13 *246:9 0.000895973 9 *94:47 gpio_inp_dis[14] 0.000877722 *RES -1 gpio_loopback_one[14] *235:9 2.45827 -2 *235:9 gpio_inp_dis[14] 5.6262 -3 *235:9 gpio_oeb[14] 0.8686 +1 gpio_loopback_one[14] *246:9 2.45827 +2 *246:9 gpio_inp_dis[14] 5.6262 +3 *246:9 gpio_oeb[14] 0.8686 *END -*D_NET *236 0.00994945 +*D_NET *247 0.00994945 *CONN *P gpio_inp_dis[15] O *P gpio_oeb[15] O @@ -4527,18 +5017,18 @@ resetb_l I 1 gpio_inp_dis[15] 0.00176339 2 gpio_oeb[15] 0.000111087 3 gpio_loopback_one[15] 0.000855848 -4 *236:9 0.00273033 +4 *247:9 0.00273033 5 gpio_analog_pol[15] gpio_inp_dis[15] 0.000904766 6 gpio_ib_mode_sel[15] gpio_inp_dis[15] 0.000219549 -7 gpio_ib_mode_sel[15] *236:9 0.0025396 +7 gpio_ib_mode_sel[15] *247:9 0.0025396 8 gpio_out[15] gpio_inp_dis[15] 0.000824883 *RES -1 gpio_loopback_one[15] *236:9 5.2963 -2 *236:9 gpio_oeb[15] 2.375 -3 *236:9 gpio_inp_dis[15] 6.72127 +1 gpio_loopback_one[15] *247:9 5.2963 +2 *247:9 gpio_oeb[15] 2.375 +3 *247:9 gpio_inp_dis[15] 6.72127 *END -*D_NET *237 0.00759237 +*D_NET *248 0.00759237 *CONN *P gpio_inp_dis[16] O *P gpio_oeb[16] O @@ -4547,19 +5037,19 @@ resetb_l I 1 gpio_inp_dis[16] 0.00175776 2 gpio_oeb[16] 7.86681e-05 3 gpio_loopback_one[16] 0.000630585 -4 *237:11 0.00246701 +4 *248:11 0.00246701 5 gpio_analog_pol[16] gpio_inp_dis[16] 0.000904766 6 gpio_ib_mode_sel[16] gpio_inp_dis[16] 0.000179877 7 gpio_ib_mode_sel[16] gpio_oeb[16] 0 -8 gpio_ib_mode_sel[16] *237:11 0.000908585 +8 gpio_ib_mode_sel[16] *248:11 0.000908585 9 gpio_out[16] gpio_inp_dis[16] 0.000665116 *RES -1 gpio_loopback_one[16] *237:11 4.79963 -2 *237:11 gpio_oeb[16] 1.8575 -3 *237:11 gpio_inp_dis[16] 7.18857 +1 gpio_loopback_one[16] *248:11 4.79963 +2 *248:11 gpio_oeb[16] 1.8575 +3 *248:11 gpio_inp_dis[16] 7.18857 *END -*D_NET *238 0.00757446 +*D_NET *249 0.00757446 *CONN *P gpio_inp_dis[17] O *P gpio_oeb[17] O @@ -4577,7 +5067,7 @@ resetb_l I 2 gpio_oeb[17] gpio_inp_dis[17] 7.9528 *END -*D_NET *239 0.00791698 +*D_NET *250 0.00791698 *CONN *P gpio_inp_dis[18] O *P gpio_oeb[18] O @@ -4595,7 +5085,7 @@ resetb_l I 2 gpio_oeb[18] gpio_inp_dis[18] 8.52627 *END -*D_NET *240 0.00986623 +*D_NET *251 0.00986623 *CONN *P gpio_inp_dis[19] O *P gpio_oeb[19] O @@ -4604,18 +5094,18 @@ resetb_l I 1 gpio_inp_dis[19] 0.0016059 2 gpio_oeb[19] 5.99008e-05 3 gpio_loopback_one[19] 0.000971533 -4 *240:9 0.00263734 +4 *251:9 0.00263734 5 gpio_analog_pol[19] gpio_inp_dis[19] 0.00102459 6 gpio_ib_mode_sel[19] gpio_inp_dis[19] 0.000119825 -7 gpio_ib_mode_sel[19] *240:9 0.00282197 +7 gpio_ib_mode_sel[19] *251:9 0.00282197 8 gpio_out[19] gpio_inp_dis[19] 0.000625175 *RES -1 gpio_loopback_one[19] *240:9 5.53167 -2 *240:9 gpio_oeb[19] 1.5875 -3 *240:9 gpio_inp_dis[19] 5.9955 +1 gpio_loopback_one[19] *251:9 5.53167 +2 *251:9 gpio_oeb[19] 1.5875 +3 *251:9 gpio_inp_dis[19] 5.9955 *END -*D_NET *241 0.00958909 +*D_NET *252 0.00958909 *CONN *P gpio_inp_dis[20] O *P gpio_oeb[20] O @@ -4633,7 +5123,7 @@ resetb_l I 2 gpio_oeb[20] gpio_inp_dis[20] 9.03627 *END -*D_NET *242 0.00960709 +*D_NET *253 0.00960709 *CONN *P gpio_inp_dis[21] O *P gpio_oeb[21] O @@ -4642,18 +5132,18 @@ resetb_l I 1 gpio_inp_dis[21] 0.00185348 2 gpio_oeb[21] 5.03993e-05 3 gpio_loopback_one[21] 0.000793344 -4 *242:9 0.00269723 +4 *253:9 0.00269723 5 gpio_analog_pol[21] gpio_inp_dis[21] 0.000864825 6 gpio_ib_mode_sel[21] gpio_inp_dis[21] 0.000342804 -7 gpio_ib_mode_sel[21] *242:9 0.00230273 +7 gpio_ib_mode_sel[21] *253:9 0.00230273 8 *102:37 gpio_inp_dis[21] 0.00070228 *RES -1 gpio_loopback_one[21] *242:9 5.1192 -2 *242:9 gpio_oeb[21] 1.415 -3 *242:9 gpio_inp_dis[21] 6.1726 +1 gpio_loopback_one[21] *253:9 5.1192 +2 *253:9 gpio_oeb[21] 1.415 +3 *253:9 gpio_inp_dis[21] 6.1726 *END -*D_NET *243 0.00938559 +*D_NET *254 0.00938559 *CONN *P gpio_inp_dis[22] O *P gpio_oeb[22] O @@ -4662,18 +5152,18 @@ resetb_l I 1 gpio_inp_dis[22] 0.00162707 2 gpio_oeb[22] 5.99008e-05 3 gpio_loopback_one[22] 0.000876759 -4 *243:9 0.00256373 +4 *254:9 0.00256373 5 gpio_analog_pol[22] gpio_inp_dis[22] 0.000944708 6 gpio_out[22] gpio_inp_dis[22] 0.000665116 7 *103:11 gpio_inp_dis[22] 0.000225757 -8 *103:11 *243:9 0.00242255 +8 *103:11 *254:9 0.00242255 *RES -1 gpio_loopback_one[22] *243:9 5.4665 -2 *243:9 gpio_oeb[22] 1.5875 -3 *243:9 gpio_inp_dis[22] 5.9955 +1 gpio_loopback_one[22] *254:9 5.4665 +2 *254:9 gpio_oeb[22] 1.5875 +3 *254:9 gpio_inp_dis[22] 5.9955 *END -*D_NET *244 0.00863148 +*D_NET *255 0.00863148 *CONN *P gpio_inp_dis[23] O *P gpio_oeb[23] O @@ -4691,262 +5181,7 @@ resetb_l I 2 gpio_oeb[23] gpio_inp_dis[23] 9.323 *END -*D_NET *245 0.00734911 -*CONN -*P gpio_inp_dis[24] O -*P gpio_oeb[24] O -*P gpio_loopback_one[24] I -*CAP -1 gpio_inp_dis[24] 0.00171834 -2 gpio_oeb[24] 9.02409e-05 -3 gpio_loopback_one[24] 0.00100397 -4 *245:13 0.00281255 -5 gpio_analog_pol[24] gpio_inp_dis[24] 2.10208e-05 -6 *105:21 gpio_inp_dis[24] 7.33938e-05 -7 *105:21 gpio_oeb[24] 2.6249e-05 -8 *105:21 *245:13 0.00122942 -9 *105:41 gpio_inp_dis[24] 0.000263841 -10 *105:77 gpio_inp_dis[24] 0.000110083 -*RES -1 gpio_loopback_one[24] *245:13 4.8339 -2 *245:13 gpio_oeb[24] 0.752067 -3 *245:13 gpio_inp_dis[24] 5.50967 -*END - -*D_NET *246 0.0087355 -*CONN -*P gpio_inp_dis[25] O -*P gpio_oeb[25] O -*P gpio_loopback_one[25] I -*CAP -1 gpio_inp_dis[25] 0.00176913 -2 gpio_oeb[25] 9.77434e-05 -3 gpio_loopback_one[25] 0.00148828 -4 *246:9 0.00335515 -5 gpio_analog_pol[25] gpio_inp_dis[25] 2.69681e-05 -6 gpio_ib_mode_sel[25] gpio_oeb[25] 1.32603e-05 -7 *106:9 *246:9 0.00103347 -8 *106:23 gpio_inp_dis[25] 0.000300769 -9 *106:23 gpio_oeb[25] 1.56843e-05 -10 *106:33 gpio_inp_dis[25] 0.000283243 -11 *106:75 gpio_inp_dis[25] 0.000351799 -*RES -1 gpio_loopback_one[25] *246:9 4.88457 -2 *246:9 gpio_oeb[25] 0.752067 -3 *246:9 gpio_inp_dis[25] 5.50967 -*END - -*D_NET *247 0.0078949 -*CONN -*P gpio_inp_dis[26] O -*P gpio_oeb[26] O -*P gpio_loopback_one[26] I -*CAP -1 gpio_inp_dis[26] 0.00153773 -2 gpio_oeb[26] 6.87447e-05 -3 gpio_loopback_one[26] 0.000946981 -4 *247:9 0.00255346 -5 gpio_analog_pol[26] gpio_inp_dis[26] 2.10208e-05 -6 gpio_ib_mode_sel[26] gpio_oeb[26] 1.7889e-05 -7 *107:19 gpio_inp_dis[26] 0.000171188 -8 *107:19 *247:9 0.00135821 -9 *107:41 gpio_inp_dis[26] 0.000253564 -10 *107:65 gpio_inp_dis[26] 0.000246117 -11 *107:75 gpio_inp_dis[26] 0.000220689 -12 *107:85 gpio_inp_dis[26] 0.000499293 -*RES -1 gpio_loopback_one[26] *247:9 4.63187 -2 *247:9 gpio_oeb[26] 0.721033 -3 *247:9 gpio_inp_dis[26] 9.89605 -*END - -*D_NET *248 0.00901129 -*CONN -*P gpio_inp_dis[27] O -*P gpio_oeb[27] O -*P gpio_loopback_one[27] I -*CAP -1 gpio_inp_dis[27] 0.00198355 -2 gpio_oeb[27] 9.6083e-05 -3 gpio_loopback_one[27] 0.000912635 -4 *248:13 0.00299227 -5 gpio_analog_pol[27] gpio_inp_dis[27] 2.10208e-05 -6 gpio_ib_mode_sel[27] gpio_oeb[27] 8.61775e-06 -7 *108:17 gpio_inp_dis[27] 0.000206353 -8 *108:17 gpio_oeb[27] 6.84111e-06 -9 *108:17 *248:13 0.00212233 -10 *108:37 gpio_inp_dis[27] 0.000283534 -11 *108:77 gpio_inp_dis[27] 0.000378056 -*RES -1 gpio_loopback_one[27] *248:13 4.60907 -2 *248:13 gpio_oeb[27] 0.8097 -3 *248:13 gpio_inp_dis[27] 5.85863 -*END - -*D_NET *249 0.00755202 -*CONN -*P gpio_inp_dis[28] O -*P gpio_oeb[28] O -*P gpio_loopback_one[28] I -*CAP -1 gpio_inp_dis[28] 0.00165591 -2 gpio_oeb[28] 9.11208e-05 -3 gpio_loopback_one[28] 0.00094992 -4 *249:13 0.00269695 -5 gpio_analog_pol[28] gpio_inp_dis[28] 2.10208e-05 -6 gpio_ib_mode_sel[28] gpio_oeb[28] 2.15929e-05 -7 *109:19 gpio_inp_dis[28] 0.000187616 -8 *109:19 *249:13 0.00113961 -9 *109:39 gpio_inp_dis[28] 0.000263841 -10 *109:83 gpio_inp_dis[28] 0.00017264 -11 *109:93 gpio_inp_dis[28] 0.000351799 -*RES -1 gpio_loopback_one[28] *249:13 4.58057 -2 *249:13 gpio_oeb[28] 0.752067 -3 *249:13 gpio_inp_dis[28] 5.50967 -*END - -*D_NET *250 0.00767487 -*CONN -*P gpio_inp_dis[29] O -*P gpio_oeb[29] O -*P gpio_loopback_one[29] I -*CAP -1 gpio_inp_dis[29] 0.00108897 -2 gpio_oeb[29] 2.61753e-05 -3 gpio_loopback_one[29] 0.000909002 -4 *250:17 0.00202415 -5 gpio_analog_pol[29] gpio_inp_dis[29] 2.10208e-05 -6 *110:21 gpio_inp_dis[29] 9.31649e-05 -7 *110:21 gpio_oeb[29] 3.00686e-05 -8 *110:21 *250:17 0.00120245 -9 *110:31 gpio_inp_dis[29] 0.000211941 -10 *110:41 gpio_inp_dis[29] 0.000618661 -11 *110:51 gpio_inp_dis[29] 0.000183305 -12 *110:61 gpio_inp_dis[29] 0.000215769 -13 *110:71 gpio_inp_dis[29] 0.000211941 -14 *110:83 gpio_inp_dis[29] 0.000838253 -*RES -1 gpio_loopback_one[29] *250:17 5.92905 -2 *250:17 gpio_oeb[29] 0.6064 -3 *250:17 gpio_inp_dis[29] 28.6564 -*END - -*D_NET *251 0.00847743 -*CONN -*P gpio_oeb[30] O -*P gpio_inp_dis[30] O -*P gpio_loopback_one[30] I -*CAP -1 gpio_oeb[30] 0.000122942 -2 gpio_inp_dis[30] 0.00188564 -3 gpio_loopback_one[30] 0.000993972 -4 *251:13 0.00300256 -5 gpio_analog_pol[30] gpio_inp_dis[30] 1.65723e-05 -6 gpio_ib_mode_sel[30] gpio_oeb[30] 1.34054e-05 -7 *112:15 gpio_inp_dis[30] 0.000487324 -8 *112:15 *251:13 0.0011317 -9 *112:37 gpio_inp_dis[30] 0.000283534 -10 *112:65 gpio_inp_dis[30] 0.000138091 -11 *112:85 gpio_inp_dis[30] 0.000401687 -*RES -1 gpio_loopback_one[30] *251:13 4.8912 -2 *251:13 gpio_inp_dis[30] 6.48783 -3 *251:13 gpio_oeb[30] 0.421167 -*END - -*D_NET *252 0.00816689 -*CONN -*P gpio_inp_dis[31] O -*P gpio_oeb[31] O -*P gpio_loopback_one[31] I -*CAP -1 gpio_inp_dis[31] 0.0017945 -2 gpio_oeb[31] 0.000109516 -3 gpio_loopback_one[31] 0.000817761 -4 *252:9 0.00272178 -5 gpio_analog_pol[31] gpio_inp_dis[31] 2.10208e-05 -6 gpio_ib_mode_sel[31] gpio_oeb[31] 1.31014e-05 -7 *113:17 gpio_inp_dis[31] 0.000145781 -8 *113:17 gpio_oeb[31] 1.39114e-05 -9 *113:17 *252:9 0.00191388 -10 *113:37 gpio_inp_dis[31] 0.000263841 -11 *113:77 gpio_inp_dis[31] 0.000351799 -12 *113:101 gpio_inp_dis[31] 0 -*RES -1 gpio_loopback_one[31] *252:9 4.12457 -2 *252:9 gpio_oeb[31] 0.752067 -3 *252:9 gpio_inp_dis[31] 5.50967 -*END - -*D_NET *253 0.00852038 -*CONN -*P gpio_inp_dis[32] O -*P gpio_oeb[32] O -*P gpio_loopback_one[32] I -*CAP -1 gpio_inp_dis[32] 0.00167295 -2 gpio_oeb[32] 7.83003e-05 -3 gpio_loopback_one[32] 0.0010636 -4 *253:13 0.00281484 -5 gpio_analog_pol[32] gpio_inp_dis[32] 1.65723e-05 -6 *114:17 gpio_inp_dis[32] 0.000191448 -7 *114:17 gpio_oeb[32] 2.91467e-05 -8 *114:17 *253:13 0.00171847 -9 *114:31 gpio_inp_dis[32] 0.000146751 -10 *114:45 gpio_inp_dis[32] 0.000386612 -11 *114:77 gpio_inp_dis[32] 0.000401687 -*RES -1 gpio_loopback_one[32] *253:13 5.11827 -2 *253:13 gpio_oeb[32] 0.8591 -3 *253:13 gpio_inp_dis[32] 5.55463 -*END - -*D_NET *254 0.00798475 -*CONN -*P gpio_inp_dis[33] O -*P gpio_oeb[33] O -*P gpio_loopback_one[33] I -*CAP -1 gpio_inp_dis[33] 0.00163477 -2 gpio_oeb[33] 0.000232096 -3 gpio_loopback_one[33] 0.00135148 -4 *254:13 0.00321835 -5 gpio_analog_pol[33] gpio_inp_dis[33] 2.39271e-05 -6 gpio_ib_mode_sel[33] gpio_oeb[33] 4.08084e-05 -7 *115:17 gpio_inp_dis[33] 1.21073e-05 -8 *115:17 *254:13 0.000607125 -9 *115:93 gpio_inp_dis[33] 0.000864092 -*RES -1 gpio_loopback_one[33] *254:13 5.33613 -2 *254:13 gpio_oeb[33] 3.54535 -3 *254:13 gpio_inp_dis[33] 5.36717 -*END - -*D_NET *255 0.00803723 -*CONN -*P gpio_inp_dis[34] O -*P gpio_oeb[34] O -*P gpio_loopback_one[34] I -*CAP -1 gpio_inp_dis[34] 0.00179368 -2 gpio_oeb[34] 0.00010039 -3 gpio_loopback_one[34] 0.0010144 -4 *255:9 0.00290846 -5 gpio_analog_pol[34] gpio_inp_dis[34] 3.35195e-05 -6 gpio_ib_mode_sel[34] gpio_oeb[34] 1.7119e-05 -7 *116:21 gpio_inp_dis[34] 0.000180165 -8 *116:21 gpio_oeb[34] 5.91233e-06 -9 *116:21 *255:9 0.00134595 -10 *116:41 gpio_inp_dis[34] 0.000263841 -11 *116:81 gpio_inp_dis[34] 0.000373788 -*RES -1 gpio_loopback_one[34] *255:9 4.7579 -2 *255:9 gpio_oeb[34] 0.752067 -3 *255:9 gpio_inp_dis[34] 5.54767 -*END - -*D_NET *256 0.00831929 +*D_NET *256 0.00878781 *CONN *P gpio_inp_dis[35] O *P gpio_oeb[35] O @@ -4956,17 +5191,18 @@ resetb_l I 2 gpio_oeb[35] 7.21191e-05 3 gpio_loopback_one[35] 0.0010628 4 *256:13 0.00235069 -5 gpio_analog_pol[35] gpio_inp_dis[35] 2.02442e-05 -6 *117:19 gpio_inp_dis[35] 0.000112641 -7 *117:19 gpio_oeb[35] 1.97816e-05 -8 *117:19 *256:13 0.00106391 -9 *117:31 gpio_inp_dis[35] 0.000232203 -10 *117:31 gpio_oeb[35] 3.96527e-06 -11 *117:45 gpio_inp_dis[35] 0.000660846 -12 *117:55 gpio_inp_dis[35] 0.000192059 -13 *117:65 gpio_inp_dis[35] 0.000220689 -14 *117:75 gpio_inp_dis[35] 0.000220689 -15 *117:89 gpio_inp_dis[35] 0.000870884 +5 *256:13 *268:9 0.000468523 +6 gpio_analog_pol[35] gpio_inp_dis[35] 2.02442e-05 +7 *117:19 gpio_inp_dis[35] 0.000112641 +8 *117:19 gpio_oeb[35] 1.97816e-05 +9 *117:19 *256:13 0.00106391 +10 *117:31 gpio_inp_dis[35] 0.000232203 +11 *117:31 gpio_oeb[35] 3.96527e-06 +12 *117:45 gpio_inp_dis[35] 0.000660846 +13 *117:55 gpio_inp_dis[35] 0.000192059 +14 *117:65 gpio_inp_dis[35] 0.000220689 +15 *117:75 gpio_inp_dis[35] 0.000220689 +16 *117:89 gpio_inp_dis[35] 0.000870884 *RES 1 gpio_loopback_one[35] *256:13 4.84973 2 *256:13 gpio_oeb[35] 0.7375 @@ -4983,12 +5219,13 @@ resetb_l I 2 gpio_inp_dis[36] 0.00212515 3 gpio_loopback_one[36] 0.00123299 4 *257:9 0.00343701 -5 gpio_analog_pol[36] gpio_inp_dis[36] 2.10208e-05 -6 gpio_ib_mode_sel[36] gpio_oeb[36] 1.59213e-05 -7 *118:19 gpio_inp_dis[36] 0.000281116 -8 *118:19 *257:9 0.000838968 -9 *118:41 gpio_inp_dis[36] 0.000283534 -10 *118:81 gpio_inp_dis[36] 0.000354426 +5 *257:9 *268:9 0 +6 gpio_analog_pol[36] gpio_inp_dis[36] 2.10208e-05 +7 gpio_ib_mode_sel[36] gpio_oeb[36] 1.59213e-05 +8 *118:19 gpio_inp_dis[36] 0.000281116 +9 *118:19 *257:9 0.000838968 +10 *118:41 gpio_inp_dis[36] 0.000283534 +11 *118:81 gpio_inp_dis[36] 0.000354426 *RES 1 gpio_loopback_one[36] *257:9 22.1689 2 *257:9 gpio_inp_dis[36] 7.16897 @@ -5172,13 +5409,13 @@ resetb_l I 3 *264:13 gpio_oeb[43] 2.6375 *END -*D_NET *265 0.0304653 +*D_NET *265 0.0309453 *CONN *P gpio_out[10] O -*I *313:io_out[8] O *D user_proj_timer +*I *324:io_out[8] O *D user_proj_timer *CAP -1 gpio_out[10] 0.0132862 -2 *313:io_out[8] 0.0132862 +1 gpio_out[10] 0.0135262 +2 *324:io_out[8] 0.0135262 3 gpio_dm1[10] gpio_out[10] 0.000263463 4 gpio_holdover[10] gpio_out[10] 1.57861e-05 5 gpio_slow_sel[10] gpio_out[10] 0.000263841 @@ -5188,141 +5425,564 @@ resetb_l I 9 *90:51 gpio_out[10] 0.000258027 10 *132:9 gpio_out[10] 0.000972847 11 *135:23 gpio_out[10] 0.000433724 -12 *145:21 gpio_out[10] 0.000231469 +12 *156:21 gpio_out[10] 0.000231469 *RES -1 *313:io_out[8] gpio_out[10] 41.8114 +1 *324:io_out[8] gpio_out[10] 41.8114 *END -*D_NET *266 0.0259713 +*D_NET *266 0.0248774 *CONN *P gpio_out[11] O -*I *313:io_out[9] O *D user_proj_timer +*I *324:io_out[9] O *D user_proj_timer *CAP -1 gpio_out[11] 0.0117256 -2 *313:io_out[9] 0.0117256 -3 gpio_analog_sel[11] gpio_out[11] 1.11211e-05 +1 gpio_out[11] 0.0124282 +2 *324:io_out[9] 0.0124282 +3 gpio_dm2[11] gpio_out[11] 0 4 gpio_holdover[11] gpio_out[11] 2.10284e-05 -5 gpio_slow_sel[11] gpio_out[11] 0.00109861 -6 *91:19 gpio_out[11] 0.000910677 -7 *91:21 gpio_out[11] 0.00023936 -8 *91:23 gpio_out[11] 0.00023936 *RES -1 *313:io_out[9] gpio_out[11] 44.3638 +1 *324:io_out[9] gpio_out[11] 36.0924 *END -*D_NET *267 0.0228411 +*D_NET *267 0.0216287 *CONN *P gpio_out[12] O -*I *313:io_out[10] O *D user_proj_timer +*I *324:io_out[10] O *D user_proj_timer +*CAP +1 gpio_out[12] 0.0108021 +2 *324:io_out[10] 0.0108021 +3 gpio_holdover[12] gpio_out[12] 2.44743e-05 +*RES +1 *324:io_out[10] gpio_out[12] 30.5038 +*END + +*D_NET *268 0.432261 +*CONN +*P gpio_out[24] O +*I *325:io_out[0] O *D user_proj_timer *CAP -1 gpio_out[12] 0.00977565 -2 *313:io_out[10] 0.00977565 -3 gpio_analog_pol[12] gpio_out[12] 4.12258e-05 -4 gpio_holdover[12] gpio_out[12] 2.41112e-05 -5 gpio_slow_sel[12] gpio_out[12] 0.00112565 -6 *92:21 gpio_out[12] 0.000164031 -7 *92:23 gpio_out[12] 0.000440133 -8 *92:25 gpio_out[12] 0.00109493 -9 *92:27 gpio_out[12] 0.000191458 -10 *92:29 gpio_out[12] 0.000208241 +1 gpio_out[24] 0.000167867 +2 *325:io_out[0] 0.0056186 +3 *268:17 0.0401307 +4 *268:15 0.0402052 +5 *268:9 0.0756226 +6 *268:7 0.0809988 +7 *268:9 *269:9 0.14399 +8 *268:9 *270:17 0.00433265 +9 *268:9 *273:9 0.00564647 +10 *268:15 gpio_out[26] 4.13411e-05 +11 *268:17 *269:17 0.0152503 +12 gpio_analog_en[27] *268:9 0 +13 gpio_dm1[27] *268:9 0.000164405 +14 gpio_dm1[29] *268:9 0.000164405 +15 gpio_dm1[34] *268:9 0.000167655 +16 gpio_holdover[24] gpio_out[24] 1.65723e-05 +17 gpio_holdover[26] *268:15 8.59669e-05 +18 gpio_slow_sel[25] *268:17 0.00107994 +19 gpio_slow_sel[26] *268:17 0.00107994 +20 gpio_slow_sel[27] *268:9 0 +21 gpio_slow_sel[33] *268:9 0.000164405 +22 gpio_slow_sel[36] *268:9 0 +23 gpio_vtrip_sel[26] *268:9 0 +24 *105:19 *268:17 0.000493208 +25 *105:71 gpio_out[24] 3.21531e-05 +26 *106:13 *268:17 0.00306863 +27 *106:53 *268:17 0.000453292 +28 *106:63 *268:17 0.00106643 +29 *106:73 *268:17 0.000220689 +30 *106:83 *268:17 0.000220689 +31 *107:57 *268:17 6.81509e-05 +32 *107:67 *268:17 0.000448135 +33 *107:77 *268:17 0.00130063 +34 *107:101 *268:17 0.000220689 +35 *108:61 *268:9 0 +36 *108:71 *268:9 0 +37 *108:81 *268:9 0 +38 *108:91 *268:9 0 +39 *113:67 *268:9 0.000164405 +40 *113:93 *268:9 0.000107059 +41 *115:81 *268:9 0.000237402 +42 *117:45 *268:9 0.00020177 +43 *117:89 *268:9 0.000328811 +44 *118:31 *268:9 0 +45 *118:41 *268:9 0 +46 *118:51 *268:9 0 +47 *118:61 *268:9 0 +48 *118:71 *268:9 0 +49 *118:81 *268:9 0 +50 *118:93 *268:9 0 +51 *138:15 *268:17 0.00312898 +52 *139:17 *268:17 0.000738918 +53 *139:29 *268:17 0.000338096 +54 *140:13 *268:9 0.00141706 +55 *141:9 *268:9 0.000565834 +56 *141:19 *268:9 0.000169387 +57 *142:13 *268:9 0.000771891 +58 *142:31 *268:9 0.000235329 +59 *143:13 *268:9 0.000703564 +60 *143:31 *268:9 0.000163406 +61 *256:13 *268:9 0.000468523 +62 *257:9 *268:9 0 *RES -1 *313:io_out[10] gpio_out[12] 30.6115 +1 *325:io_out[0] *268:7 14.4055 +2 *268:7 *268:9 1957.48 +3 *268:9 *268:15 1.59153 +4 *268:15 *268:17 134.578 +5 *268:17 gpio_out[24] 1.05543 *END -*D_NET *268 0.0199728 +*D_NET *269 0.390786 +*CONN +*P gpio_out[25] O +*I *325:io_out[1] O *D user_proj_timer +*CAP +1 gpio_out[25] 0.000224091 +2 *325:io_out[1] 0.0056553 +3 *269:17 0.0117657 +4 *269:15 0.0117712 +5 *269:9 0.0300373 +6 *269:7 0.035463 +7 *269:9 *270:9 0.110528 +8 *269:9 *270:17 0.00291522 +9 *269:9 *273:9 0.00564647 +10 *269:15 gpio_out[27] 0 +11 *269:17 *270:17 0.00853677 +12 gpio_dm1[28] *269:9 0 +13 gpio_dm1[29] *269:9 0.000164405 +14 gpio_dm1[34] *269:9 0.000332927 +15 gpio_dm2[27] *269:15 0.000195545 +16 gpio_holdover[25] gpio_out[25] 1.81205e-05 +17 gpio_holdover[27] *269:15 2.49794e-05 +18 gpio_slow_sel[27] *269:17 0.000737589 +19 gpio_slow_sel[28] *269:9 0 +20 gpio_slow_sel[33] *269:9 0.000164405 +21 gpio_slow_sel[34] *269:9 0 +22 *106:41 *269:17 0.000259903 +23 *106:53 gpio_out[25] 2.70732e-05 +24 *107:19 *269:17 0.00295668 +25 *107:57 *269:17 5.01614e-05 +26 *108:41 *269:9 0 +27 *108:51 *269:9 0 +28 *108:61 *269:9 0 +29 *108:71 *269:17 0.000401687 +30 *109:37 *269:9 0 +31 *109:73 *269:9 0 +32 *109:83 *269:9 0 +33 *113:67 *269:9 0.000164405 +34 *113:93 *269:9 0.000107059 +35 *115:81 *269:9 0.000237402 +36 *116:9 *269:9 0 +37 *116:23 *269:9 0 +38 *141:9 *269:9 0.000906602 +39 *142:13 *269:9 0.000829454 +40 *142:31 *269:9 0.0005022 +41 *143:13 *269:9 0.000745912 +42 *143:31 *269:9 0.000175592 +43 *149:31 *269:9 0 +44 *268:9 *269:9 0.14399 +45 *268:17 *269:17 0.0152503 +*RES +1 *325:io_out[1] *269:7 14.4637 +2 *269:7 *269:9 1595.9 +3 *269:9 *269:15 1.6498 +4 *269:15 *269:17 53.9575 +5 *269:17 gpio_out[25] 1.2125 +*END + +*D_NET *270 0.320338 +*CONN +*P gpio_out[26] O +*I *325:io_out[2] O *D user_proj_timer +*CAP +1 gpio_out[26] 8.81352e-05 +2 *325:io_out[2] 0.00569712 +3 *270:17 0.0103273 +4 *270:15 0.0104046 +5 *270:9 0.0248788 +6 *270:7 0.0304106 +7 *270:9 *271:9 0.0775339 +8 *270:9 *272:17 0.00270641 +9 *270:9 *273:9 0.00564647 +10 *270:17 *271:17 0.00730902 +11 *270:17 *272:17 0.000164021 +12 gpio_analog_pol[29] *270:9 0 +13 gpio_analog_pol[33] *270:9 0 +14 gpio_dm1[27] *270:17 0.00108669 +15 gpio_dm1[29] *270:9 0.00036804 +16 gpio_holdover[26] gpio_out[26] 1.74847e-05 +17 gpio_oeb[28] *270:9 0 +18 gpio_slow_sel[27] *270:17 0.000727861 +19 gpio_slow_sel[28] *270:17 0.000420574 +20 gpio_slow_sel[33] *270:9 0.000328811 +21 *107:27 *270:17 0.000287804 +22 *107:57 *270:17 0.000906553 +23 *108:9 *270:17 0.00284493 +24 *108:31 *270:17 0.000243806 +25 *109:37 *270:9 0 +26 *109:49 *270:15 0 +27 *109:49 *270:17 0.000460049 +28 *109:63 *270:17 0.00107318 +29 *113:47 *270:9 0.000136834 +30 *113:67 *270:9 0.000228407 +31 *113:93 *270:9 0.000148736 +32 *115:31 *270:9 0 +33 *115:57 *270:9 0 +34 *115:69 *270:9 0 +35 *115:81 *270:9 0.000400292 +36 *140:13 *270:17 0.00147087 +37 *141:9 *270:17 0.00371116 +38 *141:19 *270:17 0.00112207 +39 *142:13 *270:9 0.00123651 +40 *142:13 *270:17 0.000225131 +41 *143:13 *270:9 0.000994567 +42 *143:31 *270:9 0.000377396 +43 *268:9 *270:17 0.00433265 +44 *268:15 gpio_out[26] 4.13411e-05 +45 *269:9 *270:9 0.110528 +46 *269:9 *270:17 0.00291522 +47 *269:17 *270:17 0.00853677 +*RES +1 *325:io_out[2] *270:7 14.522 +2 *270:7 *270:9 1226.15 +3 *270:9 *270:15 1.35847 +4 *270:15 *270:17 55.0867 +5 *270:17 gpio_out[26] 0.752067 +*END + +*D_NET *271 0.236705 +*CONN +*P gpio_out[27] O +*I *325:io_out[3] O *D user_proj_timer +*CAP +1 gpio_out[27] 0.000199832 +2 *325:io_out[3] 0.00575383 +3 *271:17 0.0120517 +4 *271:15 0.0121247 +5 *271:9 0.0201399 +6 *271:7 0.0256209 +7 *271:9 *272:9 0.0447277 +8 *271:9 *273:9 0.0070091 +9 *271:15 gpio_out[29] 1.99026e-05 +10 *271:17 *272:17 0.0156718 +11 gpio_holdover[27] gpio_out[27] 2.10208e-05 +12 gpio_slow_sel[30] *271:9 0 +13 gpio_slow_sel[32] *271:9 0 +14 gpio_vtrip_sel[29] *271:9 0 +15 gpio_vtrip_sel[29] *271:15 0 +16 *108:9 *271:17 0.00284979 +17 *108:31 *271:17 0.000231892 +18 *108:51 *271:17 0.000259903 +19 *109:17 *271:17 0.00305484 +20 *109:23 *271:17 0.000123462 +21 *109:37 *271:17 0.000231598 +22 *112:45 *271:9 0 +23 *112:69 *271:9 0 +24 *112:83 *271:9 0 +25 *112:93 *271:9 0 +26 *112:103 *271:9 0 +27 *113:47 *271:9 0.000147038 +28 *113:57 *271:9 0.000104126 +29 *113:67 *271:9 0.000245441 +30 *113:93 *271:9 0.000159828 +31 *114:75 *271:9 0 +32 *114:85 *271:9 0 +33 *114:95 *271:9 0 +34 *143:13 *271:9 0.00111392 +35 *147:31 *271:9 0 +36 *269:15 gpio_out[27] 0 +37 *270:9 *271:9 0.0775339 +38 *270:17 *271:17 0.00730902 +*RES +1 *325:io_out[3] *271:7 14.5803 +2 *271:7 *271:9 861.495 +3 *271:9 *271:15 1.53327 +4 *271:15 *271:17 55.0772 +5 *271:17 gpio_out[27] 1.18717 +*END + +*D_NET *272 0.165469 +*CONN +*P gpio_out[28] O +*I *325:io_out[4] O *D user_proj_timer +*CAP +1 gpio_out[28] 0.00010876 +2 *325:io_out[4] 0.00579565 +3 *272:17 0.00954414 +4 *272:15 0.00956789 +5 *272:9 0.017929 +6 *272:7 0.0235922 +7 *272:9 *273:9 0.0101429 +8 *272:15 gpio_out[30] 9.82054e-05 +9 *272:17 *273:9 0.0155421 +10 *272:17 *277:9 0 +11 gpio_analog_en[31] *272:9 0 +12 gpio_dm1[30] *272:17 0.00101369 +13 gpio_holdover[28] gpio_out[28] 1.65723e-05 +14 gpio_inp_dis[30] *272:17 0.000108195 +15 gpio_slow_sel[29] *272:17 0.00107318 +16 gpio_slow_sel[30] *272:17 0.000253564 +17 gpio_slow_sel[31] *272:9 0 +18 *109:49 gpio_out[28] 3.07548e-06 +19 *110:19 *272:17 0.0015848 +20 *110:53 *272:17 0.000112282 +21 *110:63 *272:17 0.000261987 +22 *110:77 *272:17 0.00127088 +23 *110:101 *272:17 0.000220689 +24 *112:23 *272:9 0 +25 *112:33 *272:9 0 +26 *112:45 *272:9 0 +27 *112:69 *272:17 0.000292885 +28 *112:83 *272:17 0.000359229 +29 *113:47 *272:9 0.000316026 +30 *113:57 *272:9 0.000223797 +31 *113:67 *272:9 0.000527521 +32 *113:93 *272:9 0.000171757 +33 *142:13 *272:17 0.00126172 +34 *145:13 *272:17 0.000204916 +35 *145:29 *272:17 0.000601833 +36 *270:9 *272:17 0.00270641 +37 *270:17 *272:17 0.000164021 +38 *271:9 *272:9 0.0447277 +39 *271:17 *272:17 0.0156718 +*RES +1 *325:io_out[4] *272:7 14.6385 +2 *272:7 *272:9 498.885 +3 *272:9 *272:15 1.35847 +4 *272:15 *272:17 54.9049 +5 *272:17 gpio_out[28] 0.781833 +*END + +*D_NET *273 0.115011 +*CONN +*P gpio_out[29] O +*I *325:io_out[5] O *D user_proj_timer +*CAP +1 gpio_out[29] 0.00010502 +2 *325:io_out[5] 0.00588886 +3 *273:9 0.0196436 +4 *273:7 0.0254274 +5 *273:9 *277:9 0 +6 gpio_analog_en[31] *273:9 0.000111099 +7 gpio_dm1[31] *273:9 0.000418427 +8 gpio_holdover[29] gpio_out[29] 3.73979e-05 +9 gpio_slow_sel[31] *273:9 0.000241851 +10 *110:27 *273:9 0.000287804 +11 *110:53 *273:9 0.000899806 +12 *112:11 *273:9 0.00267959 +13 *113:19 *273:9 0.000664697 +14 *113:27 *273:9 0.000287804 +15 *113:35 *273:9 0.000287804 +16 *113:47 *273:9 0.000864419 +17 *113:57 *273:9 0.000454882 +18 *113:67 *273:9 0.00108669 +19 *113:77 *273:9 0.000220689 +20 *113:93 *273:9 0.000703079 +21 *143:13 *273:9 0.00171006 +22 *145:13 *273:9 0.000418355 +23 *146:13 *273:9 0.00225961 +24 *146:27 *273:9 0.000658779 +25 *268:9 *273:9 0.00564647 +26 *269:9 *273:9 0.00564647 +27 *270:9 *273:9 0.00564647 +28 *271:9 *273:9 0.0070091 +29 *271:15 gpio_out[29] 1.99026e-05 +30 *272:9 *273:9 0.0101429 +31 *272:17 *273:9 0.0155421 +*RES +1 *325:io_out[5] *273:7 14.8425 +2 *273:7 *273:9 77.7448 +3 *273:9 gpio_out[29] 0.752067 +*END + +*D_NET *274 0.0220816 *CONN *P gpio_out[2] O -*I *313:io_out[0] O *D user_proj_timer +*I *324:io_out[0] O *D user_proj_timer +*CAP +1 gpio_out[2] 0.0096519 +2 *324:io_out[0] 0.0096519 +3 gpio_holdover[2] gpio_out[2] 3.22329e-05 +4 *111:13 gpio_out[2] 0.000588062 +5 *144:13 gpio_out[2] 0.00215745 +*RES +1 *324:io_out[0] gpio_out[2] 29.4335 +*END + +*D_NET *275 0.0265391 +*CONN +*P gpio_out[30] O +*I *325:io_out[6] O *D user_proj_timer +*CAP +1 gpio_out[30] 0.0132094 +2 *325:io_out[6] 0.0132094 +3 gpio_holdover[30] gpio_out[30] 1.81205e-05 +4 *112:69 gpio_out[30] 3.86207e-06 +5 *272:15 gpio_out[30] 9.82054e-05 +*RES +1 *325:io_out[6] gpio_out[30] 32.0289 +*END + +*D_NET *276 0.0566299 +*CONN +*P gpio_out[31] O +*I *325:io_out[7] O *D user_proj_timer +*CAP +1 gpio_out[31] 0.00591127 +2 *325:io_out[7] 0.00959369 +3 *276:11 0.015505 +4 *276:11 *278:9 0.0255562 +5 gpio_holdover[31] gpio_out[31] 6.38277e-05 +*RES +1 *325:io_out[7] *276:11 46.4391 +2 *276:11 gpio_out[31] 14.4394 +*END + +*D_NET *277 0.121453 +*CONN +*P gpio_out[32] O +*I *325:io_out[8] O *D user_proj_timer +*CAP +1 gpio_out[32] 0.000456492 +2 *325:io_out[8] 0.00554002 +3 *277:9 0.0551633 +4 *277:7 0.0602468 +5 *277:9 *279:9 0 +6 gpio_dm1[29] *277:9 0 +7 gpio_holdover[32] gpio_out[32] 4.6324e-05 +8 gpio_slow_sel[29] *277:9 0 +9 gpio_slow_sel[32] *277:9 0 +10 *113:47 *277:9 0 +11 *113:57 *277:9 0 +12 *113:67 *277:9 0 +13 *113:77 *277:9 0 +14 *113:93 *277:9 0 +15 *114:51 *277:9 0 +16 *114:65 *277:9 0 +17 *142:13 *277:9 0 +18 *143:13 *277:9 0 +19 *143:31 *277:9 0 +20 *272:17 *277:9 0 +21 *273:9 *277:9 0 +*RES +1 *325:io_out[8] *277:7 14.0267 +2 *277:7 *277:9 160.16 +3 *277:9 gpio_out[32] 1.67483 +*END + +*D_NET *278 0.175492 +*CONN +*P gpio_out[33] O +*I *325:io_out[9] O *D user_proj_timer +*CAP +1 gpio_out[33] 0.0059 +2 *325:io_out[9] 5.07054e-05 +3 *278:9 0.0749087 +4 *278:7 0.0690594 +5 gpio_holdover[33] gpio_out[33] 1.65723e-05 +6 *276:11 *278:9 0.0255562 +*RES +1 *325:io_out[9] *278:7 0.607667 +2 *278:7 *278:9 221.616 +3 *278:9 gpio_out[33] 15.0458 +*END + +*D_NET *279 0.202148 +*CONN +*P gpio_out[34] O +*I *325:io_out[10] O *D user_proj_timer *CAP -1 gpio_out[2] 0.00997813 -2 *313:io_out[0] 0.00997813 -3 gpio_dm2[2] gpio_out[2] 0 -4 gpio_holdover[2] gpio_out[2] 1.65703e-05 +1 gpio_out[34] 0.000774387 +2 *325:io_out[10] 0.00517566 +3 *279:9 0.0958907 +4 *279:7 0.100292 +5 gpio_holdover[34] gpio_out[34] 1.57861e-05 +6 *277:9 *279:9 0 *RES -1 *313:io_out[0] gpio_out[2] 29.4335 +1 *325:io_out[10] *279:7 13.0945 +2 *279:7 *279:9 283.158 +3 *279:9 gpio_out[34] 2.60583 *END -*D_NET *269 0.0240777 +*D_NET *280 0.0240621 *CONN *P gpio_out[3] O -*I *313:io_out[1] O *D user_proj_timer +*I *324:io_out[1] O *D user_proj_timer *CAP -1 gpio_out[3] 0.0120287 -2 *313:io_out[1] 0.0120287 +1 gpio_out[3] 0.0120209 +2 *324:io_out[1] 0.0120209 3 gpio_holdover[3] gpio_out[3] 2.02539e-05 *RES -1 *313:io_out[1] gpio_out[3] 35.2424 +1 *324:io_out[1] gpio_out[3] 34.846 *END -*D_NET *270 0.0275749 +*D_NET *281 0.0280549 *CONN *P gpio_out[4] O -*I *313:io_out[2] O *D user_proj_timer +*I *324:io_out[2] O *D user_proj_timer *CAP -1 gpio_out[4] 0.0137743 -2 *313:io_out[2] 0.0137743 +1 gpio_out[4] 0.0140143 +2 *324:io_out[2] 0.0140143 3 gpio_holdover[4] gpio_out[4] 2.62587e-05 *RES -1 *313:io_out[2] gpio_out[4] 40.8512 +1 *324:io_out[2] gpio_out[4] 40.8512 *END -*D_NET *271 0.0327377 +*D_NET *282 0.0332177 *CONN *P gpio_out[5] O -*I *313:io_out[3] O *D user_proj_timer +*I *324:io_out[3] O *D user_proj_timer *CAP -1 gpio_out[5] 0.0159005 -2 *313:io_out[3] 0.0159005 -3 gpio_out[5] *272:16 0.000915727 +1 gpio_out[5] 0.0161405 +2 *324:io_out[3] 0.0161405 +3 gpio_out[5] *283:16 0.000915727 4 gpio_holdover[5] gpio_out[5] 2.10284e-05 -5 *141:13 gpio_out[5] 0 -6 *141:27 gpio_out[5] 0 +5 *152:13 gpio_out[5] 0 +6 *152:27 gpio_out[5] 0 *RES -1 *313:io_out[3] gpio_out[5] 46.859 +1 *324:io_out[3] gpio_out[5] 46.859 *END -*D_NET *272 0.0358794 +*D_NET *283 0.0363594 *CONN *P gpio_out[6] O -*I *313:io_out[4] O *D user_proj_timer +*I *324:io_out[4] O *D user_proj_timer *CAP -1 gpio_out[6] 0.00540527 -2 *313:io_out[4] 0.012066 -3 *272:16 0.0174713 +1 gpio_out[6] 0.00564526 +2 *324:io_out[4] 0.012066 +3 *283:16 0.0177113 4 gpio_dm2[6] gpio_out[6] 0 5 gpio_holdover[6] gpio_out[6] 2.10284e-05 -6 gpio_out[5] *272:16 0.000915727 +6 gpio_out[5] *283:16 0.000915727 *RES -1 *313:io_out[4] *272:16 37.2697 -2 *272:16 gpio_out[6] 14.6724 +1 *324:io_out[4] *283:16 37.2697 +2 *283:16 gpio_out[6] 14.6724 *END -*D_NET *273 0.0418111 +*D_NET *284 0.0422911 *CONN *P gpio_out[7] O -*I *313:io_out[5] O *D user_proj_timer +*I *324:io_out[5] O *D user_proj_timer *CAP 1 gpio_out[7] 0.0133074 -2 *313:io_out[5] 0.00531216 -3 *273:7 0.0186196 +2 *324:io_out[5] 0.00555216 +3 *284:7 0.0188596 4 gpio_out[7] gpio_out[8] 0.00187978 5 gpio_dm1[7] gpio_out[7] 0.00111727 6 gpio_holdover[7] gpio_out[7] 1.81358e-05 -7 *143:9 gpio_out[7] 0.000427981 -8 *143:11 gpio_out[7] 0.00112882 +7 *154:9 gpio_out[7] 0.000427981 +8 *154:11 gpio_out[7] 0.00112882 *RES -1 *313:io_out[5] *273:7 14.9235 -2 *273:7 gpio_out[7] 43.4609 +1 *324:io_out[5] *284:7 14.9235 +2 *284:7 gpio_out[7] 43.4609 *END -*D_NET *274 0.0440496 +*D_NET *285 0.0443457 *CONN *P gpio_out[8] O -*I *313:io_out[6] O *D user_proj_timer +*I *324:io_out[6] O *D user_proj_timer *CAP -1 gpio_out[8] 0.0102618 -2 *313:io_out[6] 0.00537271 -3 *274:7 0.0156345 +1 gpio_out[8] 0.0101699 +2 *324:io_out[6] 0.00561271 +3 *285:7 0.0157826 4 gpio_out[8] gpio_out[9] 0.00142659 5 gpio_dm1[7] gpio_out[8] 0.00110536 6 gpio_dm1[8] gpio_out[8] 0.000238396 @@ -5335,21 +5995,21 @@ resetb_l I 13 *130:31 gpio_out[8] 0.000359229 14 *131:43 gpio_out[8] 0.00112535 15 *131:63 gpio_out[8] 0.000263855 -16 *143:9 gpio_out[8] 0.00236824 -17 *143:11 gpio_out[8] 0.00114075 -18 *144:11 gpio_out[8] 3.75261e-05 +16 *154:9 gpio_out[8] 0.00236824 +17 *154:11 gpio_out[8] 0.00114075 +18 *155:11 gpio_out[8] 3.75261e-05 *RES -1 *313:io_out[6] *274:7 15.0401 -2 *274:7 gpio_out[8] 37.6292 +1 *324:io_out[6] *285:7 15.0401 +2 *285:7 gpio_out[8] 37.6292 *END -*D_NET *275 0.0366072 +*D_NET *286 0.0370872 *CONN *P gpio_out[9] O -*I *313:io_out[7] O *D user_proj_timer +*I *324:io_out[7] O *D user_proj_timer *CAP -1 gpio_out[9] 0.0143157 -2 *313:io_out[7] 0.0143157 +1 gpio_out[9] 0.0145557 +2 *324:io_out[7] 0.0145557 3 gpio_holdover[9] gpio_out[9] 4.18658e-05 4 gpio_inp_dis[8] gpio_out[9] 6.7041e-05 5 gpio_out[8] gpio_out[9] 0.00142659 @@ -5361,8 +6021,8 @@ resetb_l I 11 *132:23 gpio_out[9] 0.000675663 12 *132:27 gpio_out[9] 0.000146369 13 *132:31 gpio_out[9] 0.000146369 -14 *144:9 gpio_out[9] 0.00230629 -15 *144:11 gpio_out[9] 0.00105846 +14 *155:9 gpio_out[9] 0.00230629 +15 *155:11 gpio_out[9] 0.00105846 *RES -1 *313:io_out[7] gpio_out[9] 47.3695 +1 *324:io_out[7] gpio_out[9] 47.3695 *END diff --git a/spef/multicorner/openframe_project_wrapper.nom.spef b/spef/multicorner/openframe_project_wrapper.nom.spef index 6fc31bc..dcda0d2 100644 --- a/spef/multicorner/openframe_project_wrapper.nom.spef +++ b/spef/multicorner/openframe_project_wrapper.nom.spef @@ -1,6 +1,6 @@ *SPEF "ieee 1481-1999" *DESIGN "openframe_project_wrapper" -*DATE "11:25:16 Thursday September 24, 2026" +*DATE "10:41:22 Thursday September 24, 2026" *VENDOR "The OpenROAD Project" *PROGRAM "OpenROAD" *VERSION "dcf36133a369abc8f3c5e5738cd4d82e4903c0e0" @@ -151,124 +151,124 @@ *135 gpio_loopback_one[10] *136 gpio_loopback_one[11] *137 gpio_loopback_one[12] -*138 gpio_loopback_one[2] -*139 gpio_loopback_one[3] -*140 gpio_loopback_one[4] -*141 gpio_loopback_one[5] -*142 gpio_loopback_one[6] -*143 gpio_loopback_one[7] -*144 gpio_loopback_one[8] -*145 gpio_loopback_one[9] -*146 gpio_in[0] -*147 gpio_in[10] -*148 gpio_in[11] -*149 gpio_in[12] -*150 gpio_in[13] -*151 gpio_in[14] -*152 gpio_in[15] -*153 gpio_in[16] -*154 gpio_in[17] -*155 gpio_in[18] -*156 gpio_in[19] -*157 gpio_in[1] -*158 gpio_in[20] -*159 gpio_in[21] -*160 gpio_in[22] -*161 gpio_in[23] -*162 gpio_in[24] -*163 gpio_in[25] -*164 gpio_in[26] -*165 gpio_in[27] -*166 gpio_in[28] -*167 gpio_in[29] -*168 gpio_in[2] -*169 gpio_in[30] -*170 gpio_in[31] -*171 gpio_in[32] -*172 gpio_in[33] -*173 gpio_in[34] -*174 gpio_in[35] -*175 gpio_in[36] -*176 gpio_in[37] -*177 gpio_in[38] -*178 gpio_in[39] -*179 gpio_in[3] -*180 gpio_in[40] -*181 gpio_in[41] -*182 gpio_in[42] -*183 gpio_in[43] -*184 gpio_in[4] -*185 gpio_in[5] -*186 gpio_in[6] -*187 gpio_in[7] -*188 gpio_in[8] -*189 gpio_in[9] -*190 gpio_in_h[0] -*191 gpio_in_h[10] -*192 gpio_in_h[11] -*193 gpio_in_h[12] -*194 gpio_in_h[13] -*195 gpio_in_h[14] -*196 gpio_in_h[15] -*197 gpio_in_h[16] -*198 gpio_in_h[17] -*199 gpio_in_h[18] -*200 gpio_in_h[19] -*201 gpio_in_h[1] -*202 gpio_in_h[20] -*203 gpio_in_h[21] -*204 gpio_in_h[22] -*205 gpio_in_h[23] -*206 gpio_in_h[24] -*207 gpio_in_h[25] -*208 gpio_in_h[26] -*209 gpio_in_h[27] -*210 gpio_in_h[28] -*211 gpio_in_h[29] -*212 gpio_in_h[2] -*213 gpio_in_h[30] -*214 gpio_in_h[31] -*215 gpio_in_h[32] -*216 gpio_in_h[33] -*217 gpio_in_h[34] -*218 gpio_in_h[35] -*219 gpio_in_h[36] -*220 gpio_in_h[37] -*221 gpio_in_h[38] -*222 gpio_in_h[39] -*223 gpio_in_h[3] -*224 gpio_in_h[40] -*225 gpio_in_h[41] -*226 gpio_in_h[42] -*227 gpio_in_h[43] -*228 gpio_in_h[4] -*229 gpio_in_h[5] -*230 gpio_in_h[6] -*231 gpio_in_h[7] -*232 gpio_in_h[8] -*233 gpio_in_h[9] -*234 gpio_loopback_one[13] -*235 gpio_loopback_one[14] -*236 gpio_loopback_one[15] -*237 gpio_loopback_one[16] -*238 gpio_loopback_one[17] -*239 gpio_loopback_one[18] -*240 gpio_loopback_one[19] -*241 gpio_loopback_one[20] -*242 gpio_loopback_one[21] -*243 gpio_loopback_one[22] -*244 gpio_loopback_one[23] -*245 gpio_loopback_one[24] -*246 gpio_loopback_one[25] -*247 gpio_loopback_one[26] -*248 gpio_loopback_one[27] -*249 gpio_loopback_one[28] -*250 gpio_loopback_one[29] -*251 gpio_loopback_one[30] -*252 gpio_loopback_one[31] -*253 gpio_loopback_one[32] -*254 gpio_loopback_one[33] -*255 gpio_loopback_one[34] +*138 gpio_loopback_one[24] +*139 gpio_loopback_one[25] +*140 gpio_loopback_one[26] +*141 gpio_loopback_one[27] +*142 gpio_loopback_one[28] +*143 gpio_loopback_one[29] +*144 gpio_loopback_one[2] +*145 gpio_loopback_one[30] +*146 gpio_loopback_one[31] +*147 gpio_loopback_one[32] +*148 gpio_loopback_one[33] +*149 gpio_loopback_one[34] +*150 gpio_loopback_one[3] +*151 gpio_loopback_one[4] +*152 gpio_loopback_one[5] +*153 gpio_loopback_one[6] +*154 gpio_loopback_one[7] +*155 gpio_loopback_one[8] +*156 gpio_loopback_one[9] +*157 gpio_in[0] +*158 gpio_in[10] +*159 gpio_in[11] +*160 gpio_in[12] +*161 gpio_in[13] +*162 gpio_in[14] +*163 gpio_in[15] +*164 gpio_in[16] +*165 gpio_in[17] +*166 gpio_in[18] +*167 gpio_in[19] +*168 gpio_in[1] +*169 gpio_in[20] +*170 gpio_in[21] +*171 gpio_in[22] +*172 gpio_in[23] +*173 gpio_in[24] +*174 gpio_in[25] +*175 gpio_in[26] +*176 gpio_in[27] +*177 gpio_in[28] +*178 gpio_in[29] +*179 gpio_in[2] +*180 gpio_in[30] +*181 gpio_in[31] +*182 gpio_in[32] +*183 gpio_in[33] +*184 gpio_in[34] +*185 gpio_in[35] +*186 gpio_in[36] +*187 gpio_in[37] +*188 gpio_in[38] +*189 gpio_in[39] +*190 gpio_in[3] +*191 gpio_in[40] +*192 gpio_in[41] +*193 gpio_in[42] +*194 gpio_in[43] +*195 gpio_in[4] +*196 gpio_in[5] +*197 gpio_in[6] +*198 gpio_in[7] +*199 gpio_in[8] +*200 gpio_in[9] +*201 gpio_in_h[0] +*202 gpio_in_h[10] +*203 gpio_in_h[11] +*204 gpio_in_h[12] +*205 gpio_in_h[13] +*206 gpio_in_h[14] +*207 gpio_in_h[15] +*208 gpio_in_h[16] +*209 gpio_in_h[17] +*210 gpio_in_h[18] +*211 gpio_in_h[19] +*212 gpio_in_h[1] +*213 gpio_in_h[20] +*214 gpio_in_h[21] +*215 gpio_in_h[22] +*216 gpio_in_h[23] +*217 gpio_in_h[24] +*218 gpio_in_h[25] +*219 gpio_in_h[26] +*220 gpio_in_h[27] +*221 gpio_in_h[28] +*222 gpio_in_h[29] +*223 gpio_in_h[2] +*224 gpio_in_h[30] +*225 gpio_in_h[31] +*226 gpio_in_h[32] +*227 gpio_in_h[33] +*228 gpio_in_h[34] +*229 gpio_in_h[35] +*230 gpio_in_h[36] +*231 gpio_in_h[37] +*232 gpio_in_h[38] +*233 gpio_in_h[39] +*234 gpio_in_h[3] +*235 gpio_in_h[40] +*236 gpio_in_h[41] +*237 gpio_in_h[42] +*238 gpio_in_h[43] +*239 gpio_in_h[4] +*240 gpio_in_h[5] +*241 gpio_in_h[6] +*242 gpio_in_h[7] +*243 gpio_in_h[8] +*244 gpio_in_h[9] +*245 gpio_loopback_one[13] +*246 gpio_loopback_one[14] +*247 gpio_loopback_one[15] +*248 gpio_loopback_one[16] +*249 gpio_loopback_one[17] +*250 gpio_loopback_one[18] +*251 gpio_loopback_one[19] +*252 gpio_loopback_one[20] +*253 gpio_loopback_one[21] +*254 gpio_loopback_one[22] +*255 gpio_loopback_one[23] *256 gpio_loopback_one[35] *257 gpio_loopback_one[36] *258 gpio_loopback_one[37] @@ -281,52 +281,64 @@ *265 gpio_out[10] *266 gpio_out[11] *267 gpio_out[12] -*268 gpio_out[2] -*269 gpio_out[3] -*270 gpio_out[4] -*271 gpio_out[5] -*272 gpio_out[6] -*273 gpio_out[7] -*274 gpio_out[8] -*275 gpio_out[9] -*276 mask_rev[0] -*277 mask_rev[10] -*278 mask_rev[11] -*279 mask_rev[12] -*280 mask_rev[13] -*281 mask_rev[14] -*282 mask_rev[15] -*283 mask_rev[16] -*284 mask_rev[17] -*285 mask_rev[18] -*286 mask_rev[19] -*287 mask_rev[1] -*288 mask_rev[20] -*289 mask_rev[21] -*290 mask_rev[22] -*291 mask_rev[23] -*292 mask_rev[24] -*293 mask_rev[25] -*294 mask_rev[26] -*295 mask_rev[27] -*296 mask_rev[28] -*297 mask_rev[29] -*298 mask_rev[2] -*299 mask_rev[30] -*300 mask_rev[31] -*301 mask_rev[3] -*302 mask_rev[4] -*303 mask_rev[5] -*304 mask_rev[6] -*305 mask_rev[7] -*306 mask_rev[8] -*307 mask_rev[9] -*308 por_l -*309 porb_h -*310 porb_l -*311 resetb_h -*312 resetb_l -*313 mprj +*268 gpio_out[24] +*269 gpio_out[25] +*270 gpio_out[26] +*271 gpio_out[27] +*272 gpio_out[28] +*273 gpio_out[29] +*274 gpio_out[2] +*275 gpio_out[30] +*276 gpio_out[31] +*277 gpio_out[32] +*278 gpio_out[33] +*279 gpio_out[34] +*280 gpio_out[3] +*281 gpio_out[4] +*282 gpio_out[5] +*283 gpio_out[6] +*284 gpio_out[7] +*285 gpio_out[8] +*286 gpio_out[9] +*287 mask_rev[0] +*288 mask_rev[10] +*289 mask_rev[11] +*290 mask_rev[12] +*291 mask_rev[13] +*292 mask_rev[14] +*293 mask_rev[15] +*294 mask_rev[16] +*295 mask_rev[17] +*296 mask_rev[18] +*297 mask_rev[19] +*298 mask_rev[1] +*299 mask_rev[20] +*300 mask_rev[21] +*301 mask_rev[22] +*302 mask_rev[23] +*303 mask_rev[24] +*304 mask_rev[25] +*305 mask_rev[26] +*306 mask_rev[27] +*307 mask_rev[28] +*308 mask_rev[29] +*309 mask_rev[2] +*310 mask_rev[30] +*311 mask_rev[31] +*312 mask_rev[3] +*313 mask_rev[4] +*314 mask_rev[5] +*315 mask_rev[6] +*316 mask_rev[7] +*317 mask_rev[8] +*318 mask_rev[9] +*319 por_l +*320 porb_h +*321 porb_l +*322 resetb_h +*323 resetb_l +*324 mprj +*325 mprj2 *PORTS analog_io[0] I @@ -1275,7 +1287,7 @@ resetb_l I 21 *89:13 gpio_ib_mode_sel[0] 0.167633 *END -*D_NET *90 0.0122539 +*D_NET *90 0.0120652 *CONN *P gpio_oeb[10] O *P gpio_ib_mode_sel[10] O @@ -1297,7 +1309,7 @@ resetb_l I 7 gpio_dm0[10] 4.3814e-05 8 gpio_slow_sel[10] 0.000751013 9 gpio_analog_en[10] 6.08273e-05 -10 gpio_loopback_zero[10] 0.00102179 +10 gpio_loopback_zero[10] 0.000987525 11 *90:51 0.000863458 12 *90:47 0.00012949 13 *90:45 0.000491678 @@ -1305,7 +1317,7 @@ resetb_l I 15 *90:31 0.000946719 16 *90:27 0.000764405 17 *90:23 0.000367401 -18 *90:13 0.00124329 +18 *90:13 0.00120902 19 gpio_analog_en[10] gpio_dm1[10] 0 20 gpio_analog_pol[10] gpio_inp_dis[10] 1.55929e-05 21 gpio_analog_sel[10] gpio_dm2[10] 1.10677e-05 @@ -1313,19 +1325,18 @@ resetb_l I 23 gpio_slow_sel[10] gpio_dm1[10] 0 24 gpio_slow_sel[10] gpio_out[10] 0.000274226 25 *90:13 *135:23 0.000520857 -26 *90:23 *135:23 0.000120211 -27 *90:31 *135:23 0.0002652 -28 *90:41 gpio_dm2[10] 1.22614e-05 -29 *90:41 gpio_out[10] 0.000127006 -30 *90:41 *135:23 0.000275936 -31 *90:45 gpio_dm1[10] 0.000257617 -32 *90:45 gpio_out[10] 0.00117613 -33 *90:45 *135:23 0 -34 *90:45 *135:29 0.000375714 -35 *90:47 gpio_dm1[10] 0.000272726 -36 *90:47 gpio_out[10] 0.000249482 -37 *90:51 gpio_dm1[10] 0.000272646 -38 *90:51 gpio_out[10] 0.000276987 +26 *90:31 *135:23 0.0002652 +27 *90:41 gpio_dm2[10] 1.22614e-05 +28 *90:41 gpio_out[10] 0.000127006 +29 *90:41 *135:23 0.000275936 +30 *90:45 gpio_dm1[10] 0.000257617 +31 *90:45 gpio_out[10] 0.00117613 +32 *90:45 *135:23 0 +33 *90:45 *135:29 0.000375714 +34 *90:47 gpio_dm1[10] 0.000272726 +35 *90:47 gpio_out[10] 0.000249482 +36 *90:51 gpio_dm1[10] 0.000272646 +37 *90:51 gpio_out[10] 0.000276987 *RES 1 gpio_loopback_zero[10] *90:13 10.4218 2 *90:13 *90:23 0.955667 @@ -1346,7 +1357,7 @@ resetb_l I 17 *90:13 gpio_oeb[10] 0.1316 *END -*D_NET *91 0.0140439 +*D_NET *91 0.00968989 *CONN *P gpio_oeb[11] O *P gpio_ib_mode_sel[11] O @@ -1359,66 +1370,55 @@ resetb_l I *P gpio_slow_sel[11] O *P gpio_loopback_zero[11] I *CAP -1 gpio_oeb[11] 6.3897e-05 -2 gpio_ib_mode_sel[11] 3.3868e-05 -3 gpio_vtrip_sel[11] 7.96226e-05 -4 gpio_holdover[11] 9.18548e-05 -5 gpio_analog_sel[11] 9.92849e-05 -6 gpio_analog_pol[11] 7.16727e-05 -7 gpio_dm0[11] 5.07991e-05 -8 gpio_analog_en[11] 9.55412e-05 -9 gpio_slow_sel[11] 0.000483247 -10 gpio_loopback_zero[11] 0.000849405 -11 *91:23 0.000629521 -12 *91:21 0.000152264 -13 *91:19 0.000403655 -14 *91:17 0.000681428 -15 *91:15 0.00076257 -16 *91:13 0.000560646 -17 *91:11 0.00025627 -18 *91:9 0.0010245 +1 gpio_oeb[11] 2.92089e-05 +2 gpio_ib_mode_sel[11] 1.54342e-05 +3 gpio_vtrip_sel[11] 3.44584e-05 +4 gpio_holdover[11] 3.01296e-05 +5 gpio_analog_sel[11] 3.39554e-05 +6 gpio_analog_pol[11] 2.19008e-05 +7 gpio_dm0[11] 1.54342e-05 +8 gpio_analog_en[11] 3.44584e-05 +9 gpio_slow_sel[11] 0.000738078 +10 gpio_loopback_zero[11] 0.000923903 +11 *91:37 0.000935113 +12 *91:35 0.000340589 +13 *91:31 0.000759189 +14 *91:17 0.000926029 +15 *91:15 0.000898821 +16 *91:13 0.000748364 +17 *91:11 0.000340589 +18 *91:9 0.00111569 19 gpio_analog_en[11] gpio_dm1[11] 0 -20 gpio_analog_pol[11] gpio_inp_dis[11] 4.18853e-05 -21 gpio_analog_sel[11] gpio_dm2[11] 4.15157e-05 -22 gpio_analog_sel[11] *266:13 1.10785e-05 -23 gpio_holdover[11] gpio_dm2[11] 4.15157e-05 -24 gpio_holdover[11] gpio_out[11] 2.14465e-05 -25 gpio_slow_sel[11] gpio_dm1[11] 0.000483247 -26 gpio_slow_sel[11] *266:13 0.0011827 -27 *91:9 *136:9 0.000712996 -28 *91:11 *136:9 0.000249482 -29 *91:13 *136:9 0.000249482 -30 *91:15 *136:9 0.000926648 -31 *91:17 *136:9 0.000265321 -32 *91:17 *136:11 0.000242158 -33 *91:19 gpio_dm1[11] 0.000206517 -34 *91:19 *136:11 0.000978128 -35 *91:19 *266:13 0.00098159 -36 *91:21 gpio_dm1[11] 0.000249482 -37 *91:21 *266:13 0.000259595 -38 *91:23 gpio_dm1[11] 0.000249482 -39 *91:23 *266:13 0.000259595 +20 gpio_analog_pol[11] gpio_inp_dis[11] 1.83579e-05 +21 gpio_analog_sel[11] gpio_dm2[11] 1.86796e-05 +22 gpio_holdover[11] gpio_dm2[11] 1.86796e-05 +23 gpio_holdover[11] gpio_out[11] 2.14465e-05 +24 *91:9 *136:9 0.000274226 +25 *91:15 *136:9 0.000274226 +26 *91:31 gpio_dm1[11] 0.000229761 +27 *91:31 gpio_inp_dis[11] 7.63414e-06 +28 *91:31 *136:11 0.00088554 *RES -1 gpio_loopback_zero[11] *91:9 6.7846 -2 *91:9 *91:11 0.551467 -3 *91:11 *91:13 0.551467 -4 *91:13 *91:15 1.92073 -5 *91:15 *91:17 1.05593 -6 *91:17 *91:19 2.4252 -7 *91:19 *91:21 0.551467 -8 *91:21 *91:23 0.551467 -9 *91:23 gpio_slow_sel[11] 6.14697 -10 *91:23 gpio_analog_en[11] 3.72177 -11 *91:21 gpio_dm0[11] 3.72177 -12 *91:19 gpio_analog_pol[11] 3.72177 -13 *91:17 gpio_analog_sel[11] 3.72177 -14 *91:15 gpio_holdover[11] 3.72177 -15 *91:13 gpio_vtrip_sel[11] 3.72177 -16 *91:11 gpio_ib_mode_sel[11] 3.72177 -17 *91:9 gpio_oeb[11] 3.72177 +1 gpio_loopback_zero[11] *91:9 20.8541 +2 *91:9 *91:11 3 +3 *91:11 *91:13 3 +4 *91:13 *91:15 10.8036 +5 *91:15 *91:17 5.875 +6 *91:17 *91:31 13.826 +7 *91:31 *91:35 6.41 +8 *91:35 *91:37 3 +9 *91:37 gpio_slow_sel[11] 17.2202 +10 *91:37 gpio_analog_en[11] 3.5416 +11 *91:35 gpio_dm0[11] 3.5416 +12 *91:31 gpio_analog_pol[11] 0.1316 +13 *91:17 gpio_analog_sel[11] 3.5416 +14 *91:15 gpio_holdover[11] 3.5416 +15 *91:13 gpio_vtrip_sel[11] 3.5416 +16 *91:11 gpio_ib_mode_sel[11] 3.5416 +17 *91:9 gpio_oeb[11] 3.5416 *END -*D_NET *92 0.0139289 +*D_NET *92 0.0117475 *CONN *P gpio_oeb[12] O *P gpio_ib_mode_sel[12] O @@ -1434,42 +1434,36 @@ resetb_l I 1 gpio_oeb[12] 2.97619e-05 2 gpio_ib_mode_sel[12] 1.654e-05 3 gpio_vtrip_sel[12] 6.91475e-05 -4 gpio_holdover[12] 7.96216e-05 -5 gpio_analog_sel[12] 9.67346e-05 -6 gpio_analog_pol[12] 6.70544e-05 -7 gpio_dm0[12] 6.62459e-05 -8 gpio_analog_en[12] 0.000114429 -9 gpio_slow_sel[12] 0.000563194 +4 gpio_holdover[12] 6.32676e-05 +5 gpio_analog_sel[12] 8.18913e-05 +6 gpio_analog_pol[12] 6.20101e-05 +7 gpio_dm0[12] 5.77619e-05 +8 gpio_analog_en[12] 0.000106452 +9 gpio_slow_sel[12] 0.000819586 10 gpio_loopback_zero[12] 0.000915762 -11 *92:29 0.000750539 -12 *92:27 0.000172164 -13 *92:25 0.000328724 -14 *92:23 0.000452205 -15 *92:21 0.000562029 -16 *92:19 0.000520799 +11 *92:29 0.00105049 +12 *92:27 0.000261158 +13 *92:25 0.000629068 +14 *92:23 0.000806663 +15 *92:21 0.000649727 +16 *92:19 0.000514994 17 *92:13 0.000275164 18 *92:9 0.0011081 -19 gpio_analog_pol[12] gpio_inp_dis[12] 1.55929e-05 -20 gpio_analog_pol[12] gpio_out[12] 4.7145e-05 -21 gpio_analog_sel[12] gpio_dm2[12] 1.74922e-05 -22 gpio_holdover[12] gpio_dm2[12] 1.68933e-05 -23 gpio_holdover[12] gpio_out[12] 2.45075e-05 +19 gpio_analog_en[12] gpio_dm1[12] 0 +20 gpio_analog_pol[12] gpio_inp_dis[12] 2.05378e-05 +21 gpio_analog_sel[12] gpio_dm2[12] 2.22795e-05 +22 gpio_holdover[12] gpio_dm2[12] 2.16806e-05 +23 gpio_holdover[12] gpio_out[12] 2.46985e-05 24 gpio_slow_sel[12] gpio_dm1[12] 0.000543358 -25 gpio_slow_sel[12] gpio_out[12] 0.00120816 -26 *92:9 *137:9 0.000297081 -27 *92:19 *137:9 0.000233599 -28 *92:21 gpio_out[12] 0.000176959 -29 *92:21 *137:9 0.000948342 -30 *92:23 gpio_out[12] 0.000476658 -31 *92:23 *137:9 0.0002588 -32 *92:23 *137:11 0.000223886 -33 *92:25 gpio_dm1[12] 0.000223886 -34 *92:25 gpio_out[12] 0.0011787 -35 *92:25 *137:11 0.0009964 -36 *92:27 gpio_dm1[12] 0.000210743 -37 *92:27 gpio_out[12] 0.000206401 -38 *92:29 gpio_dm1[12] 0.000210743 -39 *92:29 gpio_out[12] 0.000225295 +25 *92:9 *137:9 0.000297081 +26 *92:19 *137:9 0.000233599 +27 *92:21 *137:9 0.000942314 +28 *92:23 *137:9 0.0002588 +29 *92:23 *137:11 0.000223886 +30 *92:25 gpio_dm1[12] 0.000223886 +31 *92:25 *137:11 0.0009964 +32 *92:27 gpio_dm1[12] 0.000210743 +33 *92:29 gpio_dm1[12] 0.000210743 *RES 1 gpio_loopback_zero[12] *92:9 20.8541 2 *92:9 *92:13 6.41 @@ -1529,7 +1523,7 @@ resetb_l I 22 *93:24 3.1066e-05 23 gpio_analog_pol[13] gpio_inp_dis[13] 2.14465e-05 24 gpio_ib_mode_sel[13] gpio_oeb[13] 2.06255e-05 -25 gpio_ib_mode_sel[13] *234:11 0.000614291 +25 gpio_ib_mode_sel[13] *245:11 0.000614291 26 *93:33 gpio_inp_dis[13] 0.000120211 27 *93:45 gpio_inp_dis[13] 0.0002652 28 *93:61 gpio_inp_dis[13] 0.000259595 @@ -1598,7 +1592,7 @@ resetb_l I 23 gpio_analog_pol[14] gpio_inp_dis[14] 2.14465e-05 24 gpio_ib_mode_sel[14] gpio_oeb[14] 2.39886e-05 25 *94:13 gpio_inp_dis[14] 0.000268775 -26 *94:13 *235:9 0.00096358 +26 *94:13 *246:9 0.00096358 27 *94:47 gpio_inp_dis[14] 0.000940814 *RES 1 gpio_loopback_zero[14] *94:13 11.3602 @@ -1654,7 +1648,7 @@ resetb_l I 13 *95:83 0.00091287 14 gpio_analog_pol[15] gpio_inp_dis[15] 0.0010624 15 gpio_ib_mode_sel[15] gpio_inp_dis[15] 0.000255335 -16 gpio_ib_mode_sel[15] *236:9 0.00298245 +16 gpio_ib_mode_sel[15] *247:9 0.00298245 17 gpio_out[15] gpio_inp_dis[15] 0.0009686 *RES 1 gpio_loopback_zero[15] gpio_ib_mode_sel[15] 15.9531 @@ -1702,7 +1696,7 @@ resetb_l I 14 gpio_analog_pol[16] gpio_inp_dis[16] 0.0010624 15 gpio_ib_mode_sel[16] gpio_inp_dis[16] 0.000208314 16 gpio_ib_mode_sel[16] gpio_oeb[16] 0 -17 gpio_ib_mode_sel[16] *237:11 0.00105222 +17 gpio_ib_mode_sel[16] *248:11 0.00105222 18 gpio_out[16] gpio_inp_dis[16] 0.000780998 *RES 1 gpio_loopback_zero[16] gpio_ib_mode_sel[16] 14.8115 @@ -1848,7 +1842,7 @@ resetb_l I 14 *99:41 0.000745807 15 gpio_analog_pol[19] gpio_inp_dis[19] 0.0012031 16 gpio_ib_mode_sel[19] gpio_inp_dis[19] 0.000140702 -17 gpio_ib_mode_sel[19] *240:9 0.00331363 +17 gpio_ib_mode_sel[19] *251:9 0.00331363 18 gpio_out[19] gpio_inp_dis[19] 0.000734097 *RES 1 gpio_loopback_zero[19] gpio_ib_mode_sel[19] 15.7478 @@ -2011,7 +2005,7 @@ resetb_l I 16 gpio_analog_sel[21] gpio_inp_dis[21] 0.000225219 17 gpio_dm2[21] gpio_inp_dis[21] 0.000225219 18 gpio_ib_mode_sel[21] gpio_inp_dis[21] 0.000402912 -19 gpio_ib_mode_sel[21] *242:9 0.00270392 +19 gpio_ib_mode_sel[21] *253:9 0.00270392 20 gpio_vtrip_sel[21] gpio_inp_dis[21] 0.000225219 21 *102:37 gpio_inp_dis[21] 0.000825017 *RES @@ -2064,7 +2058,7 @@ resetb_l I 17 gpio_dm2[22] gpio_inp_dis[22] 0.000225219 18 gpio_out[22] gpio_inp_dis[22] 0.000780998 19 *103:11 gpio_inp_dis[22] 0.000265091 -20 *103:11 *243:9 0.00284463 +20 *103:11 *254:9 0.00284463 *RES 1 gpio_loopback_zero[22] *103:11 14.8422 2 *103:11 gpio_ib_mode_sel[22] 0.473214 @@ -2130,818 +2124,902 @@ resetb_l I 13 *104:93 gpio_slow_sel[23] 6.04884 *END -*D_NET *105 0.0116129 +*D_NET *105 0.0145599 *CONN -*P gpio_dm2[24] O -*P gpio_slow_sel[24] O -*P gpio_dm1[24] O -*P gpio_analog_en[24] O +*P gpio_analog_sel[24] O *P gpio_dm0[24] O +*P gpio_analog_en[24] O +*P gpio_slow_sel[24] O *P gpio_analog_pol[24] O -*P gpio_analog_sel[24] O *P gpio_holdover[24] O -*P gpio_out[24] O *P gpio_vtrip_sel[24] O *P gpio_ib_mode_sel[24] O +*P gpio_oeb[24] O *P gpio_loopback_zero[24] I *CAP -1 gpio_dm2[24] 8.14032e-05 -2 gpio_slow_sel[24] 0.000470403 -3 gpio_dm1[24] 3.08271e-05 -4 gpio_analog_en[24] 2.25357e-05 -5 gpio_dm0[24] 1.54496e-05 -6 gpio_analog_pol[24] 2.50544e-05 -7 gpio_analog_sel[24] 3.50957e-05 -8 gpio_holdover[24] 1.52483e-05 -9 gpio_out[24] 3.39346e-05 -10 gpio_vtrip_sel[24] 2.92343e-05 -11 gpio_ib_mode_sel[24] 1.03439e-05 -12 gpio_loopback_zero[24] 0.00176851 -13 *105:117 0.000784861 -14 *105:107 0.000468744 -15 *105:97 0.000332463 -16 *105:87 0.000869335 -17 *105:77 0.00093846 -18 *105:61 0.000457501 -19 *105:51 0.000322941 -20 *105:41 0.000601196 -21 *105:31 0.000605817 -22 *105:21 0.00193329 -23 gpio_analog_pol[24] gpio_inp_dis[24] 2.14382e-05 -24 *105:21 gpio_inp_dis[24] 7.41173e-05 -25 *105:21 gpio_oeb[24] 2.71351e-05 -26 *105:21 *245:13 0.00124341 -27 *105:41 gpio_inp_dis[24] 0.000274226 -28 *105:77 gpio_inp_dis[24] 0.000119923 +1 gpio_analog_sel[24] 6.40486e-05 +2 gpio_dm0[24] 8.59918e-05 +3 gpio_analog_en[24] 4.77694e-05 +4 gpio_slow_sel[24] 0.000742224 +5 gpio_analog_pol[24] 2.50544e-05 +6 gpio_holdover[24] 4.53159e-05 +7 gpio_vtrip_sel[24] 4.64878e-05 +8 gpio_ib_mode_sel[24] 0.000109664 +9 gpio_oeb[24] 0.000206273 +10 gpio_loopback_zero[24] 0.00165045 +11 *105:87 0.000904038 +12 *105:85 0.000307369 +13 *105:75 0.00078352 +14 *105:71 0.00107922 +15 *105:55 0.00096882 +16 *105:43 0.000672108 +17 *105:21 0.000420143 +18 *105:19 0.0018208 +19 gpio_analog_en[24] gpio_dm1[24] 0 +20 gpio_analog_pol[24] gpio_inp_dis[24] 2.14382e-05 +21 gpio_analog_sel[24] gpio_dm2[24] 1.39049e-05 +22 gpio_dm0[24] gpio_inp_dis[24] 0 +23 gpio_holdover[24] gpio_dm2[24] 1.9254e-05 +24 gpio_holdover[24] gpio_out[24] 1.65147e-05 +25 gpio_slow_sel[24] gpio_dm1[24] 0.000165221 +26 *105:19 *138:15 0.00265318 +27 *105:19 *268:17 0.000498301 +28 *105:55 *138:15 0.00029666 +29 *105:71 gpio_dm2[24] 7.27605e-06 +30 *105:71 gpio_out[24] 3.30249e-05 +31 *105:71 *138:15 0.000108016 +32 *105:71 *138:39 0.000175226 +33 *105:75 gpio_dm1[24] 0.000112898 +34 *105:75 *138:39 0.000197779 +35 *105:85 gpio_dm1[24] 0.000133872 +36 *105:87 gpio_dm1[24] 0.000128021 *RES -1 gpio_loopback_zero[24] *105:21 18.7415 -2 *105:21 gpio_ib_mode_sel[24] 3.5416 -3 *105:21 *105:31 3 -4 *105:31 gpio_vtrip_sel[24] 3.5416 -5 *105:31 *105:41 8.33929 -6 *105:41 gpio_out[24] 3.5416 -7 *105:41 *105:51 2.58929 -8 *105:51 gpio_holdover[24] 3.5416 -9 *105:51 *105:61 3 -10 *105:61 *105:77 12.62 -11 *105:77 gpio_analog_sel[24] 0.1316 -12 *105:77 *105:87 17.0886 -13 *105:87 gpio_analog_pol[24] 3.5416 -14 *105:87 *105:97 3 -15 *105:97 gpio_dm0[24] 3.5416 -16 *105:97 *105:107 3 -17 *105:107 gpio_analog_en[24] 3.5416 -18 *105:107 *105:117 5.46429 -19 *105:117 gpio_dm1[24] 3.5416 -20 *105:117 gpio_slow_sel[24] 11.8809 -21 *105:61 gpio_dm2[24] 4.14938 +1 gpio_loopback_zero[24] *105:19 18.7104 +2 *105:19 *105:21 1.93304 +3 *105:21 gpio_oeb[24] 6.5416 +4 *105:21 gpio_ib_mode_sel[24] 4.14938 +5 *105:19 *105:43 1.19196 +6 *105:43 gpio_vtrip_sel[24] 3.5416 +7 *105:43 *105:55 14.2136 +8 *105:55 gpio_holdover[24] 0.1316 +9 *105:55 *105:71 8.34985 +10 *105:71 *105:75 16.977 +11 *105:75 gpio_analog_pol[24] 3.5416 +12 *105:75 *105:85 3 +13 *105:85 *105:87 3 +14 *105:87 gpio_slow_sel[24] 18.2916 +15 *105:87 gpio_analog_en[24] 3.5416 +16 *105:85 gpio_dm0[24] 4.14938 +17 *105:71 gpio_analog_sel[24] 0.234217 *END -*D_NET *106 0.0132149 +*D_NET *106 0.0182003 *CONN -*P gpio_ib_mode_sel[25] O +*P gpio_oeb[25] O *P gpio_slow_sel[25] O -*P gpio_dm1[25] O *P gpio_analog_en[25] O *P gpio_dm0[25] O *P gpio_analog_pol[25] O *P gpio_analog_sel[25] O -*P gpio_dm2[25] O *P gpio_holdover[25] O -*P gpio_out[25] O *P gpio_vtrip_sel[25] O +*P gpio_ib_mode_sel[25] O *P gpio_loopback_zero[25] I *CAP -1 gpio_ib_mode_sel[25] 8.97385e-05 -2 gpio_slow_sel[25] 0.000555934 -3 gpio_dm1[25] 9.71363e-05 -4 gpio_analog_en[25] 4.71023e-05 -5 gpio_dm0[25] 5.48336e-05 -6 gpio_analog_pol[25] 4.11338e-05 -7 gpio_analog_sel[25] 2.92343e-05 -8 gpio_dm2[25] 1.54496e-05 -9 gpio_holdover[25] 1.52483e-05 -10 gpio_out[25] 3.39346e-05 -11 gpio_vtrip_sel[25] 3.30128e-05 -12 gpio_loopback_zero[25] 0.00202975 -13 *106:121 0.00101066 -14 *106:103 0.000578305 -15 *106:89 0.000391976 -16 *106:75 0.000910787 -17 *106:63 0.000897937 -18 *106:53 0.000340604 -19 *106:43 0.0003148 -20 *106:33 0.000585002 -21 *106:23 0.000675597 -22 *106:9 0.00234798 -23 gpio_analog_pol[25] gpio_inp_dis[25] 2.75168e-05 -24 gpio_ib_mode_sel[25] gpio_oeb[25] 1.33458e-05 -25 *106:9 *246:9 0.00107415 -26 *106:23 gpio_inp_dis[25] 0.000327497 -27 *106:23 gpio_oeb[25] 1.61892e-05 -28 *106:33 gpio_inp_dis[25] 0.000294392 -29 *106:75 gpio_inp_dis[25] 0.000365645 +1 gpio_oeb[25] 6.94619e-05 +2 gpio_slow_sel[25] 0.000483619 +3 gpio_analog_en[25] 9.03204e-05 +4 gpio_dm0[25] 5.08175e-05 +5 gpio_analog_pol[25] 9.56069e-05 +6 gpio_analog_sel[25] 0.000136777 +7 gpio_holdover[25] 4.15387e-05 +8 gpio_vtrip_sel[25] 5.03007e-05 +9 gpio_ib_mode_sel[25] 2.74673e-05 +10 gpio_loopback_zero[25] 0.000872621 +11 *106:83 0.000637964 +12 *106:73 0.000178866 +13 *106:63 0.00059315 +14 *106:53 0.00083752 +15 *106:41 0.00086008 +16 *106:29 0.000764195 +17 *106:19 0.000356389 +18 *106:13 0.00110843 +19 gpio_analog_en[25] gpio_dm1[25] 0 +20 gpio_analog_pol[25] gpio_dm1[25] 2.47179e-05 +21 gpio_analog_pol[25] gpio_inp_dis[25] 1.83414e-05 +22 gpio_analog_sel[25] gpio_dm2[25] 1.58549e-05 +23 gpio_holdover[25] gpio_dm2[25] 1.27529e-05 +24 gpio_holdover[25] gpio_out[25] 1.83414e-05 +25 gpio_holdover[25] *139:17 5.69869e-06 +26 gpio_slow_sel[25] gpio_dm1[25] 0.000479119 +27 gpio_slow_sel[25] *268:17 0.00116212 +28 *106:13 *139:17 0.00253317 +29 *106:13 *268:17 0.00329767 +30 *106:41 *269:17 0.000271935 +31 *106:53 gpio_out[25] 2.74284e-05 +32 *106:53 *139:17 0.000216208 +33 *106:53 *268:17 0.000492573 +34 *106:63 gpio_dm1[25] 0.000222002 +35 *106:63 *268:17 0.00115005 +36 *106:73 gpio_dm1[25] 0.000259595 +37 *106:73 *268:17 0.000239015 +38 *106:83 gpio_dm1[25] 0.000259595 +39 *106:83 *268:17 0.000239015 *RES -1 gpio_loopback_zero[25] *106:9 43.4255 -2 *106:9 *106:23 11.1536 -3 *106:23 gpio_vtrip_sel[25] 0.1316 -4 *106:23 *106:33 11.7493 -5 *106:33 gpio_out[25] 3.5416 -6 *106:33 *106:43 2.58929 -7 *106:43 gpio_holdover[25] 3.5416 -8 *106:43 *106:53 3 -9 *106:53 gpio_dm2[25] 3.5416 -10 *106:53 *106:63 3 -11 *106:63 gpio_analog_sel[25] 3.5416 -12 *106:63 *106:75 17.0886 -13 *106:75 gpio_analog_pol[25] 0.167633 -14 *106:75 *106:89 3.92465 -15 *106:89 gpio_dm0[25] 3.70845 -16 *106:89 *106:103 0.579667 -17 *106:103 gpio_analog_en[25] 3.68025 -18 *106:103 *106:121 1.23062 -19 *106:121 gpio_dm1[25] 3.72177 -20 *106:121 gpio_slow_sel[25] 5.2101 -21 *106:9 gpio_ib_mode_sel[25] 4.57285 +1 gpio_loopback_zero[25] *106:13 14.0267 +2 *106:13 *106:19 6.34571 +3 *106:19 gpio_ib_mode_sel[25] 3.49033 +4 *106:19 *106:29 3 +5 *106:29 gpio_vtrip_sel[25] 3.5416 +6 *106:29 *106:41 14.2136 +7 *106:41 gpio_holdover[25] 0.1316 +8 *106:41 *106:53 4.6931 +9 *106:53 gpio_analog_sel[25] 3.72177 +10 *106:53 *106:63 2.4252 +11 *106:63 gpio_analog_pol[25] 3.72177 +12 *106:63 *106:73 0.551467 +13 *106:73 gpio_dm0[25] 3.72177 +14 *106:73 *106:83 0.551467 +15 *106:83 gpio_analog_en[25] 3.72177 +16 *106:83 gpio_slow_sel[25] 6.14697 +17 *106:13 gpio_oeb[25] 0.240483 *END -*D_NET *107 0.0132237 +*D_NET *107 0.0188122 *CONN *P gpio_slow_sel[26] O -*P gpio_dm1[26] O *P gpio_analog_en[26] O -*P gpio_dm0[26] O *P gpio_analog_pol[26] O +*P gpio_dm0[26] O *P gpio_analog_sel[26] O -*P gpio_dm2[26] O *P gpio_holdover[26] O -*P gpio_out[26] O *P gpio_vtrip_sel[26] O *P gpio_ib_mode_sel[26] O +*P gpio_oeb[26] O *P gpio_loopback_zero[26] I *CAP -1 gpio_slow_sel[26] 0.000538976 -2 gpio_dm1[26] 6.61623e-05 -3 gpio_analog_en[26] 5.26029e-05 -4 gpio_dm0[26] 3.38864e-05 -5 gpio_analog_pol[26] 7.4754e-05 -6 gpio_analog_sel[26] 9.03204e-05 -7 gpio_dm2[26] 6.02931e-05 -8 gpio_holdover[26] 2.1397e-05 -9 gpio_out[26] 4.18671e-05 -10 gpio_vtrip_sel[26] 3.67571e-05 -11 gpio_ib_mode_sel[26] 7.388e-05 -12 gpio_loopback_zero[26] 0.00173308 -13 *107:115 0.000915943 -14 *107:105 0.000553268 -15 *107:95 0.000413606 -16 *107:85 0.000924499 -17 *107:75 0.000874699 -18 *107:65 0.000365639 -19 *107:53 0.000339225 -20 *107:41 0.000600988 -21 *107:31 0.00058593 -22 *107:19 0.00193399 -23 gpio_analog_pol[26] gpio_inp_dis[26] 2.14382e-05 -24 gpio_ib_mode_sel[26] gpio_oeb[26] 1.78312e-05 -25 *107:19 gpio_inp_dis[26] 0.000172947 -26 *107:19 *247:9 0.00137228 -27 *107:41 gpio_inp_dis[26] 0.0002652 -28 *107:65 gpio_inp_dis[26] 0.000265632 -29 *107:75 gpio_inp_dis[26] 0.000239015 -30 *107:85 gpio_inp_dis[26] 0.000537636 +1 gpio_slow_sel[26] 0.000540014 +2 gpio_analog_en[26] 0.000112978 +3 gpio_analog_pol[26] 0.000199254 +4 gpio_dm0[26] 2.75234e-05 +5 gpio_analog_sel[26] 0.000133114 +6 gpio_holdover[26] 9.71647e-05 +7 gpio_vtrip_sel[26] 0.000199874 +8 gpio_ib_mode_sel[26] 1.80123e-05 +9 gpio_oeb[26] 3.55291e-05 +10 gpio_loopback_zero[26] 0.00149468 +11 *107:101 0.000728523 +12 *107:81 0.00029356 +13 *107:77 0.000451905 +14 *107:67 0.000590353 +15 *107:57 0.000596737 +16 *107:29 0.000265632 +17 *107:27 0.000563907 +18 *107:19 0.00169445 +19 gpio_analog_pol[26] gpio_inp_dis[26] 1.55929e-05 +20 gpio_analog_sel[26] gpio_dm2[26] 3.10602e-05 +21 gpio_holdover[26] gpio_dm2[26] 3.09262e-05 +22 gpio_holdover[26] gpio_out[26] 1.76295e-05 +23 gpio_holdover[26] *268:15 9.98954e-05 +24 gpio_slow_sel[26] gpio_dm1[26] 0.000253843 +25 gpio_slow_sel[26] *268:17 0.00116212 +26 gpio_vtrip_sel[26] *268:9 0 +27 *107:19 *269:17 0.00317569 +28 *107:27 *270:17 0.000395611 +29 *107:57 *140:13 0.00115541 +30 *107:57 *268:17 7.51179e-05 +31 *107:57 *269:17 5.07995e-05 +32 *107:57 *270:17 0.000975242 +33 *107:67 *140:13 0.000147971 +34 *107:67 *140:27 0.000126965 +35 *107:67 *268:17 0.000484067 +36 *107:77 gpio_dm1[26] 0.000246644 +37 *107:77 *140:27 0.000544812 +38 *107:77 *268:17 0.00140114 +39 *107:101 gpio_dm1[26] 0.000139478 +40 *107:101 *268:17 0.000239015 *RES -1 gpio_loopback_zero[26] *107:19 18.2999 -2 *107:19 gpio_ib_mode_sel[26] 4.36749 -3 *107:19 *107:31 2.29911 -4 *107:31 gpio_vtrip_sel[26] 3.5416 -5 *107:31 *107:41 8.33929 -6 *107:41 gpio_out[26] 3.5416 -7 *107:41 *107:53 5.99929 -8 *107:53 gpio_holdover[26] 0.1316 -9 *107:53 *107:65 4.18863 -10 *107:65 gpio_dm2[26] 3.72177 -11 *107:65 *107:75 0.551467 -12 *107:75 gpio_analog_sel[26] 3.72177 -13 *107:75 *107:85 2.4252 -14 *107:85 gpio_analog_pol[26] 3.72177 -15 *107:85 *107:95 0.551467 -16 *107:95 gpio_dm0[26] 3.72177 -17 *107:95 *107:105 0.551467 -18 *107:105 gpio_analog_en[26] 3.72177 -19 *107:105 *107:115 0.983867 -20 *107:115 gpio_dm1[26] 3.72177 -21 *107:115 gpio_slow_sel[26] 5.2101 +1 gpio_loopback_zero[26] *107:19 14.4896 +2 *107:19 gpio_oeb[26] 0.311767 +3 *107:19 *107:27 0.551467 +4 *107:27 *107:29 0.227167 +5 *107:29 gpio_ib_mode_sel[26] 0.1316 +6 *107:29 gpio_vtrip_sel[26] 9.9516 +7 *107:27 *107:57 6.26447 +8 *107:57 gpio_holdover[26] 3.72177 +9 *107:57 *107:67 1.05593 +10 *107:67 gpio_analog_sel[26] 3.72177 +11 *107:67 *107:77 2.92967 +12 *107:77 *107:81 3.63717 +13 *107:81 gpio_dm0[26] 0.1316 +14 *107:81 gpio_analog_pol[26] 9.9516 +15 *107:77 *107:101 0.551467 +16 *107:101 gpio_analog_en[26] 3.72177 +17 *107:101 gpio_slow_sel[26] 6.14697 *END -*D_NET *108 0.0130475 +*D_NET *108 0.0164965 *CONN -*P gpio_slow_sel[27] O -*P gpio_dm1[27] O *P gpio_analog_en[27] O +*P gpio_slow_sel[27] O *P gpio_dm0[27] O *P gpio_analog_pol[27] O *P gpio_analog_sel[27] O -*P gpio_dm2[27] O *P gpio_holdover[27] O -*P gpio_out[27] O *P gpio_vtrip_sel[27] O *P gpio_ib_mode_sel[27] O +*P gpio_oeb[27] O *P gpio_loopback_zero[27] I *CAP -1 gpio_slow_sel[27] 0.000469885 -2 gpio_dm1[27] 5.40879e-05 -3 gpio_analog_en[27] 1.96863e-05 -4 gpio_dm0[27] 1.54496e-05 -5 gpio_analog_pol[27] 2.50544e-05 -6 gpio_analog_sel[27] 4.2403e-05 -7 gpio_dm2[27] 2.38968e-05 -8 gpio_holdover[27] 2.34608e-05 -9 gpio_out[27] 4.19776e-05 -10 gpio_vtrip_sel[27] 4.2403e-05 -11 gpio_ib_mode_sel[27] 3.22332e-05 -12 gpio_loopback_zero[27] 0.00161248 -13 *108:117 0.000974729 -14 *108:97 0.000624879 -15 *108:87 0.000332463 -16 *108:77 0.000885617 -17 *108:67 0.000894825 -18 *108:57 0.00034091 -19 *108:47 0.000331153 -20 *108:37 0.000609239 -21 *108:27 0.000618986 -22 *108:17 0.00179915 -23 gpio_analog_pol[27] gpio_inp_dis[27] 2.14382e-05 -24 gpio_ib_mode_sel[27] gpio_oeb[27] 8.39203e-06 -25 *108:17 gpio_inp_dis[27] 0.000223608 -26 *108:17 gpio_oeb[27] 6.85458e-06 -27 *108:17 *248:13 0.00228004 -28 *108:37 gpio_inp_dis[27] 0.00029666 -29 *108:77 gpio_inp_dis[27] 0.000395558 +1 gpio_analog_en[27] 0.000115475 +2 gpio_slow_sel[27] 0.000563341 +3 gpio_dm0[27] 2.33552e-05 +4 gpio_analog_pol[27] 3.49781e-05 +5 gpio_analog_sel[27] 5.43571e-05 +6 gpio_holdover[27] 2.85574e-05 +7 gpio_vtrip_sel[27] 4.2403e-05 +8 gpio_ib_mode_sel[27] 2.41898e-05 +9 gpio_oeb[27] 0.000207694 +10 gpio_loopback_zero[27] 0.000509337 +11 *108:91 0.000781909 +12 *108:81 0.000289026 +13 *108:71 0.0008874 +14 *108:61 0.00106156 +15 *108:51 0.00091353 +16 *108:41 0.00076445 +17 *108:31 0.000330221 +18 *108:9 0.000868626 +19 gpio_analog_en[27] *268:9 0 +20 gpio_analog_pol[27] gpio_inp_dis[27] 1.65147e-05 +21 gpio_analog_sel[27] gpio_dm2[27] 1.39049e-05 +22 gpio_holdover[27] gpio_out[27] 2.14382e-05 +23 gpio_holdover[27] *269:15 2.57599e-05 +24 gpio_slow_sel[27] gpio_dm1[27] 8.98876e-06 +25 gpio_slow_sel[27] *268:9 0 +26 gpio_slow_sel[27] *269:17 0.000795435 +27 gpio_slow_sel[27] *270:17 0.000786744 +28 *108:9 *270:17 0.00305675 +29 *108:9 *271:17 0.0030611 +30 *108:31 *270:17 0.000265906 +31 *108:31 *271:17 0.000251363 +32 *108:41 *269:9 0 +33 *108:51 *269:9 0 +34 *108:51 *271:17 0.000271935 +35 *108:61 *268:9 0 +36 *108:61 *269:9 0 +37 *108:71 *268:9 0 +38 *108:71 *269:17 0.000420283 +39 *108:81 *268:9 0 +40 *108:91 *268:9 0 *RES -1 gpio_loopback_zero[27] *108:17 18.0747 -2 *108:17 gpio_ib_mode_sel[27] 3.5416 -3 *108:17 *108:27 3 -4 *108:27 gpio_vtrip_sel[27] 3.5416 -5 *108:27 *108:37 8.33929 -6 *108:37 gpio_out[27] 3.5416 -7 *108:37 *108:47 2.58929 -8 *108:47 gpio_holdover[27] 3.5416 -9 *108:47 *108:57 3 -10 *108:57 gpio_dm2[27] 3.5416 -11 *108:57 *108:67 3 -12 *108:67 gpio_analog_sel[27] 3.5416 -13 *108:67 *108:77 13.6786 -14 *108:77 gpio_analog_pol[27] 3.5416 -15 *108:77 *108:87 3 -16 *108:87 gpio_dm0[27] 3.5416 -17 *108:87 *108:97 3 -18 *108:97 gpio_analog_en[27] 3.5416 -19 *108:97 *108:117 9.03521 -20 *108:117 gpio_dm1[27] 3.63325 -21 *108:117 gpio_slow_sel[27] 5.06832 +1 gpio_loopback_zero[27] *108:9 9.78633 +2 *108:9 gpio_oeb[27] 4.11578 +3 *108:9 *108:31 8.33538 +4 *108:31 gpio_ib_mode_sel[27] 3.5416 +5 *108:31 *108:41 3 +6 *108:41 gpio_vtrip_sel[27] 3.5416 +7 *108:41 *108:51 10.8036 +8 *108:51 gpio_holdover[27] 3.5416 +9 *108:51 *108:61 5.875 +10 *108:61 gpio_analog_sel[27] 3.5416 +11 *108:61 *108:71 13.6786 +12 *108:71 gpio_analog_pol[27] 3.5416 +13 *108:71 *108:81 3 +14 *108:81 gpio_dm0[27] 3.5416 +15 *108:81 *108:91 1.91518 +16 *108:91 gpio_slow_sel[27] 24.6489 +17 *108:91 gpio_analog_en[27] 4.75142 *END -*D_NET *109 0.0120355 +*D_NET *109 0.0173357 *CONN +*P gpio_oeb[28] O +*P gpio_ib_mode_sel[28] O *P gpio_slow_sel[28] O -*P gpio_dm1[28] O *P gpio_analog_en[28] O *P gpio_dm0[28] O *P gpio_analog_pol[28] O *P gpio_analog_sel[28] O -*P gpio_dm2[28] O *P gpio_holdover[28] O -*P gpio_out[28] O -*P gpio_ib_mode_sel[28] O *P gpio_vtrip_sel[28] O *P gpio_loopback_zero[28] I *CAP -1 gpio_slow_sel[28] 0.000470403 -2 gpio_dm1[28] 3.08271e-05 -3 gpio_analog_en[28] 2.25357e-05 -4 gpio_dm0[28] 1.54496e-05 -5 gpio_analog_pol[28] 2.50544e-05 -6 gpio_analog_sel[28] 2.86753e-05 -7 gpio_dm2[28] 1.81346e-05 -8 gpio_holdover[28] 1.52483e-05 -9 gpio_out[28] 3.39346e-05 -10 gpio_ib_mode_sel[28] 0.000182257 -11 gpio_vtrip_sel[28] 2.41285e-05 -12 gpio_loopback_zero[28] 0.00179944 -13 *109:123 0.000776721 -14 *109:113 0.000460603 -15 *109:103 0.000340604 -16 *109:93 0.000893757 -17 *109:83 0.000951202 -18 *109:61 0.000397112 -19 *109:49 0.0003148 -20 *109:39 0.000593055 -21 *109:27 0.000604403 -22 *109:19 0.00182357 -23 gpio_analog_pol[28] gpio_inp_dis[28] 2.14382e-05 -24 gpio_ib_mode_sel[28] gpio_oeb[28] 2.17773e-05 -25 *109:19 gpio_inp_dis[28] 0.000189962 -26 *109:19 *249:13 0.00115271 -27 *109:39 gpio_inp_dis[28] 0.000274226 -28 *109:83 gpio_inp_dis[28] 0.000187834 -29 *109:93 gpio_inp_dis[28] 0.000365645 +1 gpio_oeb[28] 0.000212878 +2 gpio_ib_mode_sel[28] 3.46032e-05 +3 gpio_slow_sel[28] 0.000658476 +4 gpio_analog_en[28] 6.48013e-05 +5 gpio_dm0[28] 3.1139e-05 +6 gpio_analog_pol[28] 4.99847e-05 +7 gpio_analog_sel[28] 0.000164339 +8 gpio_holdover[28] 4.69208e-05 +9 gpio_vtrip_sel[28] 4.46519e-05 +10 gpio_loopback_zero[28] 0.00146233 +11 *109:107 0.000300851 +12 *109:83 0.000828759 +13 *109:73 0.000243676 +14 *109:63 0.000542693 +15 *109:49 0.000797111 +16 *109:37 0.000853509 +17 *109:23 0.0007781 +18 *109:17 0.00168968 +19 gpio_analog_en[28] gpio_dm1[28] 0 +20 gpio_analog_pol[28] gpio_dm1[28] 1.41003e-05 +21 gpio_analog_pol[28] gpio_inp_dis[28] 1.08929e-05 +22 gpio_analog_pol[28] *142:31 1.6084e-05 +23 gpio_analog_sel[28] gpio_dm2[28] 5.6936e-05 +24 gpio_holdover[28] gpio_dm2[28] 1.39049e-05 +25 gpio_holdover[28] gpio_out[28] 1.65147e-05 +26 gpio_oeb[28] *270:9 0 +27 gpio_slow_sel[28] gpio_dm1[28] 0.000435134 +28 gpio_slow_sel[28] *269:9 0 +29 gpio_slow_sel[28] *270:17 0.000440045 +30 *109:17 *271:17 0.00328106 +31 *109:23 *271:17 0.0003057 +32 *109:37 *269:9 0 +33 *109:37 *270:9 0 +34 *109:37 *271:17 0.00024232 +35 *109:49 gpio_dm2[28] 3.77372e-05 +36 *109:49 gpio_out[28] 2.9745e-06 +37 *109:49 *142:13 0.000283811 +38 *109:49 *142:31 0.000220836 +39 *109:49 *270:15 0 +40 *109:49 *270:17 0.00049861 +41 *109:63 *142:31 0.00102923 +42 *109:63 *270:17 0.00115608 +43 *109:73 gpio_dm1[28] 0.000239392 +44 *109:73 *269:9 0 +45 *109:83 gpio_dm1[28] 0.000229844 +46 *109:83 *269:9 0 *RES -1 gpio_loopback_zero[28] *109:19 14.933 -2 *109:19 gpio_vtrip_sel[28] 0.1316 -3 *109:19 *109:27 3.41 -4 *109:27 gpio_ib_mode_sel[28] 6.5416 -5 *109:27 *109:39 8.33929 -6 *109:39 gpio_out[28] 3.5416 -7 *109:39 *109:49 2.58929 -8 *109:49 gpio_holdover[28] 3.5416 -9 *109:49 *109:61 6.41 -10 *109:61 gpio_dm2[28] 0.1316 -11 *109:61 *109:83 11.7931 -12 *109:83 gpio_analog_sel[28] 3.5416 -13 *109:83 *109:93 13.6786 -14 *109:93 gpio_analog_pol[28] 3.5416 -15 *109:93 *109:103 3 -16 *109:103 gpio_dm0[28] 3.5416 -17 *109:103 *109:113 3 -18 *109:113 gpio_analog_en[28] 3.5416 -19 *109:113 *109:123 5.46429 -20 *109:123 gpio_dm1[28] 3.5416 -21 *109:123 gpio_slow_sel[28] 11.8809 +1 gpio_loopback_zero[28] *109:17 14.3212 +2 *109:17 *109:23 0.741817 +3 *109:23 gpio_vtrip_sel[28] 0.167633 +4 *109:23 *109:37 17.6236 +5 *109:37 gpio_holdover[28] 0.1316 +6 *109:37 *109:49 4.83723 +7 *109:49 gpio_analog_sel[28] 3.8659 +8 *109:49 *109:63 6.13443 +9 *109:63 gpio_analog_pol[28] 0.203667 +10 *109:63 *109:73 6.41 +11 *109:73 gpio_dm0[28] 3.61367 +12 *109:73 *109:83 3 +13 *109:83 gpio_analog_en[28] 3.61367 +14 *109:83 gpio_slow_sel[28] 17.7559 +15 *109:17 *109:107 0.285917 +16 *109:107 gpio_ib_mode_sel[28] 0.167633 +17 *109:107 gpio_oeb[28] 9.9516 *END -*D_NET *110 0.0128699 +*D_NET *110 0.0184554 *CONN *P gpio_slow_sel[29] O -*P gpio_dm1[29] O *P gpio_analog_en[29] O -*P gpio_dm0[29] O *P gpio_analog_pol[29] O +*P gpio_dm0[29] O *P gpio_analog_sel[29] O -*P gpio_dm2[29] O *P gpio_holdover[29] O -*P gpio_out[29] O *P gpio_vtrip_sel[29] O *P gpio_ib_mode_sel[29] O +*P gpio_oeb[29] O *P gpio_loopback_zero[29] I *CAP -1 gpio_slow_sel[29] 0.000555934 -2 gpio_dm1[29] 6.61623e-05 -3 gpio_analog_en[29] 6.28011e-05 -4 gpio_dm0[29] 1.54496e-05 -5 gpio_analog_pol[29] 3.27482e-05 -6 gpio_analog_sel[29] 5.16326e-05 -7 gpio_dm2[29] 2.7811e-05 -8 gpio_holdover[29] 2.73661e-05 -9 gpio_out[29] 5.60892e-05 -10 gpio_vtrip_sel[29] 5.16326e-05 -11 gpio_ib_mode_sel[29] 2.10318e-05 -12 gpio_loopback_zero[29] 0.00168529 -13 *110:117 0.000932901 -14 *110:107 0.000619079 -15 *110:95 0.00041225 -16 *110:83 0.000678274 -17 *110:71 0.000651313 -18 *110:61 0.000230712 -19 *110:51 0.000212297 -20 *110:41 0.000410119 -21 *110:31 0.000423632 -22 *110:21 0.0018118 -23 gpio_analog_pol[29] gpio_inp_dis[29] 2.14382e-05 -24 *110:21 gpio_inp_dis[29] 0.000101284 -25 *110:21 gpio_oeb[29] 3.11708e-05 -26 *110:21 *250:17 0.0012148 -27 *110:31 gpio_inp_dis[29] 0.000229844 -28 *110:41 gpio_inp_dis[29] 0.000668384 -29 *110:51 gpio_inp_dis[29] 0.000198472 -30 *110:61 gpio_inp_dis[29] 0.000233255 -31 *110:71 gpio_inp_dis[29] 0.000229844 -32 *110:83 gpio_inp_dis[29] 0.000905046 +1 gpio_slow_sel[29] 0.000511643 +2 gpio_analog_en[29] 0.000112978 +3 gpio_analog_pol[29] 0.000193613 +4 gpio_dm0[29] 3.00227e-05 +5 gpio_analog_sel[29] 0.000165001 +6 gpio_holdover[29] 0.000161187 +7 gpio_vtrip_sel[29] 0.000206186 +8 gpio_ib_mode_sel[29] 1.90727e-05 +9 gpio_oeb[29] 4.14237e-05 +10 gpio_loopback_zero[29] 0.00149661 +11 *110:101 0.000688646 +12 *110:81 0.000290418 +13 *110:77 0.000440192 +14 *110:63 0.000612925 +15 *110:53 0.000593238 +16 *110:29 0.000292358 +17 *110:27 0.000544701 +18 *110:19 0.00172212 +19 gpio_analog_pol[29] gpio_inp_dis[29] 1.55929e-05 +20 gpio_analog_pol[29] *270:9 0 +21 gpio_analog_sel[29] gpio_dm2[29] 5.5025e-05 +22 gpio_holdover[29] gpio_dm2[29] 5.46373e-05 +23 gpio_holdover[29] gpio_out[29] 3.69404e-05 +24 gpio_slow_sel[29] gpio_dm1[29] 0.000473082 +25 gpio_slow_sel[29] *268:9 0.000102742 +26 gpio_slow_sel[29] *269:9 0.000102742 +27 gpio_slow_sel[29] *270:9 0.000205484 +28 gpio_slow_sel[29] *272:17 0.00115608 +29 gpio_slow_sel[29] *277:9 0 +30 gpio_vtrip_sel[29] *271:9 0 +31 gpio_vtrip_sel[29] *271:15 0 +32 *110:19 *272:17 0.00160118 +33 *110:27 *273:9 0.000395611 +34 *110:53 *143:13 0.0011827 +35 *110:53 *272:17 0.000113423 +36 *110:53 *273:9 0.000969214 +37 *110:63 *143:13 0.000267347 +38 *110:63 *143:31 0.0002373 +39 *110:63 *272:17 0.000264652 +40 *110:77 gpio_dm1[29] 0.000458539 +41 *110:77 *143:31 0.000778137 +42 *110:77 *272:17 0.00136405 +43 *110:101 gpio_dm1[29] 0.000259595 +44 *110:101 *272:17 0.000239015 *RES -1 gpio_loopback_zero[29] *110:21 18.7853 -2 *110:21 gpio_ib_mode_sel[29] 3.61367 -3 *110:21 *110:31 3 -4 *110:31 gpio_vtrip_sel[29] 3.61367 -5 *110:31 *110:41 8.33929 -6 *110:41 gpio_out[29] 3.61367 -7 *110:41 *110:51 2.58929 -8 *110:51 gpio_holdover[29] 3.61367 -9 *110:51 *110:61 3 -10 *110:61 gpio_dm2[29] 3.61367 -11 *110:61 *110:71 3 -12 *110:71 gpio_analog_sel[29] 3.61367 -13 *110:71 *110:83 14.2143 -14 *110:83 gpio_analog_pol[29] 3.5416 -15 *110:83 *110:95 6.41 -16 *110:95 gpio_dm0[29] 0.1316 -17 *110:95 *110:107 4.18863 -18 *110:107 gpio_analog_en[29] 3.72177 -19 *110:107 *110:117 0.983867 -20 *110:117 gpio_dm1[29] 3.72177 -21 *110:117 gpio_slow_sel[29] 5.2101 +1 gpio_loopback_zero[29] *110:19 13.9475 +2 *110:19 gpio_oeb[29] 0.311767 +3 *110:19 *110:27 0.551467 +4 *110:27 *110:29 0.227167 +5 *110:29 gpio_ib_mode_sel[29] 0.1316 +6 *110:29 gpio_vtrip_sel[29] 9.9516 +7 *110:27 *110:53 6.02633 +8 *110:53 gpio_holdover[29] 3.8659 +9 *110:53 *110:63 1.05593 +10 *110:63 gpio_analog_sel[29] 3.8659 +11 *110:63 *110:77 3.1678 +12 *110:77 *110:81 3.63717 +13 *110:81 gpio_dm0[29] 0.1316 +14 *110:81 gpio_analog_pol[29] 9.9516 +15 *110:77 *110:101 0.551467 +16 *110:101 gpio_analog_en[29] 3.72177 +17 *110:101 gpio_slow_sel[29] 6.14697 *END -*D_NET *111 0.0116002 +*D_NET *111 0.0135714 *CONN +*P gpio_oeb[2] O *P gpio_ib_mode_sel[2] O *P gpio_vtrip_sel[2] O *P gpio_holdover[2] O *P gpio_analog_sel[2] O -*P gpio_analog_en[2] O -*P gpio_slow_sel[2] O *P gpio_dm0[2] O *P gpio_analog_pol[2] O -*P gpio_oeb[2] O +*P gpio_analog_en[2] O +*P gpio_slow_sel[2] O *P gpio_loopback_zero[2] I *CAP -1 gpio_ib_mode_sel[2] 2.38044e-05 -2 gpio_vtrip_sel[2] 4.24177e-05 -3 gpio_holdover[2] 4.64181e-05 -4 gpio_analog_sel[2] 5.43619e-05 -5 gpio_analog_en[2] 4.18636e-05 -6 gpio_slow_sel[2] 0.000737178 -7 gpio_dm0[2] 0.00018432 -8 gpio_analog_pol[2] 6.37674e-05 -9 gpio_oeb[2] 7.44641e-05 -10 gpio_loopback_zero[2] 0.00106906 -11 *111:75 0.000901053 -12 *111:59 0.000592462 -13 *111:45 0.00105469 -14 *111:39 0.00107652 -15 *111:37 0.00092325 -16 *111:35 0.000764464 -17 *111:33 0.000346962 -18 *111:19 0.0013041 -19 gpio_analog_en[2] gpio_dm1[2] 0 -20 gpio_analog_pol[2] gpio_inp_dis[2] 1.0024e-05 -21 gpio_analog_sel[2] gpio_dm2[2] 1.39027e-05 -22 gpio_holdover[2] gpio_dm2[2] 1.54231e-05 -23 gpio_holdover[2] gpio_out[2] 1.65123e-05 -24 *111:19 *138:13 0.00114566 -25 *111:37 *138:13 0.00029666 -26 *111:45 gpio_inp_dis[2] 9.33184e-06 -27 *111:45 *138:15 0.000420283 -28 *111:59 gpio_dm1[2] 0.000371286 +1 gpio_oeb[2] 0.000138149 +2 gpio_ib_mode_sel[2] 7.82064e-05 +3 gpio_vtrip_sel[2] 0.000143399 +4 gpio_holdover[2] 0.000122627 +5 gpio_analog_sel[2] 0.000120959 +6 gpio_dm0[2] 1.45791e-05 +7 gpio_analog_pol[2] 0.000198023 +8 gpio_analog_en[2] 9.16159e-05 +9 gpio_slow_sel[2] 0.00084017 +10 gpio_loopback_zero[2] 0.000889563 +11 *111:51 0.000284181 +12 *111:29 0.00104503 +13 *111:27 0.000856825 +14 *111:21 0.00105189 +15 *111:19 0.000742657 +16 *111:17 0.000633888 +17 *111:15 0.000336989 +18 *111:13 0.0011571 +19 gpio_analog_en[2] gpio_dm1[2] 2.04272e-05 +20 gpio_analog_pol[2] gpio_inp_dis[2] 1.83579e-05 +21 gpio_analog_sel[2] gpio_dm2[2] 2.77401e-05 +22 gpio_analog_sel[2] *144:13 1.61637e-05 +23 gpio_holdover[2] gpio_out[2] 3.32475e-05 +24 gpio_holdover[2] *144:13 2.75746e-05 +25 gpio_holdover[2] *144:31 2.98373e-05 +26 gpio_slow_sel[2] gpio_dm1[2] 0.000128038 +27 *111:13 gpio_out[2] 0.000620219 +28 *111:13 *144:13 0.00111899 +29 *111:15 *144:13 0.000259595 +30 *111:17 *144:13 0.000259595 +31 *111:19 *144:13 0.000937649 +32 *111:21 *144:13 0.000245757 +33 *111:21 *144:31 3.29185e-05 +34 *111:27 gpio_dm1[2] 0.000501648 +35 *111:27 *144:31 0.000282115 +36 *111:29 gpio_dm1[2] 0.000265632 *RES -1 gpio_loopback_zero[2] *111:19 24.4099 -2 *111:19 gpio_oeb[2] 0.257717 -3 *111:19 *111:33 6.2475 -4 *111:33 *111:35 3 -5 *111:35 *111:37 10.8036 -6 *111:37 *111:39 5.875 -7 *111:39 *111:45 16.8993 -8 *111:45 gpio_analog_pol[2] 0.262417 -9 *111:45 *111:59 7.61273 -10 *111:59 gpio_dm0[2] 0.743383 -11 *111:59 *111:75 5.39035 -12 *111:75 gpio_slow_sel[2] 17.2202 -13 *111:75 gpio_analog_en[2] 3.5416 -14 *111:39 gpio_analog_sel[2] 3.5416 -15 *111:37 gpio_holdover[2] 3.5416 -16 *111:35 gpio_vtrip_sel[2] 3.5416 -17 *111:33 gpio_ib_mode_sel[2] 3.5416 +1 gpio_loopback_zero[2] *111:13 7.80607 +2 *111:13 *111:15 0.551467 +3 *111:15 *111:17 0.551467 +4 *111:17 *111:19 1.92073 +5 *111:19 *111:21 1.05593 +6 *111:21 *111:27 3.1678 +7 *111:27 *111:29 0.551467 +8 *111:29 gpio_slow_sel[2] 6.14697 +9 *111:29 gpio_analog_en[2] 3.72177 +10 *111:27 *111:51 3.63717 +11 *111:51 gpio_analog_pol[2] 9.9516 +12 *111:51 gpio_dm0[2] 0.1316 +13 *111:21 gpio_analog_sel[2] 3.8659 +14 *111:19 gpio_holdover[2] 3.8659 +15 *111:17 gpio_vtrip_sel[2] 3.8659 +16 *111:15 gpio_ib_mode_sel[2] 3.8659 +17 *111:13 gpio_oeb[2] 3.8659 *END -*D_NET *112 0.0122899 +*D_NET *112 0.0138423 *CONN *P gpio_slow_sel[30] O -*P gpio_dm1[30] O *P gpio_analog_en[30] O *P gpio_dm0[30] O *P gpio_analog_pol[30] O *P gpio_analog_sel[30] O -*P gpio_dm2[30] O *P gpio_holdover[30] O -*P gpio_out[30] O *P gpio_vtrip_sel[30] O *P gpio_ib_mode_sel[30] O +*P gpio_oeb[30] O *P gpio_loopback_zero[30] I *CAP -1 gpio_slow_sel[30] 0.000470403 -2 gpio_dm1[30] 3.08271e-05 -3 gpio_analog_en[30] 2.25357e-05 -4 gpio_dm0[30] 1.54496e-05 -5 gpio_analog_pol[30] 3.33678e-05 -6 gpio_analog_sel[30] 3.72972e-05 -7 gpio_dm2[30] 2.7149e-05 -8 gpio_holdover[30] 2.34608e-05 -9 gpio_out[30] 4.19776e-05 -10 gpio_vtrip_sel[30] 4.28401e-05 -11 gpio_ib_mode_sel[30] 0.000164789 -12 gpio_loopback_zero[30] 0.00163718 -13 *112:115 0.000784861 -14 *112:105 0.000460603 -15 *112:95 0.000332463 -16 *112:85 0.00089393 -17 *112:75 0.000897859 -18 *112:65 0.000435043 -19 *112:49 0.000413893 -20 *112:37 0.000609239 -21 *112:27 0.000510348 -22 *112:15 0.00184733 -23 gpio_analog_pol[30] gpio_inp_dis[30] 1.65147e-05 -24 gpio_ib_mode_sel[30] gpio_oeb[30] 1.30543e-05 -25 *112:15 gpio_inp_dis[30] 0.000527657 -26 *112:15 *251:13 0.00114338 -27 *112:37 gpio_inp_dis[30] 0.00029666 -28 *112:65 gpio_inp_dis[30] 0.000139478 -29 *112:85 gpio_inp_dis[30] 0.000420283 +1 gpio_slow_sel[30] 0.000755947 +2 gpio_analog_en[30] 5.03007e-05 +3 gpio_dm0[30] 3.00227e-05 +4 gpio_analog_pol[30] 4.41848e-05 +5 gpio_analog_sel[30] 7.18898e-05 +6 gpio_holdover[30] 2.08707e-05 +7 gpio_vtrip_sel[30] 2.92343e-05 +8 gpio_ib_mode_sel[30] 1.85183e-05 +9 gpio_oeb[30] 6.11185e-05 +10 gpio_loopback_zero[30] 0.000760302 +11 *112:103 0.000960684 +12 *112:93 0.000347036 +13 *112:83 0.000906695 +14 *112:69 0.00111591 +15 *112:45 0.000924423 +16 *112:33 0.00074314 +17 *112:23 0.000335532 +18 *112:11 0.000983998 +19 gpio_analog_pol[30] gpio_inp_dis[30] 1.33887e-05 +20 gpio_analog_sel[30] gpio_dm2[30] 3.62878e-06 +21 gpio_holdover[30] gpio_out[30] 1.83414e-05 +22 gpio_slow_sel[30] *271:9 0 +23 gpio_slow_sel[30] *272:17 0.0002652 +24 *112:11 *145:13 0.0011479 +25 *112:11 *273:9 0.00288298 +26 *112:23 *272:9 0 +27 *112:33 *272:9 0 +28 *112:45 *145:13 0.00021712 +29 *112:45 *271:9 0 +30 *112:45 *272:9 0 +31 *112:69 gpio_dm2[30] 8.19374e-05 +32 *112:69 gpio_out[30] 3.79653e-06 +33 *112:69 *145:13 0.000229636 +34 *112:69 *145:29 0.000124274 +35 *112:69 *271:9 0 +36 *112:69 *272:17 0.000318592 +37 *112:83 *271:9 0 +38 *112:83 *272:17 0.000375714 +39 *112:93 *271:9 0 +40 *112:103 *271:9 0 *RES -1 gpio_loopback_zero[30] *112:15 17.2784 -2 *112:15 gpio_ib_mode_sel[30] 5.93892 -3 *112:15 *112:27 0.727679 -4 *112:27 gpio_vtrip_sel[30] 3.5416 -5 *112:27 *112:37 8.33929 -6 *112:37 gpio_out[30] 3.5416 -7 *112:37 *112:49 5.99929 -8 *112:49 gpio_holdover[30] 0.1316 -9 *112:49 *112:65 7.8258 -10 *112:65 gpio_dm2[30] 0.1316 -11 *112:65 *112:75 6.41 -12 *112:75 gpio_analog_sel[30] 3.5416 -13 *112:75 *112:85 13.6786 -14 *112:85 gpio_analog_pol[30] 3.5416 -15 *112:85 *112:95 3 -16 *112:95 gpio_dm0[30] 3.5416 -17 *112:95 *112:105 3 -18 *112:105 gpio_analog_en[30] 3.5416 -19 *112:105 *112:115 5.46429 -20 *112:115 gpio_dm1[30] 3.5416 -21 *112:115 gpio_slow_sel[30] 11.8809 +1 gpio_loopback_zero[30] *112:11 12.8822 +2 *112:11 gpio_oeb[30] 0.167633 +3 *112:11 *112:23 6.41 +4 *112:23 gpio_ib_mode_sel[30] 3.5416 +5 *112:23 *112:33 3 +6 *112:33 gpio_vtrip_sel[30] 3.5416 +7 *112:33 *112:45 14.2136 +8 *112:45 gpio_holdover[30] 0.1316 +9 *112:45 *112:69 13.3835 +10 *112:69 gpio_analog_sel[30] 3.71315 +11 *112:69 *112:83 13.7098 +12 *112:83 gpio_analog_pol[30] 3.5416 +13 *112:83 *112:93 3 +14 *112:93 gpio_dm0[30] 3.5416 +15 *112:93 *112:103 3 +16 *112:103 gpio_analog_en[30] 3.5416 +17 *112:103 gpio_slow_sel[30] 17.2202 *END -*D_NET *113 0.0123978 +*D_NET *113 0.0219349 *CONN -*P gpio_slow_sel[31] O -*P gpio_dm1[31] O *P gpio_analog_en[31] O +*P gpio_slow_sel[31] O *P gpio_dm0[31] O *P gpio_analog_pol[31] O *P gpio_analog_sel[31] O -*P gpio_dm2[31] O *P gpio_holdover[31] O -*P gpio_out[31] O *P gpio_vtrip_sel[31] O *P gpio_ib_mode_sel[31] O +*P gpio_oeb[31] O *P gpio_loopback_zero[31] I *CAP -1 gpio_slow_sel[31] 0.000555934 -2 gpio_dm1[31] 6.61623e-05 -3 gpio_analog_en[31] 6.28011e-05 -4 gpio_dm0[31] 1.54496e-05 -5 gpio_analog_pol[31] 2.50544e-05 -6 gpio_analog_sel[31] 2.92343e-05 -7 gpio_dm2[31] 1.54496e-05 -8 gpio_holdover[31] 1.52483e-05 -9 gpio_out[31] 3.39346e-05 -10 gpio_vtrip_sel[31] 2.92343e-05 -11 gpio_ib_mode_sel[31] 2.10361e-05 -12 gpio_loopback_zero[31] 0.00143148 -13 *113:111 0.000915943 -14 *113:101 0.000602121 -15 *113:89 0.0004235 -16 *113:77 0.000885617 -17 *113:67 0.000889797 -18 *113:57 0.000340604 -19 *113:47 0.0003148 -20 *113:37 0.000593055 -21 *113:27 0.000613958 -22 *113:17 0.00161509 -23 gpio_analog_pol[31] gpio_inp_dis[31] 2.14382e-05 -24 gpio_ib_mode_sel[31] gpio_oeb[31] 1.31689e-05 -25 *113:17 gpio_inp_dis[31] 0.00015786 -26 *113:17 gpio_oeb[31] 1.40607e-05 -27 *113:17 *252:9 0.00205592 -28 *113:37 gpio_inp_dis[31] 0.000274226 -29 *113:77 gpio_inp_dis[31] 0.000365645 -30 *113:101 gpio_inp_dis[31] 0 +1 gpio_analog_en[31] 0.000302674 +2 gpio_slow_sel[31] 0.000437309 +3 gpio_dm0[31] 0.000110199 +4 gpio_analog_pol[31] 0.00012325 +5 gpio_analog_sel[31] 0.000143902 +6 gpio_holdover[31] 0.000123227 +7 gpio_vtrip_sel[31] 7.70944e-05 +8 gpio_ib_mode_sel[31] 4.23336e-05 +9 gpio_oeb[31] 3.81108e-05 +10 gpio_loopback_zero[31] 0.00144613 +11 *113:93 0.00124928 +12 *113:77 0.000890549 +13 *113:67 0.00083247 +14 *113:57 0.000860448 +15 *113:47 0.000993011 +16 *113:35 0.000911965 +17 *113:27 0.000529264 +18 *113:19 0.00172771 +19 gpio_analog_en[31] gpio_dm1[31] 0.000403502 +20 gpio_analog_en[31] *272:9 0 +21 gpio_analog_en[31] *273:9 0.000116242 +22 gpio_analog_pol[31] gpio_inp_dis[31] 2.93812e-05 +23 gpio_analog_sel[31] gpio_dm2[31] 2.468e-05 +24 gpio_holdover[31] gpio_dm2[31] 2.29736e-05 +25 gpio_holdover[31] gpio_out[31] 6.41261e-05 +26 gpio_slow_sel[31] *272:9 0 +27 gpio_slow_sel[31] *273:9 0.000251371 +28 *113:19 *146:13 0.00169365 +29 *113:19 *273:9 0.000712947 +30 *113:27 *273:9 0.000395611 +31 *113:35 *273:9 0.000395611 +32 *113:47 *268:9 0.000101558 +33 *113:47 *269:9 0.000101558 +34 *113:47 *270:9 0.000141237 +35 *113:47 *271:9 0.000152826 +36 *113:47 *272:9 0.000330656 +37 *113:47 *273:9 0.000931621 +38 *113:47 *277:9 0 +39 *113:57 *270:9 0.000100018 +40 *113:57 *271:9 0.000108225 +41 *113:57 *272:9 0.000234157 +42 *113:57 *273:9 0.000490095 +43 *113:57 *277:9 0 +44 *113:67 *268:9 0.000169524 +45 *113:67 *269:9 0.000169524 +46 *113:67 *270:9 0.000235757 +47 *113:67 *271:9 0.000255101 +48 *113:67 *272:9 0.000551942 +49 *113:67 *273:9 0.00116815 +50 *113:67 *277:9 0 +51 *113:77 *273:9 0.000239015 +52 *113:77 *277:9 0 +53 *113:93 gpio_dm1[31] 2.81849e-05 +54 *113:93 *268:9 0.000110392 +55 *113:93 *269:9 0.000110392 +56 *113:93 *270:9 0.000153522 +57 *113:93 *271:9 0.000166118 +58 *113:93 *272:9 0.000179708 +59 *113:93 *273:9 0.00075661 +60 *113:93 *277:9 0 *RES -1 gpio_loopback_zero[31] *113:17 17.6542 -2 *113:17 gpio_ib_mode_sel[31] 3.5416 -3 *113:17 *113:27 3 -4 *113:27 gpio_vtrip_sel[31] 3.5416 -5 *113:27 *113:37 8.33929 -6 *113:37 gpio_out[31] 3.5416 -7 *113:37 *113:47 2.58929 -8 *113:47 gpio_holdover[31] 3.5416 -9 *113:47 *113:57 3 -10 *113:57 gpio_dm2[31] 3.5416 -11 *113:57 *113:67 3 -12 *113:67 gpio_analog_sel[31] 3.5416 -13 *113:67 *113:77 13.6786 -14 *113:77 gpio_analog_pol[31] 3.5416 -15 *113:77 *113:89 6.41 -16 *113:89 gpio_dm0[31] 0.1316 -17 *113:89 *113:101 4.18863 -18 *113:101 gpio_analog_en[31] 3.72177 -19 *113:101 *113:111 0.983867 -20 *113:111 gpio_dm1[31] 3.72177 -21 *113:111 gpio_slow_sel[31] 5.2101 +1 gpio_loopback_zero[31] *113:19 13.6342 +2 *113:19 gpio_oeb[31] 0.311767 +3 *113:19 *113:27 0.551467 +4 *113:27 gpio_ib_mode_sel[31] 0.311767 +5 *113:27 *113:35 0.551467 +6 *113:35 gpio_vtrip_sel[31] 0.311767 +7 *113:35 *113:47 5.52187 +8 *113:47 gpio_holdover[31] 3.8659 +9 *113:47 *113:57 1.05593 +10 *113:57 gpio_analog_sel[31] 3.8659 +11 *113:57 *113:67 2.4252 +12 *113:67 gpio_analog_pol[31] 3.8659 +13 *113:67 *113:77 0.551467 +14 *113:77 gpio_dm0[31] 3.8659 +15 *113:77 *113:93 8.78695 +16 *113:93 gpio_slow_sel[31] 11.2693 +17 *113:93 gpio_analog_en[31] 10.6889 *END -*D_NET *114 0.0133597 +*D_NET *114 0.016244 *CONN -*P gpio_holdover[32] O *P gpio_slow_sel[32] O -*P gpio_dm1[32] O *P gpio_analog_en[32] O *P gpio_dm0[32] O *P gpio_analog_pol[32] O *P gpio_analog_sel[32] O -*P gpio_dm2[32] O -*P gpio_out[32] O +*P gpio_holdover[32] O *P gpio_vtrip_sel[32] O *P gpio_ib_mode_sel[32] O +*P gpio_oeb[32] O *P gpio_loopback_zero[32] I *CAP -1 gpio_holdover[32] 8.7221e-05 -2 gpio_slow_sel[32] 0.000625683 -3 gpio_dm1[32] 2.485e-05 -4 gpio_analog_en[32] 2.25357e-05 -5 gpio_dm0[32] 1.54496e-05 -6 gpio_analog_pol[32] 3.33678e-05 -7 gpio_analog_sel[32] 4.2403e-05 -8 gpio_dm2[32] 2.38968e-05 -9 gpio_out[32] 4.19776e-05 -10 gpio_vtrip_sel[32] 7.77742e-05 -11 gpio_ib_mode_sel[32] 3.96897e-05 -12 gpio_loopback_zero[32] 0.00180543 -13 *114:109 0.000926023 -14 *114:97 0.000452462 -15 *114:87 0.000332463 -16 *114:77 0.00089393 -17 *114:67 0.000902965 -18 *114:57 0.000349051 -19 *114:55 0.000394913 -20 *114:45 0.00056974 -21 *114:31 0.000662336 -22 *114:17 0.00204703 -23 gpio_analog_pol[32] gpio_inp_dis[32] 1.65147e-05 -24 *114:17 gpio_inp_dis[32] 0.000206392 -25 *114:17 gpio_oeb[32] 2.95395e-05 -26 *114:17 *253:13 0.001777 -27 *114:31 gpio_inp_dis[32] 0.000148221 -28 *114:45 gpio_inp_dis[32] 0.000390585 -29 *114:77 gpio_inp_dis[32] 0.000420283 +1 gpio_slow_sel[32] 0.000780934 +2 gpio_analog_en[32] 4.35238e-05 +3 gpio_dm0[32] 2.7811e-05 +4 gpio_analog_pol[32] 4.74527e-05 +5 gpio_analog_sel[32] 5.64334e-05 +6 gpio_holdover[32] 7.91627e-05 +7 gpio_vtrip_sel[32] 7.70944e-05 +8 gpio_ib_mode_sel[32] 4.20388e-05 +9 gpio_oeb[32] 5.67225e-05 +10 gpio_loopback_zero[32] 0.00169122 +11 *114:95 0.000921877 +12 *114:85 0.000230712 +13 *114:75 0.000591614 +14 *114:65 0.00101317 +15 *114:51 0.00135315 +16 *114:41 0.00105739 +17 *114:31 0.000536576 +18 *114:17 0.00201811 +19 gpio_analog_en[32] gpio_dm1[32] 0 +20 gpio_analog_pol[32] gpio_inp_dis[32] 2.14382e-05 +21 gpio_analog_sel[32] gpio_dm2[32] 2.29736e-05 +22 gpio_holdover[32] gpio_out[32] 4.68195e-05 +23 gpio_holdover[32] *147:19 2.51889e-05 +24 gpio_slow_sel[32] gpio_dm1[32] 0.000442731 +25 gpio_slow_sel[32] *271:9 0 +26 gpio_slow_sel[32] *277:9 0 +27 *114:17 *147:19 0.00260049 +28 *114:31 *147:19 0.000131079 +29 *114:41 *147:19 0.000129194 +30 *114:51 *147:19 0.000497744 +31 *114:51 *277:9 0 +32 *114:65 *147:19 0.00011908 +33 *114:65 *277:9 0 +34 *114:75 gpio_dm1[32] 0.000204608 +35 *114:75 *147:31 0.000914594 +36 *114:75 *271:9 0 +37 *114:85 gpio_dm1[32] 0.000229844 +38 *114:85 *271:9 0 +39 *114:95 gpio_dm1[32] 0.000233255 +40 *114:95 *271:9 0 *RES -1 gpio_loopback_zero[32] *114:17 15.2017 -2 *114:17 gpio_ib_mode_sel[32] 0.254583 -3 *114:17 *114:31 4.19255 -4 *114:31 gpio_vtrip_sel[32] 3.72177 -5 *114:31 *114:45 5.1255 -6 *114:45 gpio_out[32] 0.1316 -7 *114:45 *114:55 5.99929 -8 *114:55 *114:57 3 -9 *114:57 gpio_dm2[32] 3.5416 -10 *114:57 *114:67 3 -11 *114:67 gpio_analog_sel[32] 3.5416 -12 *114:67 *114:77 13.6786 -13 *114:77 gpio_analog_pol[32] 3.5416 -14 *114:77 *114:87 3 -15 *114:87 gpio_dm0[32] 3.5416 -16 *114:87 *114:97 3 -17 *114:97 gpio_analog_en[32] 3.5416 -18 *114:97 *114:109 8.87429 -19 *114:109 gpio_dm1[32] 0.1316 -20 *114:109 gpio_slow_sel[32] 19.9877 -21 *114:55 gpio_holdover[32] 4.14938 +1 gpio_loopback_zero[32] *114:17 14.7755 +2 *114:17 gpio_oeb[32] 0.253017 +3 *114:17 *114:31 4.11422 +4 *114:31 gpio_ib_mode_sel[32] 3.72177 +5 *114:31 *114:41 0.551467 +6 *114:41 gpio_vtrip_sel[32] 3.72177 +7 *114:41 *114:51 1.92073 +8 *114:51 gpio_holdover[32] 3.72177 +9 *114:51 *114:65 4.62103 +10 *114:65 gpio_analog_sel[32] 0.203667 +11 *114:65 *114:75 17.0886 +12 *114:75 gpio_analog_pol[32] 3.61367 +13 *114:75 *114:85 3 +14 *114:85 gpio_dm0[32] 3.61367 +15 *114:85 *114:95 3 +16 *114:95 gpio_analog_en[32] 3.61367 +17 *114:95 gpio_slow_sel[32] 29.1958 *END -*D_NET *115 0.0116845 +*D_NET *115 0.0169182 *CONN *P gpio_slow_sel[33] O -*P gpio_dm1[33] O -*P gpio_analog_en[33] O -*P gpio_dm0[33] O *P gpio_analog_pol[33] O +*P gpio_dm0[33] O +*P gpio_analog_en[33] O *P gpio_analog_sel[33] O -*P gpio_dm2[33] O *P gpio_holdover[33] O -*P gpio_out[33] O *P gpio_vtrip_sel[33] O *P gpio_ib_mode_sel[33] O +*P gpio_oeb[33] O *P gpio_loopback_zero[33] I *CAP -1 gpio_slow_sel[33] 0.000470403 -2 gpio_dm1[33] 3.08271e-05 -3 gpio_analog_en[33] 2.25357e-05 -4 gpio_dm0[33] 1.94805e-05 -5 gpio_analog_pol[33] 1.92946e-05 -6 gpio_analog_sel[33] 2.1312e-05 -7 gpio_dm2[33] 1.54496e-05 -8 gpio_holdover[33] 1.52483e-05 -9 gpio_out[33] 3.39346e-05 -10 gpio_vtrip_sel[33] 2.41285e-05 -11 gpio_ib_mode_sel[33] 3.6958e-05 -12 gpio_loopback_zero[33] 0.00200062 -13 *115:123 0.000784861 -14 *115:113 0.000468744 -15 *115:103 0.000344635 -16 *115:93 0.00086616 -17 *115:71 0.000868178 -18 *115:61 0.000332463 -19 *115:51 0.000306659 -20 *115:41 0.000593055 -21 *115:31 0.000598555 -22 *115:17 0.00218986 -23 gpio_analog_pol[33] gpio_inp_dis[33] 2.46032e-05 -24 gpio_ib_mode_sel[33] gpio_oeb[33] 4.5752e-05 -25 *115:17 gpio_inp_dis[33] 1.19602e-05 -26 *115:17 *254:13 0.000611472 -27 *115:93 gpio_inp_dis[33] 0.000927401 +1 gpio_slow_sel[33] 0.000728049 +2 gpio_analog_pol[33] 0.000191823 +3 gpio_dm0[33] 8.17443e-06 +4 gpio_analog_en[33] 2.48384e-05 +5 gpio_analog_sel[33] 5.05679e-05 +6 gpio_holdover[33] 4.69208e-05 +7 gpio_vtrip_sel[33] 2.94502e-05 +8 gpio_ib_mode_sel[33] 6.83692e-06 +9 gpio_oeb[33] 1.48837e-05 +10 gpio_loopback_zero[33] 0.00161153 +11 *115:101 0.000391662 +12 *115:85 0.000313025 +13 *115:81 0.00160311 +14 *115:69 0.00113899 +15 *115:57 0.000908133 +16 *115:47 0.000789028 +17 *115:31 0.000369522 +18 *115:19 0.00178085 +19 gpio_analog_en[33] gpio_dm1[33] 0 +20 gpio_analog_pol[33] gpio_inp_dis[33] 2.05271e-05 +21 gpio_analog_pol[33] *270:9 0 +22 gpio_analog_sel[33] gpio_dm2[33] 1.58549e-05 +23 gpio_holdover[33] gpio_dm2[33] 1.39049e-05 +24 gpio_holdover[33] gpio_out[33] 1.65147e-05 +25 gpio_slow_sel[33] gpio_dm1[33] 0.000447357 +26 gpio_slow_sel[33] *268:9 0.000169524 +27 gpio_slow_sel[33] *269:9 0.000169524 +28 gpio_slow_sel[33] *270:9 0.000339048 +29 *115:19 *148:15 0.00241231 +30 *115:31 *270:9 0 +31 *115:47 *148:15 0.0003057 +32 *115:57 *148:15 0.00029666 +33 *115:57 *270:9 0 +34 *115:69 *270:9 0 +35 *115:81 gpio_dm1[33] 0.000696121 +36 *115:81 *148:31 0.000985189 +37 *115:81 *268:9 0.000244794 +38 *115:81 *269:9 0.000244794 +39 *115:81 *270:9 0.000412754 +40 *115:101 gpio_dm1[33] 0.000120211 *RES -1 gpio_loopback_zero[33] *115:17 14.9165 -2 *115:17 gpio_ib_mode_sel[33] 0.243617 -3 *115:17 *115:31 6.24482 -4 *115:31 gpio_vtrip_sel[33] 3.5416 -5 *115:31 *115:41 8.33929 -6 *115:41 gpio_out[33] 3.5416 -7 *115:41 *115:51 2.58929 -8 *115:51 gpio_holdover[33] 3.5416 -9 *115:51 *115:61 3 -10 *115:61 gpio_dm2[33] 3.5416 -11 *115:61 *115:71 3 -12 *115:71 gpio_analog_sel[33] 3.5416 -13 *115:71 *115:93 13.9744 -14 *115:93 gpio_analog_pol[33] 0.1316 -15 *115:93 *115:103 6.41 -16 *115:103 gpio_dm0[33] 3.5416 -17 *115:103 *115:113 3 -18 *115:113 gpio_analog_en[33] 3.5416 -19 *115:113 *115:123 5.46429 -20 *115:123 gpio_dm1[33] 3.5416 -21 *115:123 gpio_slow_sel[33] 11.8809 +1 gpio_loopback_zero[33] *115:19 14.394 +2 *115:19 gpio_oeb[33] 0.1316 +3 *115:19 *115:31 9.82 +4 *115:31 gpio_ib_mode_sel[33] 0.1316 +5 *115:31 *115:47 0.955667 +6 *115:47 gpio_vtrip_sel[33] 0.1316 +7 *115:47 *115:57 14.2136 +8 *115:57 gpio_holdover[33] 3.5416 +9 *115:57 *115:69 9.285 +10 *115:69 gpio_analog_sel[33] 0.1316 +11 *115:69 *115:81 7.0713 +12 *115:81 *115:85 3.63717 +13 *115:85 gpio_analog_en[33] 0.1316 +14 *115:85 *115:101 0.955667 +15 *115:101 gpio_dm0[33] 0.1316 +16 *115:101 gpio_analog_pol[33] 9.9516 +17 *115:81 gpio_slow_sel[33] 6.14697 *END -*D_NET *116 0.0124729 +*D_NET *116 0.0141445 *CONN -*P gpio_analog_pol[34] O -*P gpio_analog_en[34] O *P gpio_slow_sel[34] O -*P gpio_dm1[34] O +*P gpio_analog_en[34] O *P gpio_dm0[34] O +*P gpio_analog_pol[34] O *P gpio_analog_sel[34] O -*P gpio_dm2[34] O *P gpio_holdover[34] O -*P gpio_out[34] O *P gpio_vtrip_sel[34] O *P gpio_ib_mode_sel[34] O +*P gpio_oeb[34] O *P gpio_loopback_zero[34] I *CAP -1 gpio_analog_pol[34] 8.86295e-05 -2 gpio_analog_en[34] 4.31355e-05 -3 gpio_slow_sel[34] 0.000555934 -4 gpio_dm1[34] 7.42535e-05 -5 gpio_dm0[34] 1.54496e-05 -6 gpio_analog_sel[34] 2.92343e-05 -7 gpio_dm2[34] 1.54496e-05 -8 gpio_holdover[34] 1.52483e-05 -9 gpio_out[34] 3.39346e-05 -10 gpio_vtrip_sel[34] 4.11091e-05 -11 gpio_ib_mode_sel[34] 3.05243e-05 -12 gpio_loopback_zero[34] 0.00174091 -13 *116:101 0.000990815 -14 *116:95 0.000578863 -15 *116:83 0.000344986 -16 *116:81 0.00093291 -17 *116:71 0.000873515 -18 *116:61 0.000332463 -19 *116:51 0.000322941 -20 *116:41 0.000601196 -21 *116:31 0.000618354 -22 *116:21 0.00192653 -23 gpio_analog_pol[34] gpio_inp_dis[34] 3.42534e-05 -24 gpio_ib_mode_sel[34] gpio_oeb[34] 1.70108e-05 -25 *116:21 gpio_inp_dis[34] 0.000186724 -26 *116:21 gpio_oeb[34] 5.96283e-06 -27 *116:21 *255:9 0.00135984 -28 *116:41 gpio_inp_dis[34] 0.000274226 -29 *116:81 gpio_inp_dis[34] 0.0003885 +1 gpio_slow_sel[34] 0.000705856 +2 gpio_analog_en[34] 5.99696e-05 +3 gpio_dm0[34] 3.51085e-05 +4 gpio_analog_pol[34] 7.67172e-05 +5 gpio_analog_sel[34] 7.91621e-05 +6 gpio_holdover[34] 7.88161e-05 +7 gpio_vtrip_sel[34] 7.28694e-05 +8 gpio_ib_mode_sel[34] 4.28634e-05 +9 gpio_oeb[34] 4.22361e-05 +10 gpio_loopback_zero[34] 0.00188301 +11 *116:109 0.000876098 +12 *116:95 0.000241046 +13 *116:81 0.000806563 +14 *116:67 0.00111001 +15 *116:53 0.000855151 +16 *116:39 0.000612713 +17 *116:23 0.000350109 +18 *116:9 0.00207232 +19 gpio_analog_en[34] gpio_dm1[34] 0 +20 gpio_analog_pol[34] gpio_dm1[34] 3.84336e-06 +21 gpio_analog_pol[34] gpio_inp_dis[34] 1.83414e-05 +22 gpio_analog_sel[34] gpio_dm2[34] 1.58549e-05 +23 gpio_dm0[34] gpio_dm1[34] 2.5853e-06 +24 gpio_holdover[34] gpio_out[34] 1.55929e-05 +25 gpio_holdover[34] *149:19 7.13887e-05 +26 gpio_slow_sel[34] gpio_dm1[34] 0.00045945 +27 gpio_slow_sel[34] *269:9 0 +28 gpio_vtrip_sel[34] *149:19 3.8906e-05 +29 *116:9 *149:19 0.00108785 +30 *116:9 *269:9 0 +31 *116:23 *269:9 0 +32 *116:39 *149:19 0.000248825 +33 *116:53 *149:19 0.000856983 +34 *116:67 *149:19 0.000179812 +35 *116:81 gpio_dm1[34] 0.000218778 +36 *116:81 *149:31 0.000375714 +37 *116:95 gpio_dm1[34] 0.00027798 +38 *116:109 gpio_dm1[34] 0.000271943 *RES -1 gpio_loopback_zero[34] *116:21 14.7685 -2 *116:21 gpio_ib_mode_sel[34] 0.1316 -3 *116:21 *116:31 6.41 -4 *116:31 gpio_vtrip_sel[34] 3.5416 -5 *116:31 *116:41 8.33929 -6 *116:41 gpio_out[34] 3.5416 -7 *116:41 *116:51 2.58929 -8 *116:51 gpio_holdover[34] 3.5416 -9 *116:51 *116:61 3 -10 *116:61 gpio_dm2[34] 3.5416 -11 *116:61 *116:71 3 -12 *116:71 gpio_analog_sel[34] 3.5416 -13 *116:71 *116:81 13.6786 -14 *116:81 *116:83 3 -15 *116:83 gpio_dm0[34] 3.5416 -16 *116:83 *116:95 6.61089 -17 *116:95 *116:101 4.58578 -18 *116:101 gpio_dm1[34] 3.72177 -19 *116:101 gpio_slow_sel[34] 5.2101 -20 *116:95 gpio_analog_en[34] 0.249883 -21 *116:81 gpio_analog_pol[34] 4.14938 +1 gpio_loopback_zero[34] *116:9 40.5639 +2 *116:9 gpio_oeb[34] 3.5416 +3 *116:9 *116:23 5.83522 +4 *116:23 gpio_ib_mode_sel[34] 0.259283 +5 *116:23 *116:39 4.19177 +6 *116:39 gpio_vtrip_sel[34] 3.69122 +7 *116:39 *116:53 1.85807 +8 *116:53 gpio_holdover[34] 3.71472 +9 *116:53 *116:67 1.11233 +10 *116:67 gpio_analog_sel[34] 3.68495 +11 *116:67 *116:81 2.39073 +12 *116:81 gpio_analog_pol[34] 3.69278 +13 *116:81 *116:95 0.579667 +14 *116:95 gpio_dm0[34] 3.67868 +15 *116:95 *116:109 0.579667 +16 *116:109 gpio_analog_en[34] 3.70688 +17 *116:109 gpio_slow_sel[34] 16.9608 *END -*D_NET *117 0.0139985 +*D_NET *117 0.0148271 *CONN *P gpio_slow_sel[35] O *P gpio_dm1[35] O @@ -2972,12 +3050,12 @@ resetb_l I 14 *117:117 0.00071809 15 *117:103 0.000534198 16 *117:89 0.00077871 -17 *117:75 0.000804989 -18 *117:65 0.000299804 -19 *117:55 0.000275779 -20 *117:45 0.000482831 -21 *117:31 0.000586958 -22 *117:19 0.00193392 +17 *117:75 0.000840948 +18 *117:65 0.000371723 +19 *117:55 0.000342562 +20 *117:45 0.000513654 +21 *117:31 0.000624984 +22 *117:19 0.00197195 23 gpio_analog_pol[35] gpio_inp_dis[35] 2.05271e-05 24 *117:19 gpio_inp_dis[35] 0.000113793 25 *117:19 gpio_oeb[35] 1.9968e-05 @@ -2985,10 +3063,12 @@ resetb_l I 27 *117:31 gpio_inp_dis[35] 0.000251706 28 *117:31 gpio_oeb[35] 3.88869e-06 29 *117:45 gpio_inp_dis[35] 0.000711471 -30 *117:55 gpio_inp_dis[35] 0.000207458 -31 *117:65 gpio_inp_dis[35] 0.000239015 -32 *117:75 gpio_inp_dis[35] 0.000239015 -33 *117:89 gpio_inp_dis[35] 0.000935449 +30 *117:45 *268:9 0.000208052 +31 *117:55 gpio_inp_dis[35] 0.000207458 +32 *117:65 gpio_inp_dis[35] 0.000239015 +33 *117:75 gpio_inp_dis[35] 0.000239015 +34 *117:89 gpio_inp_dis[35] 0.000935449 +35 *117:89 *268:9 0.000339048 *RES 1 gpio_loopback_zero[35] *117:19 14.6698 2 *117:19 gpio_ib_mode_sel[35] 0.1316 @@ -3013,7 +3093,7 @@ resetb_l I 21 *117:131 gpio_slow_sel[35] 5.14038 *END -*D_NET *118 0.0129384 +*D_NET *118 0.0130584 *CONN *P gpio_slow_sel[36] O *P gpio_dm1[36] O @@ -3040,8 +3120,8 @@ resetb_l I 10 gpio_vtrip_sel[36] 4.14696e-05 11 gpio_ib_mode_sel[36] 4.86051e-05 12 gpio_loopback_zero[36] 0.00222882 -13 *118:129 0.000945907 -14 *118:109 0.000661512 +13 *118:129 0.00100593 +14 *118:109 0.000721538 15 *118:93 0.000358224 16 *118:81 0.000885605 17 *118:71 0.000902953 @@ -3052,10 +3132,18 @@ resetb_l I 22 *118:19 0.00244008 23 gpio_analog_pol[36] gpio_inp_dis[36] 2.14382e-05 24 gpio_ib_mode_sel[36] gpio_oeb[36] 1.58549e-05 -25 *118:19 gpio_inp_dis[36] 0.000295258 -26 *118:19 *257:9 0.000865964 -27 *118:41 gpio_inp_dis[36] 0.00029666 -28 *118:81 gpio_inp_dis[36] 0.000370834 +25 gpio_slow_sel[36] *268:9 0 +26 *118:19 gpio_inp_dis[36] 0.000295258 +27 *118:19 *257:9 0.000865964 +28 *118:31 *268:9 0 +29 *118:41 gpio_inp_dis[36] 0.00029666 +30 *118:41 *268:9 0 +31 *118:51 *268:9 0 +32 *118:61 *268:9 0 +33 *118:71 *268:9 0 +34 *118:81 gpio_inp_dis[36] 0.000370834 +35 *118:81 *268:9 0 +36 *118:93 *268:9 0 *RES 1 gpio_loopback_zero[36] *118:19 14.9244 2 *118:19 gpio_ib_mode_sel[36] 0.201317 @@ -3325,15 +3413,15 @@ resetb_l I 22 gpio_holdover[3] gpio_dm2[3] 1.78416e-05 23 gpio_holdover[3] gpio_out[3] 2.05378e-05 24 gpio_slow_sel[3] gpio_dm1[3] 0.000479598 -25 *122:17 *139:9 0.00100765 -26 *122:19 *139:9 0.000263428 -27 *122:21 *139:9 0.000263428 -28 *122:23 *139:9 0.000889628 -29 *122:31 *139:9 0.000284046 -30 *122:31 *139:11 0.000280607 +25 *122:17 *150:9 0.00100765 +26 *122:19 *150:9 0.000263428 +27 *122:21 *150:9 0.000263428 +28 *122:23 *150:9 0.000889628 +29 *122:31 *150:9 0.000284046 +30 *122:31 *150:11 0.000280607 31 *122:39 gpio_dm1[3] 0.000232167 32 *122:39 gpio_dm2[3] 0 -33 *122:39 *139:11 0.000893243 +33 *122:39 *150:11 0.000893243 34 *122:41 gpio_dm1[3] 0.000265632 35 *122:43 gpio_dm1[3] 0.000259595 *RES @@ -3677,12 +3765,12 @@ resetb_l I 22 gpio_holdover[4] gpio_dm2[4] 2.01209e-05 23 gpio_holdover[4] gpio_out[4] 2.66049e-05 24 gpio_slow_sel[4] gpio_dm1[4] 0.000462683 -25 *127:9 *140:9 0.000411355 -26 *127:21 *140:9 0.000892501 -27 *127:23 *140:9 0.000289534 -28 *127:23 *140:11 0.000251875 +25 *127:9 *151:9 0.000411355 +26 *127:21 *151:9 0.000892501 +27 *127:23 *151:9 0.000289534 +28 *127:23 *151:11 0.000251875 29 *127:25 gpio_dm1[4] 0.000199189 -30 *127:25 *140:11 0.000974447 +30 *127:25 *151:11 0.000974447 31 *127:27 gpio_dm1[4] 0.000263428 32 *127:29 gpio_dm1[4] 0.000263428 *RES @@ -3740,12 +3828,12 @@ resetb_l I 20 gpio_analog_pol[5] gpio_inp_dis[5] 1.98624e-05 21 gpio_analog_sel[5] gpio_dm2[5] 1.39027e-05 22 gpio_holdover[5] gpio_out[5] 2.14465e-05 -23 gpio_holdover[5] *141:13 1.33443e-06 -24 gpio_holdover[5] *141:27 1.49692e-05 +23 gpio_holdover[5] *152:13 1.33443e-06 +24 gpio_holdover[5] *152:27 1.49692e-05 25 gpio_slow_sel[5] gpio_dm1[5] 0.000332488 -26 *128:25 *141:13 0.000565803 +26 *128:25 *152:13 0.000565803 27 *128:43 gpio_dm1[5] 0.00024073 -28 *128:43 *141:27 0.000784257 +28 *128:43 *152:27 0.000784257 29 *128:61 gpio_dm1[5] 0.000361879 *RES 1 gpio_loopback_zero[5] *128:25 28.3914 @@ -3803,11 +3891,11 @@ resetb_l I 21 gpio_analog_sel[6] gpio_dm2[6] 1.86796e-05 22 gpio_holdover[6] gpio_dm2[6] 1.86796e-05 23 gpio_holdover[6] gpio_out[6] 2.14465e-05 -24 *129:17 *142:9 0.00090836 -25 *129:33 *142:9 0.000274226 +24 *129:17 *153:9 0.00090836 +25 *129:33 *153:9 0.000274226 26 *129:53 gpio_dm1[6] 0.000180723 27 *129:53 gpio_inp_dis[6] 1.15546e-05 -28 *129:53 *142:11 0.000910786 +28 *129:53 *153:11 0.000910786 *RES 1 gpio_loopback_zero[6] *129:17 15.2782 2 *129:17 gpio_oeb[6] 4.14938 @@ -3865,7 +3953,7 @@ resetb_l I 22 gpio_holdover[7] gpio_out[7] 1.83579e-05 23 gpio_slow_sel[7] gpio_out[8] 0.00100786 24 *130:21 gpio_out[8] 0.000548854 -25 *130:21 *143:9 0.000827782 +25 *130:21 *154:9 0.000827782 26 *130:27 gpio_out[8] 0.0002652 27 *130:31 gpio_out[8] 0.000375714 *RES @@ -3888,7 +3976,7 @@ resetb_l I 17 *130:21 gpio_oeb[7] 3.5416 *END -*D_NET *131 0.0121816 +*D_NET *131 0.0120733 *CONN *P gpio_oeb[8] O *P gpio_ib_mode_sel[8] O @@ -3925,13 +4013,12 @@ resetb_l I 22 gpio_holdover[8] gpio_out[8] 2.10935e-05 23 gpio_slow_sel[8] gpio_dm1[8] 0.000482537 24 gpio_slow_sel[8] gpio_out[8] 0.0011827 -25 *131:17 *275:15 0.000617016 -26 *131:23 *275:15 0.000274226 +25 *131:17 *286:15 0.000617016 +26 *131:23 *286:15 0.000274226 27 *131:43 gpio_dm2[8] 1.23221e-05 28 *131:43 gpio_out[8] 0.00121257 -29 *131:57 gpio_out[8] 0.00010827 -30 *131:63 gpio_dm1[8] 0.000271564 -31 *131:63 gpio_out[8] 0.000285183 +29 *131:63 gpio_dm1[8] 0.000271564 +30 *131:63 gpio_out[8] 0.000285183 *RES 1 gpio_loopback_zero[8] *131:17 21.5322 2 *131:17 *131:19 3 @@ -3952,7 +4039,7 @@ resetb_l I 17 *131:17 gpio_oeb[8] 3.5416 *END -*D_NET *132 0.0129278 +*D_NET *132 0.0129277 *CONN *P gpio_oeb[9] O *P gpio_ib_mode_sel[9] O @@ -3972,11 +4059,11 @@ resetb_l I 5 gpio_analog_sel[9] 6.97304e-05 6 gpio_analog_pol[9] 7.71886e-05 7 gpio_dm0[9] 6.74593e-05 -8 gpio_analog_en[9] 9.54413e-05 +8 gpio_analog_en[9] 0.000108663 9 gpio_slow_sel[9] 0.000580013 10 gpio_loopback_zero[9] 0.000823031 -11 *132:31 0.000778711 -12 *132:27 0.00026295 +11 *132:31 0.000778623 +12 *132:27 0.000249639 13 *132:23 0.000642075 14 *132:19 0.00074929 15 *132:15 0.000637938 @@ -3986,20 +4073,20 @@ resetb_l I 19 gpio_analog_en[9] gpio_dm1[9] 0 20 gpio_analog_pol[9] gpio_inp_dis[9] 1.83579e-05 21 gpio_analog_sel[9] gpio_dm2[9] 1.58705e-05 -22 gpio_analog_sel[9] *145:21 1.28256e-05 +22 gpio_analog_sel[9] *156:21 1.28256e-05 23 gpio_holdover[9] gpio_dm2[9] 1.58705e-05 24 gpio_holdover[9] gpio_out[9] 4.18853e-05 25 gpio_slow_sel[9] gpio_out[9] 0.000575008 -26 *132:9 *145:21 0.000358641 +26 *132:9 *156:21 0.000358641 27 *132:9 *265:11 0.00104831 -28 *132:11 *145:21 0.000259595 -29 *132:13 *145:21 0.000259595 +28 *132:11 *156:21 0.000259595 +29 *132:13 *156:21 0.000259595 30 *132:15 gpio_out[9] 0.000209181 -31 *132:15 *145:21 0.000931621 +31 *132:15 *156:21 0.000931621 32 *132:19 gpio_out[9] 0.000522208 -33 *132:19 *145:21 0.00027601 +33 *132:19 *156:21 0.00027601 34 *132:23 gpio_out[9] 0.000682659 -35 *132:23 *145:25 0.000375714 +35 *132:23 *156:25 0.000375714 36 *132:27 gpio_out[9] 0.000147884 37 *132:31 gpio_out[9] 0.000147884 *RES @@ -4089,7 +4176,7 @@ resetb_l I 7 *134:9 gpio_out[1] 3.72177 *END -*D_NET *135 0.00925077 +*D_NET *135 0.00903423 *CONN *P gpio_dm2[10] O *P gpio_dm1[10] O @@ -4099,9 +4186,9 @@ resetb_l I 1 gpio_dm2[10] 5.95832e-05 2 gpio_dm1[10] 0.000756828 3 gpio_inp_dis[10] 5.05266e-05 -4 gpio_loopback_one[10] 0.00148926 +4 gpio_loopback_one[10] 0.0014411 5 *135:29 0.00150805 -6 *135:23 0.00224954 +6 *135:23 0.00220138 7 gpio_dm1[10] gpio_out[10] 0.000266191 8 *135:23 gpio_out[10] 0.000470957 9 gpio_analog_en[10] gpio_dm1[10] 0 @@ -4109,15 +4196,14 @@ resetb_l I 11 gpio_analog_sel[10] gpio_dm2[10] 1.10677e-05 12 gpio_slow_sel[10] gpio_dm1[10] 0 13 *90:13 *135:23 0.000520857 -14 *90:23 *135:23 0.000120211 -15 *90:31 *135:23 0.0002652 -16 *90:41 gpio_dm2[10] 1.22614e-05 -17 *90:41 *135:23 0.000275936 -18 *90:45 gpio_dm1[10] 0.000257617 -19 *90:45 *135:23 0 -20 *90:45 *135:29 0.000375714 -21 *90:47 gpio_dm1[10] 0.000272726 -22 *90:51 gpio_dm1[10] 0.000272646 +14 *90:31 *135:23 0.0002652 +15 *90:41 gpio_dm2[10] 1.22614e-05 +16 *90:41 *135:23 0.000275936 +17 *90:45 gpio_dm1[10] 0.000257617 +18 *90:45 *135:23 0 +19 *90:45 *135:29 0.000375714 +20 *90:47 gpio_dm1[10] 0.000272726 +21 *90:51 gpio_dm1[10] 0.000272646 *RES 1 gpio_loopback_one[10] *135:23 20.9991 2 *135:23 *135:29 20.6727 @@ -4126,68 +4212,64 @@ resetb_l I 5 *135:23 gpio_dm2[10] 0.1316 *END -*D_NET *136 0.00991812 +*D_NET *136 0.00867788 *CONN *P gpio_dm2[11] O *P gpio_inp_dis[11] O *P gpio_dm1[11] O *P gpio_loopback_one[11] I *CAP -1 gpio_dm2[11] 0.000150259 -2 gpio_inp_dis[11] 0.000184722 -3 gpio_dm1[11] 0.000646406 -4 gpio_loopback_one[11] 0.00104243 -5 *136:11 0.00129744 -6 *136:9 0.001659 -7 gpio_analog_en[11] gpio_dm1[11] 0 -8 gpio_analog_pol[11] gpio_inp_dis[11] 4.18853e-05 -9 gpio_analog_sel[11] gpio_dm2[11] 4.15157e-05 -10 gpio_holdover[11] gpio_dm2[11] 4.15157e-05 -11 gpio_slow_sel[11] gpio_dm1[11] 0.000483247 -12 *91:9 *136:9 0.000712996 -13 *91:11 *136:9 0.000249482 -14 *91:13 *136:9 0.000249482 -15 *91:15 *136:9 0.000926648 -16 *91:17 *136:9 0.000265321 -17 *91:17 *136:11 0.000242158 -18 *91:19 gpio_dm1[11] 0.000206517 -19 *91:19 *136:11 0.000978128 -20 *91:21 gpio_dm1[11] 0.000249482 -21 *91:23 gpio_dm1[11] 0.000249482 +1 gpio_dm2[11] 0.000106289 +2 gpio_inp_dis[11] 0.000142766 +3 gpio_dm1[11] 0.000931168 +4 gpio_loopback_one[11] 0.00170857 +5 *136:11 0.00166053 +6 *136:9 0.00240146 +7 gpio_dm2[11] gpio_out[11] 0 +8 gpio_analog_en[11] gpio_dm1[11] 0 +9 gpio_analog_pol[11] gpio_inp_dis[11] 1.83579e-05 +10 gpio_analog_sel[11] gpio_dm2[11] 1.86796e-05 +11 gpio_holdover[11] gpio_dm2[11] 1.86796e-05 +12 *91:9 *136:9 0.000274226 +13 *91:15 *136:9 0.000274226 +14 *91:31 gpio_dm1[11] 0.000229761 +15 *91:31 gpio_inp_dis[11] 7.63414e-06 +16 *91:31 *136:11 0.00088554 *RES -1 gpio_loopback_one[11] *136:9 8.7492 +1 gpio_loopback_one[11] *136:9 8.60507 2 *136:9 *136:11 2.49727 -3 *136:11 gpio_dm1[11] 6.2911 -4 *136:11 gpio_inp_dis[11] 3.8659 -5 *136:9 gpio_dm2[11] 3.8659 +3 *136:11 gpio_dm1[11] 6.14697 +4 *136:11 gpio_inp_dis[11] 3.72177 +5 *136:9 gpio_dm2[11] 3.72177 *END -*D_NET *137 0.00924274 +*D_NET *137 0.00933208 *CONN *P gpio_dm2[12] O *P gpio_inp_dis[12] O *P gpio_dm1[12] O *P gpio_loopback_one[12] I *CAP -1 gpio_dm2[12] 0.000131678 -2 gpio_inp_dis[12] 0.000140733 -3 gpio_dm1[12] 0.000590817 -4 gpio_loopback_one[12] 0.00119343 -5 *137:11 0.00119786 -6 *137:9 0.00179141 -7 gpio_analog_pol[12] gpio_inp_dis[12] 1.55929e-05 -8 gpio_analog_sel[12] gpio_dm2[12] 1.74922e-05 -9 gpio_holdover[12] gpio_dm2[12] 1.68933e-05 -10 gpio_slow_sel[12] gpio_dm1[12] 0.000543358 -11 *92:9 *137:9 0.000297081 -12 *92:19 *137:9 0.000233599 -13 *92:21 *137:9 0.000948342 -14 *92:23 *137:9 0.0002588 -15 *92:23 *137:11 0.000223886 -16 *92:25 gpio_dm1[12] 0.000223886 -17 *92:25 *137:11 0.0009964 -18 *92:27 gpio_dm1[12] 0.000210743 -19 *92:29 gpio_dm1[12] 0.000210743 +1 gpio_dm2[12] 0.00011471 +2 gpio_inp_dis[12] 0.000126024 +3 gpio_dm1[12] 0.000578099 +4 gpio_loopback_one[12] 0.00127825 +5 *137:11 0.00117043 +6 *137:9 0.00185926 +7 gpio_analog_en[12] gpio_dm1[12] 0 +8 gpio_analog_pol[12] gpio_inp_dis[12] 2.05378e-05 +9 gpio_analog_sel[12] gpio_dm2[12] 2.22795e-05 +10 gpio_holdover[12] gpio_dm2[12] 2.16806e-05 +11 gpio_slow_sel[12] gpio_dm1[12] 0.000543358 +12 *92:9 *137:9 0.000297081 +13 *92:19 *137:9 0.000233599 +14 *92:21 *137:9 0.000942314 +15 *92:23 *137:9 0.0002588 +16 *92:23 *137:11 0.000223886 +17 *92:25 gpio_dm1[12] 0.000223886 +18 *92:25 *137:11 0.0009964 +19 *92:27 gpio_dm1[12] 0.000210743 +20 *92:29 gpio_dm1[12] 0.000210743 *RES 1 gpio_loopback_one[12] *137:9 8.60507 2 *137:9 *137:11 2.49727 @@ -4196,38 +4278,441 @@ resetb_l I 5 *137:9 gpio_dm2[12] 3.72177 *END -*D_NET *138 0.0098444 +*D_NET *138 0.0133561 +*CONN +*P gpio_dm1[24] O +*P gpio_inp_dis[24] O +*P gpio_dm2[24] O +*P gpio_loopback_one[24] I +*CAP +1 gpio_dm1[24] 0.000599308 +2 gpio_inp_dis[24] 5.53648e-05 +3 gpio_dm2[24] 0.000127115 +4 gpio_loopback_one[24] 0.00136844 +5 *138:39 0.00148363 +6 *138:15 0.00232451 +7 *138:15 *268:17 0.00336498 +8 gpio_analog_en[24] gpio_dm1[24] 0 +9 gpio_analog_pol[24] gpio_inp_dis[24] 2.14382e-05 +10 gpio_analog_sel[24] gpio_dm2[24] 1.39049e-05 +11 gpio_dm0[24] gpio_inp_dis[24] 0 +12 gpio_holdover[24] gpio_dm2[24] 1.9254e-05 +13 gpio_slow_sel[24] gpio_dm1[24] 0.000165221 +14 *105:19 *138:15 0.00265318 +15 *105:55 *138:15 0.00029666 +16 *105:71 gpio_dm2[24] 7.27605e-06 +17 *105:71 *138:15 0.000108016 +18 *105:71 *138:39 0.000175226 +19 *105:75 gpio_dm1[24] 0.000112898 +20 *105:75 *138:39 0.000197779 +21 *105:85 gpio_dm1[24] 0.000133872 +22 *105:87 gpio_dm1[24] 0.000128021 +*RES +1 gpio_loopback_one[24] *138:15 12.3776 +2 *138:15 gpio_dm2[24] 11.2979 +3 *138:15 *138:39 6.40468 +4 *138:39 gpio_inp_dis[24] 0.311767 +5 *138:39 gpio_dm1[24] 21.5766 +*END + +*D_NET *139 0.0126174 +*CONN +*P gpio_dm1[25] O +*P gpio_inp_dis[25] O +*P gpio_dm2[25] O +*P gpio_loopback_one[25] I +*CAP +1 gpio_dm1[25] 0.000872366 +2 gpio_inp_dis[25] 4.98516e-05 +3 gpio_dm2[25] 3.3288e-05 +4 gpio_loopback_one[25] 0.00205603 +5 *139:29 0.00164581 +6 *139:17 0.0028129 +7 *139:17 *268:17 0.000746463 +8 *139:29 *268:17 0.000353611 +9 gpio_analog_en[25] gpio_dm1[25] 0 +10 gpio_analog_pol[25] gpio_dm1[25] 2.47179e-05 +11 gpio_analog_pol[25] gpio_inp_dis[25] 1.83414e-05 +12 gpio_analog_sel[25] gpio_dm2[25] 1.58549e-05 +13 gpio_holdover[25] gpio_dm2[25] 1.27529e-05 +14 gpio_holdover[25] *139:17 5.69869e-06 +15 gpio_slow_sel[25] gpio_dm1[25] 0.000479119 +16 *106:13 *139:17 0.00253317 +17 *106:53 *139:17 0.000216208 +18 *106:63 gpio_dm1[25] 0.000222002 +19 *106:73 gpio_dm1[25] 0.000259595 +20 *106:83 gpio_dm1[25] 0.000259595 +*RES +1 gpio_loopback_one[25] *139:17 20.4573 +2 *139:17 gpio_dm2[25] 3.5416 +3 *139:17 *139:29 17.4993 +4 *139:29 gpio_inp_dis[25] 0.1316 +5 *139:29 gpio_dm1[25] 10.0724 +*END + +*D_NET *140 0.012965 +*CONN +*P gpio_dm1[26] O +*P gpio_inp_dis[26] O +*P gpio_dm2[26] O +*P gpio_loopback_one[26] I +*CAP +1 gpio_dm1[26] 0.000790466 +2 gpio_inp_dis[26] 0.000268969 +3 gpio_dm2[26] 0.000259461 +4 gpio_loopback_one[26] 0.00183919 +5 *140:27 0.00156317 +6 *140:13 0.00260238 +7 *140:13 *268:9 0.00146266 +8 *140:13 *270:17 0.00148604 +9 gpio_analog_pol[26] gpio_inp_dis[26] 1.55929e-05 +10 gpio_analog_sel[26] gpio_dm2[26] 3.10602e-05 +11 gpio_holdover[26] gpio_dm2[26] 3.09262e-05 +12 gpio_slow_sel[26] gpio_dm1[26] 0.000253843 +13 *107:57 *140:13 0.00115541 +14 *107:67 *140:13 0.000147971 +15 *107:67 *140:27 0.000126965 +16 *107:77 gpio_dm1[26] 0.000246644 +17 *107:77 *140:27 0.000544812 +18 *107:101 gpio_dm1[26] 0.000139478 +*RES +1 gpio_loopback_one[26] *140:13 12.4653 +2 *140:13 gpio_dm2[26] 4.11422 +3 *140:13 *140:27 2.49727 +4 *140:27 gpio_inp_dis[26] 4.11422 +5 *140:27 gpio_dm1[26] 6.51905 +*END + +*D_NET *141 0.0148442 +*CONN +*P gpio_dm1[27] O +*P gpio_inp_dis[27] O +*P gpio_dm2[27] O +*P gpio_loopback_one[27] I +*CAP +1 gpio_dm1[27] 0.000688029 +2 gpio_inp_dis[27] 0.000194163 +3 gpio_dm2[27] 0.000140649 +4 gpio_loopback_one[27] 0.00170698 +5 *141:19 0.00132746 +6 *141:9 0.00229289 +7 gpio_dm1[27] *268:9 0.000169524 +8 gpio_dm1[27] *270:17 0.00116815 +9 gpio_dm2[27] *269:15 0.000223674 +10 *141:9 *268:9 0.000583451 +11 *141:9 *269:9 0.000934829 +12 *141:9 *270:17 0.0039946 +13 *141:19 *268:9 0.000174661 +14 *141:19 *270:17 0.00120574 +15 gpio_analog_pol[27] gpio_inp_dis[27] 1.65147e-05 +16 gpio_analog_sel[27] gpio_dm2[27] 1.39049e-05 +17 gpio_slow_sel[27] gpio_dm1[27] 8.98876e-06 +*RES +1 gpio_loopback_one[27] *141:9 12.051 +2 *141:9 gpio_dm2[27] 3.8659 +3 *141:9 *141:19 2.49727 +4 *141:19 gpio_inp_dis[27] 3.8659 +5 *141:19 gpio_dm1[27] 6.2911 +*END + +*D_NET *142 0.0147886 +*CONN +*P gpio_inp_dis[28] O +*P gpio_dm1[28] O +*P gpio_dm2[28] O +*P gpio_loopback_one[28] I +*CAP +1 gpio_inp_dis[28] 7.17231e-05 +2 gpio_dm1[28] 0.000572214 +3 gpio_dm2[28] 0.000250776 +4 gpio_loopback_one[28] 0.00194572 +5 *142:31 0.00129285 +6 *142:13 0.00284541 +7 gpio_dm1[28] *269:9 0 +8 *142:13 *268:9 0.000796728 +9 *142:13 *269:9 0.000862102 +10 *142:13 *270:9 0.00129376 +11 *142:13 *270:17 0.000227445 +12 *142:13 *272:17 0.00127711 +13 *142:13 *277:9 0 +14 *142:31 *268:9 0.000242901 +15 *142:31 *269:9 0.000521966 +16 gpio_analog_en[28] gpio_dm1[28] 0 +17 gpio_analog_pol[28] gpio_dm1[28] 1.41003e-05 +18 gpio_analog_pol[28] gpio_inp_dis[28] 1.08929e-05 +19 gpio_analog_pol[28] *142:31 1.6084e-05 +20 gpio_analog_sel[28] gpio_dm2[28] 5.6936e-05 +21 gpio_holdover[28] gpio_dm2[28] 1.39049e-05 +22 gpio_slow_sel[28] gpio_dm1[28] 0.000435134 +23 *109:49 gpio_dm2[28] 3.77372e-05 +24 *109:49 *142:13 0.000283811 +25 *109:49 *142:31 0.000220836 +26 *109:63 *142:31 0.00102923 +27 *109:73 gpio_dm1[28] 0.000239392 +28 *109:83 gpio_dm1[28] 0.000229844 +*RES +1 gpio_loopback_one[28] *142:13 12.1739 +2 *142:13 gpio_dm2[28] 4.14555 +3 *142:13 *142:31 6.38667 +4 *142:31 gpio_dm1[28] 20.4766 +5 *142:31 gpio_inp_dis[28] 0.25615 +*END + +*D_NET *143 0.017869 +*CONN +*P gpio_dm1[29] O +*P gpio_inp_dis[29] O +*P gpio_dm2[29] O +*P gpio_loopback_one[29] I +*CAP +1 gpio_dm1[29] 0.000706724 +2 gpio_inp_dis[29] 0.000209041 +3 gpio_dm2[29] 0.000222932 +4 gpio_loopback_one[29] 0.00177156 +5 *143:31 0.00157269 +6 *143:13 0.00265142 +7 gpio_dm1[29] *268:9 0.000169524 +8 gpio_dm1[29] *269:9 0.000169524 +9 gpio_dm1[29] *270:9 0.000379883 +10 gpio_dm1[29] *277:9 0 +11 *143:13 *268:9 0.000726061 +12 *143:13 *269:9 0.000774154 +13 *143:13 *270:9 0.00103795 +14 *143:13 *271:9 0.00116242 +15 *143:13 *273:9 0.00178713 +16 *143:13 *277:9 0 +17 *143:31 *268:9 0.000168664 +18 *143:31 *269:9 0.000182503 +19 *143:31 *270:9 0.000394868 +20 *143:31 *277:9 0 +21 gpio_analog_pol[29] gpio_inp_dis[29] 1.55929e-05 +22 gpio_analog_sel[29] gpio_dm2[29] 5.5025e-05 +23 gpio_holdover[29] gpio_dm2[29] 5.46373e-05 +24 gpio_slow_sel[29] gpio_dm1[29] 0.000473082 +25 *110:53 *143:13 0.0011827 +26 *110:63 *143:13 0.000267347 +27 *110:63 *143:31 0.0002373 +28 *110:77 gpio_dm1[29] 0.000458539 +29 *110:77 *143:31 0.000778137 +30 *110:101 gpio_dm1[29] 0.000259595 +*RES +1 gpio_loopback_one[29] *143:13 11.9797 +2 *143:13 gpio_dm2[29] 4.10795 +3 *143:13 *143:31 2.73148 +4 *143:31 gpio_inp_dis[29] 3.8659 +5 *143:31 gpio_dm1[29] 6.2911 +*END + +*D_NET *144 0.011143 *CONN -*P gpio_dm2[2] O -*P gpio_inp_dis[2] O *P gpio_dm1[2] O +*P gpio_inp_dis[2] O +*P gpio_dm2[2] O *P gpio_loopback_one[2] I *CAP -1 gpio_dm2[2] 9.74295e-05 -2 gpio_inp_dis[2] 0.000109534 -3 gpio_dm1[2] 0.00102367 -4 gpio_loopback_one[2] 0.00173968 -5 *138:15 0.00194381 -6 *138:13 0.00264771 -7 gpio_dm2[2] gpio_out[2] 0 -8 gpio_analog_en[2] gpio_dm1[2] 0 -9 gpio_analog_pol[2] gpio_inp_dis[2] 1.0024e-05 -10 gpio_analog_sel[2] gpio_dm2[2] 1.39027e-05 -11 gpio_holdover[2] gpio_dm2[2] 1.54231e-05 -12 *111:19 *138:13 0.00114566 -13 *111:37 *138:13 0.00029666 -14 *111:45 gpio_inp_dis[2] 9.33184e-06 -15 *111:45 *138:15 0.000420283 -16 *111:59 gpio_dm1[2] 0.000371286 +1 gpio_dm1[2] 0.000690688 +2 gpio_inp_dis[2] 5.65746e-05 +3 gpio_dm2[2] 3.8546e-05 +4 gpio_loopback_one[2] 0.0007751 +5 *144:31 0.00151015 +6 *144:13 0.00157653 +7 *144:13 gpio_out[2] 0.00232337 +8 gpio_analog_en[2] gpio_dm1[2] 2.04272e-05 +9 gpio_analog_pol[2] gpio_inp_dis[2] 1.83579e-05 +10 gpio_analog_sel[2] gpio_dm2[2] 2.77401e-05 +11 gpio_analog_sel[2] *144:13 1.61637e-05 +12 gpio_holdover[2] *144:13 2.75746e-05 +13 gpio_holdover[2] *144:31 2.98373e-05 +14 gpio_slow_sel[2] gpio_dm1[2] 0.000128038 +15 *111:13 *144:13 0.00111899 +16 *111:15 *144:13 0.000259595 +17 *111:17 *144:13 0.000259595 +18 *111:19 *144:13 0.000937649 +19 *111:21 *144:13 0.000245757 +20 *111:21 *144:31 3.29185e-05 +21 *111:27 gpio_dm1[2] 0.000501648 +22 *111:27 *144:31 0.000282115 +23 *111:29 gpio_dm1[2] 0.000265632 +*RES +1 gpio_loopback_one[2] *144:13 12.9472 +2 *144:13 gpio_dm2[2] 0.25615 +3 *144:13 *144:31 9.9878 +4 *144:31 gpio_inp_dis[2] 0.25615 +5 *144:31 gpio_dm1[2] 19.8071 +*END + +*D_NET *145 0.0113191 +*CONN +*P gpio_dm1[30] O +*P gpio_inp_dis[30] O +*P gpio_dm2[30] O +*P gpio_loopback_one[30] I +*CAP +1 gpio_dm1[30] 0.000801796 +2 gpio_inp_dis[30] 0.000159079 +3 gpio_dm2[30] 0.000181653 +4 gpio_loopback_one[30] 0.00182668 +5 *145:29 0.00151588 +6 *145:13 0.00256334 +7 gpio_dm1[30] *272:17 0.00109513 +8 gpio_inp_dis[30] *272:17 0.000118237 +9 *145:13 *272:17 0.000207038 +10 *145:13 *273:9 0.000424295 +11 *145:29 *272:17 0.000608064 +12 gpio_analog_pol[30] gpio_inp_dis[30] 1.33887e-05 +13 gpio_analog_sel[30] gpio_dm2[30] 3.62878e-06 +14 *112:11 *145:13 0.0011479 +15 *112:45 *145:13 0.00021712 +16 *112:69 gpio_dm2[30] 8.19374e-05 +17 *112:69 *145:13 0.000229636 +18 *112:69 *145:29 0.000124274 +*RES +1 gpio_loopback_one[30] *145:13 11.9295 +2 *145:13 gpio_dm2[30] 3.99358 +3 *145:13 *145:29 2.90147 +4 *145:29 gpio_inp_dis[30] 4.10952 +5 *145:29 gpio_dm1[30] 6.13835 +*END + +*D_NET *146 0.0108303 +*CONN +*P gpio_dm1[31] O +*P gpio_inp_dis[31] O +*P gpio_dm2[31] O +*P gpio_loopback_one[31] I +*CAP +1 gpio_dm1[31] 0.00061603 +2 gpio_inp_dis[31] 8.6031e-05 +3 gpio_dm2[31] 7.64411e-05 +4 gpio_loopback_one[31] 0.00128177 +5 *146:27 0.0012515 +6 *146:13 0.00190765 +7 gpio_dm1[31] *273:9 0.000422652 +8 *146:13 *273:9 0.0023203 +9 *146:27 *273:9 0.000665512 +10 gpio_analog_en[31] gpio_dm1[31] 0.000403502 +11 gpio_analog_pol[31] gpio_inp_dis[31] 2.93812e-05 +12 gpio_analog_sel[31] gpio_dm2[31] 2.468e-05 +13 gpio_holdover[31] gpio_dm2[31] 2.29736e-05 +14 *113:19 *146:13 0.00169365 +15 *113:93 gpio_dm1[31] 2.81849e-05 *RES -1 gpio_loopback_one[2] *138:13 9.4401 -2 *138:13 *138:15 2.49727 -3 *138:15 gpio_dm1[2] 6.34358 -4 *138:15 gpio_inp_dis[2] 3.85728 -5 *138:13 gpio_dm2[2] 3.85728 +1 gpio_loopback_one[31] *146:13 11.4094 +2 *146:13 gpio_dm2[31] 3.85102 +3 *146:13 *146:27 2.49727 +4 *146:27 gpio_inp_dis[31] 3.85102 +5 *146:27 gpio_dm1[31] 16.5322 *END -*D_NET *139 0.010092 +*D_NET *147 0.0114425 +*CONN +*P gpio_dm1[32] O +*P gpio_inp_dis[32] O +*P gpio_dm2[32] O +*P gpio_loopback_one[32] I +*CAP +1 gpio_dm1[32] 0.000507228 +2 gpio_inp_dis[32] 3.88391e-05 +3 gpio_dm2[32] 2.06313e-05 +4 gpio_loopback_one[32] 0.0018601 +5 *147:31 0.00105441 +6 *147:19 0.00238908 +7 *147:31 *271:9 0 +8 gpio_analog_en[32] gpio_dm1[32] 0 +9 gpio_analog_pol[32] gpio_inp_dis[32] 2.14382e-05 +10 gpio_analog_sel[32] gpio_dm2[32] 2.29736e-05 +11 gpio_holdover[32] *147:19 2.51889e-05 +12 gpio_slow_sel[32] gpio_dm1[32] 0.000442731 +13 *114:17 *147:19 0.00260049 +14 *114:31 *147:19 0.000131079 +15 *114:41 *147:19 0.000129194 +16 *114:51 *147:19 0.000497744 +17 *114:65 *147:19 0.00011908 +18 *114:75 gpio_dm1[32] 0.000204608 +19 *114:75 *147:31 0.000914594 +20 *114:85 gpio_dm1[32] 0.000229844 +21 *114:95 gpio_dm1[32] 0.000233255 +*RES +1 gpio_loopback_one[32] *147:19 16.1189 +2 *147:19 gpio_dm2[32] 0.167633 +3 *147:19 *147:31 17.4993 +4 *147:31 gpio_inp_dis[32] 3.5416 +5 *147:31 gpio_dm1[32] 17.2202 +*END + +*D_NET *148 0.0130882 +*CONN +*P gpio_dm1[33] O +*P gpio_inp_dis[33] O +*P gpio_dm2[33] O +*P gpio_loopback_one[33] I +*CAP +1 gpio_dm1[33] 0.00075279 +2 gpio_inp_dis[33] 7.89234e-05 +3 gpio_dm2[33] 8.77946e-05 +4 gpio_loopback_one[33] 0.00232811 +5 *148:31 0.00147126 +6 *148:15 0.00305545 +7 gpio_analog_en[33] gpio_dm1[33] 0 +8 gpio_analog_pol[33] gpio_inp_dis[33] 2.05271e-05 +9 gpio_analog_sel[33] gpio_dm2[33] 1.58549e-05 +10 gpio_holdover[33] gpio_dm2[33] 1.39049e-05 +11 gpio_slow_sel[33] gpio_dm1[33] 0.000447357 +12 *115:19 *148:15 0.00241231 +13 *115:47 *148:15 0.0003057 +14 *115:57 *148:15 0.00029666 +15 *115:81 gpio_dm1[33] 0.000696121 +16 *115:81 *148:31 0.000985189 +17 *115:101 gpio_dm1[33] 0.000120211 +*RES +1 gpio_loopback_one[33] *148:15 12.2789 +2 *148:15 gpio_dm2[33] 3.77895 +3 *148:15 *148:31 2.84037 +4 *148:31 gpio_inp_dis[33] 3.69435 +5 *148:31 gpio_dm1[33] 6.07412 +*END + +*D_NET *149 0.0126078 +*CONN +*P gpio_dm1[34] O +*P gpio_inp_dis[34] O +*P gpio_dm2[34] O +*P gpio_loopback_one[34] I +*CAP +1 gpio_dm1[34] 0.000737444 +2 gpio_inp_dis[34] 4.98516e-05 +3 gpio_dm2[34] 2.88468e-05 +4 gpio_loopback_one[34] 0.00245824 +5 *149:31 0.0014946 +6 *149:19 0.00319439 +7 gpio_dm1[34] *268:9 0.000172874 +8 gpio_dm1[34] *269:9 0.000343292 +9 *149:31 *269:9 0 +10 gpio_analog_en[34] gpio_dm1[34] 0 +11 gpio_analog_pol[34] gpio_dm1[34] 3.84336e-06 +12 gpio_analog_pol[34] gpio_inp_dis[34] 1.83414e-05 +13 gpio_analog_sel[34] gpio_dm2[34] 1.58549e-05 +14 gpio_dm0[34] gpio_dm1[34] 2.5853e-06 +15 gpio_holdover[34] *149:19 7.13887e-05 +16 gpio_slow_sel[34] gpio_dm1[34] 0.00045945 +17 gpio_vtrip_sel[34] *149:19 3.8906e-05 +18 *116:9 *149:19 0.00108785 +19 *116:39 *149:19 0.000248825 +20 *116:53 *149:19 0.000856983 +21 *116:67 *149:19 0.000179812 +22 *116:81 gpio_dm1[34] 0.000218778 +23 *116:81 *149:31 0.000375714 +24 *116:95 gpio_dm1[34] 0.00027798 +25 *116:109 gpio_dm1[34] 0.000271943 +*RES +1 gpio_loopback_one[34] *149:19 15.8291 +2 *149:19 gpio_dm2[34] 0.1316 +3 *149:19 *149:31 20.9093 +4 *149:31 gpio_inp_dis[34] 0.1316 +5 *149:31 gpio_dm1[34] 9.78413 +*END + +*D_NET *150 0.010092 *CONN *P gpio_dm2[3] O *P gpio_inp_dis[3] O @@ -4238,33 +4723,33 @@ resetb_l I 2 gpio_inp_dis[3] 8.70606e-05 3 gpio_dm1[3] 0.000618403 4 gpio_loopback_one[3] 0.00113912 -5 *139:11 0.00119263 -6 *139:9 0.00173728 +5 *150:11 0.00119263 +6 *150:9 0.00173728 7 gpio_analog_en[3] gpio_dm1[3] 0 8 gpio_analog_pol[3] gpio_inp_dis[3] 5.17537e-05 9 gpio_analog_sel[3] gpio_dm2[3] 1.78416e-05 10 gpio_holdover[3] gpio_dm2[3] 1.78416e-05 11 gpio_slow_sel[3] gpio_dm1[3] 0.000479598 -12 *122:17 *139:9 0.00100765 -13 *122:19 *139:9 0.000263428 -14 *122:21 *139:9 0.000263428 -15 *122:23 *139:9 0.000889628 -16 *122:31 *139:9 0.000284046 -17 *122:31 *139:11 0.000280607 +12 *122:17 *150:9 0.00100765 +13 *122:19 *150:9 0.000263428 +14 *122:21 *150:9 0.000263428 +15 *122:23 *150:9 0.000889628 +16 *122:31 *150:9 0.000284046 +17 *122:31 *150:11 0.000280607 18 *122:39 gpio_dm1[3] 0.000232167 19 *122:39 gpio_dm2[3] 0 -20 *122:39 *139:11 0.000893243 +20 *122:39 *150:11 0.000893243 21 *122:41 gpio_dm1[3] 0.000265632 22 *122:43 gpio_dm1[3] 0.000259595 *RES -1 gpio_loopback_one[3] *139:9 9.23095 -2 *139:9 *139:11 2.49727 -3 *139:11 gpio_dm1[3] 6.14697 -4 *139:11 gpio_inp_dis[3] 3.72177 -5 *139:9 gpio_dm2[3] 3.72177 +1 gpio_loopback_one[3] *150:9 9.23095 +2 *150:9 *150:11 2.49727 +3 *150:11 gpio_dm1[3] 6.14697 +4 *150:11 gpio_inp_dis[3] 3.72177 +5 *150:9 gpio_dm2[3] 3.72177 *END -*D_NET *140 0.00971708 +*D_NET *151 0.00971708 *CONN *P gpio_dm2[4] O *P gpio_inp_dis[4] O @@ -4275,30 +4760,30 @@ resetb_l I 2 gpio_inp_dis[4] 0.000123871 3 gpio_dm1[4] 0.000578099 4 gpio_loopback_one[4] 0.00155293 -5 *140:11 0.00115213 -6 *140:9 0.00211882 +5 *151:11 0.00115213 +6 *151:9 0.00211882 7 gpio_analog_en[4] gpio_dm1[4] 0 8 gpio_analog_pol[4] gpio_inp_dis[4] 2.56294e-05 9 gpio_analog_sel[4] gpio_dm2[4] 2.13071e-05 10 gpio_holdover[4] gpio_dm2[4] 2.01209e-05 11 gpio_slow_sel[4] gpio_dm1[4] 0.000462683 -12 *127:9 *140:9 0.000411355 -13 *127:21 *140:9 0.000892501 -14 *127:23 *140:9 0.000289534 -15 *127:23 *140:11 0.000251875 +12 *127:9 *151:9 0.000411355 +13 *127:21 *151:9 0.000892501 +14 *127:23 *151:9 0.000289534 +15 *127:23 *151:11 0.000251875 16 *127:25 gpio_dm1[4] 0.000199189 -17 *127:25 *140:11 0.000974447 +17 *127:25 *151:11 0.000974447 18 *127:27 gpio_dm1[4] 0.000263428 19 *127:29 gpio_dm1[4] 0.000263428 *RES -1 gpio_loopback_one[4] *140:9 9.23095 -2 *140:9 *140:11 2.49727 -3 *140:11 gpio_dm1[4] 6.14697 -4 *140:11 gpio_inp_dis[4] 3.72177 -5 *140:9 gpio_dm2[4] 3.72177 +1 gpio_loopback_one[4] *151:9 9.23095 +2 *151:9 *151:11 2.49727 +3 *151:11 gpio_dm1[4] 6.14697 +4 *151:11 gpio_inp_dis[4] 3.72177 +5 *151:9 gpio_dm2[4] 3.72177 *END -*D_NET *141 0.00927064 +*D_NET *152 0.00927064 *CONN *P gpio_inp_dis[5] O *P gpio_dm1[5] O @@ -4309,29 +4794,29 @@ resetb_l I 2 gpio_dm1[5] 0.000718912 3 gpio_dm2[5] 5.50674e-05 4 gpio_loopback_one[5] 0.00189263 -5 *141:27 0.00150408 -6 *141:13 0.00262859 -7 *141:13 gpio_out[5] 0 -8 *141:27 gpio_out[5] 0 +5 *152:27 0.00150408 +6 *152:13 0.00262859 +7 *152:13 gpio_out[5] 0 +8 *152:27 gpio_out[5] 0 9 gpio_analog_en[5] gpio_dm1[5] 3.18569e-05 10 gpio_analog_pol[5] gpio_inp_dis[5] 1.98624e-05 11 gpio_analog_sel[5] gpio_dm2[5] 1.39027e-05 -12 gpio_holdover[5] *141:13 1.33443e-06 -13 gpio_holdover[5] *141:27 1.49692e-05 +12 gpio_holdover[5] *152:13 1.33443e-06 +13 gpio_holdover[5] *152:27 1.49692e-05 14 gpio_slow_sel[5] gpio_dm1[5] 0.000332488 -15 *128:25 *141:13 0.000565803 +15 *128:25 *152:13 0.000565803 16 *128:43 gpio_dm1[5] 0.00024073 -17 *128:43 *141:27 0.000784257 +17 *128:43 *152:27 0.000784257 18 *128:61 gpio_dm1[5] 0.000361879 *RES -1 gpio_loopback_one[5] *141:13 13.0914 -2 *141:13 gpio_dm2[5] 0.243617 -3 *141:13 *141:27 6.0984 -4 *141:27 gpio_dm1[5] 16.3977 -5 *141:27 gpio_inp_dis[5] 3.84475 +1 gpio_loopback_one[5] *152:13 13.0914 +2 *152:13 gpio_dm2[5] 0.243617 +3 *152:13 *152:27 6.0984 +4 *152:27 gpio_dm1[5] 16.3977 +5 *152:27 gpio_inp_dis[5] 3.84475 *END -*D_NET *142 0.00906546 +*D_NET *153 0.00906546 *CONN *P gpio_dm2[6] O *P gpio_inp_dis[6] O @@ -4342,27 +4827,27 @@ resetb_l I 2 gpio_inp_dis[6] 0.000127656 3 gpio_dm1[6] 0.000931165 4 gpio_loopback_one[6] 0.00164533 -5 *142:11 0.00161286 -6 *142:9 0.00230482 +5 *153:11 0.00161286 +6 *153:9 0.00230482 7 gpio_dm2[6] gpio_out[6] 0 8 gpio_analog_en[6] gpio_dm1[6] 0 9 gpio_analog_pol[6] gpio_inp_dis[6] 1.51583e-05 10 gpio_analog_sel[6] gpio_dm2[6] 1.86796e-05 11 gpio_holdover[6] gpio_dm2[6] 1.86796e-05 -12 *129:17 *142:9 0.00090836 -13 *129:33 *142:9 0.000274226 +12 *129:17 *153:9 0.00090836 +13 *129:33 *153:9 0.000274226 14 *129:53 gpio_dm1[6] 0.000180723 15 *129:53 gpio_inp_dis[6] 1.15546e-05 -16 *129:53 *142:11 0.000910786 +16 *129:53 *153:11 0.000910786 *RES -1 gpio_loopback_one[6] *142:9 9.07428 -2 *142:9 *142:11 2.49727 -3 *142:11 gpio_dm1[6] 6.14697 -4 *142:11 gpio_inp_dis[6] 3.72177 -5 *142:9 gpio_dm2[6] 3.72177 +1 gpio_loopback_one[6] *153:9 9.07428 +2 *153:9 *153:11 2.49727 +3 *153:11 gpio_dm1[6] 6.14697 +4 *153:11 gpio_inp_dis[6] 3.72177 +5 *153:9 gpio_dm2[6] 3.72177 *END -*D_NET *143 0.0117872 +*D_NET *154 0.0117872 *CONN *P gpio_dm2[7] O *P gpio_inp_dis[7] O @@ -4373,27 +4858,27 @@ resetb_l I 2 gpio_inp_dis[7] 0.00013685 3 gpio_dm1[7] 0.000317715 4 gpio_loopback_one[7] 0.000782731 -5 *143:11 0.000625181 -6 *143:9 0.00108351 +5 *154:11 0.000625181 +6 *154:9 0.00108351 7 gpio_dm1[7] gpio_out[7] 0.00119937 8 gpio_dm1[7] gpio_out[8] 0.00118873 -9 *143:9 gpio_out[7] 0.000460083 -10 *143:9 gpio_out[8] 0.00254684 -11 *143:11 gpio_out[7] 0.00121177 -12 *143:11 gpio_out[8] 0.00122632 +9 *154:9 gpio_out[7] 0.000460083 +10 *154:9 gpio_out[8] 0.00254684 +11 *154:11 gpio_out[7] 0.00121177 +12 *154:11 gpio_out[8] 0.00122632 13 gpio_analog_pol[7] gpio_inp_dis[7] 1.83579e-05 14 gpio_analog_sel[7] gpio_dm2[7] 1.58705e-05 15 gpio_holdover[7] gpio_dm2[7] 1.58705e-05 -16 *130:21 *143:9 0.000827782 +16 *130:21 *154:9 0.000827782 *RES -1 gpio_loopback_one[7] *143:9 8.91762 -2 *143:9 *143:11 2.49727 -3 *143:11 gpio_dm1[7] 6.14697 -4 *143:11 gpio_inp_dis[7] 3.72177 -5 *143:9 gpio_dm2[7] 3.72177 +1 gpio_loopback_one[7] *154:9 8.91762 +2 *154:9 *154:11 2.49727 +3 *154:11 gpio_dm1[7] 6.14697 +4 *154:11 gpio_inp_dis[7] 3.72177 +5 *154:9 gpio_dm2[7] 3.72177 *END -*D_NET *144 0.0100005 +*D_NET *155 0.0100005 *CONN *P gpio_dm2[8] O *P gpio_inp_dis[8] O @@ -4404,13 +4889,13 @@ resetb_l I 2 gpio_inp_dis[8] 0.000169807 3 gpio_dm1[8] 0.000659786 4 gpio_loopback_one[8] 0.00108776 -5 *144:11 0.00131769 -6 *144:9 0.00178233 +5 *155:11 0.00131769 +6 *155:9 0.00178233 7 gpio_dm1[8] gpio_out[8] 0.000240843 -8 gpio_inp_dis[8] *275:15 7.87612e-05 -9 *144:9 *275:15 0.00247857 -10 *144:11 gpio_out[8] 3.78827e-05 -11 *144:11 *275:15 0.00113844 +8 gpio_inp_dis[8] *286:15 7.87612e-05 +9 *155:9 *286:15 0.00247857 +10 *155:11 gpio_out[8] 3.78827e-05 +11 *155:11 *286:15 0.00113844 12 gpio_analog_en[8] gpio_dm1[8] 0 13 gpio_analog_pol[8] gpio_inp_dis[8] 1.98624e-05 14 gpio_holdover[8] gpio_dm2[8] 1.58705e-05 @@ -4418,14 +4903,14 @@ resetb_l I 16 *131:43 gpio_dm2[8] 1.23221e-05 17 *131:63 gpio_dm1[8] 0.000271564 *RES -1 gpio_loopback_one[8] *144:9 8.90587 -2 *144:9 *144:11 2.49727 -3 *144:11 gpio_dm1[8] 6.2911 -4 *144:11 gpio_inp_dis[8] 3.8659 -5 *144:9 gpio_dm2[8] 3.8659 +1 gpio_loopback_one[8] *155:9 8.90587 +2 *155:9 *155:11 2.49727 +3 *155:11 gpio_dm1[8] 6.2911 +4 *155:11 gpio_inp_dis[8] 3.8659 +5 *155:9 gpio_dm2[8] 3.8659 *END -*D_NET *145 0.00856334 +*D_NET *156 0.00856334 *CONN *P gpio_dm2[9] O *P gpio_inp_dis[9] O @@ -4436,51 +4921,69 @@ resetb_l I 2 gpio_inp_dis[9] 4.97956e-05 3 gpio_dm1[9] 0.000774075 4 gpio_loopback_one[9] 0.00131306 -5 *145:25 0.00153932 -6 *145:21 0.00207162 -7 *145:21 *265:11 0.000248262 +5 *156:25 0.00153932 +6 *156:21 0.00207162 +7 *156:21 *265:11 0.000248262 8 gpio_analog_en[9] gpio_dm1[9] 0 9 gpio_analog_pol[9] gpio_inp_dis[9] 1.83579e-05 10 gpio_analog_sel[9] gpio_dm2[9] 1.58705e-05 -11 gpio_analog_sel[9] *145:21 1.28256e-05 +11 gpio_analog_sel[9] *156:21 1.28256e-05 12 gpio_holdover[9] gpio_dm2[9] 1.58705e-05 -13 *132:9 *145:21 0.000358641 -14 *132:11 *145:21 0.000259595 -15 *132:13 *145:21 0.000259595 -16 *132:15 *145:21 0.000931621 -17 *132:19 *145:21 0.00027601 -18 *132:23 *145:25 0.000375714 +13 *132:9 *156:21 0.000358641 +14 *132:11 *156:21 0.000259595 +15 *132:13 *156:21 0.000259595 +16 *132:15 *156:21 0.000931621 +17 *132:19 *156:21 0.00027601 +18 *132:23 *156:25 0.000375714 *RES -1 gpio_loopback_one[9] *145:21 12.8752 -2 *145:21 *145:25 17.4993 -3 *145:25 gpio_dm1[9] 17.2202 -4 *145:25 gpio_inp_dis[9] 3.5416 -5 *145:21 gpio_dm2[9] 0.1316 +1 gpio_loopback_one[9] *156:21 12.8752 +2 *156:21 *156:25 17.4993 +3 *156:25 gpio_dm1[9] 17.2202 +4 *156:25 gpio_inp_dis[9] 3.5416 +5 *156:21 gpio_dm2[9] 0.1316 *END -*D_NET *146 0.0181944 +*D_NET *157 0.325848 *CONN *P gpio_in[0] I -*I *313:wb_clk_i I *D user_proj_timer +*I *325:wb_clk_i I *D user_proj_timer +*I *324:wb_clk_i I *D user_proj_timer *CAP -1 gpio_in[0] 0.00909719 -2 *313:wb_clk_i 0.00909719 +1 gpio_in[0] 0.00951117 +2 *325:wb_clk_i 2.73958e-05 +3 *324:wb_clk_i 0 +4 *157:34 0.153373 +5 *157:32 0.153385 +6 *157:23 0.00955101 *RES -1 gpio_in[0] *313:wb_clk_i 36.8318 +1 gpio_in[0] *157:23 33.9592 +2 *157:23 *324:wb_clk_i 3.41 +3 *157:23 *157:32 0.480267 +4 *157:32 *157:34 52.2758 +5 *157:34 *325:wb_clk_i 3.85893 *END -*D_NET *157 0.0226381 +*D_NET *168 0.338741 *CONN *P gpio_in[1] I -*I *313:wb_rst_i I *D user_proj_timer +*I *324:wb_rst_i I *D user_proj_timer +*I *325:wb_rst_i I *D user_proj_timer *CAP -1 gpio_in[1] 0.011319 -2 *313:wb_rst_i 0.011319 +1 gpio_in[1] 0.0116411 +2 *324:wb_rst_i 2.79335e-05 +3 *325:wb_rst_i 3.48673e-05 +4 *168:23 0.157701 +5 *168:21 0.157666 +6 *168:19 0.011669 *RES -1 gpio_in[1] *313:wb_rst_i 44.1027 +1 gpio_in[1] *168:19 40.6144 +2 *168:19 *168:21 0.38 +3 *168:21 *168:23 52.2783 +4 *168:23 *325:wb_rst_i 3.87773 +5 *168:19 *324:wb_rst_i 3.49773 *END -*D_NET *234 0.0063972 +*D_NET *245 0.0063972 *CONN *P gpio_oeb[13] O *P gpio_inp_dis[13] O @@ -4489,21 +4992,21 @@ resetb_l I 1 gpio_oeb[13] 6.53358e-05 2 gpio_inp_dis[13] 0.00202384 3 gpio_loopback_one[13] 0.000281938 -4 *234:11 0.00237111 +4 *245:11 0.00237111 5 gpio_analog_pol[13] gpio_inp_dis[13] 2.14465e-05 6 gpio_ib_mode_sel[13] gpio_oeb[13] 2.06255e-05 -7 gpio_ib_mode_sel[13] *234:11 0.000614291 +7 gpio_ib_mode_sel[13] *245:11 0.000614291 8 *93:33 gpio_inp_dis[13] 0.000120211 9 *93:45 gpio_inp_dis[13] 0.0002652 10 *93:61 gpio_inp_dis[13] 0.000259595 11 *93:65 gpio_inp_dis[13] 0.000353611 *RES -1 gpio_loopback_one[13] *234:11 14.4427 -2 *234:11 gpio_inp_dis[13] 12.966 -3 *234:11 gpio_oeb[13] 0.167633 +1 gpio_loopback_one[13] *245:11 14.4427 +2 *245:11 gpio_inp_dis[13] 12.966 +3 *245:11 gpio_oeb[13] 0.167633 *END -*D_NET *235 0.00715273 +*D_NET *246 0.00715273 *CONN *P gpio_oeb[14] O *P gpio_inp_dis[14] O @@ -4512,19 +5015,19 @@ resetb_l I 1 gpio_oeb[14] 0.000172289 2 gpio_inp_dis[14] 0.00175721 3 gpio_loopback_one[14] 0.000537565 -4 *235:9 0.00246707 +4 *246:9 0.00246707 5 gpio_analog_pol[14] gpio_inp_dis[14] 2.14465e-05 6 gpio_ib_mode_sel[14] gpio_oeb[14] 2.39886e-05 7 *94:13 gpio_inp_dis[14] 0.000268775 -8 *94:13 *235:9 0.00096358 +8 *94:13 *246:9 0.00096358 9 *94:47 gpio_inp_dis[14] 0.000940814 *RES -1 gpio_loopback_one[14] *235:9 5.83207 -2 *235:9 gpio_inp_dis[14] 9.7503 -3 *235:9 gpio_oeb[14] 3.8659 +1 gpio_loopback_one[14] *246:9 5.83207 +2 *246:9 gpio_inp_dis[14] 9.7503 +3 *246:9 gpio_oeb[14] 3.8659 *END -*D_NET *236 0.0110855 +*D_NET *247 0.0110855 *CONN *P gpio_inp_dis[15] O *P gpio_oeb[15] O @@ -4533,18 +5036,18 @@ resetb_l I 1 gpio_inp_dis[15] 0.00188049 2 gpio_oeb[15] 0.000119033 3 gpio_loopback_one[15] 0.00090885 -4 *236:9 0.00290837 +4 *247:9 0.00290837 5 gpio_analog_pol[15] gpio_inp_dis[15] 0.0010624 6 gpio_ib_mode_sel[15] gpio_inp_dis[15] 0.000255335 -7 gpio_ib_mode_sel[15] *236:9 0.00298245 +7 gpio_ib_mode_sel[15] *247:9 0.00298245 8 gpio_out[15] gpio_inp_dis[15] 0.0009686 *RES -1 gpio_loopback_one[15] *236:9 9.29184 -2 *236:9 gpio_oeb[15] 5.64214 -3 *236:9 gpio_inp_dis[15] 11.0498 +1 gpio_loopback_one[15] *247:9 9.29184 +2 *247:9 gpio_oeb[15] 5.64214 +3 *247:9 gpio_inp_dis[15] 11.0498 *END -*D_NET *237 0.00837085 +*D_NET *248 0.00837085 *CONN *P gpio_inp_dis[16] O *P gpio_oeb[16] O @@ -4553,19 +5056,19 @@ resetb_l I 1 gpio_inp_dis[16] 0.00187988 2 gpio_oeb[16] 8.39689e-05 3 gpio_loopback_one[16] 0.00066961 -4 *237:11 0.00263346 +4 *248:11 0.00263346 5 gpio_analog_pol[16] gpio_inp_dis[16] 0.0010624 6 gpio_ib_mode_sel[16] gpio_inp_dis[16] 0.000208314 7 gpio_ib_mode_sel[16] gpio_oeb[16] 0 -8 gpio_ib_mode_sel[16] *237:11 0.00105222 +8 gpio_ib_mode_sel[16] *248:11 0.00105222 9 gpio_out[16] gpio_inp_dis[16] 0.000780998 *RES -1 gpio_loopback_one[16] *237:11 8.63303 -2 *237:11 gpio_oeb[16] 5.02607 -3 *237:11 gpio_inp_dis[16] 11.5878 +1 gpio_loopback_one[16] *248:11 8.63303 +2 *248:11 gpio_oeb[16] 5.02607 +3 *248:11 gpio_inp_dis[16] 11.5878 *END -*D_NET *238 0.00837247 +*D_NET *249 0.00837247 *CONN *P gpio_inp_dis[17] O *P gpio_oeb[17] O @@ -4583,7 +5086,7 @@ resetb_l I 2 gpio_oeb[17] gpio_inp_dis[17] 15.3096 *END -*D_NET *239 0.00879701 +*D_NET *250 0.00879701 *CONN *P gpio_inp_dis[18] O *P gpio_oeb[18] O @@ -4601,7 +5104,7 @@ resetb_l I 2 gpio_oeb[18] gpio_inp_dis[18] 15.9869 *END -*D_NET *240 0.0110229 +*D_NET *251 0.0110229 *CONN *P gpio_inp_dis[19] O *P gpio_oeb[19] O @@ -4610,18 +5113,18 @@ resetb_l I 1 gpio_inp_dis[19] 0.00171714 2 gpio_oeb[19] 6.33454e-05 3 gpio_loopback_one[19] 0.00103518 -4 *240:9 0.00281566 +4 *251:9 0.00281566 5 gpio_analog_pol[19] gpio_inp_dis[19] 0.0012031 6 gpio_ib_mode_sel[19] gpio_inp_dis[19] 0.000140702 -7 gpio_ib_mode_sel[19] *240:9 0.00331363 +7 gpio_ib_mode_sel[19] *251:9 0.00331363 8 gpio_out[19] gpio_inp_dis[19] 0.000734097 *RES -1 gpio_loopback_one[19] *240:9 9.59095 -2 *240:9 gpio_oeb[19] 4.70464 -3 *240:9 gpio_inp_dis[19] 10.1566 +1 gpio_loopback_one[19] *251:9 9.59095 +2 *251:9 gpio_oeb[19] 4.70464 +3 *251:9 gpio_inp_dis[19] 10.1566 *END -*D_NET *241 0.0106904 +*D_NET *252 0.0106904 *CONN *P gpio_inp_dis[20] O *P gpio_oeb[20] O @@ -4639,7 +5142,7 @@ resetb_l I 2 gpio_oeb[20] gpio_inp_dis[20] 16.5941 *END -*D_NET *242 0.0107689 +*D_NET *253 0.0107689 *CONN *P gpio_inp_dis[21] O *P gpio_oeb[21] O @@ -4648,21 +5151,21 @@ resetb_l I 1 gpio_inp_dis[21] 0.00167732 2 gpio_oeb[21] 5.32975e-05 3 gpio_loopback_one[21] 0.000842339 -4 *242:9 0.00257295 +4 *253:9 0.00257295 5 gpio_analog_pol[21] gpio_inp_dis[21] 0.0010155 6 gpio_analog_sel[21] gpio_inp_dis[21] 0.000225219 7 gpio_dm2[21] gpio_inp_dis[21] 0.000225219 8 gpio_ib_mode_sel[21] gpio_inp_dis[21] 0.000402912 -9 gpio_ib_mode_sel[21] *242:9 0.00270392 +9 gpio_ib_mode_sel[21] *253:9 0.00270392 10 gpio_vtrip_sel[21] gpio_inp_dis[21] 0.000225219 11 *102:37 gpio_inp_dis[21] 0.000825017 *RES -1 gpio_loopback_one[21] *242:9 9.0648 -2 *242:9 gpio_oeb[21] 4.49929 -3 *242:9 gpio_inp_dis[21] 10.3837 +1 gpio_loopback_one[21] *253:9 9.0648 +2 *253:9 gpio_oeb[21] 4.49929 +3 *253:9 gpio_inp_dis[21] 10.3837 *END -*D_NET *243 0.0105127 +*D_NET *254 0.0105127 *CONN *P gpio_inp_dis[22] O *P gpio_oeb[22] O @@ -4671,20 +5174,20 @@ resetb_l I 1 gpio_inp_dis[22] 0.00153316 2 gpio_oeb[22] 6.33454e-05 3 gpio_loopback_one[22] 0.000934614 -4 *243:9 0.00253112 +4 *254:9 0.00253112 5 gpio_analog_pol[22] gpio_inp_dis[22] 0.0011093 6 gpio_analog_sel[22] gpio_inp_dis[22] 0.000225219 7 gpio_dm2[22] gpio_inp_dis[22] 0.000225219 8 gpio_out[22] gpio_inp_dis[22] 0.000780998 9 *103:11 gpio_inp_dis[22] 0.000265091 -10 *103:11 *243:9 0.00284463 +10 *103:11 *254:9 0.00284463 *RES -1 gpio_loopback_one[22] *243:9 9.48636 -2 *243:9 gpio_oeb[22] 4.70464 -3 *243:9 gpio_inp_dis[22] 10.1566 +1 gpio_loopback_one[22] *254:9 9.48636 +2 *254:9 gpio_oeb[22] 4.70464 +3 *254:9 gpio_inp_dis[22] 10.1566 *END -*D_NET *244 0.00954958 +*D_NET *255 0.00954958 *CONN *P gpio_inp_dis[23] O *P gpio_oeb[23] O @@ -4702,262 +5205,7 @@ resetb_l I 2 gpio_oeb[23] gpio_inp_dis[23] 16.9327 *END -*D_NET *245 0.00767363 -*CONN -*P gpio_inp_dis[24] O -*P gpio_oeb[24] O -*P gpio_loopback_one[24] I -*CAP -1 gpio_inp_dis[24] 0.00180032 -2 gpio_oeb[24] 9.86295e-05 -3 gpio_loopback_one[24] 0.00105774 -4 *245:13 0.00295669 -5 gpio_analog_pol[24] gpio_inp_dis[24] 2.14382e-05 -6 *105:21 gpio_inp_dis[24] 7.41173e-05 -7 *105:21 gpio_oeb[24] 2.71351e-05 -8 *105:21 *245:13 0.00124341 -9 *105:41 gpio_inp_dis[24] 0.000274226 -10 *105:77 gpio_inp_dis[24] 0.000119923 -*RES -1 gpio_loopback_one[24] *245:13 8.77035 -2 *245:13 gpio_oeb[24] 3.72177 -3 *245:13 gpio_inp_dis[24] 9.60617 -*END - -*D_NET *246 0.00915928 -*CONN -*P gpio_inp_dis[25] O -*P gpio_oeb[25] O -*P gpio_loopback_one[25] I -*CAP -1 gpio_inp_dis[25] 0.00185712 -2 gpio_oeb[25] 0.000108109 -3 gpio_loopback_one[25] 0.00155504 -4 *246:9 0.00352027 -5 gpio_analog_pol[25] gpio_inp_dis[25] 2.75168e-05 -6 gpio_ib_mode_sel[25] gpio_oeb[25] 1.33458e-05 -7 *106:9 *246:9 0.00107415 -8 *106:23 gpio_inp_dis[25] 0.000327497 -9 *106:23 gpio_oeb[25] 1.61892e-05 -10 *106:33 gpio_inp_dis[25] 0.000294392 -11 *106:75 gpio_inp_dis[25] 0.000365645 -*RES -1 gpio_loopback_one[25] *246:9 8.83302 -2 *246:9 gpio_oeb[25] 3.72177 -3 *246:9 gpio_inp_dis[25] 9.60617 -*END - -*D_NET *247 0.00833135 -*CONN -*P gpio_inp_dis[26] O -*P gpio_oeb[26] O -*P gpio_loopback_one[26] I -*CAP -1 gpio_inp_dis[26] 0.00164226 -2 gpio_oeb[26] 7.59706e-05 -3 gpio_loopback_one[26] 0.00100145 -4 *247:9 0.00271969 -5 gpio_analog_pol[26] gpio_inp_dis[26] 2.14382e-05 -6 gpio_ib_mode_sel[26] gpio_oeb[26] 1.78312e-05 -7 *107:19 gpio_inp_dis[26] 0.000172947 -8 *107:19 *247:9 0.00137228 -9 *107:41 gpio_inp_dis[26] 0.0002652 -10 *107:65 gpio_inp_dis[26] 0.000265632 -11 *107:75 gpio_inp_dis[26] 0.000239015 -12 *107:85 gpio_inp_dis[26] 0.000537636 -*RES -1 gpio_loopback_one[26] *247:9 8.52047 -2 *247:9 gpio_oeb[26] 3.68338 -3 *247:9 gpio_inp_dis[26] 20.4228 -*END - -*D_NET *248 0.00959116 -*CONN -*P gpio_inp_dis[27] O -*P gpio_oeb[27] O -*P gpio_loopback_one[27] I -*CAP -1 gpio_inp_dis[27] 0.002105 -2 gpio_oeb[27] 0.000108278 -3 gpio_loopback_one[27] 0.000966033 -4 *248:13 0.00317931 -5 gpio_analog_pol[27] gpio_inp_dis[27] 2.14382e-05 -6 gpio_ib_mode_sel[27] gpio_oeb[27] 8.39203e-06 -7 *108:17 gpio_inp_dis[27] 0.000223608 -8 *108:17 gpio_oeb[27] 6.85458e-06 -9 *108:17 *248:13 0.00228004 -10 *108:37 gpio_inp_dis[27] 0.00029666 -11 *108:77 gpio_inp_dis[27] 0.000395558 -*RES -1 gpio_loopback_one[27] *248:13 8.49227 -2 *248:13 gpio_oeb[27] 3.79305 -3 *248:13 gpio_inp_dis[27] 10.0378 -*END - -*D_NET *249 0.00789287 -*CONN -*P gpio_inp_dis[28] O -*P gpio_oeb[28] O -*P gpio_loopback_one[28] I -*CAP -1 gpio_inp_dis[28] 0.00173875 -2 gpio_oeb[28] 9.96479e-05 -3 gpio_loopback_one[28] 0.00100124 -4 *249:13 0.00283964 -5 gpio_analog_pol[28] gpio_inp_dis[28] 2.14382e-05 -6 gpio_ib_mode_sel[28] gpio_oeb[28] 2.17773e-05 -7 *109:19 gpio_inp_dis[28] 0.000189962 -8 *109:19 *249:13 0.00115271 -9 *109:39 gpio_inp_dis[28] 0.000274226 -10 *109:83 gpio_inp_dis[28] 0.000187834 -11 *109:93 gpio_inp_dis[28] 0.000365645 -*RES -1 gpio_loopback_one[28] *249:13 8.45702 -2 *249:13 gpio_oeb[28] 3.72177 -3 *249:13 gpio_inp_dis[28] 9.60617 -*END - -*D_NET *250 0.00815526 -*CONN -*P gpio_inp_dis[29] O -*P gpio_oeb[29] O -*P gpio_loopback_one[29] I -*CAP -1 gpio_inp_dis[29] 0.00116869 -2 gpio_oeb[29] 2.89678e-05 -3 gpio_loopback_one[29] 0.000963196 -4 *250:17 0.00216086 -5 gpio_analog_pol[29] gpio_inp_dis[29] 2.14382e-05 -6 *110:21 gpio_inp_dis[29] 0.000101284 -7 *110:21 gpio_oeb[29] 3.11708e-05 -8 *110:21 *250:17 0.0012148 -9 *110:31 gpio_inp_dis[29] 0.000229844 -10 *110:41 gpio_inp_dis[29] 0.000668384 -11 *110:51 gpio_inp_dis[29] 0.000198472 -12 *110:61 gpio_inp_dis[29] 0.000233255 -13 *110:71 gpio_inp_dis[29] 0.000229844 -14 *110:83 gpio_inp_dis[29] 0.000905046 -*RES -1 gpio_loopback_one[29] *250:17 15.6755 -2 *250:17 gpio_oeb[29] 3.5416 -3 *250:17 gpio_inp_dis[29] 36.9345 -*END - -*D_NET *251 0.00897817 -*CONN -*P gpio_oeb[30] O -*P gpio_inp_dis[30] O -*P gpio_loopback_one[30] I -*CAP -1 gpio_oeb[30] 0.000135327 -2 gpio_inp_dis[30] 0.00201465 -3 gpio_loopback_one[30] 0.0010606 -4 *251:13 0.00321058 -5 gpio_analog_pol[30] gpio_inp_dis[30] 1.65147e-05 -6 gpio_ib_mode_sel[30] gpio_oeb[30] 1.30543e-05 -7 *112:15 gpio_inp_dis[30] 0.000527657 -8 *112:15 *251:13 0.00114338 -9 *112:37 gpio_inp_dis[30] 0.00029666 -10 *112:65 gpio_inp_dis[30] 0.000139478 -11 *112:85 gpio_inp_dis[30] 0.000420283 -*RES -1 gpio_loopback_one[30] *251:13 11.6328 -2 *251:13 gpio_inp_dis[30] 13.6076 -3 *251:13 gpio_oeb[30] 0.520917 -*END - -*D_NET *252 0.00863867 -*CONN -*P gpio_inp_dis[31] O -*P gpio_oeb[31] O -*P gpio_loopback_one[31] I -*CAP -1 gpio_inp_dis[31] 0.00187798 -2 gpio_oeb[31] 0.000123429 -3 gpio_loopback_one[31] 0.000866767 -4 *252:9 0.00286818 -5 gpio_analog_pol[31] gpio_inp_dis[31] 2.14382e-05 -6 gpio_ib_mode_sel[31] gpio_oeb[31] 1.31689e-05 -7 *113:17 gpio_inp_dis[31] 0.00015786 -8 *113:17 gpio_oeb[31] 1.40607e-05 -9 *113:17 *252:9 0.00205592 -10 *113:37 gpio_inp_dis[31] 0.000274226 -11 *113:77 gpio_inp_dis[31] 0.000365645 -12 *113:101 gpio_inp_dis[31] 0 -*RES -1 gpio_loopback_one[31] *252:9 7.89302 -2 *252:9 gpio_oeb[31] 3.72177 -3 *252:9 gpio_inp_dis[31] 9.60617 -*END - -*D_NET *253 0.00897561 -*CONN -*P gpio_inp_dis[32] O -*P gpio_oeb[32] O -*P gpio_loopback_one[32] I -*CAP -1 gpio_inp_dis[32] 0.00178518 -2 gpio_oeb[32] 8.62281e-05 -3 gpio_loopback_one[32] 0.00112213 -4 *253:13 0.00299354 -5 gpio_analog_pol[32] gpio_inp_dis[32] 1.65147e-05 -6 *114:17 gpio_inp_dis[32] 0.000206392 -7 *114:17 gpio_oeb[32] 2.95395e-05 -8 *114:17 *253:13 0.001777 -9 *114:31 gpio_inp_dis[32] 0.000148221 -10 *114:45 gpio_inp_dis[32] 0.000390585 -11 *114:77 gpio_inp_dis[32] 0.000420283 -*RES -1 gpio_loopback_one[32] *253:13 9.12207 -2 *253:13 gpio_oeb[32] 3.85415 -3 *253:13 gpio_inp_dis[32] 9.66178 -*END - -*D_NET *254 0.00838987 -*CONN -*P gpio_inp_dis[33] O -*P gpio_oeb[33] O -*P gpio_loopback_one[33] I -*CAP -1 gpio_inp_dis[33] 0.0017145 -2 gpio_oeb[33] 0.00025097 -3 gpio_loopback_one[33] 0.00141887 -4 *254:13 0.00338434 -5 gpio_analog_pol[33] gpio_inp_dis[33] 2.46032e-05 -6 gpio_ib_mode_sel[33] gpio_oeb[33] 4.5752e-05 -7 *115:17 gpio_inp_dis[33] 1.19602e-05 -8 *115:17 *254:13 0.000611472 -9 *115:93 gpio_inp_dis[33] 0.000927401 -*RES -1 gpio_loopback_one[33] *254:13 9.39153 -2 *254:13 gpio_oeb[33] 12.6838 -3 *254:13 gpio_inp_dis[33] 9.42992 -*END - -*D_NET *255 0.00840726 -*CONN -*P gpio_inp_dis[34] O -*P gpio_oeb[34] O -*P gpio_loopback_one[34] I -*CAP -1 gpio_inp_dis[34] 0.00188232 -2 gpio_oeb[34] 0.00011168 -3 gpio_loopback_one[34] 0.00107638 -4 *255:9 0.00307037 -5 gpio_analog_pol[34] gpio_inp_dis[34] 3.42534e-05 -6 gpio_ib_mode_sel[34] gpio_oeb[34] 1.70108e-05 -7 *116:21 gpio_inp_dis[34] 0.000186724 -8 *116:21 gpio_oeb[34] 5.96283e-06 -9 *116:21 *255:9 0.00135984 -10 *116:41 gpio_inp_dis[34] 0.000274226 -11 *116:81 gpio_inp_dis[34] 0.0003885 -*RES -1 gpio_loopback_one[34] *255:9 8.67635 -2 *255:9 gpio_oeb[34] 3.72177 -3 *255:9 gpio_inp_dis[34] 9.65317 -*END - -*D_NET *256 0.00888329 +*D_NET *256 0.0093664 *CONN *P gpio_inp_dis[35] O *P gpio_oeb[35] O @@ -4967,17 +5215,18 @@ resetb_l I 2 gpio_oeb[35] 7.96403e-05 3 gpio_loopback_one[35] 0.00112869 4 *256:13 0.00253178 -5 gpio_analog_pol[35] gpio_inp_dis[35] 2.05271e-05 -6 *117:19 gpio_inp_dis[35] 0.000113793 -7 *117:19 gpio_oeb[35] 1.9968e-05 -8 *117:19 *256:13 0.00107744 -9 *117:31 gpio_inp_dis[35] 0.000251706 -10 *117:31 gpio_oeb[35] 3.88869e-06 -11 *117:45 gpio_inp_dis[35] 0.000711471 -12 *117:55 gpio_inp_dis[35] 0.000207458 -13 *117:65 gpio_inp_dis[35] 0.000239015 -14 *117:75 gpio_inp_dis[35] 0.000239015 -15 *117:89 gpio_inp_dis[35] 0.000935449 +5 *256:13 *268:9 0.00048311 +6 gpio_analog_pol[35] gpio_inp_dis[35] 2.05271e-05 +7 *117:19 gpio_inp_dis[35] 0.000113793 +8 *117:19 gpio_oeb[35] 1.9968e-05 +9 *117:19 *256:13 0.00107744 +10 *117:31 gpio_inp_dis[35] 0.000251706 +11 *117:31 gpio_oeb[35] 3.88869e-06 +12 *117:45 gpio_inp_dis[35] 0.000711471 +13 *117:55 gpio_inp_dis[35] 0.000207458 +14 *117:65 gpio_inp_dis[35] 0.000239015 +15 *117:75 gpio_inp_dis[35] 0.000239015 +16 *117:89 gpio_inp_dis[35] 0.000935449 *RES 1 gpio_loopback_one[35] *256:13 8.78993 2 *256:13 gpio_oeb[35] 3.70375 @@ -4994,12 +5243,13 @@ resetb_l I 2 gpio_inp_dis[36] 0.00226154 3 gpio_loopback_one[36] 0.00130558 4 *257:9 0.0036548 -5 gpio_analog_pol[36] gpio_inp_dis[36] 2.14382e-05 -6 gpio_ib_mode_sel[36] gpio_oeb[36] 1.58549e-05 -7 *118:19 gpio_inp_dis[36] 0.000295258 -8 *118:19 *257:9 0.000865964 -9 *118:41 gpio_inp_dis[36] 0.00029666 -10 *118:81 gpio_inp_dis[36] 0.000370834 +5 *257:9 *268:9 0 +6 gpio_analog_pol[36] gpio_inp_dis[36] 2.14382e-05 +7 gpio_ib_mode_sel[36] gpio_oeb[36] 1.58549e-05 +8 *118:19 gpio_inp_dis[36] 0.000295258 +9 *118:19 *257:9 0.000865964 +10 *118:41 gpio_inp_dis[36] 0.00029666 +11 *118:81 gpio_inp_dis[36] 0.000370834 *RES 1 gpio_loopback_one[36] *257:9 29.2112 2 *257:9 gpio_inp_dis[36] 17.2416 @@ -5183,14 +5433,14 @@ resetb_l I 3 *264:13 gpio_oeb[43] 5.95464 *END -*D_NET *265 0.0321711 +*D_NET *265 0.0327802 *CONN *P gpio_out[10] O -*I *313:io_out[8] O *D user_proj_timer +*I *324:io_out[8] O *D user_proj_timer *CAP 1 gpio_out[10] 0.00234743 -2 *313:io_out[8] 0.0116615 -3 *265:11 0.014009 +2 *324:io_out[8] 0.0119661 +3 *265:11 0.0143135 4 gpio_dm1[10] gpio_out[10] 0.000266191 5 gpio_holdover[10] gpio_out[10] 1.55929e-05 6 gpio_slow_sel[10] gpio_out[10] 0.000274226 @@ -5200,152 +5450,583 @@ resetb_l I 10 *90:51 gpio_out[10] 0.000276987 11 *132:9 *265:11 0.00104831 12 *135:23 gpio_out[10] 0.000470957 -13 *145:21 *265:11 0.000248262 +13 *156:21 *265:11 0.000248262 *RES -1 *313:io_out[8] *265:11 43.5496 +1 *324:io_out[8] *265:11 43.5496 2 *265:11 gpio_out[10] 13.7477 *END -*D_NET *266 0.0275372 +*D_NET *266 0.0263144 *CONN *P gpio_out[11] O -*I *313:io_out[9] O *D user_proj_timer +*I *324:io_out[9] O *D user_proj_timer *CAP -1 gpio_out[11] 0.000603129 -2 *313:io_out[9] 0.0118075 -3 *266:13 0.0124106 -4 gpio_analog_sel[11] *266:13 1.10785e-05 +1 gpio_out[11] 0.00015709 +2 *324:io_out[9] 0.0129894 +3 *266:15 0.0131465 +4 gpio_dm2[11] gpio_out[11] 0 5 gpio_holdover[11] gpio_out[11] 2.14465e-05 -6 gpio_slow_sel[11] *266:13 0.0011827 -7 *91:19 *266:13 0.00098159 -8 *91:21 *266:13 0.000259595 -9 *91:23 *266:13 0.000259595 *RES -1 *313:io_out[9] *266:13 48.0515 -2 *266:13 gpio_out[11] 17.5721 +1 *324:io_out[9] *266:15 49.7678 +2 *266:15 gpio_out[11] 0.4559 *END -*D_NET *267 0.0243125 +*D_NET *267 0.0230206 *CONN *P gpio_out[12] O -*I *313:io_out[10] O *D user_proj_timer +*I *324:io_out[10] O *D user_proj_timer +*CAP +1 gpio_out[12] 0.011498 +2 *324:io_out[10] 0.011498 +3 gpio_holdover[12] gpio_out[12] 2.46985e-05 +*RES +1 *324:io_out[10] gpio_out[12] 43.3116 +*END + +*D_NET *268 0.461207 +*CONN +*P gpio_out[24] O +*I *325:io_out[0] O *D user_proj_timer *CAP -1 gpio_out[12] 0.0103843 -2 *313:io_out[10] 0.0103843 -3 gpio_analog_pol[12] gpio_out[12] 4.7145e-05 -4 gpio_holdover[12] gpio_out[12] 2.45075e-05 -5 gpio_slow_sel[12] gpio_out[12] 0.00120816 -6 *92:21 gpio_out[12] 0.000176959 -7 *92:23 gpio_out[12] 0.000476658 -8 *92:25 gpio_out[12] 0.0011787 -9 *92:27 gpio_out[12] 0.000206401 -10 *92:29 gpio_out[12] 0.000225295 +1 gpio_out[24] 0.000185095 +2 *325:io_out[0] 0.00611187 +3 *268:17 0.0422568 +4 *268:15 0.0423437 +5 *268:9 0.0803495 +6 *268:7 0.0861894 +7 *268:9 *269:9 0.155392 +8 *268:9 *270:17 0.00446754 +9 *268:9 *273:9 0.00582227 +10 *268:15 gpio_out[26] 4.24931e-05 +11 *268:17 *269:17 0.0163949 +12 gpio_analog_en[27] *268:9 0 +13 gpio_dm1[27] *268:9 0.000169524 +14 gpio_dm1[29] *268:9 0.000169524 +15 gpio_dm1[34] *268:9 0.000172874 +16 gpio_holdover[24] gpio_out[24] 1.65147e-05 +17 gpio_holdover[26] *268:15 9.98954e-05 +18 gpio_slow_sel[25] *268:17 0.00116212 +19 gpio_slow_sel[26] *268:17 0.00116212 +20 gpio_slow_sel[27] *268:9 0 +21 gpio_slow_sel[29] *268:9 0.000102742 +22 gpio_slow_sel[33] *268:9 0.000169524 +23 gpio_slow_sel[36] *268:9 0 +24 gpio_vtrip_sel[26] *268:9 0 +25 *105:19 *268:17 0.000498301 +26 *105:71 gpio_out[24] 3.30249e-05 +27 *106:13 *268:17 0.00329767 +28 *106:53 *268:17 0.000492573 +29 *106:63 *268:17 0.00115005 +30 *106:73 *268:17 0.000239015 +31 *106:83 *268:17 0.000239015 +32 *107:57 *268:17 7.51179e-05 +33 *107:67 *268:17 0.000484067 +34 *107:77 *268:17 0.00140114 +35 *107:101 *268:17 0.000239015 +36 *108:61 *268:9 0 +37 *108:71 *268:9 0 +38 *108:81 *268:9 0 +39 *108:91 *268:9 0 +40 *113:47 *268:9 0.000101558 +41 *113:67 *268:9 0.000169524 +42 *113:93 *268:9 0.000110392 +43 *115:81 *268:9 0.000244794 +44 *117:45 *268:9 0.000208052 +45 *117:89 *268:9 0.000339048 +46 *118:31 *268:9 0 +47 *118:41 *268:9 0 +48 *118:51 *268:9 0 +49 *118:61 *268:9 0 +50 *118:71 *268:9 0 +51 *118:81 *268:9 0 +52 *118:93 *268:9 0 +53 *138:15 *268:17 0.00336498 +54 *139:17 *268:17 0.000746463 +55 *139:29 *268:17 0.000353611 +56 *140:13 *268:9 0.00146266 +57 *141:9 *268:9 0.000583451 +58 *141:19 *268:9 0.000174661 +59 *142:13 *268:9 0.000796728 +60 *142:31 *268:9 0.000242901 +61 *143:13 *268:9 0.000726061 +62 *143:31 *268:9 0.000168664 +63 *256:13 *268:9 0.00048311 +64 *257:9 *268:9 0 *RES -1 *313:io_out[10] gpio_out[12] 43.4448 +1 *325:io_out[0] *268:7 20.6089 +2 *268:7 *268:9 2330.34 +3 *268:9 *268:15 7.55163 +4 *268:15 *268:17 166.452 +5 *268:17 gpio_out[24] 4.09698 *END -*D_NET *268 0.0211055 +*D_NET *269 0.420013 +*CONN +*P gpio_out[25] O +*I *325:io_out[1] O *D user_proj_timer +*CAP +1 gpio_out[25] 0.000249441 +2 *325:io_out[1] 0.00615334 +3 *269:17 0.0124551 +4 *269:15 0.0124615 +5 *269:9 0.0322798 +6 *269:7 0.0381772 +7 *269:9 *270:9 0.1193 +8 *269:9 *270:17 0.00300598 +9 *269:9 *273:9 0.00582227 +10 *269:15 gpio_out[27] 0 +11 *269:17 *270:17 0.00862484 +12 gpio_dm1[28] *269:9 0 +13 gpio_dm1[29] *269:9 0.000169524 +14 gpio_dm1[34] *269:9 0.000343292 +15 gpio_dm2[27] *269:15 0.000223674 +16 gpio_holdover[25] gpio_out[25] 1.83414e-05 +17 gpio_holdover[27] *269:15 2.57599e-05 +18 gpio_slow_sel[27] *269:17 0.000795435 +19 gpio_slow_sel[28] *269:9 0 +20 gpio_slow_sel[29] *269:9 0.000102742 +21 gpio_slow_sel[33] *269:9 0.000169524 +22 gpio_slow_sel[34] *269:9 0 +23 *106:41 *269:17 0.000271935 +24 *106:53 gpio_out[25] 2.74284e-05 +25 *107:19 *269:17 0.00317569 +26 *107:57 *269:17 5.07995e-05 +27 *108:41 *269:9 0 +28 *108:51 *269:9 0 +29 *108:61 *269:9 0 +30 *108:71 *269:17 0.000420283 +31 *109:37 *269:9 0 +32 *109:73 *269:9 0 +33 *109:83 *269:9 0 +34 *113:47 *269:9 0.000101558 +35 *113:67 *269:9 0.000169524 +36 *113:93 *269:9 0.000110392 +37 *115:81 *269:9 0.000244794 +38 *116:9 *269:9 0 +39 *116:23 *269:9 0 +40 *141:9 *269:9 0.000934829 +41 *142:13 *269:9 0.000862102 +42 *142:31 *269:9 0.000521966 +43 *143:13 *269:9 0.000774154 +44 *143:31 *269:9 0.000182503 +45 *149:31 *269:9 0 +46 *268:9 *269:9 0.155392 +47 *268:17 *269:17 0.0163949 +*RES +1 *325:io_out[1] *269:7 20.6809 +2 *269:7 *269:9 1899.88 +3 *269:9 *269:15 7.6237 +4 *269:15 *269:17 66.7369 +5 *269:17 gpio_out[25] 4.29125 +*END + +*D_NET *270 0.343612 +*CONN +*P gpio_out[26] O +*I *325:io_out[2] O *D user_proj_timer +*CAP +1 gpio_out[26] 9.89791e-05 +2 *325:io_out[2] 0.00620207 +3 *270:17 0.0110394 +4 *270:15 0.0111237 +5 *270:9 0.0267173 +6 *270:7 0.0327362 +7 *270:9 *271:9 0.083711 +8 *270:9 *272:17 0.00279067 +9 *270:9 *273:9 0.00582227 +10 *270:17 *271:17 0.00738432 +11 *270:17 *272:17 0.00017695 +12 gpio_analog_pol[29] *270:9 0 +13 gpio_analog_pol[33] *270:9 0 +14 gpio_dm1[27] *270:17 0.00116815 +15 gpio_dm1[29] *270:9 0.000379883 +16 gpio_holdover[26] gpio_out[26] 1.76295e-05 +17 gpio_oeb[28] *270:9 0 +18 gpio_slow_sel[27] *270:17 0.000786744 +19 gpio_slow_sel[28] *270:17 0.000440045 +20 gpio_slow_sel[29] *270:9 0.000205484 +21 gpio_slow_sel[33] *270:9 0.000339048 +22 *107:27 *270:17 0.000395611 +23 *107:57 *270:17 0.000975242 +24 *108:9 *270:17 0.00305675 +25 *108:31 *270:17 0.000265906 +26 *109:37 *270:9 0 +27 *109:49 *270:15 0 +28 *109:49 *270:17 0.00049861 +29 *109:63 *270:17 0.00115608 +30 *113:47 *270:9 0.000141237 +31 *113:57 *270:9 0.000100018 +32 *113:67 *270:9 0.000235757 +33 *113:93 *270:9 0.000153522 +34 *115:31 *270:9 0 +35 *115:57 *270:9 0 +36 *115:69 *270:9 0 +37 *115:81 *270:9 0.000412754 +38 *140:13 *270:17 0.00148604 +39 *141:9 *270:17 0.0039946 +40 *141:19 *270:17 0.00120574 +41 *142:13 *270:9 0.00129376 +42 *142:13 *270:17 0.000227445 +43 *143:13 *270:9 0.00103795 +44 *143:31 *270:9 0.000394868 +45 *268:9 *270:17 0.00446754 +46 *268:15 gpio_out[26] 4.24931e-05 +47 *269:9 *270:9 0.1193 +48 *269:9 *270:17 0.00300598 +49 *269:17 *270:17 0.00862484 +*RES +1 *325:io_out[2] *270:7 20.753 +2 *270:7 *270:9 1459.7 +3 *270:9 *270:15 7.26337 +4 *270:15 *270:17 68.1336 +5 *270:17 gpio_out[26] 3.72177 +*END + +*D_NET *271 0.254044 +*CONN +*P gpio_out[27] O +*I *325:io_out[3] O *D user_proj_timer +*CAP +1 gpio_out[27] 0.000220986 +2 *325:io_out[3] 0.00626892 +3 *271:17 0.0127212 +4 *271:15 0.0128096 +5 *271:9 0.0216341 +6 *271:7 0.0275937 +7 *271:9 *272:9 0.0483232 +8 *271:9 *273:9 0.00722732 +9 *271:15 gpio_out[29] 1.93226e-05 +10 *271:17 *272:17 0.016851 +11 gpio_holdover[27] gpio_out[27] 2.14382e-05 +12 gpio_slow_sel[30] *271:9 0 +13 gpio_slow_sel[32] *271:9 0 +14 gpio_vtrip_sel[29] *271:9 0 +15 gpio_vtrip_sel[29] *271:15 0 +16 *108:9 *271:17 0.0030611 +17 *108:31 *271:17 0.000251363 +18 *108:51 *271:17 0.000271935 +19 *109:17 *271:17 0.00328106 +20 *109:23 *271:17 0.0003057 +21 *109:37 *271:17 0.00024232 +22 *112:45 *271:9 0 +23 *112:69 *271:9 0 +24 *112:83 *271:9 0 +25 *112:93 *271:9 0 +26 *112:103 *271:9 0 +27 *113:47 *271:9 0.000152826 +28 *113:57 *271:9 0.000108225 +29 *113:67 *271:9 0.000255101 +30 *113:93 *271:9 0.000166118 +31 *114:75 *271:9 0 +32 *114:85 *271:9 0 +33 *114:95 *271:9 0 +34 *143:13 *271:9 0.00116242 +35 *147:31 *271:9 0 +36 *269:15 gpio_out[27] 0 +37 *270:9 *271:9 0.083711 +38 *270:17 *271:17 0.00738432 +*RES +1 *325:io_out[3] *271:7 20.8251 +2 *271:7 *271:9 1025.59 +3 *271:9 *271:15 7.47957 +4 *271:15 *271:17 68.1218 +5 *271:17 gpio_out[27] 4.25992 +*END + +*D_NET *272 0.177186 +*CONN +*P gpio_out[28] O +*I *325:io_out[4] O *D user_proj_timer +*CAP +1 gpio_out[28] 0.00012177 +2 *325:io_out[4] 0.00631765 +3 *272:17 0.0102294 +4 *272:15 0.0102574 +5 *272:9 0.0191702 +6 *272:7 0.0253381 +7 *272:9 *273:9 0.0104693 +8 *272:15 gpio_out[30] 0.000102276 +9 *272:17 *273:9 0.016719 +10 *272:17 *277:9 0 +11 gpio_analog_en[31] *272:9 0 +12 gpio_dm1[30] *272:17 0.00109513 +13 gpio_holdover[28] gpio_out[28] 1.65147e-05 +14 gpio_inp_dis[30] *272:17 0.000118237 +15 gpio_slow_sel[29] *272:17 0.00115608 +16 gpio_slow_sel[30] *272:17 0.0002652 +17 gpio_slow_sel[31] *272:9 0 +18 *109:49 gpio_out[28] 2.9745e-06 +19 *110:19 *272:17 0.00160118 +20 *110:53 *272:17 0.000113423 +21 *110:63 *272:17 0.000264652 +22 *110:77 *272:17 0.00136405 +23 *110:101 *272:17 0.000239015 +24 *112:23 *272:9 0 +25 *112:33 *272:9 0 +26 *112:45 *272:9 0 +27 *112:69 *272:17 0.000318592 +28 *112:83 *272:17 0.000375714 +29 *113:47 *272:9 0.000330656 +30 *113:57 *272:9 0.000234157 +31 *113:67 *272:9 0.000551942 +32 *113:93 *272:9 0.000179708 +33 *142:13 *272:17 0.00127711 +34 *145:13 *272:17 0.000207038 +35 *145:29 *272:17 0.000608064 +36 *270:9 *272:17 0.00279067 +37 *270:17 *272:17 0.00017695 +38 *271:9 *272:9 0.0483232 +39 *271:17 *272:17 0.016851 +*RES +1 *325:io_out[4] *272:7 20.8971 +2 *272:7 *272:9 593.911 +3 *272:9 *272:15 7.26337 +4 *272:15 *272:17 67.9087 +5 *272:17 gpio_out[28] 3.75858 +*END + +*D_NET *273 0.121476 +*CONN +*P gpio_out[29] O +*I *325:io_out[5] O *D user_proj_timer +*CAP +1 gpio_out[29] 0.000121916 +2 *325:io_out[5] 0.00642054 +3 *273:9 0.0206856 +4 *273:7 0.0269842 +5 *273:9 *277:9 0 +6 gpio_analog_en[31] *273:9 0.000116242 +7 gpio_dm1[31] *273:9 0.000422652 +8 gpio_holdover[29] gpio_out[29] 3.69404e-05 +9 gpio_slow_sel[31] *273:9 0.000251371 +10 *110:27 *273:9 0.000395611 +11 *110:53 *273:9 0.000969214 +12 *112:11 *273:9 0.00288298 +13 *113:19 *273:9 0.000712947 +14 *113:27 *273:9 0.000395611 +15 *113:35 *273:9 0.000395611 +16 *113:47 *273:9 0.000931621 +17 *113:57 *273:9 0.000490095 +18 *113:67 *273:9 0.00116815 +19 *113:77 *273:9 0.000239015 +20 *113:93 *273:9 0.00075661 +21 *143:13 *273:9 0.00178713 +22 *145:13 *273:9 0.000424295 +23 *146:13 *273:9 0.0023203 +24 *146:27 *273:9 0.000665512 +25 *268:9 *273:9 0.00582227 +26 *269:9 *273:9 0.00582227 +27 *270:9 *273:9 0.00582227 +28 *271:9 *273:9 0.00722732 +29 *271:15 gpio_out[29] 1.93226e-05 +30 *272:9 *273:9 0.0104693 +31 *272:17 *273:9 0.016719 +*RES +1 *325:io_out[5] *273:7 21.1494 +2 *273:7 *273:9 96.1581 +3 *273:9 gpio_out[29] 3.72177 +*END + +*D_NET *274 0.0235621 *CONN *P gpio_out[2] O -*I *313:io_out[0] O *D user_proj_timer +*I *324:io_out[0] O *D user_proj_timer +*CAP +1 gpio_out[2] 0.0102926 +2 *324:io_out[0] 0.0102926 +3 gpio_holdover[2] gpio_out[2] 3.32475e-05 +4 *111:13 gpio_out[2] 0.000620219 +5 *144:13 gpio_out[2] 0.00232337 +*RES +1 *324:io_out[0] gpio_out[2] 41.9878 +*END + +*D_NET *275 0.0290289 +*CONN +*P gpio_out[30] O +*I *325:io_out[6] O *D user_proj_timer +*CAP +1 gpio_out[30] 0.0144522 +2 *325:io_out[6] 0.0144522 +3 gpio_holdover[30] gpio_out[30] 1.83414e-05 +4 *112:69 gpio_out[30] 3.79653e-06 +5 *272:15 gpio_out[30] 0.000102276 +*RES +1 *325:io_out[6] gpio_out[30] 45.1978 +*END + +*D_NET *276 0.0606383 +*CONN +*P gpio_out[31] O +*I *325:io_out[7] O *D user_proj_timer +*CAP +1 gpio_out[31] 0.00645195 +2 *325:io_out[7] 0.000124769 +3 *276:9 0.0164249 +4 *276:7 0.0100978 +5 *276:9 *278:9 0.0274748 +6 gpio_holdover[31] gpio_out[31] 6.41261e-05 +*RES +1 *325:io_out[7] *276:7 3.6873 +2 *276:7 *276:9 55.9237 +3 *276:9 gpio_out[31] 21.2692 +*END + +*D_NET *277 0.127586 +*CONN +*P gpio_out[32] O +*I *325:io_out[8] O *D user_proj_timer +*CAP +1 gpio_out[32] 0.000498924 +2 *325:io_out[8] 0.00603987 +3 *277:9 0.0577297 +4 *277:7 0.0632706 +5 *277:9 *279:9 0 +6 gpio_dm1[29] *277:9 0 +7 gpio_holdover[32] gpio_out[32] 4.68195e-05 +8 gpio_slow_sel[29] *277:9 0 +9 gpio_slow_sel[32] *277:9 0 +10 *113:47 *277:9 0 +11 *113:57 *277:9 0 +12 *113:67 *277:9 0 +13 *113:77 *277:9 0 +14 *113:93 *277:9 0 +15 *114:51 *277:9 0 +16 *114:65 *277:9 0 +17 *142:13 *277:9 0 +18 *143:13 *277:9 0 +19 *143:31 *277:9 0 +20 *272:17 *277:9 0 +21 *273:9 *277:9 0 +*RES +1 *325:io_out[8] *277:7 20.1404 +2 *277:7 *277:9 198.092 +3 *277:9 gpio_out[32] 4.86308 +*END + +*D_NET *278 0.184474 +*CONN +*P gpio_out[33] O +*I *325:io_out[9] O *D user_proj_timer +*CAP +1 gpio_out[33] 0.00642498 +2 *325:io_out[9] 5.64613e-05 +3 *278:9 0.078435 +4 *278:7 0.0720665 +5 gpio_holdover[33] gpio_out[33] 1.65147e-05 +6 *276:9 *278:9 0.0274748 +*RES +1 *325:io_out[9] *278:7 3.54317 +2 *278:7 *278:9 274.104 +3 *278:9 gpio_out[33] 21.4008 +*END + +*D_NET *279 0.211269 +*CONN +*P gpio_out[34] O +*I *325:io_out[10] O *D user_proj_timer *CAP -1 gpio_out[2] 0.0105445 -2 *313:io_out[0] 0.0105445 -3 gpio_dm2[2] gpio_out[2] 0 -4 gpio_holdover[2] gpio_out[2] 1.65123e-05 +1 gpio_out[34] 0.000832066 +2 *325:io_out[10] 0.00564576 +3 *279:9 0.0999807 +4 *279:7 0.104794 +5 gpio_holdover[34] gpio_out[34] 1.55929e-05 +6 *277:9 *279:9 0 *RES -1 *313:io_out[0] gpio_out[2] 41.9878 +1 *325:io_out[10] *279:7 18.9874 +2 *279:7 *279:9 350.222 +3 *279:9 gpio_out[34] 6.01458 *END -*D_NET *269 0.0254222 +*D_NET *280 0.0254708 *CONN *P gpio_out[3] O -*I *313:io_out[1] O *D user_proj_timer +*I *324:io_out[1] O *D user_proj_timer *CAP -1 gpio_out[3] 0.0127008 -2 *313:io_out[1] 0.0127008 +1 gpio_out[3] 0.0127251 +2 *324:io_out[1] 0.0127251 3 gpio_holdover[3] gpio_out[3] 2.05378e-05 *RES -1 *313:io_out[1] gpio_out[3] 49.1725 +1 *324:io_out[1] gpio_out[3] 48.6821 *END -*D_NET *270 0.029017 +*D_NET *281 0.0296261 *CONN *P gpio_out[4] O -*I *313:io_out[2] O *D user_proj_timer +*I *324:io_out[2] O *D user_proj_timer *CAP -1 gpio_out[4] 0.00580955 -2 *313:io_out[2] 0.00868566 -3 *270:16 0.0144952 +1 gpio_out[4] 0.00611408 +2 *324:io_out[2] 0.00868566 +3 *281:16 0.0147997 4 gpio_holdover[4] gpio_out[4] 2.66049e-05 *RES -1 *313:io_out[2] *270:16 37.9371 -2 *270:16 gpio_out[4] 18.1726 +1 *324:io_out[2] *281:16 37.9371 +2 *281:16 gpio_out[4] 18.1726 *END -*D_NET *271 0.0345696 +*D_NET *282 0.0351787 *CONN *P gpio_out[5] O -*I *313:io_out[3] O *D user_proj_timer +*I *324:io_out[3] O *D user_proj_timer *CAP -1 gpio_out[5] 0.00581317 -2 *313:io_out[3] 0.0109544 -3 *271:20 0.0167675 -4 *271:20 *272:14 0.00101309 +1 gpio_out[5] 0.00611771 +2 *324:io_out[3] 0.0109544 +3 *282:20 0.0170721 +4 *282:20 *283:14 0.00101309 5 gpio_holdover[5] gpio_out[5] 2.14465e-05 -6 *141:13 gpio_out[5] 0 -7 *141:27 gpio_out[5] 0 +6 *152:13 gpio_out[5] 0 +7 *152:27 gpio_out[5] 0 *RES -1 *313:io_out[3] *271:20 45.3506 -2 *271:20 gpio_out[5] 18.1898 +1 *324:io_out[3] *282:20 45.3506 +2 *282:20 gpio_out[5] 18.1898 *END -*D_NET *272 0.0377905 +*D_NET *283 0.0383996 *CONN *P gpio_out[6] O -*I *313:io_out[4] O *D user_proj_timer +*I *324:io_out[4] O *D user_proj_timer *CAP -1 gpio_out[6] 0.00578965 -2 *313:io_out[4] 0.0125883 -3 *272:14 0.018378 +1 gpio_out[6] 0.00609418 +2 *324:io_out[4] 0.0125883 +3 *283:14 0.0186825 4 gpio_dm2[6] gpio_out[6] 0 5 gpio_holdover[6] gpio_out[6] 2.14465e-05 -6 *271:20 *272:14 0.00101309 +6 *282:20 *283:14 0.00101309 *RES -1 *313:io_out[4] *272:14 48.2699 -2 *272:14 gpio_out[6] 21.5575 +1 *324:io_out[4] *283:14 48.2699 +2 *283:14 gpio_out[6] 21.5575 *END -*D_NET *273 0.0440303 +*D_NET *284 0.0446394 *CONN *P gpio_out[7] O -*I *313:io_out[5] O *D user_proj_timer +*I *324:io_out[5] O *D user_proj_timer *CAP 1 gpio_out[7] 0.00136181 -2 *313:io_out[5] 0.00568511 -3 *273:11 0.0138816 -4 *273:7 0.0182049 +2 *324:io_out[5] 0.00598964 +3 *284:11 0.0138816 +4 *284:7 0.0185094 5 gpio_out[7] gpio_out[8] 0.000221609 -6 *273:11 gpio_out[8] 0.00178576 +6 *284:11 gpio_out[8] 0.00178576 7 gpio_dm1[7] gpio_out[7] 0.00119937 8 gpio_holdover[7] gpio_out[7] 1.83579e-05 -9 *143:9 gpio_out[7] 0.000460083 -10 *143:11 gpio_out[7] 0.00121177 +9 *154:9 gpio_out[7] 0.000460083 +10 *154:11 gpio_out[7] 0.00121177 *RES -1 *313:io_out[5] *273:7 21.2496 -2 *273:7 *273:11 46.0224 -3 *273:11 gpio_out[7] 10.5234 +1 *324:io_out[5] *284:7 21.2496 +2 *284:7 *284:11 46.0224 +3 *284:11 gpio_out[7] 10.5234 *END -*D_NET *274 0.0467832 +*D_NET *285 0.0471876 *CONN *P gpio_out[8] O -*I *313:io_out[6] O *D user_proj_timer +*I *324:io_out[6] O *D user_proj_timer *CAP -1 gpio_out[8] 0.0107431 -2 *313:io_out[6] 0.00575342 -3 *274:7 0.0164965 -4 gpio_out[8] *275:15 0.00153472 +1 gpio_out[8] 0.0106949 +2 *324:io_out[6] 0.00605795 +3 *285:7 0.0167529 +4 gpio_out[8] *286:15 0.00153472 5 gpio_dm1[7] gpio_out[8] 0.00118873 6 gpio_dm1[8] gpio_out[8] 0.000240843 7 gpio_holdover[8] gpio_out[8] 2.10935e-05 @@ -5356,39 +6037,38 @@ resetb_l I 12 *130:27 gpio_out[8] 0.0002652 13 *130:31 gpio_out[8] 0.000375714 14 *131:43 gpio_out[8] 0.00121257 -15 *131:57 gpio_out[8] 0.00010827 -16 *131:63 gpio_out[8] 0.000285183 -17 *143:9 gpio_out[8] 0.00254684 -18 *143:11 gpio_out[8] 0.00122632 -19 *144:11 gpio_out[8] 3.78827e-05 -20 *273:11 gpio_out[8] 0.00178576 +15 *131:63 gpio_out[8] 0.000285183 +16 *154:9 gpio_out[8] 0.00254684 +17 *154:11 gpio_out[8] 0.00122632 +18 *155:11 gpio_out[8] 3.78827e-05 +19 *284:11 gpio_out[8] 0.00178576 *RES -1 *313:io_out[6] *274:7 21.3938 -2 *274:7 gpio_out[8] 49.3329 +1 *324:io_out[6] *285:7 21.3938 +2 *285:7 gpio_out[8] 49.3329 *END -*D_NET *275 0.0386374 +*D_NET *286 0.0392464 *CONN *P gpio_out[9] O -*I *313:io_out[7] O *D user_proj_timer +*I *324:io_out[7] O *D user_proj_timer *CAP 1 gpio_out[9] 0.00296201 -2 *313:io_out[7] 0.0121324 -3 *275:15 0.0150945 +2 *324:io_out[7] 0.012437 +3 *286:15 0.015399 4 gpio_holdover[9] gpio_out[9] 4.18853e-05 -5 gpio_inp_dis[8] *275:15 7.87612e-05 -6 gpio_out[8] *275:15 0.00153472 +5 gpio_inp_dis[8] *286:15 7.87612e-05 +6 gpio_out[8] *286:15 0.00153472 7 gpio_slow_sel[9] gpio_out[9] 0.000575008 -8 *131:17 *275:15 0.000617016 -9 *131:23 *275:15 0.000274226 +8 *131:17 *286:15 0.000617016 +9 *131:23 *286:15 0.000274226 10 *132:15 gpio_out[9] 0.000209181 11 *132:19 gpio_out[9] 0.000522208 12 *132:23 gpio_out[9] 0.000682659 13 *132:27 gpio_out[9] 0.000147884 14 *132:31 gpio_out[9] 0.000147884 -15 *144:9 *275:15 0.00247857 -16 *144:11 *275:15 0.00113844 +15 *155:9 *286:15 0.00247857 +16 *155:11 *286:15 0.00113844 *RES -1 *313:io_out[7] *275:15 47.8516 -2 *275:15 gpio_out[9] 16.3201 +1 *324:io_out[7] *286:15 47.8516 +2 *286:15 gpio_out[9] 16.3201 *END diff --git a/spef/openframe_project_wrapper.spef b/spef/openframe_project_wrapper.spef index 6fc31bc..dcda0d2 100644 --- a/spef/openframe_project_wrapper.spef +++ b/spef/openframe_project_wrapper.spef @@ -1,6 +1,6 @@ *SPEF "ieee 1481-1999" *DESIGN "openframe_project_wrapper" -*DATE "11:25:16 Thursday September 24, 2026" +*DATE "10:41:22 Thursday September 24, 2026" *VENDOR "The OpenROAD Project" *PROGRAM "OpenROAD" *VERSION "dcf36133a369abc8f3c5e5738cd4d82e4903c0e0" @@ -151,124 +151,124 @@ *135 gpio_loopback_one[10] *136 gpio_loopback_one[11] *137 gpio_loopback_one[12] -*138 gpio_loopback_one[2] -*139 gpio_loopback_one[3] -*140 gpio_loopback_one[4] -*141 gpio_loopback_one[5] -*142 gpio_loopback_one[6] -*143 gpio_loopback_one[7] -*144 gpio_loopback_one[8] -*145 gpio_loopback_one[9] -*146 gpio_in[0] -*147 gpio_in[10] -*148 gpio_in[11] -*149 gpio_in[12] -*150 gpio_in[13] -*151 gpio_in[14] -*152 gpio_in[15] -*153 gpio_in[16] -*154 gpio_in[17] -*155 gpio_in[18] -*156 gpio_in[19] -*157 gpio_in[1] -*158 gpio_in[20] -*159 gpio_in[21] -*160 gpio_in[22] -*161 gpio_in[23] -*162 gpio_in[24] -*163 gpio_in[25] -*164 gpio_in[26] -*165 gpio_in[27] -*166 gpio_in[28] -*167 gpio_in[29] -*168 gpio_in[2] -*169 gpio_in[30] -*170 gpio_in[31] -*171 gpio_in[32] -*172 gpio_in[33] -*173 gpio_in[34] -*174 gpio_in[35] -*175 gpio_in[36] -*176 gpio_in[37] -*177 gpio_in[38] -*178 gpio_in[39] -*179 gpio_in[3] -*180 gpio_in[40] -*181 gpio_in[41] -*182 gpio_in[42] -*183 gpio_in[43] -*184 gpio_in[4] -*185 gpio_in[5] -*186 gpio_in[6] -*187 gpio_in[7] -*188 gpio_in[8] -*189 gpio_in[9] -*190 gpio_in_h[0] -*191 gpio_in_h[10] -*192 gpio_in_h[11] -*193 gpio_in_h[12] -*194 gpio_in_h[13] -*195 gpio_in_h[14] -*196 gpio_in_h[15] -*197 gpio_in_h[16] -*198 gpio_in_h[17] -*199 gpio_in_h[18] -*200 gpio_in_h[19] -*201 gpio_in_h[1] -*202 gpio_in_h[20] -*203 gpio_in_h[21] -*204 gpio_in_h[22] -*205 gpio_in_h[23] -*206 gpio_in_h[24] -*207 gpio_in_h[25] -*208 gpio_in_h[26] -*209 gpio_in_h[27] -*210 gpio_in_h[28] -*211 gpio_in_h[29] -*212 gpio_in_h[2] -*213 gpio_in_h[30] -*214 gpio_in_h[31] -*215 gpio_in_h[32] -*216 gpio_in_h[33] -*217 gpio_in_h[34] -*218 gpio_in_h[35] -*219 gpio_in_h[36] -*220 gpio_in_h[37] -*221 gpio_in_h[38] -*222 gpio_in_h[39] -*223 gpio_in_h[3] -*224 gpio_in_h[40] -*225 gpio_in_h[41] -*226 gpio_in_h[42] -*227 gpio_in_h[43] -*228 gpio_in_h[4] -*229 gpio_in_h[5] -*230 gpio_in_h[6] -*231 gpio_in_h[7] -*232 gpio_in_h[8] -*233 gpio_in_h[9] -*234 gpio_loopback_one[13] -*235 gpio_loopback_one[14] -*236 gpio_loopback_one[15] -*237 gpio_loopback_one[16] -*238 gpio_loopback_one[17] -*239 gpio_loopback_one[18] -*240 gpio_loopback_one[19] -*241 gpio_loopback_one[20] -*242 gpio_loopback_one[21] -*243 gpio_loopback_one[22] -*244 gpio_loopback_one[23] -*245 gpio_loopback_one[24] -*246 gpio_loopback_one[25] -*247 gpio_loopback_one[26] -*248 gpio_loopback_one[27] -*249 gpio_loopback_one[28] -*250 gpio_loopback_one[29] -*251 gpio_loopback_one[30] -*252 gpio_loopback_one[31] -*253 gpio_loopback_one[32] -*254 gpio_loopback_one[33] -*255 gpio_loopback_one[34] +*138 gpio_loopback_one[24] +*139 gpio_loopback_one[25] +*140 gpio_loopback_one[26] +*141 gpio_loopback_one[27] +*142 gpio_loopback_one[28] +*143 gpio_loopback_one[29] +*144 gpio_loopback_one[2] +*145 gpio_loopback_one[30] +*146 gpio_loopback_one[31] +*147 gpio_loopback_one[32] +*148 gpio_loopback_one[33] +*149 gpio_loopback_one[34] +*150 gpio_loopback_one[3] +*151 gpio_loopback_one[4] +*152 gpio_loopback_one[5] +*153 gpio_loopback_one[6] +*154 gpio_loopback_one[7] +*155 gpio_loopback_one[8] +*156 gpio_loopback_one[9] +*157 gpio_in[0] +*158 gpio_in[10] +*159 gpio_in[11] +*160 gpio_in[12] +*161 gpio_in[13] +*162 gpio_in[14] +*163 gpio_in[15] +*164 gpio_in[16] +*165 gpio_in[17] +*166 gpio_in[18] +*167 gpio_in[19] +*168 gpio_in[1] +*169 gpio_in[20] +*170 gpio_in[21] +*171 gpio_in[22] +*172 gpio_in[23] +*173 gpio_in[24] +*174 gpio_in[25] +*175 gpio_in[26] +*176 gpio_in[27] +*177 gpio_in[28] +*178 gpio_in[29] +*179 gpio_in[2] +*180 gpio_in[30] +*181 gpio_in[31] +*182 gpio_in[32] +*183 gpio_in[33] +*184 gpio_in[34] +*185 gpio_in[35] +*186 gpio_in[36] +*187 gpio_in[37] +*188 gpio_in[38] +*189 gpio_in[39] +*190 gpio_in[3] +*191 gpio_in[40] +*192 gpio_in[41] +*193 gpio_in[42] +*194 gpio_in[43] +*195 gpio_in[4] +*196 gpio_in[5] +*197 gpio_in[6] +*198 gpio_in[7] +*199 gpio_in[8] +*200 gpio_in[9] +*201 gpio_in_h[0] +*202 gpio_in_h[10] +*203 gpio_in_h[11] +*204 gpio_in_h[12] +*205 gpio_in_h[13] +*206 gpio_in_h[14] +*207 gpio_in_h[15] +*208 gpio_in_h[16] +*209 gpio_in_h[17] +*210 gpio_in_h[18] +*211 gpio_in_h[19] +*212 gpio_in_h[1] +*213 gpio_in_h[20] +*214 gpio_in_h[21] +*215 gpio_in_h[22] +*216 gpio_in_h[23] +*217 gpio_in_h[24] +*218 gpio_in_h[25] +*219 gpio_in_h[26] +*220 gpio_in_h[27] +*221 gpio_in_h[28] +*222 gpio_in_h[29] +*223 gpio_in_h[2] +*224 gpio_in_h[30] +*225 gpio_in_h[31] +*226 gpio_in_h[32] +*227 gpio_in_h[33] +*228 gpio_in_h[34] +*229 gpio_in_h[35] +*230 gpio_in_h[36] +*231 gpio_in_h[37] +*232 gpio_in_h[38] +*233 gpio_in_h[39] +*234 gpio_in_h[3] +*235 gpio_in_h[40] +*236 gpio_in_h[41] +*237 gpio_in_h[42] +*238 gpio_in_h[43] +*239 gpio_in_h[4] +*240 gpio_in_h[5] +*241 gpio_in_h[6] +*242 gpio_in_h[7] +*243 gpio_in_h[8] +*244 gpio_in_h[9] +*245 gpio_loopback_one[13] +*246 gpio_loopback_one[14] +*247 gpio_loopback_one[15] +*248 gpio_loopback_one[16] +*249 gpio_loopback_one[17] +*250 gpio_loopback_one[18] +*251 gpio_loopback_one[19] +*252 gpio_loopback_one[20] +*253 gpio_loopback_one[21] +*254 gpio_loopback_one[22] +*255 gpio_loopback_one[23] *256 gpio_loopback_one[35] *257 gpio_loopback_one[36] *258 gpio_loopback_one[37] @@ -281,52 +281,64 @@ *265 gpio_out[10] *266 gpio_out[11] *267 gpio_out[12] -*268 gpio_out[2] -*269 gpio_out[3] -*270 gpio_out[4] -*271 gpio_out[5] -*272 gpio_out[6] -*273 gpio_out[7] -*274 gpio_out[8] -*275 gpio_out[9] -*276 mask_rev[0] -*277 mask_rev[10] -*278 mask_rev[11] -*279 mask_rev[12] -*280 mask_rev[13] -*281 mask_rev[14] -*282 mask_rev[15] -*283 mask_rev[16] -*284 mask_rev[17] -*285 mask_rev[18] -*286 mask_rev[19] -*287 mask_rev[1] -*288 mask_rev[20] -*289 mask_rev[21] -*290 mask_rev[22] -*291 mask_rev[23] -*292 mask_rev[24] -*293 mask_rev[25] -*294 mask_rev[26] -*295 mask_rev[27] -*296 mask_rev[28] -*297 mask_rev[29] -*298 mask_rev[2] -*299 mask_rev[30] -*300 mask_rev[31] -*301 mask_rev[3] -*302 mask_rev[4] -*303 mask_rev[5] -*304 mask_rev[6] -*305 mask_rev[7] -*306 mask_rev[8] -*307 mask_rev[9] -*308 por_l -*309 porb_h -*310 porb_l -*311 resetb_h -*312 resetb_l -*313 mprj +*268 gpio_out[24] +*269 gpio_out[25] +*270 gpio_out[26] +*271 gpio_out[27] +*272 gpio_out[28] +*273 gpio_out[29] +*274 gpio_out[2] +*275 gpio_out[30] +*276 gpio_out[31] +*277 gpio_out[32] +*278 gpio_out[33] +*279 gpio_out[34] +*280 gpio_out[3] +*281 gpio_out[4] +*282 gpio_out[5] +*283 gpio_out[6] +*284 gpio_out[7] +*285 gpio_out[8] +*286 gpio_out[9] +*287 mask_rev[0] +*288 mask_rev[10] +*289 mask_rev[11] +*290 mask_rev[12] +*291 mask_rev[13] +*292 mask_rev[14] +*293 mask_rev[15] +*294 mask_rev[16] +*295 mask_rev[17] +*296 mask_rev[18] +*297 mask_rev[19] +*298 mask_rev[1] +*299 mask_rev[20] +*300 mask_rev[21] +*301 mask_rev[22] +*302 mask_rev[23] +*303 mask_rev[24] +*304 mask_rev[25] +*305 mask_rev[26] +*306 mask_rev[27] +*307 mask_rev[28] +*308 mask_rev[29] +*309 mask_rev[2] +*310 mask_rev[30] +*311 mask_rev[31] +*312 mask_rev[3] +*313 mask_rev[4] +*314 mask_rev[5] +*315 mask_rev[6] +*316 mask_rev[7] +*317 mask_rev[8] +*318 mask_rev[9] +*319 por_l +*320 porb_h +*321 porb_l +*322 resetb_h +*323 resetb_l +*324 mprj +*325 mprj2 *PORTS analog_io[0] I @@ -1275,7 +1287,7 @@ resetb_l I 21 *89:13 gpio_ib_mode_sel[0] 0.167633 *END -*D_NET *90 0.0122539 +*D_NET *90 0.0120652 *CONN *P gpio_oeb[10] O *P gpio_ib_mode_sel[10] O @@ -1297,7 +1309,7 @@ resetb_l I 7 gpio_dm0[10] 4.3814e-05 8 gpio_slow_sel[10] 0.000751013 9 gpio_analog_en[10] 6.08273e-05 -10 gpio_loopback_zero[10] 0.00102179 +10 gpio_loopback_zero[10] 0.000987525 11 *90:51 0.000863458 12 *90:47 0.00012949 13 *90:45 0.000491678 @@ -1305,7 +1317,7 @@ resetb_l I 15 *90:31 0.000946719 16 *90:27 0.000764405 17 *90:23 0.000367401 -18 *90:13 0.00124329 +18 *90:13 0.00120902 19 gpio_analog_en[10] gpio_dm1[10] 0 20 gpio_analog_pol[10] gpio_inp_dis[10] 1.55929e-05 21 gpio_analog_sel[10] gpio_dm2[10] 1.10677e-05 @@ -1313,19 +1325,18 @@ resetb_l I 23 gpio_slow_sel[10] gpio_dm1[10] 0 24 gpio_slow_sel[10] gpio_out[10] 0.000274226 25 *90:13 *135:23 0.000520857 -26 *90:23 *135:23 0.000120211 -27 *90:31 *135:23 0.0002652 -28 *90:41 gpio_dm2[10] 1.22614e-05 -29 *90:41 gpio_out[10] 0.000127006 -30 *90:41 *135:23 0.000275936 -31 *90:45 gpio_dm1[10] 0.000257617 -32 *90:45 gpio_out[10] 0.00117613 -33 *90:45 *135:23 0 -34 *90:45 *135:29 0.000375714 -35 *90:47 gpio_dm1[10] 0.000272726 -36 *90:47 gpio_out[10] 0.000249482 -37 *90:51 gpio_dm1[10] 0.000272646 -38 *90:51 gpio_out[10] 0.000276987 +26 *90:31 *135:23 0.0002652 +27 *90:41 gpio_dm2[10] 1.22614e-05 +28 *90:41 gpio_out[10] 0.000127006 +29 *90:41 *135:23 0.000275936 +30 *90:45 gpio_dm1[10] 0.000257617 +31 *90:45 gpio_out[10] 0.00117613 +32 *90:45 *135:23 0 +33 *90:45 *135:29 0.000375714 +34 *90:47 gpio_dm1[10] 0.000272726 +35 *90:47 gpio_out[10] 0.000249482 +36 *90:51 gpio_dm1[10] 0.000272646 +37 *90:51 gpio_out[10] 0.000276987 *RES 1 gpio_loopback_zero[10] *90:13 10.4218 2 *90:13 *90:23 0.955667 @@ -1346,7 +1357,7 @@ resetb_l I 17 *90:13 gpio_oeb[10] 0.1316 *END -*D_NET *91 0.0140439 +*D_NET *91 0.00968989 *CONN *P gpio_oeb[11] O *P gpio_ib_mode_sel[11] O @@ -1359,66 +1370,55 @@ resetb_l I *P gpio_slow_sel[11] O *P gpio_loopback_zero[11] I *CAP -1 gpio_oeb[11] 6.3897e-05 -2 gpio_ib_mode_sel[11] 3.3868e-05 -3 gpio_vtrip_sel[11] 7.96226e-05 -4 gpio_holdover[11] 9.18548e-05 -5 gpio_analog_sel[11] 9.92849e-05 -6 gpio_analog_pol[11] 7.16727e-05 -7 gpio_dm0[11] 5.07991e-05 -8 gpio_analog_en[11] 9.55412e-05 -9 gpio_slow_sel[11] 0.000483247 -10 gpio_loopback_zero[11] 0.000849405 -11 *91:23 0.000629521 -12 *91:21 0.000152264 -13 *91:19 0.000403655 -14 *91:17 0.000681428 -15 *91:15 0.00076257 -16 *91:13 0.000560646 -17 *91:11 0.00025627 -18 *91:9 0.0010245 +1 gpio_oeb[11] 2.92089e-05 +2 gpio_ib_mode_sel[11] 1.54342e-05 +3 gpio_vtrip_sel[11] 3.44584e-05 +4 gpio_holdover[11] 3.01296e-05 +5 gpio_analog_sel[11] 3.39554e-05 +6 gpio_analog_pol[11] 2.19008e-05 +7 gpio_dm0[11] 1.54342e-05 +8 gpio_analog_en[11] 3.44584e-05 +9 gpio_slow_sel[11] 0.000738078 +10 gpio_loopback_zero[11] 0.000923903 +11 *91:37 0.000935113 +12 *91:35 0.000340589 +13 *91:31 0.000759189 +14 *91:17 0.000926029 +15 *91:15 0.000898821 +16 *91:13 0.000748364 +17 *91:11 0.000340589 +18 *91:9 0.00111569 19 gpio_analog_en[11] gpio_dm1[11] 0 -20 gpio_analog_pol[11] gpio_inp_dis[11] 4.18853e-05 -21 gpio_analog_sel[11] gpio_dm2[11] 4.15157e-05 -22 gpio_analog_sel[11] *266:13 1.10785e-05 -23 gpio_holdover[11] gpio_dm2[11] 4.15157e-05 -24 gpio_holdover[11] gpio_out[11] 2.14465e-05 -25 gpio_slow_sel[11] gpio_dm1[11] 0.000483247 -26 gpio_slow_sel[11] *266:13 0.0011827 -27 *91:9 *136:9 0.000712996 -28 *91:11 *136:9 0.000249482 -29 *91:13 *136:9 0.000249482 -30 *91:15 *136:9 0.000926648 -31 *91:17 *136:9 0.000265321 -32 *91:17 *136:11 0.000242158 -33 *91:19 gpio_dm1[11] 0.000206517 -34 *91:19 *136:11 0.000978128 -35 *91:19 *266:13 0.00098159 -36 *91:21 gpio_dm1[11] 0.000249482 -37 *91:21 *266:13 0.000259595 -38 *91:23 gpio_dm1[11] 0.000249482 -39 *91:23 *266:13 0.000259595 +20 gpio_analog_pol[11] gpio_inp_dis[11] 1.83579e-05 +21 gpio_analog_sel[11] gpio_dm2[11] 1.86796e-05 +22 gpio_holdover[11] gpio_dm2[11] 1.86796e-05 +23 gpio_holdover[11] gpio_out[11] 2.14465e-05 +24 *91:9 *136:9 0.000274226 +25 *91:15 *136:9 0.000274226 +26 *91:31 gpio_dm1[11] 0.000229761 +27 *91:31 gpio_inp_dis[11] 7.63414e-06 +28 *91:31 *136:11 0.00088554 *RES -1 gpio_loopback_zero[11] *91:9 6.7846 -2 *91:9 *91:11 0.551467 -3 *91:11 *91:13 0.551467 -4 *91:13 *91:15 1.92073 -5 *91:15 *91:17 1.05593 -6 *91:17 *91:19 2.4252 -7 *91:19 *91:21 0.551467 -8 *91:21 *91:23 0.551467 -9 *91:23 gpio_slow_sel[11] 6.14697 -10 *91:23 gpio_analog_en[11] 3.72177 -11 *91:21 gpio_dm0[11] 3.72177 -12 *91:19 gpio_analog_pol[11] 3.72177 -13 *91:17 gpio_analog_sel[11] 3.72177 -14 *91:15 gpio_holdover[11] 3.72177 -15 *91:13 gpio_vtrip_sel[11] 3.72177 -16 *91:11 gpio_ib_mode_sel[11] 3.72177 -17 *91:9 gpio_oeb[11] 3.72177 +1 gpio_loopback_zero[11] *91:9 20.8541 +2 *91:9 *91:11 3 +3 *91:11 *91:13 3 +4 *91:13 *91:15 10.8036 +5 *91:15 *91:17 5.875 +6 *91:17 *91:31 13.826 +7 *91:31 *91:35 6.41 +8 *91:35 *91:37 3 +9 *91:37 gpio_slow_sel[11] 17.2202 +10 *91:37 gpio_analog_en[11] 3.5416 +11 *91:35 gpio_dm0[11] 3.5416 +12 *91:31 gpio_analog_pol[11] 0.1316 +13 *91:17 gpio_analog_sel[11] 3.5416 +14 *91:15 gpio_holdover[11] 3.5416 +15 *91:13 gpio_vtrip_sel[11] 3.5416 +16 *91:11 gpio_ib_mode_sel[11] 3.5416 +17 *91:9 gpio_oeb[11] 3.5416 *END -*D_NET *92 0.0139289 +*D_NET *92 0.0117475 *CONN *P gpio_oeb[12] O *P gpio_ib_mode_sel[12] O @@ -1434,42 +1434,36 @@ resetb_l I 1 gpio_oeb[12] 2.97619e-05 2 gpio_ib_mode_sel[12] 1.654e-05 3 gpio_vtrip_sel[12] 6.91475e-05 -4 gpio_holdover[12] 7.96216e-05 -5 gpio_analog_sel[12] 9.67346e-05 -6 gpio_analog_pol[12] 6.70544e-05 -7 gpio_dm0[12] 6.62459e-05 -8 gpio_analog_en[12] 0.000114429 -9 gpio_slow_sel[12] 0.000563194 +4 gpio_holdover[12] 6.32676e-05 +5 gpio_analog_sel[12] 8.18913e-05 +6 gpio_analog_pol[12] 6.20101e-05 +7 gpio_dm0[12] 5.77619e-05 +8 gpio_analog_en[12] 0.000106452 +9 gpio_slow_sel[12] 0.000819586 10 gpio_loopback_zero[12] 0.000915762 -11 *92:29 0.000750539 -12 *92:27 0.000172164 -13 *92:25 0.000328724 -14 *92:23 0.000452205 -15 *92:21 0.000562029 -16 *92:19 0.000520799 +11 *92:29 0.00105049 +12 *92:27 0.000261158 +13 *92:25 0.000629068 +14 *92:23 0.000806663 +15 *92:21 0.000649727 +16 *92:19 0.000514994 17 *92:13 0.000275164 18 *92:9 0.0011081 -19 gpio_analog_pol[12] gpio_inp_dis[12] 1.55929e-05 -20 gpio_analog_pol[12] gpio_out[12] 4.7145e-05 -21 gpio_analog_sel[12] gpio_dm2[12] 1.74922e-05 -22 gpio_holdover[12] gpio_dm2[12] 1.68933e-05 -23 gpio_holdover[12] gpio_out[12] 2.45075e-05 +19 gpio_analog_en[12] gpio_dm1[12] 0 +20 gpio_analog_pol[12] gpio_inp_dis[12] 2.05378e-05 +21 gpio_analog_sel[12] gpio_dm2[12] 2.22795e-05 +22 gpio_holdover[12] gpio_dm2[12] 2.16806e-05 +23 gpio_holdover[12] gpio_out[12] 2.46985e-05 24 gpio_slow_sel[12] gpio_dm1[12] 0.000543358 -25 gpio_slow_sel[12] gpio_out[12] 0.00120816 -26 *92:9 *137:9 0.000297081 -27 *92:19 *137:9 0.000233599 -28 *92:21 gpio_out[12] 0.000176959 -29 *92:21 *137:9 0.000948342 -30 *92:23 gpio_out[12] 0.000476658 -31 *92:23 *137:9 0.0002588 -32 *92:23 *137:11 0.000223886 -33 *92:25 gpio_dm1[12] 0.000223886 -34 *92:25 gpio_out[12] 0.0011787 -35 *92:25 *137:11 0.0009964 -36 *92:27 gpio_dm1[12] 0.000210743 -37 *92:27 gpio_out[12] 0.000206401 -38 *92:29 gpio_dm1[12] 0.000210743 -39 *92:29 gpio_out[12] 0.000225295 +25 *92:9 *137:9 0.000297081 +26 *92:19 *137:9 0.000233599 +27 *92:21 *137:9 0.000942314 +28 *92:23 *137:9 0.0002588 +29 *92:23 *137:11 0.000223886 +30 *92:25 gpio_dm1[12] 0.000223886 +31 *92:25 *137:11 0.0009964 +32 *92:27 gpio_dm1[12] 0.000210743 +33 *92:29 gpio_dm1[12] 0.000210743 *RES 1 gpio_loopback_zero[12] *92:9 20.8541 2 *92:9 *92:13 6.41 @@ -1529,7 +1523,7 @@ resetb_l I 22 *93:24 3.1066e-05 23 gpio_analog_pol[13] gpio_inp_dis[13] 2.14465e-05 24 gpio_ib_mode_sel[13] gpio_oeb[13] 2.06255e-05 -25 gpio_ib_mode_sel[13] *234:11 0.000614291 +25 gpio_ib_mode_sel[13] *245:11 0.000614291 26 *93:33 gpio_inp_dis[13] 0.000120211 27 *93:45 gpio_inp_dis[13] 0.0002652 28 *93:61 gpio_inp_dis[13] 0.000259595 @@ -1598,7 +1592,7 @@ resetb_l I 23 gpio_analog_pol[14] gpio_inp_dis[14] 2.14465e-05 24 gpio_ib_mode_sel[14] gpio_oeb[14] 2.39886e-05 25 *94:13 gpio_inp_dis[14] 0.000268775 -26 *94:13 *235:9 0.00096358 +26 *94:13 *246:9 0.00096358 27 *94:47 gpio_inp_dis[14] 0.000940814 *RES 1 gpio_loopback_zero[14] *94:13 11.3602 @@ -1654,7 +1648,7 @@ resetb_l I 13 *95:83 0.00091287 14 gpio_analog_pol[15] gpio_inp_dis[15] 0.0010624 15 gpio_ib_mode_sel[15] gpio_inp_dis[15] 0.000255335 -16 gpio_ib_mode_sel[15] *236:9 0.00298245 +16 gpio_ib_mode_sel[15] *247:9 0.00298245 17 gpio_out[15] gpio_inp_dis[15] 0.0009686 *RES 1 gpio_loopback_zero[15] gpio_ib_mode_sel[15] 15.9531 @@ -1702,7 +1696,7 @@ resetb_l I 14 gpio_analog_pol[16] gpio_inp_dis[16] 0.0010624 15 gpio_ib_mode_sel[16] gpio_inp_dis[16] 0.000208314 16 gpio_ib_mode_sel[16] gpio_oeb[16] 0 -17 gpio_ib_mode_sel[16] *237:11 0.00105222 +17 gpio_ib_mode_sel[16] *248:11 0.00105222 18 gpio_out[16] gpio_inp_dis[16] 0.000780998 *RES 1 gpio_loopback_zero[16] gpio_ib_mode_sel[16] 14.8115 @@ -1848,7 +1842,7 @@ resetb_l I 14 *99:41 0.000745807 15 gpio_analog_pol[19] gpio_inp_dis[19] 0.0012031 16 gpio_ib_mode_sel[19] gpio_inp_dis[19] 0.000140702 -17 gpio_ib_mode_sel[19] *240:9 0.00331363 +17 gpio_ib_mode_sel[19] *251:9 0.00331363 18 gpio_out[19] gpio_inp_dis[19] 0.000734097 *RES 1 gpio_loopback_zero[19] gpio_ib_mode_sel[19] 15.7478 @@ -2011,7 +2005,7 @@ resetb_l I 16 gpio_analog_sel[21] gpio_inp_dis[21] 0.000225219 17 gpio_dm2[21] gpio_inp_dis[21] 0.000225219 18 gpio_ib_mode_sel[21] gpio_inp_dis[21] 0.000402912 -19 gpio_ib_mode_sel[21] *242:9 0.00270392 +19 gpio_ib_mode_sel[21] *253:9 0.00270392 20 gpio_vtrip_sel[21] gpio_inp_dis[21] 0.000225219 21 *102:37 gpio_inp_dis[21] 0.000825017 *RES @@ -2064,7 +2058,7 @@ resetb_l I 17 gpio_dm2[22] gpio_inp_dis[22] 0.000225219 18 gpio_out[22] gpio_inp_dis[22] 0.000780998 19 *103:11 gpio_inp_dis[22] 0.000265091 -20 *103:11 *243:9 0.00284463 +20 *103:11 *254:9 0.00284463 *RES 1 gpio_loopback_zero[22] *103:11 14.8422 2 *103:11 gpio_ib_mode_sel[22] 0.473214 @@ -2130,818 +2124,902 @@ resetb_l I 13 *104:93 gpio_slow_sel[23] 6.04884 *END -*D_NET *105 0.0116129 +*D_NET *105 0.0145599 *CONN -*P gpio_dm2[24] O -*P gpio_slow_sel[24] O -*P gpio_dm1[24] O -*P gpio_analog_en[24] O +*P gpio_analog_sel[24] O *P gpio_dm0[24] O +*P gpio_analog_en[24] O +*P gpio_slow_sel[24] O *P gpio_analog_pol[24] O -*P gpio_analog_sel[24] O *P gpio_holdover[24] O -*P gpio_out[24] O *P gpio_vtrip_sel[24] O *P gpio_ib_mode_sel[24] O +*P gpio_oeb[24] O *P gpio_loopback_zero[24] I *CAP -1 gpio_dm2[24] 8.14032e-05 -2 gpio_slow_sel[24] 0.000470403 -3 gpio_dm1[24] 3.08271e-05 -4 gpio_analog_en[24] 2.25357e-05 -5 gpio_dm0[24] 1.54496e-05 -6 gpio_analog_pol[24] 2.50544e-05 -7 gpio_analog_sel[24] 3.50957e-05 -8 gpio_holdover[24] 1.52483e-05 -9 gpio_out[24] 3.39346e-05 -10 gpio_vtrip_sel[24] 2.92343e-05 -11 gpio_ib_mode_sel[24] 1.03439e-05 -12 gpio_loopback_zero[24] 0.00176851 -13 *105:117 0.000784861 -14 *105:107 0.000468744 -15 *105:97 0.000332463 -16 *105:87 0.000869335 -17 *105:77 0.00093846 -18 *105:61 0.000457501 -19 *105:51 0.000322941 -20 *105:41 0.000601196 -21 *105:31 0.000605817 -22 *105:21 0.00193329 -23 gpio_analog_pol[24] gpio_inp_dis[24] 2.14382e-05 -24 *105:21 gpio_inp_dis[24] 7.41173e-05 -25 *105:21 gpio_oeb[24] 2.71351e-05 -26 *105:21 *245:13 0.00124341 -27 *105:41 gpio_inp_dis[24] 0.000274226 -28 *105:77 gpio_inp_dis[24] 0.000119923 +1 gpio_analog_sel[24] 6.40486e-05 +2 gpio_dm0[24] 8.59918e-05 +3 gpio_analog_en[24] 4.77694e-05 +4 gpio_slow_sel[24] 0.000742224 +5 gpio_analog_pol[24] 2.50544e-05 +6 gpio_holdover[24] 4.53159e-05 +7 gpio_vtrip_sel[24] 4.64878e-05 +8 gpio_ib_mode_sel[24] 0.000109664 +9 gpio_oeb[24] 0.000206273 +10 gpio_loopback_zero[24] 0.00165045 +11 *105:87 0.000904038 +12 *105:85 0.000307369 +13 *105:75 0.00078352 +14 *105:71 0.00107922 +15 *105:55 0.00096882 +16 *105:43 0.000672108 +17 *105:21 0.000420143 +18 *105:19 0.0018208 +19 gpio_analog_en[24] gpio_dm1[24] 0 +20 gpio_analog_pol[24] gpio_inp_dis[24] 2.14382e-05 +21 gpio_analog_sel[24] gpio_dm2[24] 1.39049e-05 +22 gpio_dm0[24] gpio_inp_dis[24] 0 +23 gpio_holdover[24] gpio_dm2[24] 1.9254e-05 +24 gpio_holdover[24] gpio_out[24] 1.65147e-05 +25 gpio_slow_sel[24] gpio_dm1[24] 0.000165221 +26 *105:19 *138:15 0.00265318 +27 *105:19 *268:17 0.000498301 +28 *105:55 *138:15 0.00029666 +29 *105:71 gpio_dm2[24] 7.27605e-06 +30 *105:71 gpio_out[24] 3.30249e-05 +31 *105:71 *138:15 0.000108016 +32 *105:71 *138:39 0.000175226 +33 *105:75 gpio_dm1[24] 0.000112898 +34 *105:75 *138:39 0.000197779 +35 *105:85 gpio_dm1[24] 0.000133872 +36 *105:87 gpio_dm1[24] 0.000128021 *RES -1 gpio_loopback_zero[24] *105:21 18.7415 -2 *105:21 gpio_ib_mode_sel[24] 3.5416 -3 *105:21 *105:31 3 -4 *105:31 gpio_vtrip_sel[24] 3.5416 -5 *105:31 *105:41 8.33929 -6 *105:41 gpio_out[24] 3.5416 -7 *105:41 *105:51 2.58929 -8 *105:51 gpio_holdover[24] 3.5416 -9 *105:51 *105:61 3 -10 *105:61 *105:77 12.62 -11 *105:77 gpio_analog_sel[24] 0.1316 -12 *105:77 *105:87 17.0886 -13 *105:87 gpio_analog_pol[24] 3.5416 -14 *105:87 *105:97 3 -15 *105:97 gpio_dm0[24] 3.5416 -16 *105:97 *105:107 3 -17 *105:107 gpio_analog_en[24] 3.5416 -18 *105:107 *105:117 5.46429 -19 *105:117 gpio_dm1[24] 3.5416 -20 *105:117 gpio_slow_sel[24] 11.8809 -21 *105:61 gpio_dm2[24] 4.14938 +1 gpio_loopback_zero[24] *105:19 18.7104 +2 *105:19 *105:21 1.93304 +3 *105:21 gpio_oeb[24] 6.5416 +4 *105:21 gpio_ib_mode_sel[24] 4.14938 +5 *105:19 *105:43 1.19196 +6 *105:43 gpio_vtrip_sel[24] 3.5416 +7 *105:43 *105:55 14.2136 +8 *105:55 gpio_holdover[24] 0.1316 +9 *105:55 *105:71 8.34985 +10 *105:71 *105:75 16.977 +11 *105:75 gpio_analog_pol[24] 3.5416 +12 *105:75 *105:85 3 +13 *105:85 *105:87 3 +14 *105:87 gpio_slow_sel[24] 18.2916 +15 *105:87 gpio_analog_en[24] 3.5416 +16 *105:85 gpio_dm0[24] 4.14938 +17 *105:71 gpio_analog_sel[24] 0.234217 *END -*D_NET *106 0.0132149 +*D_NET *106 0.0182003 *CONN -*P gpio_ib_mode_sel[25] O +*P gpio_oeb[25] O *P gpio_slow_sel[25] O -*P gpio_dm1[25] O *P gpio_analog_en[25] O *P gpio_dm0[25] O *P gpio_analog_pol[25] O *P gpio_analog_sel[25] O -*P gpio_dm2[25] O *P gpio_holdover[25] O -*P gpio_out[25] O *P gpio_vtrip_sel[25] O +*P gpio_ib_mode_sel[25] O *P gpio_loopback_zero[25] I *CAP -1 gpio_ib_mode_sel[25] 8.97385e-05 -2 gpio_slow_sel[25] 0.000555934 -3 gpio_dm1[25] 9.71363e-05 -4 gpio_analog_en[25] 4.71023e-05 -5 gpio_dm0[25] 5.48336e-05 -6 gpio_analog_pol[25] 4.11338e-05 -7 gpio_analog_sel[25] 2.92343e-05 -8 gpio_dm2[25] 1.54496e-05 -9 gpio_holdover[25] 1.52483e-05 -10 gpio_out[25] 3.39346e-05 -11 gpio_vtrip_sel[25] 3.30128e-05 -12 gpio_loopback_zero[25] 0.00202975 -13 *106:121 0.00101066 -14 *106:103 0.000578305 -15 *106:89 0.000391976 -16 *106:75 0.000910787 -17 *106:63 0.000897937 -18 *106:53 0.000340604 -19 *106:43 0.0003148 -20 *106:33 0.000585002 -21 *106:23 0.000675597 -22 *106:9 0.00234798 -23 gpio_analog_pol[25] gpio_inp_dis[25] 2.75168e-05 -24 gpio_ib_mode_sel[25] gpio_oeb[25] 1.33458e-05 -25 *106:9 *246:9 0.00107415 -26 *106:23 gpio_inp_dis[25] 0.000327497 -27 *106:23 gpio_oeb[25] 1.61892e-05 -28 *106:33 gpio_inp_dis[25] 0.000294392 -29 *106:75 gpio_inp_dis[25] 0.000365645 +1 gpio_oeb[25] 6.94619e-05 +2 gpio_slow_sel[25] 0.000483619 +3 gpio_analog_en[25] 9.03204e-05 +4 gpio_dm0[25] 5.08175e-05 +5 gpio_analog_pol[25] 9.56069e-05 +6 gpio_analog_sel[25] 0.000136777 +7 gpio_holdover[25] 4.15387e-05 +8 gpio_vtrip_sel[25] 5.03007e-05 +9 gpio_ib_mode_sel[25] 2.74673e-05 +10 gpio_loopback_zero[25] 0.000872621 +11 *106:83 0.000637964 +12 *106:73 0.000178866 +13 *106:63 0.00059315 +14 *106:53 0.00083752 +15 *106:41 0.00086008 +16 *106:29 0.000764195 +17 *106:19 0.000356389 +18 *106:13 0.00110843 +19 gpio_analog_en[25] gpio_dm1[25] 0 +20 gpio_analog_pol[25] gpio_dm1[25] 2.47179e-05 +21 gpio_analog_pol[25] gpio_inp_dis[25] 1.83414e-05 +22 gpio_analog_sel[25] gpio_dm2[25] 1.58549e-05 +23 gpio_holdover[25] gpio_dm2[25] 1.27529e-05 +24 gpio_holdover[25] gpio_out[25] 1.83414e-05 +25 gpio_holdover[25] *139:17 5.69869e-06 +26 gpio_slow_sel[25] gpio_dm1[25] 0.000479119 +27 gpio_slow_sel[25] *268:17 0.00116212 +28 *106:13 *139:17 0.00253317 +29 *106:13 *268:17 0.00329767 +30 *106:41 *269:17 0.000271935 +31 *106:53 gpio_out[25] 2.74284e-05 +32 *106:53 *139:17 0.000216208 +33 *106:53 *268:17 0.000492573 +34 *106:63 gpio_dm1[25] 0.000222002 +35 *106:63 *268:17 0.00115005 +36 *106:73 gpio_dm1[25] 0.000259595 +37 *106:73 *268:17 0.000239015 +38 *106:83 gpio_dm1[25] 0.000259595 +39 *106:83 *268:17 0.000239015 *RES -1 gpio_loopback_zero[25] *106:9 43.4255 -2 *106:9 *106:23 11.1536 -3 *106:23 gpio_vtrip_sel[25] 0.1316 -4 *106:23 *106:33 11.7493 -5 *106:33 gpio_out[25] 3.5416 -6 *106:33 *106:43 2.58929 -7 *106:43 gpio_holdover[25] 3.5416 -8 *106:43 *106:53 3 -9 *106:53 gpio_dm2[25] 3.5416 -10 *106:53 *106:63 3 -11 *106:63 gpio_analog_sel[25] 3.5416 -12 *106:63 *106:75 17.0886 -13 *106:75 gpio_analog_pol[25] 0.167633 -14 *106:75 *106:89 3.92465 -15 *106:89 gpio_dm0[25] 3.70845 -16 *106:89 *106:103 0.579667 -17 *106:103 gpio_analog_en[25] 3.68025 -18 *106:103 *106:121 1.23062 -19 *106:121 gpio_dm1[25] 3.72177 -20 *106:121 gpio_slow_sel[25] 5.2101 -21 *106:9 gpio_ib_mode_sel[25] 4.57285 +1 gpio_loopback_zero[25] *106:13 14.0267 +2 *106:13 *106:19 6.34571 +3 *106:19 gpio_ib_mode_sel[25] 3.49033 +4 *106:19 *106:29 3 +5 *106:29 gpio_vtrip_sel[25] 3.5416 +6 *106:29 *106:41 14.2136 +7 *106:41 gpio_holdover[25] 0.1316 +8 *106:41 *106:53 4.6931 +9 *106:53 gpio_analog_sel[25] 3.72177 +10 *106:53 *106:63 2.4252 +11 *106:63 gpio_analog_pol[25] 3.72177 +12 *106:63 *106:73 0.551467 +13 *106:73 gpio_dm0[25] 3.72177 +14 *106:73 *106:83 0.551467 +15 *106:83 gpio_analog_en[25] 3.72177 +16 *106:83 gpio_slow_sel[25] 6.14697 +17 *106:13 gpio_oeb[25] 0.240483 *END -*D_NET *107 0.0132237 +*D_NET *107 0.0188122 *CONN *P gpio_slow_sel[26] O -*P gpio_dm1[26] O *P gpio_analog_en[26] O -*P gpio_dm0[26] O *P gpio_analog_pol[26] O +*P gpio_dm0[26] O *P gpio_analog_sel[26] O -*P gpio_dm2[26] O *P gpio_holdover[26] O -*P gpio_out[26] O *P gpio_vtrip_sel[26] O *P gpio_ib_mode_sel[26] O +*P gpio_oeb[26] O *P gpio_loopback_zero[26] I *CAP -1 gpio_slow_sel[26] 0.000538976 -2 gpio_dm1[26] 6.61623e-05 -3 gpio_analog_en[26] 5.26029e-05 -4 gpio_dm0[26] 3.38864e-05 -5 gpio_analog_pol[26] 7.4754e-05 -6 gpio_analog_sel[26] 9.03204e-05 -7 gpio_dm2[26] 6.02931e-05 -8 gpio_holdover[26] 2.1397e-05 -9 gpio_out[26] 4.18671e-05 -10 gpio_vtrip_sel[26] 3.67571e-05 -11 gpio_ib_mode_sel[26] 7.388e-05 -12 gpio_loopback_zero[26] 0.00173308 -13 *107:115 0.000915943 -14 *107:105 0.000553268 -15 *107:95 0.000413606 -16 *107:85 0.000924499 -17 *107:75 0.000874699 -18 *107:65 0.000365639 -19 *107:53 0.000339225 -20 *107:41 0.000600988 -21 *107:31 0.00058593 -22 *107:19 0.00193399 -23 gpio_analog_pol[26] gpio_inp_dis[26] 2.14382e-05 -24 gpio_ib_mode_sel[26] gpio_oeb[26] 1.78312e-05 -25 *107:19 gpio_inp_dis[26] 0.000172947 -26 *107:19 *247:9 0.00137228 -27 *107:41 gpio_inp_dis[26] 0.0002652 -28 *107:65 gpio_inp_dis[26] 0.000265632 -29 *107:75 gpio_inp_dis[26] 0.000239015 -30 *107:85 gpio_inp_dis[26] 0.000537636 +1 gpio_slow_sel[26] 0.000540014 +2 gpio_analog_en[26] 0.000112978 +3 gpio_analog_pol[26] 0.000199254 +4 gpio_dm0[26] 2.75234e-05 +5 gpio_analog_sel[26] 0.000133114 +6 gpio_holdover[26] 9.71647e-05 +7 gpio_vtrip_sel[26] 0.000199874 +8 gpio_ib_mode_sel[26] 1.80123e-05 +9 gpio_oeb[26] 3.55291e-05 +10 gpio_loopback_zero[26] 0.00149468 +11 *107:101 0.000728523 +12 *107:81 0.00029356 +13 *107:77 0.000451905 +14 *107:67 0.000590353 +15 *107:57 0.000596737 +16 *107:29 0.000265632 +17 *107:27 0.000563907 +18 *107:19 0.00169445 +19 gpio_analog_pol[26] gpio_inp_dis[26] 1.55929e-05 +20 gpio_analog_sel[26] gpio_dm2[26] 3.10602e-05 +21 gpio_holdover[26] gpio_dm2[26] 3.09262e-05 +22 gpio_holdover[26] gpio_out[26] 1.76295e-05 +23 gpio_holdover[26] *268:15 9.98954e-05 +24 gpio_slow_sel[26] gpio_dm1[26] 0.000253843 +25 gpio_slow_sel[26] *268:17 0.00116212 +26 gpio_vtrip_sel[26] *268:9 0 +27 *107:19 *269:17 0.00317569 +28 *107:27 *270:17 0.000395611 +29 *107:57 *140:13 0.00115541 +30 *107:57 *268:17 7.51179e-05 +31 *107:57 *269:17 5.07995e-05 +32 *107:57 *270:17 0.000975242 +33 *107:67 *140:13 0.000147971 +34 *107:67 *140:27 0.000126965 +35 *107:67 *268:17 0.000484067 +36 *107:77 gpio_dm1[26] 0.000246644 +37 *107:77 *140:27 0.000544812 +38 *107:77 *268:17 0.00140114 +39 *107:101 gpio_dm1[26] 0.000139478 +40 *107:101 *268:17 0.000239015 *RES -1 gpio_loopback_zero[26] *107:19 18.2999 -2 *107:19 gpio_ib_mode_sel[26] 4.36749 -3 *107:19 *107:31 2.29911 -4 *107:31 gpio_vtrip_sel[26] 3.5416 -5 *107:31 *107:41 8.33929 -6 *107:41 gpio_out[26] 3.5416 -7 *107:41 *107:53 5.99929 -8 *107:53 gpio_holdover[26] 0.1316 -9 *107:53 *107:65 4.18863 -10 *107:65 gpio_dm2[26] 3.72177 -11 *107:65 *107:75 0.551467 -12 *107:75 gpio_analog_sel[26] 3.72177 -13 *107:75 *107:85 2.4252 -14 *107:85 gpio_analog_pol[26] 3.72177 -15 *107:85 *107:95 0.551467 -16 *107:95 gpio_dm0[26] 3.72177 -17 *107:95 *107:105 0.551467 -18 *107:105 gpio_analog_en[26] 3.72177 -19 *107:105 *107:115 0.983867 -20 *107:115 gpio_dm1[26] 3.72177 -21 *107:115 gpio_slow_sel[26] 5.2101 +1 gpio_loopback_zero[26] *107:19 14.4896 +2 *107:19 gpio_oeb[26] 0.311767 +3 *107:19 *107:27 0.551467 +4 *107:27 *107:29 0.227167 +5 *107:29 gpio_ib_mode_sel[26] 0.1316 +6 *107:29 gpio_vtrip_sel[26] 9.9516 +7 *107:27 *107:57 6.26447 +8 *107:57 gpio_holdover[26] 3.72177 +9 *107:57 *107:67 1.05593 +10 *107:67 gpio_analog_sel[26] 3.72177 +11 *107:67 *107:77 2.92967 +12 *107:77 *107:81 3.63717 +13 *107:81 gpio_dm0[26] 0.1316 +14 *107:81 gpio_analog_pol[26] 9.9516 +15 *107:77 *107:101 0.551467 +16 *107:101 gpio_analog_en[26] 3.72177 +17 *107:101 gpio_slow_sel[26] 6.14697 *END -*D_NET *108 0.0130475 +*D_NET *108 0.0164965 *CONN -*P gpio_slow_sel[27] O -*P gpio_dm1[27] O *P gpio_analog_en[27] O +*P gpio_slow_sel[27] O *P gpio_dm0[27] O *P gpio_analog_pol[27] O *P gpio_analog_sel[27] O -*P gpio_dm2[27] O *P gpio_holdover[27] O -*P gpio_out[27] O *P gpio_vtrip_sel[27] O *P gpio_ib_mode_sel[27] O +*P gpio_oeb[27] O *P gpio_loopback_zero[27] I *CAP -1 gpio_slow_sel[27] 0.000469885 -2 gpio_dm1[27] 5.40879e-05 -3 gpio_analog_en[27] 1.96863e-05 -4 gpio_dm0[27] 1.54496e-05 -5 gpio_analog_pol[27] 2.50544e-05 -6 gpio_analog_sel[27] 4.2403e-05 -7 gpio_dm2[27] 2.38968e-05 -8 gpio_holdover[27] 2.34608e-05 -9 gpio_out[27] 4.19776e-05 -10 gpio_vtrip_sel[27] 4.2403e-05 -11 gpio_ib_mode_sel[27] 3.22332e-05 -12 gpio_loopback_zero[27] 0.00161248 -13 *108:117 0.000974729 -14 *108:97 0.000624879 -15 *108:87 0.000332463 -16 *108:77 0.000885617 -17 *108:67 0.000894825 -18 *108:57 0.00034091 -19 *108:47 0.000331153 -20 *108:37 0.000609239 -21 *108:27 0.000618986 -22 *108:17 0.00179915 -23 gpio_analog_pol[27] gpio_inp_dis[27] 2.14382e-05 -24 gpio_ib_mode_sel[27] gpio_oeb[27] 8.39203e-06 -25 *108:17 gpio_inp_dis[27] 0.000223608 -26 *108:17 gpio_oeb[27] 6.85458e-06 -27 *108:17 *248:13 0.00228004 -28 *108:37 gpio_inp_dis[27] 0.00029666 -29 *108:77 gpio_inp_dis[27] 0.000395558 +1 gpio_analog_en[27] 0.000115475 +2 gpio_slow_sel[27] 0.000563341 +3 gpio_dm0[27] 2.33552e-05 +4 gpio_analog_pol[27] 3.49781e-05 +5 gpio_analog_sel[27] 5.43571e-05 +6 gpio_holdover[27] 2.85574e-05 +7 gpio_vtrip_sel[27] 4.2403e-05 +8 gpio_ib_mode_sel[27] 2.41898e-05 +9 gpio_oeb[27] 0.000207694 +10 gpio_loopback_zero[27] 0.000509337 +11 *108:91 0.000781909 +12 *108:81 0.000289026 +13 *108:71 0.0008874 +14 *108:61 0.00106156 +15 *108:51 0.00091353 +16 *108:41 0.00076445 +17 *108:31 0.000330221 +18 *108:9 0.000868626 +19 gpio_analog_en[27] *268:9 0 +20 gpio_analog_pol[27] gpio_inp_dis[27] 1.65147e-05 +21 gpio_analog_sel[27] gpio_dm2[27] 1.39049e-05 +22 gpio_holdover[27] gpio_out[27] 2.14382e-05 +23 gpio_holdover[27] *269:15 2.57599e-05 +24 gpio_slow_sel[27] gpio_dm1[27] 8.98876e-06 +25 gpio_slow_sel[27] *268:9 0 +26 gpio_slow_sel[27] *269:17 0.000795435 +27 gpio_slow_sel[27] *270:17 0.000786744 +28 *108:9 *270:17 0.00305675 +29 *108:9 *271:17 0.0030611 +30 *108:31 *270:17 0.000265906 +31 *108:31 *271:17 0.000251363 +32 *108:41 *269:9 0 +33 *108:51 *269:9 0 +34 *108:51 *271:17 0.000271935 +35 *108:61 *268:9 0 +36 *108:61 *269:9 0 +37 *108:71 *268:9 0 +38 *108:71 *269:17 0.000420283 +39 *108:81 *268:9 0 +40 *108:91 *268:9 0 *RES -1 gpio_loopback_zero[27] *108:17 18.0747 -2 *108:17 gpio_ib_mode_sel[27] 3.5416 -3 *108:17 *108:27 3 -4 *108:27 gpio_vtrip_sel[27] 3.5416 -5 *108:27 *108:37 8.33929 -6 *108:37 gpio_out[27] 3.5416 -7 *108:37 *108:47 2.58929 -8 *108:47 gpio_holdover[27] 3.5416 -9 *108:47 *108:57 3 -10 *108:57 gpio_dm2[27] 3.5416 -11 *108:57 *108:67 3 -12 *108:67 gpio_analog_sel[27] 3.5416 -13 *108:67 *108:77 13.6786 -14 *108:77 gpio_analog_pol[27] 3.5416 -15 *108:77 *108:87 3 -16 *108:87 gpio_dm0[27] 3.5416 -17 *108:87 *108:97 3 -18 *108:97 gpio_analog_en[27] 3.5416 -19 *108:97 *108:117 9.03521 -20 *108:117 gpio_dm1[27] 3.63325 -21 *108:117 gpio_slow_sel[27] 5.06832 +1 gpio_loopback_zero[27] *108:9 9.78633 +2 *108:9 gpio_oeb[27] 4.11578 +3 *108:9 *108:31 8.33538 +4 *108:31 gpio_ib_mode_sel[27] 3.5416 +5 *108:31 *108:41 3 +6 *108:41 gpio_vtrip_sel[27] 3.5416 +7 *108:41 *108:51 10.8036 +8 *108:51 gpio_holdover[27] 3.5416 +9 *108:51 *108:61 5.875 +10 *108:61 gpio_analog_sel[27] 3.5416 +11 *108:61 *108:71 13.6786 +12 *108:71 gpio_analog_pol[27] 3.5416 +13 *108:71 *108:81 3 +14 *108:81 gpio_dm0[27] 3.5416 +15 *108:81 *108:91 1.91518 +16 *108:91 gpio_slow_sel[27] 24.6489 +17 *108:91 gpio_analog_en[27] 4.75142 *END -*D_NET *109 0.0120355 +*D_NET *109 0.0173357 *CONN +*P gpio_oeb[28] O +*P gpio_ib_mode_sel[28] O *P gpio_slow_sel[28] O -*P gpio_dm1[28] O *P gpio_analog_en[28] O *P gpio_dm0[28] O *P gpio_analog_pol[28] O *P gpio_analog_sel[28] O -*P gpio_dm2[28] O *P gpio_holdover[28] O -*P gpio_out[28] O -*P gpio_ib_mode_sel[28] O *P gpio_vtrip_sel[28] O *P gpio_loopback_zero[28] I *CAP -1 gpio_slow_sel[28] 0.000470403 -2 gpio_dm1[28] 3.08271e-05 -3 gpio_analog_en[28] 2.25357e-05 -4 gpio_dm0[28] 1.54496e-05 -5 gpio_analog_pol[28] 2.50544e-05 -6 gpio_analog_sel[28] 2.86753e-05 -7 gpio_dm2[28] 1.81346e-05 -8 gpio_holdover[28] 1.52483e-05 -9 gpio_out[28] 3.39346e-05 -10 gpio_ib_mode_sel[28] 0.000182257 -11 gpio_vtrip_sel[28] 2.41285e-05 -12 gpio_loopback_zero[28] 0.00179944 -13 *109:123 0.000776721 -14 *109:113 0.000460603 -15 *109:103 0.000340604 -16 *109:93 0.000893757 -17 *109:83 0.000951202 -18 *109:61 0.000397112 -19 *109:49 0.0003148 -20 *109:39 0.000593055 -21 *109:27 0.000604403 -22 *109:19 0.00182357 -23 gpio_analog_pol[28] gpio_inp_dis[28] 2.14382e-05 -24 gpio_ib_mode_sel[28] gpio_oeb[28] 2.17773e-05 -25 *109:19 gpio_inp_dis[28] 0.000189962 -26 *109:19 *249:13 0.00115271 -27 *109:39 gpio_inp_dis[28] 0.000274226 -28 *109:83 gpio_inp_dis[28] 0.000187834 -29 *109:93 gpio_inp_dis[28] 0.000365645 +1 gpio_oeb[28] 0.000212878 +2 gpio_ib_mode_sel[28] 3.46032e-05 +3 gpio_slow_sel[28] 0.000658476 +4 gpio_analog_en[28] 6.48013e-05 +5 gpio_dm0[28] 3.1139e-05 +6 gpio_analog_pol[28] 4.99847e-05 +7 gpio_analog_sel[28] 0.000164339 +8 gpio_holdover[28] 4.69208e-05 +9 gpio_vtrip_sel[28] 4.46519e-05 +10 gpio_loopback_zero[28] 0.00146233 +11 *109:107 0.000300851 +12 *109:83 0.000828759 +13 *109:73 0.000243676 +14 *109:63 0.000542693 +15 *109:49 0.000797111 +16 *109:37 0.000853509 +17 *109:23 0.0007781 +18 *109:17 0.00168968 +19 gpio_analog_en[28] gpio_dm1[28] 0 +20 gpio_analog_pol[28] gpio_dm1[28] 1.41003e-05 +21 gpio_analog_pol[28] gpio_inp_dis[28] 1.08929e-05 +22 gpio_analog_pol[28] *142:31 1.6084e-05 +23 gpio_analog_sel[28] gpio_dm2[28] 5.6936e-05 +24 gpio_holdover[28] gpio_dm2[28] 1.39049e-05 +25 gpio_holdover[28] gpio_out[28] 1.65147e-05 +26 gpio_oeb[28] *270:9 0 +27 gpio_slow_sel[28] gpio_dm1[28] 0.000435134 +28 gpio_slow_sel[28] *269:9 0 +29 gpio_slow_sel[28] *270:17 0.000440045 +30 *109:17 *271:17 0.00328106 +31 *109:23 *271:17 0.0003057 +32 *109:37 *269:9 0 +33 *109:37 *270:9 0 +34 *109:37 *271:17 0.00024232 +35 *109:49 gpio_dm2[28] 3.77372e-05 +36 *109:49 gpio_out[28] 2.9745e-06 +37 *109:49 *142:13 0.000283811 +38 *109:49 *142:31 0.000220836 +39 *109:49 *270:15 0 +40 *109:49 *270:17 0.00049861 +41 *109:63 *142:31 0.00102923 +42 *109:63 *270:17 0.00115608 +43 *109:73 gpio_dm1[28] 0.000239392 +44 *109:73 *269:9 0 +45 *109:83 gpio_dm1[28] 0.000229844 +46 *109:83 *269:9 0 *RES -1 gpio_loopback_zero[28] *109:19 14.933 -2 *109:19 gpio_vtrip_sel[28] 0.1316 -3 *109:19 *109:27 3.41 -4 *109:27 gpio_ib_mode_sel[28] 6.5416 -5 *109:27 *109:39 8.33929 -6 *109:39 gpio_out[28] 3.5416 -7 *109:39 *109:49 2.58929 -8 *109:49 gpio_holdover[28] 3.5416 -9 *109:49 *109:61 6.41 -10 *109:61 gpio_dm2[28] 0.1316 -11 *109:61 *109:83 11.7931 -12 *109:83 gpio_analog_sel[28] 3.5416 -13 *109:83 *109:93 13.6786 -14 *109:93 gpio_analog_pol[28] 3.5416 -15 *109:93 *109:103 3 -16 *109:103 gpio_dm0[28] 3.5416 -17 *109:103 *109:113 3 -18 *109:113 gpio_analog_en[28] 3.5416 -19 *109:113 *109:123 5.46429 -20 *109:123 gpio_dm1[28] 3.5416 -21 *109:123 gpio_slow_sel[28] 11.8809 +1 gpio_loopback_zero[28] *109:17 14.3212 +2 *109:17 *109:23 0.741817 +3 *109:23 gpio_vtrip_sel[28] 0.167633 +4 *109:23 *109:37 17.6236 +5 *109:37 gpio_holdover[28] 0.1316 +6 *109:37 *109:49 4.83723 +7 *109:49 gpio_analog_sel[28] 3.8659 +8 *109:49 *109:63 6.13443 +9 *109:63 gpio_analog_pol[28] 0.203667 +10 *109:63 *109:73 6.41 +11 *109:73 gpio_dm0[28] 3.61367 +12 *109:73 *109:83 3 +13 *109:83 gpio_analog_en[28] 3.61367 +14 *109:83 gpio_slow_sel[28] 17.7559 +15 *109:17 *109:107 0.285917 +16 *109:107 gpio_ib_mode_sel[28] 0.167633 +17 *109:107 gpio_oeb[28] 9.9516 *END -*D_NET *110 0.0128699 +*D_NET *110 0.0184554 *CONN *P gpio_slow_sel[29] O -*P gpio_dm1[29] O *P gpio_analog_en[29] O -*P gpio_dm0[29] O *P gpio_analog_pol[29] O +*P gpio_dm0[29] O *P gpio_analog_sel[29] O -*P gpio_dm2[29] O *P gpio_holdover[29] O -*P gpio_out[29] O *P gpio_vtrip_sel[29] O *P gpio_ib_mode_sel[29] O +*P gpio_oeb[29] O *P gpio_loopback_zero[29] I *CAP -1 gpio_slow_sel[29] 0.000555934 -2 gpio_dm1[29] 6.61623e-05 -3 gpio_analog_en[29] 6.28011e-05 -4 gpio_dm0[29] 1.54496e-05 -5 gpio_analog_pol[29] 3.27482e-05 -6 gpio_analog_sel[29] 5.16326e-05 -7 gpio_dm2[29] 2.7811e-05 -8 gpio_holdover[29] 2.73661e-05 -9 gpio_out[29] 5.60892e-05 -10 gpio_vtrip_sel[29] 5.16326e-05 -11 gpio_ib_mode_sel[29] 2.10318e-05 -12 gpio_loopback_zero[29] 0.00168529 -13 *110:117 0.000932901 -14 *110:107 0.000619079 -15 *110:95 0.00041225 -16 *110:83 0.000678274 -17 *110:71 0.000651313 -18 *110:61 0.000230712 -19 *110:51 0.000212297 -20 *110:41 0.000410119 -21 *110:31 0.000423632 -22 *110:21 0.0018118 -23 gpio_analog_pol[29] gpio_inp_dis[29] 2.14382e-05 -24 *110:21 gpio_inp_dis[29] 0.000101284 -25 *110:21 gpio_oeb[29] 3.11708e-05 -26 *110:21 *250:17 0.0012148 -27 *110:31 gpio_inp_dis[29] 0.000229844 -28 *110:41 gpio_inp_dis[29] 0.000668384 -29 *110:51 gpio_inp_dis[29] 0.000198472 -30 *110:61 gpio_inp_dis[29] 0.000233255 -31 *110:71 gpio_inp_dis[29] 0.000229844 -32 *110:83 gpio_inp_dis[29] 0.000905046 +1 gpio_slow_sel[29] 0.000511643 +2 gpio_analog_en[29] 0.000112978 +3 gpio_analog_pol[29] 0.000193613 +4 gpio_dm0[29] 3.00227e-05 +5 gpio_analog_sel[29] 0.000165001 +6 gpio_holdover[29] 0.000161187 +7 gpio_vtrip_sel[29] 0.000206186 +8 gpio_ib_mode_sel[29] 1.90727e-05 +9 gpio_oeb[29] 4.14237e-05 +10 gpio_loopback_zero[29] 0.00149661 +11 *110:101 0.000688646 +12 *110:81 0.000290418 +13 *110:77 0.000440192 +14 *110:63 0.000612925 +15 *110:53 0.000593238 +16 *110:29 0.000292358 +17 *110:27 0.000544701 +18 *110:19 0.00172212 +19 gpio_analog_pol[29] gpio_inp_dis[29] 1.55929e-05 +20 gpio_analog_pol[29] *270:9 0 +21 gpio_analog_sel[29] gpio_dm2[29] 5.5025e-05 +22 gpio_holdover[29] gpio_dm2[29] 5.46373e-05 +23 gpio_holdover[29] gpio_out[29] 3.69404e-05 +24 gpio_slow_sel[29] gpio_dm1[29] 0.000473082 +25 gpio_slow_sel[29] *268:9 0.000102742 +26 gpio_slow_sel[29] *269:9 0.000102742 +27 gpio_slow_sel[29] *270:9 0.000205484 +28 gpio_slow_sel[29] *272:17 0.00115608 +29 gpio_slow_sel[29] *277:9 0 +30 gpio_vtrip_sel[29] *271:9 0 +31 gpio_vtrip_sel[29] *271:15 0 +32 *110:19 *272:17 0.00160118 +33 *110:27 *273:9 0.000395611 +34 *110:53 *143:13 0.0011827 +35 *110:53 *272:17 0.000113423 +36 *110:53 *273:9 0.000969214 +37 *110:63 *143:13 0.000267347 +38 *110:63 *143:31 0.0002373 +39 *110:63 *272:17 0.000264652 +40 *110:77 gpio_dm1[29] 0.000458539 +41 *110:77 *143:31 0.000778137 +42 *110:77 *272:17 0.00136405 +43 *110:101 gpio_dm1[29] 0.000259595 +44 *110:101 *272:17 0.000239015 *RES -1 gpio_loopback_zero[29] *110:21 18.7853 -2 *110:21 gpio_ib_mode_sel[29] 3.61367 -3 *110:21 *110:31 3 -4 *110:31 gpio_vtrip_sel[29] 3.61367 -5 *110:31 *110:41 8.33929 -6 *110:41 gpio_out[29] 3.61367 -7 *110:41 *110:51 2.58929 -8 *110:51 gpio_holdover[29] 3.61367 -9 *110:51 *110:61 3 -10 *110:61 gpio_dm2[29] 3.61367 -11 *110:61 *110:71 3 -12 *110:71 gpio_analog_sel[29] 3.61367 -13 *110:71 *110:83 14.2143 -14 *110:83 gpio_analog_pol[29] 3.5416 -15 *110:83 *110:95 6.41 -16 *110:95 gpio_dm0[29] 0.1316 -17 *110:95 *110:107 4.18863 -18 *110:107 gpio_analog_en[29] 3.72177 -19 *110:107 *110:117 0.983867 -20 *110:117 gpio_dm1[29] 3.72177 -21 *110:117 gpio_slow_sel[29] 5.2101 +1 gpio_loopback_zero[29] *110:19 13.9475 +2 *110:19 gpio_oeb[29] 0.311767 +3 *110:19 *110:27 0.551467 +4 *110:27 *110:29 0.227167 +5 *110:29 gpio_ib_mode_sel[29] 0.1316 +6 *110:29 gpio_vtrip_sel[29] 9.9516 +7 *110:27 *110:53 6.02633 +8 *110:53 gpio_holdover[29] 3.8659 +9 *110:53 *110:63 1.05593 +10 *110:63 gpio_analog_sel[29] 3.8659 +11 *110:63 *110:77 3.1678 +12 *110:77 *110:81 3.63717 +13 *110:81 gpio_dm0[29] 0.1316 +14 *110:81 gpio_analog_pol[29] 9.9516 +15 *110:77 *110:101 0.551467 +16 *110:101 gpio_analog_en[29] 3.72177 +17 *110:101 gpio_slow_sel[29] 6.14697 *END -*D_NET *111 0.0116002 +*D_NET *111 0.0135714 *CONN +*P gpio_oeb[2] O *P gpio_ib_mode_sel[2] O *P gpio_vtrip_sel[2] O *P gpio_holdover[2] O *P gpio_analog_sel[2] O -*P gpio_analog_en[2] O -*P gpio_slow_sel[2] O *P gpio_dm0[2] O *P gpio_analog_pol[2] O -*P gpio_oeb[2] O +*P gpio_analog_en[2] O +*P gpio_slow_sel[2] O *P gpio_loopback_zero[2] I *CAP -1 gpio_ib_mode_sel[2] 2.38044e-05 -2 gpio_vtrip_sel[2] 4.24177e-05 -3 gpio_holdover[2] 4.64181e-05 -4 gpio_analog_sel[2] 5.43619e-05 -5 gpio_analog_en[2] 4.18636e-05 -6 gpio_slow_sel[2] 0.000737178 -7 gpio_dm0[2] 0.00018432 -8 gpio_analog_pol[2] 6.37674e-05 -9 gpio_oeb[2] 7.44641e-05 -10 gpio_loopback_zero[2] 0.00106906 -11 *111:75 0.000901053 -12 *111:59 0.000592462 -13 *111:45 0.00105469 -14 *111:39 0.00107652 -15 *111:37 0.00092325 -16 *111:35 0.000764464 -17 *111:33 0.000346962 -18 *111:19 0.0013041 -19 gpio_analog_en[2] gpio_dm1[2] 0 -20 gpio_analog_pol[2] gpio_inp_dis[2] 1.0024e-05 -21 gpio_analog_sel[2] gpio_dm2[2] 1.39027e-05 -22 gpio_holdover[2] gpio_dm2[2] 1.54231e-05 -23 gpio_holdover[2] gpio_out[2] 1.65123e-05 -24 *111:19 *138:13 0.00114566 -25 *111:37 *138:13 0.00029666 -26 *111:45 gpio_inp_dis[2] 9.33184e-06 -27 *111:45 *138:15 0.000420283 -28 *111:59 gpio_dm1[2] 0.000371286 +1 gpio_oeb[2] 0.000138149 +2 gpio_ib_mode_sel[2] 7.82064e-05 +3 gpio_vtrip_sel[2] 0.000143399 +4 gpio_holdover[2] 0.000122627 +5 gpio_analog_sel[2] 0.000120959 +6 gpio_dm0[2] 1.45791e-05 +7 gpio_analog_pol[2] 0.000198023 +8 gpio_analog_en[2] 9.16159e-05 +9 gpio_slow_sel[2] 0.00084017 +10 gpio_loopback_zero[2] 0.000889563 +11 *111:51 0.000284181 +12 *111:29 0.00104503 +13 *111:27 0.000856825 +14 *111:21 0.00105189 +15 *111:19 0.000742657 +16 *111:17 0.000633888 +17 *111:15 0.000336989 +18 *111:13 0.0011571 +19 gpio_analog_en[2] gpio_dm1[2] 2.04272e-05 +20 gpio_analog_pol[2] gpio_inp_dis[2] 1.83579e-05 +21 gpio_analog_sel[2] gpio_dm2[2] 2.77401e-05 +22 gpio_analog_sel[2] *144:13 1.61637e-05 +23 gpio_holdover[2] gpio_out[2] 3.32475e-05 +24 gpio_holdover[2] *144:13 2.75746e-05 +25 gpio_holdover[2] *144:31 2.98373e-05 +26 gpio_slow_sel[2] gpio_dm1[2] 0.000128038 +27 *111:13 gpio_out[2] 0.000620219 +28 *111:13 *144:13 0.00111899 +29 *111:15 *144:13 0.000259595 +30 *111:17 *144:13 0.000259595 +31 *111:19 *144:13 0.000937649 +32 *111:21 *144:13 0.000245757 +33 *111:21 *144:31 3.29185e-05 +34 *111:27 gpio_dm1[2] 0.000501648 +35 *111:27 *144:31 0.000282115 +36 *111:29 gpio_dm1[2] 0.000265632 *RES -1 gpio_loopback_zero[2] *111:19 24.4099 -2 *111:19 gpio_oeb[2] 0.257717 -3 *111:19 *111:33 6.2475 -4 *111:33 *111:35 3 -5 *111:35 *111:37 10.8036 -6 *111:37 *111:39 5.875 -7 *111:39 *111:45 16.8993 -8 *111:45 gpio_analog_pol[2] 0.262417 -9 *111:45 *111:59 7.61273 -10 *111:59 gpio_dm0[2] 0.743383 -11 *111:59 *111:75 5.39035 -12 *111:75 gpio_slow_sel[2] 17.2202 -13 *111:75 gpio_analog_en[2] 3.5416 -14 *111:39 gpio_analog_sel[2] 3.5416 -15 *111:37 gpio_holdover[2] 3.5416 -16 *111:35 gpio_vtrip_sel[2] 3.5416 -17 *111:33 gpio_ib_mode_sel[2] 3.5416 +1 gpio_loopback_zero[2] *111:13 7.80607 +2 *111:13 *111:15 0.551467 +3 *111:15 *111:17 0.551467 +4 *111:17 *111:19 1.92073 +5 *111:19 *111:21 1.05593 +6 *111:21 *111:27 3.1678 +7 *111:27 *111:29 0.551467 +8 *111:29 gpio_slow_sel[2] 6.14697 +9 *111:29 gpio_analog_en[2] 3.72177 +10 *111:27 *111:51 3.63717 +11 *111:51 gpio_analog_pol[2] 9.9516 +12 *111:51 gpio_dm0[2] 0.1316 +13 *111:21 gpio_analog_sel[2] 3.8659 +14 *111:19 gpio_holdover[2] 3.8659 +15 *111:17 gpio_vtrip_sel[2] 3.8659 +16 *111:15 gpio_ib_mode_sel[2] 3.8659 +17 *111:13 gpio_oeb[2] 3.8659 *END -*D_NET *112 0.0122899 +*D_NET *112 0.0138423 *CONN *P gpio_slow_sel[30] O -*P gpio_dm1[30] O *P gpio_analog_en[30] O *P gpio_dm0[30] O *P gpio_analog_pol[30] O *P gpio_analog_sel[30] O -*P gpio_dm2[30] O *P gpio_holdover[30] O -*P gpio_out[30] O *P gpio_vtrip_sel[30] O *P gpio_ib_mode_sel[30] O +*P gpio_oeb[30] O *P gpio_loopback_zero[30] I *CAP -1 gpio_slow_sel[30] 0.000470403 -2 gpio_dm1[30] 3.08271e-05 -3 gpio_analog_en[30] 2.25357e-05 -4 gpio_dm0[30] 1.54496e-05 -5 gpio_analog_pol[30] 3.33678e-05 -6 gpio_analog_sel[30] 3.72972e-05 -7 gpio_dm2[30] 2.7149e-05 -8 gpio_holdover[30] 2.34608e-05 -9 gpio_out[30] 4.19776e-05 -10 gpio_vtrip_sel[30] 4.28401e-05 -11 gpio_ib_mode_sel[30] 0.000164789 -12 gpio_loopback_zero[30] 0.00163718 -13 *112:115 0.000784861 -14 *112:105 0.000460603 -15 *112:95 0.000332463 -16 *112:85 0.00089393 -17 *112:75 0.000897859 -18 *112:65 0.000435043 -19 *112:49 0.000413893 -20 *112:37 0.000609239 -21 *112:27 0.000510348 -22 *112:15 0.00184733 -23 gpio_analog_pol[30] gpio_inp_dis[30] 1.65147e-05 -24 gpio_ib_mode_sel[30] gpio_oeb[30] 1.30543e-05 -25 *112:15 gpio_inp_dis[30] 0.000527657 -26 *112:15 *251:13 0.00114338 -27 *112:37 gpio_inp_dis[30] 0.00029666 -28 *112:65 gpio_inp_dis[30] 0.000139478 -29 *112:85 gpio_inp_dis[30] 0.000420283 +1 gpio_slow_sel[30] 0.000755947 +2 gpio_analog_en[30] 5.03007e-05 +3 gpio_dm0[30] 3.00227e-05 +4 gpio_analog_pol[30] 4.41848e-05 +5 gpio_analog_sel[30] 7.18898e-05 +6 gpio_holdover[30] 2.08707e-05 +7 gpio_vtrip_sel[30] 2.92343e-05 +8 gpio_ib_mode_sel[30] 1.85183e-05 +9 gpio_oeb[30] 6.11185e-05 +10 gpio_loopback_zero[30] 0.000760302 +11 *112:103 0.000960684 +12 *112:93 0.000347036 +13 *112:83 0.000906695 +14 *112:69 0.00111591 +15 *112:45 0.000924423 +16 *112:33 0.00074314 +17 *112:23 0.000335532 +18 *112:11 0.000983998 +19 gpio_analog_pol[30] gpio_inp_dis[30] 1.33887e-05 +20 gpio_analog_sel[30] gpio_dm2[30] 3.62878e-06 +21 gpio_holdover[30] gpio_out[30] 1.83414e-05 +22 gpio_slow_sel[30] *271:9 0 +23 gpio_slow_sel[30] *272:17 0.0002652 +24 *112:11 *145:13 0.0011479 +25 *112:11 *273:9 0.00288298 +26 *112:23 *272:9 0 +27 *112:33 *272:9 0 +28 *112:45 *145:13 0.00021712 +29 *112:45 *271:9 0 +30 *112:45 *272:9 0 +31 *112:69 gpio_dm2[30] 8.19374e-05 +32 *112:69 gpio_out[30] 3.79653e-06 +33 *112:69 *145:13 0.000229636 +34 *112:69 *145:29 0.000124274 +35 *112:69 *271:9 0 +36 *112:69 *272:17 0.000318592 +37 *112:83 *271:9 0 +38 *112:83 *272:17 0.000375714 +39 *112:93 *271:9 0 +40 *112:103 *271:9 0 *RES -1 gpio_loopback_zero[30] *112:15 17.2784 -2 *112:15 gpio_ib_mode_sel[30] 5.93892 -3 *112:15 *112:27 0.727679 -4 *112:27 gpio_vtrip_sel[30] 3.5416 -5 *112:27 *112:37 8.33929 -6 *112:37 gpio_out[30] 3.5416 -7 *112:37 *112:49 5.99929 -8 *112:49 gpio_holdover[30] 0.1316 -9 *112:49 *112:65 7.8258 -10 *112:65 gpio_dm2[30] 0.1316 -11 *112:65 *112:75 6.41 -12 *112:75 gpio_analog_sel[30] 3.5416 -13 *112:75 *112:85 13.6786 -14 *112:85 gpio_analog_pol[30] 3.5416 -15 *112:85 *112:95 3 -16 *112:95 gpio_dm0[30] 3.5416 -17 *112:95 *112:105 3 -18 *112:105 gpio_analog_en[30] 3.5416 -19 *112:105 *112:115 5.46429 -20 *112:115 gpio_dm1[30] 3.5416 -21 *112:115 gpio_slow_sel[30] 11.8809 +1 gpio_loopback_zero[30] *112:11 12.8822 +2 *112:11 gpio_oeb[30] 0.167633 +3 *112:11 *112:23 6.41 +4 *112:23 gpio_ib_mode_sel[30] 3.5416 +5 *112:23 *112:33 3 +6 *112:33 gpio_vtrip_sel[30] 3.5416 +7 *112:33 *112:45 14.2136 +8 *112:45 gpio_holdover[30] 0.1316 +9 *112:45 *112:69 13.3835 +10 *112:69 gpio_analog_sel[30] 3.71315 +11 *112:69 *112:83 13.7098 +12 *112:83 gpio_analog_pol[30] 3.5416 +13 *112:83 *112:93 3 +14 *112:93 gpio_dm0[30] 3.5416 +15 *112:93 *112:103 3 +16 *112:103 gpio_analog_en[30] 3.5416 +17 *112:103 gpio_slow_sel[30] 17.2202 *END -*D_NET *113 0.0123978 +*D_NET *113 0.0219349 *CONN -*P gpio_slow_sel[31] O -*P gpio_dm1[31] O *P gpio_analog_en[31] O +*P gpio_slow_sel[31] O *P gpio_dm0[31] O *P gpio_analog_pol[31] O *P gpio_analog_sel[31] O -*P gpio_dm2[31] O *P gpio_holdover[31] O -*P gpio_out[31] O *P gpio_vtrip_sel[31] O *P gpio_ib_mode_sel[31] O +*P gpio_oeb[31] O *P gpio_loopback_zero[31] I *CAP -1 gpio_slow_sel[31] 0.000555934 -2 gpio_dm1[31] 6.61623e-05 -3 gpio_analog_en[31] 6.28011e-05 -4 gpio_dm0[31] 1.54496e-05 -5 gpio_analog_pol[31] 2.50544e-05 -6 gpio_analog_sel[31] 2.92343e-05 -7 gpio_dm2[31] 1.54496e-05 -8 gpio_holdover[31] 1.52483e-05 -9 gpio_out[31] 3.39346e-05 -10 gpio_vtrip_sel[31] 2.92343e-05 -11 gpio_ib_mode_sel[31] 2.10361e-05 -12 gpio_loopback_zero[31] 0.00143148 -13 *113:111 0.000915943 -14 *113:101 0.000602121 -15 *113:89 0.0004235 -16 *113:77 0.000885617 -17 *113:67 0.000889797 -18 *113:57 0.000340604 -19 *113:47 0.0003148 -20 *113:37 0.000593055 -21 *113:27 0.000613958 -22 *113:17 0.00161509 -23 gpio_analog_pol[31] gpio_inp_dis[31] 2.14382e-05 -24 gpio_ib_mode_sel[31] gpio_oeb[31] 1.31689e-05 -25 *113:17 gpio_inp_dis[31] 0.00015786 -26 *113:17 gpio_oeb[31] 1.40607e-05 -27 *113:17 *252:9 0.00205592 -28 *113:37 gpio_inp_dis[31] 0.000274226 -29 *113:77 gpio_inp_dis[31] 0.000365645 -30 *113:101 gpio_inp_dis[31] 0 +1 gpio_analog_en[31] 0.000302674 +2 gpio_slow_sel[31] 0.000437309 +3 gpio_dm0[31] 0.000110199 +4 gpio_analog_pol[31] 0.00012325 +5 gpio_analog_sel[31] 0.000143902 +6 gpio_holdover[31] 0.000123227 +7 gpio_vtrip_sel[31] 7.70944e-05 +8 gpio_ib_mode_sel[31] 4.23336e-05 +9 gpio_oeb[31] 3.81108e-05 +10 gpio_loopback_zero[31] 0.00144613 +11 *113:93 0.00124928 +12 *113:77 0.000890549 +13 *113:67 0.00083247 +14 *113:57 0.000860448 +15 *113:47 0.000993011 +16 *113:35 0.000911965 +17 *113:27 0.000529264 +18 *113:19 0.00172771 +19 gpio_analog_en[31] gpio_dm1[31] 0.000403502 +20 gpio_analog_en[31] *272:9 0 +21 gpio_analog_en[31] *273:9 0.000116242 +22 gpio_analog_pol[31] gpio_inp_dis[31] 2.93812e-05 +23 gpio_analog_sel[31] gpio_dm2[31] 2.468e-05 +24 gpio_holdover[31] gpio_dm2[31] 2.29736e-05 +25 gpio_holdover[31] gpio_out[31] 6.41261e-05 +26 gpio_slow_sel[31] *272:9 0 +27 gpio_slow_sel[31] *273:9 0.000251371 +28 *113:19 *146:13 0.00169365 +29 *113:19 *273:9 0.000712947 +30 *113:27 *273:9 0.000395611 +31 *113:35 *273:9 0.000395611 +32 *113:47 *268:9 0.000101558 +33 *113:47 *269:9 0.000101558 +34 *113:47 *270:9 0.000141237 +35 *113:47 *271:9 0.000152826 +36 *113:47 *272:9 0.000330656 +37 *113:47 *273:9 0.000931621 +38 *113:47 *277:9 0 +39 *113:57 *270:9 0.000100018 +40 *113:57 *271:9 0.000108225 +41 *113:57 *272:9 0.000234157 +42 *113:57 *273:9 0.000490095 +43 *113:57 *277:9 0 +44 *113:67 *268:9 0.000169524 +45 *113:67 *269:9 0.000169524 +46 *113:67 *270:9 0.000235757 +47 *113:67 *271:9 0.000255101 +48 *113:67 *272:9 0.000551942 +49 *113:67 *273:9 0.00116815 +50 *113:67 *277:9 0 +51 *113:77 *273:9 0.000239015 +52 *113:77 *277:9 0 +53 *113:93 gpio_dm1[31] 2.81849e-05 +54 *113:93 *268:9 0.000110392 +55 *113:93 *269:9 0.000110392 +56 *113:93 *270:9 0.000153522 +57 *113:93 *271:9 0.000166118 +58 *113:93 *272:9 0.000179708 +59 *113:93 *273:9 0.00075661 +60 *113:93 *277:9 0 *RES -1 gpio_loopback_zero[31] *113:17 17.6542 -2 *113:17 gpio_ib_mode_sel[31] 3.5416 -3 *113:17 *113:27 3 -4 *113:27 gpio_vtrip_sel[31] 3.5416 -5 *113:27 *113:37 8.33929 -6 *113:37 gpio_out[31] 3.5416 -7 *113:37 *113:47 2.58929 -8 *113:47 gpio_holdover[31] 3.5416 -9 *113:47 *113:57 3 -10 *113:57 gpio_dm2[31] 3.5416 -11 *113:57 *113:67 3 -12 *113:67 gpio_analog_sel[31] 3.5416 -13 *113:67 *113:77 13.6786 -14 *113:77 gpio_analog_pol[31] 3.5416 -15 *113:77 *113:89 6.41 -16 *113:89 gpio_dm0[31] 0.1316 -17 *113:89 *113:101 4.18863 -18 *113:101 gpio_analog_en[31] 3.72177 -19 *113:101 *113:111 0.983867 -20 *113:111 gpio_dm1[31] 3.72177 -21 *113:111 gpio_slow_sel[31] 5.2101 +1 gpio_loopback_zero[31] *113:19 13.6342 +2 *113:19 gpio_oeb[31] 0.311767 +3 *113:19 *113:27 0.551467 +4 *113:27 gpio_ib_mode_sel[31] 0.311767 +5 *113:27 *113:35 0.551467 +6 *113:35 gpio_vtrip_sel[31] 0.311767 +7 *113:35 *113:47 5.52187 +8 *113:47 gpio_holdover[31] 3.8659 +9 *113:47 *113:57 1.05593 +10 *113:57 gpio_analog_sel[31] 3.8659 +11 *113:57 *113:67 2.4252 +12 *113:67 gpio_analog_pol[31] 3.8659 +13 *113:67 *113:77 0.551467 +14 *113:77 gpio_dm0[31] 3.8659 +15 *113:77 *113:93 8.78695 +16 *113:93 gpio_slow_sel[31] 11.2693 +17 *113:93 gpio_analog_en[31] 10.6889 *END -*D_NET *114 0.0133597 +*D_NET *114 0.016244 *CONN -*P gpio_holdover[32] O *P gpio_slow_sel[32] O -*P gpio_dm1[32] O *P gpio_analog_en[32] O *P gpio_dm0[32] O *P gpio_analog_pol[32] O *P gpio_analog_sel[32] O -*P gpio_dm2[32] O -*P gpio_out[32] O +*P gpio_holdover[32] O *P gpio_vtrip_sel[32] O *P gpio_ib_mode_sel[32] O +*P gpio_oeb[32] O *P gpio_loopback_zero[32] I *CAP -1 gpio_holdover[32] 8.7221e-05 -2 gpio_slow_sel[32] 0.000625683 -3 gpio_dm1[32] 2.485e-05 -4 gpio_analog_en[32] 2.25357e-05 -5 gpio_dm0[32] 1.54496e-05 -6 gpio_analog_pol[32] 3.33678e-05 -7 gpio_analog_sel[32] 4.2403e-05 -8 gpio_dm2[32] 2.38968e-05 -9 gpio_out[32] 4.19776e-05 -10 gpio_vtrip_sel[32] 7.77742e-05 -11 gpio_ib_mode_sel[32] 3.96897e-05 -12 gpio_loopback_zero[32] 0.00180543 -13 *114:109 0.000926023 -14 *114:97 0.000452462 -15 *114:87 0.000332463 -16 *114:77 0.00089393 -17 *114:67 0.000902965 -18 *114:57 0.000349051 -19 *114:55 0.000394913 -20 *114:45 0.00056974 -21 *114:31 0.000662336 -22 *114:17 0.00204703 -23 gpio_analog_pol[32] gpio_inp_dis[32] 1.65147e-05 -24 *114:17 gpio_inp_dis[32] 0.000206392 -25 *114:17 gpio_oeb[32] 2.95395e-05 -26 *114:17 *253:13 0.001777 -27 *114:31 gpio_inp_dis[32] 0.000148221 -28 *114:45 gpio_inp_dis[32] 0.000390585 -29 *114:77 gpio_inp_dis[32] 0.000420283 +1 gpio_slow_sel[32] 0.000780934 +2 gpio_analog_en[32] 4.35238e-05 +3 gpio_dm0[32] 2.7811e-05 +4 gpio_analog_pol[32] 4.74527e-05 +5 gpio_analog_sel[32] 5.64334e-05 +6 gpio_holdover[32] 7.91627e-05 +7 gpio_vtrip_sel[32] 7.70944e-05 +8 gpio_ib_mode_sel[32] 4.20388e-05 +9 gpio_oeb[32] 5.67225e-05 +10 gpio_loopback_zero[32] 0.00169122 +11 *114:95 0.000921877 +12 *114:85 0.000230712 +13 *114:75 0.000591614 +14 *114:65 0.00101317 +15 *114:51 0.00135315 +16 *114:41 0.00105739 +17 *114:31 0.000536576 +18 *114:17 0.00201811 +19 gpio_analog_en[32] gpio_dm1[32] 0 +20 gpio_analog_pol[32] gpio_inp_dis[32] 2.14382e-05 +21 gpio_analog_sel[32] gpio_dm2[32] 2.29736e-05 +22 gpio_holdover[32] gpio_out[32] 4.68195e-05 +23 gpio_holdover[32] *147:19 2.51889e-05 +24 gpio_slow_sel[32] gpio_dm1[32] 0.000442731 +25 gpio_slow_sel[32] *271:9 0 +26 gpio_slow_sel[32] *277:9 0 +27 *114:17 *147:19 0.00260049 +28 *114:31 *147:19 0.000131079 +29 *114:41 *147:19 0.000129194 +30 *114:51 *147:19 0.000497744 +31 *114:51 *277:9 0 +32 *114:65 *147:19 0.00011908 +33 *114:65 *277:9 0 +34 *114:75 gpio_dm1[32] 0.000204608 +35 *114:75 *147:31 0.000914594 +36 *114:75 *271:9 0 +37 *114:85 gpio_dm1[32] 0.000229844 +38 *114:85 *271:9 0 +39 *114:95 gpio_dm1[32] 0.000233255 +40 *114:95 *271:9 0 *RES -1 gpio_loopback_zero[32] *114:17 15.2017 -2 *114:17 gpio_ib_mode_sel[32] 0.254583 -3 *114:17 *114:31 4.19255 -4 *114:31 gpio_vtrip_sel[32] 3.72177 -5 *114:31 *114:45 5.1255 -6 *114:45 gpio_out[32] 0.1316 -7 *114:45 *114:55 5.99929 -8 *114:55 *114:57 3 -9 *114:57 gpio_dm2[32] 3.5416 -10 *114:57 *114:67 3 -11 *114:67 gpio_analog_sel[32] 3.5416 -12 *114:67 *114:77 13.6786 -13 *114:77 gpio_analog_pol[32] 3.5416 -14 *114:77 *114:87 3 -15 *114:87 gpio_dm0[32] 3.5416 -16 *114:87 *114:97 3 -17 *114:97 gpio_analog_en[32] 3.5416 -18 *114:97 *114:109 8.87429 -19 *114:109 gpio_dm1[32] 0.1316 -20 *114:109 gpio_slow_sel[32] 19.9877 -21 *114:55 gpio_holdover[32] 4.14938 +1 gpio_loopback_zero[32] *114:17 14.7755 +2 *114:17 gpio_oeb[32] 0.253017 +3 *114:17 *114:31 4.11422 +4 *114:31 gpio_ib_mode_sel[32] 3.72177 +5 *114:31 *114:41 0.551467 +6 *114:41 gpio_vtrip_sel[32] 3.72177 +7 *114:41 *114:51 1.92073 +8 *114:51 gpio_holdover[32] 3.72177 +9 *114:51 *114:65 4.62103 +10 *114:65 gpio_analog_sel[32] 0.203667 +11 *114:65 *114:75 17.0886 +12 *114:75 gpio_analog_pol[32] 3.61367 +13 *114:75 *114:85 3 +14 *114:85 gpio_dm0[32] 3.61367 +15 *114:85 *114:95 3 +16 *114:95 gpio_analog_en[32] 3.61367 +17 *114:95 gpio_slow_sel[32] 29.1958 *END -*D_NET *115 0.0116845 +*D_NET *115 0.0169182 *CONN *P gpio_slow_sel[33] O -*P gpio_dm1[33] O -*P gpio_analog_en[33] O -*P gpio_dm0[33] O *P gpio_analog_pol[33] O +*P gpio_dm0[33] O +*P gpio_analog_en[33] O *P gpio_analog_sel[33] O -*P gpio_dm2[33] O *P gpio_holdover[33] O -*P gpio_out[33] O *P gpio_vtrip_sel[33] O *P gpio_ib_mode_sel[33] O +*P gpio_oeb[33] O *P gpio_loopback_zero[33] I *CAP -1 gpio_slow_sel[33] 0.000470403 -2 gpio_dm1[33] 3.08271e-05 -3 gpio_analog_en[33] 2.25357e-05 -4 gpio_dm0[33] 1.94805e-05 -5 gpio_analog_pol[33] 1.92946e-05 -6 gpio_analog_sel[33] 2.1312e-05 -7 gpio_dm2[33] 1.54496e-05 -8 gpio_holdover[33] 1.52483e-05 -9 gpio_out[33] 3.39346e-05 -10 gpio_vtrip_sel[33] 2.41285e-05 -11 gpio_ib_mode_sel[33] 3.6958e-05 -12 gpio_loopback_zero[33] 0.00200062 -13 *115:123 0.000784861 -14 *115:113 0.000468744 -15 *115:103 0.000344635 -16 *115:93 0.00086616 -17 *115:71 0.000868178 -18 *115:61 0.000332463 -19 *115:51 0.000306659 -20 *115:41 0.000593055 -21 *115:31 0.000598555 -22 *115:17 0.00218986 -23 gpio_analog_pol[33] gpio_inp_dis[33] 2.46032e-05 -24 gpio_ib_mode_sel[33] gpio_oeb[33] 4.5752e-05 -25 *115:17 gpio_inp_dis[33] 1.19602e-05 -26 *115:17 *254:13 0.000611472 -27 *115:93 gpio_inp_dis[33] 0.000927401 +1 gpio_slow_sel[33] 0.000728049 +2 gpio_analog_pol[33] 0.000191823 +3 gpio_dm0[33] 8.17443e-06 +4 gpio_analog_en[33] 2.48384e-05 +5 gpio_analog_sel[33] 5.05679e-05 +6 gpio_holdover[33] 4.69208e-05 +7 gpio_vtrip_sel[33] 2.94502e-05 +8 gpio_ib_mode_sel[33] 6.83692e-06 +9 gpio_oeb[33] 1.48837e-05 +10 gpio_loopback_zero[33] 0.00161153 +11 *115:101 0.000391662 +12 *115:85 0.000313025 +13 *115:81 0.00160311 +14 *115:69 0.00113899 +15 *115:57 0.000908133 +16 *115:47 0.000789028 +17 *115:31 0.000369522 +18 *115:19 0.00178085 +19 gpio_analog_en[33] gpio_dm1[33] 0 +20 gpio_analog_pol[33] gpio_inp_dis[33] 2.05271e-05 +21 gpio_analog_pol[33] *270:9 0 +22 gpio_analog_sel[33] gpio_dm2[33] 1.58549e-05 +23 gpio_holdover[33] gpio_dm2[33] 1.39049e-05 +24 gpio_holdover[33] gpio_out[33] 1.65147e-05 +25 gpio_slow_sel[33] gpio_dm1[33] 0.000447357 +26 gpio_slow_sel[33] *268:9 0.000169524 +27 gpio_slow_sel[33] *269:9 0.000169524 +28 gpio_slow_sel[33] *270:9 0.000339048 +29 *115:19 *148:15 0.00241231 +30 *115:31 *270:9 0 +31 *115:47 *148:15 0.0003057 +32 *115:57 *148:15 0.00029666 +33 *115:57 *270:9 0 +34 *115:69 *270:9 0 +35 *115:81 gpio_dm1[33] 0.000696121 +36 *115:81 *148:31 0.000985189 +37 *115:81 *268:9 0.000244794 +38 *115:81 *269:9 0.000244794 +39 *115:81 *270:9 0.000412754 +40 *115:101 gpio_dm1[33] 0.000120211 *RES -1 gpio_loopback_zero[33] *115:17 14.9165 -2 *115:17 gpio_ib_mode_sel[33] 0.243617 -3 *115:17 *115:31 6.24482 -4 *115:31 gpio_vtrip_sel[33] 3.5416 -5 *115:31 *115:41 8.33929 -6 *115:41 gpio_out[33] 3.5416 -7 *115:41 *115:51 2.58929 -8 *115:51 gpio_holdover[33] 3.5416 -9 *115:51 *115:61 3 -10 *115:61 gpio_dm2[33] 3.5416 -11 *115:61 *115:71 3 -12 *115:71 gpio_analog_sel[33] 3.5416 -13 *115:71 *115:93 13.9744 -14 *115:93 gpio_analog_pol[33] 0.1316 -15 *115:93 *115:103 6.41 -16 *115:103 gpio_dm0[33] 3.5416 -17 *115:103 *115:113 3 -18 *115:113 gpio_analog_en[33] 3.5416 -19 *115:113 *115:123 5.46429 -20 *115:123 gpio_dm1[33] 3.5416 -21 *115:123 gpio_slow_sel[33] 11.8809 +1 gpio_loopback_zero[33] *115:19 14.394 +2 *115:19 gpio_oeb[33] 0.1316 +3 *115:19 *115:31 9.82 +4 *115:31 gpio_ib_mode_sel[33] 0.1316 +5 *115:31 *115:47 0.955667 +6 *115:47 gpio_vtrip_sel[33] 0.1316 +7 *115:47 *115:57 14.2136 +8 *115:57 gpio_holdover[33] 3.5416 +9 *115:57 *115:69 9.285 +10 *115:69 gpio_analog_sel[33] 0.1316 +11 *115:69 *115:81 7.0713 +12 *115:81 *115:85 3.63717 +13 *115:85 gpio_analog_en[33] 0.1316 +14 *115:85 *115:101 0.955667 +15 *115:101 gpio_dm0[33] 0.1316 +16 *115:101 gpio_analog_pol[33] 9.9516 +17 *115:81 gpio_slow_sel[33] 6.14697 *END -*D_NET *116 0.0124729 +*D_NET *116 0.0141445 *CONN -*P gpio_analog_pol[34] O -*P gpio_analog_en[34] O *P gpio_slow_sel[34] O -*P gpio_dm1[34] O +*P gpio_analog_en[34] O *P gpio_dm0[34] O +*P gpio_analog_pol[34] O *P gpio_analog_sel[34] O -*P gpio_dm2[34] O *P gpio_holdover[34] O -*P gpio_out[34] O *P gpio_vtrip_sel[34] O *P gpio_ib_mode_sel[34] O +*P gpio_oeb[34] O *P gpio_loopback_zero[34] I *CAP -1 gpio_analog_pol[34] 8.86295e-05 -2 gpio_analog_en[34] 4.31355e-05 -3 gpio_slow_sel[34] 0.000555934 -4 gpio_dm1[34] 7.42535e-05 -5 gpio_dm0[34] 1.54496e-05 -6 gpio_analog_sel[34] 2.92343e-05 -7 gpio_dm2[34] 1.54496e-05 -8 gpio_holdover[34] 1.52483e-05 -9 gpio_out[34] 3.39346e-05 -10 gpio_vtrip_sel[34] 4.11091e-05 -11 gpio_ib_mode_sel[34] 3.05243e-05 -12 gpio_loopback_zero[34] 0.00174091 -13 *116:101 0.000990815 -14 *116:95 0.000578863 -15 *116:83 0.000344986 -16 *116:81 0.00093291 -17 *116:71 0.000873515 -18 *116:61 0.000332463 -19 *116:51 0.000322941 -20 *116:41 0.000601196 -21 *116:31 0.000618354 -22 *116:21 0.00192653 -23 gpio_analog_pol[34] gpio_inp_dis[34] 3.42534e-05 -24 gpio_ib_mode_sel[34] gpio_oeb[34] 1.70108e-05 -25 *116:21 gpio_inp_dis[34] 0.000186724 -26 *116:21 gpio_oeb[34] 5.96283e-06 -27 *116:21 *255:9 0.00135984 -28 *116:41 gpio_inp_dis[34] 0.000274226 -29 *116:81 gpio_inp_dis[34] 0.0003885 +1 gpio_slow_sel[34] 0.000705856 +2 gpio_analog_en[34] 5.99696e-05 +3 gpio_dm0[34] 3.51085e-05 +4 gpio_analog_pol[34] 7.67172e-05 +5 gpio_analog_sel[34] 7.91621e-05 +6 gpio_holdover[34] 7.88161e-05 +7 gpio_vtrip_sel[34] 7.28694e-05 +8 gpio_ib_mode_sel[34] 4.28634e-05 +9 gpio_oeb[34] 4.22361e-05 +10 gpio_loopback_zero[34] 0.00188301 +11 *116:109 0.000876098 +12 *116:95 0.000241046 +13 *116:81 0.000806563 +14 *116:67 0.00111001 +15 *116:53 0.000855151 +16 *116:39 0.000612713 +17 *116:23 0.000350109 +18 *116:9 0.00207232 +19 gpio_analog_en[34] gpio_dm1[34] 0 +20 gpio_analog_pol[34] gpio_dm1[34] 3.84336e-06 +21 gpio_analog_pol[34] gpio_inp_dis[34] 1.83414e-05 +22 gpio_analog_sel[34] gpio_dm2[34] 1.58549e-05 +23 gpio_dm0[34] gpio_dm1[34] 2.5853e-06 +24 gpio_holdover[34] gpio_out[34] 1.55929e-05 +25 gpio_holdover[34] *149:19 7.13887e-05 +26 gpio_slow_sel[34] gpio_dm1[34] 0.00045945 +27 gpio_slow_sel[34] *269:9 0 +28 gpio_vtrip_sel[34] *149:19 3.8906e-05 +29 *116:9 *149:19 0.00108785 +30 *116:9 *269:9 0 +31 *116:23 *269:9 0 +32 *116:39 *149:19 0.000248825 +33 *116:53 *149:19 0.000856983 +34 *116:67 *149:19 0.000179812 +35 *116:81 gpio_dm1[34] 0.000218778 +36 *116:81 *149:31 0.000375714 +37 *116:95 gpio_dm1[34] 0.00027798 +38 *116:109 gpio_dm1[34] 0.000271943 *RES -1 gpio_loopback_zero[34] *116:21 14.7685 -2 *116:21 gpio_ib_mode_sel[34] 0.1316 -3 *116:21 *116:31 6.41 -4 *116:31 gpio_vtrip_sel[34] 3.5416 -5 *116:31 *116:41 8.33929 -6 *116:41 gpio_out[34] 3.5416 -7 *116:41 *116:51 2.58929 -8 *116:51 gpio_holdover[34] 3.5416 -9 *116:51 *116:61 3 -10 *116:61 gpio_dm2[34] 3.5416 -11 *116:61 *116:71 3 -12 *116:71 gpio_analog_sel[34] 3.5416 -13 *116:71 *116:81 13.6786 -14 *116:81 *116:83 3 -15 *116:83 gpio_dm0[34] 3.5416 -16 *116:83 *116:95 6.61089 -17 *116:95 *116:101 4.58578 -18 *116:101 gpio_dm1[34] 3.72177 -19 *116:101 gpio_slow_sel[34] 5.2101 -20 *116:95 gpio_analog_en[34] 0.249883 -21 *116:81 gpio_analog_pol[34] 4.14938 +1 gpio_loopback_zero[34] *116:9 40.5639 +2 *116:9 gpio_oeb[34] 3.5416 +3 *116:9 *116:23 5.83522 +4 *116:23 gpio_ib_mode_sel[34] 0.259283 +5 *116:23 *116:39 4.19177 +6 *116:39 gpio_vtrip_sel[34] 3.69122 +7 *116:39 *116:53 1.85807 +8 *116:53 gpio_holdover[34] 3.71472 +9 *116:53 *116:67 1.11233 +10 *116:67 gpio_analog_sel[34] 3.68495 +11 *116:67 *116:81 2.39073 +12 *116:81 gpio_analog_pol[34] 3.69278 +13 *116:81 *116:95 0.579667 +14 *116:95 gpio_dm0[34] 3.67868 +15 *116:95 *116:109 0.579667 +16 *116:109 gpio_analog_en[34] 3.70688 +17 *116:109 gpio_slow_sel[34] 16.9608 *END -*D_NET *117 0.0139985 +*D_NET *117 0.0148271 *CONN *P gpio_slow_sel[35] O *P gpio_dm1[35] O @@ -2972,12 +3050,12 @@ resetb_l I 14 *117:117 0.00071809 15 *117:103 0.000534198 16 *117:89 0.00077871 -17 *117:75 0.000804989 -18 *117:65 0.000299804 -19 *117:55 0.000275779 -20 *117:45 0.000482831 -21 *117:31 0.000586958 -22 *117:19 0.00193392 +17 *117:75 0.000840948 +18 *117:65 0.000371723 +19 *117:55 0.000342562 +20 *117:45 0.000513654 +21 *117:31 0.000624984 +22 *117:19 0.00197195 23 gpio_analog_pol[35] gpio_inp_dis[35] 2.05271e-05 24 *117:19 gpio_inp_dis[35] 0.000113793 25 *117:19 gpio_oeb[35] 1.9968e-05 @@ -2985,10 +3063,12 @@ resetb_l I 27 *117:31 gpio_inp_dis[35] 0.000251706 28 *117:31 gpio_oeb[35] 3.88869e-06 29 *117:45 gpio_inp_dis[35] 0.000711471 -30 *117:55 gpio_inp_dis[35] 0.000207458 -31 *117:65 gpio_inp_dis[35] 0.000239015 -32 *117:75 gpio_inp_dis[35] 0.000239015 -33 *117:89 gpio_inp_dis[35] 0.000935449 +30 *117:45 *268:9 0.000208052 +31 *117:55 gpio_inp_dis[35] 0.000207458 +32 *117:65 gpio_inp_dis[35] 0.000239015 +33 *117:75 gpio_inp_dis[35] 0.000239015 +34 *117:89 gpio_inp_dis[35] 0.000935449 +35 *117:89 *268:9 0.000339048 *RES 1 gpio_loopback_zero[35] *117:19 14.6698 2 *117:19 gpio_ib_mode_sel[35] 0.1316 @@ -3013,7 +3093,7 @@ resetb_l I 21 *117:131 gpio_slow_sel[35] 5.14038 *END -*D_NET *118 0.0129384 +*D_NET *118 0.0130584 *CONN *P gpio_slow_sel[36] O *P gpio_dm1[36] O @@ -3040,8 +3120,8 @@ resetb_l I 10 gpio_vtrip_sel[36] 4.14696e-05 11 gpio_ib_mode_sel[36] 4.86051e-05 12 gpio_loopback_zero[36] 0.00222882 -13 *118:129 0.000945907 -14 *118:109 0.000661512 +13 *118:129 0.00100593 +14 *118:109 0.000721538 15 *118:93 0.000358224 16 *118:81 0.000885605 17 *118:71 0.000902953 @@ -3052,10 +3132,18 @@ resetb_l I 22 *118:19 0.00244008 23 gpio_analog_pol[36] gpio_inp_dis[36] 2.14382e-05 24 gpio_ib_mode_sel[36] gpio_oeb[36] 1.58549e-05 -25 *118:19 gpio_inp_dis[36] 0.000295258 -26 *118:19 *257:9 0.000865964 -27 *118:41 gpio_inp_dis[36] 0.00029666 -28 *118:81 gpio_inp_dis[36] 0.000370834 +25 gpio_slow_sel[36] *268:9 0 +26 *118:19 gpio_inp_dis[36] 0.000295258 +27 *118:19 *257:9 0.000865964 +28 *118:31 *268:9 0 +29 *118:41 gpio_inp_dis[36] 0.00029666 +30 *118:41 *268:9 0 +31 *118:51 *268:9 0 +32 *118:61 *268:9 0 +33 *118:71 *268:9 0 +34 *118:81 gpio_inp_dis[36] 0.000370834 +35 *118:81 *268:9 0 +36 *118:93 *268:9 0 *RES 1 gpio_loopback_zero[36] *118:19 14.9244 2 *118:19 gpio_ib_mode_sel[36] 0.201317 @@ -3325,15 +3413,15 @@ resetb_l I 22 gpio_holdover[3] gpio_dm2[3] 1.78416e-05 23 gpio_holdover[3] gpio_out[3] 2.05378e-05 24 gpio_slow_sel[3] gpio_dm1[3] 0.000479598 -25 *122:17 *139:9 0.00100765 -26 *122:19 *139:9 0.000263428 -27 *122:21 *139:9 0.000263428 -28 *122:23 *139:9 0.000889628 -29 *122:31 *139:9 0.000284046 -30 *122:31 *139:11 0.000280607 +25 *122:17 *150:9 0.00100765 +26 *122:19 *150:9 0.000263428 +27 *122:21 *150:9 0.000263428 +28 *122:23 *150:9 0.000889628 +29 *122:31 *150:9 0.000284046 +30 *122:31 *150:11 0.000280607 31 *122:39 gpio_dm1[3] 0.000232167 32 *122:39 gpio_dm2[3] 0 -33 *122:39 *139:11 0.000893243 +33 *122:39 *150:11 0.000893243 34 *122:41 gpio_dm1[3] 0.000265632 35 *122:43 gpio_dm1[3] 0.000259595 *RES @@ -3677,12 +3765,12 @@ resetb_l I 22 gpio_holdover[4] gpio_dm2[4] 2.01209e-05 23 gpio_holdover[4] gpio_out[4] 2.66049e-05 24 gpio_slow_sel[4] gpio_dm1[4] 0.000462683 -25 *127:9 *140:9 0.000411355 -26 *127:21 *140:9 0.000892501 -27 *127:23 *140:9 0.000289534 -28 *127:23 *140:11 0.000251875 +25 *127:9 *151:9 0.000411355 +26 *127:21 *151:9 0.000892501 +27 *127:23 *151:9 0.000289534 +28 *127:23 *151:11 0.000251875 29 *127:25 gpio_dm1[4] 0.000199189 -30 *127:25 *140:11 0.000974447 +30 *127:25 *151:11 0.000974447 31 *127:27 gpio_dm1[4] 0.000263428 32 *127:29 gpio_dm1[4] 0.000263428 *RES @@ -3740,12 +3828,12 @@ resetb_l I 20 gpio_analog_pol[5] gpio_inp_dis[5] 1.98624e-05 21 gpio_analog_sel[5] gpio_dm2[5] 1.39027e-05 22 gpio_holdover[5] gpio_out[5] 2.14465e-05 -23 gpio_holdover[5] *141:13 1.33443e-06 -24 gpio_holdover[5] *141:27 1.49692e-05 +23 gpio_holdover[5] *152:13 1.33443e-06 +24 gpio_holdover[5] *152:27 1.49692e-05 25 gpio_slow_sel[5] gpio_dm1[5] 0.000332488 -26 *128:25 *141:13 0.000565803 +26 *128:25 *152:13 0.000565803 27 *128:43 gpio_dm1[5] 0.00024073 -28 *128:43 *141:27 0.000784257 +28 *128:43 *152:27 0.000784257 29 *128:61 gpio_dm1[5] 0.000361879 *RES 1 gpio_loopback_zero[5] *128:25 28.3914 @@ -3803,11 +3891,11 @@ resetb_l I 21 gpio_analog_sel[6] gpio_dm2[6] 1.86796e-05 22 gpio_holdover[6] gpio_dm2[6] 1.86796e-05 23 gpio_holdover[6] gpio_out[6] 2.14465e-05 -24 *129:17 *142:9 0.00090836 -25 *129:33 *142:9 0.000274226 +24 *129:17 *153:9 0.00090836 +25 *129:33 *153:9 0.000274226 26 *129:53 gpio_dm1[6] 0.000180723 27 *129:53 gpio_inp_dis[6] 1.15546e-05 -28 *129:53 *142:11 0.000910786 +28 *129:53 *153:11 0.000910786 *RES 1 gpio_loopback_zero[6] *129:17 15.2782 2 *129:17 gpio_oeb[6] 4.14938 @@ -3865,7 +3953,7 @@ resetb_l I 22 gpio_holdover[7] gpio_out[7] 1.83579e-05 23 gpio_slow_sel[7] gpio_out[8] 0.00100786 24 *130:21 gpio_out[8] 0.000548854 -25 *130:21 *143:9 0.000827782 +25 *130:21 *154:9 0.000827782 26 *130:27 gpio_out[8] 0.0002652 27 *130:31 gpio_out[8] 0.000375714 *RES @@ -3888,7 +3976,7 @@ resetb_l I 17 *130:21 gpio_oeb[7] 3.5416 *END -*D_NET *131 0.0121816 +*D_NET *131 0.0120733 *CONN *P gpio_oeb[8] O *P gpio_ib_mode_sel[8] O @@ -3925,13 +4013,12 @@ resetb_l I 22 gpio_holdover[8] gpio_out[8] 2.10935e-05 23 gpio_slow_sel[8] gpio_dm1[8] 0.000482537 24 gpio_slow_sel[8] gpio_out[8] 0.0011827 -25 *131:17 *275:15 0.000617016 -26 *131:23 *275:15 0.000274226 +25 *131:17 *286:15 0.000617016 +26 *131:23 *286:15 0.000274226 27 *131:43 gpio_dm2[8] 1.23221e-05 28 *131:43 gpio_out[8] 0.00121257 -29 *131:57 gpio_out[8] 0.00010827 -30 *131:63 gpio_dm1[8] 0.000271564 -31 *131:63 gpio_out[8] 0.000285183 +29 *131:63 gpio_dm1[8] 0.000271564 +30 *131:63 gpio_out[8] 0.000285183 *RES 1 gpio_loopback_zero[8] *131:17 21.5322 2 *131:17 *131:19 3 @@ -3952,7 +4039,7 @@ resetb_l I 17 *131:17 gpio_oeb[8] 3.5416 *END -*D_NET *132 0.0129278 +*D_NET *132 0.0129277 *CONN *P gpio_oeb[9] O *P gpio_ib_mode_sel[9] O @@ -3972,11 +4059,11 @@ resetb_l I 5 gpio_analog_sel[9] 6.97304e-05 6 gpio_analog_pol[9] 7.71886e-05 7 gpio_dm0[9] 6.74593e-05 -8 gpio_analog_en[9] 9.54413e-05 +8 gpio_analog_en[9] 0.000108663 9 gpio_slow_sel[9] 0.000580013 10 gpio_loopback_zero[9] 0.000823031 -11 *132:31 0.000778711 -12 *132:27 0.00026295 +11 *132:31 0.000778623 +12 *132:27 0.000249639 13 *132:23 0.000642075 14 *132:19 0.00074929 15 *132:15 0.000637938 @@ -3986,20 +4073,20 @@ resetb_l I 19 gpio_analog_en[9] gpio_dm1[9] 0 20 gpio_analog_pol[9] gpio_inp_dis[9] 1.83579e-05 21 gpio_analog_sel[9] gpio_dm2[9] 1.58705e-05 -22 gpio_analog_sel[9] *145:21 1.28256e-05 +22 gpio_analog_sel[9] *156:21 1.28256e-05 23 gpio_holdover[9] gpio_dm2[9] 1.58705e-05 24 gpio_holdover[9] gpio_out[9] 4.18853e-05 25 gpio_slow_sel[9] gpio_out[9] 0.000575008 -26 *132:9 *145:21 0.000358641 +26 *132:9 *156:21 0.000358641 27 *132:9 *265:11 0.00104831 -28 *132:11 *145:21 0.000259595 -29 *132:13 *145:21 0.000259595 +28 *132:11 *156:21 0.000259595 +29 *132:13 *156:21 0.000259595 30 *132:15 gpio_out[9] 0.000209181 -31 *132:15 *145:21 0.000931621 +31 *132:15 *156:21 0.000931621 32 *132:19 gpio_out[9] 0.000522208 -33 *132:19 *145:21 0.00027601 +33 *132:19 *156:21 0.00027601 34 *132:23 gpio_out[9] 0.000682659 -35 *132:23 *145:25 0.000375714 +35 *132:23 *156:25 0.000375714 36 *132:27 gpio_out[9] 0.000147884 37 *132:31 gpio_out[9] 0.000147884 *RES @@ -4089,7 +4176,7 @@ resetb_l I 7 *134:9 gpio_out[1] 3.72177 *END -*D_NET *135 0.00925077 +*D_NET *135 0.00903423 *CONN *P gpio_dm2[10] O *P gpio_dm1[10] O @@ -4099,9 +4186,9 @@ resetb_l I 1 gpio_dm2[10] 5.95832e-05 2 gpio_dm1[10] 0.000756828 3 gpio_inp_dis[10] 5.05266e-05 -4 gpio_loopback_one[10] 0.00148926 +4 gpio_loopback_one[10] 0.0014411 5 *135:29 0.00150805 -6 *135:23 0.00224954 +6 *135:23 0.00220138 7 gpio_dm1[10] gpio_out[10] 0.000266191 8 *135:23 gpio_out[10] 0.000470957 9 gpio_analog_en[10] gpio_dm1[10] 0 @@ -4109,15 +4196,14 @@ resetb_l I 11 gpio_analog_sel[10] gpio_dm2[10] 1.10677e-05 12 gpio_slow_sel[10] gpio_dm1[10] 0 13 *90:13 *135:23 0.000520857 -14 *90:23 *135:23 0.000120211 -15 *90:31 *135:23 0.0002652 -16 *90:41 gpio_dm2[10] 1.22614e-05 -17 *90:41 *135:23 0.000275936 -18 *90:45 gpio_dm1[10] 0.000257617 -19 *90:45 *135:23 0 -20 *90:45 *135:29 0.000375714 -21 *90:47 gpio_dm1[10] 0.000272726 -22 *90:51 gpio_dm1[10] 0.000272646 +14 *90:31 *135:23 0.0002652 +15 *90:41 gpio_dm2[10] 1.22614e-05 +16 *90:41 *135:23 0.000275936 +17 *90:45 gpio_dm1[10] 0.000257617 +18 *90:45 *135:23 0 +19 *90:45 *135:29 0.000375714 +20 *90:47 gpio_dm1[10] 0.000272726 +21 *90:51 gpio_dm1[10] 0.000272646 *RES 1 gpio_loopback_one[10] *135:23 20.9991 2 *135:23 *135:29 20.6727 @@ -4126,68 +4212,64 @@ resetb_l I 5 *135:23 gpio_dm2[10] 0.1316 *END -*D_NET *136 0.00991812 +*D_NET *136 0.00867788 *CONN *P gpio_dm2[11] O *P gpio_inp_dis[11] O *P gpio_dm1[11] O *P gpio_loopback_one[11] I *CAP -1 gpio_dm2[11] 0.000150259 -2 gpio_inp_dis[11] 0.000184722 -3 gpio_dm1[11] 0.000646406 -4 gpio_loopback_one[11] 0.00104243 -5 *136:11 0.00129744 -6 *136:9 0.001659 -7 gpio_analog_en[11] gpio_dm1[11] 0 -8 gpio_analog_pol[11] gpio_inp_dis[11] 4.18853e-05 -9 gpio_analog_sel[11] gpio_dm2[11] 4.15157e-05 -10 gpio_holdover[11] gpio_dm2[11] 4.15157e-05 -11 gpio_slow_sel[11] gpio_dm1[11] 0.000483247 -12 *91:9 *136:9 0.000712996 -13 *91:11 *136:9 0.000249482 -14 *91:13 *136:9 0.000249482 -15 *91:15 *136:9 0.000926648 -16 *91:17 *136:9 0.000265321 -17 *91:17 *136:11 0.000242158 -18 *91:19 gpio_dm1[11] 0.000206517 -19 *91:19 *136:11 0.000978128 -20 *91:21 gpio_dm1[11] 0.000249482 -21 *91:23 gpio_dm1[11] 0.000249482 +1 gpio_dm2[11] 0.000106289 +2 gpio_inp_dis[11] 0.000142766 +3 gpio_dm1[11] 0.000931168 +4 gpio_loopback_one[11] 0.00170857 +5 *136:11 0.00166053 +6 *136:9 0.00240146 +7 gpio_dm2[11] gpio_out[11] 0 +8 gpio_analog_en[11] gpio_dm1[11] 0 +9 gpio_analog_pol[11] gpio_inp_dis[11] 1.83579e-05 +10 gpio_analog_sel[11] gpio_dm2[11] 1.86796e-05 +11 gpio_holdover[11] gpio_dm2[11] 1.86796e-05 +12 *91:9 *136:9 0.000274226 +13 *91:15 *136:9 0.000274226 +14 *91:31 gpio_dm1[11] 0.000229761 +15 *91:31 gpio_inp_dis[11] 7.63414e-06 +16 *91:31 *136:11 0.00088554 *RES -1 gpio_loopback_one[11] *136:9 8.7492 +1 gpio_loopback_one[11] *136:9 8.60507 2 *136:9 *136:11 2.49727 -3 *136:11 gpio_dm1[11] 6.2911 -4 *136:11 gpio_inp_dis[11] 3.8659 -5 *136:9 gpio_dm2[11] 3.8659 +3 *136:11 gpio_dm1[11] 6.14697 +4 *136:11 gpio_inp_dis[11] 3.72177 +5 *136:9 gpio_dm2[11] 3.72177 *END -*D_NET *137 0.00924274 +*D_NET *137 0.00933208 *CONN *P gpio_dm2[12] O *P gpio_inp_dis[12] O *P gpio_dm1[12] O *P gpio_loopback_one[12] I *CAP -1 gpio_dm2[12] 0.000131678 -2 gpio_inp_dis[12] 0.000140733 -3 gpio_dm1[12] 0.000590817 -4 gpio_loopback_one[12] 0.00119343 -5 *137:11 0.00119786 -6 *137:9 0.00179141 -7 gpio_analog_pol[12] gpio_inp_dis[12] 1.55929e-05 -8 gpio_analog_sel[12] gpio_dm2[12] 1.74922e-05 -9 gpio_holdover[12] gpio_dm2[12] 1.68933e-05 -10 gpio_slow_sel[12] gpio_dm1[12] 0.000543358 -11 *92:9 *137:9 0.000297081 -12 *92:19 *137:9 0.000233599 -13 *92:21 *137:9 0.000948342 -14 *92:23 *137:9 0.0002588 -15 *92:23 *137:11 0.000223886 -16 *92:25 gpio_dm1[12] 0.000223886 -17 *92:25 *137:11 0.0009964 -18 *92:27 gpio_dm1[12] 0.000210743 -19 *92:29 gpio_dm1[12] 0.000210743 +1 gpio_dm2[12] 0.00011471 +2 gpio_inp_dis[12] 0.000126024 +3 gpio_dm1[12] 0.000578099 +4 gpio_loopback_one[12] 0.00127825 +5 *137:11 0.00117043 +6 *137:9 0.00185926 +7 gpio_analog_en[12] gpio_dm1[12] 0 +8 gpio_analog_pol[12] gpio_inp_dis[12] 2.05378e-05 +9 gpio_analog_sel[12] gpio_dm2[12] 2.22795e-05 +10 gpio_holdover[12] gpio_dm2[12] 2.16806e-05 +11 gpio_slow_sel[12] gpio_dm1[12] 0.000543358 +12 *92:9 *137:9 0.000297081 +13 *92:19 *137:9 0.000233599 +14 *92:21 *137:9 0.000942314 +15 *92:23 *137:9 0.0002588 +16 *92:23 *137:11 0.000223886 +17 *92:25 gpio_dm1[12] 0.000223886 +18 *92:25 *137:11 0.0009964 +19 *92:27 gpio_dm1[12] 0.000210743 +20 *92:29 gpio_dm1[12] 0.000210743 *RES 1 gpio_loopback_one[12] *137:9 8.60507 2 *137:9 *137:11 2.49727 @@ -4196,38 +4278,441 @@ resetb_l I 5 *137:9 gpio_dm2[12] 3.72177 *END -*D_NET *138 0.0098444 +*D_NET *138 0.0133561 +*CONN +*P gpio_dm1[24] O +*P gpio_inp_dis[24] O +*P gpio_dm2[24] O +*P gpio_loopback_one[24] I +*CAP +1 gpio_dm1[24] 0.000599308 +2 gpio_inp_dis[24] 5.53648e-05 +3 gpio_dm2[24] 0.000127115 +4 gpio_loopback_one[24] 0.00136844 +5 *138:39 0.00148363 +6 *138:15 0.00232451 +7 *138:15 *268:17 0.00336498 +8 gpio_analog_en[24] gpio_dm1[24] 0 +9 gpio_analog_pol[24] gpio_inp_dis[24] 2.14382e-05 +10 gpio_analog_sel[24] gpio_dm2[24] 1.39049e-05 +11 gpio_dm0[24] gpio_inp_dis[24] 0 +12 gpio_holdover[24] gpio_dm2[24] 1.9254e-05 +13 gpio_slow_sel[24] gpio_dm1[24] 0.000165221 +14 *105:19 *138:15 0.00265318 +15 *105:55 *138:15 0.00029666 +16 *105:71 gpio_dm2[24] 7.27605e-06 +17 *105:71 *138:15 0.000108016 +18 *105:71 *138:39 0.000175226 +19 *105:75 gpio_dm1[24] 0.000112898 +20 *105:75 *138:39 0.000197779 +21 *105:85 gpio_dm1[24] 0.000133872 +22 *105:87 gpio_dm1[24] 0.000128021 +*RES +1 gpio_loopback_one[24] *138:15 12.3776 +2 *138:15 gpio_dm2[24] 11.2979 +3 *138:15 *138:39 6.40468 +4 *138:39 gpio_inp_dis[24] 0.311767 +5 *138:39 gpio_dm1[24] 21.5766 +*END + +*D_NET *139 0.0126174 +*CONN +*P gpio_dm1[25] O +*P gpio_inp_dis[25] O +*P gpio_dm2[25] O +*P gpio_loopback_one[25] I +*CAP +1 gpio_dm1[25] 0.000872366 +2 gpio_inp_dis[25] 4.98516e-05 +3 gpio_dm2[25] 3.3288e-05 +4 gpio_loopback_one[25] 0.00205603 +5 *139:29 0.00164581 +6 *139:17 0.0028129 +7 *139:17 *268:17 0.000746463 +8 *139:29 *268:17 0.000353611 +9 gpio_analog_en[25] gpio_dm1[25] 0 +10 gpio_analog_pol[25] gpio_dm1[25] 2.47179e-05 +11 gpio_analog_pol[25] gpio_inp_dis[25] 1.83414e-05 +12 gpio_analog_sel[25] gpio_dm2[25] 1.58549e-05 +13 gpio_holdover[25] gpio_dm2[25] 1.27529e-05 +14 gpio_holdover[25] *139:17 5.69869e-06 +15 gpio_slow_sel[25] gpio_dm1[25] 0.000479119 +16 *106:13 *139:17 0.00253317 +17 *106:53 *139:17 0.000216208 +18 *106:63 gpio_dm1[25] 0.000222002 +19 *106:73 gpio_dm1[25] 0.000259595 +20 *106:83 gpio_dm1[25] 0.000259595 +*RES +1 gpio_loopback_one[25] *139:17 20.4573 +2 *139:17 gpio_dm2[25] 3.5416 +3 *139:17 *139:29 17.4993 +4 *139:29 gpio_inp_dis[25] 0.1316 +5 *139:29 gpio_dm1[25] 10.0724 +*END + +*D_NET *140 0.012965 +*CONN +*P gpio_dm1[26] O +*P gpio_inp_dis[26] O +*P gpio_dm2[26] O +*P gpio_loopback_one[26] I +*CAP +1 gpio_dm1[26] 0.000790466 +2 gpio_inp_dis[26] 0.000268969 +3 gpio_dm2[26] 0.000259461 +4 gpio_loopback_one[26] 0.00183919 +5 *140:27 0.00156317 +6 *140:13 0.00260238 +7 *140:13 *268:9 0.00146266 +8 *140:13 *270:17 0.00148604 +9 gpio_analog_pol[26] gpio_inp_dis[26] 1.55929e-05 +10 gpio_analog_sel[26] gpio_dm2[26] 3.10602e-05 +11 gpio_holdover[26] gpio_dm2[26] 3.09262e-05 +12 gpio_slow_sel[26] gpio_dm1[26] 0.000253843 +13 *107:57 *140:13 0.00115541 +14 *107:67 *140:13 0.000147971 +15 *107:67 *140:27 0.000126965 +16 *107:77 gpio_dm1[26] 0.000246644 +17 *107:77 *140:27 0.000544812 +18 *107:101 gpio_dm1[26] 0.000139478 +*RES +1 gpio_loopback_one[26] *140:13 12.4653 +2 *140:13 gpio_dm2[26] 4.11422 +3 *140:13 *140:27 2.49727 +4 *140:27 gpio_inp_dis[26] 4.11422 +5 *140:27 gpio_dm1[26] 6.51905 +*END + +*D_NET *141 0.0148442 +*CONN +*P gpio_dm1[27] O +*P gpio_inp_dis[27] O +*P gpio_dm2[27] O +*P gpio_loopback_one[27] I +*CAP +1 gpio_dm1[27] 0.000688029 +2 gpio_inp_dis[27] 0.000194163 +3 gpio_dm2[27] 0.000140649 +4 gpio_loopback_one[27] 0.00170698 +5 *141:19 0.00132746 +6 *141:9 0.00229289 +7 gpio_dm1[27] *268:9 0.000169524 +8 gpio_dm1[27] *270:17 0.00116815 +9 gpio_dm2[27] *269:15 0.000223674 +10 *141:9 *268:9 0.000583451 +11 *141:9 *269:9 0.000934829 +12 *141:9 *270:17 0.0039946 +13 *141:19 *268:9 0.000174661 +14 *141:19 *270:17 0.00120574 +15 gpio_analog_pol[27] gpio_inp_dis[27] 1.65147e-05 +16 gpio_analog_sel[27] gpio_dm2[27] 1.39049e-05 +17 gpio_slow_sel[27] gpio_dm1[27] 8.98876e-06 +*RES +1 gpio_loopback_one[27] *141:9 12.051 +2 *141:9 gpio_dm2[27] 3.8659 +3 *141:9 *141:19 2.49727 +4 *141:19 gpio_inp_dis[27] 3.8659 +5 *141:19 gpio_dm1[27] 6.2911 +*END + +*D_NET *142 0.0147886 +*CONN +*P gpio_inp_dis[28] O +*P gpio_dm1[28] O +*P gpio_dm2[28] O +*P gpio_loopback_one[28] I +*CAP +1 gpio_inp_dis[28] 7.17231e-05 +2 gpio_dm1[28] 0.000572214 +3 gpio_dm2[28] 0.000250776 +4 gpio_loopback_one[28] 0.00194572 +5 *142:31 0.00129285 +6 *142:13 0.00284541 +7 gpio_dm1[28] *269:9 0 +8 *142:13 *268:9 0.000796728 +9 *142:13 *269:9 0.000862102 +10 *142:13 *270:9 0.00129376 +11 *142:13 *270:17 0.000227445 +12 *142:13 *272:17 0.00127711 +13 *142:13 *277:9 0 +14 *142:31 *268:9 0.000242901 +15 *142:31 *269:9 0.000521966 +16 gpio_analog_en[28] gpio_dm1[28] 0 +17 gpio_analog_pol[28] gpio_dm1[28] 1.41003e-05 +18 gpio_analog_pol[28] gpio_inp_dis[28] 1.08929e-05 +19 gpio_analog_pol[28] *142:31 1.6084e-05 +20 gpio_analog_sel[28] gpio_dm2[28] 5.6936e-05 +21 gpio_holdover[28] gpio_dm2[28] 1.39049e-05 +22 gpio_slow_sel[28] gpio_dm1[28] 0.000435134 +23 *109:49 gpio_dm2[28] 3.77372e-05 +24 *109:49 *142:13 0.000283811 +25 *109:49 *142:31 0.000220836 +26 *109:63 *142:31 0.00102923 +27 *109:73 gpio_dm1[28] 0.000239392 +28 *109:83 gpio_dm1[28] 0.000229844 +*RES +1 gpio_loopback_one[28] *142:13 12.1739 +2 *142:13 gpio_dm2[28] 4.14555 +3 *142:13 *142:31 6.38667 +4 *142:31 gpio_dm1[28] 20.4766 +5 *142:31 gpio_inp_dis[28] 0.25615 +*END + +*D_NET *143 0.017869 +*CONN +*P gpio_dm1[29] O +*P gpio_inp_dis[29] O +*P gpio_dm2[29] O +*P gpio_loopback_one[29] I +*CAP +1 gpio_dm1[29] 0.000706724 +2 gpio_inp_dis[29] 0.000209041 +3 gpio_dm2[29] 0.000222932 +4 gpio_loopback_one[29] 0.00177156 +5 *143:31 0.00157269 +6 *143:13 0.00265142 +7 gpio_dm1[29] *268:9 0.000169524 +8 gpio_dm1[29] *269:9 0.000169524 +9 gpio_dm1[29] *270:9 0.000379883 +10 gpio_dm1[29] *277:9 0 +11 *143:13 *268:9 0.000726061 +12 *143:13 *269:9 0.000774154 +13 *143:13 *270:9 0.00103795 +14 *143:13 *271:9 0.00116242 +15 *143:13 *273:9 0.00178713 +16 *143:13 *277:9 0 +17 *143:31 *268:9 0.000168664 +18 *143:31 *269:9 0.000182503 +19 *143:31 *270:9 0.000394868 +20 *143:31 *277:9 0 +21 gpio_analog_pol[29] gpio_inp_dis[29] 1.55929e-05 +22 gpio_analog_sel[29] gpio_dm2[29] 5.5025e-05 +23 gpio_holdover[29] gpio_dm2[29] 5.46373e-05 +24 gpio_slow_sel[29] gpio_dm1[29] 0.000473082 +25 *110:53 *143:13 0.0011827 +26 *110:63 *143:13 0.000267347 +27 *110:63 *143:31 0.0002373 +28 *110:77 gpio_dm1[29] 0.000458539 +29 *110:77 *143:31 0.000778137 +30 *110:101 gpio_dm1[29] 0.000259595 +*RES +1 gpio_loopback_one[29] *143:13 11.9797 +2 *143:13 gpio_dm2[29] 4.10795 +3 *143:13 *143:31 2.73148 +4 *143:31 gpio_inp_dis[29] 3.8659 +5 *143:31 gpio_dm1[29] 6.2911 +*END + +*D_NET *144 0.011143 *CONN -*P gpio_dm2[2] O -*P gpio_inp_dis[2] O *P gpio_dm1[2] O +*P gpio_inp_dis[2] O +*P gpio_dm2[2] O *P gpio_loopback_one[2] I *CAP -1 gpio_dm2[2] 9.74295e-05 -2 gpio_inp_dis[2] 0.000109534 -3 gpio_dm1[2] 0.00102367 -4 gpio_loopback_one[2] 0.00173968 -5 *138:15 0.00194381 -6 *138:13 0.00264771 -7 gpio_dm2[2] gpio_out[2] 0 -8 gpio_analog_en[2] gpio_dm1[2] 0 -9 gpio_analog_pol[2] gpio_inp_dis[2] 1.0024e-05 -10 gpio_analog_sel[2] gpio_dm2[2] 1.39027e-05 -11 gpio_holdover[2] gpio_dm2[2] 1.54231e-05 -12 *111:19 *138:13 0.00114566 -13 *111:37 *138:13 0.00029666 -14 *111:45 gpio_inp_dis[2] 9.33184e-06 -15 *111:45 *138:15 0.000420283 -16 *111:59 gpio_dm1[2] 0.000371286 +1 gpio_dm1[2] 0.000690688 +2 gpio_inp_dis[2] 5.65746e-05 +3 gpio_dm2[2] 3.8546e-05 +4 gpio_loopback_one[2] 0.0007751 +5 *144:31 0.00151015 +6 *144:13 0.00157653 +7 *144:13 gpio_out[2] 0.00232337 +8 gpio_analog_en[2] gpio_dm1[2] 2.04272e-05 +9 gpio_analog_pol[2] gpio_inp_dis[2] 1.83579e-05 +10 gpio_analog_sel[2] gpio_dm2[2] 2.77401e-05 +11 gpio_analog_sel[2] *144:13 1.61637e-05 +12 gpio_holdover[2] *144:13 2.75746e-05 +13 gpio_holdover[2] *144:31 2.98373e-05 +14 gpio_slow_sel[2] gpio_dm1[2] 0.000128038 +15 *111:13 *144:13 0.00111899 +16 *111:15 *144:13 0.000259595 +17 *111:17 *144:13 0.000259595 +18 *111:19 *144:13 0.000937649 +19 *111:21 *144:13 0.000245757 +20 *111:21 *144:31 3.29185e-05 +21 *111:27 gpio_dm1[2] 0.000501648 +22 *111:27 *144:31 0.000282115 +23 *111:29 gpio_dm1[2] 0.000265632 +*RES +1 gpio_loopback_one[2] *144:13 12.9472 +2 *144:13 gpio_dm2[2] 0.25615 +3 *144:13 *144:31 9.9878 +4 *144:31 gpio_inp_dis[2] 0.25615 +5 *144:31 gpio_dm1[2] 19.8071 +*END + +*D_NET *145 0.0113191 +*CONN +*P gpio_dm1[30] O +*P gpio_inp_dis[30] O +*P gpio_dm2[30] O +*P gpio_loopback_one[30] I +*CAP +1 gpio_dm1[30] 0.000801796 +2 gpio_inp_dis[30] 0.000159079 +3 gpio_dm2[30] 0.000181653 +4 gpio_loopback_one[30] 0.00182668 +5 *145:29 0.00151588 +6 *145:13 0.00256334 +7 gpio_dm1[30] *272:17 0.00109513 +8 gpio_inp_dis[30] *272:17 0.000118237 +9 *145:13 *272:17 0.000207038 +10 *145:13 *273:9 0.000424295 +11 *145:29 *272:17 0.000608064 +12 gpio_analog_pol[30] gpio_inp_dis[30] 1.33887e-05 +13 gpio_analog_sel[30] gpio_dm2[30] 3.62878e-06 +14 *112:11 *145:13 0.0011479 +15 *112:45 *145:13 0.00021712 +16 *112:69 gpio_dm2[30] 8.19374e-05 +17 *112:69 *145:13 0.000229636 +18 *112:69 *145:29 0.000124274 +*RES +1 gpio_loopback_one[30] *145:13 11.9295 +2 *145:13 gpio_dm2[30] 3.99358 +3 *145:13 *145:29 2.90147 +4 *145:29 gpio_inp_dis[30] 4.10952 +5 *145:29 gpio_dm1[30] 6.13835 +*END + +*D_NET *146 0.0108303 +*CONN +*P gpio_dm1[31] O +*P gpio_inp_dis[31] O +*P gpio_dm2[31] O +*P gpio_loopback_one[31] I +*CAP +1 gpio_dm1[31] 0.00061603 +2 gpio_inp_dis[31] 8.6031e-05 +3 gpio_dm2[31] 7.64411e-05 +4 gpio_loopback_one[31] 0.00128177 +5 *146:27 0.0012515 +6 *146:13 0.00190765 +7 gpio_dm1[31] *273:9 0.000422652 +8 *146:13 *273:9 0.0023203 +9 *146:27 *273:9 0.000665512 +10 gpio_analog_en[31] gpio_dm1[31] 0.000403502 +11 gpio_analog_pol[31] gpio_inp_dis[31] 2.93812e-05 +12 gpio_analog_sel[31] gpio_dm2[31] 2.468e-05 +13 gpio_holdover[31] gpio_dm2[31] 2.29736e-05 +14 *113:19 *146:13 0.00169365 +15 *113:93 gpio_dm1[31] 2.81849e-05 *RES -1 gpio_loopback_one[2] *138:13 9.4401 -2 *138:13 *138:15 2.49727 -3 *138:15 gpio_dm1[2] 6.34358 -4 *138:15 gpio_inp_dis[2] 3.85728 -5 *138:13 gpio_dm2[2] 3.85728 +1 gpio_loopback_one[31] *146:13 11.4094 +2 *146:13 gpio_dm2[31] 3.85102 +3 *146:13 *146:27 2.49727 +4 *146:27 gpio_inp_dis[31] 3.85102 +5 *146:27 gpio_dm1[31] 16.5322 *END -*D_NET *139 0.010092 +*D_NET *147 0.0114425 +*CONN +*P gpio_dm1[32] O +*P gpio_inp_dis[32] O +*P gpio_dm2[32] O +*P gpio_loopback_one[32] I +*CAP +1 gpio_dm1[32] 0.000507228 +2 gpio_inp_dis[32] 3.88391e-05 +3 gpio_dm2[32] 2.06313e-05 +4 gpio_loopback_one[32] 0.0018601 +5 *147:31 0.00105441 +6 *147:19 0.00238908 +7 *147:31 *271:9 0 +8 gpio_analog_en[32] gpio_dm1[32] 0 +9 gpio_analog_pol[32] gpio_inp_dis[32] 2.14382e-05 +10 gpio_analog_sel[32] gpio_dm2[32] 2.29736e-05 +11 gpio_holdover[32] *147:19 2.51889e-05 +12 gpio_slow_sel[32] gpio_dm1[32] 0.000442731 +13 *114:17 *147:19 0.00260049 +14 *114:31 *147:19 0.000131079 +15 *114:41 *147:19 0.000129194 +16 *114:51 *147:19 0.000497744 +17 *114:65 *147:19 0.00011908 +18 *114:75 gpio_dm1[32] 0.000204608 +19 *114:75 *147:31 0.000914594 +20 *114:85 gpio_dm1[32] 0.000229844 +21 *114:95 gpio_dm1[32] 0.000233255 +*RES +1 gpio_loopback_one[32] *147:19 16.1189 +2 *147:19 gpio_dm2[32] 0.167633 +3 *147:19 *147:31 17.4993 +4 *147:31 gpio_inp_dis[32] 3.5416 +5 *147:31 gpio_dm1[32] 17.2202 +*END + +*D_NET *148 0.0130882 +*CONN +*P gpio_dm1[33] O +*P gpio_inp_dis[33] O +*P gpio_dm2[33] O +*P gpio_loopback_one[33] I +*CAP +1 gpio_dm1[33] 0.00075279 +2 gpio_inp_dis[33] 7.89234e-05 +3 gpio_dm2[33] 8.77946e-05 +4 gpio_loopback_one[33] 0.00232811 +5 *148:31 0.00147126 +6 *148:15 0.00305545 +7 gpio_analog_en[33] gpio_dm1[33] 0 +8 gpio_analog_pol[33] gpio_inp_dis[33] 2.05271e-05 +9 gpio_analog_sel[33] gpio_dm2[33] 1.58549e-05 +10 gpio_holdover[33] gpio_dm2[33] 1.39049e-05 +11 gpio_slow_sel[33] gpio_dm1[33] 0.000447357 +12 *115:19 *148:15 0.00241231 +13 *115:47 *148:15 0.0003057 +14 *115:57 *148:15 0.00029666 +15 *115:81 gpio_dm1[33] 0.000696121 +16 *115:81 *148:31 0.000985189 +17 *115:101 gpio_dm1[33] 0.000120211 +*RES +1 gpio_loopback_one[33] *148:15 12.2789 +2 *148:15 gpio_dm2[33] 3.77895 +3 *148:15 *148:31 2.84037 +4 *148:31 gpio_inp_dis[33] 3.69435 +5 *148:31 gpio_dm1[33] 6.07412 +*END + +*D_NET *149 0.0126078 +*CONN +*P gpio_dm1[34] O +*P gpio_inp_dis[34] O +*P gpio_dm2[34] O +*P gpio_loopback_one[34] I +*CAP +1 gpio_dm1[34] 0.000737444 +2 gpio_inp_dis[34] 4.98516e-05 +3 gpio_dm2[34] 2.88468e-05 +4 gpio_loopback_one[34] 0.00245824 +5 *149:31 0.0014946 +6 *149:19 0.00319439 +7 gpio_dm1[34] *268:9 0.000172874 +8 gpio_dm1[34] *269:9 0.000343292 +9 *149:31 *269:9 0 +10 gpio_analog_en[34] gpio_dm1[34] 0 +11 gpio_analog_pol[34] gpio_dm1[34] 3.84336e-06 +12 gpio_analog_pol[34] gpio_inp_dis[34] 1.83414e-05 +13 gpio_analog_sel[34] gpio_dm2[34] 1.58549e-05 +14 gpio_dm0[34] gpio_dm1[34] 2.5853e-06 +15 gpio_holdover[34] *149:19 7.13887e-05 +16 gpio_slow_sel[34] gpio_dm1[34] 0.00045945 +17 gpio_vtrip_sel[34] *149:19 3.8906e-05 +18 *116:9 *149:19 0.00108785 +19 *116:39 *149:19 0.000248825 +20 *116:53 *149:19 0.000856983 +21 *116:67 *149:19 0.000179812 +22 *116:81 gpio_dm1[34] 0.000218778 +23 *116:81 *149:31 0.000375714 +24 *116:95 gpio_dm1[34] 0.00027798 +25 *116:109 gpio_dm1[34] 0.000271943 +*RES +1 gpio_loopback_one[34] *149:19 15.8291 +2 *149:19 gpio_dm2[34] 0.1316 +3 *149:19 *149:31 20.9093 +4 *149:31 gpio_inp_dis[34] 0.1316 +5 *149:31 gpio_dm1[34] 9.78413 +*END + +*D_NET *150 0.010092 *CONN *P gpio_dm2[3] O *P gpio_inp_dis[3] O @@ -4238,33 +4723,33 @@ resetb_l I 2 gpio_inp_dis[3] 8.70606e-05 3 gpio_dm1[3] 0.000618403 4 gpio_loopback_one[3] 0.00113912 -5 *139:11 0.00119263 -6 *139:9 0.00173728 +5 *150:11 0.00119263 +6 *150:9 0.00173728 7 gpio_analog_en[3] gpio_dm1[3] 0 8 gpio_analog_pol[3] gpio_inp_dis[3] 5.17537e-05 9 gpio_analog_sel[3] gpio_dm2[3] 1.78416e-05 10 gpio_holdover[3] gpio_dm2[3] 1.78416e-05 11 gpio_slow_sel[3] gpio_dm1[3] 0.000479598 -12 *122:17 *139:9 0.00100765 -13 *122:19 *139:9 0.000263428 -14 *122:21 *139:9 0.000263428 -15 *122:23 *139:9 0.000889628 -16 *122:31 *139:9 0.000284046 -17 *122:31 *139:11 0.000280607 +12 *122:17 *150:9 0.00100765 +13 *122:19 *150:9 0.000263428 +14 *122:21 *150:9 0.000263428 +15 *122:23 *150:9 0.000889628 +16 *122:31 *150:9 0.000284046 +17 *122:31 *150:11 0.000280607 18 *122:39 gpio_dm1[3] 0.000232167 19 *122:39 gpio_dm2[3] 0 -20 *122:39 *139:11 0.000893243 +20 *122:39 *150:11 0.000893243 21 *122:41 gpio_dm1[3] 0.000265632 22 *122:43 gpio_dm1[3] 0.000259595 *RES -1 gpio_loopback_one[3] *139:9 9.23095 -2 *139:9 *139:11 2.49727 -3 *139:11 gpio_dm1[3] 6.14697 -4 *139:11 gpio_inp_dis[3] 3.72177 -5 *139:9 gpio_dm2[3] 3.72177 +1 gpio_loopback_one[3] *150:9 9.23095 +2 *150:9 *150:11 2.49727 +3 *150:11 gpio_dm1[3] 6.14697 +4 *150:11 gpio_inp_dis[3] 3.72177 +5 *150:9 gpio_dm2[3] 3.72177 *END -*D_NET *140 0.00971708 +*D_NET *151 0.00971708 *CONN *P gpio_dm2[4] O *P gpio_inp_dis[4] O @@ -4275,30 +4760,30 @@ resetb_l I 2 gpio_inp_dis[4] 0.000123871 3 gpio_dm1[4] 0.000578099 4 gpio_loopback_one[4] 0.00155293 -5 *140:11 0.00115213 -6 *140:9 0.00211882 +5 *151:11 0.00115213 +6 *151:9 0.00211882 7 gpio_analog_en[4] gpio_dm1[4] 0 8 gpio_analog_pol[4] gpio_inp_dis[4] 2.56294e-05 9 gpio_analog_sel[4] gpio_dm2[4] 2.13071e-05 10 gpio_holdover[4] gpio_dm2[4] 2.01209e-05 11 gpio_slow_sel[4] gpio_dm1[4] 0.000462683 -12 *127:9 *140:9 0.000411355 -13 *127:21 *140:9 0.000892501 -14 *127:23 *140:9 0.000289534 -15 *127:23 *140:11 0.000251875 +12 *127:9 *151:9 0.000411355 +13 *127:21 *151:9 0.000892501 +14 *127:23 *151:9 0.000289534 +15 *127:23 *151:11 0.000251875 16 *127:25 gpio_dm1[4] 0.000199189 -17 *127:25 *140:11 0.000974447 +17 *127:25 *151:11 0.000974447 18 *127:27 gpio_dm1[4] 0.000263428 19 *127:29 gpio_dm1[4] 0.000263428 *RES -1 gpio_loopback_one[4] *140:9 9.23095 -2 *140:9 *140:11 2.49727 -3 *140:11 gpio_dm1[4] 6.14697 -4 *140:11 gpio_inp_dis[4] 3.72177 -5 *140:9 gpio_dm2[4] 3.72177 +1 gpio_loopback_one[4] *151:9 9.23095 +2 *151:9 *151:11 2.49727 +3 *151:11 gpio_dm1[4] 6.14697 +4 *151:11 gpio_inp_dis[4] 3.72177 +5 *151:9 gpio_dm2[4] 3.72177 *END -*D_NET *141 0.00927064 +*D_NET *152 0.00927064 *CONN *P gpio_inp_dis[5] O *P gpio_dm1[5] O @@ -4309,29 +4794,29 @@ resetb_l I 2 gpio_dm1[5] 0.000718912 3 gpio_dm2[5] 5.50674e-05 4 gpio_loopback_one[5] 0.00189263 -5 *141:27 0.00150408 -6 *141:13 0.00262859 -7 *141:13 gpio_out[5] 0 -8 *141:27 gpio_out[5] 0 +5 *152:27 0.00150408 +6 *152:13 0.00262859 +7 *152:13 gpio_out[5] 0 +8 *152:27 gpio_out[5] 0 9 gpio_analog_en[5] gpio_dm1[5] 3.18569e-05 10 gpio_analog_pol[5] gpio_inp_dis[5] 1.98624e-05 11 gpio_analog_sel[5] gpio_dm2[5] 1.39027e-05 -12 gpio_holdover[5] *141:13 1.33443e-06 -13 gpio_holdover[5] *141:27 1.49692e-05 +12 gpio_holdover[5] *152:13 1.33443e-06 +13 gpio_holdover[5] *152:27 1.49692e-05 14 gpio_slow_sel[5] gpio_dm1[5] 0.000332488 -15 *128:25 *141:13 0.000565803 +15 *128:25 *152:13 0.000565803 16 *128:43 gpio_dm1[5] 0.00024073 -17 *128:43 *141:27 0.000784257 +17 *128:43 *152:27 0.000784257 18 *128:61 gpio_dm1[5] 0.000361879 *RES -1 gpio_loopback_one[5] *141:13 13.0914 -2 *141:13 gpio_dm2[5] 0.243617 -3 *141:13 *141:27 6.0984 -4 *141:27 gpio_dm1[5] 16.3977 -5 *141:27 gpio_inp_dis[5] 3.84475 +1 gpio_loopback_one[5] *152:13 13.0914 +2 *152:13 gpio_dm2[5] 0.243617 +3 *152:13 *152:27 6.0984 +4 *152:27 gpio_dm1[5] 16.3977 +5 *152:27 gpio_inp_dis[5] 3.84475 *END -*D_NET *142 0.00906546 +*D_NET *153 0.00906546 *CONN *P gpio_dm2[6] O *P gpio_inp_dis[6] O @@ -4342,27 +4827,27 @@ resetb_l I 2 gpio_inp_dis[6] 0.000127656 3 gpio_dm1[6] 0.000931165 4 gpio_loopback_one[6] 0.00164533 -5 *142:11 0.00161286 -6 *142:9 0.00230482 +5 *153:11 0.00161286 +6 *153:9 0.00230482 7 gpio_dm2[6] gpio_out[6] 0 8 gpio_analog_en[6] gpio_dm1[6] 0 9 gpio_analog_pol[6] gpio_inp_dis[6] 1.51583e-05 10 gpio_analog_sel[6] gpio_dm2[6] 1.86796e-05 11 gpio_holdover[6] gpio_dm2[6] 1.86796e-05 -12 *129:17 *142:9 0.00090836 -13 *129:33 *142:9 0.000274226 +12 *129:17 *153:9 0.00090836 +13 *129:33 *153:9 0.000274226 14 *129:53 gpio_dm1[6] 0.000180723 15 *129:53 gpio_inp_dis[6] 1.15546e-05 -16 *129:53 *142:11 0.000910786 +16 *129:53 *153:11 0.000910786 *RES -1 gpio_loopback_one[6] *142:9 9.07428 -2 *142:9 *142:11 2.49727 -3 *142:11 gpio_dm1[6] 6.14697 -4 *142:11 gpio_inp_dis[6] 3.72177 -5 *142:9 gpio_dm2[6] 3.72177 +1 gpio_loopback_one[6] *153:9 9.07428 +2 *153:9 *153:11 2.49727 +3 *153:11 gpio_dm1[6] 6.14697 +4 *153:11 gpio_inp_dis[6] 3.72177 +5 *153:9 gpio_dm2[6] 3.72177 *END -*D_NET *143 0.0117872 +*D_NET *154 0.0117872 *CONN *P gpio_dm2[7] O *P gpio_inp_dis[7] O @@ -4373,27 +4858,27 @@ resetb_l I 2 gpio_inp_dis[7] 0.00013685 3 gpio_dm1[7] 0.000317715 4 gpio_loopback_one[7] 0.000782731 -5 *143:11 0.000625181 -6 *143:9 0.00108351 +5 *154:11 0.000625181 +6 *154:9 0.00108351 7 gpio_dm1[7] gpio_out[7] 0.00119937 8 gpio_dm1[7] gpio_out[8] 0.00118873 -9 *143:9 gpio_out[7] 0.000460083 -10 *143:9 gpio_out[8] 0.00254684 -11 *143:11 gpio_out[7] 0.00121177 -12 *143:11 gpio_out[8] 0.00122632 +9 *154:9 gpio_out[7] 0.000460083 +10 *154:9 gpio_out[8] 0.00254684 +11 *154:11 gpio_out[7] 0.00121177 +12 *154:11 gpio_out[8] 0.00122632 13 gpio_analog_pol[7] gpio_inp_dis[7] 1.83579e-05 14 gpio_analog_sel[7] gpio_dm2[7] 1.58705e-05 15 gpio_holdover[7] gpio_dm2[7] 1.58705e-05 -16 *130:21 *143:9 0.000827782 +16 *130:21 *154:9 0.000827782 *RES -1 gpio_loopback_one[7] *143:9 8.91762 -2 *143:9 *143:11 2.49727 -3 *143:11 gpio_dm1[7] 6.14697 -4 *143:11 gpio_inp_dis[7] 3.72177 -5 *143:9 gpio_dm2[7] 3.72177 +1 gpio_loopback_one[7] *154:9 8.91762 +2 *154:9 *154:11 2.49727 +3 *154:11 gpio_dm1[7] 6.14697 +4 *154:11 gpio_inp_dis[7] 3.72177 +5 *154:9 gpio_dm2[7] 3.72177 *END -*D_NET *144 0.0100005 +*D_NET *155 0.0100005 *CONN *P gpio_dm2[8] O *P gpio_inp_dis[8] O @@ -4404,13 +4889,13 @@ resetb_l I 2 gpio_inp_dis[8] 0.000169807 3 gpio_dm1[8] 0.000659786 4 gpio_loopback_one[8] 0.00108776 -5 *144:11 0.00131769 -6 *144:9 0.00178233 +5 *155:11 0.00131769 +6 *155:9 0.00178233 7 gpio_dm1[8] gpio_out[8] 0.000240843 -8 gpio_inp_dis[8] *275:15 7.87612e-05 -9 *144:9 *275:15 0.00247857 -10 *144:11 gpio_out[8] 3.78827e-05 -11 *144:11 *275:15 0.00113844 +8 gpio_inp_dis[8] *286:15 7.87612e-05 +9 *155:9 *286:15 0.00247857 +10 *155:11 gpio_out[8] 3.78827e-05 +11 *155:11 *286:15 0.00113844 12 gpio_analog_en[8] gpio_dm1[8] 0 13 gpio_analog_pol[8] gpio_inp_dis[8] 1.98624e-05 14 gpio_holdover[8] gpio_dm2[8] 1.58705e-05 @@ -4418,14 +4903,14 @@ resetb_l I 16 *131:43 gpio_dm2[8] 1.23221e-05 17 *131:63 gpio_dm1[8] 0.000271564 *RES -1 gpio_loopback_one[8] *144:9 8.90587 -2 *144:9 *144:11 2.49727 -3 *144:11 gpio_dm1[8] 6.2911 -4 *144:11 gpio_inp_dis[8] 3.8659 -5 *144:9 gpio_dm2[8] 3.8659 +1 gpio_loopback_one[8] *155:9 8.90587 +2 *155:9 *155:11 2.49727 +3 *155:11 gpio_dm1[8] 6.2911 +4 *155:11 gpio_inp_dis[8] 3.8659 +5 *155:9 gpio_dm2[8] 3.8659 *END -*D_NET *145 0.00856334 +*D_NET *156 0.00856334 *CONN *P gpio_dm2[9] O *P gpio_inp_dis[9] O @@ -4436,51 +4921,69 @@ resetb_l I 2 gpio_inp_dis[9] 4.97956e-05 3 gpio_dm1[9] 0.000774075 4 gpio_loopback_one[9] 0.00131306 -5 *145:25 0.00153932 -6 *145:21 0.00207162 -7 *145:21 *265:11 0.000248262 +5 *156:25 0.00153932 +6 *156:21 0.00207162 +7 *156:21 *265:11 0.000248262 8 gpio_analog_en[9] gpio_dm1[9] 0 9 gpio_analog_pol[9] gpio_inp_dis[9] 1.83579e-05 10 gpio_analog_sel[9] gpio_dm2[9] 1.58705e-05 -11 gpio_analog_sel[9] *145:21 1.28256e-05 +11 gpio_analog_sel[9] *156:21 1.28256e-05 12 gpio_holdover[9] gpio_dm2[9] 1.58705e-05 -13 *132:9 *145:21 0.000358641 -14 *132:11 *145:21 0.000259595 -15 *132:13 *145:21 0.000259595 -16 *132:15 *145:21 0.000931621 -17 *132:19 *145:21 0.00027601 -18 *132:23 *145:25 0.000375714 +13 *132:9 *156:21 0.000358641 +14 *132:11 *156:21 0.000259595 +15 *132:13 *156:21 0.000259595 +16 *132:15 *156:21 0.000931621 +17 *132:19 *156:21 0.00027601 +18 *132:23 *156:25 0.000375714 *RES -1 gpio_loopback_one[9] *145:21 12.8752 -2 *145:21 *145:25 17.4993 -3 *145:25 gpio_dm1[9] 17.2202 -4 *145:25 gpio_inp_dis[9] 3.5416 -5 *145:21 gpio_dm2[9] 0.1316 +1 gpio_loopback_one[9] *156:21 12.8752 +2 *156:21 *156:25 17.4993 +3 *156:25 gpio_dm1[9] 17.2202 +4 *156:25 gpio_inp_dis[9] 3.5416 +5 *156:21 gpio_dm2[9] 0.1316 *END -*D_NET *146 0.0181944 +*D_NET *157 0.325848 *CONN *P gpio_in[0] I -*I *313:wb_clk_i I *D user_proj_timer +*I *325:wb_clk_i I *D user_proj_timer +*I *324:wb_clk_i I *D user_proj_timer *CAP -1 gpio_in[0] 0.00909719 -2 *313:wb_clk_i 0.00909719 +1 gpio_in[0] 0.00951117 +2 *325:wb_clk_i 2.73958e-05 +3 *324:wb_clk_i 0 +4 *157:34 0.153373 +5 *157:32 0.153385 +6 *157:23 0.00955101 *RES -1 gpio_in[0] *313:wb_clk_i 36.8318 +1 gpio_in[0] *157:23 33.9592 +2 *157:23 *324:wb_clk_i 3.41 +3 *157:23 *157:32 0.480267 +4 *157:32 *157:34 52.2758 +5 *157:34 *325:wb_clk_i 3.85893 *END -*D_NET *157 0.0226381 +*D_NET *168 0.338741 *CONN *P gpio_in[1] I -*I *313:wb_rst_i I *D user_proj_timer +*I *324:wb_rst_i I *D user_proj_timer +*I *325:wb_rst_i I *D user_proj_timer *CAP -1 gpio_in[1] 0.011319 -2 *313:wb_rst_i 0.011319 +1 gpio_in[1] 0.0116411 +2 *324:wb_rst_i 2.79335e-05 +3 *325:wb_rst_i 3.48673e-05 +4 *168:23 0.157701 +5 *168:21 0.157666 +6 *168:19 0.011669 *RES -1 gpio_in[1] *313:wb_rst_i 44.1027 +1 gpio_in[1] *168:19 40.6144 +2 *168:19 *168:21 0.38 +3 *168:21 *168:23 52.2783 +4 *168:23 *325:wb_rst_i 3.87773 +5 *168:19 *324:wb_rst_i 3.49773 *END -*D_NET *234 0.0063972 +*D_NET *245 0.0063972 *CONN *P gpio_oeb[13] O *P gpio_inp_dis[13] O @@ -4489,21 +4992,21 @@ resetb_l I 1 gpio_oeb[13] 6.53358e-05 2 gpio_inp_dis[13] 0.00202384 3 gpio_loopback_one[13] 0.000281938 -4 *234:11 0.00237111 +4 *245:11 0.00237111 5 gpio_analog_pol[13] gpio_inp_dis[13] 2.14465e-05 6 gpio_ib_mode_sel[13] gpio_oeb[13] 2.06255e-05 -7 gpio_ib_mode_sel[13] *234:11 0.000614291 +7 gpio_ib_mode_sel[13] *245:11 0.000614291 8 *93:33 gpio_inp_dis[13] 0.000120211 9 *93:45 gpio_inp_dis[13] 0.0002652 10 *93:61 gpio_inp_dis[13] 0.000259595 11 *93:65 gpio_inp_dis[13] 0.000353611 *RES -1 gpio_loopback_one[13] *234:11 14.4427 -2 *234:11 gpio_inp_dis[13] 12.966 -3 *234:11 gpio_oeb[13] 0.167633 +1 gpio_loopback_one[13] *245:11 14.4427 +2 *245:11 gpio_inp_dis[13] 12.966 +3 *245:11 gpio_oeb[13] 0.167633 *END -*D_NET *235 0.00715273 +*D_NET *246 0.00715273 *CONN *P gpio_oeb[14] O *P gpio_inp_dis[14] O @@ -4512,19 +5015,19 @@ resetb_l I 1 gpio_oeb[14] 0.000172289 2 gpio_inp_dis[14] 0.00175721 3 gpio_loopback_one[14] 0.000537565 -4 *235:9 0.00246707 +4 *246:9 0.00246707 5 gpio_analog_pol[14] gpio_inp_dis[14] 2.14465e-05 6 gpio_ib_mode_sel[14] gpio_oeb[14] 2.39886e-05 7 *94:13 gpio_inp_dis[14] 0.000268775 -8 *94:13 *235:9 0.00096358 +8 *94:13 *246:9 0.00096358 9 *94:47 gpio_inp_dis[14] 0.000940814 *RES -1 gpio_loopback_one[14] *235:9 5.83207 -2 *235:9 gpio_inp_dis[14] 9.7503 -3 *235:9 gpio_oeb[14] 3.8659 +1 gpio_loopback_one[14] *246:9 5.83207 +2 *246:9 gpio_inp_dis[14] 9.7503 +3 *246:9 gpio_oeb[14] 3.8659 *END -*D_NET *236 0.0110855 +*D_NET *247 0.0110855 *CONN *P gpio_inp_dis[15] O *P gpio_oeb[15] O @@ -4533,18 +5036,18 @@ resetb_l I 1 gpio_inp_dis[15] 0.00188049 2 gpio_oeb[15] 0.000119033 3 gpio_loopback_one[15] 0.00090885 -4 *236:9 0.00290837 +4 *247:9 0.00290837 5 gpio_analog_pol[15] gpio_inp_dis[15] 0.0010624 6 gpio_ib_mode_sel[15] gpio_inp_dis[15] 0.000255335 -7 gpio_ib_mode_sel[15] *236:9 0.00298245 +7 gpio_ib_mode_sel[15] *247:9 0.00298245 8 gpio_out[15] gpio_inp_dis[15] 0.0009686 *RES -1 gpio_loopback_one[15] *236:9 9.29184 -2 *236:9 gpio_oeb[15] 5.64214 -3 *236:9 gpio_inp_dis[15] 11.0498 +1 gpio_loopback_one[15] *247:9 9.29184 +2 *247:9 gpio_oeb[15] 5.64214 +3 *247:9 gpio_inp_dis[15] 11.0498 *END -*D_NET *237 0.00837085 +*D_NET *248 0.00837085 *CONN *P gpio_inp_dis[16] O *P gpio_oeb[16] O @@ -4553,19 +5056,19 @@ resetb_l I 1 gpio_inp_dis[16] 0.00187988 2 gpio_oeb[16] 8.39689e-05 3 gpio_loopback_one[16] 0.00066961 -4 *237:11 0.00263346 +4 *248:11 0.00263346 5 gpio_analog_pol[16] gpio_inp_dis[16] 0.0010624 6 gpio_ib_mode_sel[16] gpio_inp_dis[16] 0.000208314 7 gpio_ib_mode_sel[16] gpio_oeb[16] 0 -8 gpio_ib_mode_sel[16] *237:11 0.00105222 +8 gpio_ib_mode_sel[16] *248:11 0.00105222 9 gpio_out[16] gpio_inp_dis[16] 0.000780998 *RES -1 gpio_loopback_one[16] *237:11 8.63303 -2 *237:11 gpio_oeb[16] 5.02607 -3 *237:11 gpio_inp_dis[16] 11.5878 +1 gpio_loopback_one[16] *248:11 8.63303 +2 *248:11 gpio_oeb[16] 5.02607 +3 *248:11 gpio_inp_dis[16] 11.5878 *END -*D_NET *238 0.00837247 +*D_NET *249 0.00837247 *CONN *P gpio_inp_dis[17] O *P gpio_oeb[17] O @@ -4583,7 +5086,7 @@ resetb_l I 2 gpio_oeb[17] gpio_inp_dis[17] 15.3096 *END -*D_NET *239 0.00879701 +*D_NET *250 0.00879701 *CONN *P gpio_inp_dis[18] O *P gpio_oeb[18] O @@ -4601,7 +5104,7 @@ resetb_l I 2 gpio_oeb[18] gpio_inp_dis[18] 15.9869 *END -*D_NET *240 0.0110229 +*D_NET *251 0.0110229 *CONN *P gpio_inp_dis[19] O *P gpio_oeb[19] O @@ -4610,18 +5113,18 @@ resetb_l I 1 gpio_inp_dis[19] 0.00171714 2 gpio_oeb[19] 6.33454e-05 3 gpio_loopback_one[19] 0.00103518 -4 *240:9 0.00281566 +4 *251:9 0.00281566 5 gpio_analog_pol[19] gpio_inp_dis[19] 0.0012031 6 gpio_ib_mode_sel[19] gpio_inp_dis[19] 0.000140702 -7 gpio_ib_mode_sel[19] *240:9 0.00331363 +7 gpio_ib_mode_sel[19] *251:9 0.00331363 8 gpio_out[19] gpio_inp_dis[19] 0.000734097 *RES -1 gpio_loopback_one[19] *240:9 9.59095 -2 *240:9 gpio_oeb[19] 4.70464 -3 *240:9 gpio_inp_dis[19] 10.1566 +1 gpio_loopback_one[19] *251:9 9.59095 +2 *251:9 gpio_oeb[19] 4.70464 +3 *251:9 gpio_inp_dis[19] 10.1566 *END -*D_NET *241 0.0106904 +*D_NET *252 0.0106904 *CONN *P gpio_inp_dis[20] O *P gpio_oeb[20] O @@ -4639,7 +5142,7 @@ resetb_l I 2 gpio_oeb[20] gpio_inp_dis[20] 16.5941 *END -*D_NET *242 0.0107689 +*D_NET *253 0.0107689 *CONN *P gpio_inp_dis[21] O *P gpio_oeb[21] O @@ -4648,21 +5151,21 @@ resetb_l I 1 gpio_inp_dis[21] 0.00167732 2 gpio_oeb[21] 5.32975e-05 3 gpio_loopback_one[21] 0.000842339 -4 *242:9 0.00257295 +4 *253:9 0.00257295 5 gpio_analog_pol[21] gpio_inp_dis[21] 0.0010155 6 gpio_analog_sel[21] gpio_inp_dis[21] 0.000225219 7 gpio_dm2[21] gpio_inp_dis[21] 0.000225219 8 gpio_ib_mode_sel[21] gpio_inp_dis[21] 0.000402912 -9 gpio_ib_mode_sel[21] *242:9 0.00270392 +9 gpio_ib_mode_sel[21] *253:9 0.00270392 10 gpio_vtrip_sel[21] gpio_inp_dis[21] 0.000225219 11 *102:37 gpio_inp_dis[21] 0.000825017 *RES -1 gpio_loopback_one[21] *242:9 9.0648 -2 *242:9 gpio_oeb[21] 4.49929 -3 *242:9 gpio_inp_dis[21] 10.3837 +1 gpio_loopback_one[21] *253:9 9.0648 +2 *253:9 gpio_oeb[21] 4.49929 +3 *253:9 gpio_inp_dis[21] 10.3837 *END -*D_NET *243 0.0105127 +*D_NET *254 0.0105127 *CONN *P gpio_inp_dis[22] O *P gpio_oeb[22] O @@ -4671,20 +5174,20 @@ resetb_l I 1 gpio_inp_dis[22] 0.00153316 2 gpio_oeb[22] 6.33454e-05 3 gpio_loopback_one[22] 0.000934614 -4 *243:9 0.00253112 +4 *254:9 0.00253112 5 gpio_analog_pol[22] gpio_inp_dis[22] 0.0011093 6 gpio_analog_sel[22] gpio_inp_dis[22] 0.000225219 7 gpio_dm2[22] gpio_inp_dis[22] 0.000225219 8 gpio_out[22] gpio_inp_dis[22] 0.000780998 9 *103:11 gpio_inp_dis[22] 0.000265091 -10 *103:11 *243:9 0.00284463 +10 *103:11 *254:9 0.00284463 *RES -1 gpio_loopback_one[22] *243:9 9.48636 -2 *243:9 gpio_oeb[22] 4.70464 -3 *243:9 gpio_inp_dis[22] 10.1566 +1 gpio_loopback_one[22] *254:9 9.48636 +2 *254:9 gpio_oeb[22] 4.70464 +3 *254:9 gpio_inp_dis[22] 10.1566 *END -*D_NET *244 0.00954958 +*D_NET *255 0.00954958 *CONN *P gpio_inp_dis[23] O *P gpio_oeb[23] O @@ -4702,262 +5205,7 @@ resetb_l I 2 gpio_oeb[23] gpio_inp_dis[23] 16.9327 *END -*D_NET *245 0.00767363 -*CONN -*P gpio_inp_dis[24] O -*P gpio_oeb[24] O -*P gpio_loopback_one[24] I -*CAP -1 gpio_inp_dis[24] 0.00180032 -2 gpio_oeb[24] 9.86295e-05 -3 gpio_loopback_one[24] 0.00105774 -4 *245:13 0.00295669 -5 gpio_analog_pol[24] gpio_inp_dis[24] 2.14382e-05 -6 *105:21 gpio_inp_dis[24] 7.41173e-05 -7 *105:21 gpio_oeb[24] 2.71351e-05 -8 *105:21 *245:13 0.00124341 -9 *105:41 gpio_inp_dis[24] 0.000274226 -10 *105:77 gpio_inp_dis[24] 0.000119923 -*RES -1 gpio_loopback_one[24] *245:13 8.77035 -2 *245:13 gpio_oeb[24] 3.72177 -3 *245:13 gpio_inp_dis[24] 9.60617 -*END - -*D_NET *246 0.00915928 -*CONN -*P gpio_inp_dis[25] O -*P gpio_oeb[25] O -*P gpio_loopback_one[25] I -*CAP -1 gpio_inp_dis[25] 0.00185712 -2 gpio_oeb[25] 0.000108109 -3 gpio_loopback_one[25] 0.00155504 -4 *246:9 0.00352027 -5 gpio_analog_pol[25] gpio_inp_dis[25] 2.75168e-05 -6 gpio_ib_mode_sel[25] gpio_oeb[25] 1.33458e-05 -7 *106:9 *246:9 0.00107415 -8 *106:23 gpio_inp_dis[25] 0.000327497 -9 *106:23 gpio_oeb[25] 1.61892e-05 -10 *106:33 gpio_inp_dis[25] 0.000294392 -11 *106:75 gpio_inp_dis[25] 0.000365645 -*RES -1 gpio_loopback_one[25] *246:9 8.83302 -2 *246:9 gpio_oeb[25] 3.72177 -3 *246:9 gpio_inp_dis[25] 9.60617 -*END - -*D_NET *247 0.00833135 -*CONN -*P gpio_inp_dis[26] O -*P gpio_oeb[26] O -*P gpio_loopback_one[26] I -*CAP -1 gpio_inp_dis[26] 0.00164226 -2 gpio_oeb[26] 7.59706e-05 -3 gpio_loopback_one[26] 0.00100145 -4 *247:9 0.00271969 -5 gpio_analog_pol[26] gpio_inp_dis[26] 2.14382e-05 -6 gpio_ib_mode_sel[26] gpio_oeb[26] 1.78312e-05 -7 *107:19 gpio_inp_dis[26] 0.000172947 -8 *107:19 *247:9 0.00137228 -9 *107:41 gpio_inp_dis[26] 0.0002652 -10 *107:65 gpio_inp_dis[26] 0.000265632 -11 *107:75 gpio_inp_dis[26] 0.000239015 -12 *107:85 gpio_inp_dis[26] 0.000537636 -*RES -1 gpio_loopback_one[26] *247:9 8.52047 -2 *247:9 gpio_oeb[26] 3.68338 -3 *247:9 gpio_inp_dis[26] 20.4228 -*END - -*D_NET *248 0.00959116 -*CONN -*P gpio_inp_dis[27] O -*P gpio_oeb[27] O -*P gpio_loopback_one[27] I -*CAP -1 gpio_inp_dis[27] 0.002105 -2 gpio_oeb[27] 0.000108278 -3 gpio_loopback_one[27] 0.000966033 -4 *248:13 0.00317931 -5 gpio_analog_pol[27] gpio_inp_dis[27] 2.14382e-05 -6 gpio_ib_mode_sel[27] gpio_oeb[27] 8.39203e-06 -7 *108:17 gpio_inp_dis[27] 0.000223608 -8 *108:17 gpio_oeb[27] 6.85458e-06 -9 *108:17 *248:13 0.00228004 -10 *108:37 gpio_inp_dis[27] 0.00029666 -11 *108:77 gpio_inp_dis[27] 0.000395558 -*RES -1 gpio_loopback_one[27] *248:13 8.49227 -2 *248:13 gpio_oeb[27] 3.79305 -3 *248:13 gpio_inp_dis[27] 10.0378 -*END - -*D_NET *249 0.00789287 -*CONN -*P gpio_inp_dis[28] O -*P gpio_oeb[28] O -*P gpio_loopback_one[28] I -*CAP -1 gpio_inp_dis[28] 0.00173875 -2 gpio_oeb[28] 9.96479e-05 -3 gpio_loopback_one[28] 0.00100124 -4 *249:13 0.00283964 -5 gpio_analog_pol[28] gpio_inp_dis[28] 2.14382e-05 -6 gpio_ib_mode_sel[28] gpio_oeb[28] 2.17773e-05 -7 *109:19 gpio_inp_dis[28] 0.000189962 -8 *109:19 *249:13 0.00115271 -9 *109:39 gpio_inp_dis[28] 0.000274226 -10 *109:83 gpio_inp_dis[28] 0.000187834 -11 *109:93 gpio_inp_dis[28] 0.000365645 -*RES -1 gpio_loopback_one[28] *249:13 8.45702 -2 *249:13 gpio_oeb[28] 3.72177 -3 *249:13 gpio_inp_dis[28] 9.60617 -*END - -*D_NET *250 0.00815526 -*CONN -*P gpio_inp_dis[29] O -*P gpio_oeb[29] O -*P gpio_loopback_one[29] I -*CAP -1 gpio_inp_dis[29] 0.00116869 -2 gpio_oeb[29] 2.89678e-05 -3 gpio_loopback_one[29] 0.000963196 -4 *250:17 0.00216086 -5 gpio_analog_pol[29] gpio_inp_dis[29] 2.14382e-05 -6 *110:21 gpio_inp_dis[29] 0.000101284 -7 *110:21 gpio_oeb[29] 3.11708e-05 -8 *110:21 *250:17 0.0012148 -9 *110:31 gpio_inp_dis[29] 0.000229844 -10 *110:41 gpio_inp_dis[29] 0.000668384 -11 *110:51 gpio_inp_dis[29] 0.000198472 -12 *110:61 gpio_inp_dis[29] 0.000233255 -13 *110:71 gpio_inp_dis[29] 0.000229844 -14 *110:83 gpio_inp_dis[29] 0.000905046 -*RES -1 gpio_loopback_one[29] *250:17 15.6755 -2 *250:17 gpio_oeb[29] 3.5416 -3 *250:17 gpio_inp_dis[29] 36.9345 -*END - -*D_NET *251 0.00897817 -*CONN -*P gpio_oeb[30] O -*P gpio_inp_dis[30] O -*P gpio_loopback_one[30] I -*CAP -1 gpio_oeb[30] 0.000135327 -2 gpio_inp_dis[30] 0.00201465 -3 gpio_loopback_one[30] 0.0010606 -4 *251:13 0.00321058 -5 gpio_analog_pol[30] gpio_inp_dis[30] 1.65147e-05 -6 gpio_ib_mode_sel[30] gpio_oeb[30] 1.30543e-05 -7 *112:15 gpio_inp_dis[30] 0.000527657 -8 *112:15 *251:13 0.00114338 -9 *112:37 gpio_inp_dis[30] 0.00029666 -10 *112:65 gpio_inp_dis[30] 0.000139478 -11 *112:85 gpio_inp_dis[30] 0.000420283 -*RES -1 gpio_loopback_one[30] *251:13 11.6328 -2 *251:13 gpio_inp_dis[30] 13.6076 -3 *251:13 gpio_oeb[30] 0.520917 -*END - -*D_NET *252 0.00863867 -*CONN -*P gpio_inp_dis[31] O -*P gpio_oeb[31] O -*P gpio_loopback_one[31] I -*CAP -1 gpio_inp_dis[31] 0.00187798 -2 gpio_oeb[31] 0.000123429 -3 gpio_loopback_one[31] 0.000866767 -4 *252:9 0.00286818 -5 gpio_analog_pol[31] gpio_inp_dis[31] 2.14382e-05 -6 gpio_ib_mode_sel[31] gpio_oeb[31] 1.31689e-05 -7 *113:17 gpio_inp_dis[31] 0.00015786 -8 *113:17 gpio_oeb[31] 1.40607e-05 -9 *113:17 *252:9 0.00205592 -10 *113:37 gpio_inp_dis[31] 0.000274226 -11 *113:77 gpio_inp_dis[31] 0.000365645 -12 *113:101 gpio_inp_dis[31] 0 -*RES -1 gpio_loopback_one[31] *252:9 7.89302 -2 *252:9 gpio_oeb[31] 3.72177 -3 *252:9 gpio_inp_dis[31] 9.60617 -*END - -*D_NET *253 0.00897561 -*CONN -*P gpio_inp_dis[32] O -*P gpio_oeb[32] O -*P gpio_loopback_one[32] I -*CAP -1 gpio_inp_dis[32] 0.00178518 -2 gpio_oeb[32] 8.62281e-05 -3 gpio_loopback_one[32] 0.00112213 -4 *253:13 0.00299354 -5 gpio_analog_pol[32] gpio_inp_dis[32] 1.65147e-05 -6 *114:17 gpio_inp_dis[32] 0.000206392 -7 *114:17 gpio_oeb[32] 2.95395e-05 -8 *114:17 *253:13 0.001777 -9 *114:31 gpio_inp_dis[32] 0.000148221 -10 *114:45 gpio_inp_dis[32] 0.000390585 -11 *114:77 gpio_inp_dis[32] 0.000420283 -*RES -1 gpio_loopback_one[32] *253:13 9.12207 -2 *253:13 gpio_oeb[32] 3.85415 -3 *253:13 gpio_inp_dis[32] 9.66178 -*END - -*D_NET *254 0.00838987 -*CONN -*P gpio_inp_dis[33] O -*P gpio_oeb[33] O -*P gpio_loopback_one[33] I -*CAP -1 gpio_inp_dis[33] 0.0017145 -2 gpio_oeb[33] 0.00025097 -3 gpio_loopback_one[33] 0.00141887 -4 *254:13 0.00338434 -5 gpio_analog_pol[33] gpio_inp_dis[33] 2.46032e-05 -6 gpio_ib_mode_sel[33] gpio_oeb[33] 4.5752e-05 -7 *115:17 gpio_inp_dis[33] 1.19602e-05 -8 *115:17 *254:13 0.000611472 -9 *115:93 gpio_inp_dis[33] 0.000927401 -*RES -1 gpio_loopback_one[33] *254:13 9.39153 -2 *254:13 gpio_oeb[33] 12.6838 -3 *254:13 gpio_inp_dis[33] 9.42992 -*END - -*D_NET *255 0.00840726 -*CONN -*P gpio_inp_dis[34] O -*P gpio_oeb[34] O -*P gpio_loopback_one[34] I -*CAP -1 gpio_inp_dis[34] 0.00188232 -2 gpio_oeb[34] 0.00011168 -3 gpio_loopback_one[34] 0.00107638 -4 *255:9 0.00307037 -5 gpio_analog_pol[34] gpio_inp_dis[34] 3.42534e-05 -6 gpio_ib_mode_sel[34] gpio_oeb[34] 1.70108e-05 -7 *116:21 gpio_inp_dis[34] 0.000186724 -8 *116:21 gpio_oeb[34] 5.96283e-06 -9 *116:21 *255:9 0.00135984 -10 *116:41 gpio_inp_dis[34] 0.000274226 -11 *116:81 gpio_inp_dis[34] 0.0003885 -*RES -1 gpio_loopback_one[34] *255:9 8.67635 -2 *255:9 gpio_oeb[34] 3.72177 -3 *255:9 gpio_inp_dis[34] 9.65317 -*END - -*D_NET *256 0.00888329 +*D_NET *256 0.0093664 *CONN *P gpio_inp_dis[35] O *P gpio_oeb[35] O @@ -4967,17 +5215,18 @@ resetb_l I 2 gpio_oeb[35] 7.96403e-05 3 gpio_loopback_one[35] 0.00112869 4 *256:13 0.00253178 -5 gpio_analog_pol[35] gpio_inp_dis[35] 2.05271e-05 -6 *117:19 gpio_inp_dis[35] 0.000113793 -7 *117:19 gpio_oeb[35] 1.9968e-05 -8 *117:19 *256:13 0.00107744 -9 *117:31 gpio_inp_dis[35] 0.000251706 -10 *117:31 gpio_oeb[35] 3.88869e-06 -11 *117:45 gpio_inp_dis[35] 0.000711471 -12 *117:55 gpio_inp_dis[35] 0.000207458 -13 *117:65 gpio_inp_dis[35] 0.000239015 -14 *117:75 gpio_inp_dis[35] 0.000239015 -15 *117:89 gpio_inp_dis[35] 0.000935449 +5 *256:13 *268:9 0.00048311 +6 gpio_analog_pol[35] gpio_inp_dis[35] 2.05271e-05 +7 *117:19 gpio_inp_dis[35] 0.000113793 +8 *117:19 gpio_oeb[35] 1.9968e-05 +9 *117:19 *256:13 0.00107744 +10 *117:31 gpio_inp_dis[35] 0.000251706 +11 *117:31 gpio_oeb[35] 3.88869e-06 +12 *117:45 gpio_inp_dis[35] 0.000711471 +13 *117:55 gpio_inp_dis[35] 0.000207458 +14 *117:65 gpio_inp_dis[35] 0.000239015 +15 *117:75 gpio_inp_dis[35] 0.000239015 +16 *117:89 gpio_inp_dis[35] 0.000935449 *RES 1 gpio_loopback_one[35] *256:13 8.78993 2 *256:13 gpio_oeb[35] 3.70375 @@ -4994,12 +5243,13 @@ resetb_l I 2 gpio_inp_dis[36] 0.00226154 3 gpio_loopback_one[36] 0.00130558 4 *257:9 0.0036548 -5 gpio_analog_pol[36] gpio_inp_dis[36] 2.14382e-05 -6 gpio_ib_mode_sel[36] gpio_oeb[36] 1.58549e-05 -7 *118:19 gpio_inp_dis[36] 0.000295258 -8 *118:19 *257:9 0.000865964 -9 *118:41 gpio_inp_dis[36] 0.00029666 -10 *118:81 gpio_inp_dis[36] 0.000370834 +5 *257:9 *268:9 0 +6 gpio_analog_pol[36] gpio_inp_dis[36] 2.14382e-05 +7 gpio_ib_mode_sel[36] gpio_oeb[36] 1.58549e-05 +8 *118:19 gpio_inp_dis[36] 0.000295258 +9 *118:19 *257:9 0.000865964 +10 *118:41 gpio_inp_dis[36] 0.00029666 +11 *118:81 gpio_inp_dis[36] 0.000370834 *RES 1 gpio_loopback_one[36] *257:9 29.2112 2 *257:9 gpio_inp_dis[36] 17.2416 @@ -5183,14 +5433,14 @@ resetb_l I 3 *264:13 gpio_oeb[43] 5.95464 *END -*D_NET *265 0.0321711 +*D_NET *265 0.0327802 *CONN *P gpio_out[10] O -*I *313:io_out[8] O *D user_proj_timer +*I *324:io_out[8] O *D user_proj_timer *CAP 1 gpio_out[10] 0.00234743 -2 *313:io_out[8] 0.0116615 -3 *265:11 0.014009 +2 *324:io_out[8] 0.0119661 +3 *265:11 0.0143135 4 gpio_dm1[10] gpio_out[10] 0.000266191 5 gpio_holdover[10] gpio_out[10] 1.55929e-05 6 gpio_slow_sel[10] gpio_out[10] 0.000274226 @@ -5200,152 +5450,583 @@ resetb_l I 10 *90:51 gpio_out[10] 0.000276987 11 *132:9 *265:11 0.00104831 12 *135:23 gpio_out[10] 0.000470957 -13 *145:21 *265:11 0.000248262 +13 *156:21 *265:11 0.000248262 *RES -1 *313:io_out[8] *265:11 43.5496 +1 *324:io_out[8] *265:11 43.5496 2 *265:11 gpio_out[10] 13.7477 *END -*D_NET *266 0.0275372 +*D_NET *266 0.0263144 *CONN *P gpio_out[11] O -*I *313:io_out[9] O *D user_proj_timer +*I *324:io_out[9] O *D user_proj_timer *CAP -1 gpio_out[11] 0.000603129 -2 *313:io_out[9] 0.0118075 -3 *266:13 0.0124106 -4 gpio_analog_sel[11] *266:13 1.10785e-05 +1 gpio_out[11] 0.00015709 +2 *324:io_out[9] 0.0129894 +3 *266:15 0.0131465 +4 gpio_dm2[11] gpio_out[11] 0 5 gpio_holdover[11] gpio_out[11] 2.14465e-05 -6 gpio_slow_sel[11] *266:13 0.0011827 -7 *91:19 *266:13 0.00098159 -8 *91:21 *266:13 0.000259595 -9 *91:23 *266:13 0.000259595 *RES -1 *313:io_out[9] *266:13 48.0515 -2 *266:13 gpio_out[11] 17.5721 +1 *324:io_out[9] *266:15 49.7678 +2 *266:15 gpio_out[11] 0.4559 *END -*D_NET *267 0.0243125 +*D_NET *267 0.0230206 *CONN *P gpio_out[12] O -*I *313:io_out[10] O *D user_proj_timer +*I *324:io_out[10] O *D user_proj_timer +*CAP +1 gpio_out[12] 0.011498 +2 *324:io_out[10] 0.011498 +3 gpio_holdover[12] gpio_out[12] 2.46985e-05 +*RES +1 *324:io_out[10] gpio_out[12] 43.3116 +*END + +*D_NET *268 0.461207 +*CONN +*P gpio_out[24] O +*I *325:io_out[0] O *D user_proj_timer *CAP -1 gpio_out[12] 0.0103843 -2 *313:io_out[10] 0.0103843 -3 gpio_analog_pol[12] gpio_out[12] 4.7145e-05 -4 gpio_holdover[12] gpio_out[12] 2.45075e-05 -5 gpio_slow_sel[12] gpio_out[12] 0.00120816 -6 *92:21 gpio_out[12] 0.000176959 -7 *92:23 gpio_out[12] 0.000476658 -8 *92:25 gpio_out[12] 0.0011787 -9 *92:27 gpio_out[12] 0.000206401 -10 *92:29 gpio_out[12] 0.000225295 +1 gpio_out[24] 0.000185095 +2 *325:io_out[0] 0.00611187 +3 *268:17 0.0422568 +4 *268:15 0.0423437 +5 *268:9 0.0803495 +6 *268:7 0.0861894 +7 *268:9 *269:9 0.155392 +8 *268:9 *270:17 0.00446754 +9 *268:9 *273:9 0.00582227 +10 *268:15 gpio_out[26] 4.24931e-05 +11 *268:17 *269:17 0.0163949 +12 gpio_analog_en[27] *268:9 0 +13 gpio_dm1[27] *268:9 0.000169524 +14 gpio_dm1[29] *268:9 0.000169524 +15 gpio_dm1[34] *268:9 0.000172874 +16 gpio_holdover[24] gpio_out[24] 1.65147e-05 +17 gpio_holdover[26] *268:15 9.98954e-05 +18 gpio_slow_sel[25] *268:17 0.00116212 +19 gpio_slow_sel[26] *268:17 0.00116212 +20 gpio_slow_sel[27] *268:9 0 +21 gpio_slow_sel[29] *268:9 0.000102742 +22 gpio_slow_sel[33] *268:9 0.000169524 +23 gpio_slow_sel[36] *268:9 0 +24 gpio_vtrip_sel[26] *268:9 0 +25 *105:19 *268:17 0.000498301 +26 *105:71 gpio_out[24] 3.30249e-05 +27 *106:13 *268:17 0.00329767 +28 *106:53 *268:17 0.000492573 +29 *106:63 *268:17 0.00115005 +30 *106:73 *268:17 0.000239015 +31 *106:83 *268:17 0.000239015 +32 *107:57 *268:17 7.51179e-05 +33 *107:67 *268:17 0.000484067 +34 *107:77 *268:17 0.00140114 +35 *107:101 *268:17 0.000239015 +36 *108:61 *268:9 0 +37 *108:71 *268:9 0 +38 *108:81 *268:9 0 +39 *108:91 *268:9 0 +40 *113:47 *268:9 0.000101558 +41 *113:67 *268:9 0.000169524 +42 *113:93 *268:9 0.000110392 +43 *115:81 *268:9 0.000244794 +44 *117:45 *268:9 0.000208052 +45 *117:89 *268:9 0.000339048 +46 *118:31 *268:9 0 +47 *118:41 *268:9 0 +48 *118:51 *268:9 0 +49 *118:61 *268:9 0 +50 *118:71 *268:9 0 +51 *118:81 *268:9 0 +52 *118:93 *268:9 0 +53 *138:15 *268:17 0.00336498 +54 *139:17 *268:17 0.000746463 +55 *139:29 *268:17 0.000353611 +56 *140:13 *268:9 0.00146266 +57 *141:9 *268:9 0.000583451 +58 *141:19 *268:9 0.000174661 +59 *142:13 *268:9 0.000796728 +60 *142:31 *268:9 0.000242901 +61 *143:13 *268:9 0.000726061 +62 *143:31 *268:9 0.000168664 +63 *256:13 *268:9 0.00048311 +64 *257:9 *268:9 0 *RES -1 *313:io_out[10] gpio_out[12] 43.4448 +1 *325:io_out[0] *268:7 20.6089 +2 *268:7 *268:9 2330.34 +3 *268:9 *268:15 7.55163 +4 *268:15 *268:17 166.452 +5 *268:17 gpio_out[24] 4.09698 *END -*D_NET *268 0.0211055 +*D_NET *269 0.420013 +*CONN +*P gpio_out[25] O +*I *325:io_out[1] O *D user_proj_timer +*CAP +1 gpio_out[25] 0.000249441 +2 *325:io_out[1] 0.00615334 +3 *269:17 0.0124551 +4 *269:15 0.0124615 +5 *269:9 0.0322798 +6 *269:7 0.0381772 +7 *269:9 *270:9 0.1193 +8 *269:9 *270:17 0.00300598 +9 *269:9 *273:9 0.00582227 +10 *269:15 gpio_out[27] 0 +11 *269:17 *270:17 0.00862484 +12 gpio_dm1[28] *269:9 0 +13 gpio_dm1[29] *269:9 0.000169524 +14 gpio_dm1[34] *269:9 0.000343292 +15 gpio_dm2[27] *269:15 0.000223674 +16 gpio_holdover[25] gpio_out[25] 1.83414e-05 +17 gpio_holdover[27] *269:15 2.57599e-05 +18 gpio_slow_sel[27] *269:17 0.000795435 +19 gpio_slow_sel[28] *269:9 0 +20 gpio_slow_sel[29] *269:9 0.000102742 +21 gpio_slow_sel[33] *269:9 0.000169524 +22 gpio_slow_sel[34] *269:9 0 +23 *106:41 *269:17 0.000271935 +24 *106:53 gpio_out[25] 2.74284e-05 +25 *107:19 *269:17 0.00317569 +26 *107:57 *269:17 5.07995e-05 +27 *108:41 *269:9 0 +28 *108:51 *269:9 0 +29 *108:61 *269:9 0 +30 *108:71 *269:17 0.000420283 +31 *109:37 *269:9 0 +32 *109:73 *269:9 0 +33 *109:83 *269:9 0 +34 *113:47 *269:9 0.000101558 +35 *113:67 *269:9 0.000169524 +36 *113:93 *269:9 0.000110392 +37 *115:81 *269:9 0.000244794 +38 *116:9 *269:9 0 +39 *116:23 *269:9 0 +40 *141:9 *269:9 0.000934829 +41 *142:13 *269:9 0.000862102 +42 *142:31 *269:9 0.000521966 +43 *143:13 *269:9 0.000774154 +44 *143:31 *269:9 0.000182503 +45 *149:31 *269:9 0 +46 *268:9 *269:9 0.155392 +47 *268:17 *269:17 0.0163949 +*RES +1 *325:io_out[1] *269:7 20.6809 +2 *269:7 *269:9 1899.88 +3 *269:9 *269:15 7.6237 +4 *269:15 *269:17 66.7369 +5 *269:17 gpio_out[25] 4.29125 +*END + +*D_NET *270 0.343612 +*CONN +*P gpio_out[26] O +*I *325:io_out[2] O *D user_proj_timer +*CAP +1 gpio_out[26] 9.89791e-05 +2 *325:io_out[2] 0.00620207 +3 *270:17 0.0110394 +4 *270:15 0.0111237 +5 *270:9 0.0267173 +6 *270:7 0.0327362 +7 *270:9 *271:9 0.083711 +8 *270:9 *272:17 0.00279067 +9 *270:9 *273:9 0.00582227 +10 *270:17 *271:17 0.00738432 +11 *270:17 *272:17 0.00017695 +12 gpio_analog_pol[29] *270:9 0 +13 gpio_analog_pol[33] *270:9 0 +14 gpio_dm1[27] *270:17 0.00116815 +15 gpio_dm1[29] *270:9 0.000379883 +16 gpio_holdover[26] gpio_out[26] 1.76295e-05 +17 gpio_oeb[28] *270:9 0 +18 gpio_slow_sel[27] *270:17 0.000786744 +19 gpio_slow_sel[28] *270:17 0.000440045 +20 gpio_slow_sel[29] *270:9 0.000205484 +21 gpio_slow_sel[33] *270:9 0.000339048 +22 *107:27 *270:17 0.000395611 +23 *107:57 *270:17 0.000975242 +24 *108:9 *270:17 0.00305675 +25 *108:31 *270:17 0.000265906 +26 *109:37 *270:9 0 +27 *109:49 *270:15 0 +28 *109:49 *270:17 0.00049861 +29 *109:63 *270:17 0.00115608 +30 *113:47 *270:9 0.000141237 +31 *113:57 *270:9 0.000100018 +32 *113:67 *270:9 0.000235757 +33 *113:93 *270:9 0.000153522 +34 *115:31 *270:9 0 +35 *115:57 *270:9 0 +36 *115:69 *270:9 0 +37 *115:81 *270:9 0.000412754 +38 *140:13 *270:17 0.00148604 +39 *141:9 *270:17 0.0039946 +40 *141:19 *270:17 0.00120574 +41 *142:13 *270:9 0.00129376 +42 *142:13 *270:17 0.000227445 +43 *143:13 *270:9 0.00103795 +44 *143:31 *270:9 0.000394868 +45 *268:9 *270:17 0.00446754 +46 *268:15 gpio_out[26] 4.24931e-05 +47 *269:9 *270:9 0.1193 +48 *269:9 *270:17 0.00300598 +49 *269:17 *270:17 0.00862484 +*RES +1 *325:io_out[2] *270:7 20.753 +2 *270:7 *270:9 1459.7 +3 *270:9 *270:15 7.26337 +4 *270:15 *270:17 68.1336 +5 *270:17 gpio_out[26] 3.72177 +*END + +*D_NET *271 0.254044 +*CONN +*P gpio_out[27] O +*I *325:io_out[3] O *D user_proj_timer +*CAP +1 gpio_out[27] 0.000220986 +2 *325:io_out[3] 0.00626892 +3 *271:17 0.0127212 +4 *271:15 0.0128096 +5 *271:9 0.0216341 +6 *271:7 0.0275937 +7 *271:9 *272:9 0.0483232 +8 *271:9 *273:9 0.00722732 +9 *271:15 gpio_out[29] 1.93226e-05 +10 *271:17 *272:17 0.016851 +11 gpio_holdover[27] gpio_out[27] 2.14382e-05 +12 gpio_slow_sel[30] *271:9 0 +13 gpio_slow_sel[32] *271:9 0 +14 gpio_vtrip_sel[29] *271:9 0 +15 gpio_vtrip_sel[29] *271:15 0 +16 *108:9 *271:17 0.0030611 +17 *108:31 *271:17 0.000251363 +18 *108:51 *271:17 0.000271935 +19 *109:17 *271:17 0.00328106 +20 *109:23 *271:17 0.0003057 +21 *109:37 *271:17 0.00024232 +22 *112:45 *271:9 0 +23 *112:69 *271:9 0 +24 *112:83 *271:9 0 +25 *112:93 *271:9 0 +26 *112:103 *271:9 0 +27 *113:47 *271:9 0.000152826 +28 *113:57 *271:9 0.000108225 +29 *113:67 *271:9 0.000255101 +30 *113:93 *271:9 0.000166118 +31 *114:75 *271:9 0 +32 *114:85 *271:9 0 +33 *114:95 *271:9 0 +34 *143:13 *271:9 0.00116242 +35 *147:31 *271:9 0 +36 *269:15 gpio_out[27] 0 +37 *270:9 *271:9 0.083711 +38 *270:17 *271:17 0.00738432 +*RES +1 *325:io_out[3] *271:7 20.8251 +2 *271:7 *271:9 1025.59 +3 *271:9 *271:15 7.47957 +4 *271:15 *271:17 68.1218 +5 *271:17 gpio_out[27] 4.25992 +*END + +*D_NET *272 0.177186 +*CONN +*P gpio_out[28] O +*I *325:io_out[4] O *D user_proj_timer +*CAP +1 gpio_out[28] 0.00012177 +2 *325:io_out[4] 0.00631765 +3 *272:17 0.0102294 +4 *272:15 0.0102574 +5 *272:9 0.0191702 +6 *272:7 0.0253381 +7 *272:9 *273:9 0.0104693 +8 *272:15 gpio_out[30] 0.000102276 +9 *272:17 *273:9 0.016719 +10 *272:17 *277:9 0 +11 gpio_analog_en[31] *272:9 0 +12 gpio_dm1[30] *272:17 0.00109513 +13 gpio_holdover[28] gpio_out[28] 1.65147e-05 +14 gpio_inp_dis[30] *272:17 0.000118237 +15 gpio_slow_sel[29] *272:17 0.00115608 +16 gpio_slow_sel[30] *272:17 0.0002652 +17 gpio_slow_sel[31] *272:9 0 +18 *109:49 gpio_out[28] 2.9745e-06 +19 *110:19 *272:17 0.00160118 +20 *110:53 *272:17 0.000113423 +21 *110:63 *272:17 0.000264652 +22 *110:77 *272:17 0.00136405 +23 *110:101 *272:17 0.000239015 +24 *112:23 *272:9 0 +25 *112:33 *272:9 0 +26 *112:45 *272:9 0 +27 *112:69 *272:17 0.000318592 +28 *112:83 *272:17 0.000375714 +29 *113:47 *272:9 0.000330656 +30 *113:57 *272:9 0.000234157 +31 *113:67 *272:9 0.000551942 +32 *113:93 *272:9 0.000179708 +33 *142:13 *272:17 0.00127711 +34 *145:13 *272:17 0.000207038 +35 *145:29 *272:17 0.000608064 +36 *270:9 *272:17 0.00279067 +37 *270:17 *272:17 0.00017695 +38 *271:9 *272:9 0.0483232 +39 *271:17 *272:17 0.016851 +*RES +1 *325:io_out[4] *272:7 20.8971 +2 *272:7 *272:9 593.911 +3 *272:9 *272:15 7.26337 +4 *272:15 *272:17 67.9087 +5 *272:17 gpio_out[28] 3.75858 +*END + +*D_NET *273 0.121476 +*CONN +*P gpio_out[29] O +*I *325:io_out[5] O *D user_proj_timer +*CAP +1 gpio_out[29] 0.000121916 +2 *325:io_out[5] 0.00642054 +3 *273:9 0.0206856 +4 *273:7 0.0269842 +5 *273:9 *277:9 0 +6 gpio_analog_en[31] *273:9 0.000116242 +7 gpio_dm1[31] *273:9 0.000422652 +8 gpio_holdover[29] gpio_out[29] 3.69404e-05 +9 gpio_slow_sel[31] *273:9 0.000251371 +10 *110:27 *273:9 0.000395611 +11 *110:53 *273:9 0.000969214 +12 *112:11 *273:9 0.00288298 +13 *113:19 *273:9 0.000712947 +14 *113:27 *273:9 0.000395611 +15 *113:35 *273:9 0.000395611 +16 *113:47 *273:9 0.000931621 +17 *113:57 *273:9 0.000490095 +18 *113:67 *273:9 0.00116815 +19 *113:77 *273:9 0.000239015 +20 *113:93 *273:9 0.00075661 +21 *143:13 *273:9 0.00178713 +22 *145:13 *273:9 0.000424295 +23 *146:13 *273:9 0.0023203 +24 *146:27 *273:9 0.000665512 +25 *268:9 *273:9 0.00582227 +26 *269:9 *273:9 0.00582227 +27 *270:9 *273:9 0.00582227 +28 *271:9 *273:9 0.00722732 +29 *271:15 gpio_out[29] 1.93226e-05 +30 *272:9 *273:9 0.0104693 +31 *272:17 *273:9 0.016719 +*RES +1 *325:io_out[5] *273:7 21.1494 +2 *273:7 *273:9 96.1581 +3 *273:9 gpio_out[29] 3.72177 +*END + +*D_NET *274 0.0235621 *CONN *P gpio_out[2] O -*I *313:io_out[0] O *D user_proj_timer +*I *324:io_out[0] O *D user_proj_timer +*CAP +1 gpio_out[2] 0.0102926 +2 *324:io_out[0] 0.0102926 +3 gpio_holdover[2] gpio_out[2] 3.32475e-05 +4 *111:13 gpio_out[2] 0.000620219 +5 *144:13 gpio_out[2] 0.00232337 +*RES +1 *324:io_out[0] gpio_out[2] 41.9878 +*END + +*D_NET *275 0.0290289 +*CONN +*P gpio_out[30] O +*I *325:io_out[6] O *D user_proj_timer +*CAP +1 gpio_out[30] 0.0144522 +2 *325:io_out[6] 0.0144522 +3 gpio_holdover[30] gpio_out[30] 1.83414e-05 +4 *112:69 gpio_out[30] 3.79653e-06 +5 *272:15 gpio_out[30] 0.000102276 +*RES +1 *325:io_out[6] gpio_out[30] 45.1978 +*END + +*D_NET *276 0.0606383 +*CONN +*P gpio_out[31] O +*I *325:io_out[7] O *D user_proj_timer +*CAP +1 gpio_out[31] 0.00645195 +2 *325:io_out[7] 0.000124769 +3 *276:9 0.0164249 +4 *276:7 0.0100978 +5 *276:9 *278:9 0.0274748 +6 gpio_holdover[31] gpio_out[31] 6.41261e-05 +*RES +1 *325:io_out[7] *276:7 3.6873 +2 *276:7 *276:9 55.9237 +3 *276:9 gpio_out[31] 21.2692 +*END + +*D_NET *277 0.127586 +*CONN +*P gpio_out[32] O +*I *325:io_out[8] O *D user_proj_timer +*CAP +1 gpio_out[32] 0.000498924 +2 *325:io_out[8] 0.00603987 +3 *277:9 0.0577297 +4 *277:7 0.0632706 +5 *277:9 *279:9 0 +6 gpio_dm1[29] *277:9 0 +7 gpio_holdover[32] gpio_out[32] 4.68195e-05 +8 gpio_slow_sel[29] *277:9 0 +9 gpio_slow_sel[32] *277:9 0 +10 *113:47 *277:9 0 +11 *113:57 *277:9 0 +12 *113:67 *277:9 0 +13 *113:77 *277:9 0 +14 *113:93 *277:9 0 +15 *114:51 *277:9 0 +16 *114:65 *277:9 0 +17 *142:13 *277:9 0 +18 *143:13 *277:9 0 +19 *143:31 *277:9 0 +20 *272:17 *277:9 0 +21 *273:9 *277:9 0 +*RES +1 *325:io_out[8] *277:7 20.1404 +2 *277:7 *277:9 198.092 +3 *277:9 gpio_out[32] 4.86308 +*END + +*D_NET *278 0.184474 +*CONN +*P gpio_out[33] O +*I *325:io_out[9] O *D user_proj_timer +*CAP +1 gpio_out[33] 0.00642498 +2 *325:io_out[9] 5.64613e-05 +3 *278:9 0.078435 +4 *278:7 0.0720665 +5 gpio_holdover[33] gpio_out[33] 1.65147e-05 +6 *276:9 *278:9 0.0274748 +*RES +1 *325:io_out[9] *278:7 3.54317 +2 *278:7 *278:9 274.104 +3 *278:9 gpio_out[33] 21.4008 +*END + +*D_NET *279 0.211269 +*CONN +*P gpio_out[34] O +*I *325:io_out[10] O *D user_proj_timer *CAP -1 gpio_out[2] 0.0105445 -2 *313:io_out[0] 0.0105445 -3 gpio_dm2[2] gpio_out[2] 0 -4 gpio_holdover[2] gpio_out[2] 1.65123e-05 +1 gpio_out[34] 0.000832066 +2 *325:io_out[10] 0.00564576 +3 *279:9 0.0999807 +4 *279:7 0.104794 +5 gpio_holdover[34] gpio_out[34] 1.55929e-05 +6 *277:9 *279:9 0 *RES -1 *313:io_out[0] gpio_out[2] 41.9878 +1 *325:io_out[10] *279:7 18.9874 +2 *279:7 *279:9 350.222 +3 *279:9 gpio_out[34] 6.01458 *END -*D_NET *269 0.0254222 +*D_NET *280 0.0254708 *CONN *P gpio_out[3] O -*I *313:io_out[1] O *D user_proj_timer +*I *324:io_out[1] O *D user_proj_timer *CAP -1 gpio_out[3] 0.0127008 -2 *313:io_out[1] 0.0127008 +1 gpio_out[3] 0.0127251 +2 *324:io_out[1] 0.0127251 3 gpio_holdover[3] gpio_out[3] 2.05378e-05 *RES -1 *313:io_out[1] gpio_out[3] 49.1725 +1 *324:io_out[1] gpio_out[3] 48.6821 *END -*D_NET *270 0.029017 +*D_NET *281 0.0296261 *CONN *P gpio_out[4] O -*I *313:io_out[2] O *D user_proj_timer +*I *324:io_out[2] O *D user_proj_timer *CAP -1 gpio_out[4] 0.00580955 -2 *313:io_out[2] 0.00868566 -3 *270:16 0.0144952 +1 gpio_out[4] 0.00611408 +2 *324:io_out[2] 0.00868566 +3 *281:16 0.0147997 4 gpio_holdover[4] gpio_out[4] 2.66049e-05 *RES -1 *313:io_out[2] *270:16 37.9371 -2 *270:16 gpio_out[4] 18.1726 +1 *324:io_out[2] *281:16 37.9371 +2 *281:16 gpio_out[4] 18.1726 *END -*D_NET *271 0.0345696 +*D_NET *282 0.0351787 *CONN *P gpio_out[5] O -*I *313:io_out[3] O *D user_proj_timer +*I *324:io_out[3] O *D user_proj_timer *CAP -1 gpio_out[5] 0.00581317 -2 *313:io_out[3] 0.0109544 -3 *271:20 0.0167675 -4 *271:20 *272:14 0.00101309 +1 gpio_out[5] 0.00611771 +2 *324:io_out[3] 0.0109544 +3 *282:20 0.0170721 +4 *282:20 *283:14 0.00101309 5 gpio_holdover[5] gpio_out[5] 2.14465e-05 -6 *141:13 gpio_out[5] 0 -7 *141:27 gpio_out[5] 0 +6 *152:13 gpio_out[5] 0 +7 *152:27 gpio_out[5] 0 *RES -1 *313:io_out[3] *271:20 45.3506 -2 *271:20 gpio_out[5] 18.1898 +1 *324:io_out[3] *282:20 45.3506 +2 *282:20 gpio_out[5] 18.1898 *END -*D_NET *272 0.0377905 +*D_NET *283 0.0383996 *CONN *P gpio_out[6] O -*I *313:io_out[4] O *D user_proj_timer +*I *324:io_out[4] O *D user_proj_timer *CAP -1 gpio_out[6] 0.00578965 -2 *313:io_out[4] 0.0125883 -3 *272:14 0.018378 +1 gpio_out[6] 0.00609418 +2 *324:io_out[4] 0.0125883 +3 *283:14 0.0186825 4 gpio_dm2[6] gpio_out[6] 0 5 gpio_holdover[6] gpio_out[6] 2.14465e-05 -6 *271:20 *272:14 0.00101309 +6 *282:20 *283:14 0.00101309 *RES -1 *313:io_out[4] *272:14 48.2699 -2 *272:14 gpio_out[6] 21.5575 +1 *324:io_out[4] *283:14 48.2699 +2 *283:14 gpio_out[6] 21.5575 *END -*D_NET *273 0.0440303 +*D_NET *284 0.0446394 *CONN *P gpio_out[7] O -*I *313:io_out[5] O *D user_proj_timer +*I *324:io_out[5] O *D user_proj_timer *CAP 1 gpio_out[7] 0.00136181 -2 *313:io_out[5] 0.00568511 -3 *273:11 0.0138816 -4 *273:7 0.0182049 +2 *324:io_out[5] 0.00598964 +3 *284:11 0.0138816 +4 *284:7 0.0185094 5 gpio_out[7] gpio_out[8] 0.000221609 -6 *273:11 gpio_out[8] 0.00178576 +6 *284:11 gpio_out[8] 0.00178576 7 gpio_dm1[7] gpio_out[7] 0.00119937 8 gpio_holdover[7] gpio_out[7] 1.83579e-05 -9 *143:9 gpio_out[7] 0.000460083 -10 *143:11 gpio_out[7] 0.00121177 +9 *154:9 gpio_out[7] 0.000460083 +10 *154:11 gpio_out[7] 0.00121177 *RES -1 *313:io_out[5] *273:7 21.2496 -2 *273:7 *273:11 46.0224 -3 *273:11 gpio_out[7] 10.5234 +1 *324:io_out[5] *284:7 21.2496 +2 *284:7 *284:11 46.0224 +3 *284:11 gpio_out[7] 10.5234 *END -*D_NET *274 0.0467832 +*D_NET *285 0.0471876 *CONN *P gpio_out[8] O -*I *313:io_out[6] O *D user_proj_timer +*I *324:io_out[6] O *D user_proj_timer *CAP -1 gpio_out[8] 0.0107431 -2 *313:io_out[6] 0.00575342 -3 *274:7 0.0164965 -4 gpio_out[8] *275:15 0.00153472 +1 gpio_out[8] 0.0106949 +2 *324:io_out[6] 0.00605795 +3 *285:7 0.0167529 +4 gpio_out[8] *286:15 0.00153472 5 gpio_dm1[7] gpio_out[8] 0.00118873 6 gpio_dm1[8] gpio_out[8] 0.000240843 7 gpio_holdover[8] gpio_out[8] 2.10935e-05 @@ -5356,39 +6037,38 @@ resetb_l I 12 *130:27 gpio_out[8] 0.0002652 13 *130:31 gpio_out[8] 0.000375714 14 *131:43 gpio_out[8] 0.00121257 -15 *131:57 gpio_out[8] 0.00010827 -16 *131:63 gpio_out[8] 0.000285183 -17 *143:9 gpio_out[8] 0.00254684 -18 *143:11 gpio_out[8] 0.00122632 -19 *144:11 gpio_out[8] 3.78827e-05 -20 *273:11 gpio_out[8] 0.00178576 +15 *131:63 gpio_out[8] 0.000285183 +16 *154:9 gpio_out[8] 0.00254684 +17 *154:11 gpio_out[8] 0.00122632 +18 *155:11 gpio_out[8] 3.78827e-05 +19 *284:11 gpio_out[8] 0.00178576 *RES -1 *313:io_out[6] *274:7 21.3938 -2 *274:7 gpio_out[8] 49.3329 +1 *324:io_out[6] *285:7 21.3938 +2 *285:7 gpio_out[8] 49.3329 *END -*D_NET *275 0.0386374 +*D_NET *286 0.0392464 *CONN *P gpio_out[9] O -*I *313:io_out[7] O *D user_proj_timer +*I *324:io_out[7] O *D user_proj_timer *CAP 1 gpio_out[9] 0.00296201 -2 *313:io_out[7] 0.0121324 -3 *275:15 0.0150945 +2 *324:io_out[7] 0.012437 +3 *286:15 0.015399 4 gpio_holdover[9] gpio_out[9] 4.18853e-05 -5 gpio_inp_dis[8] *275:15 7.87612e-05 -6 gpio_out[8] *275:15 0.00153472 +5 gpio_inp_dis[8] *286:15 7.87612e-05 +6 gpio_out[8] *286:15 0.00153472 7 gpio_slow_sel[9] gpio_out[9] 0.000575008 -8 *131:17 *275:15 0.000617016 -9 *131:23 *275:15 0.000274226 +8 *131:17 *286:15 0.000617016 +9 *131:23 *286:15 0.000274226 10 *132:15 gpio_out[9] 0.000209181 11 *132:19 gpio_out[9] 0.000522208 12 *132:23 gpio_out[9] 0.000682659 13 *132:27 gpio_out[9] 0.000147884 14 *132:31 gpio_out[9] 0.000147884 -15 *144:9 *275:15 0.00247857 -16 *144:11 *275:15 0.00113844 +15 *155:9 *286:15 0.00247857 +16 *155:11 *286:15 0.00113844 *RES -1 *313:io_out[7] *275:15 47.8516 -2 *275:15 gpio_out[9] 16.3201 +1 *324:io_out[7] *286:15 47.8516 +2 *286:15 gpio_out[9] 16.3201 *END diff --git a/verilog/gl/openframe_project_wrapper.v b/verilog/gl/openframe_project_wrapper.v index 706b66a..554edfd 100644 --- a/verilog/gl/openframe_project_wrapper.v +++ b/verilog/gl/openframe_project_wrapper.v @@ -93,6 +93,21 @@ module openframe_project_wrapper (por_l, gpio_out[4], gpio_out[3], gpio_out[2]})); + user_proj_timer mprj2 (.vccd1(vccd2), + .vssd1(vssd2), + .wb_clk_i(gpio_in[0]), + .wb_rst_i(gpio_in[1]), + .io_out({gpio_out[34], + gpio_out[33], + gpio_out[32], + gpio_out[31], + gpio_out[30], + gpio_out[29], + gpio_out[28], + gpio_out[27], + gpio_out[26], + gpio_out[25], + gpio_out[24]})); assign gpio_dm0[0] = gpio_loopback_one[0]; assign gpio_oeb[0] = gpio_loopback_one[0]; assign gpio_dm1[10] = gpio_loopback_one[10]; @@ -130,31 +145,42 @@ module openframe_project_wrapper (por_l, assign gpio_oeb[22] = gpio_loopback_one[22]; assign gpio_inp_dis[23] = gpio_loopback_one[23]; assign gpio_oeb[23] = gpio_loopback_one[23]; + assign gpio_dm1[24] = gpio_loopback_one[24]; + assign gpio_dm2[24] = gpio_loopback_one[24]; assign gpio_inp_dis[24] = gpio_loopback_one[24]; - assign gpio_oeb[24] = gpio_loopback_one[24]; + assign gpio_dm1[25] = gpio_loopback_one[25]; + assign gpio_dm2[25] = gpio_loopback_one[25]; assign gpio_inp_dis[25] = gpio_loopback_one[25]; - assign gpio_oeb[25] = gpio_loopback_one[25]; + assign gpio_dm1[26] = gpio_loopback_one[26]; + assign gpio_dm2[26] = gpio_loopback_one[26]; assign gpio_inp_dis[26] = gpio_loopback_one[26]; - assign gpio_oeb[26] = gpio_loopback_one[26]; + assign gpio_dm1[27] = gpio_loopback_one[27]; + assign gpio_dm2[27] = gpio_loopback_one[27]; assign gpio_inp_dis[27] = gpio_loopback_one[27]; - assign gpio_oeb[27] = gpio_loopback_one[27]; + assign gpio_dm1[28] = gpio_loopback_one[28]; + assign gpio_dm2[28] = gpio_loopback_one[28]; assign gpio_inp_dis[28] = gpio_loopback_one[28]; - assign gpio_oeb[28] = gpio_loopback_one[28]; + assign gpio_dm1[29] = gpio_loopback_one[29]; + assign gpio_dm2[29] = gpio_loopback_one[29]; assign gpio_inp_dis[29] = gpio_loopback_one[29]; - assign gpio_oeb[29] = gpio_loopback_one[29]; assign gpio_dm1[2] = gpio_loopback_one[2]; assign gpio_dm2[2] = gpio_loopback_one[2]; assign gpio_inp_dis[2] = gpio_loopback_one[2]; + assign gpio_dm1[30] = gpio_loopback_one[30]; + assign gpio_dm2[30] = gpio_loopback_one[30]; assign gpio_inp_dis[30] = gpio_loopback_one[30]; - assign gpio_oeb[30] = gpio_loopback_one[30]; + assign gpio_dm1[31] = gpio_loopback_one[31]; + assign gpio_dm2[31] = gpio_loopback_one[31]; assign gpio_inp_dis[31] = gpio_loopback_one[31]; - assign gpio_oeb[31] = gpio_loopback_one[31]; + assign gpio_dm1[32] = gpio_loopback_one[32]; + assign gpio_dm2[32] = gpio_loopback_one[32]; assign gpio_inp_dis[32] = gpio_loopback_one[32]; - assign gpio_oeb[32] = gpio_loopback_one[32]; + assign gpio_dm1[33] = gpio_loopback_one[33]; + assign gpio_dm2[33] = gpio_loopback_one[33]; assign gpio_inp_dis[33] = gpio_loopback_one[33]; - assign gpio_oeb[33] = gpio_loopback_one[33]; + assign gpio_dm1[34] = gpio_loopback_one[34]; + assign gpio_dm2[34] = gpio_loopback_one[34]; assign gpio_inp_dis[34] = gpio_loopback_one[34]; - assign gpio_oeb[34] = gpio_loopback_one[34]; assign gpio_inp_dis[35] = gpio_loopback_one[35]; assign gpio_oeb[35] = gpio_loopback_one[35]; assign gpio_inp_dis[36] = gpio_loopback_one[36]; @@ -366,66 +392,54 @@ module openframe_project_wrapper (por_l, assign gpio_analog_pol[24] = gpio_loopback_zero[24]; assign gpio_analog_sel[24] = gpio_loopback_zero[24]; assign gpio_dm0[24] = gpio_loopback_zero[24]; - assign gpio_dm1[24] = gpio_loopback_zero[24]; - assign gpio_dm2[24] = gpio_loopback_zero[24]; assign gpio_holdover[24] = gpio_loopback_zero[24]; assign gpio_ib_mode_sel[24] = gpio_loopback_zero[24]; - assign gpio_out[24] = gpio_loopback_zero[24]; + assign gpio_oeb[24] = gpio_loopback_zero[24]; assign gpio_slow_sel[24] = gpio_loopback_zero[24]; assign gpio_vtrip_sel[24] = gpio_loopback_zero[24]; assign gpio_analog_en[25] = gpio_loopback_zero[25]; assign gpio_analog_pol[25] = gpio_loopback_zero[25]; assign gpio_analog_sel[25] = gpio_loopback_zero[25]; assign gpio_dm0[25] = gpio_loopback_zero[25]; - assign gpio_dm1[25] = gpio_loopback_zero[25]; - assign gpio_dm2[25] = gpio_loopback_zero[25]; assign gpio_holdover[25] = gpio_loopback_zero[25]; assign gpio_ib_mode_sel[25] = gpio_loopback_zero[25]; - assign gpio_out[25] = gpio_loopback_zero[25]; + assign gpio_oeb[25] = gpio_loopback_zero[25]; assign gpio_slow_sel[25] = gpio_loopback_zero[25]; assign gpio_vtrip_sel[25] = gpio_loopback_zero[25]; assign gpio_analog_en[26] = gpio_loopback_zero[26]; assign gpio_analog_pol[26] = gpio_loopback_zero[26]; assign gpio_analog_sel[26] = gpio_loopback_zero[26]; assign gpio_dm0[26] = gpio_loopback_zero[26]; - assign gpio_dm1[26] = gpio_loopback_zero[26]; - assign gpio_dm2[26] = gpio_loopback_zero[26]; assign gpio_holdover[26] = gpio_loopback_zero[26]; assign gpio_ib_mode_sel[26] = gpio_loopback_zero[26]; - assign gpio_out[26] = gpio_loopback_zero[26]; + assign gpio_oeb[26] = gpio_loopback_zero[26]; assign gpio_slow_sel[26] = gpio_loopback_zero[26]; assign gpio_vtrip_sel[26] = gpio_loopback_zero[26]; assign gpio_analog_en[27] = gpio_loopback_zero[27]; assign gpio_analog_pol[27] = gpio_loopback_zero[27]; assign gpio_analog_sel[27] = gpio_loopback_zero[27]; assign gpio_dm0[27] = gpio_loopback_zero[27]; - assign gpio_dm1[27] = gpio_loopback_zero[27]; - assign gpio_dm2[27] = gpio_loopback_zero[27]; assign gpio_holdover[27] = gpio_loopback_zero[27]; assign gpio_ib_mode_sel[27] = gpio_loopback_zero[27]; - assign gpio_out[27] = gpio_loopback_zero[27]; + assign gpio_oeb[27] = gpio_loopback_zero[27]; assign gpio_slow_sel[27] = gpio_loopback_zero[27]; assign gpio_vtrip_sel[27] = gpio_loopback_zero[27]; assign gpio_analog_en[28] = gpio_loopback_zero[28]; assign gpio_analog_pol[28] = gpio_loopback_zero[28]; assign gpio_analog_sel[28] = gpio_loopback_zero[28]; assign gpio_dm0[28] = gpio_loopback_zero[28]; - assign gpio_dm1[28] = gpio_loopback_zero[28]; - assign gpio_dm2[28] = gpio_loopback_zero[28]; assign gpio_holdover[28] = gpio_loopback_zero[28]; assign gpio_ib_mode_sel[28] = gpio_loopback_zero[28]; - assign gpio_out[28] = gpio_loopback_zero[28]; + assign gpio_oeb[28] = gpio_loopback_zero[28]; assign gpio_slow_sel[28] = gpio_loopback_zero[28]; assign gpio_vtrip_sel[28] = gpio_loopback_zero[28]; assign gpio_analog_en[29] = gpio_loopback_zero[29]; assign gpio_analog_pol[29] = gpio_loopback_zero[29]; assign gpio_analog_sel[29] = gpio_loopback_zero[29]; assign gpio_dm0[29] = gpio_loopback_zero[29]; - assign gpio_dm1[29] = gpio_loopback_zero[29]; - assign gpio_dm2[29] = gpio_loopback_zero[29]; assign gpio_holdover[29] = gpio_loopback_zero[29]; assign gpio_ib_mode_sel[29] = gpio_loopback_zero[29]; - assign gpio_out[29] = gpio_loopback_zero[29]; + assign gpio_oeb[29] = gpio_loopback_zero[29]; assign gpio_slow_sel[29] = gpio_loopback_zero[29]; assign gpio_vtrip_sel[29] = gpio_loopback_zero[29]; assign gpio_analog_en[2] = gpio_loopback_zero[2]; @@ -441,55 +455,45 @@ module openframe_project_wrapper (por_l, assign gpio_analog_pol[30] = gpio_loopback_zero[30]; assign gpio_analog_sel[30] = gpio_loopback_zero[30]; assign gpio_dm0[30] = gpio_loopback_zero[30]; - assign gpio_dm1[30] = gpio_loopback_zero[30]; - assign gpio_dm2[30] = gpio_loopback_zero[30]; assign gpio_holdover[30] = gpio_loopback_zero[30]; assign gpio_ib_mode_sel[30] = gpio_loopback_zero[30]; - assign gpio_out[30] = gpio_loopback_zero[30]; + assign gpio_oeb[30] = gpio_loopback_zero[30]; assign gpio_slow_sel[30] = gpio_loopback_zero[30]; assign gpio_vtrip_sel[30] = gpio_loopback_zero[30]; assign gpio_analog_en[31] = gpio_loopback_zero[31]; assign gpio_analog_pol[31] = gpio_loopback_zero[31]; assign gpio_analog_sel[31] = gpio_loopback_zero[31]; assign gpio_dm0[31] = gpio_loopback_zero[31]; - assign gpio_dm1[31] = gpio_loopback_zero[31]; - assign gpio_dm2[31] = gpio_loopback_zero[31]; assign gpio_holdover[31] = gpio_loopback_zero[31]; assign gpio_ib_mode_sel[31] = gpio_loopback_zero[31]; - assign gpio_out[31] = gpio_loopback_zero[31]; + assign gpio_oeb[31] = gpio_loopback_zero[31]; assign gpio_slow_sel[31] = gpio_loopback_zero[31]; assign gpio_vtrip_sel[31] = gpio_loopback_zero[31]; assign gpio_analog_en[32] = gpio_loopback_zero[32]; assign gpio_analog_pol[32] = gpio_loopback_zero[32]; assign gpio_analog_sel[32] = gpio_loopback_zero[32]; assign gpio_dm0[32] = gpio_loopback_zero[32]; - assign gpio_dm1[32] = gpio_loopback_zero[32]; - assign gpio_dm2[32] = gpio_loopback_zero[32]; assign gpio_holdover[32] = gpio_loopback_zero[32]; assign gpio_ib_mode_sel[32] = gpio_loopback_zero[32]; - assign gpio_out[32] = gpio_loopback_zero[32]; + assign gpio_oeb[32] = gpio_loopback_zero[32]; assign gpio_slow_sel[32] = gpio_loopback_zero[32]; assign gpio_vtrip_sel[32] = gpio_loopback_zero[32]; assign gpio_analog_en[33] = gpio_loopback_zero[33]; assign gpio_analog_pol[33] = gpio_loopback_zero[33]; assign gpio_analog_sel[33] = gpio_loopback_zero[33]; assign gpio_dm0[33] = gpio_loopback_zero[33]; - assign gpio_dm1[33] = gpio_loopback_zero[33]; - assign gpio_dm2[33] = gpio_loopback_zero[33]; assign gpio_holdover[33] = gpio_loopback_zero[33]; assign gpio_ib_mode_sel[33] = gpio_loopback_zero[33]; - assign gpio_out[33] = gpio_loopback_zero[33]; + assign gpio_oeb[33] = gpio_loopback_zero[33]; assign gpio_slow_sel[33] = gpio_loopback_zero[33]; assign gpio_vtrip_sel[33] = gpio_loopback_zero[33]; assign gpio_analog_en[34] = gpio_loopback_zero[34]; assign gpio_analog_pol[34] = gpio_loopback_zero[34]; assign gpio_analog_sel[34] = gpio_loopback_zero[34]; assign gpio_dm0[34] = gpio_loopback_zero[34]; - assign gpio_dm1[34] = gpio_loopback_zero[34]; - assign gpio_dm2[34] = gpio_loopback_zero[34]; assign gpio_holdover[34] = gpio_loopback_zero[34]; assign gpio_ib_mode_sel[34] = gpio_loopback_zero[34]; - assign gpio_out[34] = gpio_loopback_zero[34]; + assign gpio_oeb[34] = gpio_loopback_zero[34]; assign gpio_slow_sel[34] = gpio_loopback_zero[34]; assign gpio_vtrip_sel[34] = gpio_loopback_zero[34]; assign gpio_analog_en[35] = gpio_loopback_zero[35]; diff --git a/verilog/rtl/openframe_gpio.v b/verilog/rtl/openframe_gpio.v index e52a88f..18e675e 100644 --- a/verilog/rtl/openframe_gpio.v +++ b/verilog/rtl/openframe_gpio.v @@ -5,7 +5,7 @@ // Generated by `cf openframe generate` from the // project.openframe block in .cf/project.json. Edit the spec with // `cf gpio-config` or `cf openframe import`, then regenerate. -// spec-sha256: 151733931264b0fe1416e572d7fd11d76a4effdec5bf42e1cd0eb14fcdb1db11 +// spec-sha256: 3b01fd7812172b328432e51dc1ef9521787b7e0d3d8aee0c86dc948e990052fc // // Pad map: // pad 0 input clk @@ -32,17 +32,17 @@ // pad 21 analog (unused) // pad 22 analog (unused) // pad 23 analog (unused) -// pad 24 analog (unused) -// pad 25 analog (unused) -// pad 26 analog (unused) -// pad 27 analog (unused) -// pad 28 analog (unused) -// pad 29 analog (unused) -// pad 30 analog (unused) -// pad 31 analog (unused) -// pad 32 analog (unused) -// pad 33 analog (unused) -// pad 34 analog (unused) +// pad 24 output out2[0] +// pad 25 output out2[1] +// pad 26 output out2[2] +// pad 27 output out2[3] +// pad 28 output out2[4] +// pad 29 output out2[5] +// pad 30 output out2[6] +// pad 31 output out2[7] +// pad 32 output out2[8] +// pad 33 output out2[9] +// pad 34 output out2[10] // pad 35 analog (unused) // pad 36 analog (unused) // pad 37 analog (unused) @@ -63,6 +63,7 @@ module openframe_gpio ( output wire clk, output wire rst, input wire [10:0] out, + input wire [10:0] out2, // Openframe pad interface: connect to the openframe_project_wrapper ports of the same name input wire [43:0] gpio_in, @@ -635,11 +636,11 @@ module openframe_gpio ( .gpio_holdover (gpio_holdover[23]) ); - // pad 24: analog (unused) + // pad 24: output out2[0] CF_gpio_config #( - .MODE(3'd0) + .MODE(3'd4) ) gpio_cfg_24 ( - .io_out (gpio_loopback_zero[24]), + .io_out (out2[0]), .io_in (), .io_oeb (gpio_loopback_one[24]), .gpio_zero (gpio_loopback_zero[24]), @@ -658,11 +659,11 @@ module openframe_gpio ( .gpio_holdover (gpio_holdover[24]) ); - // pad 25: analog (unused) + // pad 25: output out2[1] CF_gpio_config #( - .MODE(3'd0) + .MODE(3'd4) ) gpio_cfg_25 ( - .io_out (gpio_loopback_zero[25]), + .io_out (out2[1]), .io_in (), .io_oeb (gpio_loopback_one[25]), .gpio_zero (gpio_loopback_zero[25]), @@ -681,11 +682,11 @@ module openframe_gpio ( .gpio_holdover (gpio_holdover[25]) ); - // pad 26: analog (unused) + // pad 26: output out2[2] CF_gpio_config #( - .MODE(3'd0) + .MODE(3'd4) ) gpio_cfg_26 ( - .io_out (gpio_loopback_zero[26]), + .io_out (out2[2]), .io_in (), .io_oeb (gpio_loopback_one[26]), .gpio_zero (gpio_loopback_zero[26]), @@ -704,11 +705,11 @@ module openframe_gpio ( .gpio_holdover (gpio_holdover[26]) ); - // pad 27: analog (unused) + // pad 27: output out2[3] CF_gpio_config #( - .MODE(3'd0) + .MODE(3'd4) ) gpio_cfg_27 ( - .io_out (gpio_loopback_zero[27]), + .io_out (out2[3]), .io_in (), .io_oeb (gpio_loopback_one[27]), .gpio_zero (gpio_loopback_zero[27]), @@ -727,11 +728,11 @@ module openframe_gpio ( .gpio_holdover (gpio_holdover[27]) ); - // pad 28: analog (unused) + // pad 28: output out2[4] CF_gpio_config #( - .MODE(3'd0) + .MODE(3'd4) ) gpio_cfg_28 ( - .io_out (gpio_loopback_zero[28]), + .io_out (out2[4]), .io_in (), .io_oeb (gpio_loopback_one[28]), .gpio_zero (gpio_loopback_zero[28]), @@ -750,11 +751,11 @@ module openframe_gpio ( .gpio_holdover (gpio_holdover[28]) ); - // pad 29: analog (unused) + // pad 29: output out2[5] CF_gpio_config #( - .MODE(3'd0) + .MODE(3'd4) ) gpio_cfg_29 ( - .io_out (gpio_loopback_zero[29]), + .io_out (out2[5]), .io_in (), .io_oeb (gpio_loopback_one[29]), .gpio_zero (gpio_loopback_zero[29]), @@ -773,11 +774,11 @@ module openframe_gpio ( .gpio_holdover (gpio_holdover[29]) ); - // pad 30: analog (unused) + // pad 30: output out2[6] CF_gpio_config #( - .MODE(3'd0) + .MODE(3'd4) ) gpio_cfg_30 ( - .io_out (gpio_loopback_zero[30]), + .io_out (out2[6]), .io_in (), .io_oeb (gpio_loopback_one[30]), .gpio_zero (gpio_loopback_zero[30]), @@ -796,11 +797,11 @@ module openframe_gpio ( .gpio_holdover (gpio_holdover[30]) ); - // pad 31: analog (unused) + // pad 31: output out2[7] CF_gpio_config #( - .MODE(3'd0) + .MODE(3'd4) ) gpio_cfg_31 ( - .io_out (gpio_loopback_zero[31]), + .io_out (out2[7]), .io_in (), .io_oeb (gpio_loopback_one[31]), .gpio_zero (gpio_loopback_zero[31]), @@ -819,11 +820,11 @@ module openframe_gpio ( .gpio_holdover (gpio_holdover[31]) ); - // pad 32: analog (unused) + // pad 32: output out2[8] CF_gpio_config #( - .MODE(3'd0) + .MODE(3'd4) ) gpio_cfg_32 ( - .io_out (gpio_loopback_zero[32]), + .io_out (out2[8]), .io_in (), .io_oeb (gpio_loopback_one[32]), .gpio_zero (gpio_loopback_zero[32]), @@ -842,11 +843,11 @@ module openframe_gpio ( .gpio_holdover (gpio_holdover[32]) ); - // pad 33: analog (unused) + // pad 33: output out2[9] CF_gpio_config #( - .MODE(3'd0) + .MODE(3'd4) ) gpio_cfg_33 ( - .io_out (gpio_loopback_zero[33]), + .io_out (out2[9]), .io_in (), .io_oeb (gpio_loopback_one[33]), .gpio_zero (gpio_loopback_zero[33]), @@ -865,11 +866,11 @@ module openframe_gpio ( .gpio_holdover (gpio_holdover[33]) ); - // pad 34: analog (unused) + // pad 34: output out2[10] CF_gpio_config #( - .MODE(3'd0) + .MODE(3'd4) ) gpio_cfg_34 ( - .io_out (gpio_loopback_zero[34]), + .io_out (out2[10]), .io_in (), .io_oeb (gpio_loopback_one[34]), .gpio_zero (gpio_loopback_zero[34]), diff --git a/verilog/rtl/openframe_project_wrapper.v b/verilog/rtl/openframe_project_wrapper.v index d40b487..2d3817d 100644 --- a/verilog/rtl/openframe_project_wrapper.v +++ b/verilog/rtl/openframe_project_wrapper.v @@ -105,6 +105,7 @@ module openframe_project_wrapper ( wire clk; wire rst; wire [10:0] out; + wire [10:0] out2; user_proj_timer mprj ( `ifdef USE_POWER_PINS @@ -123,6 +124,17 @@ module openframe_project_wrapper ( /* analog_noesd_io: analog signals */ ); + // Second timer in the vccd2/vssd2 domain (two-domain PDN example). + user_proj_timer mprj2 ( +`ifdef USE_POWER_PINS + .vccd1(vccd2), + .vssd1(vssd2), +`endif + .wb_clk_i(clk), + .wb_rst_i(rst), + .io_out(out2[10:0]) + ); + // Pad configuration is generated from the project.openframe spec in // .cf/project.json by `cf openframe generate` (see verilog/rtl/openframe_gpio.v). // Do not instantiate CF_gpio_config here; change the spec and regenerate. @@ -131,6 +143,7 @@ module openframe_project_wrapper ( .clk(clk), .rst(rst), .out(out), + .out2(out2), // Openframe pad interface .gpio_in(gpio_in),